

================================================================
== Vitis HLS Report for 'inner_layer_Pipeline_NEURONS_STATE_RESET_LOOP'
================================================================
* Date:           Mon Mar 18 18:56:07 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.237 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      257|  20.000 ns|  2.570 us|    2|  257|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- NEURONS_STATE_RESET_LOOP  |        0|      255|         1|          1|          1|  0 ~ 255|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.23>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%neuron_index_1 = alloca i32 1"   --->   Operation 4 'alloca' 'neuron_index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%neuron_index_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %neuron_index"   --->   Operation 5 'read' 'neuron_index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%NEURONS_INDEX_load_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %NEURONS_INDEX_load_cast"   --->   Operation 6 'read' 'NEURONS_INDEX_load_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln84_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln84"   --->   Operation 7 'read' 'zext_ln84_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%NEURONS_INDEX_load_cast_cast = zext i6 %NEURONS_INDEX_load_cast_read"   --->   Operation 8 'zext' 'NEURONS_INDEX_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln84_cast = zext i6 %zext_ln84_read"   --->   Operation 9 'zext' 'zext_ln84_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %zext_ln84_cast, i8 %neuron_index_1"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc57"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%neuron_index_2 = load i8 %neuron_index_1" [B_RNI_HLS/apc/src/RNI_2.cpp:85]   --->   Operation 12 'load' 'neuron_index_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.91ns)   --->   "%icmp_ln84 = icmp_slt  i8 %neuron_index_2, i8 %NEURONS_INDEX_load_cast_cast" [B_RNI_HLS/apc/src/RNI_2.cpp:84]   --->   Operation 14 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %for.end59.loopexit.exitStub, void %for.inc57.split" [B_RNI_HLS/apc/src/RNI_2.cpp:84]   --->   Operation 15 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln84 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 127" [B_RNI_HLS/apc/src/RNI_2.cpp:84]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln84' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [B_RNI_HLS/apc/src/RNI_2.cpp:84]   --->   Operation 17 'specloopname' 'specloopname_ln84' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i8 %neuron_index_2" [B_RNI_HLS/apc/src/RNI_2.cpp:85]   --->   Operation 18 'trunc' 'trunc_ln85' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%sub_ln85 = sub i6 %trunc_ln85, i6 %neuron_index_read" [B_RNI_HLS/apc/src/RNI_2.cpp:85]   --->   Operation 19 'sub' 'sub_ln85' <Predicate = (icmp_ln84)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i6 %sub_ln85" [B_RNI_HLS/apc/src/RNI_2.cpp:85]   --->   Operation 20 'zext' 'zext_ln85' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln85" [B_RNI_HLS/apc/src/RNI_2.cpp:85]   --->   Operation 21 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%store_ln85 = store i1 0, i6 %NEURONS_STATE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:85]   --->   Operation 22 'store' 'store_ln85' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 40> <RAM>
ST_1 : Operation 23 [1/1] (1.91ns)   --->   "%neuron_index_3 = add i8 %neuron_index_2, i8 1" [B_RNI_HLS/apc/src/RNI_2.cpp:84]   --->   Operation 23 'add' 'neuron_index_3' <Predicate = (icmp_ln84)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln84 = store i8 %neuron_index_3, i8 %neuron_index_1" [B_RNI_HLS/apc/src/RNI_2.cpp:84]   --->   Operation 24 'store' 'store_ln84' <Predicate = (icmp_ln84)> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln84 = br void %for.inc57" [B_RNI_HLS/apc/src/RNI_2.cpp:84]   --->   Operation 25 'br' 'br_ln84' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (!icmp_ln84)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln84]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ NEURONS_INDEX_load_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ neuron_index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ NEURONS_STATE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
neuron_index_1               (alloca           ) [ 01]
neuron_index_read            (read             ) [ 00]
NEURONS_INDEX_load_cast_read (read             ) [ 00]
zext_ln84_read               (read             ) [ 00]
NEURONS_INDEX_load_cast_cast (zext             ) [ 00]
zext_ln84_cast               (zext             ) [ 00]
store_ln0                    (store            ) [ 00]
br_ln0                       (br               ) [ 00]
neuron_index_2               (load             ) [ 00]
specpipeline_ln0             (specpipeline     ) [ 00]
icmp_ln84                    (icmp             ) [ 01]
br_ln84                      (br               ) [ 00]
speclooptripcount_ln84       (speclooptripcount) [ 00]
specloopname_ln84            (specloopname     ) [ 00]
trunc_ln85                   (trunc            ) [ 00]
sub_ln85                     (sub              ) [ 00]
zext_ln85                    (zext             ) [ 00]
NEURONS_STATE_addr           (getelementptr    ) [ 00]
store_ln85                   (store            ) [ 00]
neuron_index_3               (add              ) [ 00]
store_ln84                   (store            ) [ 00]
br_ln84                      (br               ) [ 00]
ret_ln0                      (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln84">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="NEURONS_INDEX_load_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_INDEX_load_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="neuron_index">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neuron_index"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="neuron_index_1_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="neuron_index_1/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="neuron_index_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="6" slack="0"/>
<pin id="42" dir="0" index="1" bw="6" slack="0"/>
<pin id="43" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="neuron_index_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="NEURONS_INDEX_load_cast_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="6" slack="0"/>
<pin id="48" dir="0" index="1" bw="6" slack="0"/>
<pin id="49" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="NEURONS_INDEX_load_cast_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="zext_ln84_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="6" slack="0"/>
<pin id="54" dir="0" index="1" bw="6" slack="0"/>
<pin id="55" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln84_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="NEURONS_STATE_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="6" slack="0"/>
<pin id="62" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="store_ln85_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="6" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="NEURONS_INDEX_load_cast_cast_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="6" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="NEURONS_INDEX_load_cast_cast/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="zext_ln84_cast_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_cast/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln0_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="neuron_index_2_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neuron_index_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln84_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="6" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="trunc_ln85_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sub_ln85_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="6" slack="0"/>
<pin id="101" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln85/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln85_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="neuron_index_3_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="neuron_index_3/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln84_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="120" class="1005" name="neuron_index_1_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="neuron_index_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="22" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="71"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="46" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="52" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="85" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="72" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="85" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="40" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="98" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="113"><net_src comp="85" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="109" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="36" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="126"><net_src comp="120" pin="1"/><net_sink comp="115" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: NEURONS_STATE | {1 }
 - Input state : 
	Port: inner_layer_Pipeline_NEURONS_STATE_RESET_LOOP : zext_ln84 | {1 }
	Port: inner_layer_Pipeline_NEURONS_STATE_RESET_LOOP : NEURONS_INDEX_load_cast | {1 }
	Port: inner_layer_Pipeline_NEURONS_STATE_RESET_LOOP : neuron_index | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		neuron_index_2 : 1
		icmp_ln84 : 1
		br_ln84 : 2
		trunc_ln85 : 2
		sub_ln85 : 3
		zext_ln85 : 4
		NEURONS_STATE_addr : 5
		store_ln85 : 6
		neuron_index_3 : 2
		store_ln84 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|   icmp   |             icmp_ln84_fu_88             |    0    |    15   |
|----------|-----------------------------------------|---------|---------|
|    add   |          neuron_index_3_fu_109          |    0    |    15   |
|----------|-----------------------------------------|---------|---------|
|    sub   |              sub_ln85_fu_98             |    0    |    14   |
|----------|-----------------------------------------|---------|---------|
|          |       neuron_index_read_read_fu_40      |    0    |    0    |
|   read   | NEURONS_INDEX_load_cast_read_read_fu_46 |    0    |    0    |
|          |        zext_ln84_read_read_fu_52        |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |    NEURONS_INDEX_load_cast_cast_fu_72   |    0    |    0    |
|   zext   |           zext_ln84_cast_fu_76          |    0    |    0    |
|          |             zext_ln85_fu_104            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   trunc  |             trunc_ln85_fu_94            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |    0    |    44   |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|neuron_index_1_reg_120|    8   |
+----------------------+--------+
|         Total        |    8   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   44   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    8   |    -   |
+-----------+--------+--------+
|   Total   |    8   |   44   |
+-----------+--------+--------+
