{
  "design": {
    "design_info": {
      "boundary_crc": "0xFD95B30395B1EB4A",
      "device": "xc7z010clg400-1",
      "name": "design_2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_bram_reader_0": "",
      "axi_bram_reader_1": "",
      "axi_bram_reader_2": "",
      "axi_gpio_0": "",
      "axis_red_pitaya_adc_0": "",
      "axis_red_pitaya_dac_0": "",
      "blk_mem_gen_0": "",
      "blk_mem_gen_1": "",
      "blk_mem_gen_2": "",
      "c_counter_binary_0": "",
      "c_counter_binary_1": "",
      "c_counter_binary_2": "",
      "ch_01": {
        "cordic_0": "",
        "dds_compiler_1": "",
        "ff_0": "",
        "ff_1": "",
        "ff_2": "",
        "fir_compiler_0": "",
        "fir_compiler_1": "",
        "mult_gen_0": "",
        "mult_gen_1": "",
        "signal_spliter_1": "",
        "xlconcat_4": "",
        "xlslice_5": "",
        "xlslice_6": "",
        "xlslice_7": "",
        "xlslice_8": "",
        "xlslice_9": "",
        "xlslice_10": ""
      },
      "clk_wiz_0": "",
      "dds_compiler_0": "",
      "fifo_generator_0": "",
      "processing_system7_0": "",
      "ps7_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {}
      },
      "rst_ps7_0_125M": "",
      "signal_spliter_0": "",
      "stop_count_0": "",
      "stop_count_1": "",
      "stop_count_2": "",
      "util_ds_buf_1": "",
      "util_ds_buf_2": "",
      "util_reduced_logic_0": "",
      "util_reduced_logic_1": "",
      "util_reduced_logic_2": "",
      "util_reduced_logic_3": "",
      "xlconcat_0": "",
      "xlconcat_1": "",
      "xlconcat_2": "",
      "xlconcat_3": "",
      "xlconcat_4": "",
      "xlconcat_5": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "xlconstant_2": "",
      "xlconstant_3": "",
      "xlconstant_5": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "xlslice_2": "",
      "xlslice_3": "",
      "xlslice_4": "",
      "ch_1": {
        "cordic_0": "",
        "dds_compiler_1": "",
        "ff_0": "",
        "ff_1": "",
        "ff_2": "",
        "fir_compiler_0": "",
        "fir_compiler_1": "",
        "mult_gen_0": "",
        "mult_gen_1": "",
        "signal_spliter_1": "",
        "xlconcat_4": "",
        "xlslice_5": "",
        "xlslice_6": "",
        "xlslice_7": "",
        "xlslice_8": "",
        "xlslice_9": "",
        "xlslice_10": ""
      },
      "xlslice_5": "",
      "blk_mem_gen_3": "",
      "axi_bram_reader_3": "",
      "c_counter_binary_3": "",
      "stop_count_3": "",
      "util_reduced_logic_4": "",
      "xlconcat_6": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "Vaux0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux1": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux8": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux9": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vp_Vn": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      }
    },
    "ports": {
      "adc_clk_n_i": {
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "",
            "value_src": "weak"
          },
          "FREQ_HZ": {
            "value": "",
            "value_src": "weak"
          },
          "PHASE": {
            "value": "",
            "value_src": "weak"
          }
        }
      },
      "adc_clk_p_i": {
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "",
            "value_src": "weak"
          },
          "FREQ_HZ": {
            "value": "",
            "value_src": "weak"
          },
          "PHASE": {
            "value": "",
            "value_src": "weak"
          }
        }
      },
      "adc_csn_o": {
        "direction": "O"
      },
      "adc_dat_a_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "adc_dat_b_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "adc_enc_n_o": {
        "direction": "O"
      },
      "adc_enc_p_o": {
        "direction": "O"
      },
      "dac_clk_o": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_2_axis_red_pitaya_dac_0_0_dac_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "dac_dat_o": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "dac_pwm_o": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "dac_rst_o": {
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      },
      "dac_sel_o": {
        "direction": "O"
      },
      "dac_wrt_o": {
        "direction": "O"
      },
      "daisy_n_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "daisy_n_o": {
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_2_util_ds_buf_1_0_IBUF_OUT",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "ip_prop"
          }
        }
      },
      "daisy_p_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "daisy_p_o": {
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_2_util_ds_buf_1_0_IBUF_OUT",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "ip_prop"
          }
        }
      },
      "exp_n_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "exp_p_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "led_o": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "axi_bram_reader_0": {
        "vlnv": "anton-potocnik:user:axi_bram_reader:1.0",
        "xci_name": "design_2_axi_bram_reader_0_0"
      },
      "axi_bram_reader_1": {
        "vlnv": "anton-potocnik:user:axi_bram_reader:1.0",
        "xci_name": "design_2_axi_bram_reader_1_0"
      },
      "axi_bram_reader_2": {
        "vlnv": "anton-potocnik:user:axi_bram_reader:1.0",
        "xci_name": "design_2_axi_bram_reader_2_0"
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_2_axi_gpio_0_0",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_DOUT_DEFAULT": {
            "value": "0x00000001"
          },
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axis_red_pitaya_adc_0": {
        "vlnv": "pavel-demin:user:axis_red_pitaya_adc:1.0",
        "xci_name": "design_2_axis_red_pitaya_adc_0_0"
      },
      "axis_red_pitaya_dac_0": {
        "vlnv": "pavel-demin:user:axis_red_pitaya_dac:1.0",
        "xci_name": "design_2_axis_red_pitaya_dac_0_0"
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_2_blk_mem_gen_0_0",
        "parameters": {
          "Additional_Inputs_for_Power_Estimation": {
            "value": "false"
          },
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_A_Clock": {
            "value": "100"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "32"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "1024"
          },
          "Write_Width_A": {
            "value": "32"
          },
          "Write_Width_B": {
            "value": "32"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_2_blk_mem_gen_1_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "32"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "1024"
          },
          "Write_Width_A": {
            "value": "32"
          },
          "Write_Width_B": {
            "value": "32"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_2": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_2_blk_mem_gen_2_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "32"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "1024"
          },
          "Write_Width_A": {
            "value": "32"
          },
          "Write_Width_B": {
            "value": "32"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "c_counter_binary_0": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "design_2_c_counter_binary_0_0",
        "parameters": {
          "CE": {
            "value": "true"
          },
          "Final_Count_Value": {
            "value": "400"
          },
          "Load": {
            "value": "false"
          },
          "Output_Width": {
            "value": "11"
          },
          "Restrict_Count": {
            "value": "true"
          },
          "SCLR": {
            "value": "true"
          }
        }
      },
      "c_counter_binary_1": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "design_2_c_counter_binary_1_0",
        "parameters": {
          "CE": {
            "value": "true"
          },
          "Final_Count_Value": {
            "value": "400"
          },
          "Load": {
            "value": "false"
          },
          "Output_Width": {
            "value": "11"
          },
          "Restrict_Count": {
            "value": "true"
          },
          "SCLR": {
            "value": "true"
          }
        }
      },
      "c_counter_binary_2": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "design_2_c_counter_binary_2_0",
        "parameters": {
          "CE": {
            "value": "true"
          },
          "Final_Count_Value": {
            "value": "400"
          },
          "Load": {
            "value": "false"
          },
          "Output_Width": {
            "value": "11"
          },
          "Restrict_Count": {
            "value": "true"
          },
          "SCLR": {
            "value": "true"
          }
        }
      },
      "ch_01": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rstn": {
            "type": "rst",
            "direction": "I"
          },
          "cordic_out_vld": {
            "direction": "O"
          },
          "cordic_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "phase_inc_vld": {
            "direction": "I"
          },
          "phase_inc": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sig_vld": {
            "direction": "I"
          },
          "sig": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "P": {
            "type": "data",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data_out": {
            "direction": "O"
          }
        },
        "components": {
          "cordic_0": {
            "vlnv": "xilinx.com:ip:cordic:6.0",
            "xci_name": "design_2_cordic_0_0",
            "parameters": {
              "ARESETN": {
                "value": "true"
              },
              "Data_Format": {
                "value": "SignedFraction"
              },
              "Functional_Selection": {
                "value": "Arc_Tan"
              },
              "Input_Width": {
                "value": "16"
              }
            }
          },
          "dds_compiler_1": {
            "vlnv": "xilinx.com:ip:dds_compiler:6.0",
            "xci_name": "design_2_dds_compiler_1_0",
            "parameters": {
              "Amplitude_Mode": {
                "value": "Full_Range"
              },
              "DATA_Has_TLAST": {
                "value": "Not_Required"
              },
              "DDS_Clock_Rate": {
                "value": "125"
              },
              "Frequency_Resolution": {
                "value": "0.4"
              },
              "Has_ACLKEN": {
                "value": "false"
              },
              "Has_ARESETn": {
                "value": "true"
              },
              "Has_Phase_Out": {
                "value": "false"
              },
              "Latency": {
                "value": "7"
              },
              "M_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "Noise_Shaping": {
                "value": "None"
              },
              "Output_Frequency1": {
                "value": "0"
              },
              "Output_Width": {
                "value": "16"
              },
              "PINC1": {
                "value": "0"
              },
              "Parameter_Entry": {
                "value": "Hardware_Parameters"
              },
              "PartsPresent": {
                "value": "Phase_Generator_and_SIN_COS_LUT"
              },
              "Phase_Increment": {
                "value": "Streaming"
              },
              "Phase_Width": {
                "value": "16"
              },
              "S_PHASE_Has_TUSER": {
                "value": "Not_Required"
              },
              "Spurious_Free_Dynamic_Range": {
                "value": "45"
              }
            }
          },
          "ff_0": {
            "vlnv": "xilinx.com:module_ref:ff:1.0",
            "xci_name": "design_2_ff_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ff",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_out": {
                "direction": "O"
              }
            }
          },
          "ff_1": {
            "vlnv": "xilinx.com:module_ref:ff:1.0",
            "xci_name": "design_2_ff_1_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ff",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_out": {
                "direction": "O"
              }
            }
          },
          "ff_2": {
            "vlnv": "xilinx.com:module_ref:ff:1.0",
            "xci_name": "design_2_ff_2_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ff",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_out": {
                "direction": "O"
              }
            }
          },
          "fir_compiler_0": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "design_2_fir_compiler_0_0",
            "parameters": {
              "Channel_Sequence": {
                "value": "Basic"
              },
              "Clock_Frequency": {
                "value": "125"
              },
              "CoefficientVector": {
                "value": "0.128241, 0.009100, 0.009381, 0.009710, 0.009974, 0.010281, 0.010538, 0.010826, 0.011053, 0.011332, 0.011563, 0.011688, 0.012018, 0.012223, 0.012348, 0.012513, 0.012636, 0.012782, 0.012896, 0.013029, 0.013097, 0.013190, 0.013254, 0.013289, 0.013299, 0.013335, 0.013299, 0.013289, 0.013254, 0.013190, 0.013097, 0.013029, 0.012896, 0.012782, 0.012636, 0.012513, 0.012348, 0.012223, 0.012018, 0.011688, 0.011563, 0.011332, 0.011053, 0.010826, 0.010538, 0.010281, 0.009974, 0.009710, 0.009381, 0.009100, 0.128241"
              },
              "Coefficient_Fractional_Bits": {
                "value": "18"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Unsigned"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "13"
              },
              "DATA_Has_TLAST": {
                "value": "Not_Required"
              },
              "Data_Fractional_Bits": {
                "value": "14"
              },
              "Data_Sign": {
                "value": "Signed"
              },
              "Data_Width": {
                "value": "16"
              },
              "Decimation_Rate": {
                "value": "2"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Has_ARESETn": {
                "value": "true"
              },
              "Interpolation_Rate": {
                "value": "1"
              },
              "M_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Output_Rounding_Mode": {
                "value": "Full_Precision"
              },
              "Output_Width": {
                "value": "34"
              },
              "Quantization": {
                "value": "Quantize_Only"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "S_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "Sample_Frequency": {
                "value": "125"
              },
              "Select_Pattern": {
                "value": "All"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "fir_compiler_1": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "design_2_fir_compiler_1_0",
            "parameters": {
              "Channel_Sequence": {
                "value": "Basic"
              },
              "Clock_Frequency": {
                "value": "125"
              },
              "CoefficientVector": {
                "value": "0.128241, 0.009100, 0.009381, 0.009710, 0.009974, 0.010281, 0.010538, 0.010826, 0.011053, 0.011332, 0.011563, 0.011688, 0.012018, 0.012223, 0.012348, 0.012513, 0.012636, 0.012782, 0.012896, 0.013029, 0.013097, 0.013190, 0.013254, 0.013289, 0.013299, 0.013335, 0.013299, 0.013289, 0.013254, 0.013190, 0.013097, 0.013029, 0.012896, 0.012782, 0.012636, 0.012513, 0.012348, 0.012223, 0.012018, 0.011688, 0.011563, 0.011332, 0.011053, 0.010826, 0.010538, 0.010281, 0.009974, 0.009710, 0.009381, 0.009100, 0.128241"
              },
              "Coefficient_Fractional_Bits": {
                "value": "18"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Unsigned"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "13"
              },
              "DATA_Has_TLAST": {
                "value": "Not_Required"
              },
              "Data_Fractional_Bits": {
                "value": "14"
              },
              "Data_Sign": {
                "value": "Signed"
              },
              "Data_Width": {
                "value": "16"
              },
              "Decimation_Rate": {
                "value": "2"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Has_ARESETn": {
                "value": "true"
              },
              "Interpolation_Rate": {
                "value": "1"
              },
              "M_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Output_Rounding_Mode": {
                "value": "Full_Precision"
              },
              "Output_Width": {
                "value": "34"
              },
              "Quantization": {
                "value": "Quantize_Only"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "S_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "Sample_Frequency": {
                "value": "125"
              },
              "Select_Pattern": {
                "value": "All"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "mult_gen_0": {
            "vlnv": "xilinx.com:ip:mult_gen:12.0",
            "xci_name": "design_2_mult_gen_0_0",
            "parameters": {
              "Multiplier_Construction": {
                "value": "Use_Mults"
              },
              "OutputWidthHigh": {
                "value": "31"
              },
              "PipeStages": {
                "value": "3"
              },
              "PortAType": {
                "value": "Signed"
              },
              "PortAWidth": {
                "value": "16"
              },
              "PortBType": {
                "value": "Signed"
              },
              "PortBWidth": {
                "value": "16"
              },
              "Use_Custom_Output_Width": {
                "value": "true"
              }
            }
          },
          "mult_gen_1": {
            "vlnv": "xilinx.com:ip:mult_gen:12.0",
            "xci_name": "design_2_mult_gen_1_0",
            "parameters": {
              "Multiplier_Construction": {
                "value": "Use_Mults"
              },
              "OutputWidthHigh": {
                "value": "31"
              },
              "PipeStages": {
                "value": "3"
              },
              "PortAType": {
                "value": "Signed"
              },
              "PortAWidth": {
                "value": "16"
              },
              "PortBType": {
                "value": "Signed"
              },
              "PortBWidth": {
                "value": "16"
              },
              "Use_Custom_Output_Width": {
                "value": "true"
              }
            }
          },
          "signal_spliter_1": {
            "vlnv": "xilinx.com:module_ref:signal_spliter:1.0",
            "xci_name": "design_2_signal_spliter_1_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "signal_spliter",
              "boundary_crc": "0x0"
            },
            "ports": {
              "s_axis_data": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "s_axis_valid": {
                "direction": "I"
              },
              "m_axis_sine_data": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "m_axis_sine_valid": {
                "direction": "O"
              },
              "m_axis_cosine_data": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "m_axis_cosine_valid": {
                "direction": "O"
              }
            }
          },
          "xlconcat_4": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_2_xlconcat_4_0",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlslice_5": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_2_xlslice_5_0",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlslice_6": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_2_xlslice_6_0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlslice_7": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_2_xlslice_7_0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlslice_8": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_2_xlslice_8_0",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlslice_9": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_2_xlslice_9_0",
            "parameters": {
              "DIN_FROM": {
                "value": "33"
              },
              "DIN_TO": {
                "value": "18"
              },
              "DIN_WIDTH": {
                "value": "40"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlslice_10": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_2_xlslice_10_0",
            "parameters": {
              "DIN_FROM": {
                "value": "33"
              },
              "DIN_TO": {
                "value": "18"
              },
              "DIN_WIDTH": {
                "value": "40"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          }
        },
        "nets": {
          "fir_compiler_0_m_axis_data_tvalid": {
            "ports": [
              "fir_compiler_0/m_axis_data_tvalid",
              "cordic_0/s_axis_cartesian_tvalid"
            ]
          },
          "xlconcat_2_dout1": {
            "ports": [
              "xlconcat_4/dout",
              "cordic_0/s_axis_cartesian_tdata"
            ]
          },
          "dds_compiler_0_m_axis_data_tvalid1": {
            "ports": [
              "dds_compiler_1/m_axis_data_tvalid",
              "signal_spliter_1/s_axis_valid"
            ]
          },
          "dds_compiler_0_m_axis_data_tdata1": {
            "ports": [
              "dds_compiler_1/m_axis_data_tdata",
              "signal_spliter_1/s_axis_data"
            ]
          },
          "ff_0_data_out": {
            "ports": [
              "ff_0/data_out",
              "ff_1/data_in"
            ]
          },
          "ff_1_data_out": {
            "ports": [
              "ff_1/data_out",
              "ff_2/data_in"
            ]
          },
          "ff_2_data_out": {
            "ports": [
              "ff_2/data_out",
              "fir_compiler_0/s_axis_data_tvalid",
              "fir_compiler_1/s_axis_data_tvalid",
              "data_out"
            ]
          },
          "xlslice_0_Dout1": {
            "ports": [
              "xlslice_5/Dout",
              "fir_compiler_0/s_axis_data_tdata"
            ]
          },
          "fir_compiler_0_m_axis_data_tdata": {
            "ports": [
              "fir_compiler_0/m_axis_data_tdata",
              "xlslice_10/Din"
            ]
          },
          "xlslice_5_Dout": {
            "ports": [
              "xlslice_8/Dout",
              "fir_compiler_1/s_axis_data_tdata"
            ]
          },
          "fir_compiler_1_m_axis_data_tdata": {
            "ports": [
              "fir_compiler_1/m_axis_data_tdata",
              "xlslice_9/Din"
            ]
          },
          "xlslice_2_Dout1": {
            "ports": [
              "xlslice_7/Dout",
              "mult_gen_0/B"
            ]
          },
          "mult_gen_0_P": {
            "ports": [
              "mult_gen_0/P",
              "xlslice_5/Din",
              "P"
            ]
          },
          "xlslice_1_Dout1": {
            "ports": [
              "xlslice_6/Dout",
              "mult_gen_1/B"
            ]
          },
          "mult_gen_1_P": {
            "ports": [
              "mult_gen_1/P",
              "xlslice_8/Din"
            ]
          },
          "signal_spliter_0_m_axis_sine_data": {
            "ports": [
              "signal_spliter_1/m_axis_sine_data",
              "xlslice_6/Din"
            ]
          },
          "signal_spliter_0_m_axis_cosine_data1": {
            "ports": [
              "signal_spliter_1/m_axis_cosine_data",
              "xlslice_7/Din"
            ]
          },
          "processing_system7_0_FCLK_CLK1": {
            "ports": [
              "clk",
              "dds_compiler_1/aclk",
              "fir_compiler_0/aclk",
              "mult_gen_0/CLK",
              "ff_0/clk",
              "ff_1/clk",
              "ff_2/clk",
              "mult_gen_1/CLK",
              "fir_compiler_1/aclk",
              "cordic_0/aclk"
            ]
          },
          "rst_ps7_0_125M_peripheral_aresetn1": {
            "ports": [
              "rstn",
              "dds_compiler_1/aresetn",
              "fir_compiler_0/aresetn",
              "ff_0/rstn",
              "ff_1/rstn",
              "ff_2/rstn",
              "fir_compiler_1/aresetn",
              "cordic_0/aresetn"
            ]
          },
          "cordic_0_m_axis_dout_tvalid": {
            "ports": [
              "cordic_0/m_axis_dout_tvalid",
              "cordic_out_vld"
            ]
          },
          "cordic_0_m_axis_dout_tdata": {
            "ports": [
              "cordic_0/m_axis_dout_tdata",
              "cordic_out"
            ]
          },
          "phase_inc_vld_1": {
            "ports": [
              "phase_inc_vld",
              "dds_compiler_1/s_axis_phase_tvalid"
            ]
          },
          "phase_inc_1": {
            "ports": [
              "phase_inc",
              "dds_compiler_1/s_axis_phase_tdata"
            ]
          },
          "sig_vld_1": {
            "ports": [
              "sig_vld",
              "ff_0/data_in"
            ]
          },
          "sig_1": {
            "ports": [
              "sig",
              "mult_gen_1/A",
              "mult_gen_0/A"
            ]
          },
          "xlslice_10_Dout": {
            "ports": [
              "xlslice_10/Dout",
              "xlconcat_4/In0"
            ]
          },
          "xlslice_9_Dout": {
            "ports": [
              "xlslice_9/Dout",
              "xlconcat_4/In1"
            ]
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_2_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "104.759"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "250"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "4.000"
          },
          "PRIM_IN_FREQ": {
            "value": "125"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "design_2_dds_compiler_0_0",
        "parameters": {
          "Amplitude_Mode": {
            "value": "Full_Range"
          },
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "DDS_Clock_Rate": {
            "value": "125"
          },
          "Frequency_Resolution": {
            "value": "0.4"
          },
          "Has_ACLKEN": {
            "value": "false"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Latency": {
            "value": "7"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "None"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Width": {
            "value": "16"
          },
          "PINC1": {
            "value": "0"
          },
          "Parameter_Entry": {
            "value": "Hardware_Parameters"
          },
          "PartsPresent": {
            "value": "Phase_Generator_and_SIN_COS_LUT"
          },
          "Phase_Increment": {
            "value": "Streaming"
          },
          "Phase_Width": {
            "value": "16"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          },
          "Spurious_Free_Dynamic_Range": {
            "value": "45"
          }
        }
      },
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "design_2_fifo_generator_0_0",
        "parameters": {
          "Enable_Reset_Synchronization": {
            "value": "true"
          },
          "Enable_Safety_Circuit": {
            "value": "true"
          },
          "FIFO_Implementation_rach": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "FIFO_Implementation_wach": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "FIFO_Implementation_wrch": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "Fifo_Implementation": {
            "value": "Independent_Clocks_Block_RAM"
          },
          "Full_Flags_Reset_Value": {
            "value": "1"
          },
          "INTERFACE_TYPE": {
            "value": "Native"
          },
          "Input_Data_Width": {
            "value": "32"
          },
          "Input_Depth": {
            "value": "16"
          },
          "Output_Data_Width": {
            "value": "32"
          },
          "Read_Data_Count": {
            "value": "true"
          },
          "Read_Data_Count_Width": {
            "value": "4"
          },
          "Reset_Pin": {
            "value": "true"
          },
          "Use_Dout_Reset": {
            "value": "true"
          },
          "Use_Embedded_Registers": {
            "value": "false"
          },
          "Write_Acknowledge_Flag": {
            "value": "false"
          },
          "Write_Data_Count": {
            "value": "true"
          },
          "Write_Data_Count_Width": {
            "value": "4"
          }
        }
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design_2_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666666"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "125000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "EMIO"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "1"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "1"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "1"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "1"
          },
          "PCW_EN_SPI1": {
            "value": "1"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "1"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "125"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "250"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GP0_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP0_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP0_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GP1_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP1_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP1_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C0_BASEADDR": {
            "value": "0xE0004000"
          },
          "PCW_I2C0_GRP_INT_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_HIGHADDR": {
            "value": "0xE0004FFF"
          },
          "PCW_I2C0_I2C0_IO": {
            "value": "MIO 50 .. 51"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_I2C_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "cfg/red_pitaya.xml"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "out"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#UART 1#UART 1#SPI 1#SPI 1#SPI 1#SPI 1#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#GPIO#I2C 0#I2C 0#GPIO#GPIO"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#tx#rx#mosi#miso#sclk#ss[0]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#wp#reset#gpio[49]#scl#sda#gpio[52]#gpio[53]"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.080"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.063"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.057"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.068"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.047"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.025"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.006"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.017"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "125"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 46"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_WP_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_BASEADDR": {
            "value": "0xE0006000"
          },
          "PCW_SPI0_HIGHADDR": {
            "value": "0xE0006FFF"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SPI0_SPI0_IO": {
            "value": "EMIO"
          },
          "PCW_SPI1_BASEADDR": {
            "value": "0xE0007000"
          },
          "PCW_SPI1_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_GRP_SS2_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_HIGHADDR": {
            "value": "0xE0007FFF"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SPI1_SPI1_IO": {
            "value": "MIO 10 .. 15"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_FREQMHZ": {
            "value": "166.666666"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_BASEADDR": {
            "value": "0xE0104000"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_HIGHADDR": {
            "value": "0xE0104fff"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_TTC0_TTC0_IO": {
            "value": "EMIO"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART0_BASEADDR": {
            "value": "0xE0000000"
          },
          "PCW_UART0_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_HIGHADDR": {
            "value": "0xE0000FFF"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "MIO 14 .. 15"
          },
          "PCW_UART1_BASEADDR": {
            "value": "0xE0001000"
          },
          "PCW_UART1_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_HIGHADDR": {
            "value": "0xE0001FFF"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 8 .. 9"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "54.563"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "54.563"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "54.563"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "54.563"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "101.239"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "79.5025"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "60.536"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "71.7715"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "104.5365"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "70.676"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "59.1615"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "81.319"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333333"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 48"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "0"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI_GP0": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x40000000",
                "maximum": "0x7FFFFFFF"
              }
            },
            "S_AXI_HP0": {
              "mode": "Slave",
              "memory_map_ref": "S_AXI_HP0"
            }
          }
        }
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_2_ps7_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_2_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI",
                    "M01_AXI",
                    "M02_AXI",
                    "M03_AXI",
                    "M04_AXI"
                  ]
                }
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_2_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m02_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m03_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rst_ps7_0_125M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_2_rst_ps7_0_125M_0"
      },
      "signal_spliter_0": {
        "vlnv": "xilinx.com:module_ref:signal_spliter:1.0",
        "xci_name": "design_2_signal_spliter_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "signal_spliter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "s_axis_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "s_axis_valid": {
            "direction": "I"
          },
          "m_axis_sine_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "m_axis_sine_valid": {
            "direction": "O"
          },
          "m_axis_cosine_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "m_axis_cosine_valid": {
            "direction": "O"
          }
        }
      },
      "stop_count_0": {
        "vlnv": "xilinx.com:module_ref:stop_count:1.0",
        "xci_name": "design_2_stop_count_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "stop_count",
          "boundary_crc": "0x0"
        },
        "ports": {
          "value": {
            "direction": "I",
            "left": "10",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 11} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 11}",
                "value_src": "ip_prop"
              }
            }
          },
          "en": {
            "direction": "O"
          }
        }
      },
      "stop_count_1": {
        "vlnv": "xilinx.com:module_ref:stop_count:1.0",
        "xci_name": "design_2_stop_count_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "stop_count",
          "boundary_crc": "0x0"
        },
        "ports": {
          "value": {
            "direction": "I",
            "left": "10",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 11} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 11}",
                "value_src": "ip_prop"
              }
            }
          },
          "en": {
            "direction": "O"
          }
        }
      },
      "stop_count_2": {
        "vlnv": "xilinx.com:module_ref:stop_count:1.0",
        "xci_name": "design_2_stop_count_2_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "stop_count",
          "boundary_crc": "0x0"
        },
        "ports": {
          "value": {
            "direction": "I",
            "left": "10",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 11} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 11}",
                "value_src": "ip_prop"
              }
            }
          },
          "en": {
            "direction": "O"
          }
        }
      },
      "util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "design_2_util_ds_buf_1_0",
        "parameters": {
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "util_ds_buf_2": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "design_2_util_ds_buf_2_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "OBUFDS"
          },
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "util_reduced_logic_0": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "design_2_util_reduced_logic_0_0",
        "parameters": {
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "util_reduced_logic_1": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "design_2_util_reduced_logic_1_0",
        "parameters": {
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "util_reduced_logic_2": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "design_2_util_reduced_logic_2_0",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "util_reduced_logic_3": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "design_2_util_reduced_logic_3_0",
        "parameters": {
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_2_xlconcat_0_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "2"
          },
          "IN1_WIDTH": {
            "value": "14"
          },
          "IN2_WIDTH": {
            "value": "2"
          },
          "IN3_WIDTH": {
            "value": "14"
          },
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_2_xlconcat_1_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "14"
          },
          "IN1_WIDTH": {
            "value": "2"
          },
          "IN2_WIDTH": {
            "value": "14"
          },
          "IN3_WIDTH": {
            "value": "2"
          },
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "xlconcat_2": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_2_xlconcat_2_0"
      },
      "xlconcat_3": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_2_xlconcat_3_0"
      },
      "xlconcat_4": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_2_xlconcat_4_1"
      },
      "xlconcat_5": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_2_xlconcat_5_0"
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_2_xlconstant_0_0"
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_2_xlconstant_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "524"
          },
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_2_xlconstant_2_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "xlconstant_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_2_xlconstant_3_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "xlconstant_5": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_2_xlconstant_5_0"
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_2_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DOUT_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_2_xlslice_1_0",
        "parameters": {
          "DIN_FROM": {
            "value": "29"
          },
          "DIN_TO": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "14"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_2_xlslice_2_0",
        "parameters": {
          "DIN_FROM": {
            "value": "13"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DOUT_WIDTH": {
            "value": "14"
          }
        }
      },
      "xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_2_xlslice_3_0",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "14"
          }
        }
      },
      "xlslice_4": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_2_xlslice_4_0",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "18"
          },
          "DOUT_WIDTH": {
            "value": "14"
          }
        }
      },
      "ch_1": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rstn": {
            "type": "rst",
            "direction": "I"
          },
          "cordic_out_vld": {
            "direction": "O"
          },
          "cordic_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "phase_inc_vld": {
            "direction": "I"
          },
          "phase_inc": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sig_vld": {
            "direction": "I"
          },
          "sig": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "P": {
            "type": "data",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data_out": {
            "direction": "O"
          }
        },
        "components": {
          "cordic_0": {
            "vlnv": "xilinx.com:ip:cordic:6.0",
            "xci_name": "design_2_cordic_0_1",
            "parameters": {
              "ARESETN": {
                "value": "true"
              },
              "Data_Format": {
                "value": "SignedFraction"
              },
              "Functional_Selection": {
                "value": "Arc_Tan"
              },
              "Input_Width": {
                "value": "16"
              }
            }
          },
          "dds_compiler_1": {
            "vlnv": "xilinx.com:ip:dds_compiler:6.0",
            "xci_name": "design_2_dds_compiler_1_1",
            "parameters": {
              "Amplitude_Mode": {
                "value": "Full_Range"
              },
              "DATA_Has_TLAST": {
                "value": "Not_Required"
              },
              "DDS_Clock_Rate": {
                "value": "125"
              },
              "Frequency_Resolution": {
                "value": "0.4"
              },
              "Has_ACLKEN": {
                "value": "false"
              },
              "Has_ARESETn": {
                "value": "true"
              },
              "Has_Phase_Out": {
                "value": "false"
              },
              "Latency": {
                "value": "7"
              },
              "M_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "Noise_Shaping": {
                "value": "None"
              },
              "Output_Frequency1": {
                "value": "0"
              },
              "Output_Width": {
                "value": "16"
              },
              "PINC1": {
                "value": "0"
              },
              "Parameter_Entry": {
                "value": "Hardware_Parameters"
              },
              "PartsPresent": {
                "value": "Phase_Generator_and_SIN_COS_LUT"
              },
              "Phase_Increment": {
                "value": "Streaming"
              },
              "Phase_Width": {
                "value": "16"
              },
              "S_PHASE_Has_TUSER": {
                "value": "Not_Required"
              },
              "Spurious_Free_Dynamic_Range": {
                "value": "45"
              }
            }
          },
          "ff_0": {
            "vlnv": "xilinx.com:module_ref:ff:1.0",
            "xci_name": "design_2_ff_0_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ff",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_out": {
                "direction": "O"
              }
            }
          },
          "ff_1": {
            "vlnv": "xilinx.com:module_ref:ff:1.0",
            "xci_name": "design_2_ff_1_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ff",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_out": {
                "direction": "O"
              }
            }
          },
          "ff_2": {
            "vlnv": "xilinx.com:module_ref:ff:1.0",
            "xci_name": "design_2_ff_2_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ff",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_out": {
                "direction": "O"
              }
            }
          },
          "fir_compiler_0": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "design_2_fir_compiler_0_1",
            "parameters": {
              "Channel_Sequence": {
                "value": "Basic"
              },
              "Clock_Frequency": {
                "value": "125"
              },
              "CoefficientVector": {
                "value": "0.128241, 0.009100, 0.009381, 0.009710, 0.009974, 0.010281, 0.010538, 0.010826, 0.011053, 0.011332, 0.011563, 0.011688, 0.012018, 0.012223, 0.012348, 0.012513, 0.012636, 0.012782, 0.012896, 0.013029, 0.013097, 0.013190, 0.013254, 0.013289, 0.013299, 0.013335, 0.013299, 0.013289, 0.013254, 0.013190, 0.013097, 0.013029, 0.012896, 0.012782, 0.012636, 0.012513, 0.012348, 0.012223, 0.012018, 0.011688, 0.011563, 0.011332, 0.011053, 0.010826, 0.010538, 0.010281, 0.009974, 0.009710, 0.009381, 0.009100, 0.128241"
              },
              "Coefficient_Fractional_Bits": {
                "value": "18"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Unsigned"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "13"
              },
              "DATA_Has_TLAST": {
                "value": "Not_Required"
              },
              "Data_Fractional_Bits": {
                "value": "14"
              },
              "Data_Sign": {
                "value": "Signed"
              },
              "Data_Width": {
                "value": "16"
              },
              "Decimation_Rate": {
                "value": "2"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Has_ARESETn": {
                "value": "true"
              },
              "Interpolation_Rate": {
                "value": "1"
              },
              "M_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Output_Rounding_Mode": {
                "value": "Full_Precision"
              },
              "Output_Width": {
                "value": "34"
              },
              "Quantization": {
                "value": "Quantize_Only"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "S_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "Sample_Frequency": {
                "value": "125"
              },
              "Select_Pattern": {
                "value": "All"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "fir_compiler_1": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "design_2_fir_compiler_1_1",
            "parameters": {
              "Channel_Sequence": {
                "value": "Basic"
              },
              "Clock_Frequency": {
                "value": "125"
              },
              "CoefficientVector": {
                "value": "0.128241, 0.009100, 0.009381, 0.009710, 0.009974, 0.010281, 0.010538, 0.010826, 0.011053, 0.011332, 0.011563, 0.011688, 0.012018, 0.012223, 0.012348, 0.012513, 0.012636, 0.012782, 0.012896, 0.013029, 0.013097, 0.013190, 0.013254, 0.013289, 0.013299, 0.013335, 0.013299, 0.013289, 0.013254, 0.013190, 0.013097, 0.013029, 0.012896, 0.012782, 0.012636, 0.012513, 0.012348, 0.012223, 0.012018, 0.011688, 0.011563, 0.011332, 0.011053, 0.010826, 0.010538, 0.010281, 0.009974, 0.009710, 0.009381, 0.009100, 0.128241"
              },
              "Coefficient_Fractional_Bits": {
                "value": "18"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Unsigned"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "13"
              },
              "DATA_Has_TLAST": {
                "value": "Not_Required"
              },
              "Data_Fractional_Bits": {
                "value": "14"
              },
              "Data_Sign": {
                "value": "Signed"
              },
              "Data_Width": {
                "value": "16"
              },
              "Decimation_Rate": {
                "value": "2"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Has_ARESETn": {
                "value": "true"
              },
              "Interpolation_Rate": {
                "value": "1"
              },
              "M_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Output_Rounding_Mode": {
                "value": "Full_Precision"
              },
              "Output_Width": {
                "value": "34"
              },
              "Quantization": {
                "value": "Quantize_Only"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "S_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "Sample_Frequency": {
                "value": "125"
              },
              "Select_Pattern": {
                "value": "All"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "mult_gen_0": {
            "vlnv": "xilinx.com:ip:mult_gen:12.0",
            "xci_name": "design_2_mult_gen_0_1",
            "parameters": {
              "Multiplier_Construction": {
                "value": "Use_Mults"
              },
              "OutputWidthHigh": {
                "value": "31"
              },
              "PipeStages": {
                "value": "3"
              },
              "PortAType": {
                "value": "Signed"
              },
              "PortAWidth": {
                "value": "16"
              },
              "PortBType": {
                "value": "Signed"
              },
              "PortBWidth": {
                "value": "16"
              },
              "Use_Custom_Output_Width": {
                "value": "true"
              }
            }
          },
          "mult_gen_1": {
            "vlnv": "xilinx.com:ip:mult_gen:12.0",
            "xci_name": "design_2_mult_gen_1_1",
            "parameters": {
              "Multiplier_Construction": {
                "value": "Use_Mults"
              },
              "OutputWidthHigh": {
                "value": "31"
              },
              "PipeStages": {
                "value": "3"
              },
              "PortAType": {
                "value": "Signed"
              },
              "PortAWidth": {
                "value": "16"
              },
              "PortBType": {
                "value": "Signed"
              },
              "PortBWidth": {
                "value": "16"
              },
              "Use_Custom_Output_Width": {
                "value": "true"
              }
            }
          },
          "signal_spliter_1": {
            "vlnv": "xilinx.com:module_ref:signal_spliter:1.0",
            "xci_name": "design_2_signal_spliter_1_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "signal_spliter",
              "boundary_crc": "0x0"
            },
            "ports": {
              "s_axis_data": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "s_axis_valid": {
                "direction": "I"
              },
              "m_axis_sine_data": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "m_axis_sine_valid": {
                "direction": "O"
              },
              "m_axis_cosine_data": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "m_axis_cosine_valid": {
                "direction": "O"
              }
            }
          },
          "xlconcat_4": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_2_xlconcat_4_2",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlslice_5": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_2_xlslice_5_1",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlslice_6": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_2_xlslice_6_1",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlslice_7": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_2_xlslice_7_1",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlslice_8": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_2_xlslice_8_1",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlslice_9": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_2_xlslice_9_1",
            "parameters": {
              "DIN_FROM": {
                "value": "33"
              },
              "DIN_TO": {
                "value": "18"
              },
              "DIN_WIDTH": {
                "value": "40"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlslice_10": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_2_xlslice_10_1",
            "parameters": {
              "DIN_FROM": {
                "value": "33"
              },
              "DIN_TO": {
                "value": "18"
              },
              "DIN_WIDTH": {
                "value": "40"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          }
        },
        "nets": {
          "fir_compiler_0_m_axis_data_tvalid": {
            "ports": [
              "fir_compiler_0/m_axis_data_tvalid",
              "cordic_0/s_axis_cartesian_tvalid"
            ]
          },
          "xlconcat_2_dout1": {
            "ports": [
              "xlconcat_4/dout",
              "cordic_0/s_axis_cartesian_tdata"
            ]
          },
          "dds_compiler_0_m_axis_data_tvalid1": {
            "ports": [
              "dds_compiler_1/m_axis_data_tvalid",
              "signal_spliter_1/s_axis_valid"
            ]
          },
          "dds_compiler_0_m_axis_data_tdata1": {
            "ports": [
              "dds_compiler_1/m_axis_data_tdata",
              "signal_spliter_1/s_axis_data"
            ]
          },
          "ff_0_data_out": {
            "ports": [
              "ff_0/data_out",
              "ff_1/data_in"
            ]
          },
          "ff_1_data_out": {
            "ports": [
              "ff_1/data_out",
              "ff_2/data_in"
            ]
          },
          "ff_2_data_out": {
            "ports": [
              "ff_2/data_out",
              "fir_compiler_0/s_axis_data_tvalid",
              "fir_compiler_1/s_axis_data_tvalid",
              "data_out"
            ]
          },
          "xlslice_0_Dout1": {
            "ports": [
              "xlslice_5/Dout",
              "fir_compiler_0/s_axis_data_tdata"
            ]
          },
          "fir_compiler_0_m_axis_data_tdata": {
            "ports": [
              "fir_compiler_0/m_axis_data_tdata",
              "xlslice_10/Din"
            ]
          },
          "xlslice_5_Dout": {
            "ports": [
              "xlslice_8/Dout",
              "fir_compiler_1/s_axis_data_tdata"
            ]
          },
          "fir_compiler_1_m_axis_data_tdata": {
            "ports": [
              "fir_compiler_1/m_axis_data_tdata",
              "xlslice_9/Din"
            ]
          },
          "xlslice_2_Dout1": {
            "ports": [
              "xlslice_7/Dout",
              "mult_gen_0/B"
            ]
          },
          "mult_gen_0_P": {
            "ports": [
              "mult_gen_0/P",
              "xlslice_5/Din",
              "P"
            ]
          },
          "xlslice_1_Dout1": {
            "ports": [
              "xlslice_6/Dout",
              "mult_gen_1/B"
            ]
          },
          "mult_gen_1_P": {
            "ports": [
              "mult_gen_1/P",
              "xlslice_8/Din"
            ]
          },
          "signal_spliter_0_m_axis_sine_data": {
            "ports": [
              "signal_spliter_1/m_axis_sine_data",
              "xlslice_6/Din"
            ]
          },
          "signal_spliter_0_m_axis_cosine_data1": {
            "ports": [
              "signal_spliter_1/m_axis_cosine_data",
              "xlslice_7/Din"
            ]
          },
          "processing_system7_0_FCLK_CLK1": {
            "ports": [
              "clk",
              "dds_compiler_1/aclk",
              "fir_compiler_0/aclk",
              "mult_gen_0/CLK",
              "ff_0/clk",
              "ff_1/clk",
              "ff_2/clk",
              "mult_gen_1/CLK",
              "fir_compiler_1/aclk",
              "cordic_0/aclk"
            ]
          },
          "rst_ps7_0_125M_peripheral_aresetn1": {
            "ports": [
              "rstn",
              "dds_compiler_1/aresetn",
              "fir_compiler_0/aresetn",
              "ff_0/rstn",
              "ff_1/rstn",
              "ff_2/rstn",
              "fir_compiler_1/aresetn",
              "cordic_0/aresetn"
            ]
          },
          "cordic_0_m_axis_dout_tvalid": {
            "ports": [
              "cordic_0/m_axis_dout_tvalid",
              "cordic_out_vld"
            ]
          },
          "cordic_0_m_axis_dout_tdata": {
            "ports": [
              "cordic_0/m_axis_dout_tdata",
              "cordic_out"
            ]
          },
          "phase_inc_vld_1": {
            "ports": [
              "phase_inc_vld",
              "dds_compiler_1/s_axis_phase_tvalid"
            ]
          },
          "phase_inc_1": {
            "ports": [
              "phase_inc",
              "dds_compiler_1/s_axis_phase_tdata"
            ]
          },
          "sig_vld_1": {
            "ports": [
              "sig_vld",
              "ff_0/data_in"
            ]
          },
          "sig_1": {
            "ports": [
              "sig",
              "mult_gen_1/A",
              "mult_gen_0/A"
            ]
          },
          "xlslice_10_Dout": {
            "ports": [
              "xlslice_10/Dout",
              "xlconcat_4/In0"
            ]
          },
          "xlslice_9_Dout": {
            "ports": [
              "xlslice_9/Dout",
              "xlconcat_4/In1"
            ]
          }
        }
      },
      "xlslice_5": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_2_xlslice_0_1",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DOUT_WIDTH": {
            "value": "16"
          }
        }
      },
      "blk_mem_gen_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_2_blk_mem_gen_1_1",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "32"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "1024"
          },
          "Write_Width_A": {
            "value": "32"
          },
          "Write_Width_B": {
            "value": "32"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "axi_bram_reader_3": {
        "vlnv": "anton-potocnik:user:axi_bram_reader:1.0",
        "xci_name": "design_2_axi_bram_reader_1_1"
      },
      "c_counter_binary_3": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "design_2_c_counter_binary_2_1",
        "parameters": {
          "CE": {
            "value": "true"
          },
          "Final_Count_Value": {
            "value": "400"
          },
          "Load": {
            "value": "false"
          },
          "Output_Width": {
            "value": "11"
          },
          "Restrict_Count": {
            "value": "true"
          },
          "SCLR": {
            "value": "true"
          }
        }
      },
      "stop_count_3": {
        "vlnv": "xilinx.com:module_ref:stop_count:1.0",
        "xci_name": "design_2_stop_count_2_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "stop_count",
          "boundary_crc": "0x0"
        },
        "ports": {
          "value": {
            "direction": "I",
            "left": "10",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 11} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 11}",
                "value_src": "ip_prop"
              }
            }
          },
          "en": {
            "direction": "O"
          }
        }
      },
      "util_reduced_logic_4": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "design_2_util_reduced_logic_3_1",
        "parameters": {
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "xlconcat_6": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_2_xlconcat_5_1"
      }
    },
    "interface_nets": {
      "axi_bram_reader_1_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_reader_1/BRAM_PORTA",
          "blk_mem_gen_1/BRAM_PORTB"
        ]
      },
      "axi_bram_reader_2_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_reader_2/BRAM_PORTA",
          "blk_mem_gen_2/BRAM_PORTB"
        ]
      },
      "axi_bram_reader_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_reader_0/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTB"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M00_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M01_AXI",
          "axi_bram_reader_0/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M02_AXI",
          "axi_bram_reader_1/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M03_AXI",
          "axi_bram_reader_2/S_AXI"
        ]
      },
      "axi_bram_reader_3_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_reader_3/BRAM_PORTA",
          "blk_mem_gen_3/BRAM_PORTB"
        ]
      },
      "ps7_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M04_AXI",
          "axi_bram_reader_3/S_AXI"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "util_reduced_logic_0/Res",
          "blk_mem_gen_0/ena",
          "blk_mem_gen_0/wea",
          "c_counter_binary_0/CE"
        ]
      },
      "Net1": {
        "ports": [
          "util_reduced_logic_1/Res",
          "blk_mem_gen_1/ena",
          "blk_mem_gen_1/wea",
          "c_counter_binary_1/CE"
        ]
      },
      "adc_clk_n_i_1": {
        "ports": [
          "adc_clk_n_i",
          "axis_red_pitaya_adc_0/adc_clk_n"
        ]
      },
      "adc_clk_p_i_1": {
        "ports": [
          "adc_clk_p_i",
          "axis_red_pitaya_adc_0/adc_clk_p"
        ]
      },
      "adc_dat_a_i_1": {
        "ports": [
          "adc_dat_a_i",
          "axis_red_pitaya_adc_0/adc_dat_a"
        ]
      },
      "adc_dat_b_i_1": {
        "ports": [
          "adc_dat_b_i",
          "axis_red_pitaya_adc_0/adc_dat_b"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "xlconcat_4/In1"
        ]
      },
      "axis_red_pitaya_adc_0_adc_clk": {
        "ports": [
          "axis_red_pitaya_adc_0/adc_clk",
          "fifo_generator_0/wr_clk"
        ]
      },
      "axis_red_pitaya_adc_0_adc_csn": {
        "ports": [
          "axis_red_pitaya_adc_0/adc_csn",
          "adc_csn_o"
        ]
      },
      "axis_red_pitaya_adc_0_m_axis_tdata": {
        "ports": [
          "axis_red_pitaya_adc_0/m_axis_tdata",
          "xlslice_2/Din",
          "xlslice_1/Din"
        ]
      },
      "axis_red_pitaya_adc_0_m_axis_tvalid": {
        "ports": [
          "axis_red_pitaya_adc_0/m_axis_tvalid",
          "fifo_generator_0/wr_en"
        ]
      },
      "axis_red_pitaya_dac_0_dac_clk": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_clk",
          "dac_clk_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_dat": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_dat",
          "dac_dat_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_rst": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_rst",
          "dac_rst_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_sel": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_sel",
          "dac_sel_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_wrt": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_wrt",
          "dac_wrt_o"
        ]
      },
      "c_counter_binary_0_Q": {
        "ports": [
          "c_counter_binary_0/Q",
          "blk_mem_gen_0/addra",
          "stop_count_0/value"
        ]
      },
      "c_counter_binary_1_Q": {
        "ports": [
          "c_counter_binary_1/Q",
          "blk_mem_gen_1/addra",
          "stop_count_1/value"
        ]
      },
      "c_counter_binary_2_Q": {
        "ports": [
          "c_counter_binary_2/Q",
          "blk_mem_gen_2/addra",
          "stop_count_2/value"
        ]
      },
      "ch_01_P": {
        "ports": [
          "ch_01/P",
          "blk_mem_gen_2/dina"
        ]
      },
      "ch_01_cordic_out": {
        "ports": [
          "ch_01/cordic_out",
          "blk_mem_gen_0/dina"
        ]
      },
      "ch_01_cordic_out_vld": {
        "ports": [
          "ch_01/cordic_out_vld",
          "xlconcat_2/In1"
        ]
      },
      "ch_01_data_out": {
        "ports": [
          "ch_01/data_out",
          "xlconcat_5/In1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "axis_red_pitaya_dac_0/ddr_clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "axis_red_pitaya_dac_0/locked"
        ]
      },
      "daisy_n_i_1": {
        "ports": [
          "daisy_n_i",
          "util_ds_buf_1/IBUF_DS_N"
        ]
      },
      "daisy_p_i_1": {
        "ports": [
          "daisy_p_i",
          "util_ds_buf_1/IBUF_DS_P"
        ]
      },
      "dds_compiler_0_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_0/m_axis_data_tdata",
          "xlslice_3/Din",
          "xlslice_4/Din"
        ]
      },
      "dds_compiler_0_m_axis_data_tvalid": {
        "ports": [
          "dds_compiler_0/m_axis_data_tvalid",
          "axis_red_pitaya_dac_0/s_axis_tvalid"
        ]
      },
      "fifo_generator_0_dout": {
        "ports": [
          "fifo_generator_0/dout",
          "signal_spliter_0/s_axis_data"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "ps7_0_axi_periph/S00_ACLK",
          "rst_ps7_0_125M/slowest_sync_clk",
          "axi_gpio_0/s_axi_aclk",
          "ps7_0_axi_periph/M00_ACLK",
          "ps7_0_axi_periph/ACLK",
          "axis_red_pitaya_dac_0/aclk",
          "dds_compiler_0/aclk",
          "clk_wiz_0/clk_in1",
          "blk_mem_gen_0/clka",
          "c_counter_binary_0/CLK",
          "axi_bram_reader_0/s00_axi_aclk",
          "ps7_0_axi_periph/M01_ACLK",
          "axi_bram_reader_1/s00_axi_aclk",
          "ps7_0_axi_periph/M02_ACLK",
          "blk_mem_gen_1/clka",
          "c_counter_binary_1/CLK",
          "ch_01/clk",
          "fifo_generator_0/rd_clk",
          "axi_bram_reader_2/s00_axi_aclk",
          "ps7_0_axi_periph/M03_ACLK",
          "blk_mem_gen_2/clka",
          "c_counter_binary_2/CLK",
          "ch_1/clk",
          "blk_mem_gen_3/clka",
          "c_counter_binary_3/CLK",
          "axi_bram_reader_3/s00_axi_aclk",
          "ps7_0_axi_periph/M04_ACLK"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_125M/ext_reset_in"
        ]
      },
      "rst_ps7_0_125M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_125M/peripheral_aresetn",
          "ps7_0_axi_periph/S00_ARESETN",
          "axi_gpio_0/s_axi_aresetn",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/ARESETN",
          "dds_compiler_0/aresetn",
          "axi_bram_reader_0/s00_axi_aresetn",
          "ps7_0_axi_periph/M01_ARESETN",
          "axi_bram_reader_1/s00_axi_aresetn",
          "ps7_0_axi_periph/M02_ARESETN",
          "ch_01/rstn",
          "axi_bram_reader_2/s00_axi_aresetn",
          "ps7_0_axi_periph/M03_ARESETN",
          "ch_1/rstn",
          "axi_bram_reader_3/s00_axi_aresetn",
          "ps7_0_axi_periph/M04_ARESETN"
        ]
      },
      "rst_ps7_0_125M_peripheral_reset": {
        "ports": [
          "util_reduced_logic_2/Res",
          "fifo_generator_0/rst",
          "c_counter_binary_0/SCLR",
          "c_counter_binary_1/SCLR",
          "c_counter_binary_2/SCLR",
          "c_counter_binary_3/SCLR"
        ]
      },
      "rst_ps7_0_125M_peripheral_reset1": {
        "ports": [
          "rst_ps7_0_125M/peripheral_reset",
          "xlconcat_4/In0"
        ]
      },
      "signal_spliter_0_m_axis_cosine_data": {
        "ports": [
          "signal_spliter_0/m_axis_cosine_data",
          "xlslice_0/Din"
        ]
      },
      "signal_spliter_0_m_axis_cosine_valid": {
        "ports": [
          "signal_spliter_0/m_axis_cosine_valid",
          "xlconcat_3/In1",
          "ch_01/sig_vld"
        ]
      },
      "stop_count_0_en": {
        "ports": [
          "stop_count_0/en",
          "xlconcat_2/In0",
          "axi_gpio_0/gpio2_io_i"
        ]
      },
      "stop_count_1_en": {
        "ports": [
          "stop_count_1/en",
          "xlconcat_3/In0"
        ]
      },
      "stop_count_2_en": {
        "ports": [
          "stop_count_2/en",
          "xlconcat_5/In0"
        ]
      },
      "util_ds_buf_1_IBUF_OUT": {
        "ports": [
          "util_ds_buf_1/IBUF_OUT",
          "util_ds_buf_2/OBUF_IN"
        ]
      },
      "util_ds_buf_2_OBUF_DS_N": {
        "ports": [
          "util_ds_buf_2/OBUF_DS_N",
          "daisy_n_o"
        ]
      },
      "util_ds_buf_2_OBUF_DS_P": {
        "ports": [
          "util_ds_buf_2/OBUF_DS_P",
          "daisy_p_o"
        ]
      },
      "util_reduced_logic_3_Res": {
        "ports": [
          "util_reduced_logic_3/Res",
          "c_counter_binary_2/CE",
          "blk_mem_gen_2/ena",
          "blk_mem_gen_2/wea"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "fifo_generator_0/din"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "axis_red_pitaya_dac_0/s_axis_tdata"
        ]
      },
      "xlconcat_2_dout": {
        "ports": [
          "xlconcat_2/dout",
          "util_reduced_logic_0/Op1"
        ]
      },
      "xlconcat_3_dout": {
        "ports": [
          "xlconcat_3/dout",
          "util_reduced_logic_1/Op1"
        ]
      },
      "xlconcat_4_dout": {
        "ports": [
          "xlconcat_4/dout",
          "util_reduced_logic_2/Op1"
        ]
      },
      "xlconcat_5_dout": {
        "ports": [
          "xlconcat_5/dout",
          "util_reduced_logic_3/Op1"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "dds_compiler_0/s_axis_phase_tvalid",
          "ch_01/phase_inc_vld",
          "ch_1/phase_inc_vld"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "dds_compiler_0/s_axis_phase_tdata",
          "ch_01/phase_inc",
          "ch_1/phase_inc"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "xlconcat_0/In0",
          "xlconcat_0/In2"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "xlconstant_3/dout",
          "xlconcat_1/In1",
          "xlconcat_1/In3"
        ]
      },
      "xlconstant_5_dout": {
        "ports": [
          "xlconstant_5/dout",
          "fifo_generator_0/rd_en",
          "signal_spliter_0/s_axis_valid"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "blk_mem_gen_1/dina",
          "ch_01/sig"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "xlconcat_0/In3"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_2/Dout",
          "xlconcat_0/In1"
        ]
      },
      "xlslice_3_Dout": {
        "ports": [
          "xlslice_3/Dout",
          "xlconcat_1/In0"
        ]
      },
      "xlslice_4_Dout": {
        "ports": [
          "xlslice_4/Dout",
          "xlconcat_1/In2"
        ]
      },
      "signal_spliter_0_m_axis_sine_data": {
        "ports": [
          "signal_spliter_0/m_axis_sine_data",
          "xlslice_5/Din"
        ]
      },
      "xlslice_5_Dout": {
        "ports": [
          "xlslice_5/Dout",
          "ch_1/sig"
        ]
      },
      "signal_spliter_0_m_axis_sine_valid": {
        "ports": [
          "signal_spliter_0/m_axis_sine_valid",
          "ch_1/sig_vld"
        ]
      },
      "c_counter_binary_3_Q": {
        "ports": [
          "c_counter_binary_3/Q",
          "blk_mem_gen_3/addra",
          "stop_count_3/value"
        ]
      },
      "xlconcat_6_dout": {
        "ports": [
          "xlconcat_6/dout",
          "util_reduced_logic_4/Op1"
        ]
      },
      "stop_count_3_en": {
        "ports": [
          "stop_count_3/en",
          "xlconcat_6/In0"
        ]
      },
      "ch_1_cordic_out_vld": {
        "ports": [
          "ch_1/cordic_out_vld",
          "xlconcat_6/In1"
        ]
      },
      "ch_1_cordic_out": {
        "ports": [
          "ch_1/cordic_out",
          "blk_mem_gen_3/dina"
        ]
      },
      "util_reduced_logic_4_Res": {
        "ports": [
          "util_reduced_logic_4/Res",
          "c_counter_binary_3/CE",
          "blk_mem_gen_3/ena",
          "blk_mem_gen_3/wea"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_bram_reader_0_reg0": {
                "address_block": "/axi_bram_reader_0/s00_axi/reg0",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_axi_bram_reader_1_reg0": {
                "address_block": "/axi_bram_reader_1/s00_axi/reg0",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_axi_bram_reader_2_reg0": {
                "address_block": "/axi_bram_reader_2/s00_axi/reg0",
                "offset": "0x43C20000",
                "range": "64K"
              },
              "SEG_axi_bram_reader_3_reg0": {
                "address_block": "/axi_bram_reader_3/s00_axi/reg0",
                "offset": "0x43C30000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}