
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'hector' on host 'hector-Zenbook-UM3402YAR-UM3402YA' (Linux_x86_64 version 6.5.0-21-generic) on Mon Mar 11 10:36:54 CET 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/hector/Desktop/TFM/automate_snn_hls/snn_izhikevich'
Sourcing Tcl script 'vitis_hls/run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project proj -reset 
INFO: [HLS 200-10] Opening and resetting project '/home/hector/Desktop/TFM/automate_snn_hls/snn_izhikevich/vitis_hls/proj'.
INFO: [HLS 200-1510] Running: add_files ../snn_config/snn_defs.h 
INFO: [HLS 200-10] Adding design file '../snn_config/snn_defs.h' to the project
INFO: [HLS 200-1510] Running: add_files src/snn_izhikevich_axi.h 
INFO: [HLS 200-10] Adding design file 'src/snn_izhikevich_axi.h' to the project
INFO: [HLS 200-1510] Running: add_files src/snn_izhikevich_top.cpp 
INFO: [HLS 200-10] Adding design file 'src/snn_izhikevich_top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/snn_izhikevich.h 
INFO: [HLS 200-10] Adding design file 'src/snn_izhikevich.h' to the project
INFO: [HLS 200-1510] Running: add_files src/snn_network.h 
WARNING: [HLS 200-40] Cannot find design file 'src/snn_network.h'
INFO: [HLS 200-1510] Running: add_files src/snn_types.h 
INFO: [HLS 200-10] Adding design file 'src/snn_types.h' to the project
INFO: [HLS 200-1510] Running: set_top hls_snn_izikevich 
INFO: [HLS 200-1510] Running: open_solution solution -reset 
INFO: [HLS 200-10] Creating and opening solution '/home/hector/Desktop/TFM/automate_snn_hls/snn_izhikevich/vitis_hls/proj/solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini config.ini 
INFO: [HLS 200-1909] Reading HLS ini file config.ini
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' at config.ini(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 40 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file src/snn_network.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 182.219 MB.
INFO: [HLS 200-10] Analyzing design file 'src/snn_izhikevich_top.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/snn_izhikevich.h:85:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/snn_izhikevich.h:189:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/snn_izhikevich.h:190:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.32 seconds. CPU system time: 0.89 seconds. Elapsed time: 5.23 seconds; current allocated memory: 184.953 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,425 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/hector/Desktop/TFM/automate_snn_hls/snn_izhikevich/vitis_hls/proj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 692 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/hector/Desktop/TFM/automate_snn_hls/snn_izhikevich/vitis_hls/proj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 572 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/hector/Desktop/TFM/automate_snn_hls/snn_izhikevich/vitis_hls/proj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 628 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/hector/Desktop/TFM/automate_snn_hls/snn_izhikevich/vitis_hls/proj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'get_weight_line(hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&)' into 'snn_get_synaptic_conductances(ap_uint<1> const (*) [6], float const (*) [6], float*, float*, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, ap_uint<64>*)' (src/snn_izhikevich.h:162:82)
INFO: [HLS 214-131] Inlining function 'snn_update_izikevich_equations_by_neuron(unsigned int, ap_uint<1>, float, float, float*, float*)' into 'snn_get_synaptic_conductances(ap_uint<1> const (*) [6], float const (*) [6], float*, float*, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, ap_uint<64>*)' (src/snn_izhikevich.h:204:3)
INFO: [HLS 214-131] Inlining function 'uint32_to_float32(unsigned int)' into 'snn_get_synaptic_conductances(ap_uint<1> const (*) [6], float const (*) [6], float*, float*, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, ap_uint<64>*)' (src/snn_izhikevich.h:183:35)
INFO: [HLS 214-131] Inlining function 'float32_to_uint64(float, float)' into 'axis_cp_output_to_stream(hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, unsigned int*, ap_uint<64>*)' (src/snn_izhikevich_axi.h:75:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_1' is marked as complete unroll implied by the pipeline pragma (src/snn_izhikevich.h:105:20)
INFO: [HLS 214-291] Loop 'synapses_per_neuron' is marked as complete unroll implied by the pipeline pragma (src/snn_izhikevich.h:169:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_199_2' is marked as complete unroll implied by the pipeline pragma (src/snn_izhikevich.h:199:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_1' (src/snn_izhikevich.h:105:20) in function 'snn_get_synaptic_conductances' completely with a factor of 1 (src/snn_izhikevich.h:137:0)
INFO: [HLS 214-186] Unrolling loop 'synapses_per_neuron' (src/snn_izhikevich.h:169:24) in function 'snn_get_synaptic_conductances' completely with a factor of 6 (src/snn_izhikevich.h:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_199_2' (src/snn_izhikevich.h:199:35) in function 'snn_get_synaptic_conductances' completely with a factor of 6 (src/snn_izhikevich.h:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_1' (src/snn_izhikevich_top.cpp:34:19) in function 'hls_snn_initialize' completely with a factor of 2 (src/snn_izhikevich_top.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'axis_cp_network_to_mem(hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, ap_uint<1> (*) [6])' into 'hls_snn_initialize(hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, unsigned int*)' (src/snn_izhikevich_top.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'snn_update_neuron_synapses(float const*, ap_uint<1> const*, float (*) [6])' into 'snn_process_step(ap_uint<1> const*, ap_uint<1> const (*) [6], float (*) [6], float*, float*, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, ap_uint<64>*)' (src/snn_izhikevich.h:230:0)
INFO: [HLS 214-178] Inlining function 'axis_cp_inputs_to_mem(unsigned int*, ap_uint<1>*)' into 'hls_snn_process_step(unsigned int*, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&)' (src/snn_izhikevich_top.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'snn_process_step(ap_uint<1> const*, ap_uint<1> const (*) [6], float (*) [6], float*, float*, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, ap_uint<64>*)' into 'hls_snn_process_step(unsigned int*, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&)' (src/snn_izhikevich_top.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'hls_snn_initialize(hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, unsigned int*)' into 'hls_snn_izikevich(ap_uint<1>, unsigned int*, unsigned int*, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&)' (src/snn_izhikevich_top.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'hls_snn_process_step(unsigned int*, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&)' into 'hls_snn_izikevich(ap_uint<1>, unsigned int*, unsigned int*, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&)' (src/snn_izhikevich_top.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'axis_cp_output_to_stream(hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, unsigned int*, ap_uint<64>*)' into 'hls_snn_izikevich(ap_uint<1>, unsigned int*, unsigned int*, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&)' (src/snn_izhikevich_top.cpp:72:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ29snn_get_synaptic_conductancesPA6_K7ap_uintILi1EEPA6_KfPfS7_RN3hls6streamINS8_4axisI6ap_intILi64EELm0ELm0ELm0EEELi0EEESF_SF_SF_PS_ILi64EEE13synapse_cache': Cyclic partitioning with factor 10 on dimension 1. (src/snn_izhikevich.h:143:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ29snn_get_synaptic_conductancesPA6_K7ap_uintILi1EEPA6_KfPfS7_RN3hls6streamINS8_4axisI6ap_intILi64EELm0ELm0ELm0EEELi0EEESF_SF_SF_PS_ILi64EEE13synapse_fetch': Cyclic partitioning with factor 10 on dimension 1. (src/snn_izhikevich.h:144:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZL15neuron_type_mem': Complete reshaping on dimension 2. (src/snn_izhikevich_top.cpp:13:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.2 seconds. CPU system time: 0.4 seconds. Elapsed time: 7.11 seconds; current allocated memory: 185.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 185.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 186.871 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] src/snn_izhikevich.h:46: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 187.543 MB.
INFO: [XFORM 203-510] Pipelining loop 'input_synapses_cache' (src/snn_izhikevich.h:150) in function 'snn_get_synaptic_conductances' automatically.
INFO: [XFORM 203-102] Partitioning array 'output_indexes_mem' automatically.
INFO: [XFORM 203-102] Partitioning array 'firings_mem' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'neuron_type_mem' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'neuron_type_mem' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/snn_izhikevich.h:171:28) to (src/snn_izhikevich.h:199:7) in function 'snn_get_synaptic_conductances'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/snn_izhikevich.h:23:9) to (src/snn_izhikevich.h:22:80) in function 'hls_snn_izikevich'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 210.992 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'synaptic_conductances' (src/snn_izhikevich.h:154:25) in function 'snn_get_synaptic_conductances'.
INFO: [XFORM 203-541] Flattening a loop nest 'synapses_layer_updates' (src/snn_izhikevich.h:22:26) in function 'hls_snn_izikevich'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.36 seconds; current allocated memory: 271.270 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_snn_izikevich' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_snn_izikevich_Pipeline_VITIS_LOOP_16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_16_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.36 seconds; current allocated memory: 273.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 273.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_snn_izikevich_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 273.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 273.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_snn_izikevich_Pipeline_VITIS_LOOP_44_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 273.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 273.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_snn_izikevich_Pipeline_synapses_layer_updates_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'synapses_layer_updates_VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'synapses_layer_updates_VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.72 seconds; current allocated memory: 274.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 274.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_get_synaptic_conductances_Pipeline_input_synapses_cache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_synapses_cache'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'input_synapses_cache'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 274.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 274.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_get_synaptic_conductances_Pipeline_synaptic_conductances_VITIS_LOOP_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'synaptic_conductances_VITIS_LOOP_154_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 99, loop 'synaptic_conductances_VITIS_LOOP_154_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.63 seconds. CPU system time: 0 seconds. Elapsed time: 1.63 seconds; current allocated memory: 277.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 277.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_get_synaptic_conductances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 277.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 277.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_snn_izikevich' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 278.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 278.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_snn_izikevich_Pipeline_VITIS_LOOP_16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_snn_izikevich_Pipeline_VITIS_LOOP_16_2' pipeline 'VITIS_LOOP_16_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_snn_izikevich_Pipeline_VITIS_LOOP_16_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 278.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_snn_izikevich_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_snn_izikevich_Pipeline_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 279.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_snn_izikevich_Pipeline_VITIS_LOOP_44_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_snn_izikevich_Pipeline_VITIS_LOOP_44_2' pipeline 'VITIS_LOOP_44_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_snn_izikevich_Pipeline_VITIS_LOOP_44_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 280.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_snn_izikevich_Pipeline_synapses_layer_updates_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'synapses_layer_updates_VITIS_LOOP_22_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_snn_izikevich_Pipeline_synapses_layer_updates_VITIS_LOOP_22_1' pipeline 'synapses_layer_updates_VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_snn_izikevich_Pipeline_synapses_layer_updates_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 281.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_get_synaptic_conductances_Pipeline_input_synapses_cache' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'snn_get_synaptic_conductances_Pipeline_input_synapses_cache' pipeline 'input_synapses_cache' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_get_synaptic_conductances_Pipeline_input_synapses_cache'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 283.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_get_synaptic_conductances_Pipeline_synaptic_conductances_VITIS_LOOP_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'synaptic_conductances_VITIS_LOOP_154_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
WARNING: [RTGEN 206-101] Register 'snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'snn_get_synaptic_conductances_Pipeline_synaptic_conductances_VITIS_LOOP_154_1' pipeline 'synaptic_conductances_VITIS_LOOP_154_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_get_synaptic_conductances_Pipeline_synaptic_conductances_VITIS_LOOP_154_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 287.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_get_synaptic_conductances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_get_synaptic_conductances'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 294.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_snn_izikevich' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/state' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/p_input' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/output_indexes' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/input_stream0_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/input_stream0_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/input_stream0_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/input_stream0_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/input_stream1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/input_stream1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/input_stream1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/input_stream1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/input_stream2_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/input_stream2_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/input_stream2_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/input_stream2_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/input_stream3_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/input_stream3_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/input_stream3_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/input_stream3_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_snn_izikevich/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_snn_izikevich' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'neuron_type_mem_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'neuron_type_mem_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_indexes_mem_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_indexes_mem_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'firings_mem_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'state', 'p_input' and 'output_indexes' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_snn_izikevich'.
INFO: [RTMG 210-278] Implementing memory 'hls_snn_izikevich_v_mem_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hls_snn_izikevich_u_mem_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hls_snn_izikevich_p_mem_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 295.793 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.62 seconds; current allocated memory: 299.758 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.61 seconds; current allocated memory: 305.895 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_snn_izikevich.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_snn_izikevich.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 35.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.3 seconds. CPU system time: 1.81 seconds. Elapsed time: 22.65 seconds; current allocated memory: 124.176 MB.
INFO: [HLS 200-1510] Running: export_design -format ip-catalog -output snn_ip 
WARNING: [HLS 200-483] The 'config_export -format ip-catalog' command is deprecated and will be removed in a future release. Use 'config_export -format ip_catalog' as its replacement.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_snn_izikevich_fadd_32ns_32ns_32_2_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_snn_izikevich_fadd_32ns_32ns_32_2_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_snn_izikevich_fadd_32ns_32ns_32_9_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_snn_izikevich_fadd_32ns_32ns_32_9_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_snn_izikevich_faddfsub_32ns_32ns_32_2_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_snn_izikevich_faddfsub_32ns_32ns_32_2_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_snn_izikevich_fcmp_32ns_32ns_1_1_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_snn_izikevich_fcmp_32ns_32ns_1_1_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_snn_izikevich_fmul_32ns_32ns_32_2_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_snn_izikevich_fmul_32ns_32ns_32_2_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 10:37:36 2024...
INFO: [HLS 200-802] Generated output file snn_ip/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 18.63 seconds. CPU system time: 1.03 seconds. Elapsed time: 21.85 seconds; current allocated memory: 5.957 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 37.19 seconds. Total CPU system time: 3.49 seconds. Total elapsed time: 46.97 seconds; peak allocated memory: 312.352 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Mar 11 10:37:39 2024...
