Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Educatie/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2818bfec9d3f47d3a181c2372ddb7041 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'out' [D:/Educatie/Aplicatii_cid/pregatire test 2/Model_Moodle/Model_Moodle.srcs/sim_1/new/testbench.sv:9]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.floor_counter
Compiling module xil_defaultlib.door_counter
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.decodor_1hot
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
