{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1728955865689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728955865691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 09:31:05 2024 " "Processing started: Tue Oct 15 09:31:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728955865691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1728955865691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment5 -c experiment5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment5 -c experiment5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1728955865691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1728955865806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiment5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file experiment5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 experiment5 " "Found entity 1: experiment5" {  } { { "experiment5.bdf" "" { Schematic "F:/FPGA Tools/experiment5/experiment5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728955865823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728955865823 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment5 " "Elaborating entity \"experiment5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1728955865837 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "experiment4 move " "Block or symbol \"experiment4\" of instance \"move\" overlaps another block or symbol" {  } { { "experiment5.bdf" "" { Schematic "F:/FPGA Tools/experiment5/experiment5.bdf" { { 280 752 848 440 "move" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1728955865838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74173 74173:A5 " "Elaborating entity \"74173\" for hierarchy \"74173:A5\"" {  } { { "experiment5.bdf" "A5" { Schematic "F:/FPGA Tools/experiment5/experiment5.bdf" { { 288 912 1032 480 "A5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728955865848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74173:A5 " "Elaborated megafunction instantiation \"74173:A5\"" {  } { { "experiment5.bdf" "" { Schematic "F:/FPGA Tools/experiment5/experiment5.bdf" { { 288 912 1032 480 "A5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728955865849 ""}
{ "Warning" "WSGN_SEARCH_FILE" "experiment4.bdf 1 1 " "Using design file experiment4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 experiment4 " "Found entity 1: experiment4" {  } { { "experiment4.bdf" "" { Schematic "F:/FPGA Tools/experiment5/experiment4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728955865855 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1728955865855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "experiment4 experiment4:move " "Elaborating entity \"experiment4\" for hierarchy \"experiment4:move\"" {  } { { "experiment5.bdf" "move" { Schematic "F:/FPGA Tools/experiment5/experiment5.bdf" { { 280 752 848 440 "move" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728955865856 ""}
{ "Warning" "WSGN_SEARCH_FILE" "expreriment3.bdf 1 1 " "Using design file expreriment3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 expreriment3 " "Found entity 1: expreriment3" {  } { { "expreriment3.bdf" "" { Schematic "F:/FPGA Tools/experiment5/expreriment3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728955865862 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1728955865862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expreriment3 expreriment3:add " "Elaborating entity \"expreriment3\" for hierarchy \"expreriment3:add\"" {  } { { "experiment5.bdf" "add" { Schematic "F:/FPGA Tools/experiment5/experiment5.bdf" { { 264 576 672 488 "add" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728955865863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7482 expreriment3:add\|7482:inst4 " "Elaborating entity \"7482\" for hierarchy \"expreriment3:add\|7482:inst4\"" {  } { { "expreriment3.bdf" "inst4" { Schematic "F:/FPGA Tools/experiment5/expreriment3.bdf" { { 112 680 784 224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728955865871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "expreriment3:add\|7482:inst4 " "Elaborated megafunction instantiation \"expreriment3:add\|7482:inst4\"" {  } { { "expreriment3.bdf" "" { Schematic "F:/FPGA Tools/experiment5/expreriment3.bdf" { { 112 680 784 224 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728955865871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7486 expreriment3:add\|7486:inst " "Elaborating entity \"7486\" for hierarchy \"expreriment3:add\|7486:inst\"" {  } { { "expreriment3.bdf" "inst" { Schematic "F:/FPGA Tools/experiment5/expreriment3.bdf" { { 376 520 584 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728955865877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "expreriment3:add\|7486:inst " "Elaborated megafunction instantiation \"expreriment3:add\|7486:inst\"" {  } { { "expreriment3.bdf" "" { Schematic "F:/FPGA Tools/experiment5/expreriment3.bdf" { { 376 520 584 416 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728955865878 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74173:B\|42 " "Converted tri-state buffer \"74173:B\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1728955865956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74173:B\|43 " "Converted tri-state buffer \"74173:B\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1728955865956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74173:B\|44 " "Converted tri-state buffer \"74173:B\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1728955865956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74173:B\|45 " "Converted tri-state buffer \"74173:B\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1728955865956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74173:A\|42 " "Converted tri-state buffer \"74173:A\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1728955865956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74173:A\|43 " "Converted tri-state buffer \"74173:A\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1728955865956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74173:A\|44 " "Converted tri-state buffer \"74173:A\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1728955865956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74173:A\|45 " "Converted tri-state buffer \"74173:A\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1728955865956 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1728955865956 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74173:A5\|42 D1 " "Converted the fanout from the always-enabled tri-state buffer \"74173:A5\|42\" to the node \"D1\" into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1728955866105 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74173:A5\|43 D2 " "Converted the fanout from the always-enabled tri-state buffer \"74173:A5\|43\" to the node \"D2\" into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1728955866105 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74173:A5\|44 D3 " "Converted the fanout from the always-enabled tri-state buffer \"74173:A5\|44\" to the node \"D3\" into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1728955866105 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74173:A5\|45 D4 " "Converted the fanout from the always-enabled tri-state buffer \"74173:A5\|45\" to the node \"D4\" into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1728955866105 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1728955866105 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1728955866177 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1728955866295 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728955866295 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1728955866311 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1728955866311 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1728955866311 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1728955866311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728955866320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 09:31:06 2024 " "Processing ended: Tue Oct 15 09:31:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728955866320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728955866320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728955866320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728955866320 ""}
