<sld_project_info>
  <project>
    <hash md5_digest_80b="b551934e452ad78adbfa"/>
  </project>
  <file_info>
    <file device="EP4CE115F29C7" path="//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/quartus_test/output_files/MOD_COMP.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
