<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/2.2/data/theme/css/dark/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2.2/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.2.1.239.2

Tue May  4 17:28:55 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -sp High-Performance_1.2V -hsp m -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt SPI_impl_1.tw1 SPI_impl_1_map.udb -gui

-----------------------------------------
Design:          peripheral
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock clk</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {clk} -period 20.8333 [get_pins {H/CLKHF }] 

Operating conditions:
--------------------
    Temperature: 85C

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "clk"</big></U></B>

create_clock -name {clk} -period 20.8333 [get_pins {H/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          23.603 ns |         42.367 MHz 
H/CLKHF (MPW)                           |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 83.1349%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 1 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 2.771 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
CIPO_i0/D                                |   -2.771 ns 
byte_counter_i0_i4/D                     |    4.885 ns 
byte_counter_i0_i3/D                     |    4.885 ns 
s_i0/D                                   |    6.960 ns 
byte_counter_i0_i2/D                     |    7.437 ns 
byte_counter_i0_i1/D                     |    7.437 ns 
image_shiftreg_i0_i3/SP                  |    7.914 ns 
image_shiftreg_i0_i2/SP                  |    7.914 ns 
image_shiftreg_i0_i1/SP                  |    7.914 ns 
image_shiftreg_i0_i0/SP                  |    7.914 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           1 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
data_ready_i1/DO0                        |    2.843 ns 
bit_counter__i2/SP                       |    4.887 ns 
bit_counter__i3/SP                       |    4.887 ns 
CIPO_i0/SP                               |    4.887 ns 
byte_counter_i0_i4/SP                    |    4.887 ns 
byte_counter_i0_i3/SP                    |    4.887 ns 
byte_counter_i0_i2/SP                    |    4.887 ns 
byte_counter_i0_i1/SP                    |    4.887 ns 
controller_clk_last_last_c/D             |    4.887 ns 
bit_counter__i0/D                        |    4.887 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
CIPO_i0/Q                               |          No required time
data_ready_i1/PADDO                     |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
bit_counter__i0/SR                      |           No arrival time
image_shiftreg_i0_i0/SR                 |           No arrival time
controller_clk_last_last_c/SP           |           No arrival time
byte_counter_i0_i1/SR                   |           No arrival time
byte_counter_i0_i2/SR                   |           No arrival time
byte_counter_i0_i3/SR                   |           No arrival time
byte_counter_i0_i4/SR                   |           No arrival time
image_shiftreg_i0_i1/SR                 |           No arrival time
image_shiftreg_i0_i2/SR                 |           No arrival time
image_shiftreg_i0_i3/SR                 |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       142
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
led_array[7]                            |                    output
led_array[6]                            |                    output
led_array[5]                            |                    output
led_array[4]                            |                    output
led_array[3]                            |                    output
led_array[2]                            |                    output
led_array[1]                            |                    output
led_array[0]                            |                    output
CIPO                                    |                    output
led                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i1/Q  (SLICE)
Path End         : CIPO_i0/D  (SLICE)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 79.8% (route), 20.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -2.770 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i1/CK",
        "phy_name":"SLICE_138/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk                                                       NET DELAY      6.225         6.225  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"bit_counter__i1/Q",
        "phy_name":"SLICE_138/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"CIPO_i0/D",
        "phy_name":"SLICE_8/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter__i1/CK",
            "phy_name":"SLICE_138/CLK"
        },
        "pin1":
        {
            "log_name":"bit_counter__i1/Q",
            "phy_name":"SLICE_138/Q0"
        },
        "arrive":7.616,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"bit_counter[1]",
            "phy_name":"bit_counter[1]"
        },
        "arrive":11.766,
        "delay":4.150
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter[0]_bdd_4_lut_7/D",
            "phy_name":"SLICE_168/D0"
        },
        "pin1":
        {
            "log_name":"bit_counter[0]_bdd_4_lut_7/Z",
            "phy_name":"SLICE_168/F0"
        },
        "arrive":12.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2566",
            "phy_name":"n2566"
        },
        "arrive":14.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"n2566_bdd_4_lut/A",
            "phy_name":"SLICE_167/A0"
        },
        "pin1":
        {
            "log_name":"n2566_bdd_4_lut/Z",
            "phy_name":"SLICE_167/F0"
        },
        "arrive":14.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2569",
            "phy_name":"n2569"
        },
        "arrive":16.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1556_3_lut/A",
            "phy_name":"SLICE_233/A0"
        },
        "pin1":
        {
            "log_name":"i1556_3_lut/Z",
            "phy_name":"SLICE_233/F0"
        },
        "arrive":17.347,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2460",
            "phy_name":"n2460"
        },
        "arrive":19.422,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"CIPO_N_286[3]_bdd_4_lut_2/C",
            "phy_name":"SLICE_176/C0"
        },
        "pin1":
        {
            "log_name":"CIPO_N_286[3]_bdd_4_lut_2/Z",
            "phy_name":"SLICE_176/F0"
        },
        "arrive":19.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2626",
            "phy_name":"n2626"
        },
        "arrive":21.974,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"n2626_bdd_4_lut/A",
            "phy_name":"SLICE_175/A0"
        },
        "pin1":
        {
            "log_name":"n2626_bdd_4_lut/Z",
            "phy_name":"SLICE_175/F0"
        },
        "arrive":22.451,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2629",
            "phy_name":"n2629"
        },
        "arrive":24.526,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1563_4_lut/A",
            "phy_name":"SLICE_223/A0"
        },
        "pin1":
        {
            "log_name":"i1563_4_lut/Z",
            "phy_name":"SLICE_223/F0"
        },
        "arrive":25.003,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2467",
            "phy_name":"n2467"
        },
        "arrive":27.078,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1284_4_lut/A",
            "phy_name":"SLICE_8/A0"
        },
        "pin1":
        {
            "log_name":"i1284_4_lut/Z",
            "phy_name":"SLICE_8/F0"
        },
        "arrive":27.555,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1",
            "phy_name":"n1"
        },
        "arrive":29.630,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

bit_counter__i1/CK->bit_counter__i1/Q     SLICE           CLK_TO_Q0_DELAY  1.391         7.616  61      
bit_counter[1]                                            NET DELAY        4.150        11.766  1       
bit_counter[0]_bdd_4_lut_7/D->bit_counter[0]_bdd_4_lut_7/Z
                                          SLICE           D0_TO_F0_DELAY   0.477        12.243  1       
n2566                                                     NET DELAY        2.075        14.318  1       
n2566_bdd_4_lut/A->n2566_bdd_4_lut/Z      SLICE           A0_TO_F0_DELAY   0.477        14.795  1       
n2569                                                     NET DELAY        2.075        16.870  1       
i1556_3_lut/A->i1556_3_lut/Z              SLICE           A0_TO_F0_DELAY   0.477        17.347  1       
n2460                                                     NET DELAY        2.075        19.422  1       
CIPO_N_286[3]_bdd_4_lut_2/C->CIPO_N_286[3]_bdd_4_lut_2/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        19.899  1       
n2626                                                     NET DELAY        2.075        21.974  1       
n2626_bdd_4_lut/A->n2626_bdd_4_lut/Z      SLICE           A0_TO_F0_DELAY   0.477        22.451  1       
n2629                                                     NET DELAY        2.075        24.526  1       
i1563_4_lut/A->i1563_4_lut/Z              SLICE           A0_TO_F0_DELAY   0.477        25.003  1       
n2467                                                     NET DELAY        2.075        27.078  1       
i1284_4_lut/A->i1284_4_lut/Z              SLICE           A0_TO_F0_DELAY   0.477        27.555  1       
n1 ( DI0 )                                                NET DELAY        2.075        29.630  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"CIPO_i0/CK",
        "phy_name":"SLICE_8/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":27.058,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000        20.833  143     
clk ( CLK )                                               NET DELAY      6.225        27.058  1       
                                                          Uncertainty    0.000        27.058  
                                                          Setup time     0.199        26.859  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         26.859  
Arrival Time                                                                         -29.629  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                  -2.770  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i1/Q  (SLICE)
Path End         : byte_counter_i0_i4/D  (SLICE)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 79.1% (route), 20.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.885 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i1/CK",
        "phy_name":"SLICE_138/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk                                                       NET DELAY      6.225         6.225  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"bit_counter__i1/Q",
        "phy_name":"SLICE_138/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i4/D",
        "phy_name":"SLICE_7/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter__i1/CK",
            "phy_name":"SLICE_138/CLK"
        },
        "pin1":
        {
            "log_name":"bit_counter__i1/Q",
            "phy_name":"SLICE_138/Q0"
        },
        "arrive":7.616,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"bit_counter[1]",
            "phy_name":"bit_counter[1]"
        },
        "arrive":11.766,
        "delay":4.150
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i170_2_lut_3_lut/A",
            "phy_name":"SLICE_234/A0"
        },
        "pin1":
        {
            "log_name":"i170_2_lut_3_lut/Z",
            "phy_name":"SLICE_234/F0"
        },
        "arrive":12.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n983",
            "phy_name":"n983"
        },
        "arrive":14.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i223_3_lut_4_lut/B",
            "phy_name":"SLICE_188/B0"
        },
        "pin1":
        {
            "log_name":"i223_3_lut_4_lut/Z",
            "phy_name":"SLICE_188/F0"
        },
        "arrive":14.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2",
            "phy_name":"n2"
        },
        "arrive":16.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i237_4_lut/D",
            "phy_name":"SLICE_187/D0"
        },
        "pin1":
        {
            "log_name":"i237_4_lut/Z",
            "phy_name":"SLICE_187/F0"
        },
        "arrive":17.347,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n6",
            "phy_name":"n6"
        },
        "arrive":19.422,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut_adj_6/C",
            "phy_name":"SLICE_7/C0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut_adj_6/Z",
            "phy_name":"SLICE_7/F0"
        },
        "arrive":19.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2324",
            "phy_name":"n2324"
        },
        "arrive":21.974,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

bit_counter__i1/CK->bit_counter__i1/Q     SLICE           CLK_TO_Q0_DELAY  1.391         7.616  61      
bit_counter[1]                                            NET DELAY        4.150        11.766  1       
i170_2_lut_3_lut/A->i170_2_lut_3_lut/Z    SLICE           A0_TO_F0_DELAY   0.477        12.243  3       
n983                                                      NET DELAY        2.075        14.318  1       
i223_3_lut_4_lut/B->i223_3_lut_4_lut/Z    SLICE           B0_TO_F0_DELAY   0.477        14.795  3       
n2                                                        NET DELAY        2.075        16.870  1       
i237_4_lut/D->i237_4_lut/Z                SLICE           D0_TO_F0_DELAY   0.477        17.347  2       
n6                                                        NET DELAY        2.075        19.422  1       
i2_4_lut_adj_6/C->i2_4_lut_adj_6/Z        SLICE           C0_TO_F0_DELAY   0.477        19.899  1       
n2324 ( DI0 )                                             NET DELAY        2.075        21.974  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i4/CK",
        "phy_name":"SLICE_7/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":27.058,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000        20.833  143     
clk ( CLK )                                               NET DELAY      6.225        27.058  1       
                                                          Uncertainty    0.000        27.058  
                                                          Setup time     0.199        26.859  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         26.859  
Arrival Time                                                                         -21.973  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.885  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i1/Q  (SLICE)
Path End         : byte_counter_i0_i3/D  (SLICE)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 79.1% (route), 20.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.885 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i1/CK",
        "phy_name":"SLICE_138/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk                                                       NET DELAY      6.225         6.225  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"bit_counter__i1/Q",
        "phy_name":"SLICE_138/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i3/D",
        "phy_name":"SLICE_6/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter__i1/CK",
            "phy_name":"SLICE_138/CLK"
        },
        "pin1":
        {
            "log_name":"bit_counter__i1/Q",
            "phy_name":"SLICE_138/Q0"
        },
        "arrive":7.616,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"bit_counter[1]",
            "phy_name":"bit_counter[1]"
        },
        "arrive":11.766,
        "delay":4.150
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i170_2_lut_3_lut/A",
            "phy_name":"SLICE_234/A0"
        },
        "pin1":
        {
            "log_name":"i170_2_lut_3_lut/Z",
            "phy_name":"SLICE_234/F0"
        },
        "arrive":12.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n983",
            "phy_name":"n983"
        },
        "arrive":14.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i223_3_lut_4_lut/B",
            "phy_name":"SLICE_188/B0"
        },
        "pin1":
        {
            "log_name":"i223_3_lut_4_lut/Z",
            "phy_name":"SLICE_188/F0"
        },
        "arrive":14.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2",
            "phy_name":"n2"
        },
        "arrive":16.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i237_4_lut/D",
            "phy_name":"SLICE_187/D0"
        },
        "pin1":
        {
            "log_name":"i237_4_lut/Z",
            "phy_name":"SLICE_187/F0"
        },
        "arrive":17.347,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n6",
            "phy_name":"n6"
        },
        "arrive":19.422,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut_adj_5/A",
            "phy_name":"SLICE_6/A0"
        },
        "pin1":
        {
            "log_name":"i2_3_lut_adj_5/Z",
            "phy_name":"SLICE_6/F0"
        },
        "arrive":19.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2328",
            "phy_name":"n2328"
        },
        "arrive":21.974,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

bit_counter__i1/CK->bit_counter__i1/Q     SLICE           CLK_TO_Q0_DELAY  1.391         7.616  61      
bit_counter[1]                                            NET DELAY        4.150        11.766  1       
i170_2_lut_3_lut/A->i170_2_lut_3_lut/Z    SLICE           A0_TO_F0_DELAY   0.477        12.243  3       
n983                                                      NET DELAY        2.075        14.318  1       
i223_3_lut_4_lut/B->i223_3_lut_4_lut/Z    SLICE           B0_TO_F0_DELAY   0.477        14.795  3       
n2                                                        NET DELAY        2.075        16.870  1       
i237_4_lut/D->i237_4_lut/Z                SLICE           D0_TO_F0_DELAY   0.477        17.347  2       
n6                                                        NET DELAY        2.075        19.422  1       
i2_3_lut_adj_5/A->i2_3_lut_adj_5/Z        SLICE           A0_TO_F0_DELAY   0.477        19.899  1       
n2328 ( DI0 )                                             NET DELAY        2.075        21.974  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i3/CK",
        "phy_name":"SLICE_6/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":27.058,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000        20.833  143     
clk ( CLK )                                               NET DELAY      6.225        27.058  1       
                                                          Uncertainty    0.000        27.058  
                                                          Setup time     0.199        26.859  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         26.859  
Arrival Time                                                                         -21.973  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.885  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : byte_counter_i0_i3/Q  (SLICE)
Path End         : s_i0/D  (SLICE)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.960 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i3/CK",
        "phy_name":"SLICE_6/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk                                                       NET DELAY      6.225         6.225  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i3/Q",
        "phy_name":"SLICE_6/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i0/D",
        "phy_name":"SLICE_4/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"byte_counter_i0_i3/CK",
            "phy_name":"SLICE_6/CLK"
        },
        "pin1":
        {
            "log_name":"byte_counter_i0_i3/Q",
            "phy_name":"SLICE_6/Q0"
        },
        "arrive":7.616,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"byte_counter[3]",
            "phy_name":"byte_counter[3]"
        },
        "arrive":9.691,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut_adj_1/A",
            "phy_name":"SLICE_218/A0"
        },
        "pin1":
        {
            "log_name":"i3_4_lut_adj_1/Z",
            "phy_name":"SLICE_218/F0"
        },
        "arrive":10.168,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2120",
            "phy_name":"n2120"
        },
        "arrive":12.243,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut/A",
            "phy_name":"SLICE_219/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut/Z",
            "phy_name":"SLICE_219/F0"
        },
        "arrive":12.720,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4",
            "phy_name":"n4"
        },
        "arrive":14.795,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i117_4_lut_4_lut/D",
            "phy_name":"SLICE_220/D0"
        },
        "pin1":
        {
            "log_name":"i117_4_lut_4_lut/Z",
            "phy_name":"SLICE_220/F0"
        },
        "arrive":15.272,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n885",
            "phy_name":"n885"
        },
        "arrive":17.347,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1217_3_lut/A",
            "phy_name":"SLICE_4/A0"
        },
        "pin1":
        {
            "log_name":"i1217_3_lut/Z",
            "phy_name":"SLICE_4/F0"
        },
        "arrive":17.824,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2036",
            "phy_name":"n2036"
        },
        "arrive":19.899,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

byte_counter_i0_i3/CK->byte_counter_i0_i3/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         7.616  4       
byte_counter[3]                                           NET DELAY        2.075         9.691  1       
i3_4_lut_adj_1/A->i3_4_lut_adj_1/Z        SLICE           A0_TO_F0_DELAY   0.477        10.168  2       
n2120                                                     NET DELAY        2.075        12.243  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE           A0_TO_F0_DELAY   0.477        12.720  2       
n4                                                        NET DELAY        2.075        14.795  1       
i117_4_lut_4_lut/D->i117_4_lut_4_lut/Z    SLICE           D0_TO_F0_DELAY   0.477        15.272  1       
n885                                                      NET DELAY        2.075        17.347  1       
i1217_3_lut/A->i1217_3_lut/Z              SLICE           A0_TO_F0_DELAY   0.477        17.824  1       
n2036 ( DI0 )                                             NET DELAY        2.075        19.899  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i0/CK",
        "phy_name":"SLICE_4/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":27.058,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000        20.833  143     
clk ( CLK )                                               NET DELAY      6.225        27.058  1       
                                                          Uncertainty    0.000        27.058  
                                                          Setup time     0.199        26.859  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         26.859  
Arrival Time                                                                         -19.898  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   6.960  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i1/Q  (SLICE)
Path End         : byte_counter_i0_i2/D  (SLICE)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 78.6% (route), 21.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.437 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i1/CK",
        "phy_name":"SLICE_138/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk                                                       NET DELAY      6.225         6.225  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"bit_counter__i1/Q",
        "phy_name":"SLICE_138/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i2/D",
        "phy_name":"SLICE_5/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter__i1/CK",
            "phy_name":"SLICE_138/CLK"
        },
        "pin1":
        {
            "log_name":"bit_counter__i1/Q",
            "phy_name":"SLICE_138/Q0"
        },
        "arrive":7.616,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"bit_counter[1]",
            "phy_name":"bit_counter[1]"
        },
        "arrive":11.766,
        "delay":4.150
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i170_2_lut_3_lut/A",
            "phy_name":"SLICE_234/A0"
        },
        "pin1":
        {
            "log_name":"i170_2_lut_3_lut/Z",
            "phy_name":"SLICE_234/F0"
        },
        "arrive":12.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n983",
            "phy_name":"n983"
        },
        "arrive":14.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i223_3_lut_4_lut/B",
            "phy_name":"SLICE_188/B0"
        },
        "pin1":
        {
            "log_name":"i223_3_lut_4_lut/Z",
            "phy_name":"SLICE_188/F0"
        },
        "arrive":14.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2",
            "phy_name":"n2"
        },
        "arrive":16.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/C",
            "phy_name":"SLICE_5/C0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_5/F0"
        },
        "arrive":17.347,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2326",
            "phy_name":"n2326"
        },
        "arrive":19.422,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

bit_counter__i1/CK->bit_counter__i1/Q     SLICE           CLK_TO_Q0_DELAY  1.391         7.616  61      
bit_counter[1]                                            NET DELAY        4.150        11.766  1       
i170_2_lut_3_lut/A->i170_2_lut_3_lut/Z    SLICE           A0_TO_F0_DELAY   0.477        12.243  3       
n983                                                      NET DELAY        2.075        14.318  1       
i223_3_lut_4_lut/B->i223_3_lut_4_lut/Z    SLICE           B0_TO_F0_DELAY   0.477        14.795  3       
n2                                                        NET DELAY        2.075        16.870  1       
i2_4_lut/C->i2_4_lut/Z                    SLICE           C0_TO_F0_DELAY   0.477        17.347  1       
n2326 ( DI0 )                                             NET DELAY        2.075        19.422  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i2/CK",
        "phy_name":"SLICE_5/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":27.058,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000        20.833  143     
clk ( CLK )                                               NET DELAY      6.225        27.058  1       
                                                          Uncertainty    0.000        27.058  
                                                          Setup time     0.199        26.859  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         26.859  
Arrival Time                                                                         -19.421  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   7.437  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i1/Q  (SLICE)
Path End         : byte_counter_i0_i1/D  (SLICE)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 78.6% (route), 21.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.437 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i1/CK",
        "phy_name":"SLICE_138/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk                                                       NET DELAY      6.225         6.225  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"bit_counter__i1/Q",
        "phy_name":"SLICE_138/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i1/D",
        "phy_name":"SLICE_3/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter__i1/CK",
            "phy_name":"SLICE_138/CLK"
        },
        "pin1":
        {
            "log_name":"bit_counter__i1/Q",
            "phy_name":"SLICE_138/Q0"
        },
        "arrive":7.616,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"bit_counter[1]",
            "phy_name":"bit_counter[1]"
        },
        "arrive":11.766,
        "delay":4.150
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i170_2_lut_3_lut/A",
            "phy_name":"SLICE_234/A0"
        },
        "pin1":
        {
            "log_name":"i170_2_lut_3_lut/Z",
            "phy_name":"SLICE_234/F0"
        },
        "arrive":12.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n983",
            "phy_name":"n983"
        },
        "arrive":14.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i223_3_lut_4_lut/B",
            "phy_name":"SLICE_188/B0"
        },
        "pin1":
        {
            "log_name":"i223_3_lut_4_lut/Z",
            "phy_name":"SLICE_188/F0"
        },
        "arrive":14.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2",
            "phy_name":"n2"
        },
        "arrive":16.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut_adj_7/A",
            "phy_name":"SLICE_3/A0"
        },
        "pin1":
        {
            "log_name":"i2_3_lut_adj_7/Z",
            "phy_name":"SLICE_3/F0"
        },
        "arrive":17.347,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2327",
            "phy_name":"n2327"
        },
        "arrive":19.422,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

bit_counter__i1/CK->bit_counter__i1/Q     SLICE           CLK_TO_Q0_DELAY  1.391         7.616  61      
bit_counter[1]                                            NET DELAY        4.150        11.766  1       
i170_2_lut_3_lut/A->i170_2_lut_3_lut/Z    SLICE           A0_TO_F0_DELAY   0.477        12.243  3       
n983                                                      NET DELAY        2.075        14.318  1       
i223_3_lut_4_lut/B->i223_3_lut_4_lut/Z    SLICE           B0_TO_F0_DELAY   0.477        14.795  3       
n2                                                        NET DELAY        2.075        16.870  1       
i2_3_lut_adj_7/A->i2_3_lut_adj_7/Z        SLICE           A0_TO_F0_DELAY   0.477        17.347  1       
n2327 ( DI0 )                                             NET DELAY        2.075        19.422  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i1/CK",
        "phy_name":"SLICE_3/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":27.058,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000        20.833  143     
clk ( CLK )                                               NET DELAY      6.225        27.058  1       
                                                          Uncertainty    0.000        27.058  
                                                          Setup time     0.199        26.859  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         26.859  
Arrival Time                                                                         -19.421  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   7.437  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_last_c/Q  (SLICE)
Path End         : image_shiftreg_i0_i3/SP  (SLICE)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 81.6% (route), 18.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.914 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_last_c/CK",
        "phy_name":"controller_clk_last.SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk                                                       NET DELAY      6.225         6.225  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_last_c/Q",
        "phy_name":"controller_clk_last.SLICE_2/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i3/SP",
        "phy_name":"SLICE_11/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_last_c/CK",
            "phy_name":"controller_clk_last.SLICE_2/CLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_last_c/Q",
            "phy_name":"controller_clk_last.SLICE_2/Q0"
        },
        "arrive":7.616,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last_last",
            "phy_name":"controller_clk_last_last"
        },
        "arrive":9.691,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut/B",
            "phy_name":"SLICE_221/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut/Z",
            "phy_name":"SLICE_221/F0"
        },
        "arrive":10.168,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n8",
            "phy_name":"n8"
        },
        "arrive":12.243,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/B",
            "phy_name":"SLICE_222/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/Z",
            "phy_name":"SLICE_222/F0"
        },
        "arrive":12.720,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2025",
            "phy_name":"n2025"
        },
        "arrive":18.945,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_last_c/CK->controller_clk_last_last_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         7.616  5       
controller_clk_last_last                                  NET DELAY        2.075         9.691  1       
i1_2_lut_3_lut/B->i1_2_lut_3_lut/Z        SLICE           B0_TO_F0_DELAY   0.477        10.168  2       
n8                                                        NET DELAY        2.075        12.243  1       
i1_2_lut_3_lut_adj_9/B->i1_2_lut_3_lut_adj_9/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        12.720  128     
n2025 ( CE )                                              NET DELAY        6.225        18.945  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i3/CK",
        "phy_name":"SLICE_11/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":27.058,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000        20.833  143     
clk ( CLK )                                               NET DELAY      6.225        27.058  1       
                                                          Uncertainty    0.000        27.058  
                                                          Setup time     0.199        26.859  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         26.859  
Arrival Time                                                                         -18.944  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   7.914  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_last_c/Q  (SLICE)
Path End         : image_shiftreg_i0_i2/SP  (SLICE)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 81.6% (route), 18.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.914 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_last_c/CK",
        "phy_name":"controller_clk_last.SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk                                                       NET DELAY      6.225         6.225  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_last_c/Q",
        "phy_name":"controller_clk_last.SLICE_2/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i2/SP",
        "phy_name":"SLICE_10/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_last_c/CK",
            "phy_name":"controller_clk_last.SLICE_2/CLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_last_c/Q",
            "phy_name":"controller_clk_last.SLICE_2/Q0"
        },
        "arrive":7.616,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last_last",
            "phy_name":"controller_clk_last_last"
        },
        "arrive":9.691,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut/B",
            "phy_name":"SLICE_221/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut/Z",
            "phy_name":"SLICE_221/F0"
        },
        "arrive":10.168,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n8",
            "phy_name":"n8"
        },
        "arrive":12.243,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/B",
            "phy_name":"SLICE_222/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/Z",
            "phy_name":"SLICE_222/F0"
        },
        "arrive":12.720,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2025",
            "phy_name":"n2025"
        },
        "arrive":18.945,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_last_c/CK->controller_clk_last_last_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         7.616  5       
controller_clk_last_last                                  NET DELAY        2.075         9.691  1       
i1_2_lut_3_lut/B->i1_2_lut_3_lut/Z        SLICE           B0_TO_F0_DELAY   0.477        10.168  2       
n8                                                        NET DELAY        2.075        12.243  1       
i1_2_lut_3_lut_adj_9/B->i1_2_lut_3_lut_adj_9/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        12.720  128     
n2025 ( CE )                                              NET DELAY        6.225        18.945  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i2/CK",
        "phy_name":"SLICE_10/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":27.058,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000        20.833  143     
clk ( CLK )                                               NET DELAY      6.225        27.058  1       
                                                          Uncertainty    0.000        27.058  
                                                          Setup time     0.199        26.859  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         26.859  
Arrival Time                                                                         -18.944  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   7.914  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_last_c/Q  (SLICE)
Path End         : image_shiftreg_i0_i1/SP  (SLICE)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 81.6% (route), 18.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.914 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_last_c/CK",
        "phy_name":"controller_clk_last.SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk                                                       NET DELAY      6.225         6.225  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_last_c/Q",
        "phy_name":"controller_clk_last.SLICE_2/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i1/SP",
        "phy_name":"SLICE_9/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_last_c/CK",
            "phy_name":"controller_clk_last.SLICE_2/CLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_last_c/Q",
            "phy_name":"controller_clk_last.SLICE_2/Q0"
        },
        "arrive":7.616,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last_last",
            "phy_name":"controller_clk_last_last"
        },
        "arrive":9.691,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut/B",
            "phy_name":"SLICE_221/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut/Z",
            "phy_name":"SLICE_221/F0"
        },
        "arrive":10.168,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n8",
            "phy_name":"n8"
        },
        "arrive":12.243,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/B",
            "phy_name":"SLICE_222/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/Z",
            "phy_name":"SLICE_222/F0"
        },
        "arrive":12.720,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2025",
            "phy_name":"n2025"
        },
        "arrive":18.945,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_last_c/CK->controller_clk_last_last_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         7.616  5       
controller_clk_last_last                                  NET DELAY        2.075         9.691  1       
i1_2_lut_3_lut/B->i1_2_lut_3_lut/Z        SLICE           B0_TO_F0_DELAY   0.477        10.168  2       
n8                                                        NET DELAY        2.075        12.243  1       
i1_2_lut_3_lut_adj_9/B->i1_2_lut_3_lut_adj_9/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        12.720  128     
n2025 ( CE )                                              NET DELAY        6.225        18.945  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i1/CK",
        "phy_name":"SLICE_9/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":27.058,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000        20.833  143     
clk ( CLK )                                               NET DELAY      6.225        27.058  1       
                                                          Uncertainty    0.000        27.058  
                                                          Setup time     0.199        26.859  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         26.859  
Arrival Time                                                                         -18.944  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   7.914  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_last_c/Q  (SLICE)
Path End         : image_shiftreg_i0_i0/SP  (SLICE)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 81.6% (route), 18.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.914 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_last_c/CK",
        "phy_name":"controller_clk_last.SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk                                                       NET DELAY      6.225         6.225  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_last_c/Q",
        "phy_name":"controller_clk_last.SLICE_2/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i0/SP",
        "phy_name":"SLICE_1/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_last_c/CK",
            "phy_name":"controller_clk_last.SLICE_2/CLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_last_c/Q",
            "phy_name":"controller_clk_last.SLICE_2/Q0"
        },
        "arrive":7.616,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last_last",
            "phy_name":"controller_clk_last_last"
        },
        "arrive":9.691,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut/B",
            "phy_name":"SLICE_221/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut/Z",
            "phy_name":"SLICE_221/F0"
        },
        "arrive":10.168,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n8",
            "phy_name":"n8"
        },
        "arrive":12.243,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/B",
            "phy_name":"SLICE_222/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/Z",
            "phy_name":"SLICE_222/F0"
        },
        "arrive":12.720,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2025",
            "phy_name":"n2025"
        },
        "arrive":18.945,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_last_c/CK->controller_clk_last_last_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         7.616  5       
controller_clk_last_last                                  NET DELAY        2.075         9.691  1       
i1_2_lut_3_lut/B->i1_2_lut_3_lut/Z        SLICE           B0_TO_F0_DELAY   0.477        10.168  2       
n8                                                        NET DELAY        2.075        12.243  1       
i1_2_lut_3_lut_adj_9/B->i1_2_lut_3_lut_adj_9/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        12.720  128     
n2025 ( CE )                                              NET DELAY        6.225        18.945  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i0/CK",
        "phy_name":"SLICE_1/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":27.058,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000        20.833  143     
clk ( CLK )                                               NET DELAY      6.225        27.058  1       
                                                          Uncertainty    0.000        27.058  
                                                          Setup time     0.199        26.859  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         26.859  
Arrival Time                                                                         -18.944  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   7.914  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s_i0/Q  (SLICE)
Path End         : data_ready_i1/DO0  (IOLOGIC)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.843 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i0/CK",
        "phy_name":"SLICE_4/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk                                                       NET DELAY      6.225         6.225  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"s_i0/Q",
        "phy_name":"SLICE_4/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"data_ready_i1/DO0",
        "phy_name":"data_ready_i1/DO0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"s_i0/CK",
            "phy_name":"SLICE_4/CLK"
        },
        "pin1":
        {
            "log_name":"s_i0/Q",
            "phy_name":"SLICE_4/Q0"
        },
        "arrive":6.993,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"s[0]",
            "phy_name":"s[0]"
        },
        "arrive":9.068,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

s_i0/CK->s_i0/Q                           SLICE           CLK_TO_Q0_DELAY  0.768         6.993  12      
s[0] ( DO0 )                                              NET DELAY        2.075         9.068  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"data_ready_i1/OUTCLK",
        "phy_name":"data_ready_i1/OUTCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk ( OUTCLK )                                            NET DELAY      6.225         6.225  1       
                                                          Uncertainty    0.000         6.225  
                                                          Hold time      0.000         6.225  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -6.225  
Arrival Time                                                                           9.068  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   2.843  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC)
Path End         : bit_counter__i2/SP  (SLICE)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.887 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk                                                       NET DELAY      6.225         6.225  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i2/SP",
        "phy_name":"SLICE_137/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.713,
        "delay":0.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":8.788,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut_adj_8/A",
            "phy_name":"SLICE_227/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut_adj_8/Z",
            "phy_name":"SLICE_227/F0"
        },
        "arrive":9.037,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2079",
            "phy_name":"n2079"
        },
        "arrive":11.112,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC         INCLK_TO_DI0_DELAY  0.488         6.713  6       
controller_clk_last                                       NET DELAY           2.075         8.788  1       
i1_2_lut_3_lut_adj_8/A->i1_2_lut_3_lut_adj_8/Z
                                          SLICE           A0_TO_F0_DELAY      0.249         9.037  3       
n2079 ( CE )                                              NET DELAY           2.075        11.112  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i2/CK",
        "phy_name":"SLICE_137/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk ( CLK )                                               NET DELAY      6.225         6.225  1       
                                                          Uncertainty    0.000         6.225  
                                                          Hold time      0.000         6.225  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -6.225  
Arrival Time                                                                          11.112  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.887  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC)
Path End         : bit_counter__i3/SP  (SLICE)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.887 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk                                                       NET DELAY      6.225         6.225  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i3/SP",
        "phy_name":"SLICE_136/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.713,
        "delay":0.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":8.788,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut_adj_8/A",
            "phy_name":"SLICE_227/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut_adj_8/Z",
            "phy_name":"SLICE_227/F0"
        },
        "arrive":9.037,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2079",
            "phy_name":"n2079"
        },
        "arrive":11.112,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC         INCLK_TO_DI0_DELAY  0.488         6.713  6       
controller_clk_last                                       NET DELAY           2.075         8.788  1       
i1_2_lut_3_lut_adj_8/A->i1_2_lut_3_lut_adj_8/Z
                                          SLICE           A0_TO_F0_DELAY      0.249         9.037  3       
n2079 ( CE )                                              NET DELAY           2.075        11.112  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i3/CK",
        "phy_name":"SLICE_136/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk ( CLK )                                               NET DELAY      6.225         6.225  1       
                                                          Uncertainty    0.000         6.225  
                                                          Hold time      0.000         6.225  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -6.225  
Arrival Time                                                                          11.112  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.887  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC)
Path End         : CIPO_i0/SP  (SLICE)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.887 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk                                                       NET DELAY      6.225         6.225  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"CIPO_i0/SP",
        "phy_name":"SLICE_8/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.713,
        "delay":0.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":8.788,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_2_lut/A",
            "phy_name":"SLICE_250/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_2_lut/Z",
            "phy_name":"SLICE_250/F0"
        },
        "arrive":9.037,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2074",
            "phy_name":"n2074"
        },
        "arrive":11.112,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC         INCLK_TO_DI0_DELAY  0.488         6.713  6       
controller_clk_last                                       NET DELAY           2.075         8.788  1       
i1_2_lut_2_lut/A->i1_2_lut_2_lut/Z        SLICE           A0_TO_F0_DELAY      0.249         9.037  1       
n2074 ( CE )                                              NET DELAY           2.075        11.112  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"CIPO_i0/CK",
        "phy_name":"SLICE_8/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk ( CLK )                                               NET DELAY      6.225         6.225  1       
                                                          Uncertainty    0.000         6.225  
                                                          Hold time      0.000         6.225  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -6.225  
Arrival Time                                                                          11.112  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.887  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC)
Path End         : byte_counter_i0_i4/SP  (SLICE)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.887 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk                                                       NET DELAY      6.225         6.225  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i4/SP",
        "phy_name":"SLICE_7/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.713,
        "delay":0.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":8.788,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_2/A",
            "phy_name":"SLICE_228/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_2/Z",
            "phy_name":"SLICE_228/F0"
        },
        "arrive":9.037,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2022",
            "phy_name":"n2022"
        },
        "arrive":11.112,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC         INCLK_TO_DI0_DELAY  0.488         6.713  6       
controller_clk_last                                       NET DELAY           2.075         8.788  1       
i1_2_lut_adj_2/A->i1_2_lut_adj_2/Z        SLICE           A0_TO_F0_DELAY      0.249         9.037  5       
n2022 ( CE )                                              NET DELAY           2.075        11.112  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i4/CK",
        "phy_name":"SLICE_7/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk ( CLK )                                               NET DELAY      6.225         6.225  1       
                                                          Uncertainty    0.000         6.225  
                                                          Hold time      0.000         6.225  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -6.225  
Arrival Time                                                                          11.112  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.887  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC)
Path End         : byte_counter_i0_i3/SP  (SLICE)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.887 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk                                                       NET DELAY      6.225         6.225  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i3/SP",
        "phy_name":"SLICE_6/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.713,
        "delay":0.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":8.788,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_2/A",
            "phy_name":"SLICE_228/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_2/Z",
            "phy_name":"SLICE_228/F0"
        },
        "arrive":9.037,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2022",
            "phy_name":"n2022"
        },
        "arrive":11.112,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC         INCLK_TO_DI0_DELAY  0.488         6.713  6       
controller_clk_last                                       NET DELAY           2.075         8.788  1       
i1_2_lut_adj_2/A->i1_2_lut_adj_2/Z        SLICE           A0_TO_F0_DELAY      0.249         9.037  5       
n2022 ( CE )                                              NET DELAY           2.075        11.112  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i3/CK",
        "phy_name":"SLICE_6/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk ( CLK )                                               NET DELAY      6.225         6.225  1       
                                                          Uncertainty    0.000         6.225  
                                                          Hold time      0.000         6.225  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -6.225  
Arrival Time                                                                          11.112  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.887  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC)
Path End         : byte_counter_i0_i2/SP  (SLICE)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.887 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk                                                       NET DELAY      6.225         6.225  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i2/SP",
        "phy_name":"SLICE_5/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.713,
        "delay":0.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":8.788,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_2/A",
            "phy_name":"SLICE_228/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_2/Z",
            "phy_name":"SLICE_228/F0"
        },
        "arrive":9.037,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2022",
            "phy_name":"n2022"
        },
        "arrive":11.112,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC         INCLK_TO_DI0_DELAY  0.488         6.713  6       
controller_clk_last                                       NET DELAY           2.075         8.788  1       
i1_2_lut_adj_2/A->i1_2_lut_adj_2/Z        SLICE           A0_TO_F0_DELAY      0.249         9.037  5       
n2022 ( CE )                                              NET DELAY           2.075        11.112  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i2/CK",
        "phy_name":"SLICE_5/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk ( CLK )                                               NET DELAY      6.225         6.225  1       
                                                          Uncertainty    0.000         6.225  
                                                          Hold time      0.000         6.225  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -6.225  
Arrival Time                                                                          11.112  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.887  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC)
Path End         : byte_counter_i0_i1/SP  (SLICE)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.887 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk                                                       NET DELAY      6.225         6.225  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i1/SP",
        "phy_name":"SLICE_3/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.713,
        "delay":0.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":8.788,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_2/A",
            "phy_name":"SLICE_228/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_2/Z",
            "phy_name":"SLICE_228/F0"
        },
        "arrive":9.037,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2022",
            "phy_name":"n2022"
        },
        "arrive":11.112,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC         INCLK_TO_DI0_DELAY  0.488         6.713  6       
controller_clk_last                                       NET DELAY           2.075         8.788  1       
i1_2_lut_adj_2/A->i1_2_lut_adj_2/Z        SLICE           A0_TO_F0_DELAY      0.249         9.037  5       
n2022 ( CE )                                              NET DELAY           2.075        11.112  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i1/CK",
        "phy_name":"SLICE_3/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk ( CLK )                                               NET DELAY      6.225         6.225  1       
                                                          Uncertainty    0.000         6.225  
                                                          Hold time      0.000         6.225  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -6.225  
Arrival Time                                                                          11.112  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.887  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC)
Path End         : controller_clk_last_last_c/D  (SLICE)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.887 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk                                                       NET DELAY      6.225         6.225  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_last_c/D",
        "phy_name":"controller_clk_last.SLICE_2/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.713,
        "delay":0.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":8.788,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last.SLICE_2/A0",
            "phy_name":"controller_clk_last.SLICE_2/A0"
        },
        "pin1":
        {
            "log_name":"controller_clk_last.SLICE_2/F0",
            "phy_name":"controller_clk_last.SLICE_2/F0"
        },
        "arrive":9.037,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last.sig_001.FeedThruLUT",
            "phy_name":"controller_clk_last.sig_001.FeedThruLUT"
        },
        "arrive":11.112,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC         INCLK_TO_DI0_DELAY  0.488         6.713  6       
controller_clk_last                                       NET DELAY           2.075         8.788  1       
controller_clk_last.SLICE_2/A0->controller_clk_last.SLICE_2/F0
                                          SLICE           A0_TO_F0_DELAY      0.249         9.037  1       
controller_clk_last.sig_001.FeedThruLUT ( DI0 )
                                                          NET DELAY           2.075        11.112  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_last_c/CK",
        "phy_name":"controller_clk_last.SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk ( CLK )                                               NET DELAY      6.225         6.225  1       
                                                          Uncertainty    0.000         6.225  
                                                          Hold time      0.000         6.225  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -6.225  
Arrival Time                                                                          11.112  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.887  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC)
Path End         : bit_counter__i0/D  (SLICE)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.887 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk                                                       NET DELAY      6.225         6.225  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i0/D",
        "phy_name":"SLICE_0/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.713,
        "delay":0.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":8.788,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_3_lut_4_lut/A",
            "phy_name":"SLICE_0/A0"
        },
        "pin1":
        {
            "log_name":"i1_3_lut_4_lut/Z",
            "phy_name":"SLICE_0/F0"
        },
        "arrive":9.037,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2373",
            "phy_name":"n2373"
        },
        "arrive":11.112,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC         INCLK_TO_DI0_DELAY  0.488         6.713  6       
controller_clk_last                                       NET DELAY           2.075         8.788  1       
i1_3_lut_4_lut/A->i1_3_lut_4_lut/Z        SLICE           A0_TO_F0_DELAY      0.249         9.037  1       
n2373 ( DI0 )                                             NET DELAY           2.075        11.112  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i0/CK",
        "phy_name":"SLICE_0/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.225,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC           CLOCK LATENCY  0.000         0.000  143     
clk ( CLK )                                               NET DELAY      6.225         6.225  1       
                                                          Uncertainty    0.000         6.225  
                                                          Hold time      0.000         6.225  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -6.225  
Arrival Time                                                                          11.112  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.887  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

<style type='text/css'>
pre {
  margin-left: 2em;
}
tapath {
  display: none;
}
.tools {
  font-family: arial;
  font-size: 0.8em;
  text-align: center;
  display: inline-block;
}
.tools:before{
  content: "Shown in: ";
  color: #66edef;
  text-align: center;
  padding-left: 0.5em;
}
.tools a {
  color: rgb(192, 192, 192);
  cursor: pointer;
}
.tools a:link {
  text-decoration: none;
}
.tools a:hover {
  color: #66edef;
}
.tools a:before {
  content: " ";
  width: 20px;
  display: inline-block;
  text-align: center;
  padding-right: 5px;
  padding-left: 2px;
}
.tools a:after {
  text-align: center;
  padding-right: 5px;
}
.na:before {
  background: url("qrc:///report-view-html/images/netlist_analyzer_16.png") no-repeat center;
}
.na:after {
  content: "Netlist Analyzer";
}
.fp:before {
  background: url("qrc:///report-view-html/images/floorplanview_16.png") no-repeat center;
}
.fp:after {
  content: "Physical Designer Placement Mode";
}
.phv:before {
  background: url("qrc:///report-view-html/images/epic_16.png") no-repeat center;
}
.phv:after {
  content: "Physical Designer Routing Mode";
}
</style>
<script type='text/javascript'>
<!--
var show_log = 1; var show_phy = 0;
function createTool(cls, path_obj) {
  var tool = document.createElement('a');
  tool.className = cls;
  tool.onclick = (function(tool, path) {
    return function() {
      var tool_name;
      var logical = false;
      if (typeof path !== 'string' || path === null || path.length == 0)
        return;
      switch (cls) {
        case 'na':
          tool_name = 'SCHEMATIC_VIEW';
          logical = true;
          break;
        case 'fp':
          tool_name = 'FLOORPLANNER';
          break;
        case 'phv':
          tool_name = 'PHYSICAL_VIEW';
          break;
      }
      var url = 'NGView://' + tool_name + '/tapath?' + (logical?'view_type=tech&':'') + 'path=' +
                encodeURIComponent(path);
      this.href = url;
    }
  })(cls, path_obj).bind(tool);
  return tool;
}
function createTools(path_element) {
  var tools = document.createElement('span');
  tools.className = 'tools';
  var path = path_element.textContent;
  if (show_log) 
    tools.appendChild(createTool('na', path));
  if (show_phy) {
    tools.appendChild(createTool('fp', path));
    tools.appendChild(createTool('phv', path));
  }
  var p = path_element.parentNode;
  p.insertBefore(tools, path_element);
}
function handleLeftpaths(left_paths, index) {
    if (left_paths.length > index) {
      setTimeout(function(paths, i) {
        return function() {
          var path = paths[i];
          createTools(path);
          handleLeftpaths(paths, i+1);
        }
      }(left_paths, index));
    }
}
window.onload = function() {
  if (!show_log && !show_phy) return; 
  if (typeof window._$radiant !== 'undefined') {
    var all_paths = document.getElementsByTagName('tapath');
    handleLeftpaths(all_paths, 0);
  }
}
//-->
</script>
</BODY>

