git clone --depth 1 --no-tags https://github.com/srinu559/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/183350899
git clone --depth 1 --no-tags https://github.com/siddnb/SimpleRISC.git f:/verilog_sva_gh_scraper/data/full_repos/182028791
git clone --depth 1 --no-tags https://github.com/ruby50082/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/182757661
git clone --depth 1 --no-tags https://github.com/maeganchew/AstroBarrier.git f:/verilog_sva_gh_scraper/data/full_repos/181624529
git clone --depth 1 --no-tags https://github.com/AndreiCalariu/teaching.git f:/verilog_sva_gh_scraper/data/full_repos/181148909
git clone --depth 1 --no-tags https://github.com/qiyunhan/CPU-Project.git f:/verilog_sva_gh_scraper/data/full_repos/182119657
git clone --depth 1 --no-tags https://github.com/helvecio1/T1-2bits-_INF450.git f:/verilog_sva_gh_scraper/data/full_repos/184146031
git clone --depth 1 --no-tags https://github.com/VenkateswaraRajuDatla/Memory-Transfer-with-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/183704355
git clone --depth 1 --no-tags https://github.com/Mahaoqu/mips-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/179722923
git clone --depth 1 --no-tags https://github.com/kawasin73/todai-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/179604839
git clone --depth 1 --no-tags https://github.com/danish-imam/kgp_ec_lab.git f:/verilog_sva_gh_scraper/data/full_repos/179264035
git clone --depth 1 --no-tags https://github.com/cumtyyx/sort4.git f:/verilog_sva_gh_scraper/data/full_repos/179468219
git clone --depth 1 --no-tags https://github.com/Muizz24/CSCB58-Speed-o-meter.git f:/verilog_sva_gh_scraper/data/full_repos/179587079
git clone --depth 1 --no-tags https://github.com/khaianphung/CECS-201-Verilog-Computer-Logic-Design-I.git f:/verilog_sva_gh_scraper/data/full_repos/184951229
git clone --depth 1 --no-tags https://github.com/niudai/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/183413637
git clone --depth 1 --no-tags https://github.com/megan-lemcke/processor-backup.git f:/verilog_sva_gh_scraper/data/full_repos/183336583
git clone --depth 1 --no-tags https://github.com/Charlz1104/MIPS_multiciclo.git f:/verilog_sva_gh_scraper/data/full_repos/184142879
git clone --depth 1 --no-tags https://github.com/es717249/MIPS_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/184983006
git clone --depth 1 --no-tags https://github.com/nimamg/UT-DLD-Counters-Registers.git f:/verilog_sva_gh_scraper/data/full_repos/185077675
git clone --depth 1 --no-tags https://github.com/N1cOs/digital-design.git f:/verilog_sva_gh_scraper/data/full_repos/182454677
git clone --depth 1 --no-tags https://github.com/anjianfeng/VerilogMIPS-singlecycle.git f:/verilog_sva_gh_scraper/data/full_repos/182175322
git clone --depth 1 --no-tags https://github.com/acfulker/FIR-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/181751026
git clone --depth 1 --no-tags https://github.com/brunomlima11/pbl1-sd.git f:/verilog_sva_gh_scraper/data/full_repos/181780710
git clone --depth 1 --no-tags https://github.com/hyeonukj/ee354project.git f:/verilog_sva_gh_scraper/data/full_repos/180906286
git clone --depth 1 --no-tags https://github.com/alessandroDanese88/simple_platform.git f:/verilog_sva_gh_scraper/data/full_repos/181158585
git clone --depth 1 --no-tags https://github.com/grmiranda/Sistemas-Digitais.git f:/verilog_sva_gh_scraper/data/full_repos/180629364
git clone --depth 1 --no-tags https://github.com/ElwinCabrera/8-bit-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/181594332
git clone --depth 1 --no-tags https://github.com/David-Flores-Ruiz/ArQC_P3_Aldana_ie717807.git f:/verilog_sva_gh_scraper/data/full_repos/183455040
git clone --depth 1 --no-tags https://github.com/JarodBoone/pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/183087324
git clone --depth 1 --no-tags https://github.com/gyeomo/FPGA_VerilogHDL_RedTracking.git f:/verilog_sva_gh_scraper/data/full_repos/183611829
git clone --depth 1 --no-tags https://github.com/samiqss/Digital-Logic-and-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/184730736
git clone --depth 1 --no-tags https://github.com/Akbar30Bill/CA_CA3.git f:/verilog_sva_gh_scraper/data/full_repos/184606930
git clone --depth 1 --no-tags https://github.com/whitepig3s/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/184597351
git clone --depth 1 --no-tags https://github.com/juw013/labtest.git f:/verilog_sva_gh_scraper/data/full_repos/184825610
git clone --depth 1 --no-tags https://github.com/cumtyyx/BUS.git f:/verilog_sva_gh_scraper/data/full_repos/179464170
git clone --depth 1 --no-tags https://github.com/JonathanYao123/CSCB58-Project.git f:/verilog_sva_gh_scraper/data/full_repos/179593318
git clone --depth 1 --no-tags https://github.com/vishalraj3112/MIPS32_2.0.git f:/verilog_sva_gh_scraper/data/full_repos/179809433
git clone --depth 1 --no-tags https://github.com/danaharlos/SimpleRISCMachine.git f:/verilog_sva_gh_scraper/data/full_repos/180668715
git clone --depth 1 --no-tags https://github.com/cse140l-sp19/cse140l-sp19-lab1-wasiffahim98.git f:/verilog_sva_gh_scraper/data/full_repos/180678038
git clone --depth 1 --no-tags https://github.com/C-Elegans/single_sdr.git f:/verilog_sva_gh_scraper/data/full_repos/182472263
git clone --depth 1 --no-tags https://github.com/lts25/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/183133265
git clone --depth 1 --no-tags https://github.com/marcocrxu/verilog_mips_cpu_31.git f:/verilog_sva_gh_scraper/data/full_repos/183235363
git clone --depth 1 --no-tags https://github.com/skni-kod/6502_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/182802064
git clone --depth 1 --no-tags https://github.com/cekkaewnumchai/ECE3829.git f:/verilog_sva_gh_scraper/data/full_repos/180049268
git clone --depth 1 --no-tags https://github.com/tracyliu1220/2019-CO-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/183567249
git clone --depth 1 --no-tags https://github.com/nu-nu/juliaset_on_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/184721104
git clone --depth 1 --no-tags https://github.com/shiran1992s/Logic_Desgin_234262.git f:/verilog_sva_gh_scraper/data/full_repos/184561088
git clone --depth 1 --no-tags https://github.com/sadiela/FPGA_Lock.git f:/verilog_sva_gh_scraper/data/full_repos/181508079
git clone --depth 1 --no-tags https://github.com/Rudo2204/Adv-KTS-Project.git f:/verilog_sva_gh_scraper/data/full_repos/179980995
git clone --depth 1 --no-tags https://github.com/zheolls/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/181026775
git clone --depth 1 --no-tags https://github.com/Ridwangiwa1/Synchronous-4-bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/181055825
git clone --depth 1 --no-tags https://github.com/ideras/VGATextCard.git f:/verilog_sva_gh_scraper/data/full_repos/180407223
git clone --depth 1 --no-tags https://github.com/TianyangChen12138/Vivado-Zybo-CPU-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/180463633
git clone --depth 1 --no-tags https://github.com/LeaFZ96/ArchitectureLab.git f:/verilog_sva_gh_scraper/data/full_repos/180482676
git clone --depth 1 --no-tags https://github.com/shaoyikun/PCC-HomeWork.git f:/verilog_sva_gh_scraper/data/full_repos/180549006
git clone --depth 1 --no-tags https://github.com/zandent/pic_display_with_audio_on_nios2.git f:/verilog_sva_gh_scraper/data/full_repos/180489412
git clone --depth 1 --no-tags https://github.com/tkeom0114/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/180521510
git clone --depth 1 --no-tags https://github.com/KarlEssig/16bit_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/180677055
git clone --depth 1 --no-tags https://github.com/hlowin/mips.git f:/verilog_sva_gh_scraper/data/full_repos/181187237
git clone --depth 1 --no-tags https://github.com/TValkavich/16-Bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/180418940
git clone --depth 1 --no-tags https://github.com/xlsarath/AES-128.git f:/verilog_sva_gh_scraper/data/full_repos/179443250
git clone --depth 1 --no-tags https://github.com/siyarvurucu/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/179584504
git clone --depth 1 --no-tags https://github.com/andrewhlu/ece152a.git f:/verilog_sva_gh_scraper/data/full_repos/179580497
git clone --depth 1 --no-tags https://github.com/bjwang964/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/179636569
git clone --depth 1 --no-tags https://github.com/hanmeng221/cpu_ssi.git f:/verilog_sva_gh_scraper/data/full_repos/179831344
git clone --depth 1 --no-tags https://github.com/kimbochen/hardware_design.git f:/verilog_sva_gh_scraper/data/full_repos/179660836
git clone --depth 1 --no-tags https://github.com/qiyunhan/Digital-Curcuit-Experiment.git f:/verilog_sva_gh_scraper/data/full_repos/182118843
git clone --depth 1 --no-tags https://github.com/spencer-tb/snake-game-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/182097727
git clone --depth 1 --no-tags https://github.com/snxiong/5-bit-Fault-Tolrent-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/183127865
git clone --depth 1 --no-tags https://github.com/ttumiel/embedded-prac-5.git f:/verilog_sva_gh_scraper/data/full_repos/183941981
git clone --depth 1 --no-tags https://github.com/ucsd-cse-140l-ltsaur/Lab3_New.git f:/verilog_sva_gh_scraper/data/full_repos/181992261
git clone --depth 1 --no-tags https://github.com/jonahhk/FInalPRoject2.git f:/verilog_sva_gh_scraper/data/full_repos/183096846
git clone --depth 1 --no-tags https://github.com/helvecio1/T1_INF450.git f:/verilog_sva_gh_scraper/data/full_repos/184145004
git clone --depth 1 --no-tags https://github.com/nishthaparashar/CRC-16.git f:/verilog_sva_gh_scraper/data/full_repos/184355861
git clone --depth 1 --no-tags https://github.com/UAECETian/Five-stage-pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/181620905
git clone --depth 1 --no-tags https://github.com/cruelkiddy/Verilog_Hello_World.git f:/verilog_sva_gh_scraper/data/full_repos/184080119
git clone --depth 1 --no-tags https://github.com/rashmi2383/BRISCV_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/184077871
git clone --depth 1 --no-tags https://github.com/nimamg/UT-DLD-One-s-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/185075359
git clone --depth 1 --no-tags https://github.com/nimamg/DLD-Full-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/185065550
git clone --depth 1 --no-tags https://github.com/vt-ece4514-s19/lecture24-problems.git f:/verilog_sva_gh_scraper/data/full_repos/184637678
git clone --depth 1 --no-tags https://github.com/joejoe2/fpAdder.git f:/verilog_sva_gh_scraper/data/full_repos/184701408
git clone --depth 1 --no-tags https://github.com/shadix888/ee371.git f:/verilog_sva_gh_scraper/data/full_repos/184685399
git clone --depth 1 --no-tags https://github.com/mouisaac/Tales-of-Raiden.git f:/verilog_sva_gh_scraper/data/full_repos/179205289
git clone --depth 1 --no-tags https://github.com/DiorWine/iverilog.git f:/verilog_sva_gh_scraper/data/full_repos/179256320
git clone --depth 1 --no-tags https://github.com/Nuthouse01/InvadersFromSpace.git f:/verilog_sva_gh_scraper/data/full_repos/179551417
git clone --depth 1 --no-tags https://github.com/Amagicman/Fork_Verilog_modules.git f:/verilog_sva_gh_scraper/data/full_repos/179607403
git clone --depth 1 --no-tags https://github.com/qntt/snake-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/179823794
git clone --depth 1 --no-tags https://github.com/8hantanu/32bmp.git f:/verilog_sva_gh_scraper/data/full_repos/181013988
git clone --depth 1 --no-tags https://github.com/vzy2d/Batchfiles-for-iverilog.git f:/verilog_sva_gh_scraper/data/full_repos/182039225
git clone --depth 1 --no-tags https://github.com/TopiCsarno/USRT.git f:/verilog_sva_gh_scraper/data/full_repos/181974964
git clone --depth 1 --no-tags https://github.com/gavinbains/0x162.git f:/verilog_sva_gh_scraper/data/full_repos/181994610
git clone --depth 1 --no-tags https://github.com/quasiNES/perfect6502.v.git f:/verilog_sva_gh_scraper/data/full_repos/182189274
git clone --depth 1 --no-tags https://github.com/microchips-n-dip/cpus.git f:/verilog_sva_gh_scraper/data/full_repos/182500916
git clone --depth 1 --no-tags https://github.com/mzyuandan/sig_acq.git f:/verilog_sva_gh_scraper/data/full_repos/185018776
git clone --depth 1 --no-tags https://github.com/j-k01/PWM.git f:/verilog_sva_gh_scraper/data/full_repos/184139650
git clone --depth 1 --no-tags https://github.com/JackGoldsworth/Digital-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/184363316
git clone --depth 1 --no-tags https://github.com/elutow/ee371_labs.git f:/verilog_sva_gh_scraper/data/full_repos/184327515
git clone --depth 1 --no-tags https://github.com/ChandrikaPattnaik/A-5-bit-Internal-XOR-LFSR-with-feedback-polynomial-x-5-x-2-1.git f:/verilog_sva_gh_scraper/data/full_repos/185258751
git clone --depth 1 --no-tags https://github.com/AR-Ghodrati/Verilog-UsefulModules.git f:/verilog_sva_gh_scraper/data/full_repos/183411857
git clone --depth 1 --no-tags https://github.com/chiang5201/homework10_DD2.git f:/verilog_sva_gh_scraper/data/full_repos/183495636
