// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "10/18/2020 20:39:31"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module relogio (
	SW,
	KEY,
	clk,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	[9:0] SW;
input 	[3:0] KEY;
input 	clk;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \inc_PC|Add0~26 ;
wire \inc_PC|Add0~29_sumout ;
wire \inc_PC|Add0~30 ;
wire \inc_PC|Add0~34 ;
wire \inc_PC|Add0~38 ;
wire \inc_PC|Add0~1_sumout ;
wire \PC|DOUT[5]~DUPLICATE_q ;
wire \PC|DOUT[6]~DUPLICATE_q ;
wire \inc_PC|Add0~14 ;
wire \inc_PC|Add0~17_sumout ;
wire \PC|DOUT[8]~DUPLICATE_q ;
wire \inc_PC|Add0~18 ;
wire \inc_PC|Add0~21_sumout ;
wire \PC|DOUT[1]~DUPLICATE_q ;
wire \rom|content~7_combout ;
wire \rom|content~14_combout ;
wire \rom|content~1_combout ;
wire \PC|DOUT[7]~DUPLICATE_q ;
wire \rom|content~15_combout ;
wire \rom|content~6_combout ;
wire \inc_PC|Add0~2 ;
wire \inc_PC|Add0~5_sumout ;
wire \inc_PC|Add0~6 ;
wire \inc_PC|Add0~9_sumout ;
wire \inc_PC|Add0~10 ;
wire \inc_PC|Add0~13_sumout ;
wire \PC|DOUT[4]~DUPLICATE_q ;
wire \rom|content~0_combout ;
wire \rom|content~9_combout ;
wire \rom|content~10_combout ;
wire \rom|content~8_combout ;
wire \inc_PC|Add0~25_sumout ;
wire \PC|DOUT[0]~DUPLICATE_q ;
wire \unidade_controle|mux_jmp~0_combout ;
wire \inc_PC|Add0~37_sumout ;
wire \MUX_jump_component|outp[3]~0_combout ;
wire \rom|content~11_combout ;
wire \rom|content~12_combout ;
wire \inc_PC|Add0~33_sumout ;
wire \PC|DOUT[2]~DUPLICATE_q ;
wire \rom|content~4_combout ;
wire \rom|content~3_combout ;
wire \rom|content~5_combout ;
wire \ula|outp[0]~0_combout ;
wire \rom|content~2_combout ;
wire \rom|content~13_combout ;
wire \ula|outp[0]~2_combout ;
wire \ula|outp[0]~3_combout ;
wire \ula|outp[0]~1_combout ;
wire \unidade_controle|enableRX~0_combout ;
wire \register_bank|registrador~85_combout ;
wire \register_bank|registrador~14_q ;
wire \register_bank|registrador~86_combout ;
wire \register_bank|registrador~38_q ;
wire \register_bank|registrador~93_combout ;
wire \ula|outp[2]~8_combout ;
wire \ula|outp[0]~12_combout ;
wire \ula|Equal6~1_combout ;
wire \ula|Equal6~0_combout ;
wire \register_bank|registrador~37DUPLICATE_q ;
wire \register_bank|registrador~13_q ;
wire \register_bank|registrador~84_combout ;
wire \ula|outp[1]~4_combout ;
wire \register_bank|registrador~12_q ;
wire \register_bank|registrador~90_combout ;
wire \register_bank|registrador~88_combout ;
wire \register_bank|registrador~68_q ;
wire \decoder|Equal6~0_combout ;
wire \unidade_controle|RY[0]~0_combout ;
wire \register_bank|registrador~87_combout ;
wire \register_bank|registrador~44_q ;
wire \unidade_controle|RY[2]~1_combout ;
wire \register_bank|registrador~79_combout ;
wire \ula|outp[0]~5_combout ;
wire \ula|Add0~34_cout ;
wire \ula|Add0~5_sumout ;
wire \MUX_ULA_mem_ime_component|outp[0]~3_combout ;
wire \register_bank|registrador~36_q ;
wire \register_bank|registrador~89_combout ;
wire \ula|Add0~6 ;
wire \ula|Add0~1_sumout ;
wire \MUX_ULA_mem_ime_component|outp[1]~0_combout ;
wire \register_bank|registrador~37feeder_combout ;
wire \register_bank|registrador~37_q ;
wire \register_bank|registrador~69_q ;
wire \register_bank|registrador~45_q ;
wire \register_bank|registrador~76_combout ;
wire \ula|Add0~2 ;
wire \ula|Add0~17_sumout ;
wire \MUX_ULA_mem_ime_component|outp[2]~2_combout ;
wire \register_bank|registrador~70_q ;
wire \register_bank|registrador~14DUPLICATE_q ;
wire \register_bank|registrador~46_q ;
wire \register_bank|registrador~78_combout ;
wire \register_bank|registrador~39_q ;
wire \register_bank|registrador~94_combout ;
wire \ula|outp[3]~9_combout ;
wire \ula|Add0~18 ;
wire \ula|Add0~21_sumout ;
wire \MUX_ULA_mem_ime_component|outp[3]~1_combout ;
wire \register_bank|registrador~15_q ;
wire \register_bank|registrador~71_q ;
wire \register_bank|registrador~47_q ;
wire \register_bank|registrador~77_combout ;
wire \conversorhex0|rascSaida7seg[0]~0_combout ;
wire \decoder|HEX0~combout ;
wire \conversorhex0|rascSaida7seg[1]~1_combout ;
wire \conversorhex0|rascSaida7seg[2]~2_combout ;
wire \conversorhex0|rascSaida7seg[3]~3_combout ;
wire \conversorhex0|rascSaida7seg[4]~4_combout ;
wire \conversorhex0|rascSaida7seg[5]~5_combout ;
wire \conversorhex0|rascSaida7seg[6]~6_combout ;
wire \register_bank|registrador~18_q ;
wire \register_bank|registrador~42_q ;
wire \register_bank|registrador~95_combout ;
wire \ula|outp[6]~10_combout ;
wire \register_bank|registrador~41_q ;
wire \register_bank|registrador~92_combout ;
wire \ula|outp[5]~7_combout ;
wire \register_bank|registrador~40_q ;
wire \register_bank|registrador~91_combout ;
wire \ula|outp[4]~6_combout ;
wire \ula|Add0~22 ;
wire \ula|Add0~9_sumout ;
wire \MUX_ULA_mem_ime_component|outp[4]~7_combout ;
wire \register_bank|registrador~16_q ;
wire \register_bank|registrador~72_q ;
wire \register_bank|registrador~48_q ;
wire \register_bank|registrador~83_combout ;
wire \ula|Add0~10 ;
wire \ula|Add0~13_sumout ;
wire \MUX_ULA_mem_ime_component|outp[5]~4_combout ;
wire \register_bank|registrador~17_q ;
wire \register_bank|registrador~73_q ;
wire \register_bank|registrador~49_q ;
wire \register_bank|registrador~80_combout ;
wire \ula|Add0~14 ;
wire \ula|Add0~25_sumout ;
wire \MUX_ULA_mem_ime_component|outp[6]~6_combout ;
wire \register_bank|registrador~74_q ;
wire \register_bank|registrador~50_q ;
wire \register_bank|registrador~82_combout ;
wire \register_bank|registrador~43_q ;
wire \register_bank|registrador~97_combout ;
wire \register_bank|registrador~19_q ;
wire \register_bank|registrador~96_combout ;
wire \ula|Add0~36_combout ;
wire \ula|Add0~26 ;
wire \ula|Add0~29_sumout ;
wire \ula|outp[7]~11_combout ;
wire \MUX_ULA_mem_ime_component|outp[7]~5_combout ;
wire \register_bank|registrador~51_q ;
wire \register_bank|registrador~75_q ;
wire \register_bank|registrador~81_combout ;
wire \conversorhex1|rascSaida7seg[0]~0_combout ;
wire \conversorhex1|rascSaida7seg[1]~1_combout ;
wire \conversorhex1|rascSaida7seg[2]~2_combout ;
wire \conversorhex1|rascSaida7seg[3]~3_combout ;
wire \conversorhex1|rascSaida7seg[4]~4_combout ;
wire \conversorhex1|rascSaida7seg[5]~5_combout ;
wire \conversorhex1|rascSaida7seg[6]~6_combout ;
wire [7:0] \register_hex1|DOUT ;
wire [7:0] \register_hex0|DOUT ;
wire [9:0] \PC|DOUT ;


// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\register_hex0|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\register_hex0|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\register_hex0|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\register_hex0|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\register_hex0|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\register_hex0|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\register_hex0|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\register_hex1|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\register_hex1|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\register_hex1|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\register_hex1|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\register_hex1|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\register_hex1|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(\register_hex1|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N30
cyclonev_lcell_comb \inc_PC|Add0~25 (
// Equation(s):
// \inc_PC|Add0~25_sumout  = SUM(( \PC|DOUT [0] ) + ( VCC ) + ( !VCC ))
// \inc_PC|Add0~26  = CARRY(( \PC|DOUT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inc_PC|Add0~25_sumout ),
	.cout(\inc_PC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inc_PC|Add0~25 .extended_lut = "off";
defparam \inc_PC|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \inc_PC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N33
cyclonev_lcell_comb \inc_PC|Add0~29 (
// Equation(s):
// \inc_PC|Add0~29_sumout  = SUM(( \PC|DOUT [1] ) + ( GND ) + ( \inc_PC|Add0~26  ))
// \inc_PC|Add0~30  = CARRY(( \PC|DOUT [1] ) + ( GND ) + ( \inc_PC|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inc_PC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inc_PC|Add0~29_sumout ),
	.cout(\inc_PC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inc_PC|Add0~29 .extended_lut = "off";
defparam \inc_PC|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inc_PC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N36
cyclonev_lcell_comb \inc_PC|Add0~33 (
// Equation(s):
// \inc_PC|Add0~33_sumout  = SUM(( \PC|DOUT [2] ) + ( GND ) + ( \inc_PC|Add0~30  ))
// \inc_PC|Add0~34  = CARRY(( \PC|DOUT [2] ) + ( GND ) + ( \inc_PC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inc_PC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inc_PC|Add0~33_sumout ),
	.cout(\inc_PC|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inc_PC|Add0~33 .extended_lut = "off";
defparam \inc_PC|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \inc_PC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N39
cyclonev_lcell_comb \inc_PC|Add0~37 (
// Equation(s):
// \inc_PC|Add0~37_sumout  = SUM(( \PC|DOUT [3] ) + ( GND ) + ( \inc_PC|Add0~34  ))
// \inc_PC|Add0~38  = CARRY(( \PC|DOUT [3] ) + ( GND ) + ( \inc_PC|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inc_PC|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inc_PC|Add0~37_sumout ),
	.cout(\inc_PC|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inc_PC|Add0~37 .extended_lut = "off";
defparam \inc_PC|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \inc_PC|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N42
cyclonev_lcell_comb \inc_PC|Add0~1 (
// Equation(s):
// \inc_PC|Add0~1_sumout  = SUM(( \PC|DOUT [4] ) + ( GND ) + ( \inc_PC|Add0~38  ))
// \inc_PC|Add0~2  = CARRY(( \PC|DOUT [4] ) + ( GND ) + ( \inc_PC|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inc_PC|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inc_PC|Add0~1_sumout ),
	.cout(\inc_PC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inc_PC|Add0~1 .extended_lut = "off";
defparam \inc_PC|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inc_PC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N46
dffeas \PC|DOUT[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inc_PC|Add0~5_sumout ),
	.asdata(\rom|content~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidade_controle|mux_jmp~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N49
dffeas \PC|DOUT[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inc_PC|Add0~9_sumout ),
	.asdata(\rom|content~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidade_controle|mux_jmp~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N56
dffeas \PC|DOUT[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inc_PC|Add0~17_sumout ),
	.asdata(\rom|content~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidade_controle|mux_jmp~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[8] .is_wysiwyg = "true";
defparam \PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N51
cyclonev_lcell_comb \inc_PC|Add0~13 (
// Equation(s):
// \inc_PC|Add0~13_sumout  = SUM(( \PC|DOUT [7] ) + ( GND ) + ( \inc_PC|Add0~10  ))
// \inc_PC|Add0~14  = CARRY(( \PC|DOUT [7] ) + ( GND ) + ( \inc_PC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inc_PC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inc_PC|Add0~13_sumout ),
	.cout(\inc_PC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inc_PC|Add0~13 .extended_lut = "off";
defparam \inc_PC|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inc_PC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N54
cyclonev_lcell_comb \inc_PC|Add0~17 (
// Equation(s):
// \inc_PC|Add0~17_sumout  = SUM(( \PC|DOUT [8] ) + ( GND ) + ( \inc_PC|Add0~14  ))
// \inc_PC|Add0~18  = CARRY(( \PC|DOUT [8] ) + ( GND ) + ( \inc_PC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inc_PC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inc_PC|Add0~17_sumout ),
	.cout(\inc_PC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inc_PC|Add0~17 .extended_lut = "off";
defparam \inc_PC|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inc_PC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N55
dffeas \PC|DOUT[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inc_PC|Add0~17_sumout ),
	.asdata(\rom|content~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidade_controle|mux_jmp~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[8]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N57
cyclonev_lcell_comb \inc_PC|Add0~21 (
// Equation(s):
// \inc_PC|Add0~21_sumout  = SUM(( \PC|DOUT [9] ) + ( GND ) + ( \inc_PC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inc_PC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inc_PC|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inc_PC|Add0~21 .extended_lut = "off";
defparam \inc_PC|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inc_PC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N35
dffeas \PC|DOUT[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inc_PC|Add0~29_sumout ),
	.asdata(\rom|content~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidade_controle|mux_jmp~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N3
cyclonev_lcell_comb \rom|content~7 (
// Equation(s):
// \rom|content~7_combout  = ( \rom|content~0_combout  & ( (!\PC|DOUT[1]~DUPLICATE_q  & (!\PC|DOUT [2] & !\PC|DOUT [3])) ) )

	.dataa(!\PC|DOUT[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\PC|DOUT [2]),
	.datad(!\PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\rom|content~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|content~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|content~7 .extended_lut = "off";
defparam \rom|content~7 .lut_mask = 64'h00000000A000A000;
defparam \rom|content~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N58
dffeas \PC|DOUT[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inc_PC|Add0~21_sumout ),
	.asdata(\rom|content~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidade_controle|mux_jmp~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[9] .is_wysiwyg = "true";
defparam \PC|DOUT[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N57
cyclonev_lcell_comb \rom|content~14 (
// Equation(s):
// \rom|content~14_combout  = ( \PC|DOUT [2] & ( (!\PC|DOUT [0] & (!\PC|DOUT [1] & (!\PC|DOUT [9] & !\PC|DOUT [3]))) ) ) # ( !\PC|DOUT [2] & ( (\PC|DOUT [1] & (!\PC|DOUT [9] & !\PC|DOUT [3])) ) )

	.dataa(!\PC|DOUT [0]),
	.datab(!\PC|DOUT [1]),
	.datac(!\PC|DOUT [9]),
	.datad(!\PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|content~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|content~14 .extended_lut = "off";
defparam \rom|content~14 .lut_mask = 64'h3000300080008000;
defparam \rom|content~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N39
cyclonev_lcell_comb \rom|content~1 (
// Equation(s):
// \rom|content~1_combout  = ( !\PC|DOUT[8]~DUPLICATE_q  & ( \rom|content~14_combout  & ( (!\PC|DOUT[5]~DUPLICATE_q  & (!\PC|DOUT [4] & (!\PC|DOUT[6]~DUPLICATE_q  & !\PC|DOUT[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC|DOUT[5]~DUPLICATE_q ),
	.datab(!\PC|DOUT [4]),
	.datac(!\PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\PC|DOUT[7]~DUPLICATE_q ),
	.datae(!\PC|DOUT[8]~DUPLICATE_q ),
	.dataf(!\rom|content~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|content~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|content~1 .extended_lut = "off";
defparam \rom|content~1 .lut_mask = 64'h0000000080000000;
defparam \rom|content~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N52
dffeas \PC|DOUT[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inc_PC|Add0~13_sumout ),
	.asdata(\rom|content~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidade_controle|mux_jmp~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N18
cyclonev_lcell_comb \rom|content~15 (
// Equation(s):
// \rom|content~15_combout  = ( \PC|DOUT [0] & ( (!\PC|DOUT [3] & (!\PC|DOUT [9] & (!\PC|DOUT [2] & \PC|DOUT [1]))) ) ) # ( !\PC|DOUT [0] & ( (!\PC|DOUT [3] & (!\PC|DOUT [9] & (\PC|DOUT [2] & !\PC|DOUT [1]))) ) )

	.dataa(!\PC|DOUT [3]),
	.datab(!\PC|DOUT [9]),
	.datac(!\PC|DOUT [2]),
	.datad(!\PC|DOUT [1]),
	.datae(gnd),
	.dataf(!\PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|content~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|content~15 .extended_lut = "off";
defparam \rom|content~15 .lut_mask = 64'h0800080000800080;
defparam \rom|content~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N36
cyclonev_lcell_comb \rom|content~6 (
// Equation(s):
// \rom|content~6_combout  = ( !\PC|DOUT[8]~DUPLICATE_q  & ( \rom|content~15_combout  & ( (!\PC|DOUT[5]~DUPLICATE_q  & (!\PC|DOUT [4] & (!\PC|DOUT[7]~DUPLICATE_q  & !\PC|DOUT[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC|DOUT[5]~DUPLICATE_q ),
	.datab(!\PC|DOUT [4]),
	.datac(!\PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\PC|DOUT[6]~DUPLICATE_q ),
	.datae(!\PC|DOUT[8]~DUPLICATE_q ),
	.dataf(!\rom|content~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|content~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|content~6 .extended_lut = "off";
defparam \rom|content~6 .lut_mask = 64'h0000000080000000;
defparam \rom|content~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N43
dffeas \PC|DOUT[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inc_PC|Add0~1_sumout ),
	.asdata(\rom|content~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidade_controle|mux_jmp~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[4] .is_wysiwyg = "true";
defparam \PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N45
cyclonev_lcell_comb \inc_PC|Add0~5 (
// Equation(s):
// \inc_PC|Add0~5_sumout  = SUM(( \PC|DOUT [5] ) + ( GND ) + ( \inc_PC|Add0~2  ))
// \inc_PC|Add0~6  = CARRY(( \PC|DOUT [5] ) + ( GND ) + ( \inc_PC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inc_PC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inc_PC|Add0~5_sumout ),
	.cout(\inc_PC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inc_PC|Add0~5 .extended_lut = "off";
defparam \inc_PC|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inc_PC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N47
dffeas \PC|DOUT[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inc_PC|Add0~5_sumout ),
	.asdata(\rom|content~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidade_controle|mux_jmp~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[5] .is_wysiwyg = "true";
defparam \PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N48
cyclonev_lcell_comb \inc_PC|Add0~9 (
// Equation(s):
// \inc_PC|Add0~9_sumout  = SUM(( \PC|DOUT [6] ) + ( GND ) + ( \inc_PC|Add0~6  ))
// \inc_PC|Add0~10  = CARRY(( \PC|DOUT [6] ) + ( GND ) + ( \inc_PC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inc_PC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inc_PC|Add0~9_sumout ),
	.cout(\inc_PC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inc_PC|Add0~9 .extended_lut = "off";
defparam \inc_PC|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inc_PC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N50
dffeas \PC|DOUT[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inc_PC|Add0~9_sumout ),
	.asdata(\rom|content~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidade_controle|mux_jmp~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[6] .is_wysiwyg = "true";
defparam \PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N53
dffeas \PC|DOUT[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inc_PC|Add0~13_sumout ),
	.asdata(\rom|content~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidade_controle|mux_jmp~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[7] .is_wysiwyg = "true";
defparam \PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N44
dffeas \PC|DOUT[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inc_PC|Add0~1_sumout ),
	.asdata(\rom|content~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidade_controle|mux_jmp~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N18
cyclonev_lcell_comb \rom|content~0 (
// Equation(s):
// \rom|content~0_combout  = ( !\PC|DOUT [8] & ( !\PC|DOUT [9] & ( (!\PC|DOUT [7] & (!\PC|DOUT [5] & (!\PC|DOUT [6] & !\PC|DOUT[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC|DOUT [7]),
	.datab(!\PC|DOUT [5]),
	.datac(!\PC|DOUT [6]),
	.datad(!\PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\PC|DOUT [8]),
	.dataf(!\PC|DOUT [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|content~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|content~0 .extended_lut = "off";
defparam \rom|content~0 .lut_mask = 64'h8000000000000000;
defparam \rom|content~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N42
cyclonev_lcell_comb \rom|content~9 (
// Equation(s):
// \rom|content~9_combout  = ( \PC|DOUT [0] & ( (!\PC|DOUT [2] & (!\PC|DOUT [3] & !\PC|DOUT [1])) ) ) # ( !\PC|DOUT [0] & ( (!\PC|DOUT [2] & !\PC|DOUT [3]) ) )

	.dataa(!\PC|DOUT [2]),
	.datab(gnd),
	.datac(!\PC|DOUT [3]),
	.datad(!\PC|DOUT [1]),
	.datae(gnd),
	.dataf(!\PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|content~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|content~9 .extended_lut = "off";
defparam \rom|content~9 .lut_mask = 64'hA0A0A0A0A000A000;
defparam \rom|content~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N30
cyclonev_lcell_comb \rom|content~10 (
// Equation(s):
// \rom|content~10_combout  = ( \rom|content~9_combout  & ( \rom|content~0_combout  ) )

	.dataa(gnd),
	.datab(!\rom|content~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom|content~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|content~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|content~10 .extended_lut = "off";
defparam \rom|content~10 .lut_mask = 64'h0000000033333333;
defparam \rom|content~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N34
dffeas \PC|DOUT[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inc_PC|Add0~29_sumout ),
	.asdata(\rom|content~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidade_controle|mux_jmp~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[1] .is_wysiwyg = "true";
defparam \PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N54
cyclonev_lcell_comb \rom|content~8 (
// Equation(s):
// \rom|content~8_combout  = ( \rom|content~0_combout  & ( (!\PC|DOUT [0] & (!\PC|DOUT [1] & (\PC|DOUT [2] & !\PC|DOUT [3]))) ) )

	.dataa(!\PC|DOUT [0]),
	.datab(!\PC|DOUT [1]),
	.datac(!\PC|DOUT [2]),
	.datad(!\PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\rom|content~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|content~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|content~8 .extended_lut = "off";
defparam \rom|content~8 .lut_mask = 64'h0000000008000800;
defparam \rom|content~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N31
dffeas \PC|DOUT[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inc_PC|Add0~25_sumout ),
	.asdata(\rom|content~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidade_controle|mux_jmp~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[0] .is_wysiwyg = "true";
defparam \PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N32
dffeas \PC|DOUT[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inc_PC|Add0~25_sumout ),
	.asdata(\rom|content~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidade_controle|mux_jmp~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N24
cyclonev_lcell_comb \unidade_controle|mux_jmp~0 (
// Equation(s):
// \unidade_controle|mux_jmp~0_combout  = ( \rom|content~0_combout  & ( (\PC|DOUT[2]~DUPLICATE_q  & (\PC|DOUT[0]~DUPLICATE_q  & (!\PC|DOUT [3] & !\PC|DOUT[1]~DUPLICATE_q ))) ) )

	.dataa(!\PC|DOUT[2]~DUPLICATE_q ),
	.datab(!\PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\PC|DOUT [3]),
	.datad(!\PC|DOUT[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rom|content~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidade_controle|mux_jmp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidade_controle|mux_jmp~0 .extended_lut = "off";
defparam \unidade_controle|mux_jmp~0 .lut_mask = 64'h0000000010001000;
defparam \unidade_controle|mux_jmp~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N6
cyclonev_lcell_comb \MUX_jump_component|outp[3]~0 (
// Equation(s):
// \MUX_jump_component|outp[3]~0_combout  = ( \inc_PC|Add0~37_sumout  & ( !\unidade_controle|mux_jmp~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\unidade_controle|mux_jmp~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inc_PC|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_jump_component|outp[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_jump_component|outp[3]~0 .extended_lut = "off";
defparam \MUX_jump_component|outp[3]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \MUX_jump_component|outp[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N29
dffeas \PC|DOUT[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_jump_component|outp[3]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[3] .is_wysiwyg = "true";
defparam \PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N6
cyclonev_lcell_comb \rom|content~11 (
// Equation(s):
// \rom|content~11_combout  = ( \PC|DOUT [0] & ( (!\PC|DOUT [3] & (!\PC|DOUT [2] & !\PC|DOUT [1])) ) ) # ( !\PC|DOUT [0] & ( (!\PC|DOUT [3] & (!\PC|DOUT [2] & \PC|DOUT [1])) ) )

	.dataa(!\PC|DOUT [3]),
	.datab(gnd),
	.datac(!\PC|DOUT [2]),
	.datad(!\PC|DOUT [1]),
	.datae(gnd),
	.dataf(!\PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|content~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|content~11 .extended_lut = "off";
defparam \rom|content~11 .lut_mask = 64'h00A000A0A000A000;
defparam \rom|content~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N42
cyclonev_lcell_comb \rom|content~12 (
// Equation(s):
// \rom|content~12_combout  = ( \rom|content~0_combout  & ( \rom|content~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rom|content~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom|content~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|content~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|content~12 .extended_lut = "off";
defparam \rom|content~12 .lut_mask = 64'h000000000F0F0F0F;
defparam \rom|content~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N37
dffeas \PC|DOUT[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inc_PC|Add0~33_sumout ),
	.asdata(\rom|content~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidade_controle|mux_jmp~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[2] .is_wysiwyg = "true";
defparam \PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N38
dffeas \PC|DOUT[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inc_PC|Add0~33_sumout ),
	.asdata(\rom|content~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidade_controle|mux_jmp~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N9
cyclonev_lcell_comb \rom|content~4 (
// Equation(s):
// \rom|content~4_combout  = ( \PC|DOUT[1]~DUPLICATE_q  & ( (!\PC|DOUT[2]~DUPLICATE_q  & (\PC|DOUT[0]~DUPLICATE_q  & !\PC|DOUT [3])) ) ) # ( !\PC|DOUT[1]~DUPLICATE_q  & ( (!\PC|DOUT [3] & (!\PC|DOUT[2]~DUPLICATE_q  $ (\PC|DOUT[0]~DUPLICATE_q ))) ) )

	.dataa(!\PC|DOUT[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|content~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|content~4 .extended_lut = "off";
defparam \rom|content~4 .lut_mask = 64'hA500A5000A000A00;
defparam \rom|content~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N15
cyclonev_lcell_comb \rom|content~3 (
// Equation(s):
// \rom|content~3_combout  = ( \PC|DOUT[1]~DUPLICATE_q  & ( (!\PC|DOUT[2]~DUPLICATE_q  & (\PC|DOUT[0]~DUPLICATE_q  & !\PC|DOUT [3])) ) ) # ( !\PC|DOUT[1]~DUPLICATE_q  & ( (!\PC|DOUT [3] & ((\PC|DOUT[0]~DUPLICATE_q ) # (\PC|DOUT[2]~DUPLICATE_q ))) ) )

	.dataa(!\PC|DOUT[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|content~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|content~3 .extended_lut = "off";
defparam \rom|content~3 .lut_mask = 64'h5F005F000A000A00;
defparam \rom|content~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N27
cyclonev_lcell_comb \rom|content~5 (
// Equation(s):
// \rom|content~5_combout  = ( \PC|DOUT[1]~DUPLICATE_q  & ( (!\PC|DOUT[2]~DUPLICATE_q  & (!\PC|DOUT[0]~DUPLICATE_q  & !\PC|DOUT [3])) ) ) # ( !\PC|DOUT[1]~DUPLICATE_q  & ( (!\PC|DOUT [3] & (!\PC|DOUT[2]~DUPLICATE_q  $ (!\PC|DOUT[0]~DUPLICATE_q ))) ) )

	.dataa(!\PC|DOUT[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|content~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|content~5 .extended_lut = "off";
defparam \rom|content~5 .lut_mask = 64'h5A005A00A000A000;
defparam \rom|content~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N15
cyclonev_lcell_comb \ula|outp[0]~0 (
// Equation(s):
// \ula|outp[0]~0_combout  = ( \rom|content~5_combout  & ( (\rom|content~0_combout  & ((!\rom|content~4_combout ) # (\rom|content~3_combout ))) ) ) # ( !\rom|content~5_combout  & ( (\rom|content~4_combout  & (\rom|content~0_combout  & !\rom|content~3_combout 
// )) ) )

	.dataa(!\rom|content~4_combout ),
	.datab(gnd),
	.datac(!\rom|content~0_combout ),
	.datad(!\rom|content~3_combout ),
	.datae(gnd),
	.dataf(!\rom|content~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|outp[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|outp[0]~0 .extended_lut = "off";
defparam \ula|outp[0]~0 .lut_mask = 64'h050005000A0F0A0F;
defparam \ula|outp[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N45
cyclonev_lcell_comb \rom|content~2 (
// Equation(s):
// \rom|content~2_combout  = ( \PC|DOUT [0] & ( (!\PC|DOUT [1] & !\PC|DOUT [3]) ) ) # ( !\PC|DOUT [0] & ( (!\PC|DOUT [3] & ((!\PC|DOUT [2]) # (!\PC|DOUT [1]))) ) )

	.dataa(!\PC|DOUT [2]),
	.datab(gnd),
	.datac(!\PC|DOUT [1]),
	.datad(!\PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|content~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|content~2 .extended_lut = "off";
defparam \rom|content~2 .lut_mask = 64'hFA00FA00F000F000;
defparam \rom|content~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N42
cyclonev_lcell_comb \rom|content~13 (
// Equation(s):
// \rom|content~13_combout  = ( \rom|content~2_combout  & ( \rom|content~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rom|content~2_combout ),
	.dataf(!\rom|content~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|content~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|content~13 .extended_lut = "off";
defparam \rom|content~13 .lut_mask = 64'h000000000000FFFF;
defparam \rom|content~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N12
cyclonev_lcell_comb \ula|outp[0]~2 (
// Equation(s):
// \ula|outp[0]~2_combout  = ( \rom|content~3_combout  & ( (!\rom|content~4_combout  & (\rom|content~0_combout  & \rom|content~5_combout )) ) ) # ( !\rom|content~3_combout  & ( (\rom|content~4_combout  & (\rom|content~0_combout  & !\rom|content~5_combout )) 
// ) )

	.dataa(gnd),
	.datab(!\rom|content~4_combout ),
	.datac(!\rom|content~0_combout ),
	.datad(!\rom|content~5_combout ),
	.datae(gnd),
	.dataf(!\rom|content~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|outp[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|outp[0]~2 .extended_lut = "off";
defparam \ula|outp[0]~2 .lut_mask = 64'h03000300000C000C;
defparam \ula|outp[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N27
cyclonev_lcell_comb \ula|outp[0]~3 (
// Equation(s):
// \ula|outp[0]~3_combout  = ( \rom|content~4_combout  & ( (!\rom|content~5_combout  & (\rom|content~0_combout  & !\rom|content~3_combout )) ) ) # ( !\rom|content~4_combout  & ( (\rom|content~5_combout  & \rom|content~0_combout ) ) )

	.dataa(!\rom|content~5_combout ),
	.datab(!\rom|content~0_combout ),
	.datac(!\rom|content~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom|content~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|outp[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|outp[0]~3 .extended_lut = "off";
defparam \ula|outp[0]~3 .lut_mask = 64'h1111111120202020;
defparam \ula|outp[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N21
cyclonev_lcell_comb \ula|outp[0]~1 (
// Equation(s):
// \ula|outp[0]~1_combout  = ( !\rom|content~4_combout  & ( (\rom|content~0_combout  & \rom|content~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rom|content~0_combout ),
	.datad(!\rom|content~5_combout ),
	.datae(gnd),
	.dataf(!\rom|content~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|outp[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|outp[0]~1 .extended_lut = "off";
defparam \ula|outp[0]~1 .lut_mask = 64'h000F000F00000000;
defparam \ula|outp[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N15
cyclonev_lcell_comb \unidade_controle|enableRX~0 (
// Equation(s):
// \unidade_controle|enableRX~0_combout  = ( \rom|content~5_combout  & ( (\rom|content~0_combout  & (\rom|content~2_combout  & ((\rom|content~4_combout ) # (\rom|content~3_combout )))) ) ) # ( !\rom|content~5_combout  & ( (\rom|content~0_combout  & 
// (\rom|content~2_combout  & ((!\rom|content~4_combout ) # (\rom|content~3_combout )))) ) )

	.dataa(!\rom|content~0_combout ),
	.datab(!\rom|content~3_combout ),
	.datac(!\rom|content~2_combout ),
	.datad(!\rom|content~4_combout ),
	.datae(gnd),
	.dataf(!\rom|content~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidade_controle|enableRX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidade_controle|enableRX~0 .extended_lut = "off";
defparam \unidade_controle|enableRX~0 .lut_mask = 64'h0501050101050105;
defparam \unidade_controle|enableRX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N9
cyclonev_lcell_comb \register_bank|registrador~85 (
// Equation(s):
// \register_bank|registrador~85_combout  = (!\unidade_controle|enableRX~0_combout  & (!\rom|content~7_combout  & !\rom|content~1_combout ))

	.dataa(!\unidade_controle|enableRX~0_combout ),
	.datab(gnd),
	.datac(!\rom|content~7_combout ),
	.datad(!\rom|content~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~85 .extended_lut = "off";
defparam \register_bank|registrador~85 .lut_mask = 64'hA000A000A000A000;
defparam \register_bank|registrador~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N50
dffeas \register_bank|registrador~14 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~14 .is_wysiwyg = "true";
defparam \register_bank|registrador~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N54
cyclonev_lcell_comb \register_bank|registrador~86 (
// Equation(s):
// \register_bank|registrador~86_combout  = ( !\unidade_controle|enableRX~0_combout  & ( (\rom|content~1_combout  & !\rom|content~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rom|content~1_combout ),
	.datad(!\rom|content~7_combout ),
	.datae(gnd),
	.dataf(!\unidade_controle|enableRX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~86 .extended_lut = "off";
defparam \register_bank|registrador~86 .lut_mask = 64'h0F000F0000000000;
defparam \register_bank|registrador~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N29
dffeas \register_bank|registrador~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~38 .is_wysiwyg = "true";
defparam \register_bank|registrador~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N18
cyclonev_lcell_comb \register_bank|registrador~93 (
// Equation(s):
// \register_bank|registrador~93_combout  = ( \register_bank|registrador~38_q  & ( (!\rom|content~0_combout  & (((\register_bank|registrador~14_q )))) # (\rom|content~0_combout  & ((!\rom|content~9_combout  & (!\rom|content~11_combout  & 
// \register_bank|registrador~14_q )) # (\rom|content~9_combout  & (\rom|content~11_combout )))) ) ) # ( !\register_bank|registrador~38_q  & ( (\register_bank|registrador~14_q  & ((!\rom|content~0_combout ) # ((!\rom|content~9_combout  & 
// !\rom|content~11_combout )))) ) )

	.dataa(!\rom|content~9_combout ),
	.datab(!\rom|content~11_combout ),
	.datac(!\register_bank|registrador~14_q ),
	.datad(!\rom|content~0_combout ),
	.datae(!\register_bank|registrador~38_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~93 .extended_lut = "off";
defparam \register_bank|registrador~93 .lut_mask = 64'h0F080F190F080F19;
defparam \register_bank|registrador~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N45
cyclonev_lcell_comb \ula|outp[2]~8 (
// Equation(s):
// \ula|outp[2]~8_combout  = ( \register_bank|registrador~93_combout  & ( (!\register_bank|registrador~78_combout  & (\ula|outp[0]~3_combout  & ((!\ula|outp[0]~1_combout ) # (\ula|outp[0]~2_combout )))) # (\register_bank|registrador~78_combout  & 
// (((!\ula|outp[0]~3_combout ) # (\ula|outp[0]~1_combout )))) ) ) # ( !\register_bank|registrador~93_combout  & ( (!\register_bank|registrador~78_combout  & (((\ula|outp[0]~3_combout  & !\ula|outp[0]~1_combout )))) # (\register_bank|registrador~78_combout  
// & ((!\ula|outp[0]~3_combout ) # ((\ula|outp[0]~2_combout  & \ula|outp[0]~1_combout )))) ) )

	.dataa(!\register_bank|registrador~78_combout ),
	.datab(!\ula|outp[0]~2_combout ),
	.datac(!\ula|outp[0]~3_combout ),
	.datad(!\ula|outp[0]~1_combout ),
	.datae(gnd),
	.dataf(!\register_bank|registrador~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|outp[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|outp[2]~8 .extended_lut = "off";
defparam \ula|outp[2]~8 .lut_mask = 64'h5A515A515A575A57;
defparam \ula|outp[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N12
cyclonev_lcell_comb \ula|outp[0]~12 (
// Equation(s):
// \ula|outp[0]~12_combout  = (\rom|content~0_combout  & (\rom|content~3_combout  & (!\rom|content~5_combout  & \rom|content~4_combout )))

	.dataa(!\rom|content~0_combout ),
	.datab(!\rom|content~3_combout ),
	.datac(!\rom|content~5_combout ),
	.datad(!\rom|content~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|outp[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|outp[0]~12 .extended_lut = "off";
defparam \ula|outp[0]~12 .lut_mask = 64'h0010001000100010;
defparam \ula|outp[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N0
cyclonev_lcell_comb \ula|Equal6~1 (
// Equation(s):
// \ula|Equal6~1_combout  = ( \rom|content~3_combout  & ( (!\rom|content~4_combout  & (\rom|content~0_combout  & !\rom|content~5_combout )) ) )

	.dataa(gnd),
	.datab(!\rom|content~4_combout ),
	.datac(!\rom|content~0_combout ),
	.datad(!\rom|content~5_combout ),
	.datae(gnd),
	.dataf(!\rom|content~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal6~1 .extended_lut = "off";
defparam \ula|Equal6~1 .lut_mask = 64'h000000000C000C00;
defparam \ula|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N33
cyclonev_lcell_comb \ula|Equal6~0 (
// Equation(s):
// \ula|Equal6~0_combout  = ( \rom|content~5_combout  & ( !\rom|content~0_combout  ) ) # ( !\rom|content~5_combout  & ( (!\rom|content~0_combout ) # ((!\rom|content~4_combout  & !\rom|content~3_combout )) ) )

	.dataa(!\rom|content~4_combout ),
	.datab(!\rom|content~0_combout ),
	.datac(!\rom|content~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom|content~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal6~0 .extended_lut = "off";
defparam \ula|Equal6~0 .lut_mask = 64'hECECECECCCCCCCCC;
defparam \ula|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N20
dffeas \register_bank|registrador~37DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_bank|registrador~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_bank|registrador~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~37DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~37DUPLICATE .is_wysiwyg = "true";
defparam \register_bank|registrador~37DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N32
dffeas \register_bank|registrador~13 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~13 .is_wysiwyg = "true";
defparam \register_bank|registrador~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N33
cyclonev_lcell_comb \register_bank|registrador~84 (
// Equation(s):
// \register_bank|registrador~84_combout  = ( \rom|content~9_combout  & ( \rom|content~0_combout  & ( (\register_bank|registrador~37DUPLICATE_q  & \rom|content~11_combout ) ) ) ) # ( !\rom|content~9_combout  & ( \rom|content~0_combout  & ( 
// (\register_bank|registrador~13_q  & !\rom|content~11_combout ) ) ) ) # ( \rom|content~9_combout  & ( !\rom|content~0_combout  & ( \register_bank|registrador~13_q  ) ) ) # ( !\rom|content~9_combout  & ( !\rom|content~0_combout  & ( 
// \register_bank|registrador~13_q  ) ) )

	.dataa(!\register_bank|registrador~37DUPLICATE_q ),
	.datab(gnd),
	.datac(!\register_bank|registrador~13_q ),
	.datad(!\rom|content~11_combout ),
	.datae(!\rom|content~9_combout ),
	.dataf(!\rom|content~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~84 .extended_lut = "off";
defparam \register_bank|registrador~84 .lut_mask = 64'h0F0F0F0F0F000055;
defparam \register_bank|registrador~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N33
cyclonev_lcell_comb \ula|outp[1]~4 (
// Equation(s):
// \ula|outp[1]~4_combout  = ( \ula|outp[0]~2_combout  & ( \register_bank|registrador~76_combout  & ( (!\ula|outp[0]~3_combout ) # (\ula|outp[0]~1_combout ) ) ) ) # ( !\ula|outp[0]~2_combout  & ( \register_bank|registrador~76_combout  & ( 
// (!\ula|outp[0]~3_combout ) # ((\register_bank|registrador~84_combout  & \ula|outp[0]~1_combout )) ) ) ) # ( \ula|outp[0]~2_combout  & ( !\register_bank|registrador~76_combout  & ( (\ula|outp[0]~3_combout  & ((!\ula|outp[0]~1_combout ) # 
// (\register_bank|registrador~84_combout ))) ) ) ) # ( !\ula|outp[0]~2_combout  & ( !\register_bank|registrador~76_combout  & ( (!\ula|outp[0]~1_combout  & \ula|outp[0]~3_combout ) ) ) )

	.dataa(!\register_bank|registrador~84_combout ),
	.datab(!\ula|outp[0]~1_combout ),
	.datac(!\ula|outp[0]~3_combout ),
	.datad(gnd),
	.datae(!\ula|outp[0]~2_combout ),
	.dataf(!\register_bank|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|outp[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|outp[1]~4 .extended_lut = "off";
defparam \ula|outp[1]~4 .lut_mask = 64'h0C0C0D0DF1F1F3F3;
defparam \ula|outp[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N35
dffeas \register_bank|registrador~12 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~12 .is_wysiwyg = "true";
defparam \register_bank|registrador~12 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N12
cyclonev_lcell_comb \register_bank|registrador~90 (
// Equation(s):
// \register_bank|registrador~90_combout  = ( \rom|content~11_combout  & ( (!\rom|content~0_combout  & \register_bank|registrador~12_q ) ) ) # ( !\rom|content~11_combout  & ( (\register_bank|registrador~12_q  & ((!\rom|content~0_combout ) # 
// (!\rom|content~9_combout ))) ) )

	.dataa(gnd),
	.datab(!\rom|content~0_combout ),
	.datac(!\register_bank|registrador~12_q ),
	.datad(!\rom|content~9_combout ),
	.datae(gnd),
	.dataf(!\rom|content~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~90 .extended_lut = "off";
defparam \register_bank|registrador~90 .lut_mask = 64'h0F0C0F0C0C0C0C0C;
defparam \register_bank|registrador~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N21
cyclonev_lcell_comb \register_bank|registrador~88 (
// Equation(s):
// \register_bank|registrador~88_combout  = ( \rom|content~7_combout  & ( (\rom|content~1_combout  & !\unidade_controle|enableRX~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rom|content~1_combout ),
	.datad(!\unidade_controle|enableRX~0_combout ),
	.datae(gnd),
	.dataf(!\rom|content~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~88 .extended_lut = "off";
defparam \register_bank|registrador~88 .lut_mask = 64'h000000000F000F00;
defparam \register_bank|registrador~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N28
dffeas \register_bank|registrador~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~68 .is_wysiwyg = "true";
defparam \register_bank|registrador~68 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N15
cyclonev_lcell_comb \decoder|Equal6~0 (
// Equation(s):
// \decoder|Equal6~0_combout  = ( !\rom|content~4_combout  & ( (\rom|content~5_combout  & (\rom|content~0_combout  & (\rom|content~3_combout  & \rom|content~2_combout ))) ) )

	.dataa(!\rom|content~5_combout ),
	.datab(!\rom|content~0_combout ),
	.datac(!\rom|content~3_combout ),
	.datad(!\rom|content~2_combout ),
	.datae(gnd),
	.dataf(!\rom|content~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decoder|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decoder|Equal6~0 .extended_lut = "off";
defparam \decoder|Equal6~0 .lut_mask = 64'h0001000100000000;
defparam \decoder|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N9
cyclonev_lcell_comb \unidade_controle|RY[0]~0 (
// Equation(s):
// \unidade_controle|RY[0]~0_combout  = ( \decoder|Equal6~0_combout  & ( \rom|content~1_combout  ) ) # ( !\decoder|Equal6~0_combout  & ( \rom|content~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rom|content~1_combout ),
	.datad(!\rom|content~6_combout ),
	.datae(gnd),
	.dataf(!\decoder|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidade_controle|RY[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidade_controle|RY[0]~0 .extended_lut = "off";
defparam \unidade_controle|RY[0]~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \unidade_controle|RY[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N0
cyclonev_lcell_comb \register_bank|registrador~87 (
// Equation(s):
// \register_bank|registrador~87_combout  = ( \rom|content~7_combout  & ( (!\rom|content~1_combout  & !\unidade_controle|enableRX~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rom|content~1_combout ),
	.datad(!\unidade_controle|enableRX~0_combout ),
	.datae(gnd),
	.dataf(!\rom|content~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~87 .extended_lut = "off";
defparam \register_bank|registrador~87 .lut_mask = 64'h00000000F000F000;
defparam \register_bank|registrador~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N2
dffeas \register_bank|registrador~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~44 .is_wysiwyg = "true";
defparam \register_bank|registrador~44 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N24
cyclonev_lcell_comb \unidade_controle|RY[2]~1 (
// Equation(s):
// \unidade_controle|RY[2]~1_combout  = ( \decoder|Equal6~0_combout  & ( \rom|content~7_combout  ) ) # ( !\decoder|Equal6~0_combout  & ( \rom|content~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rom|content~8_combout ),
	.datad(!\rom|content~7_combout ),
	.datae(gnd),
	.dataf(!\decoder|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidade_controle|RY[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidade_controle|RY[2]~1 .extended_lut = "off";
defparam \unidade_controle|RY[2]~1 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \unidade_controle|RY[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N0
cyclonev_lcell_comb \register_bank|registrador~79 (
// Equation(s):
// \register_bank|registrador~79_combout  = ( \register_bank|registrador~44_q  & ( \unidade_controle|RY[2]~1_combout  & ( (!\unidade_controle|RY[0]~0_combout ) # (\register_bank|registrador~68_q ) ) ) ) # ( !\register_bank|registrador~44_q  & ( 
// \unidade_controle|RY[2]~1_combout  & ( (\register_bank|registrador~68_q  & \unidade_controle|RY[0]~0_combout ) ) ) ) # ( \register_bank|registrador~44_q  & ( !\unidade_controle|RY[2]~1_combout  & ( (!\unidade_controle|RY[0]~0_combout  & 
// (\register_bank|registrador~12_q )) # (\unidade_controle|RY[0]~0_combout  & ((\register_bank|registrador~36_q ))) ) ) ) # ( !\register_bank|registrador~44_q  & ( !\unidade_controle|RY[2]~1_combout  & ( (!\unidade_controle|RY[0]~0_combout  & 
// (\register_bank|registrador~12_q )) # (\unidade_controle|RY[0]~0_combout  & ((\register_bank|registrador~36_q ))) ) ) )

	.dataa(!\register_bank|registrador~12_q ),
	.datab(!\register_bank|registrador~68_q ),
	.datac(!\register_bank|registrador~36_q ),
	.datad(!\unidade_controle|RY[0]~0_combout ),
	.datae(!\register_bank|registrador~44_q ),
	.dataf(!\unidade_controle|RY[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~79 .extended_lut = "off";
defparam \register_bank|registrador~79 .lut_mask = 64'h550F550F0033FF33;
defparam \register_bank|registrador~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N36
cyclonev_lcell_comb \ula|outp[0]~5 (
// Equation(s):
// \ula|outp[0]~5_combout  = ( \register_bank|registrador~90_combout  & ( \register_bank|registrador~79_combout  & ( (!\ula|outp[0]~1_combout  & \ula|outp[0]~3_combout ) ) ) ) # ( !\register_bank|registrador~90_combout  & ( 
// \register_bank|registrador~79_combout  & ( (\ula|outp[0]~3_combout  & ((!\ula|outp[0]~1_combout ) # ((!\register_bank|registrador~89_combout  & !\ula|outp[0]~2_combout )))) ) ) ) # ( \register_bank|registrador~90_combout  & ( 
// !\register_bank|registrador~79_combout  & ( (!\ula|outp[0]~2_combout  & ((!\ula|outp[0]~3_combout ) # (\ula|outp[0]~1_combout ))) ) ) ) # ( !\register_bank|registrador~90_combout  & ( !\register_bank|registrador~79_combout  & ( 
// (!\register_bank|registrador~89_combout  & (((!\ula|outp[0]~3_combout )) # (\ula|outp[0]~1_combout ))) # (\register_bank|registrador~89_combout  & (!\ula|outp[0]~2_combout  & ((!\ula|outp[0]~3_combout ) # (\ula|outp[0]~1_combout )))) ) ) )

	.dataa(!\register_bank|registrador~89_combout ),
	.datab(!\ula|outp[0]~1_combout ),
	.datac(!\ula|outp[0]~2_combout ),
	.datad(!\ula|outp[0]~3_combout ),
	.datae(!\register_bank|registrador~90_combout ),
	.dataf(!\register_bank|registrador~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|outp[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|outp[0]~5 .extended_lut = "off";
defparam \ula|outp[0]~5 .lut_mask = 64'hFA32F03000EC00CC;
defparam \ula|outp[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N30
cyclonev_lcell_comb \ula|Add0~34 (
// Equation(s):
// \ula|Add0~34_cout  = CARRY(( \ula|Equal6~1_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Equal6~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ula|Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~34 .extended_lut = "off";
defparam \ula|Add0~34 .lut_mask = 64'h0000000000000F0F;
defparam \ula|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N33
cyclonev_lcell_comb \ula|Add0~5 (
// Equation(s):
// \ula|Add0~5_sumout  = SUM(( \register_bank|registrador~79_combout  ) + ( (!\ula|Equal6~0_combout  & ((!\ula|Equal6~1_combout ) # ((!\register_bank|registrador~89_combout  & !\register_bank|registrador~90_combout )))) # (\ula|Equal6~0_combout  & 
// (((\register_bank|registrador~90_combout ) # (\register_bank|registrador~89_combout )))) ) + ( \ula|Add0~34_cout  ))
// \ula|Add0~6  = CARRY(( \register_bank|registrador~79_combout  ) + ( (!\ula|Equal6~0_combout  & ((!\ula|Equal6~1_combout ) # ((!\register_bank|registrador~89_combout  & !\register_bank|registrador~90_combout )))) # (\ula|Equal6~0_combout  & 
// (((\register_bank|registrador~90_combout ) # (\register_bank|registrador~89_combout )))) ) + ( \ula|Add0~34_cout  ))

	.dataa(!\ula|Equal6~1_combout ),
	.datab(!\ula|Equal6~0_combout ),
	.datac(!\register_bank|registrador~89_combout ),
	.datad(!\register_bank|registrador~79_combout ),
	.datae(gnd),
	.dataf(!\register_bank|registrador~90_combout ),
	.datag(gnd),
	.cin(\ula|Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~5_sumout ),
	.cout(\ula|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~5 .extended_lut = "off";
defparam \ula|Add0~5 .lut_mask = 64'h00003444000000FF;
defparam \ula|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N24
cyclonev_lcell_comb \MUX_ULA_mem_ime_component|outp[0]~3 (
// Equation(s):
// \MUX_ULA_mem_ime_component|outp[0]~3_combout  = ( \ula|Add0~5_sumout  & ( (!\rom|content~13_combout  & ((!\ula|outp[0]~0_combout ) # (!\ula|outp[0]~5_combout ))) ) ) # ( !\ula|Add0~5_sumout  & ( (\ula|outp[0]~0_combout  & (!\rom|content~13_combout  & 
// !\ula|outp[0]~5_combout )) ) )

	.dataa(!\ula|outp[0]~0_combout ),
	.datab(!\rom|content~13_combout ),
	.datac(!\ula|outp[0]~5_combout ),
	.datad(gnd),
	.datae(!\ula|Add0~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_ULA_mem_ime_component|outp[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_ULA_mem_ime_component|outp[0]~3 .extended_lut = "off";
defparam \MUX_ULA_mem_ime_component|outp[0]~3 .lut_mask = 64'h4040C8C84040C8C8;
defparam \MUX_ULA_mem_ime_component|outp[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N2
dffeas \register_bank|registrador~36 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~36 .is_wysiwyg = "true";
defparam \register_bank|registrador~36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N0
cyclonev_lcell_comb \register_bank|registrador~89 (
// Equation(s):
// \register_bank|registrador~89_combout  = ( \rom|content~9_combout  & ( (\rom|content~11_combout  & (\rom|content~0_combout  & \register_bank|registrador~36_q )) ) )

	.dataa(gnd),
	.datab(!\rom|content~11_combout ),
	.datac(!\rom|content~0_combout ),
	.datad(!\register_bank|registrador~36_q ),
	.datae(gnd),
	.dataf(!\rom|content~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~89 .extended_lut = "off";
defparam \register_bank|registrador~89 .lut_mask = 64'h0000000000030003;
defparam \register_bank|registrador~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N36
cyclonev_lcell_comb \ula|Add0~1 (
// Equation(s):
// \ula|Add0~1_sumout  = SUM(( \register_bank|registrador~76_combout  ) + ( (!\ula|Equal6~0_combout  & ((!\ula|Equal6~1_combout  & (!\ula|outp[0]~12_combout )) # (\ula|Equal6~1_combout  & ((!\register_bank|registrador~84_combout ))))) # 
// (\ula|Equal6~0_combout  & (((\register_bank|registrador~84_combout )))) ) + ( \ula|Add0~6  ))
// \ula|Add0~2  = CARRY(( \register_bank|registrador~76_combout  ) + ( (!\ula|Equal6~0_combout  & ((!\ula|Equal6~1_combout  & (!\ula|outp[0]~12_combout )) # (\ula|Equal6~1_combout  & ((!\register_bank|registrador~84_combout ))))) # (\ula|Equal6~0_combout  & 
// (((\register_bank|registrador~84_combout )))) ) + ( \ula|Add0~6  ))

	.dataa(!\ula|outp[0]~12_combout ),
	.datab(!\ula|Equal6~1_combout ),
	.datac(!\ula|Equal6~0_combout ),
	.datad(!\register_bank|registrador~76_combout ),
	.datae(gnd),
	.dataf(!\register_bank|registrador~84_combout ),
	.datag(gnd),
	.cin(\ula|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~1_sumout ),
	.cout(\ula|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~1 .extended_lut = "off";
defparam \ula|Add0~1 .lut_mask = 64'h00004F70000000FF;
defparam \ula|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N18
cyclonev_lcell_comb \MUX_ULA_mem_ime_component|outp[1]~0 (
// Equation(s):
// \MUX_ULA_mem_ime_component|outp[1]~0_combout  = ( \ula|Add0~1_sumout  & ( (!\rom|content~13_combout  & ((!\ula|outp[0]~0_combout ) # ((\ula|outp[1]~4_combout )))) # (\rom|content~13_combout  & (((\rom|content~8_combout )))) ) ) # ( !\ula|Add0~1_sumout  & 
// ( (!\rom|content~13_combout  & (\ula|outp[0]~0_combout  & (\ula|outp[1]~4_combout ))) # (\rom|content~13_combout  & (((\rom|content~8_combout )))) ) )

	.dataa(!\ula|outp[0]~0_combout ),
	.datab(!\rom|content~13_combout ),
	.datac(!\ula|outp[1]~4_combout ),
	.datad(!\rom|content~8_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_ULA_mem_ime_component|outp[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_ULA_mem_ime_component|outp[1]~0 .extended_lut = "off";
defparam \MUX_ULA_mem_ime_component|outp[1]~0 .lut_mask = 64'h043704378CBF8CBF;
defparam \MUX_ULA_mem_ime_component|outp[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N18
cyclonev_lcell_comb \register_bank|registrador~37feeder (
// Equation(s):
// \register_bank|registrador~37feeder_combout  = ( \MUX_ULA_mem_ime_component|outp[1]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX_ULA_mem_ime_component|outp[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~37feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~37feeder .extended_lut = "off";
defparam \register_bank|registrador~37feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register_bank|registrador~37feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N19
dffeas \register_bank|registrador~37 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_bank|registrador~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_bank|registrador~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~37 .is_wysiwyg = "true";
defparam \register_bank|registrador~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N19
dffeas \register_bank|registrador~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUX_ULA_mem_ime_component|outp[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_bank|registrador~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~69 .is_wysiwyg = "true";
defparam \register_bank|registrador~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N53
dffeas \register_bank|registrador~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~45 .is_wysiwyg = "true";
defparam \register_bank|registrador~45 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N51
cyclonev_lcell_comb \register_bank|registrador~76 (
// Equation(s):
// \register_bank|registrador~76_combout  = ( \register_bank|registrador~45_q  & ( \unidade_controle|RY[2]~1_combout  & ( (!\unidade_controle|RY[0]~0_combout ) # (\register_bank|registrador~69_q ) ) ) ) # ( !\register_bank|registrador~45_q  & ( 
// \unidade_controle|RY[2]~1_combout  & ( (\unidade_controle|RY[0]~0_combout  & \register_bank|registrador~69_q ) ) ) ) # ( \register_bank|registrador~45_q  & ( !\unidade_controle|RY[2]~1_combout  & ( (!\unidade_controle|RY[0]~0_combout  & 
// ((\register_bank|registrador~13_q ))) # (\unidade_controle|RY[0]~0_combout  & (\register_bank|registrador~37_q )) ) ) ) # ( !\register_bank|registrador~45_q  & ( !\unidade_controle|RY[2]~1_combout  & ( (!\unidade_controle|RY[0]~0_combout  & 
// ((\register_bank|registrador~13_q ))) # (\unidade_controle|RY[0]~0_combout  & (\register_bank|registrador~37_q )) ) ) )

	.dataa(!\register_bank|registrador~37_q ),
	.datab(!\register_bank|registrador~13_q ),
	.datac(!\unidade_controle|RY[0]~0_combout ),
	.datad(!\register_bank|registrador~69_q ),
	.datae(!\register_bank|registrador~45_q ),
	.dataf(!\unidade_controle|RY[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~76 .extended_lut = "off";
defparam \register_bank|registrador~76 .lut_mask = 64'h35353535000FF0FF;
defparam \register_bank|registrador~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N39
cyclonev_lcell_comb \ula|Add0~17 (
// Equation(s):
// \ula|Add0~17_sumout  = SUM(( \register_bank|registrador~78_combout  ) + ( (!\ula|Equal6~0_combout  & ((!\ula|Equal6~1_combout  & (!\ula|outp[0]~12_combout )) # (\ula|Equal6~1_combout  & ((!\register_bank|registrador~93_combout ))))) # 
// (\ula|Equal6~0_combout  & (((\register_bank|registrador~93_combout )))) ) + ( \ula|Add0~2  ))
// \ula|Add0~18  = CARRY(( \register_bank|registrador~78_combout  ) + ( (!\ula|Equal6~0_combout  & ((!\ula|Equal6~1_combout  & (!\ula|outp[0]~12_combout )) # (\ula|Equal6~1_combout  & ((!\register_bank|registrador~93_combout ))))) # (\ula|Equal6~0_combout  & 
// (((\register_bank|registrador~93_combout )))) ) + ( \ula|Add0~2  ))

	.dataa(!\ula|outp[0]~12_combout ),
	.datab(!\ula|Equal6~1_combout ),
	.datac(!\ula|Equal6~0_combout ),
	.datad(!\register_bank|registrador~78_combout ),
	.datae(gnd),
	.dataf(!\register_bank|registrador~93_combout ),
	.datag(gnd),
	.cin(\ula|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~17_sumout ),
	.cout(\ula|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~17 .extended_lut = "off";
defparam \ula|Add0~17 .lut_mask = 64'h00004F70000000FF;
defparam \ula|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N0
cyclonev_lcell_comb \MUX_ULA_mem_ime_component|outp[2]~2 (
// Equation(s):
// \MUX_ULA_mem_ime_component|outp[2]~2_combout  = ( \ula|Add0~17_sumout  & ( (!\rom|content~13_combout  & ((!\ula|outp[0]~0_combout ) # ((\ula|outp[2]~8_combout )))) # (\rom|content~13_combout  & (((\rom|content~10_combout )))) ) ) # ( !\ula|Add0~17_sumout  
// & ( (!\rom|content~13_combout  & (\ula|outp[0]~0_combout  & (\ula|outp[2]~8_combout ))) # (\rom|content~13_combout  & (((\rom|content~10_combout )))) ) )

	.dataa(!\ula|outp[0]~0_combout ),
	.datab(!\rom|content~13_combout ),
	.datac(!\ula|outp[2]~8_combout ),
	.datad(!\rom|content~10_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_ULA_mem_ime_component|outp[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_ULA_mem_ime_component|outp[2]~2 .extended_lut = "off";
defparam \MUX_ULA_mem_ime_component|outp[2]~2 .lut_mask = 64'h043704378CBF8CBF;
defparam \MUX_ULA_mem_ime_component|outp[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N1
dffeas \register_bank|registrador~70 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUX_ULA_mem_ime_component|outp[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_bank|registrador~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~70 .is_wysiwyg = "true";
defparam \register_bank|registrador~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N49
dffeas \register_bank|registrador~14DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~14DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~14DUPLICATE .is_wysiwyg = "true";
defparam \register_bank|registrador~14DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N20
dffeas \register_bank|registrador~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~46 .is_wysiwyg = "true";
defparam \register_bank|registrador~46 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N33
cyclonev_lcell_comb \register_bank|registrador~78 (
// Equation(s):
// \register_bank|registrador~78_combout  = ( \unidade_controle|RY[0]~0_combout  & ( \unidade_controle|RY[2]~1_combout  & ( \register_bank|registrador~70_q  ) ) ) # ( !\unidade_controle|RY[0]~0_combout  & ( \unidade_controle|RY[2]~1_combout  & ( 
// \register_bank|registrador~46_q  ) ) ) # ( \unidade_controle|RY[0]~0_combout  & ( !\unidade_controle|RY[2]~1_combout  & ( \register_bank|registrador~38_q  ) ) ) # ( !\unidade_controle|RY[0]~0_combout  & ( !\unidade_controle|RY[2]~1_combout  & ( 
// \register_bank|registrador~14DUPLICATE_q  ) ) )

	.dataa(!\register_bank|registrador~70_q ),
	.datab(!\register_bank|registrador~14DUPLICATE_q ),
	.datac(!\register_bank|registrador~46_q ),
	.datad(!\register_bank|registrador~38_q ),
	.datae(!\unidade_controle|RY[0]~0_combout ),
	.dataf(!\unidade_controle|RY[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~78 .extended_lut = "off";
defparam \register_bank|registrador~78 .lut_mask = 64'h333300FF0F0F5555;
defparam \register_bank|registrador~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N32
dffeas \register_bank|registrador~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~39 .is_wysiwyg = "true";
defparam \register_bank|registrador~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N51
cyclonev_lcell_comb \register_bank|registrador~94 (
// Equation(s):
// \register_bank|registrador~94_combout  = ( \register_bank|registrador~15_q  & ( \register_bank|registrador~39_q  & ( (!\rom|content~0_combout ) # (!\rom|content~11_combout  $ (\rom|content~9_combout )) ) ) ) # ( !\register_bank|registrador~15_q  & ( 
// \register_bank|registrador~39_q  & ( (\rom|content~11_combout  & (\rom|content~0_combout  & \rom|content~9_combout )) ) ) ) # ( \register_bank|registrador~15_q  & ( !\register_bank|registrador~39_q  & ( (!\rom|content~0_combout ) # 
// ((!\rom|content~11_combout  & !\rom|content~9_combout )) ) ) )

	.dataa(gnd),
	.datab(!\rom|content~11_combout ),
	.datac(!\rom|content~0_combout ),
	.datad(!\rom|content~9_combout ),
	.datae(!\register_bank|registrador~15_q ),
	.dataf(!\register_bank|registrador~39_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~94 .extended_lut = "off";
defparam \register_bank|registrador~94 .lut_mask = 64'h0000FCF00003FCF3;
defparam \register_bank|registrador~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N12
cyclonev_lcell_comb \ula|outp[3]~9 (
// Equation(s):
// \ula|outp[3]~9_combout  = ( \register_bank|registrador~77_combout  & ( (!\ula|outp[0]~3_combout ) # ((\ula|outp[0]~1_combout  & ((\register_bank|registrador~94_combout ) # (\ula|outp[0]~2_combout )))) ) ) # ( !\register_bank|registrador~77_combout  & ( 
// (\ula|outp[0]~3_combout  & ((!\ula|outp[0]~1_combout ) # ((\ula|outp[0]~2_combout  & \register_bank|registrador~94_combout )))) ) )

	.dataa(!\ula|outp[0]~1_combout ),
	.datab(!\ula|outp[0]~3_combout ),
	.datac(!\ula|outp[0]~2_combout ),
	.datad(!\register_bank|registrador~94_combout ),
	.datae(gnd),
	.dataf(!\register_bank|registrador~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|outp[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|outp[3]~9 .extended_lut = "off";
defparam \ula|outp[3]~9 .lut_mask = 64'h22232223CDDDCDDD;
defparam \ula|outp[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N42
cyclonev_lcell_comb \ula|Add0~21 (
// Equation(s):
// \ula|Add0~21_sumout  = SUM(( \register_bank|registrador~77_combout  ) + ( (!\ula|Equal6~0_combout  & ((!\ula|Equal6~1_combout  & (!\ula|outp[0]~12_combout )) # (\ula|Equal6~1_combout  & ((!\register_bank|registrador~94_combout ))))) # 
// (\ula|Equal6~0_combout  & (((\register_bank|registrador~94_combout )))) ) + ( \ula|Add0~18  ))
// \ula|Add0~22  = CARRY(( \register_bank|registrador~77_combout  ) + ( (!\ula|Equal6~0_combout  & ((!\ula|Equal6~1_combout  & (!\ula|outp[0]~12_combout )) # (\ula|Equal6~1_combout  & ((!\register_bank|registrador~94_combout ))))) # (\ula|Equal6~0_combout  & 
// (((\register_bank|registrador~94_combout )))) ) + ( \ula|Add0~18  ))

	.dataa(!\ula|outp[0]~12_combout ),
	.datab(!\ula|Equal6~0_combout ),
	.datac(!\ula|Equal6~1_combout ),
	.datad(!\register_bank|registrador~77_combout ),
	.datae(gnd),
	.dataf(!\register_bank|registrador~94_combout ),
	.datag(gnd),
	.cin(\ula|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~21_sumout ),
	.cout(\ula|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~21 .extended_lut = "off";
defparam \ula|Add0~21 .lut_mask = 64'h0000734C000000FF;
defparam \ula|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N3
cyclonev_lcell_comb \MUX_ULA_mem_ime_component|outp[3]~1 (
// Equation(s):
// \MUX_ULA_mem_ime_component|outp[3]~1_combout  = ( \ula|Add0~21_sumout  & ( (!\rom|content~13_combout  & ((!\ula|outp[0]~0_combout ) # ((\ula|outp[3]~9_combout )))) # (\rom|content~13_combout  & (((\rom|content~12_combout )))) ) ) # ( !\ula|Add0~21_sumout  
// & ( (!\rom|content~13_combout  & (\ula|outp[0]~0_combout  & (\ula|outp[3]~9_combout ))) # (\rom|content~13_combout  & (((\rom|content~12_combout )))) ) )

	.dataa(!\ula|outp[0]~0_combout ),
	.datab(!\rom|content~13_combout ),
	.datac(!\ula|outp[3]~9_combout ),
	.datad(!\rom|content~12_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_ULA_mem_ime_component|outp[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_ULA_mem_ime_component|outp[3]~1 .extended_lut = "off";
defparam \MUX_ULA_mem_ime_component|outp[3]~1 .lut_mask = 64'h043704378CBF8CBF;
defparam \MUX_ULA_mem_ime_component|outp[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N53
dffeas \register_bank|registrador~15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~15 .is_wysiwyg = "true";
defparam \register_bank|registrador~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N4
dffeas \register_bank|registrador~71 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUX_ULA_mem_ime_component|outp[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_bank|registrador~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~71 .is_wysiwyg = "true";
defparam \register_bank|registrador~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N44
dffeas \register_bank|registrador~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~47 .is_wysiwyg = "true";
defparam \register_bank|registrador~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N42
cyclonev_lcell_comb \register_bank|registrador~77 (
// Equation(s):
// \register_bank|registrador~77_combout  = ( \register_bank|registrador~47_q  & ( \unidade_controle|RY[2]~1_combout  & ( (!\unidade_controle|RY[0]~0_combout ) # (\register_bank|registrador~71_q ) ) ) ) # ( !\register_bank|registrador~47_q  & ( 
// \unidade_controle|RY[2]~1_combout  & ( (\register_bank|registrador~71_q  & \unidade_controle|RY[0]~0_combout ) ) ) ) # ( \register_bank|registrador~47_q  & ( !\unidade_controle|RY[2]~1_combout  & ( (!\unidade_controle|RY[0]~0_combout  & 
// (\register_bank|registrador~15_q )) # (\unidade_controle|RY[0]~0_combout  & ((\register_bank|registrador~39_q ))) ) ) ) # ( !\register_bank|registrador~47_q  & ( !\unidade_controle|RY[2]~1_combout  & ( (!\unidade_controle|RY[0]~0_combout  & 
// (\register_bank|registrador~15_q )) # (\unidade_controle|RY[0]~0_combout  & ((\register_bank|registrador~39_q ))) ) ) )

	.dataa(!\register_bank|registrador~15_q ),
	.datab(!\register_bank|registrador~71_q ),
	.datac(!\unidade_controle|RY[0]~0_combout ),
	.datad(!\register_bank|registrador~39_q ),
	.datae(!\register_bank|registrador~47_q ),
	.dataf(!\unidade_controle|RY[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~77 .extended_lut = "off";
defparam \register_bank|registrador~77 .lut_mask = 64'h505F505F0303F3F3;
defparam \register_bank|registrador~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N48
cyclonev_lcell_comb \conversorhex0|rascSaida7seg[0]~0 (
// Equation(s):
// \conversorhex0|rascSaida7seg[0]~0_combout  = ( \register_bank|registrador~77_combout  & ( \register_bank|registrador~79_combout  & ( !\register_bank|registrador~78_combout  $ (!\register_bank|registrador~76_combout ) ) ) ) # ( 
// !\register_bank|registrador~77_combout  & ( \register_bank|registrador~79_combout  & ( (!\register_bank|registrador~78_combout  & !\register_bank|registrador~76_combout ) ) ) ) # ( !\register_bank|registrador~77_combout  & ( 
// !\register_bank|registrador~79_combout  & ( (\register_bank|registrador~78_combout  & !\register_bank|registrador~76_combout ) ) ) )

	.dataa(!\register_bank|registrador~78_combout ),
	.datab(gnd),
	.datac(!\register_bank|registrador~76_combout ),
	.datad(gnd),
	.datae(!\register_bank|registrador~77_combout ),
	.dataf(!\register_bank|registrador~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conversorhex0|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conversorhex0|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \conversorhex0|rascSaida7seg[0]~0 .lut_mask = 64'h50500000A0A05A5A;
defparam \conversorhex0|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N27
cyclonev_lcell_comb \decoder|HEX0 (
// Equation(s):
// \decoder|HEX0~combout  = ( \decoder|Equal6~0_combout  & ( (!\rom|content~10_combout  & (!\rom|content~12_combout  & (\rom|content~8_combout  & \rom|content~6_combout ))) ) )

	.dataa(!\rom|content~10_combout ),
	.datab(!\rom|content~12_combout ),
	.datac(!\rom|content~8_combout ),
	.datad(!\rom|content~6_combout ),
	.datae(gnd),
	.dataf(!\decoder|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decoder|HEX0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decoder|HEX0 .extended_lut = "off";
defparam \decoder|HEX0 .lut_mask = 64'h0000000000080008;
defparam \decoder|HEX0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N49
dffeas \register_hex0|DOUT[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\conversorhex0|rascSaida7seg[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decoder|HEX0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_hex0|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_hex0|DOUT[0] .is_wysiwyg = "true";
defparam \register_hex0|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N9
cyclonev_lcell_comb \conversorhex0|rascSaida7seg[1]~1 (
// Equation(s):
// \conversorhex0|rascSaida7seg[1]~1_combout  = ( \register_bank|registrador~76_combout  & ( (!\register_bank|registrador~79_combout  & (\register_bank|registrador~78_combout )) # (\register_bank|registrador~79_combout  & 
// ((\register_bank|registrador~77_combout ))) ) ) # ( !\register_bank|registrador~76_combout  & ( (\register_bank|registrador~78_combout  & (!\register_bank|registrador~79_combout  $ (!\register_bank|registrador~77_combout ))) ) )

	.dataa(!\register_bank|registrador~78_combout ),
	.datab(gnd),
	.datac(!\register_bank|registrador~79_combout ),
	.datad(!\register_bank|registrador~77_combout ),
	.datae(gnd),
	.dataf(!\register_bank|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conversorhex0|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conversorhex0|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \conversorhex0|rascSaida7seg[1]~1 .lut_mask = 64'h05500550505F505F;
defparam \conversorhex0|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N10
dffeas \register_hex0|DOUT[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\conversorhex0|rascSaida7seg[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decoder|HEX0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_hex0|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_hex0|DOUT[1] .is_wysiwyg = "true";
defparam \register_hex0|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N6
cyclonev_lcell_comb \conversorhex0|rascSaida7seg[2]~2 (
// Equation(s):
// \conversorhex0|rascSaida7seg[2]~2_combout  = ( \register_bank|registrador~79_combout  & ( (\register_bank|registrador~78_combout  & (\register_bank|registrador~76_combout  & \register_bank|registrador~77_combout )) ) ) # ( 
// !\register_bank|registrador~79_combout  & ( (!\register_bank|registrador~78_combout  & (\register_bank|registrador~76_combout  & !\register_bank|registrador~77_combout )) # (\register_bank|registrador~78_combout  & ((\register_bank|registrador~77_combout 
// ))) ) )

	.dataa(!\register_bank|registrador~78_combout ),
	.datab(gnd),
	.datac(!\register_bank|registrador~76_combout ),
	.datad(!\register_bank|registrador~77_combout ),
	.datae(gnd),
	.dataf(!\register_bank|registrador~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conversorhex0|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conversorhex0|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \conversorhex0|rascSaida7seg[2]~2 .lut_mask = 64'h0A550A5500050005;
defparam \conversorhex0|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N7
dffeas \register_hex0|DOUT[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\conversorhex0|rascSaida7seg[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decoder|HEX0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_hex0|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register_hex0|DOUT[2] .is_wysiwyg = "true";
defparam \register_hex0|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N12
cyclonev_lcell_comb \conversorhex0|rascSaida7seg[3]~3 (
// Equation(s):
// \conversorhex0|rascSaida7seg[3]~3_combout  = ( \register_bank|registrador~79_combout  & ( (!\register_bank|registrador~78_combout  & (!\register_bank|registrador~76_combout  & !\register_bank|registrador~77_combout )) # 
// (\register_bank|registrador~78_combout  & (\register_bank|registrador~76_combout )) ) ) # ( !\register_bank|registrador~79_combout  & ( (!\register_bank|registrador~78_combout  & (\register_bank|registrador~76_combout  & 
// \register_bank|registrador~77_combout )) # (\register_bank|registrador~78_combout  & (!\register_bank|registrador~76_combout  & !\register_bank|registrador~77_combout )) ) )

	.dataa(gnd),
	.datab(!\register_bank|registrador~78_combout ),
	.datac(!\register_bank|registrador~76_combout ),
	.datad(!\register_bank|registrador~77_combout ),
	.datae(gnd),
	.dataf(!\register_bank|registrador~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conversorhex0|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conversorhex0|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \conversorhex0|rascSaida7seg[3]~3 .lut_mask = 64'h300C300CC303C303;
defparam \conversorhex0|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N13
dffeas \register_hex0|DOUT[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\conversorhex0|rascSaida7seg[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decoder|HEX0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_hex0|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_hex0|DOUT[3] .is_wysiwyg = "true";
defparam \register_hex0|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N57
cyclonev_lcell_comb \conversorhex0|rascSaida7seg[4]~4 (
// Equation(s):
// \conversorhex0|rascSaida7seg[4]~4_combout  = ( \register_bank|registrador~76_combout  & ( (\register_bank|registrador~79_combout  & !\register_bank|registrador~77_combout ) ) ) # ( !\register_bank|registrador~76_combout  & ( 
// (!\register_bank|registrador~78_combout  & (\register_bank|registrador~79_combout )) # (\register_bank|registrador~78_combout  & ((!\register_bank|registrador~77_combout ))) ) )

	.dataa(!\register_bank|registrador~78_combout ),
	.datab(gnd),
	.datac(!\register_bank|registrador~79_combout ),
	.datad(!\register_bank|registrador~77_combout ),
	.datae(gnd),
	.dataf(!\register_bank|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conversorhex0|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conversorhex0|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \conversorhex0|rascSaida7seg[4]~4 .lut_mask = 64'h5F0A5F0A0F000F00;
defparam \conversorhex0|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N58
dffeas \register_hex0|DOUT[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\conversorhex0|rascSaida7seg[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decoder|HEX0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_hex0|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_hex0|DOUT[4] .is_wysiwyg = "true";
defparam \register_hex0|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N54
cyclonev_lcell_comb \conversorhex0|rascSaida7seg[5]~5 (
// Equation(s):
// \conversorhex0|rascSaida7seg[5]~5_combout  = ( \register_bank|registrador~79_combout  & ( !\register_bank|registrador~77_combout  $ (((\register_bank|registrador~78_combout  & !\register_bank|registrador~76_combout ))) ) ) # ( 
// !\register_bank|registrador~79_combout  & ( (!\register_bank|registrador~78_combout  & (\register_bank|registrador~76_combout  & !\register_bank|registrador~77_combout )) ) )

	.dataa(!\register_bank|registrador~78_combout ),
	.datab(gnd),
	.datac(!\register_bank|registrador~76_combout ),
	.datad(!\register_bank|registrador~77_combout ),
	.datae(gnd),
	.dataf(!\register_bank|registrador~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conversorhex0|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conversorhex0|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \conversorhex0|rascSaida7seg[5]~5 .lut_mask = 64'h0A000A00AF50AF50;
defparam \conversorhex0|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N55
dffeas \register_hex0|DOUT[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\conversorhex0|rascSaida7seg[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decoder|HEX0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_hex0|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \register_hex0|DOUT[5] .is_wysiwyg = "true";
defparam \register_hex0|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N27
cyclonev_lcell_comb \conversorhex0|rascSaida7seg[6]~6 (
// Equation(s):
// \conversorhex0|rascSaida7seg[6]~6_combout  = ( !\register_bank|registrador~77_combout  & ( \register_bank|registrador~79_combout  & ( !\register_bank|registrador~78_combout  $ (\register_bank|registrador~76_combout ) ) ) ) # ( 
// \register_bank|registrador~77_combout  & ( !\register_bank|registrador~79_combout  & ( (\register_bank|registrador~78_combout  & !\register_bank|registrador~76_combout ) ) ) ) # ( !\register_bank|registrador~77_combout  & ( 
// !\register_bank|registrador~79_combout  & ( (!\register_bank|registrador~78_combout  & !\register_bank|registrador~76_combout ) ) ) )

	.dataa(!\register_bank|registrador~78_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\register_bank|registrador~76_combout ),
	.datae(!\register_bank|registrador~77_combout ),
	.dataf(!\register_bank|registrador~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conversorhex0|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conversorhex0|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \conversorhex0|rascSaida7seg[6]~6 .lut_mask = 64'hAA005500AA550000;
defparam \conversorhex0|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N28
dffeas \register_hex0|DOUT[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\conversorhex0|rascSaida7seg[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decoder|HEX0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_hex0|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \register_hex0|DOUT[6] .is_wysiwyg = "true";
defparam \register_hex0|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N41
dffeas \register_bank|registrador~18 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~18 .is_wysiwyg = "true";
defparam \register_bank|registrador~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N26
dffeas \register_bank|registrador~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~42 .is_wysiwyg = "true";
defparam \register_bank|registrador~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N24
cyclonev_lcell_comb \register_bank|registrador~95 (
// Equation(s):
// \register_bank|registrador~95_combout  = (!\rom|content~10_combout  & (!\rom|content~12_combout  & (\register_bank|registrador~18_q ))) # (\rom|content~10_combout  & (\rom|content~12_combout  & ((\register_bank|registrador~42_q ))))

	.dataa(!\rom|content~10_combout ),
	.datab(!\rom|content~12_combout ),
	.datac(!\register_bank|registrador~18_q ),
	.datad(!\register_bank|registrador~42_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~95 .extended_lut = "off";
defparam \register_bank|registrador~95 .lut_mask = 64'h0819081908190819;
defparam \register_bank|registrador~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N39
cyclonev_lcell_comb \ula|outp[6]~10 (
// Equation(s):
// \ula|outp[6]~10_combout  = ( \ula|outp[0]~3_combout  & ( \register_bank|registrador~82_combout  & ( (\ula|outp[0]~1_combout  & ((\register_bank|registrador~95_combout ) # (\ula|outp[0]~2_combout ))) ) ) ) # ( !\ula|outp[0]~3_combout  & ( 
// \register_bank|registrador~82_combout  ) ) # ( \ula|outp[0]~3_combout  & ( !\register_bank|registrador~82_combout  & ( (!\ula|outp[0]~1_combout ) # ((\ula|outp[0]~2_combout  & \register_bank|registrador~95_combout )) ) ) )

	.dataa(!\ula|outp[0]~1_combout ),
	.datab(!\ula|outp[0]~2_combout ),
	.datac(!\register_bank|registrador~95_combout ),
	.datad(gnd),
	.datae(!\ula|outp[0]~3_combout ),
	.dataf(!\register_bank|registrador~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|outp[6]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|outp[6]~10 .extended_lut = "off";
defparam \ula|outp[6]~10 .lut_mask = 64'h0000ABABFFFF1515;
defparam \ula|outp[6]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N17
dffeas \register_bank|registrador~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[5]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~41 .is_wysiwyg = "true";
defparam \register_bank|registrador~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N57
cyclonev_lcell_comb \register_bank|registrador~92 (
// Equation(s):
// \register_bank|registrador~92_combout  = ( \rom|content~9_combout  & ( (!\rom|content~0_combout  & (((\register_bank|registrador~17_q )))) # (\rom|content~0_combout  & (\register_bank|registrador~41_q  & (\rom|content~11_combout ))) ) ) # ( 
// !\rom|content~9_combout  & ( (\register_bank|registrador~17_q  & ((!\rom|content~11_combout ) # (!\rom|content~0_combout ))) ) )

	.dataa(!\register_bank|registrador~41_q ),
	.datab(!\rom|content~11_combout ),
	.datac(!\rom|content~0_combout ),
	.datad(!\register_bank|registrador~17_q ),
	.datae(gnd),
	.dataf(!\rom|content~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~92 .extended_lut = "off";
defparam \register_bank|registrador~92 .lut_mask = 64'h00FC00FC01F101F1;
defparam \register_bank|registrador~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N15
cyclonev_lcell_comb \ula|outp[5]~7 (
// Equation(s):
// \ula|outp[5]~7_combout  = ( \ula|outp[0]~2_combout  & ( (!\ula|outp[0]~1_combout  & (!\ula|outp[0]~3_combout  $ (((!\register_bank|registrador~80_combout ))))) # (\ula|outp[0]~1_combout  & (((\ula|outp[0]~3_combout  & \register_bank|registrador~92_combout 
// )) # (\register_bank|registrador~80_combout ))) ) ) # ( !\ula|outp[0]~2_combout  & ( (!\ula|outp[0]~1_combout  & (!\ula|outp[0]~3_combout  $ (((!\register_bank|registrador~80_combout ))))) # (\ula|outp[0]~1_combout  & 
// (\register_bank|registrador~80_combout  & ((!\ula|outp[0]~3_combout ) # (\register_bank|registrador~92_combout )))) ) )

	.dataa(!\ula|outp[0]~1_combout ),
	.datab(!\ula|outp[0]~3_combout ),
	.datac(!\register_bank|registrador~92_combout ),
	.datad(!\register_bank|registrador~80_combout ),
	.datae(gnd),
	.dataf(!\ula|outp[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|outp[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|outp[5]~7 .extended_lut = "off";
defparam \ula|outp[5]~7 .lut_mask = 64'h22CD22CD23DD23DD;
defparam \ula|outp[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N34
dffeas \register_bank|registrador~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~40 .is_wysiwyg = "true";
defparam \register_bank|registrador~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N3
cyclonev_lcell_comb \register_bank|registrador~91 (
// Equation(s):
// \register_bank|registrador~91_combout  = ( \rom|content~0_combout  & ( (!\rom|content~9_combout  & (!\rom|content~11_combout  & (\register_bank|registrador~16_q ))) # (\rom|content~9_combout  & (\rom|content~11_combout  & ((\register_bank|registrador~40_q 
// )))) ) ) # ( !\rom|content~0_combout  & ( \register_bank|registrador~16_q  ) )

	.dataa(!\rom|content~9_combout ),
	.datab(!\rom|content~11_combout ),
	.datac(!\register_bank|registrador~16_q ),
	.datad(!\register_bank|registrador~40_q ),
	.datae(gnd),
	.dataf(!\rom|content~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~91 .extended_lut = "off";
defparam \register_bank|registrador~91 .lut_mask = 64'h0F0F0F0F08190819;
defparam \register_bank|registrador~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N3
cyclonev_lcell_comb \ula|outp[4]~6 (
// Equation(s):
// \ula|outp[4]~6_combout  = ( \register_bank|registrador~83_combout  & ( (!\ula|outp[0]~3_combout ) # ((\ula|outp[0]~1_combout  & ((\register_bank|registrador~91_combout ) # (\ula|outp[0]~2_combout )))) ) ) # ( !\register_bank|registrador~83_combout  & ( 
// (\ula|outp[0]~3_combout  & ((!\ula|outp[0]~1_combout ) # ((\ula|outp[0]~2_combout  & \register_bank|registrador~91_combout )))) ) )

	.dataa(!\ula|outp[0]~1_combout ),
	.datab(!\ula|outp[0]~2_combout ),
	.datac(!\ula|outp[0]~3_combout ),
	.datad(!\register_bank|registrador~91_combout ),
	.datae(gnd),
	.dataf(!\register_bank|registrador~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|outp[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|outp[4]~6 .extended_lut = "off";
defparam \ula|outp[4]~6 .lut_mask = 64'h0A0B0A0BF1F5F1F5;
defparam \ula|outp[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N45
cyclonev_lcell_comb \ula|Add0~9 (
// Equation(s):
// \ula|Add0~9_sumout  = SUM(( \register_bank|registrador~83_combout  ) + ( (!\ula|Equal6~0_combout  & ((!\ula|Equal6~1_combout  & (!\ula|outp[0]~12_combout )) # (\ula|Equal6~1_combout  & ((!\register_bank|registrador~91_combout ))))) # 
// (\ula|Equal6~0_combout  & (((\register_bank|registrador~91_combout )))) ) + ( \ula|Add0~22  ))
// \ula|Add0~10  = CARRY(( \register_bank|registrador~83_combout  ) + ( (!\ula|Equal6~0_combout  & ((!\ula|Equal6~1_combout  & (!\ula|outp[0]~12_combout )) # (\ula|Equal6~1_combout  & ((!\register_bank|registrador~91_combout ))))) # (\ula|Equal6~0_combout  & 
// (((\register_bank|registrador~91_combout )))) ) + ( \ula|Add0~22  ))

	.dataa(!\ula|outp[0]~12_combout ),
	.datab(!\ula|Equal6~0_combout ),
	.datac(!\ula|Equal6~1_combout ),
	.datad(!\register_bank|registrador~83_combout ),
	.datae(gnd),
	.dataf(!\register_bank|registrador~91_combout ),
	.datag(gnd),
	.cin(\ula|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~9_sumout ),
	.cout(\ula|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~9 .extended_lut = "off";
defparam \ula|Add0~9 .lut_mask = 64'h0000734C000000FF;
defparam \ula|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N9
cyclonev_lcell_comb \MUX_ULA_mem_ime_component|outp[4]~7 (
// Equation(s):
// \MUX_ULA_mem_ime_component|outp[4]~7_combout  = ( \ula|outp[0]~0_combout  & ( (\ula|outp[4]~6_combout  & !\rom|content~13_combout ) ) ) # ( !\ula|outp[0]~0_combout  & ( (!\rom|content~13_combout  & \ula|Add0~9_sumout ) ) )

	.dataa(!\ula|outp[4]~6_combout ),
	.datab(gnd),
	.datac(!\rom|content~13_combout ),
	.datad(!\ula|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\ula|outp[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_ULA_mem_ime_component|outp[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_ULA_mem_ime_component|outp[4]~7 .extended_lut = "off";
defparam \MUX_ULA_mem_ime_component|outp[4]~7 .lut_mask = 64'h00F000F050505050;
defparam \MUX_ULA_mem_ime_component|outp[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N37
dffeas \register_bank|registrador~16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~16 .is_wysiwyg = "true";
defparam \register_bank|registrador~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N10
dffeas \register_bank|registrador~72 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUX_ULA_mem_ime_component|outp[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_bank|registrador~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~72 .is_wysiwyg = "true";
defparam \register_bank|registrador~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N50
dffeas \register_bank|registrador~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~48 .is_wysiwyg = "true";
defparam \register_bank|registrador~48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N48
cyclonev_lcell_comb \register_bank|registrador~83 (
// Equation(s):
// \register_bank|registrador~83_combout  = ( \register_bank|registrador~48_q  & ( \unidade_controle|RY[2]~1_combout  & ( (!\unidade_controle|RY[0]~0_combout ) # (\register_bank|registrador~72_q ) ) ) ) # ( !\register_bank|registrador~48_q  & ( 
// \unidade_controle|RY[2]~1_combout  & ( (\unidade_controle|RY[0]~0_combout  & \register_bank|registrador~72_q ) ) ) ) # ( \register_bank|registrador~48_q  & ( !\unidade_controle|RY[2]~1_combout  & ( (!\unidade_controle|RY[0]~0_combout  & 
// (\register_bank|registrador~16_q )) # (\unidade_controle|RY[0]~0_combout  & ((\register_bank|registrador~40_q ))) ) ) ) # ( !\register_bank|registrador~48_q  & ( !\unidade_controle|RY[2]~1_combout  & ( (!\unidade_controle|RY[0]~0_combout  & 
// (\register_bank|registrador~16_q )) # (\unidade_controle|RY[0]~0_combout  & ((\register_bank|registrador~40_q ))) ) ) )

	.dataa(!\register_bank|registrador~16_q ),
	.datab(!\register_bank|registrador~40_q ),
	.datac(!\unidade_controle|RY[0]~0_combout ),
	.datad(!\register_bank|registrador~72_q ),
	.datae(!\register_bank|registrador~48_q ),
	.dataf(!\unidade_controle|RY[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~83 .extended_lut = "off";
defparam \register_bank|registrador~83 .lut_mask = 64'h53535353000FF0FF;
defparam \register_bank|registrador~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N48
cyclonev_lcell_comb \ula|Add0~13 (
// Equation(s):
// \ula|Add0~13_sumout  = SUM(( \register_bank|registrador~80_combout  ) + ( (!\ula|Equal6~0_combout  & ((!\ula|Equal6~1_combout  & (!\ula|outp[0]~12_combout )) # (\ula|Equal6~1_combout  & ((!\register_bank|registrador~92_combout ))))) # 
// (\ula|Equal6~0_combout  & (((\register_bank|registrador~92_combout )))) ) + ( \ula|Add0~10  ))
// \ula|Add0~14  = CARRY(( \register_bank|registrador~80_combout  ) + ( (!\ula|Equal6~0_combout  & ((!\ula|Equal6~1_combout  & (!\ula|outp[0]~12_combout )) # (\ula|Equal6~1_combout  & ((!\register_bank|registrador~92_combout ))))) # (\ula|Equal6~0_combout  & 
// (((\register_bank|registrador~92_combout )))) ) + ( \ula|Add0~10  ))

	.dataa(!\ula|outp[0]~12_combout ),
	.datab(!\ula|Equal6~0_combout ),
	.datac(!\ula|Equal6~1_combout ),
	.datad(!\register_bank|registrador~80_combout ),
	.datae(gnd),
	.dataf(!\register_bank|registrador~92_combout ),
	.datag(gnd),
	.cin(\ula|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~13_sumout ),
	.cout(\ula|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~13 .extended_lut = "off";
defparam \ula|Add0~13 .lut_mask = 64'h0000734C000000FF;
defparam \ula|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N15
cyclonev_lcell_comb \MUX_ULA_mem_ime_component|outp[5]~4 (
// Equation(s):
// \MUX_ULA_mem_ime_component|outp[5]~4_combout  = ( \ula|outp[5]~7_combout  & ( \ula|Add0~13_sumout  & ( (!\rom|content~13_combout ) # (\rom|content~6_combout ) ) ) ) # ( !\ula|outp[5]~7_combout  & ( \ula|Add0~13_sumout  & ( (!\rom|content~13_combout  & 
// (!\ula|outp[0]~0_combout )) # (\rom|content~13_combout  & ((\rom|content~6_combout ))) ) ) ) # ( \ula|outp[5]~7_combout  & ( !\ula|Add0~13_sumout  & ( (!\rom|content~13_combout  & (\ula|outp[0]~0_combout )) # (\rom|content~13_combout  & 
// ((\rom|content~6_combout ))) ) ) ) # ( !\ula|outp[5]~7_combout  & ( !\ula|Add0~13_sumout  & ( (\rom|content~13_combout  & \rom|content~6_combout ) ) ) )

	.dataa(!\ula|outp[0]~0_combout ),
	.datab(!\rom|content~13_combout ),
	.datac(!\rom|content~6_combout ),
	.datad(gnd),
	.datae(!\ula|outp[5]~7_combout ),
	.dataf(!\ula|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_ULA_mem_ime_component|outp[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_ULA_mem_ime_component|outp[5]~4 .extended_lut = "off";
defparam \MUX_ULA_mem_ime_component|outp[5]~4 .lut_mask = 64'h030347478B8BCFCF;
defparam \MUX_ULA_mem_ime_component|outp[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N59
dffeas \register_bank|registrador~17 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[5]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~17 .is_wysiwyg = "true";
defparam \register_bank|registrador~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N16
dffeas \register_bank|registrador~73 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUX_ULA_mem_ime_component|outp[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_bank|registrador~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~73 .is_wysiwyg = "true";
defparam \register_bank|registrador~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N56
dffeas \register_bank|registrador~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[5]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~49 .is_wysiwyg = "true";
defparam \register_bank|registrador~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N54
cyclonev_lcell_comb \register_bank|registrador~80 (
// Equation(s):
// \register_bank|registrador~80_combout  = ( \register_bank|registrador~49_q  & ( \unidade_controle|RY[2]~1_combout  & ( (!\unidade_controle|RY[0]~0_combout ) # (\register_bank|registrador~73_q ) ) ) ) # ( !\register_bank|registrador~49_q  & ( 
// \unidade_controle|RY[2]~1_combout  & ( (\unidade_controle|RY[0]~0_combout  & \register_bank|registrador~73_q ) ) ) ) # ( \register_bank|registrador~49_q  & ( !\unidade_controle|RY[2]~1_combout  & ( (!\unidade_controle|RY[0]~0_combout  & 
// (\register_bank|registrador~17_q )) # (\unidade_controle|RY[0]~0_combout  & ((\register_bank|registrador~41_q ))) ) ) ) # ( !\register_bank|registrador~49_q  & ( !\unidade_controle|RY[2]~1_combout  & ( (!\unidade_controle|RY[0]~0_combout  & 
// (\register_bank|registrador~17_q )) # (\unidade_controle|RY[0]~0_combout  & ((\register_bank|registrador~41_q ))) ) ) )

	.dataa(!\register_bank|registrador~17_q ),
	.datab(!\register_bank|registrador~41_q ),
	.datac(!\unidade_controle|RY[0]~0_combout ),
	.datad(!\register_bank|registrador~73_q ),
	.datae(!\register_bank|registrador~49_q ),
	.dataf(!\unidade_controle|RY[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~80 .extended_lut = "off";
defparam \register_bank|registrador~80 .lut_mask = 64'h53535353000FF0FF;
defparam \register_bank|registrador~80 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N51
cyclonev_lcell_comb \ula|Add0~25 (
// Equation(s):
// \ula|Add0~25_sumout  = SUM(( \register_bank|registrador~82_combout  ) + ( (!\ula|Equal6~0_combout  & ((!\ula|Equal6~1_combout  & (!\ula|outp[0]~12_combout )) # (\ula|Equal6~1_combout  & ((!\register_bank|registrador~95_combout ))))) # 
// (\ula|Equal6~0_combout  & (((\register_bank|registrador~95_combout )))) ) + ( \ula|Add0~14  ))
// \ula|Add0~26  = CARRY(( \register_bank|registrador~82_combout  ) + ( (!\ula|Equal6~0_combout  & ((!\ula|Equal6~1_combout  & (!\ula|outp[0]~12_combout )) # (\ula|Equal6~1_combout  & ((!\register_bank|registrador~95_combout ))))) # (\ula|Equal6~0_combout  & 
// (((\register_bank|registrador~95_combout )))) ) + ( \ula|Add0~14  ))

	.dataa(!\ula|outp[0]~12_combout ),
	.datab(!\ula|Equal6~0_combout ),
	.datac(!\ula|Equal6~1_combout ),
	.datad(!\register_bank|registrador~82_combout ),
	.datae(gnd),
	.dataf(!\register_bank|registrador~95_combout ),
	.datag(gnd),
	.cin(\ula|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~25_sumout ),
	.cout(\ula|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~25 .extended_lut = "off";
defparam \ula|Add0~25 .lut_mask = 64'h0000734C000000FF;
defparam \ula|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N24
cyclonev_lcell_comb \MUX_ULA_mem_ime_component|outp[6]~6 (
// Equation(s):
// \MUX_ULA_mem_ime_component|outp[6]~6_combout  = ( \rom|content~13_combout  & ( \ula|Add0~25_sumout  & ( \rom|content~6_combout  ) ) ) # ( !\rom|content~13_combout  & ( \ula|Add0~25_sumout  & ( (!\ula|outp[0]~0_combout ) # (\ula|outp[6]~10_combout ) ) ) ) 
// # ( \rom|content~13_combout  & ( !\ula|Add0~25_sumout  & ( \rom|content~6_combout  ) ) ) # ( !\rom|content~13_combout  & ( !\ula|Add0~25_sumout  & ( (\ula|outp[6]~10_combout  & \ula|outp[0]~0_combout ) ) ) )

	.dataa(!\ula|outp[6]~10_combout ),
	.datab(!\rom|content~6_combout ),
	.datac(!\ula|outp[0]~0_combout ),
	.datad(gnd),
	.datae(!\rom|content~13_combout ),
	.dataf(!\ula|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_ULA_mem_ime_component|outp[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_ULA_mem_ime_component|outp[6]~6 .extended_lut = "off";
defparam \MUX_ULA_mem_ime_component|outp[6]~6 .lut_mask = 64'h05053333F5F53333;
defparam \MUX_ULA_mem_ime_component|outp[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N25
dffeas \register_bank|registrador~74 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUX_ULA_mem_ime_component|outp[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_bank|registrador~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~74 .is_wysiwyg = "true";
defparam \register_bank|registrador~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N8
dffeas \register_bank|registrador~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~50 .is_wysiwyg = "true";
defparam \register_bank|registrador~50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N6
cyclonev_lcell_comb \register_bank|registrador~82 (
// Equation(s):
// \register_bank|registrador~82_combout  = ( \register_bank|registrador~50_q  & ( \unidade_controle|RY[2]~1_combout  & ( (!\unidade_controle|RY[0]~0_combout ) # (\register_bank|registrador~74_q ) ) ) ) # ( !\register_bank|registrador~50_q  & ( 
// \unidade_controle|RY[2]~1_combout  & ( (\register_bank|registrador~74_q  & \unidade_controle|RY[0]~0_combout ) ) ) ) # ( \register_bank|registrador~50_q  & ( !\unidade_controle|RY[2]~1_combout  & ( (!\unidade_controle|RY[0]~0_combout  & 
// ((\register_bank|registrador~18_q ))) # (\unidade_controle|RY[0]~0_combout  & (\register_bank|registrador~42_q )) ) ) ) # ( !\register_bank|registrador~50_q  & ( !\unidade_controle|RY[2]~1_combout  & ( (!\unidade_controle|RY[0]~0_combout  & 
// ((\register_bank|registrador~18_q ))) # (\unidade_controle|RY[0]~0_combout  & (\register_bank|registrador~42_q )) ) ) )

	.dataa(!\register_bank|registrador~74_q ),
	.datab(!\unidade_controle|RY[0]~0_combout ),
	.datac(!\register_bank|registrador~42_q ),
	.datad(!\register_bank|registrador~18_q ),
	.datae(!\register_bank|registrador~50_q ),
	.dataf(!\unidade_controle|RY[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~82 .extended_lut = "off";
defparam \register_bank|registrador~82 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \register_bank|registrador~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N44
dffeas \register_bank|registrador~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~43 .is_wysiwyg = "true";
defparam \register_bank|registrador~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N0
cyclonev_lcell_comb \register_bank|registrador~97 (
// Equation(s):
// \register_bank|registrador~97_combout  = ( \rom|content~9_combout  & ( \rom|content~0_combout  & ( (\register_bank|registrador~43_q  & \rom|content~11_combout ) ) ) )

	.dataa(!\register_bank|registrador~43_q ),
	.datab(gnd),
	.datac(!\rom|content~11_combout ),
	.datad(gnd),
	.datae(!\rom|content~9_combout ),
	.dataf(!\rom|content~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~97 .extended_lut = "off";
defparam \register_bank|registrador~97 .lut_mask = 64'h0000000000000505;
defparam \register_bank|registrador~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N7
dffeas \register_bank|registrador~19 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~19 .is_wysiwyg = "true";
defparam \register_bank|registrador~19 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N6
cyclonev_lcell_comb \register_bank|registrador~96 (
// Equation(s):
// \register_bank|registrador~96_combout  = ( \rom|content~9_combout  & ( (!\rom|content~0_combout  & \register_bank|registrador~19_q ) ) ) # ( !\rom|content~9_combout  & ( (\register_bank|registrador~19_q  & ((!\rom|content~0_combout ) # 
// (!\rom|content~11_combout ))) ) )

	.dataa(gnd),
	.datab(!\rom|content~0_combout ),
	.datac(!\rom|content~11_combout ),
	.datad(!\register_bank|registrador~19_q ),
	.datae(gnd),
	.dataf(!\rom|content~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~96 .extended_lut = "off";
defparam \register_bank|registrador~96 .lut_mask = 64'h00FC00FC00CC00CC;
defparam \register_bank|registrador~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N6
cyclonev_lcell_comb \ula|Add0~36 (
// Equation(s):
// \ula|Add0~36_combout  = ( \register_bank|registrador~97_combout  & ( (\ula|outp[0]~12_combout ) # (\ula|Equal6~1_combout ) ) ) # ( !\register_bank|registrador~97_combout  & ( (!\ula|Equal6~1_combout  & ((\ula|outp[0]~12_combout ))) # 
// (\ula|Equal6~1_combout  & (\register_bank|registrador~96_combout )) ) )

	.dataa(gnd),
	.datab(!\ula|Equal6~1_combout ),
	.datac(!\register_bank|registrador~96_combout ),
	.datad(!\ula|outp[0]~12_combout ),
	.datae(gnd),
	.dataf(!\register_bank|registrador~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~36 .extended_lut = "off";
defparam \ula|Add0~36 .lut_mask = 64'h03CF03CF33FF33FF;
defparam \ula|Add0~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N54
cyclonev_lcell_comb \ula|Add0~29 (
// Equation(s):
// \ula|Add0~29_sumout  = SUM(( \register_bank|registrador~81_combout  ) + ( (!\ula|Equal6~0_combout  & (((!\ula|Add0~36_combout )))) # (\ula|Equal6~0_combout  & (((\register_bank|registrador~96_combout )) # (\register_bank|registrador~97_combout ))) ) + ( 
// \ula|Add0~26  ))

	.dataa(!\register_bank|registrador~97_combout ),
	.datab(!\ula|Equal6~0_combout ),
	.datac(!\register_bank|registrador~96_combout ),
	.datad(!\register_bank|registrador~81_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~36_combout ),
	.datag(gnd),
	.cin(\ula|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~29 .extended_lut = "off";
defparam \ula|Add0~29 .lut_mask = 64'h000020EC000000FF;
defparam \ula|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N42
cyclonev_lcell_comb \ula|outp[7]~11 (
// Equation(s):
// \ula|outp[7]~11_combout  = ( \register_bank|registrador~96_combout  & ( \register_bank|registrador~81_combout  & ( (!\ula|outp[0]~1_combout  & \ula|outp[0]~3_combout ) ) ) ) # ( !\register_bank|registrador~96_combout  & ( 
// \register_bank|registrador~81_combout  & ( (\ula|outp[0]~3_combout  & ((!\ula|outp[0]~1_combout ) # ((!\register_bank|registrador~97_combout  & !\ula|outp[0]~2_combout )))) ) ) ) # ( \register_bank|registrador~96_combout  & ( 
// !\register_bank|registrador~81_combout  & ( (!\ula|outp[0]~2_combout  & ((!\ula|outp[0]~3_combout ) # (\ula|outp[0]~1_combout ))) ) ) ) # ( !\register_bank|registrador~96_combout  & ( !\register_bank|registrador~81_combout  & ( (!\ula|outp[0]~1_combout  & 
// (!\ula|outp[0]~3_combout  & ((!\register_bank|registrador~97_combout ) # (!\ula|outp[0]~2_combout )))) # (\ula|outp[0]~1_combout  & (((!\register_bank|registrador~97_combout ) # (!\ula|outp[0]~2_combout )))) ) ) )

	.dataa(!\ula|outp[0]~1_combout ),
	.datab(!\ula|outp[0]~3_combout ),
	.datac(!\register_bank|registrador~97_combout ),
	.datad(!\ula|outp[0]~2_combout ),
	.datae(!\register_bank|registrador~96_combout ),
	.dataf(!\register_bank|registrador~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|outp[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|outp[7]~11 .extended_lut = "off";
defparam \ula|outp[7]~11 .lut_mask = 64'hDDD0DD0032222222;
defparam \ula|outp[7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N18
cyclonev_lcell_comb \MUX_ULA_mem_ime_component|outp[7]~5 (
// Equation(s):
// \MUX_ULA_mem_ime_component|outp[7]~5_combout  = ( \ula|Add0~29_sumout  & ( \ula|outp[7]~11_combout  & ( (!\rom|content~13_combout  & (!\ula|outp[0]~0_combout )) # (\rom|content~13_combout  & ((\rom|content~8_combout ))) ) ) ) # ( !\ula|Add0~29_sumout  & ( 
// \ula|outp[7]~11_combout  & ( (\rom|content~13_combout  & \rom|content~8_combout ) ) ) ) # ( \ula|Add0~29_sumout  & ( !\ula|outp[7]~11_combout  & ( (!\rom|content~13_combout ) # (\rom|content~8_combout ) ) ) ) # ( !\ula|Add0~29_sumout  & ( 
// !\ula|outp[7]~11_combout  & ( (!\rom|content~13_combout  & (\ula|outp[0]~0_combout )) # (\rom|content~13_combout  & ((\rom|content~8_combout ))) ) ) )

	.dataa(!\ula|outp[0]~0_combout ),
	.datab(!\rom|content~13_combout ),
	.datac(!\rom|content~8_combout ),
	.datad(gnd),
	.datae(!\ula|Add0~29_sumout ),
	.dataf(!\ula|outp[7]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_ULA_mem_ime_component|outp[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_ULA_mem_ime_component|outp[7]~5 .extended_lut = "off";
defparam \MUX_ULA_mem_ime_component|outp[7]~5 .lut_mask = 64'h4747CFCF03038B8B;
defparam \MUX_ULA_mem_ime_component|outp[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N22
dffeas \register_bank|registrador~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MUX_ULA_mem_ime_component|outp[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register_bank|registrador~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~51 .is_wysiwyg = "true";
defparam \register_bank|registrador~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N19
dffeas \register_bank|registrador~75 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUX_ULA_mem_ime_component|outp[7]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_bank|registrador~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_bank|registrador~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \register_bank|registrador~75 .is_wysiwyg = "true";
defparam \register_bank|registrador~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N39
cyclonev_lcell_comb \register_bank|registrador~81 (
// Equation(s):
// \register_bank|registrador~81_combout  = ( \register_bank|registrador~75_q  & ( \unidade_controle|RY[0]~0_combout  & ( (\register_bank|registrador~43_q ) # (\unidade_controle|RY[2]~1_combout ) ) ) ) # ( !\register_bank|registrador~75_q  & ( 
// \unidade_controle|RY[0]~0_combout  & ( (!\unidade_controle|RY[2]~1_combout  & \register_bank|registrador~43_q ) ) ) ) # ( \register_bank|registrador~75_q  & ( !\unidade_controle|RY[0]~0_combout  & ( (!\unidade_controle|RY[2]~1_combout  & 
// ((\register_bank|registrador~19_q ))) # (\unidade_controle|RY[2]~1_combout  & (\register_bank|registrador~51_q )) ) ) ) # ( !\register_bank|registrador~75_q  & ( !\unidade_controle|RY[0]~0_combout  & ( (!\unidade_controle|RY[2]~1_combout  & 
// ((\register_bank|registrador~19_q ))) # (\unidade_controle|RY[2]~1_combout  & (\register_bank|registrador~51_q )) ) ) )

	.dataa(!\register_bank|registrador~51_q ),
	.datab(!\register_bank|registrador~19_q ),
	.datac(!\unidade_controle|RY[2]~1_combout ),
	.datad(!\register_bank|registrador~43_q ),
	.datae(!\register_bank|registrador~75_q ),
	.dataf(!\unidade_controle|RY[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_bank|registrador~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_bank|registrador~81 .extended_lut = "off";
defparam \register_bank|registrador~81 .lut_mask = 64'h3535353500F00FFF;
defparam \register_bank|registrador~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N51
cyclonev_lcell_comb \conversorhex1|rascSaida7seg[0]~0 (
// Equation(s):
// \conversorhex1|rascSaida7seg[0]~0_combout  = ( \register_bank|registrador~81_combout  & ( \register_bank|registrador~80_combout  & ( (!\register_bank|registrador~82_combout  & \register_bank|registrador~83_combout ) ) ) ) # ( 
// \register_bank|registrador~81_combout  & ( !\register_bank|registrador~80_combout  & ( (\register_bank|registrador~82_combout  & \register_bank|registrador~83_combout ) ) ) ) # ( !\register_bank|registrador~81_combout  & ( 
// !\register_bank|registrador~80_combout  & ( !\register_bank|registrador~82_combout  $ (!\register_bank|registrador~83_combout ) ) ) )

	.dataa(!\register_bank|registrador~82_combout ),
	.datab(!\register_bank|registrador~83_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\register_bank|registrador~81_combout ),
	.dataf(!\register_bank|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conversorhex1|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conversorhex1|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \conversorhex1|rascSaida7seg[0]~0 .lut_mask = 64'h6666111100002222;
defparam \conversorhex1|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N52
dffeas \register_hex1|DOUT[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\conversorhex1|rascSaida7seg[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decoder|HEX0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_hex1|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_hex1|DOUT[0] .is_wysiwyg = "true";
defparam \register_hex1|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N21
cyclonev_lcell_comb \conversorhex1|rascSaida7seg[1]~1 (
// Equation(s):
// \conversorhex1|rascSaida7seg[1]~1_combout  = ( \register_bank|registrador~81_combout  & ( \register_bank|registrador~80_combout  & ( (\register_bank|registrador~83_combout ) # (\register_bank|registrador~82_combout ) ) ) ) # ( 
// !\register_bank|registrador~81_combout  & ( \register_bank|registrador~80_combout  & ( (\register_bank|registrador~82_combout  & !\register_bank|registrador~83_combout ) ) ) ) # ( \register_bank|registrador~81_combout  & ( 
// !\register_bank|registrador~80_combout  & ( (\register_bank|registrador~82_combout  & !\register_bank|registrador~83_combout ) ) ) ) # ( !\register_bank|registrador~81_combout  & ( !\register_bank|registrador~80_combout  & ( 
// (\register_bank|registrador~82_combout  & \register_bank|registrador~83_combout ) ) ) )

	.dataa(!\register_bank|registrador~82_combout ),
	.datab(!\register_bank|registrador~83_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\register_bank|registrador~81_combout ),
	.dataf(!\register_bank|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conversorhex1|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conversorhex1|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \conversorhex1|rascSaida7seg[1]~1 .lut_mask = 64'h1111444444447777;
defparam \conversorhex1|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N22
dffeas \register_hex1|DOUT[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\conversorhex1|rascSaida7seg[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decoder|HEX0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_hex1|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_hex1|DOUT[1] .is_wysiwyg = "true";
defparam \register_hex1|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N27
cyclonev_lcell_comb \conversorhex1|rascSaida7seg[2]~2 (
// Equation(s):
// \conversorhex1|rascSaida7seg[2]~2_combout  = ( \register_bank|registrador~81_combout  & ( \register_bank|registrador~80_combout  & ( \register_bank|registrador~82_combout  ) ) ) # ( !\register_bank|registrador~81_combout  & ( 
// \register_bank|registrador~80_combout  & ( (!\register_bank|registrador~82_combout  & !\register_bank|registrador~83_combout ) ) ) ) # ( \register_bank|registrador~81_combout  & ( !\register_bank|registrador~80_combout  & ( 
// (\register_bank|registrador~82_combout  & !\register_bank|registrador~83_combout ) ) ) )

	.dataa(!\register_bank|registrador~82_combout ),
	.datab(!\register_bank|registrador~83_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\register_bank|registrador~81_combout ),
	.dataf(!\register_bank|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conversorhex1|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conversorhex1|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \conversorhex1|rascSaida7seg[2]~2 .lut_mask = 64'h0000444488885555;
defparam \conversorhex1|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N28
dffeas \register_hex1|DOUT[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\conversorhex1|rascSaida7seg[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decoder|HEX0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_hex1|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register_hex1|DOUT[2] .is_wysiwyg = "true";
defparam \register_hex1|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N57
cyclonev_lcell_comb \conversorhex1|rascSaida7seg[3]~3 (
// Equation(s):
// \conversorhex1|rascSaida7seg[3]~3_combout  = ( \register_bank|registrador~81_combout  & ( \register_bank|registrador~80_combout  & ( !\register_bank|registrador~82_combout  $ (\register_bank|registrador~83_combout ) ) ) ) # ( 
// !\register_bank|registrador~81_combout  & ( \register_bank|registrador~80_combout  & ( (\register_bank|registrador~82_combout  & \register_bank|registrador~83_combout ) ) ) ) # ( !\register_bank|registrador~81_combout  & ( 
// !\register_bank|registrador~80_combout  & ( !\register_bank|registrador~82_combout  $ (!\register_bank|registrador~83_combout ) ) ) )

	.dataa(!\register_bank|registrador~82_combout ),
	.datab(!\register_bank|registrador~83_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\register_bank|registrador~81_combout ),
	.dataf(!\register_bank|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conversorhex1|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conversorhex1|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \conversorhex1|rascSaida7seg[3]~3 .lut_mask = 64'h6666000011119999;
defparam \conversorhex1|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N59
dffeas \register_hex1|DOUT[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\conversorhex1|rascSaida7seg[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decoder|HEX0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_hex1|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_hex1|DOUT[3] .is_wysiwyg = "true";
defparam \register_hex1|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N12
cyclonev_lcell_comb \conversorhex1|rascSaida7seg[4]~4 (
// Equation(s):
// \conversorhex1|rascSaida7seg[4]~4_combout  = ( !\register_bank|registrador~81_combout  & ( \register_bank|registrador~80_combout  & ( \register_bank|registrador~83_combout  ) ) ) # ( \register_bank|registrador~81_combout  & ( 
// !\register_bank|registrador~80_combout  & ( (!\register_bank|registrador~82_combout  & \register_bank|registrador~83_combout ) ) ) ) # ( !\register_bank|registrador~81_combout  & ( !\register_bank|registrador~80_combout  & ( 
// (\register_bank|registrador~83_combout ) # (\register_bank|registrador~82_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\register_bank|registrador~82_combout ),
	.datad(!\register_bank|registrador~83_combout ),
	.datae(!\register_bank|registrador~81_combout ),
	.dataf(!\register_bank|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conversorhex1|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conversorhex1|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \conversorhex1|rascSaida7seg[4]~4 .lut_mask = 64'h0FFF00F000FF0000;
defparam \conversorhex1|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N13
dffeas \register_hex1|DOUT[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\conversorhex1|rascSaida7seg[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decoder|HEX0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_hex1|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_hex1|DOUT[4] .is_wysiwyg = "true";
defparam \register_hex1|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N6
cyclonev_lcell_comb \conversorhex1|rascSaida7seg[5]~5 (
// Equation(s):
// \conversorhex1|rascSaida7seg[5]~5_combout  = ( !\register_bank|registrador~81_combout  & ( \register_bank|registrador~80_combout  & ( (!\register_bank|registrador~82_combout ) # (\register_bank|registrador~83_combout ) ) ) ) # ( 
// \register_bank|registrador~81_combout  & ( !\register_bank|registrador~80_combout  & ( (\register_bank|registrador~82_combout  & \register_bank|registrador~83_combout ) ) ) ) # ( !\register_bank|registrador~81_combout  & ( 
// !\register_bank|registrador~80_combout  & ( (!\register_bank|registrador~82_combout  & \register_bank|registrador~83_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\register_bank|registrador~82_combout ),
	.datad(!\register_bank|registrador~83_combout ),
	.datae(!\register_bank|registrador~81_combout ),
	.dataf(!\register_bank|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conversorhex1|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conversorhex1|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \conversorhex1|rascSaida7seg[5]~5 .lut_mask = 64'h00F0000FF0FF0000;
defparam \conversorhex1|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N8
dffeas \register_hex1|DOUT[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\conversorhex1|rascSaida7seg[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decoder|HEX0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_hex1|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \register_hex1|DOUT[5] .is_wysiwyg = "true";
defparam \register_hex1|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N36
cyclonev_lcell_comb \conversorhex1|rascSaida7seg[6]~6 (
// Equation(s):
// \conversorhex1|rascSaida7seg[6]~6_combout  = ( !\register_bank|registrador~81_combout  & ( \register_bank|registrador~80_combout  & ( (\register_bank|registrador~82_combout  & \register_bank|registrador~83_combout ) ) ) ) # ( 
// \register_bank|registrador~81_combout  & ( !\register_bank|registrador~80_combout  & ( (\register_bank|registrador~82_combout  & !\register_bank|registrador~83_combout ) ) ) ) # ( !\register_bank|registrador~81_combout  & ( 
// !\register_bank|registrador~80_combout  & ( !\register_bank|registrador~82_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\register_bank|registrador~82_combout ),
	.datad(!\register_bank|registrador~83_combout ),
	.datae(!\register_bank|registrador~81_combout ),
	.dataf(!\register_bank|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conversorhex1|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conversorhex1|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \conversorhex1|rascSaida7seg[6]~6 .lut_mask = 64'hF0F00F00000F0000;
defparam \conversorhex1|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N37
dffeas \register_hex1|DOUT[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\conversorhex1|rascSaida7seg[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decoder|HEX0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_hex1|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \register_hex1|DOUT[6] .is_wysiwyg = "true";
defparam \register_hex1|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
