<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-11T22:26:35.837-0400"/>
        <logs message="ERROR [HLS SIM]: an hls::stream is read while empty, which may result in RTL simulation hanging.&#xD;&#xA;If this is not expected, execute C simulation in debug mode in the GUI and examine the source code location of the blocked hls::stream::read() call to debug.&#xD;&#xA;If this is expected, add -DALLOW_EMPTY_HLS_STREAM_READS to -cflags to turn this error into a warning and allow empty hls::stream reads to return the default value for the data type.&#xD;&#xA;@E Simulation failed: Function 'main' returns nonzero value '3'." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-11T22:26:35.809-0400"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-11T20:16:02.143-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_77_2/m_axi_gmem_BREADY' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-11T20:16:01.926-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_77_2/m_axi_gmem_AWUSER' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-11T20:16:01.913-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_77_2/m_axi_gmem_AWREGION' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-11T20:16:01.899-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_77_2/m_axi_gmem_AWQOS' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-11T20:16:01.886-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_77_2/m_axi_gmem_AWPROT' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-11T20:16:01.873-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_77_2/m_axi_gmem_AWCACHE' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-11T20:16:01.859-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_77_2/m_axi_gmem_AWLOCK' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-11T20:16:01.846-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_77_2/m_axi_gmem_AWBURST' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-11T20:16:01.831-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_77_2/m_axi_gmem_AWSIZE' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-11T20:16:01.818-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_77_2/m_axi_gmem_AWLEN' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-11T20:16:01.806-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_77_2/m_axi_gmem_AWID' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-11T20:16:01.790-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_77_2/m_axi_gmem_AWADDR' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-11T20:16:01.772-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_77_2/m_axi_gmem_AWVALID' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-11T20:16:01.757-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_40_1' (filt.cpp:40:19) in function 'filt' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html" projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-11T20:15:59.521-0400" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
