// Seed: 1009725418
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output reg id_4,
    input id_5
);
  always @(posedge 1'b0) begin
    id_4 <= id_2;
  end
  logic id_6;
  type_12 id_7 (
      id_0,
      1 == 1,
      1
  );
  logic id_8;
endmodule
