Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr  1 11:36:25 2022
| Host         : vaggospetr-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file arm_timing_summary_routed.rpt -pb arm_timing_summary_routed.pb -rpx arm_timing_summary_routed.rpx -warn_on_violation
| Design       : arm
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  161         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (159)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (159)
---------------------------------
 There are 159 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.083        0.000                      0                  800        0.262        0.000                      0                  800        3.963        0.000                       0                   157  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.213}      10.426          95.914          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.083        0.000                      0                  800        0.262        0.000                      0                  800        3.963        0.000                       0                   157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.963ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            dp/rf/mem_reg_r1_0_15_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.426ns  (clk rise@10.426ns - clk rise@0.000ns)
  Data Path Delay:        9.992ns  (logic 4.751ns (47.548%)  route 5.241ns (52.452%))
  Logic Levels:           13  (CARRY4=8 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 14.947 - 10.426 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.865     5.109    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y27        FDCE                                         r  dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y27        FDCE (Prop_fdce_C_Q)         0.456     5.565 r  dp/pcreg/q_reg[4]/Q
                         net (fo=68, routed)          0.690     6.254    dp/pcreg/PC[3]
    SLICE_X109Y27        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.779 r  dp/pcreg/y0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    dp/pcreg/y0_carry_i_1_n_0
    SLICE_X109Y28        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 r  dp/pcreg/y0_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.529     7.643    dp/pcadd2/d1[5]
    SLICE_X110Y27        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     8.496 r  dp/pcadd2/y0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.496    dp/pcadd2/y0_carry__0_n_0
    SLICE_X110Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  dp/pcadd2/y0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.610    dp/pcadd2/y0_carry__1_n_0
    SLICE_X110Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  dp/pcadd2/y0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.724    dp/pcadd2/y0_carry__2_n_0
    SLICE_X110Y30        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.037 r  dp/pcadd2/y0_carry__3/O[3]
                         net (fo=10, routed)          0.762     9.799    dp/pcreg/r15[19]
    SLICE_X104Y30        LUT5 (Prop_lut5_I0_O)        0.306    10.105 r  dp/pcreg/Result0_carry__4_i_12/O
                         net (fo=11, routed)          0.846    10.951    dp/pcreg/SrcB[20]
    SLICE_X107Y31        LUT4 (Prop_lut4_I3_O)        0.124    11.075 r  dp/pcreg/Result0_carry__4_i_8/O
                         net (fo=1, routed)           0.000    11.075    dp/i_alu/ALUResult_OBUF[20]_inst_i_2_0[0]
    SLICE_X107Y31        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.607 r  dp/i_alu/Result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.607    dp/i_alu/Result0_carry__4_n_0
    SLICE_X107Y32        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.846 r  dp/i_alu/Result0_carry__5/O[2]
                         net (fo=2, routed)           1.003    12.849    dp/pcreg/ALUResult_OBUF[31]_inst_i_1_0[25]
    SLICE_X104Y34        LUT6 (Prop_lut6_I4_O)        0.302    13.151 r  dp/pcreg/ALUResult_OBUF[26]_inst_i_2/O
                         net (fo=1, routed)           0.000    13.151    dp/pcreg/ALUResult_OBUF[26]_inst_i_2_n_0
    SLICE_X104Y34        MUXF7 (Prop_muxf7_I0_O)      0.241    13.392 r  dp/pcreg/ALUResult_OBUF[26]_inst_i_1/O
                         net (fo=4, routed)           0.560    13.952    dp/pcreg/q_reg[6]_22
    SLICE_X108Y34        LUT5 (Prop_lut5_I2_O)        0.298    14.250 r  dp/pcreg/mem_reg_r1_0_15_24_29_i_4/O
                         net (fo=2, routed)           0.851    15.101    dp/rf/mem_reg_r1_0_15_24_29/DIB0
    SLICE_X104Y33        RAMD32                                       r  dp/rf/mem_reg_r1_0_15_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.426    10.426 r  
    K19                                               0.000    10.426 r  clk (IN)
                         net (fo=0)                   0.000    10.426    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    11.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    13.236    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.327 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.619    14.947    dp/rf/mem_reg_r1_0_15_24_29/WCLK
    SLICE_X104Y33        RAMD32                                       r  dp/rf/mem_reg_r1_0_15_24_29/RAMB/CLK
                         clock pessimism              0.457    15.404    
                         clock uncertainty           -0.035    15.368    
    SLICE_X104Y33        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    15.183    dp/rf/mem_reg_r1_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -15.101    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            dp/pcreg/q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.426ns  (clk rise@10.426ns - clk rise@0.000ns)
  Data Path Delay:        10.312ns  (logic 5.153ns (49.970%)  route 5.159ns (50.030%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT3=2 LUT6=2 RAMS64E=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 15.025 - 10.426 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.864     5.108    dp/pcreg/clk_IBUF_BUFG
    SLICE_X110Y26        FDCE                                         r  dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456     5.564 f  dp/pcreg/q_reg[2]/Q
                         net (fo=66, routed)          0.537     6.101    dp/pcreg/PC[1]
    SLICE_X109Y27        LUT1 (Prop_lut1_I0_O)        0.124     6.225 r  dp/pcreg/y0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.225    dp/pcreg/y0_carry_i_3_n_0
    SLICE_X109Y27        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.805 r  dp/pcreg/y0_carry_i_1/O[2]
                         net (fo=2, routed)           0.469     7.274    dp/pcadd2/d1[2]
    SLICE_X110Y26        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700     7.974 r  dp/pcadd2/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.974    dp/pcadd2/y0_carry_n_0
    SLICE_X110Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.308 r  dp/pcadd2/y0_carry__0/O[1]
                         net (fo=7, routed)           0.663     8.971    dp/pcadd2/r15[5]
    SLICE_X110Y24        LUT3 (Prop_lut3_I0_O)        0.303     9.274 r  dp/pcadd2/Result0_carry__0_i_2/O
                         net (fo=5, routed)           0.787    10.061    dp/i_alu/ALUResult_OBUF[4]_inst_i_2[2]
    SLICE_X107Y27        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.499 r  dp/i_alu/Result0_carry__0/O[3]
                         net (fo=2, routed)           0.774    11.273    dp/i_alu/p_0_in_0[7]
    SLICE_X107Y24        LUT6 (Prop_lut6_I0_O)        0.306    11.579 r  dp/i_alu/ALUResult_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.263    11.842    dp/i_alu/ALUResult_OBUF[7]_inst_i_2_n_0
    SLICE_X107Y24        LUT3 (Prop_lut3_I0_O)        0.124    11.966 r  dp/i_alu/ALUResult_OBUF[7]_inst_i_1/O
                         net (fo=36, routed)          0.746    12.712    dp/d_mem/mem_reg_0_63_1_1/A5
    SLICE_X112Y26        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114    12.826 r  dp/d_mem/mem_reg_0_63_1_1/SP/O
                         net (fo=3, routed)           0.920    13.746    dp/pcreg/rd[1]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.124    13.870 r  dp/pcreg/q[1]_i_6__0/O
                         net (fo=1, routed)           0.000    13.870    dp/pcreg/q[1]_i_6__0_n_0
    SLICE_X111Y28        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.402 r  dp/pcreg/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.402    dp/pcreg/q_reg[1]_i_1_n_0
    SLICE_X111Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.516 r  dp/pcreg/q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.516    dp/pcreg/q_reg[5]_i_1_n_0
    SLICE_X111Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.630 r  dp/pcreg/q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.630    dp/pcreg/q_reg[9]_i_1_n_0
    SLICE_X111Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.744 r  dp/pcreg/q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.744    dp/pcreg/q_reg[13]_i_1_n_0
    SLICE_X111Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.858 r  dp/pcreg/q_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.858    dp/pcreg/q_reg[17]_i_1_n_0
    SLICE_X111Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.972 r  dp/pcreg/q_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.972    dp/pcreg/q_reg[21]_i_1_n_0
    SLICE_X111Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.086 r  dp/pcreg/q_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.086    dp/pcreg/q_reg[25]_i_1_n_0
    SLICE_X111Y35        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.420 r  dp/pcreg/q_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.420    dp/pcreg/q_reg[29]_i_1_n_6
    SLICE_X111Y35        FDCE                                         r  dp/pcreg/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.426    10.426 r  
    K19                                               0.000    10.426 r  clk (IN)
                         net (fo=0)                   0.000    10.426    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    11.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    13.236    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.327 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.697    15.025    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y35        FDCE                                         r  dp/pcreg/q_reg[30]/C
                         clock pessimism              0.497    15.522    
                         clock uncertainty           -0.035    15.486    
    SLICE_X111Y35        FDCE (Setup_fdce_C_D)        0.062    15.548    dp/pcreg/q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.548    
                         arrival time                         -15.420    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            dp/pcreg/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.426ns  (clk rise@10.426ns - clk rise@0.000ns)
  Data Path Delay:        10.001ns  (logic 4.374ns (43.737%)  route 5.627ns (56.263%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT3=2 LUT6=2 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 15.015 - 10.426 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.864     5.108    dp/pcreg/clk_IBUF_BUFG
    SLICE_X110Y26        FDCE                                         r  dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456     5.564 f  dp/pcreg/q_reg[2]/Q
                         net (fo=66, routed)          0.537     6.101    dp/pcreg/PC[1]
    SLICE_X109Y27        LUT1 (Prop_lut1_I0_O)        0.124     6.225 r  dp/pcreg/y0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.225    dp/pcreg/y0_carry_i_3_n_0
    SLICE_X109Y27        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.805 r  dp/pcreg/y0_carry_i_1/O[2]
                         net (fo=2, routed)           0.469     7.274    dp/pcadd2/d1[2]
    SLICE_X110Y26        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700     7.974 r  dp/pcadd2/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.974    dp/pcadd2/y0_carry_n_0
    SLICE_X110Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.308 r  dp/pcadd2/y0_carry__0/O[1]
                         net (fo=7, routed)           0.663     8.971    dp/pcadd2/r15[5]
    SLICE_X110Y24        LUT3 (Prop_lut3_I0_O)        0.303     9.274 r  dp/pcadd2/Result0_carry__0_i_2/O
                         net (fo=5, routed)           0.787    10.061    dp/i_alu/ALUResult_OBUF[4]_inst_i_2[2]
    SLICE_X107Y27        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.499 r  dp/i_alu/Result0_carry__0/O[3]
                         net (fo=2, routed)           0.774    11.273    dp/i_alu/p_0_in_0[7]
    SLICE_X107Y24        LUT6 (Prop_lut6_I0_O)        0.306    11.579 r  dp/i_alu/ALUResult_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.263    11.842    dp/i_alu/ALUResult_OBUF[7]_inst_i_2_n_0
    SLICE_X107Y24        LUT3 (Prop_lut3_I0_O)        0.124    11.966 r  dp/i_alu/ALUResult_OBUF[7]_inst_i_1/O
                         net (fo=36, routed)          0.746    12.712    dp/d_mem/mem_reg_0_63_1_1/A5
    SLICE_X112Y26        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114    12.826 r  dp/d_mem/mem_reg_0_63_1_1/SP/O
                         net (fo=3, routed)           0.920    13.746    dp/pcreg/rd[1]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.124    13.870 r  dp/pcreg/q[1]_i_6__0/O
                         net (fo=1, routed)           0.000    13.870    dp/pcreg/q[1]_i_6__0_n_0
    SLICE_X111Y28        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.402 r  dp/pcreg/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.402    dp/pcreg/q_reg[1]_i_1_n_0
    SLICE_X111Y29        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.641 r  dp/pcreg/q_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.467    15.108    dp/pcreg/q_reg[5]_i_1_n_5
    SLICE_X113Y26        FDCE                                         r  dp/pcreg/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.426    10.426 r  
    K19                                               0.000    10.426 r  clk (IN)
                         net (fo=0)                   0.000    10.426    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    11.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    13.236    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.327 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.687    15.015    dp/pcreg/clk_IBUF_BUFG
    SLICE_X113Y26        FDCE                                         r  dp/pcreg/q_reg[7]/C
                         clock pessimism              0.497    15.512    
                         clock uncertainty           -0.035    15.476    
    SLICE_X113Y26        FDCE (Setup_fdce_C_D)       -0.236    15.240    dp/pcreg/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -15.108    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            dp/pcreg/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.426ns  (clk rise@10.426ns - clk rise@0.000ns)
  Data Path Delay:        9.999ns  (logic 4.357ns (43.573%)  route 5.642ns (56.427%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT3=2 LUT6=2 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 15.015 - 10.426 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.864     5.108    dp/pcreg/clk_IBUF_BUFG
    SLICE_X110Y26        FDCE                                         r  dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456     5.564 f  dp/pcreg/q_reg[2]/Q
                         net (fo=66, routed)          0.537     6.101    dp/pcreg/PC[1]
    SLICE_X109Y27        LUT1 (Prop_lut1_I0_O)        0.124     6.225 r  dp/pcreg/y0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.225    dp/pcreg/y0_carry_i_3_n_0
    SLICE_X109Y27        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.805 r  dp/pcreg/y0_carry_i_1/O[2]
                         net (fo=2, routed)           0.469     7.274    dp/pcadd2/d1[2]
    SLICE_X110Y26        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700     7.974 r  dp/pcadd2/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.974    dp/pcadd2/y0_carry_n_0
    SLICE_X110Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.308 r  dp/pcadd2/y0_carry__0/O[1]
                         net (fo=7, routed)           0.663     8.971    dp/pcadd2/r15[5]
    SLICE_X110Y24        LUT3 (Prop_lut3_I0_O)        0.303     9.274 r  dp/pcadd2/Result0_carry__0_i_2/O
                         net (fo=5, routed)           0.787    10.061    dp/i_alu/ALUResult_OBUF[4]_inst_i_2[2]
    SLICE_X107Y27        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.499 r  dp/i_alu/Result0_carry__0/O[3]
                         net (fo=2, routed)           0.774    11.273    dp/i_alu/p_0_in_0[7]
    SLICE_X107Y24        LUT6 (Prop_lut6_I0_O)        0.306    11.579 r  dp/i_alu/ALUResult_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.263    11.842    dp/i_alu/ALUResult_OBUF[7]_inst_i_2_n_0
    SLICE_X107Y24        LUT3 (Prop_lut3_I0_O)        0.124    11.966 r  dp/i_alu/ALUResult_OBUF[7]_inst_i_1/O
                         net (fo=36, routed)          0.746    12.712    dp/d_mem/mem_reg_0_63_1_1/A5
    SLICE_X112Y26        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114    12.826 r  dp/d_mem/mem_reg_0_63_1_1/SP/O
                         net (fo=3, routed)           0.920    13.746    dp/pcreg/rd[1]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.124    13.870 r  dp/pcreg/q[1]_i_6__0/O
                         net (fo=1, routed)           0.000    13.870    dp/pcreg/q[1]_i_6__0_n_0
    SLICE_X111Y28        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.402 r  dp/pcreg/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.402    dp/pcreg/q_reg[1]_i_1_n_0
    SLICE_X111Y29        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.624 r  dp/pcreg/q_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.483    15.107    dp/pcreg/q_reg[5]_i_1_n_7
    SLICE_X113Y26        FDCE                                         r  dp/pcreg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.426    10.426 r  
    K19                                               0.000    10.426 r  clk (IN)
                         net (fo=0)                   0.000    10.426    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    11.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    13.236    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.327 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.687    15.015    dp/pcreg/clk_IBUF_BUFG
    SLICE_X113Y26        FDCE                                         r  dp/pcreg/q_reg[5]/C
                         clock pessimism              0.497    15.512    
                         clock uncertainty           -0.035    15.476    
    SLICE_X113Y26        FDCE (Setup_fdce_C_D)       -0.236    15.240    dp/pcreg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -15.107    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 dp/pcreg/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            dp/pcreg/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.426ns  (clk rise@10.426ns - clk rise@0.000ns)
  Data Path Delay:        9.944ns  (logic 2.886ns (29.023%)  route 7.058ns (70.977%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 15.015 - 10.426 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.869     5.113    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y29        FDCE                                         r  dp/pcreg/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y29        FDCE (Prop_fdce_C_Q)         0.456     5.569 r  dp/pcreg/q_reg[6]/Q
                         net (fo=68, routed)          1.234     6.802    dp/pcreg/PC[5]
    SLICE_X109Y25        LUT6 (Prop_lut6_I2_O)        0.124     6.926 r  dp/pcreg/mem_reg_r2_0_15_0_5_i_3/O
                         net (fo=32, routed)          1.136     8.062    dp/rf/mem_reg_r2_0_15_0_5/ADDRC1
    SLICE_X108Y25        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.215 f  dp/rf/mem_reg_r2_0_15_0_5/RAMC/O
                         net (fo=3, routed)           0.585     8.801    dp/pcreg/rd20[4]
    SLICE_X111Y27        LUT5 (Prop_lut5_I3_O)        0.331     9.132 r  dp/pcreg/Result0_carry__0_i_11/O
                         net (fo=9, routed)           0.633     9.765    dp/pcreg/i_alu/aD2M4dsP[4]
    SLICE_X107Y27        LUT4 (Prop_lut4_I3_O)        0.124     9.889 r  dp/pcreg/Result0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.889    dp/i_alu/ALUResult_OBUF[4]_inst_i_2_0[0]
    SLICE_X107Y27        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.495 r  dp/i_alu/Result0_carry__0/O[3]
                         net (fo=2, routed)           0.774    11.268    dp/i_alu/p_0_in_0[7]
    SLICE_X107Y24        LUT6 (Prop_lut6_I0_O)        0.306    11.574 r  dp/i_alu/ALUResult_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.263    11.837    dp/i_alu/ALUResult_OBUF[7]_inst_i_2_n_0
    SLICE_X107Y24        LUT3 (Prop_lut3_I0_O)        0.124    11.961 r  dp/i_alu/ALUResult_OBUF[7]_inst_i_1/O
                         net (fo=36, routed)          0.746    12.707    dp/d_mem/mem_reg_0_63_1_1/A5
    SLICE_X112Y26        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114    12.821 r  dp/d_mem/mem_reg_0_63_1_1/SP/O
                         net (fo=3, routed)           0.920    13.741    dp/pcreg/rd[1]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.124    13.865 r  dp/pcreg/q[1]_i_6__0/O
                         net (fo=1, routed)           0.000    13.865    dp/pcreg/q[1]_i_6__0_n_0
    SLICE_X111Y28        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.289 r  dp/pcreg/q_reg[1]_i_1/O[1]
                         net (fo=1, routed)           0.767    15.057    dp/pcreg/q_reg[1]_i_1_n_6
    SLICE_X110Y26        FDCE                                         r  dp/pcreg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.426    10.426 r  
    K19                                               0.000    10.426 r  clk (IN)
                         net (fo=0)                   0.000    10.426    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    11.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    13.236    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.327 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.687    15.015    dp/pcreg/clk_IBUF_BUFG
    SLICE_X110Y26        FDCE                                         r  dp/pcreg/q_reg[2]/C
                         clock pessimism              0.497    15.512    
                         clock uncertainty           -0.035    15.476    
    SLICE_X110Y26        FDCE (Setup_fdce_C_D)       -0.282    15.194    dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -15.057    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            cont/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.426ns  (clk rise@10.426ns - clk rise@0.000ns)
  Data Path Delay:        10.152ns  (logic 4.484ns (44.167%)  route 5.668ns (55.833%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 14.944 - 10.426 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.865     5.109    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y27        FDCE                                         r  dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y27        FDCE (Prop_fdce_C_Q)         0.456     5.565 r  dp/pcreg/q_reg[4]/Q
                         net (fo=68, routed)          0.690     6.254    dp/pcreg/PC[3]
    SLICE_X109Y27        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.779 r  dp/pcreg/y0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    dp/pcreg/y0_carry_i_1_n_0
    SLICE_X109Y28        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 r  dp/pcreg/y0_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.529     7.643    dp/pcadd2/d1[5]
    SLICE_X110Y27        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     8.496 r  dp/pcadd2/y0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.496    dp/pcadd2/y0_carry__0_n_0
    SLICE_X110Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  dp/pcadd2/y0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.610    dp/pcadd2/y0_carry__1_n_0
    SLICE_X110Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  dp/pcadd2/y0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.724    dp/pcadd2/y0_carry__2_n_0
    SLICE_X110Y30        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.037 r  dp/pcadd2/y0_carry__3/O[3]
                         net (fo=10, routed)          0.762     9.799    dp/pcreg/r15[19]
    SLICE_X104Y30        LUT5 (Prop_lut5_I0_O)        0.306    10.105 r  dp/pcreg/Result0_carry__4_i_12/O
                         net (fo=11, routed)          0.846    10.951    dp/pcreg/SrcB[20]
    SLICE_X107Y31        LUT4 (Prop_lut4_I3_O)        0.124    11.075 r  dp/pcreg/Result0_carry__4_i_8/O
                         net (fo=1, routed)           0.000    11.075    dp/i_alu/ALUResult_OBUF[20]_inst_i_2_0[0]
    SLICE_X107Y31        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.622 f  dp/i_alu/Result0_carry__4/O[2]
                         net (fo=2, routed)           0.944    12.566    dp/i_alu/Result0_carry__6_i_8[21]
    SLICE_X105Y33        LUT4 (Prop_lut4_I0_O)        0.302    12.868 r  dp/i_alu/q[0]_i_94/O
                         net (fo=1, routed)           0.760    13.628    dp/i_alu/q[0]_i_94_n_0
    SLICE_X105Y32        LUT5 (Prop_lut5_I4_O)        0.124    13.752 r  dp/i_alu/q[0]_i_38/O
                         net (fo=1, routed)           0.151    13.904    dp/i_alu/q[0]_i_38_n_0
    SLICE_X105Y32        LUT6 (Prop_lut6_I5_O)        0.124    14.028 r  dp/i_alu/q[0]_i_10/O
                         net (fo=1, routed)           0.682    14.710    dp/i_alu/q[0]_i_10_n_0
    SLICE_X105Y32        LUT6 (Prop_lut6_I0_O)        0.124    14.834 r  dp/i_alu/q[0]_i_3/O
                         net (fo=1, routed)           0.303    15.137    cont/cl/flagreg1/q_reg[0]_2
    SLICE_X104Y31        LUT6 (Prop_lut6_I1_O)        0.124    15.261 r  cont/cl/flagreg1/q[0]_i_1/O
                         net (fo=1, routed)           0.000    15.261    cont/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X104Y31        FDCE                                         r  cont/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.426    10.426 r  
    K19                                               0.000    10.426 r  clk (IN)
                         net (fo=0)                   0.000    10.426    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    11.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    13.236    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.327 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.616    14.944    cont/cl/flagreg1/clk_IBUF_BUFG
    SLICE_X104Y31        FDCE                                         r  cont/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.457    15.401    
                         clock uncertainty           -0.035    15.365    
    SLICE_X104Y31        FDCE (Setup_fdce_C_D)        0.081    15.446    cont/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.446    
                         arrival time                         -15.261    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            dp/pcreg/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.426ns  (clk rise@10.426ns - clk rise@0.000ns)
  Data Path Delay:        9.929ns  (logic 4.150ns (41.798%)  route 5.779ns (58.202%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT3=2 LUT6=2 RAMS64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 15.013 - 10.426 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.864     5.108    dp/pcreg/clk_IBUF_BUFG
    SLICE_X110Y26        FDCE                                         r  dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456     5.564 f  dp/pcreg/q_reg[2]/Q
                         net (fo=66, routed)          0.537     6.101    dp/pcreg/PC[1]
    SLICE_X109Y27        LUT1 (Prop_lut1_I0_O)        0.124     6.225 r  dp/pcreg/y0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.225    dp/pcreg/y0_carry_i_3_n_0
    SLICE_X109Y27        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.805 r  dp/pcreg/y0_carry_i_1/O[2]
                         net (fo=2, routed)           0.469     7.274    dp/pcadd2/d1[2]
    SLICE_X110Y26        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700     7.974 r  dp/pcadd2/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.974    dp/pcadd2/y0_carry_n_0
    SLICE_X110Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.308 r  dp/pcadd2/y0_carry__0/O[1]
                         net (fo=7, routed)           0.663     8.971    dp/pcadd2/r15[5]
    SLICE_X110Y24        LUT3 (Prop_lut3_I0_O)        0.303     9.274 r  dp/pcadd2/Result0_carry__0_i_2/O
                         net (fo=5, routed)           0.787    10.061    dp/i_alu/ALUResult_OBUF[4]_inst_i_2[2]
    SLICE_X107Y27        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.499 r  dp/i_alu/Result0_carry__0/O[3]
                         net (fo=2, routed)           0.774    11.273    dp/i_alu/p_0_in_0[7]
    SLICE_X107Y24        LUT6 (Prop_lut6_I0_O)        0.306    11.579 r  dp/i_alu/ALUResult_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.263    11.842    dp/i_alu/ALUResult_OBUF[7]_inst_i_2_n_0
    SLICE_X107Y24        LUT3 (Prop_lut3_I0_O)        0.124    11.966 r  dp/i_alu/ALUResult_OBUF[7]_inst_i_1/O
                         net (fo=36, routed)          0.746    12.712    dp/d_mem/mem_reg_0_63_1_1/A5
    SLICE_X112Y26        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114    12.826 r  dp/d_mem/mem_reg_0_63_1_1/SP/O
                         net (fo=3, routed)           0.920    13.746    dp/pcreg/rd[1]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.124    13.870 r  dp/pcreg/q[1]_i_6__0/O
                         net (fo=1, routed)           0.000    13.870    dp/pcreg/q[1]_i_6__0_n_0
    SLICE_X111Y28        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.417 r  dp/pcreg/q_reg[1]_i_1/O[2]
                         net (fo=1, routed)           0.619    15.036    dp/pcreg/q_reg[1]_i_1_n_5
    SLICE_X110Y25        FDCE                                         r  dp/pcreg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.426    10.426 r  
    K19                                               0.000    10.426 r  clk (IN)
                         net (fo=0)                   0.000    10.426    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    11.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    13.236    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.327 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.685    15.013    dp/pcreg/clk_IBUF_BUFG
    SLICE_X110Y25        FDCE                                         r  dp/pcreg/q_reg[3]/C
                         clock pessimism              0.497    15.510    
                         clock uncertainty           -0.035    15.474    
    SLICE_X110Y25        FDCE (Setup_fdce_C_D)       -0.236    15.238    dp/pcreg/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -15.036    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            dp/pcreg/q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.426ns  (clk rise@10.426ns - clk rise@0.000ns)
  Data Path Delay:        10.217ns  (logic 5.058ns (49.505%)  route 5.159ns (50.495%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT3=2 LUT6=2 RAMS64E=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 15.025 - 10.426 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.864     5.108    dp/pcreg/clk_IBUF_BUFG
    SLICE_X110Y26        FDCE                                         r  dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456     5.564 f  dp/pcreg/q_reg[2]/Q
                         net (fo=66, routed)          0.537     6.101    dp/pcreg/PC[1]
    SLICE_X109Y27        LUT1 (Prop_lut1_I0_O)        0.124     6.225 r  dp/pcreg/y0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.225    dp/pcreg/y0_carry_i_3_n_0
    SLICE_X109Y27        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.805 r  dp/pcreg/y0_carry_i_1/O[2]
                         net (fo=2, routed)           0.469     7.274    dp/pcadd2/d1[2]
    SLICE_X110Y26        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700     7.974 r  dp/pcadd2/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.974    dp/pcadd2/y0_carry_n_0
    SLICE_X110Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.308 r  dp/pcadd2/y0_carry__0/O[1]
                         net (fo=7, routed)           0.663     8.971    dp/pcadd2/r15[5]
    SLICE_X110Y24        LUT3 (Prop_lut3_I0_O)        0.303     9.274 r  dp/pcadd2/Result0_carry__0_i_2/O
                         net (fo=5, routed)           0.787    10.061    dp/i_alu/ALUResult_OBUF[4]_inst_i_2[2]
    SLICE_X107Y27        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.499 r  dp/i_alu/Result0_carry__0/O[3]
                         net (fo=2, routed)           0.774    11.273    dp/i_alu/p_0_in_0[7]
    SLICE_X107Y24        LUT6 (Prop_lut6_I0_O)        0.306    11.579 r  dp/i_alu/ALUResult_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.263    11.842    dp/i_alu/ALUResult_OBUF[7]_inst_i_2_n_0
    SLICE_X107Y24        LUT3 (Prop_lut3_I0_O)        0.124    11.966 r  dp/i_alu/ALUResult_OBUF[7]_inst_i_1/O
                         net (fo=36, routed)          0.746    12.712    dp/d_mem/mem_reg_0_63_1_1/A5
    SLICE_X112Y26        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114    12.826 r  dp/d_mem/mem_reg_0_63_1_1/SP/O
                         net (fo=3, routed)           0.920    13.746    dp/pcreg/rd[1]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.124    13.870 r  dp/pcreg/q[1]_i_6__0/O
                         net (fo=1, routed)           0.000    13.870    dp/pcreg/q[1]_i_6__0_n_0
    SLICE_X111Y28        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.402 r  dp/pcreg/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.402    dp/pcreg/q_reg[1]_i_1_n_0
    SLICE_X111Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.516 r  dp/pcreg/q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.516    dp/pcreg/q_reg[5]_i_1_n_0
    SLICE_X111Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.630 r  dp/pcreg/q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.630    dp/pcreg/q_reg[9]_i_1_n_0
    SLICE_X111Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.744 r  dp/pcreg/q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.744    dp/pcreg/q_reg[13]_i_1_n_0
    SLICE_X111Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.858 r  dp/pcreg/q_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.858    dp/pcreg/q_reg[17]_i_1_n_0
    SLICE_X111Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.972 r  dp/pcreg/q_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.972    dp/pcreg/q_reg[21]_i_1_n_0
    SLICE_X111Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.086 r  dp/pcreg/q_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.086    dp/pcreg/q_reg[25]_i_1_n_0
    SLICE_X111Y35        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.325 r  dp/pcreg/q_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.325    dp/pcreg/q_reg[29]_i_1_n_5
    SLICE_X111Y35        FDCE                                         r  dp/pcreg/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.426    10.426 r  
    K19                                               0.000    10.426 r  clk (IN)
                         net (fo=0)                   0.000    10.426    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    11.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    13.236    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.327 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.697    15.025    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y35        FDCE                                         r  dp/pcreg/q_reg[31]/C
                         clock pessimism              0.497    15.522    
                         clock uncertainty           -0.035    15.486    
    SLICE_X111Y35        FDCE (Setup_fdce_C_D)        0.062    15.548    dp/pcreg/q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.548    
                         arrival time                         -15.325    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            dp/pcreg/q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.426ns  (clk rise@10.426ns - clk rise@0.000ns)
  Data Path Delay:        10.201ns  (logic 5.042ns (49.425%)  route 5.159ns (50.575%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT3=2 LUT6=2 RAMS64E=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 15.025 - 10.426 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.864     5.108    dp/pcreg/clk_IBUF_BUFG
    SLICE_X110Y26        FDCE                                         r  dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456     5.564 f  dp/pcreg/q_reg[2]/Q
                         net (fo=66, routed)          0.537     6.101    dp/pcreg/PC[1]
    SLICE_X109Y27        LUT1 (Prop_lut1_I0_O)        0.124     6.225 r  dp/pcreg/y0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.225    dp/pcreg/y0_carry_i_3_n_0
    SLICE_X109Y27        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.805 r  dp/pcreg/y0_carry_i_1/O[2]
                         net (fo=2, routed)           0.469     7.274    dp/pcadd2/d1[2]
    SLICE_X110Y26        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700     7.974 r  dp/pcadd2/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.974    dp/pcadd2/y0_carry_n_0
    SLICE_X110Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.308 r  dp/pcadd2/y0_carry__0/O[1]
                         net (fo=7, routed)           0.663     8.971    dp/pcadd2/r15[5]
    SLICE_X110Y24        LUT3 (Prop_lut3_I0_O)        0.303     9.274 r  dp/pcadd2/Result0_carry__0_i_2/O
                         net (fo=5, routed)           0.787    10.061    dp/i_alu/ALUResult_OBUF[4]_inst_i_2[2]
    SLICE_X107Y27        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.499 r  dp/i_alu/Result0_carry__0/O[3]
                         net (fo=2, routed)           0.774    11.273    dp/i_alu/p_0_in_0[7]
    SLICE_X107Y24        LUT6 (Prop_lut6_I0_O)        0.306    11.579 r  dp/i_alu/ALUResult_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.263    11.842    dp/i_alu/ALUResult_OBUF[7]_inst_i_2_n_0
    SLICE_X107Y24        LUT3 (Prop_lut3_I0_O)        0.124    11.966 r  dp/i_alu/ALUResult_OBUF[7]_inst_i_1/O
                         net (fo=36, routed)          0.746    12.712    dp/d_mem/mem_reg_0_63_1_1/A5
    SLICE_X112Y26        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114    12.826 r  dp/d_mem/mem_reg_0_63_1_1/SP/O
                         net (fo=3, routed)           0.920    13.746    dp/pcreg/rd[1]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.124    13.870 r  dp/pcreg/q[1]_i_6__0/O
                         net (fo=1, routed)           0.000    13.870    dp/pcreg/q[1]_i_6__0_n_0
    SLICE_X111Y28        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.402 r  dp/pcreg/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.402    dp/pcreg/q_reg[1]_i_1_n_0
    SLICE_X111Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.516 r  dp/pcreg/q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.516    dp/pcreg/q_reg[5]_i_1_n_0
    SLICE_X111Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.630 r  dp/pcreg/q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.630    dp/pcreg/q_reg[9]_i_1_n_0
    SLICE_X111Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.744 r  dp/pcreg/q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.744    dp/pcreg/q_reg[13]_i_1_n_0
    SLICE_X111Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.858 r  dp/pcreg/q_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.858    dp/pcreg/q_reg[17]_i_1_n_0
    SLICE_X111Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.972 r  dp/pcreg/q_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.972    dp/pcreg/q_reg[21]_i_1_n_0
    SLICE_X111Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.086 r  dp/pcreg/q_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.086    dp/pcreg/q_reg[25]_i_1_n_0
    SLICE_X111Y35        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.309 r  dp/pcreg/q_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.309    dp/pcreg/q_reg[29]_i_1_n_7
    SLICE_X111Y35        FDCE                                         r  dp/pcreg/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.426    10.426 r  
    K19                                               0.000    10.426 r  clk (IN)
                         net (fo=0)                   0.000    10.426    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    11.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    13.236    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.327 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.697    15.025    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y35        FDCE                                         r  dp/pcreg/q_reg[29]/C
                         clock pessimism              0.497    15.522    
                         clock uncertainty           -0.035    15.486    
    SLICE_X111Y35        FDCE (Setup_fdce_C_D)        0.062    15.548    dp/pcreg/q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.548    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            dp/pcreg/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.426ns  (clk rise@10.426ns - clk rise@0.000ns)
  Data Path Delay:        10.198ns  (logic 5.039ns (49.410%)  route 5.159ns (50.589%))
  Logic Levels:           17  (CARRY4=11 LUT1=1 LUT3=2 LUT6=2 RAMS64E=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 15.024 - 10.426 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.864     5.108    dp/pcreg/clk_IBUF_BUFG
    SLICE_X110Y26        FDCE                                         r  dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456     5.564 f  dp/pcreg/q_reg[2]/Q
                         net (fo=66, routed)          0.537     6.101    dp/pcreg/PC[1]
    SLICE_X109Y27        LUT1 (Prop_lut1_I0_O)        0.124     6.225 r  dp/pcreg/y0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.225    dp/pcreg/y0_carry_i_3_n_0
    SLICE_X109Y27        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.805 r  dp/pcreg/y0_carry_i_1/O[2]
                         net (fo=2, routed)           0.469     7.274    dp/pcadd2/d1[2]
    SLICE_X110Y26        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700     7.974 r  dp/pcadd2/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.974    dp/pcadd2/y0_carry_n_0
    SLICE_X110Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.308 r  dp/pcadd2/y0_carry__0/O[1]
                         net (fo=7, routed)           0.663     8.971    dp/pcadd2/r15[5]
    SLICE_X110Y24        LUT3 (Prop_lut3_I0_O)        0.303     9.274 r  dp/pcadd2/Result0_carry__0_i_2/O
                         net (fo=5, routed)           0.787    10.061    dp/i_alu/ALUResult_OBUF[4]_inst_i_2[2]
    SLICE_X107Y27        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.499 r  dp/i_alu/Result0_carry__0/O[3]
                         net (fo=2, routed)           0.774    11.273    dp/i_alu/p_0_in_0[7]
    SLICE_X107Y24        LUT6 (Prop_lut6_I0_O)        0.306    11.579 r  dp/i_alu/ALUResult_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.263    11.842    dp/i_alu/ALUResult_OBUF[7]_inst_i_2_n_0
    SLICE_X107Y24        LUT3 (Prop_lut3_I0_O)        0.124    11.966 r  dp/i_alu/ALUResult_OBUF[7]_inst_i_1/O
                         net (fo=36, routed)          0.746    12.712    dp/d_mem/mem_reg_0_63_1_1/A5
    SLICE_X112Y26        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114    12.826 r  dp/d_mem/mem_reg_0_63_1_1/SP/O
                         net (fo=3, routed)           0.920    13.746    dp/pcreg/rd[1]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.124    13.870 r  dp/pcreg/q[1]_i_6__0/O
                         net (fo=1, routed)           0.000    13.870    dp/pcreg/q[1]_i_6__0_n_0
    SLICE_X111Y28        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.402 r  dp/pcreg/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.402    dp/pcreg/q_reg[1]_i_1_n_0
    SLICE_X111Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.516 r  dp/pcreg/q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.516    dp/pcreg/q_reg[5]_i_1_n_0
    SLICE_X111Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.630 r  dp/pcreg/q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.630    dp/pcreg/q_reg[9]_i_1_n_0
    SLICE_X111Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.744 r  dp/pcreg/q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.744    dp/pcreg/q_reg[13]_i_1_n_0
    SLICE_X111Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.858 r  dp/pcreg/q_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.858    dp/pcreg/q_reg[17]_i_1_n_0
    SLICE_X111Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.972 r  dp/pcreg/q_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.972    dp/pcreg/q_reg[21]_i_1_n_0
    SLICE_X111Y34        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.306 r  dp/pcreg/q_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.306    dp/pcreg/q_reg[25]_i_1_n_6
    SLICE_X111Y34        FDCE                                         r  dp/pcreg/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.426    10.426 r  
    K19                                               0.000    10.426 r  clk (IN)
                         net (fo=0)                   0.000    10.426    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    11.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    13.236    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.327 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.696    15.024    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y34        FDCE                                         r  dp/pcreg/q_reg[26]/C
                         clock pessimism              0.497    15.521    
                         clock uncertainty           -0.035    15.485    
    SLICE_X111Y34        FDCE (Setup_fdce_C_D)        0.062    15.547    dp/pcreg/q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.547    
                         arrival time                         -15.306    
  -------------------------------------------------------------------
                         slack                                  0.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cont/cl/flagreg1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            cont/cl/flagreg1/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.636     1.502    cont/cl/flagreg1/clk_IBUF_BUFG
    SLICE_X113Y32        FDCE                                         r  cont/cl/flagreg1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y32        FDCE (Prop_fdce_C_Q)         0.141     1.643 r  cont/cl/flagreg1/q_reg[1]/Q
                         net (fo=2, routed)           0.167     1.811    cont/cl/flagreg1/q[0]
    SLICE_X113Y32        LUT3 (Prop_lut3_I2_O)        0.045     1.856 r  cont/cl/flagreg1/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    cont/cl/flagreg1/q[1]_i_1_n_0
    SLICE_X113Y32        FDCE                                         r  cont/cl/flagreg1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.905     2.020    cont/cl/flagreg1/clk_IBUF_BUFG
    SLICE_X113Y32        FDCE                                         r  cont/cl/flagreg1/q_reg[1]/C
                         clock pessimism             -0.518     1.502    
    SLICE_X113Y32        FDCE (Hold_fdce_C_D)         0.091     1.593    cont/cl/flagreg1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cont/cl/flagreg0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            cont/cl/flagreg0/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.638     1.504    cont/cl/flagreg0/clk_IBUF_BUFG
    SLICE_X112Y34        FDCE                                         r  cont/cl/flagreg0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y34        FDCE (Prop_fdce_C_Q)         0.164     1.668 r  cont/cl/flagreg0/q_reg[0]/Q
                         net (fo=2, routed)           0.175     1.844    cont/cl/flagreg0/q_reg[0]_0
    SLICE_X112Y34        LUT4 (Prop_lut4_I3_O)        0.045     1.889 r  cont/cl/flagreg0/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    cont/cl/flagreg0/q[0]_i_1_n_0
    SLICE_X112Y34        FDCE                                         r  cont/cl/flagreg0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.907     2.022    cont/cl/flagreg0/clk_IBUF_BUFG
    SLICE_X112Y34        FDCE                                         r  cont/cl/flagreg0/q_reg[0]/C
                         clock pessimism             -0.518     1.504    
    SLICE_X112Y34        FDCE (Hold_fdce_C_D)         0.120     1.624    cont/cl/flagreg0/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cont/cl/flagreg0/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            cont/cl/flagreg0/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.638     1.504    cont/cl/flagreg0/clk_IBUF_BUFG
    SLICE_X110Y34        FDCE                                         r  cont/cl/flagreg0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y34        FDCE (Prop_fdce_C_Q)         0.141     1.645 r  cont/cl/flagreg0/q_reg[1]/Q
                         net (fo=2, routed)           0.185     1.830    cont/cl/flagreg0/q_reg[1]_0
    SLICE_X110Y34        LUT5 (Prop_lut5_I4_O)        0.045     1.875 r  cont/cl/flagreg0/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.875    cont/cl/flagreg0/q[1]_i_1_n_0
    SLICE_X110Y34        FDCE                                         r  cont/cl/flagreg0/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.907     2.022    cont/cl/flagreg0/clk_IBUF_BUFG
    SLICE_X110Y34        FDCE                                         r  cont/cl/flagreg0/q_reg[1]/C
                         clock pessimism             -0.518     1.504    
    SLICE_X110Y34        FDCE (Hold_fdce_C_D)         0.091     1.595    cont/cl/flagreg0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 dp/pcreg/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            dp/pcreg/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.561%)  route 0.205ns (52.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.629     1.495    dp/pcreg/clk_IBUF_BUFG
    SLICE_X109Y23        FDCE                                         r  dp/pcreg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y23        FDCE (Prop_fdce_C_Q)         0.141     1.636 r  dp/pcreg/q_reg[0]/Q
                         net (fo=11, routed)          0.205     1.842    dp/pcreg/q_reg[0]_0
    SLICE_X109Y23        LUT6 (Prop_lut6_I5_O)        0.045     1.887 r  dp/pcreg/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.887    dp/pcreg/q[0]_i_1_n_0
    SLICE_X109Y23        FDCE                                         r  dp/pcreg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.897     2.012    dp/pcreg/clk_IBUF_BUFG
    SLICE_X109Y23        FDCE                                         r  dp/pcreg/q_reg[0]/C
                         clock pessimism             -0.517     1.495    
    SLICE_X109Y23        FDCE (Hold_fdce_C_D)         0.091     1.586    dp/pcreg/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 cont/cl/flagreg1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            cont/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.607     1.473    cont/cl/flagreg1/clk_IBUF_BUFG
    SLICE_X104Y31        FDCE                                         r  cont/cl/flagreg1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y31        FDCE (Prop_fdce_C_Q)         0.164     1.637 r  cont/cl/flagreg1/q_reg[0]/Q
                         net (fo=2, routed)           0.233     1.871    cont/cl/flagreg1/q_reg[0]_0
    SLICE_X104Y31        LUT6 (Prop_lut6_I5_O)        0.045     1.916 r  cont/cl/flagreg1/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.916    cont/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X104Y31        FDCE                                         r  cont/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.875     1.990    cont/cl/flagreg1/clk_IBUF_BUFG
    SLICE_X104Y31        FDCE                                         r  cont/cl/flagreg1/q_reg[0]/C
                         clock pessimism             -0.517     1.473    
    SLICE_X104Y31        FDCE (Hold_fdce_C_D)         0.121     1.594    cont/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dp/pcreg/q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            dp/pcreg/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.714%)  route 0.182ns (42.286%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.638     1.504    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y34        FDCE                                         r  dp/pcreg/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y34        FDCE (Prop_fdce_C_Q)         0.141     1.645 r  dp/pcreg/q_reg[28]/Q
                         net (fo=3, routed)           0.182     1.828    dp/pcreg/PC[27]
    SLICE_X111Y34        LUT6 (Prop_lut6_I2_O)        0.045     1.873 r  dp/pcreg/q[25]_i_2/O
                         net (fo=1, routed)           0.000     1.873    dp/pcreg/q[25]_i_2_n_0
    SLICE_X111Y34        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.936 r  dp/pcreg/q_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    dp/pcreg/q_reg[25]_i_1_n_4
    SLICE_X111Y34        FDCE                                         r  dp/pcreg/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.907     2.022    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y34        FDCE                                         r  dp/pcreg/q_reg[28]/C
                         clock pessimism             -0.518     1.504    
    SLICE_X111Y34        FDCE (Hold_fdce_C_D)         0.105     1.609    dp/pcreg/q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dp/pcreg/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            dp/pcreg/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.426%)  route 0.185ns (42.574%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.633     1.499    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y29        FDCE                                         r  dp/pcreg/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y29        FDCE (Prop_fdce_C_Q)         0.141     1.640 r  dp/pcreg/q_reg[8]/Q
                         net (fo=3, routed)           0.185     1.825    dp/pcreg/PC[7]
    SLICE_X111Y29        LUT6 (Prop_lut6_I5_O)        0.045     1.870 r  dp/pcreg/q[5]_i_2/O
                         net (fo=1, routed)           0.000     1.870    dp/pcreg/q[5]_i_2_n_0
    SLICE_X111Y29        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.933 r  dp/pcreg/q_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.933    dp/pcreg/q_reg[5]_i_1_n_4
    SLICE_X111Y29        FDCE                                         r  dp/pcreg/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.902     2.017    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y29        FDCE                                         r  dp/pcreg/q_reg[8]/C
                         clock pessimism             -0.518     1.499    
    SLICE_X111Y29        FDCE (Hold_fdce_C_D)         0.105     1.604    dp/pcreg/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dp/pcreg/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            dp/pcreg/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.426%)  route 0.185ns (42.574%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.637     1.503    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y33        FDCE                                         r  dp/pcreg/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y33        FDCE (Prop_fdce_C_Q)         0.141     1.644 r  dp/pcreg/q_reg[24]/Q
                         net (fo=3, routed)           0.185     1.829    dp/pcreg/PC[23]
    SLICE_X111Y33        LUT6 (Prop_lut6_I5_O)        0.045     1.874 r  dp/pcreg/q[21]_i_2/O
                         net (fo=1, routed)           0.000     1.874    dp/pcreg/q[21]_i_2_n_0
    SLICE_X111Y33        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.937 r  dp/pcreg/q_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    dp/pcreg/q_reg[21]_i_1_n_4
    SLICE_X111Y33        FDCE                                         r  dp/pcreg/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.906     2.021    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y33        FDCE                                         r  dp/pcreg/q_reg[24]/C
                         clock pessimism             -0.518     1.503    
    SLICE_X111Y33        FDCE (Hold_fdce_C_D)         0.105     1.608    dp/pcreg/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dp/pcreg/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            dp/pcreg/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.426%)  route 0.185ns (42.574%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.634     1.500    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y30        FDCE                                         r  dp/pcreg/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y30        FDCE (Prop_fdce_C_Q)         0.141     1.641 r  dp/pcreg/q_reg[12]/Q
                         net (fo=3, routed)           0.185     1.826    dp/pcreg/PC[11]
    SLICE_X111Y30        LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  dp/pcreg/q[9]_i_2/O
                         net (fo=1, routed)           0.000     1.871    dp/pcreg/q[9]_i_2_n_0
    SLICE_X111Y30        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.934 r  dp/pcreg/q_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    dp/pcreg/q_reg[9]_i_1_n_4
    SLICE_X111Y30        FDCE                                         r  dp/pcreg/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.903     2.018    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y30        FDCE                                         r  dp/pcreg/q_reg[12]/C
                         clock pessimism             -0.518     1.500    
    SLICE_X111Y30        FDCE (Hold_fdce_C_D)         0.105     1.605    dp/pcreg/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dp/pcreg/q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            dp/pcreg/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.417%)  route 0.185ns (42.583%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.636     1.502    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y32        FDCE                                         r  dp/pcreg/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDCE (Prop_fdce_C_Q)         0.141     1.643 r  dp/pcreg/q_reg[20]/Q
                         net (fo=3, routed)           0.185     1.828    dp/pcreg/PC[19]
    SLICE_X111Y32        LUT6 (Prop_lut6_I5_O)        0.045     1.873 r  dp/pcreg/q[17]_i_2/O
                         net (fo=1, routed)           0.000     1.873    dp/pcreg/q[17]_i_2_n_0
    SLICE_X111Y32        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.936 r  dp/pcreg/q_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    dp/pcreg/q_reg[17]_i_1_n_4
    SLICE_X111Y32        FDCE                                         r  dp/pcreg/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.905     2.020    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y32        FDCE                                         r  dp/pcreg/q_reg[20]/C
                         clock pessimism             -0.518     1.502    
    SLICE_X111Y32        FDCE (Hold_fdce_C_D)         0.105     1.607    dp/pcreg/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.213 }
Period(ns):         10.426
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.426      8.271      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.426      9.426      SLICE_X112Y34   cont/cl/flagreg0/q_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.426      9.426      SLICE_X110Y34   cont/cl/flagreg0/q_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.426      9.426      SLICE_X104Y31   cont/cl/flagreg1/q_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.426      9.426      SLICE_X113Y32   cont/cl/flagreg1/q_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.426      9.426      SLICE_X109Y23   dp/pcreg/q_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.426      9.426      SLICE_X111Y30   dp/pcreg/q_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.426      9.426      SLICE_X111Y30   dp/pcreg/q_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.426      9.426      SLICE_X111Y30   dp/pcreg/q_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.426      9.426      SLICE_X111Y31   dp/pcreg/q_reg[13]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.213       3.963      SLICE_X108Y23   dp/d_mem/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.213       3.963      SLICE_X108Y23   dp/d_mem/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.213       3.963      SLICE_X108Y23   dp/d_mem/mem_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.213       3.963      SLICE_X108Y23   dp/d_mem/mem_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.213       3.963      SLICE_X108Y23   dp/d_mem/mem_reg_0_63_11_11/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.213       3.963      SLICE_X108Y23   dp/d_mem/mem_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.213       3.963      SLICE_X108Y23   dp/d_mem/mem_reg_0_63_12_12/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.213       3.963      SLICE_X108Y23   dp/d_mem/mem_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.213       3.963      SLICE_X108Y26   dp/d_mem/mem_reg_0_63_13_13/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.213       3.963      SLICE_X108Y26   dp/d_mem/mem_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.213       3.963      SLICE_X108Y23   dp/d_mem/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.213       3.963      SLICE_X108Y23   dp/d_mem/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.213       3.963      SLICE_X108Y23   dp/d_mem/mem_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.213       3.963      SLICE_X108Y23   dp/d_mem/mem_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.213       3.963      SLICE_X108Y23   dp/d_mem/mem_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.213       3.963      SLICE_X108Y23   dp/d_mem/mem_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.213       3.963      SLICE_X108Y23   dp/d_mem/mem_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.213       3.963      SLICE_X108Y23   dp/d_mem/mem_reg_0_63_12_12/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.213       3.963      SLICE_X108Y26   dp/d_mem/mem_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.213       3.963      SLICE_X108Y26   dp/d_mem/mem_reg_0_63_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           159 Endpoints
Min Delay           159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            Result[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.308ns  (logic 7.718ns (39.973%)  route 11.590ns (60.027%))
  Logic Levels:           16  (CARRY4=10 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.865     5.109    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y27        FDCE                                         r  dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y27        FDCE (Prop_fdce_C_Q)         0.456     5.565 r  dp/pcreg/q_reg[4]/Q
                         net (fo=68, routed)          0.690     6.254    dp/pcreg/PC[3]
    SLICE_X109Y27        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.779 r  dp/pcreg/y0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    dp/pcreg/y0_carry_i_1_n_0
    SLICE_X109Y28        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 r  dp/pcreg/y0_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.529     7.643    dp/pcadd2/d1[5]
    SLICE_X110Y27        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     8.496 r  dp/pcadd2/y0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.496    dp/pcadd2/y0_carry__0_n_0
    SLICE_X110Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  dp/pcadd2/y0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.610    dp/pcadd2/y0_carry__1_n_0
    SLICE_X110Y29        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.832 f  dp/pcadd2/y0_carry__2/O[0]
                         net (fo=9, routed)           0.839     9.671    dp/pcreg/r15[12]
    SLICE_X108Y29        LUT5 (Prop_lut5_I2_O)        0.299     9.970 r  dp/pcreg/Result0_carry__2_i_11/O
                         net (fo=10, routed)          0.829    10.799    dp/pcreg/i_alu/aD2M4dsP[13]
    SLICE_X106Y29        LUT4 (Prop_lut4_I3_O)        0.124    10.923 r  dp/pcreg/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.923    dp/i_alu/ALUResult_OBUF[12]_inst_i_2_2[1]
    SLICE_X106Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.473 r  dp/i_alu/Result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.473    dp/i_alu/Result0_inferred__0/i__carry__2_n_0
    SLICE_X106Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.587 r  dp/i_alu/Result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.587    dp/i_alu/Result0_inferred__0/i__carry__3_n_0
    SLICE_X106Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.701 r  dp/i_alu/Result0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.701    dp/i_alu/Result0_inferred__0/i__carry__4_n_0
    SLICE_X106Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.815 r  dp/i_alu/Result0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.815    dp/i_alu/Result0_inferred__0/i__carry__5_n_0
    SLICE_X106Y33        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.054 r  dp/i_alu/Result0_inferred__0/i__carry__6/O[2]
                         net (fo=2, routed)           0.841    12.894    dp/pcreg/ALUResult_OBUF[31]_inst_i_1_1[29]
    SLICE_X104Y32        LUT6 (Prop_lut6_I1_O)        0.302    13.196 r  dp/pcreg/ALUResult_OBUF[30]_inst_i_2/O
                         net (fo=1, routed)           0.000    13.196    dp/pcreg/ALUResult_OBUF[30]_inst_i_2_n_0
    SLICE_X104Y32        MUXF7 (Prop_muxf7_I0_O)      0.209    13.405 r  dp/pcreg/ALUResult_OBUF[30]_inst_i_1/O
                         net (fo=4, routed)           1.379    14.785    dp/pcreg/q_reg[6]_2
    SLICE_X112Y35        LUT3 (Prop_lut3_I2_O)        0.319    15.104 r  dp/pcreg/Result_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           6.483    21.587    Result_OBUF[30]
    A18                  OBUF (Prop_obuf_I_O)         2.830    24.417 r  Result_OBUF[30]_inst/O
                         net (fo=0)                   0.000    24.417    Result[30]
    A18                                                               r  Result[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            Result[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.824ns  (logic 7.815ns (41.517%)  route 11.009ns (58.483%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.865     5.109    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y27        FDCE                                         r  dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y27        FDCE (Prop_fdce_C_Q)         0.456     5.565 r  dp/pcreg/q_reg[4]/Q
                         net (fo=68, routed)          0.690     6.254    dp/pcreg/PC[3]
    SLICE_X109Y27        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.779 r  dp/pcreg/y0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    dp/pcreg/y0_carry_i_1_n_0
    SLICE_X109Y28        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 r  dp/pcreg/y0_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.529     7.643    dp/pcadd2/d1[5]
    SLICE_X110Y27        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     8.496 r  dp/pcadd2/y0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.496    dp/pcadd2/y0_carry__0_n_0
    SLICE_X110Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  dp/pcadd2/y0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.610    dp/pcadd2/y0_carry__1_n_0
    SLICE_X110Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  dp/pcadd2/y0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.724    dp/pcadd2/y0_carry__2_n_0
    SLICE_X110Y30        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.037 r  dp/pcadd2/y0_carry__3/O[3]
                         net (fo=10, routed)          0.762     9.799    dp/pcreg/r15[19]
    SLICE_X104Y30        LUT5 (Prop_lut5_I0_O)        0.306    10.105 r  dp/pcreg/Result0_carry__4_i_12/O
                         net (fo=11, routed)          0.846    10.951    dp/pcreg/SrcB[20]
    SLICE_X107Y31        LUT4 (Prop_lut4_I3_O)        0.124    11.075 r  dp/pcreg/Result0_carry__4_i_8/O
                         net (fo=1, routed)           0.000    11.075    dp/i_alu/ALUResult_OBUF[20]_inst_i_2_0[0]
    SLICE_X107Y31        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.607 r  dp/i_alu/Result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.607    dp/i_alu/Result0_carry__4_n_0
    SLICE_X107Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.721 r  dp/i_alu/Result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.721    dp/i_alu/Result0_carry__5_n_0
    SLICE_X107Y33        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.055 r  dp/i_alu/Result0_carry__6/O[1]
                         net (fo=2, routed)           0.663    12.718    dp/pcreg/ALUResult_OBUF[31]_inst_i_1_0[28]
    SLICE_X105Y34        LUT6 (Prop_lut6_I4_O)        0.303    13.021 r  dp/pcreg/ALUResult_OBUF[29]_inst_i_2/O
                         net (fo=1, routed)           0.000    13.021    dp/pcreg/ALUResult_OBUF[29]_inst_i_2_n_0
    SLICE_X105Y34        MUXF7 (Prop_muxf7_I0_O)      0.238    13.259 r  dp/pcreg/ALUResult_OBUF[29]_inst_i_1/O
                         net (fo=4, routed)           1.845    15.104    dp/pcreg/q_reg[6]_24
    SLICE_X111Y37        LUT3 (Prop_lut3_I2_O)        0.326    15.430 r  dp/pcreg/Result_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           5.673    21.103    Result_OBUF[29]
    A19                  OBUF (Prop_obuf_I_O)         2.829    23.932 r  Result_OBUF[29]_inst/O
                         net (fo=0)                   0.000    23.932    Result[29]
    A19                                                               r  Result[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            Result[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.001ns  (logic 7.426ns (41.251%)  route 10.576ns (58.749%))
  Logic Levels:           15  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.865     5.109    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y27        FDCE                                         r  dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y27        FDCE (Prop_fdce_C_Q)         0.456     5.565 r  dp/pcreg/q_reg[4]/Q
                         net (fo=68, routed)          0.690     6.254    dp/pcreg/PC[3]
    SLICE_X109Y27        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.779 r  dp/pcreg/y0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    dp/pcreg/y0_carry_i_1_n_0
    SLICE_X109Y28        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 r  dp/pcreg/y0_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.529     7.643    dp/pcadd2/d1[5]
    SLICE_X110Y27        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     8.496 r  dp/pcadd2/y0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.496    dp/pcadd2/y0_carry__0_n_0
    SLICE_X110Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  dp/pcadd2/y0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.610    dp/pcadd2/y0_carry__1_n_0
    SLICE_X110Y29        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.832 f  dp/pcadd2/y0_carry__2/O[0]
                         net (fo=9, routed)           0.839     9.671    dp/pcreg/r15[12]
    SLICE_X108Y29        LUT5 (Prop_lut5_I2_O)        0.299     9.970 r  dp/pcreg/Result0_carry__2_i_11/O
                         net (fo=10, routed)          0.829    10.799    dp/pcreg/i_alu/aD2M4dsP[13]
    SLICE_X106Y29        LUT4 (Prop_lut4_I3_O)        0.124    10.923 r  dp/pcreg/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.923    dp/i_alu/ALUResult_OBUF[12]_inst_i_2_2[1]
    SLICE_X106Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.473 r  dp/i_alu/Result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.473    dp/i_alu/Result0_inferred__0/i__carry__2_n_0
    SLICE_X106Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.587 r  dp/i_alu/Result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.587    dp/i_alu/Result0_inferred__0/i__carry__3_n_0
    SLICE_X106Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.701 r  dp/i_alu/Result0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.701    dp/i_alu/Result0_inferred__0/i__carry__4_n_0
    SLICE_X106Y32        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.014 r  dp/i_alu/Result0_inferred__0/i__carry__5/O[3]
                         net (fo=2, routed)           0.860    12.874    dp/pcreg/ALUResult_OBUF[31]_inst_i_1_1[26]
    SLICE_X105Y35        LUT6 (Prop_lut6_I1_O)        0.306    13.180 r  dp/pcreg/ALUResult_OBUF[27]_inst_i_2/O
                         net (fo=1, routed)           0.403    13.583    dp/pcreg/ALUResult_OBUF[27]_inst_i_2_n_0
    SLICE_X105Y35        LUT3 (Prop_lut3_I0_O)        0.124    13.707 r  dp/pcreg/ALUResult_OBUF[27]_inst_i_1/O
                         net (fo=4, routed)           1.293    15.000    dp/pcreg/q_reg[6]_23
    SLICE_X112Y37        LUT3 (Prop_lut3_I2_O)        0.150    15.150 r  dp/pcreg/Result_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           5.133    20.282    Result_OBUF[27]
    C18                  OBUF (Prop_obuf_I_O)         2.828    23.110 r  Result_OBUF[27]_inst/O
                         net (fo=0)                   0.000    23.110    Result[27]
    C18                                                               r  Result[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            Result[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.331ns  (logic 7.187ns (41.468%)  route 10.144ns (58.532%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.865     5.109    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y27        FDCE                                         r  dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y27        FDCE (Prop_fdce_C_Q)         0.456     5.565 r  dp/pcreg/q_reg[4]/Q
                         net (fo=68, routed)          0.690     6.254    dp/pcreg/PC[3]
    SLICE_X109Y27        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.779 r  dp/pcreg/y0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    dp/pcreg/y0_carry_i_1_n_0
    SLICE_X109Y28        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 r  dp/pcreg/y0_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.529     7.643    dp/pcadd2/d1[5]
    SLICE_X110Y27        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     8.496 r  dp/pcadd2/y0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.496    dp/pcadd2/y0_carry__0_n_0
    SLICE_X110Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  dp/pcadd2/y0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.610    dp/pcadd2/y0_carry__1_n_0
    SLICE_X110Y29        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.832 f  dp/pcadd2/y0_carry__2/O[0]
                         net (fo=9, routed)           0.839     9.671    dp/pcreg/r15[12]
    SLICE_X108Y29        LUT5 (Prop_lut5_I2_O)        0.299     9.970 r  dp/pcreg/Result0_carry__2_i_11/O
                         net (fo=10, routed)          0.829    10.799    dp/pcreg/i_alu/aD2M4dsP[13]
    SLICE_X106Y29        LUT4 (Prop_lut4_I3_O)        0.124    10.923 r  dp/pcreg/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.923    dp/i_alu/ALUResult_OBUF[12]_inst_i_2_2[1]
    SLICE_X106Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.473 r  dp/i_alu/Result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.473    dp/i_alu/Result0_inferred__0/i__carry__2_n_0
    SLICE_X106Y30        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.712 r  dp/i_alu/Result0_inferred__0/i__carry__3/O[2]
                         net (fo=2, routed)           0.789    12.501    dp/pcreg/ALUResult_OBUF[31]_inst_i_1_1[17]
    SLICE_X105Y31        LUT6 (Prop_lut6_I1_O)        0.302    12.803 r  dp/pcreg/ALUResult_OBUF[18]_inst_i_2/O
                         net (fo=1, routed)           0.000    12.803    dp/pcreg/ALUResult_OBUF[18]_inst_i_2_n_0
    SLICE_X105Y31        MUXF7 (Prop_muxf7_I0_O)      0.238    13.041 r  dp/pcreg/ALUResult_OBUF[18]_inst_i_1/O
                         net (fo=4, routed)           1.455    14.496    dp/pcreg/q_reg[6]_14
    SLICE_X113Y35        LUT3 (Prop_lut3_I2_O)        0.298    14.794 r  dp/pcreg/Result_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           5.013    19.807    Result_OBUF[18]
    D22                  OBUF (Prop_obuf_I_O)         2.633    22.439 r  Result_OBUF[18]_inst/O
                         net (fo=0)                   0.000    22.439    Result[18]
    D22                                                               r  Result[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            Result[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.264ns  (logic 7.323ns (42.419%)  route 9.941ns (57.581%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.865     5.109    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y27        FDCE                                         r  dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y27        FDCE (Prop_fdce_C_Q)         0.456     5.565 r  dp/pcreg/q_reg[4]/Q
                         net (fo=68, routed)          0.690     6.254    dp/pcreg/PC[3]
    SLICE_X109Y27        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.779 r  dp/pcreg/y0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    dp/pcreg/y0_carry_i_1_n_0
    SLICE_X109Y28        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 r  dp/pcreg/y0_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.529     7.643    dp/pcadd2/d1[5]
    SLICE_X110Y27        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     8.496 r  dp/pcadd2/y0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.496    dp/pcadd2/y0_carry__0_n_0
    SLICE_X110Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  dp/pcadd2/y0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.610    dp/pcadd2/y0_carry__1_n_0
    SLICE_X110Y29        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.832 f  dp/pcadd2/y0_carry__2/O[0]
                         net (fo=9, routed)           0.839     9.671    dp/pcreg/r15[12]
    SLICE_X108Y29        LUT5 (Prop_lut5_I2_O)        0.299     9.970 r  dp/pcreg/Result0_carry__2_i_11/O
                         net (fo=10, routed)          0.829    10.799    dp/pcreg/i_alu/aD2M4dsP[13]
    SLICE_X106Y29        LUT4 (Prop_lut4_I3_O)        0.124    10.923 r  dp/pcreg/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.923    dp/i_alu/ALUResult_OBUF[12]_inst_i_2_2[1]
    SLICE_X106Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.473 r  dp/i_alu/Result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.473    dp/i_alu/Result0_inferred__0/i__carry__2_n_0
    SLICE_X106Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.587 r  dp/i_alu/Result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.587    dp/i_alu/Result0_inferred__0/i__carry__3_n_0
    SLICE_X106Y31        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.900 r  dp/i_alu/Result0_inferred__0/i__carry__4/O[3]
                         net (fo=2, routed)           0.707    12.606    dp/pcreg/ALUResult_OBUF[31]_inst_i_1_1[22]
    SLICE_X107Y35        LUT6 (Prop_lut6_I1_O)        0.306    12.912 r  dp/pcreg/ALUResult_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.559    13.472    dp/pcreg/ALUResult_OBUF[23]_inst_i_2_n_0
    SLICE_X108Y35        LUT3 (Prop_lut3_I0_O)        0.124    13.596 r  dp/pcreg/ALUResult_OBUF[23]_inst_i_1/O
                         net (fo=4, routed)           0.675    14.271    dp/pcreg/q_reg[6]_19
    SLICE_X113Y35        LUT3 (Prop_lut3_I2_O)        0.149    14.420 r  dp/pcreg/Result_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           5.112    19.532    Result_OBUF[23]
    B20                  OBUF (Prop_obuf_I_O)         2.840    22.372 r  Result_OBUF[23]_inst/O
                         net (fo=0)                   0.000    22.372    Result[23]
    B20                                                               r  Result[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            Result[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.194ns  (logic 6.873ns (39.973%)  route 10.321ns (60.027%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.865     5.109    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y27        FDCE                                         r  dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y27        FDCE (Prop_fdce_C_Q)         0.456     5.565 r  dp/pcreg/q_reg[4]/Q
                         net (fo=68, routed)          0.690     6.254    dp/pcreg/PC[3]
    SLICE_X109Y27        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.779 r  dp/pcreg/y0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    dp/pcreg/y0_carry_i_1_n_0
    SLICE_X109Y28        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 r  dp/pcreg/y0_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.529     7.643    dp/pcadd2/d1[5]
    SLICE_X110Y27        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     8.496 r  dp/pcadd2/y0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.496    dp/pcadd2/y0_carry__0_n_0
    SLICE_X110Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  dp/pcadd2/y0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.610    dp/pcadd2/y0_carry__1_n_0
    SLICE_X110Y29        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.832 f  dp/pcadd2/y0_carry__2/O[0]
                         net (fo=9, routed)           0.839     9.671    dp/pcreg/r15[12]
    SLICE_X108Y29        LUT5 (Prop_lut5_I2_O)        0.299     9.970 r  dp/pcreg/Result0_carry__2_i_11/O
                         net (fo=10, routed)          0.829    10.799    dp/pcreg/i_alu/aD2M4dsP[13]
    SLICE_X106Y29        LUT4 (Prop_lut4_I3_O)        0.124    10.923 r  dp/pcreg/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.923    dp/i_alu/ALUResult_OBUF[12]_inst_i_2_2[1]
    SLICE_X106Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.473 r  dp/i_alu/Result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.473    dp/i_alu/Result0_inferred__0/i__carry__2_n_0
    SLICE_X106Y30        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.695 r  dp/i_alu/Result0_inferred__0/i__carry__3/O[0]
                         net (fo=2, routed)           0.705    12.400    dp/pcreg/ALUResult_OBUF[31]_inst_i_1_1[15]
    SLICE_X105Y30        LUT6 (Prop_lut6_I1_O)        0.299    12.699 r  dp/pcreg/ALUResult_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.622    13.320    dp/pcreg/ALUResult_OBUF[16]_inst_i_2_n_0
    SLICE_X105Y29        LUT3 (Prop_lut3_I0_O)        0.124    13.444 r  dp/pcreg/ALUResult_OBUF[16]_inst_i_1/O
                         net (fo=4, routed)           1.604    15.049    dp/pcreg/q_reg[6]_12
    SLICE_X113Y35        LUT3 (Prop_lut3_I2_O)        0.124    15.173 r  dp/pcreg/Result_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           4.503    19.676    Result_OBUF[16]
    E21                  OBUF (Prop_obuf_I_O)         2.627    22.303 r  Result_OBUF[16]_inst/O
                         net (fo=0)                   0.000    22.303    Result[16]
    E21                                                               r  Result[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            Result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.120ns  (logic 7.095ns (41.441%)  route 10.025ns (58.559%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.865     5.109    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y27        FDCE                                         r  dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y27        FDCE (Prop_fdce_C_Q)         0.456     5.565 r  dp/pcreg/q_reg[4]/Q
                         net (fo=68, routed)          0.690     6.254    dp/pcreg/PC[3]
    SLICE_X109Y27        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.779 r  dp/pcreg/y0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    dp/pcreg/y0_carry_i_1_n_0
    SLICE_X109Y28        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 r  dp/pcreg/y0_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.529     7.643    dp/pcadd2/d1[5]
    SLICE_X110Y27        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     8.496 r  dp/pcadd2/y0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.496    dp/pcadd2/y0_carry__0_n_0
    SLICE_X110Y28        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.830 f  dp/pcadd2/y0_carry__1/O[1]
                         net (fo=9, routed)           0.776     9.606    dp/pcreg/r15[9]
    SLICE_X113Y28        LUT5 (Prop_lut5_I2_O)        0.303     9.909 r  dp/pcreg/Result0_carry__1_i_10/O
                         net (fo=10, routed)          0.619    10.528    dp/pcreg/i_alu/aD2M4dsP[10]
    SLICE_X106Y28        LUT4 (Prop_lut4_I0_O)        0.124    10.652 r  dp/pcreg/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.652    dp/i_alu/ALUResult_OBUF[8]_inst_i_2_2[2]
    SLICE_X106Y28        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.050 r  dp/i_alu/Result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.050    dp/i_alu/Result0_inferred__0/i__carry__1_n_0
    SLICE_X106Y29        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.384 r  dp/i_alu/Result0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.883    12.268    dp/pcreg/ALUResult_OBUF[31]_inst_i_1_1[12]
    SLICE_X106Y24        LUT6 (Prop_lut6_I5_O)        0.303    12.571 r  dp/pcreg/ALUResult_OBUF[13]_inst_i_2/O
                         net (fo=1, routed)           0.433    13.004    dp/pcreg/ALUResult_OBUF[13]_inst_i_2_n_0
    SLICE_X106Y24        LUT3 (Prop_lut3_I0_O)        0.124    13.128 r  dp/pcreg/ALUResult_OBUF[13]_inst_i_1/O
                         net (fo=4, routed)           1.399    14.527    dp/pcreg/q_reg[6]_9
    SLICE_X113Y34        LUT3 (Prop_lut3_I2_O)        0.152    14.679 r  dp/pcreg/Result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.695    19.374    Result_OBUF[13]
    B22                  OBUF (Prop_obuf_I_O)         2.855    22.228 r  Result_OBUF[13]_inst/O
                         net (fo=0)                   0.000    22.228    Result[13]
    B22                                                               r  Result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            Result[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.040ns  (logic 7.327ns (43.000%)  route 9.713ns (57.000%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.865     5.109    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y27        FDCE                                         r  dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y27        FDCE (Prop_fdce_C_Q)         0.456     5.565 r  dp/pcreg/q_reg[4]/Q
                         net (fo=68, routed)          0.690     6.254    dp/pcreg/PC[3]
    SLICE_X109Y27        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.779 r  dp/pcreg/y0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    dp/pcreg/y0_carry_i_1_n_0
    SLICE_X109Y28        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 r  dp/pcreg/y0_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.529     7.643    dp/pcadd2/d1[5]
    SLICE_X110Y27        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     8.496 r  dp/pcadd2/y0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.496    dp/pcadd2/y0_carry__0_n_0
    SLICE_X110Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  dp/pcadd2/y0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.610    dp/pcadd2/y0_carry__1_n_0
    SLICE_X110Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  dp/pcadd2/y0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.724    dp/pcadd2/y0_carry__2_n_0
    SLICE_X110Y30        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.037 r  dp/pcadd2/y0_carry__3/O[3]
                         net (fo=10, routed)          0.762     9.799    dp/pcreg/r15[19]
    SLICE_X104Y30        LUT5 (Prop_lut5_I0_O)        0.306    10.105 r  dp/pcreg/Result0_carry__4_i_12/O
                         net (fo=11, routed)          0.846    10.951    dp/pcreg/SrcB[20]
    SLICE_X107Y31        LUT4 (Prop_lut4_I3_O)        0.124    11.075 r  dp/pcreg/Result0_carry__4_i_8/O
                         net (fo=1, routed)           0.000    11.075    dp/i_alu/ALUResult_OBUF[20]_inst_i_2_0[0]
    SLICE_X107Y31        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.607 r  dp/i_alu/Result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.607    dp/i_alu/Result0_carry__4_n_0
    SLICE_X107Y32        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.829 r  dp/i_alu/Result0_carry__5/O[0]
                         net (fo=2, routed)           0.803    12.632    dp/pcreg/ALUResult_OBUF[31]_inst_i_1_0[23]
    SLICE_X105Y34        LUT6 (Prop_lut6_I4_O)        0.299    12.931 r  dp/pcreg/ALUResult_OBUF[24]_inst_i_2/O
                         net (fo=1, routed)           0.000    12.931    dp/pcreg/ALUResult_OBUF[24]_inst_i_2_n_0
    SLICE_X105Y34        MUXF7 (Prop_muxf7_I0_O)      0.212    13.143 r  dp/pcreg/ALUResult_OBUF[24]_inst_i_1/O
                         net (fo=4, routed)           1.279    14.422    dp/pcreg/q_reg[6]_20
    SLICE_X112Y34        LUT3 (Prop_lut3_I2_O)        0.299    14.721 r  dp/pcreg/Result_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           4.803    19.524    Result_OBUF[24]
    B19                  OBUF (Prop_obuf_I_O)         2.624    22.149 r  Result_OBUF[24]_inst/O
                         net (fo=0)                   0.000    22.149    Result[24]
    B19                                                               r  Result[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/pcreg/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            Result[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.025ns  (logic 5.199ns (30.537%)  route 11.826ns (69.463%))
  Logic Levels:           10  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.869     5.113    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y29        FDCE                                         r  dp/pcreg/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y29        FDCE (Prop_fdce_C_Q)         0.456     5.569 r  dp/pcreg/q_reg[6]/Q
                         net (fo=68, routed)          1.234     6.802    dp/pcreg/PC[5]
    SLICE_X109Y25        LUT6 (Prop_lut6_I2_O)        0.124     6.926 r  dp/pcreg/mem_reg_r2_0_15_0_5_i_3/O
                         net (fo=32, routed)          1.136     8.062    dp/rf/mem_reg_r2_0_15_0_5/ADDRC1
    SLICE_X108Y25        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.215 f  dp/rf/mem_reg_r2_0_15_0_5/RAMC/O
                         net (fo=3, routed)           0.585     8.801    dp/pcreg/rd20[4]
    SLICE_X111Y27        LUT5 (Prop_lut5_I3_O)        0.331     9.132 r  dp/pcreg/Result0_carry__0_i_11/O
                         net (fo=9, routed)           0.627     9.758    dp/pcreg/i_alu/aD2M4dsP[4]
    SLICE_X106Y27        LUT4 (Prop_lut4_I0_O)        0.124     9.882 r  dp/pcreg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.882    dp/i_alu/ALUResult_OBUF[4]_inst_i_2_2[0]
    SLICE_X106Y27        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.306 r  dp/i_alu/Result0_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.597    10.904    dp/pcreg/ALUResult_OBUF[31]_inst_i_1_1[5]
    SLICE_X107Y25        LUT6 (Prop_lut6_I5_O)        0.303    11.207 r  dp/pcreg/ALUResult_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.395    11.602    dp/pcreg/ALUResult_OBUF[5]_inst_i_2_n_0
    SLICE_X109Y25        LUT3 (Prop_lut3_I0_O)        0.124    11.726 r  dp/pcreg/ALUResult_OBUF[5]_inst_i_1/O
                         net (fo=36, routed)          0.706    12.432    dp/d_mem/mem_reg_0_63_22_22/A3
    SLICE_X112Y25        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.409    12.841 r  dp/d_mem/mem_reg_0_63_22_22/SP/O
                         net (fo=3, routed)           1.588    14.429    dp/pcreg/rd[22]
    SLICE_X113Y35        LUT3 (Prop_lut3_I0_O)        0.124    14.553 r  dp/pcreg/Result_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           4.958    19.511    Result_OBUF[22]
    D20                  OBUF (Prop_obuf_I_O)         2.627    22.138 r  Result_OBUF[22]_inst/O
                         net (fo=0)                   0.000    22.138    Result[22]
    D20                                                               r  Result[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            Result[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.941ns  (logic 7.499ns (44.265%)  route 9.442ns (55.735%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.865     5.109    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y27        FDCE                                         r  dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y27        FDCE (Prop_fdce_C_Q)         0.456     5.565 r  dp/pcreg/q_reg[4]/Q
                         net (fo=68, routed)          0.690     6.254    dp/pcreg/PC[3]
    SLICE_X109Y27        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.779 r  dp/pcreg/y0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    dp/pcreg/y0_carry_i_1_n_0
    SLICE_X109Y28        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 r  dp/pcreg/y0_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.529     7.643    dp/pcadd2/d1[5]
    SLICE_X110Y27        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     8.496 r  dp/pcadd2/y0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.496    dp/pcadd2/y0_carry__0_n_0
    SLICE_X110Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  dp/pcadd2/y0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.610    dp/pcadd2/y0_carry__1_n_0
    SLICE_X110Y29        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.832 f  dp/pcadd2/y0_carry__2/O[0]
                         net (fo=9, routed)           0.839     9.671    dp/pcreg/r15[12]
    SLICE_X108Y29        LUT5 (Prop_lut5_I2_O)        0.299     9.970 r  dp/pcreg/Result0_carry__2_i_11/O
                         net (fo=10, routed)          0.829    10.799    dp/pcreg/i_alu/aD2M4dsP[13]
    SLICE_X106Y29        LUT4 (Prop_lut4_I3_O)        0.124    10.923 r  dp/pcreg/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.923    dp/i_alu/ALUResult_OBUF[12]_inst_i_2_2[1]
    SLICE_X106Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.473 r  dp/i_alu/Result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.473    dp/i_alu/Result0_inferred__0/i__carry__2_n_0
    SLICE_X106Y30        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.807 r  dp/i_alu/Result0_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           0.556    12.363    dp/pcreg/ALUResult_OBUF[31]_inst_i_1_1[16]
    SLICE_X105Y31        LUT6 (Prop_lut6_I5_O)        0.303    12.666 r  dp/pcreg/ALUResult_OBUF[17]_inst_i_2/O
                         net (fo=1, routed)           0.000    12.666    dp/pcreg/ALUResult_OBUF[17]_inst_i_2_n_0
    SLICE_X105Y31        MUXF7 (Prop_muxf7_I0_O)      0.212    12.878 r  dp/pcreg/ALUResult_OBUF[17]_inst_i_1/O
                         net (fo=4, routed)           1.297    14.175    dp/pcreg/q_reg[6]_13
    SLICE_X113Y35        LUT3 (Prop_lut3_I2_O)        0.325    14.500 r  dp/pcreg/Result_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           4.702    19.202    Result_OBUF[17]
    C22                  OBUF (Prop_obuf_I_O)         2.848    22.050 r  Result_OBUF[17]_inst/O
                         net (fo=0)                   0.000    22.050    Result[17]
    C22                                                               r  Result[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dp/pcreg/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            PC[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.629ns  (logic 1.282ns (78.683%)  route 0.347ns (21.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.635     1.501    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y31        FDCE                                         r  dp/pcreg/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.141     1.642 r  dp/pcreg/q_reg[14]/Q
                         net (fo=3, routed)           0.347     1.990    PC_OBUF[14]
    Y20                  OBUF (Prop_obuf_I_O)         1.141     3.130 r  PC_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.130    PC[14]
    Y20                                                               r  PC[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/pcreg/q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            PC[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.262ns (74.952%)  route 0.422ns (25.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.636     1.502    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y32        FDCE                                         r  dp/pcreg/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDCE (Prop_fdce_C_Q)         0.141     1.643 r  dp/pcreg/q_reg[19]/Q
                         net (fo=3, routed)           0.422     2.065    PC_OBUF[19]
    V19                  OBUF (Prop_obuf_I_O)         1.121     3.186 r  PC_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.186    PC[19]
    V19                                                               r  PC[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/pcreg/q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            PC[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.266ns (74.634%)  route 0.430ns (25.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.637     1.503    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y33        FDCE                                         r  dp/pcreg/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y33        FDCE (Prop_fdce_C_Q)         0.141     1.644 r  dp/pcreg/q_reg[22]/Q
                         net (fo=3, routed)           0.430     2.075    PC_OBUF[22]
    U20                  OBUF (Prop_obuf_I_O)         1.125     3.200 r  PC_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.200    PC[22]
    U20                                                               r  PC[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/pcreg/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            PC[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.719ns  (logic 1.298ns (75.489%)  route 0.421ns (24.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.636     1.502    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y32        FDCE                                         r  dp/pcreg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDCE (Prop_fdce_C_Q)         0.141     1.643 r  dp/pcreg/q_reg[18]/Q
                         net (fo=3, routed)           0.421     2.065    PC_OBUF[18]
    AA22                 OBUF (Prop_obuf_I_O)         1.157     3.221 r  PC_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.221    PC[18]
    AA22                                                              r  PC[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/pcreg/q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            PC[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.288ns (74.859%)  route 0.433ns (25.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.637     1.503    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y33        FDCE                                         r  dp/pcreg/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y33        FDCE (Prop_fdce_C_Q)         0.141     1.644 r  dp/pcreg/q_reg[21]/Q
                         net (fo=3, routed)           0.433     2.077    PC_OBUF[21]
    V20                  OBUF (Prop_obuf_I_O)         1.147     3.225 r  PC_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.225    PC[21]
    V20                                                               r  PC[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/pcreg/q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            PC[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 1.307ns (75.702%)  route 0.420ns (24.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.636     1.502    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y32        FDCE                                         r  dp/pcreg/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDCE (Prop_fdce_C_Q)         0.141     1.643 r  dp/pcreg/q_reg[17]/Q
                         net (fo=3, routed)           0.420     2.063    PC_OBUF[17]
    AB22                 OBUF (Prop_obuf_I_O)         1.166     3.229 r  PC_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.229    PC[17]
    AB22                                                              r  PC[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/pcreg/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            PC[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.298ns (75.046%)  route 0.432ns (24.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.635     1.501    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y31        FDCE                                         r  dp/pcreg/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.141     1.642 r  dp/pcreg/q_reg[16]/Q
                         net (fo=3, routed)           0.432     2.074    PC_OBUF[16]
    AA21                 OBUF (Prop_obuf_I_O)         1.157     3.231 r  PC_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.231    PC[16]
    AA21                                                              r  PC[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/pcreg/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            PC[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.733ns  (logic 1.309ns (75.543%)  route 0.424ns (24.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.635     1.501    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y31        FDCE                                         r  dp/pcreg/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.141     1.642 r  dp/pcreg/q_reg[15]/Q
                         net (fo=3, routed)           0.424     2.066    PC_OBUF[15]
    AB21                 OBUF (Prop_obuf_I_O)         1.168     3.234 r  PC_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.234    PC[15]
    AB21                                                              r  PC[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/pcreg/q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            PC[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.286ns (73.424%)  route 0.465ns (26.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.637     1.503    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y33        FDCE                                         r  dp/pcreg/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y33        FDCE (Prop_fdce_C_Q)         0.141     1.644 r  dp/pcreg/q_reg[23]/Q
                         net (fo=3, routed)           0.465     2.110    PC_OBUF[23]
    W21                  OBUF (Prop_obuf_I_O)         1.145     3.255 r  PC_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.255    PC[23]
    W21                                                               r  PC[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/pcreg/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Destination:            PC[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.288ns (73.213%)  route 0.471ns (26.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.638     1.504    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y34        FDCE                                         r  dp/pcreg/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y34        FDCE (Prop_fdce_C_Q)         0.141     1.645 r  dp/pcreg/q_reg[26]/Q
                         net (fo=3, routed)           0.471     2.117    PC_OBUF[26]
    V22                  OBUF (Prop_obuf_I_O)         1.147     3.263 r  PC_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.263    PC[26]
    V22                                                               r  PC[26] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dp/pcreg/q_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.429ns  (logic 0.961ns (17.706%)  route 4.468ns (82.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K15                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  reset_IBUF_inst/O
                         net (fo=36, routed)          4.468     5.429    dp/pcreg/reset
    SLICE_X109Y23        FDCE                                         f  dp/pcreg/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.685     4.587    dp/pcreg/clk_IBUF_BUFG
    SLICE_X109Y23        FDCE                                         r  dp/pcreg/q_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dp/pcreg/q_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.944ns  (logic 0.961ns (19.443%)  route 3.983ns (80.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K15                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.983     4.944    dp/pcreg/reset
    SLICE_X110Y26        FDCE                                         f  dp/pcreg/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.687     4.589    dp/pcreg/clk_IBUF_BUFG
    SLICE_X110Y26        FDCE                                         r  dp/pcreg/q_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dp/pcreg/q_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.778ns  (logic 0.961ns (20.118%)  route 3.817ns (79.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K15                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.817     4.778    dp/pcreg/reset
    SLICE_X111Y27        FDCE                                         f  dp/pcreg/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.688     4.590    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y27        FDCE                                         r  dp/pcreg/q_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dp/pcreg/q_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 0.961ns (20.815%)  route 3.657ns (79.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K15                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.657     4.618    dp/pcreg/reset
    SLICE_X111Y29        FDCE                                         f  dp/pcreg/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.691     4.593    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y29        FDCE                                         r  dp/pcreg/q_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dp/pcreg/q_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 0.961ns (20.815%)  route 3.657ns (79.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K15                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.657     4.618    dp/pcreg/reset
    SLICE_X111Y29        FDCE                                         f  dp/pcreg/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.691     4.593    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y29        FDCE                                         r  dp/pcreg/q_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dp/pcreg/q_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.531ns  (logic 0.961ns (21.217%)  route 3.570ns (78.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K15                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.570     4.531    dp/pcreg/reset
    SLICE_X110Y25        FDCE                                         f  dp/pcreg/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.685     4.587    dp/pcreg/clk_IBUF_BUFG
    SLICE_X110Y25        FDCE                                         r  dp/pcreg/q_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dp/pcreg/q_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.531ns  (logic 0.961ns (21.218%)  route 3.569ns (78.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K15                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.569     4.531    dp/pcreg/reset
    SLICE_X111Y31        FDCE                                         f  dp/pcreg/q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.692     4.594    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y31        FDCE                                         r  dp/pcreg/q_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dp/pcreg/q_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.531ns  (logic 0.961ns (21.218%)  route 3.569ns (78.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K15                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.569     4.531    dp/pcreg/reset
    SLICE_X111Y31        FDCE                                         f  dp/pcreg/q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.692     4.594    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y31        FDCE                                         r  dp/pcreg/q_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dp/pcreg/q_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.531ns  (logic 0.961ns (21.218%)  route 3.569ns (78.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K15                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.569     4.531    dp/pcreg/reset
    SLICE_X111Y31        FDCE                                         f  dp/pcreg/q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.692     4.594    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y31        FDCE                                         r  dp/pcreg/q_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dp/pcreg/q_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.531ns  (logic 0.961ns (21.218%)  route 3.569ns (78.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K15                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.569     4.531    dp/pcreg/reset
    SLICE_X111Y31        FDCE                                         f  dp/pcreg/q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.692     4.594    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y31        FDCE                                         r  dp/pcreg/q_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dp/pcreg/q_reg[25]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.190ns (13.302%)  route 1.240ns (86.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K15                  IBUF (Prop_ibuf_I_O)         0.190     0.190 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.240     1.430    dp/pcreg/reset
    SLICE_X111Y34        FDCE                                         f  dp/pcreg/q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.907     2.022    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y34        FDCE                                         r  dp/pcreg/q_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dp/pcreg/q_reg[26]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.190ns (13.302%)  route 1.240ns (86.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K15                  IBUF (Prop_ibuf_I_O)         0.190     0.190 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.240     1.430    dp/pcreg/reset
    SLICE_X111Y34        FDCE                                         f  dp/pcreg/q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.907     2.022    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y34        FDCE                                         r  dp/pcreg/q_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dp/pcreg/q_reg[27]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.190ns (13.302%)  route 1.240ns (86.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K15                  IBUF (Prop_ibuf_I_O)         0.190     0.190 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.240     1.430    dp/pcreg/reset
    SLICE_X111Y34        FDCE                                         f  dp/pcreg/q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.907     2.022    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y34        FDCE                                         r  dp/pcreg/q_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dp/pcreg/q_reg[28]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.190ns (13.302%)  route 1.240ns (86.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K15                  IBUF (Prop_ibuf_I_O)         0.190     0.190 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.240     1.430    dp/pcreg/reset
    SLICE_X111Y34        FDCE                                         f  dp/pcreg/q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.907     2.022    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y34        FDCE                                         r  dp/pcreg/q_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cont/cl/flagreg0/q_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.190ns (13.261%)  route 1.244ns (86.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K15                  IBUF (Prop_ibuf_I_O)         0.190     0.190 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.244     1.434    cont/cl/flagreg0/reset_IBUF
    SLICE_X110Y34        FDCE                                         f  cont/cl/flagreg0/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.907     2.022    cont/cl/flagreg0/clk_IBUF_BUFG
    SLICE_X110Y34        FDCE                                         r  cont/cl/flagreg0/q_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dp/pcreg/q_reg[29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.190ns (13.138%)  route 1.257ns (86.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K15                  IBUF (Prop_ibuf_I_O)         0.190     0.190 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.257     1.448    dp/pcreg/reset
    SLICE_X111Y35        FDCE                                         f  dp/pcreg/q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.908     2.023    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y35        FDCE                                         r  dp/pcreg/q_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dp/pcreg/q_reg[30]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.190ns (13.138%)  route 1.257ns (86.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K15                  IBUF (Prop_ibuf_I_O)         0.190     0.190 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.257     1.448    dp/pcreg/reset
    SLICE_X111Y35        FDCE                                         f  dp/pcreg/q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.908     2.023    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y35        FDCE                                         r  dp/pcreg/q_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dp/pcreg/q_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.190ns (13.138%)  route 1.257ns (86.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K15                  IBUF (Prop_ibuf_I_O)         0.190     0.190 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.257     1.448    dp/pcreg/reset
    SLICE_X111Y35        FDCE                                         f  dp/pcreg/q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.908     2.023    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y35        FDCE                                         r  dp/pcreg/q_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cont/cl/flagreg0/q_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 0.190ns (12.626%)  route 1.316ns (87.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K15                  IBUF (Prop_ibuf_I_O)         0.190     0.190 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.316     1.506    cont/cl/flagreg0/reset_IBUF
    SLICE_X112Y34        FDCE                                         f  cont/cl/flagreg0/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.907     2.022    cont/cl/flagreg0/clk_IBUF_BUFG
    SLICE_X112Y34        FDCE                                         r  cont/cl/flagreg0/q_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dp/pcreg/q_reg[21]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.213ns period=10.426ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.507ns  (logic 0.190ns (12.617%)  route 1.317ns (87.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K15                  IBUF (Prop_ibuf_I_O)         0.190     0.190 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.317     1.507    dp/pcreg/reset
    SLICE_X111Y33        FDCE                                         f  dp/pcreg/q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.906     2.021    dp/pcreg/clk_IBUF_BUFG
    SLICE_X111Y33        FDCE                                         r  dp/pcreg/q_reg[21]/C





