#ifndef __TANGOX_MEMMAP_H
#define __TANGOX_MEMMAP_H

#define SYS_BASE		0x10000
#define HOST_BASE		0x20000
#define CPU_BASE		0x60000

#define CLOCK_BASE		SYS_BASE
#define MARB_BASE		(SYS_BASE + 0x0200)
#define GPIO_BASE		(SYS_BASE + 0x0500)
#define WATCHDOG_BASE		(SYS_BASE + 0xfd00)

#define USB0_EHCI_BASE		(HOST_BASE + 0x1400)
#define USB0_OHCI_BASE		(HOST_BASE + 0x1500)
#define USB0_PHY_BASE		(HOST_BASE + 0x1700)

#define SATA0_BASE		(HOST_BASE + 0x3000)
#define SATA1_BASE		(HOST_BASE + 0x3800)
#define SATA0_CTL_BASE		(HOST_BASE + 0x4000)
#define SATA1_CTL_BASE		(HOST_BASE + 0x4040)

#define USB1_EHCI_BASE		(HOST_BASE + 0x5400)
#define USB1_OHCI_BASE		(HOST_BASE + 0x5500)
#define USB1_PHY_BASE		(HOST_BASE + 0x5700)

#define ETH0_BASE		(HOST_BASE + 0x6000)
#define ETH1_BASE		(HOST_BASE + 0x6800)

#define SBOX_BASE		(HOST_BASE + 0x90a0)
#define DMA_W0_BASE		(HOST_BASE + 0xb000)
#define DMA_W1_BASE		(HOST_BASE + 0xb040)
#define DMA_R0_BASE		(HOST_BASE + 0xb080)
#define DMA_R1_BASE		(HOST_BASE + 0xb0c0)
#define DMA_W2_BASE		(HOST_BASE + 0xb100)
#define DMA_R2_BASE		(HOST_BASE + 0xb140)

#define DRAM0_CTL_BASE		0x30000
#define DRAM0_MEM_BASE		0x80000000

#define DRAM1_CTL_BASE		0x40000
#define DRAM1_MEM_BASE		0xc0000000

#define LRAM_BASE		CPU_BASE
#define UART0_BASE		(CPU_BASE + 0xc100)
#define UART1_BASE		(CPU_BASE + 0xc200)
#define TIMER0_BASE		(CPU_BASE + 0xc500)
#define TIMER1_BASE		(CPU_BASE + 0xc600)
#define RTC_BASE		(CPU_BASE + 0xc800)
#define UART2_BASE		(CPU_BASE + 0xcd00)

#define INTC_BASE		(CPU_BASE + 0xe000)
#define REMAP_CTL_BASE		(CPU_BASE + 0xf000)

#define REMAP0_BASE		0x1fc00000
#define REMAP1_BASE		0x00000000
#define REMAP2_BASE		0x04000000
#define REMAP3_BASE		0x08000000
#define REMAP4_BASE		0x0c000000
#define REMAP5_BASE		0x10000000
#define REMAP6_BASE		0x14000000
#define REMAP7_BASE		0x18000000

#endif /* __TANGOX_MEMMAP_H */
