[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of XC6SLX25-2FTG256C production of XILINX from the text:DS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 1© 2009–2015 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Zynq, Artix, Kintex, Spartan, ISE, and other designated brands includ ed herein are trademarks of Xilinx in the United \nStates and other countries. All other trademarks are the property of their respective owners.Spartan-6 FPGA Electrical Characteristics\nSpartan®-6 LX and LXT FPGAs are available in various speed grades, with -3 having the highest performance. The DC and \nAC electrical parameters of the Automotive XA Spartan-6 FPGAs and Defense-grade Spartan-6Q FPGAs devices are equivalent to the commercial specifications except where noted. The timing characteristics of the commercial (XC) -2 speed grade industrial device are the same as for a -2 speed grade commercial device. The -2Q and -3Q speed grades are exclusively for the expanded (Q) temperature range. The timing characteristics are equivalent to those shown for the -2 and -3 speed grades for the Automotive and Defense-grade devices.\nSpartan-6 FPGA DC and AC characteristics are specified for comm ercial (C), industrial (I), and expanded (Q) temperature \nranges. Only selected speed grades and/or devices might be available in the industrial or expanded temperature ranges for Automotive and Defense-grade devices. References to device names refer to all available variations of that part number (for example, LX75 could denote XC6SLX75, XA6SLX75, or XQ6S LX75). The Spartan-6 FPGA -3N speed grade designates \ndevices that do not support MCB functionality.\nAll supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters \nincluded are common to popular designs and typical applications. \nAvailable device and package combinations can be found at:\x81DS160\n: Spartan-6 Family Overview\n\x81DS170 : Automotive XA Spartan-6 Family Overview\n\x81DS172 : Defense-Grade Spartan-6Q Family Overview\nThis Spartan-6 FPGA data sheet, part of an overall set of documentation on the Spartan-6 family of FPGAs, is available on \nthe Xilinx website at http://www.xilinx.com/support/ documentation/sp artan-6.htm .\nSpartan-6 FPGA DC Characteristics\n 89\nSpartan-6 FPGA Data Sheet:\nDC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 Product Specification\nTable  1: Absolute Maximum Ratings(1)\nSymbol Description Units\nVCCINT Internal supply voltage relative to GND –0.5 to 1.32 V\nVCCAUX Auxiliary supply voltage relative to GND –0.5 to 3.75 V\nVCCO Output drivers supply voltage relative to GND –0.5 to 3.75 V\nVBATT Key memory battery backup supply (LX75, LX75T, LX 100, LX100T, LX150, and LX150T only) –0.5 to 4.05 V\nVFSExternal voltage supply for eFUSE programming (LX75, LX75T, LX100, LX100T, LX150, and \nLX150T only)(2)–0.5 to 3.75 V\nVREF Input reference voltage –0.5 to 3.75 V\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 2VIN and VTS(3)I/O input voltage or voltage \napplied to 3-state output, \nrelative to GND(4)All user and dedicated I/OsCommercialDC –0.60 to 4.10 V\n20% overshoot duration –0.75 to 4.25 V8% overshoot duration\n(5)–0.75 to 4.40 V\nIndustrialDC –0.60 to 3.95 V\n20% overshoot duration –0.75 to 4.15 V4% overshoot duration\n(5)–0.75 to 4.40 V\nExpanded (Q)DC –0.60 to 3.95 V\n20% overshoot duration –0.75 to 4.15 V4% overshoot duration\n(5)–0.75 to 4.40 V\nRestricted to \nmaximum of 100 user \nI/OsCommercial20% overshoot duration –0.75 to 4.35 V\n15% overshoot duration(5)–0.75 to 4.40 V\n10% overshoot duration –0.75 to 4.45 V\nIndustrial20% overshoot duration –0.75 to 4.25 V\n10% overshoot duration –0.75 to 4.35 V8% overshoot duration\n(5) –0.75 to 4.40 V\nExpanded (Q)20% overshoot duration –0.75 to 4.25 V\n10% overshoot duration –0.75 to 4.35 V8% overshoot duration\n(5) –0.75 to 4.40 V\nTSTG Storage temperature (ambient) –65 to 150 °C\nTSOLMaximum soldering temperature(6)\n(TQG144, CPG196, CSG225, CSG324, CSG484, and FTG256)+260 °C\nMaximum soldering temperature(6) (Pb-free packages: FGG484, FGG676, and FGG900) +250 °C\nMaximum soldering temperature(6) (Pb packages: CS484, FT256, FG484, FG676, and FG900) +220 °C\nTj Maximum junction temperature(6) +125 °C\nNotes: \n1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress rati ngs \nonly, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is  not implied. \nExposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.\n2. When programming eFUSE, VFS≤VCCAUX . Requires up to 40 mA current. For read mode, VFS can be between GND and 3.45 V.\n3. I/O absolute maximum limit applied to DC and AC signals. Overshoot duration is the percentage of a data period that the I/O i s stressed \nbeyond 3.45V.\n4. For I/O operation, refer to UG381 : Spartan-6 FPGA SelectIO Resources User Guide .\n5. Maximum percent overshoot duration to meet 4.40V maximum.\n6. TSOL is the maximum soldering temperature for component bodies. For soldering guidelines and thermal considerations, \nsee UG385 : Spartan-6 FPGA Packaging and Pinout Specification .Table  1: Absolute Maximum Ratings(1) (Cont’d)\nSymbol Description Units\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 3 \nTable  2: Recommended Operating Conditions(1)\nSymbol Description Min Typ Max Units\nVCCINT Internal supply voltage relative to GND-3, -3N, -2 Standard performance(2)1.14 1.2 1.26 V\n-3, -2 Extended performance(2)1.2 1.23 1.26 V\n-1L Standard performance(2)0.95 1.0 1.05 V\nVCCAUX(3)(4)Auxiliary supply voltage relative to GNDVCCAUX =2 . 5 V(5)2.375 2.5 2.625 V\nVCCAUX = 3.3V 3.15 3.3 3.45 V\nVCCO(6)(7)(8)Output supply voltage relative to GND 1.1 – 3.45 V\nVIN Input voltage relative to GNDAll I/O \nstandards \n(except PCI)Commercial temperature (C) –0.5 – 4.0 V\nIndustrial temperature (I) –0.5 – 3.95 V\nExpanded (Q) temperature –0.5 – 3.95 V\nPCI I/O standard(9)–0.5 – VCCO+0 . 5 V\nIIN(10)Maximum current through pin using PCI I/O standard \nwhen forward biasing the clamp diode.(9)Commercial (C) and Industrial temperature (I)–– 1 0m A\nExpanded (Q) temperature – – 7 mA\nMaximum current through pin when forward biasing the ground clamp diode. – – 10 mA\nV\nBATT(11) Battery voltage relative to GND, Tj=0°C to +85 °C\n(LX75, LX75T, LX100, LX100T, LX150, and LX150T only)1.0 – 3.6 V\nTj Junction temperature operating rangeCommercial (C) range 0 – 85 °C\nIndustrial temperature (I) range –40 – 100 °C\nExpanded (Q) temperature range –40 – 125 °C\nNotes: \n1. All voltages are relative to ground.\n2. See Interface Performances for Memory Interfaces  in Table 25 . The extended performance range is specified for designs not using the \nstandard VCCINT  voltage range. The standard VCCINT  voltage range is used for:\n\x81 Designs that do not use an MCB\n\x81 LX4 devices\n\x81 Devices in the TQG144 or CPG196 packages\n\x81 Devices with the -3N speed grade\n3. Recommended maximum voltage droop for VCCAUX  is 10 mV/ms.\n4. During configuration, if VCCO_2  is 1.8V, then VCCAUX  must be 2.5V.\n5. The -1L devices require VCCAUX = 2.5V when using the LVDS_25, LVDS_33, BLVDS _25, LVPECL_25, RSDS_25,  RSDS_33, PPDS_25, \nand PPDS_33 I/O standards on inputs. LVPECL_33 is not supported in the -1L devices.\n6. Configuration data is retained even if VCCO drops to 0V.\n7. Includes VCCO of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.\n8. For PCI systems, the transmitter and receiver should have common supplies for VCCO.\n9. Devices with a -1L speed grade do not support Xilinx PCI IP .10. Do not exceed a total of 100 mA per bank.\n11. V\nBATT is required to maintain the battery backed RAM (BBR) AES key when VCCAUX  is not applied. Once VCCAUX  is applied, VBATT can be \nunconnected. When BBR is not used, Xilinx recommends connecting to VCCAUX  or GND. However, VBATT can be unconnected.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 4Table  3:  eFUSE Programming Conditions(1)\nSymbol Description Min Typ Max Units\nVFS(2) External voltage supply 3.2 3.3 3.4 V\nIFS VFS supply current –– 4 0 m A\nVCCAUX Auxiliary supply voltage relative to GND 3.2 3.3 3.45 V\nRFUSE(3)External resistor from RFUSE  pin to GND 1129 1140 1151 Ω\nVCCINT Internal supply voltage relative to GND 1.14 1.2 1.26 V\ntj Temperature range 1 5–8 5 ° C\nNotes: \n1. These specifications apply during programming of the eFUSE AES key. Programming is only supported through JTAG.The AES key is  only \nsupported in the following devices: LX75, LX75T, LX100, LX100T, LX150, and LX150T.\n2. When programming eFUSE, VFS must be less than or equal to VCCAUX . When not programming or when eFUSE is not used, Xilinx \nrecommends connecting VFS to GND. However, VFS can be between GND and 3.45 V.\n3. An RFUSE  resistor is required when programming the eFUSE AES key. When not programming or when eFUSE is not used, Xilinx \nrecommends connecting the RFUSE  pin to VCCAUX  or GND. However, RFUSE  can be unconnected.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 5Table  4: DC Characteristics Over Recommended Operating Conditions\nSymbol Description Min Typ Max Units\nVDRINT Data retention VCCINT  voltage (below which configur ation data might be lost) 0.8 – – V\nVDRAUX Data retention VCCAUX  voltage (below which configuration data might be lost) 2.0 – – V\nIREFVREF leakage current per pin for commercial (C) and industrial (I) devices –10 – 10 µA\nVREF leakage current per pin for expanded (Q) devices –15 – 15 µA\nILInput or output leakage curren t per pin (sample-tested) for commercial (C) and industrial \n(I) devices–10 – 10 µA\nInput or output leakage curr ent per pin (sample-tested) for expanded (Q) devices –15 – 15 µA\nIHSLeakage current on pins during hot \nsocketing with FPGA unpoweredAll pins except PROGRAM_B, DONE, and \nJTAG pins when HSWAPEN = 1–20 – 20 µA\nPROGRAM_B, DONE, and JTAG pins, or other \npins when HSWAPEN = 0IHS(HSWAPEN = 1)  + \nIRPUµA\nCIN(1) Die input capacitance at the pad – – 10 pF\nIRPUPad pull-up (when selected) @ VIN=0 V ,  VCCO=3 . 3 V  o r  VCCAUX = 3.3V 200 – 500 µA\nPad pull-up (when selected) @ VIN=0 V ,  VCCO=2 . 5 V  o r  VCCAUX = 2.5V 120 – 350 µA\nPad pull-up (when selected) @ VIN=0 V ,  VCCO= 1.8V 60 – 200 µA\nPad pull-up (when selected) @ VIN=0 V ,  VCCO= 1.5V 40 – 150 µA\nPad pull-up (when selected) @ VIN=0 V ,  VCCO= 1.2V 12 – 100 µA\nIRPDPad pull-down (when selected) @ VIN=VCCO, VCCAUX = 3.3V 200 – 550 µA\nPad pull-down (when selected) @ VIN=VCCO, VCCAUX = 2.5V 140 – 400 µA\nIBATT(2) Battery supply current – – 150 nA\nRDT(3) Resistance of optional input differential termination circuit, VCCAUX =3 . 3 V – 1 0 0 – Ω\nRIN_TERM(5)Thevenin equivalent resistance of programmable input termination to VCCO \n(UNTUNED_SPLIT_25) for commercial (C) and industrial (I) devices23 25 55 Ω\nThevenin equivalent resistance of programmable input termination to VCCO \n(UNTUNED_SPLIT_25) for expanded (Q) devices20 25 55 Ω\nThevenin equivalent resistance of programmable input termination to VCCO \n(UNTUNED_SPLIT_50) for commercial (C) and industrial (I) devices39 50 72 Ω\nThevenin equivalent resistance of programmable input termination to VCCO \n(UNTUNED_SPLIT_50) for expanded (Q) devices32 50 74 Ω\nThevenin equivalent resistance of programmable input termination to VCCO \n(UNTUNED_SPLIT_75) for commercial (C) and industrial (I) devices56 75 109 Ω\nThevenin equivalent resistance of programmable input termination to VCCO \n(UNTUNED_SPLIT_75) for expanded (Q) devices47 75 115 Ω\nROUT_TERMThevenin equivalent resistance of programmable output termination (UNTUNED_25) 11 25 52 Ω\nThevenin equivalent resistance of programmable output termination (UNTUNED_50) 21 50 96 Ω\nThevenin equivalent resistance of programmable output termination (UNTUNED_75) 29 75 145 Ω\nNotes: \n1. The CIN measurement represents the die capacitance at the pad, not including the package.\n2. Maximum value specified for worst case process at 25°C. LX75, LX75T, LX100, LX100T, LX150, and LX150T only.3. Refer to IBIS models for R\nDT variation and for values at VCCAUX = 2.5V. IBIS values for RDT are valid for all temperature ranges.\n4. VCCO2  is not required for data retention. The minimum VCCO2 for power-on reset and configuration is 1.65V.\n5. Termination resistance to a VCCO/2 level.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 6Quiescent Current\nTypical values for quiescent supply current are specified at nominal voltage, 25°C junction temperatures (Tj). Quiescent \nsupply current is specified by speed gr ade for Spartan-6 devices. Xilinx recommen ds analyzing static power consumption \nusing the Xilinx Power Estimato r (XPE) tool (download at http://www.xilinx.com/power ) for conditions other than those \nspecified in Table 5 .\nTable  5: Typical Quiescent Supply Current\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -3N -2 -1L\nICCINTQ Quiescent VCCINT  supply current LX4 4.0 4.0 4.0 2.4 mA\nLX9 4.0 4.0 4.0 2.4 mA\nLX16 6.0 6.0 6.0 4.0 mALX25 11.0 11.0 11.0 6.6 mA\nLX25T 11.0 11.0 11.0 N/A mA\nLX45 15.0 15.0 15.0 9.0 mALX45T 15.0 15.0 15.0 N/A mA\nLX75 29.0 29.0 29.0 17.4 mA\nLX75T 29.0 29.0 29.0 N/A mALX100 36.0 36.0 36.0 21.6 mA\nLX100T 36.0 36.0 36.0 N/A mA\nLX150 51.0 51.0 51.0 31.0 mALX150T 51.0 51.0 51.0 N/A mA\nI\nCCOQ Quiescent VCCO supply current LX4 1.0 1.0 1.0 1.0 mA\nLX9 1.0 1.0 1.0 1.0 mALX16 2.0 2.0 2.0 2.0 mA\nLX25 2.0 2.0 2.0 2.0 mA\nLX25T 2.0 2.0 2.0 N/A mALX45 3.0 3.0 3.0 3.0 mA\nLX45T 3.0 3.0 3.0 N/A mA\nLX75 4.0 4.0 4.0 4.0 mALX75T 4.0 4.0 4.0 N/A mA\nLX100 5.0 5.0 5.0 5.0 mA\nLX100T 5.0 5.0 5.0 N/A mALX150 7.0 7.0 7.0 7.0 mA\nLX150T 7.0 7.0 7.0 N/A mA\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 7ICCAUXQ Quiescent VCCAUX  supply current LX4 2.5 2.5 2.5 2.5 mA\nLX9 2.5 2.5 2.5 2.5 mA\nLX16 3.0 3.0 3.0 3.0 mALX25 4.0 4.0 4.0 4.0 mALX25T 4.0 4.0 4.0 N/A mA\nLX45 5.0 5.0 5.0 5.0 mA\nLX45T 5.0 5.0 5.0 N/A mALX75 7.0 7.0 7.0 7.0 mA\nLX75T 7.0 7.0 7.0 N/A mA\nLX100 9.0 9.0 9.0 9.0 mALX100T 9.0 9.0 9.0 N/A mA\nLX150 12.0 12.0 12.0 12.0 mA\nLX150T 12.0 12.0 12.0 N/A mA\nNotes: \n1. Typical values are specified at nominal voltage, 25°C junction temperatures (Tj). Industrial (I) grade devices have the same typical values as \ncommercial (C) grade devices at 25°C, but higher values at 100°C. Use the XPE tool to calculate 100°C values. Nominal VCCINT  is 1.20V; \nuse the XPE tool to calculate 1.23V values for the nominal VCCINT  of the extended  performance range.\n2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins  are 3-state and \nfloating.\n3. If differential signaling is used, more accurate quiescent current estimates can be obtained by using the Xilinx Power Estima tor (XPE) or \nXilinx Power Analyzer (XPA) tools.\nTable  6: Power Supply Ramp Time\nSymbol Description Speed Grade Ramp Time Units\nVCCINTR Internal supply voltage ramp time -3, -3N, -2 0.20 to 50.0 ms\n-1L 0.20 to 40.0 ms\nVCCO2(1) Output drivers bank 2 supply voltage ramp time All 0.20 to 50.0 ms\nVCCAUXR Auxiliary supply voltage ramp time All 0.20 to 50.0 ms\nNotes: \n1. The minimum VCCO2 for power-on reset and configuration is 1.65V.\n2. Spartan-6 FPGAs require a certain amount of supply current during  power-on to insure proper device initialization. The actual  current \nconsumed depends on the power-on ramp rate of the power supply. Use the Xilinx Power Estimator (XPE) or Xilinx Power Analyzer ( XPA) \ntools to estimate current drain on these supplies. Spartan-6 devices do not have a required power-on sequence.Table  5: Typical Quiescent Supply Current (Cont’d)\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -3N -2 -1L\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 8SelectIO™ Interface DC Input and Output Levels\nTable  7: Recommended Operating Conditions for User I/Os Using Single-Ended Standards\nI/O StandardVCCO for Drivers(1)VREF for Inputs\nV, Min V, Nom V, Max V, Min V, Nom V, Max\nLVTTL 3.0 3.3 3.45\nVREF is not used for these I/O standardsLVCMOS33 3.0 3.3 3.45\nLVCMOS25 2.3 2.5 2.7\nLVCMOS18 1.65 1.8 1.95\nLVCMOS18_JEDEC 1.65 1.8 1.95LVCMOS15 1.4 1.5 1.6\nLVCMOS15_JEDEC 1.4 1.5 1.6\nLVCMOS12 1.1 1.2 1.3LVCMOS12_JEDEC 1.1 1.2 1.3\nPCI33_3\n(2)3.0 3.3 3.45\nPCI66_3(2) 3.0 3.3 3.45\nI2C 2.7 3.0 3.45\nSMBUS 2.7 3.0 3.45\nSDIO 3.0 3.3 3.45MOBILE_DDR 1.7 1.8 1.9\nHSTL_I 1.4 1.5 1.6 0.68 0.75 0.9\nHSTL_II 1.4 1.5 1.6 0.68 0.75 0.9HSTL_III 1.4 1.5 1.6 – 0.9 –\nHSTL_I_18 1.7 1.8 1.9 0.8 0.9 1.1\nHSTL_II_18 1.7 1.8 1.9 – 0.9 –HSTL_III_18 1.7 1.8 1.9 – 1.1 –\nSSTL3_I 3.0 3.3 3.45 1.3 1.5 1.7\nSSTL3_II 3.0 3.3 3.45 1.3 1.5 1.7SSTL2_I 2.3 2.5 2.7 1.13 1.25 1.38\nSSTL2_II 2.3 2.5 2.7 1.13 1.25 1.38\nSSTL18_I 1.7 1.8 1.9 0.833 0.9 0.969SSTL18_II 1.7 1.8 1.9 0.833 0.9 0.969\nSSTL15_II 1.425 1.5 1.575 0.69 0.75 0.81\nNotes: \n1. VCCO range required when using I/O standard for an output. Al so required for MOBILE_DDR, PCI33_3, LVCMOS18_JEDEC, \nLVCMOS15_JEDEC, and LVCMOS12_JEDEC inputs, and for LVCMOS25 inputs when VCCAUX =3 . 3 V .\n2. For PCI systems, the transmitter and receiver should have common supplies for VCCO.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 9Table  8: Recommended Operating Conditions for User I /Os Using Differential Signal Standards\nI/O StandardVCCO for Drivers\nV, Min V, Nom V, Max\nLVDS_33 3.0 3.3 3.45\nLVDS_25 2.25 2.5 2.75\nBLVDS_25 2.25 2.5 2.75\nMINI_LVDS_33 3.0 3.3 3.45\nMINI_LVDS_25 2.25 2.5 2.75\nLVPECL_33(1) N/A–Inputs Only\nLVPECL_25 N/A–Inputs Only\nRSDS_33 3.0 3.3 3.45\nRSDS_25 2.25 2.5 2.75\nTMDS_33(1)3.14 3.3 3.45\nPPDS_33 3.0 3.3 3.45\nPPDS_25 2.25 2.5 2.75\nDISPLAY_PORT 2.3 2.5 2.7\nDIFF_MOBILE_DDR 1.7 1.8 1.9DIFF_HSTL_I 1.4 1.5 1.6\nDIFF_HSTL_II 1.4 1.5 1.6\nDIFF_HSTL_III 1.4 1.5 1.6\nDIFF_HSTL_I_18 1.7 1.8 1.9\nDIFF_HSTL_II_18 1.7 1.8 1.9\nDIFF_HSTL_III_18 1.7 1.8 1.9DIFF_SSTL3_I 3.0 3.3 3.45\nDIFF_SSTL3_II 3.0 3.3 3.45\nDIFF_SSTL2_I 2.3 2.5 2.7\nDIFF_SSTL2_II 2.3 2.5 2.7\nDIFF_SSTL18_I 1.7 1.8 1.9\nDIFF_SSTL18_II 1.7 1.8 1.9DIFF_SSTL15_II 1. 425 1.5 1.575\nNotes: \n1. LVPECL_33 and TMDS_33 inputs require VCCAUX = 3.3V nominal.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 10In Table 9  and Table 10 , values for VIL and VIH are recommended input voltages. Values for IOL and IOH are guaranteed over \nthe recommended operating conditions at the VOL and VOH test points. Only selected standards are tested. These are \nchosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum VCCO with the \nrespective VOL and VOH voltage levels shown. Other standards are sample tested.\nTable  9: Single-Ended I/O Standard DC Input and Output Levels\nI/O StandardVIL VIH VOL VOH IOL IOH\nV, Min V, Max V, Min V, Max V, Max V, Min mA mA\nLVTTL –0.5 0.8 2.0 4.1 0.4 2.4 Note 2 Note 2\nLVCMOS33 –0.5 0.8 2.0 4.1 0.4 VCCO–0 . 4 Note 2 Note 2\nLVCMOS25 –0.5 0.7 1.7 4.1 0.4 VCCO–0 . 4 Note 2 Note 2\nLVCMOS18 –0.5 0.38 0.8 4.1 0.45 VCCO–0 . 4 5 Note 2 Note 2\nLVCMOS18 (-1L) –0.5 0.33 0.71 4.1 0.45 VCCO–0 . 4 5 Note 2 Note 2\nLVCMOS18_JEDEC –0.5 35% VCCO 65% VCCO 4.1 0.45 VCCO–0 . 4 5 Note 2 Note 2\nLVCMOS15 –0.5 0.38 0.8 4.1 25% VCCO 75% VCCO Note 3 Note 3\nLVCMOS15 (-1L) –0.5 0.33 0.71 4.1 25% VCCO 75% VCCO Note 3 Note 3\nLVCMOS15_JEDEC –0.5 35% VCCO 65% VCCO 4.1 25% VCCO 75% VCCO Note 3 Note 3\nLVCMOS12 –0.5 0.38 0.8 4.1 0.4 VCCO–0 . 4 Note 4 Note 4\nLVCMOS12 (-1L) –0.5 0.33 0.71 4.1 0.4 VCCO–0 . 4 Note 4 Note 4\nLVCMOS12_JEDEC –0.5 35% VCCO 65% VCCO 4.1 0.4 VCCO–0 . 4 Note 4 Note 4\nPCI33_3 –0.5 30% VCCO 50% VCCO VCCO+ 0.5 10% VCCO 90% VCCO 1.5 –0.5\nPCI66_3 –0.5 30% VCCO 50% VCCO VCCO+ 0.5 10% VCCO 90% VCCO 1.5 –0.5\nI2C –0.5 25% VCCO 70% VCCO 4.1 20% VCCO –3 –\nSMBUS –0.5 0.8 2.1 4.1 0.4 – 4 –\nSDIO –0.5 12.5% VCCO 75% VCCO 4.1 12.5% VCCO 75% VCCO 0.1 –0.1\nMOBILE_DDR –0.5 20% VCCO 80% VCCO 4.1 10% VCCO 90% VCCO 0.1 –0.1\nHSTL_I –0.5 VREF–0 . 1 VREF+ 0.1 4.1 0.4 VCCO–0 . 4 8 – 8\nHSTL_II –0.5 VREF–0 . 1 VREF+ 0.1 4.1 0.4 VCCO– 0.4 16 –16\nHSTL_III –0.5 VREF–0 . 1 VREF+ 0.1 4.1 0.4 VCCO– 0.4 24 –8\nHSTL_I_18 –0.5 VREF–0 . 1 VREF+ 0.1 4.1 0.4 VCCO– 0.4 11 –11\nHSTL_II_18 –0.5 VREF–0 . 1 VREF+ 0.1 4.1 0.4 VCCO– 0.4 22 –22\nHSTL_III_18 –0.5 VREF–0 . 1 VREF+ 0.1 4.1 0.4 VCCO– 0.4 30 –11\nSSTL3_I –0.5 VREF–0 . 2 VREF+0 . 2 4 . 1 VTT–0 . 6 VTT+0 . 6 8 – 8\nSSTL3_II –0.5 VREF–0 . 2 VREF+0 . 2 4 . 1 VTT–0 . 8 VTT+ 0.8 16 –16\nSSTL2_I –0.5 VREF–0 . 1 5 VREF+0 . 1 5 4 . 1 VTT–0 . 6 1 VTT+ 0.61 8.1 –8.1\nSSTL2_II –0.5 VREF–0 . 1 5 VREF+0 . 1 5 4 . 1 VTT–0 . 8 1 VTT+ 0.81 16.2 –16.2\nSSTL18_I –0.5 VREF– 0.125 VREF+ 0.125 4.1 VTT–0 . 4 7 VTT+ 0.47 6.7 –6.7\nSSTL18_II –0.5 VREF– 0.125 VREF+ 0.125 4.1 VTT–0 . 6 0 VTT+ 0.60 13.4 –13.4\nSSTL15_II –0.5 VREF–0 . 1 VREF+0 . 1 4 . 1 VTT–0 . 4 VTT+ 0.4 13.4 –13.4\nNotes: \n1. Tested according to relevant specifications.\n2. Using drive strengths of 2, 4, 6, 8, 12, 16, or 24 mA.\n3. Using drive strengths of 2, 4, 6, 8, 12, or 16 mA.4. Using drive strengths of 2, 4, 6, 8, or 12 mA.\n5. For more information, refer to UG381\n: Spartan-6 FPGA SelectIO Resources User Guide .\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 11Table  10: Differential I/O Standard DC Input and Output Levels\nI/O StandardVID VICM VOD VOCM VOH VOL\nmV, \nMinmV, \nMaxV, Min V, Max mV, MinmV, \nMaxV, Min V, Max V, Min V, Max\nLVDS_33(2)(3) 100 600 0.3 2.35 247 454 1.125 1.375 – –\nLVDS_25(2)(3)100 600 0.3 2.35 247 454 1.125 1.375 – –\nBLVDS_25(2)(3)100 – 0.3 2.35 240 460 Typical 50% VCCO ––\nMINI_LVDS_33 200 600 0.3 1.95 300 600 1.0 1.4 – –MINI_LVDS_25 200 600 0.3 1.95 300 600 1.0 1.4 – –\nLVPECL_33\n(2)(3)100 1000 0.3 2.8(1)Inputs only\nLVPECL_25(2)(3) 100 1000 0.3 1.95 Inputs only\nRSDS_33(2)(3) 100 – 0.3 1.5 100 400 1.0 1.4 – –\nRSDS_25(2)(3)100 – 0.3 1.5 100 400 1.0 1.4 – –\nTMDS_33 150 1200 2.7 3.23(1) 400 800 VCCO–0 . 4 0 5 VCCO– 0.190 – –\nPPDS_33(2)(3) 100 400 0.2 2.3 100 400 0.5 1.4 – –\nPPDS_25(2)(3) 100 400 0.2 2.3 100 400 0.5 1.4 – –\nDISPLAY_PORT 190 1260 0.3 2.35 – – Typical 50% VCCO ––\nDIFF_MOBILE_DDR 100 – 0.78 1.02 – – – – 90% VCCO 10% VCCO\nDIFF_HSTL_I 100 – 0.68 0.9 – – – – VCCO–0 . 4 0 . 4\nDIFF_HSTL_II 100 – 0.68 0.9 – – – – VCCO–0 . 4 0 . 4\nDIFF_HSTL_III 100 – 0.68 0.9 – – – – VCCO–0 . 4 0 . 4\nDIFF_HSTL_I_18 100 – 0.8 1.1 – – – – VCCO–0 . 4 0 . 4\nDIFF_HSTL_II_18 100 – 0.8 1.1 – – – – VCCO–0 . 4 0 . 4\nDIFF_HSTL_III_18 100 – 0.8 1.1 – – – – VCCO–0 . 4 0 . 4\nDIFF_SSTL3_I 100 – 1.0 1.9 – – – – VTT+0 . 6 VTT–0 . 6\nDIFF_SSTL3_II 100 – 1.0 1.9 – – – – VTT+0 . 8 VTT–0 . 8\nDIFF_SSTL2_I 100 – 1.0 1.5 – – – – VTT+0 . 6 1 VTT–0 . 6 1\nDIFF_SSTL2_II 100 – 1.0 1.5 – – – – VTT+0 . 8 1 VTT–0 . 8 1\nDIFF_SSTL18_I 100 – 0.7 1.1 – – – – VTT+0 . 4 7 VTT–0 . 4 7\nDIFF_SSTL18_II 100 – 0.7 1.1 – – – – VTT+0 . 6 VTT–0 . 6\nDIFF_SSTL15_II 100 – 0.55 0.95 – – – – VTT+0 . 4 VTT–0 . 4\nNotes: \n1. LVPECL_33 and TMDS_33 maximum VICM is the lower of V (maximum) or VCCAUX –( VID/2)\n2. When VCCAUX = 3.3V, the DCD can be higher than 5% for VICM< 0.7V when using these I/O standards: LVDS_25, LVDS_33, BLVDS_25, \nLVPECL_25, LVPECL_33, RSDS_25, RSDS_33, PPDS_25, and PPDS_33.\n3. The -1L devices require VCCAUX = 2.5V when using the LVDS_25, LVDS_33, BLVDS _25, LVPECL_25, RSDS_25,  RSDS_33, PPDS_25, \nand PPDS_33 I/O standards on inputs. LVPECL_33 is not supported in the -1L devices.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 12eFUSE Read Endurance\nTable 11  lists the minimum guaranteed number  of read cycle operations for Device  DNA and for the AES eFUSE key. For \nmore information, see UG380 : Spartan-6 FPGA Configuration User Guide .\nGTP Transceiver Specifications\nGTP transceivers are available in the Spartan-6 LXT devices. See DS160 : Spartan-6 Family Overview  for more information.\nGTP Transceiver DC Characteristics\n \n Table  11: eFUSE Read Endurance\nSymbol DescriptionSpeed GradeUnits\n(Min)-3 -3N -2 -1L\nDNA_CYCLES Number of DNA_PORT READ operations or JTAG ISC_DNA read \ncommand operations. Unaffected by SHIFT operations.30,000,000Read \nCycles\nAES_CYCLES Number of JTAG FUSE_KEY or FUSE_CNTL read co mmand operations. \nUnaffected by SHIFT operations.30,000,000 Read \nCycles\nTable  12: Absolute Maximum Ratings for GTP Transceivers(1)\nSymbol Description MIn Max Units\nMGTAVCC Analog supply voltage for the GTP transmitter and receiver circuits relative to \nGND–0.5 1.32 V\nMGTAVTTTX Analog supply voltage for the GTP transmitte r termination circuit relative to GND –0.5 1.32 V\nMGTAVTTRX Analog supply voltage for the GTP receiver termination circuit relative to GND –0.5 1.32 V\nMGTAVCCPLL Analog supply voltage for the GTP transmitter and receiver PLL circuits relative to \nGND–0.5 1.32 V\nMGTAVTTRCAL Analog supply voltage for the resistor  calibration circuit of the GTP transceiver \nbank (top or bottom)–0.5 1.32 V\nVIN Receiver (RXP/RXN) and Transmitter (TXP/ TXN) absolute input voltage –0.5 1.32 V\nVMGTREFCLK Reference clock absolute input voltage –0.5 1.32 V\nNotes: \n1. Stresses beyond those listed under Absolute Maximum Ratings mi ght cause permanent damage to the device. These are stress rati ngs only, and \nfunctional operation of the device at these or any other conditions bey ond those listed under Operating Conditions is not impli ed. Exposure to \nAbsolute Maximum Ratings conditions for extended perio ds of time might affect device reliability.\nTable  13: Recommended Operating Conditions for GTP Transceivers(1)(2)(3)\nSymbol Description Min Typ Max Units\nMGTAVCC Analog supply voltage for the GTP transmitter and receiver circuits relative to GND 1.14 1.20 1.26 V\nMGTAVTTTX Analog supply voltage for the GTP transmitter termination circuit relative to GND 1.14 1.20 1.26 V\nMGTAVTTRX Analog supply voltage for the GTP receiver termination circuit relative to GND 1.14 1.20 1.26 V\nMGTAVCCPLL Analog supply voltage for the GTP trans mitter and receiver PLL circuits relative to \nGND1.14 1.20 1.26 V\nMGTAVTTRCAL Analog supply voltage for the resistor calibration ci rcuit of the GTP transceiver \nbank (top or bottom)1.14 1.20 1.26 V\nNotes: \n1. Each voltage listed requires the filter circuit described in UG386 : Spartan-6 FPGA GTP Transceivers User Guide .\n2. Voltages are specified for the temperature range of Tj = –40 °C to +125 °C.\n3. The voltage level of MGTAVCCPLL must not exceed the voltage level of MGTAVCC +10mV. The voltage level of MGTAVCC must not exce ed the \nvoltage level of MGTAVCCPLL.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 13 Table  14: GTP Transceiver Current Supply (per Lane)\nSymbol Description Typ(1)Max Units\nIMGTAVCC GTP transceiver internal analog supply current 40.4\nNote 2mA\nIMGTAVTTTX GTP transmitter termination supply current 27.4 mA\nIMGTAVTTRX GTP receiver termination supply current 13.6 mA\nIMGTAVCCPLL GTP transmitter and receiver PLL supply current 28.7 mA\nRMGTRREF Precision reference resistor for internal calibration termination 50.0 ± 1% \ntoleranceΩ\nNotes: \n1. Typical values are specified at nomi nal voltage, 25°C, with a 2.5 Gb/s line rate, with a shared PLL use mode.\n2. Values for currents of other transceiver  configurations and conditions can be obtai ned by using the Xilinx Power Estimator (X PE) or Xilinx Power \nAnalyzer (XPA) tools.\nTable  15: GTP Transceiver Quiescent Supply Current (per Lane)(1)(2)(3)(4)\nSymbol Description Typ(5)Max Units\nIMGTAVCCQ Quiescent MGTAVCC supply current 1.7\nNote 2mA\nIMGTAVTTTXQ Quiescent MGTAVTTTX supply current 0.1 mA\nIMGTAVTTRXQ Quiescent MGTAVTTRX supply current 1.2 mA\nIMGTAVCCPLLQ Quiescent MGTAVCCPLL supply current 1.0 mA\nNotes: \n1. Device powered and unconfigured.\n2. Currents for conditions other than values specified in this table can be obtained by using the Xilinx Power Estimator (XPE) o r Xilinx Power Analyzer \n(XPA) tools.\n3. GTP transceiver quiescent supply current for an entire device ca n be calculated by multiplying the values in this table by th e number of available GTP \ntransceivers.\n4. Does not include power-up MGTAVTTRCAL supply current during device configuration.5. Typical values are specifi ed at nominal voltage, 25°C.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 14GTP Transceiver DC Input and Output Levels\nTable 16  summarizes the DC output specifications of the GTP transceivers in Spartan-6 FPGAs. Figure 1  shows the single-\nended output voltage swing. Figure 2  shows the peak-to-peak differential output voltage.\nConsult UG386 : Spartan-6 FPGA GTP Transceivers User Guide  for further details.\n \nTable 17  summarizes the DC specifications of the clock input of the GTP transceiver. Consult UG386 : Spartan-6 FPGA GTP \nTransceivers User Guide  for further details.Table  16: GTP Transceiver DC Specifications\nSymbol DC Parameter Conditions Min Typ Max Units\nDVPPINDifferential peak-to-peak input \nvoltageExternal AC coupled 140 – 2000 mV\nVINAbsolute input voltage DC coupled\nMGTAVTTRX = 1.2V–400 – MGTAVTTRX mV\nVCMINCommon mode input voltage DC coupled \nMGTAVTTRX = 1.2V–3 / 4  \nMGTAVTTRX–m V\nDVPPOUTDifferential peak-t o-peak output \nvoltage(1)Transmitter output swing is set to maximum setting1000 – – mV\nV\nSEOUT Single-ended output voltage swing(1)– – 500 mV\nVCMOUTDC Common mode output voltage Equation based MGTAVTTTX – VSEOUT /2 mV\nRIN Differential input resistance 80 100 130 Ω\nROUT Differential output resistance 80 100 130 Ω\nTOSKEW Transmitter output skew – – 15 ps\nCEXT Recommended external AC coupling capacitor(2) 75 100 200 nF\nNotes: \n1. The output swing and preemphasis levels are pr ogrammable using the attributes discussed in UG386 : Spartan-6 FPGA GTP Transceivers User \nGuide  and can result in values lower than reported in this table. DVPPOUT  is the minimum guaranteed value at the maximum setting. Refer to UG386 : \nSpartan-6 FPGA GTP Transceivers User Guide  for nominal values.\n2. Other values can be used as appropriate to conform to specific protocols and standards.\nX-Ref Target - Figure 1\nFigure 1: Single-Ended Peak-to-Peak Voltage\nX-Ref Target - Figure 2\nFigure 2: Differential Peak-to-Peak Voltage0 +V P\nNSingle-Ended \nVoltage\nds162_01_112009\n0 +V \n–V  \n \nP–NDifferenti al\nVoltage\nds162_02_112009\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 15GTP Transceiver Switching Characteristics\nConsult UG386 : Spartan-6 FPGA GTP Transceivers User Guide  for further information.\n Table  17: GTP Transceiver Clock DC Input Level Specification\nSymbol DC Parameter Min Typ Max Units\nVIDIFF Differential peak-to-peak input voltage 200 800 2000 mV\nRIN Differential input resistance 80 100 120 Ω\nCEXT Required external AC coupling capacitor – 100 – nF\nTable  18: GTP Transceiver Performance\nSymbol DescriptionSpeed Grade\nUnits\n-3 -3N -2 -1L\nFGTPMAX Maximum GTP transceiver data rate 3.2 3.2 2.7 N/A Gb/s\nFGTPRANGE1 GTP transceiver data rate range when \nPLL_TXDIVSEL_OUT = 11.88 to 3.2 1.88 to 3.2 1.88 to 2.7 N/A Gb/s\nFGTPRANGE2 GTP transceiver data rate range when \nPLL_TXDIVSEL_OUT = 20.94 to 1.62 0.94 to 1.62 0.94 to 1.62 N/A Gb/s\nFGTPRANGE3 GTP transceiver data rate range when \nPLL_TXDIVSEL_OUT = 40.6 to 0.81 0.6 to 0. 81 0.6 to 0.81 N/A Gb/s\nFGPLLMAX Maximum PLL frequency 1.62 1.62 1.62 N/A GHz\nFGPLLMIN Minimum PLL frequency 0.94 0.94 0.94 N/A GHz\nTable  19: GTP Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -3N -2 -1L\nFGTPDRPCLK GTP transceiver DCLK (DRP clock) maximum frequency 125 125 100 N/A MHz\nTable  20: GTP Transceiver Reference Clock Switching Characteristics\nSymbol Description ConditionsAll LXT Speed Grades\nUnits\nMin Typ Max\nFGCLK Reference clock frequency range 60 – 160 MHz\nTRCLK Reference clock rise time 20% – 80% – 200 – ps\nTFCLK Reference clock fall time 80% – 20% – 200 – ps\nTDCREF Reference clock duty cycle Transceiver PLL only 45 50 55 %\nTLOCK Clock recovery frequency acquisition \ntimeInitial PLL lock – – 1 ms\nTPHASE Clock recovery phase acquisition time Lock to data after PLL has locked to \nthe reference clock––2 0 0 µ s\nX-Ref Target - Figure 3\nFigure 3: Reference Clock Timing Parametersds162_05_04210980% \n20% \nT FCLK T RCLK \nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 16Table  21: GTP Transceiver User Clock Switching Characteristics(1)\nSymbol Description ConditionsSpeed Grade\nUnits\n-3 -3N -2 -1L\nFTXOUT TXOUTCLK maximum frequency 320 320 270 N/A MHz\nFRXREC RXRECCLK maximum frequency 320 320 270 N/A MHz\nTRX RXUSRCLK maximum frequency 320 320 270 N/A MHz\nTRX2 RXUSRCLK2 maximum frequency 1 byte interface 156.25 156.25 125 N/A MHz\n2 byte interface 160 160 125 N/A MHz4 byte interface 80 80 67.5 N/A MHz\nT\nTX TXUSRCLK maximum frequency 320 320 270 N/A MHz\nTTX2 TXUSRCLK2 maximum frequency 1 byte  interface 156.25 156.25 125 N/A MHz\n2 byte interface 160 160 125 N/A MHz4 byte interface 80 80 67.5 N/A MHz\nNotes: \n1. Clocking must be implemented as described in UG386 : Spartan-6 FPGA GTP Transceivers User Guide .\nTable  22: GTP Transceiver Transmitter Switching Characteristics\nSymbol Description Condi tion Min Typ Max Units\nTRTX TX Rise time 20%–80% – 140 – ps\nTFTX TX Fall time 80%–20% – 120 – ps\nTLLSKEW TX lane-to-lane skew(1) – – 400 ps\nVTXOOBVDPP Electrical idle amplitude – – 20 mV\nTTXOOBTRANSITION Electrical idle transition time – – 50 ns\nTJ3.125 Total Jitter(2) 3.125 Gb/s – – 0.35 UI\nDJ3.125 Deterministic Jitter(2) – – 0.15 UI\nTJ2.5 Total Jitter(2) 2.5 Gb/s – – 0.33 UI\nDJ2.5 Deterministic Jitter(2) – – 0.15 UI\nTJ1.62 Total Jitter(2) 1.62 Gb/s – – 0.20 UI\nDJ1.62 Deterministic Jitter(2) – – 0.10 UI\nTJ1.25 Total Jitter(2) 1.25 Gb/s – – 0.20 UI\nDJ1.25 Deterministic Jitter(2)– – 0.10 UI\nTJ614 Total Jitter(2) 614 Mb/s – – 0.10 UI\nDJ614 Deterministic Jitter(2)– – 0.05 UI\nNotes: \n1. Using same REFCLK input with TXENPMAPHASEALIGN enable d for up to four consecutive GTP transceiver sites.\n2. Using PLL_DIVSEL_FB = 2, INTDATAWIDTH = 1. These values are NOT intended for protocol specif ic compliance determinations.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 17Endpoint Block for PCI Express De signs Switching Characteristics\nThe Endpoint block for PCI Express is availabl e in the Spartan-6 LXT devices. Consult the Spartan-6 FPGA Integrated \nEndpoint Block for PCI Express  for further information.Table  23: GTP Transceiver Receiver Switching Characteristics\nSymbol Description Min Typ Max Units\nTRXELECIDLE Time for RXELECIDLE to respond to loss or restoration of data – 75 – ns\nRXOOBVDPP OOB detect threshold peak-to-peak 60 – 150 mV\nRXSST Receiver spread-spectrum tracking(1)Modulated @ 33 KHz –5000 – 0 ppm\nRXRL Run length (CID) Internal AC capacitor bypassed – – 150 UI\nRXPPMTOLData/REFCLK PPM offset \ntoleranceCDR 2nd-order loop disabled –200 – 200 ppm\nCDR 2nd-order \nloop enabledPLL_RXDIVSEL_OUT = 1 –2000 – 2000 ppm\nPLL_RXDIVSEL_OUT = 2 –2000 – 2000 ppmPLL_RXDIVSEL_OUT = 4 –1000 – 1000 ppm\nSJ Jitter Tolerance(2)\nJT_SJ3.125 Sinusoidal Jitter(3)3.125 Gb/s 0.4 – – UI\nJT_SJ2.5 Sinusoidal Jitter(3) 2.5 Gb/s 0.4 – – UI\nJT_SJ1.62 Sinusoidal Jitter(3)1.62 Gb/s 0.5 – – UI\nJT_SJ1.25 Sinusoidal Jitter(3)1.25 Gb/s 0.5 – – UI\nJT_SJ614 Sinusoidal Jitter(3) 614 Mb/s 0.5 – – UI\nSJ Jitter Tolerance with Stressed Eye(2)(5)\nJT_TJSE3.125 Total Jitter with  stressed eye(4) 3.125 Gb/s 0.65 – – UI\nJT_SJSE3.125 Sinusoidal Jitter with stressed eye 3.125 Gb/s 0.1 – – UI\nJT_TJSE2.7 Total Jitter with  stressed eye(4) 2.7 Gb/s 0.65 – – UI\nJT_SJSE2.7 Sinusoidal Jitter with stressed eye 2.7 Gb/s 0.1 – – UI\nNotes: \n1. Using PLL_RXDIVSEL_OUT = 1, 2, and 4.\n2. All jitter values are based on a Bit Error Ratio of 1e–12.\n3. Using 80 MHz sinusoidal jitter only in t he absence of deterministic and random jitter.\n4. Composed of 0.37 UI DJ in the form of ISI and 0.18 UI RJ.5. Measured using PRBS7 data pattern.\nTable  24: Maximum Performance for PCI Express Designs\nSymbol DescriptionSpeed Grade\nUnits\n-3 -3N -2 -1L\nFPCIEUSER User clock maximum frequency 62.5 62.5 62.5 N/A MHz\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 18Performance Characteristics\nThis section provides the performance characteristics of some common functions and designs implemented in \nSpartan-6 devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the Switching Characteristics, page 19 . \nTable  25: Interface Performances\nDescription I/O ResourceClock \nBufferData\nWidthSpeed Grade\nUnits\n-3 -3N -2 -1L\nNetworking Applications(1)\nSDR LVDS transmitter or receiver IOB SDR register BUFG – 400 400 375 250 Mb/s\nDDR LVDS transmitter or receiver ODDR2/IDDR2 register 2 BUFGs – 800 800 750 500 Mb/s\nSDR LVDS transmitter OSERDES2 BUFPLL2 500 500 500 250 Mb/s\n3 750 750 750 375 Mb/s\n4-8 1080 1050 950 500 Mb/s\nDDR LVDS transmitter OSERDES2 2 BUFIO2s2 500 500 500 250 Mb/s\n3 750 750 750 375 Mb/s\n4-8 1080 1050 950 500 Mb/s\nSDR LVDS receiver ISERDES2 in RETIMED mode BUFPLL2 500 500 500 — Mb/s\n3 750 750 750 — Mb/s\n4-8 1080 1050 950 — Mb/s\nDDR LVDS receiver ISERDES2 in RETIMED mode 2 BUFIO2s2 500 500 500 — Mb/s\n3 750 750 750 — Mb/s\n4-8 1080 1050 950 — Mb/s\nMemory Interfaces (Implemented using the Spartan-6 FPGA Memory Controller Block)(2)\nStandard Performance (Standard VCCINT )\nDDR 400 Note 4 400 350 Mb/s\nDDR2 667 Note 4 625 400 Mb/s\nDDR3 800 Note 4 667 — Mb/s\nLPDDR (Mobile_DDR) 400 Note 4 400 350 Mb/s\nExtended Performance (Require s Extended Performance VCCINT )(3)\nDDR2 800 Note 4 667 — Mb/s\nNotes: \n1. Refer to XAPP1064 , Source-Synchronous Serialization and Deserialization (up to 1050 Mb/s) and UG381 , Spartan-6 FPGA SelectIO \nResources User Guide.\n2. Refer to UG388 , Spartan-6 FPGA Memory Controller User Guide .\n3. Extended Memory Controller block performance for DDR2 can be achieved using the extended performance VCCINT  range from Table 2 .\n4. The LX4 device, all devices in the TQG144 and CPG196 packages, and the -3N speed grade do not support a Memory Controller Blo ck.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 19Switching Characteristics\nAll values represented in this data sheet are based on these \nspeed specifications: v1.20 for -3, -3N, and -2; and v1.08 for -1L. Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:\nAdvanceThese specifications are based on simulations only and are \ntypically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.\nPreliminaryThese specifications are based on complete ES \n(engineering sample) silicon characterization. Devices and \nspeed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under -reporting delays is greatly \nreduced as compared to Advance data.\nProductionThese specifications are released once enough production \nsilicon of a particular device  family member has been \ncharacterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.\nAll specifications are always representative of worst-case \nsupply voltage and junction temperature conditions.\nSince individual family members are produced at different \ntimes, the migration from one category to another depends completely on the status of the fabrication process for each device.\nThe -1L speed grade refers to the lower-power Spartan-6 \ndevices. The -3N speed grade refers to the Spartan-6 devices that do not support MCB functionality.\nTable 26  correlates the current status of each Spartan-6 \ndevice on a per speed grade basis.\nTesting of Switching Characteristics\nAll devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values.\nFor more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and \nback-annotated to the simulation net list. Unless otherwise noted, values apply to all Spartan-6 devices.Table  26: Spartan-6 Device Speed Grade Designations\nDeviceSpeed Grade Designations\nAdvance Preliminary Production\nXC6SLX4(1) -3, -2, -1L\nXC6SLX9 -3, -3N, -2, -1L\nXC6SLX16 -3, -3N, -2, -1LXC6SLX25 -3, -3N, -2, -1LXC6SLX25T -3, -3N, -2\nXC6SLX45 -3, -3N, -2, -1L\nXC6SLX45T -3, -3N, -2XC6SLX75 -3, -3N, -2, -1L\nXC6SLX75T -3, -3N, -2\nXC6SLX100 -3, -3N, -2, -1LXC6SLX100T -3, -3N, -2\nXC6SLX150 -3, -3N, -2, -1L\nXC6SLX150T -3, -3N, -2XA6SLX4 -3, -2\nXA6SLX9 -3, -2\nXA6SLX16 -3, -2XA6SLX25 -3, -2\nXA6SLX25T -3, -2\nXA6SLX45 -3, -2XA6SLX45T -3, -2\nXA6SLX75 -3, -2\nXA6SLX75T -3, -2XA6SLX100 -2\nXQ6SLX75 -2, -1L\nXQ6SLX75T -3, -2XQ6SLX150 -2, -1L\nXQ6SLX150T -3, -2\nNotes: \n1. The XC6SLX4 is not available in the -3N speed grade.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 20Production Silicon and ISE Software Status\nIn some cases, a particular family member (and speed grade) is released to production before a speed specification is \nreleased with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases. Table 27  lists the production released Spartan-6 family member, speed grade, and the \nminimum corresponding supported speed specification version and ISE® software revisions. The ISE software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.\nTable  27: Spartan-6 Device Production Software and Speed Specification Release\n(1)\nDeviceSpeed Grade Designations(2)\n-3(3)-3N -2(4) -1L\nXC6SLX4 ISE 12.4 v1.15 N/A ISE 12.3 v1.12(5) ISE 13.2 v1.07\nXC6SLX9 ISE 12.4 v1.15 ISE 13.1 Update v1.18(7) ISE 12.3 v1.12(5) ISE 13.2 v1.07\nXC6SLX16 ISE 12.1 v1.08 ISE 13.1 Update v1.18(7)ISE 11.5 v1.06 ISE 13.2 v1.07\nXC6SLX25 ISE 12.2 v1.11(6) ISE 13.1 Update v1.18(7) ISE 12.2 v1.11(6) ISE 13.2 v1.07\nXC6SLX25T ISE 12.2 v1.11(6) ISE 13.1 Update v1.18(7) ISE 12.2 v1.11(6) N/A\nXC6SLX45 ISE 12.1 v1.08 ISE 13.1 Update v1.18(7) ISE 11.5 v1.07 ISE 13.1 v1.06\nXC6SLX45T ISE 12.1 v1.08 ISE 13.1 Update v1.18(7)ISE 12.1 v1.08 N/A\nXC6SLX75 ISE 12.2 v1.11(6) ISE 13.1 Update v1.18(7) ISE 12.2 v1.11(6) ISE 13.2 v1.07\nXC6SLX75T ISE 12.2 v1.11(6) ISE 13.1 Update v1.18(7) ISE 12.2 v1.11(6) N/A\nXC6SLX100 ISE 12.2 v1.11(6)ISE 13.1 Update v1.18(7)ISE 12.2 v1.11(6)ISE 13.1 v1.06\nXC6SLX100T ISE 12.2 v1.11(6) ISE 13.1 Update v1.18(7) ISE 12.2 v1.11(6) N/A\nXC6SLX150 ISE 12.2 v1.11(6) ISE 13.1 Update v1.18(7) ISE 12.2 v1.11(6) ISE 13.1 v1.06\nXC6SLX150T ISE 12.2 v1.11(6)ISE 13.1 Update v1.18(7)ISE 12.2 v1.11(6)N/A\nXA6SLX4 ISE 13.2 v1.19 N/A ISE 13.2 v1.19 N/AXA6SLX9 ISE 13.2 v1.19 N/A ISE 13.2 v1.19 N/A\nXA6SLX16 ISE 13.2 v1.19 N/A ISE 13.2 v1.19 N/A\nXA6SLX25 ISE 13.2 v1.19 N/A ISE 13.2 v1.19 N/AXA6SLX25T ISE 13.2 v1.19 N/A ISE 13.2 v1.19 N/AXA6SLX45 ISE 13.2 v1.19 N/A ISE 13.2 v1.19 N/A\nXA6SLX45T ISE 13.2 v1.19 N/A ISE 13.2 v1.19 N/A\nXA6SLX75 ISE 13.2 v1.19 N/A ISE 13.2 v1.19 N/AXA6SLX75T ISE 13.2 v1.19 N/A ISE 13.2 v1.19 N/A\nXA6SLX100 N/A N/A ISE 13.3 v1.20 N/A\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 21IOB Pad Input/Output/3-State Switching Characteristics\nTable 28  (for commercial (XC) Spartan-6 devices) and Table 29  (for Automotive XA Spartan-6 and Defense-grade \nSpartan-6Q devices) summarizes the values of standard-specific data input delays, output delays terminating at pads (based on standard), and 3-state delays.\n\x81T\nIOPI is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies \ndepending on the capability of the SelectIO input buffer.\n\x81TIOOP is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies \ndepending on the capability of the SelectIO output buffer.\n\x81TIOTP is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is \ndisabled. The delay varies depending on the SelectIO capability of  the output buffer.\nSee the TRACE report for further information on delays when using an I/O standard with UNT UNED termination on inputs \nor outputs.XQ6SLX75 N/A N/A ISE 13.2 v1.19 ISE 13.2 v1.07\nXQ6SLX75T ISE 13.2 v1.19 N/A ISE 13.2 v1.19 N/A\nXQ6SLX150 N/A N/A ISE 13.2 v1.19 ISE 13.2 v1.07XQ6SLX150T ISE 13.2 v1.19 N/A ISE 13.2 v1.19 N/A\nNotes: \n1. ISE 13.3 software with v1.20 for -3, -3N, and -2; and v1.08 for -1L speed specification reflects the changes outlined in \nXCN11028 : Spartan-6 FPGA Speed File Changes .\n2. As marked with an N/A, LXT devices and all XA devices are not  available with a -1L speed grade; LX4 devices and all XA and XQ  devices \nare not available with a -3N speed grade.\n3. Improved -3 specifications reflected in this data sheet require ISE 12.4 software with v1.15 speed specification.4. Improved -2 specifications reflected in this data sheet require ISE 12.4 software and the 12.4 Speed Files Patch which contains the  v1.17 \nspeed specification available on the  Xilinx Download Center\n.\n5. ISE 12.3 software with v1.12 speed specification is available using ISE 12.3 software and the 12.3 Speed Files Patch available on the\nXilinx Download Center .\n6. ISE 12.2 software with v1.11 speed specification is available using ISE 12.2 software and the 12.2 Speed Files Patch available on the\nXilinx Download Center .\n7. ISE 13.1 software with v1.18 speed specification is available using ISE 13.1 software and the 13.1 Update available on the\nXilinx Download Center . See XCN11012 : Speed File Change for -3N Devices .\nTable  28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-3 -3N -2 -1L(1)-3 -3N -2 -1L(1)-3 -3N -2 -1L(1)\nLVDS_33 1.17 1.29 1.42 1.68 1.55 1.69 1.89 2.42 3000 3000 3000 3000 ns\nLVDS_25 1.01 1.13 1.26 1.57 1.65 1.79 1.99 2.47 3000 3000 3000 3000 ns\nBLVDS_25 1.02 1.14 1.27 1.57 1.72 1. 86 2.06 2.68 1.72 1.86 2.06 2.68 ns\nMINI_LVDS_33 1.17 1.29 1.42 1.68 1. 57 1.71 1.91 2.41 3000 3000 3000 3000 ns\nMINI_LVDS_25 1.01 1.13 1.26 1.57 1. 65 1.79 1.99 2.47 3000 3000 3000 3000 ns\nLVPECL_33 1.18 1.30 1.43 1.68 N/A N/A N/A N/A N/A N/A N/A N/A ns\nLVPECL_25 1.02 1.14 1.27 1.57 N/A N/A N/A N/A N/A N/A N/A N/A ns\nRSDS_33 (point to point) 1.17 1.29 1.42 1.68 1.57 1.71 1.91 2.42 3000 3000 3000 3000 nsRSDS_25 (point to point) 1.01 1.13 1.26 1.56 1.65 1.79 1.99 2.47 3000 3000 3000 3000 ns\nTMDS_33 1.21 1.33 1.46 1.71 1.54 1.68 1.88 2.50 3000 3000 3000 3000 nsTable  27: Spartan-6 Device Production Software and Speed Specification Release(1) (Cont’d)\nDeviceSpeed Grade Designations(2)\n-3(3)-3N -2(4) -1L\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 22PPDS_33 1.17 1.29 1.42 1.68 1.57 1.71 1.91 2.43 3000 3000 3000 3000 ns\nPPDS_25 1.01 1.13 1.26 1.56 1.68 1.82 2.02 2.47 3000 3000 3000 3000 ns\nPCI33_3 1.07 1.19 1.32 1.57(2)3.51 3.65 3.85 4.38(2)3.51 3.65 3.85 4.38(1)ns\nPCI66_3 1.07 1.19 1.32 1.57(2)3.53 3.67 3.87 4.39(2)3.53 3.67 3.87 4.39(1)ns\nDISPLAY_PORT 1.02 1.14 1.27 1.56 3.15 3.29 3.49 4.08 3.15 3.29 3.49 4.08 ns\nI2C 1.33 1.45 1.58 1.82 11.56 11.70 11 .90 12.52 11.56 11.70 11.90 12.52 ns\nSMBUS 1.33 1.45 1.58 1.82 11.56 11.70 11.90 12.52 11.56 11.70 11.90 12.52 ns\nSDIO 1.36 1.48 1.61 1.84 2.64 2.78 2.98 3.60 2.64 2.78 2.98 3.60 ns\nMOBILE_DDR 0.94 1.06 1.19 1.43 2.35 2.49 2.69 3.31 2.35 2.49 2.69 3.31 ns\nHSTL_I 0.90 1.02 1.15 1.39 1.66 1. 80 2.00 2.62 1.66 1.80 2.00 2.62 ns\nHSTL_II 0.91 1.03 1.16 1.40 1.72 1.86 2.06 2.68 1.72 1.86 2.06 2.68 ns\nHSTL_III 0.95 1.07 1.20 1.44 1.67 1. 81 2.01 2.61 1.67 1.81 2.01 2.61 ns\nHSTL_I _18 0.94 1.06 1.19 1.43 1.77 1.91 2.11 2.73 1.77 1.91 2.11 2.73 ns\nHSTL_II _18 0.94 1.06 1.19 1.43 1.85 1 .99 2.19 2.81 1.85 1.99 2.19 2.81 ns\nHSTL_III _18 0.99 1.11 1.24 1.47 1.79 1.93 2.13 2.72 1.79 1.93 2.13 2.72 ns\nSSTL3_I 1.58 1.70 1.83 2.16 1.83 1. 97 2.17 2.72 1.83 1.97 2.17 2.72 ns\nSSTL3_II 1.58 1.70 1.83 2.16 2.01 2.15 2.35 2.94 2.01 2.15 2.35 2.94 ns\nSSTL2_I 1.30 1.42 1.55 1.87 1.77 1. 91 2.11 2.69 1.77 1.91 2.11 2.69 ns\nSSTL2_II 1.30 1.42 1.55 1.88 1.86 2.00 2.20 2.82 1.86 2.00 2.20 2.82 nsSSTL18_I 0.92 1.04 1.17 1.41 1.63 1.77 1.97 2.59 1.63 1.77 1.97 2.59 ns\nSSTL18_II 0.92 1.04 1.17 1.41 1.66 1. 80 2.00 2.62 1.66 1.80 2.00 2.62 ns\nSSTL15_II 0.92 1.04 1.17 1.41 1.67 1. 81 2.01 2.63 1.67 1.81 2.01 2.63 ns\nDIFF_HSTL_I 0.94 1.06 1. 19 1.46 1.77 1.91 2.11 2.62 1.77 1.91 2.11 2.62 ns\nDIFF_HSTL_II 0.93 1.05 1.18 1.45 1.72 1.86 2.06 2.54 1.72 1.86 2.06 2.54 ns\nDIFF_HSTL_III 0.93 1.05 1.18 1.46 1.69 1.83 2.03 2.53 1.69 1.83 2.03 2.53 ns\nDIFF_HSTL_I_18 0.97 1.09 1.22 1.50 1.79 1.93 2.13 2.63 1.79 1.93 2.13 2.63 ns\nDIFF_HSTL_II_18 0.97 1.09 1.22 1.49 1.69 1.83 2.03 2. 51 1.69 1.83 2.03 2.51 ns\nDIFF_HSTL_III_18 0.97 1.09 1.22 1.50 1.6 9 1.83 2.03 2.53 1.69 1.83 2.03 2.53 ns\nDIFF_SSTL3_I 1.18 1.30 1. 43 1.68 1.81 1.95 2.15 2.64 1.81 1.95 2.15 2.64 ns\nDIFF_SSTL3_II 1.19 1.31 1.44 1.68 1.80 1.94 2.14 2.63 1.80 1.94 2.14 2.63 ns\nDIFF_SSTL2_I 1.02 1.14 1. 27 1.57 1.80 1.94 2.14 2.62 1.80 1.94 2.14 2.62 ns\nDIFF_SSTL2_II 1.02 1.14 1.27 1.57 1.76 1.90 2.10 2.57 1.76 1.90 2.10 2.57 ns\nDIFF_SSTL18_I 0.97 1.09 1.22 1.51 1.72 1.86 2.06 2.56 1.72 1.86 2.06 2.56 ns\nDIFF_SSTL18_II 0.98 1.10 1. 23 1.50 1.68 1.82 2.02 2.52 1.68 1.82 2.02 2.52 ns\nDIFF_SSTL15_II 0.94 1.06 1. 19 1.46 1.67 1.81 2.01 2.50 1.67 1.81 2.01 2.50 ns\nDIFF_MOBILE_DDR 0.97 1.09 1.22 1.51 1. 75 1.89 2.09 2.57 1.75 1.89 2.09 2.57 nsTable  28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-3 -3N -2 -1L(1)-3 -3N -2 -1L(1)-3 -3N -2 -1L(1)\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 23LVTTL, QUIETIO, 2 mA 1.35 1.47 1.60 1.82 5.39 5.53 5.73 6.37 5.39 5.53 5.73 6.37 ns\nLVTTL, QUIETIO, 4 mA 1.35 1.47 1.60 1.82 4.29 4.43 4.63 5.22 4.29 4.43 4.63 5.22 ns\nLVTTL, QUIETIO, 6 mA 1.35 1.47 1.60 1.82 3.75 3.89 4.09 4.69 3.75 3.89 4.09 4.69 nsLVTTL, QUIETIO, 8 mA 1.35 1.47 1.60 1.82 3.23 3.37 3.57 4.20 3.23 3.37 3.57 4.20 nsLVTTL, QUIETIO, 12 mA 1.35 1.47 1.60 1. 82 3.28 3.42 3.62 4.22 3.28 3.42 3.62 4.22 ns\nLVTTL, QUIETIO, 16 mA 1.35 1.47 1.60 1. 82 2.94 3.08 3.28 3.92 2.94 3.08 3.28 3.92 ns\nLVTTL, QUIETIO, 24 mA 1.35 1.47 1.60 1. 82 2.69 2.83 3.03 3.67 2.69 2.83 3.03 3.67 ns\nLVTTL, Slow, 2 mA 1.35 1.47 1.60 1.82 4.36 4.50 4.70 5.30 4.36 4.50 4.70 5.30 ns\nLVTTL, Slow, 4 mA 1.35 1.47 1.60 1.82 3.17 3.31 3.51 4.16 3.17 3.31 3.51 4.16 ns\nLVTTL, Slow, 6 mA 1.35 1.47 1.60 1.82 2.76 2.90 3.10 3.75 2.76 2.90 3.10 3.75 nsLVTTL, Slow, 8 mA 1.35 1.47 1.60 1.82 2.59 2.73 2.93 3.55 2.59 2.73 2.93 3.55 ns\nLVTTL, Slow, 12 mA 1.35 1.47 1.60 1.82 2.58 2.72 2.92 3.54 2.58 2.72 2.92 3.54 ns\nLVTTL, Slow, 16 mA 1.35 1.47 1.60 1.82 2.39 2.53 2.73 3.40 2.39 2.53 2.73 3.40 ns\nLVTTL, Slow, 24 mA 1.35 1.47 1.60 1.82 2.28 2.42 2.62 3.24 2.28 2.42 2.62 3.24 ns\nLVTTL, Fast, 2 mA 1.35 1.47 1.60 1.82 3.78 3.92 4.12 4.74 3.78 3.92 4.12 4.74 ns\nLVTTL, Fast, 4 mA 1.35 1.47 1.60 1.82 2.49 2.63 2.83 3.45 2.49 2.63 2.83 3.45 nsLVTTL, Fast, 6 mA 1.35 1.47 1.60 1.82 2.44 2.58 2.78 3.40 2.44 2.58 2.78 3.40 ns\nLVTTL, Fast, 8 mA 1.35 1.47 1.60 1.82 2.32 2.46 2.66 3.28 2.32 2.46 2.66 3.28 ns\nLVTTL, Fast, 12 mA 1.35 1.47 1.60 1.82 1.83 1.97 2.17 2.79 1.83 1.97 2.17 2.79 ns\nLVTTL, Fast, 16 mA 1.35 1.47 1.60 1.82 1.83 1.97 2.17 2.79 1.83 1.97 2.17 2.79 ns\nLVTTL, Fast, 24 mA 1.35 1.47 1.60 1.82 1.83 1.97 2.17 2.79 1.83 1.97 2.17 2.79 ns\nLVCMOS33, QUIETIO, 2 mA 1.34 1.46 1.59 1.8 2 5.40 5.54 5.74 6.37 5.40 5.54 5.74 6.37 ns\nLVCMOS33, QUIETIO, 4 mA 1.34 1.46 1.59 1.8 2 4.03 4.17 4.37 5.01 4.03 4.17 4.37 5.01 ns\nLVCMOS33, QUIETIO, 6 mA 1.34 1.46 1.59 1.8 2 3.51 3.65 3.85 4.47 3.51 3.65 3.85 4.47 ns\nLVCMOS33, QUIETIO, 8 mA 1.34 1.46 1.59 1.8 2 3.37 3.51 3.71 4.33 3.37 3.51 3.71 4.33 ns\nLVCMOS33, QUIETIO, 12 mA 1.34 1.46 1.59 1. 82 2.94 3.08 3.28 3.93 2.94 3.08 3.28 3.93 ns\nLVCMOS33, QUIETIO, 16 mA 1.34 1.46 1.59 1. 82 2.77 2.91 3.11 3.78 2.77 2.91 3.11 3.78 ns\nLVCMOS33, QUIETIO, 24 mA 1.34 1.46 1.59 1. 82 2.59 2.73 2.93 3.58 2.59 2.73 2.93 3.58 ns\nLVCMOS33, Slow, 2 mA 1.34 1.46 1.59 1.82 4 .37 4.51 4.71 5.28 4.37 4.51 4.71 5.28 ns\nLVCMOS33, Slow, 4 mA 1.34 1.46 1.59 1.82 2 .98 3.12 3.32 3.94 2.98 3.12 3.32 3.94 ns\nLVCMOS33, Slow, 6 mA 1.34 1.46 1.59 1.82 2 .58 2.72 2.92 3.61 2.58 2.72 2.92 3.61 ns\nLVCMOS33, Slow, 8 mA 1.34 1.46 1.59 1.82 2 .65 2.79 2.99 3.61 2.65 2.79 2.99 3.61 ns\nLVCMOS33, Slow, 12 mA 1.34 1.46 1.59 1.82 2.39 2.53 2.73 3.31 2.39 2.53 2.73 3.31 ns\nLVCMOS33, Slow, 16 mA 1.34 1.46 1.59 1.82 2.31 2.45 2.65 3.27 2.31 2.45 2.65 3.27 ns\nLVCMOS33, Slow, 24 mA 1.34 1.46 1.59 1.82 2.28 2.42 2.62 3.24 2.28 2.42 2.62 3.24 ns\nLVCMOS33, Fast, 2 mA 1.34 1.46 1.59 1.82 3 .76 3.90 4.10 4.70 3.76 3.90 4.10 4.70 ns\nLVCMOS33, Fast, 4 mA 1.34 1.46 1.59 1.82 2 .48 2.62 2.82 3.44 2.48 2.62 2.82 3.44 ns\nLVCMOS33, Fast, 6 mA 1.34 1.46 1.59 1.82 2 .32 2.46 2.66 3.28 2.32 2.46 2.66 3.28 nsTable  28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-3 -3N -2 -1L(1)-3 -3N -2 -1L(1)-3 -3N -2 -1L(1)\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 24LVCMOS33, Fast, 8 mA 1.34 1.46 1.59 1.82 2 .07 2.21 2.41 3.03 2.07 2.21 2.41 3.03 ns\nLVCMOS33, Fast, 12 mA 1.34 1.46 1.59 1.82 1.65 1.79 1.99 2.62 1.65 1.79 1.99 2.62 ns\nLVCMOS33, Fast, 16 mA 1.34 1.46 1.59 1.82 1.65 1.79 1.99 2.62 1.65 1.79 1.99 2.62 ns\nLVCMOS33, Fast, 24 mA 1.34 1.46 1.59 1.82 1.65 1.79 1.99 2.62 1.65 1.79 1.99 2.62 ns\nLVCMOS25, QUIETIO, 2 mA 0.82 0.94 1.07 1.3 1 4.81 4.95 5.15 5.79 4.81 4.95 5.15 5.79 ns\nLVCMOS25, QUIETIO, 4 mA 0.82 0.94 1.07 1.3 1 3.70 3.84 4.04 4.66 3.70 3.84 4.04 4.66 ns\nLVCMOS25, QUIETIO, 6 mA 0.82 0.94 1.07 1.3 1 3.46 3.60 3.80 4.38 3.46 3.60 3.80 4.38 ns\nLVCMOS25, QUIETIO, 8 mA 0.82 0.94 1.07 1.3 1 3.20 3.34 3.54 4.12 3.20 3.34 3.54 4.12 ns\nLVCMOS25, QUIETIO, 12 mA 0.82 0.94 1.07 1. 31 2.83 2.97 3.17 3.75 2.83 2.97 3.17 3.75 ns\nLVCMOS25, QUIETIO, 16 mA 0.82 0.94 1.07 1. 31 2.64 2.78 2.98 3.64 2.64 2.78 2.98 3.64 ns\nLVCMOS25, QUIETIO, 24 mA 0.82 0.94 1.07 1. 31 2.45 2.59 2.79 3.42 2.45 2.59 2.79 3.42 ns\nLVCMOS25, Slow, 2 mA 0.82 0.94 1.07 1.31 3 .78 3.92 4.12 4.76 3.78 3.92 4.12 4.76 ns\nLVCMOS25, Slow, 4 mA 0.82 0.94 1.07 1.31 2 .79 2.93 3.13 3.73 2.79 2.93 3.13 3.73 ns\nLVCMOS25, Slow, 6 mA 0.82 0.94 1.07 1.31 2 .73 2.87 3.07 3.66 2.73 2.87 3.07 3.66 ns\nLVCMOS25, Slow, 8 mA 0.82 0.94 1.07 1.31 2 .48 2.62 2.82 3.42 2.48 2.62 2.82 3.42 ns\nLVCMOS25, Slow, 12 mA 0.82 0.94 1.07 1.31 2.01 2.15 2.35 2.95 2.01 2.15 2.35 2.95 ns\nLVCMOS25, Slow, 16 mA 0.82 0.94 1.07 1.31 2.01 2.15 2.35 2.95 2.01 2.15 2.35 2.95 ns\nLVCMOS25, Slow, 24 mA 0.82 0.94 1.07 1.31 2.01 2.15 2.35 2.94 2.01 2.15 2.35 2.94 ns\nLVCMOS25, Fast, 2 mA 0.82 0.94 1.07 1.31 3 .35 3.49 3.69 4.31 3.35 3.49 3.69 4.31 ns\nLVCMOS25, Fast, 4 mA 0.82 0.94 1.07 1.31 2 .25 2.39 2.59 3.22 2.25 2.39 2.59 3.22 ns\nLVCMOS25, Fast, 6 mA 0.82 0.94 1.07 1.31 2 .09 2.23 2.43 3.05 2.09 2.23 2.43 3.05 ns\nLVCMOS25, Fast, 8 mA 0.82 0.94 1.07 1.31 2 .02 2.16 2.36 2.98 2.02 2.16 2.36 2.98 ns\nLVCMOS25, Fast, 12 mA 0.82 0.94 1.07 1.31 1.56 1.70 1.90 2.52 1.56 1.70 1.90 2.52 ns\nLVCMOS25, Fast, 16 mA 0.82 0.94 1.07 1.31 1.56 1.70 1.90 2.52 1.56 1.70 1.90 2.52 ns\nLVCMOS25, Fast, 24 mA 0.82 0.94 1.07 1.31 1.56 1.70 1.90 2.52 1.56 1.70 1.90 2.52 ns\nLVCMOS18, QUIETIO, 2 mA 1.18 1.30 1.43 2.0 4 5.92 6.06 6.26 6.80 5.92 6.06 6.26 6.80 ns\nLVCMOS18, QUIETIO, 4 mA 1.18 1.30 1.43 2.0 4 4.74 4.88 5.08 5.63 4.74 4.88 5.08 5.63 ns\nLVCMOS18, QUIETIO, 6 mA 1.18 1.30 1.43 2.0 4 4.05 4.19 4.39 4.96 4.05 4.19 4.39 4.96 ns\nLVCMOS18, QUIETIO, 8 mA 1.18 1.30 1.43 2.0 4 3.71 3.85 4.05 4.63 3.71 3.85 4.05 4.63 ns\nLVCMOS18, QUIETIO, 12 mA 1.18 1.30 1.43 2. 04 3.35 3.49 3.69 4.27 3.35 3.49 3.69 4.27 ns\nLVCMOS18, QUIETIO, 16 mA 1.18 1.30 1.43 2. 04 3.20 3.34 3.54 4.14 3.20 3.34 3.54 4.14 ns\nLVCMOS18, QUIETIO, 24 mA 1.18 1.30 1.43 2. 04 2.96 3.10 3.30 3.98 2.96 3.10 3.30 3.98 ns\nLVCMOS18, Slow, 2 mA 1.18 1.30 1.43 2.04 4 .62 4.76 4.96 5.54 4.62 4.76 4.96 5.54 ns\nLVCMOS18, Slow, 4 mA 1.18 1.30 1.43 2.04 3 .69 3.83 4.03 4.60 3.69 3.83 4.03 4.60 ns\nLVCMOS18, Slow, 6 mA 1.18 1.30 1.43 2.04 3 .00 3.14 3.34 3.94 3.00 3.14 3.34 3.94 ns\nLVCMOS18, Slow, 8 mA 1.18 1.30 1.43 2.04 2 .19 2.33 2.53 3.17 2.19 2.33 2.53 3.17 ns\nLVCMOS18, Slow, 12 mA 1.18 1.30 1.43 2.04 1.99 2.13 2.33 2.95 1.99 2.13 2.33 2.95 ns\nLVCMOS18, Slow, 16 mA 1.18 1.30 1.43 2.04 1.99 2.13 2.33 2.95 1.99 2.13 2.33 2.95 nsTable  28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-3 -3N -2 -1L(1)-3 -3N -2 -1L(1)-3 -3N -2 -1L(1)\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 25LVCMOS18, Slow, 24 mA 1.18 1.30 1.43 2.04 1.99 2.13 2.33 2.95 1.99 2.13 2.33 2.95 ns\nLVCMOS18, Fast, 2 mA 1.18 1.30 1.43 2.04 3 .59 3.73 3.93 4.53 3.59 3.73 3.93 4.53 ns\nLVCMOS18, Fast, 4 mA 1.18 1.30 1.43 2.04 2 .39 2.53 2.73 3.35 2.39 2.53 2.73 3.35 ns\nLVCMOS18, Fast, 6 mA 1.18 1.30 1.43 2.04 1 .88 2.02 2.22 2.84 1.88 2.02 2.22 2.84 ns\nLVCMOS18, Fast, 8 mA 1.18 1.30 1.43 2.04 1 .81 1.95 2.15 2.77 1.81 1.95 2.15 2.77 ns\nLVCMOS18, Fast, 12 mA 1.18 1.30 1.43 2.04 1.71 1.85 2.05 2.67 1.71 1.85 2.05 2.67 ns\nLVCMOS18, Fast, 16 mA 1.18 1.30 1.43 2.04 1.71 1.85 2.05 2.67 1.71 1.85 2.05 2.67 ns\nLVCMOS18, Fast, 24 mA 1.18 1.30 1.43 2.04 1.71 1.85 2.05 2.67 1.71 1.85 2.05 2.67 ns\nLVCMOS18_JEDEC, QUIETIO, 2 mA 0.94 1.06 1.19 1.41 5.91 6.05 6.25 6.79 5.91 6.05 6.25 6.79 ns\nLVCMOS18_JEDEC, QUIETIO, 4 mA 0.94 1.06 1.19 1.41 4.75 4.89 5.09 5.64 4.75 4.89 5.09 5.64 nsLVCMOS18_JEDEC, QUIETIO, 6 mA 0.94 1.06 1.19 1.41 4.04 4.18 4.38 4.96 4.04 4.18 4.38 4.96 ns\nLVCMOS18_JEDEC, QUIETIO, 8 mA 0.94 1.06 1.19 1.41 3.71 3.85 4.05 4.62 3.71 3.85 4.05 4.62 ns\nLVCMOS18_JEDEC, QUIETIO, 12 mA 0.94 1.06 1. 19 1.41 3.35 3.49 3.69 4.28 3.35 3.49 3.69 4.28 ns\nLVCMOS18_JEDEC, QUIETIO, 16 mA 0.94 1.06 1. 19 1.41 3.20 3.34 3.54 4.13 3.20 3.34 3.54 4.13 ns\nLVCMOS18_JEDEC, QUIETIO, 24 mA 0.94 1.06 1. 19 1.41 2.96 3.10 3.30 3.98 2.96 3.10 3.30 3.98 ns\nLVCMOS18_JEDEC, Slow, 2 mA 0.94 1.06 1.19 1 .41 4.59 4.73 4.93 5.54 4.59 4.73 4.93 5.54 ns\nLVCMOS18_JEDEC, Slow, 4 mA 0.94 1.06 1.19 1 .41 3.69 3.83 4.03 4.60 3.69 3.83 4.03 4.60 ns\nLVCMOS18_JEDEC, Slow, 6 mA 0.94 1.06 1.19 1 .41 3.00 3.14 3.34 3.94 3.00 3.14 3.34 3.94 ns\nLVCMOS18_JEDEC, Slow, 8 mA 0.94 1.06 1.19 1 .41 2.19 2.33 2.53 3.18 2.19 2.33 2.53 3.18 ns\nLVCMOS18_JEDEC, Slow, 12 mA 0.94 1.06 1.19 1.41 1.99 2.13 2.33 2.95 1.99 2.13 2.33 2.95 ns\nLVCMOS18_JEDEC, Slow, 16 mA 0.94 1.06 1.19 1.41 1.99 2.13 2.33 2.95 1.99 2.13 2.33 2.95 ns\nLVCMOS18_JEDEC, Slow, 24 mA 0.94 1.06 1.19 1.41 1.99 2.13 2.33 2.95 1.99 2.13 2.33 2.95 ns\nLVCMOS18_JEDEC, Fast, 2 mA 0.94 1.06 1.19 1.41 3.57 3.71 3.91 4.52 3.57 3.71 3.91 4.52 ns\nLVCMOS18_JEDEC, Fast, 4 mA 0.94 1.06 1.19 1.41 2.39 2.53 2.73 3.35 2.39 2.53 2.73 3.35 ns\nLVCMOS18_JEDEC, Fast, 6 mA 0.94 1.06 1.19 1.41 1.88 2.02 2.22 2.84 1.88 2.02 2.22 2.84 nsLVCMOS18_JEDEC, Fast, 8 mA 0.94 1.06 1.19 1.41 1.80 1.94 2.14 2.76 1.80 1.94 2.14 2.76 ns\nLVCMOS18_JEDEC, Fast, 12 mA 0.94 1.06 1.19 1.41 1.72 1.86 2.06 2.68 1.72 1.86 2.06 2.68 ns\nLVCMOS18_JEDEC, Fast, 16 mA 0.94 1.06 1.19 1.41 1.72 1.86 2.06 2.68 1.72 1.86 2.06 2.68 ns\nLVCMOS18_JEDEC, Fast, 24 mA 0.94 1.06 1.19 1.41 1.72 1.86 2.06 2.68 1.72 1.86 2.06 2.68 ns\nLVCMOS15, QUIETIO, 2 mA 0.98 1.10 1.23 1.7 9 5.47 5.61 5.81 6.38 5.47 5.61 5.81 6.38 ns\nLVCMOS15, QUIETIO, 4 mA 0.98 1.10 1.23 1.7 9 4.61 4.75 4.95 5.51 4.61 4.75 4.95 5.51 ns\nLVCMOS15, QUIETIO, 6 mA 0.98 1.10 1.23 1.7 9 4.07 4.21 4.41 4.97 4.07 4.21 4.41 4.97 ns\nLVCMOS15, QUIETIO, 8 mA 0.98 1.10 1.23 1.7 9 3.91 4.05 4.25 4.81 3.91 4.05 4.25 4.81 ns\nLVCMOS15, QUIETIO, 12 mA 0.98 1.10 1.23 1. 79 3.53 3.67 3.87 4.51 3.53 3.67 3.87 4.51 ns\nLVCMOS15, QUIETIO, 16 mA 0.98 1.10 1.23 1. 79 3.32 3.46 3.66 4.31 3.32 3.46 3.66 4.31 ns\nLVCMOS15, Slow, 2 mA 0.98 1.10 1.23 1.79 4 .18 4.32 4.52 5.11 4.18 4.32 4.52 5.11 ns\nLVCMOS15, Slow, 4 mA 0.98 1.10 1.23 1.79 3 .42 3.56 3.76 4.34 3.42 3.56 3.76 4.34 ns\nLVCMOS15, Slow, 6 mA 0.98 1.10 1.23 1.79 2 .29 2.43 2.63 3.24 2.29 2.43 2.63 3.24 nsTable  28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-3 -3N -2 -1L(1)-3 -3N -2 -1L(1)-3 -3N -2 -1L(1)\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 26LVCMOS15, Slow, 8 mA 0.98 1.10 1.23 1.79 2 .30 2.44 2.64 3.25 2.30 2.44 2.64 3.25 ns\nLVCMOS15, Slow, 12 mA 0.98 1.10 1.23 1.79 2.03 2.17 2.37 2.99 2.03 2.17 2.37 2.99 ns\nLVCMOS15, Slow, 16 mA 0.98 1.10 1.23 1.79 2.01 2.15 2.35 2.97 2.01 2.15 2.35 2.97 ns\nLVCMOS15, Fast, 2 mA 0.98 1.10 1.23 1.79 3 .29 3.43 3.63 4.24 3.29 3.43 3.63 4.24 ns\nLVCMOS15, Fast, 4 mA 0.98 1.10 1.23 1.79 2 .27 2.41 2.61 3.22 2.27 2.41 2.61 3.22 ns\nLVCMOS15, Fast, 6 mA 0.98 1.10 1.23 1.79 1 .78 1.92 2.12 2.74 1.78 1.92 2.12 2.74 ns\nLVCMOS15, Fast, 8 mA 0.98 1.10 1.23 1.79 1 .73 1.87 2.07 2.69 1.73 1.87 2.07 2.69 ns\nLVCMOS15, Fast, 12 mA 0.98 1.10 1.23 1.79 1.73 1.87 2.07 2.64 1.73 1.87 2.07 2.64 ns\nLVCMOS15, Fast, 16 mA 0.98 1.10 1.23 1.79 1.73 1.87 2.07 2.64 1.73 1.87 2.07 2.64 ns\nLVCMOS15_JEDEC, QUIETIO, 2 mA 1.03 1.15 1.28 1.49 5.49 5.63 5.83 6.37 5.49 5.63 5.83 6.37 nsLVCMOS15_JEDEC, QUIETIO, 4 mA 1.03 1.15 1.28 1.49 4.61 4.75 4.95 5.51 4.61 4.75 4.95 5.51 ns\nLVCMOS15_JEDEC, QUIETIO, 6 mA 1.03 1.15 1.28 1.49 4.07 4.21 4.41 4.97 4.07 4.21 4.41 4.97 ns\nLVCMOS15_JEDEC, QUIETIO, 8 mA 1.03 1.15 1.28 1.49 3.92 4.06 4.26 4.81 3.92 4.06 4.26 4.81 nsLVCMOS15_JEDEC, QUIETIO, 12 mA 1.03 1.15 1. 28 1.49 3.54 3.68 3.88 4.51 3.54 3.68 3.88 4.51 ns\nLVCMOS15_JEDEC, QUIETIO, 16 mA 1.03 1.15 1. 28 1.49 3.33 3.47 3.67 4.31 3.33 3.47 3.67 4.31 ns\nLVCMOS15_JEDEC, Slow, 2 mA 1.03 1.15 1.28 1 .49 4.18 4.32 4.52 5.13 4.18 4.32 4.52 5.13 ns\nLVCMOS15_JEDEC, Slow, 4 mA 1.03 1.15 1.28 1 .49 3.42 3.56 3.76 4.35 3.42 3.56 3.76 4.35 ns\nLVCMOS15_JEDEC, Slow, 6 mA 1.03 1.15 1.28 1 .49 2.29 2.43 2.63 3.25 2.29 2.43 2.63 3.25 ns\nLVCMOS15_JEDEC, Slow, 8 mA 1.03 1.15 1.28 1 .49 2.30 2.44 2.64 3.26 2.30 2.44 2.64 3.26 ns\nLVCMOS15_JEDEC, Slow, 12 mA 1.03 1.15 1.28 1.49 2.01 2.15 2.35 2.97 2.01 2.15 2.35 2.97 ns\nLVCMOS15_JEDEC, Slow, 16 mA 1.03 1.15 1.28 1.49 2.01 2.15 2.35 2.97 2.01 2.15 2.35 2.97 ns\nLVCMOS15_JEDEC, Fast, 2 mA 1.03 1.15 1.28 1.49 3.28 3.42 3.62 4.22 3.28 3.42 3.62 4.22 nsLVCMOS15_JEDEC, Fast, 4 mA 1.03 1.15 1.28 1.49 2.27 2.41 2.61 3.23 2.27 2.41 2.61 3.23 ns\nLVCMOS15_JEDEC, Fast, 6 mA 1.03 1.15 1.28 1.49 1.78 1.92 2.12 2.74 1.78 1.92 2.12 2.74 ns\nLVCMOS15_JEDEC, Fast, 8 mA 1.03 1.15 1.28 1.49 1.73 1.87 2.07 2.69 1.73 1.87 2.07 2.69 nsLVCMOS15_JEDEC, Fast, 12 mA 1.03 1.15 1.28 1.49 1.73 1.87 2.07 2.63 1.73 1.87 2.07 2.63 ns\nLVCMOS15_JEDEC, Fast, 16 mA 1.03 1.15 1.28 1.49 1.73 1.87 2.07 2.63 1.73 1.87 2.07 2.63 ns\nLVCMOS12, QUIETIO, 2 mA 0.91 1.03 1.16 1.5 1 6.40 6.54 6.74 7.30 6.40 6.54 6.74 7.30 ns\nLVCMOS12, QUIETIO, 4 mA 0.91 1.03 1.16 1.5 1 4.98 5.12 5.32 5.90 4.98 5.12 5.32 5.90 ns\nLVCMOS12, QUIETIO, 6 mA 0.91 1.03 1.16 1.5 1 4.65 4.79 4.99 5.55 4.65 4.79 4.99 5.55 ns\nLVCMOS12, QUIETIO, 8 mA 0.91 1.03 1.16 1.5 1 4.23 4.37 4.57 5.21 4.23 4.37 4.57 5.21 ns\nLVCMOS12, QUIETIO, 12 mA 0.91 1.03 1.16 1. 51 3.98 4.12 4.32 4.94 3.98 4.12 4.32 4.94 ns\nLVCMOS12, Slow, 2 mA 0.91 1.03 1.16 1.51 4 .98 5.12 5.32 5.91 4.98 5.12 5.32 5.91 ns\nLVCMOS12, Slow, 4 mA 0.91 1.03 1.16 1.51 2 .84 2.98 3.18 3.81 2.84 2.98 3.18 3.81 ns\nLVCMOS12, Slow, 6 mA 0.91 1.03 1.16 1.51 2 .77 2.91 3.11 3.72 2.77 2.91 3.11 3.72 ns\nLVCMOS12, Slow, 8 mA 0.91 1.03 1.16 1.51 2 .34 2.48 2.68 3.31 2.34 2.48 2.68 3.31 ns\nLVCMOS12, Slow, 12 mA 0.91 1.03 1.16 1.51 2.08 2.22 2.42 3.06 2.08 2.22 2.42 3.06 nsTable  28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-3 -3N -2 -1L(1)-3 -3N -2 -1L(1)-3 -3N -2 -1L(1)\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 27LVCMOS12, Fast, 2 mA 0.91 1.03 1.16 1.51 3 .46 3.60 3.80 4.44 3.46 3.60 3.80 4.44 ns\nLVCMOS12, Fast, 4 mA 0.91 1.03 1.16 1.51 2 .35 2.49 2.69 3.30 2.35 2.49 2.69 3.30 ns\nLVCMOS12, Fast, 6 mA 0.91 1.03 1.16 1.51 1 .79 1.93 2.13 2.75 1.79 1.93 2.13 2.75 ns\nLVCMOS12, Fast, 8 mA 0.91 1.03 1.16 1.51 1 .68 1.82 2.02 2.64 1.68 1.82 2.02 2.64 ns\nLVCMOS12, Fast, 12 mA 0.91 1.03 1.16 1.51 1.66 1.80 2.00 2.62 1.66 1.80 2.00 2.62 ns\nLVCMOS12_JEDEC, QUIETIO, 2 mA 1.50 1.62 1.75 1.88 6.39 6.53 6.73 7.31 6.39 6.53 6.73 7.31 ns\nLVCMOS12_JEDEC, QUIETIO, 4 mA 1.50 1.62 1.75 1.88 4.98 5.12 5.32 5.88 4.98 5.12 5.32 5.88 nsLVCMOS12_JEDEC, QUIETIO, 6 mA 1.50 1.62 1.75 1.88 4.67 4.81 5.01 5.54 4.67 4.81 5.01 5.54 ns\nLVCMOS12_JEDEC, QUIETIO, 8 mA 1.50 1.62 1.75 1.88 4.23 4.37 4.57 5.22 4.23 4.37 4.57 5.22 ns\nLVCMOS12_JEDEC, QUIETIO, 12 mA 1.50 1.62 1. 75 1.88 3.99 4.13 4.33 4.94 3.99 4.13 4.33 4.94 ns\nLVCMOS12_JEDEC, Slow, 2 mA 1.50 1.62 1.75 1 .88 5.00 5.14 5.34 5.90 5.00 5.14 5.34 5.90 ns\nLVCMOS12_JEDEC, Slow, 4 mA 1.50 1.62 1.75 1 .88 2.85 2.99 3.19 3.80 2.85 2.99 3.19 3.80 ns\nLVCMOS12_JEDEC, Slow, 6 mA 1.50 1.62 1.75 1 .88 2.76 2.90 3.10 3.72 2.76 2.90 3.10 3.72 ns\nLVCMOS12_JEDEC, Slow, 8 mA 1.50 1.62 1.75 1 .88 2.35 2.49 2.69 3.30 2.35 2.49 2.69 3.30 ns\nLVCMOS12_JEDEC, Slow, 12 mA 1.50 1.62 1.75 1.88 2.09 2.23 2.43 3.05 2.09 2.23 2.43 3.05 ns\nLVCMOS12_JEDEC, Fast, 2 mA 1.50 1.62 1.75 1.88 3.46 3.60 3.80 4.42 3.46 3.60 3.80 4.42 nsLVCMOS12_JEDEC, Fast, 4 mA 1.50 1.62 1.75 1.88 2.35 2.49 2.69 3.31 2.35 2.49 2.69 3.31 ns\nLVCMOS12_JEDEC, Fast, 6 mA 1.50 1.62 1.75 1.88 1.79 1.93 2.13 2.76 1.79 1.93 2.13 2.76 ns\nLVCMOS12_JEDEC, Fast, 8 mA 1.50 1.62 1.75 1.88 1.69 1.83 2.03 2.65 1.69 1.83 2.03 2.65 nsLVCMOS12_JEDEC, Fast, 12 mA 1.50 1.62 1.75 1.88 1.66 1.80 2.00 2.62 1.66 1.80 2.00 2.62 ns\nNotes: \n1. The -1L values listed in this table are also applicable to the Spartan-6Q devices.\n2. Devices with a -1L speed grade do not support Xilinx PCI IP .Table  28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-3 -3N -2 -1L(1)-3 -3N -2 -1L(1)-3 -3N -2 -1L(1)\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 28Table  29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices(1)\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-3 -2 -3 -2 -3 -2\nLVDS_33 1.24 1.42 1.69 1.89 3000 3000 ns\nLVDS_25 1.08 1.26 1.79 1.99 3000 3000 ns\nBLVDS_25 1.09 1.27 1.86 2.06 1.86 2.06 ns\nMINI_LVDS_33 1.25 1.43 1.71 1.91 3000 3000 nsMINI_LVDS_25 1.08 1.26 1.79 1.99 3000 3000 ns\nLVPECL_33 1.25 1.43 N/A N/A N/A N/A ns\nLVPECL_25 1.09 1.27 N/A N/A N/A N/A nsRSDS_33 (point to point) 1.24 1.42 1.71 1.91 3000 3000 ns\nRSDS_25 (point to point) 1.08 1.26 1.79 1.99 3000 3000 ns\nTMDS_33 1.29 1.47 1.68 1.88 3000 3000 nsPPDS_33 1.25 1.43 1.71 1.91 3000 3000 ns\nPPDS_25 1.08 1.26 1.82 2.02 3000 3000 ns\nPCI33_3 1.14 1.32 3.81 4.01 3.81 4.01 nsPCI66_3 1.14 1.32 3.81 4.01 3.81 4.01 ns\nDISPLAY_PORT 1.09 1.27 3.29 3.49 3.29 3.49 ns\nI2C 1.40 1.58 11.70 11.90 11.70 11.90 nsSMBUS 1.40 1.58 11.70 11.90 11.70 11.90 ns\nSDIO 1.43 1.61 2.78 2.98 2.78 2.98 ns\nMOBILE_DDR 1.01 1.19 2.50 2.70 2.50 2.70 ns\nHSTL_I 1.01 1.19 1. 80 2.00 1.80 2.00 ns\nHSTL_II 1.01 1.19 1.86 2.06 1.86 2.06 ns\nHSTL_III 1.07 1.25 1.81 2.01 1.81 2.01 nsHSTL_I _18 1.05 1.23 1.91 2.11 1.91 2.11 ns\nHSTL_II _18 1.05 1.23 1.99 2.19 1.99 2.19 ns\nHSTL_III _18 1.13 1.31 1.93 2.13 1.93 2.13 ns\nSSTL3_I 1.65 1.83 1.97 2.17 1.97 2.17 nsSSTL3_II 1.65 1.83 2.15 2.35 2.15 2.35 ns\nSSTL2_I 1.37 1.55 1.91 2.11 1.91 2.11 ns\nSSTL2_II 1.37 1.55 2.00 2.20 2.00 2.20 nsSSTL18_I 0.99 1.17 1.77 1.97 1.77 1.97 ns\nSSTL18_II 1.00 1.18 1.80 2.00 1.80 2.00 ns\nSSTL15_II 1.00 1.18 1.81 2.01 1.81 2.01 nsDIFF_HSTL_I 1.01 1.19 1.91 2.11 1.91 2.11 ns\nDIFF_HSTL_II 1.00 1.18 1.86 2.06 1.86 2.06 ns\nDIFF_HSTL_III 1.00 1.18 1.83 2.03 1.83 2.03 ns\nDIFF_HSTL_I_18 1.04 1.22 1.93 2.13 1.93 2.13 ns\nDIFF_HSTL_II_18 1.04 1. 22 1.83 2.03 1.83 2.03 ns\nDIFF_HSTL_III_18 1.04 1.22 1.83 2.03 1.83 2.03 ns\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 29DIFF_SSTL3_I 1.26 1.44 1.95 2.15 1.95 2.15 ns\nDIFF_SSTL3_II 1.26 1.44 1.94 2.14 1.94 2.14 ns\nDIFF_SSTL2_I 1.09 1.27 1.94 2.14 1.94 2.14 ns\nDIFF_SSTL2_II 1.09 1.27 1.90 2.10 1.90 2.10 ns\nDIFF_SSTL18_I 1.04 1.22 1.86 2.06 1.86 2.06 ns\nDIFF_SSTL18_II 1.05 1.23 1.82 2.02 1.82 2.02 ns\nDIFF_SSTL15_II 1.01 1.19 1.81 2.01 1.81 2.01 ns\nDIFF_MOBILE_DDR 1.04 1. 22 1.89 2.09 1.89 2.09 ns\nLVTTL, QUIETIO, 2 mA 1.42 1.60 5.64 5.84 5.64 5.84 nsLVTTL, QUIETIO, 4 mA 1.42 1.60 4.46 4.66 4.46 4.66 ns\nLVTTL, QUIETIO, 6 mA 1.42 1.60 3.92 4.12 3.92 4.12 ns\nLVTTL, QUIETIO, 8 mA 1.42 1.60 3.37 3.57 3.37 3.57 nsLVTTL, QUIETIO, 12 mA 1. 42 1.60 3.42 3.62 3.42 3.62 ns\nLVTTL, QUIETIO, 16 mA 1. 42 1.60 3.09 3.29 3.09 3.29 ns\nLVTTL, QUIETIO, 24 mA 1. 42 1.60 2.83 3.03 2.83 3.03 ns\nLVTTL, Slow, 2 mA 1.42 1.60 4.58 4.78 4.58 4.78 ns\nLVTTL, Slow, 4 mA 1.42 1.60 3.38 3.58 3.38 3.58 ns\nLVTTL, Slow, 6 mA 1.42 1.60 2.95 3.15 2.95 3.15 nsLVTTL, Slow, 8 mA 1.42 1.60 2.73 2.93 2.73 2.93 ns\nLVTTL, Slow, 12 mA 1.42 1.60 2.72 2.92 2.72 2.92 ns\nLVTTL, Slow, 16 mA 1.42 1.60 2.53 2.73 2.53 2.73 ns\nLVTTL, Slow, 24 mA 1.42 1.60 2.42 2.62 2.42 2.62 ns\nLVTTL, Fast, 2 mA 1.42 1.60 4.04 4.24 4.04 4.24 ns\nLVTTL, Fast, 4 mA 1.42 1.60 2.66 2.86 2.66 2.86 nsLVTTL, Fast, 6 mA 1.42 1.60 2.58 2.78 2.58 2.78 nsLVTTL, Fast, 8 mA 1.42 1.60 2.46 2.66 2.46 2.66 ns\nLVTTL, Fast, 12 mA 1.42 1.60 1.97 2.17 1.97 2.17 ns\nLVTTL, Fast, 16 mA 1.42 1.60 1.97 2.17 1.97 2.17 ns\nLVTTL, Fast, 24 mA 1.42 1.60 1.97 2.17 1.97 2.17 ns\nLVCMOS33, QUIETIO, 2 mA 1.41 1.59 5.65 5.85 5.65 5.85 ns\nLVCMOS33, QUIETIO, 4 mA 1.41 1.59 4.20 4.40 4.20 4.40 nsLVCMOS33, QUIETIO, 6 mA 1.41 1.59 3.65 3.85 3.65 3.85 ns\nLVCMOS33, QUIETIO, 8 mA 1.41 1.59 3.51 3.71 3.51 3.71 ns\nLVCMOS33, QUIETIO, 12 mA 1. 41 1.59 3.09 3.29 3.09 3.29 ns\nLVCMOS33, QUIETIO, 16 mA 1. 41 1.59 2.91 3.11 2.91 3.11 ns\nLVCMOS33, QUIETIO, 24 mA 1. 41 1.59 2.73 2.93 2.73 2.93 ns\nLVCMOS33, Slow, 2 mA 1.41 1.59 4.59 4.79 4.59 4.79 nsLVCMOS33, Slow, 4 mA 1.41 1.59 3.14 3.34 3.14 3.34 nsTable  29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices(1) (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-3 -2 -3 -2 -3 -2\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 30LVCMOS33, Slow, 6 mA 1.41 1.59 2.79 2.99 2.79 2.99 ns\nLVCMOS33, Slow, 8 mA 1.41 1.59 2.79 2.99 2.79 2.99 ns\nLVCMOS33, Slow, 12 mA 1.41 1.59 2.53 2.73 2.53 2.73 nsLVCMOS33, Slow, 16 mA 1.41 1.59 2.45 2.65 2.45 2.65 ns\nLVCMOS33, Slow, 24 mA 1.41 1.59 2.42 2.62 2.42 2.62 ns\nLVCMOS33, Fast, 2 mA 1.41 1.59 4.05 4.25 4.05 4.25 nsLVCMOS33, Fast, 4 mA 1.41 1.59 2.66 2.86 2.66 2.86 ns\nLVCMOS33, Fast, 6 mA 1.41 1.59 2.46 2.66 2.46 2.66 ns\nLVCMOS33, Fast, 8 mA 1.41 1.59 2.21 2.41 2.21 2.41 nsLVCMOS33, Fast, 12 mA 1.41 1.59 1.80 2.00 1.80 2.00 ns\nLVCMOS33, Fast, 16 mA 1.41 1.59 1.80 2.00 1.80 2.00 ns\nLVCMOS33, Fast, 24 mA 1.41 1.59 1.80 2.00 1.80 2.00 nsLVCMOS25, QUIETIO, 2 mA 0.89 1.07 5.00 5.20 5.00 5.20 ns\nLVCMOS25, QUIETIO, 4 mA 0.89 1.07 3.85 4.05 3.85 4.05 ns\nLVCMOS25, QUIETIO, 6 mA 0.89 1.07 3.60 3.80 3.60 3.80 nsLVCMOS25, QUIETIO, 8 mA 0.89 1.07 3.34 3.54 3.34 3.54 ns\nLVCMOS25, QUIETIO, 12 mA 0. 89 1.07 2.98 3.18 2.98 3.18 ns\nLVCMOS25, QUIETIO, 16 mA 0. 89 1.07 2.79 2.99 2.79 2.99 ns\nLVCMOS25, QUIETIO, 24 mA 0. 89 1.07 2.64 2.84 2.64 2.84 ns\nLVCMOS25, Slow, 2 mA 0.89 1.07 3.96 4.16 3.96 4.16 ns\nLVCMOS25, Slow, 4 mA 0.89 1.07 2.96 3.16 2.96 3.16 nsLVCMOS25, Slow, 6 mA 0.89 1.07 2.88 3.08 2.88 3.08 ns\nLVCMOS25, Slow, 8 mA 0.89 1.07 2.63 2.83 2.63 2.83 ns\nLVCMOS25, Slow, 12 mA 0.89 1.07 2.15 2.35 2.15 2.35 nsLVCMOS25, Slow, 16 mA 0.89 1.07 2.15 2.35 2.15 2.35 nsLVCMOS25, Slow, 24 mA 0.89 1.07 2.15 2.35 2.15 2.35 ns\nLVCMOS25, Fast, 2 mA 0.89 1.07 3.52 3.72 3.52 3.72 ns\nLVCMOS25, Fast, 4 mA 0.89 1.07 2.43 2.63 2.43 2.63 nsLVCMOS25, Fast, 6 mA 0.89 1.07 2.23 2.43 2.23 2.43 ns\nLVCMOS25, Fast, 8 mA 0.89 1.07 2.16 2.36 2.16 2.36 ns\nLVCMOS25, Fast, 12 mA 0.89 1.07 1.70 1.90 1.70 1.90 nsLVCMOS25, Fast, 16 mA 0.89 1.07 1.70 1.90 1.70 1.90 ns\nLVCMOS25, Fast, 24 mA 0.89 1.07 1.70 1.90 1.70 1.90 ns\nLVCMOS18, QUIETIO, 2 mA 1.25 1.43 6.11 6.31 6.11 6.31 nsLVCMOS18, QUIETIO, 4 mA 1.25 1.43 4.88 5.08 4.88 5.08 ns\nLVCMOS18, QUIETIO, 6 mA 1.25 1.43 4.20 4.40 4.20 4.40 ns\nLVCMOS18, QUIETIO, 8 mA 1.25 1.43 3.86 4.06 3.86 4.06 nsLVCMOS18, QUIETIO, 12 mA 1. 25 1.43 3.49 3.69 3.49 3.69 nsTable  29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices(1) (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-3 -2 -3 -2 -3 -2\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 31LVCMOS18, QUIETIO, 16 mA 1. 25 1.43 3.34 3.54 3.34 3.54 ns\nLVCMOS18, QUIETIO, 24 mA 1. 25 1.43 3.18 3.38 3.18 3.38 ns\nLVCMOS18, Slow, 2 mA 1.25 1.43 4.79 4.99 4.79 4.99 nsLVCMOS18, Slow, 4 mA 1.25 1.43 3.84 4.04 3.84 4.04 ns\nLVCMOS18, Slow, 6 mA 1.25 1.43 3.17 3.37 3.17 3.37 ns\nLVCMOS18, Slow, 8 mA 1.25 1.43 2.37 2.57 2.37 2.57 nsLVCMOS18, Slow, 12 mA 1.25 1.43 2.13 2.33 2.13 2.33 ns\nLVCMOS18, Slow, 16 mA 1.25 1.43 2.13 2.33 2.13 2.33 ns\nLVCMOS18, Slow, 24 mA 1.25 1.43 2.13 2.33 2.13 2.33 nsLVCMOS18, Fast, 2 mA 1.25 1.43 3.78 3.98 3.78 3.98 ns\nLVCMOS18, Fast, 4 mA 1.25 1.43 2.54 2.74 2.54 2.74 ns\nLVCMOS18, Fast, 6 mA 1.25 1.43 2.02 2.22 2.02 2.22 nsLVCMOS18, Fast, 8 mA 1.25 1.43 1.95 2.15 1.95 2.15 ns\nLVCMOS18, Fast, 12 mA 1.25 1.43 1.85 2.05 1.85 2.05 ns\nLVCMOS18, Fast, 16 mA 1.25 1.43 1.85 2.05 1.85 2.05 nsLVCMOS18, Fast, 24 mA 1.25 1.43 1.85 2.05 1.85 2.05 ns\nLVCMOS18_JEDEC, QUIETIO, 2 mA 1.01 1.19 6.09 6.29 6.09 6.29 ns\nLVCMOS18_JEDEC, QUIETIO, 4 mA 1.01 1.19 4.89 5.09 4.89 5.09 nsLVCMOS18_JEDEC, QUIETIO, 6 mA 1.01 1.19 4.20 4.40 4.20 4.40 ns\nLVCMOS18_JEDEC, QUIETIO, 8 mA 1.01 1.19 3.87 4.07 3.87 4.07 ns\nLVCMOS18_JEDEC, QUIETIO, 12 mA 1.01 1.19 3.49 3.69 3.49 3.69 ns\nLVCMOS18_JEDEC, QUIETIO, 16 mA 1.01 1.19 3.34 3.54 3.34 3.54 ns\nLVCMOS18_JEDEC, QUIETIO, 24 mA 1.01 1.19 3.17 3.37 3.17 3.37 ns\nLVCMOS18_JEDEC, Slow, 2 mA 1.01 1.19 4.79 4.99 4.79 4.99 nsLVCMOS18_JEDEC, Slow, 4 mA 1.01 1.19 3.84 4.04 3.84 4.04 nsLVCMOS18_JEDEC, Slow, 6 mA 1.01 1.19 3.18 3.38 3.18 3.38 ns\nLVCMOS18_JEDEC, Slow, 8 mA 1.01 1.19 2.37 2.57 2.37 2.57 ns\nLVCMOS18_JEDEC, Slow, 12 mA 1.01 1.19 2.13 2.33 2.13 2.33 nsLVCMOS18_JEDEC, Slow, 16 mA 1.01 1.19 2.13 2.33 2.13 2.33 ns\nLVCMOS18_JEDEC, Slow, 24 mA 1.01 1.19 2.13 2.33 2.13 2.33 ns\nLVCMOS18_JEDEC, Fast, 2 mA 1.01 1.19 3.75 3.95 3.75 3.95 nsLVCMOS18_JEDEC, Fast, 4 mA 1.01 1.19 2.54 2.74 2.54 2.74 ns\nLVCMOS18_JEDEC, Fast, 6 mA 1.01 1.19 2.02 2.22 2.02 2.22 ns\nLVCMOS18_JEDEC, Fast, 8 mA 1.01 1.19 1.94 2.14 1.94 2.14 nsLVCMOS18_JEDEC, Fast, 12 mA 1.01 1.19 1.86 2.06 1.86 2.06 ns\nLVCMOS18_JEDEC, Fast, 16 mA 1.01 1.19 1.86 2.06 1.86 2.06 ns\nLVCMOS18_JEDEC, Fast, 24 mA 1.01 1.19 1.86 2.06 1.86 2.06 nsTable  29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices(1) (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-3 -2 -3 -2 -3 -2\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 32LVCMOS15, QUIETIO, 2 mA 1.05 1.23 5.63 5.83 5.63 5.83 ns\nLVCMOS15, QUIETIO, 4 mA 1.05 1.23 4.75 4.95 4.75 4.95 ns\nLVCMOS15, QUIETIO, 6 mA 1.05 1.23 4.21 4.41 4.21 4.41 nsLVCMOS15, QUIETIO, 8 mA 1.05 1.23 4.05 4.25 4.05 4.25 ns\nLVCMOS15, QUIETIO, 12 mA 1. 05 1.23 3.74 3.94 3.74 3.94 ns\nLVCMOS15, QUIETIO, 16 mA 1. 05 1.23 3.52 3.72 3.52 3.72 ns\nLVCMOS15, Slow, 2 mA 1.05 1.23 4.32 4.52 4.32 4.52 ns\nLVCMOS15, Slow, 4 mA 1.05 1.23 3.58 3.78 3.58 3.78 ns\nLVCMOS15, Slow, 6 mA 1.05 1.23 2.45 2.65 2.45 2.65 nsLVCMOS15, Slow, 8 mA 1.05 1.23 2.46 2.66 2.46 2.66 ns\nLVCMOS15, Slow, 12 mA 1.05 1.23 2.17 2.37 2.17 2.37 ns\nLVCMOS15, Slow, 16 mA 1.05 1.23 2.15 2.35 2.15 2.35 nsLVCMOS15, Fast, 2 mA 1.05 1.23 3.43 3.63 3.43 3.63 ns\nLVCMOS15, Fast, 4 mA 1.05 1.23 2.42 2.62 2.42 2.62 ns\nLVCMOS15, Fast, 6 mA 1.05 1.23 1.92 2.12 1.92 2.12 nsLVCMOS15, Fast, 8 mA 1.05 1.23 1.87 2.07 1.87 2.07 ns\nLVCMOS15, Fast, 12 mA 1.05 1.23 1.87 2.07 1.87 2.07 ns\nLVCMOS15, Fast, 16 mA 1.05 1.23 1.87 2.07 1.87 2.07 nsLVCMOS15_JEDEC, QUIETIO, 2 mA 1.10 1.28 5.64 5.84 5.64 5.84 ns\nLVCMOS15_JEDEC, QUIETIO, 4 mA 1.10 1.28 4.75 4.95 4.75 4.95 ns\nLVCMOS15_JEDEC, QUIETIO, 6 mA 1.10 1.28 4.21 4.41 4.21 4.41 nsLVCMOS15_JEDEC, QUIETIO, 8 mA 1.10 1.28 4.06 4.26 4.06 4.26 ns\nLVCMOS15_JEDEC, QUIETIO, 12 mA 1.10 1.28 3.75 3.95 3.75 3.95 ns\nLVCMOS15_JEDEC, QUIETIO, 16 mA 1.10 1.28 3.53 3.73 3.53 3.73 ns\nLVCMOS15_JEDEC, Slow, 2 mA 1.10 1.28 4.32 4.52 4.32 4.52 nsLVCMOS15_JEDEC, Slow, 4 mA 1.10 1.28 3.56 3.76 3.56 3.76 ns\nLVCMOS15_JEDEC, Slow, 6 mA 1.10 1.28 2.44 2.64 2.44 2.64 ns\nLVCMOS15_JEDEC, Slow, 8 mA 1.10 1.28 2.47 2.67 2.47 2.67 nsLVCMOS15_JEDEC, Slow, 12 mA 1.10 1.28 2.15 2.35 2.15 2.35 ns\nLVCMOS15_JEDEC, Slow, 16 mA 1.10 1.28 2.15 2.35 2.15 2.35 ns\nLVCMOS15_JEDEC, Fast, 2 mA 1.10 1.28 3.43 3.63 3.43 3.63 nsLVCMOS15_JEDEC, Fast, 4 mA 1.10 1.28 2.42 2.62 2.42 2.62 ns\nLVCMOS15_JEDEC, Fast, 6 mA 1.10 1.28 1.92 2.12 1.92 2.12 ns\nLVCMOS15_JEDEC, Fast, 8 mA 1.10 1.28 1.87 2.07 1.87 2.07 nsLVCMOS15_JEDEC, Fast, 12 mA 1.10 1.28 1.87 2.07 1.87 2.07 ns\nLVCMOS15_JEDEC, Fast, 16 mA 1.10 1.28 1.87 2.07 1.87 2.07 ns\nLVCMOS12, QUIETIO, 2 mA 0.98 1.16 6.54 6.74 6.54 6.74 nsLVCMOS12, QUIETIO, 4 mA 0.98 1.16 5.12 5.32 5.12 5.32 nsTable  29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices(1) (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-3 -2 -3 -2 -3 -2\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 33Table 30  summarizes the value of TIOTPHZ . TIOTPHZ  is described as the delay from the T pin to the IOB pad through the \noutput buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). These delays are measured using LVCMOS25, Fast, 12 mA.LVCMOS12, QUIETIO, 6 mA 0.98 1.16 4.79 4.99 4.79 4.99 ns\nLVCMOS12, QUIETIO, 8 mA 0.98 1.16 4.43 4.63 4.43 4.63 ns\nLVCMOS12, QUIETIO, 12 mA 0. 98 1.16 4.18 4.38 4.18 4.38 ns\nLVCMOS12, Slow, 2 mA 0.98 1.16 5.12 5.32 5.12 5.32 ns\nLVCMOS12, Slow, 4 mA 0.98 1.16 3.00 3.20 3.00 3.20 ns\nLVCMOS12, Slow, 6 mA 0.98 1.16 2.91 3.11 2.91 3.11 nsLVCMOS12, Slow, 8 mA 0.98 1.16 2.51 2.71 2.51 2.71 ns\nLVCMOS12, Slow, 12 mA 0.98 1.16 2.25 2.45 2.25 2.45 ns\nLVCMOS12, Fast, 2 mA 0.98 1.16 3.60 3.80 3.60 3.80 nsLVCMOS12, Fast, 4 mA 0.98 1.16 2.49 2.69 2.49 2.69 ns\nLVCMOS12, Fast, 6 mA 0.98 1.16 1.94 2.14 1.94 2.14 ns\nLVCMOS12, Fast, 8 mA 0.98 1.16 1.82 2.02 1.82 2.02 nsLVCMOS12, Fast, 12 mA 0.98 1.16 1.80 2.00 1.80 2.00 ns\nLVCMOS12_JEDEC, QUIETIO, 2 mA 1.57 1.75 6.53 6.73 6.53 6.73 ns\nLVCMOS12_JEDEC, QUIETIO, 4 mA 1.57 1.75 5.12 5.32 5.12 5.32 nsLVCMOS12_JEDEC, QUIETIO, 6 mA 1.57 1.75 4.81 5.01 4.81 5.01 ns\nLVCMOS12_JEDEC, QUIETIO, 8 mA 1.57 1.75 4.44 4.64 4.44 4.64 ns\nLVCMOS12_JEDEC, QUIETIO, 12 mA 1.57 1.75 4.20 4.40 4.20 4.40 ns\nLVCMOS12_JEDEC, Slow, 2 mA 1.57 1.75 5.14 5.34 5.14 5.34 ns\nLVCMOS12_JEDEC, Slow, 4 mA 1.57 1.75 2.99 3.19 2.99 3.19 ns\nLVCMOS12_JEDEC, Slow, 6 mA 1.57 1.75 2.90 3.10 2.90 3.10 nsLVCMOS12_JEDEC, Slow, 8 mA 1.57 1.75 2.50 2.70 2.50 2.70 ns\nLVCMOS12_JEDEC, Slow, 12 mA 1.57 1.75 2.26 2.46 2.26 2.46 ns\nLVCMOS12_JEDEC, Fast, 2 mA 1.57 1.75 3.60 3.80 3.60 3.80 nsLVCMOS12_JEDEC, Fast, 4 mA 1.57 1.75 2.49 2.69 2.49 2.69 nsLVCMOS12_JEDEC, Fast, 6 mA 1.57 1.75 1.94 2.14 1.94 2.14 ns\nLVCMOS12_JEDEC, Fast, 8 mA 1.57 1.75 1.83 2.03 1.83 2.03 ns\nLVCMOS12_JEDEC, Fast, 12 mA 1.57 1.75 1.80 2.00 1.80 2.00 ns\nNotes: \n1. The Spartan-6Q FPGA -1L values are listed in Table 28 .\nTable  30: IOB 3-state ON Output Switching Characteristics (TIOTPHZ )\nSymbol DescriptionSpeed Grade\nUnits\n-3 -3N -2 -1L\nTIOTPHZ T input to Pad high-impe dance 1.39 1.59 1.59 1.91 nsTable  29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices(1) (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-3 -2 -3 -2 -3 -2\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 34I/O Standard Measurement Methodology\nInput Delay Measurements\nTable 31  shows the test setup parameters used for measuring input delay.\nTable  31: Input Delay Measurement Methodology\nDescription I/O Standard Attribute VL(1) VH(1) VMEAS(3)(4) VREF(2)(4)\nLVTTL (Low-Voltage Transistor-Transistor Logic) LVTTL 0 3.0 1.4 –\nLVCMOS (Low-Voltage CMOS), 3.3V LVCMOS33 0 3.3 1.65 –\nLVCMOS, 2.5V LVCMOS25 0 2.5 1.25 –LVCMOS, 1.8V LVCMOS18 0 1.8 0.9 –\nLVCMOS, 1.5V LVCMOS15 0 1.5 0.75 –\nLVCMOS, 1.2V LVCMOS12 0 1.2 0.6 –PCI (Peripheral Component Interface), \n33 MHz and 66 MHz, 3.3VPCI33_3, PCI66_3 Per PCI Specification –\nHSTL (High-Speed Transceiver Logic), \nClass I & IIHSTL_I, HSTL_II V\nREF–0 . 5 VREF+0 . 5 VREF 0.75\nHSTL, Class III HSTL_III VREF–0 . 5 VREF+0 . 5 VREF 0.90\nHSTL, Class I & II, 1.8V HSTL_I_18, HSTL_II_18 VREF–0 . 5 VREF+0 . 5 VREF 0.90\nHSTL, Class III 1.8V HSTL_III_18 VREF–0 . 5 VREF+0 . 5 VREF 1.1\nSSTL (Stub Terminated Transceiver Logic), \nClass I & II, 3.3VSSTL3_I, SSTL3_II VREF–0 . 7 5 VREF+0 . 7 5 VREF 1.5\nSSTL, Class I & II, 2. 5V SSTL2_I, SSTL2_II VREF–0 . 7 5 VREF+0 . 7 5 VREF 1.25\nSSTL, Class I & II, 1.8V SSTL18_I, SSTL18_II VREF–0 . 5 VREF+0 . 5 VREF 0.90\nSSTL, Class II, 1.5V SSTL15_II VREF–0 . 2 VREF+0 . 2 VREF 0.75\nLVDS (Low-Voltage Differential Signaling), \n2.5V & 3.3VLVDS_25, LVDS_33 1.25 – 0.125 1.25 + 0.125 0(5)–\nLVPECL (Low-Voltage Positive Emitter-Coupled \nLogic), 2.5V & 3.3VLVPECL_25, LVPECL_33 1.2 – 0.3 1.2 + 0.3 0(5) –\nBLVDS (Bus LVDS), 2.5V BLVDS_25 1.3 – 0.125 1.3 + 0.125 0(5) –\nMini-LVDS, 2.5V & 3.3V MINI_LVDS_25, \nMINI_LVDS_331.2 – 0.125 1.2 + 0.125 0(5)–\nRSDS (Reduced Swing Differential Signaling), \n2.5V & 3.3VRSDS_25, RSDS_33 1.2 – 0.1 1.2 + 0.1 0(5) –\nTMDS (Transition Minimized Differential Signaling), \n3.3VTMDS_33 3.0 – 0.1 3.0 + 0.1 0(5) –\nPPDS (Point-to-Point Differential Signaling, \n2.5V & 3.3VPPDS_25, PPDS_33 1.25 – 0.1 1.25 + 0.1 0(5) –\nNotes: \n1. Input waveform switches between VL and VH.\n2. Measurements are made at typical, minimum, and maximum VREF values. Reported delays reflect worst case of these measurements. VREF values \nlisted are typical.\n3. Input voltage level from which measurement starts.4. This is an input voltage reference that bears no relation to the V\nREF / VMEAS  parameters found in IBIS models and/or noted in Figure 4 .\n5. The value given is the differential input voltage.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 35Output Delay Measurements\nOutput delays are measured using a Tektronix P6245 \nTDS500/600 probe (< 1 pF) across approximately 4" of FR4 microstrip trace. Standard termination was used for all testing. The propagation delay of the 4" trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in Figure 4  and Figure 5 .\nMeasurements and test conditions are reflected in the IBIS \nmodels except where the IBIS format precludes it. Parameters V\nREF, RREF, CREF, and VMEAS  fully describe \nthe test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using the following method:\n1. Simulate the output driver of choice into the generalized \ntest setup, using values from Table 32 .\n2. Record the time to V\nMEAS .\n3. Simulate the output driver of choice into the actual PCB \ntrace and load, using the appropriate IBIS model or capacitance value to represent the load.\n4. Record the time to V\nMEAS .\n5. Compare the results of steps 2 and 4. The increase or \ndecrease in delay yields the actual propagation delay of the PCB trace.X-Ref Target - Figure 4\nFigure 4: Single-Ended Test SetupVREF\nRREF\nVMEAS\n(voltage level when t aking \ndelay measurement)\nCREF \n(probe capacitance)FPGA O utput\nds162_06_011 309X-Ref Target - Figure 5\nFigure 5: Differential Test SetupRREF VMEAS+\n–CREFFPGA O utput\nds162_07_011 309\nTable  32: Output Delay Measurement Methodology\nDescriptionI/O Standard\nAttributeRREF \n(Ω)CREF(1) \n(pF)VMEAS\n(V)VREF\n(V)\nLVTTL (Low-Voltage Transistor-Transistor Logic) LVTTL (all) 1M 0 1.4 0\nLVCMOS (Low-Voltage CMOS), 3.3V LVCMOS33 1M 0 1.65 0\nLVCMOS, 2.5V LVCMOS25 1M 0 1.25 0LVCMOS, 1.8V LVCMOS18 1M 0 0.9 0\nLVCMOS, 1.5V LVCMOS15 1M 0 0.75 0\nLVCMOS, 1.2V LVCMOS12 1M 0 0.6 0\nPCI (Peripheral Component Interface)\n33 MHz and 66 MHz, 3.3VPCI33_3, PCI66_3 (rising edge) 25 10\n(2) 0.94 0\nPCI33_3, PCI66_3 (falling edge) 25 10(2)2.03 3.3\nHSTL (High-Speed Transceiver Logic), Class I HSTL_I 50 0 VREF 0.75\nHSTL, Class II HSTL_II 25 0 VREF 0.75\nHSTL, Class III HSTL_III 50 0 0.9 1.5\nHSTL, Class I, 1.8V HSTL_I_18 50 0 VREF 0.9\nHSTL, Class II, 1.8V HSTL_II_18 25 0 VREF 0.9\nHSTL, Class III, 1.8V HSTL_III_18 50 0 1.1 1.8\nSSTL (Stub Series Terminated Logic), Class I, 1.8V SSTL18_I 50 0 VREF 0.9\nSSTL, Class II, 1.8V SSTL18_II 25 0 VREF 0.9\nSSTL, Class I, 2.5V SSTL2_I 50 0 VREF 1.25\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 36Simultaneously Switching Outputs\nDue to package electrical parasitics, a given package supports a limited number of simultaneous switching outputs (SSOs) \nwhen using fast, high-drive outputs. Table 33  and Table 34  provide guidelines for the recommended maximum allowable \nnumber of SSOs. These guidelines describe the maximum number of user I/O pins of an output signal standard that should simultaneously switch in the same directio n, while maintaining a safe level of swit ching noise for that particular signal \nstandard. Meeting these guidelines for the stated test conditions ensures that the FPGA operates free from the adverse effects of GND and power bounce.\nFor each device/package combination, Table 33  provides the number of equivalent V\nCCO/GND pairs per bank. For each \noutput signal standard and drive strength, Table 34  recommends the maximum number of SSOs, switching in the same \ndirection, allowed per VCCO/GND pair within an I/O bank. The guidelines are categorized by package style, slew rate, and \noutput drive current. The number of SSOs are also specified by I/O bank. Multiply the appropriate numbers from each table to calculate the maximum number of SSOs allowed within an I/O bank. The guidelines assume that  all pins within a bank use \nthe same I/O standard. Although in general lower DRIVE settings improve SSO characteristics, in some instances higher DRIVE settings improve SSO values because they also improve noise margin. Analysis using the PlanAhead tool supports \nmixed standards within a bank. Exceeding these SSO guidelines can result in increased power or GND bounce, degraded signal integrity, or increased system jitter. For a given I/O standard, if the SSO limit per pair in Table 34  is greater than the \nmaximum I/O per pair in Table 33 , then there is no SSO limit for the exclusive use of that I/O standard.\nThe recommended maximum SSO values assume that the FPGA is  soldered on a printed circuit board and that the board \nuses sound design practices. Due to the additional inductance introduced by the socket, the SSO values do not apply for FPGAs mounted in sockets. The SSO values assume that the V\nCCAUX  is powered at 3.3V. Setting VCCAUX  to 2.5V provides \nbetter SSO characteristics. For more detail, see UG381 : Spartan-6 FPGA SelectIO Resources User Guide .\nSSO analysis does not take relative pin locations into acco unt. The PlanAhead tool supports simultaneous switching noise \n(SSN) analysis, which is based on relative pin locations, allowing the optimal choice of package pins. For more information, see UG792\n: Pin Planning Methodology Guide .\nThere are also restrictions on using SelectIO resources in proximity to GTP transceivers. For more information, see \nUG386 :Spartan-6 FPGA GTP Transceivers User Guide .SSTL, Class II, 2.5V SSTL2_II 25 0 VREF 1.25\nSSTL, Class II, 1.5V SSTL15_II 25 0 VREF 0.75\nLVDS (Low-Voltage Differential Signal ing), 2.5V & 3.3V LVDS_25, LVDS_33 100 0 0(3)–\nBLVDS (Bus LVDS), 2.5V BLVDS_25 Note 4 00(3)–\nMini-LVDS, 2.5V & 3.3V MINI_LVDS_25, MINI_LVDS_33 100 0 0(3) –\nRSDS (Reduced Swing Differential Signalin g), 2.5V & 3.3V RSDS_25, RSDS_33 100 0 0(3)–\nTMDS (Transition Minimized Differential Signaling), 3.3V TMDS_33 Note 5 00(3)–\nPPDS (Point-to-Point Differential Signaling, 2.5V & 3.3V PPDS_25, PPDS_33 100 0 0(3) –\nNotes: \n1. CREF is the capacitance of the probe, nominally 0 pF .\n2. Per PCI specifications.3. The value given is the differential output voltage.4. See the BLVDS Output Termination section in UG381\n, Spartan-6 FPGA SelectIO Resources User Guide .\n5. See the TMDS_33 Termination  section in UG381 , Spartan-6 FPGA SelectIO  Resources User Guide .Table  32: Output Delay Measurement Methodology (Cont’d)\nDescriptionI/O Standard\nAttributeRREF \n(Ω)CREF(1) \n(pF)VMEAS\n(V)VREF\n(V)\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 37Table  33: Spartan-6 FPGA VCCO/GND Pairs per Bank\nPackage Devices Description Bank 0 Bank 1 Bank 2 Bank 3 Bank 4 Bank 5\nTQG144 LXVCCO/GND Pairs 3 32 3N / A N / A\nMaximum I/O per Pair 8 81 3 8N / A N / A\nCPG196 LXVCCO/GND Pairs 4 64 6N / A N / A\nMaximum I/O per Pair 6 47 4N / A N / A\nCSG225 LXVCCO/GND Pairs 4 44 4N / A N / A\nMaximum I/O per Pair 10 10 9 10 N/A N/A\nFT(G)256 LXVCCO/GND Pairs 5 64 5N / A N / A\nMaximum I/O per Pair 8 99 10 N/A N/A\nCSG324LXVCCO/GND Pairs 6 66 6N / A N / A\nMaximum I/O per Pair 10 91 0 9N / A N / A\nLXTVCCO/GND Pairs 4 66 6N / A N / A\nMaximum I/O per Pair 4 91 0 9N / A N / A\nCS(G)484LXVCCO/GND Pairs 8 13 8 13 N/A N/A\nMaximum I/O per Pair 7 87 8N / A N / A\nLXTVCCO/GND Pairs 7 12 8 13 N/A N/A\nMaximum I/O per Pair 5 86 8N / A N / A\nFG(G)484LXVCCO/GND Pairs 10 10 11 11 N/A N/A\nMaximum I/O per Pair 6 89 8N / A N / A\nLXTVCCO/GND Pairs 6 10 11 10 N/A N/A\nMaximum I/O per Pair 7 87 8N / A N / A\nFG(G)676LX45VCCO/GND Pairs 12 15 10 16 N/A N/A\nMaximum I/O per Pair 3 78 7N / A N / A\nLX75, LX100, LX150VCCO/GND Pairs 12 91 0 10 6 6\nMaximum I/O per Pair 9 10 9 989\nLXTVCCO/GND Pairs 10 81 0 877\nMaximum I/O per Pair 8 78 877\nFG(G)900LXVCCO/GND Pairs 17 14 17 14 7 8\nMaximum I/O per Pair 7 67 876\nLXTVCCO/GND Pairs 15 14 13 14 7 8\nMaximum I/O per Pair 7 68 876\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 38Table  34: SSO Limit per VCCO/GND Pair\nVCCO I/O Standard Drive SlewSSO Limit per VCCO/GND Pair\nAll TQG144, CPG196, \nCSG225, FT(G)256, and \nLX devices in CSG324All CS(G)484, FG(G)484, \nFG(G)676, FG(G)900, and \nLXT devices in CSG324\nBank 0/2 Bank 1/3 Bank 0/2 Bank 1/3/4/5\n1.2V LVCMOS12, LVCMOS12_JEDEC2Fast 30 (1) 35 30 35\nSlow 51 55 51 52QuietIO 71 58 71 70\n4Fast 17 17 17 19\nSlow 23 25 23 22QuietIO 35 32 35 32\n6Fast 13 15 13 14\nSlow 19 20 19 17QuietIO 26 24 26 24\n8Fast N/A 12 N/A 12\nSlow N/A 15 N/A 13QuietIO N/A 20 N/A 19\n12Fast N/A 5 N/A 4\nSlow N/A 8 N/A 5QuietIO N/A 11 N/A 10\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 391.5VLVCMOS15, LVCMOS15_JEDEC2Fast 33 40 33 41\nSlow 57 62 57 56QuietIO 70 67 70 66\n4Fast 19 21 19 21\nSlow 30 30 30 24QuietIO 38 33 38 30\n6Fast 14 16 14 16\nSlow 18 19 18 17QuietIO 27 24 27 21\n8Fast 11 13 11 12\nSlow 16 16 16 14QuietIO 23 20 23 17\n12Fast N/A 5 N/A 4\nSlow N/A 8 N/A 5QuietIO N/A 10 N/A 9\n16Fast N/A 5 N/A 4\nSlow N/A 8 N/A 8QuietIO N/A 10 N/A 9\nHSTL_I 9 10 9 10HSTL_II N/A 5 N/A 6HSTL_III 7 9 7 9DIFF_HSTL_I 27 30 27 30DIFF_HSTL_II N/A 15 N/A 18DIFF_HSTL_III 21 27 21 27SSTL_15_II \n(3)N/A 5 N/A 4\nDIFF_SSTL_15_II (3)N/A 15 N/A 12Table  34: SSO Limit per VCCO/GND Pair (Cont’d)\nVCCO I/O Standard Drive SlewSSO Limit per VCCO/GND Pair\nAll TQG144, CPG196, \nCSG225, FT(G)256, and \nLX devices in CSG324All CS(G)484, FG(G)484, \nFG(G)676, FG(G)900, and \nLXT devices in CSG324\nBank 0/2 Bank 1/3 Bank 0/2 Bank 1/3/4/5\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 401.8VLVCMOS18, LVCMOS18_JEDEC2Fast 39 46 39 47\nSlow 65 75 65 74QuietIO 80 80 80 85\n4Fast 22 25 22 25\nSlow 38 36 38 29QuietIO 45 40 45 35\n6Fast 16 18 16 17\nSlow 27 25 27 19QuietIO 30 28 30 23\n8Fast 13 15 13 14\nSlow 16 18 16 16QuietIO 25 22 25 18\n12Fast 5 7 5 5\nSlow 7 8 7 6QuietIO 11 10 11 8\n16Fast 4 5 4 4\nSlow 7 8 7 5QuietIO 11 10 11 8\n24Fast N/A 5 N/A 3\nSlow N/A 8 N/A 8QuietIO N/A 10 N/A 8\nHSTL_I_18 9 10 9 9HSTL_II_18 N/A 5 N/A 6HSTL_III_18 9 10 9 11DIFF_HSTL_I_18 27 30 27 27DIFF_HSTL_II_18 N/A 15 N/A 18DIFF_HSTL_III_18 27 30 27 33MOBILE_DDR \n(3)12 14 12 14\nDIFF_MOBILE_DDR (3)36 42 36 42\nSSTL_18_I (3)91 091 0\nSSTL_18_II (3)N/A 5 N/A 4\nDIFF_SSTL_18_I (3)27 30 27 30\nDIFF_SSTL_18_II (3)N/A 15 N/A 12Table  34: SSO Limit per VCCO/GND Pair (Cont’d)\nVCCO I/O Standard Drive SlewSSO Limit per VCCO/GND Pair\nAll TQG144, CPG196, \nCSG225, FT(G)256, and \nLX devices in CSG324All CS(G)484, FG(G)484, \nFG(G)676, FG(G)900, and \nLXT devices in CSG324\nBank 0/2 Bank 1/3 Bank 0/2 Bank 1/3/4/5\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 412.5VLVCMOS252Fast 38 43 38 43\nSlow 46 52 46 48QuietIO 57 64 57 59\n4Fast 21 24 21 23\nSlow 26 31 26 27QuietIO 33 32 33 30\n6Fast 15 17 15 16\nSlow 19 22 19 19QuietIO 25 23 25 19\n8Fast 12 15 12 14\nSlow 15 18 15 16QuietIO 21 19 21 16\n12Fast 1 3 1 1\nSlow 2 7 2 4QuietIO 3 8 3 8\n16Fast 1 3 1 1\nSlow 3 7 3 3QuietIO 4 9 4 8\n24Fast N/A 3 N/A 1\nSlow N/A 5 N/A 2QuietIO N/A 8 N/A 6\nSSTL_2_I \n(3) 10 11 10 11\nSSTL_2_II (3) N/A 7 N/A 7\nDIFF_SSTL_2_I (3)30 33 30 33\nDIFF_SSTL_2_II (3)N/A 21 N/A 24Table  34: SSO Limit per VCCO/GND Pair (Cont’d)\nVCCO I/O Standard Drive SlewSSO Limit per VCCO/GND Pair\nAll TQG144, CPG196, \nCSG225, FT(G)256, and \nLX devices in CSG324All CS(G)484, FG(G)484, \nFG(G)676, FG(G)900, and \nLXT devices in CSG324\nBank 0/2 Bank 1/3 Bank 0/2 Bank 1/3/4/5\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 423.3V LVCMOS332Fast 42 46 42 44\nSlow 50 55 50 49QuietIO 60 68 60 60\n4Fast 21 27 21 25\nSlow 32 37 32 32QuietIO 39 42 39 37\n6Fast 14 19 14 17\nSlow 19 25 19 22QuietIO 29 30 29 25\n8Fast 11 15 11 14\nSlow 15 20 15 18QuietIO 25 24 25 20\n12Fast 1 3 1 1\nSlow 2 5 2 2QuietIO 4 9 4 7\n16Fast 1 2 1 1\nSlow 1 5 1 1QuietIO 3 10 3 8\n24Fast 1 2 1 1\nSlow 2 5 2 1QuietIO 7 9 7 7Table  34: SSO Limit per VCCO/GND Pair (Cont’d)\nVCCO I/O Standard Drive SlewSSO Limit per VCCO/GND Pair\nAll TQG144, CPG196, \nCSG225, FT(G)256, and \nLX devices in CSG324All CS(G)484, FG(G)484, \nFG(G)676, FG(G)900, and \nLXT devices in CSG324\nBank 0/2 Bank 1/3 Bank 0/2 Bank 1/3/4/5\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 433.3VLVTTL2Fast 53 65 53 62\nSlow 70 80 70 73QuietIO 79 89 79 91\n4Fast 23 30 23 27\nSlow 34 41 34 37QuietIO 44 49 44 46\n6Fast 16 21 16 20\nSlow 21 28 21 25QuietIO 34 39 34 34\n8Fast 12 16 12 15\nSlow 16 22 16 19QuietIO 27 28 27 24\n12Fast 1 3 1 1\nSlow 2 5 2 4QuietIO 2 10 2 8\n16Fast 1 3 1 1\nSlow 1 7 1 2QuietIO 3 11 3 8\n24Fast 1 2 1 1\nSlow 2 5 2 2QuietIO 8 9 8 8\nPCI33_3 18 19 18 19PCI66_3 18 19 18 19SSTL_3_I\n 5858\nSSTL_3_II 3 5 3 3DIFF_SSTL_3_I\n 15 24 15 24\nDIFF_SSTL_3_II 9 15 9 9SDIO 17 18 17 15Table  34: SSO Limit per VCCO/GND Pair (Cont’d)\nVCCO I/O Standard Drive SlewSSO Limit per VCCO/GND Pair\nAll TQG144, CPG196, \nCSG225, FT(G)256, and \nLX devices in CSG324All CS(G)484, FG(G)484, \nFG(G)676, FG(G)900, and \nLXT devices in CSG324\nBank 0/2 Bank 1/3 Bank 0/2 Bank 1/3/4/5\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 44VariousLVDS_33 16 N/A 16 N/A\nLVDS_25 20 N/A 20 N/ABLVDS_25 20 48 20 20MINI_LVDS_33 13 N/A 13 N/AMINI_LVDS_25 18 N/A 18 N/ARSDS_33 12 N/A 12 N/ARSDS_25 15 N/A 15 N/ATMDS_33 83 N/A 83 N/APPDS_33 12 N/A 12 N/APPDS_25 16 N/A 16 N/ADISPLAY_PORT 42 40 42 30I2C 47 55 47 42\nSMBUS 44 52 44 40\nNotes: \n1. SSO limits greater than the number of I/O per VCCO/GND pair ( Table 33 ) indicate No Limit for the given I/O standard. They are provided in \nthis table to calculate limits when using multiple I/O standards in a bank.\n2. Not available (N/A) indicates that the I/O standard is not available in the given bank.\n3. When used with the MCB, these signals are exempt from SSO anal ysis due to the known activity of the MCB switching patterns. S SO \nperformance is validated for all MCB instances. MCB outputs can, in some cases, exceed the SSO limits.Table  34: SSO Limit per VCCO/GND Pair (Cont’d)\nVCCO I/O Standard Drive SlewSSO Limit per VCCO/GND Pair\nAll TQG144, CPG196, \nCSG225, FT(G)256, and \nLX devices in CSG324All CS(G)484, FG(G)484, \nFG(G)676, FG(G)900, and \nLXT devices in CSG324\nBank 0/2 Bank 1/3 Bank 0/2 Bank 1/3/4/5\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 45Input/Output Logic Switching Characteristics\n Table  35: ILOGIC2 Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -3N -2 -1L\nSetup/Hold\nTICE0CK /TICKCE0 CE0 pin Setup/Hold with respect to CLK 0.56/\n–0.300.56/\n–0.250.79/\n–0.221.21/\n–0.52ns\nTISRCK /TICKSR SR pin Setup/Hold with respect to CLK 0.74/\n–0.230.74/\n–0.220.98/\n–0.201.31/\n–0.45ns\nTIDOCK /TIOCKD D pin Setup/Hold with respect to CLK without Delay 1.19/\n–0.831.36/\n–0.831.73/\n–0.832.18/\n–1.77ns\nTIDOCKD /TIOCKDD DDL Y pin Setup/Hold with respect to CLK (using IODELAY2) 0.31/\n0.000.47/\n0.000.54/\n0.000.63/\n–0.39ns\nCombinatorial\nTIDI D pin to O pin propagation delay, no Delay 0.95 1.28 1.53 2.25 ns\nTIDID DDL Y pin to O pin propagation delay (using IODELAY2) 0.23 0.39 0.44 0.74 ns\nSequential Delays\nTIDLO D pin to Q pin using flip-flop as a latch without Delay 1.56 1.86 2.39 3.49 ns\nTIDLOD DDL Y pin to Q1 pin using flip-flop as a latch (using IODELAY2) 0.68 0.97 1.20 1.94 ns\nTICKQ CLK to Q outputs for XC devices(1) 1.03 1.24 1.43 2.11 ns\nCLK to Q outputs for XA and XQ devices 1.38 N/A 1.78 2.11 ns\nTRQ_ILOGIC2 SR pin to Q outputs 1.81 1.81 2.50 3.05 ns\nNotes: \n1. For IDDR2 configuration; see TRACE reports for SDR timing.\nTable  36: OLOGIC2 Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -3N -2 -1L\nSetup/Hold\nTODCK /TOCKD D1/D2 pins Setup/Hold with respect to CLK 0.81/\n–0.050.86/\n–0.051.18/\n0.001.73/\n–0.27ns\nTOOCECK /TOCKOCE OCE pin Setup/Hold with respect to CLK 0.75/\n–0.100.75/\n–0.101.01/\n–0.051.66/\n–0.23ns\nTOSRCK /TOCKSR SR pin Setup/Hold with respect to CLK 0.70/\n–0.280.79/\n–0.281.03/\n–0.231.39/\n–0.47ns\nTOTCK /TOCKT T1/T2 pins Setup/Hold wi th respect to CLK 0.24/\n–0.080.56/\n–0.060.83/\n–0.010.99/\n–0.19ns\nTOTCECK /TOCKTCE TCE pin Setup/Hold with respect to CLK 0.58/\n–0.060.72/\n–0.061.18/\n–0.011.51/\n–0.13ns\nSequential Delays\nTOCKQ CLK to OQ/TQ out for XC devices(1)0.48 0.51 0.74 0.74 ns\nCLK to OQ/TQ out for XA and XQ devices 0.85 N/A 1.16 0.74 ns\nTRQ_OLOGIC2 SR pin to OQ/TQ out 1.81 1.81 2.50 3.05 ns\nNotes: \n1. For ODDR2 configuration; see TRACE reports for SDR timing.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 46Input Serializer/Deserializer Switching Characteristics\n \nOutput Serializer/Deserializ er Switching CharacteristicsTable  37: ISERDES2 Switchi ng Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -3N -2 -1L\nSetup/Hold for Control Lines\nTISCCK_BITSLIP / TISCKC_BITSLIP BITSLIP pin Setup/Hold with respect to CLKDIV 0.16/\n–0.090.20/\n–0.090.31/ \n–0.090.34/\n–0.14ns\nTISCCK_CE  / TISCKC_CE CE pin Setup/Hold with respect to CLK 0.71/\n–0.470.71/\n–0.420.97/ \n–0.421.39/\n–0.71ns\nSetup/Hold for Data Lines\nTISDCK_D /TISCKD_D D pin Setup/Hold with respect to CLK 0.24/\n–0.150.25/\n–0.050.29/\n–0.050.09/\n–0.05ns\nTISDCK_DDLY /TISCKD_DDL Y DDL Y pin Setup/Hold with respect to CLK (using \nIODELAY2)–0.25/ \n0.30–0.25/ \n0.42–0.25/ \n0.56–0.54/\n0.67ns\nTISDCK_D_DDR /TISCKD_D_DDR D pin Setup/Hold with respect to CLK at DDR mode –0.03/\n0.04–0.03/\n0.16–0.03/\n0.18–0.05/\n0.12ns\nTISDCK_DDL Y_DDR / \nTISCKD_DDL Y_DDRD pin Setup/Hold with respect to CLK at DDR mode \n(using IODELAY2)–0.40/\n0.48–0.40/\n0.53–0.40/ \n0.71–0.71/\n0.86ns\nSequential Delays\nTISCKO_Q CLKDIV to out at Q pin 1.30 1.44 2.02 2.22 ns\nFCLKDIV CLKDIV maximum frequency 270 262.5 250 125 MHz\nTable  38: OSERDES2 Switchin g Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -3N -2 -1L\nSetup/Hold \nTOSDCK_D /TOSCKD_D D input Setup/Hold with respect to CLKDIV –0.03/\n1.02 –0.03/\n1.17–0.03/\n1.27–0.02/\n0.23ns\nTOSDCK_T /TOSCKD_T(1)T input Setup/Hold with respect to CLK –0.05/\n1.03–0.05/\n1.13–0.05/\n1.23–0.05/\n0.24ns\nTOSCCK_OCE /TOSCKC_OCE OCE input Setup/Hold with respect to CLK 0.12/\n–0.030.15/\n–0.030.24/\n–0.030.28/\n–0.17ns\nTOSCCK_TCE /TOSCKC_TCE TCE input Setup/Hold with respect to CLK 0.14/\n–0.080.17/\n–0.080.27/\n–0.080.31/\n–0.16ns\nSequential Delays\nTOSCKO_OQ Clock to out from CLK to OQ 0.94 1.11 1.51 1.89 ns\nTOSCKO_TQ Clock to out from CLK to TQ 0.94 1.11 1.51 1.91 ns\nFCLKDIV CLKDIV maximum frequency 270 262.5 250 125 MHz\nNotes: \n1. TOSDCK_T2 /TOSCKD_T2  (T input setup/hold with respec t to CLKDIV) are reported as TOSDCK_T /TOSCKD_T  in TRACE report.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 47Input/Output Delay Swit ching Characteristics\nTable  39: IODELAY2 Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -3N -2 -1L(3)\nTIODCCK_CAL / TIODCKC_CAL CAL pin Setup/Hold with respect to CK 0.28/\n–0.130.33/\n–0.13 0.48/\n–0.13N/A ns\nTIODCCK_CE / TIODCKC_CE CE pin Setup/Hold with respect to CK 0.17/\n–0.030.17/\n–0.030.25/\n–0.02N/A ns\nTIODCCK_INC / TIODCKC_INC INC pin Setup/Hold with respect to CK 0.10/\n0.020.12/\n0.03 0.18/\n0.06N/A ns\nTIODCCK_RST / TIODCKC_RST RST pin Setup/Hold with respect to CK 0.12/\n–0.020.15/\n–0.020.22/\n–0.01N/A ns\nTTAP1(2) Maximum tap 1 delay 8 14 16 N/A ps\nTTAP2 Maximum tap 2 delay 40 66 77 N/A ps\nTTAP3 Maximum tap 3 delay 95 120 140 N/A ps\nTTAP4 Maximum tap 4 delay 108 141 166 N/A ps\nTTAP5 Maximum tap 5 delay 171 194 231 N/A ps\nTTAP6 Maximum tap 6 delay 207 249 292 N/A ps\nTTAP7 Maximum tap 7 delay 212 276 343 N/A ps\nTTAP8 Maximum tap 8 delay 322 341 424 N/A ps\nFMINCAL Minimum allowed bit rate for calibration in variable \nmode: VARIABLE_FROM_ZERO, \nVARIABLE_FROM_HALF_MAX, and \nDIFF_PHASE_DETECTOR.188 188 188 N/A Mb/s\nTIODDO_IDATAIN Propagation delay through IODELAY2 Note 1 Note 1 Note 1 Note 3 –\nTIODDO_ODATAIN Propagation delay through IODELAY2 Note 1 Note 1 Note 1 Note 3 –\nNotes: \n1. Delay depends on IODELAY2 tap setting. See TRACE  report for actual values.\n2. Maximum tap delay = integer (number of taps/8) ×TTAP8 +TTAPn (where n equals the remainder). For minimum delay consult the TRACE \nsetup and hold report. Minimum delay is typically greater than 30% of the maximum delay. Tap delays can vary by device and over all \nconditions. See TRACE report for actual values.\n3. Spartan-6 -1L devices only support tap 0. See TRACE report for actual values.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 48CLB Switching Characteristics (SLICEM Only)\nTable  40: CLB Switching Characteristics (SLICEM Only)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -3N -2 -1L\nCombinatorial Delays\nTILO An – Dn LUT inputs to A to D outputs 0.21 0.26 0.26 0.46 ns, MaxAn – Dn LUT inputs through F7AMUX/F7BMUX to \nAMUX/CMUX output0.37 0.43 0.43 0.77 ns, Max\nT\nOPAB An – Dn LUT inputs through F7AMUX or F7BMUX and F8MUX \nto BMUX output0.37 0.46 0.46 0.84 ns, Max\nTITO An – Dn LUT inputs through latch to AQ – DQ outputs 0.82 0.95 0.95 1.64 ns, Max\nTTITO_LOGIC An – Dn LUT inputs to AQ – DQ outputs (latch as logic) 0.82 0.95 0.95 1.64 ns, Max\nTOPCYA An LUT inputs to COUT output 0.38 0.48 0.48 0.69 ns, Max\nTOPCYB Bn LUT inputs to COUT output 0.38 0.49 0.49 0.71 ns, Max\nTOPCYC Cn LUT inputs to COUT output 0.28 0.33 0.33 0.55 ns, Max\nTOPCYD Dn LUT inputs to COUT output 0.28 0.35 0.35 0.52 ns, Max\nTAXCY AX input to COUT output 0.21 0.26 0.26 0.36 ns, Max\nTBXCY BX input to COUT output 0.13 0.16 0.16 0.18 ns, Max\nTCXCY CX input to COUT output 0.10 0.12 0.12 0.09 ns, Max\nTDXCY DX input to COUT output 0.09 0.11 0.11 0.09 ns, Max\nTBYP CIN input to COUT output 0.08 0.10 0.10 0.06 ns, Max\nTCINA CIN input to AMUX output 0.21 0.22 0.22 0.47 ns, Max\nTCINB CIN input to BMUX output 0.30 0.31 0.31 0.57 ns, Max\nTCINC CIN input to CMUX output 0.29 0.31 0.31 0.58 ns, Max\nTCIND CIN input to DMUX output 0.31 0.32 0.32 0.68 ns, Max\nSequential Delays\nTCKO Clock to AQ – DQ outputs 0.45 0.53 0.53 0.74 ns, Max\nSetup and Hold Times of CLB Fl ip-Flops Before/After Clock CLK\nTDICK/TCKDI AX – DX input to CLK on A – D flip-flops 0.42/\n0.280.47/\n0.390.47/\n0.390.90/\n0.56ns, Min\nTCECK /TCKCE CE input to CLK on A – D flip-flops 0.31/\n–0.070.37/\n–0.070.37/\n–0.070.59/\n–0.27ns, Min\nTSRCK /TCKSR SR input to CLK on A – D flip-flops for XC devices 0.41/\n0.020.42/\n0.020.42/\n0.020.68/\n–0.29ns, Min\nSR input to CLK on A – D flip-flops for XA and XQ devices 0.41/\n0.02N/A 0.44/\n0.020.68/\n–0.29ns, Min\nTCINCK /TCKCIN CIN input to CLK on A – D flip-flops 0.31/\n–0.170.31/\n–0.130.31/\n–0.130.81/\n–0.42ns, Min\nSet/Reset\nTRPW SR input minimum pulse width 0.41 0.48 0.48 1.37 ns, Min\nTRQ Delay from SR input to AQ – DQ flip-flops 0.60 0.70 0.70 0.88 ns, Max\nTCEO Delay from CE input to AQ – DQ flip-flops 0.60 0.65 0.65 0.90 ns, Max\nFTOG Toggle frequency (for export control) 862 806 667 500 MHz\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 49CLB Distributed RAM Switching Characteristics (SLICEM Only)\nCLB Shift Register Switching Characteristics (SLICEM Only)Table  41: CLB Distributed RAM Switching Characteristics (SLICEM Only)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -3N -2 -1L\nSequential Delays\nTSHCKO Clock to A – D outputs 1.26 1.55 1.55 2.35 ns, MaxClock to A – D outputs (direct output path) 0.96 1.20 1.20 1.87 ns, Max\nSetup and Hold Times Before/After Clock CLK\nT\nDS/TDH AX – DX or AI – DI inputs to CLK 0.59/\n0.170.73/\n0.220.73/\n0.221.17/\n0.33ns, Min\nTAS/TAH Address An inputs to cl ock for XC devices 0.28/\n0.350.32/\n0.420.32/\n0.420.26/\n0.71ns, Min\nAddress An inputs to cloc k for XA and XQ devices 0.28/\n0.51N/A 0.32/\n0.510.26/\n0.71ns, Min\nTWS/TWH WE input to clock 0.31/\n–0.080.37/\n–0.080.37/\n–0.080.59/\n–0.27ns, Min\nTCECK /TCKCE CE input to CLK 0.31/\n–0.080.37/\n–0.080.37/\n–0.080.59/\n–0.27ns, Min\nTable  42: CLB Shift Register Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -3N -2 -1L\nSequential Delays\nTREG Clock to A – D outputs 1.35 1.78 1.78 2.74 ns, MaxClock to A – D outputs (direct output path) 1.24 1.65 1.65 2.48 ns, Max\nSetup and Hold Times Before/After Clock CLK\nT\nWS/TWH WE input to CLK 0.20/\n–0.070.24/\n–0.070.24/\n–0.070.29/\n–0.27ns, Min\nTCECK /TCKCE CE input to CLK for XC devices 0.30/\n0.300.30/\n0.380.30/\n0.380.82/\n–0.41ns, Min\nCE input to CLK for XA and XQ devices 0.32/\n0.30N/A 0.40/\n0.380.82/\n–0.41ns, Min\nTDS/TDH AX – DX or AI – DI inputs to CLK 0.07/\n0.110.09/\n0.140.09/\n0.140.11/\n0.23ns, Min\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 50Block RAM Switching Characteristics\nTable  43: Block RAM Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -3N -2 -1L\nBlock RAM Clock to Out Delays\nTRCKO_DO Clock CLK to DOUT output (without output register)(1) 1.85 2.10 2.10 3.50 ns, Max\nTRCKO_DO_REGClock CLK to DOUT output  (with output register)(2) 1.60 1.75 1.75 2.30 ns, Max\nSetup and Hold Times Before/After Clock CLK\nTRCCK_ADDR /TRCKC_ADDR ADDR inputs for XC devices(3) 0.35/\n0.100.40/\n0.120.40/\n0.120.50/\n0.15ns, Min\nADDR inputs for XA and XQ devices(3) 0.35/\n0.17N/A 0.40/\n0.170.50/\n0.15ns, Min\nTRDCK_DI /TRCKD_DI DIN inputs(4)0.30/\n0.100.30/\n0.100.30/\n0.100.40/\n0.15ns, Min\nTRCCK_EN /TRCKC_EN Block RAM Enable (EN) input 0.22/\n0.050.25/\n0.060.25/\n0.060.44/\n0.10ns, Min\nTRCCK_REGCE /TRCKC_REGCE CE input of out put register 0.20/\n0.100.20/\n0.100.20/\n0.100.28/\n0.15ns, Min\nTRCCK_WE /TRCKC_WE Write Enable (WE) input 0.25/\n0.100.33/\n0.100.33/\n0.100.28/\n0.15ns, Min\nMaximum Frequency\nFMAX Block RAM in all modes 320 280 280 150 MHz\nNotes:  \n1. TRCKO_DO includes TRCKO_DOA  and TRCKO_DOPA  as well as the B port equi valent timing parameters. \n2. TRCKO_DO_REG  includes TRCKO_DOA_REG and TRCKO_DOPA_REG as well as the B port equi valent timing parameters.\n3. The ADDR setup and hold must be met when EN is asserted (eve n when WE is deasserted). Otherwise, block RAM data corruption is  possible.\n4. TRDCK_DI  includes both A and B inputs as well  as the parity inputs of A and B.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 51DSP48A1 Switching Characteristics\nTable  44: DSP48A1 Switching Characteristics\nSymbol DescriptionPre-\nadderMultiplierPost-\nadderSpeed Grade\nUnits\n-3 -3N -2 -1L\nSetup and Hold Times of Data/Control Pins to the Input Register Clock\nTDSPDCK_A_A1REG /\nTDSPCKD_A_A1REGA input to A1 register CLK N/A N/A N/A 0.15/\n0.090.17/\n0.090.17/\n0.090.32/\n0.09ns\nTDSPDCK_D_B1REG /\nTDSPCKD_D_B1REGD input to B1 register CLK Yes N/A N/A 1.90/\n–0.071.95/\n–0.071.95/\n–0.072.82/\n–0.07ns\nTDSPDCK_C_CREG /\nTDSPCKD_C_CREGC input to C register CLKfor XC devices\nN/A N/A N/A0.11/\n0.150.13/\n0.150.13/\n0.150.24/\n0.09\nns\nC input to C register CLK\nfor XA and XQ devices0.11/\n0.19N/A0.13/\n0.230.24/\n0.09\nT\nDSPDCK_D_DREG /\nTDSPCKD_D_DREGD input to D register CLK\nfor XC devices\nN/A N/A N/A0.09/\n0.150.10/\n0.150.10/\n0.150.19/\n0.12\nns\nD input to D register CLK\nfor XA and XQ devices0.09/\n0.23N/A0.10/\n0.270.19/\n0.12\nTDSPDCK_OPMODE_B1REG /\nTDSPCKD_OPMODE_B1REGOPMODE input to B1 register CLK Y es N/A N/A 1.97/\n0.012.00/\n0.012.00/\n0.012.85/\n0.01ns\nTDSPDCK_OPMODE_OPMODEREG /\nTDSPCKD_OPMODE_OPMODEREGOPMODE input to OPMODE register CLK for XC devices\nN/A N/A N/A0.18/\n0.120.21/\n0.120.21/\n0.120.40/\n0.12\nnsOPMODE input to OPMODE \nregister CLK for XA and XQ devices0.18/\n0.16N/A0.21/\n0.220.40/\n0.12\nSetup and Hold Times of Data Pins to the Pipeline Register Clock\nT\nDSPDCK_A_MREG /\nTDSPCKD_A_MREGA input to M register CLK N/A Y es N/A 3.06/\n–0.403.51/\n–0.403.51/\n–0.403.97/\n–0.40ns\nTDSPDCK_B_MREG /\nTDSPCKD_B_MREGB input to M register CLK Y es Y es N/A 3.96/\n–0.684.58/\n–0.684.58/\n–0.687.00/\n–0.68ns\nTDSPDCK_D_MREG /\nTDSPCKD_D_MREGD input to M register CLK Y es Y es N/A 4.23/\n–0.564.80/\n–0.564.80/\n–0.566.84/\n–0.56ns\nTDSPDCK_OPMODE_MREG /\nTDSPCKD_OPMODE_MREGOPMODE to M register CLK Y es Y es N/A 4.18/\n–0.484.80/\n–0.484.80/\n–0.486.88/\n–0.48ns\nNo Y es N/A 2.37/\n–0.482.70/\n–0.482.70/\n–0.484.28/\n–0.48ns\nSetup and Hold Times of Data/Control Pins to the Output  Register Clock\nTDSPDCK_A_PREG /\nTDSPCKD_A_PREGA input to P register CLK N/A Y es Y es 4.32/\n–0.765.06/\n–0.765.06/\n–0.767.52/\n–0.76ns\nTDSPDCK_B_PREG /\nTDSPCKD_B_PREGB input to P register CLK Yes Yes Yes 5.87/\n–0.596.87/\n–0.596.87/\n–0.5910.55/\n–0.59ns\nNo Yes Yes 4.14/\n–0.934.68/\n–0.934.68/\n–0.938.12/\n–0.93ns\nTDSPDCK_C_PREG /\nTDSPCKD_C_PREGC input to P register CLK N/A N/A Yes 2.20/\n–0.232.25/\n–0.232.25/\n–0.233.27/\n–0.23ns\nTDSPDCK_D_PREG /\nTDSPCKD_D_PREGD input to P register CLK Yes Yes Yes 5.90/\n–0.926.91/\n–0.926.91/\n–0.9210.39/\n–0.92ns\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 52TDSPDCK_OPMODE_PREG /\nTDSPCKD_OPMODE_PREGOPMODE input to P register CLK Yes Yes Yes 6.21/\n–0.847.27/\n–0.847.27/\n–0.8410.43/\n–0.84ns\nNo Yes Yes 1.69/\n–0.871.98/\n–0.871.98/\n–0.873.62/\n–0.87ns\nNo No Yes 2.09/\n–0.222.30/\n–0.222.30/\n–0.223.79/\n–0.22ns\nClock to Out from Output Re gister Clock to Output Pin\nTDSPCKO_P_PREG CLK (PREG) to P output N/A N/A N/A 1.20 1.34 1.34 1.90 ns\nClock to Out from Pipeline Register Clock to Output PinsT\nDSPCKO_P_MREG CLK (MREG) to P output N/A N/A Y es 3.38 3.95 3.95 5.83 ns\nClock to Out from Input Regi ster Clock to Output Pins\nTDSPCKO_P_A1REG CLK (A1REG) to P output N/A Yes Yes 5.02 5.87 5.87 9.65 ns\nTDSPCKO_P_B1REG CLK (B1REG) to P output N/A Yes Yes 5.02 5.87 5.87 9.63 ns\nTDSPCKO_P_CREG CLK (CREG) to P output N/A N/A Yes 3.12 3.64 3.64 5.24 ns\nTDSPCKO_P_DREG CLK (DREG) to P output Yes Yes Yes 6.77 7.92 7.92 12.53 ns\nCombinatorial Delays from Input Pins to Output Pins\nTDSPDO_A_P A input to P output N/A No Yes 2.85 3.33 3.33 4.73 ns\nN/A Y es No(2) 3.35 3.93 3.93 6.74 ns\nN/A Y es Y es 4.56 5.22 5.22 8.94 ns\nTDSPDO_B_P B input to P output Y es No No(2) 3.22 3.76 3.76 5.55 ns\nYes Ye s No(2) 6.01 6.54 6.54 9.76 ns\nYes Yes Yes 6.27 7.34 7.34 11.96 ns\nTDSPDO_C_P C input to P output N/A N/A Yes 2.69 3.15 3.15 4.68 ns\nTDSPDO_D_P D input to P output Yes Yes Yes 6.31 7.38 7.38 11.81 ns\nTDSPDO_OPMODE_P OPMODE input to P output Y es Y es Y es 6.43 7.52 7.52 11.84 ns\nNo Yes Yes 4.84 5.66 5.66 9.25 ns\nNo No Yes 3.11 3.49 3.49 5.03 ns\nMaximum Frequency\nFMAX All registers used Yes Yes Yes 390 333 333 213 MHz\nNotes: \n1. A Y es signifies that the component is in the path. A No signifies that the component is being bypassed. N/A signifies not app licable because \nno path exists.\n2. Implemented in the post-adder by adding to zero.Table  44: DSP48A1 Switching Characteristics (Cont’d)\nSymbol DescriptionPre-\nadderMultiplierPost-\nadderSpeed Grade\nUnits\n-3 -3N -2 -1L\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 53Table  45: Device DNA Interface Port Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -3N -2 -1L\nTDNASSU \n(TDNADCK_SHIFT )Setup time on SHIFT before the rising edge of CLK7n s ,  M i n\nTDNASH \n(TDNACKD_SHIFT )Hold time on SHIFT after the rising edge of CLK1n s ,  M i n\nTDNADSU \n(TDNADCK_DIN )Setup time on DIN before the rising edge of CLK7n s ,  M i n\nTDNADH \n(TDNACKD_DIN )Hold time on DIN after the rising edge of CLK1n s ,  M i n\nTDNARSU \n(TDNADCK_READ )Setup time on READ before the rising edge of CLK7n s ,  M i n\n1,000 ns, Max\nTDNARH \n(TDNACKD_READ )Hold time on READ after the rising edge of CLK 1 ns, Min\nTDNADCKO \n(TDNACKO_DOUT )Clock-to-output delay on DOUT after rising edge of CLK0.5 ns, Min\n6n s ,  M a x\nTDNACLKF(2) CLK frequency 2 MHz, Max\nTDNACLKL CLK Low time 50 ns, Min\nTDNACLKH CLK High time 50 ns, Min\nNotes: \n1. The minimum READ pulse width is 8 ns, the maximum READ pulse width is 1 µs.\n2. Also applies to TCK when reading DNA through the boundary-scan port.\nTable  46: Suspend Mode Switching Characteristics\nSymbol Description Min Max Units\nEntering Suspend Mode\nTSUSPENDHIGH_AWAKE Rising edge of SUSPEND pin to  falling edge of AWAKE pin wi thout glitch filter 2.5 14 ns\nTSUSPENDFILTER Adjustment to SUSPEND pin rising edge param eters when glitch filter enabled 31 430 ns\nTSUSPEND_GWE Rising edge of SUSPEND pin until FP GA output pins drive their defined \nSUSPEND constraint behavior (without glitch filter)–1 5 n s\nTSUSPEND_GTS Rising edge of SUSPEND pin to write-pr otect lock on all writable clocked \nelements (without glitch filter)–1 5 n s\nTSUSPEND_DISABLE Rising edge of the SUSPEND pin to FPGA input pins and interconnect \ndisabled (without glitch filter)– 1500 ns\nExiting Suspend Mode\nTSUSPENDLOW_AWAKE Falling edge of the SUSPEND pin to rising edge of the AWAKE pin. Does not \ninclude DCM or PLL lock time.77 5 µ s\nTSUSPEND_ENABLE Falling edge of the SUSPEND pin to FPGA input pins and interconnect re-\nenabled74 1 µ s\nTAWAKE_GWE1 Rising edge of the AWAKE pin until write-protect lock released on all writable \nclocked elements, using sw_clk:InternalClock  and sw_gwe_cycle:1 .–8 0 n s\nTAWAKE_GWE512 Rising edge of the AWAKE pin until write-protect lock released on all writable \nclocked elements, using sw_clk:InternalClock  and sw_gwe_cycle:512 .–2 0 . 5 µ s\nTAWAKE_GTS1 Rising edge of the AWAKE pin until outputs return to the behavior described in \nthe FPGA application, using sw_clk:InternalClock and sw_gts_cycle:1 .–8 0 n s\nTAWAKE_GTS512 Rising edge of the AWAKE pin until outputs return to the behavior described in \nthe FPGA application, using sw_clk:InternalClock  and sw_gts_cycle:512 .–2 0 . 5 µ s\nTSCP_AWAKE Rising edge of SCP pins to rising edge of AWAKE pin 7 75 µs\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 54Configuration Switching Characteristics\nTable  47: Configuration Switching Characteristics(1)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -3N -2 -1L\nPower-up Timing Characteristics\nTPL(2) PROGRAM_B Latency 4 4 4 5 ms, Max\nTPOR(2)Power-on reset (50 ms ramp time)(3) 5/30 5/34 5/40 5/40 ms, Min/Max\nPower-on reset (10 ms ramp time) 5/25 5/29 5/35 5/40 ms, Min/Max\nTPROGRAM PROGRAM_B Pulse Width 500 500 500 500 ns, Min\nSlave Serial Mode Pr ogramming Switching\nTDCCK /TCCKD DIN Setup/Hold, slave mode 6.0/1.0 6.0/1.0 6.0/1.0 8.0/2.0 ns, Min\nTCCO CCLK to DOUT 12 12 12 17 ns, Max\nFSCCK Slave mode external CCLK 80 80 80 50 MHz, Max\nSlave SelectMAP Mode Programming SwitchingT\nSMDCCK /TSMCCKD SelectMAP Data Setup/Hold 6.0/1. 0 6.0/1.0 6.0/1.0 8.0/2.0 ns, Min\nTSMCSCCK /TSMCCKCS CSI_B Setup/Hold 7.0/0.0 7.0/0.0 7.0/0.0 9.0/2.0 ns, Min\nTSMWCCK /TSMCCKW RDWR_B Setup/Hold 17. 0/1.0 17.0/1.0 17.0/1.0 27.0/2.0 ns, Min\nTSMCKCSO CSO_B clock to out 16 16 16 26 ns, Max\nTSMCO CCLK to DATA out in readback 13 13 13 25 ns, Max\nTSMCKBY CCLK to BUSY out in readback 12 12 12 17 ns, Max\nFSMCCKMaximum CCLK frequency (LX4, LX9, LX16, LX25, \nLX25T, LX45, LX45T, LX75, and LX75T only)50 50 50 25 MHz, Max\nMaximum CCLK frequency (LX100 and LX100T in x8 \nmode, LX150, and LX150T only)40 40 40 20 MHz, Max\nMaximum CCLK frequency (LX100 and LX100T in x16 \nmode only)35 35 35 20 MHz, Max\nFRBCCKMaximum Readback CCLK frequency, including block \nRAM (LX4, LX9, LX16, LX25, LX25T, LX45, LX45T, \nLX75, and LX75T only)20 20 20 4 MHz, Max\nMaximum Readback CCLK frequency, ignoring block \nRAM (POST_CRC) (LX4, LX9, LX16, LX25, LX25T, \nLX45, LX45T, LX75, and LX75T only)50 50 50 30 MHz, Max\nMaximum Readback CCLK frequency, including block \nRAM (LX100, LX100T, LX150, and LX150T only)12 12 12 4 MHz, Max\nMaximum Readback CCLK frequency, ignoring block \nRAM (POST_CRC) (LX100, LX100T, LX150, and LX150T only)35 35 35 20 MHz, Max\nBoundary-Scan Port Timing Specifications\nT\nTAPTCK TMS and TDI Setup time before TCK 10 10 10 17 ns, Min\nTTCKTAP TMS and TDI Hold time after TCK 5.5 5.5 5.5 5.5 ns, Min\nTTCKTDO TCK falling edge to TDO output valid 6.5 6.5 6.5 8 ns, Max\nTTCKH TCK clock minimum High time 12 12 12 21 ns, Min\nTTCKL TCK clock minimum Low time 12 12 12 21 ns, Min\nFTCK Maximum configuration TCK clock frequency 33 33 33 18 MHz, Max\nFTCKB Maximum boundary-scan TCK clock frequency 33 33 33 18 MHz, Max\nFTCKAES Maximum AES key TCK clock frequency 2 2 2 2 MHz, Max\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 55BPI Master Flash Mode Programming Switching(4)\nTBPICCO(5)A[25:0], FCS_B, FOE_B, FWE_B, LDC outputs valid \nafter CCLK falling edge15 15 15 20 ns, Max\nTBPIICCK Master BPI CCLK (output) delay 10/ 100 10/100 10/100 10/130 µs, Min/Max\nTBPIDCC /TBPICCD Setup/Hold on D[15:0] data input pins 5.0/1.0 5.0/1.0 5.0/1.0 6.0/2.0 ns, Min\nSPI Master Flash Mode Programming Switching(6)\nTSPIDCC /TSPIDCCD DIN, MISO0, MISO1, MISO 2, MISO3, Setup/Hold \nbefore/after the rising CCLK edge5.0/1.0 5.0/1.0 5.0/1.0 7.0/1.0 ns, Min\nTSPIICCK Master SPI CCLK (output) delay 0.4/7 .0 0.4/7.0 0.4/7.0 0.4/10.0 µs, Min/Max\nTSPICCM MOSI clock to out 13 13 13 19 ns, Max\nTSPICCFC CSO_B clock to out 16 16 16 26 ns, Max\nCCLK Output (Master Modes)T\nMCCKL Master CCLK clock duty cycle Low 40/60 %, Min/Max\nTMCCKH Master CCLK clock duty cycle High 40/60 %, Min/Max\nFMCCK Maximum frequency, serial mode (Master Serial/SPI)\nAll devices40 40 40 30 MHz, Max\nMaximum frequency, parallel mode (Master \nSelectMAP/BPI) \nLX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and \nLX75T40 40 40 25 MHz, Max\nMaximum frequency, parallel mode (Master \nSelectMAP/BPI) LX100 and LX100T in x8 mode, LX150, and LX150T40 40 40 20 MHz, Max\nMaximum frequency, parallel mode (Master \nSelectMAP/BPI) LX100 and LX100T in x16 mode35 35 35 20 MHz, Max\nF\nMCCKTOL Frequency Tolerance, master mode ±50 ±50 ±50 ±50 %\nCCLK Input (Slave Modes)T\nSCCKL Slave CCLK clock minimum Low time 5 5 5 8 ns, Min\nTSCCKH Slave CCLK clock minimum High time 5 5 5 8 ns, Min\nUSERCCLK Input\nTUSERCCLKL USERCCLK clock minimum Low time 12 12 12 16 ns, Min\nTUSERCCLKH USERCCLK clock minimum High time 12 12 12 16 ns, Min\nFUSERCCLK Maximum USERCCLK frequency 40 40 40 30 MHz, Max\nNotes: \n1. Maximum frequency and setup/hold timing parameters are for 3.3V and 2.5V configuration voltages.\n2. To support longer delays in configuration,  use the design solutions described in UG380 : Spartan-6 FPGA Configuration User Guide .\n3. Table 6  specifies the power supply ramp time.\n4. BPI mode is not supported in:\n\x81 LX4, LX25, or LX25T devices\n\x81 LX9 devices in the TQG144 package\n\x81 LX9 or LX16 devices in the CPG196 package.\n5. Only during configuration, the last edge is determi ned by a weak pull-up/pull-down resistor in the I/O.\n6. Defense-grade Spartan-6Q -2Q devices configur e in single default SPI Master (x1) mode at Tj= –55°C. During operation and when using all other \nconfiguration functions, the minimu m operating temperature is –40°C.Table  47: Configuration Switching Characteristics(1) (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -3N -2 -1L\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 56Clock Buffers and Networks\nTable  48: Global Clock Switching Characteristics (BUFGMUX)\nSymbol Description DevicesSpeed Grade\nUnits\n-3 -3N -2 -1L\nTGSI (TGSI0, TGSI1) S pin Setup to I0/I1 inputs LX devices 0.25 0.31 0.48 0.48 ns\nLXT devices 0.25 0.31 0.48 N/A ns\nTGIO (TGI0O, TGI1O) BUFGMUX delay from I0/I1 to O LX devices 0.21 0.21 0.21 0.21 ns\nLXT devices 0.21 0.21 0.21 N/A ns\nMaximum FrequencyF\nMAX Global clock tree (BUFGMUX)(1) LX devices 400 400 375 250 MHz\nLXT devices 400 400 375 N/A MHz\nNotes: \n1. The BUFGMUX FMAX values also apply to BUFH.\nTable  49: Input/Output Clock Switching Characteristics (BUFIO2)\nSymbol Description DevicesSpeed Grade\nUnits\n-3 -3N -2 -1L\nTBUFCKO_O(1) Clock to out delay from I to O LX devices 0.67 0.82 1.09 1.50 ns\nLXT devices 0.67 0.82 1.09 N/A ns\nMaximum FrequencyF\nMAX I/O clock tree (BUFIO2) LX devices 540 525 500 300 MHz\nLXT devices 540 525 500 N/A MHz\nNotes: \n1. TBUFCKO_O  reflects the longest delay of TBUFCKO_IOCLK , TBUFCKO_DIVCLK , and TBUFCKO_SSTROBE . See TRACE reports for specific values.\nTable  50: Input/Output Clock Switching Characteristics (BUFIO2FB)\nSymbol Description DevicesSpeed Grade\nUnits\n-3 -3N -2 -1L\nMaximum Frequency\nFMAX I/O clock tree (BUFIO2FB) LX devices 1080 1050 950 500 MHz\nLXT devices 1080 1050 950 N/A MHz\nTable  51: Input/Output Clock Switching Characteristics (BUFPLL)\nSymbol Description DevicesSpeed Grade\nUnits\n-3 -3N -2 -1L\nMaximum Frequency\nFMAX BUFPLL clock tree (BUFPLL) LX devices 1080 1050 950 500 MHz\nLXT devices 1080 1050 950 N/A MHz\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 57PLL Switching Characteristics\nTable  52: PLL Specification\nSymbol Description Device(1)Speed Grade\nUnits\n-3 -3N -2 -1L\nFINMAX Maximum Input Clock Frequency from I/O Clock \n(BUFIO2)LX devices 540 525 450 300 MHz\nLXT devices 540 525 450 N/A MHz\nMaximum Input Clock Frequency from Global Clock \nBuffer (BUFGMUX)LX devices 400 400 375 250 MHz\nLXT devices 400 400 375 N/A MHz\nFINMIN Minimum Input Clock Frequency LX devices 19 19 19 19 MHz\nLXT devices 19 19 19 N/A MHz\nFINJITTER Maximum Input Clock Period Jitter: 19–200 MHz All 1 ns MaximumMaximum Input Clock Period Jitter: > 200 MHz All <20% of clock input period Maximum\nF\nINDUTY Allowable Input Duty Cycle: 19—199 MHz All 25/75 %\nAllowable Input Duty Cycl e: 200—299 MHz All 35/65 %\nAllowable Input Duty Cycle: > 300 MHz All 45/55 %\nFVCOMIN Minimum PLL VCO Frequency LX devices 400 400 400 400 MHz\nLXT devices 400 400 400 N/A MHz\nFVCOMAX Maximum PLL VCO Frequency LX devices 1080 1050 1000 1000 MHz\nLXT devices 1080 1050 1000 N/A MHz\nFBANDWIDTH Low PLL Bandwidth at Typical(3) All 1 1 1 1 MHz\nHigh PLL Bandwidth at Typical(3) All 4 4 4 4 MHz\nTSTAPHAOFFSET Static Phase Offset of the PL L Outputs All 0.12 0.12 0.12 0.15 ns\nTOUTJITTER PLL Output Jitter(3) All Note 2\nTOUTDUTY PLL Output Clock Duty Cycle Precision(4) All 0.15 0.15 0.20 0.25 ns\nTLOCKMAX PLL Maximum Lock Time All 100 100 100 100 µs\nFOUTMAXPLL Maximum Output Frequency for BUFGMUXLX devices 400 400 375 250 MHz\nLXT devices 400 400 375 N/A MHz\nPLL Maximum Output Frequency for BUFPLLLX devices 1080 1050 950 500 MHz\nLXT devices 1080 1050 950 N/A MHz\nFOUTMIN PLL Minimum Output Frequency(5)All 3.125 3.125 3.125 3.125 MHz\nTEXTFDVAR External Clock Feedback Variation: 19–200 MHz All 1 ns Maximum\nExternal Clock Feedback Variation: > 200 MHz All < 20% of clock input period Maximum\nRSTMINPULSE Minimum Reset Pulse Width All 5 5 5 5 ns\nFPFDMAX(6)Maximum Frequency at the Phase Frequency Detector LX devices 500 500 400 300 MHz\nLXT devices 500 500 400 N/A MHz\nFPFDMIN Minimum Frequency at the Phase Frequency Detector LX devices 19 19 19 19 MHz\nLXT devices 19 19 19 N/A MHz\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 58TFBDELAY Maximum Delay in the Feedback Path All 3 ns Max or one CLKIN cycle\nNotes: \n1. LXT devices are not available with a -1L speed grade.\n2. Values for this parameter are available in the Clocking Wizard.\n3. The PLL does not filter typical spread spectrum input clocks because they are usually far below the bandwidth filter frequenc ies.\n4. Includes global clock buffer.\n5. Calculated as FVCO/128 assuming output duty cycle is 50%.\n6. When using CLK_FEEDBACK = CLKOUT0 with BUFIO2 feedback, the feedback frequency will be higher than the phase frequency detector  \nfrequency. FPFDMAX  = FCLKFB  / CLKFBOUT_MULTTable  52: PLL Specification (Cont’d)\nSymbol Description Device(1)Speed Grade\nUnits\n-3 -3N -2 -1L\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 59DCM Switching Characteristics\n \nTable  53: Operating Frequency Ranges and Conditions for the Delay-Locked Loop (DLL)(1)\nSymbol DescriptionSpeed Grade\nUnits -3 -3N -2 -1L\nM i nM a xM i nM a xM i nM a xM i nM a x\nInput Frequency Ranges\nCLKIN_FREQ_DLL Frequency of the CLKIN clock \ninput when the CLKDV output is \nnot used.5(2)280(3)5(2)280(3)5(2)250(3)5(2)175(3)MHz\nFrequency of the CLKIN clock \ninput when using the CLKDV \noutput.5(2)280(3)5(2)280(3)5(2)250(3)5(2)133(3)MHz\nInput Pulse Requirements\nCLKIN_PULSE CLKIN pulse width as a \npercentage of the CLKIN period for \nCLKIN_FREQ_DLL < 150 MHz40 60 40 60 40 60 40 60 %\nCLKIN pulse width as a \npercentage of the CLKIN period \nfor \nCLKIN_FREQ_DLL > 150 MHz45 55 45 55 45 55 45 55 %\nInput Clock Jitter Tolerance and Delay Path Variation\n(4)\nCLKIN_CYC_JITT_DLL_LF Cycle-to-cycle jitter at the CLKIN \ninput for CLKIN_FREQ_DLL < 150 MHz– ±300 – ±300 – ±300 – ±300 ps\nCLKIN_CYC_JITT_DLL_HF Cycle-to-cycle jitte r at the CLKIN \ninput for CLKIN_FREQ_DLL > 150 MHz.– ±150 – ±150 – ±150 – ±150 ps\nCLKIN_PER_JITT_DLL Period jitter at the CLKIN input. – ±1 – ±1 – ±1 – ±1 ns\nCLKFB_DELAY_VAR_EXT Allowable variation of the off-chip \nfeedback delay from the DCM \noutput to the CLKFB input.–± 1–± 1–± 1–± 1 n s\nNotes: \n1. DLL specifications apply when using any of the DLL outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, or CLKDV.\n2. When operating independently of the DLL, the DFS supports lower CLKIN_FREQ_DLL frequencies. See Table 55 .\n3. The CLKIN_DIVIDE_BY_2 attribute increases the effective i nput frequency range. When set to TRUE, the input clock frequency is  divided by two as \nit enters the DCM. Input clock fr equencies for the clock buffer being used can be increased up to the FMAX (see Table 48  and Table 49  for BUFGMUX \nand BUFIO2 limits). When used with CLK_FEEDBACK=2X, the input clock frequency matches the frequenc y for CLK2X, and is limited t o \nCLKOUT_FREQ_2X.\n4. CLKIN_FREQ_DLL input jitter beyond these limits can cause the DCM  to lose LOCK, indicated by the LOCKED output deasserting. T he user must \nthen reset the DCM.\n5. When using both DCMs in a CMT, both DCMs must be LOCKED.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 60Table  54: Switching Characteristics for the Delay-Locked Loop (DLL)(1)\nSymbol DescriptionSpeed Grade\nUnits -3 -3N -2 -1L\nMin Max Min Max Min Max Min Max\nOutput Frequency Ranges\nCLKOUT_FREQ_CLK0 Frequency for the CLK0 and \nCLK180 outputs.5 280 5 280 5 250 5 175 MHz\nCLKOUT_FREQ_CLK90 Frequency for the CLK90 and \nCLK270 outputs.5 200 5 200 5 200 5 175 MHz\nCLKOUT_FREQ_2X Frequency for the CLK2X and \nCLK2X180 outputs.10 375 10 375 10 334 10 250 MHz\nCLKOUT_FREQ_DV Frequency for the CLKDV output. 0.3125 186 0.3125 186 0.3125 166 0.3125 88.6 MHz\nOutput Clock Jitter(2)(3)(4)\nCLKOUT_PER_JITT_0 Period jitter at t he CLK0 output. – ±100 – ±100 – ±100 – ±100 ps\nCLKOUT_PER_JITT_90 Period jitter at t he CLK90 output. – ±150 – ±150 – ±150 – ±150 ps\nCLKOUT_PER_JITT_180 Period jitter at t he CLK180 output. – ±150 – ±150 – ±150 – ±150 ps\nCLKOUT_PER_JITT_270 Period jitter at t he CLK270 output. – ±150 – ±150 – ±150 – ±150 ps\nCLKOUT_PER_JITT_2X Period jitter at the CLK2X and \nCLK2X180 outputs.Maximum = ±[0.5% of CLKIN period + 100] ps\nCLKOUT_PER_JITT_DV1 Period ji tter at the CLKDV output \nwhen performing integer division.– ±150 – ±150 – ±150 – ±150 ps\nCLKOUT_PER_JITT_DV2 Period ji tter at the CLKDV output \nwhen performing non-integer \ndivision.Maximum = ±[0.5% of CLKIN period + 100] ps\nDuty Cycle(4)\nCLKOUT_DUTY_CYCLE_ DLL Duty cycle variation for the CLK0, \nCLK90, CLK180, CLK270, CLK2X, \nCLK2X180, and CLKDV outputs, \nincluding the BUFGMUX and clock tree duty-cycle distortion.Typical = ±[1% of CLKIN period + 350] ps\nPhase Alignment(4)\nCLKIN_CLKFB_PHASE Phase offset between the CLKIN \nand CLKFB inputs \n(CLK_FEEDBACK = 1X).– ±150 – ±150 – ±150 – ±250\nps\nPhase offset between the CLKIN \nand CLKFB inputs \n(CLK_FEEDBACK = 2X).(6)– ±250 – ±250 – ±250 – ±350\nCLKOUT_PHASE_DLL Phase offset between DLL outputs \nfor CLK0 to CLK2X (not CLK2X180).Maximum = ±[1% of CLKIN period + 100] ps\nPhase offset between DLL outputs \nfor all others.Maximum = ±[1% of CLKIN period + 150]Maximum =\n±[1% of \nCLKIN \nperiod + 200]ps\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 61LOCK_DLL(3) When using the DLL alone: The time \nfrom deassertion at the DCM’s reset \ninput to the rising transition at its LOCKED output. When the DCM is \nlocked, the CLKIN and CLKFB \nsignals are in phase.CLKIN_FREQ_DLL < 50 MHz.–5–5–5–5 m s\nWhen using the DLL alone: The time \nfrom deassertion at the DCM’s reset input to the rising transition at its \nLOCKED output. When the DCM is \nlocked, the CLKIN and CLKFB signals are in phase.\nCLKIN_FREQ_DLL > 50 MHz– 0.60 – 0.60 – 0.60 – 0.60 ms\nDelay Lines\nDCM_DELAY_STEP(5)Finest delay resolution, averaged \nover all steps.10 40 10 40 10 40 10 40 ps\nNotes: \n1. The values in this table are based on the operating conditions described in Table 2  and Table 53 .\n2. Indicates the maximum amount of output jitter that the DCM adds to the jitter on the CLKIN input.3. For optimal jitter tolerance and faster LOCK time, use the CLKIN_PERIOD attribute.\n4. Some jitter and duty-cycle specifications include 1% of input cl ock period or 0.01 UI. For example, this data sheet specifies a maximum jitter of \n±(1% of CLKIN period + 150 ps). Assuming that the CLKIN frequency is 10 0 MHz, the equivalent CLKIN period is 10 ns. Since 1% of 10 ns i s 0.1 ns \nor 100 ps, the maximum jitter is ±(100 ps + 150 ps) = ±250 ps.\n5. A typical delay step size is 23 ps.6. The timing analysis tools use the CLK_FEEDBACK = 1X condition fo r the CLKIN_CLKFB_PHASE value (reported as phase error). When u sing \nCLK_FEEDBACK = 2X, add 100 ps to the phase error for the CLKIN_CLKFB_PHASE value (as shown in this table).\nTable  55: Recommended Operating Conditions for th e Digital Frequency Synthesizer (DFS)(1)\nSymbol DescriptionSpeed Grade\nUnits -3 -3N -2 -1L\nMin Max Min Max Min Max Min Max\nInput Frequency Ranges(2)\nCLKIN_FREQ_FX Frequency for the CLKIN input. Also \ndescribed as FCLKIN .0.5 375(3)0.5 375(3)0.5 333(3)0.5 200(3)MHz\nInput Clock Jitter Tolerance(4)\nCLKIN_CYC_JITT_F X_LF Cycle-to-cycle jitter at the CLKIN input, \nbased on CLKFX output frequency:\nFCLKFX < 150 MHz.–± 3 0 0–± 3 0 0–± 3 0 0–± 3 0 0 p s\nCLKIN_CYC_JITT_FX_HF C ycle-to-cycle jitter at the CLKIN input, \nbased on CLKFX output frequency:\nFCLKFX > 150 MHz.–± 1 5 0–± 1 5 0–± 1 5 0–± 1 5 0 p s\nCLKIN_PER_JITT_FX Period jitter at the CLKIN input. – ±1 – ±1 – ±1 – ±1 ns\nNotes: \n1. DFS specifications apply w hen using either of the DFS outputs (CLKFX or CLKFX180).\n2. When using both DFS and DLL outputs on the same DCM, follo w the more restrictive CLKIN_FREQ_DLL specifications in Table 53 .\n3. The CLKIN_DIVIDE_BY_2 attribute increases the effective input  frequency range. When set to TRUE, the input clock frequency is  divided by two as \nit enters the DCM. Input clock frequencies for the cl ock buffer being used can be increased up to the FMAX (see Table 48  and Table 49  for BUFGMUX \nand BUFIO2 limits).\n4. CLKIN input jitter beyond these limi ts can cause the DCM to lose LOCK.Table  54: Switching Characteristics for the Delay-Locked Loop (DLL)(1) (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits -3 -3N -2 -1L\nMin Max Min Max Min Max Min Max\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 62Table  56: Switching Characteristics for the Digital Frequency Synthesizer (DFS) for DCM_SP(1)\nSymbol DescriptionSpeed Grade\nUnits -3 -3N -2 -1L\nMin Max Min Max Min Max Min Max\nOutput Frequency Ranges\nCLKOUT_FREQ_FXFrequency for the CLKFX and \nCLKFX180 outputs53 7 553 7 553 3 352 0 0 M H z\nOutput Clock Jitter(2)(3)\nCLKOUT_PER_JITT_FXPeriod jitter at the CLKFX and \nCLKFX180 outputs. When CLKIN < 20 MHzUse the Clocking Wizard ps\nPeriod jitter at the CLKFX and \nCLKFX180 outputs. When CLKIN > 20 MHzTypical = ±(1% of CLKFX period + 100) ps\nDuty Cycle(4)(5)\nCLKOUT_DUTY_CYCLE_FXDuty cycle precision for the CLKFX \nand CLKFX180 outputs including the BUFGMUX and clock tree duty-cycle \ndistortionMaximum = ±(1% of CLKFX period + 350) ps\nPhase Alignment (Phase Error)(5)\nCLKOUT_PHASE_FXPhase offset between the DFS \nCLKFX output and the DLL CLK0 \noutput when both the DFS and DLL \nare used– ±200 – ±200 – ±200 – ±250 ps\nCLKOUT_PHASE_FX180Phase offset between the DFS \nCLKFX180 output and the DLL CLK0 \noutput when both the DFS and DLL are usedMaximum = ±(1% of CLKFX period + 200) ps\nLOCKED Time\nLOCK_FX(2)When FCLKIN < 50 MHz, the time \nfrom deassertion at the DCM’s reset input to the rising transition at its \nLOCKED output. The DFS asserts \nLOCKED when the CLKFX and CLKFX180 signals are valid. When using both the DLL and the DFS, use \nthe longer locking time.–5–5–5–5 m s\nWhen FCLKIN > 50 MHz, the time \nfrom deassertion at the DCM’s reset \ninput to the rising transition at its \nLOCKED output. The DFS asserts LOCKED when the CLKFX and \nCLKFX180 signals are valid. When \nusing both the DLL and the DFS, use the longer locking time.–0 . 4 5–0 . 4 5–0 . 4 5–0 . 6 0 m s\nNotes: \n1. The values in this table are based on the operating conditions described in Table 2  and Table 55 .\n2. For optimal jitter tolerance and a faster LOCK time, use the CLKIN_PERIOD attribute.\n3. Output jitter is characterized with no input jitter. Output  jitter strongly depends on the en vironment, including the number of SSOs, the output drive \nstrength, CLB utilization, CLB switching activities, switching frequency, power supply,  and PCB design. The actual maximum outp ut jitter depends on \nthe system application.\n4. The CLKFX, CLKFXDV, and CLKFX180 outputs have a duty cycle of approximately 50%.5. Some duty cycle and alignment s pecifications include a percentage of the CLKFX output period. For example, this data sheet sp ecifies a maximum \nCLKFX jitter of ±(1% of CLKFX period + 200 ps). Assuming that the CL KFX output frequency is 100 MHz, the equivalent CLKFX period is 10 ns, and \n1% of 10 ns is 0.1 ns or 100 ps. Accordingly,  the maximum jitter is ±(100 ps + 200 ps) = ±300 ps.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 63Table  57:  Switching Characteristics for the Digital Frequency Synthesizer DFS (DCM_CLKGEN)(1)\nSymbol DescriptionSpeed Grade\nUnits -3 -3N -2 -1L\nMin Max Min Max Min Max Min Max\nOutput Frequency Ranges (DCM_CLKGEN)\nCLKOUT_FREQ_FX Frequency for the CLKFX and \nCLKFX180 outputs53 7 553 7 553 3 352 0 0 M H z\nCLKOUT_FREQ_FXDV Frequency for the CLKFXDV \noutput0.15625 187.5 0.15625 187.5 0.15625 166.5 0.15625 100 MHz\nOutput Clock Jitter(2)(3)\nCLKOUT_PER_JITT_FX Period jitter at the CLKFX and \nCLKFX180 outputs.Typical = ±[0.2% of CLKFX period + 100] ps\nCLKOUT_PER_JITT_FXDV Period jitter at the CLKFXDV \noutput.Typical = ±[0.2% of CLKFX period + 100] ps\nCLKFX_FREEZE_VARCLKFX period change in free \nrunning oscillator mode at the same temperature.\nFCLKFX > 50 MHzMaximum = ±3% of CLKFX period ps\nCLKFX period change in free \nrunning oscillator mode at the \nsame temperature.\nFCLKFX < 50 MHzMaximum = ±5% of CLKFX period ps\nCLKFX_FREEZE_TEMP\n_SLOPECLKFX period will change in \nfree_oscillator mode over \ntemperature. Add to CLKFX_FREEZE_VAR to \ndetermine total CLKFX period \nchange. Percentage change for CLKFX period over 1°C.Maximum = 0.1 %/°C\nDuty Cycle(4)(5)\nCLKOUT_DUTY_CYCLE_\nFXDuty cycle precision for the \nCLKFX and CLKFX180 outputs, including the BUFGMUX and \nclock tree duty-cycle distortionMaximum = ±[1% of CLKFX period + 350] ps\nCLKOUT_DUTY_CYCLE_\nFXDVDuty cycle precision for the \nCLKFXDV outputs, including the BUFGMUX and clock tree \nduty-cycle distortionMaximum = ±[1% of CLKFX period + 350] ps\nLock Time\nLOCK_FX(2)(7)The time from deassertion at the \nDCM’s Reset input to the rising \ntransition at its LOCKED output. \nThe DFS asserts LOCKED when the CLKFX, CLKFX180, and \nCLKFXDV signals are valid.\nLock time requires \nCLKFX_DIVIDE < F\nIN/(0.50 \nMHz) \nwhen: FCLKIN <5 0M H z–5 0–5 0–5 0–5 0 m s\nwhen: FCLKIN > 5 0 M H z –5–5–5–5 m s\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 64Spread Spectrum\nFCLKIN_FIXED_SPREAD_\nSPECTRUMFrequency of the CLKIN input for \nfixed spread spectrum \n(SPREAD_SPECTRUM = CENTER_LOW_SPREAD/ \nCENTER_HIGH_SPREAD)30 200 30 200 30 200 30 200 MHz\nT\nCENTER_LOW_SPREAD(6) Spread at the CLKFX output for \nfixed spread spectrum \n(SPREAD_SPECTRUM = \nCENTER_LOW_SPREAD)Maximum = 250ps\nTCENTER_HIGH_SPREAD(6) Spread at the CLKFX output for \nfixed spread spectrum \n(SPREAD_SPECTRUM= CENTER_HIGH_SPREAD)Maximum = 400ps\nF\nMOD_FIXED_SPREAD_\nSPECTRUM(6)Average modulation frequency \nwhen using fixed spread spectrum \n(SPREAD_SPECTRUM =\nCENTER_LOW_SPREAD / CENTER_HIGH_SPREAD)Typical = F\nIN/1024 MHz\nNotes: \n1. The values in this table are based on the operating conditions described in Table 2  and Table 55 .\n2. For optimal jitter tolerance and a faster LOCK time, use the CLKIN_PERIOD attribute.\n3. Output jitter is characterized with no input jitter. Output  jitter strongly depends on the en vironment, including the number of SSOs, the output drive \nstrength, CLB utilization, CLB switching activities, switching frequenc y, power supply, and PCB design. The actual maximum outp ut jitter depends on \nthe system application.\n4. The CLKFX, CLKFXDV, and CLKFX180 outputs have a duty cycle of approximately 50%.5. Some duty-cycle and alignment specificati ons include a percentage of the CLKFX output period. For example, this data sheet sp ecifies a maximum \nCLKFX jitter of ±(1% of CLKFX period + 200 ps). Assuming that the CLKFX output frequency is 100 MHz, the equivalent CLKFX period is  10 ns, and \n1% of 10 ns is 0.1 ns or 100 ps. Accordingly, the maximum jitter is ±(100 ps + 200 ps) = ±300 ps.\n6. When using CENTER_LOW_SPREAD, CENTER_HIGH_SPREAD, the valid val ues for CLKFX_MULTIPLY are limited to 2 through 32, and the va lid \nvalues for CLKFX_DIVIDE are limited to 1 through 4, with the resulting CLKFX or CLKFX180 output frequency limited to a minimum of 50 MHz.\n7. When using dynamic frequency sy nthesis, LOCK_FX does not apply.\nTable  58:  Recommended Operating Conditions for the Phase-Shif t Clock in Variable Phase Mode (DCM_SP) or \nDynamic Frequency Synthesis (DCM_CLKGEN)\nSymbol DescriptionSpeed Grade\nUnits -3 -3N -2 -1L\nMin Max Min Max Min Max Min Max\nOperating Frequency Ranges\nPSCLK_FREQ Frequency for the PSCLK \n(DCM_SP) or PROGCLK \n(DCM_CLKGEN) input.1 167 1 167 1 167 1 100 MHz\nInput Pulse Requirements\nPSCLK_PULSE PSCLK (DCM_SP) or PROGCLK \n(DCM_CLKGEN) pulse width as a \npercentage of the clock period.40 60 40 60 40 60 40 60 %Table  57:  Switching Characteristics for the Digital Frequency Synthesizer DFS (DCM_CLKGEN)(1) (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits -3 -3N -2 -1L\nMin Max Min Max Min Max Min Max\nTypical100\nCLKFX_DIVIDE------------------------------------------=\nTypical240\nCLKFX_DIVIDE------------------------------------------=\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 65 \n Table  59: Switching Characteristics for the Phase-Shift Clock in Variable Phase Mode(1)\nSymbol Description Amount of Phase Shift Units\nPhase Shifting Range\nMAX_STEPS(2)When CLKIN < 60 MHz, the maximum allowed \nnumber of DCM_DELAY_STEP steps for a \ngiven CLKIN clock period, where T = CLKIN \nclock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the \nclock-effective clock period.±(INTEGER(10 x (TCLKIN – 3 ns))) steps\nWhen CLKIN ≥60 MHz, the maximum allowed \nnumber of DCM_DELAY_STEP steps for a \ngiven CLKIN clock period, where T = CLKIN \nclock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the \nclock-effective clock period.±(INTEGER(15 x (TCLKIN – 3 ns))) steps\nFINE_SHIFT_RANGE_MINMinimum guaranteed delay for variable phase \nshifting.±(MAX_STEPS x DCM_DELAY_STEP_MIN) ps\nFINE_SHIFT_RANGE_MAXMaximum guaranteed delay for variable phase \nshifting±(MAX_STEPS x DCM_DELAY_STEP_MAX) ps\nNotes: \n1. The values in this table are based on the operating conditions described in Table 53  and Table 58 .\n2. The maximum variable phase shift range, MAX_STEPS, is only va lid when the DCM has no initial fixed-phase shifting, that is, t he PHASE_SHIFT \nattribute is set to 0.\n3. The DCM_DELAY_STEP values are provided at the end of Table 54 .\nTable  60: Miscellaneous DCM Timing Parameters(1)\nSymbol Description Min Max Units\nDCM_RST_PW_MIN Minimum duration of a RST pulse width 3 – CLKIN cycles\nNotes: \n1. This limit only applies to applications that use the DCM DLL out puts (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV ). The DCM \nDFS outputs (CLKFX, CLKFXDV, CLKFX180) are unaffected.\nTable  61: Frequency Synthesis\nAttribute Min Max\nCLKFX_MULTIPL Y (DCM_SP) 2 32\nCLKFX_DIVIDE (DCM_SP) 1 32\nCLKDV_DIVIDE (DCM_SP) 1.5 16CLKFX_MULTIPL Y (DCM_CLKGEN) 2 256\nCLKFX_DIVIDE (DCM_CLKGEN) 1 256\nCLKFXDV_DIVIDE (DCM_CLKGEN) 2 32\nTable  62: DCM Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -3N -2 -1L\nTDMCCK_PSEN / TDMCKC_PSEN PSEN Setup/Hold 1.50/\n0.001.50/\n0.001.50/\n0.001.50/\n0.00ns\nTDMCCK_PSINCDEC / TDMCKC_PSINCDEC PSINCDEC Setup/Hold 1.50/\n0.001.50/\n0.001.50/\n0.001.50/\n0.00ns\nTDMCKO_PSDONE Clock to out of PSDONE 1.50 1.50 1.50 1.50 ns\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 66Spartan-6 Device Pin-to-Pin Output Parameter Guidelines\nAll devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are \nlisted in Table 63  through Table 69 . Values are expressed in nanos econds unless otherwise noted.\nTable  63: Global Clock Input to Output Delay Without DCM or PLL\nSymbol Descrip tion DeviceSpeed Grade\nUnits\n-3 -3N -2 -1L\nLVCMOS25 Global Clock Input to Output Delay us ing Output Flip-Flop, 12mA, Fast Slew Rate, without  DCM or PLL\nTICKOF Global Clock and OUTFF without  DCM or PLL XC6SLX4 6.12 N/A 7.68 9.41 ns\nXC6SLX9 6.12 6.51 7.68 9.41 nsXC6SLX16 5.98 6.42 7.48 9.10 ns\nXC6SLX25 6.20 6.69 7.84 9.44 ns\nXC6SLX25T 6.20 6.69 7.84 N/A nsXC6SLX45 6.37 6.88 8.10 9.61 ns\nXC6SLX45T 6.37 6.88 8.10 N/A ns\nXC6SLX75 6.39 6.99 8.16 10.18 nsXC6SLX75T 6.39 6.99 8.16 N/A ns\nXC6SLX100 6.59 7.18 8.41 10.31 ns\nXC6SLX100T 6.59 7.18 8.41 N/A nsXC6SLX150 6.98 7.68 8.80 10.62 ns\nXC6SLX150T 6.98 7.68 8.80 N/A ns\nXA6SLX4 6.44 N/A 7.68 N/A nsXA6SLX9 6.44 N/A 7.68 N/A ns\nXA6SLX16 6.30 N/A 7.48 N/A ns\nXA6SLX25 6.52 N/A 7.84 N/A nsXA6SLX25T 6.52 N/A 7.84 N/A ns\nXA6SLX45 6.69 N/A 8.12 N/A ns\nXA6SLX45T 6.69 N/A 8.12 N/A nsXA6SLX75 6.89 N/A 8.16 N/A ns\nXA6SLX75T 6.89 N/A 8.16 N/A ns\nXA6SLX100 N/A N/A 8.36 N/A nsXQ6SLX75 N/A N/A 8.16 10.18 ns\nXQ6SLX75T 6.89 N/A 8.16 N/A ns\nXQ6SLX150 N/A N/A 8.80 10.62 nsXQ6SLX150T 7.61 N/A 8.80 N/A ns\nNotes: \n1. Listed above are representative values wher e one global clock input drives one vertic al clock line in each accessible column,  and where all accessible \nIOB and CLB flip-flops are clocked by the global clock net.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 67Table  64: Global Clock Input to Output Delay With DCM in System-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -3N -2 -1L\nLVCMOS25 Global Clock Input to Output Delay us ing Output Flip-Flop, 12mA, Fast Slew Rate, with DCM in System-Synchronous Mode.\nTICKOFDCM Global Clock and OUTFF with DCM XC6SLX4 4.23 N/A 6.11 6.60 ns\nX C 6 S L X 9 4 . 2 35 . 1 76 . 1 16 . 6 0 n s\nXC6SLX16 4.28 4.57 5.34 6.36 nsXC6SLX25 3.95 4.18 4.59 6.91 nsXC6SLX25T 3.95 4.18 4.59 N/A ns\nXC6SLX45 4.37 4.70 5.50 6.85 ns\nXC6SLX45T 4.37 4.70 5.50 N/A nsXC6SLX75 3.90 4.23 4.77 6.31 ns\nXC6SLX75T 3.90 4.23 4.77 N/A ns\nX C 6 S L X 1 0 0 3 . 8 64 . 1 64 . 6 67 . 2 5 n sXC6SLX100T 3.90 4.16 4.66 N/A ns\nX C 6 S L X 1 5 0 4 . 0 34 . 3 34 . 8 36 . 6 3 n s\nXC6SLX150T 4.03 4.33 4.83 N/A nsXA6SLX4 4.55 N/A 6.11 N/A ns\nXA6SLX9 4.55 N/A 6.11 N/A ns\nXA6SLX16 4.62 N/A 5.33 N/A nsXA6SLX25 4.27 N/A 4.59 N/A ns\nXA6SLX25T 4.27 N/A 4.69 N/A ns\nXA6SLX45 4.69 N/A 5.50 N/A nsXA6SLX45T 4.69 N/A 5.50 N/A ns\nXA6SLX75 4.22 N/A 4.77 N/A ns\nXA6SLX75T 4.22 N/A 4.77 N/A nsXA6SLX100 N/A N/A 5.34 N/A ns\nXQ6SLX75 N/A N/A 4.77 6.31 ns\nXQ6SLX75T 4.22 N/A 4.77 N/A nsXQ6SLX150 N/A N/A 4.96 6.63 ns\nXQ6SLX150T 4.62 N/A 4.96 N/A ns\nNotes: \n1. Listed above are representative  values where one global clock input drives one vertical clock line in each accessible column,  and where all accessible \nIOB and CLB flip-flops are clocked by the global clock net.\n2. DCM output jitter is already in cluded in the timing calculation.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 68 Table  65: Global Clock Input to Output Delay With DCM in Source-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -3N -2 -1L\nLVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, with DCM in Source-Synchronous Mode.\nTICKOFDCM_0 Global Clock and OUTFF  with DCM XC6SLX4 5.03 N/A 7.21 8.05 ns\nXC6SLX9 5.03 6.13 7.21 8.05 ns\nXC6SLX16 5.08 5.51 6.44 7.96 nsXC6SLX25 4.81 5.13 5.69 7.94 nsXC6SLX25T 4.81 5.13 5.69 N/A ns\nXC6SLX45 5.26 5.69 6.63 7.92 ns\nXC6SLX45T 5.26 5.69 6.63 N/A nsXC6SLX75 4.77 5.18 5.88 7.95 ns\nXC6SLX75T 4.77 5.18 5.88 N/A ns\nXC6SLX100 4.72 5.11 5.76 8.59 nsXC6SLX100T 4.76 5.11 5.76 N/A ns\nXC6SLX150 4.90 5.30 5.93 7.93 ns\nXC6SLX150T 4.90 5.30 5.93 N/A nsXA6SLX4 5.35 N/A 7.21 N/A ns\nXA6SLX9 5.35 N/A 7.21 N/A ns\nXA6SLX16 5.42 N/A 6.44 N/A nsXA6SLX25 5.13 N/A 5.69 N/A ns\nXA6SLX25T 5.13 N/A 5.79 N/A ns\nXA6SLX45 5.58 N/A 6.63 N/A nsXA6SLX45T 5.58 N/A 6.63 N/A ns\nXA6SLX75 5.09 N/A 5.87 N/A ns\nXA6SLX75T 5.09 N/A 5.87 N/A nsXA6SLX100 N/A N/A 6.44 N/A ns\nXQ6SLX75 N/A N/A 5.87 7.95 ns\nXQ6SLX75T 5.09 N/A 5.87 N/A nsXQ6SLX150 N/A N/A 6.06 7.93 ns\nXQ6SLX150T 5.50 N/A 6.06 N/A ns\nNotes: \n1. Listed above are representative values w here one global clock input drives one vertic al clock line in each accessible column,  and where all accessible \nIOB and CLB flip-flops are clocked by the global clock net.\n2. DCM output jitter is already in cluded in the timing calculation.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 69 Table  66: Global Clock Input to Output Delay With PLL in System-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -3N -2 -1L\nLVCMOS25 Global Clock Input to Output Delay us ing Output Flip-Flop, 12mA, Fast Slew Rate, with PLL in System-Synchronous Mode.\nTICKOFPLL Global Clock and OUTFF with PLL XC6SLX4 4.57 N/A 6.25 7.34 ns\nXC6SLX9 4.57 5.25 6.25 7.34 ns\nXC6SLX16 4.41 4.64 5.39 6.92 nsXC6SLX25 4.03 4.32 4.91 7.64 nsXC6SLX25T 4.03 4.32 4.91 N/A ns\nXC6SLX45 4.63 4.96 5.75 7.36 ns\nXC6SLX45T 4.63 4.96 5.75 N/A nsXC6SLX75 4.01 4.30 4.88 7.15 ns\nXC6SLX75T 4.01 4.30 4.88 N/A ns\nXC6SLX100 4.02 4.33 4.90 7.37 nsXC6SLX100T 4.06 4.33 4.90 N/A ns\nXC6SLX150 3.65 3.98 4.58 6.94 ns\nXC6SLX150T 3.65 3.98 4.58 N/A nsXA6SLX4 4.88 N/A 6.13 N/A ns\nXA6SLX9 4.88 N/A 6.13 N/A ns\nXA6SLX16 4.74 N/A 5.27 N/A nsXA6SLX25 4.43 N/A 4.78 N/A ns\nXA6SLX25T 4.43 N/A 4.88 N/A ns\nXA6SLX45 4.94 N/A 5.62 N/A nsXA6SLX45T 4.94 N/A 5.62 N/A ns\nXA6SLX75 4.32 N/A 4.77 N/A ns\nXA6SLX75T 4.32 N/A 4.77 N/A nsXA6SLX100 N/A N/A 5.41 N/A ns\nXQ6SLX75 N/A N/A 4.77 7.15 ns\nXQ6SLX75T 4.32 N/A 4.77 N/A nsXQ6SLX150 N/A N/A 4.60 6.94 ns\nXQ6SLX150T 4.35 N/A 4.60 N/A ns\nNotes: \n1. Listed above are representative values w here one global clock input drives one vertic al clock line in each accessible column,  and where all accessible \nIOB and CLB flip-flops are clocked by the global clock net.\n2. PLL output jitter is included in the timing calculation.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 70 Table  67: Global Clock Input to Output Delay With PLL in Source-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -3N -2 -1L\nLVCMOS25 Global Clock Input to Output Delay us ing Output Flip-Flop, 12mA, Fast Slew Rate, with PLL in Source-Synchronous Mode.\nTICKOFPLL_0 Global Clock and OUTFF with PLL XC6SLX4 5.49 N/A 7.44 8.55 ns\nX C 6 S L X 9 5 . 4 96 . 2 97 . 4 48 . 5 5 n s\nXC6SLX16 5.23 5.77 6.79 8.21 nsXC6SLX25 5.00 5.35 6.10 8.54 nsXC6SLX25T 5.00 5.35 6.10 N/A ns\nXC6SLX45 5.59 6.03 7.02 8.39 ns\nXC6SLX45T 5.59 6.03 7.02 N/A nsXC6SLX75 4.96 5.41 6.22 8.32 ns\nXC6SLX75T 4.96 5.41 6.22 N/A ns\nX C 6 S L X 1 0 0 4 . 9 75 . 4 26 . 2 19 . 0 8 n sXC6SLX100T 5.01 5.42 6.21 N/A ns\nX C 6 S L X 1 5 0 4 . 5 95 . 0 65 . 8 68 . 1 3 n s\nXC6SLX150T 4.59 5.06 5.86 N/A nsXA6SLX4 5.79 N/A 7.32 N/A ns\nXA6SLX9 5.79 N/A 7.32 N/A ns\nXA6SLX16 5.56 N/A 6.66 N/A nsXA6SLX25 5.40 N/A 5.97 N/A ns\nXA6SLX25T 5.40 N/A 6.07 N/A ns\nXA6SLX45 5.89 N/A 6.90 N/A nsXA6SLX45T 5.89 N/A 6.90 N/A ns\nXA6SLX75 5.27 N/A 6.12 N/A ns\nXA6SLX75T 5.27 N/A 6.12 N/A nsXA6SLX100 N/A N/A 6.80 N/A ns\nXQ6SLX75 N/A N/A 6.12 8.32 ns\nXQ6SLX75T 5.27 N/A 6.12 N/A nsXQ6SLX150 N/A N/A 5.88 8.13 ns\nXQ6SLX150T 5.21 N/A 5.88 N/A ns\nNotes: \n1. Listed above are representative  values where one global clock input drives one vertical clock line in each accessible column,  and where all accessible \nIOB and CLB flip-flops are clocked by the global clock net.\n2. PLL output jitter is included in the timing calculation.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 71Table  68: Global Clock Input to Output Delay With DCM and PLL in System-Synchronous Mode\nSymbol Descrip tion DeviceSpeed Grade\nUnits\n-3 -3N -2 -1L\nLVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, with DCM in System-Synchronous Mode \nand PLL in DCM2PLL Mode.\nTICKOFDCM_PLL Global Clock and OUTFF with DCM and PLL XC6SLX4 4.78 N/A 6.32 7.09 ns\nXC6SLX9 4.78 5.24 6.32 7.09 nsXC6SLX16 4.70 5.12 5.94 6.63 nsXC6SLX25 4.70 5.09 5.92 7.30 ns\nXC6SLX25T 4.70 5.09 5.92 N/A ns\nXC6SLX45 4.63 4.98 5.83 7.26 nsXC6SLX45T 4.63 4.98 5.83 N/A ns\nXC6SLX75 4.68 5.04 5.88 6.90 ns\nXC6SLX75T 4.68 5.04 5.88 N/A nsXC6SLX100 4.72 5.07 5.92 7.77 ns\nXC6SLX100T 4.76 5.07 5.92 N/A ns\nXC6SLX150 4.44 4.73 5.31 6.96 nsXC6SLX150T 4.44 4.73 5.31 N/A ns\nXA6SLX4 5.07 N/A 6.18 N/A ns\nXA6SLX9 5.07 N/A 6.18 N/A nsXA6SLX16 5.22 N/A 5.77 N/A ns\nXA6SLX25 5.01 N/A 5.80 N/A ns\nXA6SLX25T 5.01 N/A 5.90 N/A nsXA6SLX45 4.93 N/A 5.67 N/A ns\nXA6SLX45T 4.93 N/A 5.67 N/A ns\nXA6SLX75 4.94 N/A 5.70 N/A nsXA6SLX75T 4.94 N/A 5.70 N/A ns\nXA6SLX100 N/A N/A 5.77 N/A ns\nXQ6SLX75 N/A N/A 5.70 6.90 nsXQ6SLX75T 4.94 N/A 5.70 N/A ns\nXQ6SLX150 N/A N/A 5.31 6.96 ns\nXQ6SLX150T 5.02 N/A 5.31 N/A ns\nNotes: \n1. Listed above are representative values w here one global clock input drives one vertical  clock line in each accessible column,  and where all accessible \nIOB and CLB flip-flops are clocked by the global clock net.\n2. DCM and PLL output jitter are alr eady included in the timing calculation.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 72Table  69: Global Clock Input to Output Delay With DCM and PLL in Source-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -3N -2 -1L\nLVCMOS25 Global Clock Input to Output Delay us ing Output Flip-Flop, 12mA, Fast Slew Rate, with DCM in Source-Synchronous Mode \nand PLL in DCM2PLL Mode.\nTICKOFDCM0_PLL Global Clock and OUTFF with DCM and PLL XC6SLX4 5.58 N/A 7.42 8.54 ns\nX C 6 S L X 9 5 . 5 86 . 1 97 . 4 28 . 5 4 n sXC6SLX16 5.50 6.06 7.05 8.24 nsXC6SLX25 5.57 6.04 7.02 8.33 ns\nXC6SLX25T 5.57 6.04 7.02 N/A ns\nXC6SLX45 5.53 5.97 6.96 8.32 nsXC6SLX45T 5.53 5.97 6.96 N/A ns\nXC6SLX75 5.55 6.00 6.99 8.54 ns\nXC6SLX75T 5.55 6.00 6.99 N/A nsX C 6 S L X 1 0 0 5 . 5 86 . 0 37 . 0 29 . 1 1 n s\nXC6SLX100T 5.62 6.03 7.02 N/A ns\nX C 6 S L X 1 5 0 5 . 3 25 . 7 06 . 4 18 . 2 6 n sXC6SLX150T 5.32 5.70 6.41 N/A ns\nXA6SLX4 5.87 N/A 7.28 N/A ns\nXA6SLX9 5.87 N/A 7.28 N/A nsXA6SLX16 6.02 N/A 6.87 N/A ns\nXA6SLX25 5.88 N/A 6.90 N/A ns\nXA6SLX25T 5.88 N/A 7.00 N/A nsXA6SLX45 5.82 N/A 6.81 N/A ns\nXA6SLX45T 5.82 N/A 6.81 N/A ns\nXA6SLX75 5.81 N/A 6.80 N/A nsXA6SLX75T 5.81 N/A 6.80 N/A ns\nXA6SLX100 N/A N/A 6.88 N/A ns\nXQ6SLX75 N/A N/A 6.80 8.54 nsXQ6SLX75T 5.81 N/A 6.80 N/A ns\nXQ6SLX150 N/A N/A 6.41 8.26 ns\nXQ6SLX150T 5.90 N/A 6.41 N/A ns\nNotes: \n1. Listed above are representative  values where one global clock input drives one vertical clock line in each accessible column,  and where all accessible \nIOB and CLB flip-flops are clocked by the global clock net.\n2. DCM and PLL output jitter are alr eady included in the timing calculation.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 73Spartan-6 Device Pin-to-Pin Input Parameter Guidelines\nAll devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are \nlisted in Table 70  through Table 77 . Values are expressed in nanos econds unless otherwise noted.\nTable  70: Global Clock Setup and Hold Without DCM or PLL (No Delay)\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -3N -2 -1L\nInput Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.(1) \nTPSND / TPHND No Delay Global Clock and IFF(3) \nwithout DCM or PLLXC6SLX4 0.10/1.56 N/A 0 .10/1.83 0.07/2.54 ns\nXC6SLX9 0.10/1.56 0.10/1. 57 0.10/1.84 0.07/2.54 ns\nXC6SLX16 0.12/1.42 0.12/1. 48 0.12/1.64 0.13/2.19 ns\nXC6SLX25 0.18/1.64 0.18/1. 75 0.18/1.99 0.11/2.57 ns\nXC6SLX25T 0.18/1.64 0.18/ 1.75 0.18/1.99 N/A ns\nXC6SLX45 –0.08/1.80 –0.08/ 1.95 –0.08/2. 27 –0.17/2.74 ns\nXC6SLX45T –0.08/1.80 –0.0 8/1.95 –0.08/2.27 N/A ns\nXC6SLX75 0.13/1.81 0.13/2. 06 0.13/2.27 –0.12/3.30 ns\nXC6SLX75T 0.13/1.81 0.13/ 2.06 0.13/2.27 N/A ns\nXC6SLX100 –0.14/2.03 –0.14/ 2.24 –0.14/2. 56 –0.17/3.44 ns\nXC6SLX100T –0.14/2.03 –0.14/2.24 –0.14/2.56 N/A nsXC6SLX150 –0.24/2.42 –0.24/ 2.74 –0.24/2. 95 –0.60/3.75 ns\nXC6SLX150T –0.24/2.42 –0.24/2.74 –0.24/2.95 N/A ns\nXA6SLX4 0.10/1.57 N/A 0.10/1.84 N/A nsXA6SLX9 0.10/1.57 N/A 0.10/1.84 N/A ns\nXA6SLX16 0.12/1.43 N/A 0.12/1.64 N/A ns\nXA6SLX25 0.18/1.65 N/A 0.18/1.99 N/A nsXA6SLX25T 0.18/1.65 N/A 0.18/1.99 N/A ns\nXA6SLX45 –0.08/1.82 N/A –0.08/2.27 N/A ns\nXA6SLX45T –0.08/1.82 N/A –0.08/2.27 N/A nsXA6SLX75 0.13/2.02 N/A 0.13/2.32 N/A ns\nXA6SLX75T 0.13/2.02 N/A 0.13/2.32 N/A ns\nXA6SLX100 N/A N/A 0.10/2.51 N/A nsXQ6SLX75 N/A N/A 0.13 /2.32 –0.12/3.30 ns\nXQ6SLX75T 0.13/2.02 N/A 0.13/2.32 N/A ns\nXQ6SLX150 N/A N/A –0. 24/2.95 –0.60/3.75 ns\nXQ6SLX150T –0.24/2.74 N/A –0.24/2.95 N/A ns\nNotes: \n1. Setup and Hold times are measured over wo rst case conditions (process, voltage, tem perature). Setup time is measured relative  to the Global Clock \ninput signal using the slowest process, highes t temperature, and lowest voltage. Hold time is measured relative to the Global C lock input signal using \nthe fastest process, lowest temperature, and highest voltage.\n2. IFF = Input Flip-Flop or Latch.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 74Table  71: Global Clock Setup and Hold Without DCM or PLL (Default Delay)\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -3N -2 -1L\nInput Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.(1) \nTPSFD / TPHFD Default Delay(2) Global Clock and \nIFF(3) without DCM or PLLXC6SLX4 0.66/1.17 N/A 1.05/0.79 2.09/1.05 ns\nXC6SLX9 0.66/1.17 0.75/1. 17 1.05/1.17 2.09/1.05 ns\nXC6SLX16 0.87/1.16 0.93/1. 16 0.96/1.16 1.86/1.06 ns\nXC6SLX25 0.68/0.77 0.81/0. 81 0.87/0.82 2.21/1.33 ns\nXC6SLX25T 0.68/0.77 0.81/ 0.81 0.87/0.82 N/A ns\nXC6SLX45 0.40/1.05 0.42/1. 17 0.64/1.20 1.61/1.67 ns\nXC6SLX45T 0.40/1.05 0.42/ 1.17 0.64/1.20 N/A ns\nXC6SLX75 0.41/1.11 0.41/1. 13 0.80/1.14 1.23/1.82 ns\nXC6SLX75T 0.41/1.11 0.41/ 1.13 0.80/1.14 N/A ns\nXC6SLX100 0.39/1.12 0.39/1. 23 0.39/1.28 1.13/1.94 ns\nXC6SLX100T 0.39/1.12 0. 39/1.23 0.39/1.28 N/A ns\nXC6SLX150 0.23/1.54 0.23/1. 62 0.23/1.62 1.14/2.05 ns\nXC6SLX150T 0.23/1.54 0. 23/1.62 0.23/1.62 N/A ns\nXA6SLX4 0.73/1.18 N/A 1.05/0.80 N/A ns\nXA6SLX9 0.73/1.18 N/A 1.05/0.80 N/A ns\nXA6SLX16 0.90/1.20 N/A 0.96/0.75 N/A nsXA6SLX25 0.70/0.81 N/A 0.87/0.91 N/A ns\nXA6SLX25T 0.76/0.81 N/A 1.03/0.91 N/A ns\nXA6SLX45 0.40/1.06 N/A 0.64/1.20 N/A nsXA6SLX45T 0.40/1.06 N/A 0.64/1.20 N/A ns\nXA6SLX75 0.41/1.24 N/A 0.80/1.18 N/A ns\nXA6SLX75T 0.41/1.24 N/A 0.80/1.18 N/A nsXA6SLX100 N/A N/A 0.86/1.55 N/A ns\nXQ6SLX75 N/A N/A 0.80/1.18 1.23/1.82 ns\nXQ6SLX75T 0.41/1.24 N/A 0.80/1.18 N/A ns\nXQ6SLX150 N/A N/A 0.28/1.57 1.14/2.05 ns\nXQ6SLX150T 0.28/1.78 N/A 0.28/1.57 N/A ns\nNotes: \n1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative  to the \nGlobal Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to  the Global \nClock input signal using the fastest process, lowest temperature, and highest voltage.\n2. Default delay uses IODELAY2 tap 0.\n3. IFF = Input Flip-Flop or Latch.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 75 Table  72: Global Clock Setup and Hold With DCM in System-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -3N -2 -1L\nInput Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.(1)\nTPSDCM / TPHDCM No Delay Global Clock and IFF(2) \nwith DCM in System-Synchronous \nMode XC6SLX4 1.54/0.06 N/A 1 .75/0.12 2.84/0.27 ns\nXC6SLX9 1.54/0.06 1.63/0 .12 1.75/0.12 2.84/0.27 ns\nXC6SLX16 1.72/–0.18 1.87/ –0.17 2.13/–0.17 2.31/0.26 ns\nXC6SLX25 1.70/–0.03 1.78/ –0.02 2.00/–0.02 2.88/0.20 ns\nXC6SLX25T 1.70/0.07 1.78 /0.08 2.00/0.08 N/A ns\nXC6SLX45 1.74/–0.03 1.84/ –0.02 2.02/–0.02 2.64/0.52 ns\nXC6SLX45T 1.74/–0.01 1.84/0.00 2.02/0.00 N/A nsXC6SLX75 1.86/0.11 1.98/0 .12 2.20/0.12 2.96/0.58 ns\nXC6SLX75T 1.86/0.11 1.98 /0.12 2.20/0.12 N/A ns\nXC6SLX100 1.64/0.07 1.72/0 .08 1.97/0.08 2.70/0.99 ns\nXC6SLX100T 1.64/0.09 1.72 /0.10 1.97/0.10 N/A ns\nXC6SLX150 1.53/0.39 1.62/0 .40 1.82/0.40 2.75/1.00 ns\nXC6SLX150T 1.53/0.39 1.62 /0.40 1.82/0.40 N/A ns\nXA6SLX4 1.65/0.16 N/A 1.75/0.26 N/A ns\nXA6SLX9 1.65/0.16 N/A 1.75/0.26 N/A ns\nXA6SLX16 1.88/0.02 N/A 2.13/0.03 N/A nsXA6SLX25 1.80/0.16 N/A 2.05/0.17 N/A ns\nXA6SLX25T 1.80/0.16 N/ A 2.13/0.17 N/A ns\nXA6SLX45 1.75/0.12 N/A 2.02/0.13 N/A nsXA6SLX45T 1.75/0.12 N/ A 2.02/0.13 N/A ns\nXA6SLX75 1.87/0.11 N/A 2.20/0.12 N/A ns\nXA6SLX75T 1.87/0.11 N/ A 2.20/0.12 N/A ns\nXA6SLX100 N/A N/A 2.46/0.24 N/A ns\nXQ6SLX75 N/A N/A 2.20/0.12 2.96/0.58 ns\nXQ6SLX75T 1.87/0.11 N/A 2.20/0.12 N/A ns\nXQ6SLX150 N/A N/A 1.82/0.56 2.75/1.00 ns\nXQ6SLX150T 1.65/0.55 N/A 1.82/0.56 N/A ns\nNotes: \n1. Setup and Hold times are measured over worst case conditions (process, voltage, tem perature). Setup time is measured relative  to the Global Clock \ninput signal using the slowest pr ocess, highest temperature, and lowest voltage. Ho ld time is measured relative to the Global C lock input signal using \nthe fastest process, lowest temperature, and highes t voltage. These measurements include DCM CLK0 jitter.\n2. IFF = Input Flip-Flop or Latch 3. Use IBIS to determine any duty-cycle dist ortion incurred using various standards.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 76 Table  73: Global Clock Setup and Hold With DCM in Source-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -3N -2 -1L\nInput Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.(1)\nTPSDCM0 / TPHDCM0 No Delay Global Clock and IFF(2) \nwith DCM in Source-Synchronous \nModeXC6SLX4 0.71/0.65 N/A 0 .72/1.22 1.58/1.18 ns\nXC6SLX9 0.71/0.69 0.71/1. 19 0.72/1.36 1.58/1.18 ns\nXC6SLX16 0.86/0.52 0.92/0. 57 1.04/0.60 1.02/1.06 ns\nXC6SLX25 0.84/0.58 0.90/0. 59 1.01/0.59 1.58/1.07 ns\nXC6SLX25T 0.84/0.58 0.90/0.59 1.01/0.59 N/A ns\nXC6SLX45 0.85/0.70 0.90/0. 76 0.98/0.79 1.34/1.34 ns\nXC6SLX45T 0.85/0.70 0.90/0.76 0.98/0.79 N/A nsXC6SLX75 1.00/0.62 1.06/0. 63 1.15/0.63 1.65/1.46 ns\nXC6SLX75T 1.00/0.71 1.06/ 0.72 1.15/0.72 N/A ns\nXC6SLX100 0.81/0.68 0.81/0. 69 0.94/0.69 1.42/2.07 ns\nXC6SLX100T 0.81/0.68 0. 81/0.69 0.94/0.69 N/A ns\nXC6SLX150 0.68/0.98 0.69/0. 99 0.79/0.99 1.45/1.60 ns\nXC6SLX150T 0.68/0.98 0. 69/0.99 0.79/0.99 N/A ns\nXA6SLX4 0.81/0.74 N/A 0.72/1.36 N/A ns\nXA6SLX9 0.81/0.74 N/A 0.72/1.36 N/A ns\nXA6SLX16 1.01/0.56 N/ A 1.04/0.60 N/A ns\nXA6SLX25 0.94/0.76 N/ A 1.06/0.77 N/A ns\nXA6SLX25T 0.94/0.76 N/A 1.14/0.77 N/A ns\nXA6SLX45 0.86/0.74 N/ A 0.98/0.78 N/A ns\nXA6SLX45T 0.86/0.74 N/A 0.98/0.78 N/A ns\nXA6SLX75 1.02/0.71 N/ A 1.15/0.72 N/A ns\nXA6SLX75T 1.02/0.71 N/A 1.15/0.72 N/A nsXA6SLX100 N/A N/A 1.37/0.75 N/A ns\nXQ6SLX75 N/A N/A 1.15/ 0.72 1.65/1.46 ns\nXQ6SLX75T 1.02/0.71 N/A 1.15/0.72 N/A ns\nXQ6SLX150 N/A N/A 0. 79/1.15 1.45/1.60 ns\nXQ6SLX150T 0.73/1.15 N/A 0.79/1.15 N/A ns\nNotes: \n1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative  to the Global Clock \ninput signal using the slowest process, hig hest temperature, and lowest voltage. Hold time is measured relative to the Global C lock input signal using \nthe fastest process, lowest temperature, and highes t voltage. These measurements include DCM CLK0 jitter.\n2. IFF = Input Flip-Flop or Latch 3. Use IBIS to determine any duty-cycle dist ortion incurred using various standards.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 77 Table  74: Global Clock Setup and Hold With PLL in System-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -3N -2 -1L\nInput Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.(1)\nTPSPLL / TPHPLL No Delay Global Clock and IFF(2) \nwith PLL in System-Synchronous \nModeXC6SLX4 1.37/0.25 N/A 1.52/0.41 2.07/0.69 ns\nXC6SLX9 1.37/0.21 1.48/0.21 1.52/0.26 2.07/0.69 ns\nXC6SLX16 1.33/–0.03 1.53/ –0.02 1.60/–0.02 1.57/0.48 ns\nXC6SLX25 1.65/0.28 1.71/0.2 8 1.91/0.28 2.44/0.76 ns\nXC6SLX25T 1.65/0.28 1.71 /0.28 1.91/0.28 N/A ns\nXC6SLX45 1.55/0.18 1.64/0.1 8 1.75/0.18 2.02/0.90 ns\nXC6SLX45T 1.55/0.18 1.64 /0.18 1.75/0.18 N/A ns\nXC6SLX75 1.77/0.21 1.89/0.2 1 2.13/0.21 2.46/0.53 ns\nXC6SLX75T 1.77/0.21 1.89 /0.21 2.13/0.21 N/A ns\nXC6SLX100 1.44/0.32 1.52/0 .32 1.70/0.32 1.78/0.86 ns\nXC6SLX100T 1.44/0.32 1.52 /0.32 1.70/0.32 N/A ns\nXC6SLX150 1.39/0.49 1.48/0 .49 1.67/0.49 1.94/0.94 ns\nXC6SLX150T 1.39/0.49 1.48 /0.49 1.67/0.49 N/A ns\nXA6SLX4 1.61/0.10 N/A 1.64/0.28 N/A ns\nXA6SLX9 1.61/0.10 N/A 1.64/0.28 N/A ns\nXA6SLX16 1.89/–0.08 N/A 1.72/–0.08 N/A ns\nXA6SLX25 1.85/0.16 N/A 2.08/0.16 N/A ns\nXA6SLX25T 1.85/0.16 N/A 2.17/0.16 N/A ns\nXA6SLX45 1.58/0.07 N/A 1.87/0.03 N/A nsXA6SLX45T 1.58/0.07 N/A 1.87/0.03 N/A ns\nXA6SLX75 1.80/0.06 N/A 2.25/0.06 N/A ns\nXA6SLX75T 1.80/0.06 N/A 2.25/0.06 N/A nsXA6SLX100 N/A N/A 2.34/0.14 N/A ns\nXQ6SLX75 N/A N/A 2.25/0.06 2.46/0.53 ns\nXQ6SLX75T 1.80/0.06 N/A 2.25/0.06 N/A nsXQ6SLX150 N/A N/A 1.79/0.37 1.94/0.94 ns\nXQ6SLX150T 1.43/0.37 N/A 1.79/0.37 N/A ns\nNotes: \n1. Setup and Hold times are measured over wo rst case conditions (process, voltage, tem perature). Setup time is measured relative  to the Global Clock \ninput signal using the slowest process, highes t temperature, and lowest voltage. Hold time is measured relative to the Global C lock input signal using \nthe fastest process, lowest temperature, and highest voltage. These measurements include PLL CLKOUT0 jitter.\n2. IFF = Input Flip-Flop or Latch3. Use IBIS to determine any duty-cycle dist ortion incurred using various standards.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 78 Table  75: Global Clock Setup and Hold With PLL in Source-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -3N -2 -1L\nInput Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.(1)\nTPSPLL0 / TPHPLL0 No Delay Global Clock and IFF(2) \nwith PLL in Source-Synchronous \nModeXC6SLX4 0.47/1.08 N/A 0.47/1.60 1.15/1.68 ns\nXC6SLX9 0.47/1.08 0.47/1. 35 0.47/1.60 1.15/1.68 ns\nXC6SLX16 0.37/0.75 0.37/0. 82 0.51/0.94 0.57/1.31 ns\nXC6SLX25 0.69/1.06 0.69/1. 06 0.69/1.06 1.86/1.67 ns\nXC6SLX25T 0.69/1.06 0.69/ 1.06 0.69/1.06 N/A ns\nXC6SLX45 0.57/1.05 0.65/1. 10 0.65/1.18 1.02/1.65 ns\nXC6SLX45T 0.57/1.06 0.65/ 1.10 0.65/1.18 N/A ns\nXC6SLX75 0.86/1.04 0.87/1. 04 0.90/1.04 1.34/1.55 ns\nXC6SLX75T 0.86/1.04 0.87/ 1.04 0.90/1.04 N/A ns\nXC6SLX100 0.53/1.13 0.54/1. 13 0.55/1.13 0.89/2.39 ns\nXC6SLX100T 0.53/1.13 0. 54/1.13 0.55/1.13 N/A ns\nXC6SLX150 0.50/1.31 0.51/1. 31 0.52/1.31 1.02/1.72 ns\nXC6SLX150T 0.50/1.31 0. 51/1.31 0.52/1.31 N/A ns\nXA6SLX4 0.71/0.93 N/A 0.62/1.47 N/A ns\nXA6SLX9 0.71/0.93 N/A 0.62/1.47 N/A ns\nXA6SLX16 0.92/0.69 N/A 0.63/0.82 N/A nsXA6SLX25 0.99/0.94 N/A 0.96/0.94 N/A ns\nXA6SLX25T 0.99/0.94 N/A 1.04/0.94 N/A ns\nXA6SLX45 0.63/1.02 N/A 0.72/1.05 N/A nsXA6SLX45T 0.63/1.02 N/A 0.72/1.05 N/A ns\nXA6SLX75 0.88/0.89 N/A 1.02/0.89 N/A ns\nXA6SLX75T 0.88/0.89 N/A 1.02/0.89 N/A nsXA6SLX100 N/A N/A 1.25/0.96 N/A ns\nXQ6SLX75 N/A N/A 1.02/0.89 1.34/1.55 ns\nXQ6SLX75T 0.88/0.89 N/A 1.02/0.89 N/A nsXQ6SLX150 N/A N/A 0.63/1.19 1.02/1.72 ns\nXQ6SLX150T 0.60/1.19 N/A 0.63/1.19 N/A ns\nNotes: \n1. Setup and Hold times are measured over wo rst case conditions (process, voltage, tem perature). Setup time is measured relative  to the Global Clock \ninput signal using the slowest proc ess, highest temperature, and lowest voltage. Ho ld time is measured relative to the Global C lock input signal using \nthe fastest process, lowest temperature, and highest voltage. These measurements include PLL CLKOUT0 jitter.\n2. IFF = Input Flip-Flop or Latch3. Use IBIS to determine any duty-cycle dist ortion incurred using various standards.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 79Table  76: Global Clock Setup and Hold With DCM and PLL in System-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -3N -2 -1L\nInput Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.(1)\nTPSDCMPLL / \nTPHDCMPLLNo Delay Global Clock and IFF(2) \nwith DCM in System-Synchronous \nMode and PLL in DCM2PLL Mode.XC6SLX4 1.16/0.49 N/A 1.39/0.49 2.36/0.59 ns\nXC6SLX9 1.16/0.44 1.37/0. 44 1.39/0.44 2.36/0.59 ns\nXC6SLX16 1.44/–0.08 1.49/–0. 04 1.62/–0.04 2.06/0.55 ns\nXC6SLX25 1.52/0.42 1.65/0. 42 1.83/0.42 2.52/0.43 ns\nXC6SLX25T 1.52/0.42 1.65/ 0.42 1.83/0.42 N/A ns\nXC6SLX45 1.54/0.39 1.59/0. 39 1.75/0.39 2.48/0.76 ns\nXC6SLX45T 1.54/0.39 1.59/ 0.39 1.75/0.39 N/A ns\nXC6SLX75 1.72/0.41 1.80/0. 41 1.99/0.41 2.60/0.75 ns\nXC6SLX75T 1.72/0.41 1.80/ 0.41 1.99/0.41 N/A ns\nXC6SLX100 1.34/0.51 1.46/0. 51 1.64/0.51 2.12/0.90 ns\nXC6SLX100T 1.34/0.51 1. 46/0.51 1.64/0.51 N/A ns\nXC6SLX150 1.30/0.60 1.40/0. 60 1.55/0.60 2.57/0.97 ns\nXC6SLX150T 1.30/0.60 1. 40/0.60 1.55/0.60 N/A ns\nXA6SLX4 1.58/0.37 N/A 1.58/0.37 N/A ns\nXA6SLX9 1.58/0.37 N/A 1.58/0.37 N/A ns\nXA6SLX16 2.67/0.35 N/A 2.67/0.17 N/A nsXA6SLX25 1.74/0.27 N/A 1.95/0.27 N/A ns\nXA6SLX25T 1.74/0.27 N/A 2.03/0.27 N/A ns\nXA6SLX45 1.58/0.29 N/A 1.87/0.29 N/A nsXA6SLX45T 1.58/0.29 N/A 1.87/0.29 N/A ns\nXA6SLX75 1.74/0.24 N/A 2.11/0.24 N/A ns\nXA6SLX75T 1.74/0.24 N/A 2.11/0.24 N/A nsXA6SLX100 N/A N/A 2.64/0.82 N/A ns\nXQ6SLX75 N/A N/A 2.11/0.24 2.60/0.75 ns\nXQ6SLX75T 1.74/0.24 N/A 2.11/0.24 N/A nsXQ6SLX150 N/A N/A 1.67/0.70 2.57/0.97 ns\nXQ6SLX150T 1.50/0.70 N/A 1.67/0.70 N/A ns\nNotes: \n1. Setup and Hold times are measured over wo rst case conditions (process, voltage, tem perature). Setup time is measured relative  to the Global Clock \ninput signal using the slowest proc ess, highest temperature, and lowest voltage. Ho ld time is measured relative to the Global C lock input signal using \nthe fastest process, lowest temperature, and highest voltage. T hese measurements include CMT jitter; DCM CLK0 driving PLL, PLL CLKOUT0 \ndriving BUFG.\n2. IFF = Input Flip-Flop or Latch3. Use IBIS to determine any duty-cycle dist ortion incurred using various standards.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 80Table  77: Global Clock Setup and Hold With DCM and PLL in Source-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -3N -2- 1 L\nExample Data Input Set-Up and Hold Times Relative to a Forwarded Clock Input Pin,(1) Using DCM, PLL, and Global Clock Buffer for \nthe LVCMOS25 standard.\nTPSDCMPLL_0 /\nTPHDCMPLL_0No Delay Global Clock and IFF(2) \nwith DCM in Source-Synchronous Mode and PLL in DCM2PLL Mode.XC6SLX4 0.43/1.07 N/A 0.43/1.43 1.10/1.67 ns\nXC6SLX9 0.43/1.03 0.45/1.14 0.45/1.43 1.10/1.67 ns\nXC6SLX16 0.74/0.93 0.74/1.12 0.74/1.21 0.77/1.35 ns\nXC6SLX25 0.67/1.02 0.76/1.11 0.84/1.18 1.23/1.46 ns\nXC6SLX25T 0.67/1.02 0.76 /1.11 0.84/1.18 N/A ns\nXC6SLX45 0.65/0.99 0.65/1.04 0.71/1.12 1.18/1.58 ns\nXC6SLX45T 0.65/1.00 0. 65/1.04 0.71/1.12 N/A ns\nXC6SLX75 0.86/1.01 0.88/1.06 0.94/1.14 1.29/1.67 ns\nXC6SLX75T 0.86/1.01 0. 88/1.06 0.94/1.14 N/A ns\nXC6SLX100 0.50/1. 10 0.56/1.10 0.61/1.17 0.84/2.24 ns\nXC6SLX100T 0.50/1.10 0. 56/1.10 0.61/1.17 N/A ns\nXC6SLX150 0.45/1. 28 0.47/1.28 0.52/1.28 1.27/1.56 ns\nXC6SLX150T 0.45/1.28 0. 47/1.28 0.52/1.28 N/A ns\nXA6SLX4 0.74/1.00 N/A 0.74/1.43 N/A ns\nXA6SLX9 0.74/1.00 N/A 0.74/1.43 N/A nsXA6SLX16 1.81/1.15 N/ A 1.81/1.03 N/A ns\nXA6SLX25 0.89/1.01 N/ A 0.96/1.05 N/A ns\nXA6SLX25T 0.89/1.01 N/A 1.04/1.15 N/A nsXA6SLX45 0.69/0.95 N/ A 0.83/0.96 N/A ns\nXA6SLX45T 0.69/0.95 N/A 0.83/0.96 N/A ns\nXA6SLX75 0.88/0.94 N/ A 1.06/0.96 N/A ns\nXA6SLX75T 0.88/0.94 N/A 1.06/0.96 N/A ns\nXA6SLX100 N/A N/A 1.55/1.33 N/A ns\nXQ6SLX75 N/A N/A 1.06/0.96 1.29/1.67 nsXQ6SLX75T 0.88/0.94 N/A 1.06/0.96 N/A ns\nXQ6SLX150 N/A N/A 0.64/1.30 1.27/1.56 ns\nXQ6SLX150T 0.58/1.30 N/A 0.64/1.30 N/A ns\nNotes: \n1. Setup and Hold times are measured over wo rst case conditions (process, voltage, tem perature). Setup time is measured relative  to the Global Clock \ninput signal using the slowest proc ess, highest temperature, and lowest voltage. Ho ld time is measured relative to the Global C lock input signal using \nthe fastest process, lowest temperature, and highest voltage. The timing values were measured us ing the fine-phase adjustment f eature of the DCM. \nThese measurements include CMT jitter; DCM CLK0 driving PLL, PLL CLKOUT0 driving BUFG. Package skew is not included in these \nmeasurements.\n2. IFF = Input Flip-Flop\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 81Source-Synchronous Switching Characteristics\nThe parameters in this section provide the necessary values for calculating timing budgets for Spartan-6 FPGA \nsource-synchronous transmitter and receiver data-valid windows.\nTable  78: Duty Cycle Distortion and Clock-Tree Skew\nSymbol Description Device(1)Speed Grade\nUnits\n-3 -3N -2 -1L\nTDCD_CLK Global Clock Tree Du ty Cycle Distortion(2) LX4 0.20 N/A 0.20 0.35 ns\nL X 9 0 . 2 00 . 2 00 . 2 00 . 3 5 n s\nLX16 0.20 0.20 0.20 0.35 nsLX25 0.20 0.20 0.20 0.35 ns\nLX25T 0.20 0.20 0.20 N/A ns\nLX45 0.20 0.20 0.20 0.35 nsLX45T 0.20 0.20 0.20 N/A ns\nLX75 0.20 0.20 0.20 0.35 ns\nLX75T 0.20 0.20 0.20 N/A nsLX100 0.20 0.20 0.20 0.35 ns\nLX100T 0.20 0.20 0.20 N/A ns\nLX150 0.35 0.35 0.35 0.35 nsLX150T 0.35 0.35 0.35 N/A ns\nT\nCKSKEW Global Clock Tree Skew(3) LX4 0.25 N/A 0.25 0.29 ns\nL X 9 0 . 2 50 . 2 50 . 2 50 . 2 9 n sLX16 0.15 0.15 0.15 0.22 ns\nLX25 0.26 0.26 0.26 0.41 ns\nLX25T 0.26 0.26 0.26 N/A nsLX45 0.20 0.20 0.20 0.28 ns\nLX45T 0.20 0.20 0.20 N/A ns\nLX75 0.56 0.56 0.56 0.50 nsLX75T 0.56 0.56 0.56 N/A ns\nXC6SLX100\n(4)0.22 0.22 0.22 0.21 ns\nXA6SLX100(4) N/A N/A 0.43 N/A ns\nLX100T 0.22 0.22 0.22 N/A ns\nLX150 0.48 0.48 0.48 0.35 ns\nLX150T 0.48 0.48 0.48 N/A ns\nTDCD_BUFIO2 I/O clock tree duty cycle distortion LX devices 0.25 0.25 0.25 0.50 ns\nLXT devices 0.25 0.25 0.25 N/A ns\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 82TBUFIOSKEW I/O clock tree skew across one clock region LX4 0.06 N/A 0.06 0.07 ns\nL X 9 0 . 0 60 . 0 60 . 0 60 . 0 7 n s\nLX16 0.06 0.06 0.06 0.07 nsLX25 0.06 0.06 0.06 0.07 nsLX25T 0.06 0.06 0.06 N/A ns\nLX45 0.06 0.06 0.06 0.07 ns\nLX45T 0.06 0.06 0.06 N/A nsLX75 0.06 0.06 0.06 0.07 ns\nLX75T 0.06 0.06 0.06 N/A ns\nLX100 0.06 0.06 0.06 0.07 nsLX100T 0.06 0.06 0.06 N/A ns\nLX150 0.06 0.06 0.06 0.07 ns\nLX150T 0.06 0.06 0.06 N/A ns\nNotes: \n1. LXT devices are not available with a -1L speed gr ade. The LX4 is not available in -3N speed grade.\n2. These parameters represent the worst-case duty cycle distortion observable at the pins of the device using LVDS output buffer s. For cases where \nother I/O standards are used, IBIS can be used to calculate an y additional duty cycle distorti on that might be caused by asymme trical rise/fall times. \n3. The TCKSKEW  value represents the worst-case clock-tr ee skew observable between sequential I/O elem ents. Significantly less clock-tree skew  exists \nfor I/O registers that ar e close to each other and fed by the same or adjacent  clock-tree branches. Use the Xilinx FPGA Editor and Timing Analyzer \ntools to evaluate clock skew s pecific to your application.\n4. The TCKSKEW  is 0.43 ns for the XA6SLX100 device using a -2 speed grade and 0.22 ns for the XC6SLX100 devices using the -2 speed grade.\nTable  79: Package Skew\nSymbol Description Device Package(2)Value Units\nTPKGSKEW Package Skew(1)\nLX4TQG144 N/A ps\nCPG196 23 ps\nCSG225 58 ps\nLX9TQG144 N/A ps\nCPG196 23 ps\nCSG225 58 ps\nFT(G)256 88 ps\nCSG324 64 ps\nLX16CPG196 19 ps\nCSG225 70 ps\nFT(G)256 71 ps\nCSG324 54 ps\nLX25FT(G)256 90 ps\nCSG324 61 ps\nFG(G)484 84 ps\nLX25TCSG324 48 ps\nFG(G)484 112 psTable  78: Duty Cycle Distortion and Clock-Tree Skew (Cont’d)\nSymbol Description Device(1)Speed Grade\nUnits\n-3 -3N -2 -1L\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 83TPKGSKEW Package Skew(1)\nLX45CSG324 70 ps\nCS(G)484 99 psFG(G)484 109 ps\nFG(G)676 138 ps\nLX45TCSG324 75 ps\nCS(G)484 100 ps\nFG(G)484 95 ps\nLX75CS(G)484 101 ps\nFG(G)484 107 ps\nFG(G)676 161 ps\nLX75TCS(G)484 107 ps\nFG(G)484 110 ps\nFG(G)676 134 ps\nLX100CS(G)484 95 ps\nFG(G)484 155 ps\nFG(G)676 144 ps\nLX100TCS(G)484 88 ps\nFG(G)484 111 ps\nFG(G)676 147 ps\nFG(G)900 134 ps\nLX150CS(G)484 84 ps\nFG(G)484 103 ps\nFG(G)676 115 ps\nFG(G)900 121 ps\nLX150TCS(G)484 83 ps\nFG(G)484 88 ps\nFG(G)676 141 psFG(G)900 120 ps\nNotes: \n1. These values represent the worst-case skew between any two Se lectIO resources in the package:  shortest delay to longest delay  from Pad to Ball.\n2. Some of the devices are available in both Pb and Pb-f ree (additional G) packages as  standard ordering options. See DS160 : Spartan-6 Family \nOverview  for more information.\nTable  80: Sample Window\nSymbol Descrip tion Device(1)Speed Grade\nUnits\n-3 -3N -2 -1L\nTSAMP Sampling Error at Receiver Pins(2) All 510 510 530 740 ps\nTSAMP_BUFIO2 Sampling Error at Receiver Pins using \nBUFIO2(3)All 430 430 450 590 ps\nNotes: \n1. LXT devices are not available with a -1L speed grade.\n2. This parameter indicates the total sampling error of Spartan-6 FPGA DDR input registers, measured across voltage, temperature , and process. The \ncharacterization methodology uses the DCM to capture the DDR input registers’ edges of operat ion. These measurements include:\n- CLK0 DCM jitter - DCM accuracy (phase offset)\n- DCM phase shift resolution\nThese measurements do not include package or clock tree skew.\n3. This parameter indicates the total sampling error of Spartan-6 FPGA DDR input registers, measured across voltage, temperature , and process. The \ncharacterization methodology uses the BUFIO2 clock network and IO DELAY2 to capture the DDR input registers’ edges of operation.  These \nmeasurements do not include package or clock tree skew.Table  79: Package Skew (Cont’d)\nSymbol Description Device Package(2)Value Units\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 84Table  81: Source-Synchronous Pin-to-Pin Setup/Hold and Clock-to-Out Using BUFIO2\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -3N -2 -1L\nData Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIO2\nTPSCS /TPHCS IFF setup/hold using BUFIO2 clock XC6 SLX4 0.57/0.94 N/A 0.95/1.12 0.27/1.56 ns\nXC6SLX9 0.40/0.95 0.50/0.96 0.60/1.12 0.27/1.56 ns\nXC6SLX16 0.48/0.74 0.55/0. 75 0.69/0.83 1.27/1.31 ns\nXC6SLX25 0.28/1.02 0.28/1. 12 0.28/1.24 0.15/1.78 ns\nXC6SLX25T 0.28/1.02 0.28/1.12 0.28/1.24 N/A ns\nXC6SLX45 0.42/1.19 0.44/1. 29 0.50/1.40 0.12/1.83 ns\nXC6SLX45T 0.42/1.19 0.44/1.29 0.50/1.40 N/A nsXC6SLX75 0.38/1.48 0.38/1. 63 0.38/1.84 0.05/2.78 ns\nXC6SLX75T 0.38/1.48 0.38/1.63 0.38/1.84 N/A ns\nXC6SLX100 0.06/1.48 0.06/1.63 0.06/1.87 –0.03/2.72 nsXC6SLX100T 0.06/1.48 0.06/1.63 0.06/1.87 N/A ns\nXC6SLX150 0.04/1.73 0.04/1 .75 0.04/1.98 –0.08/3.07 ns\nXC6SLX150T 0.04/1.73 0.04/1.75 0.04/1.98 N/A nsXA6SLX4 0.64/0.96 N/A 0.97/1.12 N/A ns\nXA6SLX9 0.44/0.99 N/A 0.62/1.16 N/A ns\nXA6SLX16 0.50/0.78 N/A 0.69/0.83 N/A nsXA6SLX25 0.28/1.04 N/A 0.28/1.25 N/A ns\nXA6SLX25T 0.28/1.04 N/A 0.28/1.25 N/A ns\nXA6SLX45 0.43/1.21 N/A 0.50/1.40 N/A nsXA6SLX45T 0.43/1.21 N/A 0.50/1.40 N/A ns\nXA6SLX75 0.38/1.49 N/A 0.38/1.84 N/A ns\nXA6SLX75T 0.38/1.49 N/A 0.38/1.84 N/A nsXA6SLX100 N/A N/A 1.01/1.63 N/A ns\nXQ6SLX75 N/A N/A 0.38/1.84 0.05/2.78 ns\nXQ6SLX75T 0.38/1.49 N/A 0.38/1.84 N/A nsXQ6SLX150 N/A N/A 0.04/1.98 –0.08/3.07 ns\nXQ6SLX150T 0.04/1.75 N/A 0.04/1.98 N/A ns\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 85Pin-to-Pin Clock-to -Out Using BUFIO2\nTICKOFCS OFF clock-to-out using BUFIO2 \nclockXC6SLX4 5.51 N/A 6.95 8.45 ns\nXC6SLX9 5.51 5.89 6.95 8.45 nsXC6SLX16 5.31 5.70 6.67 8.21 nsXC6SLX25 5.53 6.00 7.02 8.72 ns\nXC6SLX25T 5.53 6.00 7.02 N/A ns\nXC6SLX45 5.76 6.18 7.22 8.77 nsXC6SLX45T 5.76 6.18 7.22 N/A ns\nXC6SLX75 5.94 6.46 7.57 9.72 ns\nXC6SLX75T 5.94 6.46 7.57 N/A nsXC6SLX100 6.09 6.53 7.60 9.66 ns\nXC6SLX100T 6.09 6.53 7.60 N/A ns\nXC6SLX150 6.29 6.69 7.81 9.94 nsXC6SLX150T 6.29 6.69 7.81 N/A ns\nXA6SLX4 5.83 N/A 6.95 N/A ns\nXA6SLX9 5.83 N/A 6.95 N/A nsXA6SLX16 5.65 N/A 6.68 N/A ns\nXA6SLX25 5.85 N/A 7.03 N/A ns\nXA6SLX25T 5.85 N/A 7.03 N/A nsXA6SLX45 6.07 N/A 7.25 N/A ns\nXA6SLX45T 6.07 N/A 7.25 N/A ns\nXA6SLX75 6.26 N/A 7.57 N/A nsXA6SLX75T 6.26 N/A 7.57 N/A ns\nXA6SLX100 N/A N/A 7.48 N/A ns\nXQ6SLX75 N/A N/A 7.57 9.72 nsXQ6SLX75T 6.26 N/A 7.57 N/A ns\nXQ6SLX150 N/A N/A 7.81 9.94 ns\nXQ6SLX150T 6.62 N/A 7.81 N/A nsTable  81: Source-Synchronous Pin-to-Pin Setup/Hold and Clock-to-Out Using BUFIO2 (Cont’d)\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -3N -2 -1L\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 86Revision History\nThe following table shows the revision history for this document.\nDate Version Description of Revisions\n06/24/09 1.0 Initial Xilinx release.\n08/26/09 1.1 Added VFS to Table 1 and Table 2 . Added RFUSE  to Table 2 . Added XC6SLX75 and XC6SLX75T to \nVBATT and IBATT in Table 1 , Table 2 , and Table 4 . Corrected the quiescent supply current for the \nXC6SLX4 in Table 5 . Updated Table 11 . Removed DVPPIN from Figure 2 . Removed FPCIECORE  from \nTable 24  and added values to FPCIEUSER . Added more networking applications to Table 25 . Updated \nvalues for TSUSPENDLOW_AWAKE , TSUSPEND_ENABLE , and TSCP_AWAKE  in Table 46 . Numerous changes \nto Table 47, page 54  including the addition of new values to various specifications, revising the \nTSMCKCSO  description, and changing the units of TPOR. Also, removed Dynamic Reconfiguration Port \n(DRP) for DCM and PLL Before and After DCLK section  from Table 47  and updated all the notes. In \nTable 52 , added to FINMAX , revised FOUTMAX , and removed PLL Maximum Output Frequency for \nBUFIO2. Revised values for DCM_DELAY_STEP in Table 54 . Updated CLKIN_FREQ_FX values in \nTable 55 .\n01/04/10 1.2 Added -4 speed grade to entire document. Upda ted speed specification of -4, -3, -2 speed grades to \nversion 1.03. Added -1L speed grade numbers per speed specification 1.00. Updated TSOL in Table 1 . \nAdded -1L rows for LVCMOS12, LVCMOS15, and LVCMOS18 in Table 9 . Revised much of the detail \nin GTP Transceiver Specifications  in Table 12  through Table 23 . Added -2 data to Table 25 . Updated \nFMAX in Table 44 . Updated descriptions for TDNACLKL  and TDNACLKH in Table 45  and revised values for \nall parameters. Removed TINITADDR  from Table 47  and added new data. Updated values in Table 48  \nthrough Table 62 . Added Table 51  (BUFPLL) and Table 57  (DCM_CLKGEN). Removed \nTLOCKMAX note from Table 52 . Updated note 3 in Table 53 . In Table 79 : removed XC6SLX75CSG324 \nand XC6SLX75TCSG324; added XC6SLX 75FG(G)484 and XC6SLX75FG(G)484.\n02/22/10 1.3 Production release of XC6SLX16 -2 speed grade devices. The changes to Table 26  and Table 27  \nincludes updating this data sheet to the data in ISE v11.5 software with speed specification v1.06.\nUpdated maximum of VIN and VTS and note 2 in Table 1 . In Table 2 , changed VIN, added IIN and note \n5, revised notes 1, 6, and 7, and added note 8 to RFUSE . In Table 4 , removed previous note 1 and added \ndata to IRPU, IRPD, and IBATT, changed CIN, added RDT and RIN_TERM , and added note 2 and 3. Updated \nVCCO2  in Table 6 . Added Table 7  and Table 8 . Removed PCI66_3 from Table 9 . Updated PCI33_3 and \nI2C in Table 9 . Updated the description of Table 11 . Completely updated Table 25 . Updated Table 28  \nincluding adding values for PCI33_3. Updated VREF value for HSTL_III_18 in Table 31 . Updates \nmissing VREF values in Table 32 . Added Simultaneously Switching Outputs, page 36 . Removed TGSRQ  \nand TRPW from Table 35  and Table 36 . Also removed TDOQ from Table 36 . Removed TISDO_DO  and \nnote 1 from Table 37 . Removed TOSCCK_S  and combinatorial section from Table 38 . In Table 39 , \nremoved TIODDO_T  and added new tap param eters and note 2. In Table 40 , Table 41 , and Table 42 , \nmade typographical edits and removed notes. Removed clock CLK section in Table 41 . Removed clock \nCLK section and TREG_MUX  and TREG_M31  in Table 42 . Added block RAM FMAX values to Table 43 . \nUpdated values and added note 2 to Table 45 . Added values to Table 46  and removed note 1. \nNumerous changes to Table 47 . Completely updated Table 57 . Revised data in Table 62 . Removed \nnote 3 from Table 71 . Added values to Table 79 . Added data to Table 80  and Table 81 .\n03/10/10 1.4 Production release of XC6SLX45 -2 speed grade devices, which includes changes to Table 26  and \nTable 27  updating this data sheet to the data in ISE v11.5 software with spe ed specification v1.07. \nFixed RIN_TERM  description in Table 4 . Added PCI66_3 to Table 7  and replaced note 1. Corrected note \n1 and the V, Max for TMDS_33 in Table 8 . In Table 10 , added note 1 to LVPECL_33 and TMDS_33. \nAlso updated specifications  for TMDS_33. Updated the GTP Transceiver Specifications  section \nincluding adding values to Table 16 , Table 17 , and Table 20  through Table 23 . Added PCI66_3 back \ninto Table 9 , Table 28 , Table 31 , Table 32 , and Table 34 . Updated note 3 on Table 32 . In Table 34 , \ncorrected some typographical errors and fixed SSO limits for bank1/3 in FG(G)484 package. Corrected \nTOSCKC_OCE  in Table 38 . In Table 57 , updated CLKFX_FREEZE_VAR and \nCLKFX_FREEZE_TEMP_SLOPE and added typical values to TCENTER_LOW_SPREAD  and \nTCENTER_HIGH_SPREAD . Updated and added values to Table 63  through Table 78 , and Table 81 . In \nTable 79 , revised the XC6SLX16-CSG324 and the XC6SLX45-CSG484 and FG(G)484 values.\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 8706/14/10 1.5 In Table 2 , added note 5 and added temperature range to VFS and RFUSE . Removed speed grade \ndelineation, revised IRPD description, and updated note 2 in Table 4 . Added note 2 to Table 7 . Added \nDIFF_MOBILE_DDR to Table 8  and Table 10 . Added note 4 to Table 15 . Changed minimum DVPPIN in \nTable 16 . Updated FGTPDRPCLK  in Table 19 . Increased maximum TLLSKEW  in Table 22 . Updated \ndescriptions and added data to Table 23 . Removed note 1 and added new data to the Networking \nApplications section in Table 25 . Updated Table 26  and Table 27  to the data in ISE v12.1 software with \nspeed specification v1.08. In Table 28 , added DIFF_MOBILE_DDR and updated -4 speed grade data. \nUpdated the maximum I/O pairs per bank in Table 33 . Updated note 2 on Table 39 . Revised the FMAX \nin Table 44 . In Table 47 , updated description for TSMCKCSO , revised values for TPOR and added Min \nvalue, added TBPIICCK  and TSPIICCK . Also in Table 47 , added device dependencies to FSMCCK  and \nFRBCCK . Updated and added data to Table 63  through Table 78 , and Table 81 . In Table 79 , added data \non the XC6SLX45-FG(G)676 and revised the XC6SLX45T and XC6SLX150T values.\nThe following changes to this specificatio n are addressed in the product change notice\nXCN10024 , MCB Performance and JTAG Revision Code for Spartan-6 LX16 and LX45 FPGAs .\nIn Table 2 , revised the VCCINT  to add the memory controller block extended performance \nspecifications. In Table 25 , changed the standard specificatio ns and added extended performance \nspecifications for the memory controller block a nd note 2. Added note 4 and updated values in \nTable 34 .\n06/24/10 1.6 Production release of XC6SLX45T (-2 and -3 speed grades), XC6SLX16 and XC6SLX45 (-3 speed \ngrade) devices which includes changes to Table 26  and Table 27  (ISE v12.1 software with speed \nspecification v1.08). \nAdded the -3N speed grade, which designates Spartan-6 devices that do not support MCB \nfunctionality. This includes changes to Table 2  (note 2), Table 25  (note 4), and Switching \nCharacteristics  (Table 26 ).\nUpdated Simultaneously Switching Outputs  discussion. Added -3 speed grade values for TTAP and \nFMINCAL  values in Table 39 . In Table 40 , updated TRPW (-2 and -3 speed grade) values and FTOG (-3 \nspeed grade) values. In Table 48 , updated TGIO (-2 and -3 speed grade) values. Updated -3 values in \nspread spectrum section of Table 57 .\n07/16/10 1.7 Production release of specific devices listed in Table 26  and Table 27  using ISE v12.2 software with \nspeed specification v1.11. Added note 4 advising designers of the pa tch which contains v1.11. Also \nupdated the -1L speed spec ification to v1.04. Updated nume rous -4 and -1L values. Added -4 TTAP \nvalues and FMINCAL  to Table 39 . Revised TCINCK /TCKCIN  in Table 40 . In Table 41 , revised TSHCKO . In \nTable 42 , revised TREG. Added new -1L values to Table 47 . Added and updated values in Table 79 .\n07/26/10 1.8 Production release of XC6SLX25, XC6SLX25 T, XC6SLX100 and XC6SLX100T in the specific speed \ngrades listed in Table 26  and Table 27  using ISE v12.2 software with speed specification v1.11. Added \nnote 7 to Table 2  and moved VFS and RFUSE  to a new Table 3 . Added IHS and note 4 to Table 4 . Added \nnote 1 to Table 28 . Added and updated SSO limits per VCCO/GND pairs in Table 34 . Added note 3 to \nTable 47 . In Table 54 , removed -1L specifications for CLKOUT_PER_JITT_DV1/2 and revised \nCLKIN_CLKFB_PHASE and CLKOUT_PHASE_DLL values. Updated note 3 in both Table 56  and \nTable 57 .\n08/23/10 1.9 Updated values for FGTPRANGE1 , FGTPRANGE2 , and FGPLLMIN  in Table 18 . Revised -3 and -4 values in \nTable 21 . Removed the -1L speed grade readback support restriction and note 3 in Table 47 .\n11/05/10 1.10 Production release of XC6SLX4 and XC 6SLX9 in the specific speed grades listed in Table 26  and \nTable 27  using ISE v12.3 software with speed specificatio n v1.12 for the -2 speed grade available in \nthe 12.3 Speed Files Patch . Added note 3 advising designers of the patch which contains v1.12.\nIn Table 2 , added note 4. In Table 4 , added note 2. In Table 10 , added notes 2 and 3. In Table 44 , added \nnote 2. In Table 47 , updated symbol for TSMWCCK /TSMCCKW , changed -1L values for TUSERCCLKH  and \nTUSERCCLKL , and added and revised the modes for FMCCK and FSMCCK . In Table 53 , redefined and \nexpanded description for CLKIN_FREQ_DLL and rewrote note 3. Updated title of Table 58 . Also in \nTable 78 , revised TDCD_CLK  for XC6SLX150 and XC6SLX150T. Changed description of TPSFD / TPHFD  \nin Table 71 .\nFor the -1L speed grade, updated data sheet to I SE 12.3 software with speed specification v1.05 which \nrevised the values in the following tables: Table 25 , Table 28 , Table 35 , Table 36 , Table 37 , Table 40  \nthrough Table 43 , Table 48  through Table 56 , Table 62  through Table 78 , Table 80 , and Table 81 .\nUpdated Notice of Disclaimer .Date Version Description of Revisions\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 8801/10/11 1.11 Production release of XC6SLX4 and XC 6SLX9 in the specific speed grades listed in Table 26  and \nTable 27  using ISE v12.4 software with speed specificat ion v1.15 for the -4, -3, -3N, and -2 speed \ngrades. Added note 3 to Table 27 . Also updated the -1L speed grade requirements to ISE v12.4 \nsoftware with speed specification v1.06. Re vised -3N definition throughout the document.\nAdded note 4 to Table 2  and updated note 5. Added information on VCCINT  to note 1 in Table 5 . \nUpdated Networking Applications -3 values in Table 25  to match improvements made in ISE v12.4. In \nTable 28 , added note 1 and revised the TIOTP values for LVDS_33, LVDS_25, MINI_LVDS_33, \nMINI_LVDS_25, RSDS_33, RSDS_25, TMDS_33.  PPDS_33, and PPDS_25. Added note 3 to \nTable 55 .\n02/11/11 1.12 As described in XCN11008 : Product Discontinuation Notice For Spartan-6 LXT -4 Devices , the -4 \nspeed specifications have been disco ntinued. As outlined in page 2 of the XCN, designers currently \nusing -4 speed specifications should rerun timing analys is using the new -3 speed specifications before \nmoving to a replacement device.\nUpdated the networking applications section of Table 25 . Updated -2 speed spec ifications throughout \ndocument and added note 3 to Table 27  advising designers to use t he -2 speed specification update \n(v1.17) with the ISE 12.4 software patch. Added FCLKDIV  to Table 37  and Table 38 . Updated note 2 in \nTable 39 . Updated units for TSMCKCSO  and TBPICCO  in Table 47 . Updated -1L in Table 71 . Removed \nNote 2: Package delay information is available for these device/package combinations. This \ninformation can be used to deskew the package  from Table 79 .\n03/31/11 2.0 Production release of XC6SLX45  in the -1L speed grades listed in Table 26  and Table 27  using ISE \nv13.1 software with -1L speed specification v1.06.\nIn Table 39 , removed values in the -1L column and added note 3 as IODELAY2 only supports Tap0 for \nlower-power devices. Updated copyright page 1  and Notice of Disclaimer .\n05/20/11 2.1 Production release of XC6SLX100 and XC6S LX150 in the specific speed grades listed in Table 26  and \nTable 27  using ISE v13.1 software with -1L s peed specification v1.06. Updated Table 27  and Note 7  \nwith changes per XCN1 1012: Speed File Change for -3N Devices . Revised Switching Characteristics  \nsection for speed specifications: v1.18 for -3, -3N, and -2; including improvements in Table 73  through \nTable 77  and Table 81 .\nRemoved Memory Controller Block  from the performance heading in Table 2  and revised Note 2 . In \nTable 4 , added Note 1  to CIN and updated the description of RIN_TERM . Updated Note 1  in Table 5 . \nUpdated Note 1  of Table 7 . In Table 25 , added and removed -1L specific ations, increased the standard \nperformance DDR3 specifications, removed the extended performance DDR3 row and updated Note 3  \nand Note 4 . Clarified the introductory information for Table 28  and Table 30 . \nIn Table 32 : Revised VMEAS  value for LVCMOS12; revised VREF for LVDS_25, LVDS_33, \nBLVDS_25,MINI_LVDS_25, MINI_LVDS_33 , RSDS_25, and RSDS_33; revised RREF for BLVDS_25 \nand TMDS_33; and added Note 4  and Note 5 . Updated Note 2  and Note 3  in Table 39 . \nIn Table 47 , revised the values and description of TPOR including adding Note 3 . Also in Table 47 , \naugmented the description and  added specifications for FRBCCK  and removed XC6SLX4 from FMCCK  \n(maximum frequency, parallel mode (Master SelectMAP/BPI). Added BUFGMUX to Table 48  title. \nAdded Table 50 .\nIn Table 52 , revised specifications for TEXTFDVAR  and FINJITTER . In Table 54  removed the 5 MHz < \nCLKIN_FREQ_DLL parameter in the LOCK_DLL description. In both Table 56  and Table 57 , removed \nthe 5 MHz < FCLKIN  parameter in the LOCK_FX description. In Table 58 , updated description for \nPSCLK_FREQ and PSCLK_PULSE. \nRevised title and symbol of Table 70 , added new speed specifications for -1L, and added Note 2 . \nAdded Table 71 . \n07/11/11 2.2 Added the Automotive XA Spartan-6 and Defense- grade Spartan-6Q devices to all appropriate tables \nwhile sometimes removing the XC6S nomenclature.  Added expanded temperature range (Q) to all \nappropriate tables. Updated TSOL packages in Table 1 . Added ROUT_TERM  to Table 4 . Updated Note 2  \non Table 13 . \nProduction release of the XC6SLX4, XC6SLX9, XC6SLX16, XC6SLX25, XC6SLX75, XQ6SLX75, and \nXQ6SLX150 in Table 26  and Table 27  using ISE v13.2 software with -1L speed specification v1.07. \nProduction release of the XA6SLX16, XA6 SLX25T, XA6SLX45, XA6SLX45T, XQ6SLX75, \nXQ6SLX75T, XQ6SLX150, and XQ6SLX150T in Table 26  and Table 27  using ISE v13.2 software with \n-2 and -3 speed specification v1.19. \nAdded Table 29 : IOB Switching Characteristics for the Auto motive XA Spartan-6 and the Spartan-6Q \nDevices(1) . Updated CS(G)484 from CSG484 throughout data sheet. Clarified Note 3  in Table 39 .\n08/08/11 2.3 Production release of the XA6 SLX25, XA6SLX75, and XA6SLX75T in Table 26  and Table 27  using ISE \nv13.2 software with -2 and -3 speed specification v1.19.Date Version Description of Revisions\nSpartan-6 FPGA Data Sheet: DC and Switching Characteristics\nDS162 (v3.1.1) January 30, 2015 www.xilinx.com\nProduct Specification 89Notice of Disclaimer\nThe information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. T o the\nmaximum extent permitted by applicable law: (1) Materials are m ade available "AS IS" and with all faults, Xilinx hereby DISCLAI MS ALL\nWARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STAT UTORY , INCLUDING BUT NOT LIMITED TO WARRANTIES OF\nMERCHANTABILITY , NON-INFRINGEMENT, OR FITNESS FOR ANY PA RTICULAR PURPOSE; and (2) Xilinx shall not be liable\n(whether in contract or tort, including negligence, or under an y other theory of liability) for any loss or damage of any kind or nature related\nto, arising under, or in connection with, the Materials (includi ng your use of the Materials), including for any direct, indire ct, special,\nincidental, or consequential loss or damage (including loss of da ta, profits, goodwill, or any type of loss or damage suffered as a result of\nany action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the p ossibility\nof the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections  or update.\nYou may not reproduce, modify, distribute, or publicly display the Materials without prior writt en consent. Certain products ar e subject to\nthe terms and conditions of the Limited Warranties which can be viewed at http://www.xilinx.com/warranty.htm ; IP cores may be subject to\nwarranty and support terms contained in a license issued to you by  Xilinx. Xilinx products are not designed or intended to be f ail-safe or\nfor use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Cr itical\nApplications: http://www.xilinx.com/warranty.htm#critapps .\nAUTOMOTIVE APPLICATIONS DISCLAIMER\nXILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL -SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-\nSAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A\nVEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FE ATURE (WHICH DOES NOT INCL UDE USE OF SOFTWARE IN\nTHE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WA RNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III)\nUSES THAT COULD LEAD TO DEATH OR PERSONAL INJURY . CU STOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY\nUSE OF XILINX PRODUCTS IN SUCH APPLICATIONS.09/14/11 2.4 Production release of the XA6SLX4 and XA6SLX9 devices in Table 26  and Table 27  using ISE v13.2 \nsoftware with -2 and -3 speed specification v1 .19. Added production released version of the \nXA6SLX100 to Table 26  and Table 27  using ISE v13.3 software with  -2 speed specification v1.20.\nUpdated ROUT_TERM  description in Table 4 . Fixed the LVPECL VH error in Table 31 . Updated \nintroduction in Simultaneously Switching Outputs . Added the XA6SLX100 to Table 63  through \nTable 78 , and Table 81 . Added Note 4  to Table 78  because the TCKSKEW  for the XC6SLX100 is not the \nsame as the TCKSKEW for the XA6SLX100. \nRevised the revision history for version 1.6 dated 06/24/10 . Removed the parenthetical statement \nabout the -3N speed grade: (specifications are identical to the -3 speed grade).\n10/17/11 3.0 Changed the data sheet from Preliminar y Product Specification to Product Specification.\nUpdated the Switching Characteristics, page 19  speed specification version ISE v13.3 software\nto -2 and -3 speed specification v1.20 and - 1L speed specification of v1.08. Also updated Note 1  in \nTable 27 .\nIn Table 43 , Block RAM Switching Characteristics , the FMAX value for the -2 speed grade has been \nchanged from 260 MHz to 280 MHz. \nIn Table 54 , Switching Characteristics for the DLL , a Note 6  was added and linked to \nCLKIN_CLKFB_PHASE.\n06/27/14 3.1 Added definition of TSOL to Note 6  in Table 1 . Added maximum current condition through ground clamp \ndiode to IIN in Table 2 . Added (HSWAPEN = 1) to IHS in Table 4 . Replaced XPOWER with Xilinx Power \nthroughout. In Table 16 , moved value of 1000 mV from Max to Min column and added sentence about \nDVPPOUT  being the minimum guaranteed value at the maximum setting to Note 1 . Updated \nintroductory paragraphs in Simultaneously Switching Outputs . Added Note 1  to Table 35 . Added \nNote 1  to Table 36 . Corrected Note 2  in Table 39  to say “Maximum tap delay.” Added alternate symbols \nto Table 45 . In Table 48 , updated symbols for TGSI and TGIO and added Note 1 . Added Note 1  to \nTable 49 . Updated descriptions of FINMAX  in Table 52 . Replaced BUFG with BUFGMUX in Note 3 of \nTable 53  and Note 3 of Table 54 . In Table 56 , updated subheading to “Phase Alignment (Phase Error).” \nIn Table 57 , updated Note 6  and added Note 7 .\n01/30/15 3.1.1 Corrected table note reference in Table 52 .Date Version Description of Revisions\n'}]
!==============================================================================!
### Component Summary: XC6SLX25-2FTG256C

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - VCCINT (Internal Supply Voltage): 1.14V to 1.26V
  - VCCAUX (Auxiliary Supply Voltage): 2.375V to 2.625V (for 2.5V) or 3.15V to 3.45V (for 3.3V)
  - VCCO (Output Drivers Supply Voltage): 1.1V to 3.45V
- **Current Ratings:**
  - Quiescent VCCINT Supply Current: 11.0 mA (for -2 speed grade)
  - Quiescent VCCO Supply Current: 2.0 mA
  - Quiescent VCCAUX Supply Current: 4.0 mA
- **Power Consumption:**
  - Typical power consumption varies based on configuration and usage; refer to the Xilinx Power Estimator (XPE) for detailed calculations.
- **Operating Temperature Range:**
  - Commercial: 0°C to 85°C
  - Industrial: -40°C to 100°C
  - Expanded (Q): -40°C to 125°C
- **Package Type:**
  - FTG256 (Fine Pitch Ball Grid Array, 256 balls)
- **Special Features:**
  - Supports various I/O standards including LVCMOS, LVDS, and SSTL.
  - Integrated memory controller for DDR, DDR2, and DDR3.
  - Configurable logic blocks and DSP slices for high-performance applications.
- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 per JEDEC J-STD-020E.

#### Description:
The **XC6SLX25-2FTG256C** is a member of the Spartan-6 FPGA family from Xilinx. It is a field-programmable gate array (FPGA) designed for a wide range of applications, providing a balance of performance, power efficiency, and flexibility. The device features a rich set of configurable logic blocks, digital signal processing (DSP) slices, and memory interfaces, making it suitable for various digital designs.

#### Typical Applications:
- **Digital Signal Processing:** The FPGA can be used in applications requiring high-speed data processing, such as audio and video processing.
- **Communications:** Ideal for implementing protocols in telecommunications and networking equipment.
- **Embedded Systems:** Used in embedded applications where reconfigurability and performance are critical.
- **Industrial Automation:** Suitable for control systems and automation processes due to its robustness and reliability.
- **Consumer Electronics:** Can be integrated into consumer devices for enhanced functionality and performance.

This FPGA is particularly advantageous in scenarios where design flexibility and rapid prototyping are essential, allowing engineers to adapt their designs to meet changing requirements efficiently.