EDA Netlist Writer report for DE10_LITE_Golden_Top
<<<<<<< HEAD
Thu Mar 30 14:40:02 2023
=======
Thu Mar 30 13:48:49 2023
>>>>>>> Merge-attempt
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
<<<<<<< HEAD
  3. EDA Netlist Writer Messages
=======
  3. Simulation Settings
  4. Simulation Generated Files
  5. EDA Netlist Writer Messages
>>>>>>> Merge-attempt



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



<<<<<<< HEAD
+---------------------------------------------------------------+
; EDA Netlist Writer Summary                                    ;
+---------------------------+-----------------------------------+
; EDA Netlist Writer Status ; Failed - Thu Mar 30 14:40:02 2023 ;
; Revision Name             ; DE10_LITE_Golden_Top              ;
; Top-level Entity Name     ; DE10_LITE_Golden_Top              ;
; Family                    ; MAX 10                            ;
+---------------------------+-----------------------------------+
=======
+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Thu Mar 30 13:48:49 2023 ;
; Revision Name             ; DE10_LITE_Golden_Top                  ;
; Top-level Entity Name     ; DE10_LITE_Golden_Top                  ;
; Family                    ; MAX 10                                ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                           ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Option                                                                                            ; Setting                   ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (Verilog) ;
; Generate functional simulation netlist                                                            ; On                        ;
; Truncate long hierarchy paths                                                                     ; Off                       ;
; Map illegal HDL characters                                                                        ; Off                       ;
; Flatten buses into individual nodes                                                               ; Off                       ;
; Maintain hierarchy                                                                                ; Off                       ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                       ;
; Enable glitch filtering                                                                           ; Off                       ;
; Do not write top level VHDL entity                                                                ; Off                       ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                       ;
; Architecture name in VHDL output netlist                                                          ; structure                 ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                       ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                       ;
+---------------------------------------------------------------------------------------------------+---------------------------+


+----------------------------------------------------------------------------+
; Simulation Generated Files                                                 ;
+----------------------------------------------------------------------------+
; Generated Files                                                            ;
+----------------------------------------------------------------------------+
; D:/Quartus17/DE10_LITE_Golden_Top/simulation/qsim//DE10_LITE_Golden_Top.vo ;
+----------------------------------------------------------------------------+
>>>>>>> Merge-attempt


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
<<<<<<< HEAD
    Info: Processing started: Thu Mar 30 14:40:01 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top --vector_source=D:/Quartus17/DE10_LITE_Golden_Top/output_files/Waveform.vwf --testbench_file=D:/Quartus17/DE10_LITE_Golden_Top/simulation/qsim/output_files/Waveform.vwf.vt
=======
    Info: Processing started: Thu Mar 30 13:48:46 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/Quartus17/DE10_LITE_Golden_Top/simulation/qsim/ DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top
>>>>>>> Merge-attempt
Warning (20013): Ignored 1 assignments for entity "altsyncram_kjv3" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_kjv3 -tag quartusii was ignored
Info (119006): Selected device 10M50DAF484C7G for design "DE10_LITE_Golden_Top"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
<<<<<<< HEAD
Error (199013): HDL output file name "D:/Quartus17/DE10_LITE_Golden_Top/simulation/qsim/output_files/Waveform.vwf.vt" used with --testbench_file option contains a non-existent directory path
Error: Quartus Prime EDA Netlist Writer was unsuccessful. 1 error, 3 warnings
    Error: Peak virtual memory: 4685 megabytes
    Error: Processing ended: Thu Mar 30 14:40:02 2023
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01
=======
Info (204019): Generated file DE10_LITE_Golden_Top.vo in folder "D:/Quartus17/DE10_LITE_Golden_Top/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4712 megabytes
    Info: Processing ended: Thu Mar 30 13:48:49 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
>>>>>>> Merge-attempt


