# FPGA Blink LED

LED blinking design in Verilog HDL developed and simulated using **Xilinx Vivado**, demonstrating clock division and synchronous digital design concepts.

This project is implemented on a **Virtex-7 FPGA**.


## ðŸ§  Design Overview
- Written in Verilog HDL
- Uses clock division to generate visible LED blinking
- Synchronous design with reset support
- Target FPGA: Virtex-7


## ðŸ”¬ Simulation Results
The following waveform shows the functional simulation of the LED blinking behavior.
<img width="1571" height="624" alt="image" src="https://github.com/user-attachments/assets/ff9cbd9c-2aa3-4d77-bcc3-f284a22f1d5a" />


## ðŸ§© Synthesis / RTL Diagram
The RTL schematic generated by Vivado after synthesis is shown below.

<img width="1561" height="556" alt="image" src="https://github.com/user-attachments/assets/44016af8-21a8-437a-b416-200088b579c3" />



## ðŸ›  Tools Used
- Xilinx Vivado
- Verilog HDL
- Virtex-7 FPGA

---

## ðŸ“Œ Author
Yash Arya
