$date
  Tue Nov 15 07:41:09 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module mux2_tb $end
$var reg 8 ! a_test[0:7] $end
$var reg 8 " b_test[0:7] $end
$var reg 8 # sel_test[0:7] $end
$var reg 8 $ y_ref[0:7] $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' y $end
$var reg 1 ( sel $end
$scope module mux_inst $end
$var reg 1 ) a $end
$var reg 1 * b $end
$var reg 1 + s $end
$var reg 1 , y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0011XU11 !
b110000XU "
b01100110 #
b0101X0X1 $
0%
1&
0'
0(
0)
1*
0+
0,
#5000000
#10000000
1'
1(
1+
1,
#15000000
#20000000
1%
0&
0'
1)
0*
0,
#25000000
#30000000
1'
0(
0+
1,
#35000000
#40000000
X%
X'
X)
X,
#45000000
#50000000
U%
0'
1(
U)
1+
0,
#55000000
#60000000
1%
X&
X'
1)
X*
X,
#65000000
#70000000
U&
1'
0(
U*
0+
1,
#75000000
#80000000
