Classic Timing Analyzer report for Arbiter
Thu May 09 19:53:25 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                             ; To                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 7.844 ns                         ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[0] ; Request1                                                         ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 447.03 MHz ( period = 2.237 ns ) ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[0] ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[0] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                  ;                                                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2SGX30DF780C3    ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                             ; To                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 447.03 MHz ( period = 2.237 ns )               ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[0] ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.053 ns                ;
; N/A   ; 447.03 MHz ( period = 2.237 ns )               ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[0] ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.053 ns                ;
; N/A   ; 447.03 MHz ( period = 2.237 ns )               ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[0] ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.053 ns                ;
; N/A   ; 449.84 MHz ( period = 2.223 ns )               ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[0] ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.039 ns                ;
; N/A   ; 449.84 MHz ( period = 2.223 ns )               ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[0] ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.039 ns                ;
; N/A   ; 449.84 MHz ( period = 2.223 ns )               ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[0] ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.039 ns                ;
; N/A   ; 454.13 MHz ( period = 2.202 ns )               ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[1] ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; 454.13 MHz ( period = 2.202 ns )               ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[1] ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; 454.13 MHz ( period = 2.202 ns )               ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[1] ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; 457.04 MHz ( period = 2.188 ns )               ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[1] ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; 457.04 MHz ( period = 2.188 ns )               ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[1] ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; 457.04 MHz ( period = 2.188 ns )               ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[1] ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; 461.47 MHz ( period = 2.167 ns )               ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[2] ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; 461.47 MHz ( period = 2.167 ns )               ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[2] ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; 461.47 MHz ( period = 2.167 ns )               ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[2] ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; 464.47 MHz ( period = 2.153 ns )               ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[2] ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; 464.47 MHz ( period = 2.153 ns )               ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[2] ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; 464.47 MHz ( period = 2.153 ns )               ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[2] ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[0]  ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[0]  ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[0]  ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[0] ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.764 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[0] ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.764 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[0] ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.764 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[1]  ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[1]  ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[1]  ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[1] ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[1] ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[1] ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[2]  ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[2]  ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[2]  ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[2] ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.694 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[2] ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.694 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[2] ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.694 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                            ;
+-------+--------------+------------+------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                             ; To         ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 7.844 ns   ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[0] ; Request1   ; clk        ;
; N/A   ; None         ; 7.809 ns   ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[1] ; Request1   ; clk        ;
; N/A   ; None         ; 7.774 ns   ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[2] ; Request1   ; clk        ;
; N/A   ; None         ; 7.288 ns   ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[0] ; outdata[1] ; clk        ;
; N/A   ; None         ; 7.282 ns   ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[0] ; outdata[1] ; clk        ;
; N/A   ; None         ; 7.278 ns   ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[0] ; outdata[0] ; clk        ;
; N/A   ; None         ; 7.272 ns   ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[0] ; outdata[0] ; clk        ;
; N/A   ; None         ; 7.253 ns   ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[1] ; outdata[1] ; clk        ;
; N/A   ; None         ; 7.247 ns   ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[1] ; outdata[1] ; clk        ;
; N/A   ; None         ; 7.243 ns   ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[1] ; outdata[0] ; clk        ;
; N/A   ; None         ; 7.237 ns   ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[1] ; outdata[0] ; clk        ;
; N/A   ; None         ; 7.220 ns   ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[0] ; Request2   ; clk        ;
; N/A   ; None         ; 7.218 ns   ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[2] ; outdata[1] ; clk        ;
; N/A   ; None         ; 7.212 ns   ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[2] ; outdata[1] ; clk        ;
; N/A   ; None         ; 7.208 ns   ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[2] ; outdata[0] ; clk        ;
; N/A   ; None         ; 7.202 ns   ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[2] ; outdata[0] ; clk        ;
; N/A   ; None         ; 7.185 ns   ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[1] ; Request2   ; clk        ;
; N/A   ; None         ; 7.150 ns   ; Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[2] ; Request2   ; clk        ;
; N/A   ; None         ; 7.015 ns   ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[2] ; outdata[1] ; clk        ;
; N/A   ; None         ; 7.005 ns   ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[2] ; outdata[0] ; clk        ;
; N/A   ; None         ; 6.976 ns   ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[1] ; outdata[1] ; clk        ;
; N/A   ; None         ; 6.966 ns   ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[1] ; outdata[0] ; clk        ;
; N/A   ; None         ; 6.961 ns   ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[0] ; outdata[1] ; clk        ;
; N/A   ; None         ; 6.951 ns   ; Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[0] ; outdata[0] ; clk        ;
; N/A   ; None         ; 6.906 ns   ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[0]  ; outdata[0] ; clk        ;
; N/A   ; None         ; 6.871 ns   ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[1]  ; outdata[0] ; clk        ;
; N/A   ; None         ; 6.836 ns   ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[2]  ; outdata[0] ; clk        ;
; N/A   ; None         ; 6.757 ns   ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[0]  ; outdata[1] ; clk        ;
; N/A   ; None         ; 6.722 ns   ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[1]  ; outdata[1] ; clk        ;
; N/A   ; None         ; 6.687 ns   ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[2]  ; outdata[1] ; clk        ;
; N/A   ; None         ; 6.682 ns   ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[0]  ; Request0   ; clk        ;
; N/A   ; None         ; 6.647 ns   ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[1]  ; Request0   ; clk        ;
; N/A   ; None         ; 6.635 ns   ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[0] ; Request3   ; clk        ;
; N/A   ; None         ; 6.612 ns   ; Devices:inst|lpm_counter:inst|cntr_stl:auto_generated|safe_q[2]  ; Request0   ; clk        ;
; N/A   ; None         ; 6.600 ns   ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[1] ; Request3   ; clk        ;
; N/A   ; None         ; 6.565 ns   ; Devices:inst|lpm_counter:inst3|cntr_rtl:auto_generated|safe_q[2] ; Request3   ; clk        ;
+-------+--------------+------------+------------------------------------------------------------------+------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu May 09 19:53:25 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Arbitration_decentralized_parallel -c Arbiter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 447.03 MHz between source register "Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[0]" and destination register "Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[2]" (period= 2.237 ns)
    Info: + Longest register to register delay is 2.053 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N1; Fanout = 4; REG Node = 'Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X25_Y7_N0; Fanout = 2; COMB Node = 'Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X25_Y7_N2; Fanout = 2; COMB Node = 'Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X25_Y7_N4; Fanout = 1; COMB Node = 'Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X25_Y7_N6; Fanout = 2; COMB Node = 'Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|counter_comb_bita2~1'
        Info: 6: + IC(0.349 ns) + CELL(0.225 ns) = 1.227 ns; Loc. = LCCOMB_X24_Y7_N14; Fanout = 5; COMB Node = 'Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|cout_actual'
        Info: 7: + IC(0.323 ns) + CELL(0.503 ns) = 2.053 ns; Loc. = LCFF_X25_Y7_N5; Fanout = 4; REG Node = 'Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.381 ns ( 67.27 % )
        Info: Total interconnect delay = 0.672 ns ( 32.73 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.645 ns
            Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_U26; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.217 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.810 ns) + CELL(0.618 ns) = 2.645 ns; Loc. = LCFF_X25_Y7_N5; Fanout = 4; REG Node = 'Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.492 ns ( 56.41 % )
            Info: Total interconnect delay = 1.153 ns ( 43.59 % )
        Info: - Longest clock path from clock "clk" to source register is 2.645 ns
            Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_U26; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.217 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.810 ns) + CELL(0.618 ns) = 2.645 ns; Loc. = LCFF_X25_Y7_N1; Fanout = 4; REG Node = 'Devices:inst|lpm_counter:inst2|cntr_vtl:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.492 ns ( 56.41 % )
            Info: Total interconnect delay = 1.153 ns ( 43.59 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clk" to destination pin "Request1" through register "Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[0]" is 7.844 ns
    Info: + Longest clock path from clock "clk" to source register is 2.641 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_U26; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.217 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.806 ns) + CELL(0.618 ns) = 2.641 ns; Loc. = LCFF_X23_Y7_N17; Fanout = 3; REG Node = 'Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.492 ns ( 56.49 % )
        Info: Total interconnect delay = 1.149 ns ( 43.51 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.109 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y7_N17; Fanout = 3; REG Node = 'Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X23_Y7_N16; Fanout = 2; COMB Node = 'Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X23_Y7_N18; Fanout = 2; COMB Node = 'Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X23_Y7_N20; Fanout = 1; COMB Node = 'Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X23_Y7_N22; Fanout = 3; COMB Node = 'Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|counter_comb_bita2~1'
        Info: 6: + IC(0.338 ns) + CELL(0.225 ns) = 1.216 ns; Loc. = LCCOMB_X24_Y7_N24; Fanout = 4; COMB Node = 'Devices:inst|lpm_counter:inst1|cntr_utl:auto_generated|cout_actual'
        Info: 7: + IC(1.749 ns) + CELL(2.144 ns) = 5.109 ns; Loc. = PIN_V22; Fanout = 0; PIN Node = 'Request1'
        Info: Total cell delay = 3.022 ns ( 59.15 % )
        Info: Total interconnect delay = 2.087 ns ( 40.85 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Thu May 09 19:53:25 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


