
ubuntu-preinstalled/systemd-delta:     file format elf32-littlearm


Disassembly of section .init:

00001050 <.init>:
    1050:	push	{r3, lr}
    1054:	bl	1a10 <log_oom_internal@plt+0x670>
    1058:	pop	{r3, pc}

Disassembly of section .plt:

0000105c <path_is_absolute@plt-0x14>:
    105c:	push	{lr}		; (str lr, [sp, #-4]!)
    1060:	ldr	lr, [pc, #4]	; 106c <path_is_absolute@plt-0x4>
    1064:	add	lr, pc, lr
    1068:	ldr	pc, [lr, #8]!
    106c:	andeq	r2, r1, ip, lsr #28

00001070 <path_is_absolute@plt>:
    1070:	add	ip, pc, #0, 12
    1074:	add	ip, ip, #73728	; 0x12000
    1078:	ldr	pc, [ip, #3628]!	; 0xe2c

0000107c <get_files_in_directory@plt>:
    107c:	add	ip, pc, #0, 12
    1080:	add	ip, ip, #73728	; 0x12000
    1084:	ldr	pc, [ip, #3620]!	; 0xe24

00001088 <version@plt>:
    1088:	add	ip, pc, #0, 12
    108c:	add	ip, ip, #73728	; 0x12000
    1090:	ldr	pc, [ip, #3612]!	; 0xe1c

00001094 <path_startswith@plt>:
    1094:	add	ip, pc, #0, 12
    1098:	add	ip, ip, #73728	; 0x12000
    109c:	ldr	pc, [ip, #3604]!	; 0xe14

000010a0 <dirent_is_file@plt>:
    10a0:	add	ip, pc, #0, 12
    10a4:	add	ip, ip, #73728	; 0x12000
    10a8:	ldr	pc, [ip, #3596]!	; 0xe0c

000010ac <free@plt>:
    10ac:	add	ip, pc, #0, 12
    10b0:	add	ip, ip, #73728	; 0x12000
    10b4:	ldr	pc, [ip, #3588]!	; 0xe04

000010b8 <log_open@plt>:
    10b8:	add	ip, pc, #0, 12
    10bc:	add	ip, ip, #73728	; 0x12000
    10c0:	ldr	pc, [ip, #3580]!	; 0xdfc

000010c4 <log_show_color@plt>:
    10c4:	add	ip, pc, #0, 12
    10c8:	add	ip, ip, #73728	; 0x12000
    10cc:	ldr	pc, [ip, #3572]!	; 0xdf4

000010d0 <log_assert_failed_unreachable_realm@plt>:
    10d0:	add	ip, pc, #0, 12
    10d4:	add	ip, ip, #73728	; 0x12000
    10d8:	ldr	pc, [ip, #3564]!	; 0xdec

000010dc <split@plt>:
    10dc:	add	ip, pc, #0, 12
    10e0:	add	ip, ip, #73728	; 0x12000
    10e4:	ldr	pc, [ip, #3556]!	; 0xde4

000010e8 <strncmp@plt>:
    10e8:	add	ip, pc, #0, 12
    10ec:	add	ip, ip, #73728	; 0x12000
    10f0:	ldr	pc, [ip, #3548]!	; 0xddc

000010f4 <path_join_internal@plt>:
    10f4:	add	ip, pc, #0, 12
    10f8:	add	ip, ip, #73728	; 0x12000
    10fc:	ldr	pc, [ip, #3540]!	; 0xdd4

00001100 <internal_hashmap_iterate@plt>:
    1100:	add	ip, pc, #0, 12
    1104:	add	ip, ip, #73728	; 0x12000
    1108:	ldr	pc, [ip, #3532]!	; 0xdcc

0000110c <closedir@plt>:
    110c:	add	ip, pc, #0, 12
    1110:	add	ip, ip, #73728	; 0x12000
    1114:	ldr	pc, [ip, #3524]!	; 0xdc4

00001118 <ask_password_agent_close@plt>:
    1118:	add	ip, pc, #0, 12
    111c:	add	ip, ip, #73728	; 0x12000
    1120:	ldr	pc, [ip, #3516]!	; 0xdbc

00001124 <polkit_agent_close@plt>:
    1124:	add	ip, pc, #0, 12
    1128:	add	ip, ip, #73728	; 0x12000
    112c:	ldr	pc, [ip, #3508]!	; 0xdb4

00001130 <mac_selinux_finish@plt>:
    1130:	add	ip, pc, #0, 12
    1134:	add	ip, ip, #73728	; 0x12000
    1138:	ldr	pc, [ip, #3500]!	; 0xdac

0000113c <stpcpy@plt>:
    113c:	add	ip, pc, #0, 12
    1140:	add	ip, ip, #73728	; 0x12000
    1144:	ldr	pc, [ip, #3492]!	; 0xda4

00001148 <wait_for_terminate_and_check@plt>:
    1148:	add	ip, pc, #0, 12
    114c:	add	ip, ip, #73728	; 0x12000
    1150:	ldr	pc, [ip, #3484]!	; 0xd9c

00001154 <sd_notifyf@plt>:
    1154:	add	ip, pc, #0, 12
    1158:	add	ip, ip, #73728	; 0x12000
    115c:	ldr	pc, [ip, #3476]!	; 0xd94

00001160 <readdir64@plt>:
    1160:	add	ip, pc, #0, 12
    1164:	add	ip, ip, #73728	; 0x12000
    1168:	ldr	pc, [ip, #3468]!	; 0xd8c

0000116c <strv_sort@plt>:
    116c:	add	ip, pc, #0, 12
    1170:	add	ip, ip, #73728	; 0x12000
    1174:	ldr	pc, [ip, #3460]!	; 0xd84

00001178 <strspn@plt>:
    1178:	add	ip, pc, #0, 12
    117c:	add	ip, ip, #73728	; 0x12000
    1180:	ldr	pc, [ip, #3452]!	; 0xd7c

00001184 <opendir@plt>:
    1184:	add	ip, pc, #0, 12
    1188:	add	ip, ip, #73728	; 0x12000
    118c:	ldr	pc, [ip, #3444]!	; 0xd74

00001190 <path_equal@plt>:
    1190:	add	ip, pc, #0, 12
    1194:	add	ip, ip, #73728	; 0x12000
    1198:	ldr	pc, [ip, #3436]!	; 0xd6c

0000119c <endswith@plt>:
    119c:	add	ip, pc, #0, 12
    11a0:	add	ip, ip, #73728	; 0x12000
    11a4:	ldr	pc, [ip, #3428]!	; 0xd64

000011a8 <log_get_max_level_realm@plt>:
    11a8:	add	ip, pc, #0, 12
    11ac:	add	ip, ip, #73728	; 0x12000
    11b0:	ldr	pc, [ip, #3420]!	; 0xd5c

000011b4 <path_simplify@plt>:
    11b4:	add	ip, pc, #0, 12
    11b8:	add	ip, ip, #73728	; 0x12000
    11bc:	ldr	pc, [ip, #3412]!	; 0xd54

000011c0 <greedy_realloc0@plt>:
    11c0:	add	ip, pc, #0, 12
    11c4:	add	ip, ip, #73728	; 0x12000
    11c8:	ldr	pc, [ip, #3404]!	; 0xd4c

000011cc <null_or_empty_path@plt>:
    11cc:	add	ip, pc, #0, 12
    11d0:	add	ip, ip, #73728	; 0x12000
    11d4:	ldr	pc, [ip, #3396]!	; 0xd44

000011d8 <abort@plt>:
    11d8:	add	ip, pc, #0, 12
    11dc:	add	ip, ip, #73728	; 0x12000
    11e0:	ldr	pc, [ip, #3388]!	; 0xd3c

000011e4 <safe_fork_full@plt>:
    11e4:	add	ip, pc, #0, 12
    11e8:	add	ip, ip, #73728	; 0x12000
    11ec:	ldr	pc, [ip, #3380]!	; 0xd34

000011f0 <internal_hashmap_remove@plt>:
    11f0:	add	ip, pc, #0, 12
    11f4:	add	ip, ip, #73728	; 0x12000
    11f8:	ldr	pc, [ip, #3372]!	; 0xd2c

000011fc <nulstr_contains@plt>:
    11fc:	add	ip, pc, #0, 12
    1200:	add	ip, ip, #73728	; 0x12000
    1204:	ldr	pc, [ip, #3364]!	; 0xd24

00001208 <readlink_malloc@plt>:
    1208:	add	ip, pc, #0, 12
    120c:	add	ip, ip, #73728	; 0x12000
    1210:	ldr	pc, [ip, #3356]!	; 0xd1c

00001214 <__stack_chk_fail@plt>:
    1214:	add	ip, pc, #0, 12
    1218:	add	ip, ip, #73728	; 0x12000
    121c:	ldr	pc, [ip, #3348]!	; 0xd14

00001220 <terminal_urlify_man@plt>:
    1220:	add	ip, pc, #0, 12
    1224:	add	ip, ip, #73728	; 0x12000
    1228:	ldr	pc, [ip, #3340]!	; 0xd0c

0000122c <internal_hashmap_free@plt>:
    122c:	add	ip, pc, #0, 12
    1230:	add	ip, ip, #73728	; 0x12000
    1234:	ldr	pc, [ip, #3332]!	; 0xd04

00001238 <putc@plt>:
    1238:	add	ip, pc, #0, 12
    123c:	add	ip, ip, #73728	; 0x12000
    1240:	ldr	pc, [ip, #3324]!	; 0xcfc

00001244 <special_glyph@plt>:
    1244:	add	ip, pc, #0, 12
    1248:	add	ip, ip, #73728	; 0x12000
    124c:	ldr	pc, [ip, #3316]!	; 0xcf4

00001250 <strstr@plt>:
    1250:	add	ip, pc, #0, 12
    1254:	add	ip, ip, #73728	; 0x12000
    1258:	ldr	pc, [ip, #3308]!	; 0xcec

0000125c <parse_boolean@plt>:
    125c:	add	ip, pc, #0, 12
    1260:	add	ip, ip, #73728	; 0x12000
    1264:	ldr	pc, [ip, #3300]!	; 0xce4

00001268 <dirent_ensure_type@plt>:
    1268:	add	ip, pc, #0, 12
    126c:	add	ip, ip, #73728	; 0x12000
    1270:	ldr	pc, [ip, #3292]!	; 0xcdc

00001274 <basename@plt>:
    1274:	add	ip, pc, #0, 12
    1278:	add	ip, ip, #73728	; 0x12000
    127c:	ldr	pc, [ip, #3284]!	; 0xcd4

00001280 <getopt_long@plt>:
    1280:	add	ip, pc, #0, 12
    1284:	add	ip, ip, #73728	; 0x12000
    1288:	ldr	pc, [ip, #3276]!	; 0xccc

0000128c <pager_close@plt>:
    128c:	add	ip, pc, #0, 12
    1290:	add	ip, ip, #73728	; 0x12000
    1294:	ldr	pc, [ip, #3268]!	; 0xcc4

00001298 <execlp@plt>:
    1298:	add	ip, pc, #0, 12
    129c:	add	ip, ip, #73728	; 0x12000
    12a0:	ldr	pc, [ip, #3260]!	; 0xcbc

000012a4 <chase_symlinks@plt>:
    12a4:	add	ip, pc, #0, 12
    12a8:	add	ip, ip, #73728	; 0x12000
    12ac:	ldr	pc, [ip, #3252]!	; 0xcb4

000012b0 <memcpy@plt>:
    12b0:	add	ip, pc, #0, 12
    12b4:	add	ip, ip, #73728	; 0x12000
    12b8:	ldr	pc, [ip, #3244]!	; 0xcac

000012bc <strlen@plt>:
    12bc:	add	ip, pc, #0, 12
    12c0:	add	ip, ip, #73728	; 0x12000
    12c4:	ldr	pc, [ip, #3236]!	; 0xca4

000012c8 <internal_hashmap_get@plt>:
    12c8:	add	ip, pc, #0, 12
    12cc:	add	ip, ip, #73728	; 0x12000
    12d0:	ldr	pc, [ip, #3228]!	; 0xc9c

000012d4 <internal_ordered_hashmap_new@plt>:
    12d4:	add	ip, pc, #0, 12
    12d8:	add	ip, ip, #73728	; 0x12000
    12dc:	ldr	pc, [ip, #3220]!	; 0xc94

000012e0 <_exit@plt>:
    12e0:	add	ip, pc, #0, 12
    12e4:	add	ip, ip, #73728	; 0x12000
    12e8:	ldr	pc, [ip, #3212]!	; 0xc8c

000012ec <log_parse_environment_realm@plt>:
    12ec:	add	ip, pc, #0, 12
    12f0:	add	ip, ip, #73728	; 0x12000
    12f4:	ldr	pc, [ip, #3204]!	; 0xc84

000012f8 <__errno_location@plt>:
    12f8:	add	ip, pc, #0, 12
    12fc:	add	ip, ip, #73728	; 0x12000
    1300:	ldr	pc, [ip, #3196]!	; 0xc7c

00001304 <fflush@plt>:
    1304:	add	ip, pc, #0, 12
    1308:	add	ip, ip, #73728	; 0x12000
    130c:	ldr	pc, [ip, #3188]!	; 0xc74

00001310 <log_assert_failed_realm@plt>:
    1310:	add	ip, pc, #0, 12
    1314:	add	ip, ip, #73728	; 0x12000
    1318:	ldr	pc, [ip, #3180]!	; 0xc6c

0000131c <log_internal_realm@plt>:
    131c:	add	ip, pc, #0, 12
    1320:	add	ip, ip, #73728	; 0x12000
    1324:	ldr	pc, [ip, #3172]!	; 0xc64

00001328 <strrchr@plt>:
    1328:	add	ip, pc, #0, 12
    132c:	add	ip, ip, #73728	; 0x12000
    1330:	ldr	pc, [ip, #3164]!	; 0xc5c

00001334 <strv_free@plt>:
    1334:	add	ip, pc, #0, 12
    1338:	add	ip, ip, #73728	; 0x12000
    133c:	ldr	pc, [ip, #3156]!	; 0xc54

00001340 <pager_open@plt>:
    1340:	add	ip, pc, #0, 12
    1344:	add	ip, ip, #73728	; 0x12000
    1348:	ldr	pc, [ip, #3148]!	; 0xc4c

0000134c <__libc_start_main@plt>:
    134c:	add	ip, pc, #0, 12
    1350:	add	ip, ip, #73728	; 0x12000
    1354:	ldr	pc, [ip, #3140]!	; 0xc44

00001358 <colors_enabled@plt>:
    1358:	add	ip, pc, #0, 12
    135c:	add	ip, ip, #73728	; 0x12000
    1360:	ldr	pc, [ip, #3132]!	; 0xc3c

00001364 <__gmon_start__@plt>:
    1364:	add	ip, pc, #0, 12
    1368:	add	ip, ip, #73728	; 0x12000
    136c:	ldr	pc, [ip, #3124]!	; 0xc34

00001370 <__cxa_finalize@plt>:
    1370:	add	ip, pc, #0, 12
    1374:	add	ip, ip, #73728	; 0x12000
    1378:	ldr	pc, [ip, #3116]!	; 0xc2c

0000137c <strdup@plt>:
    137c:	add	ip, pc, #0, 12
    1380:	add	ip, ip, #73728	; 0x12000
    1384:	ldr	pc, [ip, #3108]!	; 0xc24

00001388 <__printf_chk@plt>:
    1388:	add	ip, pc, #0, 12
    138c:	add	ip, ip, #73728	; 0x12000
    1390:	ldr	pc, [ip, #3100]!	; 0xc1c

00001394 <hashmap_put@plt>:
    1394:	add	ip, pc, #0, 12
    1398:	add	ip, ip, #73728	; 0x12000
    139c:	ldr	pc, [ip, #3092]!	; 0xc14

000013a0 <log_oom_internal@plt>:
    13a0:	add	ip, pc, #0, 12
    13a4:	add	ip, ip, #73728	; 0x12000
    13a8:	ldr	pc, [ip, #3084]!	; 0xc0c

Disassembly of section .text:

000013ac <.text>:
    13ac:	svcmi	0x00f0e92d
    13b0:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    13b4:	andcs	r8, r1, r4, lsl #22
    13b8:	strcs	pc, [ip, #-2271]	; 0xfffff721
    13bc:			; <UNDEFINED> instruction: 0xf8df460d
    13c0:	ldrbtmi	r3, [sl], #-1292	; 0xfffffaf4
    13c4:	strhi	pc, [r8, #-2271]	; 0xfffff721
    13c8:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
    13cc:			; <UNDEFINED> instruction: 0xf8df44f8
    13d0:	ldmdavs	fp, {r2, r8, sl, sp}
    13d4:			; <UNDEFINED> instruction: 0xf04f930b
    13d8:			; <UNDEFINED> instruction: 0xf8df0300
    13dc:			; <UNDEFINED> instruction: 0xf85834fc
    13e0:	andsvs	r2, r7, r2
    13e4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    13e8:			; <UNDEFINED> instruction: 0xf7ff6019
    13ec:	andcs	lr, r0, ip, ror #28
    13f0:	svc	0x007cf7ff
    13f4:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    13f8:	vpmax.f32	d18, d0, d0
    13fc:	stfcsd	f0, [r0, #-964]	; 0xfffffc3c
    1400:	mvnshi	pc, r0
    1404:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1408:	mcr	4, 0, r4, cr8, cr11, {3}
    140c:			; <UNDEFINED> instruction: 0xf8df3a10
    1410:	ldrbtmi	r3, [fp], #-1232	; 0xfffffb30
    1414:	bcc	fe43cc3c <log_oom_internal@plt+0xfe43b89c>
    1418:	strbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    141c:	mcr	4, 0, r4, cr9, cr11, {3}
    1420:			; <UNDEFINED> instruction: 0xf8df3a10
    1424:	ldrbtmi	r3, [fp], #-1220	; 0xfffffb3c
    1428:	bcc	fe43cc54 <log_oom_internal@plt+0xfe43b8b4>
    142c:	bcc	43cc94 <log_oom_internal@plt+0x43b8f4>
    1430:	cfmsub32	mvax0, mvfx2, mvfx8, mvfx0
    1434:			; <UNDEFINED> instruction: 0x46292a90
    1438:			; <UNDEFINED> instruction: 0x96004638
    143c:	svc	0x0020f7ff
    1440:	vmlal.s8	q9, d0, d0
    1444:			; <UNDEFINED> instruction: 0xf5b081fb
    1448:			; <UNDEFINED> instruction: 0xf0007f80
    144c:	mcrrle	0, 14, r8, sl, cr9
    1450:			; <UNDEFINED> instruction: 0xf0002868
    1454:	ldmdacs	r4!, {r0, r2, r3, r6, r7, pc}^
    1458:			; <UNDEFINED> instruction: 0xf8dfd159
    145c:			; <UNDEFINED> instruction: 0x46330490
    1460:	strcs	pc, [ip], #2271	; 0x8df
    1464:	stmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    1468:			; <UNDEFINED> instruction: 0xf858ac09
    146c:	ldrbtmi	r6, [sl], #-0
    1470:	strtmi	r4, [r0], -r9, asr #12
    1474:	ldrdlt	pc, [r0], -r2
    1478:			; <UNDEFINED> instruction: 0xf8df6836
    147c:	ldrbtmi	r2, [sl], #-1144	; 0xfffffb88
    1480:			; <UNDEFINED> instruction: 0xf7ff9609
    1484:	stmdacs	r0, {r2, r3, r5, r9, sl, fp, sp, lr, pc}
    1488:	addhi	pc, r3, r0
    148c:	strbtvs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1490:	strvc	lr, [r4, #-2509]	; 0xfffff633
    1494:	cfmsub32	mvax0, mvfx4, mvfx9, mvfx5
    1498:	ldrbtmi	r7, [lr], #-2576	; 0xfffff5f0
    149c:	bge	fe43cd08 <log_oom_internal@plt+0xfe43b968>
    14a0:	andshi	pc, r8, sp, asr #17
    14a4:			; <UNDEFINED> instruction: 0xf04be00c
    14a8:			; <UNDEFINED> instruction: 0xf8df0b01
    14ac:	movwcs	r2, #1104	; 0x450
    14b0:	strtmi	r4, [r0], -r9, asr #12
    14b4:			; <UNDEFINED> instruction: 0xf7ff447a
    14b8:			; <UNDEFINED> instruction: 0x4605ee12
    14bc:	rsble	r2, r4, r0, lsl #16
    14c0:	ldrdhi	pc, [r8], -sp	; <UNPREDICTABLE>
    14c4:	ldrtmi	r4, [r0], -r9, lsr #12
    14c8:			; <UNDEFINED> instruction: 0xf7ff4642
    14cc:	stmdacs	r0, {r1, r2, r3, r9, sl, fp, sp, lr, pc}
    14d0:	strbmi	sp, [r2], -r9, ror #1
    14d4:	ldrtmi	r4, [r8], -r9, lsr #12
    14d8:	mcr	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    14dc:	cmnle	r1, r0, lsl #16
    14e0:	bleq	bd614 <log_oom_internal@plt+0xbc274>
    14e4:	vabd.s8	q15, q8, <illegal reg q8.5>
    14e8:	addsmi	r1, r8, #67108864	; 0x4000000
    14ec:	blmi	ffff5a08 <log_oom_internal@plt+0xffff4668>
    14f0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    14f4:	stmdacs	r0, {r3, r4, fp, sp, lr}
    14f8:	addshi	pc, ip, r0
    14fc:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1500:	vmlal.s8	q9, d0, d0
    1504:	blmi	fffa1c00 <log_oom_internal@plt+0xfffa0860>
    1508:	andsvs	r4, r8, fp, ror r4
    150c:	ldmdacs	pc!, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    1510:	bichi	pc, r8, r0, asr #32
    1514:	ldreq	pc, [r5], -pc, rrx
    1518:	rsbsmi	r4, r2, #4096000	; 0x3e8000
    151c:	ldrbtmi	r2, [r9], #-0
    1520:	mrc	7, 0, APSR_nzcv, cr8, cr15, {7}
    1524:	ldcl	7, cr15, [r8, #1020]!	; 0x3fc
    1528:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
    152c:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1530:	ldcl	7, cr15, [lr, #1020]!	; 0x3fc
    1534:			; <UNDEFINED> instruction: 0xf8584bf4
    1538:	cmnlt	ip, r3
    153c:	strcc	r4, [r3], #-3059	; 0xfffff40d
    1540:	streq	pc, [r3], #-36	; 0xffffffdc
    1544:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1548:	andle	r4, r5, #172, 4	; 0xc000000a
    154c:	movweq	lr, #2516	; 0x9d4
    1550:	ldrmi	r3, [r8, r8, lsl #8]
    1554:	mvnsle	r4, #172, 4	; 0xc000000a
    1558:	svceq	0x00f04aed
    155c:	ldrbtmi	r4, [sl], #-3035	; 0xfffff425
    1560:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1564:	subsmi	r9, sl, fp, lsl #22
    1568:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    156c:			; <UNDEFINED> instruction: 0x81aaf040
    1570:	ldc	0, cr11, [sp], #52	; 0x34
    1574:	pop	{r2, r8, r9, fp, pc}
    1578:			; <UNDEFINED> instruction: 0xf5b08ff0
    157c:			; <UNDEFINED> instruction: 0xf0407f81
    1580:			; <UNDEFINED> instruction: 0xf7ff8191
    1584:	strmi	lr, [r6], -r2, lsl #27
    1588:	ldmib	sp, {r0, r3, r5, r6, sp, lr, pc}^
    158c:			; <UNDEFINED> instruction: 0xf8dd7504
    1590:			; <UNDEFINED> instruction: 0xf1bb8018
    1594:			; <UNDEFINED> instruction: 0xf2c00f00
    1598:	blmi	ff7a1afc <log_oom_internal@plt+0xff7a075c>
    159c:			; <UNDEFINED> instruction: 0xf8c3447b
    15a0:	strb	fp, [r3, -r0]
    15a4:	strtmi	r4, [r9], -r2, asr #12
    15a8:			; <UNDEFINED> instruction: 0xf7ff4650
    15ac:	ldmdblt	r0, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    15b0:	bleq	13d6e4 <log_oom_internal@plt+0x13c344>
    15b4:	ldmmi	r8, {r0, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    15b8:	strtmi	r4, [r9], -r2, asr #12
    15bc:			; <UNDEFINED> instruction: 0xf7ff4478
    15c0:	ldmdblt	r0, {r2, r4, r7, r8, sl, fp, sp, lr, pc}
    15c4:	bleq	23d6f8 <log_oom_internal@plt+0x23c358>
    15c8:	ldmmi	r4, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    15cc:	strtmi	r4, [r9], -r2, asr #12
    15d0:			; <UNDEFINED> instruction: 0xf7ff4478
    15d4:	cmplt	r0, #8832	; 0x2280
    15d8:			; <UNDEFINED> instruction: 0x464248d1
    15dc:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    15e0:	stc	7, cr15, [r2, #1020]	; 0x3fc
    15e4:			; <UNDEFINED> instruction: 0xf0402800
    15e8:			; <UNDEFINED> instruction: 0xf04b8119
    15ec:	ldrb	r0, [ip, -r0, lsr #22]
    15f0:	bge	293d28 <log_oom_internal@plt+0x292988>
    15f4:	ldrbtmi	r4, [r9], #-2252	; 0xfffff734
    15f8:	ldrbtmi	r9, [r8], #-1546	; 0xfffff9f6
    15fc:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
    1600:	blle	70b608 <log_oom_internal@plt+0x70a268>
    1604:	andcs	r4, r1, r9, asr #21
    1608:	blls	293d34 <log_oom_internal@plt+0x292994>
    160c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    1610:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
    1614:	mrc	7, 5, APSR_nzcv, cr8, cr15, {7}
    1618:			; <UNDEFINED> instruction: 0xf7ff980a
    161c:	str	lr, [r1, r8, asr #26]
    1620:	ldrbtmi	r4, [sl], #-2756	; 0xfffff53c
    1624:			; <UNDEFINED> instruction: 0xf0436853
    1628:	subsvs	r0, r3, r1, lsl #6
    162c:			; <UNDEFINED> instruction: 0xf04be6fe
    1630:			; <UNDEFINED> instruction: 0xe73a0b10
    1634:	andcs	r4, r1, #192, 22	; 0x30000
    1638:	andsvs	r4, sl, fp, ror r4
    163c:	blmi	feffb21c <log_oom_internal@plt+0xfeff9e7c>
    1640:	ldmibmi	pc!, {r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
    1644:	andscs	pc, r2, #64, 4
    1648:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    164c:	bicvc	pc, r2, #12582912	; 0xc00000
    1650:			; <UNDEFINED> instruction: 0xf7ff3103
    1654:	strmi	lr, [r6], -r6, lsr #29
    1658:			; <UNDEFINED> instruction: 0xf7ff980a
    165c:	cdpcs	13, 0, cr14, cr0, cr8, {1}
    1660:	rschi	pc, r6, r0, asr #6
    1664:	ldrbtmi	r4, [fp], #-2999	; 0xfffff449
    1668:	stmdblt	sl, {r1, r3, r4, fp, sp, lr}
    166c:	andsvs	r2, sl, pc, lsr #4
    1670:	ldrbtmi	r4, [fp], #-2997	; 0xfffff44b
    1674:	bcs	1b6e4 <log_oom_internal@plt+0x1a344>
    1678:	andle	sp, r5, sp, ror fp
    167c:	ldrbtmi	r4, [sl], #-2739	; 0xfffff54d
    1680:			; <UNDEFINED> instruction: 0xf0436813
    1684:	andsvs	r0, r3, r8, lsl #6
    1688:	ldrbtmi	r4, [fp], #-2993	; 0xfffff44f
    168c:			; <UNDEFINED> instruction: 0xf7ff6858
    1690:	blmi	fec3cff8 <log_oom_internal@plt+0xfec3bc58>
    1694:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1698:	ldrdls	pc, [r0], -r3
    169c:	cfldr64le	mvdx4, [r5, #-316]!	; 0xfffffec4
    16a0:	tstcs	r6, sp, lsr #21
    16a4:	vqdmlsl.s<illegal width 8>	q10, d20, d29
    16a8:	ldrbtmi	r0, [sl], #-256	; 0xffffff00
    16ac:	ldrbtmi	r4, [fp], #-2220	; 0xfffff754
    16b0:			; <UNDEFINED> instruction: 0xf5033203
    16b4:	movwls	r7, #21462	; 0x53d6
    16b8:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
    16bc:	streq	lr, [r9, #2821]	; 0xb05
    16c0:	bcs	43cee8 <log_oom_internal@plt+0x43bb48>
    16c4:	mulls	r4, sl, r6
    16c8:			; <UNDEFINED> instruction: 0xf8cd9106
    16cc:	ands	r8, r8, ip, lsl r0
    16d0:	stmibmi	r4!, {r0, r1, r5, r7, sl, lr}
    16d4:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    16d8:	stcl	7, cr15, [lr, #-1020]	; 0xfffffc04
    16dc:	andcs	pc, r0, fp, lsl r8	; <UNPREDICTABLE>
    16e0:			; <UNDEFINED> instruction: 0x0c00eb0b
    16e4:	suble	r2, sp, r0, lsl #20
    16e8:	strbtmi	r4, [r0], -r1, asr #12
    16ec:	blx	ff6bd6f4 <log_oom_internal@plt+0xff6bc354>
    16f0:	svclt	0x00a82800
    16f4:	ble	12904 <log_oom_internal@plt+0x11564>
    16f8:			; <UNDEFINED> instruction: 0xf1094606
    16fc:	strbmi	r0, [pc, #-2305]	; e03 <path_is_absolute@plt-0x26d>
    1700:	stmdavs	r8!, {r0, r1, r5, r6, ip, lr, pc}
    1704:			; <UNDEFINED> instruction: 0xf7ff2100
    1708:			; <UNDEFINED> instruction: 0xf855ed56
    170c:			; <UNDEFINED> instruction: 0x2c004b04
    1710:	strtmi	sp, [r0], -ip, asr #32
    1714:	stc	7, cr15, [ip], #1020	; 0x3fc
    1718:			; <UNDEFINED> instruction: 0xf8dfb340
    171c:			; <UNDEFINED> instruction: 0xf04f824c
    1720:	ldrbtmi	r0, [r8], #2820	; 0xb04
    1724:			; <UNDEFINED> instruction: 0x4641465a
    1728:			; <UNDEFINED> instruction: 0xf7ff4620
    172c:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    1730:			; <UNDEFINED> instruction: 0xf10bd0ce
    1734:	ldrbmi	r0, [r8], #2817	; 0xb01
    1738:	muleq	r0, r8, r8
    173c:	strbmi	fp, [r0], -r0, lsr #2
    1740:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
    1744:	strb	r4, [sp, r3, lsl #13]!
    1748:	stc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    174c:	ldclle	8, cr2, [r2, #-8]!
    1750:	vst1.8	{d25-d26}, [pc], r4
    1754:	stmdbls	r5, {r1, r8, r9, ip, sp, lr}
    1758:	strls	r2, [r2], #-3
    175c:	tstls	r0, r1, lsl #4
    1760:	bcs	43cfc8 <log_oom_internal@plt+0x43bc28>
    1764:			; <UNDEFINED> instruction: 0xf7ff9906
    1768:			; <UNDEFINED> instruction: 0xe7c1edda
    176c:	strtmi	r4, [r0], -r1, lsl #12
    1770:	blx	fe63d778 <log_oom_internal@plt+0xfe63c3d8>
    1774:	bmi	1f7b66c <log_oom_internal@plt+0x1f7a2cc>
    1778:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    177c:	sbceq	pc, r0, #134217731	; 0x8000003
    1780:	usada8	r1, sl, r0, r6
    1784:			; <UNDEFINED> instruction: 0xf0014620
    1788:	ldr	pc, [r1, r9, asr #20]!
    178c:			; <UNDEFINED> instruction: 0xf0012000
    1790:	vmlsne.f32	s30, s6, s10
    1794:	bllt	f83bc <log_oom_internal@plt+0xf701c>
    1798:	ldrbtmi	r4, [sl], #-2677	; 0xfffff58b
    179c:	andcs	r4, r1, r5, ror r9
    17a0:			; <UNDEFINED> instruction: 0xf7ff4479
    17a4:			; <UNDEFINED> instruction: 0xe6bdedf2
    17a8:	ssat	r4, #22, lr, lsl #12
    17ac:			; <UNDEFINED> instruction: 0x46204972
    17b0:	vpmin.s8	q10, q0, q9
    17b4:	ldrbtmi	r1, [r9], #-1013	; 0xfffffc0b
    17b8:	strbvc	pc, [ip], #1281	; 0x501	; <UNPREDICTABLE>
    17bc:	ldrbtmi	r4, [sl], #-2416	; 0xfffff690
    17c0:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    17c4:			; <UNDEFINED> instruction: 0xf7ff3203
    17c8:	cdpcs	13, 0, cr14, cr0, cr4, {5}
    17cc:			; <UNDEFINED> instruction: 0x801cf8dd
    17d0:			; <UNDEFINED> instruction: 0xf6ff4653
    17d4:	blcs	2d260 <log_oom_internal@plt+0x2bec0>
    17d8:	bmi	1ab5b58 <log_oom_internal@plt+0x1ab47b8>
    17dc:			; <UNDEFINED> instruction: 0xe7dd447a
    17e0:	sha1c.32	q10, q0, <illegal reg q12.5>
    17e4:	bmi	1a4a528 <log_oom_internal@plt+0x1a49188>
    17e8:	stmdbmi	r9!, {sp}^
    17ec:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    17f0:	ldrtvc	pc, [ip], #1284	; 0x504	; <UNPREDICTABLE>
    17f4:	andcc	r4, r3, #2030043136	; 0x79000000
    17f8:			; <UNDEFINED> instruction: 0xf7ff9400
    17fc:	stclmi	13, cr14, [r5], #-552	; 0xfffffdd8
    1800:	bmi	19530a8 <log_oom_internal@plt+0x1951d08>
    1804:	tstvc	r4, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    1808:	ldrbtmi	r4, [ip], #-2404	; 0xfffff69c
    180c:			; <UNDEFINED> instruction: 0xf504447a
    1810:	ldrbtmi	r7, [r9], #-1212	; 0xfffffb44
    1814:	strls	r3, [r0], #-515	; 0xfffffdfd
    1818:	ldcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
    181c:	strbmi	r4, [r2], -r0, ror #16
    1820:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    1824:	stcl	7, cr15, [r0], #-1020	; 0xfffffc04
    1828:			; <UNDEFINED> instruction: 0xf04bb950
    182c:	ldrt	r0, [ip], -pc, lsr #22
    1830:	mrcge	4, 3, APSR_nzcv, cr8, cr15, {1}
    1834:			; <UNDEFINED> instruction: 0xf06fe670
    1838:	smmla	lr, r5, r6, r0
    183c:	ldr	r2, [r1, -r1, lsl #12]
    1840:	strvc	lr, [r4, #-2525]	; 0xfffff623
    1844:			; <UNDEFINED> instruction: 0x8018f8dd
    1848:			; <UNDEFINED> instruction: 0xf7ff2000
    184c:	stmdacs	r2, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}
    1850:	mcrge	7, 3, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    1854:	tstcs	r6, r3, asr ip
    1858:	vmov.i16	q10, #17152	; 0x4300
    185c:	ldmdami	r3, {r8}^
    1860:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1864:	tstvc	r9, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    1868:			; <UNDEFINED> instruction: 0xf5024478
    186c:	stmib	sp, {r1, r2, r6, r7, r9, ip, sp, lr}^
    1870:	strmi	r2, [r2], -r0, lsl #8
    1874:	andcc	r2, r3, #3
    1878:	ldcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    187c:	strbt	r4, [lr], r6, lsl #12
    1880:			; <UNDEFINED> instruction: 0xf7ff4630
    1884:	stmdacs	r2, {r1, r4, r7, sl, fp, sp, lr, pc}
    1888:	mcrge	7, 2, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    188c:	tstcs	r6, r8, asr #24
    1890:	vmull.s<illegal width 8>	q10, d4, d0[2]
    1894:	stmdami	r8, {r8}^
    1898:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    189c:	cmncs	r2, #64, 4	; <UNPREDICTABLE>
    18a0:			; <UNDEFINED> instruction: 0xe7e24478
    18a4:	sha1c.32	q10, q0, <illegal reg q2.5>
    18a8:	bmi	114a6a4 <log_oom_internal@plt+0x1149304>
    18ac:	stmdbmi	r5, {sp}^
    18b0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    18b4:	adcsvc	pc, ip, #8388608	; 0x800000
    18b8:	andls	r4, r0, #2030043136	; 0x79000000
    18bc:	andcc	r4, r3, #35651584	; 0x2200000
    18c0:	stc	7, cr15, [r6], {255}	; 0xff
    18c4:	stc	7, cr15, [r6], #1020	; 0x3fc
    18c8:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    18cc:	andeq	r0, r0, r8, lsr #2
    18d0:	andeq	r2, r1, r8, asr #21
    18d4:	andeq	r0, r0, ip, lsr r1
    18d8:	andeq	r0, r0, r0, lsr r1
    18dc:	andeq	r2, r1, ip, lsl r9
    18e0:	andeq	r1, r0, sl, lsl sp
    18e4:	andeq	r1, r0, r8, ror ip
    18e8:	andeq	r1, r0, sl, ror ip
    18ec:	andeq	r0, r0, r8, lsr r1
    18f0:	muleq	r1, sl, fp
    18f4:	andeq	r1, r0, sl, lsl #24
    18f8:	strdeq	r1, [r0], -r2
    18fc:	ldrdeq	r1, [r0], -r4
    1900:	strdeq	r2, [r1], -r8
    1904:	andeq	r1, r0, r6, ror #24
    1908:	andeq	r0, r0, r0, asr #2
    190c:	andeq	r0, r0, r4, asr #2
    1910:	andeq	r2, r1, r6, lsr r9
    1914:	andeq	r2, r1, ip, ror #20
    1918:	strdeq	r1, [r0], -r0
    191c:	andeq	r1, r0, r8, ror #21
    1920:	andeq	r1, r0, r6, ror #21
    1924:	andeq	r1, r0, lr, lsl #18
    1928:	andeq	r1, r0, r6, lsl r9
    192c:	andeq	r0, r0, r8, asr r1
    1930:	andeq	r1, r0, r0, lsl r9
    1934:	andeq	r2, r1, r6, ror #19
    1938:	andeq	r2, r1, r8, asr #19
    193c:	andeq	r1, r0, ip, ror #22
    1940:	andeq	r1, r0, r6, asr r6
    1944:	andeq	r2, r1, r2, lsr #19
    1948:	andeq	r2, r1, lr, lsl #19
    194c:	andeq	r2, r1, sl, lsl #19
    1950:	andeq	r2, r1, lr, ror r9
    1954:	andeq	r0, r0, ip, lsr #2
    1958:	strdeq	r1, [r0], -r6
    195c:	andeq	r1, r0, r6, lsl #22
    1960:	andeq	r1, r0, sl, ror sl
    1964:			; <UNDEFINED> instruction: 0x000016ba
    1968:	muleq	r0, r2, sl
    196c:	muleq	r1, r0, r8
    1970:	muleq	r0, lr, r6
    1974:			; <UNDEFINED> instruction: 0x000019b8
    1978:	strdeq	r1, [r0], -lr
    197c:	andeq	r1, r0, r2, ror #9
    1980:	andeq	r1, r0, lr, ror #18
    1984:	andeq	r1, r0, r8, lsr #17
    1988:	andeq	r1, r0, r8, asr #19
    198c:			; <UNDEFINED> instruction: 0x000014b2
    1990:	andeq	r1, r0, r8, lsl #14
    1994:	andeq	r1, r0, sl, lsr #19
    1998:	muleq	r0, r4, r4
    199c:	strdeq	r1, [r0], -r6
    19a0:	andeq	r1, r0, lr, lsr #17
    19a4:	andeq	r1, r0, r8, ror r8
    19a8:	andeq	r1, r0, r2, asr r9
    19ac:	andeq	r1, r0, r8, lsr r4
    19b0:	andeq	r1, r0, r0, ror #16
    19b4:	andeq	r1, r0, sl, lsl r9
    19b8:	andeq	r1, r0, r0, lsl #8
    19bc:	strdeq	r1, [r0], -r0
    19c0:	andeq	r1, r0, r2, lsl #18
    19c4:	andeq	r1, r0, r0, ror #16
    19c8:	bleq	3db0c <log_oom_internal@plt+0x3c76c>
    19cc:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    19d0:	strbtmi	fp, [sl], -r2, lsl #24
    19d4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    19d8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    19dc:	ldrmi	sl, [sl], #776	; 0x308
    19e0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    19e4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    19e8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    19ec:			; <UNDEFINED> instruction: 0xf85a4b06
    19f0:	stmdami	r6, {r0, r1, ip, sp}
    19f4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    19f8:	stc	7, cr15, [r8], #1020	; 0x3fc
    19fc:	bl	ffb3fa00 <log_oom_internal@plt+0xffb3e660>
    1a00:	muleq	r1, r8, r4
    1a04:	andeq	r0, r0, r4, asr r1
    1a08:	andeq	r0, r0, r8, asr #2
    1a0c:	andeq	r0, r0, r4, lsr r1
    1a10:	ldr	r3, [pc, #20]	; 1a2c <log_oom_internal@plt+0x68c>
    1a14:	ldr	r2, [pc, #20]	; 1a30 <log_oom_internal@plt+0x690>
    1a18:	add	r3, pc, r3
    1a1c:	ldr	r2, [r3, r2]
    1a20:	cmp	r2, #0
    1a24:	bxeq	lr
    1a28:	b	1364 <__gmon_start__@plt>
    1a2c:	andeq	r2, r1, r8, ror r4
    1a30:	andeq	r0, r0, ip, asr r1
    1a34:	blmi	1d3a54 <log_oom_internal@plt+0x1d26b4>
    1a38:	bmi	1d2c20 <log_oom_internal@plt+0x1d1880>
    1a3c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1a40:	andle	r4, r3, sl, ror r4
    1a44:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1a48:	ldrmi	fp, [r8, -r3, lsl #2]
    1a4c:	svclt	0x00004770
    1a50:	andeq	r2, r1, ip, asr #11
    1a54:	andeq	r2, r1, r8, asr #11
    1a58:	andeq	r2, r1, r4, asr r4
    1a5c:	andeq	r0, r0, r0, asr r1
    1a60:	stmdbmi	r9, {r3, fp, lr}
    1a64:	bmi	252c4c <log_oom_internal@plt+0x2518ac>
    1a68:	bne	252c54 <log_oom_internal@plt+0x2518b4>
    1a6c:	svceq	0x00cb447a
    1a70:			; <UNDEFINED> instruction: 0x01a1eb03
    1a74:	andle	r1, r3, r9, asr #32
    1a78:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1a7c:	ldrmi	fp, [r8, -r3, lsl #2]
    1a80:	svclt	0x00004770
    1a84:	andeq	r2, r1, r0, lsr #11
    1a88:	muleq	r1, ip, r5
    1a8c:	andeq	r2, r1, r8, lsr #8
    1a90:	andeq	r0, r0, r0, ror #2
    1a94:	blmi	2aeebc <log_oom_internal@plt+0x2adb1c>
    1a98:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1a9c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1aa0:	blmi	270054 <log_oom_internal@plt+0x26ecb4>
    1aa4:	ldrdlt	r5, [r3, -r3]!
    1aa8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1aac:			; <UNDEFINED> instruction: 0xf7ff6818
    1ab0:			; <UNDEFINED> instruction: 0xf7ffec60
    1ab4:	blmi	1c19b8 <log_oom_internal@plt+0x1c0618>
    1ab8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1abc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1ac0:	andeq	r2, r1, sl, ror #10
    1ac4:	strdeq	r2, [r1], -r8
    1ac8:	andeq	r0, r0, r4, ror #2
    1acc:	andeq	r2, r1, r2, asr r5
    1ad0:	andeq	r2, r1, sl, asr #10
    1ad4:	svclt	0x0000e7c4
    1ad8:	blmi	1a54480 <log_oom_internal@plt+0x1a530e0>
    1adc:	ldrbmi	lr, [r0, sp, lsr #18]!
    1ae0:	addlt	r4, r6, sl, ror r4
    1ae4:	mulls	r0, r1, r8
    1ae8:	ldmpl	r3, {r2, r8, r9, sl, fp, sp, pc}^
    1aec:			; <UNDEFINED> instruction: 0xf1b94688
    1af0:	strmi	r0, [r2], pc, lsr #30
    1af4:	rsbsvs	r6, fp, fp, lsl r8
    1af8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1afc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1b00:			; <UNDEFINED> instruction: 0xf040603b
    1b04:			; <UNDEFINED> instruction: 0x460b80b6
    1b08:			; <UNDEFINED> instruction: 0xf813461e
    1b0c:	bcs	bcd718 <log_oom_internal@plt+0xbcc378>
    1b10:			; <UNDEFINED> instruction: 0xf1bad0fa
    1b14:	andle	r0, r2, r0, lsl #30
    1b18:	mulcc	r0, sl, r8
    1b1c:	andcs	fp, r0, #125952	; 0x1ec00
    1b20:			; <UNDEFINED> instruction: 0x4611463b
    1b24:	andls	r4, r0, #48, 12	; 0x3000000
    1b28:	bl	fef3fb2c <log_oom_internal@plt+0xfef3e78c>
    1b2c:	blle	164bb34 <log_oom_internal@plt+0x164a794>
    1b30:	ldrbtmi	r4, [ip], #-3156	; 0xfffff3ac
    1b34:	strtmi	lr, [r0], -r7
    1b38:	bl	ff03fb3c <log_oom_internal@plt+0xff03e79c>
    1b3c:	strmi	r3, [r4], #-1
    1b40:	blcs	1fbd4 <log_oom_internal@plt+0x1e834>
    1b44:	strtmi	sp, [r1], -lr, asr #32
    1b48:			; <UNDEFINED> instruction: 0xf7ff4630
    1b4c:	strmi	lr, [r5], -r4, lsr #21
    1b50:	mvnsle	r2, r0, lsl #16
    1b54:	rscscc	pc, pc, #79	; 0x4f
    1b58:	strtmi	r4, [r0], -r1, asr #12
    1b5c:	b	ff2bfb60 <log_oom_internal@plt+0xff2be7c0>
    1b60:	stmdacs	r0, {r0, r7, r9, sl, lr}
    1b64:			; <UNDEFINED> instruction: 0xf8d7d053
    1b68:	strmi	sl, [r1], -r0
    1b6c:			; <UNDEFINED> instruction: 0xf7ff4650
    1b70:	stmdacs	r0, {r4, r8, r9, fp, sp, lr, pc}
    1b74:			; <UNDEFINED> instruction: 0x4648d151
    1b78:	b	fe63fb7c <log_oom_internal@plt+0xfe63e7dc>
    1b7c:			; <UNDEFINED> instruction: 0x4650e7db
    1b80:	bl	fe73fb84 <log_oom_internal@plt+0xfe73e7e4>
    1b84:	ldrtmi	r4, [r0], -r4, lsl #12
    1b88:	bl	fe63fb8c <log_oom_internal@plt+0xfe63e7ec>
    1b8c:	strmi	r1, [r5], -r3, lsr #16
    1b90:			; <UNDEFINED> instruction: 0xf5b21c9a
    1b94:	ldmdale	lr, {r7, r8, r9, sl, fp}^
    1b98:	ldrbmi	r3, [r1], -r9, lsl #6
    1b9c:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    1ba0:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    1ba4:	strtmi	sl, [r0], -r4, lsl #24
    1ba8:	b	ff23fbac <log_oom_internal@plt+0xff23e80c>
    1bac:	strmi	r4, [r1], -r0, lsr #5
    1bb0:	and	sp, r7, r2, lsl #16
    1bb4:	eorle	r4, r8, ip, lsl #5
    1bb8:	stmdbcc	r1, {r3, r9, sl, lr}
    1bbc:	stccs	8, cr15, [r1], {16}
    1bc0:	rscsle	r2, r7, pc, lsr #20
    1bc4:	svceq	0x002ff1b9
    1bc8:			; <UNDEFINED> instruction: 0x46264631
    1bcc:			; <UNDEFINED> instruction: 0x4603bf1e
    1bd0:			; <UNDEFINED> instruction: 0xf803222f
    1bd4:			; <UNDEFINED> instruction: 0xf1052b01
    1bd8:	svclt	0x00180201
    1bdc:			; <UNDEFINED> instruction: 0xf7ff4618
    1be0:	ldr	lr, [ip, r8, ror #22]
    1be4:	ldmdavs	r8!, {sl, sp}
    1be8:	b	183fbec <log_oom_internal@plt+0x183e84c>
    1bec:	blmi	91448c <log_oom_internal@plt+0x9130ec>
    1bf0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1bf4:	ldmdavs	fp!, {r1, r3, r4, fp, sp, lr}^
    1bf8:			; <UNDEFINED> instruction: 0xf04f405a
    1bfc:	teqle	sl, r0, lsl #6
    1c00:	strcc	r4, [r8, -r0, lsr #12]
    1c04:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    1c08:			; <UNDEFINED> instruction: 0x462087f0
    1c0c:			; <UNDEFINED> instruction: 0xf06fe7da
    1c10:	strbmi	r0, [r8], -fp, lsl #8
    1c14:	b	12bfc18 <log_oom_internal@plt+0x12be878>
    1c18:	strtmi	lr, [r8], -r5, ror #15
    1c1c:	b	ff13fc20 <log_oom_internal@plt+0xff13e880>
    1c20:	svclt	0x00d82806
    1c24:	cfldrdle	mvd2, [r4, #4]!
    1c28:	bmi	6134d4 <log_oom_internal@plt+0x612134>
    1c2c:			; <UNDEFINED> instruction: 0xf44f4d18
    1c30:			; <UNDEFINED> instruction: 0xf8df73c5
    1c34:	ldrbtmi	ip, [sl], #-96	; 0xffffffa0
    1c38:	subscc	r4, r8, #2097152000	; 0x7d000000
    1c3c:	andls	r4, r0, #252, 8	; 0xfc000000
    1c40:	andge	pc, ip, sp, asr #17
    1c44:	strls	r1, [r2], -sl, ror #25
    1c48:			; <UNDEFINED> instruction: 0xf8cd2007
    1c4c:	strcs	ip, [r1], #-4
    1c50:	bl	193fc54 <log_oom_internal@plt+0x193e8b4>
    1c54:	bmi	43bbd0 <log_oom_internal@plt+0x43a830>
    1c58:			; <UNDEFINED> instruction: 0x73bdf44f
    1c5c:	andcs	r4, r0, pc, lsl #24
    1c60:	ldrbtmi	r4, [sl], #-2319	; 0xfffff6f1
    1c64:	subcc	r4, r4, #124, 8	; 0x7c000000
    1c68:	andls	r4, r0, #2030043136	; 0x79000000
    1c6c:			; <UNDEFINED> instruction: 0xf7ff1ce2
    1c70:			; <UNDEFINED> instruction: 0x460eeb50
    1c74:			; <UNDEFINED> instruction: 0xf7ffe74d
    1c78:	svclt	0x0000eace
    1c7c:			; <UNDEFINED> instruction: 0x000123b4
    1c80:	andeq	r0, r0, r8, lsr #2
    1c84:	andeq	r1, r0, r2, lsl #13
    1c88:	andeq	r2, r1, r4, lsr #5
    1c8c:	andeq	r1, r0, lr, ror r5
    1c90:	andeq	r1, r0, r8, rrx
    1c94:	muleq	r0, ip, r0
    1c98:	andeq	r1, r0, r2, asr r5
    1c9c:	andeq	r1, r0, ip, lsr r0
    1ca0:	andeq	r1, r0, r0, asr r0
    1ca4:	svcmi	0x00f0e92d
    1ca8:	ldclcs	8, cr15, [ip], {223}	; 0xdf
    1cac:	blhi	2bd168 <log_oom_internal@plt+0x2bbdc8>
    1cb0:	ldclcc	8, cr15, [r8], {223}	; 0xdf
    1cb4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1cb8:	ldmdavs	fp, {r0, r5, r7, ip, sp, pc}
    1cbc:			; <UNDEFINED> instruction: 0xf04f931f
    1cc0:			; <UNDEFINED> instruction: 0xf8df0300
    1cc4:	ldrbtmi	r3, [fp], #-3276	; 0xfffff334
    1cc8:	stmdacs	r0, {r0, r1, r3, r8, r9, ip, pc}
    1ccc:	bichi	pc, ip, #0
    1cd0:	cdp	8, 0, cr7, cr9, cr3, {0}
    1cd4:	blcs	bc451c <log_oom_internal@plt+0xbc317c>
    1cd8:			; <UNDEFINED> instruction: 0xf8dfd110
    1cdc:			; <UNDEFINED> instruction: 0xf44f4cb8
    1ce0:			; <UNDEFINED> instruction: 0xf8df73cf
    1ce4:			; <UNDEFINED> instruction: 0x20002cb4
    1ce8:	ldcne	8, cr15, [r0], #892	; 0x37c
    1cec:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1cf0:	ldrbtmi	r3, [r9], #-1132	; 0xfffffb94
    1cf4:	strls	r3, [r0], #-515	; 0xfffffdfd
    1cf8:	bl	2bfcfc <log_oom_internal@plt+0x2be95c>
    1cfc:			; <UNDEFINED> instruction: 0xf8df4689
    1d00:	ldrbtmi	r1, [r9], #-3232	; 0xfffff360
    1d04:	b	fe93fd08 <log_oom_internal@plt+0xfe93e968>
    1d08:			; <UNDEFINED> instruction: 0xf0402800
    1d0c:			; <UNDEFINED> instruction: 0xf8df83bd
    1d10:	mrc	12, 0, fp, cr9, cr4, {4}
    1d14:	ldrbtmi	r1, [fp], #2576	; 0xa10
    1d18:	rsbseq	pc, ip, fp, lsl #2
    1d1c:	b	1bbfd20 <log_oom_internal@plt+0x1bbe980>
    1d20:			; <UNDEFINED> instruction: 0xf8df9a0b
    1d24:	andls	r3, sp, r4, lsl #25
    1d28:			; <UNDEFINED> instruction: 0x461858d3
    1d2c:	movwls	r4, #50716	; 0xc61c
    1d30:	b	ff43fd34 <log_oom_internal@plt+0xff43e994>
    1d34:	strtmi	r4, [r0], -r3, lsl #12
    1d38:	mcr	6, 0, r4, cr9, cr13, {0}
    1d3c:			; <UNDEFINED> instruction: 0xf7ff3a90
    1d40:	strmi	lr, [r3], -sl, asr #21
    1d44:	cfmadd32	mvax1, mvfx4, mvfx10, mvfx0
    1d48:			; <UNDEFINED> instruction: 0x461c3a10
    1d4c:	b	ff0bfd50 <log_oom_internal@plt+0xff0be9b0>
    1d50:			; <UNDEFINED> instruction: 0xf384fab4
    1d54:	vstrcs.16	s0, [r0, #-182]	; 0xffffff4a	; <UNPREDICTABLE>
    1d58:	movwcs	fp, #7944	; 0x1f08
    1d5c:	svclt	0x00082800
    1d60:	strmi	r2, [r0], r1, lsl #6
    1d64:			; <UNDEFINED> instruction: 0xf0402b00
    1d68:			; <UNDEFINED> instruction: 0xf8df80dc
    1d6c:	cdp	12, 0, cr2, cr10, cr0, {2}
    1d70:	movwls	r0, #39568	; 0x9a90
    1d74:	bls	43d59c <log_oom_internal@plt+0x43c1fc>
    1d78:	ldccc	8, cr15, [r4], #-892	; 0xfffffc84
    1d7c:	andcc	r4, r3, #2046820352	; 0x7a000000
    1d80:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    1d84:	movwls	r3, #62364	; 0xf39c
    1d88:	bne	43d5f4 <log_oom_internal@plt+0x43c254>
    1d8c:			; <UNDEFINED> instruction: 0xf7ff4658
    1d90:	stmdacs	r0, {r0, r1, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    1d94:	tsthi	fp, r0, asr #6	; <UNPREDICTABLE>
    1d98:			; <UNDEFINED> instruction: 0xf7ff4658
    1d9c:	mulcc	r1, r0, sl
    1da0:			; <UNDEFINED> instruction: 0xf89b4483
    1da4:	blcs	ddac <log_oom_internal@plt+0xca0c>
    1da8:	mnf<illegal precision>z	f5, #0.5
    1dac:			; <UNDEFINED> instruction: 0xac1d9a10
    1db0:	bhi	fe43d620 <log_oom_internal@plt+0xfe43c280>
    1db4:	bleq	143e1f0 <log_oom_internal@plt+0x143ce50>
    1db8:	movwls	r9, #41758	; 0xa31e
    1dbc:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    1dc0:	blge	5a6a3c <log_oom_internal@plt+0x5a569c>
    1dc4:	blge	ffb40148 <log_oom_internal@plt+0xffb3eda8>
    1dc8:	bcc	fe43d5f0 <log_oom_internal@plt+0xfe43c250>
    1dcc:	blcc	ffa40150 <log_oom_internal@plt+0xffa3edb0>
    1dd0:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    1dd4:			; <UNDEFINED> instruction: 0xf8df930d
    1dd8:	ldrbtmi	r3, [fp], #-3044	; 0xfffff41c
    1ddc:			; <UNDEFINED> instruction: 0xf8df930e
    1de0:	ldrbtmi	r3, [fp], #-3040	; 0xfffff420
    1de4:	bcc	43d60c <log_oom_internal@plt+0x43c26c>
    1de8:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx14
    1dec:			; <UNDEFINED> instruction: 0x465b2a90
    1df0:	beq	fe43d65c <log_oom_internal@plt+0xfe43c2bc>
    1df4:			; <UNDEFINED> instruction: 0xf7ff4621
    1df8:	stmdacs	r0, {r2, r7, r8, fp, sp, lr, pc}
    1dfc:	addshi	pc, r9, r0
    1e00:	beq	43d670 <log_oom_internal@plt+0x43c2d0>
    1e04:			; <UNDEFINED> instruction: 0xf7ff9914
    1e08:	strmi	lr, [r5], -r0, ror #20
    1e0c:	stmdacs	r0, {r0, r1, r2, r4, ip, pc}
    1e10:	movthi	pc, #45056	; 0xb000	; <UNPREDICTABLE>
    1e14:	ldrtmi	fp, [r0], -r6, asr #2
    1e18:	b	143fe1c <log_oom_internal@plt+0x143ea7c>
    1e1c:			; <UNDEFINED> instruction: 0x46024631
    1e20:			; <UNDEFINED> instruction: 0xf7ff4628
    1e24:	ldmiblt	r0!, {r1, r5, r6, r8, fp, sp, lr, pc}
    1e28:	ldrsbls	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    1e2c:	strbmi	r4, [r9], -r8, lsr #12
    1e30:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e34:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    1e38:	orrhi	pc, pc, r0
    1e3c:	blcc	fe1401c0 <log_oom_internal@plt+0xfe13ee20>
    1e40:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1e44:	strle	r0, [r6, #-1755]	; 0xfffff925
    1e48:	blne	1f401cc <log_oom_internal@plt+0x1f3ee2c>
    1e4c:	andcs	r4, r1, sl, asr #12
    1e50:			; <UNDEFINED> instruction: 0xf7ff4479
    1e54:	ldmdbls	r4, {r1, r3, r4, r7, r9, fp, sp, lr, pc}
    1e58:			; <UNDEFINED> instruction: 0xf7ff4640
    1e5c:	andsls	lr, r5, r6, lsr sl
    1e60:	sbcle	r2, r2, r0, lsl #16
    1e64:	tstls	ip, #0, 6
    1e68:	blcc	18401ec <log_oom_internal@plt+0x183ee4c>
    1e6c:	blt	fe43d69c <log_oom_internal@plt+0xfe43c2fc>
    1e70:	andeq	pc, r1, #111	; 0x6f
    1e74:	stmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    1e78:	svcge	0x0017447b
    1e7c:	bhi	43d6a8 <log_oom_internal@plt+0x43c308>
    1e80:	mcr	2, 0, r9, cr11, cr11, {0}
    1e84:			; <UNDEFINED> instruction: 0x469b4a10
    1e88:			; <UNDEFINED> instruction: 0xf8dfe01f
    1e8c:	ldrbtmi	r2, [sl], #-2884	; 0xfffff4bc
    1e90:			; <UNDEFINED> instruction: 0xf7ff920c
    1e94:	bls	33c824 <log_oom_internal@plt+0x33b484>
    1e98:	teqle	ip, r0, lsl #16
    1e9c:	blhi	d40220 <log_oom_internal@plt+0xd3ee80>
    1ea0:	blls	293288 <log_oom_internal@plt+0x291ee8>
    1ea4:	andls	r2, ip, #10
    1ea8:	movwls	r3, #41729	; 0xa301
    1eac:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1eb0:	bcc	43d718 <log_oom_internal@plt+0x43c378>
    1eb4:	ldrbmi	r9, [r9], -ip, lsl #20
    1eb8:	strls	r9, [r1], #-1283	; 0xfffffafd
    1ebc:	andhi	pc, r0, sp, asr #17
    1ec0:	andcs	r9, r1, r2
    1ec4:	b	183fec8 <log_oom_internal@plt+0x183eb28>
    1ec8:	movwcs	r9, #2069	; 0x815
    1ecc:			; <UNDEFINED> instruction: 0x4649463a
    1ed0:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ed4:			; <UNDEFINED> instruction: 0xf0002800
    1ed8:	ldflsd	f0, [r7, #-44]	; 0xffffffd4
    1edc:	ldrtmi	fp, [r0], -lr, asr #2
    1ee0:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ee4:			; <UNDEFINED> instruction: 0x46024631
    1ee8:			; <UNDEFINED> instruction: 0xf7ff4628
    1eec:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    1ef0:			; <UNDEFINED> instruction: 0xf8dad1ea
    1ef4:	ldreq	r3, [fp], r0
    1ef8:	cfldr32ls	mvfx13, [r6], {230}	; 0xe6
    1efc:	b	b3ff00 <log_oom_internal@plt+0xb3eb60>
    1f00:	sbcle	r2, r2, r0, lsl #16
    1f04:	bcs	ff440288 <log_oom_internal@plt+0xff43eee8>
    1f08:	andls	r4, ip, #2046820352	; 0x7a000000
    1f0c:	b	93ff10 <log_oom_internal@plt+0x93eb70>
    1f10:	stmdacs	r0, {r2, r3, r9, fp, ip, pc}
    1f14:			; <UNDEFINED> instruction: 0xf8dfd0c2
    1f18:	ldrbtmi	r8, [r8], #2756	; 0xac4
    1f1c:	cdp	7, 1, cr14, cr10, cr1, {6}
    1f20:			; <UNDEFINED> instruction: 0xac1d8a90
    1f24:	bleq	143e360 <log_oom_internal@plt+0x143cfc0>
    1f28:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    1f2c:	stmib	sp, {r9, sp}^
    1f30:			; <UNDEFINED> instruction: 0xf8df3209
    1f34:	smlatbcs	r0, ip, sl, r3
    1f38:	vldrge	s18, [r5, #-44]	; 0xffffffd4
    1f3c:	beq	fe43d7a8 <log_oom_internal@plt+0xfe43c408>
    1f40:			; <UNDEFINED> instruction: 0x463258d6
    1f44:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f48:	mrc	6, 0, r4, cr10, cr2, {1}
    1f4c:	tstcs	r0, r0, lsl sl
    1f50:	stmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f54:	andeq	pc, r1, #111	; 0x6f
    1f58:	stmib	sp, {r8, r9, sp}^
    1f5c:	and	r2, lr, sp, lsl r3
    1f60:			; <UNDEFINED> instruction: 0x46409914
    1f64:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f68:	tstcs	r0, r2, lsr r6
    1f6c:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f70:			; <UNDEFINED> instruction: 0x46409914
    1f74:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f78:			; <UNDEFINED> instruction: 0xf7ff9814
    1f7c:			; <UNDEFINED> instruction: 0x465be898
    1f80:	strtmi	r4, [r1], -sl, lsr #12
    1f84:			; <UNDEFINED> instruction: 0xf7ff4640
    1f88:	stmdacs	r0, {r2, r3, r4, r5, r7, fp, sp, lr, pc}
    1f8c:	blls	276734 <log_oom_internal@plt+0x275394>
    1f90:	stcls	6, cr4, [sl, #-8]
    1f94:			; <UNDEFINED> instruction: 0x46404611
    1f98:	b	513810 <log_oom_internal@plt+0x512470>
    1f9c:	svclt	0x00380423
    1fa0:	strls	r4, [r9], #-1580	; 0xfffff9d4
    1fa4:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fa8:	bcs	e4032c <log_oom_internal@plt+0xe3ef8c>
    1fac:	ldmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1fb0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1fb4:	blls	7dc024 <log_oom_internal@plt+0x7dac84>
    1fb8:			; <UNDEFINED> instruction: 0xf04f405a
    1fbc:			; <UNDEFINED> instruction: 0xf0400300
    1fc0:	stmdals	r9, {r0, r5, r6, r7, r8, sl, pc}
    1fc4:	ldc	0, cr11, [sp], #132	; 0x84
    1fc8:	pop	{r1, r3, r8, r9, fp, pc}
    1fcc:	mrc	15, 0, r8, cr9, cr0, {7}
    1fd0:			; <UNDEFINED> instruction: 0xf04f1a10
    1fd4:			; <UNDEFINED> instruction: 0x465832ff
    1fd8:	stm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1fdc:	stmdacs	r0, {r0, r7, r9, sl, lr}
    1fe0:	strcs	sp, [r0], #-157	; 0xffffff63
    1fe4:			; <UNDEFINED> instruction: 0x46209418
    1fe8:	ldrmi	lr, [r9], #-2509	; 0xfffff633
    1fec:			; <UNDEFINED> instruction: 0xf7ff941b
    1ff0:	stmdacs	r6, {r2, r3, r4, r6, r7, fp, sp, lr, pc}
    1ff4:	tsthi	fp, r0, lsl #6	; <UNPREDICTABLE>
    1ff8:			; <UNDEFINED> instruction: 0xf7ff4648
    1ffc:	strmi	lr, [r6], -r4, asr #17
    2000:	ldmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2004:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx7
    2008:	strcs	sp, [r0, #-121]	; 0xffffff87
    200c:	eorsvs	r4, sp, r0, lsr r6
    2010:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2014:	stmdacs	r0, {r2, r9, sl, lr}
    2018:	msrhi	CPSR_fs, r0
    201c:	stmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2020:	mcr	6, 0, r4, cr12, cr10, {5}
    2024:	svcls	0x000d9a10
    2028:	sxtabmi	r4, r8, fp, ror #8
    202c:	eorslt	pc, r8, sp, asr #17
    2030:	bcc	fe43d858 <log_oom_internal@plt+0xfe43c4b8>
    2034:	vmov.32	d11[0], sl
    2038:	blge	650880 <log_oom_internal@plt+0x64f4e0>
    203c:	bcc	fe43d870 <log_oom_internal@plt+0xfe43c4d0>
    2040:	strtmi	lr, [r0], -r5, lsr #32
    2044:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2048:	stfned	f3, [sl], #736	; 0x2e0
    204c:	ldmdage	r8, {r1, r3, r4, r8, fp, sp, pc}
    2050:			; <UNDEFINED> instruction: 0xf7ff2304
    2054:	stmdacs	r0, {r1, r2, r4, r5, r7, fp, sp, lr, pc}
    2058:	rscshi	pc, pc, r0
    205c:	andseq	pc, r3, r4, lsl #2
    2060:	ldrdlt	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    2064:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2068:	eoreq	pc, r5, fp, asr #16
    206c:			; <UNDEFINED> instruction: 0xf8539b18
    2070:	blcs	e10c <log_oom_internal@plt+0xcd6c>
    2074:	rscshi	pc, r1, r0
    2078:	movwcs	r3, #1281	; 0x501
    207c:			; <UNDEFINED> instruction: 0xf8ca4630
    2080:			; <UNDEFINED> instruction: 0xf7ff3000
    2084:	strmi	lr, [r4], -lr, ror #16
    2088:			; <UNDEFINED> instruction: 0xf0002800
    208c:	strtmi	r8, [r1], -lr, ror #1
    2090:			; <UNDEFINED> instruction: 0xf7ff4630
    2094:	svccs	0x0000e8ea
    2098:			; <UNDEFINED> instruction: 0xf894d0d3
    209c:			; <UNDEFINED> instruction: 0xf1b99012
    20a0:	bicle	r0, lr, r4, lsl #30
    20a4:	bleq	4fe4bc <log_oom_internal@plt+0x4fd11c>
    20a8:	bne	fe43d910 <log_oom_internal@plt+0xfe43c570>
    20ac:			; <UNDEFINED> instruction: 0xf7ff4658
    20b0:	stmdacs	r0, {r1, r2, r4, r5, r6, fp, sp, lr, pc}
    20b4:	cdp	0, 1, cr13, cr11, cr5, {6}
    20b8:			; <UNDEFINED> instruction: 0xf1081a10
    20bc:	cdp	2, 1, cr0, cr11, cr2, {0}
    20c0:			; <UNDEFINED> instruction: 0x464b0a90
    20c4:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    20c8:			; <UNDEFINED> instruction: 0xf0002800
    20cc:	blls	6623ec <log_oom_internal@plt+0x66104c>
    20d0:	movwls	r4, #42584	; 0xa658
    20d4:	ldmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    20d8:			; <UNDEFINED> instruction: 0xf8439b0a
    20dc:	ldmdals	r9, {r3, r5}
    20e0:	eorcc	pc, r8, r0, asr r8	; <UNPREDICTABLE>
    20e4:			; <UNDEFINED> instruction: 0xf0002b00
    20e8:			; <UNDEFINED> instruction: 0xf1088507
    20ec:	str	r0, [r8, r1, lsl #16]!
    20f0:	bhi	43d95c <log_oom_internal@plt+0x43c5bc>
    20f4:	blt	fe43d964 <log_oom_internal@plt+0xfe43c5c4>
    20f8:	bmi	43d96c <log_oom_internal@plt+0x43c5cc>
    20fc:	stmdavs	r4, {r0, r2, r4, r5, r6, r9, sl, sp, lr, pc}
    2100:	svclt	0x00042c02
    2104:			; <UNDEFINED> instruction: 0x46339819
    2108:	ldrtmi	sp, [r0], -ip
    210c:	stmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2110:	vsub.i8	d2, d0, d2
    2114:	b	fe122cd4 <log_oom_internal@plt+0xfe121934>
    2118:	ldmdals	r9, {r2, r5, r6, r7, r8, r9, ip, sp, lr}
    211c:	mvnvc	lr, #166912	; 0x28c00
    2120:	subsmi	fp, fp, #-1342177267	; 0xb000000d
    2124:	movwls	fp, #41240	; 0xa118
    2128:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    212c:	ldmdals	r8, {r1, r3, r8, r9, fp, ip, pc}
    2130:	movwls	fp, #41240	; 0xa118
    2134:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2138:			; <UNDEFINED> instruction: 0xb1269b0a
    213c:	movwls	r4, #42544	; 0xa630
    2140:	svc	0x00e4f7fe
    2144:	bls	268d74 <log_oom_internal@plt+0x2679d4>
    2148:	ldrmi	r4, [r1], -r8, asr #12
    214c:	svclt	0x00082a00
    2150:	tstls	r9, r9, lsl r6
    2154:	svc	0x00aaf7fe
    2158:	andsls	lr, r8, lr, lsl r6
    215c:	svceq	0x0000f1b9
    2160:	bicshi	pc, r2, #0
    2164:			; <UNDEFINED> instruction: 0xf7ff4648
    2168:	stmdacs	r0, {r1, r4, r5, fp, sp, lr, pc}
    216c:			; <UNDEFINED> instruction: 0x81adf300
    2170:			; <UNDEFINED> instruction: 0x4648a918
    2174:	stmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2178:	vmlal.s8	q9, d0, d0
    217c:	ldmdals	r8, {r4, r5, r7, r8, pc}
    2180:	andscs	sl, r0, #25600	; 0x6400
    2184:	smladxls	r0, r9, r6, r4
    2188:	ldrvc	lr, [r9, -sp, asr #19]
    218c:	stm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2190:	vmlal.s8	q9, d0, d0
    2194:	blge	6a2d04 <log_oom_internal@plt+0x6a1964>
    2198:	andscs	r4, r0, #59768832	; 0x3900000
    219c:	strls	r4, [r0, -r8, lsr #12]
    21a0:	stm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21a4:	vmlal.s8	q9, d0, d0
    21a8:	ldmib	sp, {r4, r6, r7, r9, pc}^
    21ac:			; <UNDEFINED> instruction: 0x46390719
    21b0:	svc	0x00eef7fe
    21b4:	ldrtmi	r4, [r8], -r3, lsl #12
    21b8:			; <UNDEFINED> instruction: 0xf7fe461f
    21bc:	ldmdals	r9, {r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    21c0:	svc	0x0074f7fe
    21c4:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    21c8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    21cc:			; <UNDEFINED> instruction: 0xf0002f00
    21d0:	ldreq	r8, [r8, r2, asr #5]
    21d4:	cmnhi	pc, r0, asr #2	; <UNPREDICTABLE>
    21d8:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21dc:			; <UNDEFINED> instruction: 0xf0402800
    21e0:			; <UNDEFINED> instruction: 0xf8df84b5
    21e4:	ldrbtmi	r7, [pc], #-2060	; 21ec <log_oom_internal@plt+0xe4c>
    21e8:	ldm	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21ec:			; <UNDEFINED> instruction: 0xf0402800
    21f0:			; <UNDEFINED> instruction: 0xf8df84a9
    21f4:	ldrbtmi	r3, [fp], #-2048	; 0xfffff800
    21f8:	andcs	r9, sl, ip, lsl #6
    21fc:	movwcc	r9, #6922	; 0x1b0a
    2200:			; <UNDEFINED> instruction: 0xf7ff930a
    2204:	blls	33c28c <log_oom_internal@plt+0x33aeec>
    2208:	ubfxne	pc, pc, #17, #13
    220c:	strls	r4, [r3, #-1594]	; 0xfffff9c6
    2210:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
    2214:	ubfxcc	pc, pc, #17, #5
    2218:	andls	pc, r4, sp, asr #17
    221c:	andls	r4, r2, fp, ror r4
    2220:			; <UNDEFINED> instruction: 0xf7ff2001
    2224:	ldmdals	r8, {r1, r4, r5, r7, fp, sp, lr, pc}
    2228:	svc	0x0040f7fe
    222c:			; <UNDEFINED> instruction: 0xf8dfe613
    2230:			; <UNDEFINED> instruction: 0x462107d0
    2234:			; <UNDEFINED> instruction: 0x27ccf8df
    2238:	orrsvc	pc, r7, #1325400064	; 0x4f000000
    223c:			; <UNDEFINED> instruction: 0x57c8f8df
    2240:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    2244:	ldrbtmi	r3, [sp], #-156	; 0xffffff64
    2248:	andcc	r9, r3, #0
    224c:	andls	pc, r8, sp, asr #17
    2250:	andcs	r9, r7, r1, lsl #10
    2254:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2258:	cfmsub32	mvax6, mvfx14, mvfx12, mvfx14
    225c:			; <UNDEFINED> instruction: 0xf06f9a10
    2260:			; <UNDEFINED> instruction: 0xf8dd030b
    2264:	ldmdals	r9, {r3, r4, r5, ip, sp, pc}
    2268:	mrc	7, 0, lr, cr12, cr12, {2}
    226c:			; <UNDEFINED> instruction: 0x46579a10
    2270:	ldrsbtlt	pc, [r8], -sp	; <UNPREDICTABLE>
    2274:	ldmdals	r9, {r0, r1, r3, r4, r5, fp, sp, lr}
    2278:	svclt	0x00c82b00
    227c:			; <UNDEFINED> instruction: 0xf73f425b
    2280:			; <UNDEFINED> instruction: 0xf7feaf51
    2284:	ldmdals	r8, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    2288:	svc	0x0070f7fe
    228c:	blcs	28ef8 <log_oom_internal@plt+0x27b58>
    2290:	adchi	pc, r6, #0
    2294:	movwls	r3, #60164	; 0xeb04
    2298:			; <UNDEFINED> instruction: 0x3770f8df
    229c:	bls	fe43dad0 <log_oom_internal@plt+0xfe43c730>
    22a0:			; <UNDEFINED> instruction: 0x276cf8df
    22a4:	bvs	fe43dacc <log_oom_internal@plt+0xfe43c72c>
    22a8:			; <UNDEFINED> instruction: 0x33bc447b
    22ac:	blcc	4bc9e8 <log_oom_internal@plt+0x4bb648>
    22b0:	blt	43db20 <log_oom_internal@plt+0x43c780>
    22b4:	andcc	r4, r3, #2046820352	; 0x7a000000
    22b8:	bcs	43daf0 <log_oom_internal@plt+0x43c750>
    22bc:			; <UNDEFINED> instruction: 0xf8539b0e
    22c0:	movwls	r4, #61188	; 0xef04
    22c4:			; <UNDEFINED> instruction: 0xf0002c00
    22c8:			; <UNDEFINED> instruction: 0xf8df8285
    22cc:	strtmi	r1, [r0], -r8, asr #14
    22d0:	ldrls	r2, [sp, #-1280]	; 0xfffffb00
    22d4:			; <UNDEFINED> instruction: 0xf7fe4479
    22d8:	andls	lr, sl, r2, ror #30
    22dc:			; <UNDEFINED> instruction: 0xf0402800
    22e0:	cdp	2, 1, cr8, cr11, cr12, {3}
    22e4:			; <UNDEFINED> instruction: 0xf04f0a90
    22e8:			; <UNDEFINED> instruction: 0x462132ff
    22ec:	svc	0x0002f7fe
    22f0:	beq	43db24 <log_oom_internal@plt+0x43c784>
    22f4:			; <UNDEFINED> instruction: 0xf0002800
    22f8:	stmdals	sl, {r1, r3, r6, r7, r8, pc}
    22fc:	svc	0x0054f7fe
    2300:	vsub.i8	d2, d0, d6
    2304:			; <UNDEFINED> instruction: 0x462081d7
    2308:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    230c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    2310:			; <UNDEFINED> instruction: 0x81bdf000
    2314:			; <UNDEFINED> instruction: 0xf7ff212e
    2318:	stmdacs	r0, {r3, fp, sp, lr, pc}
    231c:	strthi	pc, [lr], #-0
    2320:	strcs	sl, [r0], #-2333	; 0xfffff6e3
    2324:	cdp	0, 1, cr7, cr11, cr4, {0}
    2328:			; <UNDEFINED> instruction: 0xf7fe0a10
    232c:	cdpne	14, 0, cr14, cr5, cr8, {5}
    2330:			; <UNDEFINED> instruction: 0x81b2f2c0
    2334:			; <UNDEFINED> instruction: 0xf7fe981d
    2338:	blls	77dfa8 <log_oom_internal@plt+0x77cc08>
    233c:			; <UNDEFINED> instruction: 0xf0002b00
    2340:	mrc	1, 0, r8, cr11, cr0, {6}
    2344:			; <UNDEFINED> instruction: 0xf1a3aa90
    2348:			; <UNDEFINED> instruction: 0xf8df0804
    234c:			; <UNDEFINED> instruction: 0xf8df66cc
    2350:	ldrbtmi	r3, [lr], #-1740	; 0xfffff934
    2354:	eorhi	pc, r8, sp, asr #17
    2358:	tstls	r1, #2063597568	; 0x7b000000
    235c:	blls	293e28 <log_oom_internal@plt+0x292a88>
    2360:	svcmi	0x0004f853
    2364:	stccs	3, cr9, [r0], {10}
    2368:			; <UNDEFINED> instruction: 0x81b6f000
    236c:	strtmi	r4, [r0], -r9, asr #12
    2370:	svc	0x0014f7fe
    2374:	rscsle	r2, r2, r0, lsl #16
    2378:	cfmsub32	mvax1, mvfx4, mvfx11, mvfx1
    237c:			; <UNDEFINED> instruction: 0xf04f0a10
    2380:			; <UNDEFINED> instruction: 0xf7fe32ff
    2384:			; <UNDEFINED> instruction: 0x4604eeb8
    2388:			; <UNDEFINED> instruction: 0xf0002800
    238c:			; <UNDEFINED> instruction: 0x46508212
    2390:	svc	0x0094f7fe
    2394:	andcs	r4, r0, r0, lsl #13
    2398:	svc	0x0006f7fe
    239c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    23a0:	stmdacs	r6, {r5, r7, sl, lr}
    23a4:	msrhi	(UNDEF: 58), r0
    23a8:	beq	fe43dc14 <log_oom_internal@plt+0xfe43c874>
    23ac:	strbmi	r4, [r1], -r2, lsr #12
    23b0:	svc	0x00f0f7fe
    23b4:	vmull.p8	<illegal reg q0.5>, d0, d5
    23b8:			; <UNDEFINED> instruction: 0xf11580f4
    23bc:			; <UNDEFINED> instruction: 0xf0400f11
    23c0:	andcs	r8, r0, sp, lsr #3
    23c4:	mrc	7, 7, APSR_nzcv, cr0, cr14, {7}
    23c8:	vsub.i8	d2, d0, d6
    23cc:			; <UNDEFINED> instruction: 0x464180fd
    23d0:			; <UNDEFINED> instruction: 0xf7fe4658
    23d4:			; <UNDEFINED> instruction: 0xf7feef0e
    23d8:	strtmi	lr, [r2], -sl, ror #28
    23dc:	ldrbmi	r4, [r8], -r1, asr #12
    23e0:	svc	0x00d8f7fe
    23e4:	vmull.p8	<illegal reg q8.5>, d0, d5
    23e8:	mrc	1, 0, r8, cr10, cr9, {4}
    23ec:			; <UNDEFINED> instruction: 0x46390a90
    23f0:	svc	0x006af7fe
    23f4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    23f8:	teqhi	r5, r0	; <UNPREDICTABLE>
    23fc:			; <UNDEFINED> instruction: 0xf7fe4620
    2400:			; <UNDEFINED> instruction: 0x4604efbe
    2404:			; <UNDEFINED> instruction: 0xf0002800
    2408:	ldrdcs	r8, [r0], -r4
    240c:	mcr	7, 6, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2410:	vsub.i8	d2, d0, d6
    2414:	strtmi	r8, [r0], -sp, lsl #2
    2418:	svc	0x002cf7fe
    241c:	strmi	r4, [r1], -r2, lsr #12
    2420:			; <UNDEFINED> instruction: 0xf7fe4628
    2424:	mcrne	15, 0, lr, cr5, cr8, {5}
    2428:			; <UNDEFINED> instruction: 0x4620da99
    242c:	mrc	7, 1, APSR_nzcv, cr14, cr14, {7}
    2430:	svceq	0x0011f115
    2434:	ldmdals	sp, {r0, r1, r4, r7, ip, lr, pc}
    2438:			; <UNDEFINED> instruction: 0xf0002800
    243c:			; <UNDEFINED> instruction: 0xf7fe836b
    2440:	mrc	15, 0, lr, cr11, cr10, {3}
    2444:			; <UNDEFINED> instruction: 0xf7fe0a10
    2448:			; <UNDEFINED> instruction: 0x4638ee32
    244c:	mcr	7, 1, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2450:	strtmi	r2, [fp], -r0, lsl #26
    2454:	svcge	0x0032f6bf
    2458:	bls	fe43dccc <log_oom_internal@plt+0xfe43c92c>
    245c:	bvs	fe43dcc4 <log_oom_internal@plt+0xfe43c924>
    2460:	ldrdlt	pc, [ip], #-141	; 0xffffff73
    2464:			; <UNDEFINED> instruction: 0xe65d9819
    2468:	ldrmi	pc, [r4, #2271]!	; 0x8df
    246c:	orrsne	pc, sp, #64, 4
    2470:	ldrcs	pc, [r0, #2271]!	; 0x8df
    2474:	ldrne	pc, [r0, #2271]!	; 0x8df
    2478:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    247c:	ldrbtmi	r3, [r9], #-1132	; 0xfffffb94
    2480:	strls	r3, [r0], #-515	; 0xfffffdfd
    2484:	svc	0x0044f7fe
    2488:	strmi	pc, [r0, #2271]!	; 0x8df
    248c:	orrsne	pc, pc, #64, 4
    2490:	ldrcs	pc, [ip, #2271]	; 0x8df
    2494:			; <UNDEFINED> instruction: 0xf8df2000
    2498:	ldrbtmi	r1, [ip], #-1436	; 0xfffffa64
    249c:	strbtcc	r4, [ip], #-1146	; 0xfffffb86
    24a0:	andcc	r4, r3, #2030043136	; 0x79000000
    24a4:			; <UNDEFINED> instruction: 0xf7fe9400
    24a8:			; <UNDEFINED> instruction: 0xf8dfef34
    24ac:	vst3.32	{d18,d20,d22}, [pc], ip
    24b0:			; <UNDEFINED> instruction: 0xf8df73e0
    24b4:			; <UNDEFINED> instruction: 0xf8df4588
    24b8:	ldrbtmi	r1, [sl], #-1416	; 0xfffffa78
    24bc:	rsbcc	r4, ip, #124, 8	; 0x7c000000
    24c0:	andls	r4, r0, #2030043136	; 0x79000000
    24c4:			; <UNDEFINED> instruction: 0xf7fe1ce2
    24c8:			; <UNDEFINED> instruction: 0xf8dfef24
    24cc:	ldrbtmi	r3, [fp], #-1400	; 0xfffffa88
    24d0:	bfieq	r6, fp, #16, #16
    24d4:	ldmdals	r8, {r1, r3, r4, r5, sl, ip, lr, pc}
    24d8:	stcl	7, cr15, [r8, #1016]!	; 0x3f8
    24dc:	blls	37b7d0 <log_oom_internal@plt+0x37a430>
    24e0:			; <UNDEFINED> instruction: 0x071a681b
    24e4:	andshi	pc, sp, #64, 2
    24e8:	svc	0x0036f7fe
    24ec:			; <UNDEFINED> instruction: 0xf0402800
    24f0:			; <UNDEFINED> instruction: 0xf8df830b
    24f4:	ldrbtmi	r7, [pc], #-1364	; 24fc <log_oom_internal@plt+0x115c>
    24f8:	svc	0x002ef7fe
    24fc:			; <UNDEFINED> instruction: 0xf0402800
    2500:			; <UNDEFINED> instruction: 0xf8df8306
    2504:	ldrbtmi	r3, [fp], #-1352	; 0xfffffab8
    2508:	movwls	r2, #49162	; 0xc00a
    250c:	mrc	7, 4, APSR_nzcv, cr10, cr14, {7}
    2510:			; <UNDEFINED> instruction: 0xf8df9b0c
    2514:			; <UNDEFINED> instruction: 0x463a153c
    2518:	movwls	r9, #1283	; 0x503
    251c:			; <UNDEFINED> instruction: 0xf8df4479
    2520:			; <UNDEFINED> instruction: 0xf8cd3534
    2524:	ldrbtmi	r9, [fp], #-4
    2528:	andcs	r9, r1, r2
    252c:	svc	0x002cf7fe
    2530:	strcc	pc, [r4, #-2271]!	; 0xfffff721
    2534:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2538:			; <UNDEFINED> instruction: 0xf0402b00
    253c:	blls	2a2d24 <log_oom_internal@plt+0x2a1984>
    2540:	movwcc	r9, #6168	; 0x1818
    2544:			; <UNDEFINED> instruction: 0xf7fe930a
    2548:	str	lr, [r4], #3506	; 0xdb2
    254c:	svc	0x0004f7fe
    2550:			; <UNDEFINED> instruction: 0xf0402800
    2554:			; <UNDEFINED> instruction: 0xf8df8215
    2558:	ldrbtmi	r2, [sl], #-1284	; 0xfffffafc
    255c:			; <UNDEFINED> instruction: 0xf7fe920c
    2560:	bls	33e158 <log_oom_internal@plt+0x33cdb8>
    2564:			; <UNDEFINED> instruction: 0xf0402800
    2568:			; <UNDEFINED> instruction: 0xf8df8208
    256c:	ldrbtmi	r7, [pc], #-1268	; 2574 <log_oom_internal@plt+0x11d4>
    2570:	andcs	r9, sl, sl, lsl #22
    2574:	movwcc	r9, #4620	; 0x120c
    2578:			; <UNDEFINED> instruction: 0xf7fe930a
    257c:			; <UNDEFINED> instruction: 0xf8dfee64
    2580:			; <UNDEFINED> instruction: 0xf8df34e4
    2584:	bls	30791c <log_oom_internal@plt+0x30657c>
    2588:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    258c:	stmib	sp, {r0, r1, r8, sl, ip, pc}^
    2590:	andls	r7, r2, r0, lsl #18
    2594:			; <UNDEFINED> instruction: 0xf7fe2001
    2598:	ldmdals	r8, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    259c:	stc	7, cr15, [r6, #1016]	; 0x3f8
    25a0:			; <UNDEFINED> instruction: 0x4620e459
    25a4:	mcr	7, 7, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    25a8:	stmdacs	r0, {r2, r9, sl, lr}
    25ac:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
    25b0:			; <UNDEFINED> instruction: 0xf7fe4650
    25b4:	andcc	lr, r1, r4, lsl #29
    25b8:	stmdaeq	r0, {r2, r8, r9, fp, sp, lr, pc}
    25bc:			; <UNDEFINED> instruction: 0xf7fe2000
    25c0:	stmdacs	r6, {r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    25c4:	svcge	0x0003f77f
    25c8:			; <UNDEFINED> instruction: 0xf8df200a
    25cc:			; <UNDEFINED> instruction: 0xf7fe54a0
    25d0:			; <UNDEFINED> instruction: 0xf8dfee3a
    25d4:	ldrbtmi	r2, [sp], #-1180	; 0xfffffb64
    25d8:	ldrbtmi	r2, [sl], #-1017	; 0xfffffc07
    25dc:	adcscc	r2, ip, #0, 2
    25e0:			; <UNDEFINED> instruction: 0xf8df9200
    25e4:	strls	r2, [r4], #-1168	; 0xfffffb70
    25e8:			; <UNDEFINED> instruction: 0xf8cd447a
    25ec:	andcc	r8, r3, #8
    25f0:	andls	r9, r3, r1, lsl #10
    25f4:			; <UNDEFINED> instruction: 0xf7fe2007
    25f8:	usat	lr, #8, r2, lsl #29
    25fc:			; <UNDEFINED> instruction: 0xf8df200a
    2600:			; <UNDEFINED> instruction: 0xf7fe5478
    2604:			; <UNDEFINED> instruction: 0xf8dfee20
    2608:	ldrbtmi	r2, [sp], #-1140	; 0xfffffb8c
    260c:	ldrbtmi	r2, [sl], #-1005	; 0xfffffc13
    2610:	adcscc	r2, ip, #0, 2
    2614:			; <UNDEFINED> instruction: 0xf8df9200
    2618:	strls	r2, [r4], #-1128	; 0xfffffb98
    261c:			; <UNDEFINED> instruction: 0xf8cd447a
    2620:	andcc	r8, r3, #8
    2624:	andls	r9, r3, r1, lsl #10
    2628:			; <UNDEFINED> instruction: 0xf7fe2007
    262c:			; <UNDEFINED> instruction: 0xe6bbee78
    2630:			; <UNDEFINED> instruction: 0xf7fe200a
    2634:	strmi	lr, [r0], r8, lsl #28
    2638:			; <UNDEFINED> instruction: 0xf7fe4620
    263c:	mrcls	14, 0, lr, cr1, cr12, {0}
    2640:	bcs	43deb8 <log_oom_internal@plt+0x43cb18>
    2644:	orrvc	pc, r8, #1325400064	; 0x4f000000
    2648:			; <UNDEFINED> instruction: 0xf8cd2100
    264c:			; <UNDEFINED> instruction: 0x96018014
    2650:			; <UNDEFINED> instruction: 0xf8cd9e12
    2654:	strls	r8, [r6], #-12
    2658:	strls	r9, [r0], -r2, lsl #14
    265c:	andcs	r9, r7, r4
    2660:	mrc	7, 2, APSR_nzcv, cr12, cr14, {7}
    2664:	stmdals	ip, {r0, r1, r2, r4, r6, r7, r9, sl, sp, lr, pc}
    2668:	mrc	7, 1, APSR_nzcv, cr4, cr14, {7}
    266c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2670:	addshi	pc, pc, r0
    2674:	ldrtmi	r4, [r9], -r2, lsl #12
    2678:	beq	fe43dee8 <log_oom_internal@plt+0xfe43cb48>
    267c:	mcr	7, 4, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    2680:			; <UNDEFINED> instruction: 0xf7fe4638
    2684:			; <UNDEFINED> instruction: 0x4607ee7c
    2688:			; <UNDEFINED> instruction: 0xf47f2800
    268c:			; <UNDEFINED> instruction: 0xf06faeb7
    2690:	strcs	r0, [r0, -fp, lsl #6]
    2694:			; <UNDEFINED> instruction: 0xe6ce461d
    2698:			; <UNDEFINED> instruction: 0xf7fe4620
    269c:	stmdacs	r2, {r1, r2, r7, r8, sl, fp, sp, lr, pc}
    26a0:	rsbmi	sp, fp, #64, 24	; 0x4000
    26a4:	subsmi	fp, fp, #-1342177267	; 0xb000000d
    26a8:	ldmdals	sp, {r0, r2, r3, r4, r9, sl, lr}
    26ac:			; <UNDEFINED> instruction: 0xf43f2800
    26b0:	strb	sl, [r4], r8, asr #29
    26b4:	biccs	r4, lr, #15925248	; 0xf30000
    26b8:			; <UNDEFINED> instruction: 0x4df44af3
    26bc:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    26c0:	ldrbtmi	r3, [sp], #-188	; 0xffffff44
    26c4:	stc	0, cr9, [sp]
    26c8:	andcc	fp, r3, #8192	; 0x2000
    26cc:	andcs	r9, r7, sl, lsl #18
    26d0:			; <UNDEFINED> instruction: 0xf7fe9501
    26d4:	ldr	lr, [r6], -r4, lsr #28
    26d8:			; <UNDEFINED> instruction: 0x4625981d
    26dc:			; <UNDEFINED> instruction: 0xf47f2800
    26e0:	cdp	14, 1, cr10, cr11, cr14, {5}
    26e4:			; <UNDEFINED> instruction: 0xf7fe0a10
    26e8:	ldrtmi	lr, [r8], -r2, ror #25
    26ec:	ldcl	7, cr15, [lr], {254}	; 0xfe
    26f0:	stmiami	r7!, {r2, r5, r6, r7, r8, sl, sp, lr, pc}^
    26f4:	teqne	r5, #64, 4	; <UNPREDICTABLE>
    26f8:	strtmi	r4, [r1], -r6, ror #21
    26fc:	ldrbtmi	r4, [r8], #-3558	; 0xfffff21a
    2700:	addscc	r4, ip, sl, ror r4
    2704:	andls	r4, r0, sp, ror r4
    2708:	andcs	r3, r3, r3, lsl #4
    270c:	andls	pc, r8, sp, asr #17
    2710:			; <UNDEFINED> instruction: 0xf7fe9501
    2714:	strmi	lr, [r3], -r4, lsl #28
    2718:	str	r9, [r3, #-2073]	; 0xfffff7e7
    271c:			; <UNDEFINED> instruction: 0xf7fe4620
    2720:	str	lr, [r8], r6, asr #25
    2724:			; <UNDEFINED> instruction: 0x462948dd
    2728:	bicscs	r4, fp, #905216	; 0xdd000
    272c:	ldrbtmi	r4, [r8], #-3293	; 0xfffff323
    2730:	adcscc	r4, ip, sl, ror r4
    2734:	blt	bdd70 <log_oom_internal@plt+0xbc9d0>
    2738:	andls	r4, r0, ip, ror r4
    273c:	andcs	r3, r3, r3, lsl #4
    2740:			; <UNDEFINED> instruction: 0xf7fe9401
    2744:	strmi	lr, [r5], -ip, ror #27
    2748:	ldmdals	sl, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    274c:	stc	7, cr15, [lr], #1016	; 0x3f8
    2750:			; <UNDEFINED> instruction: 0xf7fe9819
    2754:	blmi	ff53da0c <log_oom_internal@plt+0xff53c66c>
    2758:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    275c:			; <UNDEFINED> instruction: 0xf57f0759
    2760:			; <UNDEFINED> instruction: 0xf7feaeba
    2764:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    2768:	mvnshi	pc, r0, asr #32
    276c:	ldrbtmi	r4, [pc], #-4047	; 2774 <log_oom_internal@plt+0x13d4>
    2770:	ldcl	7, cr15, [r2, #1016]!	; 0x3f8
    2774:			; <UNDEFINED> instruction: 0xf0402800
    2778:	blmi	ff362f34 <log_oom_internal@plt+0xff361b94>
    277c:	movwls	r4, #50299	; 0xc47b
    2780:	blls	28a7b0 <log_oom_internal@plt+0x289410>
    2784:	movwls	r3, #41729	; 0xa301
    2788:	ldcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    278c:	stmibmi	r9, {r2, r3, r8, r9, fp, ip, pc}^
    2790:	strls	r4, [r3, #-1594]	; 0xfffff9c6
    2794:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
    2798:			; <UNDEFINED> instruction: 0xf8cd4bc7
    279c:	ldrbtmi	r9, [fp], #-4
    27a0:	andcs	r9, r1, r2
    27a4:	ldcl	7, cr15, [r0, #1016]!	; 0x3f8
    27a8:			; <UNDEFINED> instruction: 0xf7fe9818
    27ac:			; <UNDEFINED> instruction: 0xf7ffec80
    27b0:			; <UNDEFINED> instruction: 0xf06fbb52
    27b4:	ldrmi	r0, [sp], -fp, lsl #6
    27b8:	bmi	ff03c0b4 <log_oom_internal@plt+0xff03ad14>
    27bc:	stclmi	6, cr4, [r0], {40}	; 0x28
    27c0:	stmibmi	r0, {r3, r6, r7, r8, r9, sp}^
    27c4:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    27c8:	ldrbtmi	r3, [r9], #-684	; 0xfffffd54
    27cc:	sfmne	f1, 3, [r2]
    27d0:	ldc	7, cr15, [lr, #1016]	; 0x3f8
    27d4:	bls	fe43e048 <log_oom_internal@plt+0xfe43cca8>
    27d8:	bvs	fe43e040 <log_oom_internal@plt+0xfe43cca0>
    27dc:	ldrdlt	pc, [ip], #-141	; 0xffffff73
    27e0:	blcs	29448 <log_oom_internal@plt+0x280a8>
    27e4:	mvnhi	pc, r0
    27e8:	mcr	15, 0, r4, cr8, cr7, {5}
    27ec:			; <UNDEFINED> instruction: 0xf8df6a90
    27f0:	svcne	0x001d82dc
    27f4:			; <UNDEFINED> instruction: 0xf8cd447f
    27f8:	mrc	0, 0, fp, cr10, cr8, {1}
    27fc:	ldrbtmi	sl, [r8], #2576	; 0xa10
    2800:	blt	fe43e06c <log_oom_internal@plt+0xfe43cccc>
    2804:	smladls	sl, r0, lr, r9
    2808:			; <UNDEFINED> instruction: 0xf110e01c
    280c:			; <UNDEFINED> instruction: 0xf0400f11
    2810:	mulcs	r0, r3, r1
    2814:	stcl	7, cr15, [r8], {254}	; 0xfe
    2818:	mrrcle	8, 0, r2, r8, cr6
    281c:			; <UNDEFINED> instruction: 0xf7fe4620
    2820:	strmi	lr, [r1], -sl, lsr #26
    2824:			; <UNDEFINED> instruction: 0xf7fe4650
    2828:			; <UNDEFINED> instruction: 0xf7feece4
    282c:	strtmi	lr, [r0], -r0, asr #24
    2830:	stc	7, cr15, [r0, #-1016]!	; 0xfffffc08
    2834:	strmi	r4, [r1], -r2, lsr #12
    2838:			; <UNDEFINED> instruction: 0xf7fe4650
    283c:	stmdacs	r0, {r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    2840:	cmnhi	sl, r0, asr #5	; <UNPREDICTABLE>
    2844:	svcne	0x0004f855
    2848:			; <UNDEFINED> instruction: 0xf0002900
    284c:			; <UNDEFINED> instruction: 0xf04f818f
    2850:			; <UNDEFINED> instruction: 0x464832ff
    2854:	mcrr	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    2858:	lsllt	r4, r4, #12
    285c:			; <UNDEFINED> instruction: 0xf7fe2000
    2860:	stmdacs	r6, {r2, r5, r7, sl, fp, sp, lr, pc}
    2864:			; <UNDEFINED> instruction: 0x4620dc1d
    2868:	stc	7, cr15, [r4, #-1016]	; 0xfffffc08
    286c:	strmi	r4, [r1], -r2, lsr #12
    2870:			; <UNDEFINED> instruction: 0xf7fe4658
    2874:	stmdacs	r0, {r4, r7, r8, sl, fp, sp, lr, pc}
    2878:	strtmi	sp, [r0], -r7, asr #23
    287c:	ldcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    2880:	stmdacs	r0, {r2, r9, sl, lr}
    2884:	mnf<illegal precision>m	f5, f5
    2888:	strcs	r6, [r0], #-2704	; 0xfffff570
    288c:	ldrsbtlt	pc, [r8], -sp	; <UNPREDICTABLE>
    2890:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    2894:	movwls	r4, #42528	; 0xa620
    2898:	stc	7, cr15, [r8], {254}	; 0xfe
    289c:	blls	2a8908 <log_oom_internal@plt+0x2a7568>
    28a0:	strtmi	lr, [r0], -r0, asr #8
    28a4:	stcl	7, cr15, [r6], #1016	; 0x3f8
    28a8:	andcs	r4, sl, r7, lsl #12
    28ac:	stcl	7, cr15, [sl], {254}	; 0xfe
    28b0:	svcls	0x000f9702
    28b4:	msrne	SPSR_c, #64, 4
    28b8:	tstcs	r0, r2, lsr r6
    28bc:	strls	r9, [r0, -r4, lsl #8]
    28c0:	stmdals	sl, {r0, r1, ip, pc}
    28c4:	andcs	r9, r7, r1
    28c8:	stc	7, cr15, [r8, #-1016]!	; 0xfffffc08
    28cc:	strtmi	lr, [r0], -fp, asr #15
    28d0:	ldcl	7, cr15, [r0], {254}	; 0xfe
    28d4:	andcs	r4, sl, r7, lsl #12
    28d8:	ldc	7, cr15, [r4], #1016	; 0x3f8
    28dc:			; <UNDEFINED> instruction: 0xf8df497c
    28e0:			; <UNDEFINED> instruction: 0xf108c1f4
    28e4:	ldrbtmi	r0, [r9], #-515	; 0xfffffdfd
    28e8:			; <UNDEFINED> instruction: 0x73b5f44f
    28ec:			; <UNDEFINED> instruction: 0x970244fc
    28f0:			; <UNDEFINED> instruction: 0xf8cd9404
    28f4:	andls	ip, r3, r4
    28f8:	addseq	pc, ip, r1, lsl #2
    28fc:	andls	r2, r0, r0, lsl #2
    2900:			; <UNDEFINED> instruction: 0xf7fe2007
    2904:	str	lr, [r9, ip, lsl #26]
    2908:	orrscs	r4, r5, #29440	; 0x7300
    290c:	ldmdbmi	r4!, {r0, r1, r4, r5, r6, r9, fp, lr}^
    2910:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    2914:	ldrbtmi	r3, [r9], #-716	; 0xfffffd34
    2918:	strtmi	r9, [r2], -r0, lsl #4
    291c:			; <UNDEFINED> instruction: 0xf7fe3203
    2920:	blmi	1c3dd08 <log_oom_internal@plt+0x1c3c968>
    2924:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2928:			; <UNDEFINED> instruction: 0xf43f2b00
    292c:	blmi	1bae084 <log_oom_internal@plt+0x1bacce4>
    2930:	bls	2ca960 <log_oom_internal@plt+0x2c95c0>
    2934:	ldmdavs	r9!, {r0, r1, r2, r4, r6, r7, fp, ip, lr}
    2938:	ldcl	7, cr15, [lr], #-1016	; 0xfffffc08
    293c:			; <UNDEFINED> instruction: 0xf7fe6838
    2940:	andcs	lr, r0, #57856	; 0xe200
    2944:	vtst.8	d26, d0, d10
    2948:	andls	r2, r0, r7, lsr #6
    294c:	stmdals	lr, {r0, r4, r9, sl, lr}
    2950:	mcrr	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    2954:	vmull.p8	<illegal reg q8.5>, d0, d3
    2958:			; <UNDEFINED> instruction: 0xf0008103
    295c:	stmdami	r3!, {r0, r2, r4, r8, pc}^
    2960:	sfmls	f2, 4, [sl, #-4]
    2964:	ldrbtmi	r9, [r8], #-2330	; 0xfffff6e6
    2968:	strls	r4, [sl, #-1053]	; 0xfffffbe3
    296c:	bl	ffb4096c <log_oom_internal@plt+0xffb3f5cc>
    2970:	andcs	r6, sl, r9, lsr r8
    2974:	stcl	7, cr15, [r0], #-1016	; 0xfffffc08
    2978:	svcmi	0x005de5ad
    297c:	ldrb	r4, [r7, #1151]!	; 0x47f
    2980:	ldrbtmi	r4, [sl], #-2652	; 0xfffff5a4
    2984:	svclt	0x0000e5ea
    2988:	andeq	r2, r1, r0, ror #3
    298c:	andeq	r0, r0, r8, lsr #2
    2990:	andeq	r2, r1, lr, asr #3
    2994:	andeq	r1, r0, r8, asr #9
    2998:			; <UNDEFINED> instruction: 0x00000fb2
    299c:	andeq	r1, r0, sl, lsr r0
    29a0:	andeq	r1, r0, r6, asr #32
    29a4:	muleq	r0, lr, r4
    29a8:	andeq	r0, r0, r4, lsr #2
    29ac:	andeq	r0, r0, r4, lsr #30
    29b0:	andeq	r1, r0, r2, lsr r4
    29b4:	andeq	r2, r1, r8, lsr r2
    29b8:	andeq	r2, r1, r6, lsr r2
    29bc:	andeq	r1, r0, lr, asr #1
    29c0:	strdeq	r1, [r0], -sl
    29c4:	andeq	r2, r1, r8, asr #3
    29c8:	ldrdeq	r0, [r0], -r8
    29cc:	andeq	r1, r0, r0, ror r0
    29d0:	andeq	r0, r0, sl, lsr #31
    29d4:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    29d8:	andeq	r0, r0, r0, lsl lr
    29dc:	andeq	r0, r0, sl, ror #27
    29e0:	andeq	r0, r0, r0, lsr #2
    29e4:	andeq	r1, r1, r4, ror #29
    29e8:	andeq	r0, r0, r4, ror #26
    29ec:	andeq	r1, r1, r0, asr #28
    29f0:	andeq	r0, r0, r2, asr ip
    29f4:	andeq	r0, r0, r2, asr #24
    29f8:	andeq	r0, r0, r2, ror #24
    29fc:	andeq	r0, r0, r8, asr #24
    2a00:	andeq	r0, r0, r4, ror pc
    2a04:	andeq	r0, r0, lr, asr sl
    2a08:	andeq	r0, r0, lr, lsl fp
    2a0c:	andeq	r0, r0, ip, lsl #30
    2a10:	andeq	r0, r0, ip, ror #19
    2a14:			; <UNDEFINED> instruction: 0x00000abc
    2a18:	andeq	r0, r0, r6, ror sl
    2a1c:	andeq	r0, r0, ip, lsr #21
    2a20:	andeq	r0, r0, ip, lsr sp
    2a24:	andeq	r0, r0, r6, lsr #16
    2a28:	andeq	r0, r0, r6, lsr #17
    2a2c:	andeq	r0, r0, sl, lsl sp
    2a30:	andeq	r0, r0, r4, lsl #16
    2a34:	andeq	r0, r0, ip, lsr #17
    2a38:	strdeq	r0, [r0], -sl
    2a3c:	andeq	r0, r0, r4, ror #15
    2a40:	andeq	r0, r0, r4, ror #18
    2a44:	andeq	r1, r1, sl, lsr fp
    2a48:	andeq	r0, r0, r2, asr #18
    2a4c:	andeq	r0, r0, r2, lsr r9
    2a50:	andeq	r0, r0, r8, asr r9
    2a54:	andeq	r0, r0, r2, ror r9
    2a58:	andeq	r1, r1, ip, asr #21
    2a5c:	ldrdeq	r0, [r0], -lr
    2a60:	andeq	r0, r0, sl, asr #17
    2a64:			; <UNDEFINED> instruction: 0x000008b8
    2a68:	andeq	r0, r0, r2, asr #17
    2a6c:	andeq	r0, r0, r2, lsl r8
    2a70:	ldrdeq	r0, [r0], -sl
    2a74:			; <UNDEFINED> instruction: 0x000006b8
    2a78:	andeq	r0, r0, r6, asr #15
    2a7c:	andeq	r0, r0, r6, lsr #23
    2a80:	andeq	r0, r0, r4, lsl #13
    2a84:	strdeq	r0, [r0], -r8
    2a88:	andeq	r0, r0, r2, ror #11
    2a8c:	andeq	r0, r0, r2, lsr #13
    2a90:			; <UNDEFINED> instruction: 0x00000ab6
    2a94:	andeq	r0, r0, r0, lsr #11
    2a98:	andeq	r0, r0, r0, ror r6
    2a9c:	andeq	r0, r0, r6, lsl #21
    2aa0:	andeq	r0, r0, r0, ror r5
    2aa4:	andeq	r0, r0, r4, ror r6
    2aa8:			; <UNDEFINED> instruction: 0x000118b0
    2aac:	andeq	r0, r0, sl, asr #13
    2ab0:			; <UNDEFINED> instruction: 0x000006bc
    2ab4:	ldrdeq	r0, [r0], -lr
    2ab8:	andeq	r0, r0, sl, ror #13
    2abc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2ac0:	ldrdeq	r0, [r0], -sl
    2ac4:	andeq	r0, r0, sl, asr #11
    2ac8:	ldrdeq	r0, [r0], -ip
    2acc:	andeq	r0, r0, r2, lsr #9
    2ad0:	andeq	r0, r0, lr, asr #17
    2ad4:	strdeq	r0, [r0], -ip
    2ad8:	muleq	r0, r0, r3
    2adc:	andeq	r0, r0, r2, lsr #17
    2ae0:	andeq	r0, r0, r6, lsr #10
    2ae4:	ldrdeq	r1, [r1], -ip
    2ae8:	andeq	r0, r0, ip, asr #2
    2aec:	andeq	r0, r0, r2, asr r5
    2af0:	andeq	r0, r0, r8, lsl #7
    2af4:	andeq	r0, r0, r6, ror r3
    2af8:	bls	43e370 <log_oom_internal@plt+0x43cfd0>
    2afc:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    2b00:	ldrsbtlt	pc, [r8], -sp	; <UNPREDICTABLE>
    2b04:	bllt	3c0b08 <log_oom_internal@plt+0x3bf768>
    2b08:	ldrbtmi	r4, [pc], #-3896	; 2b10 <log_oom_internal@plt+0x1770>
    2b0c:	blmi	e3bee4 <log_oom_internal@plt+0xe3ab44>
    2b10:	ldrbt	r4, [r9], #1147	; 0x47b
    2b14:	beq	43e388 <log_oom_internal@plt+0x43cfe8>
    2b18:	ldrdlt	pc, [ip], #-141	; 0xffffff73
    2b1c:			; <UNDEFINED> instruction: 0xf7fe950a
    2b20:	ldrtmi	lr, [r8], -r6, asr #21
    2b24:	bls	fe43e398 <log_oom_internal@plt+0xfe43cff8>
    2b28:	b	ff040b28 <log_oom_internal@plt+0xff03f788>
    2b2c:	bvs	fe43e394 <log_oom_internal@plt+0xfe43cff4>
    2b30:	blls	2a8b9c <log_oom_internal@plt+0x2a77fc>
    2b34:	blt	ffdc0b38 <log_oom_internal@plt+0xffdbf798>
    2b38:	bvs	fe43e3a0 <log_oom_internal@plt+0xfe43d000>
    2b3c:			; <UNDEFINED> instruction: 0xf8dd4603
    2b40:			; <UNDEFINED> instruction: 0xe6a7b038
    2b44:	ldrbtmi	r4, [fp], #-2859	; 0xfffff4d5
    2b48:	bllt	15c0b4c <log_oom_internal@plt+0x15bf7ac>
    2b4c:	ldrbtmi	r4, [pc], #-3882	; 2b54 <log_oom_internal@plt+0x17b4>
    2b50:	bllt	12c0b54 <log_oom_internal@plt+0x12bf7b4>
    2b54:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
    2b58:	svcmi	0x0029e611
    2b5c:			; <UNDEFINED> instruction: 0xe607447f
    2b60:	movwls	r9, #38936	; 0x9818
    2b64:	b	fe8c0b64 <log_oom_internal@plt+0xfe8bf7c4>
    2b68:	ldmdblt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b6c:	bvs	fe43e3d4 <log_oom_internal@plt+0xfe43d034>
    2b70:			; <UNDEFINED> instruction: 0xf8dd460b
    2b74:	ldmdals	r9, {r3, r4, r5, ip, sp, pc}
    2b78:	blt	ff540b7c <log_oom_internal@plt+0xff53f7dc>
    2b7c:	tsteq	r5, #111	; 0x6f	; <UNPREDICTABLE>
    2b80:	ldrb	r4, [r8], #-1565	; 0xfffff9e3
    2b84:	bl	11c0b84 <log_oom_internal@plt+0x11bf7e4>
    2b88:			; <UNDEFINED> instruction: 0x461c491e
    2b8c:	movwls	lr, #6605	; 0x19cd
    2b90:	blmi	753d7c <log_oom_internal@plt+0x7529dc>
    2b94:	ldrbtmi	r4, [fp], #-2589	; 0xfffff5e3
    2b98:	ldrbtmi	r4, [sl], #-1544	; 0xfffff9f8
    2b9c:			; <UNDEFINED> instruction: 0xf7fe9500
    2ba0:			; <UNDEFINED> instruction: 0xf7feeb7c
    2ba4:	strtmi	lr, [r0], -sl, lsl #21
    2ba8:	b	fffc0ba8 <log_oom_internal@plt+0xfffbf808>
    2bac:	stcle	8, cr2, [r9], {2}
    2bb0:			; <UNDEFINED> instruction: 0xf7fe2001
    2bb4:	ldmdals	r9, {r1, r2, r4, r7, r8, r9, fp, sp, lr, pc}
    2bb8:			; <UNDEFINED> instruction: 0xf47f2800
    2bbc:			; <UNDEFINED> instruction: 0x4603aab4
    2bc0:	blt	fef40bc4 <log_oom_internal@plt+0xfef3f824>
    2bc4:	bl	fe640bc4 <log_oom_internal@plt+0xfe63f824>
    2bc8:	bmi	495014 <log_oom_internal@plt+0x493c74>
    2bcc:	ldrbtmi	r2, [r9], #-945	; 0xfffffc4f
    2bd0:	ldrbtmi	r4, [sl], #-3089	; 0xfffff3ef
    2bd4:	sbcscc	r4, ip, #124, 8	; 0x7c000000
    2bd8:	strcs	lr, [r0], #-2509	; 0xfffff633
    2bdc:	strmi	r4, [r5], -sl, lsl #12
    2be0:	stmdavs	r9!, {r0, r1, sp}
    2be4:			; <UNDEFINED> instruction: 0xf7fe4402
    2be8:			; <UNDEFINED> instruction: 0xe7e1eb9a
    2bec:	andeq	r0, r0, lr, lsl #4
    2bf0:	strdeq	r0, [r0], -r4
    2bf4:			; <UNDEFINED> instruction: 0x000001be
    2bf8:			; <UNDEFINED> instruction: 0x000001be
    2bfc:	andeq	r0, r0, lr, lsr #3
    2c00:			; <UNDEFINED> instruction: 0x000001bc
    2c04:	andeq	r0, r0, r8, lsr #6
    2c08:	andeq	r0, r0, sl, lsl r3
    2c0c:	andeq	r0, r0, sl, lsl r3
    2c10:	ldrdeq	r0, [r0], -r2
    2c14:	andeq	r0, r0, r2, ror #11
    2c18:	andeq	r0, r0, ip, ror #5
    2c1c:			; <UNDEFINED> instruction: 0x4606b570
    2c20:	strcs	r4, [r0, #-3084]	; 0xfffff3f4
    2c24:	strbtcc	r4, [ip], #1148	; 0x47c
    2c28:			; <UNDEFINED> instruction: 0x46204631
    2c2c:			; <UNDEFINED> instruction: 0xf83af7ff
    2c30:	blcs	14444 <log_oom_internal@plt+0x130a4>
    2c34:			; <UNDEFINED> instruction: 0x4620441d
    2c38:			; <UNDEFINED> instruction: 0xf7fedb08
    2c3c:	andcc	lr, r1, r0, asr #22
    2c40:	stmdavc	r3!, {r2, sl, lr}
    2c44:	mvnle	r2, r0, lsl #22
    2c48:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    2c4c:			; <UNDEFINED> instruction: 0x4628461d
    2c50:	svclt	0x0000bd70
    2c54:	muleq	r0, r0, r5
    2c58:	mvnsmi	lr, #737280	; 0xb4000
    2c5c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2c60:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2c64:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2c68:	ldmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c6c:	blne	1d93e68 <log_oom_internal@plt+0x1d92ac8>
    2c70:	strhle	r1, [sl], -r6
    2c74:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2c78:	svccc	0x0004f855
    2c7c:	strbmi	r3, [sl], -r1, lsl #8
    2c80:	ldrtmi	r4, [r8], -r1, asr #12
    2c84:	adcmi	r4, r6, #152, 14	; 0x2600000
    2c88:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2c8c:	svclt	0x000083f8
    2c90:	strheq	r1, [r1], -sl
    2c94:	strheq	r1, [r1], -r0
    2c98:	svclt	0x00004770

Disassembly of section .fini:

00002c9c <.fini>:
    2c9c:	push	{r3, lr}
    2ca0:	pop	{r3, pc}
