Info: Generated by version: 24.2 build 40
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\q_sys.qsys --block-symbol-file --output-directory=C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\q_sys --family="Agilex 7" --part=AGIC040R39A2E2VR0
Progress: Loading qsfp_xcvr_012/q_sys.qsys
Progress: Reading input file
Progress: Parameterizing module clk_100
Progress: Parameterizing module clk_50
Progress: Parameterizing module ftile_xcvr_test_0
Progress: Parameterizing module ftile_xcvr_test_1
Progress: Parameterizing module ftile_xcvr_test_10
Progress: Parameterizing module ftile_xcvr_test_11
Progress: Parameterizing module ftile_xcvr_test_2
Progress: Parameterizing module ftile_xcvr_test_3
Progress: Parameterizing module ftile_xcvr_test_4
Progress: Parameterizing module ftile_xcvr_test_5
Progress: Parameterizing module ftile_xcvr_test_6
Progress: Parameterizing module ftile_xcvr_test_7
Progress: Parameterizing module ftile_xcvr_test_8
Progress: Parameterizing module ftile_xcvr_test_9
Progress: Parameterizing module master_0
Progress: Parameterizing module product_info_0
Progress: Parameterizing module systemclk_f_0
Progress: Parameterizing module systemclk_f_1
Progress: Parameterizing module systemclk_f_2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\q_sys.qsys --synthesis=VERILOG --output-directory=C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\q_sys --family="Agilex 7" --part=AGIC040R39A2E2VR0
Progress: Loading qsfp_xcvr_012/q_sys.qsys
Progress: Reading input file
Progress: Parameterizing module clk_100
Progress: Parameterizing module clk_50
Progress: Parameterizing module ftile_xcvr_test_0
Progress: Parameterizing module ftile_xcvr_test_1
Progress: Parameterizing module ftile_xcvr_test_10
Progress: Parameterizing module ftile_xcvr_test_11
Progress: Parameterizing module ftile_xcvr_test_2
Progress: Parameterizing module ftile_xcvr_test_3
Progress: Parameterizing module ftile_xcvr_test_4
Progress: Parameterizing module ftile_xcvr_test_5
Progress: Parameterizing module ftile_xcvr_test_6
Progress: Parameterizing module ftile_xcvr_test_7
Progress: Parameterizing module ftile_xcvr_test_8
Progress: Parameterizing module ftile_xcvr_test_9
Progress: Parameterizing module master_0
Progress: Parameterizing module product_info_0
Progress: Parameterizing module systemclk_f_0
Progress: Parameterizing module systemclk_f_1
Progress: Parameterizing module systemclk_f_2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: q_sys: "Transforming system: q_sys"
Info: q_sys: "Naming system components in system: q_sys"
Info: q_sys: "Processing generation queue"
Info: q_sys: "Generating: q_sys"
Info: q_sys: "Generating: q_sys_clk_100"
Info: q_sys: "Generating: q_sys_clk_50"
Info: q_sys: "Generating: q_sys_master_0"
Info: q_sys: "Generating: q_sys_product_info_0"
Info: q_sys: "Generating: q_sys_systemclk_f_0"
Info: q_sys: "Generating: q_sys_systemclk_f_1"
Info: q_sys: "Generating: q_sys_systemclk_f_3"
Info: q_sys: "Generating: q_sys_altera_mm_interconnect_1920_rxkvuni"
Info: q_sys: "Generating: altera_reset_controller"
Info: q_sys: "Generating: q_sys_altera_merlin_master_translator_192_54w642y"
Info: q_sys: "Generating: q_sys_altera_merlin_slave_translator_191_xg7rzxi"
Info: q_sys: "Generating: q_sys_altera_merlin_master_agent_1930_l64uqry"
Info: q_sys: "Generating: q_sys_altera_merlin_slave_agent_1930_jxauz3i"
Info: q_sys: "Generating: q_sys_altera_avalon_sc_fifo_1932_22gxxgi"
Info: q_sys: "Generating: q_sys_altera_merlin_router_1921_hpv4bkq"
Info: q_sys: "Generating: q_sys_altera_merlin_router_1921_jzib5gq"
Info: q_sys: "Generating: q_sys_altera_merlin_traffic_limiter_1921_5pm4apa"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: q_sys: "Generating: q_sys_altera_merlin_demultiplexer_1921_svirkgq"
Info: q_sys: "Generating: q_sys_altera_merlin_multiplexer_1922_ov2ed4q"
Info: q_sys: "Generating: q_sys_altera_merlin_demultiplexer_1921_i7pghyy"
Info: q_sys: "Generating: q_sys_altera_merlin_multiplexer_1922_hw2bt3i"
Info: q_sys: "Generating: q_sys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_te3kfhq"
Info: q_sys: Done "q_sys" with 24 modules, 23 files
Info: Finished: Create HDL design files for synthesis
