// Seed: 1491932965
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  id_3(
      1 << id_3 !=? id_2 ? $realtime : id_2.id_3(id_3) - id_2, 1'b0, -1, id_3
  );
endmodule
module module_1 #(
    parameter id_2 = 32'd21,
    parameter id_3 = 32'd19
) (
    id_1,
    _id_2
);
  input wire _id_2;
  inout wire id_1;
  wire _id_3;
  wire [id_3 : -1] id_4;
  struct {
    logic [-1 : id_3] id_5;
    logic id_6;
  } [id_2 : -1] id_7;
  reg id_8;
  wire id_9;
  assign id_7[1'b0] = 1;
  initial begin : LABEL_0
    assert (id_3);
  end
  logic [1 : 1] id_10 = -1, id_11;
  final id_8 <= -1;
  module_0 modCall_1 (
      id_4,
      id_10
  );
  localparam id_12 = 1;
endmodule
