
TCC_W5500.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a224  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b58  0800a3f8  0800a3f8  0000b3f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af50  0800af50  0000c22c  2**0
                  CONTENTS
  4 .ARM          00000008  0800af50  0800af50  0000bf50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af58  0800af58  0000c22c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af58  0800af58  0000bf58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800af5c  0800af5c  0000bf5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000022c  20000000  0800af60  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003cc  2000022c  0800b18c  0000c22c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005f8  0800b18c  0000c5f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c22c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018832  00000000  00000000  0000c25c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003858  00000000  00000000  00024a8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001598  00000000  00000000  000282e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010f4  00000000  00000000  00029880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000539c  00000000  00000000  0002a974  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c471  00000000  00000000  0002fd10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f8ffe  00000000  00000000  0004c181  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014517f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ca0  00000000  00000000  001451c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  0014be64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000022c 	.word	0x2000022c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a3dc 	.word	0x0800a3dc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000230 	.word	0x20000230
 800020c:	0800a3dc 	.word	0x0800a3dc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b08c      	sub	sp, #48	@ 0x30
 8000edc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ede:	f107 031c 	add.w	r3, r7, #28
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	601a      	str	r2, [r3, #0]
 8000ee6:	605a      	str	r2, [r3, #4]
 8000ee8:	609a      	str	r2, [r3, #8]
 8000eea:	60da      	str	r2, [r3, #12]
 8000eec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eee:	4b41      	ldr	r3, [pc, #260]	@ (8000ff4 <MX_GPIO_Init+0x11c>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	4a40      	ldr	r2, [pc, #256]	@ (8000ff4 <MX_GPIO_Init+0x11c>)
 8000ef4:	f043 0304 	orr.w	r3, r3, #4
 8000ef8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000efa:	4b3e      	ldr	r3, [pc, #248]	@ (8000ff4 <MX_GPIO_Init+0x11c>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	f003 0304 	and.w	r3, r3, #4
 8000f02:	61bb      	str	r3, [r7, #24]
 8000f04:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f06:	4b3b      	ldr	r3, [pc, #236]	@ (8000ff4 <MX_GPIO_Init+0x11c>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0a:	4a3a      	ldr	r2, [pc, #232]	@ (8000ff4 <MX_GPIO_Init+0x11c>)
 8000f0c:	f043 0320 	orr.w	r3, r3, #32
 8000f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f12:	4b38      	ldr	r3, [pc, #224]	@ (8000ff4 <MX_GPIO_Init+0x11c>)
 8000f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f16:	f003 0320 	and.w	r3, r3, #32
 8000f1a:	617b      	str	r3, [r7, #20]
 8000f1c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f1e:	4b35      	ldr	r3, [pc, #212]	@ (8000ff4 <MX_GPIO_Init+0x11c>)
 8000f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f22:	4a34      	ldr	r2, [pc, #208]	@ (8000ff4 <MX_GPIO_Init+0x11c>)
 8000f24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f2a:	4b32      	ldr	r3, [pc, #200]	@ (8000ff4 <MX_GPIO_Init+0x11c>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f32:	613b      	str	r3, [r7, #16]
 8000f34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f36:	4b2f      	ldr	r3, [pc, #188]	@ (8000ff4 <MX_GPIO_Init+0x11c>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	4a2e      	ldr	r2, [pc, #184]	@ (8000ff4 <MX_GPIO_Init+0x11c>)
 8000f3c:	f043 0301 	orr.w	r3, r3, #1
 8000f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f42:	4b2c      	ldr	r3, [pc, #176]	@ (8000ff4 <MX_GPIO_Init+0x11c>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f46:	f003 0301 	and.w	r3, r3, #1
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f4e:	4b29      	ldr	r3, [pc, #164]	@ (8000ff4 <MX_GPIO_Init+0x11c>)
 8000f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f52:	4a28      	ldr	r2, [pc, #160]	@ (8000ff4 <MX_GPIO_Init+0x11c>)
 8000f54:	f043 0302 	orr.w	r3, r3, #2
 8000f58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f5a:	4b26      	ldr	r3, [pc, #152]	@ (8000ff4 <MX_GPIO_Init+0x11c>)
 8000f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5e:	f003 0302 	and.w	r3, r3, #2
 8000f62:	60bb      	str	r3, [r7, #8]
 8000f64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f66:	4b23      	ldr	r3, [pc, #140]	@ (8000ff4 <MX_GPIO_Init+0x11c>)
 8000f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6a:	4a22      	ldr	r2, [pc, #136]	@ (8000ff4 <MX_GPIO_Init+0x11c>)
 8000f6c:	f043 0308 	orr.w	r3, r3, #8
 8000f70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f72:	4b20      	ldr	r3, [pc, #128]	@ (8000ff4 <MX_GPIO_Init+0x11c>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f76:	f003 0308 	and.w	r3, r3, #8
 8000f7a:	607b      	str	r3, [r7, #4]
 8000f7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1G_Pin|LD3R_Pin|LD2B_Pin, GPIO_PIN_RESET);
 8000f7e:	2200      	movs	r2, #0
 8000f80:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000f84:	481c      	ldr	r0, [pc, #112]	@ (8000ff8 <MX_GPIO_Init+0x120>)
 8000f86:	f003 f9db 	bl	8004340 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SPI_CS_Pin|SPI_RST_Pin, GPIO_PIN_RESET);
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8000f90:	481a      	ldr	r0, [pc, #104]	@ (8000ffc <MX_GPIO_Init+0x124>)
 8000f92:	f003 f9d5 	bl	8004340 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = UserBot_Pin;
 8000f96:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(UserBot_GPIO_Port, &GPIO_InitStruct);
 8000fa4:	f107 031c 	add.w	r3, r7, #28
 8000fa8:	4619      	mov	r1, r3
 8000faa:	4815      	ldr	r0, [pc, #84]	@ (8001000 <MX_GPIO_Init+0x128>)
 8000fac:	f003 f804 	bl	8003fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1G_Pin|LD3R_Pin|LD2B_Pin;
 8000fb0:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000fb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fc2:	f107 031c 	add.w	r3, r7, #28
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	480b      	ldr	r0, [pc, #44]	@ (8000ff8 <MX_GPIO_Init+0x120>)
 8000fca:	f002 fff5 	bl	8003fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = SPI_CS_Pin|SPI_RST_Pin;
 8000fce:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000fd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fdc:	2302      	movs	r3, #2
 8000fde:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fe0:	f107 031c 	add.w	r3, r7, #28
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	4805      	ldr	r0, [pc, #20]	@ (8000ffc <MX_GPIO_Init+0x124>)
 8000fe8:	f002 ffe6 	bl	8003fb8 <HAL_GPIO_Init>

}
 8000fec:	bf00      	nop
 8000fee:	3730      	adds	r7, #48	@ 0x30
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	40023800 	.word	0x40023800
 8000ff8:	40020400 	.word	0x40020400
 8000ffc:	40020c00 	.word	0x40020c00
 8001000:	40020800 	.word	0x40020800

08001004 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001008:	4b1b      	ldr	r3, [pc, #108]	@ (8001078 <MX_I2C2_Init+0x74>)
 800100a:	4a1c      	ldr	r2, [pc, #112]	@ (800107c <MX_I2C2_Init+0x78>)
 800100c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20404768;
 800100e:	4b1a      	ldr	r3, [pc, #104]	@ (8001078 <MX_I2C2_Init+0x74>)
 8001010:	4a1b      	ldr	r2, [pc, #108]	@ (8001080 <MX_I2C2_Init+0x7c>)
 8001012:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001014:	4b18      	ldr	r3, [pc, #96]	@ (8001078 <MX_I2C2_Init+0x74>)
 8001016:	2200      	movs	r2, #0
 8001018:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800101a:	4b17      	ldr	r3, [pc, #92]	@ (8001078 <MX_I2C2_Init+0x74>)
 800101c:	2201      	movs	r2, #1
 800101e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001020:	4b15      	ldr	r3, [pc, #84]	@ (8001078 <MX_I2C2_Init+0x74>)
 8001022:	2200      	movs	r2, #0
 8001024:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001026:	4b14      	ldr	r3, [pc, #80]	@ (8001078 <MX_I2C2_Init+0x74>)
 8001028:	2200      	movs	r2, #0
 800102a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800102c:	4b12      	ldr	r3, [pc, #72]	@ (8001078 <MX_I2C2_Init+0x74>)
 800102e:	2200      	movs	r2, #0
 8001030:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001032:	4b11      	ldr	r3, [pc, #68]	@ (8001078 <MX_I2C2_Init+0x74>)
 8001034:	2200      	movs	r2, #0
 8001036:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001038:	4b0f      	ldr	r3, [pc, #60]	@ (8001078 <MX_I2C2_Init+0x74>)
 800103a:	2200      	movs	r2, #0
 800103c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800103e:	480e      	ldr	r0, [pc, #56]	@ (8001078 <MX_I2C2_Init+0x74>)
 8001040:	f003 f9b2 	bl	80043a8 <HAL_I2C_Init>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800104a:	f000 fd85 	bl	8001b58 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800104e:	2100      	movs	r1, #0
 8001050:	4809      	ldr	r0, [pc, #36]	@ (8001078 <MX_I2C2_Init+0x74>)
 8001052:	f003 fef9 	bl	8004e48 <HAL_I2CEx_ConfigAnalogFilter>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800105c:	f000 fd7c 	bl	8001b58 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001060:	2100      	movs	r1, #0
 8001062:	4805      	ldr	r0, [pc, #20]	@ (8001078 <MX_I2C2_Init+0x74>)
 8001064:	f003 ff3b 	bl	8004ede <HAL_I2CEx_ConfigDigitalFilter>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800106e:	f000 fd73 	bl	8001b58 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20000248 	.word	0x20000248
 800107c:	40005800 	.word	0x40005800
 8001080:	20404768 	.word	0x20404768

08001084 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b0aa      	sub	sp, #168	@ 0xa8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800109c:	f107 0310 	add.w	r3, r7, #16
 80010a0:	2284      	movs	r2, #132	@ 0x84
 80010a2:	2100      	movs	r1, #0
 80010a4:	4618      	mov	r0, r3
 80010a6:	f007 f951 	bl	800834c <memset>
  if(i2cHandle->Instance==I2C2)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a21      	ldr	r2, [pc, #132]	@ (8001134 <HAL_I2C_MspInit+0xb0>)
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d13b      	bne.n	800112c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80010b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80010b8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80010ba:	2300      	movs	r3, #0
 80010bc:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010be:	f107 0310 	add.w	r3, r7, #16
 80010c2:	4618      	mov	r0, r3
 80010c4:	f004 fc32 	bl	800592c <HAL_RCCEx_PeriphCLKConfig>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80010ce:	f000 fd43 	bl	8001b58 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80010d2:	4b19      	ldr	r3, [pc, #100]	@ (8001138 <HAL_I2C_MspInit+0xb4>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d6:	4a18      	ldr	r2, [pc, #96]	@ (8001138 <HAL_I2C_MspInit+0xb4>)
 80010d8:	f043 0320 	orr.w	r3, r3, #32
 80010dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010de:	4b16      	ldr	r3, [pc, #88]	@ (8001138 <HAL_I2C_MspInit+0xb4>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e2:	f003 0320 	and.w	r3, r3, #32
 80010e6:	60fb      	str	r3, [r7, #12]
 80010e8:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80010ea:	2303      	movs	r3, #3
 80010ec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010f0:	2312      	movs	r3, #18
 80010f2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f6:	2300      	movs	r3, #0
 80010f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010fc:	2303      	movs	r3, #3
 80010fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001102:	2304      	movs	r3, #4
 8001104:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001108:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800110c:	4619      	mov	r1, r3
 800110e:	480b      	ldr	r0, [pc, #44]	@ (800113c <HAL_I2C_MspInit+0xb8>)
 8001110:	f002 ff52 	bl	8003fb8 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001114:	4b08      	ldr	r3, [pc, #32]	@ (8001138 <HAL_I2C_MspInit+0xb4>)
 8001116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001118:	4a07      	ldr	r2, [pc, #28]	@ (8001138 <HAL_I2C_MspInit+0xb4>)
 800111a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800111e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001120:	4b05      	ldr	r3, [pc, #20]	@ (8001138 <HAL_I2C_MspInit+0xb4>)
 8001122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001124:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001128:	60bb      	str	r3, [r7, #8]
 800112a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800112c:	bf00      	nop
 800112e:	37a8      	adds	r7, #168	@ 0xa8
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	40005800 	.word	0x40005800
 8001138:	40023800 	.word	0x40023800
 800113c:	40021400 	.word	0x40021400

08001140 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001144:	f002 fda5 	bl	8003c92 <HAL_Init>

  /* USER CODE BEGIN Init */
  setbuf(stdout, NULL); //para enviar a linha assim que for escrita sem bufferizacao
 8001148:	4b19      	ldr	r3, [pc, #100]	@ (80011b0 <main+0x70>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	689b      	ldr	r3, [r3, #8]
 800114e:	2100      	movs	r1, #0
 8001150:	4618      	mov	r0, r3
 8001152:	f006 ff47 	bl	8007fe4 <setbuf>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001156:	f000 f835 	bl	80011c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800115a:	f7ff febd 	bl	8000ed8 <MX_GPIO_Init>
  MX_SPI1_Init();
 800115e:	f000 fd01 	bl	8001b64 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8001162:	f000 ff29 	bl	8001fb8 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8001166:	f7ff ff4d 	bl	8001004 <MX_I2C2_Init>
  MX_TIM2_Init();
 800116a:	f000 feb3 	bl	8001ed4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(100);
 800116e:	2064      	movs	r0, #100	@ 0x64
 8001170:	f002 fdec 	bl	8003d4c <HAL_Delay>
  __HAL_SPI_ENABLE(&hspi1);
 8001174:	4b0f      	ldr	r3, [pc, #60]	@ (80011b4 <main+0x74>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	4b0e      	ldr	r3, [pc, #56]	@ (80011b4 <main+0x74>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001182:	601a      	str	r2, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim2);
 8001184:	480c      	ldr	r0, [pc, #48]	@ (80011b8 <main+0x78>)
 8001186:	f005 f8c3 	bl	8006310 <HAL_TIM_Base_Start_IT>

  printf("Inicializando W5500!\r\n");
 800118a:	480c      	ldr	r0, [pc, #48]	@ (80011bc <main+0x7c>)
 800118c:	f006 ff22 	bl	8007fd4 <puts>

   W5500Init();
 8001190:	f001 ff56 	bl	8003040 <W5500Init>
   TMP100_Init();
 8001194:	f000 fc7c 	bl	8001a90 <TMP100_Init>
   //I2C_Scanner();

   ctlnetwork(CN_SET_NETINFO, (void*) &gWIZNETINFO);//envia os dados do adapatador definidos anteriormente para inicialializacao
 8001198:	4909      	ldr	r1, [pc, #36]	@ (80011c0 <main+0x80>)
 800119a:	2000      	movs	r0, #0
 800119c:	f002 f96a 	bl	8003474 <ctlnetwork>

   PHYStatusCheck();//checa a presenca da conexao pelo cabo ethernet ate que haja uma conexao
 80011a0:	f000 f8a4 	bl	80012ec <PHYStatusCheck>
   PrintPHYConf();//envia os dados da configuracao do adaptador
 80011a4:	f000 f8c8 	bl	8001338 <PrintPHYConf>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	//Return value of the send() function is the amount of data sent
	Modo_Client();
 80011a8:	f000 fc0a 	bl	80019c0 <Modo_Client>
 80011ac:	e7fc      	b.n	80011a8 <main+0x68>
 80011ae:	bf00      	nop
 80011b0:	20000070 	.word	0x20000070
 80011b4:	20000348 	.word	0x20000348
 80011b8:	200003b0 	.word	0x200003b0
 80011bc:	0800a3f8 	.word	0x0800a3f8
 80011c0:	20000000 	.word	0x20000000

080011c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b094      	sub	sp, #80	@ 0x50
 80011c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ca:	f107 0320 	add.w	r3, r7, #32
 80011ce:	2230      	movs	r2, #48	@ 0x30
 80011d0:	2100      	movs	r1, #0
 80011d2:	4618      	mov	r0, r3
 80011d4:	f007 f8ba 	bl	800834c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011d8:	f107 030c 	add.w	r3, r7, #12
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
 80011e0:	605a      	str	r2, [r3, #4]
 80011e2:	609a      	str	r2, [r3, #8]
 80011e4:	60da      	str	r2, [r3, #12]
 80011e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011e8:	4b2a      	ldr	r3, [pc, #168]	@ (8001294 <SystemClock_Config+0xd0>)
 80011ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ec:	4a29      	ldr	r2, [pc, #164]	@ (8001294 <SystemClock_Config+0xd0>)
 80011ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80011f4:	4b27      	ldr	r3, [pc, #156]	@ (8001294 <SystemClock_Config+0xd0>)
 80011f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011fc:	60bb      	str	r3, [r7, #8]
 80011fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001200:	4b25      	ldr	r3, [pc, #148]	@ (8001298 <SystemClock_Config+0xd4>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a24      	ldr	r2, [pc, #144]	@ (8001298 <SystemClock_Config+0xd4>)
 8001206:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800120a:	6013      	str	r3, [r2, #0]
 800120c:	4b22      	ldr	r3, [pc, #136]	@ (8001298 <SystemClock_Config+0xd4>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001214:	607b      	str	r3, [r7, #4]
 8001216:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001218:	2302      	movs	r3, #2
 800121a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800121c:	2301      	movs	r3, #1
 800121e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001220:	2310      	movs	r3, #16
 8001222:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001224:	2302      	movs	r3, #2
 8001226:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001228:	2300      	movs	r3, #0
 800122a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800122c:	2308      	movs	r3, #8
 800122e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001230:	23d8      	movs	r3, #216	@ 0xd8
 8001232:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001234:	2302      	movs	r3, #2
 8001236:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001238:	2302      	movs	r3, #2
 800123a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800123c:	f107 0320 	add.w	r3, r7, #32
 8001240:	4618      	mov	r0, r3
 8001242:	f003 fee9 	bl	8005018 <HAL_RCC_OscConfig>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800124c:	f000 fc84 	bl	8001b58 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001250:	f003 fe92 	bl	8004f78 <HAL_PWREx_EnableOverDrive>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800125a:	f000 fc7d 	bl	8001b58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800125e:	230f      	movs	r3, #15
 8001260:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001262:	2302      	movs	r3, #2
 8001264:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001266:	2300      	movs	r3, #0
 8001268:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800126a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800126e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001270:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001274:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001276:	f107 030c 	add.w	r3, r7, #12
 800127a:	2107      	movs	r1, #7
 800127c:	4618      	mov	r0, r3
 800127e:	f004 f96f 	bl	8005560 <HAL_RCC_ClockConfig>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001288:	f000 fc66 	bl	8001b58 <Error_Handler>
  }
}
 800128c:	bf00      	nop
 800128e:	3750      	adds	r7, #80	@ 0x50
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	40023800 	.word	0x40023800
 8001298:	40007000 	.word	0x40007000

0800129c <UWriteData>:

/* USER CODE BEGIN 4 */
void UWriteData(const char data)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4603      	mov	r3, r0
 80012a4:	71fb      	strb	r3, [r7, #7]
	while(__HAL_UART_GET_FLAG(&huart2,UART_FLAG_TXE)==RESET);
 80012a6:	bf00      	nop
 80012a8:	4b08      	ldr	r3, [pc, #32]	@ (80012cc <UWriteData+0x30>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	69db      	ldr	r3, [r3, #28]
 80012ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012b2:	2b80      	cmp	r3, #128	@ 0x80
 80012b4:	d1f8      	bne.n	80012a8 <UWriteData+0xc>

	huart2.Instance->TDR=data;
 80012b6:	4b05      	ldr	r3, [pc, #20]	@ (80012cc <UWriteData+0x30>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	79fa      	ldrb	r2, [r7, #7]
 80012bc:	629a      	str	r2, [r3, #40]	@ 0x28

}
 80012be:	bf00      	nop
 80012c0:	370c      	adds	r7, #12
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	200003fc 	.word	0x200003fc

080012d0 <__io_putchar>:

int __io_putchar(int ch)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
	UWriteData(ch);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff ffdd 	bl	800129c <UWriteData>
	return ch;
 80012e2:	687b      	ldr	r3, [r7, #4]
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3708      	adds	r7, #8
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}

080012ec <PHYStatusCheck>:


void PHYStatusCheck(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
	uint8_t tmp;

	do
	{
		printf("\r\nChecking Ethernet Cable Presence ...");
 80012f2:	480e      	ldr	r0, [pc, #56]	@ (800132c <PHYStatusCheck+0x40>)
 80012f4:	f006 fe06 	bl	8007f04 <iprintf>
		ctlwizchip(CW_GET_PHYLINK, (void*) &tmp);
 80012f8:	1dfb      	adds	r3, r7, #7
 80012fa:	4619      	mov	r1, r3
 80012fc:	200f      	movs	r0, #15
 80012fe:	f001 ffd9 	bl	80032b4 <ctlwizchip>

		if(tmp == PHY_LINK_OFF)
 8001302:	79fb      	ldrb	r3, [r7, #7]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d106      	bne.n	8001316 <PHYStatusCheck+0x2a>
		{
			printf("NO Cable Connected!");
 8001308:	4809      	ldr	r0, [pc, #36]	@ (8001330 <PHYStatusCheck+0x44>)
 800130a:	f006 fdfb 	bl	8007f04 <iprintf>
			HAL_Delay(1500);
 800130e:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001312:	f002 fd1b 	bl	8003d4c <HAL_Delay>
		}
	}while(tmp == PHY_LINK_OFF);
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d0ea      	beq.n	80012f2 <PHYStatusCheck+0x6>

	printf("Good! Cable got connected!");
 800131c:	4805      	ldr	r0, [pc, #20]	@ (8001334 <PHYStatusCheck+0x48>)
 800131e:	f006 fdf1 	bl	8007f04 <iprintf>

}
 8001322:	bf00      	nop
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	0800a410 	.word	0x0800a410
 8001330:	0800a438 	.word	0x0800a438
 8001334:	0800a44c 	.word	0x0800a44c

08001338 <PrintPHYConf>:

void PrintPHYConf(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
	wiz_PhyConf phyconf;

	ctlwizchip(CW_GET_PHYCONF, (void*) &phyconf);
 800133e:	1d3b      	adds	r3, r7, #4
 8001340:	4619      	mov	r1, r3
 8001342:	200b      	movs	r0, #11
 8001344:	f001 ffb6 	bl	80032b4 <ctlwizchip>

	if(phyconf.by==PHY_CONFBY_HW)
 8001348:	793b      	ldrb	r3, [r7, #4]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d103      	bne.n	8001356 <PrintPHYConf+0x1e>
	{
		printf("\n\rPHY Configured by Hardware Pins");
 800134e:	4814      	ldr	r0, [pc, #80]	@ (80013a0 <PrintPHYConf+0x68>)
 8001350:	f006 fdd8 	bl	8007f04 <iprintf>
 8001354:	e002      	b.n	800135c <PrintPHYConf+0x24>
	}
	else
	{
		printf("\n\rPHY Configured by Registers");
 8001356:	4813      	ldr	r0, [pc, #76]	@ (80013a4 <PrintPHYConf+0x6c>)
 8001358:	f006 fdd4 	bl	8007f04 <iprintf>
	}

	if(phyconf.mode==PHY_MODE_AUTONEGO)
 800135c:	797b      	ldrb	r3, [r7, #5]
 800135e:	2b01      	cmp	r3, #1
 8001360:	d103      	bne.n	800136a <PrintPHYConf+0x32>
	{
		printf("\n\rAutonegotiation Enabled");
 8001362:	4811      	ldr	r0, [pc, #68]	@ (80013a8 <PrintPHYConf+0x70>)
 8001364:	f006 fdce 	bl	8007f04 <iprintf>
 8001368:	e002      	b.n	8001370 <PrintPHYConf+0x38>
	}
	else
	{
		printf("\n\rAutonegotiation NOT Enabled");
 800136a:	4810      	ldr	r0, [pc, #64]	@ (80013ac <PrintPHYConf+0x74>)
 800136c:	f006 fdca 	bl	8007f04 <iprintf>
	}

	if(phyconf.duplex==PHY_DUPLEX_FULL)
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	2b01      	cmp	r3, #1
 8001374:	d103      	bne.n	800137e <PrintPHYConf+0x46>
	{
		printf("\n\rDuplex Mode: Full");
 8001376:	480e      	ldr	r0, [pc, #56]	@ (80013b0 <PrintPHYConf+0x78>)
 8001378:	f006 fdc4 	bl	8007f04 <iprintf>
 800137c:	e002      	b.n	8001384 <PrintPHYConf+0x4c>
	}
	else
	{
		printf("\n\rDuplex Mode: Half");
 800137e:	480d      	ldr	r0, [pc, #52]	@ (80013b4 <PrintPHYConf+0x7c>)
 8001380:	f006 fdc0 	bl	8007f04 <iprintf>
	}

	if(phyconf.speed==PHY_SPEED_10)
 8001384:	79bb      	ldrb	r3, [r7, #6]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d103      	bne.n	8001392 <PrintPHYConf+0x5a>
	{
		printf("\n\rSpeed: 10Mbps");
 800138a:	480b      	ldr	r0, [pc, #44]	@ (80013b8 <PrintPHYConf+0x80>)
 800138c:	f006 fdba 	bl	8007f04 <iprintf>
	}
	else
	{
		printf("\n\rSpeed: 100Mbps");
	}
}
 8001390:	e002      	b.n	8001398 <PrintPHYConf+0x60>
		printf("\n\rSpeed: 100Mbps");
 8001392:	480a      	ldr	r0, [pc, #40]	@ (80013bc <PrintPHYConf+0x84>)
 8001394:	f006 fdb6 	bl	8007f04 <iprintf>
}
 8001398:	bf00      	nop
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	0800a468 	.word	0x0800a468
 80013a4:	0800a48c 	.word	0x0800a48c
 80013a8:	0800a4ac 	.word	0x0800a4ac
 80013ac:	0800a4c8 	.word	0x0800a4c8
 80013b0:	0800a4e8 	.word	0x0800a4e8
 80013b4:	0800a4fc 	.word	0x0800a4fc
 80013b8:	0800a510 	.word	0x0800a510
 80013bc:	0800a520 	.word	0x0800a520

080013c0 <Socket_Status>:


void Socket_Status(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af02      	add	r7, sp, #8
	switch(getSn_SR(sn)) // L o Status Register do Socket
 80013c6:	4b84      	ldr	r3, [pc, #528]	@ (80015d8 <Socket_Status+0x218>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	3301      	adds	r3, #1
 80013ce:	00db      	lsls	r3, r3, #3
 80013d0:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80013d4:	4618      	mov	r0, r3
 80013d6:	f000 fe7d 	bl	80020d4 <WIZCHIP_READ>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b1c      	cmp	r3, #28
 80013de:	f200 80f6 	bhi.w	80015ce <Socket_Status+0x20e>
 80013e2:	a201      	add	r2, pc, #4	@ (adr r2, 80013e8 <Socket_Status+0x28>)
 80013e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013e8:	0800145d 	.word	0x0800145d
 80013ec:	080015cf 	.word	0x080015cf
 80013f0:	080015cf 	.word	0x080015cf
 80013f4:	080015cf 	.word	0x080015cf
 80013f8:	080015cf 	.word	0x080015cf
 80013fc:	080015cf 	.word	0x080015cf
 8001400:	080015cf 	.word	0x080015cf
 8001404:	080015cf 	.word	0x080015cf
 8001408:	080015cf 	.word	0x080015cf
 800140c:	080015cf 	.word	0x080015cf
 8001410:	080015cf 	.word	0x080015cf
 8001414:	080015cf 	.word	0x080015cf
 8001418:	080015cf 	.word	0x080015cf
 800141c:	080015cf 	.word	0x080015cf
 8001420:	080015cf 	.word	0x080015cf
 8001424:	080015cf 	.word	0x080015cf
 8001428:	080015cf 	.word	0x080015cf
 800142c:	080015cf 	.word	0x080015cf
 8001430:	080015cf 	.word	0x080015cf
 8001434:	080014b5 	.word	0x080014b5
 8001438:	080015cf 	.word	0x080015cf
 800143c:	080015cf 	.word	0x080015cf
 8001440:	080015cf 	.word	0x080015cf
 8001444:	08001561 	.word	0x08001561
 8001448:	080015cf 	.word	0x080015cf
 800144c:	080015cf 	.word	0x080015cf
 8001450:	080015cf 	.word	0x080015cf
 8001454:	080015cf 	.word	0x080015cf
 8001458:	080015ab 	.word	0x080015ab
		{
		    case SOCK_CLOSED:
			// 1. Se o socket est FECHADO, precisamos abri-lo primeiro.
			// Se a conexo anterior falhou, o W5500 volta para c automaticamente.
			printf("Socket Fechado. Reabrindo...\r\n");
 800145c:	485f      	ldr	r0, [pc, #380]	@ (80015dc <Socket_Status+0x21c>)
 800145e:	f006 fdb9 	bl	8007fd4 <puts>
			// Incrementa a porta para o servidor no confundir com a conexo anterior
			minha_porta_local++;
 8001462:	4b5f      	ldr	r3, [pc, #380]	@ (80015e0 <Socket_Status+0x220>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	3301      	adds	r3, #1
 8001468:	4a5d      	ldr	r2, [pc, #372]	@ (80015e0 <Socket_Status+0x220>)
 800146a:	6013      	str	r3, [r2, #0]
			if (minha_porta_local > 60000) minha_porta_local = 5000; // Reseta se ficar muito alto
 800146c:	4b5c      	ldr	r3, [pc, #368]	@ (80015e0 <Socket_Status+0x220>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8001474:	4293      	cmp	r3, r2
 8001476:	dd03      	ble.n	8001480 <Socket_Status+0xc0>
 8001478:	4b59      	ldr	r3, [pc, #356]	@ (80015e0 <Socket_Status+0x220>)
 800147a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800147e:	601a      	str	r2, [r3, #0]
			// Usa a porta varivel
			if(socket(sn, Sn_MR_TCP, minha_porta_local, 0) == sn)
 8001480:	4b55      	ldr	r3, [pc, #340]	@ (80015d8 <Socket_Status+0x218>)
 8001482:	7818      	ldrb	r0, [r3, #0]
 8001484:	4b56      	ldr	r3, [pc, #344]	@ (80015e0 <Socket_Status+0x220>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	b29a      	uxth	r2, r3
 800148a:	2300      	movs	r3, #0
 800148c:	2101      	movs	r1, #1
 800148e:	f001 f8c1 	bl	8002614 <socket>
 8001492:	4603      	mov	r3, r0
 8001494:	461a      	mov	r2, r3
 8001496:	4b50      	ldr	r3, [pc, #320]	@ (80015d8 <Socket_Status+0x218>)
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	429a      	cmp	r2, r3
 800149c:	d106      	bne.n	80014ac <Socket_Status+0xec>
			{
				printf("Socket Aberto na porta local: %d. Estado -> INIT\r\n", minha_porta_local);
 800149e:	4b50      	ldr	r3, [pc, #320]	@ (80015e0 <Socket_Status+0x220>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4619      	mov	r1, r3
 80014a4:	484f      	ldr	r0, [pc, #316]	@ (80015e4 <Socket_Status+0x224>)
 80014a6:	f006 fd2d 	bl	8007f04 <iprintf>
			}
			else
			{
				printf("Falha ao criar socket.\r\n");
			}
			break;
 80014aa:	e091      	b.n	80015d0 <Socket_Status+0x210>
				printf("Falha ao criar socket.\r\n");
 80014ac:	484e      	ldr	r0, [pc, #312]	@ (80015e8 <Socket_Status+0x228>)
 80014ae:	f006 fd91 	bl	8007fd4 <puts>
			break;
 80014b2:	e08d      	b.n	80015d0 <Socket_Status+0x210>
			case SOCK_INIT:
				if(destination_ip[0] == 0)
 80014b4:	4b4d      	ldr	r3, [pc, #308]	@ (80015ec <Socket_Status+0x22c>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d103      	bne.n	80014c4 <Socket_Status+0x104>
				{
					printf("ERRO: IP Zerado. Arrumando...\r\n");
 80014bc:	484c      	ldr	r0, [pc, #304]	@ (80015f0 <Socket_Status+0x230>)
 80014be:	f006 fd89 	bl	8007fd4 <puts>
					break;
 80014c2:	e085      	b.n	80015d0 <Socket_Status+0x210>
				}
				printf("Enviando SYN para %d.%d.%d.%d...\r\n", destination_ip[0], destination_ip[1], destination_ip[2], destination_ip[3]);
 80014c4:	4b49      	ldr	r3, [pc, #292]	@ (80015ec <Socket_Status+0x22c>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	4619      	mov	r1, r3
 80014ca:	4b48      	ldr	r3, [pc, #288]	@ (80015ec <Socket_Status+0x22c>)
 80014cc:	785b      	ldrb	r3, [r3, #1]
 80014ce:	461a      	mov	r2, r3
 80014d0:	4b46      	ldr	r3, [pc, #280]	@ (80015ec <Socket_Status+0x22c>)
 80014d2:	789b      	ldrb	r3, [r3, #2]
 80014d4:	4618      	mov	r0, r3
 80014d6:	4b45      	ldr	r3, [pc, #276]	@ (80015ec <Socket_Status+0x22c>)
 80014d8:	78db      	ldrb	r3, [r3, #3]
 80014da:	9300      	str	r3, [sp, #0]
 80014dc:	4603      	mov	r3, r0
 80014de:	4845      	ldr	r0, [pc, #276]	@ (80015f4 <Socket_Status+0x234>)
 80014e0:	f006 fd10 	bl	8007f04 <iprintf>
				int8_t ret = connect(sn, destination_ip, destination_port);
 80014e4:	4b3c      	ldr	r3, [pc, #240]	@ (80015d8 <Socket_Status+0x218>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	4a43      	ldr	r2, [pc, #268]	@ (80015f8 <Socket_Status+0x238>)
 80014ea:	8812      	ldrh	r2, [r2, #0]
 80014ec:	493f      	ldr	r1, [pc, #252]	@ (80015ec <Socket_Status+0x22c>)
 80014ee:	4618      	mov	r0, r3
 80014f0:	f001 fa12 	bl	8002918 <connect>
 80014f4:	4603      	mov	r3, r0
 80014f6:	71fb      	strb	r3, [r7, #7]
				if (ret == SOCK_OK)
 80014f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d103      	bne.n	8001508 <Socket_Status+0x148>
				{
					printf("Comando aceito. Aguardando resposta do servidor...\r\n");
 8001500:	483e      	ldr	r0, [pc, #248]	@ (80015fc <Socket_Status+0x23c>)
 8001502:	f006 fd67 	bl	8007fd4 <puts>
 8001506:	e026      	b.n	8001556 <Socket_Status+0x196>
				}
				else if (ret == -13) { // SOCKERR_TIMEOUT
 8001508:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800150c:	f113 0f0d 	cmn.w	r3, #13
 8001510:	d108      	bne.n	8001524 <Socket_Status+0x164>
					printf("ERRO -13: TIMEOUT! O PC nao respondeu. Verifique Firewall e Cabo.\r\n");
 8001512:	483b      	ldr	r0, [pc, #236]	@ (8001600 <Socket_Status+0x240>)
 8001514:	f006 fd5e 	bl	8007fd4 <puts>
					close(sn); // Fecha para tentar de novo
 8001518:	4b2f      	ldr	r3, [pc, #188]	@ (80015d8 <Socket_Status+0x218>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	4618      	mov	r0, r3
 800151e:	f001 f98d 	bl	800283c <close>
 8001522:	e018      	b.n	8001556 <Socket_Status+0x196>
					}
				else if (ret == -4) { // SOCKERR_SOCKCLOSED
 8001524:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001528:	f113 0f04 	cmn.w	r3, #4
 800152c:	d108      	bne.n	8001540 <Socket_Status+0x180>
					printf("ERRO -4: Socket Fechado! O comando socket() anterior falhou ou foi lento.\r\n");
 800152e:	4835      	ldr	r0, [pc, #212]	@ (8001604 <Socket_Status+0x244>)
 8001530:	f006 fd50 	bl	8007fd4 <puts>
					close(sn); // Reinicia o ciclo
 8001534:	4b28      	ldr	r3, [pc, #160]	@ (80015d8 <Socket_Status+0x218>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	4618      	mov	r0, r3
 800153a:	f001 f97f 	bl	800283c <close>
 800153e:	e00a      	b.n	8001556 <Socket_Status+0x196>
					}
				else {
					printf("ERRO desconhecido: %d\r\n", ret);
 8001540:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001544:	4619      	mov	r1, r3
 8001546:	4830      	ldr	r0, [pc, #192]	@ (8001608 <Socket_Status+0x248>)
 8001548:	f006 fcdc 	bl	8007f04 <iprintf>
					close(sn);
 800154c:	4b22      	ldr	r3, [pc, #136]	@ (80015d8 <Socket_Status+0x218>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	4618      	mov	r0, r3
 8001552:	f001 f973 	bl	800283c <close>
				}
				HAL_Delay(1000);
 8001556:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800155a:	f002 fbf7 	bl	8003d4c <HAL_Delay>
				break;
 800155e:	e037      	b.n	80015d0 <Socket_Status+0x210>
				case SOCK_ESTABLISHED:
					// 3. Conexo feita! O servidor aceitou.
					// Verifique se tem dados chegando
					if(getSn_IR(sn) & Sn_IR_CON) {
 8001560:	4b1d      	ldr	r3, [pc, #116]	@ (80015d8 <Socket_Status+0x218>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	3301      	adds	r3, #1
 8001568:	00db      	lsls	r3, r3, #3
 800156a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800156e:	4618      	mov	r0, r3
 8001570:	f000 fdb0 	bl	80020d4 <WIZCHIP_READ>
 8001574:	4603      	mov	r3, r0
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	2b00      	cmp	r3, #0
 800157c:	d00a      	beq.n	8001594 <Socket_Status+0x1d4>
						setSn_IR(sn, Sn_IR_CON); // Limpa flag de interrupo de conexo
 800157e:	4b16      	ldr	r3, [pc, #88]	@ (80015d8 <Socket_Status+0x218>)
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	3301      	adds	r3, #1
 8001586:	00db      	lsls	r3, r3, #3
 8001588:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800158c:	2101      	movs	r1, #1
 800158e:	4618      	mov	r0, r3
 8001590:	f000 fdec 	bl	800216c <WIZCHIP_WRITE>
						// Pode acender um LED indicando conexo aqui
						}
					if(snaux == 0)
 8001594:	4b1d      	ldr	r3, [pc, #116]	@ (800160c <Socket_Status+0x24c>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d102      	bne.n	80015a2 <Socket_Status+0x1e2>
					{
						printf("\r\nConexao Realizada");
 800159c:	481c      	ldr	r0, [pc, #112]	@ (8001610 <Socket_Status+0x250>)
 800159e:	f006 fcb1 	bl	8007f04 <iprintf>
					}
					snaux = 1;
 80015a2:	4b1a      	ldr	r3, [pc, #104]	@ (800160c <Socket_Status+0x24c>)
 80015a4:	2201      	movs	r2, #1
 80015a6:	701a      	strb	r2, [r3, #0]
					break;
 80015a8:	e012      	b.n	80015d0 <Socket_Status+0x210>
				case SOCK_CLOSE_WAIT:
					// Devemos desconectar e fechar o socket para reiniciar o ciclo.
					disconnect(sn);
 80015aa:	4b0b      	ldr	r3, [pc, #44]	@ (80015d8 <Socket_Status+0x218>)
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	4618      	mov	r0, r3
 80015b0:	f001 fa8e 	bl	8002ad0 <disconnect>
					close(sn);
 80015b4:	4b08      	ldr	r3, [pc, #32]	@ (80015d8 <Socket_Status+0x218>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	4618      	mov	r0, r3
 80015ba:	f001 f93f 	bl	800283c <close>
					snaux = 0;
 80015be:	4b13      	ldr	r3, [pc, #76]	@ (800160c <Socket_Status+0x24c>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	701a      	strb	r2, [r3, #0]
					HAL_Delay(1000);
 80015c4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015c8:	f002 fbc0 	bl	8003d4c <HAL_Delay>
					break;
 80015cc:	e000      	b.n	80015d0 <Socket_Status+0x210>
				default:
					// Tratamento de erros/timeouts
					break;
 80015ce:	bf00      	nop
		}
}
 80015d0:	bf00      	nop
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	2000001e 	.word	0x2000001e
 80015dc:	0800a534 	.word	0x0800a534
 80015e0:	20000020 	.word	0x20000020
 80015e4:	0800a554 	.word	0x0800a554
 80015e8:	0800a588 	.word	0x0800a588
 80015ec:	20000018 	.word	0x20000018
 80015f0:	0800a5a0 	.word	0x0800a5a0
 80015f4:	0800a5c0 	.word	0x0800a5c0
 80015f8:	2000001c 	.word	0x2000001c
 80015fc:	0800a5e4 	.word	0x0800a5e4
 8001600:	0800a618 	.word	0x0800a618
 8001604:	0800a65c 	.word	0x0800a65c
 8001608:	0800a6a8 	.word	0x0800a6a8
 800160c:	2000031c 	.word	0x2000031c
 8001610:	0800a6c0 	.word	0x0800a6c0

08001614 <Modo_Client_Sensor_Temp>:

void Modo_Client_Sensor_Temp(void)
{
 8001614:	b590      	push	{r4, r7, lr}
 8001616:	b08f      	sub	sp, #60	@ 0x3c
 8001618:	af00      	add	r7, sp, #0
	if(snaux == 1 && (HAL_GetTick() - ultimoEnvioTick >= INTERVALO_ENVIO))
 800161a:	4b2a      	ldr	r3, [pc, #168]	@ (80016c4 <Modo_Client_Sensor_Temp+0xb0>)
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	2b01      	cmp	r3, #1
 8001620:	d14c      	bne.n	80016bc <Modo_Client_Sensor_Temp+0xa8>
 8001622:	f002 fb87 	bl	8003d34 <HAL_GetTick>
 8001626:	4602      	mov	r2, r0
 8001628:	4b27      	ldr	r3, [pc, #156]	@ (80016c8 <Modo_Client_Sensor_Temp+0xb4>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001632:	4293      	cmp	r3, r2
 8001634:	d342      	bcc.n	80016bc <Modo_Client_Sensor_Temp+0xa8>
	{
		ultimoEnvioTick = HAL_GetTick();
 8001636:	f002 fb7d 	bl	8003d34 <HAL_GetTick>
 800163a:	4603      	mov	r3, r0
 800163c:	4a22      	ldr	r2, [pc, #136]	@ (80016c8 <Modo_Client_Sensor_Temp+0xb4>)
 800163e:	6013      	str	r3, [r2, #0]
		// Leitura do Sensor
		temperatura = TMP100_ReadTemp();
 8001640:	f000 fa4a 	bl	8001ad8 <TMP100_ReadTemp>
 8001644:	eef0 7a40 	vmov.f32	s15, s0
 8001648:	4b20      	ldr	r3, [pc, #128]	@ (80016cc <Modo_Client_Sensor_Temp+0xb8>)
 800164a:	edc3 7a00 	vstr	s15, [r3]
		if(temperatura > maxtemp)
 800164e:	4b1f      	ldr	r3, [pc, #124]	@ (80016cc <Modo_Client_Sensor_Temp+0xb8>)
 8001650:	ed93 7a00 	vldr	s14, [r3]
 8001654:	4b1e      	ldr	r3, [pc, #120]	@ (80016d0 <Modo_Client_Sensor_Temp+0xbc>)
 8001656:	edd3 7a00 	vldr	s15, [r3]
 800165a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800165e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001662:	dd04      	ble.n	800166e <Modo_Client_Sensor_Temp+0x5a>
		{
			maxtemp = temperatura;
 8001664:	4b19      	ldr	r3, [pc, #100]	@ (80016cc <Modo_Client_Sensor_Temp+0xb8>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a19      	ldr	r2, [pc, #100]	@ (80016d0 <Modo_Client_Sensor_Temp+0xbc>)
 800166a:	6013      	str	r3, [r2, #0]
 800166c:	e00e      	b.n	800168c <Modo_Client_Sensor_Temp+0x78>
		}
		else if (temperatura < mintemp)
 800166e:	4b17      	ldr	r3, [pc, #92]	@ (80016cc <Modo_Client_Sensor_Temp+0xb8>)
 8001670:	ed93 7a00 	vldr	s14, [r3]
 8001674:	4b17      	ldr	r3, [pc, #92]	@ (80016d4 <Modo_Client_Sensor_Temp+0xc0>)
 8001676:	edd3 7a00 	vldr	s15, [r3]
 800167a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800167e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001682:	d503      	bpl.n	800168c <Modo_Client_Sensor_Temp+0x78>
		{
			mintemp = temperatura;
 8001684:	4b11      	ldr	r3, [pc, #68]	@ (80016cc <Modo_Client_Sensor_Temp+0xb8>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a12      	ldr	r2, [pc, #72]	@ (80016d4 <Modo_Client_Sensor_Temp+0xc0>)
 800168a:	6013      	str	r3, [r2, #0]
		}
		char msg_temp[50];
		sprintf(msg_temp, "%.2f", temperatura);
 800168c:	4b0f      	ldr	r3, [pc, #60]	@ (80016cc <Modo_Client_Sensor_Temp+0xb8>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4618      	mov	r0, r3
 8001692:	f7fe ff79 	bl	8000588 <__aeabi_f2d>
 8001696:	4602      	mov	r2, r0
 8001698:	460b      	mov	r3, r1
 800169a:	1d38      	adds	r0, r7, #4
 800169c:	490e      	ldr	r1, [pc, #56]	@ (80016d8 <Modo_Client_Sensor_Temp+0xc4>)
 800169e:	f006 fd5d 	bl	800815c <siprintf>
		send(sn, (uint8_t*)msg_temp, strlen(msg_temp));
 80016a2:	4b0e      	ldr	r3, [pc, #56]	@ (80016dc <Modo_Client_Sensor_Temp+0xc8>)
 80016a4:	781c      	ldrb	r4, [r3, #0]
 80016a6:	1d3b      	adds	r3, r7, #4
 80016a8:	4618      	mov	r0, r3
 80016aa:	f7fe fe01 	bl	80002b0 <strlen>
 80016ae:	4603      	mov	r3, r0
 80016b0:	b29a      	uxth	r2, r3
 80016b2:	1d3b      	adds	r3, r7, #4
 80016b4:	4619      	mov	r1, r3
 80016b6:	4620      	mov	r0, r4
 80016b8:	f001 fa80 	bl	8002bbc <send>
		else
		{
			printf("\r\nSending Success!\r\n"); //apensa um retorno pela serial que foi executado com sucesso o envio da mensagem
		}*/
	  }
}
 80016bc:	bf00      	nop
 80016be:	373c      	adds	r7, #60	@ 0x3c
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd90      	pop	{r4, r7, pc}
 80016c4:	2000031c 	.word	0x2000031c
 80016c8:	20000334 	.word	0x20000334
 80016cc:	2000032c 	.word	0x2000032c
 80016d0:	20000330 	.word	0x20000330
 80016d4:	20000024 	.word	0x20000024
 80016d8:	0800a6d4 	.word	0x0800a6d4
 80016dc:	2000001e 	.word	0x2000001e

080016e0 <OnOff_Led_RedeCMD>:

void OnOff_Led_RedeCMD(void)
{
 80016e0:	b590      	push	{r4, r7, lr}
 80016e2:	b093      	sub	sp, #76	@ 0x4c
 80016e4:	af00      	add	r7, sp, #0

	int len = getSn_RX_RSR(sn);
 80016e6:	4b8e      	ldr	r3, [pc, #568]	@ (8001920 <OnOff_Led_RedeCMD+0x240>)
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	4618      	mov	r0, r3
 80016ec:	f000 fe95 	bl	800241a <getSn_RX_RSR>
 80016f0:	4603      	mov	r3, r0
 80016f2:	647b      	str	r3, [r7, #68]	@ 0x44
	if(len > 0)
 80016f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	f340 810d 	ble.w	8001916 <OnOff_Led_RedeCMD+0x236>
	{
		recv(sn, (uint8_t*)receive_buff, len);
 80016fc:	4b88      	ldr	r3, [pc, #544]	@ (8001920 <OnOff_Led_RedeCMD+0x240>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001702:	b292      	uxth	r2, r2
 8001704:	4987      	ldr	r1, [pc, #540]	@ (8001924 <OnOff_Led_RedeCMD+0x244>)
 8001706:	4618      	mov	r0, r3
 8001708:	f001 fb50 	bl	8002dac <recv>
		receive_buff[len] = '\0';
 800170c:	4a85      	ldr	r2, [pc, #532]	@ (8001924 <OnOff_Led_RedeCMD+0x244>)
 800170e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001710:	4413      	add	r3, r2
 8001712:	2200      	movs	r2, #0
 8001714:	701a      	strb	r2, [r3, #0]
		char msg_rtrn[64];
		switch (InterpretarComando(((char*) receive_buff)))
 8001716:	4883      	ldr	r0, [pc, #524]	@ (8001924 <OnOff_Led_RedeCMD+0x244>)
 8001718:	f000 f95c 	bl	80019d4 <InterpretarComando>
 800171c:	4603      	mov	r3, r0
 800171e:	2b06      	cmp	r3, #6
 8001720:	f200 80f1 	bhi.w	8001906 <OnOff_Led_RedeCMD+0x226>
 8001724:	a201      	add	r2, pc, #4	@ (adr r2, 800172c <OnOff_Led_RedeCMD+0x4c>)
 8001726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800172a:	bf00      	nop
 800172c:	08001749 	.word	0x08001749
 8001730:	080017bb 	.word	0x080017bb
 8001734:	0800182d 	.word	0x0800182d
 8001738:	08001907 	.word	0x08001907
 800173c:	08001907 	.word	0x08001907
 8001740:	080018a3 	.word	0x080018a3
 8001744:	080018d5 	.word	0x080018d5
		{
		case LD1G:
			HAL_GPIO_TogglePin(LD1G_GPIO_Port,LD1G_Pin);
 8001748:	2101      	movs	r1, #1
 800174a:	4877      	ldr	r0, [pc, #476]	@ (8001928 <OnOff_Led_RedeCMD+0x248>)
 800174c:	f002 fe11 	bl	8004372 <HAL_GPIO_TogglePin>
			if(HAL_GPIO_ReadPin(LD1G_GPIO_Port,LD1G_Pin) == GPIO_PIN_SET)
 8001750:	2101      	movs	r1, #1
 8001752:	4875      	ldr	r0, [pc, #468]	@ (8001928 <OnOff_Led_RedeCMD+0x248>)
 8001754:	f002 fddc 	bl	8004310 <HAL_GPIO_ReadPin>
 8001758:	4603      	mov	r3, r0
 800175a:	2b01      	cmp	r3, #1
 800175c:	d10c      	bne.n	8001778 <OnOff_Led_RedeCMD+0x98>
			{
				start_time_led1 = HAL_GetTick();
 800175e:	f002 fae9 	bl	8003d34 <HAL_GetTick>
 8001762:	4603      	mov	r3, r0
 8001764:	4a71      	ldr	r2, [pc, #452]	@ (800192c <OnOff_Led_RedeCMD+0x24c>)
 8001766:	6013      	str	r3, [r2, #0]
				send(sn,(uint8_t*)"LED Verde Ligado\r\n",20);
 8001768:	4b6d      	ldr	r3, [pc, #436]	@ (8001920 <OnOff_Led_RedeCMD+0x240>)
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	2214      	movs	r2, #20
 800176e:	4970      	ldr	r1, [pc, #448]	@ (8001930 <OnOff_Led_RedeCMD+0x250>)
 8001770:	4618      	mov	r0, r3
 8001772:	f001 fa23 	bl	8002bbc <send>
			{
				tempo_uso = (HAL_GetTick() - start_time_led1) / 1000;
				sprintf(msg_rtrn, "LED Verde Desligado apos %lus \r\n", tempo_uso);
				send(sn, (uint8_t*)msg_rtrn, strlen(msg_rtrn));
			}
		break;
 8001776:	e0ce      	b.n	8001916 <OnOff_Led_RedeCMD+0x236>
				tempo_uso = (HAL_GetTick() - start_time_led1) / 1000;
 8001778:	f002 fadc 	bl	8003d34 <HAL_GetTick>
 800177c:	4602      	mov	r2, r0
 800177e:	4b6b      	ldr	r3, [pc, #428]	@ (800192c <OnOff_Led_RedeCMD+0x24c>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	1ad3      	subs	r3, r2, r3
 8001784:	4a6b      	ldr	r2, [pc, #428]	@ (8001934 <OnOff_Led_RedeCMD+0x254>)
 8001786:	fba2 2303 	umull	r2, r3, r2, r3
 800178a:	099b      	lsrs	r3, r3, #6
 800178c:	4a6a      	ldr	r2, [pc, #424]	@ (8001938 <OnOff_Led_RedeCMD+0x258>)
 800178e:	6013      	str	r3, [r2, #0]
				sprintf(msg_rtrn, "LED Verde Desligado apos %lus \r\n", tempo_uso);
 8001790:	4b69      	ldr	r3, [pc, #420]	@ (8001938 <OnOff_Led_RedeCMD+0x258>)
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	1d3b      	adds	r3, r7, #4
 8001796:	4969      	ldr	r1, [pc, #420]	@ (800193c <OnOff_Led_RedeCMD+0x25c>)
 8001798:	4618      	mov	r0, r3
 800179a:	f006 fcdf 	bl	800815c <siprintf>
				send(sn, (uint8_t*)msg_rtrn, strlen(msg_rtrn));
 800179e:	4b60      	ldr	r3, [pc, #384]	@ (8001920 <OnOff_Led_RedeCMD+0x240>)
 80017a0:	781c      	ldrb	r4, [r3, #0]
 80017a2:	1d3b      	adds	r3, r7, #4
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7fe fd83 	bl	80002b0 <strlen>
 80017aa:	4603      	mov	r3, r0
 80017ac:	b29a      	uxth	r2, r3
 80017ae:	1d3b      	adds	r3, r7, #4
 80017b0:	4619      	mov	r1, r3
 80017b2:	4620      	mov	r0, r4
 80017b4:	f001 fa02 	bl	8002bbc <send>
		break;
 80017b8:	e0ad      	b.n	8001916 <OnOff_Led_RedeCMD+0x236>
		case LD2B:
			HAL_GPIO_TogglePin(LD2B_GPIO_Port,LD2B_Pin);
 80017ba:	2180      	movs	r1, #128	@ 0x80
 80017bc:	485a      	ldr	r0, [pc, #360]	@ (8001928 <OnOff_Led_RedeCMD+0x248>)
 80017be:	f002 fdd8 	bl	8004372 <HAL_GPIO_TogglePin>
			if(HAL_GPIO_ReadPin(LD2B_GPIO_Port,LD2B_Pin) == GPIO_PIN_SET)
 80017c2:	2180      	movs	r1, #128	@ 0x80
 80017c4:	4858      	ldr	r0, [pc, #352]	@ (8001928 <OnOff_Led_RedeCMD+0x248>)
 80017c6:	f002 fda3 	bl	8004310 <HAL_GPIO_ReadPin>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d10c      	bne.n	80017ea <OnOff_Led_RedeCMD+0x10a>
			{
				start_time_led2 = HAL_GetTick();
 80017d0:	f002 fab0 	bl	8003d34 <HAL_GetTick>
 80017d4:	4603      	mov	r3, r0
 80017d6:	4a5a      	ldr	r2, [pc, #360]	@ (8001940 <OnOff_Led_RedeCMD+0x260>)
 80017d8:	6013      	str	r3, [r2, #0]
				send(sn,(uint8_t*)"LED Azul Ligado\r\n",19);
 80017da:	4b51      	ldr	r3, [pc, #324]	@ (8001920 <OnOff_Led_RedeCMD+0x240>)
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	2213      	movs	r2, #19
 80017e0:	4958      	ldr	r1, [pc, #352]	@ (8001944 <OnOff_Led_RedeCMD+0x264>)
 80017e2:	4618      	mov	r0, r3
 80017e4:	f001 f9ea 	bl	8002bbc <send>
			{
				tempo_uso = (HAL_GetTick() - start_time_led2) / 1000;
				sprintf(msg_rtrn, "LED Azul Desligado apos %lus \r\n", tempo_uso);
				send(sn, (uint8_t*)msg_rtrn, strlen(msg_rtrn));
			}
		break;
 80017e8:	e095      	b.n	8001916 <OnOff_Led_RedeCMD+0x236>
				tempo_uso = (HAL_GetTick() - start_time_led2) / 1000;
 80017ea:	f002 faa3 	bl	8003d34 <HAL_GetTick>
 80017ee:	4602      	mov	r2, r0
 80017f0:	4b53      	ldr	r3, [pc, #332]	@ (8001940 <OnOff_Led_RedeCMD+0x260>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	4a4f      	ldr	r2, [pc, #316]	@ (8001934 <OnOff_Led_RedeCMD+0x254>)
 80017f8:	fba2 2303 	umull	r2, r3, r2, r3
 80017fc:	099b      	lsrs	r3, r3, #6
 80017fe:	4a4e      	ldr	r2, [pc, #312]	@ (8001938 <OnOff_Led_RedeCMD+0x258>)
 8001800:	6013      	str	r3, [r2, #0]
				sprintf(msg_rtrn, "LED Azul Desligado apos %lus \r\n", tempo_uso);
 8001802:	4b4d      	ldr	r3, [pc, #308]	@ (8001938 <OnOff_Led_RedeCMD+0x258>)
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	1d3b      	adds	r3, r7, #4
 8001808:	494f      	ldr	r1, [pc, #316]	@ (8001948 <OnOff_Led_RedeCMD+0x268>)
 800180a:	4618      	mov	r0, r3
 800180c:	f006 fca6 	bl	800815c <siprintf>
				send(sn, (uint8_t*)msg_rtrn, strlen(msg_rtrn));
 8001810:	4b43      	ldr	r3, [pc, #268]	@ (8001920 <OnOff_Led_RedeCMD+0x240>)
 8001812:	781c      	ldrb	r4, [r3, #0]
 8001814:	1d3b      	adds	r3, r7, #4
 8001816:	4618      	mov	r0, r3
 8001818:	f7fe fd4a 	bl	80002b0 <strlen>
 800181c:	4603      	mov	r3, r0
 800181e:	b29a      	uxth	r2, r3
 8001820:	1d3b      	adds	r3, r7, #4
 8001822:	4619      	mov	r1, r3
 8001824:	4620      	mov	r0, r4
 8001826:	f001 f9c9 	bl	8002bbc <send>
		break;
 800182a:	e074      	b.n	8001916 <OnOff_Led_RedeCMD+0x236>
		case LD3R:
			HAL_GPIO_TogglePin(LD3R_GPIO_Port,LD3R_Pin);
 800182c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001830:	483d      	ldr	r0, [pc, #244]	@ (8001928 <OnOff_Led_RedeCMD+0x248>)
 8001832:	f002 fd9e 	bl	8004372 <HAL_GPIO_TogglePin>
			if(HAL_GPIO_ReadPin(LD3R_GPIO_Port,LD3R_Pin) == GPIO_PIN_SET)
 8001836:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800183a:	483b      	ldr	r0, [pc, #236]	@ (8001928 <OnOff_Led_RedeCMD+0x248>)
 800183c:	f002 fd68 	bl	8004310 <HAL_GPIO_ReadPin>
 8001840:	4603      	mov	r3, r0
 8001842:	2b01      	cmp	r3, #1
 8001844:	d10c      	bne.n	8001860 <OnOff_Led_RedeCMD+0x180>
			{
				start_time_led3 = HAL_GetTick();
 8001846:	f002 fa75 	bl	8003d34 <HAL_GetTick>
 800184a:	4603      	mov	r3, r0
 800184c:	4a3f      	ldr	r2, [pc, #252]	@ (800194c <OnOff_Led_RedeCMD+0x26c>)
 800184e:	6013      	str	r3, [r2, #0]
				send(sn,(uint8_t*)"LED Vermelho Ligado\r\n",23);
 8001850:	4b33      	ldr	r3, [pc, #204]	@ (8001920 <OnOff_Led_RedeCMD+0x240>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	2217      	movs	r2, #23
 8001856:	493e      	ldr	r1, [pc, #248]	@ (8001950 <OnOff_Led_RedeCMD+0x270>)
 8001858:	4618      	mov	r0, r3
 800185a:	f001 f9af 	bl	8002bbc <send>
			{
				tempo_uso = (HAL_GetTick() - start_time_led3) / 1000;
				sprintf(msg_rtrn, "LED Vermelho Desligado apos %lus \r\n", tempo_uso);
				send(sn, (uint8_t*)msg_rtrn, strlen(msg_rtrn));
			}
		break;
 800185e:	e05a      	b.n	8001916 <OnOff_Led_RedeCMD+0x236>
				tempo_uso = (HAL_GetTick() - start_time_led3) / 1000;
 8001860:	f002 fa68 	bl	8003d34 <HAL_GetTick>
 8001864:	4602      	mov	r2, r0
 8001866:	4b39      	ldr	r3, [pc, #228]	@ (800194c <OnOff_Led_RedeCMD+0x26c>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	4a31      	ldr	r2, [pc, #196]	@ (8001934 <OnOff_Led_RedeCMD+0x254>)
 800186e:	fba2 2303 	umull	r2, r3, r2, r3
 8001872:	099b      	lsrs	r3, r3, #6
 8001874:	4a30      	ldr	r2, [pc, #192]	@ (8001938 <OnOff_Led_RedeCMD+0x258>)
 8001876:	6013      	str	r3, [r2, #0]
				sprintf(msg_rtrn, "LED Vermelho Desligado apos %lus \r\n", tempo_uso);
 8001878:	4b2f      	ldr	r3, [pc, #188]	@ (8001938 <OnOff_Led_RedeCMD+0x258>)
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	1d3b      	adds	r3, r7, #4
 800187e:	4935      	ldr	r1, [pc, #212]	@ (8001954 <OnOff_Led_RedeCMD+0x274>)
 8001880:	4618      	mov	r0, r3
 8001882:	f006 fc6b 	bl	800815c <siprintf>
				send(sn, (uint8_t*)msg_rtrn, strlen(msg_rtrn));
 8001886:	4b26      	ldr	r3, [pc, #152]	@ (8001920 <OnOff_Led_RedeCMD+0x240>)
 8001888:	781c      	ldrb	r4, [r3, #0]
 800188a:	1d3b      	adds	r3, r7, #4
 800188c:	4618      	mov	r0, r3
 800188e:	f7fe fd0f 	bl	80002b0 <strlen>
 8001892:	4603      	mov	r3, r0
 8001894:	b29a      	uxth	r2, r3
 8001896:	1d3b      	adds	r3, r7, #4
 8001898:	4619      	mov	r1, r3
 800189a:	4620      	mov	r0, r4
 800189c:	f001 f98e 	bl	8002bbc <send>
		break;
 80018a0:	e039      	b.n	8001916 <OnOff_Led_RedeCMD+0x236>
		case MAX:
			sprintf(msg_rtrn, "Temperatura maxima registrada: %.2fC \r\n", maxtemp);
 80018a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001958 <OnOff_Led_RedeCMD+0x278>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7fe fe6e 	bl	8000588 <__aeabi_f2d>
 80018ac:	4602      	mov	r2, r0
 80018ae:	460b      	mov	r3, r1
 80018b0:	1d38      	adds	r0, r7, #4
 80018b2:	492a      	ldr	r1, [pc, #168]	@ (800195c <OnOff_Led_RedeCMD+0x27c>)
 80018b4:	f006 fc52 	bl	800815c <siprintf>
			send(sn, (uint8_t*)msg_rtrn, strlen(msg_rtrn));
 80018b8:	4b19      	ldr	r3, [pc, #100]	@ (8001920 <OnOff_Led_RedeCMD+0x240>)
 80018ba:	781c      	ldrb	r4, [r3, #0]
 80018bc:	1d3b      	adds	r3, r7, #4
 80018be:	4618      	mov	r0, r3
 80018c0:	f7fe fcf6 	bl	80002b0 <strlen>
 80018c4:	4603      	mov	r3, r0
 80018c6:	b29a      	uxth	r2, r3
 80018c8:	1d3b      	adds	r3, r7, #4
 80018ca:	4619      	mov	r1, r3
 80018cc:	4620      	mov	r0, r4
 80018ce:	f001 f975 	bl	8002bbc <send>
		break;
 80018d2:	e020      	b.n	8001916 <OnOff_Led_RedeCMD+0x236>
		case MIN:
			sprintf(msg_rtrn, "Temperatura minima registrada: %.2fC \r\n", mintemp);
 80018d4:	4b22      	ldr	r3, [pc, #136]	@ (8001960 <OnOff_Led_RedeCMD+0x280>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4618      	mov	r0, r3
 80018da:	f7fe fe55 	bl	8000588 <__aeabi_f2d>
 80018de:	4602      	mov	r2, r0
 80018e0:	460b      	mov	r3, r1
 80018e2:	1d38      	adds	r0, r7, #4
 80018e4:	491f      	ldr	r1, [pc, #124]	@ (8001964 <OnOff_Led_RedeCMD+0x284>)
 80018e6:	f006 fc39 	bl	800815c <siprintf>
			send(sn, (uint8_t*)msg_rtrn, strlen(msg_rtrn));
 80018ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001920 <OnOff_Led_RedeCMD+0x240>)
 80018ec:	781c      	ldrb	r4, [r3, #0]
 80018ee:	1d3b      	adds	r3, r7, #4
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7fe fcdd 	bl	80002b0 <strlen>
 80018f6:	4603      	mov	r3, r0
 80018f8:	b29a      	uxth	r2, r3
 80018fa:	1d3b      	adds	r3, r7, #4
 80018fc:	4619      	mov	r1, r3
 80018fe:	4620      	mov	r0, r4
 8001900:	f001 f95c 	bl	8002bbc <send>
		break;
 8001904:	e007      	b.n	8001916 <OnOff_Led_RedeCMD+0x236>
		default:
			send(sn,(uint8_t*)"Funcao Desconhecida\r\n",21);
 8001906:	4b06      	ldr	r3, [pc, #24]	@ (8001920 <OnOff_Led_RedeCMD+0x240>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	2215      	movs	r2, #21
 800190c:	4916      	ldr	r1, [pc, #88]	@ (8001968 <OnOff_Led_RedeCMD+0x288>)
 800190e:	4618      	mov	r0, r3
 8001910:	f001 f954 	bl	8002bbc <send>
		break;
 8001914:	bf00      	nop
		}
	}
}
 8001916:	bf00      	nop
 8001918:	374c      	adds	r7, #76	@ 0x4c
 800191a:	46bd      	mov	sp, r7
 800191c:	bd90      	pop	{r4, r7, pc}
 800191e:	bf00      	nop
 8001920:	2000001e 	.word	0x2000001e
 8001924:	2000029c 	.word	0x2000029c
 8001928:	40020400 	.word	0x40020400
 800192c:	20000338 	.word	0x20000338
 8001930:	0800a6dc 	.word	0x0800a6dc
 8001934:	10624dd3 	.word	0x10624dd3
 8001938:	20000344 	.word	0x20000344
 800193c:	0800a6f0 	.word	0x0800a6f0
 8001940:	2000033c 	.word	0x2000033c
 8001944:	0800a714 	.word	0x0800a714
 8001948:	0800a728 	.word	0x0800a728
 800194c:	20000340 	.word	0x20000340
 8001950:	0800a748 	.word	0x0800a748
 8001954:	0800a760 	.word	0x0800a760
 8001958:	20000330 	.word	0x20000330
 800195c:	0800a784 	.word	0x0800a784
 8001960:	20000024 	.word	0x20000024
 8001964:	0800a7ac 	.word	0x0800a7ac
 8001968:	0800a7d4 	.word	0x0800a7d4

0800196c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800197c:	d111      	bne.n	80019a2 <HAL_TIM_PeriodElapsedCallback+0x36>
    {
    	tmaux = 1;
 800197e:	4b0c      	ldr	r3, [pc, #48]	@ (80019b0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001980:	2201      	movs	r2, #1
 8001982:	701a      	strb	r2, [r3, #0]
    	tld1++;
 8001984:	4b0b      	ldr	r3, [pc, #44]	@ (80019b4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	3301      	adds	r3, #1
 800198a:	4a0a      	ldr	r2, [pc, #40]	@ (80019b4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800198c:	6013      	str	r3, [r2, #0]
    	tld2++;
 800198e:	4b0a      	ldr	r3, [pc, #40]	@ (80019b8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	3301      	adds	r3, #1
 8001994:	4a08      	ldr	r2, [pc, #32]	@ (80019b8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001996:	6013      	str	r3, [r2, #0]
    	tld3++;
 8001998:	4b08      	ldr	r3, [pc, #32]	@ (80019bc <HAL_TIM_PeriodElapsedCallback+0x50>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	3301      	adds	r3, #1
 800199e:	4a07      	ldr	r2, [pc, #28]	@ (80019bc <HAL_TIM_PeriodElapsedCallback+0x50>)
 80019a0:	6013      	str	r3, [r2, #0]
    }
}
 80019a2:	bf00      	nop
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	2000031d 	.word	0x2000031d
 80019b4:	20000320 	.word	0x20000320
 80019b8:	20000324 	.word	0x20000324
 80019bc:	20000328 	.word	0x20000328

080019c0 <Modo_Client>:

void Modo_Client(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
	Socket_Status();
 80019c4:	f7ff fcfc 	bl	80013c0 <Socket_Status>
	Modo_Client_Sensor_Temp();
 80019c8:	f7ff fe24 	bl	8001614 <Modo_Client_Sensor_Temp>
	OnOff_Led_RedeCMD();
 80019cc:	f7ff fe88 	bl	80016e0 <OnOff_Led_RedeCMD>
}
 80019d0:	bf00      	nop
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <InterpretarComando>:
		break;
	}
}

ComandosID InterpretarComando(char* buffer)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
    // Compara o buffer com as palavras conhecidas
	if (strncmp(buffer, "LD1G", 4) == 0) return LD1G;
 80019dc:	2204      	movs	r2, #4
 80019de:	4925      	ldr	r1, [pc, #148]	@ (8001a74 <InterpretarComando+0xa0>)
 80019e0:	6878      	ldr	r0, [r7, #4]
 80019e2:	f006 fcbb 	bl	800835c <strncmp>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d101      	bne.n	80019f0 <InterpretarComando+0x1c>
 80019ec:	2300      	movs	r3, #0
 80019ee:	e03c      	b.n	8001a6a <InterpretarComando+0x96>
	if (strncmp(buffer, "LD2B", 4) == 0) return LD2B;
 80019f0:	2204      	movs	r2, #4
 80019f2:	4921      	ldr	r1, [pc, #132]	@ (8001a78 <InterpretarComando+0xa4>)
 80019f4:	6878      	ldr	r0, [r7, #4]
 80019f6:	f006 fcb1 	bl	800835c <strncmp>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d101      	bne.n	8001a04 <InterpretarComando+0x30>
 8001a00:	2301      	movs	r3, #1
 8001a02:	e032      	b.n	8001a6a <InterpretarComando+0x96>
	if (strncmp(buffer, "LD3R", 4) == 0) return LD3R;
 8001a04:	2204      	movs	r2, #4
 8001a06:	491d      	ldr	r1, [pc, #116]	@ (8001a7c <InterpretarComando+0xa8>)
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	f006 fca7 	bl	800835c <strncmp>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d101      	bne.n	8001a18 <InterpretarComando+0x44>
 8001a14:	2302      	movs	r3, #2
 8001a16:	e028      	b.n	8001a6a <InterpretarComando+0x96>
	if (strncmp(buffer, "SAIR", 4) == 0) return SAIR;
 8001a18:	2204      	movs	r2, #4
 8001a1a:	4919      	ldr	r1, [pc, #100]	@ (8001a80 <InterpretarComando+0xac>)
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f006 fc9d 	bl	800835c <strncmp>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d101      	bne.n	8001a2c <InterpretarComando+0x58>
 8001a28:	2303      	movs	r3, #3
 8001a2a:	e01e      	b.n	8001a6a <InterpretarComando+0x96>
	if (strncmp(buffer, "TEMP", 4) == 0) return TEMP;
 8001a2c:	2204      	movs	r2, #4
 8001a2e:	4915      	ldr	r1, [pc, #84]	@ (8001a84 <InterpretarComando+0xb0>)
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f006 fc93 	bl	800835c <strncmp>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d101      	bne.n	8001a40 <InterpretarComando+0x6c>
 8001a3c:	2304      	movs	r3, #4
 8001a3e:	e014      	b.n	8001a6a <InterpretarComando+0x96>
	if (strncmp(buffer, "MAX", 3) == 0) return MAX;
 8001a40:	2203      	movs	r2, #3
 8001a42:	4911      	ldr	r1, [pc, #68]	@ (8001a88 <InterpretarComando+0xb4>)
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f006 fc89 	bl	800835c <strncmp>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d101      	bne.n	8001a54 <InterpretarComando+0x80>
 8001a50:	2305      	movs	r3, #5
 8001a52:	e00a      	b.n	8001a6a <InterpretarComando+0x96>
	if (strncmp(buffer, "MIN", 3) == 0) return MIN;
 8001a54:	2203      	movs	r2, #3
 8001a56:	490d      	ldr	r1, [pc, #52]	@ (8001a8c <InterpretarComando+0xb8>)
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	f006 fc7f 	bl	800835c <strncmp>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d101      	bne.n	8001a68 <InterpretarComando+0x94>
 8001a64:	2306      	movs	r3, #6
 8001a66:	e000      	b.n	8001a6a <InterpretarComando+0x96>

    return DESCONHECIDO;
 8001a68:	2307      	movs	r3, #7
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	0800aa3c 	.word	0x0800aa3c
 8001a78:	0800aa44 	.word	0x0800aa44
 8001a7c:	0800aa4c 	.word	0x0800aa4c
 8001a80:	0800aa54 	.word	0x0800aa54
 8001a84:	0800aa5c 	.word	0x0800aa5c
 8001a88:	0800aa64 	.word	0x0800aa64
 8001a8c:	0800aa68 	.word	0x0800aa68

08001a90 <TMP100_Init>:

//funes do TMP100
void TMP100_Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af02      	add	r7, sp, #8
    uint8_t data[2];

    // Seleciona o registrador de Configurao
    data[0] = TMP100_REG_CONFIG;
 8001a96:	2301      	movs	r3, #1
 8001a98:	713b      	strb	r3, [r7, #4]

    // Configura para 12-bit resolution (Bits R1/R0 = 11)
    // Valor 0x60 = 0110 0000 em binrio
    data[1] = 0x60;
 8001a9a:	2360      	movs	r3, #96	@ 0x60
 8001a9c:	717b      	strb	r3, [r7, #5]

    // Envia o comando
    if (HAL_I2C_Master_Transmit(&hi2c2, TMP100_ADDR, data, 2, 100) != HAL_OK) {
 8001a9e:	1d3a      	adds	r2, r7, #4
 8001aa0:	2364      	movs	r3, #100	@ 0x64
 8001aa2:	9300      	str	r3, [sp, #0]
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	2192      	movs	r1, #146	@ 0x92
 8001aa8:	4808      	ldr	r0, [pc, #32]	@ (8001acc <TMP100_Init+0x3c>)
 8001aaa:	f002 fd19 	bl	80044e0 <HAL_I2C_Master_Transmit>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d003      	beq.n	8001abc <TMP100_Init+0x2c>
        printf("Erro ao inicializar TMP100\r\n");
 8001ab4:	4806      	ldr	r0, [pc, #24]	@ (8001ad0 <TMP100_Init+0x40>)
 8001ab6:	f006 fa8d 	bl	8007fd4 <puts>
    } else {
        printf("TMP100 Configurado para 12-bits.\r\n");
    }
}
 8001aba:	e002      	b.n	8001ac2 <TMP100_Init+0x32>
        printf("TMP100 Configurado para 12-bits.\r\n");
 8001abc:	4805      	ldr	r0, [pc, #20]	@ (8001ad4 <TMP100_Init+0x44>)
 8001abe:	f006 fa89 	bl	8007fd4 <puts>
}
 8001ac2:	bf00      	nop
 8001ac4:	3708      	adds	r7, #8
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	20000248 	.word	0x20000248
 8001ad0:	0800aa6c 	.word	0x0800aa6c
 8001ad4:	0800aa88 	.word	0x0800aa88

08001ad8 <TMP100_ReadTemp>:

float TMP100_ReadTemp(void) {
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af02      	add	r7, sp, #8
    uint8_t buffer[2];
    int16_t raw_temp;

    // 1. Aponta para o registrador de temperatura
    buffer[0] = TMP100_REG_TEMP;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	713b      	strb	r3, [r7, #4]
    HAL_I2C_Master_Transmit(&hi2c2, TMP100_ADDR, buffer, 1, 100);
 8001ae2:	1d3a      	adds	r2, r7, #4
 8001ae4:	2364      	movs	r3, #100	@ 0x64
 8001ae6:	9300      	str	r3, [sp, #0]
 8001ae8:	2301      	movs	r3, #1
 8001aea:	2192      	movs	r1, #146	@ 0x92
 8001aec:	4816      	ldr	r0, [pc, #88]	@ (8001b48 <TMP100_ReadTemp+0x70>)
 8001aee:	f002 fcf7 	bl	80044e0 <HAL_I2C_Master_Transmit>

    // 2. L 2 bytes de dados
    if (HAL_I2C_Master_Receive(&hi2c2, TMP100_ADDR, buffer, 2, 100) == HAL_OK) {
 8001af2:	1d3a      	adds	r2, r7, #4
 8001af4:	2364      	movs	r3, #100	@ 0x64
 8001af6:	9300      	str	r3, [sp, #0]
 8001af8:	2302      	movs	r3, #2
 8001afa:	2192      	movs	r1, #146	@ 0x92
 8001afc:	4812      	ldr	r0, [pc, #72]	@ (8001b48 <TMP100_ReadTemp+0x70>)
 8001afe:	f002 fe07 	bl	8004710 <HAL_I2C_Master_Receive>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d115      	bne.n	8001b34 <TMP100_ReadTemp+0x5c>

        // 3. Combina os bytes
        // O TMP100 retorna 12 bits alinhados  esquerda dentro de 16 bits
        // Ex: [Temp Alta] [Temp Baixa]
        raw_temp = (buffer[0] << 8) | buffer[1];
 8001b08:	793b      	ldrb	r3, [r7, #4]
 8001b0a:	021b      	lsls	r3, r3, #8
 8001b0c:	b21a      	sxth	r2, r3
 8001b0e:	797b      	ldrb	r3, [r7, #5]
 8001b10:	b21b      	sxth	r3, r3
 8001b12:	4313      	orrs	r3, r2
 8001b14:	80fb      	strh	r3, [r7, #6]

        // Desloca 4 bits para a direita (para alinhar os 12 bits)
        raw_temp = raw_temp >> 4;
 8001b16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b1a:	111b      	asrs	r3, r3, #4
 8001b1c:	80fb      	strh	r3, [r7, #6]

        // Multiplica pela resoluo de 12 bits (0.0625)
        return raw_temp * 0.0625f;
 8001b1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b22:	ee07 3a90 	vmov	s15, r3
 8001b26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b2a:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001b4c <TMP100_ReadTemp+0x74>
 8001b2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b32:	e004      	b.n	8001b3e <TMP100_ReadTemp+0x66>
    }
    else {
        printf("Erro de leitura I2C\r\n");
 8001b34:	4806      	ldr	r0, [pc, #24]	@ (8001b50 <TMP100_ReadTemp+0x78>)
 8001b36:	f006 fa4d 	bl	8007fd4 <puts>
        return -999.0f; // Valor de erro
 8001b3a:	eddf 7a06 	vldr	s15, [pc, #24]	@ 8001b54 <TMP100_ReadTemp+0x7c>
    }
}
 8001b3e:	eeb0 0a67 	vmov.f32	s0, s15
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20000248 	.word	0x20000248
 8001b4c:	3d800000 	.word	0x3d800000
 8001b50:	0800aaac 	.word	0x0800aaac
 8001b54:	c479c000 	.word	0xc479c000

08001b58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b5c:	b672      	cpsid	i
}
 8001b5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b60:	bf00      	nop
 8001b62:	e7fd      	b.n	8001b60 <Error_Handler+0x8>

08001b64 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001b68:	4b1b      	ldr	r3, [pc, #108]	@ (8001bd8 <MX_SPI1_Init+0x74>)
 8001b6a:	4a1c      	ldr	r2, [pc, #112]	@ (8001bdc <MX_SPI1_Init+0x78>)
 8001b6c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b6e:	4b1a      	ldr	r3, [pc, #104]	@ (8001bd8 <MX_SPI1_Init+0x74>)
 8001b70:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001b74:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b76:	4b18      	ldr	r3, [pc, #96]	@ (8001bd8 <MX_SPI1_Init+0x74>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b7c:	4b16      	ldr	r3, [pc, #88]	@ (8001bd8 <MX_SPI1_Init+0x74>)
 8001b7e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001b82:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b84:	4b14      	ldr	r3, [pc, #80]	@ (8001bd8 <MX_SPI1_Init+0x74>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b8a:	4b13      	ldr	r3, [pc, #76]	@ (8001bd8 <MX_SPI1_Init+0x74>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b90:	4b11      	ldr	r3, [pc, #68]	@ (8001bd8 <MX_SPI1_Init+0x74>)
 8001b92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b96:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001b98:	4b0f      	ldr	r3, [pc, #60]	@ (8001bd8 <MX_SPI1_Init+0x74>)
 8001b9a:	2218      	movs	r2, #24
 8001b9c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd8 <MX_SPI1_Init+0x74>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd8 <MX_SPI1_Init+0x74>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001baa:	4b0b      	ldr	r3, [pc, #44]	@ (8001bd8 <MX_SPI1_Init+0x74>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001bb0:	4b09      	ldr	r3, [pc, #36]	@ (8001bd8 <MX_SPI1_Init+0x74>)
 8001bb2:	2207      	movs	r2, #7
 8001bb4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001bb6:	4b08      	ldr	r3, [pc, #32]	@ (8001bd8 <MX_SPI1_Init+0x74>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001bbc:	4b06      	ldr	r3, [pc, #24]	@ (8001bd8 <MX_SPI1_Init+0x74>)
 8001bbe:	2208      	movs	r2, #8
 8001bc0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001bc2:	4805      	ldr	r0, [pc, #20]	@ (8001bd8 <MX_SPI1_Init+0x74>)
 8001bc4:	f004 faa2 	bl	800610c <HAL_SPI_Init>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001bce:	f7ff ffc3 	bl	8001b58 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001bd2:	bf00      	nop
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	20000348 	.word	0x20000348
 8001bdc:	40013000 	.word	0x40013000

08001be0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b08a      	sub	sp, #40	@ 0x28
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be8:	f107 0314 	add.w	r3, r7, #20
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	605a      	str	r2, [r3, #4]
 8001bf2:	609a      	str	r2, [r3, #8]
 8001bf4:	60da      	str	r2, [r3, #12]
 8001bf6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a17      	ldr	r2, [pc, #92]	@ (8001c5c <HAL_SPI_MspInit+0x7c>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d127      	bne.n	8001c52 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c02:	4b17      	ldr	r3, [pc, #92]	@ (8001c60 <HAL_SPI_MspInit+0x80>)
 8001c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c06:	4a16      	ldr	r2, [pc, #88]	@ (8001c60 <HAL_SPI_MspInit+0x80>)
 8001c08:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c0e:	4b14      	ldr	r3, [pc, #80]	@ (8001c60 <HAL_SPI_MspInit+0x80>)
 8001c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c12:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c16:	613b      	str	r3, [r7, #16]
 8001c18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c1a:	4b11      	ldr	r3, [pc, #68]	@ (8001c60 <HAL_SPI_MspInit+0x80>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1e:	4a10      	ldr	r2, [pc, #64]	@ (8001c60 <HAL_SPI_MspInit+0x80>)
 8001c20:	f043 0301 	orr.w	r3, r3, #1
 8001c24:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c26:	4b0e      	ldr	r3, [pc, #56]	@ (8001c60 <HAL_SPI_MspInit+0x80>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2a:	f003 0301 	and.w	r3, r3, #1
 8001c2e:	60fb      	str	r3, [r7, #12]
 8001c30:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001c32:	23e0      	movs	r3, #224	@ 0xe0
 8001c34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c36:	2302      	movs	r3, #2
 8001c38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c42:	2305      	movs	r3, #5
 8001c44:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c46:	f107 0314 	add.w	r3, r7, #20
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	4805      	ldr	r0, [pc, #20]	@ (8001c64 <HAL_SPI_MspInit+0x84>)
 8001c4e:	f002 f9b3 	bl	8003fb8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001c52:	bf00      	nop
 8001c54:	3728      	adds	r7, #40	@ 0x28
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40013000 	.word	0x40013000
 8001c60:	40023800 	.word	0x40023800
 8001c64:	40020000 	.word	0x40020000

08001c68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001c6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001cac <HAL_MspInit+0x44>)
 8001c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c72:	4a0e      	ldr	r2, [pc, #56]	@ (8001cac <HAL_MspInit+0x44>)
 8001c74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c78:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c7a:	4b0c      	ldr	r3, [pc, #48]	@ (8001cac <HAL_MspInit+0x44>)
 8001c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c82:	607b      	str	r3, [r7, #4]
 8001c84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c86:	4b09      	ldr	r3, [pc, #36]	@ (8001cac <HAL_MspInit+0x44>)
 8001c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c8a:	4a08      	ldr	r2, [pc, #32]	@ (8001cac <HAL_MspInit+0x44>)
 8001c8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c90:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c92:	4b06      	ldr	r3, [pc, #24]	@ (8001cac <HAL_MspInit+0x44>)
 8001c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c9a:	603b      	str	r3, [r7, #0]
 8001c9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c9e:	bf00      	nop
 8001ca0:	370c      	adds	r7, #12
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	40023800 	.word	0x40023800

08001cb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cb4:	bf00      	nop
 8001cb6:	e7fd      	b.n	8001cb4 <NMI_Handler+0x4>

08001cb8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cbc:	bf00      	nop
 8001cbe:	e7fd      	b.n	8001cbc <HardFault_Handler+0x4>

08001cc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cc4:	bf00      	nop
 8001cc6:	e7fd      	b.n	8001cc4 <MemManage_Handler+0x4>

08001cc8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ccc:	bf00      	nop
 8001cce:	e7fd      	b.n	8001ccc <BusFault_Handler+0x4>

08001cd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cd4:	bf00      	nop
 8001cd6:	e7fd      	b.n	8001cd4 <UsageFault_Handler+0x4>

08001cd8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr

08001ce6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cea:	bf00      	nop
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr

08001cf4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cf8:	bf00      	nop
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr

08001d02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d02:	b580      	push	{r7, lr}
 8001d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d06:	f002 f801 	bl	8003d0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d0a:	bf00      	nop
 8001d0c:	bd80      	pop	{r7, pc}
	...

08001d10 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d14:	4802      	ldr	r0, [pc, #8]	@ (8001d20 <TIM2_IRQHandler+0x10>)
 8001d16:	f004 fb73 	bl	8006400 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d1a:	bf00      	nop
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	200003b0 	.word	0x200003b0

08001d24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
	return 1;
 8001d28:	2301      	movs	r3, #1
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr

08001d34 <_kill>:

int _kill(int pid, int sig)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d3e:	f006 fb69 	bl	8008414 <__errno>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2216      	movs	r2, #22
 8001d46:	601a      	str	r2, [r3, #0]
	return -1;
 8001d48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3708      	adds	r7, #8
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <_exit>:

void _exit (int status)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d5c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d60:	6878      	ldr	r0, [r7, #4]
 8001d62:	f7ff ffe7 	bl	8001d34 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d66:	bf00      	nop
 8001d68:	e7fd      	b.n	8001d66 <_exit+0x12>

08001d6a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	b086      	sub	sp, #24
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	60f8      	str	r0, [r7, #12]
 8001d72:	60b9      	str	r1, [r7, #8]
 8001d74:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d76:	2300      	movs	r3, #0
 8001d78:	617b      	str	r3, [r7, #20]
 8001d7a:	e00a      	b.n	8001d92 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d7c:	f3af 8000 	nop.w
 8001d80:	4601      	mov	r1, r0
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	1c5a      	adds	r2, r3, #1
 8001d86:	60ba      	str	r2, [r7, #8]
 8001d88:	b2ca      	uxtb	r2, r1
 8001d8a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	3301      	adds	r3, #1
 8001d90:	617b      	str	r3, [r7, #20]
 8001d92:	697a      	ldr	r2, [r7, #20]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	429a      	cmp	r2, r3
 8001d98:	dbf0      	blt.n	8001d7c <_read+0x12>
	}

return len;
 8001d9a:	687b      	ldr	r3, [r7, #4]
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3718      	adds	r7, #24
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b086      	sub	sp, #24
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	60f8      	str	r0, [r7, #12]
 8001dac:	60b9      	str	r1, [r7, #8]
 8001dae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db0:	2300      	movs	r3, #0
 8001db2:	617b      	str	r3, [r7, #20]
 8001db4:	e009      	b.n	8001dca <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	1c5a      	adds	r2, r3, #1
 8001dba:	60ba      	str	r2, [r7, #8]
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f7ff fa86 	bl	80012d0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	617b      	str	r3, [r7, #20]
 8001dca:	697a      	ldr	r2, [r7, #20]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	dbf1      	blt.n	8001db6 <_write+0x12>
	}
	return len;
 8001dd2:	687b      	ldr	r3, [r7, #4]
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3718      	adds	r7, #24
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}

08001ddc <_close>:

int _close(int file)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
	return -1;
 8001de4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr

08001df4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e04:	605a      	str	r2, [r3, #4]
	return 0;
 8001e06:	2300      	movs	r3, #0
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	370c      	adds	r7, #12
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr

08001e14 <_isatty>:

int _isatty(int file)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
	return 1;
 8001e1c:	2301      	movs	r3, #1
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	370c      	adds	r7, #12
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr

08001e2a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	b085      	sub	sp, #20
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	60f8      	str	r0, [r7, #12]
 8001e32:	60b9      	str	r1, [r7, #8]
 8001e34:	607a      	str	r2, [r7, #4]
	return 0;
 8001e36:	2300      	movs	r3, #0
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3714      	adds	r7, #20
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e4c:	4a14      	ldr	r2, [pc, #80]	@ (8001ea0 <_sbrk+0x5c>)
 8001e4e:	4b15      	ldr	r3, [pc, #84]	@ (8001ea4 <_sbrk+0x60>)
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e58:	4b13      	ldr	r3, [pc, #76]	@ (8001ea8 <_sbrk+0x64>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d102      	bne.n	8001e66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e60:	4b11      	ldr	r3, [pc, #68]	@ (8001ea8 <_sbrk+0x64>)
 8001e62:	4a12      	ldr	r2, [pc, #72]	@ (8001eac <_sbrk+0x68>)
 8001e64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e66:	4b10      	ldr	r3, [pc, #64]	@ (8001ea8 <_sbrk+0x64>)
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4413      	add	r3, r2
 8001e6e:	693a      	ldr	r2, [r7, #16]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d207      	bcs.n	8001e84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e74:	f006 face 	bl	8008414 <__errno>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	220c      	movs	r2, #12
 8001e7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e82:	e009      	b.n	8001e98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e84:	4b08      	ldr	r3, [pc, #32]	@ (8001ea8 <_sbrk+0x64>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e8a:	4b07      	ldr	r3, [pc, #28]	@ (8001ea8 <_sbrk+0x64>)
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4413      	add	r3, r2
 8001e92:	4a05      	ldr	r2, [pc, #20]	@ (8001ea8 <_sbrk+0x64>)
 8001e94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e96:	68fb      	ldr	r3, [r7, #12]
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3718      	adds	r7, #24
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	20050000 	.word	0x20050000
 8001ea4:	00000400 	.word	0x00000400
 8001ea8:	200003ac 	.word	0x200003ac
 8001eac:	200005f8 	.word	0x200005f8

08001eb0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001eb4:	4b06      	ldr	r3, [pc, #24]	@ (8001ed0 <SystemInit+0x20>)
 8001eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001eba:	4a05      	ldr	r2, [pc, #20]	@ (8001ed0 <SystemInit+0x20>)
 8001ebc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ec0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ec4:	bf00      	nop
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	e000ed00 	.word	0xe000ed00

08001ed4 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b088      	sub	sp, #32
 8001ed8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eda:	f107 0310 	add.w	r3, r7, #16
 8001ede:	2200      	movs	r2, #0
 8001ee0:	601a      	str	r2, [r3, #0]
 8001ee2:	605a      	str	r2, [r3, #4]
 8001ee4:	609a      	str	r2, [r3, #8]
 8001ee6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ee8:	1d3b      	adds	r3, r7, #4
 8001eea:	2200      	movs	r2, #0
 8001eec:	601a      	str	r2, [r3, #0]
 8001eee:	605a      	str	r2, [r3, #4]
 8001ef0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ef2:	4b1e      	ldr	r3, [pc, #120]	@ (8001f6c <MX_TIM2_Init+0x98>)
 8001ef4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ef8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6400-1;
 8001efa:	4b1c      	ldr	r3, [pc, #112]	@ (8001f6c <MX_TIM2_Init+0x98>)
 8001efc:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 8001f00:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f02:	4b1a      	ldr	r3, [pc, #104]	@ (8001f6c <MX_TIM2_Init+0x98>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 8001f08:	4b18      	ldr	r3, [pc, #96]	@ (8001f6c <MX_TIM2_Init+0x98>)
 8001f0a:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001f0e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f10:	4b16      	ldr	r3, [pc, #88]	@ (8001f6c <MX_TIM2_Init+0x98>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f16:	4b15      	ldr	r3, [pc, #84]	@ (8001f6c <MX_TIM2_Init+0x98>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f1c:	4813      	ldr	r0, [pc, #76]	@ (8001f6c <MX_TIM2_Init+0x98>)
 8001f1e:	f004 f9a0 	bl	8006262 <HAL_TIM_Base_Init>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d001      	beq.n	8001f2c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001f28:	f7ff fe16 	bl	8001b58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f30:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f32:	f107 0310 	add.w	r3, r7, #16
 8001f36:	4619      	mov	r1, r3
 8001f38:	480c      	ldr	r0, [pc, #48]	@ (8001f6c <MX_TIM2_Init+0x98>)
 8001f3a:	f004 fb69 	bl	8006610 <HAL_TIM_ConfigClockSource>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d001      	beq.n	8001f48 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001f44:	f7ff fe08 	bl	8001b58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f50:	1d3b      	adds	r3, r7, #4
 8001f52:	4619      	mov	r1, r3
 8001f54:	4805      	ldr	r0, [pc, #20]	@ (8001f6c <MX_TIM2_Init+0x98>)
 8001f56:	f004 fd93 	bl	8006a80 <HAL_TIMEx_MasterConfigSynchronization>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001f60:	f7ff fdfa 	bl	8001b58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001f64:	bf00      	nop
 8001f66:	3720      	adds	r7, #32
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	200003b0 	.word	0x200003b0

08001f70 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f80:	d113      	bne.n	8001faa <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f82:	4b0c      	ldr	r3, [pc, #48]	@ (8001fb4 <HAL_TIM_Base_MspInit+0x44>)
 8001f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f86:	4a0b      	ldr	r2, [pc, #44]	@ (8001fb4 <HAL_TIM_Base_MspInit+0x44>)
 8001f88:	f043 0301 	orr.w	r3, r3, #1
 8001f8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f8e:	4b09      	ldr	r3, [pc, #36]	@ (8001fb4 <HAL_TIM_Base_MspInit+0x44>)
 8001f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f92:	f003 0301 	and.w	r3, r3, #1
 8001f96:	60fb      	str	r3, [r7, #12]
 8001f98:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	201c      	movs	r0, #28
 8001fa0:	f001 ffd3 	bl	8003f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001fa4:	201c      	movs	r0, #28
 8001fa6:	f001 ffec 	bl	8003f82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001faa:	bf00      	nop
 8001fac:	3710      	adds	r7, #16
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	40023800 	.word	0x40023800

08001fb8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001fbc:	4b14      	ldr	r3, [pc, #80]	@ (8002010 <MX_USART2_UART_Init+0x58>)
 8001fbe:	4a15      	ldr	r2, [pc, #84]	@ (8002014 <MX_USART2_UART_Init+0x5c>)
 8001fc0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001fc2:	4b13      	ldr	r3, [pc, #76]	@ (8002010 <MX_USART2_UART_Init+0x58>)
 8001fc4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fc8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fca:	4b11      	ldr	r3, [pc, #68]	@ (8002010 <MX_USART2_UART_Init+0x58>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fd0:	4b0f      	ldr	r3, [pc, #60]	@ (8002010 <MX_USART2_UART_Init+0x58>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001fd6:	4b0e      	ldr	r3, [pc, #56]	@ (8002010 <MX_USART2_UART_Init+0x58>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8002010 <MX_USART2_UART_Init+0x58>)
 8001fde:	220c      	movs	r2, #12
 8001fe0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fe2:	4b0b      	ldr	r3, [pc, #44]	@ (8002010 <MX_USART2_UART_Init+0x58>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fe8:	4b09      	ldr	r3, [pc, #36]	@ (8002010 <MX_USART2_UART_Init+0x58>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fee:	4b08      	ldr	r3, [pc, #32]	@ (8002010 <MX_USART2_UART_Init+0x58>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ff4:	4b06      	ldr	r3, [pc, #24]	@ (8002010 <MX_USART2_UART_Init+0x58>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ffa:	4805      	ldr	r0, [pc, #20]	@ (8002010 <MX_USART2_UART_Init+0x58>)
 8001ffc:	f004 fdec 	bl	8006bd8 <HAL_UART_Init>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002006:	f7ff fda7 	bl	8001b58 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800200a:	bf00      	nop
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	200003fc 	.word	0x200003fc
 8002014:	40004400 	.word	0x40004400

08002018 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b0aa      	sub	sp, #168	@ 0xa8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002020:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]
 8002028:	605a      	str	r2, [r3, #4]
 800202a:	609a      	str	r2, [r3, #8]
 800202c:	60da      	str	r2, [r3, #12]
 800202e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002030:	f107 0310 	add.w	r3, r7, #16
 8002034:	2284      	movs	r2, #132	@ 0x84
 8002036:	2100      	movs	r1, #0
 8002038:	4618      	mov	r0, r3
 800203a:	f006 f987 	bl	800834c <memset>
  if(uartHandle->Instance==USART2)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a21      	ldr	r2, [pc, #132]	@ (80020c8 <HAL_UART_MspInit+0xb0>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d13a      	bne.n	80020be <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002048:	2380      	movs	r3, #128	@ 0x80
 800204a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800204c:	2300      	movs	r3, #0
 800204e:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002050:	f107 0310 	add.w	r3, r7, #16
 8002054:	4618      	mov	r0, r3
 8002056:	f003 fc69 	bl	800592c <HAL_RCCEx_PeriphCLKConfig>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002060:	f7ff fd7a 	bl	8001b58 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002064:	4b19      	ldr	r3, [pc, #100]	@ (80020cc <HAL_UART_MspInit+0xb4>)
 8002066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002068:	4a18      	ldr	r2, [pc, #96]	@ (80020cc <HAL_UART_MspInit+0xb4>)
 800206a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800206e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002070:	4b16      	ldr	r3, [pc, #88]	@ (80020cc <HAL_UART_MspInit+0xb4>)
 8002072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002074:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002078:	60fb      	str	r3, [r7, #12]
 800207a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800207c:	4b13      	ldr	r3, [pc, #76]	@ (80020cc <HAL_UART_MspInit+0xb4>)
 800207e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002080:	4a12      	ldr	r2, [pc, #72]	@ (80020cc <HAL_UART_MspInit+0xb4>)
 8002082:	f043 0308 	orr.w	r3, r3, #8
 8002086:	6313      	str	r3, [r2, #48]	@ 0x30
 8002088:	4b10      	ldr	r3, [pc, #64]	@ (80020cc <HAL_UART_MspInit+0xb4>)
 800208a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208c:	f003 0308 	and.w	r3, r3, #8
 8002090:	60bb      	str	r3, [r7, #8]
 8002092:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002094:	2360      	movs	r3, #96	@ 0x60
 8002096:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209a:	2302      	movs	r3, #2
 800209c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a0:	2300      	movs	r3, #0
 80020a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a6:	2303      	movs	r3, #3
 80020a8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020ac:	2307      	movs	r3, #7
 80020ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020b2:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80020b6:	4619      	mov	r1, r3
 80020b8:	4805      	ldr	r0, [pc, #20]	@ (80020d0 <HAL_UART_MspInit+0xb8>)
 80020ba:	f001 ff7d 	bl	8003fb8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80020be:	bf00      	nop
 80020c0:	37a8      	adds	r7, #168	@ 0xa8
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	40004400 	.word	0x40004400
 80020cc:	40023800 	.word	0x40023800
 80020d0:	40020c00 	.word	0x40020c00

080020d4 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b084      	sub	sp, #16
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 80020dc:	4b22      	ldr	r3, [pc, #136]	@ (8002168 <WIZCHIP_READ+0x94>)
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	4798      	blx	r3
   WIZCHIP.CS._select();
 80020e2:	4b21      	ldr	r3, [pc, #132]	@ (8002168 <WIZCHIP_READ+0x94>)
 80020e4:	695b      	ldr	r3, [r3, #20]
 80020e6:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80020e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002168 <WIZCHIP_READ+0x94>)
 80020ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d003      	beq.n	80020f8 <WIZCHIP_READ+0x24>
 80020f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002168 <WIZCHIP_READ+0x94>)
 80020f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d114      	bne.n	8002122 <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80020f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002168 <WIZCHIP_READ+0x94>)
 80020fa:	6a1b      	ldr	r3, [r3, #32]
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	0c12      	lsrs	r2, r2, #16
 8002100:	b2d2      	uxtb	r2, r2
 8002102:	4610      	mov	r0, r2
 8002104:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002106:	4b18      	ldr	r3, [pc, #96]	@ (8002168 <WIZCHIP_READ+0x94>)
 8002108:	6a1b      	ldr	r3, [r3, #32]
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	0a12      	lsrs	r2, r2, #8
 800210e:	b2d2      	uxtb	r2, r2
 8002110:	4610      	mov	r0, r2
 8002112:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002114:	4b14      	ldr	r3, [pc, #80]	@ (8002168 <WIZCHIP_READ+0x94>)
 8002116:	6a1b      	ldr	r3, [r3, #32]
 8002118:	687a      	ldr	r2, [r7, #4]
 800211a:	b2d2      	uxtb	r2, r2
 800211c:	4610      	mov	r0, r2
 800211e:	4798      	blx	r3
 8002120:	e011      	b.n	8002146 <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	0c1b      	lsrs	r3, r3, #16
 8002126:	b2db      	uxtb	r3, r3
 8002128:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	0a1b      	lsrs	r3, r3, #8
 800212e:	b2db      	uxtb	r3, r3
 8002130:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	b2db      	uxtb	r3, r3
 8002136:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8002138:	4b0b      	ldr	r3, [pc, #44]	@ (8002168 <WIZCHIP_READ+0x94>)
 800213a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800213c:	f107 020c 	add.w	r2, r7, #12
 8002140:	2103      	movs	r1, #3
 8002142:	4610      	mov	r0, r2
 8002144:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 8002146:	4b08      	ldr	r3, [pc, #32]	@ (8002168 <WIZCHIP_READ+0x94>)
 8002148:	69db      	ldr	r3, [r3, #28]
 800214a:	4798      	blx	r3
 800214c:	4603      	mov	r3, r0
 800214e:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 8002150:	4b05      	ldr	r3, [pc, #20]	@ (8002168 <WIZCHIP_READ+0x94>)
 8002152:	699b      	ldr	r3, [r3, #24]
 8002154:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002156:	4b04      	ldr	r3, [pc, #16]	@ (8002168 <WIZCHIP_READ+0x94>)
 8002158:	691b      	ldr	r3, [r3, #16]
 800215a:	4798      	blx	r3
   return ret;
 800215c:	7bfb      	ldrb	r3, [r7, #15]
}
 800215e:	4618      	mov	r0, r3
 8002160:	3710      	adds	r7, #16
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	20000030 	.word	0x20000030

0800216c <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b084      	sub	sp, #16
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
 8002174:	460b      	mov	r3, r1
 8002176:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 8002178:	4b22      	ldr	r3, [pc, #136]	@ (8002204 <WIZCHIP_WRITE+0x98>)
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	4798      	blx	r3
   WIZCHIP.CS._select();
 800217e:	4b21      	ldr	r3, [pc, #132]	@ (8002204 <WIZCHIP_WRITE+0x98>)
 8002180:	695b      	ldr	r3, [r3, #20]
 8002182:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f043 0304 	orr.w	r3, r3, #4
 800218a:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800218c:	4b1d      	ldr	r3, [pc, #116]	@ (8002204 <WIZCHIP_WRITE+0x98>)
 800218e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002190:	2b00      	cmp	r3, #0
 8002192:	d119      	bne.n	80021c8 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002194:	4b1b      	ldr	r3, [pc, #108]	@ (8002204 <WIZCHIP_WRITE+0x98>)
 8002196:	6a1b      	ldr	r3, [r3, #32]
 8002198:	687a      	ldr	r2, [r7, #4]
 800219a:	0c12      	lsrs	r2, r2, #16
 800219c:	b2d2      	uxtb	r2, r2
 800219e:	4610      	mov	r0, r2
 80021a0:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80021a2:	4b18      	ldr	r3, [pc, #96]	@ (8002204 <WIZCHIP_WRITE+0x98>)
 80021a4:	6a1b      	ldr	r3, [r3, #32]
 80021a6:	687a      	ldr	r2, [r7, #4]
 80021a8:	0a12      	lsrs	r2, r2, #8
 80021aa:	b2d2      	uxtb	r2, r2
 80021ac:	4610      	mov	r0, r2
 80021ae:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80021b0:	4b14      	ldr	r3, [pc, #80]	@ (8002204 <WIZCHIP_WRITE+0x98>)
 80021b2:	6a1b      	ldr	r3, [r3, #32]
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	b2d2      	uxtb	r2, r2
 80021b8:	4610      	mov	r0, r2
 80021ba:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 80021bc:	4b11      	ldr	r3, [pc, #68]	@ (8002204 <WIZCHIP_WRITE+0x98>)
 80021be:	6a1b      	ldr	r3, [r3, #32]
 80021c0:	78fa      	ldrb	r2, [r7, #3]
 80021c2:	4610      	mov	r0, r2
 80021c4:	4798      	blx	r3
 80021c6:	e013      	b.n	80021f0 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	0c1b      	lsrs	r3, r3, #16
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	0a1b      	lsrs	r3, r3, #8
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 80021de:	78fb      	ldrb	r3, [r7, #3]
 80021e0:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 80021e2:	4b08      	ldr	r3, [pc, #32]	@ (8002204 <WIZCHIP_WRITE+0x98>)
 80021e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021e6:	f107 020c 	add.w	r2, r7, #12
 80021ea:	2104      	movs	r1, #4
 80021ec:	4610      	mov	r0, r2
 80021ee:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80021f0:	4b04      	ldr	r3, [pc, #16]	@ (8002204 <WIZCHIP_WRITE+0x98>)
 80021f2:	699b      	ldr	r3, [r3, #24]
 80021f4:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80021f6:	4b03      	ldr	r3, [pc, #12]	@ (8002204 <WIZCHIP_WRITE+0x98>)
 80021f8:	691b      	ldr	r3, [r3, #16]
 80021fa:	4798      	blx	r3
}
 80021fc:	bf00      	nop
 80021fe:	3710      	adds	r7, #16
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	20000030 	.word	0x20000030

08002208 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8002208:	b590      	push	{r4, r7, lr}
 800220a:	b087      	sub	sp, #28
 800220c:	af00      	add	r7, sp, #0
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	60b9      	str	r1, [r7, #8]
 8002212:	4613      	mov	r3, r2
 8002214:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8002216:	4b2b      	ldr	r3, [pc, #172]	@ (80022c4 <WIZCHIP_READ_BUF+0xbc>)
 8002218:	68db      	ldr	r3, [r3, #12]
 800221a:	4798      	blx	r3
   WIZCHIP.CS._select();
 800221c:	4b29      	ldr	r3, [pc, #164]	@ (80022c4 <WIZCHIP_READ_BUF+0xbc>)
 800221e:	695b      	ldr	r3, [r3, #20]
 8002220:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8002222:	4b28      	ldr	r3, [pc, #160]	@ (80022c4 <WIZCHIP_READ_BUF+0xbc>)
 8002224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002226:	2b00      	cmp	r3, #0
 8002228:	d003      	beq.n	8002232 <WIZCHIP_READ_BUF+0x2a>
 800222a:	4b26      	ldr	r3, [pc, #152]	@ (80022c4 <WIZCHIP_READ_BUF+0xbc>)
 800222c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800222e:	2b00      	cmp	r3, #0
 8002230:	d126      	bne.n	8002280 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002232:	4b24      	ldr	r3, [pc, #144]	@ (80022c4 <WIZCHIP_READ_BUF+0xbc>)
 8002234:	6a1b      	ldr	r3, [r3, #32]
 8002236:	68fa      	ldr	r2, [r7, #12]
 8002238:	0c12      	lsrs	r2, r2, #16
 800223a:	b2d2      	uxtb	r2, r2
 800223c:	4610      	mov	r0, r2
 800223e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002240:	4b20      	ldr	r3, [pc, #128]	@ (80022c4 <WIZCHIP_READ_BUF+0xbc>)
 8002242:	6a1b      	ldr	r3, [r3, #32]
 8002244:	68fa      	ldr	r2, [r7, #12]
 8002246:	0a12      	lsrs	r2, r2, #8
 8002248:	b2d2      	uxtb	r2, r2
 800224a:	4610      	mov	r0, r2
 800224c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800224e:	4b1d      	ldr	r3, [pc, #116]	@ (80022c4 <WIZCHIP_READ_BUF+0xbc>)
 8002250:	6a1b      	ldr	r3, [r3, #32]
 8002252:	68fa      	ldr	r2, [r7, #12]
 8002254:	b2d2      	uxtb	r2, r2
 8002256:	4610      	mov	r0, r2
 8002258:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800225a:	2300      	movs	r3, #0
 800225c:	82fb      	strh	r3, [r7, #22]
 800225e:	e00a      	b.n	8002276 <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8002260:	4b18      	ldr	r3, [pc, #96]	@ (80022c4 <WIZCHIP_READ_BUF+0xbc>)
 8002262:	69db      	ldr	r3, [r3, #28]
 8002264:	8afa      	ldrh	r2, [r7, #22]
 8002266:	68b9      	ldr	r1, [r7, #8]
 8002268:	188c      	adds	r4, r1, r2
 800226a:	4798      	blx	r3
 800226c:	4603      	mov	r3, r0
 800226e:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8002270:	8afb      	ldrh	r3, [r7, #22]
 8002272:	3301      	adds	r3, #1
 8002274:	82fb      	strh	r3, [r7, #22]
 8002276:	8afa      	ldrh	r2, [r7, #22]
 8002278:	88fb      	ldrh	r3, [r7, #6]
 800227a:	429a      	cmp	r2, r3
 800227c:	d3f0      	bcc.n	8002260 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800227e:	e017      	b.n	80022b0 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	0c1b      	lsrs	r3, r3, #16
 8002284:	b2db      	uxtb	r3, r3
 8002286:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	0a1b      	lsrs	r3, r3, #8
 800228c:	b2db      	uxtb	r3, r3
 800228e:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	b2db      	uxtb	r3, r3
 8002294:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8002296:	4b0b      	ldr	r3, [pc, #44]	@ (80022c4 <WIZCHIP_READ_BUF+0xbc>)
 8002298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800229a:	f107 0210 	add.w	r2, r7, #16
 800229e:	2103      	movs	r1, #3
 80022a0:	4610      	mov	r0, r2
 80022a2:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 80022a4:	4b07      	ldr	r3, [pc, #28]	@ (80022c4 <WIZCHIP_READ_BUF+0xbc>)
 80022a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a8:	88fa      	ldrh	r2, [r7, #6]
 80022aa:	4611      	mov	r1, r2
 80022ac:	68b8      	ldr	r0, [r7, #8]
 80022ae:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80022b0:	4b04      	ldr	r3, [pc, #16]	@ (80022c4 <WIZCHIP_READ_BUF+0xbc>)
 80022b2:	699b      	ldr	r3, [r3, #24]
 80022b4:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80022b6:	4b03      	ldr	r3, [pc, #12]	@ (80022c4 <WIZCHIP_READ_BUF+0xbc>)
 80022b8:	691b      	ldr	r3, [r3, #16]
 80022ba:	4798      	blx	r3
}
 80022bc:	bf00      	nop
 80022be:	371c      	adds	r7, #28
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd90      	pop	{r4, r7, pc}
 80022c4:	20000030 	.word	0x20000030

080022c8 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	60b9      	str	r1, [r7, #8]
 80022d2:	4613      	mov	r3, r2
 80022d4:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 80022d6:	4b2b      	ldr	r3, [pc, #172]	@ (8002384 <WIZCHIP_WRITE_BUF+0xbc>)
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	4798      	blx	r3
   WIZCHIP.CS._select();
 80022dc:	4b29      	ldr	r3, [pc, #164]	@ (8002384 <WIZCHIP_WRITE_BUF+0xbc>)
 80022de:	695b      	ldr	r3, [r3, #20]
 80022e0:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	f043 0304 	orr.w	r3, r3, #4
 80022e8:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80022ea:	4b26      	ldr	r3, [pc, #152]	@ (8002384 <WIZCHIP_WRITE_BUF+0xbc>)
 80022ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d126      	bne.n	8002340 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80022f2:	4b24      	ldr	r3, [pc, #144]	@ (8002384 <WIZCHIP_WRITE_BUF+0xbc>)
 80022f4:	6a1b      	ldr	r3, [r3, #32]
 80022f6:	68fa      	ldr	r2, [r7, #12]
 80022f8:	0c12      	lsrs	r2, r2, #16
 80022fa:	b2d2      	uxtb	r2, r2
 80022fc:	4610      	mov	r0, r2
 80022fe:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002300:	4b20      	ldr	r3, [pc, #128]	@ (8002384 <WIZCHIP_WRITE_BUF+0xbc>)
 8002302:	6a1b      	ldr	r3, [r3, #32]
 8002304:	68fa      	ldr	r2, [r7, #12]
 8002306:	0a12      	lsrs	r2, r2, #8
 8002308:	b2d2      	uxtb	r2, r2
 800230a:	4610      	mov	r0, r2
 800230c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800230e:	4b1d      	ldr	r3, [pc, #116]	@ (8002384 <WIZCHIP_WRITE_BUF+0xbc>)
 8002310:	6a1b      	ldr	r3, [r3, #32]
 8002312:	68fa      	ldr	r2, [r7, #12]
 8002314:	b2d2      	uxtb	r2, r2
 8002316:	4610      	mov	r0, r2
 8002318:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800231a:	2300      	movs	r3, #0
 800231c:	82fb      	strh	r3, [r7, #22]
 800231e:	e00a      	b.n	8002336 <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8002320:	4b18      	ldr	r3, [pc, #96]	@ (8002384 <WIZCHIP_WRITE_BUF+0xbc>)
 8002322:	6a1b      	ldr	r3, [r3, #32]
 8002324:	8afa      	ldrh	r2, [r7, #22]
 8002326:	68b9      	ldr	r1, [r7, #8]
 8002328:	440a      	add	r2, r1
 800232a:	7812      	ldrb	r2, [r2, #0]
 800232c:	4610      	mov	r0, r2
 800232e:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8002330:	8afb      	ldrh	r3, [r7, #22]
 8002332:	3301      	adds	r3, #1
 8002334:	82fb      	strh	r3, [r7, #22]
 8002336:	8afa      	ldrh	r2, [r7, #22]
 8002338:	88fb      	ldrh	r3, [r7, #6]
 800233a:	429a      	cmp	r2, r3
 800233c:	d3f0      	bcc.n	8002320 <WIZCHIP_WRITE_BUF+0x58>
 800233e:	e017      	b.n	8002370 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	0c1b      	lsrs	r3, r3, #16
 8002344:	b2db      	uxtb	r3, r3
 8002346:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	0a1b      	lsrs	r3, r3, #8
 800234c:	b2db      	uxtb	r3, r3
 800234e:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	b2db      	uxtb	r3, r3
 8002354:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8002356:	4b0b      	ldr	r3, [pc, #44]	@ (8002384 <WIZCHIP_WRITE_BUF+0xbc>)
 8002358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800235a:	f107 0210 	add.w	r2, r7, #16
 800235e:	2103      	movs	r1, #3
 8002360:	4610      	mov	r0, r2
 8002362:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 8002364:	4b07      	ldr	r3, [pc, #28]	@ (8002384 <WIZCHIP_WRITE_BUF+0xbc>)
 8002366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002368:	88fa      	ldrh	r2, [r7, #6]
 800236a:	4611      	mov	r1, r2
 800236c:	68b8      	ldr	r0, [r7, #8]
 800236e:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8002370:	4b04      	ldr	r3, [pc, #16]	@ (8002384 <WIZCHIP_WRITE_BUF+0xbc>)
 8002372:	699b      	ldr	r3, [r3, #24]
 8002374:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002376:	4b03      	ldr	r3, [pc, #12]	@ (8002384 <WIZCHIP_WRITE_BUF+0xbc>)
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	4798      	blx	r3
}
 800237c:	bf00      	nop
 800237e:	3718      	adds	r7, #24
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	20000030 	.word	0x20000030

08002388 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 8002388:	b590      	push	{r4, r7, lr}
 800238a:	b085      	sub	sp, #20
 800238c:	af00      	add	r7, sp, #0
 800238e:	4603      	mov	r3, r0
 8002390:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8002392:	2300      	movs	r3, #0
 8002394:	81fb      	strh	r3, [r7, #14]
 8002396:	2300      	movs	r3, #0
 8002398:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 800239a:	79fb      	ldrb	r3, [r7, #7]
 800239c:	009b      	lsls	r3, r3, #2
 800239e:	3301      	adds	r3, #1
 80023a0:	00db      	lsls	r3, r3, #3
 80023a2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7ff fe94 	bl	80020d4 <WIZCHIP_READ>
 80023ac:	4603      	mov	r3, r0
 80023ae:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 80023b0:	89bb      	ldrh	r3, [r7, #12]
 80023b2:	021b      	lsls	r3, r3, #8
 80023b4:	b29c      	uxth	r4, r3
 80023b6:	79fb      	ldrb	r3, [r7, #7]
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	3301      	adds	r3, #1
 80023bc:	00db      	lsls	r3, r3, #3
 80023be:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 80023c2:	4618      	mov	r0, r3
 80023c4:	f7ff fe86 	bl	80020d4 <WIZCHIP_READ>
 80023c8:	4603      	mov	r3, r0
 80023ca:	4423      	add	r3, r4
 80023cc:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 80023ce:	89bb      	ldrh	r3, [r7, #12]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d019      	beq.n	8002408 <getSn_TX_FSR+0x80>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 80023d4:	79fb      	ldrb	r3, [r7, #7]
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	3301      	adds	r3, #1
 80023da:	00db      	lsls	r3, r3, #3
 80023dc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7ff fe77 	bl	80020d4 <WIZCHIP_READ>
 80023e6:	4603      	mov	r3, r0
 80023e8:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 80023ea:	89fb      	ldrh	r3, [r7, #14]
 80023ec:	021b      	lsls	r3, r3, #8
 80023ee:	b29c      	uxth	r4, r3
 80023f0:	79fb      	ldrb	r3, [r7, #7]
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	3301      	adds	r3, #1
 80023f6:	00db      	lsls	r3, r3, #3
 80023f8:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7ff fe69 	bl	80020d4 <WIZCHIP_READ>
 8002402:	4603      	mov	r3, r0
 8002404:	4423      	add	r3, r4
 8002406:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8002408:	89fa      	ldrh	r2, [r7, #14]
 800240a:	89bb      	ldrh	r3, [r7, #12]
 800240c:	429a      	cmp	r2, r3
 800240e:	d1c4      	bne.n	800239a <getSn_TX_FSR+0x12>
   return val;
 8002410:	89fb      	ldrh	r3, [r7, #14]
}
 8002412:	4618      	mov	r0, r3
 8002414:	3714      	adds	r7, #20
 8002416:	46bd      	mov	sp, r7
 8002418:	bd90      	pop	{r4, r7, pc}

0800241a <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 800241a:	b590      	push	{r4, r7, lr}
 800241c:	b085      	sub	sp, #20
 800241e:	af00      	add	r7, sp, #0
 8002420:	4603      	mov	r3, r0
 8002422:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8002424:	2300      	movs	r3, #0
 8002426:	81fb      	strh	r3, [r7, #14]
 8002428:	2300      	movs	r3, #0
 800242a:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 800242c:	79fb      	ldrb	r3, [r7, #7]
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	3301      	adds	r3, #1
 8002432:	00db      	lsls	r3, r3, #3
 8002434:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff fe4b 	bl	80020d4 <WIZCHIP_READ>
 800243e:	4603      	mov	r3, r0
 8002440:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8002442:	89bb      	ldrh	r3, [r7, #12]
 8002444:	021b      	lsls	r3, r3, #8
 8002446:	b29c      	uxth	r4, r3
 8002448:	79fb      	ldrb	r3, [r7, #7]
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	3301      	adds	r3, #1
 800244e:	00db      	lsls	r3, r3, #3
 8002450:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8002454:	4618      	mov	r0, r3
 8002456:	f7ff fe3d 	bl	80020d4 <WIZCHIP_READ>
 800245a:	4603      	mov	r3, r0
 800245c:	4423      	add	r3, r4
 800245e:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8002460:	89bb      	ldrh	r3, [r7, #12]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d019      	beq.n	800249a <getSn_RX_RSR+0x80>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8002466:	79fb      	ldrb	r3, [r7, #7]
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	3301      	adds	r3, #1
 800246c:	00db      	lsls	r3, r3, #3
 800246e:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 8002472:	4618      	mov	r0, r3
 8002474:	f7ff fe2e 	bl	80020d4 <WIZCHIP_READ>
 8002478:	4603      	mov	r3, r0
 800247a:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 800247c:	89fb      	ldrh	r3, [r7, #14]
 800247e:	021b      	lsls	r3, r3, #8
 8002480:	b29c      	uxth	r4, r3
 8002482:	79fb      	ldrb	r3, [r7, #7]
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	3301      	adds	r3, #1
 8002488:	00db      	lsls	r3, r3, #3
 800248a:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 800248e:	4618      	mov	r0, r3
 8002490:	f7ff fe20 	bl	80020d4 <WIZCHIP_READ>
 8002494:	4603      	mov	r3, r0
 8002496:	4423      	add	r3, r4
 8002498:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 800249a:	89fa      	ldrh	r2, [r7, #14]
 800249c:	89bb      	ldrh	r3, [r7, #12]
 800249e:	429a      	cmp	r2, r3
 80024a0:	d1c4      	bne.n	800242c <getSn_RX_RSR+0x12>
   return val;
 80024a2:	89fb      	ldrh	r3, [r7, #14]
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3714      	adds	r7, #20
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd90      	pop	{r4, r7, pc}

080024ac <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 80024ac:	b590      	push	{r4, r7, lr}
 80024ae:	b085      	sub	sp, #20
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	4603      	mov	r3, r0
 80024b4:	6039      	str	r1, [r7, #0]
 80024b6:	71fb      	strb	r3, [r7, #7]
 80024b8:	4613      	mov	r3, r2
 80024ba:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 80024bc:	2300      	movs	r3, #0
 80024be:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 80024c0:	2300      	movs	r3, #0
 80024c2:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 80024c4:	88bb      	ldrh	r3, [r7, #4]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d046      	beq.n	8002558 <wiz_send_data+0xac>
   ptr = getSn_TX_WR(sn);
 80024ca:	79fb      	ldrb	r3, [r7, #7]
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	3301      	adds	r3, #1
 80024d0:	00db      	lsls	r3, r3, #3
 80024d2:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 80024d6:	4618      	mov	r0, r3
 80024d8:	f7ff fdfc 	bl	80020d4 <WIZCHIP_READ>
 80024dc:	4603      	mov	r3, r0
 80024de:	021b      	lsls	r3, r3, #8
 80024e0:	b29c      	uxth	r4, r3
 80024e2:	79fb      	ldrb	r3, [r7, #7]
 80024e4:	009b      	lsls	r3, r3, #2
 80024e6:	3301      	adds	r3, #1
 80024e8:	00db      	lsls	r3, r3, #3
 80024ea:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 80024ee:	4618      	mov	r0, r3
 80024f0:	f7ff fdf0 	bl	80020d4 <WIZCHIP_READ>
 80024f4:	4603      	mov	r3, r0
 80024f6:	4423      	add	r3, r4
 80024f8:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 80024fa:	89fb      	ldrh	r3, [r7, #14]
 80024fc:	021b      	lsls	r3, r3, #8
 80024fe:	79fa      	ldrb	r2, [r7, #7]
 8002500:	0092      	lsls	r2, r2, #2
 8002502:	3202      	adds	r2, #2
 8002504:	00d2      	lsls	r2, r2, #3
 8002506:	4413      	add	r3, r2
 8002508:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 800250a:	88bb      	ldrh	r3, [r7, #4]
 800250c:	461a      	mov	r2, r3
 800250e:	6839      	ldr	r1, [r7, #0]
 8002510:	68b8      	ldr	r0, [r7, #8]
 8002512:	f7ff fed9 	bl	80022c8 <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 8002516:	89fa      	ldrh	r2, [r7, #14]
 8002518:	88bb      	ldrh	r3, [r7, #4]
 800251a:	4413      	add	r3, r2
 800251c:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 800251e:	79fb      	ldrb	r3, [r7, #7]
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	3301      	adds	r3, #1
 8002524:	00db      	lsls	r3, r3, #3
 8002526:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 800252a:	461a      	mov	r2, r3
 800252c:	89fb      	ldrh	r3, [r7, #14]
 800252e:	0a1b      	lsrs	r3, r3, #8
 8002530:	b29b      	uxth	r3, r3
 8002532:	b2db      	uxtb	r3, r3
 8002534:	4619      	mov	r1, r3
 8002536:	4610      	mov	r0, r2
 8002538:	f7ff fe18 	bl	800216c <WIZCHIP_WRITE>
 800253c:	79fb      	ldrb	r3, [r7, #7]
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	3301      	adds	r3, #1
 8002542:	00db      	lsls	r3, r3, #3
 8002544:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 8002548:	461a      	mov	r2, r3
 800254a:	89fb      	ldrh	r3, [r7, #14]
 800254c:	b2db      	uxtb	r3, r3
 800254e:	4619      	mov	r1, r3
 8002550:	4610      	mov	r0, r2
 8002552:	f7ff fe0b 	bl	800216c <WIZCHIP_WRITE>
 8002556:	e000      	b.n	800255a <wiz_send_data+0xae>
   if(len == 0)  return;
 8002558:	bf00      	nop
}
 800255a:	3714      	adds	r7, #20
 800255c:	46bd      	mov	sp, r7
 800255e:	bd90      	pop	{r4, r7, pc}

08002560 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8002560:	b590      	push	{r4, r7, lr}
 8002562:	b085      	sub	sp, #20
 8002564:	af00      	add	r7, sp, #0
 8002566:	4603      	mov	r3, r0
 8002568:	6039      	str	r1, [r7, #0]
 800256a:	71fb      	strb	r3, [r7, #7]
 800256c:	4613      	mov	r3, r2
 800256e:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8002570:	2300      	movs	r3, #0
 8002572:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8002574:	2300      	movs	r3, #0
 8002576:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 8002578:	88bb      	ldrh	r3, [r7, #4]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d046      	beq.n	800260c <wiz_recv_data+0xac>
   ptr = getSn_RX_RD(sn);
 800257e:	79fb      	ldrb	r3, [r7, #7]
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	3301      	adds	r3, #1
 8002584:	00db      	lsls	r3, r3, #3
 8002586:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 800258a:	4618      	mov	r0, r3
 800258c:	f7ff fda2 	bl	80020d4 <WIZCHIP_READ>
 8002590:	4603      	mov	r3, r0
 8002592:	021b      	lsls	r3, r3, #8
 8002594:	b29c      	uxth	r4, r3
 8002596:	79fb      	ldrb	r3, [r7, #7]
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	3301      	adds	r3, #1
 800259c:	00db      	lsls	r3, r3, #3
 800259e:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 80025a2:	4618      	mov	r0, r3
 80025a4:	f7ff fd96 	bl	80020d4 <WIZCHIP_READ>
 80025a8:	4603      	mov	r3, r0
 80025aa:	4423      	add	r3, r4
 80025ac:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 80025ae:	89fb      	ldrh	r3, [r7, #14]
 80025b0:	021b      	lsls	r3, r3, #8
 80025b2:	79fa      	ldrb	r2, [r7, #7]
 80025b4:	0092      	lsls	r2, r2, #2
 80025b6:	3203      	adds	r2, #3
 80025b8:	00d2      	lsls	r2, r2, #3
 80025ba:	4413      	add	r3, r2
 80025bc:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 80025be:	88bb      	ldrh	r3, [r7, #4]
 80025c0:	461a      	mov	r2, r3
 80025c2:	6839      	ldr	r1, [r7, #0]
 80025c4:	68b8      	ldr	r0, [r7, #8]
 80025c6:	f7ff fe1f 	bl	8002208 <WIZCHIP_READ_BUF>
   ptr += len;
 80025ca:	89fa      	ldrh	r2, [r7, #14]
 80025cc:	88bb      	ldrh	r3, [r7, #4]
 80025ce:	4413      	add	r3, r2
 80025d0:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 80025d2:	79fb      	ldrb	r3, [r7, #7]
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	3301      	adds	r3, #1
 80025d8:	00db      	lsls	r3, r3, #3
 80025da:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 80025de:	461a      	mov	r2, r3
 80025e0:	89fb      	ldrh	r3, [r7, #14]
 80025e2:	0a1b      	lsrs	r3, r3, #8
 80025e4:	b29b      	uxth	r3, r3
 80025e6:	b2db      	uxtb	r3, r3
 80025e8:	4619      	mov	r1, r3
 80025ea:	4610      	mov	r0, r2
 80025ec:	f7ff fdbe 	bl	800216c <WIZCHIP_WRITE>
 80025f0:	79fb      	ldrb	r3, [r7, #7]
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	3301      	adds	r3, #1
 80025f6:	00db      	lsls	r3, r3, #3
 80025f8:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 80025fc:	461a      	mov	r2, r3
 80025fe:	89fb      	ldrh	r3, [r7, #14]
 8002600:	b2db      	uxtb	r3, r3
 8002602:	4619      	mov	r1, r3
 8002604:	4610      	mov	r0, r2
 8002606:	f7ff fdb1 	bl	800216c <WIZCHIP_WRITE>
 800260a:	e000      	b.n	800260e <wiz_recv_data+0xae>
   if(len == 0) return;
 800260c:	bf00      	nop
}
 800260e:	3714      	adds	r7, #20
 8002610:	46bd      	mov	sp, r7
 8002612:	bd90      	pop	{r4, r7, pc}

08002614 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 8002614:	b590      	push	{r4, r7, lr}
 8002616:	b085      	sub	sp, #20
 8002618:	af00      	add	r7, sp, #0
 800261a:	4604      	mov	r4, r0
 800261c:	4608      	mov	r0, r1
 800261e:	4611      	mov	r1, r2
 8002620:	461a      	mov	r2, r3
 8002622:	4623      	mov	r3, r4
 8002624:	71fb      	strb	r3, [r7, #7]
 8002626:	4603      	mov	r3, r0
 8002628:	71bb      	strb	r3, [r7, #6]
 800262a:	460b      	mov	r3, r1
 800262c:	80bb      	strh	r3, [r7, #4]
 800262e:	4613      	mov	r3, r2
 8002630:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 8002632:	79fb      	ldrb	r3, [r7, #7]
 8002634:	2b08      	cmp	r3, #8
 8002636:	d902      	bls.n	800263e <socket+0x2a>
 8002638:	f04f 33ff 	mov.w	r3, #4294967295
 800263c:	e0f0      	b.n	8002820 <socket+0x20c>
	switch(protocol)
 800263e:	79bb      	ldrb	r3, [r7, #6]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d005      	beq.n	8002650 <socket+0x3c>
 8002644:	2b00      	cmp	r3, #0
 8002646:	dd11      	ble.n	800266c <socket+0x58>
 8002648:	3b02      	subs	r3, #2
 800264a:	2b02      	cmp	r3, #2
 800264c:	d80e      	bhi.n	800266c <socket+0x58>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 800264e:	e011      	b.n	8002674 <socket+0x60>
            getSIPR((uint8_t*)&taddr);
 8002650:	f107 030c 	add.w	r3, r7, #12
 8002654:	2204      	movs	r2, #4
 8002656:	4619      	mov	r1, r3
 8002658:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 800265c:	f7ff fdd4 	bl	8002208 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d105      	bne.n	8002672 <socket+0x5e>
 8002666:	f06f 0302 	mvn.w	r3, #2
 800266a:	e0d9      	b.n	8002820 <socket+0x20c>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 800266c:	f06f 0304 	mvn.w	r3, #4
 8002670:	e0d6      	b.n	8002820 <socket+0x20c>
	    break;
 8002672:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8002674:	78fb      	ldrb	r3, [r7, #3]
 8002676:	f003 0304 	and.w	r3, r3, #4
 800267a:	2b00      	cmp	r3, #0
 800267c:	d002      	beq.n	8002684 <socket+0x70>
 800267e:	f06f 0305 	mvn.w	r3, #5
 8002682:	e0cd      	b.n	8002820 <socket+0x20c>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8002684:	78fb      	ldrb	r3, [r7, #3]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d028      	beq.n	80026dc <socket+0xc8>
	{
   	switch(protocol)
 800268a:	79bb      	ldrb	r3, [r7, #6]
 800268c:	2b01      	cmp	r3, #1
 800268e:	d002      	beq.n	8002696 <socket+0x82>
 8002690:	2b02      	cmp	r3, #2
 8002692:	d008      	beq.n	80026a6 <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8002694:	e022      	b.n	80026dc <socket+0xc8>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8002696:	78fb      	ldrb	r3, [r7, #3]
 8002698:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800269c:	2b00      	cmp	r3, #0
 800269e:	d11a      	bne.n	80026d6 <socket+0xc2>
 80026a0:	f06f 0305 	mvn.w	r3, #5
 80026a4:	e0bc      	b.n	8002820 <socket+0x20c>
   	      if(flag & SF_IGMP_VER2)
 80026a6:	78fb      	ldrb	r3, [r7, #3]
 80026a8:	f003 0320 	and.w	r3, r3, #32
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d006      	beq.n	80026be <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 80026b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	db02      	blt.n	80026be <socket+0xaa>
 80026b8:	f06f 0305 	mvn.w	r3, #5
 80026bc:	e0b0      	b.n	8002820 <socket+0x20c>
      	      if(flag & SF_UNI_BLOCK)
 80026be:	78fb      	ldrb	r3, [r7, #3]
 80026c0:	f003 0310 	and.w	r3, r3, #16
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d008      	beq.n	80026da <socket+0xc6>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 80026c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	db04      	blt.n	80026da <socket+0xc6>
 80026d0:	f06f 0305 	mvn.w	r3, #5
 80026d4:	e0a4      	b.n	8002820 <socket+0x20c>
   	      break;
 80026d6:	bf00      	nop
 80026d8:	e000      	b.n	80026dc <socket+0xc8>
   	      break;
 80026da:	bf00      	nop
   	}
   }
	close(sn);
 80026dc:	79fb      	ldrb	r3, [r7, #7]
 80026de:	4618      	mov	r0, r3
 80026e0:	f000 f8ac 	bl	800283c <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 80026e4:	79fb      	ldrb	r3, [r7, #7]
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	3301      	adds	r3, #1
 80026ea:	00db      	lsls	r3, r3, #3
 80026ec:	4618      	mov	r0, r3
 80026ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80026f2:	f023 030f 	bic.w	r3, r3, #15
 80026f6:	b25a      	sxtb	r2, r3
 80026f8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	b25b      	sxtb	r3, r3
 8002700:	b2db      	uxtb	r3, r3
 8002702:	4619      	mov	r1, r3
 8002704:	f7ff fd32 	bl	800216c <WIZCHIP_WRITE>
    #endif
	if(!port)
 8002708:	88bb      	ldrh	r3, [r7, #4]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d110      	bne.n	8002730 <socket+0x11c>
	{
	   port = sock_any_port++;
 800270e:	4b46      	ldr	r3, [pc, #280]	@ (8002828 <socket+0x214>)
 8002710:	881b      	ldrh	r3, [r3, #0]
 8002712:	1c5a      	adds	r2, r3, #1
 8002714:	b291      	uxth	r1, r2
 8002716:	4a44      	ldr	r2, [pc, #272]	@ (8002828 <socket+0x214>)
 8002718:	8011      	strh	r1, [r2, #0]
 800271a:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 800271c:	4b42      	ldr	r3, [pc, #264]	@ (8002828 <socket+0x214>)
 800271e:	881b      	ldrh	r3, [r3, #0]
 8002720:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 8002724:	4293      	cmp	r3, r2
 8002726:	d103      	bne.n	8002730 <socket+0x11c>
 8002728:	4b3f      	ldr	r3, [pc, #252]	@ (8002828 <socket+0x214>)
 800272a:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 800272e:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8002730:	79fb      	ldrb	r3, [r7, #7]
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	3301      	adds	r3, #1
 8002736:	00db      	lsls	r3, r3, #3
 8002738:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800273c:	461a      	mov	r2, r3
 800273e:	88bb      	ldrh	r3, [r7, #4]
 8002740:	0a1b      	lsrs	r3, r3, #8
 8002742:	b29b      	uxth	r3, r3
 8002744:	b2db      	uxtb	r3, r3
 8002746:	4619      	mov	r1, r3
 8002748:	4610      	mov	r0, r2
 800274a:	f7ff fd0f 	bl	800216c <WIZCHIP_WRITE>
 800274e:	79fb      	ldrb	r3, [r7, #7]
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	3301      	adds	r3, #1
 8002754:	00db      	lsls	r3, r3, #3
 8002756:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800275a:	461a      	mov	r2, r3
 800275c:	88bb      	ldrh	r3, [r7, #4]
 800275e:	b2db      	uxtb	r3, r3
 8002760:	4619      	mov	r1, r3
 8002762:	4610      	mov	r0, r2
 8002764:	f7ff fd02 	bl	800216c <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8002768:	79fb      	ldrb	r3, [r7, #7]
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	3301      	adds	r3, #1
 800276e:	00db      	lsls	r3, r3, #3
 8002770:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002774:	2101      	movs	r1, #1
 8002776:	4618      	mov	r0, r3
 8002778:	f7ff fcf8 	bl	800216c <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 800277c:	bf00      	nop
 800277e:	79fb      	ldrb	r3, [r7, #7]
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	3301      	adds	r3, #1
 8002784:	00db      	lsls	r3, r3, #3
 8002786:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800278a:	4618      	mov	r0, r3
 800278c:	f7ff fca2 	bl	80020d4 <WIZCHIP_READ>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d1f3      	bne.n	800277e <socket+0x16a>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 8002796:	79fb      	ldrb	r3, [r7, #7]
 8002798:	2201      	movs	r2, #1
 800279a:	fa02 f303 	lsl.w	r3, r2, r3
 800279e:	b21b      	sxth	r3, r3
 80027a0:	43db      	mvns	r3, r3
 80027a2:	b21a      	sxth	r2, r3
 80027a4:	4b21      	ldr	r3, [pc, #132]	@ (800282c <socket+0x218>)
 80027a6:	881b      	ldrh	r3, [r3, #0]
 80027a8:	b21b      	sxth	r3, r3
 80027aa:	4013      	ands	r3, r2
 80027ac:	b21b      	sxth	r3, r3
 80027ae:	b29a      	uxth	r2, r3
 80027b0:	4b1e      	ldr	r3, [pc, #120]	@ (800282c <socket+0x218>)
 80027b2:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 80027b4:	78fb      	ldrb	r3, [r7, #3]
 80027b6:	f003 0201 	and.w	r2, r3, #1
 80027ba:	79fb      	ldrb	r3, [r7, #7]
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	b21a      	sxth	r2, r3
 80027c2:	4b1a      	ldr	r3, [pc, #104]	@ (800282c <socket+0x218>)
 80027c4:	881b      	ldrh	r3, [r3, #0]
 80027c6:	b21b      	sxth	r3, r3
 80027c8:	4313      	orrs	r3, r2
 80027ca:	b21b      	sxth	r3, r3
 80027cc:	b29a      	uxth	r2, r3
 80027ce:	4b17      	ldr	r3, [pc, #92]	@ (800282c <socket+0x218>)
 80027d0:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 80027d2:	79fb      	ldrb	r3, [r7, #7]
 80027d4:	2201      	movs	r2, #1
 80027d6:	fa02 f303 	lsl.w	r3, r2, r3
 80027da:	b21b      	sxth	r3, r3
 80027dc:	43db      	mvns	r3, r3
 80027de:	b21a      	sxth	r2, r3
 80027e0:	4b13      	ldr	r3, [pc, #76]	@ (8002830 <socket+0x21c>)
 80027e2:	881b      	ldrh	r3, [r3, #0]
 80027e4:	b21b      	sxth	r3, r3
 80027e6:	4013      	ands	r3, r2
 80027e8:	b21b      	sxth	r3, r3
 80027ea:	b29a      	uxth	r2, r3
 80027ec:	4b10      	ldr	r3, [pc, #64]	@ (8002830 <socket+0x21c>)
 80027ee:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 80027f0:	79fb      	ldrb	r3, [r7, #7]
 80027f2:	4a10      	ldr	r2, [pc, #64]	@ (8002834 <socket+0x220>)
 80027f4:	2100      	movs	r1, #0
 80027f6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 80027fa:	79fb      	ldrb	r3, [r7, #7]
 80027fc:	4a0e      	ldr	r2, [pc, #56]	@ (8002838 <socket+0x224>)
 80027fe:	2100      	movs	r1, #0
 8002800:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8002802:	bf00      	nop
 8002804:	79fb      	ldrb	r3, [r7, #7]
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	3301      	adds	r3, #1
 800280a:	00db      	lsls	r3, r3, #3
 800280c:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002810:	4618      	mov	r0, r3
 8002812:	f7ff fc5f 	bl	80020d4 <WIZCHIP_READ>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d0f3      	beq.n	8002804 <socket+0x1f0>
   return (int8_t)sn;
 800281c:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8002820:	4618      	mov	r0, r3
 8002822:	3714      	adds	r7, #20
 8002824:	46bd      	mov	sp, r7
 8002826:	bd90      	pop	{r4, r7, pc}
 8002828:	2000002c 	.word	0x2000002c
 800282c:	20000484 	.word	0x20000484
 8002830:	20000486 	.word	0x20000486
 8002834:	20000488 	.word	0x20000488
 8002838:	20000498 	.word	0x20000498

0800283c <close>:

int8_t close(uint8_t sn)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b082      	sub	sp, #8
 8002840:	af00      	add	r7, sp, #0
 8002842:	4603      	mov	r3, r0
 8002844:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8002846:	79fb      	ldrb	r3, [r7, #7]
 8002848:	2b08      	cmp	r3, #8
 800284a:	d902      	bls.n	8002852 <close+0x16>
 800284c:	f04f 33ff 	mov.w	r3, #4294967295
 8002850:	e055      	b.n	80028fe <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8002852:	79fb      	ldrb	r3, [r7, #7]
 8002854:	009b      	lsls	r3, r3, #2
 8002856:	3301      	adds	r3, #1
 8002858:	00db      	lsls	r3, r3, #3
 800285a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800285e:	2110      	movs	r1, #16
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff fc83 	bl	800216c <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8002866:	bf00      	nop
 8002868:	79fb      	ldrb	r3, [r7, #7]
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	3301      	adds	r3, #1
 800286e:	00db      	lsls	r3, r3, #3
 8002870:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002874:	4618      	mov	r0, r3
 8002876:	f7ff fc2d 	bl	80020d4 <WIZCHIP_READ>
 800287a:	4603      	mov	r3, r0
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1f3      	bne.n	8002868 <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8002880:	79fb      	ldrb	r3, [r7, #7]
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	3301      	adds	r3, #1
 8002886:	00db      	lsls	r3, r3, #3
 8002888:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800288c:	211f      	movs	r1, #31
 800288e:	4618      	mov	r0, r3
 8002890:	f7ff fc6c 	bl	800216c <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8002894:	79fb      	ldrb	r3, [r7, #7]
 8002896:	2201      	movs	r2, #1
 8002898:	fa02 f303 	lsl.w	r3, r2, r3
 800289c:	b21b      	sxth	r3, r3
 800289e:	43db      	mvns	r3, r3
 80028a0:	b21a      	sxth	r2, r3
 80028a2:	4b19      	ldr	r3, [pc, #100]	@ (8002908 <close+0xcc>)
 80028a4:	881b      	ldrh	r3, [r3, #0]
 80028a6:	b21b      	sxth	r3, r3
 80028a8:	4013      	ands	r3, r2
 80028aa:	b21b      	sxth	r3, r3
 80028ac:	b29a      	uxth	r2, r3
 80028ae:	4b16      	ldr	r3, [pc, #88]	@ (8002908 <close+0xcc>)
 80028b0:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	2201      	movs	r2, #1
 80028b6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ba:	b21b      	sxth	r3, r3
 80028bc:	43db      	mvns	r3, r3
 80028be:	b21a      	sxth	r2, r3
 80028c0:	4b12      	ldr	r3, [pc, #72]	@ (800290c <close+0xd0>)
 80028c2:	881b      	ldrh	r3, [r3, #0]
 80028c4:	b21b      	sxth	r3, r3
 80028c6:	4013      	ands	r3, r2
 80028c8:	b21b      	sxth	r3, r3
 80028ca:	b29a      	uxth	r2, r3
 80028cc:	4b0f      	ldr	r3, [pc, #60]	@ (800290c <close+0xd0>)
 80028ce:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 80028d0:	79fb      	ldrb	r3, [r7, #7]
 80028d2:	4a0f      	ldr	r2, [pc, #60]	@ (8002910 <close+0xd4>)
 80028d4:	2100      	movs	r1, #0
 80028d6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 80028da:	79fb      	ldrb	r3, [r7, #7]
 80028dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002914 <close+0xd8>)
 80028de:	2100      	movs	r1, #0
 80028e0:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 80028e2:	bf00      	nop
 80028e4:	79fb      	ldrb	r3, [r7, #7]
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	3301      	adds	r3, #1
 80028ea:	00db      	lsls	r3, r3, #3
 80028ec:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80028f0:	4618      	mov	r0, r3
 80028f2:	f7ff fbef 	bl	80020d4 <WIZCHIP_READ>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d1f3      	bne.n	80028e4 <close+0xa8>
	return SOCK_OK;
 80028fc:	2301      	movs	r3, #1
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	20000484 	.word	0x20000484
 800290c:	20000486 	.word	0x20000486
 8002910:	20000488 	.word	0x20000488
 8002914:	20000498 	.word	0x20000498

08002918 <connect>:
   return SOCK_OK;
}


int8_t connect(uint8_t sn, uint8_t * addr, uint16_t port)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0
 800291e:	4603      	mov	r3, r0
 8002920:	6039      	str	r1, [r7, #0]
 8002922:	71fb      	strb	r3, [r7, #7]
 8002924:	4613      	mov	r3, r2
 8002926:	80bb      	strh	r3, [r7, #4]
   CHECK_SOCKNUM();
 8002928:	79fb      	ldrb	r3, [r7, #7]
 800292a:	2b08      	cmp	r3, #8
 800292c:	d902      	bls.n	8002934 <connect+0x1c>
 800292e:	f04f 33ff 	mov.w	r3, #4294967295
 8002932:	e0c6      	b.n	8002ac2 <connect+0x1aa>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8002934:	79fb      	ldrb	r3, [r7, #7]
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	3301      	adds	r3, #1
 800293a:	00db      	lsls	r3, r3, #3
 800293c:	4618      	mov	r0, r3
 800293e:	f7ff fbc9 	bl	80020d4 <WIZCHIP_READ>
 8002942:	4603      	mov	r3, r0
 8002944:	f003 030f 	and.w	r3, r3, #15
 8002948:	2b01      	cmp	r3, #1
 800294a:	d002      	beq.n	8002952 <connect+0x3a>
 800294c:	f06f 0304 	mvn.w	r3, #4
 8002950:	e0b7      	b.n	8002ac2 <connect+0x1aa>
   CHECK_SOCKINIT();
 8002952:	79fb      	ldrb	r3, [r7, #7]
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	3301      	adds	r3, #1
 8002958:	00db      	lsls	r3, r3, #3
 800295a:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800295e:	4618      	mov	r0, r3
 8002960:	f7ff fbb8 	bl	80020d4 <WIZCHIP_READ>
 8002964:	4603      	mov	r3, r0
 8002966:	2b13      	cmp	r3, #19
 8002968:	d002      	beq.n	8002970 <connect+0x58>
 800296a:	f06f 0302 	mvn.w	r3, #2
 800296e:	e0a8      	b.n	8002ac2 <connect+0x1aa>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if( *((uint32_t*)addr) == 0xFFFFFFFF || *((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   {
      uint32_t taddr;
      taddr = ((uint32_t)addr[0] & 0x000000FF);
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	021b      	lsls	r3, r3, #8
 800297a:	683a      	ldr	r2, [r7, #0]
 800297c:	3201      	adds	r2, #1
 800297e:	7812      	ldrb	r2, [r2, #0]
 8002980:	4413      	add	r3, r2
 8002982:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	021b      	lsls	r3, r3, #8
 8002988:	683a      	ldr	r2, [r7, #0]
 800298a:	3202      	adds	r2, #2
 800298c:	7812      	ldrb	r2, [r2, #0]
 800298e:	4413      	add	r3, r2
 8002990:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	021b      	lsls	r3, r3, #8
 8002996:	683a      	ldr	r2, [r7, #0]
 8002998:	3203      	adds	r2, #3
 800299a:	7812      	ldrb	r2, [r2, #0]
 800299c:	4413      	add	r3, r2
 800299e:	60fb      	str	r3, [r7, #12]
      if( taddr == 0xFFFFFFFF || taddr == 0) return SOCKERR_IPINVALID;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029a6:	d002      	beq.n	80029ae <connect+0x96>
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d102      	bne.n	80029b4 <connect+0x9c>
 80029ae:	f06f 030b 	mvn.w	r3, #11
 80029b2:	e086      	b.n	8002ac2 <connect+0x1aa>
   }
   //
	
	if(port == 0) return SOCKERR_PORTZERO;
 80029b4:	88bb      	ldrh	r3, [r7, #4]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d102      	bne.n	80029c0 <connect+0xa8>
 80029ba:	f06f 030a 	mvn.w	r3, #10
 80029be:	e080      	b.n	8002ac2 <connect+0x1aa>
	setSn_DIPR(sn,addr);
 80029c0:	79fb      	ldrb	r3, [r7, #7]
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	3301      	adds	r3, #1
 80029c6:	00db      	lsls	r3, r3, #3
 80029c8:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 80029cc:	2204      	movs	r2, #4
 80029ce:	6839      	ldr	r1, [r7, #0]
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7ff fc79 	bl	80022c8 <WIZCHIP_WRITE_BUF>
	setSn_DPORT(sn,port);
 80029d6:	79fb      	ldrb	r3, [r7, #7]
 80029d8:	009b      	lsls	r3, r3, #2
 80029da:	3301      	adds	r3, #1
 80029dc:	00db      	lsls	r3, r3, #3
 80029de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80029e2:	461a      	mov	r2, r3
 80029e4:	88bb      	ldrh	r3, [r7, #4]
 80029e6:	0a1b      	lsrs	r3, r3, #8
 80029e8:	b29b      	uxth	r3, r3
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	4619      	mov	r1, r3
 80029ee:	4610      	mov	r0, r2
 80029f0:	f7ff fbbc 	bl	800216c <WIZCHIP_WRITE>
 80029f4:	79fb      	ldrb	r3, [r7, #7]
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	3301      	adds	r3, #1
 80029fa:	00db      	lsls	r3, r3, #3
 80029fc:	f503 5388 	add.w	r3, r3, #4352	@ 0x1100
 8002a00:	461a      	mov	r2, r3
 8002a02:	88bb      	ldrh	r3, [r7, #4]
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	4619      	mov	r1, r3
 8002a08:	4610      	mov	r0, r2
 8002a0a:	f7ff fbaf 	bl	800216c <WIZCHIP_WRITE>
	setSn_CR(sn,Sn_CR_CONNECT);
 8002a0e:	79fb      	ldrb	r3, [r7, #7]
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	3301      	adds	r3, #1
 8002a14:	00db      	lsls	r3, r3, #3
 8002a16:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002a1a:	2104      	movs	r1, #4
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7ff fba5 	bl	800216c <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8002a22:	bf00      	nop
 8002a24:	79fb      	ldrb	r3, [r7, #7]
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	3301      	adds	r3, #1
 8002a2a:	00db      	lsls	r3, r3, #3
 8002a2c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7ff fb4f 	bl	80020d4 <WIZCHIP_READ>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d1f3      	bne.n	8002a24 <connect+0x10c>
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8002a3c:	4b23      	ldr	r3, [pc, #140]	@ (8002acc <connect+0x1b4>)
 8002a3e:	881b      	ldrh	r3, [r3, #0]
 8002a40:	461a      	mov	r2, r3
 8002a42:	79fb      	ldrb	r3, [r7, #7]
 8002a44:	fa42 f303 	asr.w	r3, r2, r3
 8002a48:	f003 0301 	and.w	r3, r3, #1
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d02b      	beq.n	8002aa8 <connect+0x190>
 8002a50:	2300      	movs	r3, #0
 8002a52:	e036      	b.n	8002ac2 <connect+0x1aa>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
   {
		if (getSn_IR(sn) & Sn_IR_TIMEOUT)
 8002a54:	79fb      	ldrb	r3, [r7, #7]
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	3301      	adds	r3, #1
 8002a5a:	00db      	lsls	r3, r3, #3
 8002a5c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7ff fb37 	bl	80020d4 <WIZCHIP_READ>
 8002a66:	4603      	mov	r3, r0
 8002a68:	f003 0308 	and.w	r3, r3, #8
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d00c      	beq.n	8002a8a <connect+0x172>
		{
			setSn_IR(sn, Sn_IR_TIMEOUT);
 8002a70:	79fb      	ldrb	r3, [r7, #7]
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	3301      	adds	r3, #1
 8002a76:	00db      	lsls	r3, r3, #3
 8002a78:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002a7c:	2108      	movs	r1, #8
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7ff fb74 	bl	800216c <WIZCHIP_WRITE>
            return SOCKERR_TIMEOUT;
 8002a84:	f06f 030c 	mvn.w	r3, #12
 8002a88:	e01b      	b.n	8002ac2 <connect+0x1aa>
		}

		if (getSn_SR(sn) == SOCK_CLOSED)
 8002a8a:	79fb      	ldrb	r3, [r7, #7]
 8002a8c:	009b      	lsls	r3, r3, #2
 8002a8e:	3301      	adds	r3, #1
 8002a90:	00db      	lsls	r3, r3, #3
 8002a92:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002a96:	4618      	mov	r0, r3
 8002a98:	f7ff fb1c 	bl	80020d4 <WIZCHIP_READ>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d102      	bne.n	8002aa8 <connect+0x190>
		{
			return SOCKERR_SOCKCLOSED;
 8002aa2:	f06f 0303 	mvn.w	r3, #3
 8002aa6:	e00c      	b.n	8002ac2 <connect+0x1aa>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
 8002aa8:	79fb      	ldrb	r3, [r7, #7]
 8002aaa:	009b      	lsls	r3, r3, #2
 8002aac:	3301      	adds	r3, #1
 8002aae:	00db      	lsls	r3, r3, #3
 8002ab0:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f7ff fb0d 	bl	80020d4 <WIZCHIP_READ>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b17      	cmp	r3, #23
 8002abe:	d1c9      	bne.n	8002a54 <connect+0x13c>
		}
	}
   
   return SOCK_OK;
 8002ac0:	2301      	movs	r3, #1
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3710      	adds	r7, #16
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	20000484 	.word	0x20000484

08002ad0 <disconnect>:

int8_t disconnect(uint8_t sn)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 8002ada:	79fb      	ldrb	r3, [r7, #7]
 8002adc:	2b08      	cmp	r3, #8
 8002ade:	d902      	bls.n	8002ae6 <disconnect+0x16>
 8002ae0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ae4:	e062      	b.n	8002bac <disconnect+0xdc>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8002ae6:	79fb      	ldrb	r3, [r7, #7]
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	3301      	adds	r3, #1
 8002aec:	00db      	lsls	r3, r3, #3
 8002aee:	4618      	mov	r0, r3
 8002af0:	f7ff faf0 	bl	80020d4 <WIZCHIP_READ>
 8002af4:	4603      	mov	r3, r0
 8002af6:	f003 030f 	and.w	r3, r3, #15
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d002      	beq.n	8002b04 <disconnect+0x34>
 8002afe:	f06f 0304 	mvn.w	r3, #4
 8002b02:	e053      	b.n	8002bac <disconnect+0xdc>
	setSn_CR(sn,Sn_CR_DISCON);
 8002b04:	79fb      	ldrb	r3, [r7, #7]
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	3301      	adds	r3, #1
 8002b0a:	00db      	lsls	r3, r3, #3
 8002b0c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002b10:	2108      	movs	r1, #8
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7ff fb2a 	bl	800216c <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8002b18:	bf00      	nop
 8002b1a:	79fb      	ldrb	r3, [r7, #7]
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	3301      	adds	r3, #1
 8002b20:	00db      	lsls	r3, r3, #3
 8002b22:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002b26:	4618      	mov	r0, r3
 8002b28:	f7ff fad4 	bl	80020d4 <WIZCHIP_READ>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d1f3      	bne.n	8002b1a <disconnect+0x4a>
	sock_is_sending &= ~(1<<sn);
 8002b32:	79fb      	ldrb	r3, [r7, #7]
 8002b34:	2201      	movs	r2, #1
 8002b36:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3a:	b21b      	sxth	r3, r3
 8002b3c:	43db      	mvns	r3, r3
 8002b3e:	b21a      	sxth	r2, r3
 8002b40:	4b1c      	ldr	r3, [pc, #112]	@ (8002bb4 <disconnect+0xe4>)
 8002b42:	881b      	ldrh	r3, [r3, #0]
 8002b44:	b21b      	sxth	r3, r3
 8002b46:	4013      	ands	r3, r2
 8002b48:	b21b      	sxth	r3, r3
 8002b4a:	b29a      	uxth	r2, r3
 8002b4c:	4b19      	ldr	r3, [pc, #100]	@ (8002bb4 <disconnect+0xe4>)
 8002b4e:	801a      	strh	r2, [r3, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8002b50:	4b19      	ldr	r3, [pc, #100]	@ (8002bb8 <disconnect+0xe8>)
 8002b52:	881b      	ldrh	r3, [r3, #0]
 8002b54:	461a      	mov	r2, r3
 8002b56:	79fb      	ldrb	r3, [r7, #7]
 8002b58:	fa42 f303 	asr.w	r3, r2, r3
 8002b5c:	f003 0301 	and.w	r3, r3, #1
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d016      	beq.n	8002b92 <disconnect+0xc2>
 8002b64:	2300      	movs	r3, #0
 8002b66:	e021      	b.n	8002bac <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8002b68:	79fb      	ldrb	r3, [r7, #7]
 8002b6a:	009b      	lsls	r3, r3, #2
 8002b6c:	3301      	adds	r3, #1
 8002b6e:	00db      	lsls	r3, r3, #3
 8002b70:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002b74:	4618      	mov	r0, r3
 8002b76:	f7ff faad 	bl	80020d4 <WIZCHIP_READ>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	f003 0308 	and.w	r3, r3, #8
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d006      	beq.n	8002b92 <disconnect+0xc2>
	   {
	      close(sn);
 8002b84:	79fb      	ldrb	r3, [r7, #7]
 8002b86:	4618      	mov	r0, r3
 8002b88:	f7ff fe58 	bl	800283c <close>
	      return SOCKERR_TIMEOUT;
 8002b8c:	f06f 030c 	mvn.w	r3, #12
 8002b90:	e00c      	b.n	8002bac <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
 8002b92:	79fb      	ldrb	r3, [r7, #7]
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	3301      	adds	r3, #1
 8002b98:	00db      	lsls	r3, r3, #3
 8002b9a:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7ff fa98 	bl	80020d4 <WIZCHIP_READ>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d1de      	bne.n	8002b68 <disconnect+0x98>
	   }
	}
	return SOCK_OK;
 8002baa:	2301      	movs	r3, #1
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3708      	adds	r7, #8
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	20000486 	.word	0x20000486
 8002bb8:	20000484 	.word	0x20000484

08002bbc <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	6039      	str	r1, [r7, #0]
 8002bc6:	71fb      	strb	r3, [r7, #7]
 8002bc8:	4613      	mov	r3, r2
 8002bca:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 8002bd4:	79fb      	ldrb	r3, [r7, #7]
 8002bd6:	2b08      	cmp	r3, #8
 8002bd8:	d902      	bls.n	8002be0 <send+0x24>
 8002bda:	f04f 33ff 	mov.w	r3, #4294967295
 8002bde:	e0dd      	b.n	8002d9c <send+0x1e0>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8002be0:	79fb      	ldrb	r3, [r7, #7]
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	3301      	adds	r3, #1
 8002be6:	00db      	lsls	r3, r3, #3
 8002be8:	4618      	mov	r0, r3
 8002bea:	f7ff fa73 	bl	80020d4 <WIZCHIP_READ>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	f003 030f 	and.w	r3, r3, #15
 8002bf4:	2b01      	cmp	r3, #1
 8002bf6:	d002      	beq.n	8002bfe <send+0x42>
 8002bf8:	f06f 0304 	mvn.w	r3, #4
 8002bfc:	e0ce      	b.n	8002d9c <send+0x1e0>
   CHECK_SOCKDATA();
 8002bfe:	88bb      	ldrh	r3, [r7, #4]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d102      	bne.n	8002c0a <send+0x4e>
 8002c04:	f06f 030d 	mvn.w	r3, #13
 8002c08:	e0c8      	b.n	8002d9c <send+0x1e0>
   tmp = getSn_SR(sn);
 8002c0a:	79fb      	ldrb	r3, [r7, #7]
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	3301      	adds	r3, #1
 8002c10:	00db      	lsls	r3, r3, #3
 8002c12:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7ff fa5c 	bl	80020d4 <WIZCHIP_READ>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8002c20:	7bfb      	ldrb	r3, [r7, #15]
 8002c22:	2b17      	cmp	r3, #23
 8002c24:	d005      	beq.n	8002c32 <send+0x76>
 8002c26:	7bfb      	ldrb	r3, [r7, #15]
 8002c28:	2b1c      	cmp	r3, #28
 8002c2a:	d002      	beq.n	8002c32 <send+0x76>
 8002c2c:	f06f 0306 	mvn.w	r3, #6
 8002c30:	e0b4      	b.n	8002d9c <send+0x1e0>
   if( sock_is_sending & (1<<sn) )
 8002c32:	4b5c      	ldr	r3, [pc, #368]	@ (8002da4 <send+0x1e8>)
 8002c34:	881b      	ldrh	r3, [r3, #0]
 8002c36:	461a      	mov	r2, r3
 8002c38:	79fb      	ldrb	r3, [r7, #7]
 8002c3a:	fa42 f303 	asr.w	r3, r2, r3
 8002c3e:	f003 0301 	and.w	r3, r3, #1
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d039      	beq.n	8002cba <send+0xfe>
   {
      tmp = getSn_IR(sn);
 8002c46:	79fb      	ldrb	r3, [r7, #7]
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	00db      	lsls	r3, r3, #3
 8002c4e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002c52:	4618      	mov	r0, r3
 8002c54:	f7ff fa3e 	bl	80020d4 <WIZCHIP_READ>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	f003 031f 	and.w	r3, r3, #31
 8002c5e:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8002c60:	7bfb      	ldrb	r3, [r7, #15]
 8002c62:	f003 0310 	and.w	r3, r3, #16
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d019      	beq.n	8002c9e <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8002c6a:	79fb      	ldrb	r3, [r7, #7]
 8002c6c:	009b      	lsls	r3, r3, #2
 8002c6e:	3301      	adds	r3, #1
 8002c70:	00db      	lsls	r3, r3, #3
 8002c72:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002c76:	2110      	movs	r1, #16
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f7ff fa77 	bl	800216c <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 8002c7e:	79fb      	ldrb	r3, [r7, #7]
 8002c80:	2201      	movs	r2, #1
 8002c82:	fa02 f303 	lsl.w	r3, r2, r3
 8002c86:	b21b      	sxth	r3, r3
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	b21a      	sxth	r2, r3
 8002c8c:	4b45      	ldr	r3, [pc, #276]	@ (8002da4 <send+0x1e8>)
 8002c8e:	881b      	ldrh	r3, [r3, #0]
 8002c90:	b21b      	sxth	r3, r3
 8002c92:	4013      	ands	r3, r2
 8002c94:	b21b      	sxth	r3, r3
 8002c96:	b29a      	uxth	r2, r3
 8002c98:	4b42      	ldr	r3, [pc, #264]	@ (8002da4 <send+0x1e8>)
 8002c9a:	801a      	strh	r2, [r3, #0]
 8002c9c:	e00d      	b.n	8002cba <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 8002c9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ca0:	f003 0308 	and.w	r3, r3, #8
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d006      	beq.n	8002cb6 <send+0xfa>
      {
         close(sn);
 8002ca8:	79fb      	ldrb	r3, [r7, #7]
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7ff fdc6 	bl	800283c <close>
         return SOCKERR_TIMEOUT;
 8002cb0:	f06f 030c 	mvn.w	r3, #12
 8002cb4:	e072      	b.n	8002d9c <send+0x1e0>
      }
      else return SOCK_BUSY;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	e070      	b.n	8002d9c <send+0x1e0>
   }
   freesize = getSn_TxMAX(sn);
 8002cba:	79fb      	ldrb	r3, [r7, #7]
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	00db      	lsls	r3, r3, #3
 8002cc2:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f7ff fa04 	bl	80020d4 <WIZCHIP_READ>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	029b      	lsls	r3, r3, #10
 8002cd0:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8002cd2:	88ba      	ldrh	r2, [r7, #4]
 8002cd4:	89bb      	ldrh	r3, [r7, #12]
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d901      	bls.n	8002cde <send+0x122>
 8002cda:	89bb      	ldrh	r3, [r7, #12]
 8002cdc:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8002cde:	79fb      	ldrb	r3, [r7, #7]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7ff fb51 	bl	8002388 <getSn_TX_FSR>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8002cea:	79fb      	ldrb	r3, [r7, #7]
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	3301      	adds	r3, #1
 8002cf0:	00db      	lsls	r3, r3, #3
 8002cf2:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f7ff f9ec 	bl	80020d4 <WIZCHIP_READ>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8002d00:	7bfb      	ldrb	r3, [r7, #15]
 8002d02:	2b17      	cmp	r3, #23
 8002d04:	d009      	beq.n	8002d1a <send+0x15e>
 8002d06:	7bfb      	ldrb	r3, [r7, #15]
 8002d08:	2b1c      	cmp	r3, #28
 8002d0a:	d006      	beq.n	8002d1a <send+0x15e>
      {
         close(sn);
 8002d0c:	79fb      	ldrb	r3, [r7, #7]
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7ff fd94 	bl	800283c <close>
         return SOCKERR_SOCKSTATUS;
 8002d14:	f06f 0306 	mvn.w	r3, #6
 8002d18:	e040      	b.n	8002d9c <send+0x1e0>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8002d1a:	4b23      	ldr	r3, [pc, #140]	@ (8002da8 <send+0x1ec>)
 8002d1c:	881b      	ldrh	r3, [r3, #0]
 8002d1e:	461a      	mov	r2, r3
 8002d20:	79fb      	ldrb	r3, [r7, #7]
 8002d22:	fa42 f303 	asr.w	r3, r2, r3
 8002d26:	f003 0301 	and.w	r3, r3, #1
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d005      	beq.n	8002d3a <send+0x17e>
 8002d2e:	88ba      	ldrh	r2, [r7, #4]
 8002d30:	89bb      	ldrh	r3, [r7, #12]
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d901      	bls.n	8002d3a <send+0x17e>
 8002d36:	2300      	movs	r3, #0
 8002d38:	e030      	b.n	8002d9c <send+0x1e0>
      if(len <= freesize) break;
 8002d3a:	88ba      	ldrh	r2, [r7, #4]
 8002d3c:	89bb      	ldrh	r3, [r7, #12]
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d900      	bls.n	8002d44 <send+0x188>
      freesize = getSn_TX_FSR(sn);
 8002d42:	e7cc      	b.n	8002cde <send+0x122>
      if(len <= freesize) break;
 8002d44:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8002d46:	88ba      	ldrh	r2, [r7, #4]
 8002d48:	79fb      	ldrb	r3, [r7, #7]
 8002d4a:	6839      	ldr	r1, [r7, #0]
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7ff fbad 	bl	80024ac <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 8002d52:	79fb      	ldrb	r3, [r7, #7]
 8002d54:	009b      	lsls	r3, r3, #2
 8002d56:	3301      	adds	r3, #1
 8002d58:	00db      	lsls	r3, r3, #3
 8002d5a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002d5e:	2120      	movs	r1, #32
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7ff fa03 	bl	800216c <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 8002d66:	bf00      	nop
 8002d68:	79fb      	ldrb	r3, [r7, #7]
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	3301      	adds	r3, #1
 8002d6e:	00db      	lsls	r3, r3, #3
 8002d70:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002d74:	4618      	mov	r0, r3
 8002d76:	f7ff f9ad 	bl	80020d4 <WIZCHIP_READ>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d1f3      	bne.n	8002d68 <send+0x1ac>
   sock_is_sending |= (1 << sn);
 8002d80:	79fb      	ldrb	r3, [r7, #7]
 8002d82:	2201      	movs	r2, #1
 8002d84:	fa02 f303 	lsl.w	r3, r2, r3
 8002d88:	b21a      	sxth	r2, r3
 8002d8a:	4b06      	ldr	r3, [pc, #24]	@ (8002da4 <send+0x1e8>)
 8002d8c:	881b      	ldrh	r3, [r3, #0]
 8002d8e:	b21b      	sxth	r3, r3
 8002d90:	4313      	orrs	r3, r2
 8002d92:	b21b      	sxth	r3, r3
 8002d94:	b29a      	uxth	r2, r3
 8002d96:	4b03      	ldr	r3, [pc, #12]	@ (8002da4 <send+0x1e8>)
 8002d98:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8002d9a:	88bb      	ldrh	r3, [r7, #4]
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	3710      	adds	r7, #16
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}
 8002da4:	20000486 	.word	0x20000486
 8002da8:	20000484 	.word	0x20000484

08002dac <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8002dac:	b590      	push	{r4, r7, lr}
 8002dae:	b085      	sub	sp, #20
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	4603      	mov	r3, r0
 8002db4:	6039      	str	r1, [r7, #0]
 8002db6:	71fb      	strb	r3, [r7, #7]
 8002db8:	4613      	mov	r3, r2
 8002dba:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 8002dc4:	79fb      	ldrb	r3, [r7, #7]
 8002dc6:	2b08      	cmp	r3, #8
 8002dc8:	d902      	bls.n	8002dd0 <recv+0x24>
 8002dca:	f04f 33ff 	mov.w	r3, #4294967295
 8002dce:	e09b      	b.n	8002f08 <recv+0x15c>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8002dd0:	79fb      	ldrb	r3, [r7, #7]
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	3301      	adds	r3, #1
 8002dd6:	00db      	lsls	r3, r3, #3
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7ff f97b 	bl	80020d4 <WIZCHIP_READ>
 8002dde:	4603      	mov	r3, r0
 8002de0:	f003 030f 	and.w	r3, r3, #15
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d002      	beq.n	8002dee <recv+0x42>
 8002de8:	f06f 0304 	mvn.w	r3, #4
 8002dec:	e08c      	b.n	8002f08 <recv+0x15c>
   CHECK_SOCKDATA();
 8002dee:	88bb      	ldrh	r3, [r7, #4]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d102      	bne.n	8002dfa <recv+0x4e>
 8002df4:	f06f 030d 	mvn.w	r3, #13
 8002df8:	e086      	b.n	8002f08 <recv+0x15c>
   
   recvsize = getSn_RxMAX(sn);
 8002dfa:	79fb      	ldrb	r3, [r7, #7]
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	3301      	adds	r3, #1
 8002e00:	00db      	lsls	r3, r3, #3
 8002e02:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7ff f964 	bl	80020d4 <WIZCHIP_READ>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	029b      	lsls	r3, r3, #10
 8002e10:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 8002e12:	89ba      	ldrh	r2, [r7, #12]
 8002e14:	88bb      	ldrh	r3, [r7, #4]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d201      	bcs.n	8002e1e <recv+0x72>
 8002e1a:	89bb      	ldrh	r3, [r7, #12]
 8002e1c:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 8002e1e:	79fb      	ldrb	r3, [r7, #7]
 8002e20:	4618      	mov	r0, r3
 8002e22:	f7ff fafa 	bl	800241a <getSn_RX_RSR>
 8002e26:	4603      	mov	r3, r0
 8002e28:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 8002e2a:	79fb      	ldrb	r3, [r7, #7]
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	3301      	adds	r3, #1
 8002e30:	00db      	lsls	r3, r3, #3
 8002e32:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002e36:	4618      	mov	r0, r3
 8002e38:	f7ff f94c 	bl	80020d4 <WIZCHIP_READ>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 8002e40:	7bfb      	ldrb	r3, [r7, #15]
 8002e42:	2b17      	cmp	r3, #23
 8002e44:	d026      	beq.n	8002e94 <recv+0xe8>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 8002e46:	7bfb      	ldrb	r3, [r7, #15]
 8002e48:	2b1c      	cmp	r3, #28
 8002e4a:	d11c      	bne.n	8002e86 <recv+0xda>
            {
               if(recvsize != 0) break;
 8002e4c:	89bb      	ldrh	r3, [r7, #12]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d133      	bne.n	8002eba <recv+0x10e>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8002e52:	79fb      	ldrb	r3, [r7, #7]
 8002e54:	4618      	mov	r0, r3
 8002e56:	f7ff fa97 	bl	8002388 <getSn_TX_FSR>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	461c      	mov	r4, r3
 8002e5e:	79fb      	ldrb	r3, [r7, #7]
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	3301      	adds	r3, #1
 8002e64:	00db      	lsls	r3, r3, #3
 8002e66:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7ff f932 	bl	80020d4 <WIZCHIP_READ>
 8002e70:	4603      	mov	r3, r0
 8002e72:	029b      	lsls	r3, r3, #10
 8002e74:	429c      	cmp	r4, r3
 8002e76:	d10d      	bne.n	8002e94 <recv+0xe8>
               {
                  close(sn);
 8002e78:	79fb      	ldrb	r3, [r7, #7]
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f7ff fcde 	bl	800283c <close>
                  return SOCKERR_SOCKSTATUS;
 8002e80:	f06f 0306 	mvn.w	r3, #6
 8002e84:	e040      	b.n	8002f08 <recv+0x15c>
               }
            }
            else
            {
               close(sn);
 8002e86:	79fb      	ldrb	r3, [r7, #7]
 8002e88:	4618      	mov	r0, r3
 8002e8a:	f7ff fcd7 	bl	800283c <close>
               return SOCKERR_SOCKSTATUS;
 8002e8e:	f06f 0306 	mvn.w	r3, #6
 8002e92:	e039      	b.n	8002f08 <recv+0x15c>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 8002e94:	4b1e      	ldr	r3, [pc, #120]	@ (8002f10 <recv+0x164>)
 8002e96:	881b      	ldrh	r3, [r3, #0]
 8002e98:	461a      	mov	r2, r3
 8002e9a:	79fb      	ldrb	r3, [r7, #7]
 8002e9c:	fa42 f303 	asr.w	r3, r2, r3
 8002ea0:	f003 0301 	and.w	r3, r3, #1
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d004      	beq.n	8002eb2 <recv+0x106>
 8002ea8:	89bb      	ldrh	r3, [r7, #12]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d101      	bne.n	8002eb2 <recv+0x106>
 8002eae:	2300      	movs	r3, #0
 8002eb0:	e02a      	b.n	8002f08 <recv+0x15c>
         if(recvsize != 0) break;
 8002eb2:	89bb      	ldrh	r3, [r7, #12]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d102      	bne.n	8002ebe <recv+0x112>
         recvsize = getSn_RX_RSR(sn);
 8002eb8:	e7b1      	b.n	8002e1e <recv+0x72>
               if(recvsize != 0) break;
 8002eba:	bf00      	nop
 8002ebc:	e000      	b.n	8002ec0 <recv+0x114>
         if(recvsize != 0) break;
 8002ebe:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
 8002ec0:	89ba      	ldrh	r2, [r7, #12]
 8002ec2:	88bb      	ldrh	r3, [r7, #4]
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d201      	bcs.n	8002ecc <recv+0x120>
 8002ec8:	89bb      	ldrh	r3, [r7, #12]
 8002eca:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 8002ecc:	88ba      	ldrh	r2, [r7, #4]
 8002ece:	79fb      	ldrb	r3, [r7, #7]
 8002ed0:	6839      	ldr	r1, [r7, #0]
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f7ff fb44 	bl	8002560 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 8002ed8:	79fb      	ldrb	r3, [r7, #7]
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	3301      	adds	r3, #1
 8002ede:	00db      	lsls	r3, r3, #3
 8002ee0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002ee4:	2140      	movs	r1, #64	@ 0x40
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f7ff f940 	bl	800216c <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8002eec:	bf00      	nop
 8002eee:	79fb      	ldrb	r3, [r7, #7]
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	00db      	lsls	r3, r3, #3
 8002ef6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002efa:	4618      	mov	r0, r3
 8002efc:	f7ff f8ea 	bl	80020d4 <WIZCHIP_READ>
 8002f00:	4603      	mov	r3, r0
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1f3      	bne.n	8002eee <recv+0x142>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8002f06:	88bb      	ldrh	r3, [r7, #4]
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3714      	adds	r7, #20
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd90      	pop	{r4, r7, pc}
 8002f10:	20000484 	.word	0x20000484

08002f14 <SPIReadWrite>:
extern SPI_HandleTypeDef hspi1;

// Aqui complementamos funcoes as quais faltam para a operao do W5500 disponibilizado pela WizChip, pois sem essas funcoes o adaptador no funciona corretamente

uint8_t SPIReadWrite(uint8_t data)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	71fb      	strb	r3, [r7, #7]
	//wait till FIFO has a free slot
	while((hspi1.Instance->SR & SPI_FLAG_TXE) != SPI_FLAG_TXE);
 8002f1e:	bf00      	nop
 8002f20:	4b0f      	ldr	r3, [pc, #60]	@ (8002f60 <SPIReadWrite+0x4c>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	f003 0302 	and.w	r3, r3, #2
 8002f2a:	2b02      	cmp	r3, #2
 8002f2c:	d1f8      	bne.n	8002f20 <SPIReadWrite+0xc>

	*(__IO uint8_t*)&hspi1.Instance->DR=data;
 8002f2e:	4b0c      	ldr	r3, [pc, #48]	@ (8002f60 <SPIReadWrite+0x4c>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	330c      	adds	r3, #12
 8002f34:	79fa      	ldrb	r2, [r7, #7]
 8002f36:	701a      	strb	r2, [r3, #0]

	//Now wait till data arrives
	while((hspi1.Instance->SR & SPI_FLAG_RXNE)!=SPI_FLAG_RXNE);
 8002f38:	bf00      	nop
 8002f3a:	4b09      	ldr	r3, [pc, #36]	@ (8002f60 <SPIReadWrite+0x4c>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	f003 0301 	and.w	r3, r3, #1
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d1f8      	bne.n	8002f3a <SPIReadWrite+0x26>

	return (*(__IO uint8_t*)&hspi1.Instance->DR);
 8002f48:	4b05      	ldr	r3, [pc, #20]	@ (8002f60 <SPIReadWrite+0x4c>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	330c      	adds	r3, #12
 8002f4e:	781b      	ldrb	r3, [r3, #0]
 8002f50:	b2db      	uxtb	r3, r3
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	20000348 	.word	0x20000348

08002f64 <wizchip_select>:

void  wizchip_select(void)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET); //ativa o chip select, as portas estao como SPI_CS pois foi o nome dado para o pino na inicializacao
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002f6e:	4802      	ldr	r0, [pc, #8]	@ (8002f78 <wizchip_select+0x14>)
 8002f70:	f001 f9e6 	bl	8004340 <HAL_GPIO_WritePin>
}
 8002f74:	bf00      	nop
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	40020c00 	.word	0x40020c00

08002f7c <wizchip_deselect>:

void  wizchip_deselect(void)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET); //desativa o chip select
 8002f80:	2201      	movs	r2, #1
 8002f82:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002f86:	4802      	ldr	r0, [pc, #8]	@ (8002f90 <wizchip_deselect+0x14>)
 8002f88:	f001 f9da 	bl	8004340 <HAL_GPIO_WritePin>
}
 8002f8c:	bf00      	nop
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	40020c00 	.word	0x40020c00

08002f94 <wizchip_read>:

uint8_t wizchip_read()
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
	uint8_t rb;
	rb=SPIReadWrite(0x00);
 8002f9a:	2000      	movs	r0, #0
 8002f9c:	f7ff ffba 	bl	8002f14 <SPIReadWrite>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	71fb      	strb	r3, [r7, #7]
	return rb;
 8002fa4:	79fb      	ldrb	r3, [r7, #7]
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3708      	adds	r7, #8
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}

08002fae <wizchip_write>:

void  wizchip_write(uint8_t wb)
{
 8002fae:	b580      	push	{r7, lr}
 8002fb0:	b082      	sub	sp, #8
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	71fb      	strb	r3, [r7, #7]
	SPIReadWrite(wb);
 8002fb8:	79fb      	ldrb	r3, [r7, #7]
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f7ff ffaa 	bl	8002f14 <SPIReadWrite>
}
 8002fc0:	bf00      	nop
 8002fc2:	3708      	adds	r7, #8
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}

08002fc8 <wizchip_readburst>:

void wizchip_readburst(uint8_t* pBuf, uint16_t len)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b084      	sub	sp, #16
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	807b      	strh	r3, [r7, #2]
	for(uint16_t i=0;i<len;i++)
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	81fb      	strh	r3, [r7, #14]
 8002fd8:	e00c      	b.n	8002ff4 <wizchip_readburst+0x2c>
	{
		*pBuf=SPIReadWrite(0x00);
 8002fda:	2000      	movs	r0, #0
 8002fdc:	f7ff ff9a 	bl	8002f14 <SPIReadWrite>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	701a      	strb	r2, [r3, #0]
		pBuf++;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	3301      	adds	r3, #1
 8002fec:	607b      	str	r3, [r7, #4]
	for(uint16_t i=0;i<len;i++)
 8002fee:	89fb      	ldrh	r3, [r7, #14]
 8002ff0:	3301      	adds	r3, #1
 8002ff2:	81fb      	strh	r3, [r7, #14]
 8002ff4:	89fa      	ldrh	r2, [r7, #14]
 8002ff6:	887b      	ldrh	r3, [r7, #2]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d3ee      	bcc.n	8002fda <wizchip_readburst+0x12>
	}
}
 8002ffc:	bf00      	nop
 8002ffe:	bf00      	nop
 8003000:	3710      	adds	r7, #16
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}

08003006 <wizchip_writeburst>:

void  wizchip_writeburst(uint8_t* pBuf, uint16_t len)
{
 8003006:	b580      	push	{r7, lr}
 8003008:	b084      	sub	sp, #16
 800300a:	af00      	add	r7, sp, #0
 800300c:	6078      	str	r0, [r7, #4]
 800300e:	460b      	mov	r3, r1
 8003010:	807b      	strh	r3, [r7, #2]
	for(uint16_t i=0;i<len;i++)
 8003012:	2300      	movs	r3, #0
 8003014:	81fb      	strh	r3, [r7, #14]
 8003016:	e00a      	b.n	800302e <wizchip_writeburst+0x28>
	{
		SPIReadWrite(*pBuf);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	4618      	mov	r0, r3
 800301e:	f7ff ff79 	bl	8002f14 <SPIReadWrite>
		pBuf++;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	3301      	adds	r3, #1
 8003026:	607b      	str	r3, [r7, #4]
	for(uint16_t i=0;i<len;i++)
 8003028:	89fb      	ldrh	r3, [r7, #14]
 800302a:	3301      	adds	r3, #1
 800302c:	81fb      	strh	r3, [r7, #14]
 800302e:	89fa      	ldrh	r2, [r7, #14]
 8003030:	887b      	ldrh	r3, [r7, #2]
 8003032:	429a      	cmp	r2, r3
 8003034:	d3f0      	bcc.n	8003018 <wizchip_writeburst+0x12>
	}
}
 8003036:	bf00      	nop
 8003038:	bf00      	nop
 800303a:	3710      	adds	r7, #16
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}

08003040 <W5500Init>:


void W5500Init()
{
 8003040:	b590      	push	{r4, r7, lr}
 8003042:	b087      	sub	sp, #28
 8003044:	af00      	add	r7, sp, #0
	uint8_t tmp;
	uint8_t memsize[2][8] = { { 2, 2, 2, 2, 2, 2, 2, 2 }, { 2, 2, 2, 2, 2, 2, 2, 2 } }; //alocacao de memoria do adaptador
 8003046:	4b20      	ldr	r3, [pc, #128]	@ (80030c8 <W5500Init+0x88>)
 8003048:	1d3c      	adds	r4, r7, #4
 800304a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800304c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);//CS high by default
 8003050:	2201      	movs	r2, #1
 8003052:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003056:	481d      	ldr	r0, [pc, #116]	@ (80030cc <W5500Init+0x8c>)
 8003058:	f001 f972 	bl	8004340 <HAL_GPIO_WritePin>

	//Send a pulse on reset pin
	HAL_GPIO_WritePin(SPI_RST_GPIO_Port, SPI_RST_Pin, GPIO_PIN_RESET);
 800305c:	2200      	movs	r2, #0
 800305e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003062:	481a      	ldr	r0, [pc, #104]	@ (80030cc <W5500Init+0x8c>)
 8003064:	f001 f96c 	bl	8004340 <HAL_GPIO_WritePin>
	tmp = 0xFF;
 8003068:	23ff      	movs	r3, #255	@ 0xff
 800306a:	75fb      	strb	r3, [r7, #23]
	while(tmp--);
 800306c:	bf00      	nop
 800306e:	7dfb      	ldrb	r3, [r7, #23]
 8003070:	1e5a      	subs	r2, r3, #1
 8003072:	75fa      	strb	r2, [r7, #23]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d1fa      	bne.n	800306e <W5500Init+0x2e>
	HAL_GPIO_WritePin(SPI_RST_GPIO_Port, SPI_RST_Pin, GPIO_PIN_SET);
 8003078:	2201      	movs	r2, #1
 800307a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800307e:	4813      	ldr	r0, [pc, #76]	@ (80030cc <W5500Init+0x8c>)
 8003080:	f001 f95e 	bl	8004340 <HAL_GPIO_WritePin>

	reg_wizchip_cs_cbfunc(wizchip_select, wizchip_deselect);
 8003084:	4912      	ldr	r1, [pc, #72]	@ (80030d0 <W5500Init+0x90>)
 8003086:	4813      	ldr	r0, [pc, #76]	@ (80030d4 <W5500Init+0x94>)
 8003088:	f000 f896 	bl	80031b8 <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(wizchip_read, wizchip_write);
 800308c:	4912      	ldr	r1, [pc, #72]	@ (80030d8 <W5500Init+0x98>)
 800308e:	4813      	ldr	r0, [pc, #76]	@ (80030dc <W5500Init+0x9c>)
 8003090:	f000 f8b8 	bl	8003204 <reg_wizchip_spi_cbfunc>
	reg_wizchip_spiburst_cbfunc(wizchip_readburst, wizchip_writeburst);
 8003094:	4912      	ldr	r1, [pc, #72]	@ (80030e0 <W5500Init+0xa0>)
 8003096:	4813      	ldr	r0, [pc, #76]	@ (80030e4 <W5500Init+0xa4>)
 8003098:	f000 f8e0 	bl	800325c <reg_wizchip_spiburst_cbfunc>

	/* WIZChip Initialize*/
	if (ctlwizchip(CW_INIT_WIZCHIP, (void*) memsize) == -1) {
 800309c:	1d3b      	adds	r3, r7, #4
 800309e:	4619      	mov	r1, r3
 80030a0:	2001      	movs	r0, #1
 80030a2:	f000 f907 	bl	80032b4 <ctlwizchip>
 80030a6:	4603      	mov	r3, r0
 80030a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030ac:	d104      	bne.n	80030b8 <W5500Init+0x78>
		printf("WIZCHIP Initialized Failed.\r\n");
 80030ae:	480e      	ldr	r0, [pc, #56]	@ (80030e8 <W5500Init+0xa8>)
 80030b0:	f004 ff90 	bl	8007fd4 <puts>
		while (1);
 80030b4:	bf00      	nop
 80030b6:	e7fd      	b.n	80030b4 <W5500Init+0x74>
	}
	printf("WIZCHIP Initialization Success.\r\n");
 80030b8:	480c      	ldr	r0, [pc, #48]	@ (80030ec <W5500Init+0xac>)
 80030ba:	f004 ff8b 	bl	8007fd4 <puts>
	do {
		if (ctlwizchip(CW_GET_PHYLINK, (void*) &tmp) == -1)
			printf("Unknown PHY Link stauts.\r\n");
	} while (tmp == PHY_LINK_OFF);
*/
}
 80030be:	bf00      	nop
 80030c0:	371c      	adds	r7, #28
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd90      	pop	{r4, r7, pc}
 80030c6:	bf00      	nop
 80030c8:	0800abb8 	.word	0x0800abb8
 80030cc:	40020c00 	.word	0x40020c00
 80030d0:	08002f7d 	.word	0x08002f7d
 80030d4:	08002f65 	.word	0x08002f65
 80030d8:	08002faf 	.word	0x08002faf
 80030dc:	08002f95 	.word	0x08002f95
 80030e0:	08003007 	.word	0x08003007
 80030e4:	08002fc9 	.word	0x08002fc9
 80030e8:	0800ab74 	.word	0x0800ab74
 80030ec:	0800ab94 	.word	0x0800ab94

080030f0 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 80030f0:	b480      	push	{r7}
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	bf00      	nop
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr

080030fe <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 80030fe:	b480      	push	{r7}
 8003100:	af00      	add	r7, sp, #0
 8003102:	bf00      	nop
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr

0800310c <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 800310c:	b480      	push	{r7}
 800310e:	af00      	add	r7, sp, #0
 8003110:	bf00      	nop
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr

0800311a <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 800311a:	b480      	push	{r7}
 800311c:	af00      	add	r7, sp, #0
 800311e:	bf00      	nop
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr

08003128 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	781b      	ldrb	r3, [r3, #0]
 8003134:	b2db      	uxtb	r3, r3
 8003136:	4618      	mov	r0, r3
 8003138:	370c      	adds	r7, #12
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr

08003142 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8003142:	b480      	push	{r7}
 8003144:	b083      	sub	sp, #12
 8003146:	af00      	add	r7, sp, #0
 8003148:	6078      	str	r0, [r7, #4]
 800314a:	460b      	mov	r3, r1
 800314c:	70fb      	strb	r3, [r7, #3]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	78fa      	ldrb	r2, [r7, #3]
 8003152:	701a      	strb	r2, [r3, #0]
 8003154:	bf00      	nop
 8003156:	370c      	adds	r7, #12
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr

08003160 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8003160:	b480      	push	{r7}
 8003162:	af00      	add	r7, sp, #0
 8003164:	2300      	movs	r3, #0
 8003166:	4618      	mov	r0, r3
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr

08003170 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	4603      	mov	r3, r0
 8003178:	71fb      	strb	r3, [r7, #7]
 800317a:	bf00      	nop
 800317c:	370c      	adds	r7, #12
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr

08003186 <wizchip_spi_readburst>:
 * @brief Default function to burst read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}; 
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}
 8003186:	b480      	push	{r7}
 8003188:	b083      	sub	sp, #12
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]
 800318e:	460b      	mov	r3, r1
 8003190:	807b      	strh	r3, [r7, #2]
 8003192:	bf00      	nop
 8003194:	370c      	adds	r7, #12
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr

0800319e <wizchip_spi_writeburst>:
 * @brief Default function to burst write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}
 800319e:	b480      	push	{r7}
 80031a0:	b083      	sub	sp, #12
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
 80031a6:	460b      	mov	r3, r1
 80031a8:	807b      	strh	r3, [r7, #2]
 80031aa:	bf00      	nop
 80031ac:	370c      	adds	r7, #12
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr
	...

080031b8 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d002      	beq.n	80031ce <reg_wizchip_cs_cbfunc+0x16>
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d106      	bne.n	80031dc <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 80031ce:	4b0a      	ldr	r3, [pc, #40]	@ (80031f8 <reg_wizchip_cs_cbfunc+0x40>)
 80031d0:	4a0a      	ldr	r2, [pc, #40]	@ (80031fc <reg_wizchip_cs_cbfunc+0x44>)
 80031d2:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 80031d4:	4b08      	ldr	r3, [pc, #32]	@ (80031f8 <reg_wizchip_cs_cbfunc+0x40>)
 80031d6:	4a0a      	ldr	r2, [pc, #40]	@ (8003200 <reg_wizchip_cs_cbfunc+0x48>)
 80031d8:	619a      	str	r2, [r3, #24]
 80031da:	e006      	b.n	80031ea <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 80031dc:	4a06      	ldr	r2, [pc, #24]	@ (80031f8 <reg_wizchip_cs_cbfunc+0x40>)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 80031e2:	4a05      	ldr	r2, [pc, #20]	@ (80031f8 <reg_wizchip_cs_cbfunc+0x40>)
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	6193      	str	r3, [r2, #24]
   }
}
 80031e8:	bf00      	nop
 80031ea:	bf00      	nop
 80031ec:	370c      	adds	r7, #12
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr
 80031f6:	bf00      	nop
 80031f8:	20000030 	.word	0x20000030
 80031fc:	0800310d 	.word	0x0800310d
 8003200:	0800311b 	.word	0x0800311b

08003204 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 800320e:	bf00      	nop
 8003210:	4b0f      	ldr	r3, [pc, #60]	@ (8003250 <reg_wizchip_spi_cbfunc+0x4c>)
 8003212:	881b      	ldrh	r3, [r3, #0]
 8003214:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003218:	2b00      	cmp	r3, #0
 800321a:	d0f9      	beq.n	8003210 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d002      	beq.n	8003228 <reg_wizchip_spi_cbfunc+0x24>
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d106      	bne.n	8003236 <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8003228:	4b09      	ldr	r3, [pc, #36]	@ (8003250 <reg_wizchip_spi_cbfunc+0x4c>)
 800322a:	4a0a      	ldr	r2, [pc, #40]	@ (8003254 <reg_wizchip_spi_cbfunc+0x50>)
 800322c:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 800322e:	4b08      	ldr	r3, [pc, #32]	@ (8003250 <reg_wizchip_spi_cbfunc+0x4c>)
 8003230:	4a09      	ldr	r2, [pc, #36]	@ (8003258 <reg_wizchip_spi_cbfunc+0x54>)
 8003232:	621a      	str	r2, [r3, #32]
 8003234:	e006      	b.n	8003244 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8003236:	4a06      	ldr	r2, [pc, #24]	@ (8003250 <reg_wizchip_spi_cbfunc+0x4c>)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 800323c:	4a04      	ldr	r2, [pc, #16]	@ (8003250 <reg_wizchip_spi_cbfunc+0x4c>)
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	6213      	str	r3, [r2, #32]
   }
}
 8003242:	bf00      	nop
 8003244:	bf00      	nop
 8003246:	370c      	adds	r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr
 8003250:	20000030 	.word	0x20000030
 8003254:	08003161 	.word	0x08003161
 8003258:	08003171 	.word	0x08003171

0800325c <reg_wizchip_spiburst_cbfunc>:

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8003266:	bf00      	nop
 8003268:	4b0f      	ldr	r3, [pc, #60]	@ (80032a8 <reg_wizchip_spiburst_cbfunc+0x4c>)
 800326a:	881b      	ldrh	r3, [r3, #0]
 800326c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003270:	2b00      	cmp	r3, #0
 8003272:	d0f9      	beq.n	8003268 <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d002      	beq.n	8003280 <reg_wizchip_spiburst_cbfunc+0x24>
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d106      	bne.n	800328e <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 8003280:	4b09      	ldr	r3, [pc, #36]	@ (80032a8 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8003282:	4a0a      	ldr	r2, [pc, #40]	@ (80032ac <reg_wizchip_spiburst_cbfunc+0x50>)
 8003284:	625a      	str	r2, [r3, #36]	@ 0x24
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 8003286:	4b08      	ldr	r3, [pc, #32]	@ (80032a8 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8003288:	4a09      	ldr	r2, [pc, #36]	@ (80032b0 <reg_wizchip_spiburst_cbfunc+0x54>)
 800328a:	629a      	str	r2, [r3, #40]	@ 0x28
 800328c:	e006      	b.n	800329c <reg_wizchip_spiburst_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 800328e:	4a06      	ldr	r2, [pc, #24]	@ (80032a8 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6253      	str	r3, [r2, #36]	@ 0x24
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 8003294:	4a04      	ldr	r2, [pc, #16]	@ (80032a8 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	6293      	str	r3, [r2, #40]	@ 0x28
   }
}
 800329a:	bf00      	nop
 800329c:	bf00      	nop
 800329e:	370c      	adds	r7, #12
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr
 80032a8:	20000030 	.word	0x20000030
 80032ac:	08003187 	.word	0x08003187
 80032b0:	0800319f 	.word	0x0800319f

080032b4 <ctlwizchip>:

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 80032b4:	b590      	push	{r4, r7, lr}
 80032b6:	b087      	sub	sp, #28
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	4603      	mov	r3, r0
 80032bc:	6039      	str	r1, [r7, #0]
 80032be:	71fb      	strb	r3, [r7, #7]
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
   uint8_t tmp = 0;
 80032c0:	2300      	movs	r3, #0
 80032c2:	75fb      	strb	r3, [r7, #23]
#endif
   uint8_t* ptmp[2] = {0,0};
 80032c4:	2300      	movs	r3, #0
 80032c6:	60fb      	str	r3, [r7, #12]
 80032c8:	2300      	movs	r3, #0
 80032ca:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 80032cc:	79fb      	ldrb	r3, [r7, #7]
 80032ce:	2b0f      	cmp	r3, #15
 80032d0:	f200 80c5 	bhi.w	800345e <ctlwizchip+0x1aa>
 80032d4:	a201      	add	r2, pc, #4	@ (adr r2, 80032dc <ctlwizchip+0x28>)
 80032d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032da:	bf00      	nop
 80032dc:	0800331d 	.word	0x0800331d
 80032e0:	08003323 	.word	0x08003323
 80032e4:	0800334f 	.word	0x0800334f
 80032e8:	08003343 	.word	0x08003343
 80032ec:	0800335d 	.word	0x0800335d
 80032f0:	08003369 	.word	0x08003369
 80032f4:	08003377 	.word	0x08003377
 80032f8:	0800339d 	.word	0x0800339d
 80032fc:	080033bf 	.word	0x080033bf
 8003300:	08003403 	.word	0x08003403
 8003304:	08003409 	.word	0x08003409
 8003308:	08003411 	.word	0x08003411
 800330c:	08003465 	.word	0x08003465
 8003310:	08003419 	.word	0x08003419
 8003314:	08003427 	.word	0x08003427
 8003318:	08003443 	.word	0x08003443
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 800331c:	f000 f8e8 	bl	80034f0 <wizchip_sw_reset>
         break;
 8003320:	e0a1      	b.n	8003466 <ctlwizchip+0x1b2>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d004      	beq.n	8003332 <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	3308      	adds	r3, #8
 8003330:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	693a      	ldr	r2, [r7, #16]
 8003336:	4611      	mov	r1, r2
 8003338:	4618      	mov	r0, r3
 800333a:	f000 f925 	bl	8003588 <wizchip_init>
 800333e:	4603      	mov	r3, r0
 8003340:	e092      	b.n	8003468 <ctlwizchip+0x1b4>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	881b      	ldrh	r3, [r3, #0]
 8003346:	4618      	mov	r0, r3
 8003348:	f000 f9aa 	bl	80036a0 <wizchip_clrinterrupt>
         break;
 800334c:	e08b      	b.n	8003466 <ctlwizchip+0x1b2>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 800334e:	f000 f9db 	bl	8003708 <wizchip_getinterrupt>
 8003352:	4603      	mov	r3, r0
 8003354:	461a      	mov	r2, r3
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	801a      	strh	r2, [r3, #0]
         break;
 800335a:	e084      	b.n	8003466 <ctlwizchip+0x1b2>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	881b      	ldrh	r3, [r3, #0]
 8003360:	4618      	mov	r0, r3
 8003362:	f000 f9f6 	bl	8003752 <wizchip_setinterruptmask>
         break;         
 8003366:	e07e      	b.n	8003466 <ctlwizchip+0x1b2>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 8003368:	f000 fa0e 	bl	8003788 <wizchip_getinterruptmask>
 800336c:	4603      	mov	r3, r0
 800336e:	461a      	mov	r2, r3
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	801a      	strh	r2, [r3, #0]
         break;
 8003374:	e077      	b.n	8003466 <ctlwizchip+0x1b2>
   //M20150601 : This can be supported by W5200, W5500
   //#if _WIZCHIP_ > W5100
   #if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	881b      	ldrh	r3, [r3, #0]
 800337a:	0a1b      	lsrs	r3, r3, #8
 800337c:	b29b      	uxth	r3, r3
 800337e:	b2db      	uxtb	r3, r3
 8003380:	4619      	mov	r1, r3
 8003382:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 8003386:	f7fe fef1 	bl	800216c <WIZCHIP_WRITE>
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	881b      	ldrh	r3, [r3, #0]
 800338e:	b2db      	uxtb	r3, r3
 8003390:	4619      	mov	r1, r3
 8003392:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 8003396:	f7fe fee9 	bl	800216c <WIZCHIP_WRITE>
         break;
 800339a:	e064      	b.n	8003466 <ctlwizchip+0x1b2>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 800339c:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 80033a0:	f7fe fe98 	bl	80020d4 <WIZCHIP_READ>
 80033a4:	4603      	mov	r3, r0
 80033a6:	021b      	lsls	r3, r3, #8
 80033a8:	b29c      	uxth	r4, r3
 80033aa:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 80033ae:	f7fe fe91 	bl	80020d4 <WIZCHIP_READ>
 80033b2:	4603      	mov	r3, r0
 80033b4:	4423      	add	r3, r4
 80033b6:	b29a      	uxth	r2, r3
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	801a      	strh	r2, [r3, #0]
         break;
 80033bc:	e053      	b.n	8003466 <ctlwizchip+0x1b2>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 80033be:	4b2c      	ldr	r3, [pc, #176]	@ (8003470 <ctlwizchip+0x1bc>)
 80033c0:	789a      	ldrb	r2, [r3, #2]
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	3301      	adds	r3, #1
 80033ca:	4a29      	ldr	r2, [pc, #164]	@ (8003470 <ctlwizchip+0x1bc>)
 80033cc:	78d2      	ldrb	r2, [r2, #3]
 80033ce:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	3302      	adds	r3, #2
 80033d4:	4a26      	ldr	r2, [pc, #152]	@ (8003470 <ctlwizchip+0x1bc>)
 80033d6:	7912      	ldrb	r2, [r2, #4]
 80033d8:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	3303      	adds	r3, #3
 80033de:	4a24      	ldr	r2, [pc, #144]	@ (8003470 <ctlwizchip+0x1bc>)
 80033e0:	7952      	ldrb	r2, [r2, #5]
 80033e2:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	3304      	adds	r3, #4
 80033e8:	4a21      	ldr	r2, [pc, #132]	@ (8003470 <ctlwizchip+0x1bc>)
 80033ea:	7992      	ldrb	r2, [r2, #6]
 80033ec:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	3305      	adds	r3, #5
 80033f2:	4a1f      	ldr	r2, [pc, #124]	@ (8003470 <ctlwizchip+0x1bc>)
 80033f4:	79d2      	ldrb	r2, [r2, #7]
 80033f6:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[6] = 0;
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	3306      	adds	r3, #6
 80033fc:	2200      	movs	r2, #0
 80033fe:	701a      	strb	r2, [r3, #0]
         break;
 8003400:	e031      	b.n	8003466 <ctlwizchip+0x1b2>
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500
      case CW_RESET_PHY:
         wizphy_reset();
 8003402:	f000 fa13 	bl	800382c <wizphy_reset>
         break;
 8003406:	e02e      	b.n	8003466 <ctlwizchip+0x1b2>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 8003408:	6838      	ldr	r0, [r7, #0]
 800340a:	f000 fa36 	bl	800387a <wizphy_setphyconf>
         break;
 800340e:	e02a      	b.n	8003466 <ctlwizchip+0x1b2>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 8003410:	6838      	ldr	r0, [r7, #0]
 8003412:	f000 fa75 	bl	8003900 <wizphy_getphyconf>
         break;
 8003416:	e026      	b.n	8003466 <ctlwizchip+0x1b2>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	781b      	ldrb	r3, [r3, #0]
 800341c:	4618      	mov	r0, r3
 800341e:	f000 fad9 	bl	80039d4 <wizphy_setphypmode>
 8003422:	4603      	mov	r3, r0
 8003424:	e020      	b.n	8003468 <ctlwizchip+0x1b4>
   #endif
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 8003426:	f000 f9e8 	bl	80037fa <wizphy_getphypmode>
 800342a:	4603      	mov	r3, r0
 800342c:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 800342e:	7dfb      	ldrb	r3, [r7, #23]
 8003430:	2bff      	cmp	r3, #255	@ 0xff
 8003432:	d102      	bne.n	800343a <ctlwizchip+0x186>
 8003434:	f04f 33ff 	mov.w	r3, #4294967295
 8003438:	e016      	b.n	8003468 <ctlwizchip+0x1b4>
         *(uint8_t*)arg = tmp;
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	7dfa      	ldrb	r2, [r7, #23]
 800343e:	701a      	strb	r2, [r3, #0]
         break;
 8003440:	e011      	b.n	8003466 <ctlwizchip+0x1b2>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 8003442:	f000 f9c4 	bl	80037ce <wizphy_getphylink>
 8003446:	4603      	mov	r3, r0
 8003448:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 800344a:	7dfb      	ldrb	r3, [r7, #23]
 800344c:	2bff      	cmp	r3, #255	@ 0xff
 800344e:	d102      	bne.n	8003456 <ctlwizchip+0x1a2>
 8003450:	f04f 33ff 	mov.w	r3, #4294967295
 8003454:	e008      	b.n	8003468 <ctlwizchip+0x1b4>
         *(uint8_t*)arg = tmp;
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	7dfa      	ldrb	r2, [r7, #23]
 800345a:	701a      	strb	r2, [r3, #0]
         break;
 800345c:	e003      	b.n	8003466 <ctlwizchip+0x1b2>
   #endif      
      default:
         return -1;
 800345e:	f04f 33ff 	mov.w	r3, #4294967295
 8003462:	e001      	b.n	8003468 <ctlwizchip+0x1b4>
         break;
 8003464:	bf00      	nop
   }
   return 0;
 8003466:	2300      	movs	r3, #0
}
 8003468:	4618      	mov	r0, r3
 800346a:	371c      	adds	r7, #28
 800346c:	46bd      	mov	sp, r7
 800346e:	bd90      	pop	{r4, r7, pc}
 8003470:	20000030 	.word	0x20000030

08003474 <ctlnetwork>:


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
 800347a:	4603      	mov	r3, r0
 800347c:	6039      	str	r1, [r7, #0]
 800347e:	71fb      	strb	r3, [r7, #7]
   
   switch(cntype)
 8003480:	79fb      	ldrb	r3, [r7, #7]
 8003482:	2b05      	cmp	r3, #5
 8003484:	d82c      	bhi.n	80034e0 <ctlnetwork+0x6c>
 8003486:	a201      	add	r2, pc, #4	@ (adr r2, 800348c <ctlnetwork+0x18>)
 8003488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800348c:	080034a5 	.word	0x080034a5
 8003490:	080034ad 	.word	0x080034ad
 8003494:	080034b5 	.word	0x080034b5
 8003498:	080034c3 	.word	0x080034c3
 800349c:	080034d1 	.word	0x080034d1
 80034a0:	080034d9 	.word	0x080034d9
   {
      case CN_SET_NETINFO:
         wizchip_setnetinfo((wiz_NetInfo*)arg);
 80034a4:	6838      	ldr	r0, [r7, #0]
 80034a6:	f000 fadf 	bl	8003a68 <wizchip_setnetinfo>
         break;
 80034aa:	e01c      	b.n	80034e6 <ctlnetwork+0x72>
      case CN_GET_NETINFO:
         wizchip_getnetinfo((wiz_NetInfo*)arg);
 80034ac:	6838      	ldr	r0, [r7, #0]
 80034ae:	f000 fb1b 	bl	8003ae8 <wizchip_getnetinfo>
         break;
 80034b2:	e018      	b.n	80034e6 <ctlnetwork+0x72>
      case CN_SET_NETMODE:
         return wizchip_setnetmode(*(netmode_type*)arg);
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	781b      	ldrb	r3, [r3, #0]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f000 fb55 	bl	8003b68 <wizchip_setnetmode>
 80034be:	4603      	mov	r3, r0
 80034c0:	e012      	b.n	80034e8 <ctlnetwork+0x74>
      case CN_GET_NETMODE:
         *(netmode_type*)arg = wizchip_getnetmode();
 80034c2:	f000 fb73 	bl	8003bac <wizchip_getnetmode>
 80034c6:	4603      	mov	r3, r0
 80034c8:	461a      	mov	r2, r3
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	701a      	strb	r2, [r3, #0]
         break;
 80034ce:	e00a      	b.n	80034e6 <ctlnetwork+0x72>
      case CN_SET_TIMEOUT:
         wizchip_settimeout((wiz_NetTimeout*)arg);
 80034d0:	6838      	ldr	r0, [r7, #0]
 80034d2:	f000 fb73 	bl	8003bbc <wizchip_settimeout>
         break;
 80034d6:	e006      	b.n	80034e6 <ctlnetwork+0x72>
      case CN_GET_TIMEOUT:
         wizchip_gettimeout((wiz_NetTimeout*)arg);
 80034d8:	6838      	ldr	r0, [r7, #0]
 80034da:	f000 fb90 	bl	8003bfe <wizchip_gettimeout>
         break;
 80034de:	e002      	b.n	80034e6 <ctlnetwork+0x72>
      default:
         return -1;
 80034e0:	f04f 33ff 	mov.w	r3, #4294967295
 80034e4:	e000      	b.n	80034e8 <ctlnetwork+0x74>
   }
   return 0;
 80034e6:	2300      	movs	r3, #0
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	3708      	adds	r7, #8
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}

080034f0 <wizchip_sw_reset>:

void wizchip_sw_reset(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b086      	sub	sp, #24
 80034f4:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 80034f6:	1d3b      	adds	r3, r7, #4
 80034f8:	2206      	movs	r2, #6
 80034fa:	4619      	mov	r1, r3
 80034fc:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8003500:	f7fe fe82 	bl	8002208 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8003504:	f107 0314 	add.w	r3, r7, #20
 8003508:	2204      	movs	r2, #4
 800350a:	4619      	mov	r1, r3
 800350c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8003510:	f7fe fe7a 	bl	8002208 <WIZCHIP_READ_BUF>
 8003514:	f107 0310 	add.w	r3, r7, #16
 8003518:	2204      	movs	r2, #4
 800351a:	4619      	mov	r1, r3
 800351c:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8003520:	f7fe fe72 	bl	8002208 <WIZCHIP_READ_BUF>
 8003524:	f107 030c 	add.w	r3, r7, #12
 8003528:	2204      	movs	r2, #4
 800352a:	4619      	mov	r1, r3
 800352c:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8003530:	f7fe fe6a 	bl	8002208 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8003534:	2180      	movs	r1, #128	@ 0x80
 8003536:	2000      	movs	r0, #0
 8003538:	f7fe fe18 	bl	800216c <WIZCHIP_WRITE>
   getMR(); // for delay
 800353c:	2000      	movs	r0, #0
 800353e:	f7fe fdc9 	bl	80020d4 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 8003542:	1d3b      	adds	r3, r7, #4
 8003544:	2206      	movs	r2, #6
 8003546:	4619      	mov	r1, r3
 8003548:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 800354c:	f7fe febc 	bl	80022c8 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8003550:	f107 0314 	add.w	r3, r7, #20
 8003554:	2204      	movs	r2, #4
 8003556:	4619      	mov	r1, r3
 8003558:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800355c:	f7fe feb4 	bl	80022c8 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8003560:	f107 0310 	add.w	r3, r7, #16
 8003564:	2204      	movs	r2, #4
 8003566:	4619      	mov	r1, r3
 8003568:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 800356c:	f7fe feac 	bl	80022c8 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8003570:	f107 030c 	add.w	r3, r7, #12
 8003574:	2204      	movs	r2, #4
 8003576:	4619      	mov	r1, r3
 8003578:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 800357c:	f7fe fea4 	bl	80022c8 <WIZCHIP_WRITE_BUF>
}
 8003580:	bf00      	nop
 8003582:	3718      	adds	r7, #24
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}

08003588 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 8003592:	2300      	movs	r3, #0
 8003594:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 8003596:	f7ff ffab 	bl	80034f0 <wizchip_sw_reset>
   if(txsize)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d03b      	beq.n	8003618 <wizchip_init+0x90>
   {
      tmp = 0;
 80035a0:	2300      	movs	r3, #0
 80035a2:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80035a4:	2300      	movs	r3, #0
 80035a6:	73fb      	strb	r3, [r7, #15]
 80035a8:	e015      	b.n	80035d6 <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 80035aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	4413      	add	r3, r2
 80035b2:	781a      	ldrb	r2, [r3, #0]
 80035b4:	7bbb      	ldrb	r3, [r7, #14]
 80035b6:	4413      	add	r3, r2
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	73bb      	strb	r3, [r7, #14]

#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#else
			if(tmp > 16) return -1;
 80035bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80035c0:	2b10      	cmp	r3, #16
 80035c2:	dd02      	ble.n	80035ca <wizchip_init+0x42>
 80035c4:	f04f 33ff 	mov.w	r3, #4294967295
 80035c8:	e066      	b.n	8003698 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80035ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	3301      	adds	r3, #1
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	73fb      	strb	r3, [r7, #15]
 80035d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035da:	2b07      	cmp	r3, #7
 80035dc:	dde5      	ble.n	80035aa <wizchip_init+0x22>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80035de:	2300      	movs	r3, #0
 80035e0:	73fb      	strb	r3, [r7, #15]
 80035e2:	e015      	b.n	8003610 <wizchip_init+0x88>
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 80035e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	3301      	adds	r3, #1
 80035ec:	00db      	lsls	r3, r3, #3
 80035ee:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 80035f2:	4618      	mov	r0, r3
 80035f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035f8:	687a      	ldr	r2, [r7, #4]
 80035fa:	4413      	add	r3, r2
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	4619      	mov	r1, r3
 8003600:	f7fe fdb4 	bl	800216c <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8003604:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003608:	b2db      	uxtb	r3, r3
 800360a:	3301      	adds	r3, #1
 800360c:	b2db      	uxtb	r3, r3
 800360e:	73fb      	strb	r3, [r7, #15]
 8003610:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003614:	2b07      	cmp	r3, #7
 8003616:	dde5      	ble.n	80035e4 <wizchip_init+0x5c>
#endif
		}	
   }

   if(rxsize)
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d03b      	beq.n	8003696 <wizchip_init+0x10e>
   {
      tmp = 0;
 800361e:	2300      	movs	r3, #0
 8003620:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8003622:	2300      	movs	r3, #0
 8003624:	73fb      	strb	r3, [r7, #15]
 8003626:	e015      	b.n	8003654 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 8003628:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800362c:	683a      	ldr	r2, [r7, #0]
 800362e:	4413      	add	r3, r2
 8003630:	781a      	ldrb	r2, [r3, #0]
 8003632:	7bbb      	ldrb	r3, [r7, #14]
 8003634:	4413      	add	r3, r2
 8003636:	b2db      	uxtb	r3, r3
 8003638:	73bb      	strb	r3, [r7, #14]
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#else
			if(tmp > 16) return -1;
 800363a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800363e:	2b10      	cmp	r3, #16
 8003640:	dd02      	ble.n	8003648 <wizchip_init+0xc0>
 8003642:	f04f 33ff 	mov.w	r3, #4294967295
 8003646:	e027      	b.n	8003698 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8003648:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800364c:	b2db      	uxtb	r3, r3
 800364e:	3301      	adds	r3, #1
 8003650:	b2db      	uxtb	r3, r3
 8003652:	73fb      	strb	r3, [r7, #15]
 8003654:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003658:	2b07      	cmp	r3, #7
 800365a:	dde5      	ble.n	8003628 <wizchip_init+0xa0>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800365c:	2300      	movs	r3, #0
 800365e:	73fb      	strb	r3, [r7, #15]
 8003660:	e015      	b.n	800368e <wizchip_init+0x106>
#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 8003662:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	3301      	adds	r3, #1
 800366a:	00db      	lsls	r3, r3, #3
 800366c:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8003670:	4618      	mov	r0, r3
 8003672:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003676:	683a      	ldr	r2, [r7, #0]
 8003678:	4413      	add	r3, r2
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	4619      	mov	r1, r3
 800367e:	f7fe fd75 	bl	800216c <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8003682:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003686:	b2db      	uxtb	r3, r3
 8003688:	3301      	adds	r3, #1
 800368a:	b2db      	uxtb	r3, r3
 800368c:	73fb      	strb	r3, [r7, #15]
 800368e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003692:	2b07      	cmp	r3, #7
 8003694:	dde5      	ble.n	8003662 <wizchip_init+0xda>
#endif
		}
   }
   return 0;
 8003696:	2300      	movs	r3, #0
}
 8003698:	4618      	mov	r0, r3
 800369a:	3710      	adds	r7, #16
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}

080036a0 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	4603      	mov	r3, r0
 80036a8:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 80036aa:	88fb      	ldrh	r3, [r7, #6]
 80036ac:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 80036ae:	88fb      	ldrh	r3, [r7, #6]
 80036b0:	0a1b      	lsrs	r3, r3, #8
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	73bb      	strb	r3, [r7, #14]
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
 80036b6:	7bfb      	ldrb	r3, [r7, #15]
 80036b8:	f023 030f 	bic.w	r3, r3, #15
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	4619      	mov	r1, r3
 80036c0:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 80036c4:	f7fe fd52 	bl	800216c <WIZCHIP_WRITE>
//M20200227 : For clear
   //setSIR(sir);
   for(ir=0; ir<8; ir++){
 80036c8:	2300      	movs	r3, #0
 80036ca:	73fb      	strb	r3, [r7, #15]
 80036cc:	e014      	b.n	80036f8 <wizchip_clrinterrupt+0x58>
       if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 80036ce:	7bba      	ldrb	r2, [r7, #14]
 80036d0:	7bfb      	ldrb	r3, [r7, #15]
 80036d2:	fa42 f303 	asr.w	r3, r2, r3
 80036d6:	f003 0301 	and.w	r3, r3, #1
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d009      	beq.n	80036f2 <wizchip_clrinterrupt+0x52>
 80036de:	7bfb      	ldrb	r3, [r7, #15]
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	3301      	adds	r3, #1
 80036e4:	00db      	lsls	r3, r3, #3
 80036e6:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80036ea:	211f      	movs	r1, #31
 80036ec:	4618      	mov	r0, r3
 80036ee:	f7fe fd3d 	bl	800216c <WIZCHIP_WRITE>
   for(ir=0; ir<8; ir++){
 80036f2:	7bfb      	ldrb	r3, [r7, #15]
 80036f4:	3301      	adds	r3, #1
 80036f6:	73fb      	strb	r3, [r7, #15]
 80036f8:	7bfb      	ldrb	r3, [r7, #15]
 80036fa:	2b07      	cmp	r3, #7
 80036fc:	d9e7      	bls.n	80036ce <wizchip_clrinterrupt+0x2e>
   }

#endif   
}
 80036fe:	bf00      	nop
 8003700:	bf00      	nop
 8003702:	3710      	adds	r7, #16
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}

08003708 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b082      	sub	sp, #8
 800370c:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 800370e:	2300      	movs	r3, #0
 8003710:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 8003712:	2300      	movs	r3, #0
 8003714:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8003716:	2300      	movs	r3, #0
 8003718:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_  == W5300
   ret = getIR();
   ir = (uint8_t)(ret >> 8);
   sir = (uint8_t)ret;
#else
   ir  = getIR();
 800371a:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 800371e:	f7fe fcd9 	bl	80020d4 <WIZCHIP_READ>
 8003722:	4603      	mov	r3, r0
 8003724:	f023 030f 	bic.w	r3, r3, #15
 8003728:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 800372a:	f44f 50b8 	mov.w	r0, #5888	@ 0x1700
 800372e:	f7fe fcd1 	bl	80020d4 <WIZCHIP_READ>
 8003732:	4603      	mov	r3, r0
 8003734:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 8003736:	79bb      	ldrb	r3, [r7, #6]
 8003738:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 800373a:	88bb      	ldrh	r3, [r7, #4]
 800373c:	021b      	lsls	r3, r3, #8
 800373e:	b29a      	uxth	r2, r3
 8003740:	79fb      	ldrb	r3, [r7, #7]
 8003742:	b29b      	uxth	r3, r3
 8003744:	4413      	add	r3, r2
 8003746:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8003748:	88bb      	ldrh	r3, [r7, #4]
}
 800374a:	4618      	mov	r0, r3
 800374c:	3708      	adds	r7, #8
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}

08003752 <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 8003752:	b580      	push	{r7, lr}
 8003754:	b084      	sub	sp, #16
 8003756:	af00      	add	r7, sp, #0
 8003758:	4603      	mov	r3, r0
 800375a:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 800375c:	88fb      	ldrh	r3, [r7, #6]
 800375e:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8003760:	88fb      	ldrh	r3, [r7, #6]
 8003762:	0a1b      	lsrs	r3, r3, #8
 8003764:	b29b      	uxth	r3, r3
 8003766:	73bb      	strb	r3, [r7, #14]
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
 8003768:	7bfb      	ldrb	r3, [r7, #15]
 800376a:	4619      	mov	r1, r3
 800376c:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 8003770:	f7fe fcfc 	bl	800216c <WIZCHIP_WRITE>
   setSIMR(simr);
 8003774:	7bbb      	ldrb	r3, [r7, #14]
 8003776:	4619      	mov	r1, r3
 8003778:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 800377c:	f7fe fcf6 	bl	800216c <WIZCHIP_WRITE>
#endif   
}
 8003780:	bf00      	nop
 8003782:	3710      	adds	r7, #16
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}

08003788 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 800378e:	2300      	movs	r3, #0
 8003790:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 8003792:	2300      	movs	r3, #0
 8003794:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8003796:	2300      	movs	r3, #0
 8003798:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_ == W5300
   ret = getIMR();
   imr = (uint8_t)(ret >> 8);
   simr = (uint8_t)ret;
#else
   imr  = getIMR();
 800379a:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 800379e:	f7fe fc99 	bl	80020d4 <WIZCHIP_READ>
 80037a2:	4603      	mov	r3, r0
 80037a4:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 80037a6:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 80037aa:	f7fe fc93 	bl	80020d4 <WIZCHIP_READ>
 80037ae:	4603      	mov	r3, r0
 80037b0:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 80037b2:	79bb      	ldrb	r3, [r7, #6]
 80037b4:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 80037b6:	88bb      	ldrh	r3, [r7, #4]
 80037b8:	021b      	lsls	r3, r3, #8
 80037ba:	b29a      	uxth	r2, r3
 80037bc:	79fb      	ldrb	r3, [r7, #7]
 80037be:	b29b      	uxth	r3, r3
 80037c0:	4413      	add	r3, r2
 80037c2:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 80037c4:	88bb      	ldrh	r3, [r7, #4]
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3708      	adds	r7, #8
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}

080037ce <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 80037ce:	b580      	push	{r7, lr}
 80037d0:	b082      	sub	sp, #8
 80037d2:	af00      	add	r7, sp, #0
   int8_t tmp = PHY_LINK_OFF;
 80037d4:	2300      	movs	r3, #0
 80037d6:	71fb      	strb	r3, [r7, #7]
	   tmp = PHY_LINK_ON;
#elif   _WIZCHIP_ == W5200
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
#elif _WIZCHIP_ == W5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 80037d8:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80037dc:	f7fe fc7a 	bl	80020d4 <WIZCHIP_READ>
 80037e0:	4603      	mov	r3, r0
 80037e2:	f003 0301 	and.w	r3, r3, #1
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d001      	beq.n	80037ee <wizphy_getphylink+0x20>
      tmp = PHY_LINK_ON;
 80037ea:	2301      	movs	r3, #1
 80037ec:	71fb      	strb	r3, [r7, #7]

#else
   tmp = -1;
#endif
   return tmp;
 80037ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3708      	adds	r7, #8
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}

080037fa <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void)
{
 80037fa:	b580      	push	{r7, lr}
 80037fc:	b082      	sub	sp, #8
 80037fe:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 8003800:	2300      	movs	r3, #0
 8003802:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else          
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
 8003804:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8003808:	f7fe fc64 	bl	80020d4 <WIZCHIP_READ>
 800380c:	4603      	mov	r3, r0
 800380e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003812:	2b30      	cmp	r3, #48	@ 0x30
 8003814:	d102      	bne.n	800381c <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 8003816:	2301      	movs	r3, #1
 8003818:	71fb      	strb	r3, [r7, #7]
 800381a:	e001      	b.n	8003820 <wizphy_getphypmode+0x26>
      else 
         tmp = PHY_POWER_NORM;
 800381c:	2300      	movs	r3, #0
 800381e:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 8003820:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8003824:	4618      	mov	r0, r3
 8003826:	3708      	adds	r7, #8
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}

0800382c <wizphy_reset>:
}

#endif
#if _WIZCHIP_ == W5500
void wizphy_reset(void)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b082      	sub	sp, #8
 8003830:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 8003832:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8003836:	f7fe fc4d 	bl	80020d4 <WIZCHIP_READ>
 800383a:	4603      	mov	r3, r0
 800383c:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 800383e:	79fb      	ldrb	r3, [r7, #7]
 8003840:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003844:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8003846:	79fb      	ldrb	r3, [r7, #7]
 8003848:	4619      	mov	r1, r3
 800384a:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800384e:	f7fe fc8d 	bl	800216c <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 8003852:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8003856:	f7fe fc3d 	bl	80020d4 <WIZCHIP_READ>
 800385a:	4603      	mov	r3, r0
 800385c:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 800385e:	79fb      	ldrb	r3, [r7, #7]
 8003860:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003864:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8003866:	79fb      	ldrb	r3, [r7, #7]
 8003868:	4619      	mov	r1, r3
 800386a:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800386e:	f7fe fc7d 	bl	800216c <WIZCHIP_WRITE>
}
 8003872:	bf00      	nop
 8003874:	3708      	adds	r7, #8
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}

0800387a <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 800387a:	b580      	push	{r7, lr}
 800387c:	b084      	sub	sp, #16
 800387e:	af00      	add	r7, sp, #0
 8003880:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8003882:	2300      	movs	r3, #0
 8003884:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	781b      	ldrb	r3, [r3, #0]
 800388a:	2b01      	cmp	r3, #1
 800388c:	d104      	bne.n	8003898 <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 800388e:	7bfb      	ldrb	r3, [r7, #15]
 8003890:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003894:	73fb      	strb	r3, [r7, #15]
 8003896:	e003      	b.n	80038a0 <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 8003898:	7bfb      	ldrb	r3, [r7, #15]
 800389a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800389e:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	785b      	ldrb	r3, [r3, #1]
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d104      	bne.n	80038b2 <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 80038a8:	7bfb      	ldrb	r3, [r7, #15]
 80038aa:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 80038ae:	73fb      	strb	r3, [r7, #15]
 80038b0:	e019      	b.n	80038e6 <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	78db      	ldrb	r3, [r3, #3]
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d10d      	bne.n	80038d6 <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	789b      	ldrb	r3, [r3, #2]
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d104      	bne.n	80038cc <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 80038c2:	7bfb      	ldrb	r3, [r7, #15]
 80038c4:	f043 0318 	orr.w	r3, r3, #24
 80038c8:	73fb      	strb	r3, [r7, #15]
 80038ca:	e00c      	b.n	80038e6 <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 80038cc:	7bfb      	ldrb	r3, [r7, #15]
 80038ce:	f043 0308 	orr.w	r3, r3, #8
 80038d2:	73fb      	strb	r3, [r7, #15]
 80038d4:	e007      	b.n	80038e6 <wizphy_setphyconf+0x6c>
      }   
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	789b      	ldrb	r3, [r3, #2]
 80038da:	2b01      	cmp	r3, #1
 80038dc:	d103      	bne.n	80038e6 <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 80038de:	7bfb      	ldrb	r3, [r7, #15]
 80038e0:	f043 0310 	orr.w	r3, r3, #16
 80038e4:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 80038e6:	7bfb      	ldrb	r3, [r7, #15]
 80038e8:	4619      	mov	r1, r3
 80038ea:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80038ee:	f7fe fc3d 	bl	800216c <WIZCHIP_WRITE>
   wizphy_reset();
 80038f2:	f7ff ff9b 	bl	800382c <wizphy_reset>
}
 80038f6:	bf00      	nop
 80038f8:	3710      	adds	r7, #16
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
	...

08003900 <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8003908:	2300      	movs	r3, #0
 800390a:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 800390c:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8003910:	f7fe fbe0 	bl	80020d4 <WIZCHIP_READ>
 8003914:	4603      	mov	r3, r0
 8003916:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 8003918:	7bfb      	ldrb	r3, [r7, #15]
 800391a:	119b      	asrs	r3, r3, #6
 800391c:	b2db      	uxtb	r3, r3
 800391e:	f003 0301 	and.w	r3, r3, #1
 8003922:	b2da      	uxtb	r2, r3
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8003928:	7bfb      	ldrb	r3, [r7, #15]
 800392a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800392e:	2b20      	cmp	r3, #32
 8003930:	d001      	beq.n	8003936 <wizphy_getphyconf+0x36>
 8003932:	2b38      	cmp	r3, #56	@ 0x38
 8003934:	d103      	bne.n	800393e <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA: 
         phyconf->mode = PHY_MODE_AUTONEGO;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2201      	movs	r2, #1
 800393a:	705a      	strb	r2, [r3, #1]
         break;
 800393c:	e003      	b.n	8003946 <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	705a      	strb	r2, [r3, #1]
         break;
 8003944:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8003946:	7bfb      	ldrb	r3, [r7, #15]
 8003948:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800394c:	3b10      	subs	r3, #16
 800394e:	2b10      	cmp	r3, #16
 8003950:	bf8c      	ite	hi
 8003952:	2201      	movhi	r2, #1
 8003954:	2200      	movls	r2, #0
 8003956:	b2d2      	uxtb	r2, r2
 8003958:	2a00      	cmp	r2, #0
 800395a:	d10f      	bne.n	800397c <wizphy_getphyconf+0x7c>
 800395c:	4a1b      	ldr	r2, [pc, #108]	@ (80039cc <wizphy_getphyconf+0xcc>)
 800395e:	fa22 f303 	lsr.w	r3, r2, r3
 8003962:	f003 0301 	and.w	r3, r3, #1
 8003966:	2b00      	cmp	r3, #0
 8003968:	bf14      	ite	ne
 800396a:	2301      	movne	r3, #1
 800396c:	2300      	moveq	r3, #0
 800396e:	b2db      	uxtb	r3, r3
 8003970:	2b00      	cmp	r3, #0
 8003972:	d003      	beq.n	800397c <wizphy_getphyconf+0x7c>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	709a      	strb	r2, [r3, #2]
         break;
 800397a:	e003      	b.n	8003984 <wizphy_getphyconf+0x84>
      default:
         phyconf->speed = PHY_SPEED_10;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	709a      	strb	r2, [r3, #2]
         break;
 8003982:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8003984:	7bfb      	ldrb	r3, [r7, #15]
 8003986:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800398a:	3b08      	subs	r3, #8
 800398c:	2b18      	cmp	r3, #24
 800398e:	bf8c      	ite	hi
 8003990:	2201      	movhi	r2, #1
 8003992:	2200      	movls	r2, #0
 8003994:	b2d2      	uxtb	r2, r2
 8003996:	2a00      	cmp	r2, #0
 8003998:	d10f      	bne.n	80039ba <wizphy_getphyconf+0xba>
 800399a:	4a0d      	ldr	r2, [pc, #52]	@ (80039d0 <wizphy_getphyconf+0xd0>)
 800399c:	fa22 f303 	lsr.w	r3, r2, r3
 80039a0:	f003 0301 	and.w	r3, r3, #1
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	bf14      	ite	ne
 80039a8:	2301      	movne	r3, #1
 80039aa:	2300      	moveq	r3, #0
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d003      	beq.n	80039ba <wizphy_getphyconf+0xba>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2201      	movs	r2, #1
 80039b6:	70da      	strb	r2, [r3, #3]
         break;
 80039b8:	e003      	b.n	80039c2 <wizphy_getphyconf+0xc2>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2200      	movs	r2, #0
 80039be:	70da      	strb	r2, [r3, #3]
         break;
 80039c0:	bf00      	nop
   }
}
 80039c2:	bf00      	nop
 80039c4:	3710      	adds	r7, #16
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	00010101 	.word	0x00010101
 80039d0:	01010001 	.word	0x01010001

080039d4 <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b084      	sub	sp, #16
 80039d8:	af00      	add	r7, sp, #0
 80039da:	4603      	mov	r3, r0
 80039dc:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 80039de:	2300      	movs	r3, #0
 80039e0:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 80039e2:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80039e6:	f7fe fb75 	bl	80020d4 <WIZCHIP_READ>
 80039ea:	4603      	mov	r3, r0
 80039ec:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 80039ee:	7bfb      	ldrb	r3, [r7, #15]
 80039f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d102      	bne.n	80039fe <wizphy_setphypmode+0x2a>
 80039f8:	f04f 33ff 	mov.w	r3, #4294967295
 80039fc:	e030      	b.n	8003a60 <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;         
 80039fe:	7bfb      	ldrb	r3, [r7, #15]
 8003a00:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8003a04:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8003a06:	79fb      	ldrb	r3, [r7, #7]
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d104      	bne.n	8003a16 <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 8003a0c:	7bfb      	ldrb	r3, [r7, #15]
 8003a0e:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8003a12:	73fb      	strb	r3, [r7, #15]
 8003a14:	e003      	b.n	8003a1e <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 8003a16:	7bfb      	ldrb	r3, [r7, #15]
 8003a18:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8003a1c:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 8003a1e:	7bfb      	ldrb	r3, [r7, #15]
 8003a20:	4619      	mov	r1, r3
 8003a22:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8003a26:	f7fe fba1 	bl	800216c <WIZCHIP_WRITE>
   wizphy_reset();
 8003a2a:	f7ff feff 	bl	800382c <wizphy_reset>
   tmp = getPHYCFGR();
 8003a2e:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8003a32:	f7fe fb4f 	bl	80020d4 <WIZCHIP_READ>
 8003a36:	4603      	mov	r3, r0
 8003a38:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8003a3a:	79fb      	ldrb	r3, [r7, #7]
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d106      	bne.n	8003a4e <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 8003a40:	7bfb      	ldrb	r3, [r7, #15]
 8003a42:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d008      	beq.n	8003a5c <wizphy_setphypmode+0x88>
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	e008      	b.n	8003a60 <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 8003a4e:	7bfb      	ldrb	r3, [r7, #15]
 8003a50:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d001      	beq.n	8003a5c <wizphy_setphypmode+0x88>
 8003a58:	2300      	movs	r3, #0
 8003a5a:	e001      	b.n	8003a60 <wizphy_setphypmode+0x8c>
   }
   return -1;
 8003a5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3710      	adds	r7, #16
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b082      	sub	sp, #8
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2206      	movs	r2, #6
 8003a74:	4619      	mov	r1, r3
 8003a76:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8003a7a:	f7fe fc25 	bl	80022c8 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	330e      	adds	r3, #14
 8003a82:	2204      	movs	r2, #4
 8003a84:	4619      	mov	r1, r3
 8003a86:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8003a8a:	f7fe fc1d 	bl	80022c8 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	330a      	adds	r3, #10
 8003a92:	2204      	movs	r2, #4
 8003a94:	4619      	mov	r1, r3
 8003a96:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8003a9a:	f7fe fc15 	bl	80022c8 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	3306      	adds	r3, #6
 8003aa2:	2204      	movs	r2, #4
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8003aaa:	f7fe fc0d 	bl	80022c8 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	7c9a      	ldrb	r2, [r3, #18]
 8003ab2:	4b0b      	ldr	r3, [pc, #44]	@ (8003ae0 <wizchip_setnetinfo+0x78>)
 8003ab4:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	7cda      	ldrb	r2, [r3, #19]
 8003aba:	4b09      	ldr	r3, [pc, #36]	@ (8003ae0 <wizchip_setnetinfo+0x78>)
 8003abc:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	7d1a      	ldrb	r2, [r3, #20]
 8003ac2:	4b07      	ldr	r3, [pc, #28]	@ (8003ae0 <wizchip_setnetinfo+0x78>)
 8003ac4:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	7d5a      	ldrb	r2, [r3, #21]
 8003aca:	4b05      	ldr	r3, [pc, #20]	@ (8003ae0 <wizchip_setnetinfo+0x78>)
 8003acc:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	7d9a      	ldrb	r2, [r3, #22]
 8003ad2:	4b04      	ldr	r3, [pc, #16]	@ (8003ae4 <wizchip_setnetinfo+0x7c>)
 8003ad4:	701a      	strb	r2, [r3, #0]
}
 8003ad6:	bf00      	nop
 8003ad8:	3708      	adds	r7, #8
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	200004a0 	.word	0x200004a0
 8003ae4:	200004a4 	.word	0x200004a4

08003ae8 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b082      	sub	sp, #8
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2206      	movs	r2, #6
 8003af4:	4619      	mov	r1, r3
 8003af6:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8003afa:	f7fe fb85 	bl	8002208 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	330e      	adds	r3, #14
 8003b02:	2204      	movs	r2, #4
 8003b04:	4619      	mov	r1, r3
 8003b06:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8003b0a:	f7fe fb7d 	bl	8002208 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	330a      	adds	r3, #10
 8003b12:	2204      	movs	r2, #4
 8003b14:	4619      	mov	r1, r3
 8003b16:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8003b1a:	f7fe fb75 	bl	8002208 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	3306      	adds	r3, #6
 8003b22:	2204      	movs	r2, #4
 8003b24:	4619      	mov	r1, r3
 8003b26:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8003b2a:	f7fe fb6d 	bl	8002208 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 8003b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8003b60 <wizchip_getnetinfo+0x78>)
 8003b30:	781a      	ldrb	r2, [r3, #0]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 8003b36:	4b0a      	ldr	r3, [pc, #40]	@ (8003b60 <wizchip_getnetinfo+0x78>)
 8003b38:	785a      	ldrb	r2, [r3, #1]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 8003b3e:	4b08      	ldr	r3, [pc, #32]	@ (8003b60 <wizchip_getnetinfo+0x78>)
 8003b40:	789a      	ldrb	r2, [r3, #2]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 8003b46:	4b06      	ldr	r3, [pc, #24]	@ (8003b60 <wizchip_getnetinfo+0x78>)
 8003b48:	78da      	ldrb	r2, [r3, #3]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 8003b4e:	4b05      	ldr	r3, [pc, #20]	@ (8003b64 <wizchip_getnetinfo+0x7c>)
 8003b50:	781a      	ldrb	r2, [r3, #0]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	759a      	strb	r2, [r3, #22]
}
 8003b56:	bf00      	nop
 8003b58:	3708      	adds	r7, #8
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	200004a0 	.word	0x200004a0
 8003b64:	200004a4 	.word	0x200004a4

08003b68 <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	4603      	mov	r3, r0
 8003b70:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8003b72:	2300      	movs	r3, #0
 8003b74:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != W5500
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) return -1;
#else
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) return -1;
 8003b76:	79fb      	ldrb	r3, [r7, #7]
 8003b78:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d002      	beq.n	8003b86 <wizchip_setnetmode+0x1e>
 8003b80:	f04f 33ff 	mov.w	r3, #4294967295
 8003b84:	e00e      	b.n	8003ba4 <wizchip_setnetmode+0x3c>
#endif      
   tmp = getMR();
 8003b86:	2000      	movs	r0, #0
 8003b88:	f7fe faa4 	bl	80020d4 <WIZCHIP_READ>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	73fb      	strb	r3, [r7, #15]
   tmp |= (uint8_t)netmode;
 8003b90:	7bfa      	ldrb	r2, [r7, #15]
 8003b92:	79fb      	ldrb	r3, [r7, #7]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	73fb      	strb	r3, [r7, #15]
   setMR(tmp);
 8003b98:	7bfb      	ldrb	r3, [r7, #15]
 8003b9a:	4619      	mov	r1, r3
 8003b9c:	2000      	movs	r0, #0
 8003b9e:	f7fe fae5 	bl	800216c <WIZCHIP_WRITE>
   return 0;
 8003ba2:	2300      	movs	r3, #0
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3710      	adds	r7, #16
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}

08003bac <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	af00      	add	r7, sp, #0
   return (netmode_type) getMR();
 8003bb0:	2000      	movs	r0, #0
 8003bb2:	f7fe fa8f 	bl	80020d4 <WIZCHIP_READ>
 8003bb6:	4603      	mov	r3, r0
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b082      	sub	sp, #8
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
   setRCR(nettime->retry_cnt);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	781b      	ldrb	r3, [r3, #0]
 8003bc8:	4619      	mov	r1, r3
 8003bca:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 8003bce:	f7fe facd 	bl	800216c <WIZCHIP_WRITE>
   setRTR(nettime->time_100us);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	885b      	ldrh	r3, [r3, #2]
 8003bd6:	0a1b      	lsrs	r3, r3, #8
 8003bd8:	b29b      	uxth	r3, r3
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	4619      	mov	r1, r3
 8003bde:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 8003be2:	f7fe fac3 	bl	800216c <WIZCHIP_WRITE>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	885b      	ldrh	r3, [r3, #2]
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	4619      	mov	r1, r3
 8003bee:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 8003bf2:	f7fe fabb 	bl	800216c <WIZCHIP_WRITE>
}
 8003bf6:	bf00      	nop
 8003bf8:	3708      	adds	r7, #8
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}

08003bfe <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime)
{
 8003bfe:	b590      	push	{r4, r7, lr}
 8003c00:	b083      	sub	sp, #12
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	6078      	str	r0, [r7, #4]
   nettime->retry_cnt = getRCR();
 8003c06:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 8003c0a:	f7fe fa63 	bl	80020d4 <WIZCHIP_READ>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	461a      	mov	r2, r3
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	701a      	strb	r2, [r3, #0]
   nettime->time_100us = getRTR();
 8003c16:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 8003c1a:	f7fe fa5b 	bl	80020d4 <WIZCHIP_READ>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	021b      	lsls	r3, r3, #8
 8003c22:	b29c      	uxth	r4, r3
 8003c24:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 8003c28:	f7fe fa54 	bl	80020d4 <WIZCHIP_READ>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	4423      	add	r3, r4
 8003c30:	b29a      	uxth	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	805a      	strh	r2, [r3, #2]
}
 8003c36:	bf00      	nop
 8003c38:	370c      	adds	r7, #12
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd90      	pop	{r4, r7, pc}
	...

08003c40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003c40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003c78 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003c44:	f7fe f934 	bl	8001eb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003c48:	480c      	ldr	r0, [pc, #48]	@ (8003c7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003c4a:	490d      	ldr	r1, [pc, #52]	@ (8003c80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003c4c:	4a0d      	ldr	r2, [pc, #52]	@ (8003c84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003c4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c50:	e002      	b.n	8003c58 <LoopCopyDataInit>

08003c52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c56:	3304      	adds	r3, #4

08003c58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c5c:	d3f9      	bcc.n	8003c52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c5e:	4a0a      	ldr	r2, [pc, #40]	@ (8003c88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003c60:	4c0a      	ldr	r4, [pc, #40]	@ (8003c8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003c62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c64:	e001      	b.n	8003c6a <LoopFillZerobss>

08003c66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c68:	3204      	adds	r2, #4

08003c6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c6c:	d3fb      	bcc.n	8003c66 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003c6e:	f004 fbd7 	bl	8008420 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c72:	f7fd fa65 	bl	8001140 <main>
  bx  lr    
 8003c76:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003c78:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8003c7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c80:	2000022c 	.word	0x2000022c
  ldr r2, =_sidata
 8003c84:	0800af60 	.word	0x0800af60
  ldr r2, =_sbss
 8003c88:	2000022c 	.word	0x2000022c
  ldr r4, =_ebss
 8003c8c:	200005f8 	.word	0x200005f8

08003c90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c90:	e7fe      	b.n	8003c90 <ADC_IRQHandler>

08003c92 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c92:	b580      	push	{r7, lr}
 8003c94:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c96:	2003      	movs	r0, #3
 8003c98:	f000 f94c 	bl	8003f34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c9c:	200f      	movs	r0, #15
 8003c9e:	f000 f805 	bl	8003cac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ca2:	f7fd ffe1 	bl	8001c68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ca6:	2300      	movs	r3, #0
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	bd80      	pop	{r7, pc}

08003cac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b082      	sub	sp, #8
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003cb4:	4b12      	ldr	r3, [pc, #72]	@ (8003d00 <HAL_InitTick+0x54>)
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	4b12      	ldr	r3, [pc, #72]	@ (8003d04 <HAL_InitTick+0x58>)
 8003cba:	781b      	ldrb	r3, [r3, #0]
 8003cbc:	4619      	mov	r1, r3
 8003cbe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003cc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8003cc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f000 f967 	bl	8003f9e <HAL_SYSTICK_Config>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d001      	beq.n	8003cda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e00e      	b.n	8003cf8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2b0f      	cmp	r3, #15
 8003cde:	d80a      	bhi.n	8003cf6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	6879      	ldr	r1, [r7, #4]
 8003ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ce8:	f000 f92f 	bl	8003f4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003cec:	4a06      	ldr	r2, [pc, #24]	@ (8003d08 <HAL_InitTick+0x5c>)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	e000      	b.n	8003cf8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3708      	adds	r7, #8
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}
 8003d00:	20000028 	.word	0x20000028
 8003d04:	20000060 	.word	0x20000060
 8003d08:	2000005c 	.word	0x2000005c

08003d0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d10:	4b06      	ldr	r3, [pc, #24]	@ (8003d2c <HAL_IncTick+0x20>)
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	461a      	mov	r2, r3
 8003d16:	4b06      	ldr	r3, [pc, #24]	@ (8003d30 <HAL_IncTick+0x24>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4413      	add	r3, r2
 8003d1c:	4a04      	ldr	r2, [pc, #16]	@ (8003d30 <HAL_IncTick+0x24>)
 8003d1e:	6013      	str	r3, [r2, #0]
}
 8003d20:	bf00      	nop
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop
 8003d2c:	20000060 	.word	0x20000060
 8003d30:	200004a8 	.word	0x200004a8

08003d34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d34:	b480      	push	{r7}
 8003d36:	af00      	add	r7, sp, #0
  return uwTick;
 8003d38:	4b03      	ldr	r3, [pc, #12]	@ (8003d48 <HAL_GetTick+0x14>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr
 8003d46:	bf00      	nop
 8003d48:	200004a8 	.word	0x200004a8

08003d4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d54:	f7ff ffee 	bl	8003d34 <HAL_GetTick>
 8003d58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d64:	d005      	beq.n	8003d72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d66:	4b0a      	ldr	r3, [pc, #40]	@ (8003d90 <HAL_Delay+0x44>)
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	4413      	add	r3, r2
 8003d70:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003d72:	bf00      	nop
 8003d74:	f7ff ffde 	bl	8003d34 <HAL_GetTick>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	68fa      	ldr	r2, [r7, #12]
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d8f7      	bhi.n	8003d74 <HAL_Delay+0x28>
  {
  }
}
 8003d84:	bf00      	nop
 8003d86:	bf00      	nop
 8003d88:	3710      	adds	r7, #16
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}
 8003d8e:	bf00      	nop
 8003d90:	20000060 	.word	0x20000060

08003d94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b085      	sub	sp, #20
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	f003 0307 	and.w	r3, r3, #7
 8003da2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003da4:	4b0b      	ldr	r3, [pc, #44]	@ (8003dd4 <__NVIC_SetPriorityGrouping+0x40>)
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003daa:	68ba      	ldr	r2, [r7, #8]
 8003dac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003db0:	4013      	ands	r3, r2
 8003db2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003dbc:	4b06      	ldr	r3, [pc, #24]	@ (8003dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003dc2:	4a04      	ldr	r2, [pc, #16]	@ (8003dd4 <__NVIC_SetPriorityGrouping+0x40>)
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	60d3      	str	r3, [r2, #12]
}
 8003dc8:	bf00      	nop
 8003dca:	3714      	adds	r7, #20
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd2:	4770      	bx	lr
 8003dd4:	e000ed00 	.word	0xe000ed00
 8003dd8:	05fa0000 	.word	0x05fa0000

08003ddc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003de0:	4b04      	ldr	r3, [pc, #16]	@ (8003df4 <__NVIC_GetPriorityGrouping+0x18>)
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	0a1b      	lsrs	r3, r3, #8
 8003de6:	f003 0307 	and.w	r3, r3, #7
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr
 8003df4:	e000ed00 	.word	0xe000ed00

08003df8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	4603      	mov	r3, r0
 8003e00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	db0b      	blt.n	8003e22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e0a:	79fb      	ldrb	r3, [r7, #7]
 8003e0c:	f003 021f 	and.w	r2, r3, #31
 8003e10:	4907      	ldr	r1, [pc, #28]	@ (8003e30 <__NVIC_EnableIRQ+0x38>)
 8003e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e16:	095b      	lsrs	r3, r3, #5
 8003e18:	2001      	movs	r0, #1
 8003e1a:	fa00 f202 	lsl.w	r2, r0, r2
 8003e1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003e22:	bf00      	nop
 8003e24:	370c      	adds	r7, #12
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr
 8003e2e:	bf00      	nop
 8003e30:	e000e100 	.word	0xe000e100

08003e34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	6039      	str	r1, [r7, #0]
 8003e3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	db0a      	blt.n	8003e5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	b2da      	uxtb	r2, r3
 8003e4c:	490c      	ldr	r1, [pc, #48]	@ (8003e80 <__NVIC_SetPriority+0x4c>)
 8003e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e52:	0112      	lsls	r2, r2, #4
 8003e54:	b2d2      	uxtb	r2, r2
 8003e56:	440b      	add	r3, r1
 8003e58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e5c:	e00a      	b.n	8003e74 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	b2da      	uxtb	r2, r3
 8003e62:	4908      	ldr	r1, [pc, #32]	@ (8003e84 <__NVIC_SetPriority+0x50>)
 8003e64:	79fb      	ldrb	r3, [r7, #7]
 8003e66:	f003 030f 	and.w	r3, r3, #15
 8003e6a:	3b04      	subs	r3, #4
 8003e6c:	0112      	lsls	r2, r2, #4
 8003e6e:	b2d2      	uxtb	r2, r2
 8003e70:	440b      	add	r3, r1
 8003e72:	761a      	strb	r2, [r3, #24]
}
 8003e74:	bf00      	nop
 8003e76:	370c      	adds	r7, #12
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7e:	4770      	bx	lr
 8003e80:	e000e100 	.word	0xe000e100
 8003e84:	e000ed00 	.word	0xe000ed00

08003e88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b089      	sub	sp, #36	@ 0x24
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	60b9      	str	r1, [r7, #8]
 8003e92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	f003 0307 	and.w	r3, r3, #7
 8003e9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	f1c3 0307 	rsb	r3, r3, #7
 8003ea2:	2b04      	cmp	r3, #4
 8003ea4:	bf28      	it	cs
 8003ea6:	2304      	movcs	r3, #4
 8003ea8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	3304      	adds	r3, #4
 8003eae:	2b06      	cmp	r3, #6
 8003eb0:	d902      	bls.n	8003eb8 <NVIC_EncodePriority+0x30>
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	3b03      	subs	r3, #3
 8003eb6:	e000      	b.n	8003eba <NVIC_EncodePriority+0x32>
 8003eb8:	2300      	movs	r3, #0
 8003eba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ebc:	f04f 32ff 	mov.w	r2, #4294967295
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec6:	43da      	mvns	r2, r3
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	401a      	ands	r2, r3
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ed0:	f04f 31ff 	mov.w	r1, #4294967295
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	fa01 f303 	lsl.w	r3, r1, r3
 8003eda:	43d9      	mvns	r1, r3
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ee0:	4313      	orrs	r3, r2
         );
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3724      	adds	r7, #36	@ 0x24
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr
	...

08003ef0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	3b01      	subs	r3, #1
 8003efc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f00:	d301      	bcc.n	8003f06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f02:	2301      	movs	r3, #1
 8003f04:	e00f      	b.n	8003f26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f06:	4a0a      	ldr	r2, [pc, #40]	@ (8003f30 <SysTick_Config+0x40>)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	3b01      	subs	r3, #1
 8003f0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f0e:	210f      	movs	r1, #15
 8003f10:	f04f 30ff 	mov.w	r0, #4294967295
 8003f14:	f7ff ff8e 	bl	8003e34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f18:	4b05      	ldr	r3, [pc, #20]	@ (8003f30 <SysTick_Config+0x40>)
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f1e:	4b04      	ldr	r3, [pc, #16]	@ (8003f30 <SysTick_Config+0x40>)
 8003f20:	2207      	movs	r2, #7
 8003f22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3708      	adds	r7, #8
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}
 8003f2e:	bf00      	nop
 8003f30:	e000e010 	.word	0xe000e010

08003f34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b082      	sub	sp, #8
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f7ff ff29 	bl	8003d94 <__NVIC_SetPriorityGrouping>
}
 8003f42:	bf00      	nop
 8003f44:	3708      	adds	r7, #8
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}

08003f4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f4a:	b580      	push	{r7, lr}
 8003f4c:	b086      	sub	sp, #24
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	4603      	mov	r3, r0
 8003f52:	60b9      	str	r1, [r7, #8]
 8003f54:	607a      	str	r2, [r7, #4]
 8003f56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f5c:	f7ff ff3e 	bl	8003ddc <__NVIC_GetPriorityGrouping>
 8003f60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f62:	687a      	ldr	r2, [r7, #4]
 8003f64:	68b9      	ldr	r1, [r7, #8]
 8003f66:	6978      	ldr	r0, [r7, #20]
 8003f68:	f7ff ff8e 	bl	8003e88 <NVIC_EncodePriority>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f72:	4611      	mov	r1, r2
 8003f74:	4618      	mov	r0, r3
 8003f76:	f7ff ff5d 	bl	8003e34 <__NVIC_SetPriority>
}
 8003f7a:	bf00      	nop
 8003f7c:	3718      	adds	r7, #24
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}

08003f82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f82:	b580      	push	{r7, lr}
 8003f84:	b082      	sub	sp, #8
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	4603      	mov	r3, r0
 8003f8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f90:	4618      	mov	r0, r3
 8003f92:	f7ff ff31 	bl	8003df8 <__NVIC_EnableIRQ>
}
 8003f96:	bf00      	nop
 8003f98:	3708      	adds	r7, #8
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}

08003f9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f9e:	b580      	push	{r7, lr}
 8003fa0:	b082      	sub	sp, #8
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f7ff ffa2 	bl	8003ef0 <SysTick_Config>
 8003fac:	4603      	mov	r3, r0
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3708      	adds	r7, #8
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
	...

08003fb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b089      	sub	sp, #36	@ 0x24
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	61fb      	str	r3, [r7, #28]
 8003fd6:	e175      	b.n	80042c4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003fd8:	2201      	movs	r2, #1
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	697a      	ldr	r2, [r7, #20]
 8003fe8:	4013      	ands	r3, r2
 8003fea:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003fec:	693a      	ldr	r2, [r7, #16]
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	f040 8164 	bne.w	80042be <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	f003 0303 	and.w	r3, r3, #3
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d005      	beq.n	800400e <HAL_GPIO_Init+0x56>
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	f003 0303 	and.w	r3, r3, #3
 800400a:	2b02      	cmp	r3, #2
 800400c:	d130      	bne.n	8004070 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	005b      	lsls	r3, r3, #1
 8004018:	2203      	movs	r2, #3
 800401a:	fa02 f303 	lsl.w	r3, r2, r3
 800401e:	43db      	mvns	r3, r3
 8004020:	69ba      	ldr	r2, [r7, #24]
 8004022:	4013      	ands	r3, r2
 8004024:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	68da      	ldr	r2, [r3, #12]
 800402a:	69fb      	ldr	r3, [r7, #28]
 800402c:	005b      	lsls	r3, r3, #1
 800402e:	fa02 f303 	lsl.w	r3, r2, r3
 8004032:	69ba      	ldr	r2, [r7, #24]
 8004034:	4313      	orrs	r3, r2
 8004036:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	69ba      	ldr	r2, [r7, #24]
 800403c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004044:	2201      	movs	r2, #1
 8004046:	69fb      	ldr	r3, [r7, #28]
 8004048:	fa02 f303 	lsl.w	r3, r2, r3
 800404c:	43db      	mvns	r3, r3
 800404e:	69ba      	ldr	r2, [r7, #24]
 8004050:	4013      	ands	r3, r2
 8004052:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	091b      	lsrs	r3, r3, #4
 800405a:	f003 0201 	and.w	r2, r3, #1
 800405e:	69fb      	ldr	r3, [r7, #28]
 8004060:	fa02 f303 	lsl.w	r3, r2, r3
 8004064:	69ba      	ldr	r2, [r7, #24]
 8004066:	4313      	orrs	r3, r2
 8004068:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	69ba      	ldr	r2, [r7, #24]
 800406e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f003 0303 	and.w	r3, r3, #3
 8004078:	2b03      	cmp	r3, #3
 800407a:	d017      	beq.n	80040ac <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	68db      	ldr	r3, [r3, #12]
 8004080:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004082:	69fb      	ldr	r3, [r7, #28]
 8004084:	005b      	lsls	r3, r3, #1
 8004086:	2203      	movs	r2, #3
 8004088:	fa02 f303 	lsl.w	r3, r2, r3
 800408c:	43db      	mvns	r3, r3
 800408e:	69ba      	ldr	r2, [r7, #24]
 8004090:	4013      	ands	r3, r2
 8004092:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	689a      	ldr	r2, [r3, #8]
 8004098:	69fb      	ldr	r3, [r7, #28]
 800409a:	005b      	lsls	r3, r3, #1
 800409c:	fa02 f303 	lsl.w	r3, r2, r3
 80040a0:	69ba      	ldr	r2, [r7, #24]
 80040a2:	4313      	orrs	r3, r2
 80040a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	69ba      	ldr	r2, [r7, #24]
 80040aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	f003 0303 	and.w	r3, r3, #3
 80040b4:	2b02      	cmp	r3, #2
 80040b6:	d123      	bne.n	8004100 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80040b8:	69fb      	ldr	r3, [r7, #28]
 80040ba:	08da      	lsrs	r2, r3, #3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	3208      	adds	r2, #8
 80040c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80040c6:	69fb      	ldr	r3, [r7, #28]
 80040c8:	f003 0307 	and.w	r3, r3, #7
 80040cc:	009b      	lsls	r3, r3, #2
 80040ce:	220f      	movs	r2, #15
 80040d0:	fa02 f303 	lsl.w	r3, r2, r3
 80040d4:	43db      	mvns	r3, r3
 80040d6:	69ba      	ldr	r2, [r7, #24]
 80040d8:	4013      	ands	r3, r2
 80040da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	691a      	ldr	r2, [r3, #16]
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	f003 0307 	and.w	r3, r3, #7
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	fa02 f303 	lsl.w	r3, r2, r3
 80040ec:	69ba      	ldr	r2, [r7, #24]
 80040ee:	4313      	orrs	r3, r2
 80040f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80040f2:	69fb      	ldr	r3, [r7, #28]
 80040f4:	08da      	lsrs	r2, r3, #3
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	3208      	adds	r2, #8
 80040fa:	69b9      	ldr	r1, [r7, #24]
 80040fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004106:	69fb      	ldr	r3, [r7, #28]
 8004108:	005b      	lsls	r3, r3, #1
 800410a:	2203      	movs	r2, #3
 800410c:	fa02 f303 	lsl.w	r3, r2, r3
 8004110:	43db      	mvns	r3, r3
 8004112:	69ba      	ldr	r2, [r7, #24]
 8004114:	4013      	ands	r3, r2
 8004116:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	f003 0203 	and.w	r2, r3, #3
 8004120:	69fb      	ldr	r3, [r7, #28]
 8004122:	005b      	lsls	r3, r3, #1
 8004124:	fa02 f303 	lsl.w	r3, r2, r3
 8004128:	69ba      	ldr	r2, [r7, #24]
 800412a:	4313      	orrs	r3, r2
 800412c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	69ba      	ldr	r2, [r7, #24]
 8004132:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800413c:	2b00      	cmp	r3, #0
 800413e:	f000 80be 	beq.w	80042be <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004142:	4b66      	ldr	r3, [pc, #408]	@ (80042dc <HAL_GPIO_Init+0x324>)
 8004144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004146:	4a65      	ldr	r2, [pc, #404]	@ (80042dc <HAL_GPIO_Init+0x324>)
 8004148:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800414c:	6453      	str	r3, [r2, #68]	@ 0x44
 800414e:	4b63      	ldr	r3, [pc, #396]	@ (80042dc <HAL_GPIO_Init+0x324>)
 8004150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004152:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004156:	60fb      	str	r3, [r7, #12]
 8004158:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800415a:	4a61      	ldr	r2, [pc, #388]	@ (80042e0 <HAL_GPIO_Init+0x328>)
 800415c:	69fb      	ldr	r3, [r7, #28]
 800415e:	089b      	lsrs	r3, r3, #2
 8004160:	3302      	adds	r3, #2
 8004162:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004166:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	f003 0303 	and.w	r3, r3, #3
 800416e:	009b      	lsls	r3, r3, #2
 8004170:	220f      	movs	r2, #15
 8004172:	fa02 f303 	lsl.w	r3, r2, r3
 8004176:	43db      	mvns	r3, r3
 8004178:	69ba      	ldr	r2, [r7, #24]
 800417a:	4013      	ands	r3, r2
 800417c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a58      	ldr	r2, [pc, #352]	@ (80042e4 <HAL_GPIO_Init+0x32c>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d037      	beq.n	80041f6 <HAL_GPIO_Init+0x23e>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a57      	ldr	r2, [pc, #348]	@ (80042e8 <HAL_GPIO_Init+0x330>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d031      	beq.n	80041f2 <HAL_GPIO_Init+0x23a>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	4a56      	ldr	r2, [pc, #344]	@ (80042ec <HAL_GPIO_Init+0x334>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d02b      	beq.n	80041ee <HAL_GPIO_Init+0x236>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a55      	ldr	r2, [pc, #340]	@ (80042f0 <HAL_GPIO_Init+0x338>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d025      	beq.n	80041ea <HAL_GPIO_Init+0x232>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	4a54      	ldr	r2, [pc, #336]	@ (80042f4 <HAL_GPIO_Init+0x33c>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d01f      	beq.n	80041e6 <HAL_GPIO_Init+0x22e>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	4a53      	ldr	r2, [pc, #332]	@ (80042f8 <HAL_GPIO_Init+0x340>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d019      	beq.n	80041e2 <HAL_GPIO_Init+0x22a>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	4a52      	ldr	r2, [pc, #328]	@ (80042fc <HAL_GPIO_Init+0x344>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d013      	beq.n	80041de <HAL_GPIO_Init+0x226>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a51      	ldr	r2, [pc, #324]	@ (8004300 <HAL_GPIO_Init+0x348>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d00d      	beq.n	80041da <HAL_GPIO_Init+0x222>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4a50      	ldr	r2, [pc, #320]	@ (8004304 <HAL_GPIO_Init+0x34c>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d007      	beq.n	80041d6 <HAL_GPIO_Init+0x21e>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4a4f      	ldr	r2, [pc, #316]	@ (8004308 <HAL_GPIO_Init+0x350>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d101      	bne.n	80041d2 <HAL_GPIO_Init+0x21a>
 80041ce:	2309      	movs	r3, #9
 80041d0:	e012      	b.n	80041f8 <HAL_GPIO_Init+0x240>
 80041d2:	230a      	movs	r3, #10
 80041d4:	e010      	b.n	80041f8 <HAL_GPIO_Init+0x240>
 80041d6:	2308      	movs	r3, #8
 80041d8:	e00e      	b.n	80041f8 <HAL_GPIO_Init+0x240>
 80041da:	2307      	movs	r3, #7
 80041dc:	e00c      	b.n	80041f8 <HAL_GPIO_Init+0x240>
 80041de:	2306      	movs	r3, #6
 80041e0:	e00a      	b.n	80041f8 <HAL_GPIO_Init+0x240>
 80041e2:	2305      	movs	r3, #5
 80041e4:	e008      	b.n	80041f8 <HAL_GPIO_Init+0x240>
 80041e6:	2304      	movs	r3, #4
 80041e8:	e006      	b.n	80041f8 <HAL_GPIO_Init+0x240>
 80041ea:	2303      	movs	r3, #3
 80041ec:	e004      	b.n	80041f8 <HAL_GPIO_Init+0x240>
 80041ee:	2302      	movs	r3, #2
 80041f0:	e002      	b.n	80041f8 <HAL_GPIO_Init+0x240>
 80041f2:	2301      	movs	r3, #1
 80041f4:	e000      	b.n	80041f8 <HAL_GPIO_Init+0x240>
 80041f6:	2300      	movs	r3, #0
 80041f8:	69fa      	ldr	r2, [r7, #28]
 80041fa:	f002 0203 	and.w	r2, r2, #3
 80041fe:	0092      	lsls	r2, r2, #2
 8004200:	4093      	lsls	r3, r2
 8004202:	69ba      	ldr	r2, [r7, #24]
 8004204:	4313      	orrs	r3, r2
 8004206:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004208:	4935      	ldr	r1, [pc, #212]	@ (80042e0 <HAL_GPIO_Init+0x328>)
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	089b      	lsrs	r3, r3, #2
 800420e:	3302      	adds	r3, #2
 8004210:	69ba      	ldr	r2, [r7, #24]
 8004212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004216:	4b3d      	ldr	r3, [pc, #244]	@ (800430c <HAL_GPIO_Init+0x354>)
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	43db      	mvns	r3, r3
 8004220:	69ba      	ldr	r2, [r7, #24]
 8004222:	4013      	ands	r3, r2
 8004224:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800422e:	2b00      	cmp	r3, #0
 8004230:	d003      	beq.n	800423a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004232:	69ba      	ldr	r2, [r7, #24]
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	4313      	orrs	r3, r2
 8004238:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800423a:	4a34      	ldr	r2, [pc, #208]	@ (800430c <HAL_GPIO_Init+0x354>)
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004240:	4b32      	ldr	r3, [pc, #200]	@ (800430c <HAL_GPIO_Init+0x354>)
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	43db      	mvns	r3, r3
 800424a:	69ba      	ldr	r2, [r7, #24]
 800424c:	4013      	ands	r3, r2
 800424e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004258:	2b00      	cmp	r3, #0
 800425a:	d003      	beq.n	8004264 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800425c:	69ba      	ldr	r2, [r7, #24]
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	4313      	orrs	r3, r2
 8004262:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004264:	4a29      	ldr	r2, [pc, #164]	@ (800430c <HAL_GPIO_Init+0x354>)
 8004266:	69bb      	ldr	r3, [r7, #24]
 8004268:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800426a:	4b28      	ldr	r3, [pc, #160]	@ (800430c <HAL_GPIO_Init+0x354>)
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	43db      	mvns	r3, r3
 8004274:	69ba      	ldr	r2, [r7, #24]
 8004276:	4013      	ands	r3, r2
 8004278:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d003      	beq.n	800428e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004286:	69ba      	ldr	r2, [r7, #24]
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	4313      	orrs	r3, r2
 800428c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800428e:	4a1f      	ldr	r2, [pc, #124]	@ (800430c <HAL_GPIO_Init+0x354>)
 8004290:	69bb      	ldr	r3, [r7, #24]
 8004292:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004294:	4b1d      	ldr	r3, [pc, #116]	@ (800430c <HAL_GPIO_Init+0x354>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	43db      	mvns	r3, r3
 800429e:	69ba      	ldr	r2, [r7, #24]
 80042a0:	4013      	ands	r3, r2
 80042a2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d003      	beq.n	80042b8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80042b0:	69ba      	ldr	r2, [r7, #24]
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80042b8:	4a14      	ldr	r2, [pc, #80]	@ (800430c <HAL_GPIO_Init+0x354>)
 80042ba:	69bb      	ldr	r3, [r7, #24]
 80042bc:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80042be:	69fb      	ldr	r3, [r7, #28]
 80042c0:	3301      	adds	r3, #1
 80042c2:	61fb      	str	r3, [r7, #28]
 80042c4:	69fb      	ldr	r3, [r7, #28]
 80042c6:	2b0f      	cmp	r3, #15
 80042c8:	f67f ae86 	bls.w	8003fd8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80042cc:	bf00      	nop
 80042ce:	bf00      	nop
 80042d0:	3724      	adds	r7, #36	@ 0x24
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	40023800 	.word	0x40023800
 80042e0:	40013800 	.word	0x40013800
 80042e4:	40020000 	.word	0x40020000
 80042e8:	40020400 	.word	0x40020400
 80042ec:	40020800 	.word	0x40020800
 80042f0:	40020c00 	.word	0x40020c00
 80042f4:	40021000 	.word	0x40021000
 80042f8:	40021400 	.word	0x40021400
 80042fc:	40021800 	.word	0x40021800
 8004300:	40021c00 	.word	0x40021c00
 8004304:	40022000 	.word	0x40022000
 8004308:	40022400 	.word	0x40022400
 800430c:	40013c00 	.word	0x40013c00

08004310 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004310:	b480      	push	{r7}
 8004312:	b085      	sub	sp, #20
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	460b      	mov	r3, r1
 800431a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	691a      	ldr	r2, [r3, #16]
 8004320:	887b      	ldrh	r3, [r7, #2]
 8004322:	4013      	ands	r3, r2
 8004324:	2b00      	cmp	r3, #0
 8004326:	d002      	beq.n	800432e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004328:	2301      	movs	r3, #1
 800432a:	73fb      	strb	r3, [r7, #15]
 800432c:	e001      	b.n	8004332 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800432e:	2300      	movs	r3, #0
 8004330:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004332:	7bfb      	ldrb	r3, [r7, #15]
}
 8004334:	4618      	mov	r0, r3
 8004336:	3714      	adds	r7, #20
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr

08004340 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	460b      	mov	r3, r1
 800434a:	807b      	strh	r3, [r7, #2]
 800434c:	4613      	mov	r3, r2
 800434e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004350:	787b      	ldrb	r3, [r7, #1]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d003      	beq.n	800435e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004356:	887a      	ldrh	r2, [r7, #2]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800435c:	e003      	b.n	8004366 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800435e:	887b      	ldrh	r3, [r7, #2]
 8004360:	041a      	lsls	r2, r3, #16
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	619a      	str	r2, [r3, #24]
}
 8004366:	bf00      	nop
 8004368:	370c      	adds	r7, #12
 800436a:	46bd      	mov	sp, r7
 800436c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004370:	4770      	bx	lr

08004372 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004372:	b480      	push	{r7}
 8004374:	b085      	sub	sp, #20
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
 800437a:	460b      	mov	r3, r1
 800437c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	695b      	ldr	r3, [r3, #20]
 8004382:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004384:	887a      	ldrh	r2, [r7, #2]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	4013      	ands	r3, r2
 800438a:	041a      	lsls	r2, r3, #16
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	43d9      	mvns	r1, r3
 8004390:	887b      	ldrh	r3, [r7, #2]
 8004392:	400b      	ands	r3, r1
 8004394:	431a      	orrs	r2, r3
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	619a      	str	r2, [r3, #24]
}
 800439a:	bf00      	nop
 800439c:	3714      	adds	r7, #20
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr
	...

080043a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b082      	sub	sp, #8
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d101      	bne.n	80043ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e08b      	b.n	80044d2 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d106      	bne.n	80043d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2200      	movs	r2, #0
 80043ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f7fc fe58 	bl	8001084 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2224      	movs	r2, #36	@ 0x24
 80043d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f022 0201 	bic.w	r2, r2, #1
 80043ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	685a      	ldr	r2, [r3, #4]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80043f8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	689a      	ldr	r2, [r3, #8]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004408:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	68db      	ldr	r3, [r3, #12]
 800440e:	2b01      	cmp	r3, #1
 8004410:	d107      	bne.n	8004422 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	689a      	ldr	r2, [r3, #8]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800441e:	609a      	str	r2, [r3, #8]
 8004420:	e006      	b.n	8004430 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	689a      	ldr	r2, [r3, #8]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800442e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	2b02      	cmp	r3, #2
 8004436:	d108      	bne.n	800444a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	685a      	ldr	r2, [r3, #4]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004446:	605a      	str	r2, [r3, #4]
 8004448:	e007      	b.n	800445a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	685a      	ldr	r2, [r3, #4]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004458:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	6859      	ldr	r1, [r3, #4]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	4b1d      	ldr	r3, [pc, #116]	@ (80044dc <HAL_I2C_Init+0x134>)
 8004466:	430b      	orrs	r3, r1
 8004468:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	68da      	ldr	r2, [r3, #12]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004478:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	691a      	ldr	r2, [r3, #16]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	695b      	ldr	r3, [r3, #20]
 8004482:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	699b      	ldr	r3, [r3, #24]
 800448a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	430a      	orrs	r2, r1
 8004492:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	69d9      	ldr	r1, [r3, #28]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6a1a      	ldr	r2, [r3, #32]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	430a      	orrs	r2, r1
 80044a2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f042 0201 	orr.w	r2, r2, #1
 80044b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2200      	movs	r2, #0
 80044b8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2220      	movs	r2, #32
 80044be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80044d0:	2300      	movs	r3, #0
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3708      	adds	r7, #8
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	02008000 	.word	0x02008000

080044e0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b088      	sub	sp, #32
 80044e4:	af02      	add	r7, sp, #8
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	607a      	str	r2, [r7, #4]
 80044ea:	461a      	mov	r2, r3
 80044ec:	460b      	mov	r3, r1
 80044ee:	817b      	strh	r3, [r7, #10]
 80044f0:	4613      	mov	r3, r2
 80044f2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	2b20      	cmp	r3, #32
 80044fe:	f040 80fd 	bne.w	80046fc <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004508:	2b01      	cmp	r3, #1
 800450a:	d101      	bne.n	8004510 <HAL_I2C_Master_Transmit+0x30>
 800450c:	2302      	movs	r3, #2
 800450e:	e0f6      	b.n	80046fe <HAL_I2C_Master_Transmit+0x21e>
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004518:	f7ff fc0c 	bl	8003d34 <HAL_GetTick>
 800451c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	9300      	str	r3, [sp, #0]
 8004522:	2319      	movs	r3, #25
 8004524:	2201      	movs	r2, #1
 8004526:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800452a:	68f8      	ldr	r0, [r7, #12]
 800452c:	f000 fa0a 	bl	8004944 <I2C_WaitOnFlagUntilTimeout>
 8004530:	4603      	mov	r3, r0
 8004532:	2b00      	cmp	r3, #0
 8004534:	d001      	beq.n	800453a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e0e1      	b.n	80046fe <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2221      	movs	r2, #33	@ 0x21
 800453e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2210      	movs	r2, #16
 8004546:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2200      	movs	r2, #0
 800454e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	893a      	ldrh	r2, [r7, #8]
 800455a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2200      	movs	r2, #0
 8004560:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004566:	b29b      	uxth	r3, r3
 8004568:	2bff      	cmp	r3, #255	@ 0xff
 800456a:	d906      	bls.n	800457a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	22ff      	movs	r2, #255	@ 0xff
 8004570:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004572:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004576:	617b      	str	r3, [r7, #20]
 8004578:	e007      	b.n	800458a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800457e:	b29a      	uxth	r2, r3
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004584:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004588:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800458e:	2b00      	cmp	r3, #0
 8004590:	d024      	beq.n	80045dc <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004596:	781a      	ldrb	r2, [r3, #0]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a2:	1c5a      	adds	r2, r3, #1
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045ac:	b29b      	uxth	r3, r3
 80045ae:	3b01      	subs	r3, #1
 80045b0:	b29a      	uxth	r2, r3
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045ba:	3b01      	subs	r3, #1
 80045bc:	b29a      	uxth	r2, r3
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045c6:	b2db      	uxtb	r3, r3
 80045c8:	3301      	adds	r3, #1
 80045ca:	b2da      	uxtb	r2, r3
 80045cc:	8979      	ldrh	r1, [r7, #10]
 80045ce:	4b4e      	ldr	r3, [pc, #312]	@ (8004708 <HAL_I2C_Master_Transmit+0x228>)
 80045d0:	9300      	str	r3, [sp, #0]
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	68f8      	ldr	r0, [r7, #12]
 80045d6:	f000 fc05 	bl	8004de4 <I2C_TransferConfig>
 80045da:	e066      	b.n	80046aa <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045e0:	b2da      	uxtb	r2, r3
 80045e2:	8979      	ldrh	r1, [r7, #10]
 80045e4:	4b48      	ldr	r3, [pc, #288]	@ (8004708 <HAL_I2C_Master_Transmit+0x228>)
 80045e6:	9300      	str	r3, [sp, #0]
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	68f8      	ldr	r0, [r7, #12]
 80045ec:	f000 fbfa 	bl	8004de4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80045f0:	e05b      	b.n	80046aa <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045f2:	693a      	ldr	r2, [r7, #16]
 80045f4:	6a39      	ldr	r1, [r7, #32]
 80045f6:	68f8      	ldr	r0, [r7, #12]
 80045f8:	f000 f9fd 	bl	80049f6 <I2C_WaitOnTXISFlagUntilTimeout>
 80045fc:	4603      	mov	r3, r0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d001      	beq.n	8004606 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e07b      	b.n	80046fe <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800460a:	781a      	ldrb	r2, [r3, #0]
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004616:	1c5a      	adds	r2, r3, #1
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004620:	b29b      	uxth	r3, r3
 8004622:	3b01      	subs	r3, #1
 8004624:	b29a      	uxth	r2, r3
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800462e:	3b01      	subs	r3, #1
 8004630:	b29a      	uxth	r2, r3
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800463a:	b29b      	uxth	r3, r3
 800463c:	2b00      	cmp	r3, #0
 800463e:	d034      	beq.n	80046aa <HAL_I2C_Master_Transmit+0x1ca>
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004644:	2b00      	cmp	r3, #0
 8004646:	d130      	bne.n	80046aa <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	9300      	str	r3, [sp, #0]
 800464c:	6a3b      	ldr	r3, [r7, #32]
 800464e:	2200      	movs	r2, #0
 8004650:	2180      	movs	r1, #128	@ 0x80
 8004652:	68f8      	ldr	r0, [r7, #12]
 8004654:	f000 f976 	bl	8004944 <I2C_WaitOnFlagUntilTimeout>
 8004658:	4603      	mov	r3, r0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d001      	beq.n	8004662 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e04d      	b.n	80046fe <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004666:	b29b      	uxth	r3, r3
 8004668:	2bff      	cmp	r3, #255	@ 0xff
 800466a:	d90e      	bls.n	800468a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	22ff      	movs	r2, #255	@ 0xff
 8004670:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004676:	b2da      	uxtb	r2, r3
 8004678:	8979      	ldrh	r1, [r7, #10]
 800467a:	2300      	movs	r3, #0
 800467c:	9300      	str	r3, [sp, #0]
 800467e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004682:	68f8      	ldr	r0, [r7, #12]
 8004684:	f000 fbae 	bl	8004de4 <I2C_TransferConfig>
 8004688:	e00f      	b.n	80046aa <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800468e:	b29a      	uxth	r2, r3
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004698:	b2da      	uxtb	r2, r3
 800469a:	8979      	ldrh	r1, [r7, #10]
 800469c:	2300      	movs	r3, #0
 800469e:	9300      	str	r3, [sp, #0]
 80046a0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80046a4:	68f8      	ldr	r0, [r7, #12]
 80046a6:	f000 fb9d 	bl	8004de4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046ae:	b29b      	uxth	r3, r3
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d19e      	bne.n	80045f2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046b4:	693a      	ldr	r2, [r7, #16]
 80046b6:	6a39      	ldr	r1, [r7, #32]
 80046b8:	68f8      	ldr	r0, [r7, #12]
 80046ba:	f000 f9e3 	bl	8004a84 <I2C_WaitOnSTOPFlagUntilTimeout>
 80046be:	4603      	mov	r3, r0
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d001      	beq.n	80046c8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	e01a      	b.n	80046fe <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	2220      	movs	r2, #32
 80046ce:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	6859      	ldr	r1, [r3, #4]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	4b0c      	ldr	r3, [pc, #48]	@ (800470c <HAL_I2C_Master_Transmit+0x22c>)
 80046dc:	400b      	ands	r3, r1
 80046de:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2220      	movs	r2, #32
 80046e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2200      	movs	r2, #0
 80046ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2200      	movs	r2, #0
 80046f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80046f8:	2300      	movs	r3, #0
 80046fa:	e000      	b.n	80046fe <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80046fc:	2302      	movs	r3, #2
  }
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3718      	adds	r7, #24
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	80002000 	.word	0x80002000
 800470c:	fe00e800 	.word	0xfe00e800

08004710 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b088      	sub	sp, #32
 8004714:	af02      	add	r7, sp, #8
 8004716:	60f8      	str	r0, [r7, #12]
 8004718:	607a      	str	r2, [r7, #4]
 800471a:	461a      	mov	r2, r3
 800471c:	460b      	mov	r3, r1
 800471e:	817b      	strh	r3, [r7, #10]
 8004720:	4613      	mov	r3, r2
 8004722:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800472a:	b2db      	uxtb	r3, r3
 800472c:	2b20      	cmp	r3, #32
 800472e:	f040 80db 	bne.w	80048e8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004738:	2b01      	cmp	r3, #1
 800473a:	d101      	bne.n	8004740 <HAL_I2C_Master_Receive+0x30>
 800473c:	2302      	movs	r3, #2
 800473e:	e0d4      	b.n	80048ea <HAL_I2C_Master_Receive+0x1da>
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004748:	f7ff faf4 	bl	8003d34 <HAL_GetTick>
 800474c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	9300      	str	r3, [sp, #0]
 8004752:	2319      	movs	r3, #25
 8004754:	2201      	movs	r2, #1
 8004756:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800475a:	68f8      	ldr	r0, [r7, #12]
 800475c:	f000 f8f2 	bl	8004944 <I2C_WaitOnFlagUntilTimeout>
 8004760:	4603      	mov	r3, r0
 8004762:	2b00      	cmp	r3, #0
 8004764:	d001      	beq.n	800476a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e0bf      	b.n	80048ea <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2222      	movs	r2, #34	@ 0x22
 800476e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2210      	movs	r2, #16
 8004776:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2200      	movs	r2, #0
 800477e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	893a      	ldrh	r2, [r7, #8]
 800478a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2200      	movs	r2, #0
 8004790:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004796:	b29b      	uxth	r3, r3
 8004798:	2bff      	cmp	r3, #255	@ 0xff
 800479a:	d90e      	bls.n	80047ba <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2201      	movs	r2, #1
 80047a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047a6:	b2da      	uxtb	r2, r3
 80047a8:	8979      	ldrh	r1, [r7, #10]
 80047aa:	4b52      	ldr	r3, [pc, #328]	@ (80048f4 <HAL_I2C_Master_Receive+0x1e4>)
 80047ac:	9300      	str	r3, [sp, #0]
 80047ae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80047b2:	68f8      	ldr	r0, [r7, #12]
 80047b4:	f000 fb16 	bl	8004de4 <I2C_TransferConfig>
 80047b8:	e06d      	b.n	8004896 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047be:	b29a      	uxth	r2, r3
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047c8:	b2da      	uxtb	r2, r3
 80047ca:	8979      	ldrh	r1, [r7, #10]
 80047cc:	4b49      	ldr	r3, [pc, #292]	@ (80048f4 <HAL_I2C_Master_Receive+0x1e4>)
 80047ce:	9300      	str	r3, [sp, #0]
 80047d0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80047d4:	68f8      	ldr	r0, [r7, #12]
 80047d6:	f000 fb05 	bl	8004de4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80047da:	e05c      	b.n	8004896 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047dc:	697a      	ldr	r2, [r7, #20]
 80047de:	6a39      	ldr	r1, [r7, #32]
 80047e0:	68f8      	ldr	r0, [r7, #12]
 80047e2:	f000 f993 	bl	8004b0c <I2C_WaitOnRXNEFlagUntilTimeout>
 80047e6:	4603      	mov	r3, r0
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d001      	beq.n	80047f0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80047ec:	2301      	movs	r3, #1
 80047ee:	e07c      	b.n	80048ea <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047fa:	b2d2      	uxtb	r2, r2
 80047fc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004802:	1c5a      	adds	r2, r3, #1
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800480c:	3b01      	subs	r3, #1
 800480e:	b29a      	uxth	r2, r3
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004818:	b29b      	uxth	r3, r3
 800481a:	3b01      	subs	r3, #1
 800481c:	b29a      	uxth	r2, r3
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004826:	b29b      	uxth	r3, r3
 8004828:	2b00      	cmp	r3, #0
 800482a:	d034      	beq.n	8004896 <HAL_I2C_Master_Receive+0x186>
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004830:	2b00      	cmp	r3, #0
 8004832:	d130      	bne.n	8004896 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	9300      	str	r3, [sp, #0]
 8004838:	6a3b      	ldr	r3, [r7, #32]
 800483a:	2200      	movs	r2, #0
 800483c:	2180      	movs	r1, #128	@ 0x80
 800483e:	68f8      	ldr	r0, [r7, #12]
 8004840:	f000 f880 	bl	8004944 <I2C_WaitOnFlagUntilTimeout>
 8004844:	4603      	mov	r3, r0
 8004846:	2b00      	cmp	r3, #0
 8004848:	d001      	beq.n	800484e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	e04d      	b.n	80048ea <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004852:	b29b      	uxth	r3, r3
 8004854:	2bff      	cmp	r3, #255	@ 0xff
 8004856:	d90e      	bls.n	8004876 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	22ff      	movs	r2, #255	@ 0xff
 800485c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004862:	b2da      	uxtb	r2, r3
 8004864:	8979      	ldrh	r1, [r7, #10]
 8004866:	2300      	movs	r3, #0
 8004868:	9300      	str	r3, [sp, #0]
 800486a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800486e:	68f8      	ldr	r0, [r7, #12]
 8004870:	f000 fab8 	bl	8004de4 <I2C_TransferConfig>
 8004874:	e00f      	b.n	8004896 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800487a:	b29a      	uxth	r2, r3
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004884:	b2da      	uxtb	r2, r3
 8004886:	8979      	ldrh	r1, [r7, #10]
 8004888:	2300      	movs	r3, #0
 800488a:	9300      	str	r3, [sp, #0]
 800488c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004890:	68f8      	ldr	r0, [r7, #12]
 8004892:	f000 faa7 	bl	8004de4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800489a:	b29b      	uxth	r3, r3
 800489c:	2b00      	cmp	r3, #0
 800489e:	d19d      	bne.n	80047dc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048a0:	697a      	ldr	r2, [r7, #20]
 80048a2:	6a39      	ldr	r1, [r7, #32]
 80048a4:	68f8      	ldr	r0, [r7, #12]
 80048a6:	f000 f8ed 	bl	8004a84 <I2C_WaitOnSTOPFlagUntilTimeout>
 80048aa:	4603      	mov	r3, r0
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d001      	beq.n	80048b4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e01a      	b.n	80048ea <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2220      	movs	r2, #32
 80048ba:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	6859      	ldr	r1, [r3, #4]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	4b0c      	ldr	r3, [pc, #48]	@ (80048f8 <HAL_I2C_Master_Receive+0x1e8>)
 80048c8:	400b      	ands	r3, r1
 80048ca:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	2220      	movs	r2, #32
 80048d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2200      	movs	r2, #0
 80048d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80048e4:	2300      	movs	r3, #0
 80048e6:	e000      	b.n	80048ea <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80048e8:	2302      	movs	r3, #2
  }
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	3718      	adds	r7, #24
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}
 80048f2:	bf00      	nop
 80048f4:	80002400 	.word	0x80002400
 80048f8:	fe00e800 	.word	0xfe00e800

080048fc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b083      	sub	sp, #12
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	699b      	ldr	r3, [r3, #24]
 800490a:	f003 0302 	and.w	r3, r3, #2
 800490e:	2b02      	cmp	r3, #2
 8004910:	d103      	bne.n	800491a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	2200      	movs	r2, #0
 8004918:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	699b      	ldr	r3, [r3, #24]
 8004920:	f003 0301 	and.w	r3, r3, #1
 8004924:	2b01      	cmp	r3, #1
 8004926:	d007      	beq.n	8004938 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	699a      	ldr	r2, [r3, #24]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f042 0201 	orr.w	r2, r2, #1
 8004936:	619a      	str	r2, [r3, #24]
  }
}
 8004938:	bf00      	nop
 800493a:	370c      	adds	r7, #12
 800493c:	46bd      	mov	sp, r7
 800493e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004942:	4770      	bx	lr

08004944 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b084      	sub	sp, #16
 8004948:	af00      	add	r7, sp, #0
 800494a:	60f8      	str	r0, [r7, #12]
 800494c:	60b9      	str	r1, [r7, #8]
 800494e:	603b      	str	r3, [r7, #0]
 8004950:	4613      	mov	r3, r2
 8004952:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004954:	e03b      	b.n	80049ce <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004956:	69ba      	ldr	r2, [r7, #24]
 8004958:	6839      	ldr	r1, [r7, #0]
 800495a:	68f8      	ldr	r0, [r7, #12]
 800495c:	f000 f962 	bl	8004c24 <I2C_IsErrorOccurred>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d001      	beq.n	800496a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e041      	b.n	80049ee <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004970:	d02d      	beq.n	80049ce <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004972:	f7ff f9df 	bl	8003d34 <HAL_GetTick>
 8004976:	4602      	mov	r2, r0
 8004978:	69bb      	ldr	r3, [r7, #24]
 800497a:	1ad3      	subs	r3, r2, r3
 800497c:	683a      	ldr	r2, [r7, #0]
 800497e:	429a      	cmp	r2, r3
 8004980:	d302      	bcc.n	8004988 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d122      	bne.n	80049ce <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	699a      	ldr	r2, [r3, #24]
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	4013      	ands	r3, r2
 8004992:	68ba      	ldr	r2, [r7, #8]
 8004994:	429a      	cmp	r2, r3
 8004996:	bf0c      	ite	eq
 8004998:	2301      	moveq	r3, #1
 800499a:	2300      	movne	r3, #0
 800499c:	b2db      	uxtb	r3, r3
 800499e:	461a      	mov	r2, r3
 80049a0:	79fb      	ldrb	r3, [r7, #7]
 80049a2:	429a      	cmp	r2, r3
 80049a4:	d113      	bne.n	80049ce <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049aa:	f043 0220 	orr.w	r2, r3, #32
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2220      	movs	r2, #32
 80049b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2200      	movs	r2, #0
 80049be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2200      	movs	r2, #0
 80049c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e00f      	b.n	80049ee <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	699a      	ldr	r2, [r3, #24]
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	4013      	ands	r3, r2
 80049d8:	68ba      	ldr	r2, [r7, #8]
 80049da:	429a      	cmp	r2, r3
 80049dc:	bf0c      	ite	eq
 80049de:	2301      	moveq	r3, #1
 80049e0:	2300      	movne	r3, #0
 80049e2:	b2db      	uxtb	r3, r3
 80049e4:	461a      	mov	r2, r3
 80049e6:	79fb      	ldrb	r3, [r7, #7]
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d0b4      	beq.n	8004956 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049ec:	2300      	movs	r3, #0
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3710      	adds	r7, #16
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}

080049f6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80049f6:	b580      	push	{r7, lr}
 80049f8:	b084      	sub	sp, #16
 80049fa:	af00      	add	r7, sp, #0
 80049fc:	60f8      	str	r0, [r7, #12]
 80049fe:	60b9      	str	r1, [r7, #8]
 8004a00:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004a02:	e033      	b.n	8004a6c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	68b9      	ldr	r1, [r7, #8]
 8004a08:	68f8      	ldr	r0, [r7, #12]
 8004a0a:	f000 f90b 	bl	8004c24 <I2C_IsErrorOccurred>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d001      	beq.n	8004a18 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e031      	b.n	8004a7c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a1e:	d025      	beq.n	8004a6c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a20:	f7ff f988 	bl	8003d34 <HAL_GetTick>
 8004a24:	4602      	mov	r2, r0
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	68ba      	ldr	r2, [r7, #8]
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d302      	bcc.n	8004a36 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d11a      	bne.n	8004a6c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	699b      	ldr	r3, [r3, #24]
 8004a3c:	f003 0302 	and.w	r3, r3, #2
 8004a40:	2b02      	cmp	r3, #2
 8004a42:	d013      	beq.n	8004a6c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a48:	f043 0220 	orr.w	r2, r3, #32
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2220      	movs	r2, #32
 8004a54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2200      	movs	r2, #0
 8004a64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e007      	b.n	8004a7c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	699b      	ldr	r3, [r3, #24]
 8004a72:	f003 0302 	and.w	r3, r3, #2
 8004a76:	2b02      	cmp	r3, #2
 8004a78:	d1c4      	bne.n	8004a04 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004a7a:	2300      	movs	r3, #0
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	3710      	adds	r7, #16
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bd80      	pop	{r7, pc}

08004a84 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b084      	sub	sp, #16
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	60f8      	str	r0, [r7, #12]
 8004a8c:	60b9      	str	r1, [r7, #8]
 8004a8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a90:	e02f      	b.n	8004af2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a92:	687a      	ldr	r2, [r7, #4]
 8004a94:	68b9      	ldr	r1, [r7, #8]
 8004a96:	68f8      	ldr	r0, [r7, #12]
 8004a98:	f000 f8c4 	bl	8004c24 <I2C_IsErrorOccurred>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d001      	beq.n	8004aa6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e02d      	b.n	8004b02 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004aa6:	f7ff f945 	bl	8003d34 <HAL_GetTick>
 8004aaa:	4602      	mov	r2, r0
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	1ad3      	subs	r3, r2, r3
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d302      	bcc.n	8004abc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d11a      	bne.n	8004af2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	699b      	ldr	r3, [r3, #24]
 8004ac2:	f003 0320 	and.w	r3, r3, #32
 8004ac6:	2b20      	cmp	r3, #32
 8004ac8:	d013      	beq.n	8004af2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ace:	f043 0220 	orr.w	r2, r3, #32
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2220      	movs	r2, #32
 8004ada:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	e007      	b.n	8004b02 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	699b      	ldr	r3, [r3, #24]
 8004af8:	f003 0320 	and.w	r3, r3, #32
 8004afc:	2b20      	cmp	r3, #32
 8004afe:	d1c8      	bne.n	8004a92 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3710      	adds	r7, #16
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
	...

08004b0c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b086      	sub	sp, #24
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	60b9      	str	r1, [r7, #8]
 8004b16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004b1c:	e071      	b.n	8004c02 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	68b9      	ldr	r1, [r7, #8]
 8004b22:	68f8      	ldr	r0, [r7, #12]
 8004b24:	f000 f87e 	bl	8004c24 <I2C_IsErrorOccurred>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d001      	beq.n	8004b32 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	699b      	ldr	r3, [r3, #24]
 8004b38:	f003 0320 	and.w	r3, r3, #32
 8004b3c:	2b20      	cmp	r3, #32
 8004b3e:	d13b      	bne.n	8004bb8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8004b40:	7dfb      	ldrb	r3, [r7, #23]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d138      	bne.n	8004bb8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	699b      	ldr	r3, [r3, #24]
 8004b4c:	f003 0304 	and.w	r3, r3, #4
 8004b50:	2b04      	cmp	r3, #4
 8004b52:	d105      	bne.n	8004b60 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d001      	beq.n	8004b60 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	699b      	ldr	r3, [r3, #24]
 8004b66:	f003 0310 	and.w	r3, r3, #16
 8004b6a:	2b10      	cmp	r3, #16
 8004b6c:	d121      	bne.n	8004bb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	2210      	movs	r2, #16
 8004b74:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2204      	movs	r2, #4
 8004b7a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	2220      	movs	r2, #32
 8004b82:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	6859      	ldr	r1, [r3, #4]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	4b24      	ldr	r3, [pc, #144]	@ (8004c20 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8004b90:	400b      	ands	r3, r1
 8004b92:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	2220      	movs	r2, #32
 8004b98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	75fb      	strb	r3, [r7, #23]
 8004bb0:	e002      	b.n	8004bb8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8004bb8:	f7ff f8bc 	bl	8003d34 <HAL_GetTick>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	1ad3      	subs	r3, r2, r3
 8004bc2:	68ba      	ldr	r2, [r7, #8]
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	d302      	bcc.n	8004bce <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d119      	bne.n	8004c02 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8004bce:	7dfb      	ldrb	r3, [r7, #23]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d116      	bne.n	8004c02 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	699b      	ldr	r3, [r3, #24]
 8004bda:	f003 0304 	and.w	r3, r3, #4
 8004bde:	2b04      	cmp	r3, #4
 8004be0:	d00f      	beq.n	8004c02 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004be6:	f043 0220 	orr.w	r2, r3, #32
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2220      	movs	r2, #32
 8004bf2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	699b      	ldr	r3, [r3, #24]
 8004c08:	f003 0304 	and.w	r3, r3, #4
 8004c0c:	2b04      	cmp	r3, #4
 8004c0e:	d002      	beq.n	8004c16 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8004c10:	7dfb      	ldrb	r3, [r7, #23]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d083      	beq.n	8004b1e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8004c16:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3718      	adds	r7, #24
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	fe00e800 	.word	0xfe00e800

08004c24 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b08a      	sub	sp, #40	@ 0x28
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	60b9      	str	r1, [r7, #8]
 8004c2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c30:	2300      	movs	r3, #0
 8004c32:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	699b      	ldr	r3, [r3, #24]
 8004c3c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004c46:	69bb      	ldr	r3, [r7, #24]
 8004c48:	f003 0310 	and.w	r3, r3, #16
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d068      	beq.n	8004d22 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	2210      	movs	r2, #16
 8004c56:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004c58:	e049      	b.n	8004cee <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c60:	d045      	beq.n	8004cee <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004c62:	f7ff f867 	bl	8003d34 <HAL_GetTick>
 8004c66:	4602      	mov	r2, r0
 8004c68:	69fb      	ldr	r3, [r7, #28]
 8004c6a:	1ad3      	subs	r3, r2, r3
 8004c6c:	68ba      	ldr	r2, [r7, #8]
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d302      	bcc.n	8004c78 <I2C_IsErrorOccurred+0x54>
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d13a      	bne.n	8004cee <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c82:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c8a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	699b      	ldr	r3, [r3, #24]
 8004c92:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c9a:	d121      	bne.n	8004ce0 <I2C_IsErrorOccurred+0xbc>
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ca2:	d01d      	beq.n	8004ce0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004ca4:	7cfb      	ldrb	r3, [r7, #19]
 8004ca6:	2b20      	cmp	r3, #32
 8004ca8:	d01a      	beq.n	8004ce0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	685a      	ldr	r2, [r3, #4]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004cb8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004cba:	f7ff f83b 	bl	8003d34 <HAL_GetTick>
 8004cbe:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004cc0:	e00e      	b.n	8004ce0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004cc2:	f7ff f837 	bl	8003d34 <HAL_GetTick>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	69fb      	ldr	r3, [r7, #28]
 8004cca:	1ad3      	subs	r3, r2, r3
 8004ccc:	2b19      	cmp	r3, #25
 8004cce:	d907      	bls.n	8004ce0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004cd0:	6a3b      	ldr	r3, [r7, #32]
 8004cd2:	f043 0320 	orr.w	r3, r3, #32
 8004cd6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004cde:	e006      	b.n	8004cee <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	699b      	ldr	r3, [r3, #24]
 8004ce6:	f003 0320 	and.w	r3, r3, #32
 8004cea:	2b20      	cmp	r3, #32
 8004cec:	d1e9      	bne.n	8004cc2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	699b      	ldr	r3, [r3, #24]
 8004cf4:	f003 0320 	and.w	r3, r3, #32
 8004cf8:	2b20      	cmp	r3, #32
 8004cfa:	d003      	beq.n	8004d04 <I2C_IsErrorOccurred+0xe0>
 8004cfc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d0aa      	beq.n	8004c5a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004d04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d103      	bne.n	8004d14 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2220      	movs	r2, #32
 8004d12:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004d14:	6a3b      	ldr	r3, [r7, #32]
 8004d16:	f043 0304 	orr.w	r3, r3, #4
 8004d1a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	699b      	ldr	r3, [r3, #24]
 8004d28:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004d2a:	69bb      	ldr	r3, [r7, #24]
 8004d2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d00b      	beq.n	8004d4c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004d34:	6a3b      	ldr	r3, [r7, #32]
 8004d36:	f043 0301 	orr.w	r3, r3, #1
 8004d3a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004d44:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004d4c:	69bb      	ldr	r3, [r7, #24]
 8004d4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d00b      	beq.n	8004d6e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004d56:	6a3b      	ldr	r3, [r7, #32]
 8004d58:	f043 0308 	orr.w	r3, r3, #8
 8004d5c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004d66:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d00b      	beq.n	8004d90 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004d78:	6a3b      	ldr	r3, [r7, #32]
 8004d7a:	f043 0302 	orr.w	r3, r3, #2
 8004d7e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d88:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004d90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d01c      	beq.n	8004dd2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004d98:	68f8      	ldr	r0, [r7, #12]
 8004d9a:	f7ff fdaf 	bl	80048fc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	6859      	ldr	r1, [r3, #4]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	4b0d      	ldr	r3, [pc, #52]	@ (8004de0 <I2C_IsErrorOccurred+0x1bc>)
 8004daa:	400b      	ands	r3, r1
 8004dac:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004db2:	6a3b      	ldr	r3, [r7, #32]
 8004db4:	431a      	orrs	r2, r3
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2220      	movs	r2, #32
 8004dbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004dd2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3728      	adds	r7, #40	@ 0x28
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}
 8004dde:	bf00      	nop
 8004de0:	fe00e800 	.word	0xfe00e800

08004de4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b087      	sub	sp, #28
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	60f8      	str	r0, [r7, #12]
 8004dec:	607b      	str	r3, [r7, #4]
 8004dee:	460b      	mov	r3, r1
 8004df0:	817b      	strh	r3, [r7, #10]
 8004df2:	4613      	mov	r3, r2
 8004df4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004df6:	897b      	ldrh	r3, [r7, #10]
 8004df8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004dfc:	7a7b      	ldrb	r3, [r7, #9]
 8004dfe:	041b      	lsls	r3, r3, #16
 8004e00:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e04:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e0a:	6a3b      	ldr	r3, [r7, #32]
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e12:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	685a      	ldr	r2, [r3, #4]
 8004e1a:	6a3b      	ldr	r3, [r7, #32]
 8004e1c:	0d5b      	lsrs	r3, r3, #21
 8004e1e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004e22:	4b08      	ldr	r3, [pc, #32]	@ (8004e44 <I2C_TransferConfig+0x60>)
 8004e24:	430b      	orrs	r3, r1
 8004e26:	43db      	mvns	r3, r3
 8004e28:	ea02 0103 	and.w	r1, r2, r3
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	697a      	ldr	r2, [r7, #20]
 8004e32:	430a      	orrs	r2, r1
 8004e34:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004e36:	bf00      	nop
 8004e38:	371c      	adds	r7, #28
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr
 8004e42:	bf00      	nop
 8004e44:	03ff63ff 	.word	0x03ff63ff

08004e48 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b083      	sub	sp, #12
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
 8004e50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	2b20      	cmp	r3, #32
 8004e5c:	d138      	bne.n	8004ed0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d101      	bne.n	8004e6c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004e68:	2302      	movs	r3, #2
 8004e6a:	e032      	b.n	8004ed2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2224      	movs	r2, #36	@ 0x24
 8004e78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f022 0201 	bic.w	r2, r2, #1
 8004e8a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004e9a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	6819      	ldr	r1, [r3, #0]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	683a      	ldr	r2, [r7, #0]
 8004ea8:	430a      	orrs	r2, r1
 8004eaa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f042 0201 	orr.w	r2, r2, #1
 8004eba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2220      	movs	r2, #32
 8004ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	e000      	b.n	8004ed2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004ed0:	2302      	movs	r3, #2
  }
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	370c      	adds	r7, #12
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004edc:	4770      	bx	lr

08004ede <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004ede:	b480      	push	{r7}
 8004ee0:	b085      	sub	sp, #20
 8004ee2:	af00      	add	r7, sp, #0
 8004ee4:	6078      	str	r0, [r7, #4]
 8004ee6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004eee:	b2db      	uxtb	r3, r3
 8004ef0:	2b20      	cmp	r3, #32
 8004ef2:	d139      	bne.n	8004f68 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	d101      	bne.n	8004f02 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004efe:	2302      	movs	r3, #2
 8004f00:	e033      	b.n	8004f6a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2201      	movs	r2, #1
 8004f06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2224      	movs	r2, #36	@ 0x24
 8004f0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f022 0201 	bic.w	r2, r2, #1
 8004f20:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004f30:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	021b      	lsls	r3, r3, #8
 8004f36:	68fa      	ldr	r2, [r7, #12]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	68fa      	ldr	r2, [r7, #12]
 8004f42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f042 0201 	orr.w	r2, r2, #1
 8004f52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2220      	movs	r2, #32
 8004f58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004f64:	2300      	movs	r3, #0
 8004f66:	e000      	b.n	8004f6a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004f68:	2302      	movs	r3, #2
  }
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3714      	adds	r7, #20
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f74:	4770      	bx	lr
	...

08004f78 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b082      	sub	sp, #8
 8004f7c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004f82:	4b23      	ldr	r3, [pc, #140]	@ (8005010 <HAL_PWREx_EnableOverDrive+0x98>)
 8004f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f86:	4a22      	ldr	r2, [pc, #136]	@ (8005010 <HAL_PWREx_EnableOverDrive+0x98>)
 8004f88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f8e:	4b20      	ldr	r3, [pc, #128]	@ (8005010 <HAL_PWREx_EnableOverDrive+0x98>)
 8004f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f96:	603b      	str	r3, [r7, #0]
 8004f98:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004f9a:	4b1e      	ldr	r3, [pc, #120]	@ (8005014 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4a1d      	ldr	r2, [pc, #116]	@ (8005014 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004fa0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fa4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004fa6:	f7fe fec5 	bl	8003d34 <HAL_GetTick>
 8004faa:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004fac:	e009      	b.n	8004fc2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004fae:	f7fe fec1 	bl	8003d34 <HAL_GetTick>
 8004fb2:	4602      	mov	r2, r0
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	1ad3      	subs	r3, r2, r3
 8004fb8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004fbc:	d901      	bls.n	8004fc2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	e022      	b.n	8005008 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004fc2:	4b14      	ldr	r3, [pc, #80]	@ (8005014 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fce:	d1ee      	bne.n	8004fae <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004fd0:	4b10      	ldr	r3, [pc, #64]	@ (8005014 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a0f      	ldr	r2, [pc, #60]	@ (8005014 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004fd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fda:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004fdc:	f7fe feaa 	bl	8003d34 <HAL_GetTick>
 8004fe0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004fe2:	e009      	b.n	8004ff8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004fe4:	f7fe fea6 	bl	8003d34 <HAL_GetTick>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004ff2:	d901      	bls.n	8004ff8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004ff4:	2303      	movs	r3, #3
 8004ff6:	e007      	b.n	8005008 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004ff8:	4b06      	ldr	r3, [pc, #24]	@ (8005014 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005000:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005004:	d1ee      	bne.n	8004fe4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005006:	2300      	movs	r3, #0
}
 8005008:	4618      	mov	r0, r3
 800500a:	3708      	adds	r7, #8
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}
 8005010:	40023800 	.word	0x40023800
 8005014:	40007000 	.word	0x40007000

08005018 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b086      	sub	sp, #24
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005020:	2300      	movs	r3, #0
 8005022:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d101      	bne.n	800502e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e291      	b.n	8005552 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0301 	and.w	r3, r3, #1
 8005036:	2b00      	cmp	r3, #0
 8005038:	f000 8087 	beq.w	800514a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800503c:	4b96      	ldr	r3, [pc, #600]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	f003 030c 	and.w	r3, r3, #12
 8005044:	2b04      	cmp	r3, #4
 8005046:	d00c      	beq.n	8005062 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005048:	4b93      	ldr	r3, [pc, #588]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	f003 030c 	and.w	r3, r3, #12
 8005050:	2b08      	cmp	r3, #8
 8005052:	d112      	bne.n	800507a <HAL_RCC_OscConfig+0x62>
 8005054:	4b90      	ldr	r3, [pc, #576]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800505c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005060:	d10b      	bne.n	800507a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005062:	4b8d      	ldr	r3, [pc, #564]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800506a:	2b00      	cmp	r3, #0
 800506c:	d06c      	beq.n	8005148 <HAL_RCC_OscConfig+0x130>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d168      	bne.n	8005148 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e26b      	b.n	8005552 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005082:	d106      	bne.n	8005092 <HAL_RCC_OscConfig+0x7a>
 8005084:	4b84      	ldr	r3, [pc, #528]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a83      	ldr	r2, [pc, #524]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 800508a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800508e:	6013      	str	r3, [r2, #0]
 8005090:	e02e      	b.n	80050f0 <HAL_RCC_OscConfig+0xd8>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d10c      	bne.n	80050b4 <HAL_RCC_OscConfig+0x9c>
 800509a:	4b7f      	ldr	r3, [pc, #508]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a7e      	ldr	r2, [pc, #504]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 80050a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050a4:	6013      	str	r3, [r2, #0]
 80050a6:	4b7c      	ldr	r3, [pc, #496]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4a7b      	ldr	r2, [pc, #492]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 80050ac:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80050b0:	6013      	str	r3, [r2, #0]
 80050b2:	e01d      	b.n	80050f0 <HAL_RCC_OscConfig+0xd8>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80050bc:	d10c      	bne.n	80050d8 <HAL_RCC_OscConfig+0xc0>
 80050be:	4b76      	ldr	r3, [pc, #472]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4a75      	ldr	r2, [pc, #468]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 80050c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80050c8:	6013      	str	r3, [r2, #0]
 80050ca:	4b73      	ldr	r3, [pc, #460]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a72      	ldr	r2, [pc, #456]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 80050d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050d4:	6013      	str	r3, [r2, #0]
 80050d6:	e00b      	b.n	80050f0 <HAL_RCC_OscConfig+0xd8>
 80050d8:	4b6f      	ldr	r3, [pc, #444]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a6e      	ldr	r2, [pc, #440]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 80050de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050e2:	6013      	str	r3, [r2, #0]
 80050e4:	4b6c      	ldr	r3, [pc, #432]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a6b      	ldr	r2, [pc, #428]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 80050ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80050ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d013      	beq.n	8005120 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050f8:	f7fe fe1c 	bl	8003d34 <HAL_GetTick>
 80050fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050fe:	e008      	b.n	8005112 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005100:	f7fe fe18 	bl	8003d34 <HAL_GetTick>
 8005104:	4602      	mov	r2, r0
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	1ad3      	subs	r3, r2, r3
 800510a:	2b64      	cmp	r3, #100	@ 0x64
 800510c:	d901      	bls.n	8005112 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800510e:	2303      	movs	r3, #3
 8005110:	e21f      	b.n	8005552 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005112:	4b61      	ldr	r3, [pc, #388]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800511a:	2b00      	cmp	r3, #0
 800511c:	d0f0      	beq.n	8005100 <HAL_RCC_OscConfig+0xe8>
 800511e:	e014      	b.n	800514a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005120:	f7fe fe08 	bl	8003d34 <HAL_GetTick>
 8005124:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005126:	e008      	b.n	800513a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005128:	f7fe fe04 	bl	8003d34 <HAL_GetTick>
 800512c:	4602      	mov	r2, r0
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	1ad3      	subs	r3, r2, r3
 8005132:	2b64      	cmp	r3, #100	@ 0x64
 8005134:	d901      	bls.n	800513a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005136:	2303      	movs	r3, #3
 8005138:	e20b      	b.n	8005552 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800513a:	4b57      	ldr	r3, [pc, #348]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005142:	2b00      	cmp	r3, #0
 8005144:	d1f0      	bne.n	8005128 <HAL_RCC_OscConfig+0x110>
 8005146:	e000      	b.n	800514a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005148:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0302 	and.w	r3, r3, #2
 8005152:	2b00      	cmp	r3, #0
 8005154:	d069      	beq.n	800522a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005156:	4b50      	ldr	r3, [pc, #320]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	f003 030c 	and.w	r3, r3, #12
 800515e:	2b00      	cmp	r3, #0
 8005160:	d00b      	beq.n	800517a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005162:	4b4d      	ldr	r3, [pc, #308]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	f003 030c 	and.w	r3, r3, #12
 800516a:	2b08      	cmp	r3, #8
 800516c:	d11c      	bne.n	80051a8 <HAL_RCC_OscConfig+0x190>
 800516e:	4b4a      	ldr	r3, [pc, #296]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005176:	2b00      	cmp	r3, #0
 8005178:	d116      	bne.n	80051a8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800517a:	4b47      	ldr	r3, [pc, #284]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 0302 	and.w	r3, r3, #2
 8005182:	2b00      	cmp	r3, #0
 8005184:	d005      	beq.n	8005192 <HAL_RCC_OscConfig+0x17a>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	68db      	ldr	r3, [r3, #12]
 800518a:	2b01      	cmp	r3, #1
 800518c:	d001      	beq.n	8005192 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	e1df      	b.n	8005552 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005192:	4b41      	ldr	r3, [pc, #260]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	691b      	ldr	r3, [r3, #16]
 800519e:	00db      	lsls	r3, r3, #3
 80051a0:	493d      	ldr	r1, [pc, #244]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 80051a2:	4313      	orrs	r3, r2
 80051a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051a6:	e040      	b.n	800522a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d023      	beq.n	80051f8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051b0:	4b39      	ldr	r3, [pc, #228]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a38      	ldr	r2, [pc, #224]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 80051b6:	f043 0301 	orr.w	r3, r3, #1
 80051ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051bc:	f7fe fdba 	bl	8003d34 <HAL_GetTick>
 80051c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051c2:	e008      	b.n	80051d6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051c4:	f7fe fdb6 	bl	8003d34 <HAL_GetTick>
 80051c8:	4602      	mov	r2, r0
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	1ad3      	subs	r3, r2, r3
 80051ce:	2b02      	cmp	r3, #2
 80051d0:	d901      	bls.n	80051d6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80051d2:	2303      	movs	r3, #3
 80051d4:	e1bd      	b.n	8005552 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051d6:	4b30      	ldr	r3, [pc, #192]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f003 0302 	and.w	r3, r3, #2
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d0f0      	beq.n	80051c4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051e2:	4b2d      	ldr	r3, [pc, #180]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	691b      	ldr	r3, [r3, #16]
 80051ee:	00db      	lsls	r3, r3, #3
 80051f0:	4929      	ldr	r1, [pc, #164]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 80051f2:	4313      	orrs	r3, r2
 80051f4:	600b      	str	r3, [r1, #0]
 80051f6:	e018      	b.n	800522a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051f8:	4b27      	ldr	r3, [pc, #156]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a26      	ldr	r2, [pc, #152]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 80051fe:	f023 0301 	bic.w	r3, r3, #1
 8005202:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005204:	f7fe fd96 	bl	8003d34 <HAL_GetTick>
 8005208:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800520a:	e008      	b.n	800521e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800520c:	f7fe fd92 	bl	8003d34 <HAL_GetTick>
 8005210:	4602      	mov	r2, r0
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	1ad3      	subs	r3, r2, r3
 8005216:	2b02      	cmp	r3, #2
 8005218:	d901      	bls.n	800521e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800521a:	2303      	movs	r3, #3
 800521c:	e199      	b.n	8005552 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800521e:	4b1e      	ldr	r3, [pc, #120]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 0302 	and.w	r3, r3, #2
 8005226:	2b00      	cmp	r3, #0
 8005228:	d1f0      	bne.n	800520c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f003 0308 	and.w	r3, r3, #8
 8005232:	2b00      	cmp	r3, #0
 8005234:	d038      	beq.n	80052a8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	695b      	ldr	r3, [r3, #20]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d019      	beq.n	8005272 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800523e:	4b16      	ldr	r3, [pc, #88]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 8005240:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005242:	4a15      	ldr	r2, [pc, #84]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 8005244:	f043 0301 	orr.w	r3, r3, #1
 8005248:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800524a:	f7fe fd73 	bl	8003d34 <HAL_GetTick>
 800524e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005250:	e008      	b.n	8005264 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005252:	f7fe fd6f 	bl	8003d34 <HAL_GetTick>
 8005256:	4602      	mov	r2, r0
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	1ad3      	subs	r3, r2, r3
 800525c:	2b02      	cmp	r3, #2
 800525e:	d901      	bls.n	8005264 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005260:	2303      	movs	r3, #3
 8005262:	e176      	b.n	8005552 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005264:	4b0c      	ldr	r3, [pc, #48]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 8005266:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005268:	f003 0302 	and.w	r3, r3, #2
 800526c:	2b00      	cmp	r3, #0
 800526e:	d0f0      	beq.n	8005252 <HAL_RCC_OscConfig+0x23a>
 8005270:	e01a      	b.n	80052a8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005272:	4b09      	ldr	r3, [pc, #36]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 8005274:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005276:	4a08      	ldr	r2, [pc, #32]	@ (8005298 <HAL_RCC_OscConfig+0x280>)
 8005278:	f023 0301 	bic.w	r3, r3, #1
 800527c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800527e:	f7fe fd59 	bl	8003d34 <HAL_GetTick>
 8005282:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005284:	e00a      	b.n	800529c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005286:	f7fe fd55 	bl	8003d34 <HAL_GetTick>
 800528a:	4602      	mov	r2, r0
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	1ad3      	subs	r3, r2, r3
 8005290:	2b02      	cmp	r3, #2
 8005292:	d903      	bls.n	800529c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005294:	2303      	movs	r3, #3
 8005296:	e15c      	b.n	8005552 <HAL_RCC_OscConfig+0x53a>
 8005298:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800529c:	4b91      	ldr	r3, [pc, #580]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 800529e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052a0:	f003 0302 	and.w	r3, r3, #2
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d1ee      	bne.n	8005286 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f003 0304 	and.w	r3, r3, #4
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	f000 80a4 	beq.w	80053fe <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052b6:	4b8b      	ldr	r3, [pc, #556]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 80052b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d10d      	bne.n	80052de <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80052c2:	4b88      	ldr	r3, [pc, #544]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 80052c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052c6:	4a87      	ldr	r2, [pc, #540]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 80052c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80052ce:	4b85      	ldr	r3, [pc, #532]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 80052d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052d6:	60bb      	str	r3, [r7, #8]
 80052d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052da:	2301      	movs	r3, #1
 80052dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052de:	4b82      	ldr	r3, [pc, #520]	@ (80054e8 <HAL_RCC_OscConfig+0x4d0>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d118      	bne.n	800531c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80052ea:	4b7f      	ldr	r3, [pc, #508]	@ (80054e8 <HAL_RCC_OscConfig+0x4d0>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a7e      	ldr	r2, [pc, #504]	@ (80054e8 <HAL_RCC_OscConfig+0x4d0>)
 80052f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052f6:	f7fe fd1d 	bl	8003d34 <HAL_GetTick>
 80052fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052fc:	e008      	b.n	8005310 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052fe:	f7fe fd19 	bl	8003d34 <HAL_GetTick>
 8005302:	4602      	mov	r2, r0
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	1ad3      	subs	r3, r2, r3
 8005308:	2b64      	cmp	r3, #100	@ 0x64
 800530a:	d901      	bls.n	8005310 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800530c:	2303      	movs	r3, #3
 800530e:	e120      	b.n	8005552 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005310:	4b75      	ldr	r3, [pc, #468]	@ (80054e8 <HAL_RCC_OscConfig+0x4d0>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005318:	2b00      	cmp	r3, #0
 800531a:	d0f0      	beq.n	80052fe <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	2b01      	cmp	r3, #1
 8005322:	d106      	bne.n	8005332 <HAL_RCC_OscConfig+0x31a>
 8005324:	4b6f      	ldr	r3, [pc, #444]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 8005326:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005328:	4a6e      	ldr	r2, [pc, #440]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 800532a:	f043 0301 	orr.w	r3, r3, #1
 800532e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005330:	e02d      	b.n	800538e <HAL_RCC_OscConfig+0x376>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d10c      	bne.n	8005354 <HAL_RCC_OscConfig+0x33c>
 800533a:	4b6a      	ldr	r3, [pc, #424]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 800533c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800533e:	4a69      	ldr	r2, [pc, #420]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 8005340:	f023 0301 	bic.w	r3, r3, #1
 8005344:	6713      	str	r3, [r2, #112]	@ 0x70
 8005346:	4b67      	ldr	r3, [pc, #412]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 8005348:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800534a:	4a66      	ldr	r2, [pc, #408]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 800534c:	f023 0304 	bic.w	r3, r3, #4
 8005350:	6713      	str	r3, [r2, #112]	@ 0x70
 8005352:	e01c      	b.n	800538e <HAL_RCC_OscConfig+0x376>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	2b05      	cmp	r3, #5
 800535a:	d10c      	bne.n	8005376 <HAL_RCC_OscConfig+0x35e>
 800535c:	4b61      	ldr	r3, [pc, #388]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 800535e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005360:	4a60      	ldr	r2, [pc, #384]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 8005362:	f043 0304 	orr.w	r3, r3, #4
 8005366:	6713      	str	r3, [r2, #112]	@ 0x70
 8005368:	4b5e      	ldr	r3, [pc, #376]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 800536a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800536c:	4a5d      	ldr	r2, [pc, #372]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 800536e:	f043 0301 	orr.w	r3, r3, #1
 8005372:	6713      	str	r3, [r2, #112]	@ 0x70
 8005374:	e00b      	b.n	800538e <HAL_RCC_OscConfig+0x376>
 8005376:	4b5b      	ldr	r3, [pc, #364]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 8005378:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800537a:	4a5a      	ldr	r2, [pc, #360]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 800537c:	f023 0301 	bic.w	r3, r3, #1
 8005380:	6713      	str	r3, [r2, #112]	@ 0x70
 8005382:	4b58      	ldr	r3, [pc, #352]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 8005384:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005386:	4a57      	ldr	r2, [pc, #348]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 8005388:	f023 0304 	bic.w	r3, r3, #4
 800538c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d015      	beq.n	80053c2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005396:	f7fe fccd 	bl	8003d34 <HAL_GetTick>
 800539a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800539c:	e00a      	b.n	80053b4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800539e:	f7fe fcc9 	bl	8003d34 <HAL_GetTick>
 80053a2:	4602      	mov	r2, r0
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	1ad3      	subs	r3, r2, r3
 80053a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d901      	bls.n	80053b4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80053b0:	2303      	movs	r3, #3
 80053b2:	e0ce      	b.n	8005552 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053b4:	4b4b      	ldr	r3, [pc, #300]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 80053b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053b8:	f003 0302 	and.w	r3, r3, #2
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d0ee      	beq.n	800539e <HAL_RCC_OscConfig+0x386>
 80053c0:	e014      	b.n	80053ec <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053c2:	f7fe fcb7 	bl	8003d34 <HAL_GetTick>
 80053c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053c8:	e00a      	b.n	80053e0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053ca:	f7fe fcb3 	bl	8003d34 <HAL_GetTick>
 80053ce:	4602      	mov	r2, r0
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	1ad3      	subs	r3, r2, r3
 80053d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053d8:	4293      	cmp	r3, r2
 80053da:	d901      	bls.n	80053e0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80053dc:	2303      	movs	r3, #3
 80053de:	e0b8      	b.n	8005552 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053e0:	4b40      	ldr	r3, [pc, #256]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 80053e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053e4:	f003 0302 	and.w	r3, r3, #2
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d1ee      	bne.n	80053ca <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80053ec:	7dfb      	ldrb	r3, [r7, #23]
 80053ee:	2b01      	cmp	r3, #1
 80053f0:	d105      	bne.n	80053fe <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053f2:	4b3c      	ldr	r3, [pc, #240]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 80053f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053f6:	4a3b      	ldr	r2, [pc, #236]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 80053f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053fc:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	699b      	ldr	r3, [r3, #24]
 8005402:	2b00      	cmp	r3, #0
 8005404:	f000 80a4 	beq.w	8005550 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005408:	4b36      	ldr	r3, [pc, #216]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 800540a:	689b      	ldr	r3, [r3, #8]
 800540c:	f003 030c 	and.w	r3, r3, #12
 8005410:	2b08      	cmp	r3, #8
 8005412:	d06b      	beq.n	80054ec <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	699b      	ldr	r3, [r3, #24]
 8005418:	2b02      	cmp	r3, #2
 800541a:	d149      	bne.n	80054b0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800541c:	4b31      	ldr	r3, [pc, #196]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a30      	ldr	r2, [pc, #192]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 8005422:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005426:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005428:	f7fe fc84 	bl	8003d34 <HAL_GetTick>
 800542c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800542e:	e008      	b.n	8005442 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005430:	f7fe fc80 	bl	8003d34 <HAL_GetTick>
 8005434:	4602      	mov	r2, r0
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	1ad3      	subs	r3, r2, r3
 800543a:	2b02      	cmp	r3, #2
 800543c:	d901      	bls.n	8005442 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800543e:	2303      	movs	r3, #3
 8005440:	e087      	b.n	8005552 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005442:	4b28      	ldr	r3, [pc, #160]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800544a:	2b00      	cmp	r3, #0
 800544c:	d1f0      	bne.n	8005430 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	69da      	ldr	r2, [r3, #28]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6a1b      	ldr	r3, [r3, #32]
 8005456:	431a      	orrs	r2, r3
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800545c:	019b      	lsls	r3, r3, #6
 800545e:	431a      	orrs	r2, r3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005464:	085b      	lsrs	r3, r3, #1
 8005466:	3b01      	subs	r3, #1
 8005468:	041b      	lsls	r3, r3, #16
 800546a:	431a      	orrs	r2, r3
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005470:	061b      	lsls	r3, r3, #24
 8005472:	4313      	orrs	r3, r2
 8005474:	4a1b      	ldr	r2, [pc, #108]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 8005476:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800547a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800547c:	4b19      	ldr	r3, [pc, #100]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a18      	ldr	r2, [pc, #96]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 8005482:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005486:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005488:	f7fe fc54 	bl	8003d34 <HAL_GetTick>
 800548c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800548e:	e008      	b.n	80054a2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005490:	f7fe fc50 	bl	8003d34 <HAL_GetTick>
 8005494:	4602      	mov	r2, r0
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	1ad3      	subs	r3, r2, r3
 800549a:	2b02      	cmp	r3, #2
 800549c:	d901      	bls.n	80054a2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800549e:	2303      	movs	r3, #3
 80054a0:	e057      	b.n	8005552 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054a2:	4b10      	ldr	r3, [pc, #64]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d0f0      	beq.n	8005490 <HAL_RCC_OscConfig+0x478>
 80054ae:	e04f      	b.n	8005550 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054b0:	4b0c      	ldr	r3, [pc, #48]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a0b      	ldr	r2, [pc, #44]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 80054b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80054ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054bc:	f7fe fc3a 	bl	8003d34 <HAL_GetTick>
 80054c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054c2:	e008      	b.n	80054d6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054c4:	f7fe fc36 	bl	8003d34 <HAL_GetTick>
 80054c8:	4602      	mov	r2, r0
 80054ca:	693b      	ldr	r3, [r7, #16]
 80054cc:	1ad3      	subs	r3, r2, r3
 80054ce:	2b02      	cmp	r3, #2
 80054d0:	d901      	bls.n	80054d6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80054d2:	2303      	movs	r3, #3
 80054d4:	e03d      	b.n	8005552 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054d6:	4b03      	ldr	r3, [pc, #12]	@ (80054e4 <HAL_RCC_OscConfig+0x4cc>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d1f0      	bne.n	80054c4 <HAL_RCC_OscConfig+0x4ac>
 80054e2:	e035      	b.n	8005550 <HAL_RCC_OscConfig+0x538>
 80054e4:	40023800 	.word	0x40023800
 80054e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80054ec:	4b1b      	ldr	r3, [pc, #108]	@ (800555c <HAL_RCC_OscConfig+0x544>)
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	699b      	ldr	r3, [r3, #24]
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	d028      	beq.n	800554c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005504:	429a      	cmp	r2, r3
 8005506:	d121      	bne.n	800554c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005512:	429a      	cmp	r2, r3
 8005514:	d11a      	bne.n	800554c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005516:	68fa      	ldr	r2, [r7, #12]
 8005518:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800551c:	4013      	ands	r3, r2
 800551e:	687a      	ldr	r2, [r7, #4]
 8005520:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005522:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005524:	4293      	cmp	r3, r2
 8005526:	d111      	bne.n	800554c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005532:	085b      	lsrs	r3, r3, #1
 8005534:	3b01      	subs	r3, #1
 8005536:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005538:	429a      	cmp	r2, r3
 800553a:	d107      	bne.n	800554c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005546:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005548:	429a      	cmp	r2, r3
 800554a:	d001      	beq.n	8005550 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800554c:	2301      	movs	r3, #1
 800554e:	e000      	b.n	8005552 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8005550:	2300      	movs	r3, #0
}
 8005552:	4618      	mov	r0, r3
 8005554:	3718      	adds	r7, #24
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}
 800555a:	bf00      	nop
 800555c:	40023800 	.word	0x40023800

08005560 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b084      	sub	sp, #16
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
 8005568:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800556a:	2300      	movs	r3, #0
 800556c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d101      	bne.n	8005578 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005574:	2301      	movs	r3, #1
 8005576:	e0d0      	b.n	800571a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005578:	4b6a      	ldr	r3, [pc, #424]	@ (8005724 <HAL_RCC_ClockConfig+0x1c4>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f003 030f 	and.w	r3, r3, #15
 8005580:	683a      	ldr	r2, [r7, #0]
 8005582:	429a      	cmp	r2, r3
 8005584:	d910      	bls.n	80055a8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005586:	4b67      	ldr	r3, [pc, #412]	@ (8005724 <HAL_RCC_ClockConfig+0x1c4>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f023 020f 	bic.w	r2, r3, #15
 800558e:	4965      	ldr	r1, [pc, #404]	@ (8005724 <HAL_RCC_ClockConfig+0x1c4>)
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	4313      	orrs	r3, r2
 8005594:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005596:	4b63      	ldr	r3, [pc, #396]	@ (8005724 <HAL_RCC_ClockConfig+0x1c4>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f003 030f 	and.w	r3, r3, #15
 800559e:	683a      	ldr	r2, [r7, #0]
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d001      	beq.n	80055a8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80055a4:	2301      	movs	r3, #1
 80055a6:	e0b8      	b.n	800571a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 0302 	and.w	r3, r3, #2
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d020      	beq.n	80055f6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0304 	and.w	r3, r3, #4
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d005      	beq.n	80055cc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80055c0:	4b59      	ldr	r3, [pc, #356]	@ (8005728 <HAL_RCC_ClockConfig+0x1c8>)
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	4a58      	ldr	r2, [pc, #352]	@ (8005728 <HAL_RCC_ClockConfig+0x1c8>)
 80055c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80055ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f003 0308 	and.w	r3, r3, #8
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d005      	beq.n	80055e4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80055d8:	4b53      	ldr	r3, [pc, #332]	@ (8005728 <HAL_RCC_ClockConfig+0x1c8>)
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	4a52      	ldr	r2, [pc, #328]	@ (8005728 <HAL_RCC_ClockConfig+0x1c8>)
 80055de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80055e2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055e4:	4b50      	ldr	r3, [pc, #320]	@ (8005728 <HAL_RCC_ClockConfig+0x1c8>)
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	494d      	ldr	r1, [pc, #308]	@ (8005728 <HAL_RCC_ClockConfig+0x1c8>)
 80055f2:	4313      	orrs	r3, r2
 80055f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f003 0301 	and.w	r3, r3, #1
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d040      	beq.n	8005684 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	2b01      	cmp	r3, #1
 8005608:	d107      	bne.n	800561a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800560a:	4b47      	ldr	r3, [pc, #284]	@ (8005728 <HAL_RCC_ClockConfig+0x1c8>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005612:	2b00      	cmp	r3, #0
 8005614:	d115      	bne.n	8005642 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005616:	2301      	movs	r3, #1
 8005618:	e07f      	b.n	800571a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	2b02      	cmp	r3, #2
 8005620:	d107      	bne.n	8005632 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005622:	4b41      	ldr	r3, [pc, #260]	@ (8005728 <HAL_RCC_ClockConfig+0x1c8>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800562a:	2b00      	cmp	r3, #0
 800562c:	d109      	bne.n	8005642 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	e073      	b.n	800571a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005632:	4b3d      	ldr	r3, [pc, #244]	@ (8005728 <HAL_RCC_ClockConfig+0x1c8>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f003 0302 	and.w	r3, r3, #2
 800563a:	2b00      	cmp	r3, #0
 800563c:	d101      	bne.n	8005642 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e06b      	b.n	800571a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005642:	4b39      	ldr	r3, [pc, #228]	@ (8005728 <HAL_RCC_ClockConfig+0x1c8>)
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	f023 0203 	bic.w	r2, r3, #3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	4936      	ldr	r1, [pc, #216]	@ (8005728 <HAL_RCC_ClockConfig+0x1c8>)
 8005650:	4313      	orrs	r3, r2
 8005652:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005654:	f7fe fb6e 	bl	8003d34 <HAL_GetTick>
 8005658:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800565a:	e00a      	b.n	8005672 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800565c:	f7fe fb6a 	bl	8003d34 <HAL_GetTick>
 8005660:	4602      	mov	r2, r0
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	1ad3      	subs	r3, r2, r3
 8005666:	f241 3288 	movw	r2, #5000	@ 0x1388
 800566a:	4293      	cmp	r3, r2
 800566c:	d901      	bls.n	8005672 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800566e:	2303      	movs	r3, #3
 8005670:	e053      	b.n	800571a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005672:	4b2d      	ldr	r3, [pc, #180]	@ (8005728 <HAL_RCC_ClockConfig+0x1c8>)
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	f003 020c 	and.w	r2, r3, #12
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	009b      	lsls	r3, r3, #2
 8005680:	429a      	cmp	r2, r3
 8005682:	d1eb      	bne.n	800565c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005684:	4b27      	ldr	r3, [pc, #156]	@ (8005724 <HAL_RCC_ClockConfig+0x1c4>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 030f 	and.w	r3, r3, #15
 800568c:	683a      	ldr	r2, [r7, #0]
 800568e:	429a      	cmp	r2, r3
 8005690:	d210      	bcs.n	80056b4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005692:	4b24      	ldr	r3, [pc, #144]	@ (8005724 <HAL_RCC_ClockConfig+0x1c4>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f023 020f 	bic.w	r2, r3, #15
 800569a:	4922      	ldr	r1, [pc, #136]	@ (8005724 <HAL_RCC_ClockConfig+0x1c4>)
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	4313      	orrs	r3, r2
 80056a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056a2:	4b20      	ldr	r3, [pc, #128]	@ (8005724 <HAL_RCC_ClockConfig+0x1c4>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f003 030f 	and.w	r3, r3, #15
 80056aa:	683a      	ldr	r2, [r7, #0]
 80056ac:	429a      	cmp	r2, r3
 80056ae:	d001      	beq.n	80056b4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	e032      	b.n	800571a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f003 0304 	and.w	r3, r3, #4
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d008      	beq.n	80056d2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80056c0:	4b19      	ldr	r3, [pc, #100]	@ (8005728 <HAL_RCC_ClockConfig+0x1c8>)
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	68db      	ldr	r3, [r3, #12]
 80056cc:	4916      	ldr	r1, [pc, #88]	@ (8005728 <HAL_RCC_ClockConfig+0x1c8>)
 80056ce:	4313      	orrs	r3, r2
 80056d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 0308 	and.w	r3, r3, #8
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d009      	beq.n	80056f2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80056de:	4b12      	ldr	r3, [pc, #72]	@ (8005728 <HAL_RCC_ClockConfig+0x1c8>)
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	691b      	ldr	r3, [r3, #16]
 80056ea:	00db      	lsls	r3, r3, #3
 80056ec:	490e      	ldr	r1, [pc, #56]	@ (8005728 <HAL_RCC_ClockConfig+0x1c8>)
 80056ee:	4313      	orrs	r3, r2
 80056f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80056f2:	f000 f821 	bl	8005738 <HAL_RCC_GetSysClockFreq>
 80056f6:	4602      	mov	r2, r0
 80056f8:	4b0b      	ldr	r3, [pc, #44]	@ (8005728 <HAL_RCC_ClockConfig+0x1c8>)
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	091b      	lsrs	r3, r3, #4
 80056fe:	f003 030f 	and.w	r3, r3, #15
 8005702:	490a      	ldr	r1, [pc, #40]	@ (800572c <HAL_RCC_ClockConfig+0x1cc>)
 8005704:	5ccb      	ldrb	r3, [r1, r3]
 8005706:	fa22 f303 	lsr.w	r3, r2, r3
 800570a:	4a09      	ldr	r2, [pc, #36]	@ (8005730 <HAL_RCC_ClockConfig+0x1d0>)
 800570c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800570e:	4b09      	ldr	r3, [pc, #36]	@ (8005734 <HAL_RCC_ClockConfig+0x1d4>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4618      	mov	r0, r3
 8005714:	f7fe faca 	bl	8003cac <HAL_InitTick>

  return HAL_OK;
 8005718:	2300      	movs	r3, #0
}
 800571a:	4618      	mov	r0, r3
 800571c:	3710      	adds	r7, #16
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	40023c00 	.word	0x40023c00
 8005728:	40023800 	.word	0x40023800
 800572c:	0800abc8 	.word	0x0800abc8
 8005730:	20000028 	.word	0x20000028
 8005734:	2000005c 	.word	0x2000005c

08005738 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005738:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800573c:	b090      	sub	sp, #64	@ 0x40
 800573e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005740:	2300      	movs	r3, #0
 8005742:	637b      	str	r3, [r7, #52]	@ 0x34
 8005744:	2300      	movs	r3, #0
 8005746:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005748:	2300      	movs	r3, #0
 800574a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800574c:	2300      	movs	r3, #0
 800574e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005750:	4b59      	ldr	r3, [pc, #356]	@ (80058b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	f003 030c 	and.w	r3, r3, #12
 8005758:	2b08      	cmp	r3, #8
 800575a:	d00d      	beq.n	8005778 <HAL_RCC_GetSysClockFreq+0x40>
 800575c:	2b08      	cmp	r3, #8
 800575e:	f200 80a1 	bhi.w	80058a4 <HAL_RCC_GetSysClockFreq+0x16c>
 8005762:	2b00      	cmp	r3, #0
 8005764:	d002      	beq.n	800576c <HAL_RCC_GetSysClockFreq+0x34>
 8005766:	2b04      	cmp	r3, #4
 8005768:	d003      	beq.n	8005772 <HAL_RCC_GetSysClockFreq+0x3a>
 800576a:	e09b      	b.n	80058a4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800576c:	4b53      	ldr	r3, [pc, #332]	@ (80058bc <HAL_RCC_GetSysClockFreq+0x184>)
 800576e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005770:	e09b      	b.n	80058aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005772:	4b53      	ldr	r3, [pc, #332]	@ (80058c0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005774:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005776:	e098      	b.n	80058aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005778:	4b4f      	ldr	r3, [pc, #316]	@ (80058b8 <HAL_RCC_GetSysClockFreq+0x180>)
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005780:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005782:	4b4d      	ldr	r3, [pc, #308]	@ (80058b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800578a:	2b00      	cmp	r3, #0
 800578c:	d028      	beq.n	80057e0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800578e:	4b4a      	ldr	r3, [pc, #296]	@ (80058b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	099b      	lsrs	r3, r3, #6
 8005794:	2200      	movs	r2, #0
 8005796:	623b      	str	r3, [r7, #32]
 8005798:	627a      	str	r2, [r7, #36]	@ 0x24
 800579a:	6a3b      	ldr	r3, [r7, #32]
 800579c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80057a0:	2100      	movs	r1, #0
 80057a2:	4b47      	ldr	r3, [pc, #284]	@ (80058c0 <HAL_RCC_GetSysClockFreq+0x188>)
 80057a4:	fb03 f201 	mul.w	r2, r3, r1
 80057a8:	2300      	movs	r3, #0
 80057aa:	fb00 f303 	mul.w	r3, r0, r3
 80057ae:	4413      	add	r3, r2
 80057b0:	4a43      	ldr	r2, [pc, #268]	@ (80058c0 <HAL_RCC_GetSysClockFreq+0x188>)
 80057b2:	fba0 1202 	umull	r1, r2, r0, r2
 80057b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80057b8:	460a      	mov	r2, r1
 80057ba:	62ba      	str	r2, [r7, #40]	@ 0x28
 80057bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057be:	4413      	add	r3, r2
 80057c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057c4:	2200      	movs	r2, #0
 80057c6:	61bb      	str	r3, [r7, #24]
 80057c8:	61fa      	str	r2, [r7, #28]
 80057ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80057ce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80057d2:	f7fb fa09 	bl	8000be8 <__aeabi_uldivmod>
 80057d6:	4602      	mov	r2, r0
 80057d8:	460b      	mov	r3, r1
 80057da:	4613      	mov	r3, r2
 80057dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057de:	e053      	b.n	8005888 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057e0:	4b35      	ldr	r3, [pc, #212]	@ (80058b8 <HAL_RCC_GetSysClockFreq+0x180>)
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	099b      	lsrs	r3, r3, #6
 80057e6:	2200      	movs	r2, #0
 80057e8:	613b      	str	r3, [r7, #16]
 80057ea:	617a      	str	r2, [r7, #20]
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80057f2:	f04f 0b00 	mov.w	fp, #0
 80057f6:	4652      	mov	r2, sl
 80057f8:	465b      	mov	r3, fp
 80057fa:	f04f 0000 	mov.w	r0, #0
 80057fe:	f04f 0100 	mov.w	r1, #0
 8005802:	0159      	lsls	r1, r3, #5
 8005804:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005808:	0150      	lsls	r0, r2, #5
 800580a:	4602      	mov	r2, r0
 800580c:	460b      	mov	r3, r1
 800580e:	ebb2 080a 	subs.w	r8, r2, sl
 8005812:	eb63 090b 	sbc.w	r9, r3, fp
 8005816:	f04f 0200 	mov.w	r2, #0
 800581a:	f04f 0300 	mov.w	r3, #0
 800581e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005822:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005826:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800582a:	ebb2 0408 	subs.w	r4, r2, r8
 800582e:	eb63 0509 	sbc.w	r5, r3, r9
 8005832:	f04f 0200 	mov.w	r2, #0
 8005836:	f04f 0300 	mov.w	r3, #0
 800583a:	00eb      	lsls	r3, r5, #3
 800583c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005840:	00e2      	lsls	r2, r4, #3
 8005842:	4614      	mov	r4, r2
 8005844:	461d      	mov	r5, r3
 8005846:	eb14 030a 	adds.w	r3, r4, sl
 800584a:	603b      	str	r3, [r7, #0]
 800584c:	eb45 030b 	adc.w	r3, r5, fp
 8005850:	607b      	str	r3, [r7, #4]
 8005852:	f04f 0200 	mov.w	r2, #0
 8005856:	f04f 0300 	mov.w	r3, #0
 800585a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800585e:	4629      	mov	r1, r5
 8005860:	028b      	lsls	r3, r1, #10
 8005862:	4621      	mov	r1, r4
 8005864:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005868:	4621      	mov	r1, r4
 800586a:	028a      	lsls	r2, r1, #10
 800586c:	4610      	mov	r0, r2
 800586e:	4619      	mov	r1, r3
 8005870:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005872:	2200      	movs	r2, #0
 8005874:	60bb      	str	r3, [r7, #8]
 8005876:	60fa      	str	r2, [r7, #12]
 8005878:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800587c:	f7fb f9b4 	bl	8000be8 <__aeabi_uldivmod>
 8005880:	4602      	mov	r2, r0
 8005882:	460b      	mov	r3, r1
 8005884:	4613      	mov	r3, r2
 8005886:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005888:	4b0b      	ldr	r3, [pc, #44]	@ (80058b8 <HAL_RCC_GetSysClockFreq+0x180>)
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	0c1b      	lsrs	r3, r3, #16
 800588e:	f003 0303 	and.w	r3, r3, #3
 8005892:	3301      	adds	r3, #1
 8005894:	005b      	lsls	r3, r3, #1
 8005896:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005898:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800589a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800589c:	fbb2 f3f3 	udiv	r3, r2, r3
 80058a0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80058a2:	e002      	b.n	80058aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80058a4:	4b05      	ldr	r3, [pc, #20]	@ (80058bc <HAL_RCC_GetSysClockFreq+0x184>)
 80058a6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80058a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80058aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3740      	adds	r7, #64	@ 0x40
 80058b0:	46bd      	mov	sp, r7
 80058b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058b6:	bf00      	nop
 80058b8:	40023800 	.word	0x40023800
 80058bc:	00f42400 	.word	0x00f42400
 80058c0:	017d7840 	.word	0x017d7840

080058c4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058c4:	b480      	push	{r7}
 80058c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058c8:	4b03      	ldr	r3, [pc, #12]	@ (80058d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80058ca:	681b      	ldr	r3, [r3, #0]
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	46bd      	mov	sp, r7
 80058d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d4:	4770      	bx	lr
 80058d6:	bf00      	nop
 80058d8:	20000028 	.word	0x20000028

080058dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80058e0:	f7ff fff0 	bl	80058c4 <HAL_RCC_GetHCLKFreq>
 80058e4:	4602      	mov	r2, r0
 80058e6:	4b05      	ldr	r3, [pc, #20]	@ (80058fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	0a9b      	lsrs	r3, r3, #10
 80058ec:	f003 0307 	and.w	r3, r3, #7
 80058f0:	4903      	ldr	r1, [pc, #12]	@ (8005900 <HAL_RCC_GetPCLK1Freq+0x24>)
 80058f2:	5ccb      	ldrb	r3, [r1, r3]
 80058f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	bd80      	pop	{r7, pc}
 80058fc:	40023800 	.word	0x40023800
 8005900:	0800abd8 	.word	0x0800abd8

08005904 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005908:	f7ff ffdc 	bl	80058c4 <HAL_RCC_GetHCLKFreq>
 800590c:	4602      	mov	r2, r0
 800590e:	4b05      	ldr	r3, [pc, #20]	@ (8005924 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	0b5b      	lsrs	r3, r3, #13
 8005914:	f003 0307 	and.w	r3, r3, #7
 8005918:	4903      	ldr	r1, [pc, #12]	@ (8005928 <HAL_RCC_GetPCLK2Freq+0x24>)
 800591a:	5ccb      	ldrb	r3, [r1, r3]
 800591c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005920:	4618      	mov	r0, r3
 8005922:	bd80      	pop	{r7, pc}
 8005924:	40023800 	.word	0x40023800
 8005928:	0800abd8 	.word	0x0800abd8

0800592c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b088      	sub	sp, #32
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005934:	2300      	movs	r3, #0
 8005936:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005938:	2300      	movs	r3, #0
 800593a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800593c:	2300      	movs	r3, #0
 800593e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005940:	2300      	movs	r3, #0
 8005942:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005944:	2300      	movs	r3, #0
 8005946:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 0301 	and.w	r3, r3, #1
 8005950:	2b00      	cmp	r3, #0
 8005952:	d012      	beq.n	800597a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005954:	4b69      	ldr	r3, [pc, #420]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	4a68      	ldr	r2, [pc, #416]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800595a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800595e:	6093      	str	r3, [r2, #8]
 8005960:	4b66      	ldr	r3, [pc, #408]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005962:	689a      	ldr	r2, [r3, #8]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005968:	4964      	ldr	r1, [pc, #400]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800596a:	4313      	orrs	r3, r2
 800596c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005972:	2b00      	cmp	r3, #0
 8005974:	d101      	bne.n	800597a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8005976:	2301      	movs	r3, #1
 8005978:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005982:	2b00      	cmp	r3, #0
 8005984:	d017      	beq.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005986:	4b5d      	ldr	r3, [pc, #372]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005988:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800598c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005994:	4959      	ldr	r1, [pc, #356]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005996:	4313      	orrs	r3, r2
 8005998:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059a0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059a4:	d101      	bne.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80059a6:	2301      	movs	r3, #1
 80059a8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d101      	bne.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80059b2:	2301      	movs	r3, #1
 80059b4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d017      	beq.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80059c2:	4b4e      	ldr	r3, [pc, #312]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80059c8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059d0:	494a      	ldr	r1, [pc, #296]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059d2:	4313      	orrs	r3, r2
 80059d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80059e0:	d101      	bne.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80059e2:	2301      	movs	r3, #1
 80059e4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d101      	bne.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80059ee:	2301      	movs	r3, #1
 80059f0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d001      	beq.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80059fe:	2301      	movs	r3, #1
 8005a00:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f003 0320 	and.w	r3, r3, #32
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	f000 808b 	beq.w	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005a10:	4b3a      	ldr	r3, [pc, #232]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a14:	4a39      	ldr	r2, [pc, #228]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a1c:	4b37      	ldr	r3, [pc, #220]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a24:	60bb      	str	r3, [r7, #8]
 8005a26:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005a28:	4b35      	ldr	r3, [pc, #212]	@ (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a34      	ldr	r2, [pc, #208]	@ (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005a2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a34:	f7fe f97e 	bl	8003d34 <HAL_GetTick>
 8005a38:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005a3a:	e008      	b.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a3c:	f7fe f97a 	bl	8003d34 <HAL_GetTick>
 8005a40:	4602      	mov	r2, r0
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	1ad3      	subs	r3, r2, r3
 8005a46:	2b64      	cmp	r3, #100	@ 0x64
 8005a48:	d901      	bls.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005a4a:	2303      	movs	r3, #3
 8005a4c:	e357      	b.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005a4e:	4b2c      	ldr	r3, [pc, #176]	@ (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d0f0      	beq.n	8005a3c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a5a:	4b28      	ldr	r3, [pc, #160]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a62:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d035      	beq.n	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a72:	693a      	ldr	r2, [r7, #16]
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d02e      	beq.n	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a78:	4b20      	ldr	r3, [pc, #128]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a7c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a80:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005a82:	4b1e      	ldr	r3, [pc, #120]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a86:	4a1d      	ldr	r2, [pc, #116]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a8c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005a8e:	4b1b      	ldr	r3, [pc, #108]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a92:	4a1a      	ldr	r2, [pc, #104]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a98:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005a9a:	4a18      	ldr	r2, [pc, #96]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005aa0:	4b16      	ldr	r3, [pc, #88]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005aa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aa4:	f003 0301 	and.w	r3, r3, #1
 8005aa8:	2b01      	cmp	r3, #1
 8005aaa:	d114      	bne.n	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aac:	f7fe f942 	bl	8003d34 <HAL_GetTick>
 8005ab0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ab2:	e00a      	b.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ab4:	f7fe f93e 	bl	8003d34 <HAL_GetTick>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	1ad3      	subs	r3, r2, r3
 8005abe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d901      	bls.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	e319      	b.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005aca:	4b0c      	ldr	r3, [pc, #48]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005acc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ace:	f003 0302 	and.w	r3, r3, #2
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d0ee      	beq.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ada:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ade:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ae2:	d111      	bne.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005ae4:	4b05      	ldr	r3, [pc, #20]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005af0:	4b04      	ldr	r3, [pc, #16]	@ (8005b04 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005af2:	400b      	ands	r3, r1
 8005af4:	4901      	ldr	r1, [pc, #4]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005af6:	4313      	orrs	r3, r2
 8005af8:	608b      	str	r3, [r1, #8]
 8005afa:	e00b      	b.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005afc:	40023800 	.word	0x40023800
 8005b00:	40007000 	.word	0x40007000
 8005b04:	0ffffcff 	.word	0x0ffffcff
 8005b08:	4baa      	ldr	r3, [pc, #680]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	4aa9      	ldr	r2, [pc, #676]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b0e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005b12:	6093      	str	r3, [r2, #8]
 8005b14:	4ba7      	ldr	r3, [pc, #668]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b16:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b20:	49a4      	ldr	r1, [pc, #656]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b22:	4313      	orrs	r3, r2
 8005b24:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f003 0310 	and.w	r3, r3, #16
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d010      	beq.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005b32:	4ba0      	ldr	r3, [pc, #640]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005b38:	4a9e      	ldr	r2, [pc, #632]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b3e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005b42:	4b9c      	ldr	r3, [pc, #624]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b44:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b4c:	4999      	ldr	r1, [pc, #612]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d00a      	beq.n	8005b76 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b60:	4b94      	ldr	r3, [pc, #592]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b66:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b6e:	4991      	ldr	r1, [pc, #580]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b70:	4313      	orrs	r3, r2
 8005b72:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d00a      	beq.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005b82:	4b8c      	ldr	r3, [pc, #560]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b88:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005b90:	4988      	ldr	r1, [pc, #544]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b92:	4313      	orrs	r3, r2
 8005b94:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d00a      	beq.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005ba4:	4b83      	ldr	r3, [pc, #524]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005baa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005bb2:	4980      	ldr	r1, [pc, #512]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d00a      	beq.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005bc6:	4b7b      	ldr	r3, [pc, #492]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005bc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bcc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bd4:	4977      	ldr	r1, [pc, #476]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d00a      	beq.n	8005bfe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005be8:	4b72      	ldr	r3, [pc, #456]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bee:	f023 0203 	bic.w	r2, r3, #3
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bf6:	496f      	ldr	r1, [pc, #444]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d00a      	beq.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005c0a:	4b6a      	ldr	r3, [pc, #424]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c10:	f023 020c 	bic.w	r2, r3, #12
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c18:	4966      	ldr	r1, [pc, #408]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d00a      	beq.n	8005c42 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005c2c:	4b61      	ldr	r3, [pc, #388]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c32:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c3a:	495e      	ldr	r1, [pc, #376]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d00a      	beq.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005c4e:	4b59      	ldr	r3, [pc, #356]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c54:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c5c:	4955      	ldr	r1, [pc, #340]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d00a      	beq.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005c70:	4b50      	ldr	r3, [pc, #320]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c76:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c7e:	494d      	ldr	r1, [pc, #308]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c80:	4313      	orrs	r3, r2
 8005c82:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d00a      	beq.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005c92:	4b48      	ldr	r3, [pc, #288]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c98:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ca0:	4944      	ldr	r1, [pc, #272]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d00a      	beq.n	8005cca <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005cb4:	4b3f      	ldr	r3, [pc, #252]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cba:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cc2:	493c      	ldr	r1, [pc, #240]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d00a      	beq.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005cd6:	4b37      	ldr	r3, [pc, #220]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cdc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ce4:	4933      	ldr	r1, [pc, #204]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d00a      	beq.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005cf8:	4b2e      	ldr	r3, [pc, #184]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cfe:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d06:	492b      	ldr	r1, [pc, #172]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d011      	beq.n	8005d3e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005d1a:	4b26      	ldr	r3, [pc, #152]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005d1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d20:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d28:	4922      	ldr	r1, [pc, #136]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d34:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d38:	d101      	bne.n	8005d3e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f003 0308 	and.w	r3, r3, #8
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d001      	beq.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d00a      	beq.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005d5a:	4b16      	ldr	r3, [pc, #88]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d60:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d68:	4912      	ldr	r1, [pc, #72]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d00b      	beq.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005d7c:	4b0d      	ldr	r3, [pc, #52]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d82:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d8c:	4909      	ldr	r1, [pc, #36]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005d94:	69fb      	ldr	r3, [r7, #28]
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	d006      	beq.n	8005da8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	f000 80d9 	beq.w	8005f5a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005da8:	4b02      	ldr	r3, [pc, #8]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a01      	ldr	r2, [pc, #4]	@ (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005dae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005db2:	e001      	b.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8005db4:	40023800 	.word	0x40023800
 8005db8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005dba:	f7fd ffbb 	bl	8003d34 <HAL_GetTick>
 8005dbe:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005dc0:	e008      	b.n	8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005dc2:	f7fd ffb7 	bl	8003d34 <HAL_GetTick>
 8005dc6:	4602      	mov	r2, r0
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	1ad3      	subs	r3, r2, r3
 8005dcc:	2b64      	cmp	r3, #100	@ 0x64
 8005dce:	d901      	bls.n	8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005dd0:	2303      	movs	r3, #3
 8005dd2:	e194      	b.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005dd4:	4b6c      	ldr	r3, [pc, #432]	@ (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d1f0      	bne.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 0301 	and.w	r3, r3, #1
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d021      	beq.n	8005e30 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d11d      	bne.n	8005e30 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005df4:	4b64      	ldr	r3, [pc, #400]	@ (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005df6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005dfa:	0c1b      	lsrs	r3, r3, #16
 8005dfc:	f003 0303 	and.w	r3, r3, #3
 8005e00:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005e02:	4b61      	ldr	r3, [pc, #388]	@ (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e08:	0e1b      	lsrs	r3, r3, #24
 8005e0a:	f003 030f 	and.w	r3, r3, #15
 8005e0e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	019a      	lsls	r2, r3, #6
 8005e16:	693b      	ldr	r3, [r7, #16]
 8005e18:	041b      	lsls	r3, r3, #16
 8005e1a:	431a      	orrs	r2, r3
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	061b      	lsls	r3, r3, #24
 8005e20:	431a      	orrs	r2, r3
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	071b      	lsls	r3, r3, #28
 8005e28:	4957      	ldr	r1, [pc, #348]	@ (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d004      	beq.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e40:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e44:	d00a      	beq.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d02e      	beq.n	8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e56:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005e5a:	d129      	bne.n	8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005e5c:	4b4a      	ldr	r3, [pc, #296]	@ (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e62:	0c1b      	lsrs	r3, r3, #16
 8005e64:	f003 0303 	and.w	r3, r3, #3
 8005e68:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005e6a:	4b47      	ldr	r3, [pc, #284]	@ (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e70:	0f1b      	lsrs	r3, r3, #28
 8005e72:	f003 0307 	and.w	r3, r3, #7
 8005e76:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	019a      	lsls	r2, r3, #6
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	041b      	lsls	r3, r3, #16
 8005e82:	431a      	orrs	r2, r3
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	68db      	ldr	r3, [r3, #12]
 8005e88:	061b      	lsls	r3, r3, #24
 8005e8a:	431a      	orrs	r2, r3
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	071b      	lsls	r3, r3, #28
 8005e90:	493d      	ldr	r1, [pc, #244]	@ (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e92:	4313      	orrs	r3, r2
 8005e94:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005e98:	4b3b      	ldr	r3, [pc, #236]	@ (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e9e:	f023 021f 	bic.w	r2, r3, #31
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ea6:	3b01      	subs	r3, #1
 8005ea8:	4937      	ldr	r1, [pc, #220]	@ (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d01d      	beq.n	8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005ebc:	4b32      	ldr	r3, [pc, #200]	@ (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ebe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ec2:	0e1b      	lsrs	r3, r3, #24
 8005ec4:	f003 030f 	and.w	r3, r3, #15
 8005ec8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005eca:	4b2f      	ldr	r3, [pc, #188]	@ (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ecc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ed0:	0f1b      	lsrs	r3, r3, #28
 8005ed2:	f003 0307 	and.w	r3, r3, #7
 8005ed6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	019a      	lsls	r2, r3, #6
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	691b      	ldr	r3, [r3, #16]
 8005ee2:	041b      	lsls	r3, r3, #16
 8005ee4:	431a      	orrs	r2, r3
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	061b      	lsls	r3, r3, #24
 8005eea:	431a      	orrs	r2, r3
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	071b      	lsls	r3, r3, #28
 8005ef0:	4925      	ldr	r1, [pc, #148]	@ (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d011      	beq.n	8005f28 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	019a      	lsls	r2, r3, #6
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	691b      	ldr	r3, [r3, #16]
 8005f0e:	041b      	lsls	r3, r3, #16
 8005f10:	431a      	orrs	r2, r3
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	68db      	ldr	r3, [r3, #12]
 8005f16:	061b      	lsls	r3, r3, #24
 8005f18:	431a      	orrs	r2, r3
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	071b      	lsls	r3, r3, #28
 8005f20:	4919      	ldr	r1, [pc, #100]	@ (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f22:	4313      	orrs	r3, r2
 8005f24:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005f28:	4b17      	ldr	r3, [pc, #92]	@ (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a16      	ldr	r2, [pc, #88]	@ (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f2e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005f32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f34:	f7fd fefe 	bl	8003d34 <HAL_GetTick>
 8005f38:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005f3a:	e008      	b.n	8005f4e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005f3c:	f7fd fefa 	bl	8003d34 <HAL_GetTick>
 8005f40:	4602      	mov	r2, r0
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	1ad3      	subs	r3, r2, r3
 8005f46:	2b64      	cmp	r3, #100	@ 0x64
 8005f48:	d901      	bls.n	8005f4e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f4a:	2303      	movs	r3, #3
 8005f4c:	e0d7      	b.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005f4e:	4b0e      	ldr	r3, [pc, #56]	@ (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d0f0      	beq.n	8005f3c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005f5a:	69bb      	ldr	r3, [r7, #24]
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	f040 80cd 	bne.w	80060fc <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005f62:	4b09      	ldr	r3, [pc, #36]	@ (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a08      	ldr	r2, [pc, #32]	@ (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f68:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f6c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f6e:	f7fd fee1 	bl	8003d34 <HAL_GetTick>
 8005f72:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005f74:	e00a      	b.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005f76:	f7fd fedd 	bl	8003d34 <HAL_GetTick>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	1ad3      	subs	r3, r2, r3
 8005f80:	2b64      	cmp	r3, #100	@ 0x64
 8005f82:	d903      	bls.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f84:	2303      	movs	r3, #3
 8005f86:	e0ba      	b.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8005f88:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005f8c:	4b5e      	ldr	r3, [pc, #376]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f98:	d0ed      	beq.n	8005f76 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d003      	beq.n	8005fae <HAL_RCCEx_PeriphCLKConfig+0x682>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d009      	beq.n	8005fc2 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d02e      	beq.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d12a      	bne.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005fc2:	4b51      	ldr	r3, [pc, #324]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005fc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fc8:	0c1b      	lsrs	r3, r3, #16
 8005fca:	f003 0303 	and.w	r3, r3, #3
 8005fce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005fd0:	4b4d      	ldr	r3, [pc, #308]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fd6:	0f1b      	lsrs	r3, r3, #28
 8005fd8:	f003 0307 	and.w	r3, r3, #7
 8005fdc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	695b      	ldr	r3, [r3, #20]
 8005fe2:	019a      	lsls	r2, r3, #6
 8005fe4:	693b      	ldr	r3, [r7, #16]
 8005fe6:	041b      	lsls	r3, r3, #16
 8005fe8:	431a      	orrs	r2, r3
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	699b      	ldr	r3, [r3, #24]
 8005fee:	061b      	lsls	r3, r3, #24
 8005ff0:	431a      	orrs	r2, r3
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	071b      	lsls	r3, r3, #28
 8005ff6:	4944      	ldr	r1, [pc, #272]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005ffe:	4b42      	ldr	r3, [pc, #264]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006000:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006004:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800600c:	3b01      	subs	r3, #1
 800600e:	021b      	lsls	r3, r3, #8
 8006010:	493d      	ldr	r1, [pc, #244]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006012:	4313      	orrs	r3, r2
 8006014:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006020:	2b00      	cmp	r3, #0
 8006022:	d022      	beq.n	800606a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006028:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800602c:	d11d      	bne.n	800606a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800602e:	4b36      	ldr	r3, [pc, #216]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006030:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006034:	0e1b      	lsrs	r3, r3, #24
 8006036:	f003 030f 	and.w	r3, r3, #15
 800603a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800603c:	4b32      	ldr	r3, [pc, #200]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800603e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006042:	0f1b      	lsrs	r3, r3, #28
 8006044:	f003 0307 	and.w	r3, r3, #7
 8006048:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	695b      	ldr	r3, [r3, #20]
 800604e:	019a      	lsls	r2, r3, #6
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6a1b      	ldr	r3, [r3, #32]
 8006054:	041b      	lsls	r3, r3, #16
 8006056:	431a      	orrs	r2, r3
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	061b      	lsls	r3, r3, #24
 800605c:	431a      	orrs	r2, r3
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	071b      	lsls	r3, r3, #28
 8006062:	4929      	ldr	r1, [pc, #164]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006064:	4313      	orrs	r3, r2
 8006066:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f003 0308 	and.w	r3, r3, #8
 8006072:	2b00      	cmp	r3, #0
 8006074:	d028      	beq.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006076:	4b24      	ldr	r3, [pc, #144]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006078:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800607c:	0e1b      	lsrs	r3, r3, #24
 800607e:	f003 030f 	and.w	r3, r3, #15
 8006082:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006084:	4b20      	ldr	r3, [pc, #128]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800608a:	0c1b      	lsrs	r3, r3, #16
 800608c:	f003 0303 	and.w	r3, r3, #3
 8006090:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	695b      	ldr	r3, [r3, #20]
 8006096:	019a      	lsls	r2, r3, #6
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	041b      	lsls	r3, r3, #16
 800609c:	431a      	orrs	r2, r3
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	061b      	lsls	r3, r3, #24
 80060a2:	431a      	orrs	r2, r3
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	69db      	ldr	r3, [r3, #28]
 80060a8:	071b      	lsls	r3, r3, #28
 80060aa:	4917      	ldr	r1, [pc, #92]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80060ac:	4313      	orrs	r3, r2
 80060ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80060b2:	4b15      	ldr	r3, [pc, #84]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80060b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80060b8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060c0:	4911      	ldr	r1, [pc, #68]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80060c2:	4313      	orrs	r3, r2
 80060c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80060c8:	4b0f      	ldr	r3, [pc, #60]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a0e      	ldr	r2, [pc, #56]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80060ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060d4:	f7fd fe2e 	bl	8003d34 <HAL_GetTick>
 80060d8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80060da:	e008      	b.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80060dc:	f7fd fe2a 	bl	8003d34 <HAL_GetTick>
 80060e0:	4602      	mov	r2, r0
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	1ad3      	subs	r3, r2, r3
 80060e6:	2b64      	cmp	r3, #100	@ 0x64
 80060e8:	d901      	bls.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80060ea:	2303      	movs	r3, #3
 80060ec:	e007      	b.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80060ee:	4b06      	ldr	r3, [pc, #24]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80060f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80060fa:	d1ef      	bne.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80060fc:	2300      	movs	r3, #0
}
 80060fe:	4618      	mov	r0, r3
 8006100:	3720      	adds	r7, #32
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}
 8006106:	bf00      	nop
 8006108:	40023800 	.word	0x40023800

0800610c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b084      	sub	sp, #16
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d101      	bne.n	800611e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	e09d      	b.n	800625a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006122:	2b00      	cmp	r3, #0
 8006124:	d108      	bne.n	8006138 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800612e:	d009      	beq.n	8006144 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2200      	movs	r2, #0
 8006134:	61da      	str	r2, [r3, #28]
 8006136:	e005      	b.n	8006144 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2200      	movs	r2, #0
 800613c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2200      	movs	r2, #0
 8006142:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006150:	b2db      	uxtb	r3, r3
 8006152:	2b00      	cmp	r3, #0
 8006154:	d106      	bne.n	8006164 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2200      	movs	r2, #0
 800615a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f7fb fd3e 	bl	8001be0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2202      	movs	r2, #2
 8006168:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	681a      	ldr	r2, [r3, #0]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800617a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	68db      	ldr	r3, [r3, #12]
 8006180:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006184:	d902      	bls.n	800618c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006186:	2300      	movs	r3, #0
 8006188:	60fb      	str	r3, [r7, #12]
 800618a:	e002      	b.n	8006192 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800618c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006190:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	68db      	ldr	r3, [r3, #12]
 8006196:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800619a:	d007      	beq.n	80061ac <HAL_SPI_Init+0xa0>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80061a4:	d002      	beq.n	80061ac <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2200      	movs	r2, #0
 80061aa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80061bc:	431a      	orrs	r2, r3
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	691b      	ldr	r3, [r3, #16]
 80061c2:	f003 0302 	and.w	r3, r3, #2
 80061c6:	431a      	orrs	r2, r3
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	695b      	ldr	r3, [r3, #20]
 80061cc:	f003 0301 	and.w	r3, r3, #1
 80061d0:	431a      	orrs	r2, r3
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	699b      	ldr	r3, [r3, #24]
 80061d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80061da:	431a      	orrs	r2, r3
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	69db      	ldr	r3, [r3, #28]
 80061e0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80061e4:	431a      	orrs	r2, r3
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6a1b      	ldr	r3, [r3, #32]
 80061ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061ee:	ea42 0103 	orr.w	r1, r2, r3
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061f6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	430a      	orrs	r2, r1
 8006200:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	699b      	ldr	r3, [r3, #24]
 8006206:	0c1b      	lsrs	r3, r3, #16
 8006208:	f003 0204 	and.w	r2, r3, #4
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006210:	f003 0310 	and.w	r3, r3, #16
 8006214:	431a      	orrs	r2, r3
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800621a:	f003 0308 	and.w	r3, r3, #8
 800621e:	431a      	orrs	r2, r3
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	68db      	ldr	r3, [r3, #12]
 8006224:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006228:	ea42 0103 	orr.w	r1, r2, r3
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	430a      	orrs	r2, r1
 8006238:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	69da      	ldr	r2, [r3, #28]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006248:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2200      	movs	r2, #0
 800624e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2201      	movs	r2, #1
 8006254:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006258:	2300      	movs	r3, #0
}
 800625a:	4618      	mov	r0, r3
 800625c:	3710      	adds	r7, #16
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}

08006262 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006262:	b580      	push	{r7, lr}
 8006264:	b082      	sub	sp, #8
 8006266:	af00      	add	r7, sp, #0
 8006268:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d101      	bne.n	8006274 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	e049      	b.n	8006308 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800627a:	b2db      	uxtb	r3, r3
 800627c:	2b00      	cmp	r3, #0
 800627e:	d106      	bne.n	800628e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2200      	movs	r2, #0
 8006284:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006288:	6878      	ldr	r0, [r7, #4]
 800628a:	f7fb fe71 	bl	8001f70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2202      	movs	r2, #2
 8006292:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681a      	ldr	r2, [r3, #0]
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	3304      	adds	r3, #4
 800629e:	4619      	mov	r1, r3
 80062a0:	4610      	mov	r0, r2
 80062a2:	f000 faa7 	bl	80067f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2201      	movs	r2, #1
 80062aa:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2201      	movs	r2, #1
 80062b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2201      	movs	r2, #1
 80062ba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2201      	movs	r2, #1
 80062c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2201      	movs	r2, #1
 80062ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2201      	movs	r2, #1
 80062d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2201      	movs	r2, #1
 80062da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2201      	movs	r2, #1
 80062e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2201      	movs	r2, #1
 80062ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2201      	movs	r2, #1
 80062f2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2201      	movs	r2, #1
 80062fa:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2201      	movs	r2, #1
 8006302:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006306:	2300      	movs	r3, #0
}
 8006308:	4618      	mov	r0, r3
 800630a:	3708      	adds	r7, #8
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}

08006310 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006310:	b480      	push	{r7}
 8006312:	b085      	sub	sp, #20
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800631e:	b2db      	uxtb	r3, r3
 8006320:	2b01      	cmp	r3, #1
 8006322:	d001      	beq.n	8006328 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006324:	2301      	movs	r3, #1
 8006326:	e054      	b.n	80063d2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2202      	movs	r2, #2
 800632c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	68da      	ldr	r2, [r3, #12]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f042 0201 	orr.w	r2, r2, #1
 800633e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a26      	ldr	r2, [pc, #152]	@ (80063e0 <HAL_TIM_Base_Start_IT+0xd0>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d022      	beq.n	8006390 <HAL_TIM_Base_Start_IT+0x80>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006352:	d01d      	beq.n	8006390 <HAL_TIM_Base_Start_IT+0x80>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a22      	ldr	r2, [pc, #136]	@ (80063e4 <HAL_TIM_Base_Start_IT+0xd4>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d018      	beq.n	8006390 <HAL_TIM_Base_Start_IT+0x80>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a21      	ldr	r2, [pc, #132]	@ (80063e8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d013      	beq.n	8006390 <HAL_TIM_Base_Start_IT+0x80>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a1f      	ldr	r2, [pc, #124]	@ (80063ec <HAL_TIM_Base_Start_IT+0xdc>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d00e      	beq.n	8006390 <HAL_TIM_Base_Start_IT+0x80>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a1e      	ldr	r2, [pc, #120]	@ (80063f0 <HAL_TIM_Base_Start_IT+0xe0>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d009      	beq.n	8006390 <HAL_TIM_Base_Start_IT+0x80>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a1c      	ldr	r2, [pc, #112]	@ (80063f4 <HAL_TIM_Base_Start_IT+0xe4>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d004      	beq.n	8006390 <HAL_TIM_Base_Start_IT+0x80>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4a1b      	ldr	r2, [pc, #108]	@ (80063f8 <HAL_TIM_Base_Start_IT+0xe8>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d115      	bne.n	80063bc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	689a      	ldr	r2, [r3, #8]
 8006396:	4b19      	ldr	r3, [pc, #100]	@ (80063fc <HAL_TIM_Base_Start_IT+0xec>)
 8006398:	4013      	ands	r3, r2
 800639a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2b06      	cmp	r3, #6
 80063a0:	d015      	beq.n	80063ce <HAL_TIM_Base_Start_IT+0xbe>
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063a8:	d011      	beq.n	80063ce <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f042 0201 	orr.w	r2, r2, #1
 80063b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063ba:	e008      	b.n	80063ce <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f042 0201 	orr.w	r2, r2, #1
 80063ca:	601a      	str	r2, [r3, #0]
 80063cc:	e000      	b.n	80063d0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063ce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80063d0:	2300      	movs	r3, #0
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3714      	adds	r7, #20
 80063d6:	46bd      	mov	sp, r7
 80063d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063dc:	4770      	bx	lr
 80063de:	bf00      	nop
 80063e0:	40010000 	.word	0x40010000
 80063e4:	40000400 	.word	0x40000400
 80063e8:	40000800 	.word	0x40000800
 80063ec:	40000c00 	.word	0x40000c00
 80063f0:	40010400 	.word	0x40010400
 80063f4:	40014000 	.word	0x40014000
 80063f8:	40001800 	.word	0x40001800
 80063fc:	00010007 	.word	0x00010007

08006400 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b084      	sub	sp, #16
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	68db      	ldr	r3, [r3, #12]
 800640e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	691b      	ldr	r3, [r3, #16]
 8006416:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	f003 0302 	and.w	r3, r3, #2
 800641e:	2b00      	cmp	r3, #0
 8006420:	d020      	beq.n	8006464 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	f003 0302 	and.w	r3, r3, #2
 8006428:	2b00      	cmp	r3, #0
 800642a:	d01b      	beq.n	8006464 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f06f 0202 	mvn.w	r2, #2
 8006434:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2201      	movs	r2, #1
 800643a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	699b      	ldr	r3, [r3, #24]
 8006442:	f003 0303 	and.w	r3, r3, #3
 8006446:	2b00      	cmp	r3, #0
 8006448:	d003      	beq.n	8006452 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f000 f9b4 	bl	80067b8 <HAL_TIM_IC_CaptureCallback>
 8006450:	e005      	b.n	800645e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f000 f9a6 	bl	80067a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006458:	6878      	ldr	r0, [r7, #4]
 800645a:	f000 f9b7 	bl	80067cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2200      	movs	r2, #0
 8006462:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	f003 0304 	and.w	r3, r3, #4
 800646a:	2b00      	cmp	r3, #0
 800646c:	d020      	beq.n	80064b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	f003 0304 	and.w	r3, r3, #4
 8006474:	2b00      	cmp	r3, #0
 8006476:	d01b      	beq.n	80064b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f06f 0204 	mvn.w	r2, #4
 8006480:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2202      	movs	r2, #2
 8006486:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	699b      	ldr	r3, [r3, #24]
 800648e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006492:	2b00      	cmp	r3, #0
 8006494:	d003      	beq.n	800649e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f000 f98e 	bl	80067b8 <HAL_TIM_IC_CaptureCallback>
 800649c:	e005      	b.n	80064aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f000 f980 	bl	80067a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064a4:	6878      	ldr	r0, [r7, #4]
 80064a6:	f000 f991 	bl	80067cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2200      	movs	r2, #0
 80064ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	f003 0308 	and.w	r3, r3, #8
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d020      	beq.n	80064fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	f003 0308 	and.w	r3, r3, #8
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d01b      	beq.n	80064fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f06f 0208 	mvn.w	r2, #8
 80064cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2204      	movs	r2, #4
 80064d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	69db      	ldr	r3, [r3, #28]
 80064da:	f003 0303 	and.w	r3, r3, #3
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d003      	beq.n	80064ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f000 f968 	bl	80067b8 <HAL_TIM_IC_CaptureCallback>
 80064e8:	e005      	b.n	80064f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f000 f95a 	bl	80067a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	f000 f96b 	bl	80067cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2200      	movs	r2, #0
 80064fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	f003 0310 	and.w	r3, r3, #16
 8006502:	2b00      	cmp	r3, #0
 8006504:	d020      	beq.n	8006548 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	f003 0310 	and.w	r3, r3, #16
 800650c:	2b00      	cmp	r3, #0
 800650e:	d01b      	beq.n	8006548 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f06f 0210 	mvn.w	r2, #16
 8006518:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2208      	movs	r2, #8
 800651e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	69db      	ldr	r3, [r3, #28]
 8006526:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800652a:	2b00      	cmp	r3, #0
 800652c:	d003      	beq.n	8006536 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f000 f942 	bl	80067b8 <HAL_TIM_IC_CaptureCallback>
 8006534:	e005      	b.n	8006542 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006536:	6878      	ldr	r0, [r7, #4]
 8006538:	f000 f934 	bl	80067a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f000 f945 	bl	80067cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2200      	movs	r2, #0
 8006546:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	f003 0301 	and.w	r3, r3, #1
 800654e:	2b00      	cmp	r3, #0
 8006550:	d00c      	beq.n	800656c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	f003 0301 	and.w	r3, r3, #1
 8006558:	2b00      	cmp	r3, #0
 800655a:	d007      	beq.n	800656c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f06f 0201 	mvn.w	r2, #1
 8006564:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f7fb fa00 	bl	800196c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006572:	2b00      	cmp	r3, #0
 8006574:	d104      	bne.n	8006580 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800657c:	2b00      	cmp	r3, #0
 800657e:	d00c      	beq.n	800659a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006586:	2b00      	cmp	r3, #0
 8006588:	d007      	beq.n	800659a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006592:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f000 fb0b 	bl	8006bb0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800659a:	68bb      	ldr	r3, [r7, #8]
 800659c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d00c      	beq.n	80065be <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d007      	beq.n	80065be <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80065b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f000 fb03 	bl	8006bc4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d00c      	beq.n	80065e2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d007      	beq.n	80065e2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80065da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80065dc:	6878      	ldr	r0, [r7, #4]
 80065de:	f000 f8ff 	bl	80067e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	f003 0320 	and.w	r3, r3, #32
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d00c      	beq.n	8006606 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	f003 0320 	and.w	r3, r3, #32
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d007      	beq.n	8006606 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f06f 0220 	mvn.w	r2, #32
 80065fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006600:	6878      	ldr	r0, [r7, #4]
 8006602:	f000 facb 	bl	8006b9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006606:	bf00      	nop
 8006608:	3710      	adds	r7, #16
 800660a:	46bd      	mov	sp, r7
 800660c:	bd80      	pop	{r7, pc}
	...

08006610 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b084      	sub	sp, #16
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
 8006618:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800661a:	2300      	movs	r3, #0
 800661c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006624:	2b01      	cmp	r3, #1
 8006626:	d101      	bne.n	800662c <HAL_TIM_ConfigClockSource+0x1c>
 8006628:	2302      	movs	r3, #2
 800662a:	e0b4      	b.n	8006796 <HAL_TIM_ConfigClockSource+0x186>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2201      	movs	r2, #1
 8006630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2202      	movs	r2, #2
 8006638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006644:	68ba      	ldr	r2, [r7, #8]
 8006646:	4b56      	ldr	r3, [pc, #344]	@ (80067a0 <HAL_TIM_ConfigClockSource+0x190>)
 8006648:	4013      	ands	r3, r2
 800664a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006652:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	68ba      	ldr	r2, [r7, #8]
 800665a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006664:	d03e      	beq.n	80066e4 <HAL_TIM_ConfigClockSource+0xd4>
 8006666:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800666a:	f200 8087 	bhi.w	800677c <HAL_TIM_ConfigClockSource+0x16c>
 800666e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006672:	f000 8086 	beq.w	8006782 <HAL_TIM_ConfigClockSource+0x172>
 8006676:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800667a:	d87f      	bhi.n	800677c <HAL_TIM_ConfigClockSource+0x16c>
 800667c:	2b70      	cmp	r3, #112	@ 0x70
 800667e:	d01a      	beq.n	80066b6 <HAL_TIM_ConfigClockSource+0xa6>
 8006680:	2b70      	cmp	r3, #112	@ 0x70
 8006682:	d87b      	bhi.n	800677c <HAL_TIM_ConfigClockSource+0x16c>
 8006684:	2b60      	cmp	r3, #96	@ 0x60
 8006686:	d050      	beq.n	800672a <HAL_TIM_ConfigClockSource+0x11a>
 8006688:	2b60      	cmp	r3, #96	@ 0x60
 800668a:	d877      	bhi.n	800677c <HAL_TIM_ConfigClockSource+0x16c>
 800668c:	2b50      	cmp	r3, #80	@ 0x50
 800668e:	d03c      	beq.n	800670a <HAL_TIM_ConfigClockSource+0xfa>
 8006690:	2b50      	cmp	r3, #80	@ 0x50
 8006692:	d873      	bhi.n	800677c <HAL_TIM_ConfigClockSource+0x16c>
 8006694:	2b40      	cmp	r3, #64	@ 0x40
 8006696:	d058      	beq.n	800674a <HAL_TIM_ConfigClockSource+0x13a>
 8006698:	2b40      	cmp	r3, #64	@ 0x40
 800669a:	d86f      	bhi.n	800677c <HAL_TIM_ConfigClockSource+0x16c>
 800669c:	2b30      	cmp	r3, #48	@ 0x30
 800669e:	d064      	beq.n	800676a <HAL_TIM_ConfigClockSource+0x15a>
 80066a0:	2b30      	cmp	r3, #48	@ 0x30
 80066a2:	d86b      	bhi.n	800677c <HAL_TIM_ConfigClockSource+0x16c>
 80066a4:	2b20      	cmp	r3, #32
 80066a6:	d060      	beq.n	800676a <HAL_TIM_ConfigClockSource+0x15a>
 80066a8:	2b20      	cmp	r3, #32
 80066aa:	d867      	bhi.n	800677c <HAL_TIM_ConfigClockSource+0x16c>
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d05c      	beq.n	800676a <HAL_TIM_ConfigClockSource+0x15a>
 80066b0:	2b10      	cmp	r3, #16
 80066b2:	d05a      	beq.n	800676a <HAL_TIM_ConfigClockSource+0x15a>
 80066b4:	e062      	b.n	800677c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80066c6:	f000 f9bb 	bl	8006a40 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	689b      	ldr	r3, [r3, #8]
 80066d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80066d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	68ba      	ldr	r2, [r7, #8]
 80066e0:	609a      	str	r2, [r3, #8]
      break;
 80066e2:	e04f      	b.n	8006784 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80066f4:	f000 f9a4 	bl	8006a40 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	689a      	ldr	r2, [r3, #8]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006706:	609a      	str	r2, [r3, #8]
      break;
 8006708:	e03c      	b.n	8006784 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006716:	461a      	mov	r2, r3
 8006718:	f000 f918 	bl	800694c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	2150      	movs	r1, #80	@ 0x50
 8006722:	4618      	mov	r0, r3
 8006724:	f000 f971 	bl	8006a0a <TIM_ITRx_SetConfig>
      break;
 8006728:	e02c      	b.n	8006784 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006736:	461a      	mov	r2, r3
 8006738:	f000 f937 	bl	80069aa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	2160      	movs	r1, #96	@ 0x60
 8006742:	4618      	mov	r0, r3
 8006744:	f000 f961 	bl	8006a0a <TIM_ITRx_SetConfig>
      break;
 8006748:	e01c      	b.n	8006784 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006756:	461a      	mov	r2, r3
 8006758:	f000 f8f8 	bl	800694c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	2140      	movs	r1, #64	@ 0x40
 8006762:	4618      	mov	r0, r3
 8006764:	f000 f951 	bl	8006a0a <TIM_ITRx_SetConfig>
      break;
 8006768:	e00c      	b.n	8006784 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681a      	ldr	r2, [r3, #0]
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4619      	mov	r1, r3
 8006774:	4610      	mov	r0, r2
 8006776:	f000 f948 	bl	8006a0a <TIM_ITRx_SetConfig>
      break;
 800677a:	e003      	b.n	8006784 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800677c:	2301      	movs	r3, #1
 800677e:	73fb      	strb	r3, [r7, #15]
      break;
 8006780:	e000      	b.n	8006784 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006782:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2201      	movs	r2, #1
 8006788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2200      	movs	r2, #0
 8006790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006794:	7bfb      	ldrb	r3, [r7, #15]
}
 8006796:	4618      	mov	r0, r3
 8006798:	3710      	adds	r7, #16
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}
 800679e:	bf00      	nop
 80067a0:	fffeff88 	.word	0xfffeff88

080067a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80067a4:	b480      	push	{r7}
 80067a6:	b083      	sub	sp, #12
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80067ac:	bf00      	nop
 80067ae:	370c      	adds	r7, #12
 80067b0:	46bd      	mov	sp, r7
 80067b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b6:	4770      	bx	lr

080067b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b083      	sub	sp, #12
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80067c0:	bf00      	nop
 80067c2:	370c      	adds	r7, #12
 80067c4:	46bd      	mov	sp, r7
 80067c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ca:	4770      	bx	lr

080067cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b083      	sub	sp, #12
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80067d4:	bf00      	nop
 80067d6:	370c      	adds	r7, #12
 80067d8:	46bd      	mov	sp, r7
 80067da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067de:	4770      	bx	lr

080067e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b083      	sub	sp, #12
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80067e8:	bf00      	nop
 80067ea:	370c      	adds	r7, #12
 80067ec:	46bd      	mov	sp, r7
 80067ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f2:	4770      	bx	lr

080067f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b085      	sub	sp, #20
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	4a46      	ldr	r2, [pc, #280]	@ (8006920 <TIM_Base_SetConfig+0x12c>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d013      	beq.n	8006834 <TIM_Base_SetConfig+0x40>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006812:	d00f      	beq.n	8006834 <TIM_Base_SetConfig+0x40>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	4a43      	ldr	r2, [pc, #268]	@ (8006924 <TIM_Base_SetConfig+0x130>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d00b      	beq.n	8006834 <TIM_Base_SetConfig+0x40>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4a42      	ldr	r2, [pc, #264]	@ (8006928 <TIM_Base_SetConfig+0x134>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d007      	beq.n	8006834 <TIM_Base_SetConfig+0x40>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	4a41      	ldr	r2, [pc, #260]	@ (800692c <TIM_Base_SetConfig+0x138>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d003      	beq.n	8006834 <TIM_Base_SetConfig+0x40>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	4a40      	ldr	r2, [pc, #256]	@ (8006930 <TIM_Base_SetConfig+0x13c>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d108      	bne.n	8006846 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800683a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	68fa      	ldr	r2, [r7, #12]
 8006842:	4313      	orrs	r3, r2
 8006844:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	4a35      	ldr	r2, [pc, #212]	@ (8006920 <TIM_Base_SetConfig+0x12c>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d02b      	beq.n	80068a6 <TIM_Base_SetConfig+0xb2>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006854:	d027      	beq.n	80068a6 <TIM_Base_SetConfig+0xb2>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	4a32      	ldr	r2, [pc, #200]	@ (8006924 <TIM_Base_SetConfig+0x130>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d023      	beq.n	80068a6 <TIM_Base_SetConfig+0xb2>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	4a31      	ldr	r2, [pc, #196]	@ (8006928 <TIM_Base_SetConfig+0x134>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d01f      	beq.n	80068a6 <TIM_Base_SetConfig+0xb2>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	4a30      	ldr	r2, [pc, #192]	@ (800692c <TIM_Base_SetConfig+0x138>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d01b      	beq.n	80068a6 <TIM_Base_SetConfig+0xb2>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	4a2f      	ldr	r2, [pc, #188]	@ (8006930 <TIM_Base_SetConfig+0x13c>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d017      	beq.n	80068a6 <TIM_Base_SetConfig+0xb2>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	4a2e      	ldr	r2, [pc, #184]	@ (8006934 <TIM_Base_SetConfig+0x140>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d013      	beq.n	80068a6 <TIM_Base_SetConfig+0xb2>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	4a2d      	ldr	r2, [pc, #180]	@ (8006938 <TIM_Base_SetConfig+0x144>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d00f      	beq.n	80068a6 <TIM_Base_SetConfig+0xb2>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	4a2c      	ldr	r2, [pc, #176]	@ (800693c <TIM_Base_SetConfig+0x148>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d00b      	beq.n	80068a6 <TIM_Base_SetConfig+0xb2>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4a2b      	ldr	r2, [pc, #172]	@ (8006940 <TIM_Base_SetConfig+0x14c>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d007      	beq.n	80068a6 <TIM_Base_SetConfig+0xb2>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a2a      	ldr	r2, [pc, #168]	@ (8006944 <TIM_Base_SetConfig+0x150>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d003      	beq.n	80068a6 <TIM_Base_SetConfig+0xb2>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	4a29      	ldr	r2, [pc, #164]	@ (8006948 <TIM_Base_SetConfig+0x154>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d108      	bne.n	80068b8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	68db      	ldr	r3, [r3, #12]
 80068b2:	68fa      	ldr	r2, [r7, #12]
 80068b4:	4313      	orrs	r3, r2
 80068b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	695b      	ldr	r3, [r3, #20]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	68fa      	ldr	r2, [r7, #12]
 80068ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	689a      	ldr	r2, [r3, #8]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	681a      	ldr	r2, [r3, #0]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	4a10      	ldr	r2, [pc, #64]	@ (8006920 <TIM_Base_SetConfig+0x12c>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d003      	beq.n	80068ec <TIM_Base_SetConfig+0xf8>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	4a12      	ldr	r2, [pc, #72]	@ (8006930 <TIM_Base_SetConfig+0x13c>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d103      	bne.n	80068f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	691a      	ldr	r2, [r3, #16]
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2201      	movs	r2, #1
 80068f8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	691b      	ldr	r3, [r3, #16]
 80068fe:	f003 0301 	and.w	r3, r3, #1
 8006902:	2b01      	cmp	r3, #1
 8006904:	d105      	bne.n	8006912 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	691b      	ldr	r3, [r3, #16]
 800690a:	f023 0201 	bic.w	r2, r3, #1
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	611a      	str	r2, [r3, #16]
  }
}
 8006912:	bf00      	nop
 8006914:	3714      	adds	r7, #20
 8006916:	46bd      	mov	sp, r7
 8006918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691c:	4770      	bx	lr
 800691e:	bf00      	nop
 8006920:	40010000 	.word	0x40010000
 8006924:	40000400 	.word	0x40000400
 8006928:	40000800 	.word	0x40000800
 800692c:	40000c00 	.word	0x40000c00
 8006930:	40010400 	.word	0x40010400
 8006934:	40014000 	.word	0x40014000
 8006938:	40014400 	.word	0x40014400
 800693c:	40014800 	.word	0x40014800
 8006940:	40001800 	.word	0x40001800
 8006944:	40001c00 	.word	0x40001c00
 8006948:	40002000 	.word	0x40002000

0800694c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800694c:	b480      	push	{r7}
 800694e:	b087      	sub	sp, #28
 8006950:	af00      	add	r7, sp, #0
 8006952:	60f8      	str	r0, [r7, #12]
 8006954:	60b9      	str	r1, [r7, #8]
 8006956:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	6a1b      	ldr	r3, [r3, #32]
 800695c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	6a1b      	ldr	r3, [r3, #32]
 8006962:	f023 0201 	bic.w	r2, r3, #1
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	699b      	ldr	r3, [r3, #24]
 800696e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006970:	693b      	ldr	r3, [r7, #16]
 8006972:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006976:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	011b      	lsls	r3, r3, #4
 800697c:	693a      	ldr	r2, [r7, #16]
 800697e:	4313      	orrs	r3, r2
 8006980:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	f023 030a 	bic.w	r3, r3, #10
 8006988:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800698a:	697a      	ldr	r2, [r7, #20]
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	4313      	orrs	r3, r2
 8006990:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	693a      	ldr	r2, [r7, #16]
 8006996:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	697a      	ldr	r2, [r7, #20]
 800699c:	621a      	str	r2, [r3, #32]
}
 800699e:	bf00      	nop
 80069a0:	371c      	adds	r7, #28
 80069a2:	46bd      	mov	sp, r7
 80069a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a8:	4770      	bx	lr

080069aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069aa:	b480      	push	{r7}
 80069ac:	b087      	sub	sp, #28
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	60f8      	str	r0, [r7, #12]
 80069b2:	60b9      	str	r1, [r7, #8]
 80069b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	6a1b      	ldr	r3, [r3, #32]
 80069ba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	6a1b      	ldr	r3, [r3, #32]
 80069c0:	f023 0210 	bic.w	r2, r3, #16
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	699b      	ldr	r3, [r3, #24]
 80069cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80069d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	031b      	lsls	r3, r3, #12
 80069da:	693a      	ldr	r2, [r7, #16]
 80069dc:	4313      	orrs	r3, r2
 80069de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80069e6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	011b      	lsls	r3, r3, #4
 80069ec:	697a      	ldr	r2, [r7, #20]
 80069ee:	4313      	orrs	r3, r2
 80069f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	693a      	ldr	r2, [r7, #16]
 80069f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	697a      	ldr	r2, [r7, #20]
 80069fc:	621a      	str	r2, [r3, #32]
}
 80069fe:	bf00      	nop
 8006a00:	371c      	adds	r7, #28
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr

08006a0a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a0a:	b480      	push	{r7}
 8006a0c:	b085      	sub	sp, #20
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	6078      	str	r0, [r7, #4]
 8006a12:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	689b      	ldr	r3, [r3, #8]
 8006a18:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a22:	683a      	ldr	r2, [r7, #0]
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	4313      	orrs	r3, r2
 8006a28:	f043 0307 	orr.w	r3, r3, #7
 8006a2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	68fa      	ldr	r2, [r7, #12]
 8006a32:	609a      	str	r2, [r3, #8]
}
 8006a34:	bf00      	nop
 8006a36:	3714      	adds	r7, #20
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3e:	4770      	bx	lr

08006a40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a40:	b480      	push	{r7}
 8006a42:	b087      	sub	sp, #28
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	60f8      	str	r0, [r7, #12]
 8006a48:	60b9      	str	r1, [r7, #8]
 8006a4a:	607a      	str	r2, [r7, #4]
 8006a4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	689b      	ldr	r3, [r3, #8]
 8006a52:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a5a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	021a      	lsls	r2, r3, #8
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	431a      	orrs	r2, r3
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	4313      	orrs	r3, r2
 8006a68:	697a      	ldr	r2, [r7, #20]
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	697a      	ldr	r2, [r7, #20]
 8006a72:	609a      	str	r2, [r3, #8]
}
 8006a74:	bf00      	nop
 8006a76:	371c      	adds	r7, #28
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr

08006a80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b085      	sub	sp, #20
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
 8006a88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a90:	2b01      	cmp	r3, #1
 8006a92:	d101      	bne.n	8006a98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a94:	2302      	movs	r3, #2
 8006a96:	e06d      	b.n	8006b74 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2202      	movs	r2, #2
 8006aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a30      	ldr	r2, [pc, #192]	@ (8006b80 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d004      	beq.n	8006acc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a2f      	ldr	r2, [pc, #188]	@ (8006b84 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d108      	bne.n	8006ade <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006ad2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	68fa      	ldr	r2, [r7, #12]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ae4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	68fa      	ldr	r2, [r7, #12]
 8006aec:	4313      	orrs	r3, r2
 8006aee:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	68fa      	ldr	r2, [r7, #12]
 8006af6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a20      	ldr	r2, [pc, #128]	@ (8006b80 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d022      	beq.n	8006b48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b0a:	d01d      	beq.n	8006b48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4a1d      	ldr	r2, [pc, #116]	@ (8006b88 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d018      	beq.n	8006b48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4a1c      	ldr	r2, [pc, #112]	@ (8006b8c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d013      	beq.n	8006b48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4a1a      	ldr	r2, [pc, #104]	@ (8006b90 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d00e      	beq.n	8006b48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a15      	ldr	r2, [pc, #84]	@ (8006b84 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d009      	beq.n	8006b48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a16      	ldr	r2, [pc, #88]	@ (8006b94 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d004      	beq.n	8006b48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a15      	ldr	r2, [pc, #84]	@ (8006b98 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d10c      	bne.n	8006b62 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b4e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	68ba      	ldr	r2, [r7, #8]
 8006b56:	4313      	orrs	r3, r2
 8006b58:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	68ba      	ldr	r2, [r7, #8]
 8006b60:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2201      	movs	r2, #1
 8006b66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006b72:	2300      	movs	r3, #0
}
 8006b74:	4618      	mov	r0, r3
 8006b76:	3714      	adds	r7, #20
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr
 8006b80:	40010000 	.word	0x40010000
 8006b84:	40010400 	.word	0x40010400
 8006b88:	40000400 	.word	0x40000400
 8006b8c:	40000800 	.word	0x40000800
 8006b90:	40000c00 	.word	0x40000c00
 8006b94:	40014000 	.word	0x40014000
 8006b98:	40001800 	.word	0x40001800

08006b9c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b083      	sub	sp, #12
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ba4:	bf00      	nop
 8006ba6:	370c      	adds	r7, #12
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b083      	sub	sp, #12
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006bb8:	bf00      	nop
 8006bba:	370c      	adds	r7, #12
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc2:	4770      	bx	lr

08006bc4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b083      	sub	sp, #12
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006bcc:	bf00      	nop
 8006bce:	370c      	adds	r7, #12
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd6:	4770      	bx	lr

08006bd8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b082      	sub	sp, #8
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d101      	bne.n	8006bea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006be6:	2301      	movs	r3, #1
 8006be8:	e040      	b.n	8006c6c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d106      	bne.n	8006c00 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f7fb fa0c 	bl	8002018 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2224      	movs	r2, #36	@ 0x24
 8006c04:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	681a      	ldr	r2, [r3, #0]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f022 0201 	bic.w	r2, r2, #1
 8006c14:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d002      	beq.n	8006c24 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f000 fa8c 	bl	800713c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f000 f825 	bl	8006c74 <UART_SetConfig>
 8006c2a:	4603      	mov	r3, r0
 8006c2c:	2b01      	cmp	r3, #1
 8006c2e:	d101      	bne.n	8006c34 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006c30:	2301      	movs	r3, #1
 8006c32:	e01b      	b.n	8006c6c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	685a      	ldr	r2, [r3, #4]
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006c42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	689a      	ldr	r2, [r3, #8]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006c52:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	681a      	ldr	r2, [r3, #0]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f042 0201 	orr.w	r2, r2, #1
 8006c62:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f000 fb0b 	bl	8007280 <UART_CheckIdleState>
 8006c6a:	4603      	mov	r3, r0
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3708      	adds	r7, #8
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}

08006c74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b088      	sub	sp, #32
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	689a      	ldr	r2, [r3, #8]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	691b      	ldr	r3, [r3, #16]
 8006c88:	431a      	orrs	r2, r3
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	695b      	ldr	r3, [r3, #20]
 8006c8e:	431a      	orrs	r2, r3
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	69db      	ldr	r3, [r3, #28]
 8006c94:	4313      	orrs	r3, r2
 8006c96:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	681a      	ldr	r2, [r3, #0]
 8006c9e:	4ba6      	ldr	r3, [pc, #664]	@ (8006f38 <UART_SetConfig+0x2c4>)
 8006ca0:	4013      	ands	r3, r2
 8006ca2:	687a      	ldr	r2, [r7, #4]
 8006ca4:	6812      	ldr	r2, [r2, #0]
 8006ca6:	6979      	ldr	r1, [r7, #20]
 8006ca8:	430b      	orrs	r3, r1
 8006caa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	68da      	ldr	r2, [r3, #12]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	430a      	orrs	r2, r1
 8006cc0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	699b      	ldr	r3, [r3, #24]
 8006cc6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6a1b      	ldr	r3, [r3, #32]
 8006ccc:	697a      	ldr	r2, [r7, #20]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	697a      	ldr	r2, [r7, #20]
 8006ce2:	430a      	orrs	r2, r1
 8006ce4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a94      	ldr	r2, [pc, #592]	@ (8006f3c <UART_SetConfig+0x2c8>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d120      	bne.n	8006d32 <UART_SetConfig+0xbe>
 8006cf0:	4b93      	ldr	r3, [pc, #588]	@ (8006f40 <UART_SetConfig+0x2cc>)
 8006cf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cf6:	f003 0303 	and.w	r3, r3, #3
 8006cfa:	2b03      	cmp	r3, #3
 8006cfc:	d816      	bhi.n	8006d2c <UART_SetConfig+0xb8>
 8006cfe:	a201      	add	r2, pc, #4	@ (adr r2, 8006d04 <UART_SetConfig+0x90>)
 8006d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d04:	08006d15 	.word	0x08006d15
 8006d08:	08006d21 	.word	0x08006d21
 8006d0c:	08006d1b 	.word	0x08006d1b
 8006d10:	08006d27 	.word	0x08006d27
 8006d14:	2301      	movs	r3, #1
 8006d16:	77fb      	strb	r3, [r7, #31]
 8006d18:	e150      	b.n	8006fbc <UART_SetConfig+0x348>
 8006d1a:	2302      	movs	r3, #2
 8006d1c:	77fb      	strb	r3, [r7, #31]
 8006d1e:	e14d      	b.n	8006fbc <UART_SetConfig+0x348>
 8006d20:	2304      	movs	r3, #4
 8006d22:	77fb      	strb	r3, [r7, #31]
 8006d24:	e14a      	b.n	8006fbc <UART_SetConfig+0x348>
 8006d26:	2308      	movs	r3, #8
 8006d28:	77fb      	strb	r3, [r7, #31]
 8006d2a:	e147      	b.n	8006fbc <UART_SetConfig+0x348>
 8006d2c:	2310      	movs	r3, #16
 8006d2e:	77fb      	strb	r3, [r7, #31]
 8006d30:	e144      	b.n	8006fbc <UART_SetConfig+0x348>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a83      	ldr	r2, [pc, #524]	@ (8006f44 <UART_SetConfig+0x2d0>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d132      	bne.n	8006da2 <UART_SetConfig+0x12e>
 8006d3c:	4b80      	ldr	r3, [pc, #512]	@ (8006f40 <UART_SetConfig+0x2cc>)
 8006d3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d42:	f003 030c 	and.w	r3, r3, #12
 8006d46:	2b0c      	cmp	r3, #12
 8006d48:	d828      	bhi.n	8006d9c <UART_SetConfig+0x128>
 8006d4a:	a201      	add	r2, pc, #4	@ (adr r2, 8006d50 <UART_SetConfig+0xdc>)
 8006d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d50:	08006d85 	.word	0x08006d85
 8006d54:	08006d9d 	.word	0x08006d9d
 8006d58:	08006d9d 	.word	0x08006d9d
 8006d5c:	08006d9d 	.word	0x08006d9d
 8006d60:	08006d91 	.word	0x08006d91
 8006d64:	08006d9d 	.word	0x08006d9d
 8006d68:	08006d9d 	.word	0x08006d9d
 8006d6c:	08006d9d 	.word	0x08006d9d
 8006d70:	08006d8b 	.word	0x08006d8b
 8006d74:	08006d9d 	.word	0x08006d9d
 8006d78:	08006d9d 	.word	0x08006d9d
 8006d7c:	08006d9d 	.word	0x08006d9d
 8006d80:	08006d97 	.word	0x08006d97
 8006d84:	2300      	movs	r3, #0
 8006d86:	77fb      	strb	r3, [r7, #31]
 8006d88:	e118      	b.n	8006fbc <UART_SetConfig+0x348>
 8006d8a:	2302      	movs	r3, #2
 8006d8c:	77fb      	strb	r3, [r7, #31]
 8006d8e:	e115      	b.n	8006fbc <UART_SetConfig+0x348>
 8006d90:	2304      	movs	r3, #4
 8006d92:	77fb      	strb	r3, [r7, #31]
 8006d94:	e112      	b.n	8006fbc <UART_SetConfig+0x348>
 8006d96:	2308      	movs	r3, #8
 8006d98:	77fb      	strb	r3, [r7, #31]
 8006d9a:	e10f      	b.n	8006fbc <UART_SetConfig+0x348>
 8006d9c:	2310      	movs	r3, #16
 8006d9e:	77fb      	strb	r3, [r7, #31]
 8006da0:	e10c      	b.n	8006fbc <UART_SetConfig+0x348>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a68      	ldr	r2, [pc, #416]	@ (8006f48 <UART_SetConfig+0x2d4>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d120      	bne.n	8006dee <UART_SetConfig+0x17a>
 8006dac:	4b64      	ldr	r3, [pc, #400]	@ (8006f40 <UART_SetConfig+0x2cc>)
 8006dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006db2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006db6:	2b30      	cmp	r3, #48	@ 0x30
 8006db8:	d013      	beq.n	8006de2 <UART_SetConfig+0x16e>
 8006dba:	2b30      	cmp	r3, #48	@ 0x30
 8006dbc:	d814      	bhi.n	8006de8 <UART_SetConfig+0x174>
 8006dbe:	2b20      	cmp	r3, #32
 8006dc0:	d009      	beq.n	8006dd6 <UART_SetConfig+0x162>
 8006dc2:	2b20      	cmp	r3, #32
 8006dc4:	d810      	bhi.n	8006de8 <UART_SetConfig+0x174>
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d002      	beq.n	8006dd0 <UART_SetConfig+0x15c>
 8006dca:	2b10      	cmp	r3, #16
 8006dcc:	d006      	beq.n	8006ddc <UART_SetConfig+0x168>
 8006dce:	e00b      	b.n	8006de8 <UART_SetConfig+0x174>
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	77fb      	strb	r3, [r7, #31]
 8006dd4:	e0f2      	b.n	8006fbc <UART_SetConfig+0x348>
 8006dd6:	2302      	movs	r3, #2
 8006dd8:	77fb      	strb	r3, [r7, #31]
 8006dda:	e0ef      	b.n	8006fbc <UART_SetConfig+0x348>
 8006ddc:	2304      	movs	r3, #4
 8006dde:	77fb      	strb	r3, [r7, #31]
 8006de0:	e0ec      	b.n	8006fbc <UART_SetConfig+0x348>
 8006de2:	2308      	movs	r3, #8
 8006de4:	77fb      	strb	r3, [r7, #31]
 8006de6:	e0e9      	b.n	8006fbc <UART_SetConfig+0x348>
 8006de8:	2310      	movs	r3, #16
 8006dea:	77fb      	strb	r3, [r7, #31]
 8006dec:	e0e6      	b.n	8006fbc <UART_SetConfig+0x348>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a56      	ldr	r2, [pc, #344]	@ (8006f4c <UART_SetConfig+0x2d8>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d120      	bne.n	8006e3a <UART_SetConfig+0x1c6>
 8006df8:	4b51      	ldr	r3, [pc, #324]	@ (8006f40 <UART_SetConfig+0x2cc>)
 8006dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006dfe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006e02:	2bc0      	cmp	r3, #192	@ 0xc0
 8006e04:	d013      	beq.n	8006e2e <UART_SetConfig+0x1ba>
 8006e06:	2bc0      	cmp	r3, #192	@ 0xc0
 8006e08:	d814      	bhi.n	8006e34 <UART_SetConfig+0x1c0>
 8006e0a:	2b80      	cmp	r3, #128	@ 0x80
 8006e0c:	d009      	beq.n	8006e22 <UART_SetConfig+0x1ae>
 8006e0e:	2b80      	cmp	r3, #128	@ 0x80
 8006e10:	d810      	bhi.n	8006e34 <UART_SetConfig+0x1c0>
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d002      	beq.n	8006e1c <UART_SetConfig+0x1a8>
 8006e16:	2b40      	cmp	r3, #64	@ 0x40
 8006e18:	d006      	beq.n	8006e28 <UART_SetConfig+0x1b4>
 8006e1a:	e00b      	b.n	8006e34 <UART_SetConfig+0x1c0>
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	77fb      	strb	r3, [r7, #31]
 8006e20:	e0cc      	b.n	8006fbc <UART_SetConfig+0x348>
 8006e22:	2302      	movs	r3, #2
 8006e24:	77fb      	strb	r3, [r7, #31]
 8006e26:	e0c9      	b.n	8006fbc <UART_SetConfig+0x348>
 8006e28:	2304      	movs	r3, #4
 8006e2a:	77fb      	strb	r3, [r7, #31]
 8006e2c:	e0c6      	b.n	8006fbc <UART_SetConfig+0x348>
 8006e2e:	2308      	movs	r3, #8
 8006e30:	77fb      	strb	r3, [r7, #31]
 8006e32:	e0c3      	b.n	8006fbc <UART_SetConfig+0x348>
 8006e34:	2310      	movs	r3, #16
 8006e36:	77fb      	strb	r3, [r7, #31]
 8006e38:	e0c0      	b.n	8006fbc <UART_SetConfig+0x348>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a44      	ldr	r2, [pc, #272]	@ (8006f50 <UART_SetConfig+0x2dc>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d125      	bne.n	8006e90 <UART_SetConfig+0x21c>
 8006e44:	4b3e      	ldr	r3, [pc, #248]	@ (8006f40 <UART_SetConfig+0x2cc>)
 8006e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e4e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e52:	d017      	beq.n	8006e84 <UART_SetConfig+0x210>
 8006e54:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e58:	d817      	bhi.n	8006e8a <UART_SetConfig+0x216>
 8006e5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e5e:	d00b      	beq.n	8006e78 <UART_SetConfig+0x204>
 8006e60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e64:	d811      	bhi.n	8006e8a <UART_SetConfig+0x216>
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d003      	beq.n	8006e72 <UART_SetConfig+0x1fe>
 8006e6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e6e:	d006      	beq.n	8006e7e <UART_SetConfig+0x20a>
 8006e70:	e00b      	b.n	8006e8a <UART_SetConfig+0x216>
 8006e72:	2300      	movs	r3, #0
 8006e74:	77fb      	strb	r3, [r7, #31]
 8006e76:	e0a1      	b.n	8006fbc <UART_SetConfig+0x348>
 8006e78:	2302      	movs	r3, #2
 8006e7a:	77fb      	strb	r3, [r7, #31]
 8006e7c:	e09e      	b.n	8006fbc <UART_SetConfig+0x348>
 8006e7e:	2304      	movs	r3, #4
 8006e80:	77fb      	strb	r3, [r7, #31]
 8006e82:	e09b      	b.n	8006fbc <UART_SetConfig+0x348>
 8006e84:	2308      	movs	r3, #8
 8006e86:	77fb      	strb	r3, [r7, #31]
 8006e88:	e098      	b.n	8006fbc <UART_SetConfig+0x348>
 8006e8a:	2310      	movs	r3, #16
 8006e8c:	77fb      	strb	r3, [r7, #31]
 8006e8e:	e095      	b.n	8006fbc <UART_SetConfig+0x348>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	4a2f      	ldr	r2, [pc, #188]	@ (8006f54 <UART_SetConfig+0x2e0>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d125      	bne.n	8006ee6 <UART_SetConfig+0x272>
 8006e9a:	4b29      	ldr	r3, [pc, #164]	@ (8006f40 <UART_SetConfig+0x2cc>)
 8006e9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ea0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006ea4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006ea8:	d017      	beq.n	8006eda <UART_SetConfig+0x266>
 8006eaa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006eae:	d817      	bhi.n	8006ee0 <UART_SetConfig+0x26c>
 8006eb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006eb4:	d00b      	beq.n	8006ece <UART_SetConfig+0x25a>
 8006eb6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006eba:	d811      	bhi.n	8006ee0 <UART_SetConfig+0x26c>
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d003      	beq.n	8006ec8 <UART_SetConfig+0x254>
 8006ec0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ec4:	d006      	beq.n	8006ed4 <UART_SetConfig+0x260>
 8006ec6:	e00b      	b.n	8006ee0 <UART_SetConfig+0x26c>
 8006ec8:	2301      	movs	r3, #1
 8006eca:	77fb      	strb	r3, [r7, #31]
 8006ecc:	e076      	b.n	8006fbc <UART_SetConfig+0x348>
 8006ece:	2302      	movs	r3, #2
 8006ed0:	77fb      	strb	r3, [r7, #31]
 8006ed2:	e073      	b.n	8006fbc <UART_SetConfig+0x348>
 8006ed4:	2304      	movs	r3, #4
 8006ed6:	77fb      	strb	r3, [r7, #31]
 8006ed8:	e070      	b.n	8006fbc <UART_SetConfig+0x348>
 8006eda:	2308      	movs	r3, #8
 8006edc:	77fb      	strb	r3, [r7, #31]
 8006ede:	e06d      	b.n	8006fbc <UART_SetConfig+0x348>
 8006ee0:	2310      	movs	r3, #16
 8006ee2:	77fb      	strb	r3, [r7, #31]
 8006ee4:	e06a      	b.n	8006fbc <UART_SetConfig+0x348>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a1b      	ldr	r2, [pc, #108]	@ (8006f58 <UART_SetConfig+0x2e4>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d138      	bne.n	8006f62 <UART_SetConfig+0x2ee>
 8006ef0:	4b13      	ldr	r3, [pc, #76]	@ (8006f40 <UART_SetConfig+0x2cc>)
 8006ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ef6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006efa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006efe:	d017      	beq.n	8006f30 <UART_SetConfig+0x2bc>
 8006f00:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006f04:	d82a      	bhi.n	8006f5c <UART_SetConfig+0x2e8>
 8006f06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f0a:	d00b      	beq.n	8006f24 <UART_SetConfig+0x2b0>
 8006f0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f10:	d824      	bhi.n	8006f5c <UART_SetConfig+0x2e8>
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d003      	beq.n	8006f1e <UART_SetConfig+0x2aa>
 8006f16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f1a:	d006      	beq.n	8006f2a <UART_SetConfig+0x2b6>
 8006f1c:	e01e      	b.n	8006f5c <UART_SetConfig+0x2e8>
 8006f1e:	2300      	movs	r3, #0
 8006f20:	77fb      	strb	r3, [r7, #31]
 8006f22:	e04b      	b.n	8006fbc <UART_SetConfig+0x348>
 8006f24:	2302      	movs	r3, #2
 8006f26:	77fb      	strb	r3, [r7, #31]
 8006f28:	e048      	b.n	8006fbc <UART_SetConfig+0x348>
 8006f2a:	2304      	movs	r3, #4
 8006f2c:	77fb      	strb	r3, [r7, #31]
 8006f2e:	e045      	b.n	8006fbc <UART_SetConfig+0x348>
 8006f30:	2308      	movs	r3, #8
 8006f32:	77fb      	strb	r3, [r7, #31]
 8006f34:	e042      	b.n	8006fbc <UART_SetConfig+0x348>
 8006f36:	bf00      	nop
 8006f38:	efff69f3 	.word	0xefff69f3
 8006f3c:	40011000 	.word	0x40011000
 8006f40:	40023800 	.word	0x40023800
 8006f44:	40004400 	.word	0x40004400
 8006f48:	40004800 	.word	0x40004800
 8006f4c:	40004c00 	.word	0x40004c00
 8006f50:	40005000 	.word	0x40005000
 8006f54:	40011400 	.word	0x40011400
 8006f58:	40007800 	.word	0x40007800
 8006f5c:	2310      	movs	r3, #16
 8006f5e:	77fb      	strb	r3, [r7, #31]
 8006f60:	e02c      	b.n	8006fbc <UART_SetConfig+0x348>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4a72      	ldr	r2, [pc, #456]	@ (8007130 <UART_SetConfig+0x4bc>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d125      	bne.n	8006fb8 <UART_SetConfig+0x344>
 8006f6c:	4b71      	ldr	r3, [pc, #452]	@ (8007134 <UART_SetConfig+0x4c0>)
 8006f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f72:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006f76:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006f7a:	d017      	beq.n	8006fac <UART_SetConfig+0x338>
 8006f7c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006f80:	d817      	bhi.n	8006fb2 <UART_SetConfig+0x33e>
 8006f82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f86:	d00b      	beq.n	8006fa0 <UART_SetConfig+0x32c>
 8006f88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f8c:	d811      	bhi.n	8006fb2 <UART_SetConfig+0x33e>
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d003      	beq.n	8006f9a <UART_SetConfig+0x326>
 8006f92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006f96:	d006      	beq.n	8006fa6 <UART_SetConfig+0x332>
 8006f98:	e00b      	b.n	8006fb2 <UART_SetConfig+0x33e>
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	77fb      	strb	r3, [r7, #31]
 8006f9e:	e00d      	b.n	8006fbc <UART_SetConfig+0x348>
 8006fa0:	2302      	movs	r3, #2
 8006fa2:	77fb      	strb	r3, [r7, #31]
 8006fa4:	e00a      	b.n	8006fbc <UART_SetConfig+0x348>
 8006fa6:	2304      	movs	r3, #4
 8006fa8:	77fb      	strb	r3, [r7, #31]
 8006faa:	e007      	b.n	8006fbc <UART_SetConfig+0x348>
 8006fac:	2308      	movs	r3, #8
 8006fae:	77fb      	strb	r3, [r7, #31]
 8006fb0:	e004      	b.n	8006fbc <UART_SetConfig+0x348>
 8006fb2:	2310      	movs	r3, #16
 8006fb4:	77fb      	strb	r3, [r7, #31]
 8006fb6:	e001      	b.n	8006fbc <UART_SetConfig+0x348>
 8006fb8:	2310      	movs	r3, #16
 8006fba:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	69db      	ldr	r3, [r3, #28]
 8006fc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fc4:	d15b      	bne.n	800707e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006fc6:	7ffb      	ldrb	r3, [r7, #31]
 8006fc8:	2b08      	cmp	r3, #8
 8006fca:	d828      	bhi.n	800701e <UART_SetConfig+0x3aa>
 8006fcc:	a201      	add	r2, pc, #4	@ (adr r2, 8006fd4 <UART_SetConfig+0x360>)
 8006fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fd2:	bf00      	nop
 8006fd4:	08006ff9 	.word	0x08006ff9
 8006fd8:	08007001 	.word	0x08007001
 8006fdc:	08007009 	.word	0x08007009
 8006fe0:	0800701f 	.word	0x0800701f
 8006fe4:	0800700f 	.word	0x0800700f
 8006fe8:	0800701f 	.word	0x0800701f
 8006fec:	0800701f 	.word	0x0800701f
 8006ff0:	0800701f 	.word	0x0800701f
 8006ff4:	08007017 	.word	0x08007017
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ff8:	f7fe fc70 	bl	80058dc <HAL_RCC_GetPCLK1Freq>
 8006ffc:	61b8      	str	r0, [r7, #24]
        break;
 8006ffe:	e013      	b.n	8007028 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007000:	f7fe fc80 	bl	8005904 <HAL_RCC_GetPCLK2Freq>
 8007004:	61b8      	str	r0, [r7, #24]
        break;
 8007006:	e00f      	b.n	8007028 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007008:	4b4b      	ldr	r3, [pc, #300]	@ (8007138 <UART_SetConfig+0x4c4>)
 800700a:	61bb      	str	r3, [r7, #24]
        break;
 800700c:	e00c      	b.n	8007028 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800700e:	f7fe fb93 	bl	8005738 <HAL_RCC_GetSysClockFreq>
 8007012:	61b8      	str	r0, [r7, #24]
        break;
 8007014:	e008      	b.n	8007028 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007016:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800701a:	61bb      	str	r3, [r7, #24]
        break;
 800701c:	e004      	b.n	8007028 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800701e:	2300      	movs	r3, #0
 8007020:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007022:	2301      	movs	r3, #1
 8007024:	77bb      	strb	r3, [r7, #30]
        break;
 8007026:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007028:	69bb      	ldr	r3, [r7, #24]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d074      	beq.n	8007118 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800702e:	69bb      	ldr	r3, [r7, #24]
 8007030:	005a      	lsls	r2, r3, #1
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	685b      	ldr	r3, [r3, #4]
 8007036:	085b      	lsrs	r3, r3, #1
 8007038:	441a      	add	r2, r3
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007042:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007044:	693b      	ldr	r3, [r7, #16]
 8007046:	2b0f      	cmp	r3, #15
 8007048:	d916      	bls.n	8007078 <UART_SetConfig+0x404>
 800704a:	693b      	ldr	r3, [r7, #16]
 800704c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007050:	d212      	bcs.n	8007078 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	b29b      	uxth	r3, r3
 8007056:	f023 030f 	bic.w	r3, r3, #15
 800705a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800705c:	693b      	ldr	r3, [r7, #16]
 800705e:	085b      	lsrs	r3, r3, #1
 8007060:	b29b      	uxth	r3, r3
 8007062:	f003 0307 	and.w	r3, r3, #7
 8007066:	b29a      	uxth	r2, r3
 8007068:	89fb      	ldrh	r3, [r7, #14]
 800706a:	4313      	orrs	r3, r2
 800706c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	89fa      	ldrh	r2, [r7, #14]
 8007074:	60da      	str	r2, [r3, #12]
 8007076:	e04f      	b.n	8007118 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007078:	2301      	movs	r3, #1
 800707a:	77bb      	strb	r3, [r7, #30]
 800707c:	e04c      	b.n	8007118 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800707e:	7ffb      	ldrb	r3, [r7, #31]
 8007080:	2b08      	cmp	r3, #8
 8007082:	d828      	bhi.n	80070d6 <UART_SetConfig+0x462>
 8007084:	a201      	add	r2, pc, #4	@ (adr r2, 800708c <UART_SetConfig+0x418>)
 8007086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800708a:	bf00      	nop
 800708c:	080070b1 	.word	0x080070b1
 8007090:	080070b9 	.word	0x080070b9
 8007094:	080070c1 	.word	0x080070c1
 8007098:	080070d7 	.word	0x080070d7
 800709c:	080070c7 	.word	0x080070c7
 80070a0:	080070d7 	.word	0x080070d7
 80070a4:	080070d7 	.word	0x080070d7
 80070a8:	080070d7 	.word	0x080070d7
 80070ac:	080070cf 	.word	0x080070cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070b0:	f7fe fc14 	bl	80058dc <HAL_RCC_GetPCLK1Freq>
 80070b4:	61b8      	str	r0, [r7, #24]
        break;
 80070b6:	e013      	b.n	80070e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80070b8:	f7fe fc24 	bl	8005904 <HAL_RCC_GetPCLK2Freq>
 80070bc:	61b8      	str	r0, [r7, #24]
        break;
 80070be:	e00f      	b.n	80070e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80070c0:	4b1d      	ldr	r3, [pc, #116]	@ (8007138 <UART_SetConfig+0x4c4>)
 80070c2:	61bb      	str	r3, [r7, #24]
        break;
 80070c4:	e00c      	b.n	80070e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070c6:	f7fe fb37 	bl	8005738 <HAL_RCC_GetSysClockFreq>
 80070ca:	61b8      	str	r0, [r7, #24]
        break;
 80070cc:	e008      	b.n	80070e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070d2:	61bb      	str	r3, [r7, #24]
        break;
 80070d4:	e004      	b.n	80070e0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80070d6:	2300      	movs	r3, #0
 80070d8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	77bb      	strb	r3, [r7, #30]
        break;
 80070de:	bf00      	nop
    }

    if (pclk != 0U)
 80070e0:	69bb      	ldr	r3, [r7, #24]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d018      	beq.n	8007118 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	085a      	lsrs	r2, r3, #1
 80070ec:	69bb      	ldr	r3, [r7, #24]
 80070ee:	441a      	add	r2, r3
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80070f8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070fa:	693b      	ldr	r3, [r7, #16]
 80070fc:	2b0f      	cmp	r3, #15
 80070fe:	d909      	bls.n	8007114 <UART_SetConfig+0x4a0>
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007106:	d205      	bcs.n	8007114 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	b29a      	uxth	r2, r3
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	60da      	str	r2, [r3, #12]
 8007112:	e001      	b.n	8007118 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007114:	2301      	movs	r3, #1
 8007116:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2200      	movs	r2, #0
 800711c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2200      	movs	r2, #0
 8007122:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007124:	7fbb      	ldrb	r3, [r7, #30]
}
 8007126:	4618      	mov	r0, r3
 8007128:	3720      	adds	r7, #32
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}
 800712e:	bf00      	nop
 8007130:	40007c00 	.word	0x40007c00
 8007134:	40023800 	.word	0x40023800
 8007138:	00f42400 	.word	0x00f42400

0800713c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800713c:	b480      	push	{r7}
 800713e:	b083      	sub	sp, #12
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007148:	f003 0308 	and.w	r3, r3, #8
 800714c:	2b00      	cmp	r3, #0
 800714e:	d00a      	beq.n	8007166 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	430a      	orrs	r2, r1
 8007164:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800716a:	f003 0301 	and.w	r3, r3, #1
 800716e:	2b00      	cmp	r3, #0
 8007170:	d00a      	beq.n	8007188 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	685b      	ldr	r3, [r3, #4]
 8007178:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	430a      	orrs	r2, r1
 8007186:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800718c:	f003 0302 	and.w	r3, r3, #2
 8007190:	2b00      	cmp	r3, #0
 8007192:	d00a      	beq.n	80071aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	430a      	orrs	r2, r1
 80071a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ae:	f003 0304 	and.w	r3, r3, #4
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d00a      	beq.n	80071cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	685b      	ldr	r3, [r3, #4]
 80071bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	430a      	orrs	r2, r1
 80071ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071d0:	f003 0310 	and.w	r3, r3, #16
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d00a      	beq.n	80071ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	689b      	ldr	r3, [r3, #8]
 80071de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	430a      	orrs	r2, r1
 80071ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071f2:	f003 0320 	and.w	r3, r3, #32
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d00a      	beq.n	8007210 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	689b      	ldr	r3, [r3, #8]
 8007200:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	430a      	orrs	r2, r1
 800720e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007214:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007218:	2b00      	cmp	r3, #0
 800721a:	d01a      	beq.n	8007252 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	430a      	orrs	r2, r1
 8007230:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007236:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800723a:	d10a      	bne.n	8007252 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	685b      	ldr	r3, [r3, #4]
 8007242:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	430a      	orrs	r2, r1
 8007250:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007256:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800725a:	2b00      	cmp	r3, #0
 800725c:	d00a      	beq.n	8007274 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	685b      	ldr	r3, [r3, #4]
 8007264:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	430a      	orrs	r2, r1
 8007272:	605a      	str	r2, [r3, #4]
  }
}
 8007274:	bf00      	nop
 8007276:	370c      	adds	r7, #12
 8007278:	46bd      	mov	sp, r7
 800727a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727e:	4770      	bx	lr

08007280 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b08c      	sub	sp, #48	@ 0x30
 8007284:	af02      	add	r7, sp, #8
 8007286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2200      	movs	r2, #0
 800728c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007290:	f7fc fd50 	bl	8003d34 <HAL_GetTick>
 8007294:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f003 0308 	and.w	r3, r3, #8
 80072a0:	2b08      	cmp	r3, #8
 80072a2:	d12e      	bne.n	8007302 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80072a8:	9300      	str	r3, [sp, #0]
 80072aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ac:	2200      	movs	r2, #0
 80072ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f000 f83b 	bl	800732e <UART_WaitOnFlagUntilTimeout>
 80072b8:	4603      	mov	r3, r0
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d021      	beq.n	8007302 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	e853 3f00 	ldrex	r3, [r3]
 80072ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072d2:	623b      	str	r3, [r7, #32]
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	461a      	mov	r2, r3
 80072da:	6a3b      	ldr	r3, [r7, #32]
 80072dc:	61fb      	str	r3, [r7, #28]
 80072de:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072e0:	69b9      	ldr	r1, [r7, #24]
 80072e2:	69fa      	ldr	r2, [r7, #28]
 80072e4:	e841 2300 	strex	r3, r2, [r1]
 80072e8:	617b      	str	r3, [r7, #20]
   return(result);
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d1e6      	bne.n	80072be <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2220      	movs	r2, #32
 80072f4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2200      	movs	r2, #0
 80072fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80072fe:	2303      	movs	r3, #3
 8007300:	e011      	b.n	8007326 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2220      	movs	r2, #32
 8007306:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2220      	movs	r2, #32
 800730c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2200      	movs	r2, #0
 8007314:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2200      	movs	r2, #0
 800731a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2200      	movs	r2, #0
 8007320:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007324:	2300      	movs	r3, #0
}
 8007326:	4618      	mov	r0, r3
 8007328:	3728      	adds	r7, #40	@ 0x28
 800732a:	46bd      	mov	sp, r7
 800732c:	bd80      	pop	{r7, pc}

0800732e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800732e:	b580      	push	{r7, lr}
 8007330:	b084      	sub	sp, #16
 8007332:	af00      	add	r7, sp, #0
 8007334:	60f8      	str	r0, [r7, #12]
 8007336:	60b9      	str	r1, [r7, #8]
 8007338:	603b      	str	r3, [r7, #0]
 800733a:	4613      	mov	r3, r2
 800733c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800733e:	e04f      	b.n	80073e0 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007340:	69bb      	ldr	r3, [r7, #24]
 8007342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007346:	d04b      	beq.n	80073e0 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007348:	f7fc fcf4 	bl	8003d34 <HAL_GetTick>
 800734c:	4602      	mov	r2, r0
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	1ad3      	subs	r3, r2, r3
 8007352:	69ba      	ldr	r2, [r7, #24]
 8007354:	429a      	cmp	r2, r3
 8007356:	d302      	bcc.n	800735e <UART_WaitOnFlagUntilTimeout+0x30>
 8007358:	69bb      	ldr	r3, [r7, #24]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d101      	bne.n	8007362 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800735e:	2303      	movs	r3, #3
 8007360:	e04e      	b.n	8007400 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f003 0304 	and.w	r3, r3, #4
 800736c:	2b00      	cmp	r3, #0
 800736e:	d037      	beq.n	80073e0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	2b80      	cmp	r3, #128	@ 0x80
 8007374:	d034      	beq.n	80073e0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	2b40      	cmp	r3, #64	@ 0x40
 800737a:	d031      	beq.n	80073e0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	69db      	ldr	r3, [r3, #28]
 8007382:	f003 0308 	and.w	r3, r3, #8
 8007386:	2b08      	cmp	r3, #8
 8007388:	d110      	bne.n	80073ac <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	2208      	movs	r2, #8
 8007390:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007392:	68f8      	ldr	r0, [r7, #12]
 8007394:	f000 f838 	bl	8007408 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	2208      	movs	r2, #8
 800739c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	2200      	movs	r2, #0
 80073a4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80073a8:	2301      	movs	r3, #1
 80073aa:	e029      	b.n	8007400 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	69db      	ldr	r3, [r3, #28]
 80073b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80073b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80073ba:	d111      	bne.n	80073e0 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80073c4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80073c6:	68f8      	ldr	r0, [r7, #12]
 80073c8:	f000 f81e 	bl	8007408 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	2220      	movs	r2, #32
 80073d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2200      	movs	r2, #0
 80073d8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80073dc:	2303      	movs	r3, #3
 80073de:	e00f      	b.n	8007400 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	69da      	ldr	r2, [r3, #28]
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	4013      	ands	r3, r2
 80073ea:	68ba      	ldr	r2, [r7, #8]
 80073ec:	429a      	cmp	r2, r3
 80073ee:	bf0c      	ite	eq
 80073f0:	2301      	moveq	r3, #1
 80073f2:	2300      	movne	r3, #0
 80073f4:	b2db      	uxtb	r3, r3
 80073f6:	461a      	mov	r2, r3
 80073f8:	79fb      	ldrb	r3, [r7, #7]
 80073fa:	429a      	cmp	r2, r3
 80073fc:	d0a0      	beq.n	8007340 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80073fe:	2300      	movs	r3, #0
}
 8007400:	4618      	mov	r0, r3
 8007402:	3710      	adds	r7, #16
 8007404:	46bd      	mov	sp, r7
 8007406:	bd80      	pop	{r7, pc}

08007408 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007408:	b480      	push	{r7}
 800740a:	b095      	sub	sp, #84	@ 0x54
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007416:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007418:	e853 3f00 	ldrex	r3, [r3]
 800741c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800741e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007420:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007424:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	461a      	mov	r2, r3
 800742c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800742e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007430:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007432:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007434:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007436:	e841 2300 	strex	r3, r2, [r1]
 800743a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800743c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800743e:	2b00      	cmp	r3, #0
 8007440:	d1e6      	bne.n	8007410 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	3308      	adds	r3, #8
 8007448:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800744a:	6a3b      	ldr	r3, [r7, #32]
 800744c:	e853 3f00 	ldrex	r3, [r3]
 8007450:	61fb      	str	r3, [r7, #28]
   return(result);
 8007452:	69fb      	ldr	r3, [r7, #28]
 8007454:	f023 0301 	bic.w	r3, r3, #1
 8007458:	64bb      	str	r3, [r7, #72]	@ 0x48
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	3308      	adds	r3, #8
 8007460:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007462:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007464:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007466:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007468:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800746a:	e841 2300 	strex	r3, r2, [r1]
 800746e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007472:	2b00      	cmp	r3, #0
 8007474:	d1e5      	bne.n	8007442 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800747a:	2b01      	cmp	r3, #1
 800747c:	d118      	bne.n	80074b0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	e853 3f00 	ldrex	r3, [r3]
 800748a:	60bb      	str	r3, [r7, #8]
   return(result);
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	f023 0310 	bic.w	r3, r3, #16
 8007492:	647b      	str	r3, [r7, #68]	@ 0x44
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	461a      	mov	r2, r3
 800749a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800749c:	61bb      	str	r3, [r7, #24]
 800749e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a0:	6979      	ldr	r1, [r7, #20]
 80074a2:	69ba      	ldr	r2, [r7, #24]
 80074a4:	e841 2300 	strex	r3, r2, [r1]
 80074a8:	613b      	str	r3, [r7, #16]
   return(result);
 80074aa:	693b      	ldr	r3, [r7, #16]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d1e6      	bne.n	800747e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2220      	movs	r2, #32
 80074b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2200      	movs	r2, #0
 80074bc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2200      	movs	r2, #0
 80074c2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80074c4:	bf00      	nop
 80074c6:	3754      	adds	r7, #84	@ 0x54
 80074c8:	46bd      	mov	sp, r7
 80074ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ce:	4770      	bx	lr

080074d0 <__cvt>:
 80074d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074d4:	ec57 6b10 	vmov	r6, r7, d0
 80074d8:	2f00      	cmp	r7, #0
 80074da:	460c      	mov	r4, r1
 80074dc:	4619      	mov	r1, r3
 80074de:	463b      	mov	r3, r7
 80074e0:	bfbb      	ittet	lt
 80074e2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80074e6:	461f      	movlt	r7, r3
 80074e8:	2300      	movge	r3, #0
 80074ea:	232d      	movlt	r3, #45	@ 0x2d
 80074ec:	700b      	strb	r3, [r1, #0]
 80074ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80074f0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80074f4:	4691      	mov	r9, r2
 80074f6:	f023 0820 	bic.w	r8, r3, #32
 80074fa:	bfbc      	itt	lt
 80074fc:	4632      	movlt	r2, r6
 80074fe:	4616      	movlt	r6, r2
 8007500:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007504:	d005      	beq.n	8007512 <__cvt+0x42>
 8007506:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800750a:	d100      	bne.n	800750e <__cvt+0x3e>
 800750c:	3401      	adds	r4, #1
 800750e:	2102      	movs	r1, #2
 8007510:	e000      	b.n	8007514 <__cvt+0x44>
 8007512:	2103      	movs	r1, #3
 8007514:	ab03      	add	r3, sp, #12
 8007516:	9301      	str	r3, [sp, #4]
 8007518:	ab02      	add	r3, sp, #8
 800751a:	9300      	str	r3, [sp, #0]
 800751c:	ec47 6b10 	vmov	d0, r6, r7
 8007520:	4653      	mov	r3, sl
 8007522:	4622      	mov	r2, r4
 8007524:	f001 f82c 	bl	8008580 <_dtoa_r>
 8007528:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800752c:	4605      	mov	r5, r0
 800752e:	d119      	bne.n	8007564 <__cvt+0x94>
 8007530:	f019 0f01 	tst.w	r9, #1
 8007534:	d00e      	beq.n	8007554 <__cvt+0x84>
 8007536:	eb00 0904 	add.w	r9, r0, r4
 800753a:	2200      	movs	r2, #0
 800753c:	2300      	movs	r3, #0
 800753e:	4630      	mov	r0, r6
 8007540:	4639      	mov	r1, r7
 8007542:	f7f9 fae1 	bl	8000b08 <__aeabi_dcmpeq>
 8007546:	b108      	cbz	r0, 800754c <__cvt+0x7c>
 8007548:	f8cd 900c 	str.w	r9, [sp, #12]
 800754c:	2230      	movs	r2, #48	@ 0x30
 800754e:	9b03      	ldr	r3, [sp, #12]
 8007550:	454b      	cmp	r3, r9
 8007552:	d31e      	bcc.n	8007592 <__cvt+0xc2>
 8007554:	9b03      	ldr	r3, [sp, #12]
 8007556:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007558:	1b5b      	subs	r3, r3, r5
 800755a:	4628      	mov	r0, r5
 800755c:	6013      	str	r3, [r2, #0]
 800755e:	b004      	add	sp, #16
 8007560:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007564:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007568:	eb00 0904 	add.w	r9, r0, r4
 800756c:	d1e5      	bne.n	800753a <__cvt+0x6a>
 800756e:	7803      	ldrb	r3, [r0, #0]
 8007570:	2b30      	cmp	r3, #48	@ 0x30
 8007572:	d10a      	bne.n	800758a <__cvt+0xba>
 8007574:	2200      	movs	r2, #0
 8007576:	2300      	movs	r3, #0
 8007578:	4630      	mov	r0, r6
 800757a:	4639      	mov	r1, r7
 800757c:	f7f9 fac4 	bl	8000b08 <__aeabi_dcmpeq>
 8007580:	b918      	cbnz	r0, 800758a <__cvt+0xba>
 8007582:	f1c4 0401 	rsb	r4, r4, #1
 8007586:	f8ca 4000 	str.w	r4, [sl]
 800758a:	f8da 3000 	ldr.w	r3, [sl]
 800758e:	4499      	add	r9, r3
 8007590:	e7d3      	b.n	800753a <__cvt+0x6a>
 8007592:	1c59      	adds	r1, r3, #1
 8007594:	9103      	str	r1, [sp, #12]
 8007596:	701a      	strb	r2, [r3, #0]
 8007598:	e7d9      	b.n	800754e <__cvt+0x7e>

0800759a <__exponent>:
 800759a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800759c:	2900      	cmp	r1, #0
 800759e:	bfba      	itte	lt
 80075a0:	4249      	neglt	r1, r1
 80075a2:	232d      	movlt	r3, #45	@ 0x2d
 80075a4:	232b      	movge	r3, #43	@ 0x2b
 80075a6:	2909      	cmp	r1, #9
 80075a8:	7002      	strb	r2, [r0, #0]
 80075aa:	7043      	strb	r3, [r0, #1]
 80075ac:	dd29      	ble.n	8007602 <__exponent+0x68>
 80075ae:	f10d 0307 	add.w	r3, sp, #7
 80075b2:	461d      	mov	r5, r3
 80075b4:	270a      	movs	r7, #10
 80075b6:	461a      	mov	r2, r3
 80075b8:	fbb1 f6f7 	udiv	r6, r1, r7
 80075bc:	fb07 1416 	mls	r4, r7, r6, r1
 80075c0:	3430      	adds	r4, #48	@ 0x30
 80075c2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80075c6:	460c      	mov	r4, r1
 80075c8:	2c63      	cmp	r4, #99	@ 0x63
 80075ca:	f103 33ff 	add.w	r3, r3, #4294967295
 80075ce:	4631      	mov	r1, r6
 80075d0:	dcf1      	bgt.n	80075b6 <__exponent+0x1c>
 80075d2:	3130      	adds	r1, #48	@ 0x30
 80075d4:	1e94      	subs	r4, r2, #2
 80075d6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80075da:	1c41      	adds	r1, r0, #1
 80075dc:	4623      	mov	r3, r4
 80075de:	42ab      	cmp	r3, r5
 80075e0:	d30a      	bcc.n	80075f8 <__exponent+0x5e>
 80075e2:	f10d 0309 	add.w	r3, sp, #9
 80075e6:	1a9b      	subs	r3, r3, r2
 80075e8:	42ac      	cmp	r4, r5
 80075ea:	bf88      	it	hi
 80075ec:	2300      	movhi	r3, #0
 80075ee:	3302      	adds	r3, #2
 80075f0:	4403      	add	r3, r0
 80075f2:	1a18      	subs	r0, r3, r0
 80075f4:	b003      	add	sp, #12
 80075f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075f8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80075fc:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007600:	e7ed      	b.n	80075de <__exponent+0x44>
 8007602:	2330      	movs	r3, #48	@ 0x30
 8007604:	3130      	adds	r1, #48	@ 0x30
 8007606:	7083      	strb	r3, [r0, #2]
 8007608:	70c1      	strb	r1, [r0, #3]
 800760a:	1d03      	adds	r3, r0, #4
 800760c:	e7f1      	b.n	80075f2 <__exponent+0x58>
	...

08007610 <_printf_float>:
 8007610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007614:	b08d      	sub	sp, #52	@ 0x34
 8007616:	460c      	mov	r4, r1
 8007618:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800761c:	4616      	mov	r6, r2
 800761e:	461f      	mov	r7, r3
 8007620:	4605      	mov	r5, r0
 8007622:	f000 fead 	bl	8008380 <_localeconv_r>
 8007626:	6803      	ldr	r3, [r0, #0]
 8007628:	9304      	str	r3, [sp, #16]
 800762a:	4618      	mov	r0, r3
 800762c:	f7f8 fe40 	bl	80002b0 <strlen>
 8007630:	2300      	movs	r3, #0
 8007632:	930a      	str	r3, [sp, #40]	@ 0x28
 8007634:	f8d8 3000 	ldr.w	r3, [r8]
 8007638:	9005      	str	r0, [sp, #20]
 800763a:	3307      	adds	r3, #7
 800763c:	f023 0307 	bic.w	r3, r3, #7
 8007640:	f103 0208 	add.w	r2, r3, #8
 8007644:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007648:	f8d4 b000 	ldr.w	fp, [r4]
 800764c:	f8c8 2000 	str.w	r2, [r8]
 8007650:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007654:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007658:	9307      	str	r3, [sp, #28]
 800765a:	f8cd 8018 	str.w	r8, [sp, #24]
 800765e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007662:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007666:	4b9c      	ldr	r3, [pc, #624]	@ (80078d8 <_printf_float+0x2c8>)
 8007668:	f04f 32ff 	mov.w	r2, #4294967295
 800766c:	f7f9 fa7e 	bl	8000b6c <__aeabi_dcmpun>
 8007670:	bb70      	cbnz	r0, 80076d0 <_printf_float+0xc0>
 8007672:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007676:	4b98      	ldr	r3, [pc, #608]	@ (80078d8 <_printf_float+0x2c8>)
 8007678:	f04f 32ff 	mov.w	r2, #4294967295
 800767c:	f7f9 fa58 	bl	8000b30 <__aeabi_dcmple>
 8007680:	bb30      	cbnz	r0, 80076d0 <_printf_float+0xc0>
 8007682:	2200      	movs	r2, #0
 8007684:	2300      	movs	r3, #0
 8007686:	4640      	mov	r0, r8
 8007688:	4649      	mov	r1, r9
 800768a:	f7f9 fa47 	bl	8000b1c <__aeabi_dcmplt>
 800768e:	b110      	cbz	r0, 8007696 <_printf_float+0x86>
 8007690:	232d      	movs	r3, #45	@ 0x2d
 8007692:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007696:	4a91      	ldr	r2, [pc, #580]	@ (80078dc <_printf_float+0x2cc>)
 8007698:	4b91      	ldr	r3, [pc, #580]	@ (80078e0 <_printf_float+0x2d0>)
 800769a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800769e:	bf94      	ite	ls
 80076a0:	4690      	movls	r8, r2
 80076a2:	4698      	movhi	r8, r3
 80076a4:	2303      	movs	r3, #3
 80076a6:	6123      	str	r3, [r4, #16]
 80076a8:	f02b 0304 	bic.w	r3, fp, #4
 80076ac:	6023      	str	r3, [r4, #0]
 80076ae:	f04f 0900 	mov.w	r9, #0
 80076b2:	9700      	str	r7, [sp, #0]
 80076b4:	4633      	mov	r3, r6
 80076b6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80076b8:	4621      	mov	r1, r4
 80076ba:	4628      	mov	r0, r5
 80076bc:	f000 f9d2 	bl	8007a64 <_printf_common>
 80076c0:	3001      	adds	r0, #1
 80076c2:	f040 808d 	bne.w	80077e0 <_printf_float+0x1d0>
 80076c6:	f04f 30ff 	mov.w	r0, #4294967295
 80076ca:	b00d      	add	sp, #52	@ 0x34
 80076cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076d0:	4642      	mov	r2, r8
 80076d2:	464b      	mov	r3, r9
 80076d4:	4640      	mov	r0, r8
 80076d6:	4649      	mov	r1, r9
 80076d8:	f7f9 fa48 	bl	8000b6c <__aeabi_dcmpun>
 80076dc:	b140      	cbz	r0, 80076f0 <_printf_float+0xe0>
 80076de:	464b      	mov	r3, r9
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	bfbc      	itt	lt
 80076e4:	232d      	movlt	r3, #45	@ 0x2d
 80076e6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80076ea:	4a7e      	ldr	r2, [pc, #504]	@ (80078e4 <_printf_float+0x2d4>)
 80076ec:	4b7e      	ldr	r3, [pc, #504]	@ (80078e8 <_printf_float+0x2d8>)
 80076ee:	e7d4      	b.n	800769a <_printf_float+0x8a>
 80076f0:	6863      	ldr	r3, [r4, #4]
 80076f2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80076f6:	9206      	str	r2, [sp, #24]
 80076f8:	1c5a      	adds	r2, r3, #1
 80076fa:	d13b      	bne.n	8007774 <_printf_float+0x164>
 80076fc:	2306      	movs	r3, #6
 80076fe:	6063      	str	r3, [r4, #4]
 8007700:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007704:	2300      	movs	r3, #0
 8007706:	6022      	str	r2, [r4, #0]
 8007708:	9303      	str	r3, [sp, #12]
 800770a:	ab0a      	add	r3, sp, #40	@ 0x28
 800770c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007710:	ab09      	add	r3, sp, #36	@ 0x24
 8007712:	9300      	str	r3, [sp, #0]
 8007714:	6861      	ldr	r1, [r4, #4]
 8007716:	ec49 8b10 	vmov	d0, r8, r9
 800771a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800771e:	4628      	mov	r0, r5
 8007720:	f7ff fed6 	bl	80074d0 <__cvt>
 8007724:	9b06      	ldr	r3, [sp, #24]
 8007726:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007728:	2b47      	cmp	r3, #71	@ 0x47
 800772a:	4680      	mov	r8, r0
 800772c:	d129      	bne.n	8007782 <_printf_float+0x172>
 800772e:	1cc8      	adds	r0, r1, #3
 8007730:	db02      	blt.n	8007738 <_printf_float+0x128>
 8007732:	6863      	ldr	r3, [r4, #4]
 8007734:	4299      	cmp	r1, r3
 8007736:	dd41      	ble.n	80077bc <_printf_float+0x1ac>
 8007738:	f1aa 0a02 	sub.w	sl, sl, #2
 800773c:	fa5f fa8a 	uxtb.w	sl, sl
 8007740:	3901      	subs	r1, #1
 8007742:	4652      	mov	r2, sl
 8007744:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007748:	9109      	str	r1, [sp, #36]	@ 0x24
 800774a:	f7ff ff26 	bl	800759a <__exponent>
 800774e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007750:	1813      	adds	r3, r2, r0
 8007752:	2a01      	cmp	r2, #1
 8007754:	4681      	mov	r9, r0
 8007756:	6123      	str	r3, [r4, #16]
 8007758:	dc02      	bgt.n	8007760 <_printf_float+0x150>
 800775a:	6822      	ldr	r2, [r4, #0]
 800775c:	07d2      	lsls	r2, r2, #31
 800775e:	d501      	bpl.n	8007764 <_printf_float+0x154>
 8007760:	3301      	adds	r3, #1
 8007762:	6123      	str	r3, [r4, #16]
 8007764:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007768:	2b00      	cmp	r3, #0
 800776a:	d0a2      	beq.n	80076b2 <_printf_float+0xa2>
 800776c:	232d      	movs	r3, #45	@ 0x2d
 800776e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007772:	e79e      	b.n	80076b2 <_printf_float+0xa2>
 8007774:	9a06      	ldr	r2, [sp, #24]
 8007776:	2a47      	cmp	r2, #71	@ 0x47
 8007778:	d1c2      	bne.n	8007700 <_printf_float+0xf0>
 800777a:	2b00      	cmp	r3, #0
 800777c:	d1c0      	bne.n	8007700 <_printf_float+0xf0>
 800777e:	2301      	movs	r3, #1
 8007780:	e7bd      	b.n	80076fe <_printf_float+0xee>
 8007782:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007786:	d9db      	bls.n	8007740 <_printf_float+0x130>
 8007788:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800778c:	d118      	bne.n	80077c0 <_printf_float+0x1b0>
 800778e:	2900      	cmp	r1, #0
 8007790:	6863      	ldr	r3, [r4, #4]
 8007792:	dd0b      	ble.n	80077ac <_printf_float+0x19c>
 8007794:	6121      	str	r1, [r4, #16]
 8007796:	b913      	cbnz	r3, 800779e <_printf_float+0x18e>
 8007798:	6822      	ldr	r2, [r4, #0]
 800779a:	07d0      	lsls	r0, r2, #31
 800779c:	d502      	bpl.n	80077a4 <_printf_float+0x194>
 800779e:	3301      	adds	r3, #1
 80077a0:	440b      	add	r3, r1
 80077a2:	6123      	str	r3, [r4, #16]
 80077a4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80077a6:	f04f 0900 	mov.w	r9, #0
 80077aa:	e7db      	b.n	8007764 <_printf_float+0x154>
 80077ac:	b913      	cbnz	r3, 80077b4 <_printf_float+0x1a4>
 80077ae:	6822      	ldr	r2, [r4, #0]
 80077b0:	07d2      	lsls	r2, r2, #31
 80077b2:	d501      	bpl.n	80077b8 <_printf_float+0x1a8>
 80077b4:	3302      	adds	r3, #2
 80077b6:	e7f4      	b.n	80077a2 <_printf_float+0x192>
 80077b8:	2301      	movs	r3, #1
 80077ba:	e7f2      	b.n	80077a2 <_printf_float+0x192>
 80077bc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80077c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077c2:	4299      	cmp	r1, r3
 80077c4:	db05      	blt.n	80077d2 <_printf_float+0x1c2>
 80077c6:	6823      	ldr	r3, [r4, #0]
 80077c8:	6121      	str	r1, [r4, #16]
 80077ca:	07d8      	lsls	r0, r3, #31
 80077cc:	d5ea      	bpl.n	80077a4 <_printf_float+0x194>
 80077ce:	1c4b      	adds	r3, r1, #1
 80077d0:	e7e7      	b.n	80077a2 <_printf_float+0x192>
 80077d2:	2900      	cmp	r1, #0
 80077d4:	bfd4      	ite	le
 80077d6:	f1c1 0202 	rsble	r2, r1, #2
 80077da:	2201      	movgt	r2, #1
 80077dc:	4413      	add	r3, r2
 80077de:	e7e0      	b.n	80077a2 <_printf_float+0x192>
 80077e0:	6823      	ldr	r3, [r4, #0]
 80077e2:	055a      	lsls	r2, r3, #21
 80077e4:	d407      	bmi.n	80077f6 <_printf_float+0x1e6>
 80077e6:	6923      	ldr	r3, [r4, #16]
 80077e8:	4642      	mov	r2, r8
 80077ea:	4631      	mov	r1, r6
 80077ec:	4628      	mov	r0, r5
 80077ee:	47b8      	blx	r7
 80077f0:	3001      	adds	r0, #1
 80077f2:	d12b      	bne.n	800784c <_printf_float+0x23c>
 80077f4:	e767      	b.n	80076c6 <_printf_float+0xb6>
 80077f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80077fa:	f240 80dd 	bls.w	80079b8 <_printf_float+0x3a8>
 80077fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007802:	2200      	movs	r2, #0
 8007804:	2300      	movs	r3, #0
 8007806:	f7f9 f97f 	bl	8000b08 <__aeabi_dcmpeq>
 800780a:	2800      	cmp	r0, #0
 800780c:	d033      	beq.n	8007876 <_printf_float+0x266>
 800780e:	4a37      	ldr	r2, [pc, #220]	@ (80078ec <_printf_float+0x2dc>)
 8007810:	2301      	movs	r3, #1
 8007812:	4631      	mov	r1, r6
 8007814:	4628      	mov	r0, r5
 8007816:	47b8      	blx	r7
 8007818:	3001      	adds	r0, #1
 800781a:	f43f af54 	beq.w	80076c6 <_printf_float+0xb6>
 800781e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007822:	4543      	cmp	r3, r8
 8007824:	db02      	blt.n	800782c <_printf_float+0x21c>
 8007826:	6823      	ldr	r3, [r4, #0]
 8007828:	07d8      	lsls	r0, r3, #31
 800782a:	d50f      	bpl.n	800784c <_printf_float+0x23c>
 800782c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007830:	4631      	mov	r1, r6
 8007832:	4628      	mov	r0, r5
 8007834:	47b8      	blx	r7
 8007836:	3001      	adds	r0, #1
 8007838:	f43f af45 	beq.w	80076c6 <_printf_float+0xb6>
 800783c:	f04f 0900 	mov.w	r9, #0
 8007840:	f108 38ff 	add.w	r8, r8, #4294967295
 8007844:	f104 0a1a 	add.w	sl, r4, #26
 8007848:	45c8      	cmp	r8, r9
 800784a:	dc09      	bgt.n	8007860 <_printf_float+0x250>
 800784c:	6823      	ldr	r3, [r4, #0]
 800784e:	079b      	lsls	r3, r3, #30
 8007850:	f100 8103 	bmi.w	8007a5a <_printf_float+0x44a>
 8007854:	68e0      	ldr	r0, [r4, #12]
 8007856:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007858:	4298      	cmp	r0, r3
 800785a:	bfb8      	it	lt
 800785c:	4618      	movlt	r0, r3
 800785e:	e734      	b.n	80076ca <_printf_float+0xba>
 8007860:	2301      	movs	r3, #1
 8007862:	4652      	mov	r2, sl
 8007864:	4631      	mov	r1, r6
 8007866:	4628      	mov	r0, r5
 8007868:	47b8      	blx	r7
 800786a:	3001      	adds	r0, #1
 800786c:	f43f af2b 	beq.w	80076c6 <_printf_float+0xb6>
 8007870:	f109 0901 	add.w	r9, r9, #1
 8007874:	e7e8      	b.n	8007848 <_printf_float+0x238>
 8007876:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007878:	2b00      	cmp	r3, #0
 800787a:	dc39      	bgt.n	80078f0 <_printf_float+0x2e0>
 800787c:	4a1b      	ldr	r2, [pc, #108]	@ (80078ec <_printf_float+0x2dc>)
 800787e:	2301      	movs	r3, #1
 8007880:	4631      	mov	r1, r6
 8007882:	4628      	mov	r0, r5
 8007884:	47b8      	blx	r7
 8007886:	3001      	adds	r0, #1
 8007888:	f43f af1d 	beq.w	80076c6 <_printf_float+0xb6>
 800788c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007890:	ea59 0303 	orrs.w	r3, r9, r3
 8007894:	d102      	bne.n	800789c <_printf_float+0x28c>
 8007896:	6823      	ldr	r3, [r4, #0]
 8007898:	07d9      	lsls	r1, r3, #31
 800789a:	d5d7      	bpl.n	800784c <_printf_float+0x23c>
 800789c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078a0:	4631      	mov	r1, r6
 80078a2:	4628      	mov	r0, r5
 80078a4:	47b8      	blx	r7
 80078a6:	3001      	adds	r0, #1
 80078a8:	f43f af0d 	beq.w	80076c6 <_printf_float+0xb6>
 80078ac:	f04f 0a00 	mov.w	sl, #0
 80078b0:	f104 0b1a 	add.w	fp, r4, #26
 80078b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078b6:	425b      	negs	r3, r3
 80078b8:	4553      	cmp	r3, sl
 80078ba:	dc01      	bgt.n	80078c0 <_printf_float+0x2b0>
 80078bc:	464b      	mov	r3, r9
 80078be:	e793      	b.n	80077e8 <_printf_float+0x1d8>
 80078c0:	2301      	movs	r3, #1
 80078c2:	465a      	mov	r2, fp
 80078c4:	4631      	mov	r1, r6
 80078c6:	4628      	mov	r0, r5
 80078c8:	47b8      	blx	r7
 80078ca:	3001      	adds	r0, #1
 80078cc:	f43f aefb 	beq.w	80076c6 <_printf_float+0xb6>
 80078d0:	f10a 0a01 	add.w	sl, sl, #1
 80078d4:	e7ee      	b.n	80078b4 <_printf_float+0x2a4>
 80078d6:	bf00      	nop
 80078d8:	7fefffff 	.word	0x7fefffff
 80078dc:	0800abe0 	.word	0x0800abe0
 80078e0:	0800abe4 	.word	0x0800abe4
 80078e4:	0800abe8 	.word	0x0800abe8
 80078e8:	0800abec 	.word	0x0800abec
 80078ec:	0800abf0 	.word	0x0800abf0
 80078f0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80078f2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80078f6:	4553      	cmp	r3, sl
 80078f8:	bfa8      	it	ge
 80078fa:	4653      	movge	r3, sl
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	4699      	mov	r9, r3
 8007900:	dc36      	bgt.n	8007970 <_printf_float+0x360>
 8007902:	f04f 0b00 	mov.w	fp, #0
 8007906:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800790a:	f104 021a 	add.w	r2, r4, #26
 800790e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007910:	9306      	str	r3, [sp, #24]
 8007912:	eba3 0309 	sub.w	r3, r3, r9
 8007916:	455b      	cmp	r3, fp
 8007918:	dc31      	bgt.n	800797e <_printf_float+0x36e>
 800791a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800791c:	459a      	cmp	sl, r3
 800791e:	dc3a      	bgt.n	8007996 <_printf_float+0x386>
 8007920:	6823      	ldr	r3, [r4, #0]
 8007922:	07da      	lsls	r2, r3, #31
 8007924:	d437      	bmi.n	8007996 <_printf_float+0x386>
 8007926:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007928:	ebaa 0903 	sub.w	r9, sl, r3
 800792c:	9b06      	ldr	r3, [sp, #24]
 800792e:	ebaa 0303 	sub.w	r3, sl, r3
 8007932:	4599      	cmp	r9, r3
 8007934:	bfa8      	it	ge
 8007936:	4699      	movge	r9, r3
 8007938:	f1b9 0f00 	cmp.w	r9, #0
 800793c:	dc33      	bgt.n	80079a6 <_printf_float+0x396>
 800793e:	f04f 0800 	mov.w	r8, #0
 8007942:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007946:	f104 0b1a 	add.w	fp, r4, #26
 800794a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800794c:	ebaa 0303 	sub.w	r3, sl, r3
 8007950:	eba3 0309 	sub.w	r3, r3, r9
 8007954:	4543      	cmp	r3, r8
 8007956:	f77f af79 	ble.w	800784c <_printf_float+0x23c>
 800795a:	2301      	movs	r3, #1
 800795c:	465a      	mov	r2, fp
 800795e:	4631      	mov	r1, r6
 8007960:	4628      	mov	r0, r5
 8007962:	47b8      	blx	r7
 8007964:	3001      	adds	r0, #1
 8007966:	f43f aeae 	beq.w	80076c6 <_printf_float+0xb6>
 800796a:	f108 0801 	add.w	r8, r8, #1
 800796e:	e7ec      	b.n	800794a <_printf_float+0x33a>
 8007970:	4642      	mov	r2, r8
 8007972:	4631      	mov	r1, r6
 8007974:	4628      	mov	r0, r5
 8007976:	47b8      	blx	r7
 8007978:	3001      	adds	r0, #1
 800797a:	d1c2      	bne.n	8007902 <_printf_float+0x2f2>
 800797c:	e6a3      	b.n	80076c6 <_printf_float+0xb6>
 800797e:	2301      	movs	r3, #1
 8007980:	4631      	mov	r1, r6
 8007982:	4628      	mov	r0, r5
 8007984:	9206      	str	r2, [sp, #24]
 8007986:	47b8      	blx	r7
 8007988:	3001      	adds	r0, #1
 800798a:	f43f ae9c 	beq.w	80076c6 <_printf_float+0xb6>
 800798e:	9a06      	ldr	r2, [sp, #24]
 8007990:	f10b 0b01 	add.w	fp, fp, #1
 8007994:	e7bb      	b.n	800790e <_printf_float+0x2fe>
 8007996:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800799a:	4631      	mov	r1, r6
 800799c:	4628      	mov	r0, r5
 800799e:	47b8      	blx	r7
 80079a0:	3001      	adds	r0, #1
 80079a2:	d1c0      	bne.n	8007926 <_printf_float+0x316>
 80079a4:	e68f      	b.n	80076c6 <_printf_float+0xb6>
 80079a6:	9a06      	ldr	r2, [sp, #24]
 80079a8:	464b      	mov	r3, r9
 80079aa:	4442      	add	r2, r8
 80079ac:	4631      	mov	r1, r6
 80079ae:	4628      	mov	r0, r5
 80079b0:	47b8      	blx	r7
 80079b2:	3001      	adds	r0, #1
 80079b4:	d1c3      	bne.n	800793e <_printf_float+0x32e>
 80079b6:	e686      	b.n	80076c6 <_printf_float+0xb6>
 80079b8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80079bc:	f1ba 0f01 	cmp.w	sl, #1
 80079c0:	dc01      	bgt.n	80079c6 <_printf_float+0x3b6>
 80079c2:	07db      	lsls	r3, r3, #31
 80079c4:	d536      	bpl.n	8007a34 <_printf_float+0x424>
 80079c6:	2301      	movs	r3, #1
 80079c8:	4642      	mov	r2, r8
 80079ca:	4631      	mov	r1, r6
 80079cc:	4628      	mov	r0, r5
 80079ce:	47b8      	blx	r7
 80079d0:	3001      	adds	r0, #1
 80079d2:	f43f ae78 	beq.w	80076c6 <_printf_float+0xb6>
 80079d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079da:	4631      	mov	r1, r6
 80079dc:	4628      	mov	r0, r5
 80079de:	47b8      	blx	r7
 80079e0:	3001      	adds	r0, #1
 80079e2:	f43f ae70 	beq.w	80076c6 <_printf_float+0xb6>
 80079e6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80079ea:	2200      	movs	r2, #0
 80079ec:	2300      	movs	r3, #0
 80079ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 80079f2:	f7f9 f889 	bl	8000b08 <__aeabi_dcmpeq>
 80079f6:	b9c0      	cbnz	r0, 8007a2a <_printf_float+0x41a>
 80079f8:	4653      	mov	r3, sl
 80079fa:	f108 0201 	add.w	r2, r8, #1
 80079fe:	4631      	mov	r1, r6
 8007a00:	4628      	mov	r0, r5
 8007a02:	47b8      	blx	r7
 8007a04:	3001      	adds	r0, #1
 8007a06:	d10c      	bne.n	8007a22 <_printf_float+0x412>
 8007a08:	e65d      	b.n	80076c6 <_printf_float+0xb6>
 8007a0a:	2301      	movs	r3, #1
 8007a0c:	465a      	mov	r2, fp
 8007a0e:	4631      	mov	r1, r6
 8007a10:	4628      	mov	r0, r5
 8007a12:	47b8      	blx	r7
 8007a14:	3001      	adds	r0, #1
 8007a16:	f43f ae56 	beq.w	80076c6 <_printf_float+0xb6>
 8007a1a:	f108 0801 	add.w	r8, r8, #1
 8007a1e:	45d0      	cmp	r8, sl
 8007a20:	dbf3      	blt.n	8007a0a <_printf_float+0x3fa>
 8007a22:	464b      	mov	r3, r9
 8007a24:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007a28:	e6df      	b.n	80077ea <_printf_float+0x1da>
 8007a2a:	f04f 0800 	mov.w	r8, #0
 8007a2e:	f104 0b1a 	add.w	fp, r4, #26
 8007a32:	e7f4      	b.n	8007a1e <_printf_float+0x40e>
 8007a34:	2301      	movs	r3, #1
 8007a36:	4642      	mov	r2, r8
 8007a38:	e7e1      	b.n	80079fe <_printf_float+0x3ee>
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	464a      	mov	r2, r9
 8007a3e:	4631      	mov	r1, r6
 8007a40:	4628      	mov	r0, r5
 8007a42:	47b8      	blx	r7
 8007a44:	3001      	adds	r0, #1
 8007a46:	f43f ae3e 	beq.w	80076c6 <_printf_float+0xb6>
 8007a4a:	f108 0801 	add.w	r8, r8, #1
 8007a4e:	68e3      	ldr	r3, [r4, #12]
 8007a50:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007a52:	1a5b      	subs	r3, r3, r1
 8007a54:	4543      	cmp	r3, r8
 8007a56:	dcf0      	bgt.n	8007a3a <_printf_float+0x42a>
 8007a58:	e6fc      	b.n	8007854 <_printf_float+0x244>
 8007a5a:	f04f 0800 	mov.w	r8, #0
 8007a5e:	f104 0919 	add.w	r9, r4, #25
 8007a62:	e7f4      	b.n	8007a4e <_printf_float+0x43e>

08007a64 <_printf_common>:
 8007a64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a68:	4616      	mov	r6, r2
 8007a6a:	4698      	mov	r8, r3
 8007a6c:	688a      	ldr	r2, [r1, #8]
 8007a6e:	690b      	ldr	r3, [r1, #16]
 8007a70:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007a74:	4293      	cmp	r3, r2
 8007a76:	bfb8      	it	lt
 8007a78:	4613      	movlt	r3, r2
 8007a7a:	6033      	str	r3, [r6, #0]
 8007a7c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007a80:	4607      	mov	r7, r0
 8007a82:	460c      	mov	r4, r1
 8007a84:	b10a      	cbz	r2, 8007a8a <_printf_common+0x26>
 8007a86:	3301      	adds	r3, #1
 8007a88:	6033      	str	r3, [r6, #0]
 8007a8a:	6823      	ldr	r3, [r4, #0]
 8007a8c:	0699      	lsls	r1, r3, #26
 8007a8e:	bf42      	ittt	mi
 8007a90:	6833      	ldrmi	r3, [r6, #0]
 8007a92:	3302      	addmi	r3, #2
 8007a94:	6033      	strmi	r3, [r6, #0]
 8007a96:	6825      	ldr	r5, [r4, #0]
 8007a98:	f015 0506 	ands.w	r5, r5, #6
 8007a9c:	d106      	bne.n	8007aac <_printf_common+0x48>
 8007a9e:	f104 0a19 	add.w	sl, r4, #25
 8007aa2:	68e3      	ldr	r3, [r4, #12]
 8007aa4:	6832      	ldr	r2, [r6, #0]
 8007aa6:	1a9b      	subs	r3, r3, r2
 8007aa8:	42ab      	cmp	r3, r5
 8007aaa:	dc26      	bgt.n	8007afa <_printf_common+0x96>
 8007aac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007ab0:	6822      	ldr	r2, [r4, #0]
 8007ab2:	3b00      	subs	r3, #0
 8007ab4:	bf18      	it	ne
 8007ab6:	2301      	movne	r3, #1
 8007ab8:	0692      	lsls	r2, r2, #26
 8007aba:	d42b      	bmi.n	8007b14 <_printf_common+0xb0>
 8007abc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007ac0:	4641      	mov	r1, r8
 8007ac2:	4638      	mov	r0, r7
 8007ac4:	47c8      	blx	r9
 8007ac6:	3001      	adds	r0, #1
 8007ac8:	d01e      	beq.n	8007b08 <_printf_common+0xa4>
 8007aca:	6823      	ldr	r3, [r4, #0]
 8007acc:	6922      	ldr	r2, [r4, #16]
 8007ace:	f003 0306 	and.w	r3, r3, #6
 8007ad2:	2b04      	cmp	r3, #4
 8007ad4:	bf02      	ittt	eq
 8007ad6:	68e5      	ldreq	r5, [r4, #12]
 8007ad8:	6833      	ldreq	r3, [r6, #0]
 8007ada:	1aed      	subeq	r5, r5, r3
 8007adc:	68a3      	ldr	r3, [r4, #8]
 8007ade:	bf0c      	ite	eq
 8007ae0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ae4:	2500      	movne	r5, #0
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	bfc4      	itt	gt
 8007aea:	1a9b      	subgt	r3, r3, r2
 8007aec:	18ed      	addgt	r5, r5, r3
 8007aee:	2600      	movs	r6, #0
 8007af0:	341a      	adds	r4, #26
 8007af2:	42b5      	cmp	r5, r6
 8007af4:	d11a      	bne.n	8007b2c <_printf_common+0xc8>
 8007af6:	2000      	movs	r0, #0
 8007af8:	e008      	b.n	8007b0c <_printf_common+0xa8>
 8007afa:	2301      	movs	r3, #1
 8007afc:	4652      	mov	r2, sl
 8007afe:	4641      	mov	r1, r8
 8007b00:	4638      	mov	r0, r7
 8007b02:	47c8      	blx	r9
 8007b04:	3001      	adds	r0, #1
 8007b06:	d103      	bne.n	8007b10 <_printf_common+0xac>
 8007b08:	f04f 30ff 	mov.w	r0, #4294967295
 8007b0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b10:	3501      	adds	r5, #1
 8007b12:	e7c6      	b.n	8007aa2 <_printf_common+0x3e>
 8007b14:	18e1      	adds	r1, r4, r3
 8007b16:	1c5a      	adds	r2, r3, #1
 8007b18:	2030      	movs	r0, #48	@ 0x30
 8007b1a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007b1e:	4422      	add	r2, r4
 8007b20:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007b24:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007b28:	3302      	adds	r3, #2
 8007b2a:	e7c7      	b.n	8007abc <_printf_common+0x58>
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	4622      	mov	r2, r4
 8007b30:	4641      	mov	r1, r8
 8007b32:	4638      	mov	r0, r7
 8007b34:	47c8      	blx	r9
 8007b36:	3001      	adds	r0, #1
 8007b38:	d0e6      	beq.n	8007b08 <_printf_common+0xa4>
 8007b3a:	3601      	adds	r6, #1
 8007b3c:	e7d9      	b.n	8007af2 <_printf_common+0x8e>
	...

08007b40 <_printf_i>:
 8007b40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b44:	7e0f      	ldrb	r7, [r1, #24]
 8007b46:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007b48:	2f78      	cmp	r7, #120	@ 0x78
 8007b4a:	4691      	mov	r9, r2
 8007b4c:	4680      	mov	r8, r0
 8007b4e:	460c      	mov	r4, r1
 8007b50:	469a      	mov	sl, r3
 8007b52:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007b56:	d807      	bhi.n	8007b68 <_printf_i+0x28>
 8007b58:	2f62      	cmp	r7, #98	@ 0x62
 8007b5a:	d80a      	bhi.n	8007b72 <_printf_i+0x32>
 8007b5c:	2f00      	cmp	r7, #0
 8007b5e:	f000 80d2 	beq.w	8007d06 <_printf_i+0x1c6>
 8007b62:	2f58      	cmp	r7, #88	@ 0x58
 8007b64:	f000 80b9 	beq.w	8007cda <_printf_i+0x19a>
 8007b68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b6c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007b70:	e03a      	b.n	8007be8 <_printf_i+0xa8>
 8007b72:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007b76:	2b15      	cmp	r3, #21
 8007b78:	d8f6      	bhi.n	8007b68 <_printf_i+0x28>
 8007b7a:	a101      	add	r1, pc, #4	@ (adr r1, 8007b80 <_printf_i+0x40>)
 8007b7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b80:	08007bd9 	.word	0x08007bd9
 8007b84:	08007bed 	.word	0x08007bed
 8007b88:	08007b69 	.word	0x08007b69
 8007b8c:	08007b69 	.word	0x08007b69
 8007b90:	08007b69 	.word	0x08007b69
 8007b94:	08007b69 	.word	0x08007b69
 8007b98:	08007bed 	.word	0x08007bed
 8007b9c:	08007b69 	.word	0x08007b69
 8007ba0:	08007b69 	.word	0x08007b69
 8007ba4:	08007b69 	.word	0x08007b69
 8007ba8:	08007b69 	.word	0x08007b69
 8007bac:	08007ced 	.word	0x08007ced
 8007bb0:	08007c17 	.word	0x08007c17
 8007bb4:	08007ca7 	.word	0x08007ca7
 8007bb8:	08007b69 	.word	0x08007b69
 8007bbc:	08007b69 	.word	0x08007b69
 8007bc0:	08007d0f 	.word	0x08007d0f
 8007bc4:	08007b69 	.word	0x08007b69
 8007bc8:	08007c17 	.word	0x08007c17
 8007bcc:	08007b69 	.word	0x08007b69
 8007bd0:	08007b69 	.word	0x08007b69
 8007bd4:	08007caf 	.word	0x08007caf
 8007bd8:	6833      	ldr	r3, [r6, #0]
 8007bda:	1d1a      	adds	r2, r3, #4
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	6032      	str	r2, [r6, #0]
 8007be0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007be4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007be8:	2301      	movs	r3, #1
 8007bea:	e09d      	b.n	8007d28 <_printf_i+0x1e8>
 8007bec:	6833      	ldr	r3, [r6, #0]
 8007bee:	6820      	ldr	r0, [r4, #0]
 8007bf0:	1d19      	adds	r1, r3, #4
 8007bf2:	6031      	str	r1, [r6, #0]
 8007bf4:	0606      	lsls	r6, r0, #24
 8007bf6:	d501      	bpl.n	8007bfc <_printf_i+0xbc>
 8007bf8:	681d      	ldr	r5, [r3, #0]
 8007bfa:	e003      	b.n	8007c04 <_printf_i+0xc4>
 8007bfc:	0645      	lsls	r5, r0, #25
 8007bfe:	d5fb      	bpl.n	8007bf8 <_printf_i+0xb8>
 8007c00:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007c04:	2d00      	cmp	r5, #0
 8007c06:	da03      	bge.n	8007c10 <_printf_i+0xd0>
 8007c08:	232d      	movs	r3, #45	@ 0x2d
 8007c0a:	426d      	negs	r5, r5
 8007c0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c10:	4859      	ldr	r0, [pc, #356]	@ (8007d78 <_printf_i+0x238>)
 8007c12:	230a      	movs	r3, #10
 8007c14:	e011      	b.n	8007c3a <_printf_i+0xfa>
 8007c16:	6821      	ldr	r1, [r4, #0]
 8007c18:	6833      	ldr	r3, [r6, #0]
 8007c1a:	0608      	lsls	r0, r1, #24
 8007c1c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007c20:	d402      	bmi.n	8007c28 <_printf_i+0xe8>
 8007c22:	0649      	lsls	r1, r1, #25
 8007c24:	bf48      	it	mi
 8007c26:	b2ad      	uxthmi	r5, r5
 8007c28:	2f6f      	cmp	r7, #111	@ 0x6f
 8007c2a:	4853      	ldr	r0, [pc, #332]	@ (8007d78 <_printf_i+0x238>)
 8007c2c:	6033      	str	r3, [r6, #0]
 8007c2e:	bf14      	ite	ne
 8007c30:	230a      	movne	r3, #10
 8007c32:	2308      	moveq	r3, #8
 8007c34:	2100      	movs	r1, #0
 8007c36:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007c3a:	6866      	ldr	r6, [r4, #4]
 8007c3c:	60a6      	str	r6, [r4, #8]
 8007c3e:	2e00      	cmp	r6, #0
 8007c40:	bfa2      	ittt	ge
 8007c42:	6821      	ldrge	r1, [r4, #0]
 8007c44:	f021 0104 	bicge.w	r1, r1, #4
 8007c48:	6021      	strge	r1, [r4, #0]
 8007c4a:	b90d      	cbnz	r5, 8007c50 <_printf_i+0x110>
 8007c4c:	2e00      	cmp	r6, #0
 8007c4e:	d04b      	beq.n	8007ce8 <_printf_i+0x1a8>
 8007c50:	4616      	mov	r6, r2
 8007c52:	fbb5 f1f3 	udiv	r1, r5, r3
 8007c56:	fb03 5711 	mls	r7, r3, r1, r5
 8007c5a:	5dc7      	ldrb	r7, [r0, r7]
 8007c5c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007c60:	462f      	mov	r7, r5
 8007c62:	42bb      	cmp	r3, r7
 8007c64:	460d      	mov	r5, r1
 8007c66:	d9f4      	bls.n	8007c52 <_printf_i+0x112>
 8007c68:	2b08      	cmp	r3, #8
 8007c6a:	d10b      	bne.n	8007c84 <_printf_i+0x144>
 8007c6c:	6823      	ldr	r3, [r4, #0]
 8007c6e:	07df      	lsls	r7, r3, #31
 8007c70:	d508      	bpl.n	8007c84 <_printf_i+0x144>
 8007c72:	6923      	ldr	r3, [r4, #16]
 8007c74:	6861      	ldr	r1, [r4, #4]
 8007c76:	4299      	cmp	r1, r3
 8007c78:	bfde      	ittt	le
 8007c7a:	2330      	movle	r3, #48	@ 0x30
 8007c7c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007c80:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007c84:	1b92      	subs	r2, r2, r6
 8007c86:	6122      	str	r2, [r4, #16]
 8007c88:	f8cd a000 	str.w	sl, [sp]
 8007c8c:	464b      	mov	r3, r9
 8007c8e:	aa03      	add	r2, sp, #12
 8007c90:	4621      	mov	r1, r4
 8007c92:	4640      	mov	r0, r8
 8007c94:	f7ff fee6 	bl	8007a64 <_printf_common>
 8007c98:	3001      	adds	r0, #1
 8007c9a:	d14a      	bne.n	8007d32 <_printf_i+0x1f2>
 8007c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8007ca0:	b004      	add	sp, #16
 8007ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ca6:	6823      	ldr	r3, [r4, #0]
 8007ca8:	f043 0320 	orr.w	r3, r3, #32
 8007cac:	6023      	str	r3, [r4, #0]
 8007cae:	4833      	ldr	r0, [pc, #204]	@ (8007d7c <_printf_i+0x23c>)
 8007cb0:	2778      	movs	r7, #120	@ 0x78
 8007cb2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007cb6:	6823      	ldr	r3, [r4, #0]
 8007cb8:	6831      	ldr	r1, [r6, #0]
 8007cba:	061f      	lsls	r7, r3, #24
 8007cbc:	f851 5b04 	ldr.w	r5, [r1], #4
 8007cc0:	d402      	bmi.n	8007cc8 <_printf_i+0x188>
 8007cc2:	065f      	lsls	r7, r3, #25
 8007cc4:	bf48      	it	mi
 8007cc6:	b2ad      	uxthmi	r5, r5
 8007cc8:	6031      	str	r1, [r6, #0]
 8007cca:	07d9      	lsls	r1, r3, #31
 8007ccc:	bf44      	itt	mi
 8007cce:	f043 0320 	orrmi.w	r3, r3, #32
 8007cd2:	6023      	strmi	r3, [r4, #0]
 8007cd4:	b11d      	cbz	r5, 8007cde <_printf_i+0x19e>
 8007cd6:	2310      	movs	r3, #16
 8007cd8:	e7ac      	b.n	8007c34 <_printf_i+0xf4>
 8007cda:	4827      	ldr	r0, [pc, #156]	@ (8007d78 <_printf_i+0x238>)
 8007cdc:	e7e9      	b.n	8007cb2 <_printf_i+0x172>
 8007cde:	6823      	ldr	r3, [r4, #0]
 8007ce0:	f023 0320 	bic.w	r3, r3, #32
 8007ce4:	6023      	str	r3, [r4, #0]
 8007ce6:	e7f6      	b.n	8007cd6 <_printf_i+0x196>
 8007ce8:	4616      	mov	r6, r2
 8007cea:	e7bd      	b.n	8007c68 <_printf_i+0x128>
 8007cec:	6833      	ldr	r3, [r6, #0]
 8007cee:	6825      	ldr	r5, [r4, #0]
 8007cf0:	6961      	ldr	r1, [r4, #20]
 8007cf2:	1d18      	adds	r0, r3, #4
 8007cf4:	6030      	str	r0, [r6, #0]
 8007cf6:	062e      	lsls	r6, r5, #24
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	d501      	bpl.n	8007d00 <_printf_i+0x1c0>
 8007cfc:	6019      	str	r1, [r3, #0]
 8007cfe:	e002      	b.n	8007d06 <_printf_i+0x1c6>
 8007d00:	0668      	lsls	r0, r5, #25
 8007d02:	d5fb      	bpl.n	8007cfc <_printf_i+0x1bc>
 8007d04:	8019      	strh	r1, [r3, #0]
 8007d06:	2300      	movs	r3, #0
 8007d08:	6123      	str	r3, [r4, #16]
 8007d0a:	4616      	mov	r6, r2
 8007d0c:	e7bc      	b.n	8007c88 <_printf_i+0x148>
 8007d0e:	6833      	ldr	r3, [r6, #0]
 8007d10:	1d1a      	adds	r2, r3, #4
 8007d12:	6032      	str	r2, [r6, #0]
 8007d14:	681e      	ldr	r6, [r3, #0]
 8007d16:	6862      	ldr	r2, [r4, #4]
 8007d18:	2100      	movs	r1, #0
 8007d1a:	4630      	mov	r0, r6
 8007d1c:	f7f8 fa78 	bl	8000210 <memchr>
 8007d20:	b108      	cbz	r0, 8007d26 <_printf_i+0x1e6>
 8007d22:	1b80      	subs	r0, r0, r6
 8007d24:	6060      	str	r0, [r4, #4]
 8007d26:	6863      	ldr	r3, [r4, #4]
 8007d28:	6123      	str	r3, [r4, #16]
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d30:	e7aa      	b.n	8007c88 <_printf_i+0x148>
 8007d32:	6923      	ldr	r3, [r4, #16]
 8007d34:	4632      	mov	r2, r6
 8007d36:	4649      	mov	r1, r9
 8007d38:	4640      	mov	r0, r8
 8007d3a:	47d0      	blx	sl
 8007d3c:	3001      	adds	r0, #1
 8007d3e:	d0ad      	beq.n	8007c9c <_printf_i+0x15c>
 8007d40:	6823      	ldr	r3, [r4, #0]
 8007d42:	079b      	lsls	r3, r3, #30
 8007d44:	d413      	bmi.n	8007d6e <_printf_i+0x22e>
 8007d46:	68e0      	ldr	r0, [r4, #12]
 8007d48:	9b03      	ldr	r3, [sp, #12]
 8007d4a:	4298      	cmp	r0, r3
 8007d4c:	bfb8      	it	lt
 8007d4e:	4618      	movlt	r0, r3
 8007d50:	e7a6      	b.n	8007ca0 <_printf_i+0x160>
 8007d52:	2301      	movs	r3, #1
 8007d54:	4632      	mov	r2, r6
 8007d56:	4649      	mov	r1, r9
 8007d58:	4640      	mov	r0, r8
 8007d5a:	47d0      	blx	sl
 8007d5c:	3001      	adds	r0, #1
 8007d5e:	d09d      	beq.n	8007c9c <_printf_i+0x15c>
 8007d60:	3501      	adds	r5, #1
 8007d62:	68e3      	ldr	r3, [r4, #12]
 8007d64:	9903      	ldr	r1, [sp, #12]
 8007d66:	1a5b      	subs	r3, r3, r1
 8007d68:	42ab      	cmp	r3, r5
 8007d6a:	dcf2      	bgt.n	8007d52 <_printf_i+0x212>
 8007d6c:	e7eb      	b.n	8007d46 <_printf_i+0x206>
 8007d6e:	2500      	movs	r5, #0
 8007d70:	f104 0619 	add.w	r6, r4, #25
 8007d74:	e7f5      	b.n	8007d62 <_printf_i+0x222>
 8007d76:	bf00      	nop
 8007d78:	0800abf2 	.word	0x0800abf2
 8007d7c:	0800ac03 	.word	0x0800ac03

08007d80 <std>:
 8007d80:	2300      	movs	r3, #0
 8007d82:	b510      	push	{r4, lr}
 8007d84:	4604      	mov	r4, r0
 8007d86:	e9c0 3300 	strd	r3, r3, [r0]
 8007d8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d8e:	6083      	str	r3, [r0, #8]
 8007d90:	8181      	strh	r1, [r0, #12]
 8007d92:	6643      	str	r3, [r0, #100]	@ 0x64
 8007d94:	81c2      	strh	r2, [r0, #14]
 8007d96:	6183      	str	r3, [r0, #24]
 8007d98:	4619      	mov	r1, r3
 8007d9a:	2208      	movs	r2, #8
 8007d9c:	305c      	adds	r0, #92	@ 0x5c
 8007d9e:	f000 fad5 	bl	800834c <memset>
 8007da2:	4b0d      	ldr	r3, [pc, #52]	@ (8007dd8 <std+0x58>)
 8007da4:	6263      	str	r3, [r4, #36]	@ 0x24
 8007da6:	4b0d      	ldr	r3, [pc, #52]	@ (8007ddc <std+0x5c>)
 8007da8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007daa:	4b0d      	ldr	r3, [pc, #52]	@ (8007de0 <std+0x60>)
 8007dac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007dae:	4b0d      	ldr	r3, [pc, #52]	@ (8007de4 <std+0x64>)
 8007db0:	6323      	str	r3, [r4, #48]	@ 0x30
 8007db2:	4b0d      	ldr	r3, [pc, #52]	@ (8007de8 <std+0x68>)
 8007db4:	6224      	str	r4, [r4, #32]
 8007db6:	429c      	cmp	r4, r3
 8007db8:	d006      	beq.n	8007dc8 <std+0x48>
 8007dba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007dbe:	4294      	cmp	r4, r2
 8007dc0:	d002      	beq.n	8007dc8 <std+0x48>
 8007dc2:	33d0      	adds	r3, #208	@ 0xd0
 8007dc4:	429c      	cmp	r4, r3
 8007dc6:	d105      	bne.n	8007dd4 <std+0x54>
 8007dc8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007dcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dd0:	f000 bb4a 	b.w	8008468 <__retarget_lock_init_recursive>
 8007dd4:	bd10      	pop	{r4, pc}
 8007dd6:	bf00      	nop
 8007dd8:	0800819d 	.word	0x0800819d
 8007ddc:	080081bf 	.word	0x080081bf
 8007de0:	080081f7 	.word	0x080081f7
 8007de4:	0800821b 	.word	0x0800821b
 8007de8:	200004ac 	.word	0x200004ac

08007dec <stdio_exit_handler>:
 8007dec:	4a02      	ldr	r2, [pc, #8]	@ (8007df8 <stdio_exit_handler+0xc>)
 8007dee:	4903      	ldr	r1, [pc, #12]	@ (8007dfc <stdio_exit_handler+0x10>)
 8007df0:	4803      	ldr	r0, [pc, #12]	@ (8007e00 <stdio_exit_handler+0x14>)
 8007df2:	f000 b869 	b.w	8007ec8 <_fwalk_sglue>
 8007df6:	bf00      	nop
 8007df8:	20000064 	.word	0x20000064
 8007dfc:	0800a049 	.word	0x0800a049
 8007e00:	20000074 	.word	0x20000074

08007e04 <cleanup_stdio>:
 8007e04:	6841      	ldr	r1, [r0, #4]
 8007e06:	4b0c      	ldr	r3, [pc, #48]	@ (8007e38 <cleanup_stdio+0x34>)
 8007e08:	4299      	cmp	r1, r3
 8007e0a:	b510      	push	{r4, lr}
 8007e0c:	4604      	mov	r4, r0
 8007e0e:	d001      	beq.n	8007e14 <cleanup_stdio+0x10>
 8007e10:	f002 f91a 	bl	800a048 <_fflush_r>
 8007e14:	68a1      	ldr	r1, [r4, #8]
 8007e16:	4b09      	ldr	r3, [pc, #36]	@ (8007e3c <cleanup_stdio+0x38>)
 8007e18:	4299      	cmp	r1, r3
 8007e1a:	d002      	beq.n	8007e22 <cleanup_stdio+0x1e>
 8007e1c:	4620      	mov	r0, r4
 8007e1e:	f002 f913 	bl	800a048 <_fflush_r>
 8007e22:	68e1      	ldr	r1, [r4, #12]
 8007e24:	4b06      	ldr	r3, [pc, #24]	@ (8007e40 <cleanup_stdio+0x3c>)
 8007e26:	4299      	cmp	r1, r3
 8007e28:	d004      	beq.n	8007e34 <cleanup_stdio+0x30>
 8007e2a:	4620      	mov	r0, r4
 8007e2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e30:	f002 b90a 	b.w	800a048 <_fflush_r>
 8007e34:	bd10      	pop	{r4, pc}
 8007e36:	bf00      	nop
 8007e38:	200004ac 	.word	0x200004ac
 8007e3c:	20000514 	.word	0x20000514
 8007e40:	2000057c 	.word	0x2000057c

08007e44 <global_stdio_init.part.0>:
 8007e44:	b510      	push	{r4, lr}
 8007e46:	4b0b      	ldr	r3, [pc, #44]	@ (8007e74 <global_stdio_init.part.0+0x30>)
 8007e48:	4c0b      	ldr	r4, [pc, #44]	@ (8007e78 <global_stdio_init.part.0+0x34>)
 8007e4a:	4a0c      	ldr	r2, [pc, #48]	@ (8007e7c <global_stdio_init.part.0+0x38>)
 8007e4c:	601a      	str	r2, [r3, #0]
 8007e4e:	4620      	mov	r0, r4
 8007e50:	2200      	movs	r2, #0
 8007e52:	2104      	movs	r1, #4
 8007e54:	f7ff ff94 	bl	8007d80 <std>
 8007e58:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007e5c:	2201      	movs	r2, #1
 8007e5e:	2109      	movs	r1, #9
 8007e60:	f7ff ff8e 	bl	8007d80 <std>
 8007e64:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007e68:	2202      	movs	r2, #2
 8007e6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e6e:	2112      	movs	r1, #18
 8007e70:	f7ff bf86 	b.w	8007d80 <std>
 8007e74:	200005e4 	.word	0x200005e4
 8007e78:	200004ac 	.word	0x200004ac
 8007e7c:	08007ded 	.word	0x08007ded

08007e80 <__sfp_lock_acquire>:
 8007e80:	4801      	ldr	r0, [pc, #4]	@ (8007e88 <__sfp_lock_acquire+0x8>)
 8007e82:	f000 baf2 	b.w	800846a <__retarget_lock_acquire_recursive>
 8007e86:	bf00      	nop
 8007e88:	200005ed 	.word	0x200005ed

08007e8c <__sfp_lock_release>:
 8007e8c:	4801      	ldr	r0, [pc, #4]	@ (8007e94 <__sfp_lock_release+0x8>)
 8007e8e:	f000 baed 	b.w	800846c <__retarget_lock_release_recursive>
 8007e92:	bf00      	nop
 8007e94:	200005ed 	.word	0x200005ed

08007e98 <__sinit>:
 8007e98:	b510      	push	{r4, lr}
 8007e9a:	4604      	mov	r4, r0
 8007e9c:	f7ff fff0 	bl	8007e80 <__sfp_lock_acquire>
 8007ea0:	6a23      	ldr	r3, [r4, #32]
 8007ea2:	b11b      	cbz	r3, 8007eac <__sinit+0x14>
 8007ea4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ea8:	f7ff bff0 	b.w	8007e8c <__sfp_lock_release>
 8007eac:	4b04      	ldr	r3, [pc, #16]	@ (8007ec0 <__sinit+0x28>)
 8007eae:	6223      	str	r3, [r4, #32]
 8007eb0:	4b04      	ldr	r3, [pc, #16]	@ (8007ec4 <__sinit+0x2c>)
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d1f5      	bne.n	8007ea4 <__sinit+0xc>
 8007eb8:	f7ff ffc4 	bl	8007e44 <global_stdio_init.part.0>
 8007ebc:	e7f2      	b.n	8007ea4 <__sinit+0xc>
 8007ebe:	bf00      	nop
 8007ec0:	08007e05 	.word	0x08007e05
 8007ec4:	200005e4 	.word	0x200005e4

08007ec8 <_fwalk_sglue>:
 8007ec8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ecc:	4607      	mov	r7, r0
 8007ece:	4688      	mov	r8, r1
 8007ed0:	4614      	mov	r4, r2
 8007ed2:	2600      	movs	r6, #0
 8007ed4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ed8:	f1b9 0901 	subs.w	r9, r9, #1
 8007edc:	d505      	bpl.n	8007eea <_fwalk_sglue+0x22>
 8007ede:	6824      	ldr	r4, [r4, #0]
 8007ee0:	2c00      	cmp	r4, #0
 8007ee2:	d1f7      	bne.n	8007ed4 <_fwalk_sglue+0xc>
 8007ee4:	4630      	mov	r0, r6
 8007ee6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007eea:	89ab      	ldrh	r3, [r5, #12]
 8007eec:	2b01      	cmp	r3, #1
 8007eee:	d907      	bls.n	8007f00 <_fwalk_sglue+0x38>
 8007ef0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007ef4:	3301      	adds	r3, #1
 8007ef6:	d003      	beq.n	8007f00 <_fwalk_sglue+0x38>
 8007ef8:	4629      	mov	r1, r5
 8007efa:	4638      	mov	r0, r7
 8007efc:	47c0      	blx	r8
 8007efe:	4306      	orrs	r6, r0
 8007f00:	3568      	adds	r5, #104	@ 0x68
 8007f02:	e7e9      	b.n	8007ed8 <_fwalk_sglue+0x10>

08007f04 <iprintf>:
 8007f04:	b40f      	push	{r0, r1, r2, r3}
 8007f06:	b507      	push	{r0, r1, r2, lr}
 8007f08:	4906      	ldr	r1, [pc, #24]	@ (8007f24 <iprintf+0x20>)
 8007f0a:	ab04      	add	r3, sp, #16
 8007f0c:	6808      	ldr	r0, [r1, #0]
 8007f0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f12:	6881      	ldr	r1, [r0, #8]
 8007f14:	9301      	str	r3, [sp, #4]
 8007f16:	f001 fefb 	bl	8009d10 <_vfiprintf_r>
 8007f1a:	b003      	add	sp, #12
 8007f1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007f20:	b004      	add	sp, #16
 8007f22:	4770      	bx	lr
 8007f24:	20000070 	.word	0x20000070

08007f28 <_puts_r>:
 8007f28:	6a03      	ldr	r3, [r0, #32]
 8007f2a:	b570      	push	{r4, r5, r6, lr}
 8007f2c:	6884      	ldr	r4, [r0, #8]
 8007f2e:	4605      	mov	r5, r0
 8007f30:	460e      	mov	r6, r1
 8007f32:	b90b      	cbnz	r3, 8007f38 <_puts_r+0x10>
 8007f34:	f7ff ffb0 	bl	8007e98 <__sinit>
 8007f38:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f3a:	07db      	lsls	r3, r3, #31
 8007f3c:	d405      	bmi.n	8007f4a <_puts_r+0x22>
 8007f3e:	89a3      	ldrh	r3, [r4, #12]
 8007f40:	0598      	lsls	r0, r3, #22
 8007f42:	d402      	bmi.n	8007f4a <_puts_r+0x22>
 8007f44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f46:	f000 fa90 	bl	800846a <__retarget_lock_acquire_recursive>
 8007f4a:	89a3      	ldrh	r3, [r4, #12]
 8007f4c:	0719      	lsls	r1, r3, #28
 8007f4e:	d502      	bpl.n	8007f56 <_puts_r+0x2e>
 8007f50:	6923      	ldr	r3, [r4, #16]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d135      	bne.n	8007fc2 <_puts_r+0x9a>
 8007f56:	4621      	mov	r1, r4
 8007f58:	4628      	mov	r0, r5
 8007f5a:	f000 f9a1 	bl	80082a0 <__swsetup_r>
 8007f5e:	b380      	cbz	r0, 8007fc2 <_puts_r+0x9a>
 8007f60:	f04f 35ff 	mov.w	r5, #4294967295
 8007f64:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f66:	07da      	lsls	r2, r3, #31
 8007f68:	d405      	bmi.n	8007f76 <_puts_r+0x4e>
 8007f6a:	89a3      	ldrh	r3, [r4, #12]
 8007f6c:	059b      	lsls	r3, r3, #22
 8007f6e:	d402      	bmi.n	8007f76 <_puts_r+0x4e>
 8007f70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f72:	f000 fa7b 	bl	800846c <__retarget_lock_release_recursive>
 8007f76:	4628      	mov	r0, r5
 8007f78:	bd70      	pop	{r4, r5, r6, pc}
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	da04      	bge.n	8007f88 <_puts_r+0x60>
 8007f7e:	69a2      	ldr	r2, [r4, #24]
 8007f80:	429a      	cmp	r2, r3
 8007f82:	dc17      	bgt.n	8007fb4 <_puts_r+0x8c>
 8007f84:	290a      	cmp	r1, #10
 8007f86:	d015      	beq.n	8007fb4 <_puts_r+0x8c>
 8007f88:	6823      	ldr	r3, [r4, #0]
 8007f8a:	1c5a      	adds	r2, r3, #1
 8007f8c:	6022      	str	r2, [r4, #0]
 8007f8e:	7019      	strb	r1, [r3, #0]
 8007f90:	68a3      	ldr	r3, [r4, #8]
 8007f92:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007f96:	3b01      	subs	r3, #1
 8007f98:	60a3      	str	r3, [r4, #8]
 8007f9a:	2900      	cmp	r1, #0
 8007f9c:	d1ed      	bne.n	8007f7a <_puts_r+0x52>
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	da11      	bge.n	8007fc6 <_puts_r+0x9e>
 8007fa2:	4622      	mov	r2, r4
 8007fa4:	210a      	movs	r1, #10
 8007fa6:	4628      	mov	r0, r5
 8007fa8:	f000 f93b 	bl	8008222 <__swbuf_r>
 8007fac:	3001      	adds	r0, #1
 8007fae:	d0d7      	beq.n	8007f60 <_puts_r+0x38>
 8007fb0:	250a      	movs	r5, #10
 8007fb2:	e7d7      	b.n	8007f64 <_puts_r+0x3c>
 8007fb4:	4622      	mov	r2, r4
 8007fb6:	4628      	mov	r0, r5
 8007fb8:	f000 f933 	bl	8008222 <__swbuf_r>
 8007fbc:	3001      	adds	r0, #1
 8007fbe:	d1e7      	bne.n	8007f90 <_puts_r+0x68>
 8007fc0:	e7ce      	b.n	8007f60 <_puts_r+0x38>
 8007fc2:	3e01      	subs	r6, #1
 8007fc4:	e7e4      	b.n	8007f90 <_puts_r+0x68>
 8007fc6:	6823      	ldr	r3, [r4, #0]
 8007fc8:	1c5a      	adds	r2, r3, #1
 8007fca:	6022      	str	r2, [r4, #0]
 8007fcc:	220a      	movs	r2, #10
 8007fce:	701a      	strb	r2, [r3, #0]
 8007fd0:	e7ee      	b.n	8007fb0 <_puts_r+0x88>
	...

08007fd4 <puts>:
 8007fd4:	4b02      	ldr	r3, [pc, #8]	@ (8007fe0 <puts+0xc>)
 8007fd6:	4601      	mov	r1, r0
 8007fd8:	6818      	ldr	r0, [r3, #0]
 8007fda:	f7ff bfa5 	b.w	8007f28 <_puts_r>
 8007fde:	bf00      	nop
 8007fe0:	20000070 	.word	0x20000070

08007fe4 <setbuf>:
 8007fe4:	fab1 f281 	clz	r2, r1
 8007fe8:	0952      	lsrs	r2, r2, #5
 8007fea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007fee:	0052      	lsls	r2, r2, #1
 8007ff0:	f000 b800 	b.w	8007ff4 <setvbuf>

08007ff4 <setvbuf>:
 8007ff4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007ff8:	461d      	mov	r5, r3
 8007ffa:	4b57      	ldr	r3, [pc, #348]	@ (8008158 <setvbuf+0x164>)
 8007ffc:	681f      	ldr	r7, [r3, #0]
 8007ffe:	4604      	mov	r4, r0
 8008000:	460e      	mov	r6, r1
 8008002:	4690      	mov	r8, r2
 8008004:	b127      	cbz	r7, 8008010 <setvbuf+0x1c>
 8008006:	6a3b      	ldr	r3, [r7, #32]
 8008008:	b913      	cbnz	r3, 8008010 <setvbuf+0x1c>
 800800a:	4638      	mov	r0, r7
 800800c:	f7ff ff44 	bl	8007e98 <__sinit>
 8008010:	f1b8 0f02 	cmp.w	r8, #2
 8008014:	d006      	beq.n	8008024 <setvbuf+0x30>
 8008016:	f1b8 0f01 	cmp.w	r8, #1
 800801a:	f200 809a 	bhi.w	8008152 <setvbuf+0x15e>
 800801e:	2d00      	cmp	r5, #0
 8008020:	f2c0 8097 	blt.w	8008152 <setvbuf+0x15e>
 8008024:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008026:	07d9      	lsls	r1, r3, #31
 8008028:	d405      	bmi.n	8008036 <setvbuf+0x42>
 800802a:	89a3      	ldrh	r3, [r4, #12]
 800802c:	059a      	lsls	r2, r3, #22
 800802e:	d402      	bmi.n	8008036 <setvbuf+0x42>
 8008030:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008032:	f000 fa1a 	bl	800846a <__retarget_lock_acquire_recursive>
 8008036:	4621      	mov	r1, r4
 8008038:	4638      	mov	r0, r7
 800803a:	f002 f805 	bl	800a048 <_fflush_r>
 800803e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008040:	b141      	cbz	r1, 8008054 <setvbuf+0x60>
 8008042:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008046:	4299      	cmp	r1, r3
 8008048:	d002      	beq.n	8008050 <setvbuf+0x5c>
 800804a:	4638      	mov	r0, r7
 800804c:	f001 f85c 	bl	8009108 <_free_r>
 8008050:	2300      	movs	r3, #0
 8008052:	6363      	str	r3, [r4, #52]	@ 0x34
 8008054:	2300      	movs	r3, #0
 8008056:	61a3      	str	r3, [r4, #24]
 8008058:	6063      	str	r3, [r4, #4]
 800805a:	89a3      	ldrh	r3, [r4, #12]
 800805c:	061b      	lsls	r3, r3, #24
 800805e:	d503      	bpl.n	8008068 <setvbuf+0x74>
 8008060:	6921      	ldr	r1, [r4, #16]
 8008062:	4638      	mov	r0, r7
 8008064:	f001 f850 	bl	8009108 <_free_r>
 8008068:	89a3      	ldrh	r3, [r4, #12]
 800806a:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800806e:	f023 0303 	bic.w	r3, r3, #3
 8008072:	f1b8 0f02 	cmp.w	r8, #2
 8008076:	81a3      	strh	r3, [r4, #12]
 8008078:	d061      	beq.n	800813e <setvbuf+0x14a>
 800807a:	ab01      	add	r3, sp, #4
 800807c:	466a      	mov	r2, sp
 800807e:	4621      	mov	r1, r4
 8008080:	4638      	mov	r0, r7
 8008082:	f002 f809 	bl	800a098 <__swhatbuf_r>
 8008086:	89a3      	ldrh	r3, [r4, #12]
 8008088:	4318      	orrs	r0, r3
 800808a:	81a0      	strh	r0, [r4, #12]
 800808c:	bb2d      	cbnz	r5, 80080da <setvbuf+0xe6>
 800808e:	9d00      	ldr	r5, [sp, #0]
 8008090:	4628      	mov	r0, r5
 8008092:	f001 f883 	bl	800919c <malloc>
 8008096:	4606      	mov	r6, r0
 8008098:	2800      	cmp	r0, #0
 800809a:	d152      	bne.n	8008142 <setvbuf+0x14e>
 800809c:	f8dd 9000 	ldr.w	r9, [sp]
 80080a0:	45a9      	cmp	r9, r5
 80080a2:	d140      	bne.n	8008126 <setvbuf+0x132>
 80080a4:	f04f 35ff 	mov.w	r5, #4294967295
 80080a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080ac:	f043 0202 	orr.w	r2, r3, #2
 80080b0:	81a2      	strh	r2, [r4, #12]
 80080b2:	2200      	movs	r2, #0
 80080b4:	60a2      	str	r2, [r4, #8]
 80080b6:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 80080ba:	6022      	str	r2, [r4, #0]
 80080bc:	6122      	str	r2, [r4, #16]
 80080be:	2201      	movs	r2, #1
 80080c0:	6162      	str	r2, [r4, #20]
 80080c2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80080c4:	07d6      	lsls	r6, r2, #31
 80080c6:	d404      	bmi.n	80080d2 <setvbuf+0xde>
 80080c8:	0598      	lsls	r0, r3, #22
 80080ca:	d402      	bmi.n	80080d2 <setvbuf+0xde>
 80080cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080ce:	f000 f9cd 	bl	800846c <__retarget_lock_release_recursive>
 80080d2:	4628      	mov	r0, r5
 80080d4:	b003      	add	sp, #12
 80080d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80080da:	2e00      	cmp	r6, #0
 80080dc:	d0d8      	beq.n	8008090 <setvbuf+0x9c>
 80080de:	6a3b      	ldr	r3, [r7, #32]
 80080e0:	b913      	cbnz	r3, 80080e8 <setvbuf+0xf4>
 80080e2:	4638      	mov	r0, r7
 80080e4:	f7ff fed8 	bl	8007e98 <__sinit>
 80080e8:	f1b8 0f01 	cmp.w	r8, #1
 80080ec:	bf08      	it	eq
 80080ee:	89a3      	ldrheq	r3, [r4, #12]
 80080f0:	6026      	str	r6, [r4, #0]
 80080f2:	bf04      	itt	eq
 80080f4:	f043 0301 	orreq.w	r3, r3, #1
 80080f8:	81a3      	strheq	r3, [r4, #12]
 80080fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080fe:	f013 0208 	ands.w	r2, r3, #8
 8008102:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8008106:	d01e      	beq.n	8008146 <setvbuf+0x152>
 8008108:	07d9      	lsls	r1, r3, #31
 800810a:	bf41      	itttt	mi
 800810c:	2200      	movmi	r2, #0
 800810e:	426d      	negmi	r5, r5
 8008110:	60a2      	strmi	r2, [r4, #8]
 8008112:	61a5      	strmi	r5, [r4, #24]
 8008114:	bf58      	it	pl
 8008116:	60a5      	strpl	r5, [r4, #8]
 8008118:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800811a:	07d2      	lsls	r2, r2, #31
 800811c:	d401      	bmi.n	8008122 <setvbuf+0x12e>
 800811e:	059b      	lsls	r3, r3, #22
 8008120:	d513      	bpl.n	800814a <setvbuf+0x156>
 8008122:	2500      	movs	r5, #0
 8008124:	e7d5      	b.n	80080d2 <setvbuf+0xde>
 8008126:	4648      	mov	r0, r9
 8008128:	f001 f838 	bl	800919c <malloc>
 800812c:	4606      	mov	r6, r0
 800812e:	2800      	cmp	r0, #0
 8008130:	d0b8      	beq.n	80080a4 <setvbuf+0xb0>
 8008132:	89a3      	ldrh	r3, [r4, #12]
 8008134:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008138:	81a3      	strh	r3, [r4, #12]
 800813a:	464d      	mov	r5, r9
 800813c:	e7cf      	b.n	80080de <setvbuf+0xea>
 800813e:	2500      	movs	r5, #0
 8008140:	e7b2      	b.n	80080a8 <setvbuf+0xb4>
 8008142:	46a9      	mov	r9, r5
 8008144:	e7f5      	b.n	8008132 <setvbuf+0x13e>
 8008146:	60a2      	str	r2, [r4, #8]
 8008148:	e7e6      	b.n	8008118 <setvbuf+0x124>
 800814a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800814c:	f000 f98e 	bl	800846c <__retarget_lock_release_recursive>
 8008150:	e7e7      	b.n	8008122 <setvbuf+0x12e>
 8008152:	f04f 35ff 	mov.w	r5, #4294967295
 8008156:	e7bc      	b.n	80080d2 <setvbuf+0xde>
 8008158:	20000070 	.word	0x20000070

0800815c <siprintf>:
 800815c:	b40e      	push	{r1, r2, r3}
 800815e:	b500      	push	{lr}
 8008160:	b09c      	sub	sp, #112	@ 0x70
 8008162:	ab1d      	add	r3, sp, #116	@ 0x74
 8008164:	9002      	str	r0, [sp, #8]
 8008166:	9006      	str	r0, [sp, #24]
 8008168:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800816c:	4809      	ldr	r0, [pc, #36]	@ (8008194 <siprintf+0x38>)
 800816e:	9107      	str	r1, [sp, #28]
 8008170:	9104      	str	r1, [sp, #16]
 8008172:	4909      	ldr	r1, [pc, #36]	@ (8008198 <siprintf+0x3c>)
 8008174:	f853 2b04 	ldr.w	r2, [r3], #4
 8008178:	9105      	str	r1, [sp, #20]
 800817a:	6800      	ldr	r0, [r0, #0]
 800817c:	9301      	str	r3, [sp, #4]
 800817e:	a902      	add	r1, sp, #8
 8008180:	f001 fca0 	bl	8009ac4 <_svfiprintf_r>
 8008184:	9b02      	ldr	r3, [sp, #8]
 8008186:	2200      	movs	r2, #0
 8008188:	701a      	strb	r2, [r3, #0]
 800818a:	b01c      	add	sp, #112	@ 0x70
 800818c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008190:	b003      	add	sp, #12
 8008192:	4770      	bx	lr
 8008194:	20000070 	.word	0x20000070
 8008198:	ffff0208 	.word	0xffff0208

0800819c <__sread>:
 800819c:	b510      	push	{r4, lr}
 800819e:	460c      	mov	r4, r1
 80081a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081a4:	f000 f912 	bl	80083cc <_read_r>
 80081a8:	2800      	cmp	r0, #0
 80081aa:	bfab      	itete	ge
 80081ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80081ae:	89a3      	ldrhlt	r3, [r4, #12]
 80081b0:	181b      	addge	r3, r3, r0
 80081b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80081b6:	bfac      	ite	ge
 80081b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80081ba:	81a3      	strhlt	r3, [r4, #12]
 80081bc:	bd10      	pop	{r4, pc}

080081be <__swrite>:
 80081be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081c2:	461f      	mov	r7, r3
 80081c4:	898b      	ldrh	r3, [r1, #12]
 80081c6:	05db      	lsls	r3, r3, #23
 80081c8:	4605      	mov	r5, r0
 80081ca:	460c      	mov	r4, r1
 80081cc:	4616      	mov	r6, r2
 80081ce:	d505      	bpl.n	80081dc <__swrite+0x1e>
 80081d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081d4:	2302      	movs	r3, #2
 80081d6:	2200      	movs	r2, #0
 80081d8:	f000 f8e6 	bl	80083a8 <_lseek_r>
 80081dc:	89a3      	ldrh	r3, [r4, #12]
 80081de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80081e6:	81a3      	strh	r3, [r4, #12]
 80081e8:	4632      	mov	r2, r6
 80081ea:	463b      	mov	r3, r7
 80081ec:	4628      	mov	r0, r5
 80081ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081f2:	f000 b8fd 	b.w	80083f0 <_write_r>

080081f6 <__sseek>:
 80081f6:	b510      	push	{r4, lr}
 80081f8:	460c      	mov	r4, r1
 80081fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081fe:	f000 f8d3 	bl	80083a8 <_lseek_r>
 8008202:	1c43      	adds	r3, r0, #1
 8008204:	89a3      	ldrh	r3, [r4, #12]
 8008206:	bf15      	itete	ne
 8008208:	6560      	strne	r0, [r4, #84]	@ 0x54
 800820a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800820e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008212:	81a3      	strheq	r3, [r4, #12]
 8008214:	bf18      	it	ne
 8008216:	81a3      	strhne	r3, [r4, #12]
 8008218:	bd10      	pop	{r4, pc}

0800821a <__sclose>:
 800821a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800821e:	f000 b8b3 	b.w	8008388 <_close_r>

08008222 <__swbuf_r>:
 8008222:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008224:	460e      	mov	r6, r1
 8008226:	4614      	mov	r4, r2
 8008228:	4605      	mov	r5, r0
 800822a:	b118      	cbz	r0, 8008234 <__swbuf_r+0x12>
 800822c:	6a03      	ldr	r3, [r0, #32]
 800822e:	b90b      	cbnz	r3, 8008234 <__swbuf_r+0x12>
 8008230:	f7ff fe32 	bl	8007e98 <__sinit>
 8008234:	69a3      	ldr	r3, [r4, #24]
 8008236:	60a3      	str	r3, [r4, #8]
 8008238:	89a3      	ldrh	r3, [r4, #12]
 800823a:	071a      	lsls	r2, r3, #28
 800823c:	d501      	bpl.n	8008242 <__swbuf_r+0x20>
 800823e:	6923      	ldr	r3, [r4, #16]
 8008240:	b943      	cbnz	r3, 8008254 <__swbuf_r+0x32>
 8008242:	4621      	mov	r1, r4
 8008244:	4628      	mov	r0, r5
 8008246:	f000 f82b 	bl	80082a0 <__swsetup_r>
 800824a:	b118      	cbz	r0, 8008254 <__swbuf_r+0x32>
 800824c:	f04f 37ff 	mov.w	r7, #4294967295
 8008250:	4638      	mov	r0, r7
 8008252:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008254:	6823      	ldr	r3, [r4, #0]
 8008256:	6922      	ldr	r2, [r4, #16]
 8008258:	1a98      	subs	r0, r3, r2
 800825a:	6963      	ldr	r3, [r4, #20]
 800825c:	b2f6      	uxtb	r6, r6
 800825e:	4283      	cmp	r3, r0
 8008260:	4637      	mov	r7, r6
 8008262:	dc05      	bgt.n	8008270 <__swbuf_r+0x4e>
 8008264:	4621      	mov	r1, r4
 8008266:	4628      	mov	r0, r5
 8008268:	f001 feee 	bl	800a048 <_fflush_r>
 800826c:	2800      	cmp	r0, #0
 800826e:	d1ed      	bne.n	800824c <__swbuf_r+0x2a>
 8008270:	68a3      	ldr	r3, [r4, #8]
 8008272:	3b01      	subs	r3, #1
 8008274:	60a3      	str	r3, [r4, #8]
 8008276:	6823      	ldr	r3, [r4, #0]
 8008278:	1c5a      	adds	r2, r3, #1
 800827a:	6022      	str	r2, [r4, #0]
 800827c:	701e      	strb	r6, [r3, #0]
 800827e:	6962      	ldr	r2, [r4, #20]
 8008280:	1c43      	adds	r3, r0, #1
 8008282:	429a      	cmp	r2, r3
 8008284:	d004      	beq.n	8008290 <__swbuf_r+0x6e>
 8008286:	89a3      	ldrh	r3, [r4, #12]
 8008288:	07db      	lsls	r3, r3, #31
 800828a:	d5e1      	bpl.n	8008250 <__swbuf_r+0x2e>
 800828c:	2e0a      	cmp	r6, #10
 800828e:	d1df      	bne.n	8008250 <__swbuf_r+0x2e>
 8008290:	4621      	mov	r1, r4
 8008292:	4628      	mov	r0, r5
 8008294:	f001 fed8 	bl	800a048 <_fflush_r>
 8008298:	2800      	cmp	r0, #0
 800829a:	d0d9      	beq.n	8008250 <__swbuf_r+0x2e>
 800829c:	e7d6      	b.n	800824c <__swbuf_r+0x2a>
	...

080082a0 <__swsetup_r>:
 80082a0:	b538      	push	{r3, r4, r5, lr}
 80082a2:	4b29      	ldr	r3, [pc, #164]	@ (8008348 <__swsetup_r+0xa8>)
 80082a4:	4605      	mov	r5, r0
 80082a6:	6818      	ldr	r0, [r3, #0]
 80082a8:	460c      	mov	r4, r1
 80082aa:	b118      	cbz	r0, 80082b4 <__swsetup_r+0x14>
 80082ac:	6a03      	ldr	r3, [r0, #32]
 80082ae:	b90b      	cbnz	r3, 80082b4 <__swsetup_r+0x14>
 80082b0:	f7ff fdf2 	bl	8007e98 <__sinit>
 80082b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082b8:	0719      	lsls	r1, r3, #28
 80082ba:	d422      	bmi.n	8008302 <__swsetup_r+0x62>
 80082bc:	06da      	lsls	r2, r3, #27
 80082be:	d407      	bmi.n	80082d0 <__swsetup_r+0x30>
 80082c0:	2209      	movs	r2, #9
 80082c2:	602a      	str	r2, [r5, #0]
 80082c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082c8:	81a3      	strh	r3, [r4, #12]
 80082ca:	f04f 30ff 	mov.w	r0, #4294967295
 80082ce:	e033      	b.n	8008338 <__swsetup_r+0x98>
 80082d0:	0758      	lsls	r0, r3, #29
 80082d2:	d512      	bpl.n	80082fa <__swsetup_r+0x5a>
 80082d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80082d6:	b141      	cbz	r1, 80082ea <__swsetup_r+0x4a>
 80082d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80082dc:	4299      	cmp	r1, r3
 80082de:	d002      	beq.n	80082e6 <__swsetup_r+0x46>
 80082e0:	4628      	mov	r0, r5
 80082e2:	f000 ff11 	bl	8009108 <_free_r>
 80082e6:	2300      	movs	r3, #0
 80082e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80082ea:	89a3      	ldrh	r3, [r4, #12]
 80082ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80082f0:	81a3      	strh	r3, [r4, #12]
 80082f2:	2300      	movs	r3, #0
 80082f4:	6063      	str	r3, [r4, #4]
 80082f6:	6923      	ldr	r3, [r4, #16]
 80082f8:	6023      	str	r3, [r4, #0]
 80082fa:	89a3      	ldrh	r3, [r4, #12]
 80082fc:	f043 0308 	orr.w	r3, r3, #8
 8008300:	81a3      	strh	r3, [r4, #12]
 8008302:	6923      	ldr	r3, [r4, #16]
 8008304:	b94b      	cbnz	r3, 800831a <__swsetup_r+0x7a>
 8008306:	89a3      	ldrh	r3, [r4, #12]
 8008308:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800830c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008310:	d003      	beq.n	800831a <__swsetup_r+0x7a>
 8008312:	4621      	mov	r1, r4
 8008314:	4628      	mov	r0, r5
 8008316:	f001 fee5 	bl	800a0e4 <__smakebuf_r>
 800831a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800831e:	f013 0201 	ands.w	r2, r3, #1
 8008322:	d00a      	beq.n	800833a <__swsetup_r+0x9a>
 8008324:	2200      	movs	r2, #0
 8008326:	60a2      	str	r2, [r4, #8]
 8008328:	6962      	ldr	r2, [r4, #20]
 800832a:	4252      	negs	r2, r2
 800832c:	61a2      	str	r2, [r4, #24]
 800832e:	6922      	ldr	r2, [r4, #16]
 8008330:	b942      	cbnz	r2, 8008344 <__swsetup_r+0xa4>
 8008332:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008336:	d1c5      	bne.n	80082c4 <__swsetup_r+0x24>
 8008338:	bd38      	pop	{r3, r4, r5, pc}
 800833a:	0799      	lsls	r1, r3, #30
 800833c:	bf58      	it	pl
 800833e:	6962      	ldrpl	r2, [r4, #20]
 8008340:	60a2      	str	r2, [r4, #8]
 8008342:	e7f4      	b.n	800832e <__swsetup_r+0x8e>
 8008344:	2000      	movs	r0, #0
 8008346:	e7f7      	b.n	8008338 <__swsetup_r+0x98>
 8008348:	20000070 	.word	0x20000070

0800834c <memset>:
 800834c:	4402      	add	r2, r0
 800834e:	4603      	mov	r3, r0
 8008350:	4293      	cmp	r3, r2
 8008352:	d100      	bne.n	8008356 <memset+0xa>
 8008354:	4770      	bx	lr
 8008356:	f803 1b01 	strb.w	r1, [r3], #1
 800835a:	e7f9      	b.n	8008350 <memset+0x4>

0800835c <strncmp>:
 800835c:	b510      	push	{r4, lr}
 800835e:	b16a      	cbz	r2, 800837c <strncmp+0x20>
 8008360:	3901      	subs	r1, #1
 8008362:	1884      	adds	r4, r0, r2
 8008364:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008368:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800836c:	429a      	cmp	r2, r3
 800836e:	d103      	bne.n	8008378 <strncmp+0x1c>
 8008370:	42a0      	cmp	r0, r4
 8008372:	d001      	beq.n	8008378 <strncmp+0x1c>
 8008374:	2a00      	cmp	r2, #0
 8008376:	d1f5      	bne.n	8008364 <strncmp+0x8>
 8008378:	1ad0      	subs	r0, r2, r3
 800837a:	bd10      	pop	{r4, pc}
 800837c:	4610      	mov	r0, r2
 800837e:	e7fc      	b.n	800837a <strncmp+0x1e>

08008380 <_localeconv_r>:
 8008380:	4800      	ldr	r0, [pc, #0]	@ (8008384 <_localeconv_r+0x4>)
 8008382:	4770      	bx	lr
 8008384:	200001b0 	.word	0x200001b0

08008388 <_close_r>:
 8008388:	b538      	push	{r3, r4, r5, lr}
 800838a:	4d06      	ldr	r5, [pc, #24]	@ (80083a4 <_close_r+0x1c>)
 800838c:	2300      	movs	r3, #0
 800838e:	4604      	mov	r4, r0
 8008390:	4608      	mov	r0, r1
 8008392:	602b      	str	r3, [r5, #0]
 8008394:	f7f9 fd22 	bl	8001ddc <_close>
 8008398:	1c43      	adds	r3, r0, #1
 800839a:	d102      	bne.n	80083a2 <_close_r+0x1a>
 800839c:	682b      	ldr	r3, [r5, #0]
 800839e:	b103      	cbz	r3, 80083a2 <_close_r+0x1a>
 80083a0:	6023      	str	r3, [r4, #0]
 80083a2:	bd38      	pop	{r3, r4, r5, pc}
 80083a4:	200005e8 	.word	0x200005e8

080083a8 <_lseek_r>:
 80083a8:	b538      	push	{r3, r4, r5, lr}
 80083aa:	4d07      	ldr	r5, [pc, #28]	@ (80083c8 <_lseek_r+0x20>)
 80083ac:	4604      	mov	r4, r0
 80083ae:	4608      	mov	r0, r1
 80083b0:	4611      	mov	r1, r2
 80083b2:	2200      	movs	r2, #0
 80083b4:	602a      	str	r2, [r5, #0]
 80083b6:	461a      	mov	r2, r3
 80083b8:	f7f9 fd37 	bl	8001e2a <_lseek>
 80083bc:	1c43      	adds	r3, r0, #1
 80083be:	d102      	bne.n	80083c6 <_lseek_r+0x1e>
 80083c0:	682b      	ldr	r3, [r5, #0]
 80083c2:	b103      	cbz	r3, 80083c6 <_lseek_r+0x1e>
 80083c4:	6023      	str	r3, [r4, #0]
 80083c6:	bd38      	pop	{r3, r4, r5, pc}
 80083c8:	200005e8 	.word	0x200005e8

080083cc <_read_r>:
 80083cc:	b538      	push	{r3, r4, r5, lr}
 80083ce:	4d07      	ldr	r5, [pc, #28]	@ (80083ec <_read_r+0x20>)
 80083d0:	4604      	mov	r4, r0
 80083d2:	4608      	mov	r0, r1
 80083d4:	4611      	mov	r1, r2
 80083d6:	2200      	movs	r2, #0
 80083d8:	602a      	str	r2, [r5, #0]
 80083da:	461a      	mov	r2, r3
 80083dc:	f7f9 fcc5 	bl	8001d6a <_read>
 80083e0:	1c43      	adds	r3, r0, #1
 80083e2:	d102      	bne.n	80083ea <_read_r+0x1e>
 80083e4:	682b      	ldr	r3, [r5, #0]
 80083e6:	b103      	cbz	r3, 80083ea <_read_r+0x1e>
 80083e8:	6023      	str	r3, [r4, #0]
 80083ea:	bd38      	pop	{r3, r4, r5, pc}
 80083ec:	200005e8 	.word	0x200005e8

080083f0 <_write_r>:
 80083f0:	b538      	push	{r3, r4, r5, lr}
 80083f2:	4d07      	ldr	r5, [pc, #28]	@ (8008410 <_write_r+0x20>)
 80083f4:	4604      	mov	r4, r0
 80083f6:	4608      	mov	r0, r1
 80083f8:	4611      	mov	r1, r2
 80083fa:	2200      	movs	r2, #0
 80083fc:	602a      	str	r2, [r5, #0]
 80083fe:	461a      	mov	r2, r3
 8008400:	f7f9 fcd0 	bl	8001da4 <_write>
 8008404:	1c43      	adds	r3, r0, #1
 8008406:	d102      	bne.n	800840e <_write_r+0x1e>
 8008408:	682b      	ldr	r3, [r5, #0]
 800840a:	b103      	cbz	r3, 800840e <_write_r+0x1e>
 800840c:	6023      	str	r3, [r4, #0]
 800840e:	bd38      	pop	{r3, r4, r5, pc}
 8008410:	200005e8 	.word	0x200005e8

08008414 <__errno>:
 8008414:	4b01      	ldr	r3, [pc, #4]	@ (800841c <__errno+0x8>)
 8008416:	6818      	ldr	r0, [r3, #0]
 8008418:	4770      	bx	lr
 800841a:	bf00      	nop
 800841c:	20000070 	.word	0x20000070

08008420 <__libc_init_array>:
 8008420:	b570      	push	{r4, r5, r6, lr}
 8008422:	4d0d      	ldr	r5, [pc, #52]	@ (8008458 <__libc_init_array+0x38>)
 8008424:	4c0d      	ldr	r4, [pc, #52]	@ (800845c <__libc_init_array+0x3c>)
 8008426:	1b64      	subs	r4, r4, r5
 8008428:	10a4      	asrs	r4, r4, #2
 800842a:	2600      	movs	r6, #0
 800842c:	42a6      	cmp	r6, r4
 800842e:	d109      	bne.n	8008444 <__libc_init_array+0x24>
 8008430:	4d0b      	ldr	r5, [pc, #44]	@ (8008460 <__libc_init_array+0x40>)
 8008432:	4c0c      	ldr	r4, [pc, #48]	@ (8008464 <__libc_init_array+0x44>)
 8008434:	f001 ffd2 	bl	800a3dc <_init>
 8008438:	1b64      	subs	r4, r4, r5
 800843a:	10a4      	asrs	r4, r4, #2
 800843c:	2600      	movs	r6, #0
 800843e:	42a6      	cmp	r6, r4
 8008440:	d105      	bne.n	800844e <__libc_init_array+0x2e>
 8008442:	bd70      	pop	{r4, r5, r6, pc}
 8008444:	f855 3b04 	ldr.w	r3, [r5], #4
 8008448:	4798      	blx	r3
 800844a:	3601      	adds	r6, #1
 800844c:	e7ee      	b.n	800842c <__libc_init_array+0xc>
 800844e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008452:	4798      	blx	r3
 8008454:	3601      	adds	r6, #1
 8008456:	e7f2      	b.n	800843e <__libc_init_array+0x1e>
 8008458:	0800af58 	.word	0x0800af58
 800845c:	0800af58 	.word	0x0800af58
 8008460:	0800af58 	.word	0x0800af58
 8008464:	0800af5c 	.word	0x0800af5c

08008468 <__retarget_lock_init_recursive>:
 8008468:	4770      	bx	lr

0800846a <__retarget_lock_acquire_recursive>:
 800846a:	4770      	bx	lr

0800846c <__retarget_lock_release_recursive>:
 800846c:	4770      	bx	lr

0800846e <quorem>:
 800846e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008472:	6903      	ldr	r3, [r0, #16]
 8008474:	690c      	ldr	r4, [r1, #16]
 8008476:	42a3      	cmp	r3, r4
 8008478:	4607      	mov	r7, r0
 800847a:	db7e      	blt.n	800857a <quorem+0x10c>
 800847c:	3c01      	subs	r4, #1
 800847e:	f101 0814 	add.w	r8, r1, #20
 8008482:	00a3      	lsls	r3, r4, #2
 8008484:	f100 0514 	add.w	r5, r0, #20
 8008488:	9300      	str	r3, [sp, #0]
 800848a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800848e:	9301      	str	r3, [sp, #4]
 8008490:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008494:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008498:	3301      	adds	r3, #1
 800849a:	429a      	cmp	r2, r3
 800849c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80084a0:	fbb2 f6f3 	udiv	r6, r2, r3
 80084a4:	d32e      	bcc.n	8008504 <quorem+0x96>
 80084a6:	f04f 0a00 	mov.w	sl, #0
 80084aa:	46c4      	mov	ip, r8
 80084ac:	46ae      	mov	lr, r5
 80084ae:	46d3      	mov	fp, sl
 80084b0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80084b4:	b298      	uxth	r0, r3
 80084b6:	fb06 a000 	mla	r0, r6, r0, sl
 80084ba:	0c02      	lsrs	r2, r0, #16
 80084bc:	0c1b      	lsrs	r3, r3, #16
 80084be:	fb06 2303 	mla	r3, r6, r3, r2
 80084c2:	f8de 2000 	ldr.w	r2, [lr]
 80084c6:	b280      	uxth	r0, r0
 80084c8:	b292      	uxth	r2, r2
 80084ca:	1a12      	subs	r2, r2, r0
 80084cc:	445a      	add	r2, fp
 80084ce:	f8de 0000 	ldr.w	r0, [lr]
 80084d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80084d6:	b29b      	uxth	r3, r3
 80084d8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80084dc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80084e0:	b292      	uxth	r2, r2
 80084e2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80084e6:	45e1      	cmp	r9, ip
 80084e8:	f84e 2b04 	str.w	r2, [lr], #4
 80084ec:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80084f0:	d2de      	bcs.n	80084b0 <quorem+0x42>
 80084f2:	9b00      	ldr	r3, [sp, #0]
 80084f4:	58eb      	ldr	r3, [r5, r3]
 80084f6:	b92b      	cbnz	r3, 8008504 <quorem+0x96>
 80084f8:	9b01      	ldr	r3, [sp, #4]
 80084fa:	3b04      	subs	r3, #4
 80084fc:	429d      	cmp	r5, r3
 80084fe:	461a      	mov	r2, r3
 8008500:	d32f      	bcc.n	8008562 <quorem+0xf4>
 8008502:	613c      	str	r4, [r7, #16]
 8008504:	4638      	mov	r0, r7
 8008506:	f001 f979 	bl	80097fc <__mcmp>
 800850a:	2800      	cmp	r0, #0
 800850c:	db25      	blt.n	800855a <quorem+0xec>
 800850e:	4629      	mov	r1, r5
 8008510:	2000      	movs	r0, #0
 8008512:	f858 2b04 	ldr.w	r2, [r8], #4
 8008516:	f8d1 c000 	ldr.w	ip, [r1]
 800851a:	fa1f fe82 	uxth.w	lr, r2
 800851e:	fa1f f38c 	uxth.w	r3, ip
 8008522:	eba3 030e 	sub.w	r3, r3, lr
 8008526:	4403      	add	r3, r0
 8008528:	0c12      	lsrs	r2, r2, #16
 800852a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800852e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008532:	b29b      	uxth	r3, r3
 8008534:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008538:	45c1      	cmp	r9, r8
 800853a:	f841 3b04 	str.w	r3, [r1], #4
 800853e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008542:	d2e6      	bcs.n	8008512 <quorem+0xa4>
 8008544:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008548:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800854c:	b922      	cbnz	r2, 8008558 <quorem+0xea>
 800854e:	3b04      	subs	r3, #4
 8008550:	429d      	cmp	r5, r3
 8008552:	461a      	mov	r2, r3
 8008554:	d30b      	bcc.n	800856e <quorem+0x100>
 8008556:	613c      	str	r4, [r7, #16]
 8008558:	3601      	adds	r6, #1
 800855a:	4630      	mov	r0, r6
 800855c:	b003      	add	sp, #12
 800855e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008562:	6812      	ldr	r2, [r2, #0]
 8008564:	3b04      	subs	r3, #4
 8008566:	2a00      	cmp	r2, #0
 8008568:	d1cb      	bne.n	8008502 <quorem+0x94>
 800856a:	3c01      	subs	r4, #1
 800856c:	e7c6      	b.n	80084fc <quorem+0x8e>
 800856e:	6812      	ldr	r2, [r2, #0]
 8008570:	3b04      	subs	r3, #4
 8008572:	2a00      	cmp	r2, #0
 8008574:	d1ef      	bne.n	8008556 <quorem+0xe8>
 8008576:	3c01      	subs	r4, #1
 8008578:	e7ea      	b.n	8008550 <quorem+0xe2>
 800857a:	2000      	movs	r0, #0
 800857c:	e7ee      	b.n	800855c <quorem+0xee>
	...

08008580 <_dtoa_r>:
 8008580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008584:	69c7      	ldr	r7, [r0, #28]
 8008586:	b099      	sub	sp, #100	@ 0x64
 8008588:	ed8d 0b02 	vstr	d0, [sp, #8]
 800858c:	ec55 4b10 	vmov	r4, r5, d0
 8008590:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008592:	9109      	str	r1, [sp, #36]	@ 0x24
 8008594:	4683      	mov	fp, r0
 8008596:	920e      	str	r2, [sp, #56]	@ 0x38
 8008598:	9313      	str	r3, [sp, #76]	@ 0x4c
 800859a:	b97f      	cbnz	r7, 80085bc <_dtoa_r+0x3c>
 800859c:	2010      	movs	r0, #16
 800859e:	f000 fdfd 	bl	800919c <malloc>
 80085a2:	4602      	mov	r2, r0
 80085a4:	f8cb 001c 	str.w	r0, [fp, #28]
 80085a8:	b920      	cbnz	r0, 80085b4 <_dtoa_r+0x34>
 80085aa:	4ba7      	ldr	r3, [pc, #668]	@ (8008848 <_dtoa_r+0x2c8>)
 80085ac:	21ef      	movs	r1, #239	@ 0xef
 80085ae:	48a7      	ldr	r0, [pc, #668]	@ (800884c <_dtoa_r+0x2cc>)
 80085b0:	f001 fe2e 	bl	800a210 <__assert_func>
 80085b4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80085b8:	6007      	str	r7, [r0, #0]
 80085ba:	60c7      	str	r7, [r0, #12]
 80085bc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80085c0:	6819      	ldr	r1, [r3, #0]
 80085c2:	b159      	cbz	r1, 80085dc <_dtoa_r+0x5c>
 80085c4:	685a      	ldr	r2, [r3, #4]
 80085c6:	604a      	str	r2, [r1, #4]
 80085c8:	2301      	movs	r3, #1
 80085ca:	4093      	lsls	r3, r2
 80085cc:	608b      	str	r3, [r1, #8]
 80085ce:	4658      	mov	r0, fp
 80085d0:	f000 feda 	bl	8009388 <_Bfree>
 80085d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80085d8:	2200      	movs	r2, #0
 80085da:	601a      	str	r2, [r3, #0]
 80085dc:	1e2b      	subs	r3, r5, #0
 80085de:	bfb9      	ittee	lt
 80085e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80085e4:	9303      	strlt	r3, [sp, #12]
 80085e6:	2300      	movge	r3, #0
 80085e8:	6033      	strge	r3, [r6, #0]
 80085ea:	9f03      	ldr	r7, [sp, #12]
 80085ec:	4b98      	ldr	r3, [pc, #608]	@ (8008850 <_dtoa_r+0x2d0>)
 80085ee:	bfbc      	itt	lt
 80085f0:	2201      	movlt	r2, #1
 80085f2:	6032      	strlt	r2, [r6, #0]
 80085f4:	43bb      	bics	r3, r7
 80085f6:	d112      	bne.n	800861e <_dtoa_r+0x9e>
 80085f8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80085fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80085fe:	6013      	str	r3, [r2, #0]
 8008600:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008604:	4323      	orrs	r3, r4
 8008606:	f000 854d 	beq.w	80090a4 <_dtoa_r+0xb24>
 800860a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800860c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008864 <_dtoa_r+0x2e4>
 8008610:	2b00      	cmp	r3, #0
 8008612:	f000 854f 	beq.w	80090b4 <_dtoa_r+0xb34>
 8008616:	f10a 0303 	add.w	r3, sl, #3
 800861a:	f000 bd49 	b.w	80090b0 <_dtoa_r+0xb30>
 800861e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008622:	2200      	movs	r2, #0
 8008624:	ec51 0b17 	vmov	r0, r1, d7
 8008628:	2300      	movs	r3, #0
 800862a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800862e:	f7f8 fa6b 	bl	8000b08 <__aeabi_dcmpeq>
 8008632:	4680      	mov	r8, r0
 8008634:	b158      	cbz	r0, 800864e <_dtoa_r+0xce>
 8008636:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008638:	2301      	movs	r3, #1
 800863a:	6013      	str	r3, [r2, #0]
 800863c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800863e:	b113      	cbz	r3, 8008646 <_dtoa_r+0xc6>
 8008640:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008642:	4b84      	ldr	r3, [pc, #528]	@ (8008854 <_dtoa_r+0x2d4>)
 8008644:	6013      	str	r3, [r2, #0]
 8008646:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008868 <_dtoa_r+0x2e8>
 800864a:	f000 bd33 	b.w	80090b4 <_dtoa_r+0xb34>
 800864e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008652:	aa16      	add	r2, sp, #88	@ 0x58
 8008654:	a917      	add	r1, sp, #92	@ 0x5c
 8008656:	4658      	mov	r0, fp
 8008658:	f001 f980 	bl	800995c <__d2b>
 800865c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008660:	4681      	mov	r9, r0
 8008662:	2e00      	cmp	r6, #0
 8008664:	d077      	beq.n	8008756 <_dtoa_r+0x1d6>
 8008666:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008668:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800866c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008670:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008674:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008678:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800867c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008680:	4619      	mov	r1, r3
 8008682:	2200      	movs	r2, #0
 8008684:	4b74      	ldr	r3, [pc, #464]	@ (8008858 <_dtoa_r+0x2d8>)
 8008686:	f7f7 fe1f 	bl	80002c8 <__aeabi_dsub>
 800868a:	a369      	add	r3, pc, #420	@ (adr r3, 8008830 <_dtoa_r+0x2b0>)
 800868c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008690:	f7f7 ffd2 	bl	8000638 <__aeabi_dmul>
 8008694:	a368      	add	r3, pc, #416	@ (adr r3, 8008838 <_dtoa_r+0x2b8>)
 8008696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800869a:	f7f7 fe17 	bl	80002cc <__adddf3>
 800869e:	4604      	mov	r4, r0
 80086a0:	4630      	mov	r0, r6
 80086a2:	460d      	mov	r5, r1
 80086a4:	f7f7 ff5e 	bl	8000564 <__aeabi_i2d>
 80086a8:	a365      	add	r3, pc, #404	@ (adr r3, 8008840 <_dtoa_r+0x2c0>)
 80086aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ae:	f7f7 ffc3 	bl	8000638 <__aeabi_dmul>
 80086b2:	4602      	mov	r2, r0
 80086b4:	460b      	mov	r3, r1
 80086b6:	4620      	mov	r0, r4
 80086b8:	4629      	mov	r1, r5
 80086ba:	f7f7 fe07 	bl	80002cc <__adddf3>
 80086be:	4604      	mov	r4, r0
 80086c0:	460d      	mov	r5, r1
 80086c2:	f7f8 fa69 	bl	8000b98 <__aeabi_d2iz>
 80086c6:	2200      	movs	r2, #0
 80086c8:	4607      	mov	r7, r0
 80086ca:	2300      	movs	r3, #0
 80086cc:	4620      	mov	r0, r4
 80086ce:	4629      	mov	r1, r5
 80086d0:	f7f8 fa24 	bl	8000b1c <__aeabi_dcmplt>
 80086d4:	b140      	cbz	r0, 80086e8 <_dtoa_r+0x168>
 80086d6:	4638      	mov	r0, r7
 80086d8:	f7f7 ff44 	bl	8000564 <__aeabi_i2d>
 80086dc:	4622      	mov	r2, r4
 80086de:	462b      	mov	r3, r5
 80086e0:	f7f8 fa12 	bl	8000b08 <__aeabi_dcmpeq>
 80086e4:	b900      	cbnz	r0, 80086e8 <_dtoa_r+0x168>
 80086e6:	3f01      	subs	r7, #1
 80086e8:	2f16      	cmp	r7, #22
 80086ea:	d851      	bhi.n	8008790 <_dtoa_r+0x210>
 80086ec:	4b5b      	ldr	r3, [pc, #364]	@ (800885c <_dtoa_r+0x2dc>)
 80086ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80086f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80086fa:	f7f8 fa0f 	bl	8000b1c <__aeabi_dcmplt>
 80086fe:	2800      	cmp	r0, #0
 8008700:	d048      	beq.n	8008794 <_dtoa_r+0x214>
 8008702:	3f01      	subs	r7, #1
 8008704:	2300      	movs	r3, #0
 8008706:	9312      	str	r3, [sp, #72]	@ 0x48
 8008708:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800870a:	1b9b      	subs	r3, r3, r6
 800870c:	1e5a      	subs	r2, r3, #1
 800870e:	bf44      	itt	mi
 8008710:	f1c3 0801 	rsbmi	r8, r3, #1
 8008714:	2300      	movmi	r3, #0
 8008716:	9208      	str	r2, [sp, #32]
 8008718:	bf54      	ite	pl
 800871a:	f04f 0800 	movpl.w	r8, #0
 800871e:	9308      	strmi	r3, [sp, #32]
 8008720:	2f00      	cmp	r7, #0
 8008722:	db39      	blt.n	8008798 <_dtoa_r+0x218>
 8008724:	9b08      	ldr	r3, [sp, #32]
 8008726:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008728:	443b      	add	r3, r7
 800872a:	9308      	str	r3, [sp, #32]
 800872c:	2300      	movs	r3, #0
 800872e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008730:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008732:	2b09      	cmp	r3, #9
 8008734:	d864      	bhi.n	8008800 <_dtoa_r+0x280>
 8008736:	2b05      	cmp	r3, #5
 8008738:	bfc4      	itt	gt
 800873a:	3b04      	subgt	r3, #4
 800873c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800873e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008740:	f1a3 0302 	sub.w	r3, r3, #2
 8008744:	bfcc      	ite	gt
 8008746:	2400      	movgt	r4, #0
 8008748:	2401      	movle	r4, #1
 800874a:	2b03      	cmp	r3, #3
 800874c:	d863      	bhi.n	8008816 <_dtoa_r+0x296>
 800874e:	e8df f003 	tbb	[pc, r3]
 8008752:	372a      	.short	0x372a
 8008754:	5535      	.short	0x5535
 8008756:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800875a:	441e      	add	r6, r3
 800875c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008760:	2b20      	cmp	r3, #32
 8008762:	bfc1      	itttt	gt
 8008764:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008768:	409f      	lslgt	r7, r3
 800876a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800876e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008772:	bfd6      	itet	le
 8008774:	f1c3 0320 	rsble	r3, r3, #32
 8008778:	ea47 0003 	orrgt.w	r0, r7, r3
 800877c:	fa04 f003 	lslle.w	r0, r4, r3
 8008780:	f7f7 fee0 	bl	8000544 <__aeabi_ui2d>
 8008784:	2201      	movs	r2, #1
 8008786:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800878a:	3e01      	subs	r6, #1
 800878c:	9214      	str	r2, [sp, #80]	@ 0x50
 800878e:	e777      	b.n	8008680 <_dtoa_r+0x100>
 8008790:	2301      	movs	r3, #1
 8008792:	e7b8      	b.n	8008706 <_dtoa_r+0x186>
 8008794:	9012      	str	r0, [sp, #72]	@ 0x48
 8008796:	e7b7      	b.n	8008708 <_dtoa_r+0x188>
 8008798:	427b      	negs	r3, r7
 800879a:	930a      	str	r3, [sp, #40]	@ 0x28
 800879c:	2300      	movs	r3, #0
 800879e:	eba8 0807 	sub.w	r8, r8, r7
 80087a2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80087a4:	e7c4      	b.n	8008730 <_dtoa_r+0x1b0>
 80087a6:	2300      	movs	r3, #0
 80087a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80087aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	dc35      	bgt.n	800881c <_dtoa_r+0x29c>
 80087b0:	2301      	movs	r3, #1
 80087b2:	9300      	str	r3, [sp, #0]
 80087b4:	9307      	str	r3, [sp, #28]
 80087b6:	461a      	mov	r2, r3
 80087b8:	920e      	str	r2, [sp, #56]	@ 0x38
 80087ba:	e00b      	b.n	80087d4 <_dtoa_r+0x254>
 80087bc:	2301      	movs	r3, #1
 80087be:	e7f3      	b.n	80087a8 <_dtoa_r+0x228>
 80087c0:	2300      	movs	r3, #0
 80087c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80087c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80087c6:	18fb      	adds	r3, r7, r3
 80087c8:	9300      	str	r3, [sp, #0]
 80087ca:	3301      	adds	r3, #1
 80087cc:	2b01      	cmp	r3, #1
 80087ce:	9307      	str	r3, [sp, #28]
 80087d0:	bfb8      	it	lt
 80087d2:	2301      	movlt	r3, #1
 80087d4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80087d8:	2100      	movs	r1, #0
 80087da:	2204      	movs	r2, #4
 80087dc:	f102 0514 	add.w	r5, r2, #20
 80087e0:	429d      	cmp	r5, r3
 80087e2:	d91f      	bls.n	8008824 <_dtoa_r+0x2a4>
 80087e4:	6041      	str	r1, [r0, #4]
 80087e6:	4658      	mov	r0, fp
 80087e8:	f000 fd8e 	bl	8009308 <_Balloc>
 80087ec:	4682      	mov	sl, r0
 80087ee:	2800      	cmp	r0, #0
 80087f0:	d13c      	bne.n	800886c <_dtoa_r+0x2ec>
 80087f2:	4b1b      	ldr	r3, [pc, #108]	@ (8008860 <_dtoa_r+0x2e0>)
 80087f4:	4602      	mov	r2, r0
 80087f6:	f240 11af 	movw	r1, #431	@ 0x1af
 80087fa:	e6d8      	b.n	80085ae <_dtoa_r+0x2e>
 80087fc:	2301      	movs	r3, #1
 80087fe:	e7e0      	b.n	80087c2 <_dtoa_r+0x242>
 8008800:	2401      	movs	r4, #1
 8008802:	2300      	movs	r3, #0
 8008804:	9309      	str	r3, [sp, #36]	@ 0x24
 8008806:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008808:	f04f 33ff 	mov.w	r3, #4294967295
 800880c:	9300      	str	r3, [sp, #0]
 800880e:	9307      	str	r3, [sp, #28]
 8008810:	2200      	movs	r2, #0
 8008812:	2312      	movs	r3, #18
 8008814:	e7d0      	b.n	80087b8 <_dtoa_r+0x238>
 8008816:	2301      	movs	r3, #1
 8008818:	930b      	str	r3, [sp, #44]	@ 0x2c
 800881a:	e7f5      	b.n	8008808 <_dtoa_r+0x288>
 800881c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800881e:	9300      	str	r3, [sp, #0]
 8008820:	9307      	str	r3, [sp, #28]
 8008822:	e7d7      	b.n	80087d4 <_dtoa_r+0x254>
 8008824:	3101      	adds	r1, #1
 8008826:	0052      	lsls	r2, r2, #1
 8008828:	e7d8      	b.n	80087dc <_dtoa_r+0x25c>
 800882a:	bf00      	nop
 800882c:	f3af 8000 	nop.w
 8008830:	636f4361 	.word	0x636f4361
 8008834:	3fd287a7 	.word	0x3fd287a7
 8008838:	8b60c8b3 	.word	0x8b60c8b3
 800883c:	3fc68a28 	.word	0x3fc68a28
 8008840:	509f79fb 	.word	0x509f79fb
 8008844:	3fd34413 	.word	0x3fd34413
 8008848:	0800ac21 	.word	0x0800ac21
 800884c:	0800ac38 	.word	0x0800ac38
 8008850:	7ff00000 	.word	0x7ff00000
 8008854:	0800abf1 	.word	0x0800abf1
 8008858:	3ff80000 	.word	0x3ff80000
 800885c:	0800ad30 	.word	0x0800ad30
 8008860:	0800ac90 	.word	0x0800ac90
 8008864:	0800ac1d 	.word	0x0800ac1d
 8008868:	0800abf0 	.word	0x0800abf0
 800886c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008870:	6018      	str	r0, [r3, #0]
 8008872:	9b07      	ldr	r3, [sp, #28]
 8008874:	2b0e      	cmp	r3, #14
 8008876:	f200 80a4 	bhi.w	80089c2 <_dtoa_r+0x442>
 800887a:	2c00      	cmp	r4, #0
 800887c:	f000 80a1 	beq.w	80089c2 <_dtoa_r+0x442>
 8008880:	2f00      	cmp	r7, #0
 8008882:	dd33      	ble.n	80088ec <_dtoa_r+0x36c>
 8008884:	4bad      	ldr	r3, [pc, #692]	@ (8008b3c <_dtoa_r+0x5bc>)
 8008886:	f007 020f 	and.w	r2, r7, #15
 800888a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800888e:	ed93 7b00 	vldr	d7, [r3]
 8008892:	05f8      	lsls	r0, r7, #23
 8008894:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008898:	ea4f 1427 	mov.w	r4, r7, asr #4
 800889c:	d516      	bpl.n	80088cc <_dtoa_r+0x34c>
 800889e:	4ba8      	ldr	r3, [pc, #672]	@ (8008b40 <_dtoa_r+0x5c0>)
 80088a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80088a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80088a8:	f7f7 fff0 	bl	800088c <__aeabi_ddiv>
 80088ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80088b0:	f004 040f 	and.w	r4, r4, #15
 80088b4:	2603      	movs	r6, #3
 80088b6:	4da2      	ldr	r5, [pc, #648]	@ (8008b40 <_dtoa_r+0x5c0>)
 80088b8:	b954      	cbnz	r4, 80088d0 <_dtoa_r+0x350>
 80088ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80088be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80088c2:	f7f7 ffe3 	bl	800088c <__aeabi_ddiv>
 80088c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80088ca:	e028      	b.n	800891e <_dtoa_r+0x39e>
 80088cc:	2602      	movs	r6, #2
 80088ce:	e7f2      	b.n	80088b6 <_dtoa_r+0x336>
 80088d0:	07e1      	lsls	r1, r4, #31
 80088d2:	d508      	bpl.n	80088e6 <_dtoa_r+0x366>
 80088d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80088d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80088dc:	f7f7 feac 	bl	8000638 <__aeabi_dmul>
 80088e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80088e4:	3601      	adds	r6, #1
 80088e6:	1064      	asrs	r4, r4, #1
 80088e8:	3508      	adds	r5, #8
 80088ea:	e7e5      	b.n	80088b8 <_dtoa_r+0x338>
 80088ec:	f000 80d2 	beq.w	8008a94 <_dtoa_r+0x514>
 80088f0:	427c      	negs	r4, r7
 80088f2:	4b92      	ldr	r3, [pc, #584]	@ (8008b3c <_dtoa_r+0x5bc>)
 80088f4:	4d92      	ldr	r5, [pc, #584]	@ (8008b40 <_dtoa_r+0x5c0>)
 80088f6:	f004 020f 	and.w	r2, r4, #15
 80088fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80088fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008902:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008906:	f7f7 fe97 	bl	8000638 <__aeabi_dmul>
 800890a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800890e:	1124      	asrs	r4, r4, #4
 8008910:	2300      	movs	r3, #0
 8008912:	2602      	movs	r6, #2
 8008914:	2c00      	cmp	r4, #0
 8008916:	f040 80b2 	bne.w	8008a7e <_dtoa_r+0x4fe>
 800891a:	2b00      	cmp	r3, #0
 800891c:	d1d3      	bne.n	80088c6 <_dtoa_r+0x346>
 800891e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008920:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008924:	2b00      	cmp	r3, #0
 8008926:	f000 80b7 	beq.w	8008a98 <_dtoa_r+0x518>
 800892a:	4b86      	ldr	r3, [pc, #536]	@ (8008b44 <_dtoa_r+0x5c4>)
 800892c:	2200      	movs	r2, #0
 800892e:	4620      	mov	r0, r4
 8008930:	4629      	mov	r1, r5
 8008932:	f7f8 f8f3 	bl	8000b1c <__aeabi_dcmplt>
 8008936:	2800      	cmp	r0, #0
 8008938:	f000 80ae 	beq.w	8008a98 <_dtoa_r+0x518>
 800893c:	9b07      	ldr	r3, [sp, #28]
 800893e:	2b00      	cmp	r3, #0
 8008940:	f000 80aa 	beq.w	8008a98 <_dtoa_r+0x518>
 8008944:	9b00      	ldr	r3, [sp, #0]
 8008946:	2b00      	cmp	r3, #0
 8008948:	dd37      	ble.n	80089ba <_dtoa_r+0x43a>
 800894a:	1e7b      	subs	r3, r7, #1
 800894c:	9304      	str	r3, [sp, #16]
 800894e:	4620      	mov	r0, r4
 8008950:	4b7d      	ldr	r3, [pc, #500]	@ (8008b48 <_dtoa_r+0x5c8>)
 8008952:	2200      	movs	r2, #0
 8008954:	4629      	mov	r1, r5
 8008956:	f7f7 fe6f 	bl	8000638 <__aeabi_dmul>
 800895a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800895e:	9c00      	ldr	r4, [sp, #0]
 8008960:	3601      	adds	r6, #1
 8008962:	4630      	mov	r0, r6
 8008964:	f7f7 fdfe 	bl	8000564 <__aeabi_i2d>
 8008968:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800896c:	f7f7 fe64 	bl	8000638 <__aeabi_dmul>
 8008970:	4b76      	ldr	r3, [pc, #472]	@ (8008b4c <_dtoa_r+0x5cc>)
 8008972:	2200      	movs	r2, #0
 8008974:	f7f7 fcaa 	bl	80002cc <__adddf3>
 8008978:	4605      	mov	r5, r0
 800897a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800897e:	2c00      	cmp	r4, #0
 8008980:	f040 808d 	bne.w	8008a9e <_dtoa_r+0x51e>
 8008984:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008988:	4b71      	ldr	r3, [pc, #452]	@ (8008b50 <_dtoa_r+0x5d0>)
 800898a:	2200      	movs	r2, #0
 800898c:	f7f7 fc9c 	bl	80002c8 <__aeabi_dsub>
 8008990:	4602      	mov	r2, r0
 8008992:	460b      	mov	r3, r1
 8008994:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008998:	462a      	mov	r2, r5
 800899a:	4633      	mov	r3, r6
 800899c:	f7f8 f8dc 	bl	8000b58 <__aeabi_dcmpgt>
 80089a0:	2800      	cmp	r0, #0
 80089a2:	f040 828b 	bne.w	8008ebc <_dtoa_r+0x93c>
 80089a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80089aa:	462a      	mov	r2, r5
 80089ac:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80089b0:	f7f8 f8b4 	bl	8000b1c <__aeabi_dcmplt>
 80089b4:	2800      	cmp	r0, #0
 80089b6:	f040 8128 	bne.w	8008c0a <_dtoa_r+0x68a>
 80089ba:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80089be:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80089c2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	f2c0 815a 	blt.w	8008c7e <_dtoa_r+0x6fe>
 80089ca:	2f0e      	cmp	r7, #14
 80089cc:	f300 8157 	bgt.w	8008c7e <_dtoa_r+0x6fe>
 80089d0:	4b5a      	ldr	r3, [pc, #360]	@ (8008b3c <_dtoa_r+0x5bc>)
 80089d2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80089d6:	ed93 7b00 	vldr	d7, [r3]
 80089da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80089dc:	2b00      	cmp	r3, #0
 80089de:	ed8d 7b00 	vstr	d7, [sp]
 80089e2:	da03      	bge.n	80089ec <_dtoa_r+0x46c>
 80089e4:	9b07      	ldr	r3, [sp, #28]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	f340 8101 	ble.w	8008bee <_dtoa_r+0x66e>
 80089ec:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80089f0:	4656      	mov	r6, sl
 80089f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80089f6:	4620      	mov	r0, r4
 80089f8:	4629      	mov	r1, r5
 80089fa:	f7f7 ff47 	bl	800088c <__aeabi_ddiv>
 80089fe:	f7f8 f8cb 	bl	8000b98 <__aeabi_d2iz>
 8008a02:	4680      	mov	r8, r0
 8008a04:	f7f7 fdae 	bl	8000564 <__aeabi_i2d>
 8008a08:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a0c:	f7f7 fe14 	bl	8000638 <__aeabi_dmul>
 8008a10:	4602      	mov	r2, r0
 8008a12:	460b      	mov	r3, r1
 8008a14:	4620      	mov	r0, r4
 8008a16:	4629      	mov	r1, r5
 8008a18:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008a1c:	f7f7 fc54 	bl	80002c8 <__aeabi_dsub>
 8008a20:	f806 4b01 	strb.w	r4, [r6], #1
 8008a24:	9d07      	ldr	r5, [sp, #28]
 8008a26:	eba6 040a 	sub.w	r4, r6, sl
 8008a2a:	42a5      	cmp	r5, r4
 8008a2c:	4602      	mov	r2, r0
 8008a2e:	460b      	mov	r3, r1
 8008a30:	f040 8117 	bne.w	8008c62 <_dtoa_r+0x6e2>
 8008a34:	f7f7 fc4a 	bl	80002cc <__adddf3>
 8008a38:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a3c:	4604      	mov	r4, r0
 8008a3e:	460d      	mov	r5, r1
 8008a40:	f7f8 f88a 	bl	8000b58 <__aeabi_dcmpgt>
 8008a44:	2800      	cmp	r0, #0
 8008a46:	f040 80f9 	bne.w	8008c3c <_dtoa_r+0x6bc>
 8008a4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a4e:	4620      	mov	r0, r4
 8008a50:	4629      	mov	r1, r5
 8008a52:	f7f8 f859 	bl	8000b08 <__aeabi_dcmpeq>
 8008a56:	b118      	cbz	r0, 8008a60 <_dtoa_r+0x4e0>
 8008a58:	f018 0f01 	tst.w	r8, #1
 8008a5c:	f040 80ee 	bne.w	8008c3c <_dtoa_r+0x6bc>
 8008a60:	4649      	mov	r1, r9
 8008a62:	4658      	mov	r0, fp
 8008a64:	f000 fc90 	bl	8009388 <_Bfree>
 8008a68:	2300      	movs	r3, #0
 8008a6a:	7033      	strb	r3, [r6, #0]
 8008a6c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008a6e:	3701      	adds	r7, #1
 8008a70:	601f      	str	r7, [r3, #0]
 8008a72:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	f000 831d 	beq.w	80090b4 <_dtoa_r+0xb34>
 8008a7a:	601e      	str	r6, [r3, #0]
 8008a7c:	e31a      	b.n	80090b4 <_dtoa_r+0xb34>
 8008a7e:	07e2      	lsls	r2, r4, #31
 8008a80:	d505      	bpl.n	8008a8e <_dtoa_r+0x50e>
 8008a82:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008a86:	f7f7 fdd7 	bl	8000638 <__aeabi_dmul>
 8008a8a:	3601      	adds	r6, #1
 8008a8c:	2301      	movs	r3, #1
 8008a8e:	1064      	asrs	r4, r4, #1
 8008a90:	3508      	adds	r5, #8
 8008a92:	e73f      	b.n	8008914 <_dtoa_r+0x394>
 8008a94:	2602      	movs	r6, #2
 8008a96:	e742      	b.n	800891e <_dtoa_r+0x39e>
 8008a98:	9c07      	ldr	r4, [sp, #28]
 8008a9a:	9704      	str	r7, [sp, #16]
 8008a9c:	e761      	b.n	8008962 <_dtoa_r+0x3e2>
 8008a9e:	4b27      	ldr	r3, [pc, #156]	@ (8008b3c <_dtoa_r+0x5bc>)
 8008aa0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008aa2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008aa6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008aaa:	4454      	add	r4, sl
 8008aac:	2900      	cmp	r1, #0
 8008aae:	d053      	beq.n	8008b58 <_dtoa_r+0x5d8>
 8008ab0:	4928      	ldr	r1, [pc, #160]	@ (8008b54 <_dtoa_r+0x5d4>)
 8008ab2:	2000      	movs	r0, #0
 8008ab4:	f7f7 feea 	bl	800088c <__aeabi_ddiv>
 8008ab8:	4633      	mov	r3, r6
 8008aba:	462a      	mov	r2, r5
 8008abc:	f7f7 fc04 	bl	80002c8 <__aeabi_dsub>
 8008ac0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008ac4:	4656      	mov	r6, sl
 8008ac6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008aca:	f7f8 f865 	bl	8000b98 <__aeabi_d2iz>
 8008ace:	4605      	mov	r5, r0
 8008ad0:	f7f7 fd48 	bl	8000564 <__aeabi_i2d>
 8008ad4:	4602      	mov	r2, r0
 8008ad6:	460b      	mov	r3, r1
 8008ad8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008adc:	f7f7 fbf4 	bl	80002c8 <__aeabi_dsub>
 8008ae0:	3530      	adds	r5, #48	@ 0x30
 8008ae2:	4602      	mov	r2, r0
 8008ae4:	460b      	mov	r3, r1
 8008ae6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008aea:	f806 5b01 	strb.w	r5, [r6], #1
 8008aee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008af2:	f7f8 f813 	bl	8000b1c <__aeabi_dcmplt>
 8008af6:	2800      	cmp	r0, #0
 8008af8:	d171      	bne.n	8008bde <_dtoa_r+0x65e>
 8008afa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008afe:	4911      	ldr	r1, [pc, #68]	@ (8008b44 <_dtoa_r+0x5c4>)
 8008b00:	2000      	movs	r0, #0
 8008b02:	f7f7 fbe1 	bl	80002c8 <__aeabi_dsub>
 8008b06:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008b0a:	f7f8 f807 	bl	8000b1c <__aeabi_dcmplt>
 8008b0e:	2800      	cmp	r0, #0
 8008b10:	f040 8095 	bne.w	8008c3e <_dtoa_r+0x6be>
 8008b14:	42a6      	cmp	r6, r4
 8008b16:	f43f af50 	beq.w	80089ba <_dtoa_r+0x43a>
 8008b1a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008b1e:	4b0a      	ldr	r3, [pc, #40]	@ (8008b48 <_dtoa_r+0x5c8>)
 8008b20:	2200      	movs	r2, #0
 8008b22:	f7f7 fd89 	bl	8000638 <__aeabi_dmul>
 8008b26:	4b08      	ldr	r3, [pc, #32]	@ (8008b48 <_dtoa_r+0x5c8>)
 8008b28:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b32:	f7f7 fd81 	bl	8000638 <__aeabi_dmul>
 8008b36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008b3a:	e7c4      	b.n	8008ac6 <_dtoa_r+0x546>
 8008b3c:	0800ad30 	.word	0x0800ad30
 8008b40:	0800ad08 	.word	0x0800ad08
 8008b44:	3ff00000 	.word	0x3ff00000
 8008b48:	40240000 	.word	0x40240000
 8008b4c:	401c0000 	.word	0x401c0000
 8008b50:	40140000 	.word	0x40140000
 8008b54:	3fe00000 	.word	0x3fe00000
 8008b58:	4631      	mov	r1, r6
 8008b5a:	4628      	mov	r0, r5
 8008b5c:	f7f7 fd6c 	bl	8000638 <__aeabi_dmul>
 8008b60:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008b64:	9415      	str	r4, [sp, #84]	@ 0x54
 8008b66:	4656      	mov	r6, sl
 8008b68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b6c:	f7f8 f814 	bl	8000b98 <__aeabi_d2iz>
 8008b70:	4605      	mov	r5, r0
 8008b72:	f7f7 fcf7 	bl	8000564 <__aeabi_i2d>
 8008b76:	4602      	mov	r2, r0
 8008b78:	460b      	mov	r3, r1
 8008b7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b7e:	f7f7 fba3 	bl	80002c8 <__aeabi_dsub>
 8008b82:	3530      	adds	r5, #48	@ 0x30
 8008b84:	f806 5b01 	strb.w	r5, [r6], #1
 8008b88:	4602      	mov	r2, r0
 8008b8a:	460b      	mov	r3, r1
 8008b8c:	42a6      	cmp	r6, r4
 8008b8e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008b92:	f04f 0200 	mov.w	r2, #0
 8008b96:	d124      	bne.n	8008be2 <_dtoa_r+0x662>
 8008b98:	4bac      	ldr	r3, [pc, #688]	@ (8008e4c <_dtoa_r+0x8cc>)
 8008b9a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008b9e:	f7f7 fb95 	bl	80002cc <__adddf3>
 8008ba2:	4602      	mov	r2, r0
 8008ba4:	460b      	mov	r3, r1
 8008ba6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008baa:	f7f7 ffd5 	bl	8000b58 <__aeabi_dcmpgt>
 8008bae:	2800      	cmp	r0, #0
 8008bb0:	d145      	bne.n	8008c3e <_dtoa_r+0x6be>
 8008bb2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008bb6:	49a5      	ldr	r1, [pc, #660]	@ (8008e4c <_dtoa_r+0x8cc>)
 8008bb8:	2000      	movs	r0, #0
 8008bba:	f7f7 fb85 	bl	80002c8 <__aeabi_dsub>
 8008bbe:	4602      	mov	r2, r0
 8008bc0:	460b      	mov	r3, r1
 8008bc2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008bc6:	f7f7 ffa9 	bl	8000b1c <__aeabi_dcmplt>
 8008bca:	2800      	cmp	r0, #0
 8008bcc:	f43f aef5 	beq.w	80089ba <_dtoa_r+0x43a>
 8008bd0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8008bd2:	1e73      	subs	r3, r6, #1
 8008bd4:	9315      	str	r3, [sp, #84]	@ 0x54
 8008bd6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008bda:	2b30      	cmp	r3, #48	@ 0x30
 8008bdc:	d0f8      	beq.n	8008bd0 <_dtoa_r+0x650>
 8008bde:	9f04      	ldr	r7, [sp, #16]
 8008be0:	e73e      	b.n	8008a60 <_dtoa_r+0x4e0>
 8008be2:	4b9b      	ldr	r3, [pc, #620]	@ (8008e50 <_dtoa_r+0x8d0>)
 8008be4:	f7f7 fd28 	bl	8000638 <__aeabi_dmul>
 8008be8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008bec:	e7bc      	b.n	8008b68 <_dtoa_r+0x5e8>
 8008bee:	d10c      	bne.n	8008c0a <_dtoa_r+0x68a>
 8008bf0:	4b98      	ldr	r3, [pc, #608]	@ (8008e54 <_dtoa_r+0x8d4>)
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008bf8:	f7f7 fd1e 	bl	8000638 <__aeabi_dmul>
 8008bfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c00:	f7f7 ffa0 	bl	8000b44 <__aeabi_dcmpge>
 8008c04:	2800      	cmp	r0, #0
 8008c06:	f000 8157 	beq.w	8008eb8 <_dtoa_r+0x938>
 8008c0a:	2400      	movs	r4, #0
 8008c0c:	4625      	mov	r5, r4
 8008c0e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c10:	43db      	mvns	r3, r3
 8008c12:	9304      	str	r3, [sp, #16]
 8008c14:	4656      	mov	r6, sl
 8008c16:	2700      	movs	r7, #0
 8008c18:	4621      	mov	r1, r4
 8008c1a:	4658      	mov	r0, fp
 8008c1c:	f000 fbb4 	bl	8009388 <_Bfree>
 8008c20:	2d00      	cmp	r5, #0
 8008c22:	d0dc      	beq.n	8008bde <_dtoa_r+0x65e>
 8008c24:	b12f      	cbz	r7, 8008c32 <_dtoa_r+0x6b2>
 8008c26:	42af      	cmp	r7, r5
 8008c28:	d003      	beq.n	8008c32 <_dtoa_r+0x6b2>
 8008c2a:	4639      	mov	r1, r7
 8008c2c:	4658      	mov	r0, fp
 8008c2e:	f000 fbab 	bl	8009388 <_Bfree>
 8008c32:	4629      	mov	r1, r5
 8008c34:	4658      	mov	r0, fp
 8008c36:	f000 fba7 	bl	8009388 <_Bfree>
 8008c3a:	e7d0      	b.n	8008bde <_dtoa_r+0x65e>
 8008c3c:	9704      	str	r7, [sp, #16]
 8008c3e:	4633      	mov	r3, r6
 8008c40:	461e      	mov	r6, r3
 8008c42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c46:	2a39      	cmp	r2, #57	@ 0x39
 8008c48:	d107      	bne.n	8008c5a <_dtoa_r+0x6da>
 8008c4a:	459a      	cmp	sl, r3
 8008c4c:	d1f8      	bne.n	8008c40 <_dtoa_r+0x6c0>
 8008c4e:	9a04      	ldr	r2, [sp, #16]
 8008c50:	3201      	adds	r2, #1
 8008c52:	9204      	str	r2, [sp, #16]
 8008c54:	2230      	movs	r2, #48	@ 0x30
 8008c56:	f88a 2000 	strb.w	r2, [sl]
 8008c5a:	781a      	ldrb	r2, [r3, #0]
 8008c5c:	3201      	adds	r2, #1
 8008c5e:	701a      	strb	r2, [r3, #0]
 8008c60:	e7bd      	b.n	8008bde <_dtoa_r+0x65e>
 8008c62:	4b7b      	ldr	r3, [pc, #492]	@ (8008e50 <_dtoa_r+0x8d0>)
 8008c64:	2200      	movs	r2, #0
 8008c66:	f7f7 fce7 	bl	8000638 <__aeabi_dmul>
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	4604      	mov	r4, r0
 8008c70:	460d      	mov	r5, r1
 8008c72:	f7f7 ff49 	bl	8000b08 <__aeabi_dcmpeq>
 8008c76:	2800      	cmp	r0, #0
 8008c78:	f43f aebb 	beq.w	80089f2 <_dtoa_r+0x472>
 8008c7c:	e6f0      	b.n	8008a60 <_dtoa_r+0x4e0>
 8008c7e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008c80:	2a00      	cmp	r2, #0
 8008c82:	f000 80db 	beq.w	8008e3c <_dtoa_r+0x8bc>
 8008c86:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c88:	2a01      	cmp	r2, #1
 8008c8a:	f300 80bf 	bgt.w	8008e0c <_dtoa_r+0x88c>
 8008c8e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008c90:	2a00      	cmp	r2, #0
 8008c92:	f000 80b7 	beq.w	8008e04 <_dtoa_r+0x884>
 8008c96:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008c9a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008c9c:	4646      	mov	r6, r8
 8008c9e:	9a08      	ldr	r2, [sp, #32]
 8008ca0:	2101      	movs	r1, #1
 8008ca2:	441a      	add	r2, r3
 8008ca4:	4658      	mov	r0, fp
 8008ca6:	4498      	add	r8, r3
 8008ca8:	9208      	str	r2, [sp, #32]
 8008caa:	f000 fc21 	bl	80094f0 <__i2b>
 8008cae:	4605      	mov	r5, r0
 8008cb0:	b15e      	cbz	r6, 8008cca <_dtoa_r+0x74a>
 8008cb2:	9b08      	ldr	r3, [sp, #32]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	dd08      	ble.n	8008cca <_dtoa_r+0x74a>
 8008cb8:	42b3      	cmp	r3, r6
 8008cba:	9a08      	ldr	r2, [sp, #32]
 8008cbc:	bfa8      	it	ge
 8008cbe:	4633      	movge	r3, r6
 8008cc0:	eba8 0803 	sub.w	r8, r8, r3
 8008cc4:	1af6      	subs	r6, r6, r3
 8008cc6:	1ad3      	subs	r3, r2, r3
 8008cc8:	9308      	str	r3, [sp, #32]
 8008cca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ccc:	b1f3      	cbz	r3, 8008d0c <_dtoa_r+0x78c>
 8008cce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	f000 80b7 	beq.w	8008e44 <_dtoa_r+0x8c4>
 8008cd6:	b18c      	cbz	r4, 8008cfc <_dtoa_r+0x77c>
 8008cd8:	4629      	mov	r1, r5
 8008cda:	4622      	mov	r2, r4
 8008cdc:	4658      	mov	r0, fp
 8008cde:	f000 fcc7 	bl	8009670 <__pow5mult>
 8008ce2:	464a      	mov	r2, r9
 8008ce4:	4601      	mov	r1, r0
 8008ce6:	4605      	mov	r5, r0
 8008ce8:	4658      	mov	r0, fp
 8008cea:	f000 fc17 	bl	800951c <__multiply>
 8008cee:	4649      	mov	r1, r9
 8008cf0:	9004      	str	r0, [sp, #16]
 8008cf2:	4658      	mov	r0, fp
 8008cf4:	f000 fb48 	bl	8009388 <_Bfree>
 8008cf8:	9b04      	ldr	r3, [sp, #16]
 8008cfa:	4699      	mov	r9, r3
 8008cfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cfe:	1b1a      	subs	r2, r3, r4
 8008d00:	d004      	beq.n	8008d0c <_dtoa_r+0x78c>
 8008d02:	4649      	mov	r1, r9
 8008d04:	4658      	mov	r0, fp
 8008d06:	f000 fcb3 	bl	8009670 <__pow5mult>
 8008d0a:	4681      	mov	r9, r0
 8008d0c:	2101      	movs	r1, #1
 8008d0e:	4658      	mov	r0, fp
 8008d10:	f000 fbee 	bl	80094f0 <__i2b>
 8008d14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d16:	4604      	mov	r4, r0
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	f000 81cf 	beq.w	80090bc <_dtoa_r+0xb3c>
 8008d1e:	461a      	mov	r2, r3
 8008d20:	4601      	mov	r1, r0
 8008d22:	4658      	mov	r0, fp
 8008d24:	f000 fca4 	bl	8009670 <__pow5mult>
 8008d28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d2a:	2b01      	cmp	r3, #1
 8008d2c:	4604      	mov	r4, r0
 8008d2e:	f300 8095 	bgt.w	8008e5c <_dtoa_r+0x8dc>
 8008d32:	9b02      	ldr	r3, [sp, #8]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	f040 8087 	bne.w	8008e48 <_dtoa_r+0x8c8>
 8008d3a:	9b03      	ldr	r3, [sp, #12]
 8008d3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	f040 8089 	bne.w	8008e58 <_dtoa_r+0x8d8>
 8008d46:	9b03      	ldr	r3, [sp, #12]
 8008d48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008d4c:	0d1b      	lsrs	r3, r3, #20
 8008d4e:	051b      	lsls	r3, r3, #20
 8008d50:	b12b      	cbz	r3, 8008d5e <_dtoa_r+0x7de>
 8008d52:	9b08      	ldr	r3, [sp, #32]
 8008d54:	3301      	adds	r3, #1
 8008d56:	9308      	str	r3, [sp, #32]
 8008d58:	f108 0801 	add.w	r8, r8, #1
 8008d5c:	2301      	movs	r3, #1
 8008d5e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	f000 81b0 	beq.w	80090c8 <_dtoa_r+0xb48>
 8008d68:	6923      	ldr	r3, [r4, #16]
 8008d6a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008d6e:	6918      	ldr	r0, [r3, #16]
 8008d70:	f000 fb72 	bl	8009458 <__hi0bits>
 8008d74:	f1c0 0020 	rsb	r0, r0, #32
 8008d78:	9b08      	ldr	r3, [sp, #32]
 8008d7a:	4418      	add	r0, r3
 8008d7c:	f010 001f 	ands.w	r0, r0, #31
 8008d80:	d077      	beq.n	8008e72 <_dtoa_r+0x8f2>
 8008d82:	f1c0 0320 	rsb	r3, r0, #32
 8008d86:	2b04      	cmp	r3, #4
 8008d88:	dd6b      	ble.n	8008e62 <_dtoa_r+0x8e2>
 8008d8a:	9b08      	ldr	r3, [sp, #32]
 8008d8c:	f1c0 001c 	rsb	r0, r0, #28
 8008d90:	4403      	add	r3, r0
 8008d92:	4480      	add	r8, r0
 8008d94:	4406      	add	r6, r0
 8008d96:	9308      	str	r3, [sp, #32]
 8008d98:	f1b8 0f00 	cmp.w	r8, #0
 8008d9c:	dd05      	ble.n	8008daa <_dtoa_r+0x82a>
 8008d9e:	4649      	mov	r1, r9
 8008da0:	4642      	mov	r2, r8
 8008da2:	4658      	mov	r0, fp
 8008da4:	f000 fcbe 	bl	8009724 <__lshift>
 8008da8:	4681      	mov	r9, r0
 8008daa:	9b08      	ldr	r3, [sp, #32]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	dd05      	ble.n	8008dbc <_dtoa_r+0x83c>
 8008db0:	4621      	mov	r1, r4
 8008db2:	461a      	mov	r2, r3
 8008db4:	4658      	mov	r0, fp
 8008db6:	f000 fcb5 	bl	8009724 <__lshift>
 8008dba:	4604      	mov	r4, r0
 8008dbc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d059      	beq.n	8008e76 <_dtoa_r+0x8f6>
 8008dc2:	4621      	mov	r1, r4
 8008dc4:	4648      	mov	r0, r9
 8008dc6:	f000 fd19 	bl	80097fc <__mcmp>
 8008dca:	2800      	cmp	r0, #0
 8008dcc:	da53      	bge.n	8008e76 <_dtoa_r+0x8f6>
 8008dce:	1e7b      	subs	r3, r7, #1
 8008dd0:	9304      	str	r3, [sp, #16]
 8008dd2:	4649      	mov	r1, r9
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	220a      	movs	r2, #10
 8008dd8:	4658      	mov	r0, fp
 8008dda:	f000 faf7 	bl	80093cc <__multadd>
 8008dde:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008de0:	4681      	mov	r9, r0
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	f000 8172 	beq.w	80090cc <_dtoa_r+0xb4c>
 8008de8:	2300      	movs	r3, #0
 8008dea:	4629      	mov	r1, r5
 8008dec:	220a      	movs	r2, #10
 8008dee:	4658      	mov	r0, fp
 8008df0:	f000 faec 	bl	80093cc <__multadd>
 8008df4:	9b00      	ldr	r3, [sp, #0]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	4605      	mov	r5, r0
 8008dfa:	dc67      	bgt.n	8008ecc <_dtoa_r+0x94c>
 8008dfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dfe:	2b02      	cmp	r3, #2
 8008e00:	dc41      	bgt.n	8008e86 <_dtoa_r+0x906>
 8008e02:	e063      	b.n	8008ecc <_dtoa_r+0x94c>
 8008e04:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008e06:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008e0a:	e746      	b.n	8008c9a <_dtoa_r+0x71a>
 8008e0c:	9b07      	ldr	r3, [sp, #28]
 8008e0e:	1e5c      	subs	r4, r3, #1
 8008e10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e12:	42a3      	cmp	r3, r4
 8008e14:	bfbf      	itttt	lt
 8008e16:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008e18:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008e1a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008e1c:	1ae3      	sublt	r3, r4, r3
 8008e1e:	bfb4      	ite	lt
 8008e20:	18d2      	addlt	r2, r2, r3
 8008e22:	1b1c      	subge	r4, r3, r4
 8008e24:	9b07      	ldr	r3, [sp, #28]
 8008e26:	bfbc      	itt	lt
 8008e28:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008e2a:	2400      	movlt	r4, #0
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	bfb5      	itete	lt
 8008e30:	eba8 0603 	sublt.w	r6, r8, r3
 8008e34:	9b07      	ldrge	r3, [sp, #28]
 8008e36:	2300      	movlt	r3, #0
 8008e38:	4646      	movge	r6, r8
 8008e3a:	e730      	b.n	8008c9e <_dtoa_r+0x71e>
 8008e3c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008e3e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008e40:	4646      	mov	r6, r8
 8008e42:	e735      	b.n	8008cb0 <_dtoa_r+0x730>
 8008e44:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008e46:	e75c      	b.n	8008d02 <_dtoa_r+0x782>
 8008e48:	2300      	movs	r3, #0
 8008e4a:	e788      	b.n	8008d5e <_dtoa_r+0x7de>
 8008e4c:	3fe00000 	.word	0x3fe00000
 8008e50:	40240000 	.word	0x40240000
 8008e54:	40140000 	.word	0x40140000
 8008e58:	9b02      	ldr	r3, [sp, #8]
 8008e5a:	e780      	b.n	8008d5e <_dtoa_r+0x7de>
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e60:	e782      	b.n	8008d68 <_dtoa_r+0x7e8>
 8008e62:	d099      	beq.n	8008d98 <_dtoa_r+0x818>
 8008e64:	9a08      	ldr	r2, [sp, #32]
 8008e66:	331c      	adds	r3, #28
 8008e68:	441a      	add	r2, r3
 8008e6a:	4498      	add	r8, r3
 8008e6c:	441e      	add	r6, r3
 8008e6e:	9208      	str	r2, [sp, #32]
 8008e70:	e792      	b.n	8008d98 <_dtoa_r+0x818>
 8008e72:	4603      	mov	r3, r0
 8008e74:	e7f6      	b.n	8008e64 <_dtoa_r+0x8e4>
 8008e76:	9b07      	ldr	r3, [sp, #28]
 8008e78:	9704      	str	r7, [sp, #16]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	dc20      	bgt.n	8008ec0 <_dtoa_r+0x940>
 8008e7e:	9300      	str	r3, [sp, #0]
 8008e80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e82:	2b02      	cmp	r3, #2
 8008e84:	dd1e      	ble.n	8008ec4 <_dtoa_r+0x944>
 8008e86:	9b00      	ldr	r3, [sp, #0]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	f47f aec0 	bne.w	8008c0e <_dtoa_r+0x68e>
 8008e8e:	4621      	mov	r1, r4
 8008e90:	2205      	movs	r2, #5
 8008e92:	4658      	mov	r0, fp
 8008e94:	f000 fa9a 	bl	80093cc <__multadd>
 8008e98:	4601      	mov	r1, r0
 8008e9a:	4604      	mov	r4, r0
 8008e9c:	4648      	mov	r0, r9
 8008e9e:	f000 fcad 	bl	80097fc <__mcmp>
 8008ea2:	2800      	cmp	r0, #0
 8008ea4:	f77f aeb3 	ble.w	8008c0e <_dtoa_r+0x68e>
 8008ea8:	4656      	mov	r6, sl
 8008eaa:	2331      	movs	r3, #49	@ 0x31
 8008eac:	f806 3b01 	strb.w	r3, [r6], #1
 8008eb0:	9b04      	ldr	r3, [sp, #16]
 8008eb2:	3301      	adds	r3, #1
 8008eb4:	9304      	str	r3, [sp, #16]
 8008eb6:	e6ae      	b.n	8008c16 <_dtoa_r+0x696>
 8008eb8:	9c07      	ldr	r4, [sp, #28]
 8008eba:	9704      	str	r7, [sp, #16]
 8008ebc:	4625      	mov	r5, r4
 8008ebe:	e7f3      	b.n	8008ea8 <_dtoa_r+0x928>
 8008ec0:	9b07      	ldr	r3, [sp, #28]
 8008ec2:	9300      	str	r3, [sp, #0]
 8008ec4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	f000 8104 	beq.w	80090d4 <_dtoa_r+0xb54>
 8008ecc:	2e00      	cmp	r6, #0
 8008ece:	dd05      	ble.n	8008edc <_dtoa_r+0x95c>
 8008ed0:	4629      	mov	r1, r5
 8008ed2:	4632      	mov	r2, r6
 8008ed4:	4658      	mov	r0, fp
 8008ed6:	f000 fc25 	bl	8009724 <__lshift>
 8008eda:	4605      	mov	r5, r0
 8008edc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d05a      	beq.n	8008f98 <_dtoa_r+0xa18>
 8008ee2:	6869      	ldr	r1, [r5, #4]
 8008ee4:	4658      	mov	r0, fp
 8008ee6:	f000 fa0f 	bl	8009308 <_Balloc>
 8008eea:	4606      	mov	r6, r0
 8008eec:	b928      	cbnz	r0, 8008efa <_dtoa_r+0x97a>
 8008eee:	4b84      	ldr	r3, [pc, #528]	@ (8009100 <_dtoa_r+0xb80>)
 8008ef0:	4602      	mov	r2, r0
 8008ef2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008ef6:	f7ff bb5a 	b.w	80085ae <_dtoa_r+0x2e>
 8008efa:	692a      	ldr	r2, [r5, #16]
 8008efc:	3202      	adds	r2, #2
 8008efe:	0092      	lsls	r2, r2, #2
 8008f00:	f105 010c 	add.w	r1, r5, #12
 8008f04:	300c      	adds	r0, #12
 8008f06:	f001 f975 	bl	800a1f4 <memcpy>
 8008f0a:	2201      	movs	r2, #1
 8008f0c:	4631      	mov	r1, r6
 8008f0e:	4658      	mov	r0, fp
 8008f10:	f000 fc08 	bl	8009724 <__lshift>
 8008f14:	f10a 0301 	add.w	r3, sl, #1
 8008f18:	9307      	str	r3, [sp, #28]
 8008f1a:	9b00      	ldr	r3, [sp, #0]
 8008f1c:	4453      	add	r3, sl
 8008f1e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f20:	9b02      	ldr	r3, [sp, #8]
 8008f22:	f003 0301 	and.w	r3, r3, #1
 8008f26:	462f      	mov	r7, r5
 8008f28:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f2a:	4605      	mov	r5, r0
 8008f2c:	9b07      	ldr	r3, [sp, #28]
 8008f2e:	4621      	mov	r1, r4
 8008f30:	3b01      	subs	r3, #1
 8008f32:	4648      	mov	r0, r9
 8008f34:	9300      	str	r3, [sp, #0]
 8008f36:	f7ff fa9a 	bl	800846e <quorem>
 8008f3a:	4639      	mov	r1, r7
 8008f3c:	9002      	str	r0, [sp, #8]
 8008f3e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008f42:	4648      	mov	r0, r9
 8008f44:	f000 fc5a 	bl	80097fc <__mcmp>
 8008f48:	462a      	mov	r2, r5
 8008f4a:	9008      	str	r0, [sp, #32]
 8008f4c:	4621      	mov	r1, r4
 8008f4e:	4658      	mov	r0, fp
 8008f50:	f000 fc70 	bl	8009834 <__mdiff>
 8008f54:	68c2      	ldr	r2, [r0, #12]
 8008f56:	4606      	mov	r6, r0
 8008f58:	bb02      	cbnz	r2, 8008f9c <_dtoa_r+0xa1c>
 8008f5a:	4601      	mov	r1, r0
 8008f5c:	4648      	mov	r0, r9
 8008f5e:	f000 fc4d 	bl	80097fc <__mcmp>
 8008f62:	4602      	mov	r2, r0
 8008f64:	4631      	mov	r1, r6
 8008f66:	4658      	mov	r0, fp
 8008f68:	920e      	str	r2, [sp, #56]	@ 0x38
 8008f6a:	f000 fa0d 	bl	8009388 <_Bfree>
 8008f6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f70:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f72:	9e07      	ldr	r6, [sp, #28]
 8008f74:	ea43 0102 	orr.w	r1, r3, r2
 8008f78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f7a:	4319      	orrs	r1, r3
 8008f7c:	d110      	bne.n	8008fa0 <_dtoa_r+0xa20>
 8008f7e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008f82:	d029      	beq.n	8008fd8 <_dtoa_r+0xa58>
 8008f84:	9b08      	ldr	r3, [sp, #32]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	dd02      	ble.n	8008f90 <_dtoa_r+0xa10>
 8008f8a:	9b02      	ldr	r3, [sp, #8]
 8008f8c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008f90:	9b00      	ldr	r3, [sp, #0]
 8008f92:	f883 8000 	strb.w	r8, [r3]
 8008f96:	e63f      	b.n	8008c18 <_dtoa_r+0x698>
 8008f98:	4628      	mov	r0, r5
 8008f9a:	e7bb      	b.n	8008f14 <_dtoa_r+0x994>
 8008f9c:	2201      	movs	r2, #1
 8008f9e:	e7e1      	b.n	8008f64 <_dtoa_r+0x9e4>
 8008fa0:	9b08      	ldr	r3, [sp, #32]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	db04      	blt.n	8008fb0 <_dtoa_r+0xa30>
 8008fa6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008fa8:	430b      	orrs	r3, r1
 8008faa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008fac:	430b      	orrs	r3, r1
 8008fae:	d120      	bne.n	8008ff2 <_dtoa_r+0xa72>
 8008fb0:	2a00      	cmp	r2, #0
 8008fb2:	dded      	ble.n	8008f90 <_dtoa_r+0xa10>
 8008fb4:	4649      	mov	r1, r9
 8008fb6:	2201      	movs	r2, #1
 8008fb8:	4658      	mov	r0, fp
 8008fba:	f000 fbb3 	bl	8009724 <__lshift>
 8008fbe:	4621      	mov	r1, r4
 8008fc0:	4681      	mov	r9, r0
 8008fc2:	f000 fc1b 	bl	80097fc <__mcmp>
 8008fc6:	2800      	cmp	r0, #0
 8008fc8:	dc03      	bgt.n	8008fd2 <_dtoa_r+0xa52>
 8008fca:	d1e1      	bne.n	8008f90 <_dtoa_r+0xa10>
 8008fcc:	f018 0f01 	tst.w	r8, #1
 8008fd0:	d0de      	beq.n	8008f90 <_dtoa_r+0xa10>
 8008fd2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008fd6:	d1d8      	bne.n	8008f8a <_dtoa_r+0xa0a>
 8008fd8:	9a00      	ldr	r2, [sp, #0]
 8008fda:	2339      	movs	r3, #57	@ 0x39
 8008fdc:	7013      	strb	r3, [r2, #0]
 8008fde:	4633      	mov	r3, r6
 8008fe0:	461e      	mov	r6, r3
 8008fe2:	3b01      	subs	r3, #1
 8008fe4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008fe8:	2a39      	cmp	r2, #57	@ 0x39
 8008fea:	d052      	beq.n	8009092 <_dtoa_r+0xb12>
 8008fec:	3201      	adds	r2, #1
 8008fee:	701a      	strb	r2, [r3, #0]
 8008ff0:	e612      	b.n	8008c18 <_dtoa_r+0x698>
 8008ff2:	2a00      	cmp	r2, #0
 8008ff4:	dd07      	ble.n	8009006 <_dtoa_r+0xa86>
 8008ff6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008ffa:	d0ed      	beq.n	8008fd8 <_dtoa_r+0xa58>
 8008ffc:	9a00      	ldr	r2, [sp, #0]
 8008ffe:	f108 0301 	add.w	r3, r8, #1
 8009002:	7013      	strb	r3, [r2, #0]
 8009004:	e608      	b.n	8008c18 <_dtoa_r+0x698>
 8009006:	9b07      	ldr	r3, [sp, #28]
 8009008:	9a07      	ldr	r2, [sp, #28]
 800900a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800900e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009010:	4293      	cmp	r3, r2
 8009012:	d028      	beq.n	8009066 <_dtoa_r+0xae6>
 8009014:	4649      	mov	r1, r9
 8009016:	2300      	movs	r3, #0
 8009018:	220a      	movs	r2, #10
 800901a:	4658      	mov	r0, fp
 800901c:	f000 f9d6 	bl	80093cc <__multadd>
 8009020:	42af      	cmp	r7, r5
 8009022:	4681      	mov	r9, r0
 8009024:	f04f 0300 	mov.w	r3, #0
 8009028:	f04f 020a 	mov.w	r2, #10
 800902c:	4639      	mov	r1, r7
 800902e:	4658      	mov	r0, fp
 8009030:	d107      	bne.n	8009042 <_dtoa_r+0xac2>
 8009032:	f000 f9cb 	bl	80093cc <__multadd>
 8009036:	4607      	mov	r7, r0
 8009038:	4605      	mov	r5, r0
 800903a:	9b07      	ldr	r3, [sp, #28]
 800903c:	3301      	adds	r3, #1
 800903e:	9307      	str	r3, [sp, #28]
 8009040:	e774      	b.n	8008f2c <_dtoa_r+0x9ac>
 8009042:	f000 f9c3 	bl	80093cc <__multadd>
 8009046:	4629      	mov	r1, r5
 8009048:	4607      	mov	r7, r0
 800904a:	2300      	movs	r3, #0
 800904c:	220a      	movs	r2, #10
 800904e:	4658      	mov	r0, fp
 8009050:	f000 f9bc 	bl	80093cc <__multadd>
 8009054:	4605      	mov	r5, r0
 8009056:	e7f0      	b.n	800903a <_dtoa_r+0xaba>
 8009058:	9b00      	ldr	r3, [sp, #0]
 800905a:	2b00      	cmp	r3, #0
 800905c:	bfcc      	ite	gt
 800905e:	461e      	movgt	r6, r3
 8009060:	2601      	movle	r6, #1
 8009062:	4456      	add	r6, sl
 8009064:	2700      	movs	r7, #0
 8009066:	4649      	mov	r1, r9
 8009068:	2201      	movs	r2, #1
 800906a:	4658      	mov	r0, fp
 800906c:	f000 fb5a 	bl	8009724 <__lshift>
 8009070:	4621      	mov	r1, r4
 8009072:	4681      	mov	r9, r0
 8009074:	f000 fbc2 	bl	80097fc <__mcmp>
 8009078:	2800      	cmp	r0, #0
 800907a:	dcb0      	bgt.n	8008fde <_dtoa_r+0xa5e>
 800907c:	d102      	bne.n	8009084 <_dtoa_r+0xb04>
 800907e:	f018 0f01 	tst.w	r8, #1
 8009082:	d1ac      	bne.n	8008fde <_dtoa_r+0xa5e>
 8009084:	4633      	mov	r3, r6
 8009086:	461e      	mov	r6, r3
 8009088:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800908c:	2a30      	cmp	r2, #48	@ 0x30
 800908e:	d0fa      	beq.n	8009086 <_dtoa_r+0xb06>
 8009090:	e5c2      	b.n	8008c18 <_dtoa_r+0x698>
 8009092:	459a      	cmp	sl, r3
 8009094:	d1a4      	bne.n	8008fe0 <_dtoa_r+0xa60>
 8009096:	9b04      	ldr	r3, [sp, #16]
 8009098:	3301      	adds	r3, #1
 800909a:	9304      	str	r3, [sp, #16]
 800909c:	2331      	movs	r3, #49	@ 0x31
 800909e:	f88a 3000 	strb.w	r3, [sl]
 80090a2:	e5b9      	b.n	8008c18 <_dtoa_r+0x698>
 80090a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80090a6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009104 <_dtoa_r+0xb84>
 80090aa:	b11b      	cbz	r3, 80090b4 <_dtoa_r+0xb34>
 80090ac:	f10a 0308 	add.w	r3, sl, #8
 80090b0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80090b2:	6013      	str	r3, [r2, #0]
 80090b4:	4650      	mov	r0, sl
 80090b6:	b019      	add	sp, #100	@ 0x64
 80090b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090be:	2b01      	cmp	r3, #1
 80090c0:	f77f ae37 	ble.w	8008d32 <_dtoa_r+0x7b2>
 80090c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80090c8:	2001      	movs	r0, #1
 80090ca:	e655      	b.n	8008d78 <_dtoa_r+0x7f8>
 80090cc:	9b00      	ldr	r3, [sp, #0]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	f77f aed6 	ble.w	8008e80 <_dtoa_r+0x900>
 80090d4:	4656      	mov	r6, sl
 80090d6:	4621      	mov	r1, r4
 80090d8:	4648      	mov	r0, r9
 80090da:	f7ff f9c8 	bl	800846e <quorem>
 80090de:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80090e2:	f806 8b01 	strb.w	r8, [r6], #1
 80090e6:	9b00      	ldr	r3, [sp, #0]
 80090e8:	eba6 020a 	sub.w	r2, r6, sl
 80090ec:	4293      	cmp	r3, r2
 80090ee:	ddb3      	ble.n	8009058 <_dtoa_r+0xad8>
 80090f0:	4649      	mov	r1, r9
 80090f2:	2300      	movs	r3, #0
 80090f4:	220a      	movs	r2, #10
 80090f6:	4658      	mov	r0, fp
 80090f8:	f000 f968 	bl	80093cc <__multadd>
 80090fc:	4681      	mov	r9, r0
 80090fe:	e7ea      	b.n	80090d6 <_dtoa_r+0xb56>
 8009100:	0800ac90 	.word	0x0800ac90
 8009104:	0800ac14 	.word	0x0800ac14

08009108 <_free_r>:
 8009108:	b538      	push	{r3, r4, r5, lr}
 800910a:	4605      	mov	r5, r0
 800910c:	2900      	cmp	r1, #0
 800910e:	d041      	beq.n	8009194 <_free_r+0x8c>
 8009110:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009114:	1f0c      	subs	r4, r1, #4
 8009116:	2b00      	cmp	r3, #0
 8009118:	bfb8      	it	lt
 800911a:	18e4      	addlt	r4, r4, r3
 800911c:	f000 f8e8 	bl	80092f0 <__malloc_lock>
 8009120:	4a1d      	ldr	r2, [pc, #116]	@ (8009198 <_free_r+0x90>)
 8009122:	6813      	ldr	r3, [r2, #0]
 8009124:	b933      	cbnz	r3, 8009134 <_free_r+0x2c>
 8009126:	6063      	str	r3, [r4, #4]
 8009128:	6014      	str	r4, [r2, #0]
 800912a:	4628      	mov	r0, r5
 800912c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009130:	f000 b8e4 	b.w	80092fc <__malloc_unlock>
 8009134:	42a3      	cmp	r3, r4
 8009136:	d908      	bls.n	800914a <_free_r+0x42>
 8009138:	6820      	ldr	r0, [r4, #0]
 800913a:	1821      	adds	r1, r4, r0
 800913c:	428b      	cmp	r3, r1
 800913e:	bf01      	itttt	eq
 8009140:	6819      	ldreq	r1, [r3, #0]
 8009142:	685b      	ldreq	r3, [r3, #4]
 8009144:	1809      	addeq	r1, r1, r0
 8009146:	6021      	streq	r1, [r4, #0]
 8009148:	e7ed      	b.n	8009126 <_free_r+0x1e>
 800914a:	461a      	mov	r2, r3
 800914c:	685b      	ldr	r3, [r3, #4]
 800914e:	b10b      	cbz	r3, 8009154 <_free_r+0x4c>
 8009150:	42a3      	cmp	r3, r4
 8009152:	d9fa      	bls.n	800914a <_free_r+0x42>
 8009154:	6811      	ldr	r1, [r2, #0]
 8009156:	1850      	adds	r0, r2, r1
 8009158:	42a0      	cmp	r0, r4
 800915a:	d10b      	bne.n	8009174 <_free_r+0x6c>
 800915c:	6820      	ldr	r0, [r4, #0]
 800915e:	4401      	add	r1, r0
 8009160:	1850      	adds	r0, r2, r1
 8009162:	4283      	cmp	r3, r0
 8009164:	6011      	str	r1, [r2, #0]
 8009166:	d1e0      	bne.n	800912a <_free_r+0x22>
 8009168:	6818      	ldr	r0, [r3, #0]
 800916a:	685b      	ldr	r3, [r3, #4]
 800916c:	6053      	str	r3, [r2, #4]
 800916e:	4408      	add	r0, r1
 8009170:	6010      	str	r0, [r2, #0]
 8009172:	e7da      	b.n	800912a <_free_r+0x22>
 8009174:	d902      	bls.n	800917c <_free_r+0x74>
 8009176:	230c      	movs	r3, #12
 8009178:	602b      	str	r3, [r5, #0]
 800917a:	e7d6      	b.n	800912a <_free_r+0x22>
 800917c:	6820      	ldr	r0, [r4, #0]
 800917e:	1821      	adds	r1, r4, r0
 8009180:	428b      	cmp	r3, r1
 8009182:	bf04      	itt	eq
 8009184:	6819      	ldreq	r1, [r3, #0]
 8009186:	685b      	ldreq	r3, [r3, #4]
 8009188:	6063      	str	r3, [r4, #4]
 800918a:	bf04      	itt	eq
 800918c:	1809      	addeq	r1, r1, r0
 800918e:	6021      	streq	r1, [r4, #0]
 8009190:	6054      	str	r4, [r2, #4]
 8009192:	e7ca      	b.n	800912a <_free_r+0x22>
 8009194:	bd38      	pop	{r3, r4, r5, pc}
 8009196:	bf00      	nop
 8009198:	200005f4 	.word	0x200005f4

0800919c <malloc>:
 800919c:	4b02      	ldr	r3, [pc, #8]	@ (80091a8 <malloc+0xc>)
 800919e:	4601      	mov	r1, r0
 80091a0:	6818      	ldr	r0, [r3, #0]
 80091a2:	f000 b825 	b.w	80091f0 <_malloc_r>
 80091a6:	bf00      	nop
 80091a8:	20000070 	.word	0x20000070

080091ac <sbrk_aligned>:
 80091ac:	b570      	push	{r4, r5, r6, lr}
 80091ae:	4e0f      	ldr	r6, [pc, #60]	@ (80091ec <sbrk_aligned+0x40>)
 80091b0:	460c      	mov	r4, r1
 80091b2:	6831      	ldr	r1, [r6, #0]
 80091b4:	4605      	mov	r5, r0
 80091b6:	b911      	cbnz	r1, 80091be <sbrk_aligned+0x12>
 80091b8:	f001 f80c 	bl	800a1d4 <_sbrk_r>
 80091bc:	6030      	str	r0, [r6, #0]
 80091be:	4621      	mov	r1, r4
 80091c0:	4628      	mov	r0, r5
 80091c2:	f001 f807 	bl	800a1d4 <_sbrk_r>
 80091c6:	1c43      	adds	r3, r0, #1
 80091c8:	d103      	bne.n	80091d2 <sbrk_aligned+0x26>
 80091ca:	f04f 34ff 	mov.w	r4, #4294967295
 80091ce:	4620      	mov	r0, r4
 80091d0:	bd70      	pop	{r4, r5, r6, pc}
 80091d2:	1cc4      	adds	r4, r0, #3
 80091d4:	f024 0403 	bic.w	r4, r4, #3
 80091d8:	42a0      	cmp	r0, r4
 80091da:	d0f8      	beq.n	80091ce <sbrk_aligned+0x22>
 80091dc:	1a21      	subs	r1, r4, r0
 80091de:	4628      	mov	r0, r5
 80091e0:	f000 fff8 	bl	800a1d4 <_sbrk_r>
 80091e4:	3001      	adds	r0, #1
 80091e6:	d1f2      	bne.n	80091ce <sbrk_aligned+0x22>
 80091e8:	e7ef      	b.n	80091ca <sbrk_aligned+0x1e>
 80091ea:	bf00      	nop
 80091ec:	200005f0 	.word	0x200005f0

080091f0 <_malloc_r>:
 80091f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091f4:	1ccd      	adds	r5, r1, #3
 80091f6:	f025 0503 	bic.w	r5, r5, #3
 80091fa:	3508      	adds	r5, #8
 80091fc:	2d0c      	cmp	r5, #12
 80091fe:	bf38      	it	cc
 8009200:	250c      	movcc	r5, #12
 8009202:	2d00      	cmp	r5, #0
 8009204:	4606      	mov	r6, r0
 8009206:	db01      	blt.n	800920c <_malloc_r+0x1c>
 8009208:	42a9      	cmp	r1, r5
 800920a:	d904      	bls.n	8009216 <_malloc_r+0x26>
 800920c:	230c      	movs	r3, #12
 800920e:	6033      	str	r3, [r6, #0]
 8009210:	2000      	movs	r0, #0
 8009212:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009216:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80092ec <_malloc_r+0xfc>
 800921a:	f000 f869 	bl	80092f0 <__malloc_lock>
 800921e:	f8d8 3000 	ldr.w	r3, [r8]
 8009222:	461c      	mov	r4, r3
 8009224:	bb44      	cbnz	r4, 8009278 <_malloc_r+0x88>
 8009226:	4629      	mov	r1, r5
 8009228:	4630      	mov	r0, r6
 800922a:	f7ff ffbf 	bl	80091ac <sbrk_aligned>
 800922e:	1c43      	adds	r3, r0, #1
 8009230:	4604      	mov	r4, r0
 8009232:	d158      	bne.n	80092e6 <_malloc_r+0xf6>
 8009234:	f8d8 4000 	ldr.w	r4, [r8]
 8009238:	4627      	mov	r7, r4
 800923a:	2f00      	cmp	r7, #0
 800923c:	d143      	bne.n	80092c6 <_malloc_r+0xd6>
 800923e:	2c00      	cmp	r4, #0
 8009240:	d04b      	beq.n	80092da <_malloc_r+0xea>
 8009242:	6823      	ldr	r3, [r4, #0]
 8009244:	4639      	mov	r1, r7
 8009246:	4630      	mov	r0, r6
 8009248:	eb04 0903 	add.w	r9, r4, r3
 800924c:	f000 ffc2 	bl	800a1d4 <_sbrk_r>
 8009250:	4581      	cmp	r9, r0
 8009252:	d142      	bne.n	80092da <_malloc_r+0xea>
 8009254:	6821      	ldr	r1, [r4, #0]
 8009256:	1a6d      	subs	r5, r5, r1
 8009258:	4629      	mov	r1, r5
 800925a:	4630      	mov	r0, r6
 800925c:	f7ff ffa6 	bl	80091ac <sbrk_aligned>
 8009260:	3001      	adds	r0, #1
 8009262:	d03a      	beq.n	80092da <_malloc_r+0xea>
 8009264:	6823      	ldr	r3, [r4, #0]
 8009266:	442b      	add	r3, r5
 8009268:	6023      	str	r3, [r4, #0]
 800926a:	f8d8 3000 	ldr.w	r3, [r8]
 800926e:	685a      	ldr	r2, [r3, #4]
 8009270:	bb62      	cbnz	r2, 80092cc <_malloc_r+0xdc>
 8009272:	f8c8 7000 	str.w	r7, [r8]
 8009276:	e00f      	b.n	8009298 <_malloc_r+0xa8>
 8009278:	6822      	ldr	r2, [r4, #0]
 800927a:	1b52      	subs	r2, r2, r5
 800927c:	d420      	bmi.n	80092c0 <_malloc_r+0xd0>
 800927e:	2a0b      	cmp	r2, #11
 8009280:	d917      	bls.n	80092b2 <_malloc_r+0xc2>
 8009282:	1961      	adds	r1, r4, r5
 8009284:	42a3      	cmp	r3, r4
 8009286:	6025      	str	r5, [r4, #0]
 8009288:	bf18      	it	ne
 800928a:	6059      	strne	r1, [r3, #4]
 800928c:	6863      	ldr	r3, [r4, #4]
 800928e:	bf08      	it	eq
 8009290:	f8c8 1000 	streq.w	r1, [r8]
 8009294:	5162      	str	r2, [r4, r5]
 8009296:	604b      	str	r3, [r1, #4]
 8009298:	4630      	mov	r0, r6
 800929a:	f000 f82f 	bl	80092fc <__malloc_unlock>
 800929e:	f104 000b 	add.w	r0, r4, #11
 80092a2:	1d23      	adds	r3, r4, #4
 80092a4:	f020 0007 	bic.w	r0, r0, #7
 80092a8:	1ac2      	subs	r2, r0, r3
 80092aa:	bf1c      	itt	ne
 80092ac:	1a1b      	subne	r3, r3, r0
 80092ae:	50a3      	strne	r3, [r4, r2]
 80092b0:	e7af      	b.n	8009212 <_malloc_r+0x22>
 80092b2:	6862      	ldr	r2, [r4, #4]
 80092b4:	42a3      	cmp	r3, r4
 80092b6:	bf0c      	ite	eq
 80092b8:	f8c8 2000 	streq.w	r2, [r8]
 80092bc:	605a      	strne	r2, [r3, #4]
 80092be:	e7eb      	b.n	8009298 <_malloc_r+0xa8>
 80092c0:	4623      	mov	r3, r4
 80092c2:	6864      	ldr	r4, [r4, #4]
 80092c4:	e7ae      	b.n	8009224 <_malloc_r+0x34>
 80092c6:	463c      	mov	r4, r7
 80092c8:	687f      	ldr	r7, [r7, #4]
 80092ca:	e7b6      	b.n	800923a <_malloc_r+0x4a>
 80092cc:	461a      	mov	r2, r3
 80092ce:	685b      	ldr	r3, [r3, #4]
 80092d0:	42a3      	cmp	r3, r4
 80092d2:	d1fb      	bne.n	80092cc <_malloc_r+0xdc>
 80092d4:	2300      	movs	r3, #0
 80092d6:	6053      	str	r3, [r2, #4]
 80092d8:	e7de      	b.n	8009298 <_malloc_r+0xa8>
 80092da:	230c      	movs	r3, #12
 80092dc:	6033      	str	r3, [r6, #0]
 80092de:	4630      	mov	r0, r6
 80092e0:	f000 f80c 	bl	80092fc <__malloc_unlock>
 80092e4:	e794      	b.n	8009210 <_malloc_r+0x20>
 80092e6:	6005      	str	r5, [r0, #0]
 80092e8:	e7d6      	b.n	8009298 <_malloc_r+0xa8>
 80092ea:	bf00      	nop
 80092ec:	200005f4 	.word	0x200005f4

080092f0 <__malloc_lock>:
 80092f0:	4801      	ldr	r0, [pc, #4]	@ (80092f8 <__malloc_lock+0x8>)
 80092f2:	f7ff b8ba 	b.w	800846a <__retarget_lock_acquire_recursive>
 80092f6:	bf00      	nop
 80092f8:	200005ec 	.word	0x200005ec

080092fc <__malloc_unlock>:
 80092fc:	4801      	ldr	r0, [pc, #4]	@ (8009304 <__malloc_unlock+0x8>)
 80092fe:	f7ff b8b5 	b.w	800846c <__retarget_lock_release_recursive>
 8009302:	bf00      	nop
 8009304:	200005ec 	.word	0x200005ec

08009308 <_Balloc>:
 8009308:	b570      	push	{r4, r5, r6, lr}
 800930a:	69c6      	ldr	r6, [r0, #28]
 800930c:	4604      	mov	r4, r0
 800930e:	460d      	mov	r5, r1
 8009310:	b976      	cbnz	r6, 8009330 <_Balloc+0x28>
 8009312:	2010      	movs	r0, #16
 8009314:	f7ff ff42 	bl	800919c <malloc>
 8009318:	4602      	mov	r2, r0
 800931a:	61e0      	str	r0, [r4, #28]
 800931c:	b920      	cbnz	r0, 8009328 <_Balloc+0x20>
 800931e:	4b18      	ldr	r3, [pc, #96]	@ (8009380 <_Balloc+0x78>)
 8009320:	4818      	ldr	r0, [pc, #96]	@ (8009384 <_Balloc+0x7c>)
 8009322:	216b      	movs	r1, #107	@ 0x6b
 8009324:	f000 ff74 	bl	800a210 <__assert_func>
 8009328:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800932c:	6006      	str	r6, [r0, #0]
 800932e:	60c6      	str	r6, [r0, #12]
 8009330:	69e6      	ldr	r6, [r4, #28]
 8009332:	68f3      	ldr	r3, [r6, #12]
 8009334:	b183      	cbz	r3, 8009358 <_Balloc+0x50>
 8009336:	69e3      	ldr	r3, [r4, #28]
 8009338:	68db      	ldr	r3, [r3, #12]
 800933a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800933e:	b9b8      	cbnz	r0, 8009370 <_Balloc+0x68>
 8009340:	2101      	movs	r1, #1
 8009342:	fa01 f605 	lsl.w	r6, r1, r5
 8009346:	1d72      	adds	r2, r6, #5
 8009348:	0092      	lsls	r2, r2, #2
 800934a:	4620      	mov	r0, r4
 800934c:	f000 ff7e 	bl	800a24c <_calloc_r>
 8009350:	b160      	cbz	r0, 800936c <_Balloc+0x64>
 8009352:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009356:	e00e      	b.n	8009376 <_Balloc+0x6e>
 8009358:	2221      	movs	r2, #33	@ 0x21
 800935a:	2104      	movs	r1, #4
 800935c:	4620      	mov	r0, r4
 800935e:	f000 ff75 	bl	800a24c <_calloc_r>
 8009362:	69e3      	ldr	r3, [r4, #28]
 8009364:	60f0      	str	r0, [r6, #12]
 8009366:	68db      	ldr	r3, [r3, #12]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d1e4      	bne.n	8009336 <_Balloc+0x2e>
 800936c:	2000      	movs	r0, #0
 800936e:	bd70      	pop	{r4, r5, r6, pc}
 8009370:	6802      	ldr	r2, [r0, #0]
 8009372:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009376:	2300      	movs	r3, #0
 8009378:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800937c:	e7f7      	b.n	800936e <_Balloc+0x66>
 800937e:	bf00      	nop
 8009380:	0800ac21 	.word	0x0800ac21
 8009384:	0800aca1 	.word	0x0800aca1

08009388 <_Bfree>:
 8009388:	b570      	push	{r4, r5, r6, lr}
 800938a:	69c6      	ldr	r6, [r0, #28]
 800938c:	4605      	mov	r5, r0
 800938e:	460c      	mov	r4, r1
 8009390:	b976      	cbnz	r6, 80093b0 <_Bfree+0x28>
 8009392:	2010      	movs	r0, #16
 8009394:	f7ff ff02 	bl	800919c <malloc>
 8009398:	4602      	mov	r2, r0
 800939a:	61e8      	str	r0, [r5, #28]
 800939c:	b920      	cbnz	r0, 80093a8 <_Bfree+0x20>
 800939e:	4b09      	ldr	r3, [pc, #36]	@ (80093c4 <_Bfree+0x3c>)
 80093a0:	4809      	ldr	r0, [pc, #36]	@ (80093c8 <_Bfree+0x40>)
 80093a2:	218f      	movs	r1, #143	@ 0x8f
 80093a4:	f000 ff34 	bl	800a210 <__assert_func>
 80093a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80093ac:	6006      	str	r6, [r0, #0]
 80093ae:	60c6      	str	r6, [r0, #12]
 80093b0:	b13c      	cbz	r4, 80093c2 <_Bfree+0x3a>
 80093b2:	69eb      	ldr	r3, [r5, #28]
 80093b4:	6862      	ldr	r2, [r4, #4]
 80093b6:	68db      	ldr	r3, [r3, #12]
 80093b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80093bc:	6021      	str	r1, [r4, #0]
 80093be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80093c2:	bd70      	pop	{r4, r5, r6, pc}
 80093c4:	0800ac21 	.word	0x0800ac21
 80093c8:	0800aca1 	.word	0x0800aca1

080093cc <__multadd>:
 80093cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093d0:	690d      	ldr	r5, [r1, #16]
 80093d2:	4607      	mov	r7, r0
 80093d4:	460c      	mov	r4, r1
 80093d6:	461e      	mov	r6, r3
 80093d8:	f101 0c14 	add.w	ip, r1, #20
 80093dc:	2000      	movs	r0, #0
 80093de:	f8dc 3000 	ldr.w	r3, [ip]
 80093e2:	b299      	uxth	r1, r3
 80093e4:	fb02 6101 	mla	r1, r2, r1, r6
 80093e8:	0c1e      	lsrs	r6, r3, #16
 80093ea:	0c0b      	lsrs	r3, r1, #16
 80093ec:	fb02 3306 	mla	r3, r2, r6, r3
 80093f0:	b289      	uxth	r1, r1
 80093f2:	3001      	adds	r0, #1
 80093f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80093f8:	4285      	cmp	r5, r0
 80093fa:	f84c 1b04 	str.w	r1, [ip], #4
 80093fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009402:	dcec      	bgt.n	80093de <__multadd+0x12>
 8009404:	b30e      	cbz	r6, 800944a <__multadd+0x7e>
 8009406:	68a3      	ldr	r3, [r4, #8]
 8009408:	42ab      	cmp	r3, r5
 800940a:	dc19      	bgt.n	8009440 <__multadd+0x74>
 800940c:	6861      	ldr	r1, [r4, #4]
 800940e:	4638      	mov	r0, r7
 8009410:	3101      	adds	r1, #1
 8009412:	f7ff ff79 	bl	8009308 <_Balloc>
 8009416:	4680      	mov	r8, r0
 8009418:	b928      	cbnz	r0, 8009426 <__multadd+0x5a>
 800941a:	4602      	mov	r2, r0
 800941c:	4b0c      	ldr	r3, [pc, #48]	@ (8009450 <__multadd+0x84>)
 800941e:	480d      	ldr	r0, [pc, #52]	@ (8009454 <__multadd+0x88>)
 8009420:	21ba      	movs	r1, #186	@ 0xba
 8009422:	f000 fef5 	bl	800a210 <__assert_func>
 8009426:	6922      	ldr	r2, [r4, #16]
 8009428:	3202      	adds	r2, #2
 800942a:	f104 010c 	add.w	r1, r4, #12
 800942e:	0092      	lsls	r2, r2, #2
 8009430:	300c      	adds	r0, #12
 8009432:	f000 fedf 	bl	800a1f4 <memcpy>
 8009436:	4621      	mov	r1, r4
 8009438:	4638      	mov	r0, r7
 800943a:	f7ff ffa5 	bl	8009388 <_Bfree>
 800943e:	4644      	mov	r4, r8
 8009440:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009444:	3501      	adds	r5, #1
 8009446:	615e      	str	r6, [r3, #20]
 8009448:	6125      	str	r5, [r4, #16]
 800944a:	4620      	mov	r0, r4
 800944c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009450:	0800ac90 	.word	0x0800ac90
 8009454:	0800aca1 	.word	0x0800aca1

08009458 <__hi0bits>:
 8009458:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800945c:	4603      	mov	r3, r0
 800945e:	bf36      	itet	cc
 8009460:	0403      	lslcc	r3, r0, #16
 8009462:	2000      	movcs	r0, #0
 8009464:	2010      	movcc	r0, #16
 8009466:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800946a:	bf3c      	itt	cc
 800946c:	021b      	lslcc	r3, r3, #8
 800946e:	3008      	addcc	r0, #8
 8009470:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009474:	bf3c      	itt	cc
 8009476:	011b      	lslcc	r3, r3, #4
 8009478:	3004      	addcc	r0, #4
 800947a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800947e:	bf3c      	itt	cc
 8009480:	009b      	lslcc	r3, r3, #2
 8009482:	3002      	addcc	r0, #2
 8009484:	2b00      	cmp	r3, #0
 8009486:	db05      	blt.n	8009494 <__hi0bits+0x3c>
 8009488:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800948c:	f100 0001 	add.w	r0, r0, #1
 8009490:	bf08      	it	eq
 8009492:	2020      	moveq	r0, #32
 8009494:	4770      	bx	lr

08009496 <__lo0bits>:
 8009496:	6803      	ldr	r3, [r0, #0]
 8009498:	4602      	mov	r2, r0
 800949a:	f013 0007 	ands.w	r0, r3, #7
 800949e:	d00b      	beq.n	80094b8 <__lo0bits+0x22>
 80094a0:	07d9      	lsls	r1, r3, #31
 80094a2:	d421      	bmi.n	80094e8 <__lo0bits+0x52>
 80094a4:	0798      	lsls	r0, r3, #30
 80094a6:	bf49      	itett	mi
 80094a8:	085b      	lsrmi	r3, r3, #1
 80094aa:	089b      	lsrpl	r3, r3, #2
 80094ac:	2001      	movmi	r0, #1
 80094ae:	6013      	strmi	r3, [r2, #0]
 80094b0:	bf5c      	itt	pl
 80094b2:	6013      	strpl	r3, [r2, #0]
 80094b4:	2002      	movpl	r0, #2
 80094b6:	4770      	bx	lr
 80094b8:	b299      	uxth	r1, r3
 80094ba:	b909      	cbnz	r1, 80094c0 <__lo0bits+0x2a>
 80094bc:	0c1b      	lsrs	r3, r3, #16
 80094be:	2010      	movs	r0, #16
 80094c0:	b2d9      	uxtb	r1, r3
 80094c2:	b909      	cbnz	r1, 80094c8 <__lo0bits+0x32>
 80094c4:	3008      	adds	r0, #8
 80094c6:	0a1b      	lsrs	r3, r3, #8
 80094c8:	0719      	lsls	r1, r3, #28
 80094ca:	bf04      	itt	eq
 80094cc:	091b      	lsreq	r3, r3, #4
 80094ce:	3004      	addeq	r0, #4
 80094d0:	0799      	lsls	r1, r3, #30
 80094d2:	bf04      	itt	eq
 80094d4:	089b      	lsreq	r3, r3, #2
 80094d6:	3002      	addeq	r0, #2
 80094d8:	07d9      	lsls	r1, r3, #31
 80094da:	d403      	bmi.n	80094e4 <__lo0bits+0x4e>
 80094dc:	085b      	lsrs	r3, r3, #1
 80094de:	f100 0001 	add.w	r0, r0, #1
 80094e2:	d003      	beq.n	80094ec <__lo0bits+0x56>
 80094e4:	6013      	str	r3, [r2, #0]
 80094e6:	4770      	bx	lr
 80094e8:	2000      	movs	r0, #0
 80094ea:	4770      	bx	lr
 80094ec:	2020      	movs	r0, #32
 80094ee:	4770      	bx	lr

080094f0 <__i2b>:
 80094f0:	b510      	push	{r4, lr}
 80094f2:	460c      	mov	r4, r1
 80094f4:	2101      	movs	r1, #1
 80094f6:	f7ff ff07 	bl	8009308 <_Balloc>
 80094fa:	4602      	mov	r2, r0
 80094fc:	b928      	cbnz	r0, 800950a <__i2b+0x1a>
 80094fe:	4b05      	ldr	r3, [pc, #20]	@ (8009514 <__i2b+0x24>)
 8009500:	4805      	ldr	r0, [pc, #20]	@ (8009518 <__i2b+0x28>)
 8009502:	f240 1145 	movw	r1, #325	@ 0x145
 8009506:	f000 fe83 	bl	800a210 <__assert_func>
 800950a:	2301      	movs	r3, #1
 800950c:	6144      	str	r4, [r0, #20]
 800950e:	6103      	str	r3, [r0, #16]
 8009510:	bd10      	pop	{r4, pc}
 8009512:	bf00      	nop
 8009514:	0800ac90 	.word	0x0800ac90
 8009518:	0800aca1 	.word	0x0800aca1

0800951c <__multiply>:
 800951c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009520:	4614      	mov	r4, r2
 8009522:	690a      	ldr	r2, [r1, #16]
 8009524:	6923      	ldr	r3, [r4, #16]
 8009526:	429a      	cmp	r2, r3
 8009528:	bfa8      	it	ge
 800952a:	4623      	movge	r3, r4
 800952c:	460f      	mov	r7, r1
 800952e:	bfa4      	itt	ge
 8009530:	460c      	movge	r4, r1
 8009532:	461f      	movge	r7, r3
 8009534:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009538:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800953c:	68a3      	ldr	r3, [r4, #8]
 800953e:	6861      	ldr	r1, [r4, #4]
 8009540:	eb0a 0609 	add.w	r6, sl, r9
 8009544:	42b3      	cmp	r3, r6
 8009546:	b085      	sub	sp, #20
 8009548:	bfb8      	it	lt
 800954a:	3101      	addlt	r1, #1
 800954c:	f7ff fedc 	bl	8009308 <_Balloc>
 8009550:	b930      	cbnz	r0, 8009560 <__multiply+0x44>
 8009552:	4602      	mov	r2, r0
 8009554:	4b44      	ldr	r3, [pc, #272]	@ (8009668 <__multiply+0x14c>)
 8009556:	4845      	ldr	r0, [pc, #276]	@ (800966c <__multiply+0x150>)
 8009558:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800955c:	f000 fe58 	bl	800a210 <__assert_func>
 8009560:	f100 0514 	add.w	r5, r0, #20
 8009564:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009568:	462b      	mov	r3, r5
 800956a:	2200      	movs	r2, #0
 800956c:	4543      	cmp	r3, r8
 800956e:	d321      	bcc.n	80095b4 <__multiply+0x98>
 8009570:	f107 0114 	add.w	r1, r7, #20
 8009574:	f104 0214 	add.w	r2, r4, #20
 8009578:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800957c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009580:	9302      	str	r3, [sp, #8]
 8009582:	1b13      	subs	r3, r2, r4
 8009584:	3b15      	subs	r3, #21
 8009586:	f023 0303 	bic.w	r3, r3, #3
 800958a:	3304      	adds	r3, #4
 800958c:	f104 0715 	add.w	r7, r4, #21
 8009590:	42ba      	cmp	r2, r7
 8009592:	bf38      	it	cc
 8009594:	2304      	movcc	r3, #4
 8009596:	9301      	str	r3, [sp, #4]
 8009598:	9b02      	ldr	r3, [sp, #8]
 800959a:	9103      	str	r1, [sp, #12]
 800959c:	428b      	cmp	r3, r1
 800959e:	d80c      	bhi.n	80095ba <__multiply+0x9e>
 80095a0:	2e00      	cmp	r6, #0
 80095a2:	dd03      	ble.n	80095ac <__multiply+0x90>
 80095a4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d05b      	beq.n	8009664 <__multiply+0x148>
 80095ac:	6106      	str	r6, [r0, #16]
 80095ae:	b005      	add	sp, #20
 80095b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095b4:	f843 2b04 	str.w	r2, [r3], #4
 80095b8:	e7d8      	b.n	800956c <__multiply+0x50>
 80095ba:	f8b1 a000 	ldrh.w	sl, [r1]
 80095be:	f1ba 0f00 	cmp.w	sl, #0
 80095c2:	d024      	beq.n	800960e <__multiply+0xf2>
 80095c4:	f104 0e14 	add.w	lr, r4, #20
 80095c8:	46a9      	mov	r9, r5
 80095ca:	f04f 0c00 	mov.w	ip, #0
 80095ce:	f85e 7b04 	ldr.w	r7, [lr], #4
 80095d2:	f8d9 3000 	ldr.w	r3, [r9]
 80095d6:	fa1f fb87 	uxth.w	fp, r7
 80095da:	b29b      	uxth	r3, r3
 80095dc:	fb0a 330b 	mla	r3, sl, fp, r3
 80095e0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80095e4:	f8d9 7000 	ldr.w	r7, [r9]
 80095e8:	4463      	add	r3, ip
 80095ea:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80095ee:	fb0a c70b 	mla	r7, sl, fp, ip
 80095f2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80095f6:	b29b      	uxth	r3, r3
 80095f8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80095fc:	4572      	cmp	r2, lr
 80095fe:	f849 3b04 	str.w	r3, [r9], #4
 8009602:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009606:	d8e2      	bhi.n	80095ce <__multiply+0xb2>
 8009608:	9b01      	ldr	r3, [sp, #4]
 800960a:	f845 c003 	str.w	ip, [r5, r3]
 800960e:	9b03      	ldr	r3, [sp, #12]
 8009610:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009614:	3104      	adds	r1, #4
 8009616:	f1b9 0f00 	cmp.w	r9, #0
 800961a:	d021      	beq.n	8009660 <__multiply+0x144>
 800961c:	682b      	ldr	r3, [r5, #0]
 800961e:	f104 0c14 	add.w	ip, r4, #20
 8009622:	46ae      	mov	lr, r5
 8009624:	f04f 0a00 	mov.w	sl, #0
 8009628:	f8bc b000 	ldrh.w	fp, [ip]
 800962c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009630:	fb09 770b 	mla	r7, r9, fp, r7
 8009634:	4457      	add	r7, sl
 8009636:	b29b      	uxth	r3, r3
 8009638:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800963c:	f84e 3b04 	str.w	r3, [lr], #4
 8009640:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009644:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009648:	f8be 3000 	ldrh.w	r3, [lr]
 800964c:	fb09 330a 	mla	r3, r9, sl, r3
 8009650:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009654:	4562      	cmp	r2, ip
 8009656:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800965a:	d8e5      	bhi.n	8009628 <__multiply+0x10c>
 800965c:	9f01      	ldr	r7, [sp, #4]
 800965e:	51eb      	str	r3, [r5, r7]
 8009660:	3504      	adds	r5, #4
 8009662:	e799      	b.n	8009598 <__multiply+0x7c>
 8009664:	3e01      	subs	r6, #1
 8009666:	e79b      	b.n	80095a0 <__multiply+0x84>
 8009668:	0800ac90 	.word	0x0800ac90
 800966c:	0800aca1 	.word	0x0800aca1

08009670 <__pow5mult>:
 8009670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009674:	4615      	mov	r5, r2
 8009676:	f012 0203 	ands.w	r2, r2, #3
 800967a:	4607      	mov	r7, r0
 800967c:	460e      	mov	r6, r1
 800967e:	d007      	beq.n	8009690 <__pow5mult+0x20>
 8009680:	4c25      	ldr	r4, [pc, #148]	@ (8009718 <__pow5mult+0xa8>)
 8009682:	3a01      	subs	r2, #1
 8009684:	2300      	movs	r3, #0
 8009686:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800968a:	f7ff fe9f 	bl	80093cc <__multadd>
 800968e:	4606      	mov	r6, r0
 8009690:	10ad      	asrs	r5, r5, #2
 8009692:	d03d      	beq.n	8009710 <__pow5mult+0xa0>
 8009694:	69fc      	ldr	r4, [r7, #28]
 8009696:	b97c      	cbnz	r4, 80096b8 <__pow5mult+0x48>
 8009698:	2010      	movs	r0, #16
 800969a:	f7ff fd7f 	bl	800919c <malloc>
 800969e:	4602      	mov	r2, r0
 80096a0:	61f8      	str	r0, [r7, #28]
 80096a2:	b928      	cbnz	r0, 80096b0 <__pow5mult+0x40>
 80096a4:	4b1d      	ldr	r3, [pc, #116]	@ (800971c <__pow5mult+0xac>)
 80096a6:	481e      	ldr	r0, [pc, #120]	@ (8009720 <__pow5mult+0xb0>)
 80096a8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80096ac:	f000 fdb0 	bl	800a210 <__assert_func>
 80096b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80096b4:	6004      	str	r4, [r0, #0]
 80096b6:	60c4      	str	r4, [r0, #12]
 80096b8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80096bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80096c0:	b94c      	cbnz	r4, 80096d6 <__pow5mult+0x66>
 80096c2:	f240 2171 	movw	r1, #625	@ 0x271
 80096c6:	4638      	mov	r0, r7
 80096c8:	f7ff ff12 	bl	80094f0 <__i2b>
 80096cc:	2300      	movs	r3, #0
 80096ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80096d2:	4604      	mov	r4, r0
 80096d4:	6003      	str	r3, [r0, #0]
 80096d6:	f04f 0900 	mov.w	r9, #0
 80096da:	07eb      	lsls	r3, r5, #31
 80096dc:	d50a      	bpl.n	80096f4 <__pow5mult+0x84>
 80096de:	4631      	mov	r1, r6
 80096e0:	4622      	mov	r2, r4
 80096e2:	4638      	mov	r0, r7
 80096e4:	f7ff ff1a 	bl	800951c <__multiply>
 80096e8:	4631      	mov	r1, r6
 80096ea:	4680      	mov	r8, r0
 80096ec:	4638      	mov	r0, r7
 80096ee:	f7ff fe4b 	bl	8009388 <_Bfree>
 80096f2:	4646      	mov	r6, r8
 80096f4:	106d      	asrs	r5, r5, #1
 80096f6:	d00b      	beq.n	8009710 <__pow5mult+0xa0>
 80096f8:	6820      	ldr	r0, [r4, #0]
 80096fa:	b938      	cbnz	r0, 800970c <__pow5mult+0x9c>
 80096fc:	4622      	mov	r2, r4
 80096fe:	4621      	mov	r1, r4
 8009700:	4638      	mov	r0, r7
 8009702:	f7ff ff0b 	bl	800951c <__multiply>
 8009706:	6020      	str	r0, [r4, #0]
 8009708:	f8c0 9000 	str.w	r9, [r0]
 800970c:	4604      	mov	r4, r0
 800970e:	e7e4      	b.n	80096da <__pow5mult+0x6a>
 8009710:	4630      	mov	r0, r6
 8009712:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009716:	bf00      	nop
 8009718:	0800acfc 	.word	0x0800acfc
 800971c:	0800ac21 	.word	0x0800ac21
 8009720:	0800aca1 	.word	0x0800aca1

08009724 <__lshift>:
 8009724:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009728:	460c      	mov	r4, r1
 800972a:	6849      	ldr	r1, [r1, #4]
 800972c:	6923      	ldr	r3, [r4, #16]
 800972e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009732:	68a3      	ldr	r3, [r4, #8]
 8009734:	4607      	mov	r7, r0
 8009736:	4691      	mov	r9, r2
 8009738:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800973c:	f108 0601 	add.w	r6, r8, #1
 8009740:	42b3      	cmp	r3, r6
 8009742:	db0b      	blt.n	800975c <__lshift+0x38>
 8009744:	4638      	mov	r0, r7
 8009746:	f7ff fddf 	bl	8009308 <_Balloc>
 800974a:	4605      	mov	r5, r0
 800974c:	b948      	cbnz	r0, 8009762 <__lshift+0x3e>
 800974e:	4602      	mov	r2, r0
 8009750:	4b28      	ldr	r3, [pc, #160]	@ (80097f4 <__lshift+0xd0>)
 8009752:	4829      	ldr	r0, [pc, #164]	@ (80097f8 <__lshift+0xd4>)
 8009754:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009758:	f000 fd5a 	bl	800a210 <__assert_func>
 800975c:	3101      	adds	r1, #1
 800975e:	005b      	lsls	r3, r3, #1
 8009760:	e7ee      	b.n	8009740 <__lshift+0x1c>
 8009762:	2300      	movs	r3, #0
 8009764:	f100 0114 	add.w	r1, r0, #20
 8009768:	f100 0210 	add.w	r2, r0, #16
 800976c:	4618      	mov	r0, r3
 800976e:	4553      	cmp	r3, sl
 8009770:	db33      	blt.n	80097da <__lshift+0xb6>
 8009772:	6920      	ldr	r0, [r4, #16]
 8009774:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009778:	f104 0314 	add.w	r3, r4, #20
 800977c:	f019 091f 	ands.w	r9, r9, #31
 8009780:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009784:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009788:	d02b      	beq.n	80097e2 <__lshift+0xbe>
 800978a:	f1c9 0e20 	rsb	lr, r9, #32
 800978e:	468a      	mov	sl, r1
 8009790:	2200      	movs	r2, #0
 8009792:	6818      	ldr	r0, [r3, #0]
 8009794:	fa00 f009 	lsl.w	r0, r0, r9
 8009798:	4310      	orrs	r0, r2
 800979a:	f84a 0b04 	str.w	r0, [sl], #4
 800979e:	f853 2b04 	ldr.w	r2, [r3], #4
 80097a2:	459c      	cmp	ip, r3
 80097a4:	fa22 f20e 	lsr.w	r2, r2, lr
 80097a8:	d8f3      	bhi.n	8009792 <__lshift+0x6e>
 80097aa:	ebac 0304 	sub.w	r3, ip, r4
 80097ae:	3b15      	subs	r3, #21
 80097b0:	f023 0303 	bic.w	r3, r3, #3
 80097b4:	3304      	adds	r3, #4
 80097b6:	f104 0015 	add.w	r0, r4, #21
 80097ba:	4584      	cmp	ip, r0
 80097bc:	bf38      	it	cc
 80097be:	2304      	movcc	r3, #4
 80097c0:	50ca      	str	r2, [r1, r3]
 80097c2:	b10a      	cbz	r2, 80097c8 <__lshift+0xa4>
 80097c4:	f108 0602 	add.w	r6, r8, #2
 80097c8:	3e01      	subs	r6, #1
 80097ca:	4638      	mov	r0, r7
 80097cc:	612e      	str	r6, [r5, #16]
 80097ce:	4621      	mov	r1, r4
 80097d0:	f7ff fdda 	bl	8009388 <_Bfree>
 80097d4:	4628      	mov	r0, r5
 80097d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097da:	f842 0f04 	str.w	r0, [r2, #4]!
 80097de:	3301      	adds	r3, #1
 80097e0:	e7c5      	b.n	800976e <__lshift+0x4a>
 80097e2:	3904      	subs	r1, #4
 80097e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80097e8:	f841 2f04 	str.w	r2, [r1, #4]!
 80097ec:	459c      	cmp	ip, r3
 80097ee:	d8f9      	bhi.n	80097e4 <__lshift+0xc0>
 80097f0:	e7ea      	b.n	80097c8 <__lshift+0xa4>
 80097f2:	bf00      	nop
 80097f4:	0800ac90 	.word	0x0800ac90
 80097f8:	0800aca1 	.word	0x0800aca1

080097fc <__mcmp>:
 80097fc:	690a      	ldr	r2, [r1, #16]
 80097fe:	4603      	mov	r3, r0
 8009800:	6900      	ldr	r0, [r0, #16]
 8009802:	1a80      	subs	r0, r0, r2
 8009804:	b530      	push	{r4, r5, lr}
 8009806:	d10e      	bne.n	8009826 <__mcmp+0x2a>
 8009808:	3314      	adds	r3, #20
 800980a:	3114      	adds	r1, #20
 800980c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009810:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009814:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009818:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800981c:	4295      	cmp	r5, r2
 800981e:	d003      	beq.n	8009828 <__mcmp+0x2c>
 8009820:	d205      	bcs.n	800982e <__mcmp+0x32>
 8009822:	f04f 30ff 	mov.w	r0, #4294967295
 8009826:	bd30      	pop	{r4, r5, pc}
 8009828:	42a3      	cmp	r3, r4
 800982a:	d3f3      	bcc.n	8009814 <__mcmp+0x18>
 800982c:	e7fb      	b.n	8009826 <__mcmp+0x2a>
 800982e:	2001      	movs	r0, #1
 8009830:	e7f9      	b.n	8009826 <__mcmp+0x2a>
	...

08009834 <__mdiff>:
 8009834:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009838:	4689      	mov	r9, r1
 800983a:	4606      	mov	r6, r0
 800983c:	4611      	mov	r1, r2
 800983e:	4648      	mov	r0, r9
 8009840:	4614      	mov	r4, r2
 8009842:	f7ff ffdb 	bl	80097fc <__mcmp>
 8009846:	1e05      	subs	r5, r0, #0
 8009848:	d112      	bne.n	8009870 <__mdiff+0x3c>
 800984a:	4629      	mov	r1, r5
 800984c:	4630      	mov	r0, r6
 800984e:	f7ff fd5b 	bl	8009308 <_Balloc>
 8009852:	4602      	mov	r2, r0
 8009854:	b928      	cbnz	r0, 8009862 <__mdiff+0x2e>
 8009856:	4b3f      	ldr	r3, [pc, #252]	@ (8009954 <__mdiff+0x120>)
 8009858:	f240 2137 	movw	r1, #567	@ 0x237
 800985c:	483e      	ldr	r0, [pc, #248]	@ (8009958 <__mdiff+0x124>)
 800985e:	f000 fcd7 	bl	800a210 <__assert_func>
 8009862:	2301      	movs	r3, #1
 8009864:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009868:	4610      	mov	r0, r2
 800986a:	b003      	add	sp, #12
 800986c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009870:	bfbc      	itt	lt
 8009872:	464b      	movlt	r3, r9
 8009874:	46a1      	movlt	r9, r4
 8009876:	4630      	mov	r0, r6
 8009878:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800987c:	bfba      	itte	lt
 800987e:	461c      	movlt	r4, r3
 8009880:	2501      	movlt	r5, #1
 8009882:	2500      	movge	r5, #0
 8009884:	f7ff fd40 	bl	8009308 <_Balloc>
 8009888:	4602      	mov	r2, r0
 800988a:	b918      	cbnz	r0, 8009894 <__mdiff+0x60>
 800988c:	4b31      	ldr	r3, [pc, #196]	@ (8009954 <__mdiff+0x120>)
 800988e:	f240 2145 	movw	r1, #581	@ 0x245
 8009892:	e7e3      	b.n	800985c <__mdiff+0x28>
 8009894:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009898:	6926      	ldr	r6, [r4, #16]
 800989a:	60c5      	str	r5, [r0, #12]
 800989c:	f109 0310 	add.w	r3, r9, #16
 80098a0:	f109 0514 	add.w	r5, r9, #20
 80098a4:	f104 0e14 	add.w	lr, r4, #20
 80098a8:	f100 0b14 	add.w	fp, r0, #20
 80098ac:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80098b0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80098b4:	9301      	str	r3, [sp, #4]
 80098b6:	46d9      	mov	r9, fp
 80098b8:	f04f 0c00 	mov.w	ip, #0
 80098bc:	9b01      	ldr	r3, [sp, #4]
 80098be:	f85e 0b04 	ldr.w	r0, [lr], #4
 80098c2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80098c6:	9301      	str	r3, [sp, #4]
 80098c8:	fa1f f38a 	uxth.w	r3, sl
 80098cc:	4619      	mov	r1, r3
 80098ce:	b283      	uxth	r3, r0
 80098d0:	1acb      	subs	r3, r1, r3
 80098d2:	0c00      	lsrs	r0, r0, #16
 80098d4:	4463      	add	r3, ip
 80098d6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80098da:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80098de:	b29b      	uxth	r3, r3
 80098e0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80098e4:	4576      	cmp	r6, lr
 80098e6:	f849 3b04 	str.w	r3, [r9], #4
 80098ea:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80098ee:	d8e5      	bhi.n	80098bc <__mdiff+0x88>
 80098f0:	1b33      	subs	r3, r6, r4
 80098f2:	3b15      	subs	r3, #21
 80098f4:	f023 0303 	bic.w	r3, r3, #3
 80098f8:	3415      	adds	r4, #21
 80098fa:	3304      	adds	r3, #4
 80098fc:	42a6      	cmp	r6, r4
 80098fe:	bf38      	it	cc
 8009900:	2304      	movcc	r3, #4
 8009902:	441d      	add	r5, r3
 8009904:	445b      	add	r3, fp
 8009906:	461e      	mov	r6, r3
 8009908:	462c      	mov	r4, r5
 800990a:	4544      	cmp	r4, r8
 800990c:	d30e      	bcc.n	800992c <__mdiff+0xf8>
 800990e:	f108 0103 	add.w	r1, r8, #3
 8009912:	1b49      	subs	r1, r1, r5
 8009914:	f021 0103 	bic.w	r1, r1, #3
 8009918:	3d03      	subs	r5, #3
 800991a:	45a8      	cmp	r8, r5
 800991c:	bf38      	it	cc
 800991e:	2100      	movcc	r1, #0
 8009920:	440b      	add	r3, r1
 8009922:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009926:	b191      	cbz	r1, 800994e <__mdiff+0x11a>
 8009928:	6117      	str	r7, [r2, #16]
 800992a:	e79d      	b.n	8009868 <__mdiff+0x34>
 800992c:	f854 1b04 	ldr.w	r1, [r4], #4
 8009930:	46e6      	mov	lr, ip
 8009932:	0c08      	lsrs	r0, r1, #16
 8009934:	fa1c fc81 	uxtah	ip, ip, r1
 8009938:	4471      	add	r1, lr
 800993a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800993e:	b289      	uxth	r1, r1
 8009940:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009944:	f846 1b04 	str.w	r1, [r6], #4
 8009948:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800994c:	e7dd      	b.n	800990a <__mdiff+0xd6>
 800994e:	3f01      	subs	r7, #1
 8009950:	e7e7      	b.n	8009922 <__mdiff+0xee>
 8009952:	bf00      	nop
 8009954:	0800ac90 	.word	0x0800ac90
 8009958:	0800aca1 	.word	0x0800aca1

0800995c <__d2b>:
 800995c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009960:	460f      	mov	r7, r1
 8009962:	2101      	movs	r1, #1
 8009964:	ec59 8b10 	vmov	r8, r9, d0
 8009968:	4616      	mov	r6, r2
 800996a:	f7ff fccd 	bl	8009308 <_Balloc>
 800996e:	4604      	mov	r4, r0
 8009970:	b930      	cbnz	r0, 8009980 <__d2b+0x24>
 8009972:	4602      	mov	r2, r0
 8009974:	4b23      	ldr	r3, [pc, #140]	@ (8009a04 <__d2b+0xa8>)
 8009976:	4824      	ldr	r0, [pc, #144]	@ (8009a08 <__d2b+0xac>)
 8009978:	f240 310f 	movw	r1, #783	@ 0x30f
 800997c:	f000 fc48 	bl	800a210 <__assert_func>
 8009980:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009984:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009988:	b10d      	cbz	r5, 800998e <__d2b+0x32>
 800998a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800998e:	9301      	str	r3, [sp, #4]
 8009990:	f1b8 0300 	subs.w	r3, r8, #0
 8009994:	d023      	beq.n	80099de <__d2b+0x82>
 8009996:	4668      	mov	r0, sp
 8009998:	9300      	str	r3, [sp, #0]
 800999a:	f7ff fd7c 	bl	8009496 <__lo0bits>
 800999e:	e9dd 1200 	ldrd	r1, r2, [sp]
 80099a2:	b1d0      	cbz	r0, 80099da <__d2b+0x7e>
 80099a4:	f1c0 0320 	rsb	r3, r0, #32
 80099a8:	fa02 f303 	lsl.w	r3, r2, r3
 80099ac:	430b      	orrs	r3, r1
 80099ae:	40c2      	lsrs	r2, r0
 80099b0:	6163      	str	r3, [r4, #20]
 80099b2:	9201      	str	r2, [sp, #4]
 80099b4:	9b01      	ldr	r3, [sp, #4]
 80099b6:	61a3      	str	r3, [r4, #24]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	bf0c      	ite	eq
 80099bc:	2201      	moveq	r2, #1
 80099be:	2202      	movne	r2, #2
 80099c0:	6122      	str	r2, [r4, #16]
 80099c2:	b1a5      	cbz	r5, 80099ee <__d2b+0x92>
 80099c4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80099c8:	4405      	add	r5, r0
 80099ca:	603d      	str	r5, [r7, #0]
 80099cc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80099d0:	6030      	str	r0, [r6, #0]
 80099d2:	4620      	mov	r0, r4
 80099d4:	b003      	add	sp, #12
 80099d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80099da:	6161      	str	r1, [r4, #20]
 80099dc:	e7ea      	b.n	80099b4 <__d2b+0x58>
 80099de:	a801      	add	r0, sp, #4
 80099e0:	f7ff fd59 	bl	8009496 <__lo0bits>
 80099e4:	9b01      	ldr	r3, [sp, #4]
 80099e6:	6163      	str	r3, [r4, #20]
 80099e8:	3020      	adds	r0, #32
 80099ea:	2201      	movs	r2, #1
 80099ec:	e7e8      	b.n	80099c0 <__d2b+0x64>
 80099ee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80099f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80099f6:	6038      	str	r0, [r7, #0]
 80099f8:	6918      	ldr	r0, [r3, #16]
 80099fa:	f7ff fd2d 	bl	8009458 <__hi0bits>
 80099fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009a02:	e7e5      	b.n	80099d0 <__d2b+0x74>
 8009a04:	0800ac90 	.word	0x0800ac90
 8009a08:	0800aca1 	.word	0x0800aca1

08009a0c <__ssputs_r>:
 8009a0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a10:	688e      	ldr	r6, [r1, #8]
 8009a12:	461f      	mov	r7, r3
 8009a14:	42be      	cmp	r6, r7
 8009a16:	680b      	ldr	r3, [r1, #0]
 8009a18:	4682      	mov	sl, r0
 8009a1a:	460c      	mov	r4, r1
 8009a1c:	4690      	mov	r8, r2
 8009a1e:	d82d      	bhi.n	8009a7c <__ssputs_r+0x70>
 8009a20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009a24:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009a28:	d026      	beq.n	8009a78 <__ssputs_r+0x6c>
 8009a2a:	6965      	ldr	r5, [r4, #20]
 8009a2c:	6909      	ldr	r1, [r1, #16]
 8009a2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009a32:	eba3 0901 	sub.w	r9, r3, r1
 8009a36:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009a3a:	1c7b      	adds	r3, r7, #1
 8009a3c:	444b      	add	r3, r9
 8009a3e:	106d      	asrs	r5, r5, #1
 8009a40:	429d      	cmp	r5, r3
 8009a42:	bf38      	it	cc
 8009a44:	461d      	movcc	r5, r3
 8009a46:	0553      	lsls	r3, r2, #21
 8009a48:	d527      	bpl.n	8009a9a <__ssputs_r+0x8e>
 8009a4a:	4629      	mov	r1, r5
 8009a4c:	f7ff fbd0 	bl	80091f0 <_malloc_r>
 8009a50:	4606      	mov	r6, r0
 8009a52:	b360      	cbz	r0, 8009aae <__ssputs_r+0xa2>
 8009a54:	6921      	ldr	r1, [r4, #16]
 8009a56:	464a      	mov	r2, r9
 8009a58:	f000 fbcc 	bl	800a1f4 <memcpy>
 8009a5c:	89a3      	ldrh	r3, [r4, #12]
 8009a5e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009a62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a66:	81a3      	strh	r3, [r4, #12]
 8009a68:	6126      	str	r6, [r4, #16]
 8009a6a:	6165      	str	r5, [r4, #20]
 8009a6c:	444e      	add	r6, r9
 8009a6e:	eba5 0509 	sub.w	r5, r5, r9
 8009a72:	6026      	str	r6, [r4, #0]
 8009a74:	60a5      	str	r5, [r4, #8]
 8009a76:	463e      	mov	r6, r7
 8009a78:	42be      	cmp	r6, r7
 8009a7a:	d900      	bls.n	8009a7e <__ssputs_r+0x72>
 8009a7c:	463e      	mov	r6, r7
 8009a7e:	6820      	ldr	r0, [r4, #0]
 8009a80:	4632      	mov	r2, r6
 8009a82:	4641      	mov	r1, r8
 8009a84:	f000 fb6a 	bl	800a15c <memmove>
 8009a88:	68a3      	ldr	r3, [r4, #8]
 8009a8a:	1b9b      	subs	r3, r3, r6
 8009a8c:	60a3      	str	r3, [r4, #8]
 8009a8e:	6823      	ldr	r3, [r4, #0]
 8009a90:	4433      	add	r3, r6
 8009a92:	6023      	str	r3, [r4, #0]
 8009a94:	2000      	movs	r0, #0
 8009a96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a9a:	462a      	mov	r2, r5
 8009a9c:	f000 fbfc 	bl	800a298 <_realloc_r>
 8009aa0:	4606      	mov	r6, r0
 8009aa2:	2800      	cmp	r0, #0
 8009aa4:	d1e0      	bne.n	8009a68 <__ssputs_r+0x5c>
 8009aa6:	6921      	ldr	r1, [r4, #16]
 8009aa8:	4650      	mov	r0, sl
 8009aaa:	f7ff fb2d 	bl	8009108 <_free_r>
 8009aae:	230c      	movs	r3, #12
 8009ab0:	f8ca 3000 	str.w	r3, [sl]
 8009ab4:	89a3      	ldrh	r3, [r4, #12]
 8009ab6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009aba:	81a3      	strh	r3, [r4, #12]
 8009abc:	f04f 30ff 	mov.w	r0, #4294967295
 8009ac0:	e7e9      	b.n	8009a96 <__ssputs_r+0x8a>
	...

08009ac4 <_svfiprintf_r>:
 8009ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ac8:	4698      	mov	r8, r3
 8009aca:	898b      	ldrh	r3, [r1, #12]
 8009acc:	061b      	lsls	r3, r3, #24
 8009ace:	b09d      	sub	sp, #116	@ 0x74
 8009ad0:	4607      	mov	r7, r0
 8009ad2:	460d      	mov	r5, r1
 8009ad4:	4614      	mov	r4, r2
 8009ad6:	d510      	bpl.n	8009afa <_svfiprintf_r+0x36>
 8009ad8:	690b      	ldr	r3, [r1, #16]
 8009ada:	b973      	cbnz	r3, 8009afa <_svfiprintf_r+0x36>
 8009adc:	2140      	movs	r1, #64	@ 0x40
 8009ade:	f7ff fb87 	bl	80091f0 <_malloc_r>
 8009ae2:	6028      	str	r0, [r5, #0]
 8009ae4:	6128      	str	r0, [r5, #16]
 8009ae6:	b930      	cbnz	r0, 8009af6 <_svfiprintf_r+0x32>
 8009ae8:	230c      	movs	r3, #12
 8009aea:	603b      	str	r3, [r7, #0]
 8009aec:	f04f 30ff 	mov.w	r0, #4294967295
 8009af0:	b01d      	add	sp, #116	@ 0x74
 8009af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009af6:	2340      	movs	r3, #64	@ 0x40
 8009af8:	616b      	str	r3, [r5, #20]
 8009afa:	2300      	movs	r3, #0
 8009afc:	9309      	str	r3, [sp, #36]	@ 0x24
 8009afe:	2320      	movs	r3, #32
 8009b00:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009b04:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b08:	2330      	movs	r3, #48	@ 0x30
 8009b0a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009ca8 <_svfiprintf_r+0x1e4>
 8009b0e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009b12:	f04f 0901 	mov.w	r9, #1
 8009b16:	4623      	mov	r3, r4
 8009b18:	469a      	mov	sl, r3
 8009b1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b1e:	b10a      	cbz	r2, 8009b24 <_svfiprintf_r+0x60>
 8009b20:	2a25      	cmp	r2, #37	@ 0x25
 8009b22:	d1f9      	bne.n	8009b18 <_svfiprintf_r+0x54>
 8009b24:	ebba 0b04 	subs.w	fp, sl, r4
 8009b28:	d00b      	beq.n	8009b42 <_svfiprintf_r+0x7e>
 8009b2a:	465b      	mov	r3, fp
 8009b2c:	4622      	mov	r2, r4
 8009b2e:	4629      	mov	r1, r5
 8009b30:	4638      	mov	r0, r7
 8009b32:	f7ff ff6b 	bl	8009a0c <__ssputs_r>
 8009b36:	3001      	adds	r0, #1
 8009b38:	f000 80a7 	beq.w	8009c8a <_svfiprintf_r+0x1c6>
 8009b3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b3e:	445a      	add	r2, fp
 8009b40:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b42:	f89a 3000 	ldrb.w	r3, [sl]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	f000 809f 	beq.w	8009c8a <_svfiprintf_r+0x1c6>
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	f04f 32ff 	mov.w	r2, #4294967295
 8009b52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b56:	f10a 0a01 	add.w	sl, sl, #1
 8009b5a:	9304      	str	r3, [sp, #16]
 8009b5c:	9307      	str	r3, [sp, #28]
 8009b5e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b62:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b64:	4654      	mov	r4, sl
 8009b66:	2205      	movs	r2, #5
 8009b68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b6c:	484e      	ldr	r0, [pc, #312]	@ (8009ca8 <_svfiprintf_r+0x1e4>)
 8009b6e:	f7f6 fb4f 	bl	8000210 <memchr>
 8009b72:	9a04      	ldr	r2, [sp, #16]
 8009b74:	b9d8      	cbnz	r0, 8009bae <_svfiprintf_r+0xea>
 8009b76:	06d0      	lsls	r0, r2, #27
 8009b78:	bf44      	itt	mi
 8009b7a:	2320      	movmi	r3, #32
 8009b7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b80:	0711      	lsls	r1, r2, #28
 8009b82:	bf44      	itt	mi
 8009b84:	232b      	movmi	r3, #43	@ 0x2b
 8009b86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b8a:	f89a 3000 	ldrb.w	r3, [sl]
 8009b8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b90:	d015      	beq.n	8009bbe <_svfiprintf_r+0xfa>
 8009b92:	9a07      	ldr	r2, [sp, #28]
 8009b94:	4654      	mov	r4, sl
 8009b96:	2000      	movs	r0, #0
 8009b98:	f04f 0c0a 	mov.w	ip, #10
 8009b9c:	4621      	mov	r1, r4
 8009b9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ba2:	3b30      	subs	r3, #48	@ 0x30
 8009ba4:	2b09      	cmp	r3, #9
 8009ba6:	d94b      	bls.n	8009c40 <_svfiprintf_r+0x17c>
 8009ba8:	b1b0      	cbz	r0, 8009bd8 <_svfiprintf_r+0x114>
 8009baa:	9207      	str	r2, [sp, #28]
 8009bac:	e014      	b.n	8009bd8 <_svfiprintf_r+0x114>
 8009bae:	eba0 0308 	sub.w	r3, r0, r8
 8009bb2:	fa09 f303 	lsl.w	r3, r9, r3
 8009bb6:	4313      	orrs	r3, r2
 8009bb8:	9304      	str	r3, [sp, #16]
 8009bba:	46a2      	mov	sl, r4
 8009bbc:	e7d2      	b.n	8009b64 <_svfiprintf_r+0xa0>
 8009bbe:	9b03      	ldr	r3, [sp, #12]
 8009bc0:	1d19      	adds	r1, r3, #4
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	9103      	str	r1, [sp, #12]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	bfbb      	ittet	lt
 8009bca:	425b      	neglt	r3, r3
 8009bcc:	f042 0202 	orrlt.w	r2, r2, #2
 8009bd0:	9307      	strge	r3, [sp, #28]
 8009bd2:	9307      	strlt	r3, [sp, #28]
 8009bd4:	bfb8      	it	lt
 8009bd6:	9204      	strlt	r2, [sp, #16]
 8009bd8:	7823      	ldrb	r3, [r4, #0]
 8009bda:	2b2e      	cmp	r3, #46	@ 0x2e
 8009bdc:	d10a      	bne.n	8009bf4 <_svfiprintf_r+0x130>
 8009bde:	7863      	ldrb	r3, [r4, #1]
 8009be0:	2b2a      	cmp	r3, #42	@ 0x2a
 8009be2:	d132      	bne.n	8009c4a <_svfiprintf_r+0x186>
 8009be4:	9b03      	ldr	r3, [sp, #12]
 8009be6:	1d1a      	adds	r2, r3, #4
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	9203      	str	r2, [sp, #12]
 8009bec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009bf0:	3402      	adds	r4, #2
 8009bf2:	9305      	str	r3, [sp, #20]
 8009bf4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009cb8 <_svfiprintf_r+0x1f4>
 8009bf8:	7821      	ldrb	r1, [r4, #0]
 8009bfa:	2203      	movs	r2, #3
 8009bfc:	4650      	mov	r0, sl
 8009bfe:	f7f6 fb07 	bl	8000210 <memchr>
 8009c02:	b138      	cbz	r0, 8009c14 <_svfiprintf_r+0x150>
 8009c04:	9b04      	ldr	r3, [sp, #16]
 8009c06:	eba0 000a 	sub.w	r0, r0, sl
 8009c0a:	2240      	movs	r2, #64	@ 0x40
 8009c0c:	4082      	lsls	r2, r0
 8009c0e:	4313      	orrs	r3, r2
 8009c10:	3401      	adds	r4, #1
 8009c12:	9304      	str	r3, [sp, #16]
 8009c14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c18:	4824      	ldr	r0, [pc, #144]	@ (8009cac <_svfiprintf_r+0x1e8>)
 8009c1a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009c1e:	2206      	movs	r2, #6
 8009c20:	f7f6 faf6 	bl	8000210 <memchr>
 8009c24:	2800      	cmp	r0, #0
 8009c26:	d036      	beq.n	8009c96 <_svfiprintf_r+0x1d2>
 8009c28:	4b21      	ldr	r3, [pc, #132]	@ (8009cb0 <_svfiprintf_r+0x1ec>)
 8009c2a:	bb1b      	cbnz	r3, 8009c74 <_svfiprintf_r+0x1b0>
 8009c2c:	9b03      	ldr	r3, [sp, #12]
 8009c2e:	3307      	adds	r3, #7
 8009c30:	f023 0307 	bic.w	r3, r3, #7
 8009c34:	3308      	adds	r3, #8
 8009c36:	9303      	str	r3, [sp, #12]
 8009c38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c3a:	4433      	add	r3, r6
 8009c3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c3e:	e76a      	b.n	8009b16 <_svfiprintf_r+0x52>
 8009c40:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c44:	460c      	mov	r4, r1
 8009c46:	2001      	movs	r0, #1
 8009c48:	e7a8      	b.n	8009b9c <_svfiprintf_r+0xd8>
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	3401      	adds	r4, #1
 8009c4e:	9305      	str	r3, [sp, #20]
 8009c50:	4619      	mov	r1, r3
 8009c52:	f04f 0c0a 	mov.w	ip, #10
 8009c56:	4620      	mov	r0, r4
 8009c58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c5c:	3a30      	subs	r2, #48	@ 0x30
 8009c5e:	2a09      	cmp	r2, #9
 8009c60:	d903      	bls.n	8009c6a <_svfiprintf_r+0x1a6>
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d0c6      	beq.n	8009bf4 <_svfiprintf_r+0x130>
 8009c66:	9105      	str	r1, [sp, #20]
 8009c68:	e7c4      	b.n	8009bf4 <_svfiprintf_r+0x130>
 8009c6a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c6e:	4604      	mov	r4, r0
 8009c70:	2301      	movs	r3, #1
 8009c72:	e7f0      	b.n	8009c56 <_svfiprintf_r+0x192>
 8009c74:	ab03      	add	r3, sp, #12
 8009c76:	9300      	str	r3, [sp, #0]
 8009c78:	462a      	mov	r2, r5
 8009c7a:	4b0e      	ldr	r3, [pc, #56]	@ (8009cb4 <_svfiprintf_r+0x1f0>)
 8009c7c:	a904      	add	r1, sp, #16
 8009c7e:	4638      	mov	r0, r7
 8009c80:	f7fd fcc6 	bl	8007610 <_printf_float>
 8009c84:	1c42      	adds	r2, r0, #1
 8009c86:	4606      	mov	r6, r0
 8009c88:	d1d6      	bne.n	8009c38 <_svfiprintf_r+0x174>
 8009c8a:	89ab      	ldrh	r3, [r5, #12]
 8009c8c:	065b      	lsls	r3, r3, #25
 8009c8e:	f53f af2d 	bmi.w	8009aec <_svfiprintf_r+0x28>
 8009c92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c94:	e72c      	b.n	8009af0 <_svfiprintf_r+0x2c>
 8009c96:	ab03      	add	r3, sp, #12
 8009c98:	9300      	str	r3, [sp, #0]
 8009c9a:	462a      	mov	r2, r5
 8009c9c:	4b05      	ldr	r3, [pc, #20]	@ (8009cb4 <_svfiprintf_r+0x1f0>)
 8009c9e:	a904      	add	r1, sp, #16
 8009ca0:	4638      	mov	r0, r7
 8009ca2:	f7fd ff4d 	bl	8007b40 <_printf_i>
 8009ca6:	e7ed      	b.n	8009c84 <_svfiprintf_r+0x1c0>
 8009ca8:	0800adf8 	.word	0x0800adf8
 8009cac:	0800ae02 	.word	0x0800ae02
 8009cb0:	08007611 	.word	0x08007611
 8009cb4:	08009a0d 	.word	0x08009a0d
 8009cb8:	0800adfe 	.word	0x0800adfe

08009cbc <__sfputc_r>:
 8009cbc:	6893      	ldr	r3, [r2, #8]
 8009cbe:	3b01      	subs	r3, #1
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	b410      	push	{r4}
 8009cc4:	6093      	str	r3, [r2, #8]
 8009cc6:	da08      	bge.n	8009cda <__sfputc_r+0x1e>
 8009cc8:	6994      	ldr	r4, [r2, #24]
 8009cca:	42a3      	cmp	r3, r4
 8009ccc:	db01      	blt.n	8009cd2 <__sfputc_r+0x16>
 8009cce:	290a      	cmp	r1, #10
 8009cd0:	d103      	bne.n	8009cda <__sfputc_r+0x1e>
 8009cd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009cd6:	f7fe baa4 	b.w	8008222 <__swbuf_r>
 8009cda:	6813      	ldr	r3, [r2, #0]
 8009cdc:	1c58      	adds	r0, r3, #1
 8009cde:	6010      	str	r0, [r2, #0]
 8009ce0:	7019      	strb	r1, [r3, #0]
 8009ce2:	4608      	mov	r0, r1
 8009ce4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ce8:	4770      	bx	lr

08009cea <__sfputs_r>:
 8009cea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cec:	4606      	mov	r6, r0
 8009cee:	460f      	mov	r7, r1
 8009cf0:	4614      	mov	r4, r2
 8009cf2:	18d5      	adds	r5, r2, r3
 8009cf4:	42ac      	cmp	r4, r5
 8009cf6:	d101      	bne.n	8009cfc <__sfputs_r+0x12>
 8009cf8:	2000      	movs	r0, #0
 8009cfa:	e007      	b.n	8009d0c <__sfputs_r+0x22>
 8009cfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d00:	463a      	mov	r2, r7
 8009d02:	4630      	mov	r0, r6
 8009d04:	f7ff ffda 	bl	8009cbc <__sfputc_r>
 8009d08:	1c43      	adds	r3, r0, #1
 8009d0a:	d1f3      	bne.n	8009cf4 <__sfputs_r+0xa>
 8009d0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009d10 <_vfiprintf_r>:
 8009d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d14:	460d      	mov	r5, r1
 8009d16:	b09d      	sub	sp, #116	@ 0x74
 8009d18:	4614      	mov	r4, r2
 8009d1a:	4698      	mov	r8, r3
 8009d1c:	4606      	mov	r6, r0
 8009d1e:	b118      	cbz	r0, 8009d28 <_vfiprintf_r+0x18>
 8009d20:	6a03      	ldr	r3, [r0, #32]
 8009d22:	b90b      	cbnz	r3, 8009d28 <_vfiprintf_r+0x18>
 8009d24:	f7fe f8b8 	bl	8007e98 <__sinit>
 8009d28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d2a:	07d9      	lsls	r1, r3, #31
 8009d2c:	d405      	bmi.n	8009d3a <_vfiprintf_r+0x2a>
 8009d2e:	89ab      	ldrh	r3, [r5, #12]
 8009d30:	059a      	lsls	r2, r3, #22
 8009d32:	d402      	bmi.n	8009d3a <_vfiprintf_r+0x2a>
 8009d34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d36:	f7fe fb98 	bl	800846a <__retarget_lock_acquire_recursive>
 8009d3a:	89ab      	ldrh	r3, [r5, #12]
 8009d3c:	071b      	lsls	r3, r3, #28
 8009d3e:	d501      	bpl.n	8009d44 <_vfiprintf_r+0x34>
 8009d40:	692b      	ldr	r3, [r5, #16]
 8009d42:	b99b      	cbnz	r3, 8009d6c <_vfiprintf_r+0x5c>
 8009d44:	4629      	mov	r1, r5
 8009d46:	4630      	mov	r0, r6
 8009d48:	f7fe faaa 	bl	80082a0 <__swsetup_r>
 8009d4c:	b170      	cbz	r0, 8009d6c <_vfiprintf_r+0x5c>
 8009d4e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d50:	07dc      	lsls	r4, r3, #31
 8009d52:	d504      	bpl.n	8009d5e <_vfiprintf_r+0x4e>
 8009d54:	f04f 30ff 	mov.w	r0, #4294967295
 8009d58:	b01d      	add	sp, #116	@ 0x74
 8009d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d5e:	89ab      	ldrh	r3, [r5, #12]
 8009d60:	0598      	lsls	r0, r3, #22
 8009d62:	d4f7      	bmi.n	8009d54 <_vfiprintf_r+0x44>
 8009d64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d66:	f7fe fb81 	bl	800846c <__retarget_lock_release_recursive>
 8009d6a:	e7f3      	b.n	8009d54 <_vfiprintf_r+0x44>
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d70:	2320      	movs	r3, #32
 8009d72:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009d76:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d7a:	2330      	movs	r3, #48	@ 0x30
 8009d7c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009f2c <_vfiprintf_r+0x21c>
 8009d80:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009d84:	f04f 0901 	mov.w	r9, #1
 8009d88:	4623      	mov	r3, r4
 8009d8a:	469a      	mov	sl, r3
 8009d8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d90:	b10a      	cbz	r2, 8009d96 <_vfiprintf_r+0x86>
 8009d92:	2a25      	cmp	r2, #37	@ 0x25
 8009d94:	d1f9      	bne.n	8009d8a <_vfiprintf_r+0x7a>
 8009d96:	ebba 0b04 	subs.w	fp, sl, r4
 8009d9a:	d00b      	beq.n	8009db4 <_vfiprintf_r+0xa4>
 8009d9c:	465b      	mov	r3, fp
 8009d9e:	4622      	mov	r2, r4
 8009da0:	4629      	mov	r1, r5
 8009da2:	4630      	mov	r0, r6
 8009da4:	f7ff ffa1 	bl	8009cea <__sfputs_r>
 8009da8:	3001      	adds	r0, #1
 8009daa:	f000 80a7 	beq.w	8009efc <_vfiprintf_r+0x1ec>
 8009dae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009db0:	445a      	add	r2, fp
 8009db2:	9209      	str	r2, [sp, #36]	@ 0x24
 8009db4:	f89a 3000 	ldrb.w	r3, [sl]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	f000 809f 	beq.w	8009efc <_vfiprintf_r+0x1ec>
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8009dc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009dc8:	f10a 0a01 	add.w	sl, sl, #1
 8009dcc:	9304      	str	r3, [sp, #16]
 8009dce:	9307      	str	r3, [sp, #28]
 8009dd0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009dd4:	931a      	str	r3, [sp, #104]	@ 0x68
 8009dd6:	4654      	mov	r4, sl
 8009dd8:	2205      	movs	r2, #5
 8009dda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dde:	4853      	ldr	r0, [pc, #332]	@ (8009f2c <_vfiprintf_r+0x21c>)
 8009de0:	f7f6 fa16 	bl	8000210 <memchr>
 8009de4:	9a04      	ldr	r2, [sp, #16]
 8009de6:	b9d8      	cbnz	r0, 8009e20 <_vfiprintf_r+0x110>
 8009de8:	06d1      	lsls	r1, r2, #27
 8009dea:	bf44      	itt	mi
 8009dec:	2320      	movmi	r3, #32
 8009dee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009df2:	0713      	lsls	r3, r2, #28
 8009df4:	bf44      	itt	mi
 8009df6:	232b      	movmi	r3, #43	@ 0x2b
 8009df8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009dfc:	f89a 3000 	ldrb.w	r3, [sl]
 8009e00:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e02:	d015      	beq.n	8009e30 <_vfiprintf_r+0x120>
 8009e04:	9a07      	ldr	r2, [sp, #28]
 8009e06:	4654      	mov	r4, sl
 8009e08:	2000      	movs	r0, #0
 8009e0a:	f04f 0c0a 	mov.w	ip, #10
 8009e0e:	4621      	mov	r1, r4
 8009e10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e14:	3b30      	subs	r3, #48	@ 0x30
 8009e16:	2b09      	cmp	r3, #9
 8009e18:	d94b      	bls.n	8009eb2 <_vfiprintf_r+0x1a2>
 8009e1a:	b1b0      	cbz	r0, 8009e4a <_vfiprintf_r+0x13a>
 8009e1c:	9207      	str	r2, [sp, #28]
 8009e1e:	e014      	b.n	8009e4a <_vfiprintf_r+0x13a>
 8009e20:	eba0 0308 	sub.w	r3, r0, r8
 8009e24:	fa09 f303 	lsl.w	r3, r9, r3
 8009e28:	4313      	orrs	r3, r2
 8009e2a:	9304      	str	r3, [sp, #16]
 8009e2c:	46a2      	mov	sl, r4
 8009e2e:	e7d2      	b.n	8009dd6 <_vfiprintf_r+0xc6>
 8009e30:	9b03      	ldr	r3, [sp, #12]
 8009e32:	1d19      	adds	r1, r3, #4
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	9103      	str	r1, [sp, #12]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	bfbb      	ittet	lt
 8009e3c:	425b      	neglt	r3, r3
 8009e3e:	f042 0202 	orrlt.w	r2, r2, #2
 8009e42:	9307      	strge	r3, [sp, #28]
 8009e44:	9307      	strlt	r3, [sp, #28]
 8009e46:	bfb8      	it	lt
 8009e48:	9204      	strlt	r2, [sp, #16]
 8009e4a:	7823      	ldrb	r3, [r4, #0]
 8009e4c:	2b2e      	cmp	r3, #46	@ 0x2e
 8009e4e:	d10a      	bne.n	8009e66 <_vfiprintf_r+0x156>
 8009e50:	7863      	ldrb	r3, [r4, #1]
 8009e52:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e54:	d132      	bne.n	8009ebc <_vfiprintf_r+0x1ac>
 8009e56:	9b03      	ldr	r3, [sp, #12]
 8009e58:	1d1a      	adds	r2, r3, #4
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	9203      	str	r2, [sp, #12]
 8009e5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009e62:	3402      	adds	r4, #2
 8009e64:	9305      	str	r3, [sp, #20]
 8009e66:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009f3c <_vfiprintf_r+0x22c>
 8009e6a:	7821      	ldrb	r1, [r4, #0]
 8009e6c:	2203      	movs	r2, #3
 8009e6e:	4650      	mov	r0, sl
 8009e70:	f7f6 f9ce 	bl	8000210 <memchr>
 8009e74:	b138      	cbz	r0, 8009e86 <_vfiprintf_r+0x176>
 8009e76:	9b04      	ldr	r3, [sp, #16]
 8009e78:	eba0 000a 	sub.w	r0, r0, sl
 8009e7c:	2240      	movs	r2, #64	@ 0x40
 8009e7e:	4082      	lsls	r2, r0
 8009e80:	4313      	orrs	r3, r2
 8009e82:	3401      	adds	r4, #1
 8009e84:	9304      	str	r3, [sp, #16]
 8009e86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e8a:	4829      	ldr	r0, [pc, #164]	@ (8009f30 <_vfiprintf_r+0x220>)
 8009e8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009e90:	2206      	movs	r2, #6
 8009e92:	f7f6 f9bd 	bl	8000210 <memchr>
 8009e96:	2800      	cmp	r0, #0
 8009e98:	d03f      	beq.n	8009f1a <_vfiprintf_r+0x20a>
 8009e9a:	4b26      	ldr	r3, [pc, #152]	@ (8009f34 <_vfiprintf_r+0x224>)
 8009e9c:	bb1b      	cbnz	r3, 8009ee6 <_vfiprintf_r+0x1d6>
 8009e9e:	9b03      	ldr	r3, [sp, #12]
 8009ea0:	3307      	adds	r3, #7
 8009ea2:	f023 0307 	bic.w	r3, r3, #7
 8009ea6:	3308      	adds	r3, #8
 8009ea8:	9303      	str	r3, [sp, #12]
 8009eaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009eac:	443b      	add	r3, r7
 8009eae:	9309      	str	r3, [sp, #36]	@ 0x24
 8009eb0:	e76a      	b.n	8009d88 <_vfiprintf_r+0x78>
 8009eb2:	fb0c 3202 	mla	r2, ip, r2, r3
 8009eb6:	460c      	mov	r4, r1
 8009eb8:	2001      	movs	r0, #1
 8009eba:	e7a8      	b.n	8009e0e <_vfiprintf_r+0xfe>
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	3401      	adds	r4, #1
 8009ec0:	9305      	str	r3, [sp, #20]
 8009ec2:	4619      	mov	r1, r3
 8009ec4:	f04f 0c0a 	mov.w	ip, #10
 8009ec8:	4620      	mov	r0, r4
 8009eca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ece:	3a30      	subs	r2, #48	@ 0x30
 8009ed0:	2a09      	cmp	r2, #9
 8009ed2:	d903      	bls.n	8009edc <_vfiprintf_r+0x1cc>
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d0c6      	beq.n	8009e66 <_vfiprintf_r+0x156>
 8009ed8:	9105      	str	r1, [sp, #20]
 8009eda:	e7c4      	b.n	8009e66 <_vfiprintf_r+0x156>
 8009edc:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ee0:	4604      	mov	r4, r0
 8009ee2:	2301      	movs	r3, #1
 8009ee4:	e7f0      	b.n	8009ec8 <_vfiprintf_r+0x1b8>
 8009ee6:	ab03      	add	r3, sp, #12
 8009ee8:	9300      	str	r3, [sp, #0]
 8009eea:	462a      	mov	r2, r5
 8009eec:	4b12      	ldr	r3, [pc, #72]	@ (8009f38 <_vfiprintf_r+0x228>)
 8009eee:	a904      	add	r1, sp, #16
 8009ef0:	4630      	mov	r0, r6
 8009ef2:	f7fd fb8d 	bl	8007610 <_printf_float>
 8009ef6:	4607      	mov	r7, r0
 8009ef8:	1c78      	adds	r0, r7, #1
 8009efa:	d1d6      	bne.n	8009eaa <_vfiprintf_r+0x19a>
 8009efc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009efe:	07d9      	lsls	r1, r3, #31
 8009f00:	d405      	bmi.n	8009f0e <_vfiprintf_r+0x1fe>
 8009f02:	89ab      	ldrh	r3, [r5, #12]
 8009f04:	059a      	lsls	r2, r3, #22
 8009f06:	d402      	bmi.n	8009f0e <_vfiprintf_r+0x1fe>
 8009f08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f0a:	f7fe faaf 	bl	800846c <__retarget_lock_release_recursive>
 8009f0e:	89ab      	ldrh	r3, [r5, #12]
 8009f10:	065b      	lsls	r3, r3, #25
 8009f12:	f53f af1f 	bmi.w	8009d54 <_vfiprintf_r+0x44>
 8009f16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f18:	e71e      	b.n	8009d58 <_vfiprintf_r+0x48>
 8009f1a:	ab03      	add	r3, sp, #12
 8009f1c:	9300      	str	r3, [sp, #0]
 8009f1e:	462a      	mov	r2, r5
 8009f20:	4b05      	ldr	r3, [pc, #20]	@ (8009f38 <_vfiprintf_r+0x228>)
 8009f22:	a904      	add	r1, sp, #16
 8009f24:	4630      	mov	r0, r6
 8009f26:	f7fd fe0b 	bl	8007b40 <_printf_i>
 8009f2a:	e7e4      	b.n	8009ef6 <_vfiprintf_r+0x1e6>
 8009f2c:	0800adf8 	.word	0x0800adf8
 8009f30:	0800ae02 	.word	0x0800ae02
 8009f34:	08007611 	.word	0x08007611
 8009f38:	08009ceb 	.word	0x08009ceb
 8009f3c:	0800adfe 	.word	0x0800adfe

08009f40 <__sflush_r>:
 8009f40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009f44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f48:	0716      	lsls	r6, r2, #28
 8009f4a:	4605      	mov	r5, r0
 8009f4c:	460c      	mov	r4, r1
 8009f4e:	d454      	bmi.n	8009ffa <__sflush_r+0xba>
 8009f50:	684b      	ldr	r3, [r1, #4]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	dc02      	bgt.n	8009f5c <__sflush_r+0x1c>
 8009f56:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	dd48      	ble.n	8009fee <__sflush_r+0xae>
 8009f5c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009f5e:	2e00      	cmp	r6, #0
 8009f60:	d045      	beq.n	8009fee <__sflush_r+0xae>
 8009f62:	2300      	movs	r3, #0
 8009f64:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009f68:	682f      	ldr	r7, [r5, #0]
 8009f6a:	6a21      	ldr	r1, [r4, #32]
 8009f6c:	602b      	str	r3, [r5, #0]
 8009f6e:	d030      	beq.n	8009fd2 <__sflush_r+0x92>
 8009f70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009f72:	89a3      	ldrh	r3, [r4, #12]
 8009f74:	0759      	lsls	r1, r3, #29
 8009f76:	d505      	bpl.n	8009f84 <__sflush_r+0x44>
 8009f78:	6863      	ldr	r3, [r4, #4]
 8009f7a:	1ad2      	subs	r2, r2, r3
 8009f7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009f7e:	b10b      	cbz	r3, 8009f84 <__sflush_r+0x44>
 8009f80:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009f82:	1ad2      	subs	r2, r2, r3
 8009f84:	2300      	movs	r3, #0
 8009f86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009f88:	6a21      	ldr	r1, [r4, #32]
 8009f8a:	4628      	mov	r0, r5
 8009f8c:	47b0      	blx	r6
 8009f8e:	1c43      	adds	r3, r0, #1
 8009f90:	89a3      	ldrh	r3, [r4, #12]
 8009f92:	d106      	bne.n	8009fa2 <__sflush_r+0x62>
 8009f94:	6829      	ldr	r1, [r5, #0]
 8009f96:	291d      	cmp	r1, #29
 8009f98:	d82b      	bhi.n	8009ff2 <__sflush_r+0xb2>
 8009f9a:	4a2a      	ldr	r2, [pc, #168]	@ (800a044 <__sflush_r+0x104>)
 8009f9c:	410a      	asrs	r2, r1
 8009f9e:	07d6      	lsls	r6, r2, #31
 8009fa0:	d427      	bmi.n	8009ff2 <__sflush_r+0xb2>
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	6062      	str	r2, [r4, #4]
 8009fa6:	04d9      	lsls	r1, r3, #19
 8009fa8:	6922      	ldr	r2, [r4, #16]
 8009faa:	6022      	str	r2, [r4, #0]
 8009fac:	d504      	bpl.n	8009fb8 <__sflush_r+0x78>
 8009fae:	1c42      	adds	r2, r0, #1
 8009fb0:	d101      	bne.n	8009fb6 <__sflush_r+0x76>
 8009fb2:	682b      	ldr	r3, [r5, #0]
 8009fb4:	b903      	cbnz	r3, 8009fb8 <__sflush_r+0x78>
 8009fb6:	6560      	str	r0, [r4, #84]	@ 0x54
 8009fb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009fba:	602f      	str	r7, [r5, #0]
 8009fbc:	b1b9      	cbz	r1, 8009fee <__sflush_r+0xae>
 8009fbe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009fc2:	4299      	cmp	r1, r3
 8009fc4:	d002      	beq.n	8009fcc <__sflush_r+0x8c>
 8009fc6:	4628      	mov	r0, r5
 8009fc8:	f7ff f89e 	bl	8009108 <_free_r>
 8009fcc:	2300      	movs	r3, #0
 8009fce:	6363      	str	r3, [r4, #52]	@ 0x34
 8009fd0:	e00d      	b.n	8009fee <__sflush_r+0xae>
 8009fd2:	2301      	movs	r3, #1
 8009fd4:	4628      	mov	r0, r5
 8009fd6:	47b0      	blx	r6
 8009fd8:	4602      	mov	r2, r0
 8009fda:	1c50      	adds	r0, r2, #1
 8009fdc:	d1c9      	bne.n	8009f72 <__sflush_r+0x32>
 8009fde:	682b      	ldr	r3, [r5, #0]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d0c6      	beq.n	8009f72 <__sflush_r+0x32>
 8009fe4:	2b1d      	cmp	r3, #29
 8009fe6:	d001      	beq.n	8009fec <__sflush_r+0xac>
 8009fe8:	2b16      	cmp	r3, #22
 8009fea:	d11e      	bne.n	800a02a <__sflush_r+0xea>
 8009fec:	602f      	str	r7, [r5, #0]
 8009fee:	2000      	movs	r0, #0
 8009ff0:	e022      	b.n	800a038 <__sflush_r+0xf8>
 8009ff2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ff6:	b21b      	sxth	r3, r3
 8009ff8:	e01b      	b.n	800a032 <__sflush_r+0xf2>
 8009ffa:	690f      	ldr	r7, [r1, #16]
 8009ffc:	2f00      	cmp	r7, #0
 8009ffe:	d0f6      	beq.n	8009fee <__sflush_r+0xae>
 800a000:	0793      	lsls	r3, r2, #30
 800a002:	680e      	ldr	r6, [r1, #0]
 800a004:	bf08      	it	eq
 800a006:	694b      	ldreq	r3, [r1, #20]
 800a008:	600f      	str	r7, [r1, #0]
 800a00a:	bf18      	it	ne
 800a00c:	2300      	movne	r3, #0
 800a00e:	eba6 0807 	sub.w	r8, r6, r7
 800a012:	608b      	str	r3, [r1, #8]
 800a014:	f1b8 0f00 	cmp.w	r8, #0
 800a018:	dde9      	ble.n	8009fee <__sflush_r+0xae>
 800a01a:	6a21      	ldr	r1, [r4, #32]
 800a01c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a01e:	4643      	mov	r3, r8
 800a020:	463a      	mov	r2, r7
 800a022:	4628      	mov	r0, r5
 800a024:	47b0      	blx	r6
 800a026:	2800      	cmp	r0, #0
 800a028:	dc08      	bgt.n	800a03c <__sflush_r+0xfc>
 800a02a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a02e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a032:	81a3      	strh	r3, [r4, #12]
 800a034:	f04f 30ff 	mov.w	r0, #4294967295
 800a038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a03c:	4407      	add	r7, r0
 800a03e:	eba8 0800 	sub.w	r8, r8, r0
 800a042:	e7e7      	b.n	800a014 <__sflush_r+0xd4>
 800a044:	dfbffffe 	.word	0xdfbffffe

0800a048 <_fflush_r>:
 800a048:	b538      	push	{r3, r4, r5, lr}
 800a04a:	690b      	ldr	r3, [r1, #16]
 800a04c:	4605      	mov	r5, r0
 800a04e:	460c      	mov	r4, r1
 800a050:	b913      	cbnz	r3, 800a058 <_fflush_r+0x10>
 800a052:	2500      	movs	r5, #0
 800a054:	4628      	mov	r0, r5
 800a056:	bd38      	pop	{r3, r4, r5, pc}
 800a058:	b118      	cbz	r0, 800a062 <_fflush_r+0x1a>
 800a05a:	6a03      	ldr	r3, [r0, #32]
 800a05c:	b90b      	cbnz	r3, 800a062 <_fflush_r+0x1a>
 800a05e:	f7fd ff1b 	bl	8007e98 <__sinit>
 800a062:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d0f3      	beq.n	800a052 <_fflush_r+0xa>
 800a06a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a06c:	07d0      	lsls	r0, r2, #31
 800a06e:	d404      	bmi.n	800a07a <_fflush_r+0x32>
 800a070:	0599      	lsls	r1, r3, #22
 800a072:	d402      	bmi.n	800a07a <_fflush_r+0x32>
 800a074:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a076:	f7fe f9f8 	bl	800846a <__retarget_lock_acquire_recursive>
 800a07a:	4628      	mov	r0, r5
 800a07c:	4621      	mov	r1, r4
 800a07e:	f7ff ff5f 	bl	8009f40 <__sflush_r>
 800a082:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a084:	07da      	lsls	r2, r3, #31
 800a086:	4605      	mov	r5, r0
 800a088:	d4e4      	bmi.n	800a054 <_fflush_r+0xc>
 800a08a:	89a3      	ldrh	r3, [r4, #12]
 800a08c:	059b      	lsls	r3, r3, #22
 800a08e:	d4e1      	bmi.n	800a054 <_fflush_r+0xc>
 800a090:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a092:	f7fe f9eb 	bl	800846c <__retarget_lock_release_recursive>
 800a096:	e7dd      	b.n	800a054 <_fflush_r+0xc>

0800a098 <__swhatbuf_r>:
 800a098:	b570      	push	{r4, r5, r6, lr}
 800a09a:	460c      	mov	r4, r1
 800a09c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0a0:	2900      	cmp	r1, #0
 800a0a2:	b096      	sub	sp, #88	@ 0x58
 800a0a4:	4615      	mov	r5, r2
 800a0a6:	461e      	mov	r6, r3
 800a0a8:	da0d      	bge.n	800a0c6 <__swhatbuf_r+0x2e>
 800a0aa:	89a3      	ldrh	r3, [r4, #12]
 800a0ac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a0b0:	f04f 0100 	mov.w	r1, #0
 800a0b4:	bf14      	ite	ne
 800a0b6:	2340      	movne	r3, #64	@ 0x40
 800a0b8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a0bc:	2000      	movs	r0, #0
 800a0be:	6031      	str	r1, [r6, #0]
 800a0c0:	602b      	str	r3, [r5, #0]
 800a0c2:	b016      	add	sp, #88	@ 0x58
 800a0c4:	bd70      	pop	{r4, r5, r6, pc}
 800a0c6:	466a      	mov	r2, sp
 800a0c8:	f000 f862 	bl	800a190 <_fstat_r>
 800a0cc:	2800      	cmp	r0, #0
 800a0ce:	dbec      	blt.n	800a0aa <__swhatbuf_r+0x12>
 800a0d0:	9901      	ldr	r1, [sp, #4]
 800a0d2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a0d6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a0da:	4259      	negs	r1, r3
 800a0dc:	4159      	adcs	r1, r3
 800a0de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a0e2:	e7eb      	b.n	800a0bc <__swhatbuf_r+0x24>

0800a0e4 <__smakebuf_r>:
 800a0e4:	898b      	ldrh	r3, [r1, #12]
 800a0e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a0e8:	079d      	lsls	r5, r3, #30
 800a0ea:	4606      	mov	r6, r0
 800a0ec:	460c      	mov	r4, r1
 800a0ee:	d507      	bpl.n	800a100 <__smakebuf_r+0x1c>
 800a0f0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a0f4:	6023      	str	r3, [r4, #0]
 800a0f6:	6123      	str	r3, [r4, #16]
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	6163      	str	r3, [r4, #20]
 800a0fc:	b003      	add	sp, #12
 800a0fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a100:	ab01      	add	r3, sp, #4
 800a102:	466a      	mov	r2, sp
 800a104:	f7ff ffc8 	bl	800a098 <__swhatbuf_r>
 800a108:	9f00      	ldr	r7, [sp, #0]
 800a10a:	4605      	mov	r5, r0
 800a10c:	4639      	mov	r1, r7
 800a10e:	4630      	mov	r0, r6
 800a110:	f7ff f86e 	bl	80091f0 <_malloc_r>
 800a114:	b948      	cbnz	r0, 800a12a <__smakebuf_r+0x46>
 800a116:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a11a:	059a      	lsls	r2, r3, #22
 800a11c:	d4ee      	bmi.n	800a0fc <__smakebuf_r+0x18>
 800a11e:	f023 0303 	bic.w	r3, r3, #3
 800a122:	f043 0302 	orr.w	r3, r3, #2
 800a126:	81a3      	strh	r3, [r4, #12]
 800a128:	e7e2      	b.n	800a0f0 <__smakebuf_r+0xc>
 800a12a:	89a3      	ldrh	r3, [r4, #12]
 800a12c:	6020      	str	r0, [r4, #0]
 800a12e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a132:	81a3      	strh	r3, [r4, #12]
 800a134:	9b01      	ldr	r3, [sp, #4]
 800a136:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a13a:	b15b      	cbz	r3, 800a154 <__smakebuf_r+0x70>
 800a13c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a140:	4630      	mov	r0, r6
 800a142:	f000 f837 	bl	800a1b4 <_isatty_r>
 800a146:	b128      	cbz	r0, 800a154 <__smakebuf_r+0x70>
 800a148:	89a3      	ldrh	r3, [r4, #12]
 800a14a:	f023 0303 	bic.w	r3, r3, #3
 800a14e:	f043 0301 	orr.w	r3, r3, #1
 800a152:	81a3      	strh	r3, [r4, #12]
 800a154:	89a3      	ldrh	r3, [r4, #12]
 800a156:	431d      	orrs	r5, r3
 800a158:	81a5      	strh	r5, [r4, #12]
 800a15a:	e7cf      	b.n	800a0fc <__smakebuf_r+0x18>

0800a15c <memmove>:
 800a15c:	4288      	cmp	r0, r1
 800a15e:	b510      	push	{r4, lr}
 800a160:	eb01 0402 	add.w	r4, r1, r2
 800a164:	d902      	bls.n	800a16c <memmove+0x10>
 800a166:	4284      	cmp	r4, r0
 800a168:	4623      	mov	r3, r4
 800a16a:	d807      	bhi.n	800a17c <memmove+0x20>
 800a16c:	1e43      	subs	r3, r0, #1
 800a16e:	42a1      	cmp	r1, r4
 800a170:	d008      	beq.n	800a184 <memmove+0x28>
 800a172:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a176:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a17a:	e7f8      	b.n	800a16e <memmove+0x12>
 800a17c:	4402      	add	r2, r0
 800a17e:	4601      	mov	r1, r0
 800a180:	428a      	cmp	r2, r1
 800a182:	d100      	bne.n	800a186 <memmove+0x2a>
 800a184:	bd10      	pop	{r4, pc}
 800a186:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a18a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a18e:	e7f7      	b.n	800a180 <memmove+0x24>

0800a190 <_fstat_r>:
 800a190:	b538      	push	{r3, r4, r5, lr}
 800a192:	4d07      	ldr	r5, [pc, #28]	@ (800a1b0 <_fstat_r+0x20>)
 800a194:	2300      	movs	r3, #0
 800a196:	4604      	mov	r4, r0
 800a198:	4608      	mov	r0, r1
 800a19a:	4611      	mov	r1, r2
 800a19c:	602b      	str	r3, [r5, #0]
 800a19e:	f7f7 fe29 	bl	8001df4 <_fstat>
 800a1a2:	1c43      	adds	r3, r0, #1
 800a1a4:	d102      	bne.n	800a1ac <_fstat_r+0x1c>
 800a1a6:	682b      	ldr	r3, [r5, #0]
 800a1a8:	b103      	cbz	r3, 800a1ac <_fstat_r+0x1c>
 800a1aa:	6023      	str	r3, [r4, #0]
 800a1ac:	bd38      	pop	{r3, r4, r5, pc}
 800a1ae:	bf00      	nop
 800a1b0:	200005e8 	.word	0x200005e8

0800a1b4 <_isatty_r>:
 800a1b4:	b538      	push	{r3, r4, r5, lr}
 800a1b6:	4d06      	ldr	r5, [pc, #24]	@ (800a1d0 <_isatty_r+0x1c>)
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	4604      	mov	r4, r0
 800a1bc:	4608      	mov	r0, r1
 800a1be:	602b      	str	r3, [r5, #0]
 800a1c0:	f7f7 fe28 	bl	8001e14 <_isatty>
 800a1c4:	1c43      	adds	r3, r0, #1
 800a1c6:	d102      	bne.n	800a1ce <_isatty_r+0x1a>
 800a1c8:	682b      	ldr	r3, [r5, #0]
 800a1ca:	b103      	cbz	r3, 800a1ce <_isatty_r+0x1a>
 800a1cc:	6023      	str	r3, [r4, #0]
 800a1ce:	bd38      	pop	{r3, r4, r5, pc}
 800a1d0:	200005e8 	.word	0x200005e8

0800a1d4 <_sbrk_r>:
 800a1d4:	b538      	push	{r3, r4, r5, lr}
 800a1d6:	4d06      	ldr	r5, [pc, #24]	@ (800a1f0 <_sbrk_r+0x1c>)
 800a1d8:	2300      	movs	r3, #0
 800a1da:	4604      	mov	r4, r0
 800a1dc:	4608      	mov	r0, r1
 800a1de:	602b      	str	r3, [r5, #0]
 800a1e0:	f7f7 fe30 	bl	8001e44 <_sbrk>
 800a1e4:	1c43      	adds	r3, r0, #1
 800a1e6:	d102      	bne.n	800a1ee <_sbrk_r+0x1a>
 800a1e8:	682b      	ldr	r3, [r5, #0]
 800a1ea:	b103      	cbz	r3, 800a1ee <_sbrk_r+0x1a>
 800a1ec:	6023      	str	r3, [r4, #0]
 800a1ee:	bd38      	pop	{r3, r4, r5, pc}
 800a1f0:	200005e8 	.word	0x200005e8

0800a1f4 <memcpy>:
 800a1f4:	440a      	add	r2, r1
 800a1f6:	4291      	cmp	r1, r2
 800a1f8:	f100 33ff 	add.w	r3, r0, #4294967295
 800a1fc:	d100      	bne.n	800a200 <memcpy+0xc>
 800a1fe:	4770      	bx	lr
 800a200:	b510      	push	{r4, lr}
 800a202:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a206:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a20a:	4291      	cmp	r1, r2
 800a20c:	d1f9      	bne.n	800a202 <memcpy+0xe>
 800a20e:	bd10      	pop	{r4, pc}

0800a210 <__assert_func>:
 800a210:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a212:	4614      	mov	r4, r2
 800a214:	461a      	mov	r2, r3
 800a216:	4b09      	ldr	r3, [pc, #36]	@ (800a23c <__assert_func+0x2c>)
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	4605      	mov	r5, r0
 800a21c:	68d8      	ldr	r0, [r3, #12]
 800a21e:	b954      	cbnz	r4, 800a236 <__assert_func+0x26>
 800a220:	4b07      	ldr	r3, [pc, #28]	@ (800a240 <__assert_func+0x30>)
 800a222:	461c      	mov	r4, r3
 800a224:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a228:	9100      	str	r1, [sp, #0]
 800a22a:	462b      	mov	r3, r5
 800a22c:	4905      	ldr	r1, [pc, #20]	@ (800a244 <__assert_func+0x34>)
 800a22e:	f000 f86f 	bl	800a310 <fiprintf>
 800a232:	f000 f87f 	bl	800a334 <abort>
 800a236:	4b04      	ldr	r3, [pc, #16]	@ (800a248 <__assert_func+0x38>)
 800a238:	e7f4      	b.n	800a224 <__assert_func+0x14>
 800a23a:	bf00      	nop
 800a23c:	20000070 	.word	0x20000070
 800a240:	0800ae4e 	.word	0x0800ae4e
 800a244:	0800ae20 	.word	0x0800ae20
 800a248:	0800ae13 	.word	0x0800ae13

0800a24c <_calloc_r>:
 800a24c:	b570      	push	{r4, r5, r6, lr}
 800a24e:	fba1 5402 	umull	r5, r4, r1, r2
 800a252:	b93c      	cbnz	r4, 800a264 <_calloc_r+0x18>
 800a254:	4629      	mov	r1, r5
 800a256:	f7fe ffcb 	bl	80091f0 <_malloc_r>
 800a25a:	4606      	mov	r6, r0
 800a25c:	b928      	cbnz	r0, 800a26a <_calloc_r+0x1e>
 800a25e:	2600      	movs	r6, #0
 800a260:	4630      	mov	r0, r6
 800a262:	bd70      	pop	{r4, r5, r6, pc}
 800a264:	220c      	movs	r2, #12
 800a266:	6002      	str	r2, [r0, #0]
 800a268:	e7f9      	b.n	800a25e <_calloc_r+0x12>
 800a26a:	462a      	mov	r2, r5
 800a26c:	4621      	mov	r1, r4
 800a26e:	f7fe f86d 	bl	800834c <memset>
 800a272:	e7f5      	b.n	800a260 <_calloc_r+0x14>

0800a274 <__ascii_mbtowc>:
 800a274:	b082      	sub	sp, #8
 800a276:	b901      	cbnz	r1, 800a27a <__ascii_mbtowc+0x6>
 800a278:	a901      	add	r1, sp, #4
 800a27a:	b142      	cbz	r2, 800a28e <__ascii_mbtowc+0x1a>
 800a27c:	b14b      	cbz	r3, 800a292 <__ascii_mbtowc+0x1e>
 800a27e:	7813      	ldrb	r3, [r2, #0]
 800a280:	600b      	str	r3, [r1, #0]
 800a282:	7812      	ldrb	r2, [r2, #0]
 800a284:	1e10      	subs	r0, r2, #0
 800a286:	bf18      	it	ne
 800a288:	2001      	movne	r0, #1
 800a28a:	b002      	add	sp, #8
 800a28c:	4770      	bx	lr
 800a28e:	4610      	mov	r0, r2
 800a290:	e7fb      	b.n	800a28a <__ascii_mbtowc+0x16>
 800a292:	f06f 0001 	mvn.w	r0, #1
 800a296:	e7f8      	b.n	800a28a <__ascii_mbtowc+0x16>

0800a298 <_realloc_r>:
 800a298:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a29c:	4680      	mov	r8, r0
 800a29e:	4615      	mov	r5, r2
 800a2a0:	460c      	mov	r4, r1
 800a2a2:	b921      	cbnz	r1, 800a2ae <_realloc_r+0x16>
 800a2a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a2a8:	4611      	mov	r1, r2
 800a2aa:	f7fe bfa1 	b.w	80091f0 <_malloc_r>
 800a2ae:	b92a      	cbnz	r2, 800a2bc <_realloc_r+0x24>
 800a2b0:	f7fe ff2a 	bl	8009108 <_free_r>
 800a2b4:	2400      	movs	r4, #0
 800a2b6:	4620      	mov	r0, r4
 800a2b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2bc:	f000 f841 	bl	800a342 <_malloc_usable_size_r>
 800a2c0:	4285      	cmp	r5, r0
 800a2c2:	4606      	mov	r6, r0
 800a2c4:	d802      	bhi.n	800a2cc <_realloc_r+0x34>
 800a2c6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a2ca:	d8f4      	bhi.n	800a2b6 <_realloc_r+0x1e>
 800a2cc:	4629      	mov	r1, r5
 800a2ce:	4640      	mov	r0, r8
 800a2d0:	f7fe ff8e 	bl	80091f0 <_malloc_r>
 800a2d4:	4607      	mov	r7, r0
 800a2d6:	2800      	cmp	r0, #0
 800a2d8:	d0ec      	beq.n	800a2b4 <_realloc_r+0x1c>
 800a2da:	42b5      	cmp	r5, r6
 800a2dc:	462a      	mov	r2, r5
 800a2de:	4621      	mov	r1, r4
 800a2e0:	bf28      	it	cs
 800a2e2:	4632      	movcs	r2, r6
 800a2e4:	f7ff ff86 	bl	800a1f4 <memcpy>
 800a2e8:	4621      	mov	r1, r4
 800a2ea:	4640      	mov	r0, r8
 800a2ec:	f7fe ff0c 	bl	8009108 <_free_r>
 800a2f0:	463c      	mov	r4, r7
 800a2f2:	e7e0      	b.n	800a2b6 <_realloc_r+0x1e>

0800a2f4 <__ascii_wctomb>:
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	4608      	mov	r0, r1
 800a2f8:	b141      	cbz	r1, 800a30c <__ascii_wctomb+0x18>
 800a2fa:	2aff      	cmp	r2, #255	@ 0xff
 800a2fc:	d904      	bls.n	800a308 <__ascii_wctomb+0x14>
 800a2fe:	228a      	movs	r2, #138	@ 0x8a
 800a300:	601a      	str	r2, [r3, #0]
 800a302:	f04f 30ff 	mov.w	r0, #4294967295
 800a306:	4770      	bx	lr
 800a308:	700a      	strb	r2, [r1, #0]
 800a30a:	2001      	movs	r0, #1
 800a30c:	4770      	bx	lr
	...

0800a310 <fiprintf>:
 800a310:	b40e      	push	{r1, r2, r3}
 800a312:	b503      	push	{r0, r1, lr}
 800a314:	4601      	mov	r1, r0
 800a316:	ab03      	add	r3, sp, #12
 800a318:	4805      	ldr	r0, [pc, #20]	@ (800a330 <fiprintf+0x20>)
 800a31a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a31e:	6800      	ldr	r0, [r0, #0]
 800a320:	9301      	str	r3, [sp, #4]
 800a322:	f7ff fcf5 	bl	8009d10 <_vfiprintf_r>
 800a326:	b002      	add	sp, #8
 800a328:	f85d eb04 	ldr.w	lr, [sp], #4
 800a32c:	b003      	add	sp, #12
 800a32e:	4770      	bx	lr
 800a330:	20000070 	.word	0x20000070

0800a334 <abort>:
 800a334:	b508      	push	{r3, lr}
 800a336:	2006      	movs	r0, #6
 800a338:	f000 f834 	bl	800a3a4 <raise>
 800a33c:	2001      	movs	r0, #1
 800a33e:	f7f7 fd09 	bl	8001d54 <_exit>

0800a342 <_malloc_usable_size_r>:
 800a342:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a346:	1f18      	subs	r0, r3, #4
 800a348:	2b00      	cmp	r3, #0
 800a34a:	bfbc      	itt	lt
 800a34c:	580b      	ldrlt	r3, [r1, r0]
 800a34e:	18c0      	addlt	r0, r0, r3
 800a350:	4770      	bx	lr

0800a352 <_raise_r>:
 800a352:	291f      	cmp	r1, #31
 800a354:	b538      	push	{r3, r4, r5, lr}
 800a356:	4605      	mov	r5, r0
 800a358:	460c      	mov	r4, r1
 800a35a:	d904      	bls.n	800a366 <_raise_r+0x14>
 800a35c:	2316      	movs	r3, #22
 800a35e:	6003      	str	r3, [r0, #0]
 800a360:	f04f 30ff 	mov.w	r0, #4294967295
 800a364:	bd38      	pop	{r3, r4, r5, pc}
 800a366:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a368:	b112      	cbz	r2, 800a370 <_raise_r+0x1e>
 800a36a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a36e:	b94b      	cbnz	r3, 800a384 <_raise_r+0x32>
 800a370:	4628      	mov	r0, r5
 800a372:	f000 f831 	bl	800a3d8 <_getpid_r>
 800a376:	4622      	mov	r2, r4
 800a378:	4601      	mov	r1, r0
 800a37a:	4628      	mov	r0, r5
 800a37c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a380:	f000 b818 	b.w	800a3b4 <_kill_r>
 800a384:	2b01      	cmp	r3, #1
 800a386:	d00a      	beq.n	800a39e <_raise_r+0x4c>
 800a388:	1c59      	adds	r1, r3, #1
 800a38a:	d103      	bne.n	800a394 <_raise_r+0x42>
 800a38c:	2316      	movs	r3, #22
 800a38e:	6003      	str	r3, [r0, #0]
 800a390:	2001      	movs	r0, #1
 800a392:	e7e7      	b.n	800a364 <_raise_r+0x12>
 800a394:	2100      	movs	r1, #0
 800a396:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a39a:	4620      	mov	r0, r4
 800a39c:	4798      	blx	r3
 800a39e:	2000      	movs	r0, #0
 800a3a0:	e7e0      	b.n	800a364 <_raise_r+0x12>
	...

0800a3a4 <raise>:
 800a3a4:	4b02      	ldr	r3, [pc, #8]	@ (800a3b0 <raise+0xc>)
 800a3a6:	4601      	mov	r1, r0
 800a3a8:	6818      	ldr	r0, [r3, #0]
 800a3aa:	f7ff bfd2 	b.w	800a352 <_raise_r>
 800a3ae:	bf00      	nop
 800a3b0:	20000070 	.word	0x20000070

0800a3b4 <_kill_r>:
 800a3b4:	b538      	push	{r3, r4, r5, lr}
 800a3b6:	4d07      	ldr	r5, [pc, #28]	@ (800a3d4 <_kill_r+0x20>)
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	4604      	mov	r4, r0
 800a3bc:	4608      	mov	r0, r1
 800a3be:	4611      	mov	r1, r2
 800a3c0:	602b      	str	r3, [r5, #0]
 800a3c2:	f7f7 fcb7 	bl	8001d34 <_kill>
 800a3c6:	1c43      	adds	r3, r0, #1
 800a3c8:	d102      	bne.n	800a3d0 <_kill_r+0x1c>
 800a3ca:	682b      	ldr	r3, [r5, #0]
 800a3cc:	b103      	cbz	r3, 800a3d0 <_kill_r+0x1c>
 800a3ce:	6023      	str	r3, [r4, #0]
 800a3d0:	bd38      	pop	{r3, r4, r5, pc}
 800a3d2:	bf00      	nop
 800a3d4:	200005e8 	.word	0x200005e8

0800a3d8 <_getpid_r>:
 800a3d8:	f7f7 bca4 	b.w	8001d24 <_getpid>

0800a3dc <_init>:
 800a3dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3de:	bf00      	nop
 800a3e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3e2:	bc08      	pop	{r3}
 800a3e4:	469e      	mov	lr, r3
 800a3e6:	4770      	bx	lr

0800a3e8 <_fini>:
 800a3e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3ea:	bf00      	nop
 800a3ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3ee:	bc08      	pop	{r3}
 800a3f0:	469e      	mov	lr, r3
 800a3f2:	4770      	bx	lr
