/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [13:0] _01_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_11z;
  wire [17:0] celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire [41:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_0z ? celloutsig_1_4z : celloutsig_1_1z[3];
  assign celloutsig_0_0z = in_data[55] | ~(in_data[93]);
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_3z[6:3], celloutsig_0_0z, celloutsig_0_1z };
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _01_ <= 14'h0000;
    else _01_ <= { celloutsig_1_1z, celloutsig_1_5z[8:5], celloutsig_1_5z[8:6], celloutsig_1_5z[1:0] };
  assign celloutsig_1_4z = { in_data[138:133], celloutsig_1_0z } || { celloutsig_1_2z[3:2], celloutsig_1_1z };
  assign celloutsig_1_17z = celloutsig_1_10z[0] & ~(celloutsig_1_2z[2]);
  assign celloutsig_0_7z = { celloutsig_0_2z[34:25], celloutsig_0_0z } % { 1'h1, celloutsig_0_5z[3:0], _00_ };
  assign celloutsig_1_0z = in_data[150:147] != in_data[139:136];
  assign celloutsig_0_5z = ~ celloutsig_0_3z;
  assign celloutsig_0_9z = ~ { _00_[4:1], celloutsig_0_0z };
  assign celloutsig_1_2z = ~ in_data[135:126];
  assign celloutsig_0_2z = ~ { in_data[54:14], celloutsig_0_1z };
  assign celloutsig_1_11z = ~ celloutsig_1_6z[3:0];
  assign celloutsig_0_3z = ~ celloutsig_0_2z[11:5];
  assign celloutsig_0_1z = & in_data[59:49];
  assign celloutsig_0_12z = { celloutsig_0_5z[4:1], celloutsig_0_3z, celloutsig_0_3z } >> { celloutsig_0_7z[10:4], celloutsig_0_7z };
  assign celloutsig_1_10z = in_data[188:186] <<< celloutsig_1_5z[8:6];
  assign celloutsig_1_19z = { celloutsig_1_17z, celloutsig_1_5z[8:5], celloutsig_1_5z[8:6], celloutsig_1_5z[1:0], celloutsig_1_0z } <<< { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_0_11z = celloutsig_0_9z[4:1] - celloutsig_0_2z[37:34];
  assign celloutsig_1_1z = { in_data[126:123], celloutsig_1_0z } - in_data[119:115];
  assign celloutsig_1_6z = { celloutsig_1_5z[6:5], celloutsig_1_5z[8:6], celloutsig_1_5z[1], celloutsig_1_4z } - celloutsig_1_2z[7:1];
  assign celloutsig_1_18z = { _01_[5:1], celloutsig_1_11z, celloutsig_1_0z } - { celloutsig_1_8z[4:2], celloutsig_1_8z[2], celloutsig_1_8z[0], celloutsig_1_1z };
  assign { celloutsig_1_5z[8:6], celloutsig_1_5z[1:0], celloutsig_1_5z[5] } = ~ { celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_1_8z[0], celloutsig_1_8z[3], celloutsig_1_8z[4], celloutsig_1_8z[2] } = ~ { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z[4], celloutsig_1_0z };
  assign celloutsig_1_5z[4:2] = celloutsig_1_5z[8:6];
  assign celloutsig_1_8z[1] = celloutsig_1_8z[2];
  assign { out_data[137:128], out_data[106:96], out_data[35:32], out_data[17:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
