INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:37:34 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 buffer16/outs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            buffer7/dataReg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.911ns (23.287%)  route 3.001ns (76.713%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=536, unset)          0.508     0.508    buffer16/clk
    SLICE_X12Y121        FDRE                                         r  buffer16/outs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_fdre_C_Q)         0.254     0.762 f  buffer16/outs_reg[5]/Q
                         net (fo=5, routed)           0.326     1.088    buffer16/control/buffer16_outs[3]
    SLICE_X14Y121        LUT2 (Prop_lut2_I1_O)        0.043     1.131 r  buffer16/control/result0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.131    cmpi0/S[1]
    SLICE_X14Y121        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.277     1.408 r  cmpi0/result0_carry/CO[2]
                         net (fo=42, routed)          0.635     2.043    buffer17/control/CO[0]
    SLICE_X3Y119         LUT6 (Prop_lut6_I1_O)        0.122     2.165 r  buffer17/control/transmitValue_i_8/O
                         net (fo=1, routed)           0.224     2.389    buffer17/control/transmitValue_i_8_n_0
    SLICE_X3Y119         LUT6 (Prop_lut6_I1_O)        0.043     2.432 r  buffer17/control/transmitValue_i_5__1/O
                         net (fo=2, routed)           0.437     2.870    buffer17/control/transmitValue_i_5__1_n_0
    SLICE_X3Y116         LUT6 (Prop_lut6_I4_O)        0.043     2.913 r  buffer17/control/transmitValue_i_2__5/O
                         net (fo=8, routed)           0.322     3.234    buffer17/control/outputValid_reg_2
    SLICE_X4Y115         LUT6 (Prop_lut6_I2_O)        0.043     3.277 f  buffer17/control/transmitValue_i_6__2/O
                         net (fo=3, routed)           0.443     3.720    buffer16/control/transmitValue_reg_10
    SLICE_X9Y119         LUT6 (Prop_lut6_I5_O)        0.043     3.763 f  buffer16/control/transmitValue_i_3__2/O
                         net (fo=12, routed)          0.275     4.038    fork6/control/generateBlocks[0].regblock/dataReg_reg[5]_0
    SLICE_X11Y119        LUT6 (Prop_lut6_I2_O)        0.043     4.081 r  fork6/control/generateBlocks[0].regblock/dataReg[5]_i_1__0/O
                         net (fo=6, routed)           0.339     4.420    buffer7/E[0]
    SLICE_X12Y120        FDRE                                         r  buffer7/dataReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=536, unset)          0.483     5.683    buffer7/clk
    SLICE_X12Y120        FDRE                                         r  buffer7/dataReg_reg[2]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
    SLICE_X12Y120        FDRE (Setup_fdre_C_CE)      -0.169     5.478    buffer7/dataReg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.478    
                         arrival time                          -4.420    
  -------------------------------------------------------------------
                         slack                                  1.058    




