
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     music_player_impl1.ngd -o music_player_impl1_map.ncd -pr
     music_player_impl1.prf -mp music_player_impl1.mrp -lpf C:/Users/Argon/Deskt
     op/Verilog/music_uart_player/impl1/music_player_impl1.lpf -lpf
     C:/Users/Argon/Desktop/Verilog/music_uart_player/music_player.lpf -c 0 -gui
     
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.8.0.115.3
Mapped on:  02/21/21  01:49:20

Design Summary
--------------

   Number of registers:    128 out of  4635 (3%)
      PFU registers:          128 out of  4320 (3%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:        81 out of  2160 (4%)
      SLICEs as Logic/ROM:     81 out of  2160 (4%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         38 out of  2160 (2%)
   Number of LUT4s:        159 out of  4320 (4%)
      Number used as logic LUTs:         83
      Number used as distributed RAM:     0
      Number used as ripple logic:       76
      Number used as shift registers:     0
   Number of PIO sites used: 7 + 4(JTAG) out of 105 (10%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net sys_clk_c_enable_13: 1 loads, 1 rising, 0 falling (Driver:
     recv_done_flag_I_0_2_lut_rep_16 )

                                    Page 1




Design:  top                                           Date:  02/21/21  01:49:20

Design Summary (cont)
---------------------
     Net sys_clk_c: 69 loads, 69 rising, 0 falling (Driver: PIO sys_clk )
   Number of Clock Enables:  7
     Net sys_clk_c_enable_13: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_1: 1 loads, 1 LSLICEs
     Net u_uart_send/sys_clk_c_enable_50: 8 loads, 8 LSLICEs
     Net u_uart_send/sys_clk_c_enable_38: 1 loads, 1 LSLICEs
     Net u_uart_recv/sys_clk_c_enable_2: 1 loads, 1 LSLICEs
     Net u_uart_recv/sys_clk_c_enable_37: 8 loads, 8 LSLICEs
     Net u_uart_recv/sys_clk_c_enable_35: 4 loads, 4 LSLICEs
   Number of LSRs:  6
     Net uart_tx_busy: 9 loads, 9 LSLICEs
     Net m_beep/n254: 10 loads, 10 LSLICEs
     Net n777: 9 loads, 9 LSLICEs
     Net u_uart_recv/rx_flag: 13 loads, 13 LSLICEs
     Net u_uart_recv/uart_data_7__N_73: 4 loads, 4 LSLICEs
     Net u_uart_recv/n776: 9 loads, 9 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net u_uart_recv/rx_flag: 16 loads
     Net uart_tx_busy: 13 loads
     Net m_beep/n254: 10 loads
     Net u_uart_recv/n169: 10 loads
     Net n777: 9 loads
     Net u_uart_recv/n170: 9 loads
     Net u_uart_recv/n173: 9 loads
     Net u_uart_recv/n776: 9 loads
     Net u_uart_recv/uart_rxd_d1: 9 loads
     Net u_uart_send/n15: 9 loads




   Number of warnings:  2
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: input pad net 'switch_2' has no legal load.
WARNING - map: IO buffer missing for top level port switch_2...logic will be
     discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| blink               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| beep                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| uart_txd            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  top                                           Date:  02/21/21  01:49:20

IO (PIO) Attributes (cont)
--------------------------
| sys_clk             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sys_rst_n           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| switch_1            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| uart_rxd            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i1433 undriven or does not drive anything - clipped.
Signal n1713 was merged into signal uart_tx_busy
Signal u_uart_recv/n773 was merged into signal u_uart_recv/uart_data_7__N_73
Signal u_uart_recv/n420 was merged into signal u_uart_recv/rx_flag
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal u_uart_recv/clk_cnt_222_add_4_17/S1 undriven or does not drive anything -
     clipped.
Signal u_uart_recv/clk_cnt_222_add_4_17/CO undriven or does not drive anything -
     clipped.
Signal u_uart_recv/clk_cnt_222_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal u_uart_recv/clk_cnt_222_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal u_uart_send/clk_cnt_224_add_4_17/S1 undriven or does not drive anything -
     clipped.
Signal u_uart_send/clk_cnt_224_add_4_17/CO undriven or does not drive anything -
     clipped.
Signal u_uart_send/clk_cnt_224_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal u_uart_send/clk_cnt_224_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal m_beep/add_192_19/CO undriven or does not drive anything - clipped.
Signal m_beep/time_cnt_225_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal m_beep/time_cnt_225_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal m_beep/add_192_1/S0 undriven or does not drive anything - clipped.
Signal m_beep/add_192_1/CI undriven or does not drive anything - clipped.
Signal m_beep/time_cnt_225_add_4_19/S1 undriven or does not drive anything -
     clipped.
Signal m_beep/time_cnt_225_add_4_19/CO undriven or does not drive anything -
     clipped.
Block u_uart_loop/tx_busy_I_0_1_lut_rep_17 was optimized away.
Block u_uart_recv/i541_1_lut was optimized away.
Block u_uart_recv/i227_1_lut was optimized away.
Block i1 was optimized away.

Memory Usage
------------


     


                                    Page 3




Design:  top                                           Date:  02/21/21  01:49:20

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'sys_rst_n_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'sys_rst_n_c' via the GSR component.

     Type and number of components of the type: 
   Register = 1 

     Type and instance name of component: 
   Register : blink_I_0_19

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'sys_rst_n_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 99 

     Type and instance name of component: 
   Register : m_beep/time_cnt_225__i0
   Register : m_beep/time_cnt_225__i17
   Register : m_beep/time_cnt_225__i16
   Register : m_beep/time_cnt_225__i15
   Register : m_beep/time_cnt_225__i14
   Register : m_beep/time_cnt_225__i13
   Register : m_beep/time_cnt_225__i12
   Register : m_beep/time_cnt_225__i11
   Register : m_beep/time_cnt_225__i10
   Register : m_beep/time_cnt_225__i9
   Register : m_beep/time_cnt_225__i8
   Register : m_beep/time_cnt_225__i7
   Register : m_beep/time_cnt_225__i6
   Register : m_beep/time_cnt_225__i5
   Register : m_beep/time_cnt_225__i4
   Register : m_beep/time_cnt_225__i3
   Register : m_beep/time_cnt_225__i2
   Register : m_beep/time_cnt_225__i1
   Register : u_uart_send/tx_cnt_FSM_i2
   Register : u_uart_send/tx_cnt_FSM_i1

                                    Page 4




Design:  top                                           Date:  02/21/21  01:49:20

GSR Usage (cont)
----------------
   Register : u_uart_send/tx_cnt_FSM_i0
   Register : u_uart_send/clk_cnt_224__i14
   Register : u_uart_send/clk_cnt_224__i13
   Register : u_uart_send/clk_cnt_224__i12
   Register : u_uart_send/clk_cnt_224__i11
   Register : u_uart_send/clk_cnt_224__i10
   Register : u_uart_send/clk_cnt_224__i9
   Register : u_uart_send/clk_cnt_224__i8
   Register : u_uart_send/clk_cnt_224__i7
   Register : u_uart_send/clk_cnt_224__i6
   Register : u_uart_send/clk_cnt_224__i5
   Register : u_uart_send/clk_cnt_224__i4
   Register : u_uart_send/clk_cnt_224__i3
   Register : u_uart_send/clk_cnt_224__i2
   Register : u_uart_send/clk_cnt_224__i1
   Register : u_uart_send/clk_cnt_224__i0
   Register : u_uart_send/tx_cnt_FSM_i15
   Register : u_uart_send/clk_cnt_224__i15
   Register : u_uart_send/uart_txd_47
   Register : u_uart_send/tx_cnt_FSM_i3
   Register : u_uart_send/tx_cnt_FSM_i14
   Register : u_uart_send/tx_cnt_FSM_i13
   Register : u_uart_send/tx_cnt_FSM_i12
   Register : u_uart_send/tx_cnt_FSM_i11
   Register : u_uart_send/tx_cnt_FSM_i10
   Register : u_uart_send/tx_cnt_FSM_i9
   Register : u_uart_send/tx_cnt_FSM_i8
   Register : u_uart_send/tx_cnt_FSM_i7
   Register : u_uart_send/tx_cnt_FSM_i6
   Register : u_uart_send/tx_cnt_FSM_i5
   Register : u_uart_send/tx_cnt_FSM_i4
   Register : u_uart_recv/rxdata__i0
   Register : u_uart_recv/clk_cnt_222__i14
   Register : u_uart_recv/clk_cnt_222__i13
   Register : u_uart_recv/clk_cnt_222__i12
   Register : u_uart_recv/clk_cnt_222__i11
   Register : u_uart_recv/clk_cnt_222__i10
   Register : u_uart_recv/clk_cnt_222__i9
   Register : u_uart_recv/clk_cnt_222__i8
   Register : u_uart_recv/clk_cnt_222__i7
   Register : u_uart_recv/clk_cnt_222__i6
   Register : u_uart_recv/clk_cnt_222__i5
   Register : u_uart_recv/clk_cnt_222__i4
   Register : u_uart_recv/clk_cnt_222__i3
   Register : u_uart_recv/clk_cnt_222__i2
   Register : u_uart_recv/clk_cnt_222__i1
   Register : u_uart_recv/clk_cnt_222__i0
   Register : u_uart_recv/rx_cnt_FSM_i15
   Register : u_uart_recv/rx_cnt_FSM_i14
   Register : u_uart_recv/rx_cnt_FSM_i13
   Register : u_uart_recv/rx_cnt_FSM_i12
   Register : u_uart_recv/rx_cnt_FSM_i11
   Register : u_uart_recv/rx_cnt_FSM_i10
   Register : u_uart_recv/rx_cnt_FSM_i9
   Register : u_uart_recv/rx_cnt_FSM_i8
   Register : u_uart_recv/rx_cnt_FSM_i7

                                    Page 5




Design:  top                                           Date:  02/21/21  01:49:20

GSR Usage (cont)
----------------
   Register : u_uart_recv/rx_cnt_FSM_i6
   Register : u_uart_recv/rx_cnt_FSM_i5
   Register : u_uart_recv/rx_cnt_FSM_i4
   Register : u_uart_recv/rx_cnt_FSM_i3
   Register : u_uart_recv/rx_cnt_FSM_i2
   Register : u_uart_recv/rx_cnt_FSM_i1
   Register : u_uart_recv/rxdata__i7
   Register : u_uart_recv/rxdata__i6
   Register : u_uart_recv/rxdata__i5
   Register : u_uart_recv/rxdata__i4
   Register : u_uart_recv/rxdata__i3
   Register : u_uart_recv/rxdata__i2
   Register : u_uart_recv/rxdata__i1
   Register : u_uart_recv/uart_data__i7
   Register : u_uart_recv/uart_data__i6
   Register : u_uart_recv/uart_data__i5
   Register : u_uart_recv/uart_data__i4
   Register : u_uart_recv/uart_data__i3
   Register : u_uart_recv/uart_data__i2
   Register : u_uart_recv/uart_data__i1
   Register : u_uart_recv/clk_cnt_222__i15
   Register : u_uart_recv/rx_cnt_FSM_i0
   Register : u_uart_recv/uart_data__i0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 50 MB
        


























                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.
