# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do reloj_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Frank/Desktop/reloj_prueva/bintobcd.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:44:59 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Frank/Desktop/reloj_prueva/bintobcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bintobcd
# -- Compiling architecture structural of bintobcd
# End time: 08:45:00 on Jun 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frank/Desktop/reloj_prueva/my_components.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:45:00 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Frank/Desktop/reloj_prueva/my_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package my_components
# End time: 08:45:00 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frank/Desktop/reloj_prueva/hexa.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:45:00 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Frank/Desktop/reloj_prueva/hexa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hexa
# -- Compiling architecture structural_0 of hexa
# End time: 08:45:00 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frank/Desktop/reloj_prueva/divisor_freq.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:45:00 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Frank/Desktop/reloj_prueva/divisor_freq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity divisor_freq
# -- Compiling architecture structural of divisor_freq
# End time: 08:45:00 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frank/Desktop/reloj_prueva/counter.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:45:00 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Frank/Desktop/reloj_prueva/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture arq of counter
# End time: 08:45:00 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frank/Desktop/reloj_prueva/comparator_gt.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:45:01 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Frank/Desktop/reloj_prueva/comparator_gt.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator_gt
# -- Compiling architecture arq of comparator_gt
# End time: 08:45:01 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frank/Desktop/reloj_prueva/comparator.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:45:01 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Frank/Desktop/reloj_prueva/comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator
# -- Compiling architecture arq of comparator
# End time: 08:45:01 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frank/Desktop/reloj_prueva/reloj.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:45:01 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Frank/Desktop/reloj_prueva/reloj.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_components
# -- Compiling entity reloj
# -- Compiling architecture arq of reloj
# End time: 08:45:01 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Frank/Desktop/reloj_prueva/simulation/questa/reloj.vht}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:45:01 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Frank/Desktop/reloj_prueva/simulation/questa/reloj.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reloj_vhd_tb
# -- Compiling architecture reloj_arch of reloj_vhd_tb
# ** Warning: C:/Users/Frank/Desktop/reloj_prueva/simulation/questa/reloj.vht(35): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 08:45:01 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  reloj_vhd_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" reloj_vhd_tb 
# Start time: 08:45:01 on Jun 26,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.reloj_vhd_tb(reloj_arch)#1
# Loading ieee.numeric_std(body)
# Loading work.my_components
# Loading work.reloj(arq)#1
# Loading work.divisor_freq(structural)#1
# Loading work.counter(arq)#1
# Loading work.comparator(arq)#1
# Loading work.bintobcd(structural)#1
# Loading work.hexa(structural_0)#1
# Loading work.counter(arq)#2
# Loading work.comparator_gt(arq)#1
# 
# do C:/Users/Frank/Desktop/reloj_prueva/start.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Frank@LAPTOP-8T02M9KL.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {../../bintobcd.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:45:07 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work ../../bintobcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bintobcd
# -- Compiling architecture structural of bintobcd
# End time: 08:45:07 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../my_components.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:45:08 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work ../../my_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package my_components
# End time: 08:45:08 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../hexa.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:45:08 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work ../../hexa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hexa
# -- Compiling architecture structural_0 of hexa
# End time: 08:45:08 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../divisor_freq.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:45:08 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work ../../divisor_freq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity divisor_freq
# -- Compiling architecture structural of divisor_freq
# End time: 08:45:08 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../counter.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:45:08 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work ../../counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture arq of counter
# End time: 08:45:08 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../comparator_gt.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:45:08 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work ../../comparator_gt.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator_gt
# -- Compiling architecture arq of comparator_gt
# End time: 08:45:08 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../comparator.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:45:09 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work ../../comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator
# -- Compiling architecture arq of comparator
# End time: 08:45:09 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../reloj.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:45:09 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work ../../reloj.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_components
# -- Compiling entity reloj
# -- Compiling architecture arq of reloj
# End time: 08:45:09 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {reloj.vht}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:45:09 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work reloj.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reloj_vhd_tb
# -- Compiling architecture reloj_arch of reloj_vhd_tb
# ** Warning: reloj.vht(35): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 08:45:09 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  reloj_vhd_tb
# End time: 08:45:10 on Jun 26,2024, Elapsed time: 0:00:09
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" reloj_vhd_tb 
# Start time: 08:45:10 on Jun 26,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.reloj_vhd_tb(reloj_arch)#1
# Loading ieee.numeric_std(body)
# Loading work.my_components
# Loading work.reloj(arq)#1
# Loading work.divisor_freq(structural)#1
# Loading work.counter(arq)#1
# Loading work.comparator(arq)#1
# Loading work.bintobcd(structural)#1
# Loading work.hexa(structural_0)#1
# Loading work.counter(arq)#2
# Loading work.comparator_gt(arq)#1
# 
#add wave *
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /reloj_vhd_tb/borrar
# add wave -noupdate /reloj_vhd_tb/clk
# add wave -noupdate /reloj_vhd_tb/display_0
# add wave -noupdate /reloj_vhd_tb/display_1
# add wave -noupdate /reloj_vhd_tb/display_2
# add wave -noupdate /reloj_vhd_tb/display_3
# add wave -noupdate /reloj_vhd_tb/display_4
# add wave -noupdate /reloj_vhd_tb/display_5
# add wave -noupdate /reloj_vhd_tb/ini_pausa
# add wave -noupdate /reloj_vhd_tb/min_value
# add wave -noupdate /reloj_vhd_tb/reset_1h
# add wave -noupdate /reloj_vhd_tb/sel
# add wave -noupdate /reloj_vhd_tb/i1/reset_n
# add wave -noupdate /reloj_vhd_tb/time_gt40
# add wave -noupdate /reloj_vhd_tb/i1/time_gt40
# add wave -noupdate -divider internal
# add wave -noupdate /reloj_vhd_tb/i1/clk_en
# add wave -noupdate -radix unsigned /reloj_vhd_tb/i1/seg
# add wave -noupdate -radix unsigned /reloj_vhd_tb/i1/min
# add wave -noupdate -radix unsigned /reloj_vhd_tb/i1/hor
# add wave -noupdate /reloj_vhd_tb/i1/start_hor
# add wave -noupdate /reloj_vhd_tb/i1/start_min
# add wave -noupdate /reloj_vhd_tb/i1/start_seg
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {153442 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {7900500 ps} {8110500 ps}
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /reloj_vhd_tb/i1/contador3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /reloj_vhd_tb/i1/contador2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /reloj_vhd_tb/i1/contador1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /reloj_vhd_tb/i1/divisor1
# ** Failure: Assertion violation.
#    Time: 16500 ns  Iteration: 0  Process: /reloj_vhd_tb/always File: C:/Users/Frank/Desktop/reloj_prueva/simulation/questa/reloj.vht
# Break in Process always at C:/Users/Frank/Desktop/reloj_prueva/simulation/questa/reloj.vht line 136
# End time: 08:46:23 on Jun 26,2024, Elapsed time: 0:01:13
# Errors: 1, Warnings: 4
