INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.sim/sim_1/synth/func/CLAdder_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLAdder
INFO: [VRFC 10-311] analyzing module glbl
