// Seed: 2222747999
module module_0 (
    input  uwire id_0,
    input  wor   id_1,
    output logic id_2
);
  always @(*) id_2 = #(1) -1;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input supply1 id_2,
    output logic id_3,
    input tri0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input wor id_7,
    output tri id_8,
    input supply1 id_9,
    output tri id_10,
    input supply0 id_11,
    output uwire id_12,
    input supply0 id_13,
    input wor id_14,
    input wand id_15,
    input supply1 id_16,
    output tri0 id_17,
    output tri id_18
);
  assign id_8 = id_11;
  module_0 modCall_1 (
      id_4,
      id_13,
      id_3
  );
  assign modCall_1.id_1 = 0;
  always @(posedge id_16) begin : LABEL_0
    id_3 <= -1;
  end
endmodule
