

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Sun Sep  4 23:23:22 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  145656482|  145656496|  0.485 sec|  0.485 sec|  145656483|  145656497|     none|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+----------+----------+-----------+-----------+----------+----------+----------+
        |                                 |                      |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline |
        |             Instance            |        Module        |    min   |    max   |    min    |    max    |    min   |    max   |   Type   |
        +---------------------------------+----------------------+----------+----------+-----------+-----------+----------+----------+----------+
        |grp_kernel0_x0_fu_114            |kernel0_x0            |  63853160|  63853166|  0.213 sec|  0.213 sec|  50336738|  56756227|  dataflow|
        |grp_kernel0_x1_fu_130            |kernel0_x1            |  79537545|  79537553|  0.265 sec|  0.265 sec|  75502538|  75502538|  dataflow|
        |grp_nondf_kernel_heat_x0_fu_142  |nondf_kernel_heat_x0  |   2265772|   2265772|   7.552 ms|   7.552 ms|   2265772|   2265772|      none|
        |grp_nondf_kernel_heat_x1_fu_148  |nondf_kernel_heat_x1  |   2265772|   2265772|   7.552 ms|   7.552 ms|   2265772|   2265772|      none|
        +---------------------------------+----------------------+----------+----------+-----------+-----------+----------+----------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       12|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |      648|   1826|   630529|   492805|   432|
|Memory               |       60|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      266|     -|
|Register             |        -|      -|      274|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |      708|   1826|   630803|   493083|   432|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       52|     59|       73|      114|   135|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       13|     14|       18|       28|    33|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+------+--------+--------+-----+
    |             Instance            |        Module        | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
    +---------------------------------+----------------------+---------+------+--------+--------+-----+
    |control_s_axi_U                  |control_s_axi         |        0|     0|     316|     552|    0|
    |gmem_A_m_axi_U                   |gmem_A_m_axi          |       30|     0|    1415|    1585|    0|
    |gmem_B_m_axi_U                   |gmem_B_m_axi          |       30|     0|    1415|    1585|    0|
    |gmem_C_m_axi_U                   |gmem_C_m_axi          |       30|     0|    1415|    1585|    0|
    |gmem_D_m_axi_U                   |gmem_D_m_axi          |       30|     0|    1415|    1585|    0|
    |grp_kernel0_x0_fu_114            |kernel0_x0            |      288|  1024|  314064|  235009|   64|
    |grp_kernel0_x1_fu_130            |kernel0_x1            |      240|   768|  287261|  221739|  112|
    |grp_nondf_kernel_heat_x0_fu_142  |nondf_kernel_heat_x0  |        0|    17|   11614|   14583|  128|
    |grp_nondf_kernel_heat_x1_fu_148  |nondf_kernel_heat_x1  |        0|    17|   11614|   14582|  128|
    +---------------------------------+----------------------+---------+------+--------+--------+-----+
    |Total                            |                      |      648|  1826|  630529|  492805|  432|
    +---------------------------------+----------------------+---------+------+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |   Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |temp_C1_V_U  |temp_C1_V  |       15|  0|   0|    0|  1024|  512|     1|       524288|
    |temp_D1_V_U  |temp_D1_V  |       15|  0|   0|    0|  1024|  512|     1|       524288|
    |temp_C2_V_U  |temp_D1_V  |       15|  0|   0|    0|  1024|  512|     1|       524288|
    |temp_D2_V_U  |temp_D1_V  |       15|  0|   0|    0|  1024|  512|     1|       524288|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |           |       60|  0|   0|    0|  4096| 2048|     4|      2097152|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                         |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done         |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_kernel0_x0_fu_114_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_kernel0_x0_fu_114_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_kernel0_x1_fu_130_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_kernel0_x1_fu_130_ap_ready  |        or|   0|  0|   2|           1|           1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0|  12|           6|           6|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  37|          7|    1|          7|
    |ap_done             |   9|          2|    1|          2|
    |gmem_A_ARVALID      |   9|          2|    1|          2|
    |gmem_A_RREADY       |   9|          2|    1|          2|
    |gmem_B_ARVALID      |   9|          2|    1|          2|
    |gmem_B_RREADY       |   9|          2|    1|          2|
    |gmem_C_ARVALID      |   9|          2|    1|          2|
    |gmem_C_RREADY       |   9|          2|    1|          2|
    |gmem_D_AWVALID      |   9|          2|    1|          2|
    |gmem_D_BREADY       |   9|          2|    1|          2|
    |gmem_D_WVALID       |   9|          2|    1|          2|
    |temp_C1_V_address0  |  14|          3|   10|         30|
    |temp_C1_V_ce0       |  14|          3|    1|          3|
    |temp_C2_V_address0  |  14|          3|   10|         30|
    |temp_C2_V_ce0       |  14|          3|    1|          3|
    |temp_C2_V_we0       |   9|          2|    1|          2|
    |temp_D1_V_address0  |  14|          3|   10|         30|
    |temp_D1_V_ce0       |  14|          3|    1|          3|
    |temp_D1_V_we0       |   9|          2|    1|          2|
    |temp_D2_V_address0  |  14|          3|   10|         30|
    |temp_D2_V_ce0       |  14|          3|    1|          3|
    |temp_D2_V_we0       |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 266|         57|   58|        165|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |A_read_reg_169                                |  64|   0|   64|          0|
    |B_read_reg_164                                |  64|   0|   64|          0|
    |C_read_reg_159                                |  64|   0|   64|          0|
    |D_read_reg_154                                |  64|   0|   64|          0|
    |ap_CS_fsm                                     |   6|   0|    6|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_rst_n_inv                                  |   1|   0|    1|          0|
    |ap_rst_reg_1                                  |   1|   0|    1|          0|
    |ap_rst_reg_2                                  |   1|   0|    1|          0|
    |ap_sync_reg_grp_kernel0_x0_fu_114_ap_done     |   1|   0|    1|          0|
    |ap_sync_reg_grp_kernel0_x0_fu_114_ap_ready    |   1|   0|    1|          0|
    |ap_sync_reg_grp_kernel0_x1_fu_130_ap_done     |   1|   0|    1|          0|
    |ap_sync_reg_grp_kernel0_x1_fu_130_ap_ready    |   1|   0|    1|          0|
    |grp_kernel0_x0_fu_114_ap_start_reg            |   1|   0|    1|          0|
    |grp_kernel0_x1_fu_130_ap_start_reg            |   1|   0|    1|          0|
    |grp_nondf_kernel_heat_x0_fu_142_ap_start_reg  |   1|   0|    1|          0|
    |grp_nondf_kernel_heat_x1_fu_148_ap_start_reg  |   1|   0|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 274|   0|  274|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           top|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           top|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           top|  return value|
|m_axi_gmem_A_AWVALID   |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWREADY   |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWADDR    |  out|   64|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWID      |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWLEN     |  out|    8|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWSIZE    |  out|    3|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWBURST   |  out|    2|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWLOCK    |  out|    2|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWCACHE   |  out|    4|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWPROT    |  out|    3|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWQOS     |  out|    4|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWREGION  |  out|    4|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWUSER    |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WVALID    |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WREADY    |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WDATA     |  out|  512|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WSTRB     |  out|   64|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WLAST     |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WID       |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WUSER     |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARVALID   |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARREADY   |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARADDR    |  out|   64|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARID      |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARLEN     |  out|    8|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARSIZE    |  out|    3|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARBURST   |  out|    2|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARLOCK    |  out|    2|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARCACHE   |  out|    4|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARPROT    |  out|    3|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARQOS     |  out|    4|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARREGION  |  out|    4|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARUSER    |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RVALID    |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RREADY    |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RDATA     |   in|  512|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RLAST     |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RID       |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RUSER     |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RRESP     |   in|    2|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BVALID    |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BREADY    |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BRESP     |   in|    2|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BID       |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BUSER     |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_B_AWVALID   |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWREADY   |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWADDR    |  out|   64|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWID      |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWLEN     |  out|    8|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWSIZE    |  out|    3|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWBURST   |  out|    2|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWLOCK    |  out|    2|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWCACHE   |  out|    4|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWPROT    |  out|    3|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWQOS     |  out|    4|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWREGION  |  out|    4|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWUSER    |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WVALID    |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WREADY    |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WDATA     |  out|  512|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WSTRB     |  out|   64|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WLAST     |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WID       |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WUSER     |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARVALID   |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARREADY   |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARADDR    |  out|   64|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARID      |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARLEN     |  out|    8|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARSIZE    |  out|    3|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARBURST   |  out|    2|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARLOCK    |  out|    2|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARCACHE   |  out|    4|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARPROT    |  out|    3|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARQOS     |  out|    4|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARREGION  |  out|    4|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARUSER    |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RVALID    |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RREADY    |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RDATA     |   in|  512|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RLAST     |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RID       |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RUSER     |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RRESP     |   in|    2|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BVALID    |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BREADY    |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BRESP     |   in|    2|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BID       |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BUSER     |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_C_AWVALID   |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWREADY   |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWADDR    |  out|   64|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWID      |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWLEN     |  out|    8|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWSIZE    |  out|    3|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWBURST   |  out|    2|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWLOCK    |  out|    2|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWCACHE   |  out|    4|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWPROT    |  out|    3|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWQOS     |  out|    4|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWREGION  |  out|    4|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWUSER    |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WVALID    |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WREADY    |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WDATA     |  out|  512|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WSTRB     |  out|   64|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WLAST     |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WID       |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WUSER     |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARVALID   |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARREADY   |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARADDR    |  out|   64|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARID      |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARLEN     |  out|    8|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARSIZE    |  out|    3|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARBURST   |  out|    2|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARLOCK    |  out|    2|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARCACHE   |  out|    4|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARPROT    |  out|    3|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARQOS     |  out|    4|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARREGION  |  out|    4|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARUSER    |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RVALID    |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RREADY    |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RDATA     |   in|  512|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RLAST     |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RID       |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RUSER     |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RRESP     |   in|    2|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BVALID    |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BREADY    |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BRESP     |   in|    2|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BID       |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BUSER     |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_D_AWVALID   |  out|    1|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWREADY   |   in|    1|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWADDR    |  out|   64|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWID      |  out|    1|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWLEN     |  out|    8|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWSIZE    |  out|    3|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWBURST   |  out|    2|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWLOCK    |  out|    2|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWCACHE   |  out|    4|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWPROT    |  out|    3|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWQOS     |  out|    4|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWREGION  |  out|    4|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWUSER    |  out|    1|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_WVALID    |  out|    1|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_WREADY    |   in|    1|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_WDATA     |  out|  512|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_WSTRB     |  out|   64|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_WLAST     |  out|    1|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_WID       |  out|    1|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_WUSER     |  out|    1|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARVALID   |  out|    1|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARREADY   |   in|    1|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARADDR    |  out|   64|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARID      |  out|    1|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARLEN     |  out|    8|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARSIZE    |  out|    3|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARBURST   |  out|    2|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARLOCK    |  out|    2|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARCACHE   |  out|    4|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARPROT    |  out|    3|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARQOS     |  out|    4|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARREGION  |  out|    4|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARUSER    |  out|    1|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_RVALID    |   in|    1|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_RREADY    |  out|    1|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_RDATA     |   in|  512|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_RLAST     |   in|    1|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_RID       |   in|    1|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_RUSER     |   in|    1|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_RRESP     |   in|    2|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_BVALID    |   in|    1|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_BREADY    |  out|    1|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_BRESP     |   in|    2|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_BID       |   in|    1|          m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_BUSER     |   in|    1|          m_axi|        gmem_D|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%D_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %D"   --->   Operation 7 'read' 'D_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C"   --->   Operation 8 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B"   --->   Operation 9 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A"   --->   Operation 10 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.20ns)   --->   "%temp_C1_V = alloca i64 1" [./dut.cpp:27799]   --->   Operation 11 'alloca' 'temp_C1_V' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 12 [1/1] (1.20ns)   --->   "%temp_D1_V = alloca i64 1" [./dut.cpp:27799]   --->   Operation 12 'alloca' 'temp_D1_V' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 13 [1/1] (1.20ns)   --->   "%temp_C2_V = alloca i64 1" [./dut.cpp:27800]   --->   Operation 13 'alloca' 'temp_C2_V' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 14 [1/1] (1.20ns)   --->   "%temp_D2_V = alloca i64 1" [./dut.cpp:27800]   --->   Operation 14 'alloca' 'temp_D2_V' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln27801 = call void @kernel0_x0, i512 %gmem_A, i512 %gmem_B, i64 %A_read, i64 %B_read, i512 %temp_C1_V, i512 %temp_D1_V" [./dut.cpp:27801]   --->   Operation 15 'call' 'call_ln27801' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln27801 = call void @kernel0_x0, i512 %gmem_A, i512 %gmem_B, i64 %A_read, i64 %B_read, i512 %temp_C1_V, i512 %temp_D1_V" [./dut.cpp:27801]   --->   Operation 16 'call' 'call_ln27801' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln27802 = call void @nondf_kernel_heat_x0, i512 %temp_C1_V, i512 %temp_C2_V" [./dut.cpp:27802]   --->   Operation 17 'call' 'call_ln27802' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln27803 = call void @nondf_kernel_heat_x1, i512 %temp_D1_V, i512 %temp_D2_V" [./dut.cpp:27803]   --->   Operation 18 'call' 'call_ln27803' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln27802 = call void @nondf_kernel_heat_x0, i512 %temp_C1_V, i512 %temp_C2_V" [./dut.cpp:27802]   --->   Operation 19 'call' 'call_ln27802' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln27803 = call void @nondf_kernel_heat_x1, i512 %temp_D1_V, i512 %temp_D2_V" [./dut.cpp:27803]   --->   Operation 20 'call' 'call_ln27803' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln27804 = call void @kernel0_x1, i512 %gmem_C, i512 %gmem_D, i512 %temp_C2_V, i512 %temp_D2_V, i64 %C_read, i64 %D_read" [./dut.cpp:27804]   --->   Operation 21 'call' 'call_ln27804' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_269"   --->   Operation 22 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_246, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_A, void @empty_813, i32 0, i32 0, void @empty_295, i32 64, i32 0, void @empty_72, void @empty_1641, void @empty_295, i32 16, i32 16, i32 16, i32 16, void @empty_295, void @empty_295"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_A"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_B, void @empty_813, i32 0, i32 0, void @empty_295, i32 64, i32 0, void @empty_1636, void @empty_1641, void @empty_295, i32 16, i32 16, i32 16, i32 16, void @empty_295, void @empty_295"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_B"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_C, void @empty_813, i32 0, i32 0, void @empty_295, i32 64, i32 0, void @empty_1646, void @empty_1641, void @empty_295, i32 16, i32 16, i32 16, i32 16, void @empty_295, void @empty_295"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_C"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_D, void @empty_813, i32 0, i32 0, void @empty_295, i32 64, i32 0, void @empty_1645, void @empty_1641, void @empty_295, i32 16, i32 16, i32 16, i32 16, void @empty_295, void @empty_295"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_D"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_1644, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_290, void @empty_74, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_627"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_819, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_627"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_1644, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_290, void @empty_49, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_627"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_819, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_627"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_1644, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_290, void @empty_67, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_627"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_819, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_627"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %D, void @empty_1644, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_290, void @empty_248, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_627"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %D, void @empty_819, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_627"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1644, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_290, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln27804 = call void @kernel0_x1, i512 %gmem_C, i512 %gmem_D, i512 %temp_C2_V, i512 %temp_D2_V, i64 %C_read, i64 %D_read" [./dut.cpp:27804]   --->   Operation 41 'call' 'call_ln27804' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln27805 = ret" [./dut.cpp:27805]   --->   Operation 42 'ret' 'ret_ln27805' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ D]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
D_read            (read         ) [ 0011111]
C_read            (read         ) [ 0011111]
B_read            (read         ) [ 0010000]
A_read            (read         ) [ 0010000]
temp_C1_V         (alloca       ) [ 0011100]
temp_D1_V         (alloca       ) [ 0011100]
temp_C2_V         (alloca       ) [ 0011111]
temp_D2_V         (alloca       ) [ 0011111]
call_ln27801      (call         ) [ 0000000]
call_ln27802      (call         ) [ 0000000]
call_ln27803      (call         ) [ 0000000]
spectopmodule_ln0 (spectopmodule) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
call_ln27804      (call         ) [ 0000000]
ret_ln27805       (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem_C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem_D">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_D"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="C">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="D">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel0_x0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nondf_kernel_heat_x0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nondf_kernel_heat_x1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel0_x1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_269"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_246"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_295"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_813"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_72"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1641"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1636"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1646"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1645"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1644"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_290"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_74"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_627"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_819"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_67"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_248"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="temp_C1_V_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_C1_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="temp_D1_V_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_D1_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="temp_C2_V_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_C2_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="temp_D2_V_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_D2_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="D_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="C_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="B_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="A_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_kernel0_x0_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="512" slack="0"/>
<pin id="117" dir="0" index="2" bw="512" slack="0"/>
<pin id="118" dir="0" index="3" bw="64" slack="0"/>
<pin id="119" dir="0" index="4" bw="64" slack="0"/>
<pin id="120" dir="0" index="5" bw="512" slack="0"/>
<pin id="121" dir="0" index="6" bw="512" slack="0"/>
<pin id="122" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27801/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_kernel0_x1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="512" slack="0"/>
<pin id="133" dir="0" index="2" bw="512" slack="0"/>
<pin id="134" dir="0" index="3" bw="512" slack="2147483647"/>
<pin id="135" dir="0" index="4" bw="512" slack="2147483647"/>
<pin id="136" dir="0" index="5" bw="64" slack="4"/>
<pin id="137" dir="0" index="6" bw="64" slack="4"/>
<pin id="138" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27804/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_nondf_kernel_heat_x0_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="512" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27802/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_nondf_kernel_heat_x1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="512" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27803/3 "/>
</bind>
</comp>

<comp id="154" class="1005" name="D_read_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="4"/>
<pin id="156" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="D_read "/>
</bind>
</comp>

<comp id="159" class="1005" name="C_read_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="4"/>
<pin id="161" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="C_read "/>
</bind>
</comp>

<comp id="164" class="1005" name="B_read_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="169" class="1005" name="A_read_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="108" pin="2"/><net_sink comp="114" pin=3"/></net>

<net id="127"><net_src comp="102" pin="2"/><net_sink comp="114" pin=4"/></net>

<net id="128"><net_src comp="74" pin="1"/><net_sink comp="114" pin=5"/></net>

<net id="129"><net_src comp="78" pin="1"/><net_sink comp="114" pin=6"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="90" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="130" pin=6"/></net>

<net id="162"><net_src comp="96" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="130" pin=5"/></net>

<net id="167"><net_src comp="102" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="172"><net_src comp="108" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="114" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_D | {5 6 }
 - Input state : 
	Port: top : gmem_A | {1 2 }
	Port: top : gmem_B | {1 2 }
	Port: top : gmem_C | {5 6 }
	Port: top : A | {1 }
	Port: top : B | {1 }
	Port: top : C | {1 }
	Port: top : D | {1 }
  - Chain level:
	State 1
		call_ln27801 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |      grp_kernel0_x0_fu_114      |   288   |   1024  | 583.015 |  265262 |  123884 |    64   |
|   call   |      grp_kernel0_x1_fu_130      |   240   |   768   | 499.846 |  258569 |  123247 |   112   |
|          | grp_nondf_kernel_heat_x0_fu_142 |    0    |    17   | 8.41238 |  11169  |   9700  |   128   |
|          | grp_nondf_kernel_heat_x1_fu_148 |    0    |    17   | 8.41238 |  11169  |   9700  |   128   |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        D_read_read_fu_90        |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |        C_read_read_fu_96        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        B_read_read_fu_102       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        A_read_read_fu_108       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |   528   |   1826  | 1099.69 |  546169 |  266531 |   432   |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|temp_C1_V|   15   |    0   |    0   |
|temp_C2_V|   15   |    0   |    0   |
|temp_D1_V|   15   |    0   |    0   |
|temp_D2_V|   15   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |   60   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|A_read_reg_169|   64   |
|B_read_reg_164|   64   |
|C_read_reg_159|   64   |
|D_read_reg_154|   64   |
+--------------+--------+
|     Total    |   256  |
+--------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_kernel0_x0_fu_114 |  p3  |   2  |  64  |   128  ||    9    |
| grp_kernel0_x0_fu_114 |  p4  |   2  |  64  |   128  ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   256  ||  0.774  ||    18   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   528  |  1826  |  1099  | 546169 | 266531 |   432  |
|   Memory  |   60   |    -   |    -   |    0   |    0   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   256  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   588  |  1826  |  1100  | 546425 | 266549 |   432  |
+-----------+--------+--------+--------+--------+--------+--------+
