# simple_ALU
### Team members: Sonya Schuppan, Noa Margalit
Simple Arithmetic Logic Unit as an introduction to Verilog. Completed in my Digital Logic course.
