Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 25 17:01:21 2024
| Host         : PA32 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file miniRV_SoC_timing_summary_routed.rpt -pb miniRV_SoC_timing_summary_routed.pb -rpx miniRV_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : miniRV_SoC
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.605        0.000                      0                 2214        0.230        0.000                      0                 2214        3.000        0.000                       0                   362  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
fpga_clk           {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 20.000}     40.000          25.000          
  clkfbout_cpuclk  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_cpuclk       14.605        0.000                      0                 2214        0.230        0.000                      0                 2214       18.750        0.000                       0                   358  
  clkfbout_cpuclk                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       14.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.605ns  (required time - arrival time)
  Source:                 Core_cpu/U_ifetch/U_PC/pc_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        24.599ns  (logic 2.526ns (10.269%)  route 22.073ns (89.731%))
  Logic Levels:           13  (LUT2=2 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 41.106 - 40.000 ) 
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         1.606     0.850    Core_cpu/U_ifetch/U_PC/cpu_clk_BUFG
    SLICE_X52Y72         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDPE (Prop_fdpe_C_Q)         0.456     1.306 r  Core_cpu/U_ifetch/U_PC/pc_reg[2]/Q
                         net (fo=90, routed)          2.189     3.494    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.124     3.618 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.444     4.062    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.186 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.417     4.603    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.727 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=53, routed)          2.275     7.002    Core_cpu/U_idecode/U_RF/spo[2]
    SLICE_X48Y72         LUT4 (Prop_lut4_I2_O)        0.152     7.154 r  Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_6_11_i_27/O
                         net (fo=7, routed)           1.613     8.767    Core_cpu/U_idecode/U_RF/fpga_rst
    SLICE_X59Y74         LUT6 (Prop_lut6_I0_O)        0.326     9.093 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_58/O
                         net (fo=77, routed)          2.105    11.199    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_121_0
    SLICE_X69Y71         LUT2 (Prop_lut2_I1_O)        0.150    11.349 r  Core_cpu/U_idecode/U_RF/pc[29]_i_4/O
                         net (fo=13, routed)          0.621    11.969    Core_cpu/U_idecode/U_RF/pc[29]_i_4_n_0
    SLICE_X63Y72         LUT2 (Prop_lut2_I1_O)        0.326    12.295 f  Core_cpu/U_idecode/U_RF/pc[31]_i_19/O
                         net (fo=8, routed)           1.418    13.714    Core_cpu/U_idecode/U_RF/pc[29]_i_4_0
    SLICE_X67Y79         LUT4 (Prop_lut4_I2_O)        0.124    13.838 r  Core_cpu/U_idecode/U_RF/pc[25]_i_5/O
                         net (fo=1, routed)           0.481    14.319    Core_cpu/U_idecode/U_RF/pc[25]_i_5_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I2_O)        0.124    14.443 f  Core_cpu/U_idecode/U_RF/pc[25]_i_2/O
                         net (fo=3, routed)           1.551    15.994    Core_cpu/U_idecode/U_RF/pc[25]_i_2_n_0
    SLICE_X52Y78         LUT4 (Prop_lut4_I0_O)        0.124    16.118 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_112/O
                         net (fo=7, routed)           1.033    17.151    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_112_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I4_O)        0.124    17.275 r  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_48/O
                         net (fo=61, routed)          0.812    18.087    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_113_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I3_O)        0.124    18.211 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_90/O
                         net (fo=24, routed)          1.426    19.638    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_90_n_0
    SLICE_X58Y70         LUT5 (Prop_lut5_I2_O)        0.124    19.762 r  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_35/O
                         net (fo=16, routed)          5.687    25.449    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y5          RAMB36E1                                     r  U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         1.719    41.106    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.136    40.971    
                         clock uncertainty           -0.180    40.791    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    40.054    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.054    
                         arrival time                         -25.449    
  -------------------------------------------------------------------
                         slack                                 14.605    

Slack (MET) :             14.690ns  (required time - arrival time)
  Source:                 Core_cpu/U_ifetch/U_PC/pc_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        24.512ns  (logic 2.526ns (10.305%)  route 21.986ns (89.695%))
  Logic Levels:           13  (LUT2=2 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.103ns = ( 41.103 - 40.000 ) 
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         1.606     0.850    Core_cpu/U_ifetch/U_PC/cpu_clk_BUFG
    SLICE_X52Y72         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDPE (Prop_fdpe_C_Q)         0.456     1.306 r  Core_cpu/U_ifetch/U_PC/pc_reg[2]/Q
                         net (fo=90, routed)          2.189     3.494    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.124     3.618 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.444     4.062    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.186 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.417     4.603    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.727 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=53, routed)          2.275     7.002    Core_cpu/U_idecode/U_RF/spo[2]
    SLICE_X48Y72         LUT4 (Prop_lut4_I2_O)        0.152     7.154 r  Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_6_11_i_27/O
                         net (fo=7, routed)           1.613     8.767    Core_cpu/U_idecode/U_RF/fpga_rst
    SLICE_X59Y74         LUT6 (Prop_lut6_I0_O)        0.326     9.093 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_58/O
                         net (fo=77, routed)          2.105    11.199    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_121_0
    SLICE_X69Y71         LUT2 (Prop_lut2_I1_O)        0.150    11.349 r  Core_cpu/U_idecode/U_RF/pc[29]_i_4/O
                         net (fo=13, routed)          0.621    11.969    Core_cpu/U_idecode/U_RF/pc[29]_i_4_n_0
    SLICE_X63Y72         LUT2 (Prop_lut2_I1_O)        0.326    12.295 f  Core_cpu/U_idecode/U_RF/pc[31]_i_19/O
                         net (fo=8, routed)           1.418    13.714    Core_cpu/U_idecode/U_RF/pc[29]_i_4_0
    SLICE_X67Y79         LUT4 (Prop_lut4_I2_O)        0.124    13.838 r  Core_cpu/U_idecode/U_RF/pc[25]_i_5/O
                         net (fo=1, routed)           0.481    14.319    Core_cpu/U_idecode/U_RF/pc[25]_i_5_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I2_O)        0.124    14.443 f  Core_cpu/U_idecode/U_RF/pc[25]_i_2/O
                         net (fo=3, routed)           1.551    15.994    Core_cpu/U_idecode/U_RF/pc[25]_i_2_n_0
    SLICE_X52Y78         LUT4 (Prop_lut4_I0_O)        0.124    16.118 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_112/O
                         net (fo=7, routed)           1.033    17.151    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_112_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I4_O)        0.124    17.275 r  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_48/O
                         net (fo=61, routed)          0.812    18.087    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_113_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I3_O)        0.124    18.211 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_90/O
                         net (fo=24, routed)          1.426    19.638    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_90_n_0
    SLICE_X58Y70         LUT5 (Prop_lut5_I2_O)        0.124    19.762 r  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_35/O
                         net (fo=16, routed)          5.600    25.361    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y4          RAMB36E1                                     r  U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         1.716    41.103    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.136    40.968    
                         clock uncertainty           -0.180    40.788    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    40.051    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.051    
                         arrival time                         -25.361    
  -------------------------------------------------------------------
                         slack                                 14.690    

Slack (MET) :             14.756ns  (required time - arrival time)
  Source:                 Core_cpu/U_ifetch/U_PC/pc_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        24.461ns  (logic 2.526ns (10.327%)  route 21.935ns (89.673%))
  Logic Levels:           13  (LUT2=2 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 41.118 - 40.000 ) 
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         1.606     0.850    Core_cpu/U_ifetch/U_PC/cpu_clk_BUFG
    SLICE_X52Y72         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDPE (Prop_fdpe_C_Q)         0.456     1.306 r  Core_cpu/U_ifetch/U_PC/pc_reg[2]/Q
                         net (fo=90, routed)          2.189     3.494    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.124     3.618 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.444     4.062    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.186 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.417     4.603    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.727 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=53, routed)          2.275     7.002    Core_cpu/U_idecode/U_RF/spo[2]
    SLICE_X48Y72         LUT4 (Prop_lut4_I2_O)        0.152     7.154 r  Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_6_11_i_27/O
                         net (fo=7, routed)           1.613     8.767    Core_cpu/U_idecode/U_RF/fpga_rst
    SLICE_X59Y74         LUT6 (Prop_lut6_I0_O)        0.326     9.093 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_58/O
                         net (fo=77, routed)          2.105    11.199    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_121_0
    SLICE_X69Y71         LUT2 (Prop_lut2_I1_O)        0.150    11.349 r  Core_cpu/U_idecode/U_RF/pc[29]_i_4/O
                         net (fo=13, routed)          0.621    11.969    Core_cpu/U_idecode/U_RF/pc[29]_i_4_n_0
    SLICE_X63Y72         LUT2 (Prop_lut2_I1_O)        0.326    12.295 f  Core_cpu/U_idecode/U_RF/pc[31]_i_19/O
                         net (fo=8, routed)           1.418    13.714    Core_cpu/U_idecode/U_RF/pc[29]_i_4_0
    SLICE_X67Y79         LUT4 (Prop_lut4_I2_O)        0.124    13.838 r  Core_cpu/U_idecode/U_RF/pc[25]_i_5/O
                         net (fo=1, routed)           0.481    14.319    Core_cpu/U_idecode/U_RF/pc[25]_i_5_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I2_O)        0.124    14.443 f  Core_cpu/U_idecode/U_RF/pc[25]_i_2/O
                         net (fo=3, routed)           1.551    15.994    Core_cpu/U_idecode/U_RF/pc[25]_i_2_n_0
    SLICE_X52Y78         LUT4 (Prop_lut4_I0_O)        0.124    16.118 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_112/O
                         net (fo=7, routed)           1.033    17.151    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_112_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I4_O)        0.124    17.275 r  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_48/O
                         net (fo=61, routed)          0.812    18.087    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_113_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I3_O)        0.124    18.211 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_90/O
                         net (fo=24, routed)          1.570    19.781    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_90_n_0
    SLICE_X58Y68         LUT5 (Prop_lut5_I2_O)        0.124    19.905 r  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_39/O
                         net (fo=16, routed)          5.405    25.310    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/dina[0]
    RAMB36_X0Y0          RAMB36E1                                     r  U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         1.731    41.118    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.136    40.983    
                         clock uncertainty           -0.180    40.803    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    40.066    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.066    
                         arrival time                         -25.310    
  -------------------------------------------------------------------
                         slack                                 14.756    

Slack (MET) :             14.782ns  (required time - arrival time)
  Source:                 Core_cpu/U_ifetch/U_PC/pc_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        24.434ns  (logic 2.526ns (10.338%)  route 21.908ns (89.662%))
  Logic Levels:           13  (LUT2=2 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 41.118 - 40.000 ) 
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         1.606     0.850    Core_cpu/U_ifetch/U_PC/cpu_clk_BUFG
    SLICE_X52Y72         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDPE (Prop_fdpe_C_Q)         0.456     1.306 r  Core_cpu/U_ifetch/U_PC/pc_reg[2]/Q
                         net (fo=90, routed)          2.189     3.494    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.124     3.618 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.444     4.062    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.186 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.417     4.603    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.727 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=53, routed)          2.275     7.002    Core_cpu/U_idecode/U_RF/spo[2]
    SLICE_X48Y72         LUT4 (Prop_lut4_I2_O)        0.152     7.154 r  Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_6_11_i_27/O
                         net (fo=7, routed)           1.613     8.767    Core_cpu/U_idecode/U_RF/fpga_rst
    SLICE_X59Y74         LUT6 (Prop_lut6_I0_O)        0.326     9.093 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_58/O
                         net (fo=77, routed)          2.105    11.199    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_121_0
    SLICE_X69Y71         LUT2 (Prop_lut2_I1_O)        0.150    11.349 r  Core_cpu/U_idecode/U_RF/pc[29]_i_4/O
                         net (fo=13, routed)          0.621    11.969    Core_cpu/U_idecode/U_RF/pc[29]_i_4_n_0
    SLICE_X63Y72         LUT2 (Prop_lut2_I1_O)        0.326    12.295 f  Core_cpu/U_idecode/U_RF/pc[31]_i_19/O
                         net (fo=8, routed)           1.418    13.714    Core_cpu/U_idecode/U_RF/pc[29]_i_4_0
    SLICE_X67Y79         LUT4 (Prop_lut4_I2_O)        0.124    13.838 r  Core_cpu/U_idecode/U_RF/pc[25]_i_5/O
                         net (fo=1, routed)           0.481    14.319    Core_cpu/U_idecode/U_RF/pc[25]_i_5_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I2_O)        0.124    14.443 f  Core_cpu/U_idecode/U_RF/pc[25]_i_2/O
                         net (fo=3, routed)           1.551    15.994    Core_cpu/U_idecode/U_RF/pc[25]_i_2_n_0
    SLICE_X52Y78         LUT4 (Prop_lut4_I0_O)        0.124    16.118 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_112/O
                         net (fo=7, routed)           1.033    17.151    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_112_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I4_O)        0.124    17.275 r  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_48/O
                         net (fo=61, routed)          0.812    18.087    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_113_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I3_O)        0.124    18.211 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_90/O
                         net (fo=24, routed)          1.457    19.669    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_90_n_0
    SLICE_X58Y71         LUT5 (Prop_lut5_I2_O)        0.124    19.793 r  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_38/O
                         net (fo=16, routed)          5.491    25.284    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y0          RAMB36E1                                     r  U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         1.731    41.118    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.136    40.983    
                         clock uncertainty           -0.180    40.803    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    40.066    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.066    
                         arrival time                         -25.284    
  -------------------------------------------------------------------
                         slack                                 14.782    

Slack (MET) :             14.792ns  (required time - arrival time)
  Source:                 Core_cpu/U_ifetch/U_PC/pc_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        24.424ns  (logic 2.526ns (10.342%)  route 21.898ns (89.658%))
  Logic Levels:           13  (LUT2=2 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 41.118 - 40.000 ) 
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         1.606     0.850    Core_cpu/U_ifetch/U_PC/cpu_clk_BUFG
    SLICE_X52Y72         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDPE (Prop_fdpe_C_Q)         0.456     1.306 r  Core_cpu/U_ifetch/U_PC/pc_reg[2]/Q
                         net (fo=90, routed)          2.189     3.494    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.124     3.618 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.444     4.062    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.186 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.417     4.603    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.727 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=53, routed)          2.275     7.002    Core_cpu/U_idecode/U_RF/spo[2]
    SLICE_X48Y72         LUT4 (Prop_lut4_I2_O)        0.152     7.154 r  Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_6_11_i_27/O
                         net (fo=7, routed)           1.613     8.767    Core_cpu/U_idecode/U_RF/fpga_rst
    SLICE_X59Y74         LUT6 (Prop_lut6_I0_O)        0.326     9.093 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_58/O
                         net (fo=77, routed)          2.105    11.199    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_121_0
    SLICE_X69Y71         LUT2 (Prop_lut2_I1_O)        0.150    11.349 r  Core_cpu/U_idecode/U_RF/pc[29]_i_4/O
                         net (fo=13, routed)          0.621    11.969    Core_cpu/U_idecode/U_RF/pc[29]_i_4_n_0
    SLICE_X63Y72         LUT2 (Prop_lut2_I1_O)        0.326    12.295 f  Core_cpu/U_idecode/U_RF/pc[31]_i_19/O
                         net (fo=8, routed)           1.418    13.714    Core_cpu/U_idecode/U_RF/pc[29]_i_4_0
    SLICE_X67Y79         LUT4 (Prop_lut4_I2_O)        0.124    13.838 r  Core_cpu/U_idecode/U_RF/pc[25]_i_5/O
                         net (fo=1, routed)           0.481    14.319    Core_cpu/U_idecode/U_RF/pc[25]_i_5_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I2_O)        0.124    14.443 f  Core_cpu/U_idecode/U_RF/pc[25]_i_2/O
                         net (fo=3, routed)           1.551    15.994    Core_cpu/U_idecode/U_RF/pc[25]_i_2_n_0
    SLICE_X52Y78         LUT4 (Prop_lut4_I0_O)        0.124    16.118 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_112/O
                         net (fo=7, routed)           1.033    17.151    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_112_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I4_O)        0.124    17.275 r  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_48/O
                         net (fo=61, routed)          0.812    18.087    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_113_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I3_O)        0.124    18.211 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_90/O
                         net (fo=24, routed)          1.426    19.638    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_90_n_0
    SLICE_X58Y70         LUT5 (Prop_lut5_I2_O)        0.124    19.762 r  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_35/O
                         net (fo=16, routed)          5.512    25.274    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y0          RAMB36E1                                     r  U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         1.731    41.118    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.136    40.983    
                         clock uncertainty           -0.180    40.803    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    40.066    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.066    
                         arrival time                         -25.274    
  -------------------------------------------------------------------
                         slack                                 14.792    

Slack (MET) :             14.826ns  (required time - arrival time)
  Source:                 Core_cpu/U_ifetch/U_PC/pc_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        24.378ns  (logic 2.526ns (10.362%)  route 21.852ns (89.638%))
  Logic Levels:           13  (LUT2=2 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 41.106 - 40.000 ) 
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         1.606     0.850    Core_cpu/U_ifetch/U_PC/cpu_clk_BUFG
    SLICE_X52Y72         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDPE (Prop_fdpe_C_Q)         0.456     1.306 r  Core_cpu/U_ifetch/U_PC/pc_reg[2]/Q
                         net (fo=90, routed)          2.189     3.494    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.124     3.618 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.444     4.062    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.186 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.417     4.603    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.727 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=53, routed)          2.275     7.002    Core_cpu/U_idecode/U_RF/spo[2]
    SLICE_X48Y72         LUT4 (Prop_lut4_I2_O)        0.152     7.154 r  Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_6_11_i_27/O
                         net (fo=7, routed)           1.613     8.767    Core_cpu/U_idecode/U_RF/fpga_rst
    SLICE_X59Y74         LUT6 (Prop_lut6_I0_O)        0.326     9.093 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_58/O
                         net (fo=77, routed)          2.105    11.199    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_121_0
    SLICE_X69Y71         LUT2 (Prop_lut2_I1_O)        0.150    11.349 r  Core_cpu/U_idecode/U_RF/pc[29]_i_4/O
                         net (fo=13, routed)          0.621    11.969    Core_cpu/U_idecode/U_RF/pc[29]_i_4_n_0
    SLICE_X63Y72         LUT2 (Prop_lut2_I1_O)        0.326    12.295 f  Core_cpu/U_idecode/U_RF/pc[31]_i_19/O
                         net (fo=8, routed)           1.418    13.714    Core_cpu/U_idecode/U_RF/pc[29]_i_4_0
    SLICE_X67Y79         LUT4 (Prop_lut4_I2_O)        0.124    13.838 r  Core_cpu/U_idecode/U_RF/pc[25]_i_5/O
                         net (fo=1, routed)           0.481    14.319    Core_cpu/U_idecode/U_RF/pc[25]_i_5_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I2_O)        0.124    14.443 f  Core_cpu/U_idecode/U_RF/pc[25]_i_2/O
                         net (fo=3, routed)           1.551    15.994    Core_cpu/U_idecode/U_RF/pc[25]_i_2_n_0
    SLICE_X52Y78         LUT4 (Prop_lut4_I0_O)        0.124    16.118 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_112/O
                         net (fo=7, routed)           1.033    17.151    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_112_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I4_O)        0.124    17.275 r  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_48/O
                         net (fo=61, routed)          0.812    18.087    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_113_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I3_O)        0.124    18.211 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_90/O
                         net (fo=24, routed)          1.457    19.669    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_90_n_0
    SLICE_X58Y71         LUT5 (Prop_lut5_I2_O)        0.124    19.793 r  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_38/O
                         net (fo=16, routed)          5.435    25.228    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y5          RAMB36E1                                     r  U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         1.719    41.106    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.136    40.971    
                         clock uncertainty           -0.180    40.791    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    40.054    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.054    
                         arrival time                         -25.228    
  -------------------------------------------------------------------
                         slack                                 14.826    

Slack (MET) :             14.842ns  (required time - arrival time)
  Source:                 Core_cpu/U_ifetch/U_PC/pc_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        24.373ns  (logic 2.526ns (10.364%)  route 21.847ns (89.636%))
  Logic Levels:           13  (LUT2=2 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.117ns = ( 41.117 - 40.000 ) 
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         1.606     0.850    Core_cpu/U_ifetch/U_PC/cpu_clk_BUFG
    SLICE_X52Y72         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDPE (Prop_fdpe_C_Q)         0.456     1.306 r  Core_cpu/U_ifetch/U_PC/pc_reg[2]/Q
                         net (fo=90, routed)          2.189     3.494    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.124     3.618 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.444     4.062    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.186 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.417     4.603    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.727 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=53, routed)          2.275     7.002    Core_cpu/U_idecode/U_RF/spo[2]
    SLICE_X48Y72         LUT4 (Prop_lut4_I2_O)        0.152     7.154 r  Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_6_11_i_27/O
                         net (fo=7, routed)           1.613     8.767    Core_cpu/U_idecode/U_RF/fpga_rst
    SLICE_X59Y74         LUT6 (Prop_lut6_I0_O)        0.326     9.093 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_58/O
                         net (fo=77, routed)          2.105    11.199    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_121_0
    SLICE_X69Y71         LUT2 (Prop_lut2_I1_O)        0.150    11.349 r  Core_cpu/U_idecode/U_RF/pc[29]_i_4/O
                         net (fo=13, routed)          0.621    11.969    Core_cpu/U_idecode/U_RF/pc[29]_i_4_n_0
    SLICE_X63Y72         LUT2 (Prop_lut2_I1_O)        0.326    12.295 f  Core_cpu/U_idecode/U_RF/pc[31]_i_19/O
                         net (fo=8, routed)           1.418    13.714    Core_cpu/U_idecode/U_RF/pc[29]_i_4_0
    SLICE_X67Y79         LUT4 (Prop_lut4_I2_O)        0.124    13.838 r  Core_cpu/U_idecode/U_RF/pc[25]_i_5/O
                         net (fo=1, routed)           0.481    14.319    Core_cpu/U_idecode/U_RF/pc[25]_i_5_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I2_O)        0.124    14.443 f  Core_cpu/U_idecode/U_RF/pc[25]_i_2/O
                         net (fo=3, routed)           1.551    15.994    Core_cpu/U_idecode/U_RF/pc[25]_i_2_n_0
    SLICE_X52Y78         LUT4 (Prop_lut4_I0_O)        0.124    16.118 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_112/O
                         net (fo=7, routed)           1.033    17.151    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_112_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I4_O)        0.124    17.275 r  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_48/O
                         net (fo=61, routed)          0.812    18.087    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_113_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I3_O)        0.124    18.211 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_90/O
                         net (fo=24, routed)          1.457    19.669    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_90_n_0
    SLICE_X58Y71         LUT5 (Prop_lut5_I2_O)        0.124    19.793 r  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_38/O
                         net (fo=16, routed)          5.430    25.222    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y1          RAMB36E1                                     r  U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         1.730    41.117    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.136    40.982    
                         clock uncertainty           -0.180    40.802    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    40.065    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.065    
                         arrival time                         -25.222    
  -------------------------------------------------------------------
                         slack                                 14.842    

Slack (MET) :             14.960ns  (required time - arrival time)
  Source:                 Core_cpu/U_ifetch/U_PC/pc_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        24.250ns  (logic 2.526ns (10.417%)  route 21.724ns (89.583%))
  Logic Levels:           13  (LUT2=2 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns = ( 41.111 - 40.000 ) 
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         1.606     0.850    Core_cpu/U_ifetch/U_PC/cpu_clk_BUFG
    SLICE_X52Y72         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDPE (Prop_fdpe_C_Q)         0.456     1.306 r  Core_cpu/U_ifetch/U_PC/pc_reg[2]/Q
                         net (fo=90, routed)          2.189     3.494    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.124     3.618 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.444     4.062    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.186 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.417     4.603    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.727 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=53, routed)          2.275     7.002    Core_cpu/U_idecode/U_RF/spo[2]
    SLICE_X48Y72         LUT4 (Prop_lut4_I2_O)        0.152     7.154 r  Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_6_11_i_27/O
                         net (fo=7, routed)           1.613     8.767    Core_cpu/U_idecode/U_RF/fpga_rst
    SLICE_X59Y74         LUT6 (Prop_lut6_I0_O)        0.326     9.093 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_58/O
                         net (fo=77, routed)          2.105    11.199    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_121_0
    SLICE_X69Y71         LUT2 (Prop_lut2_I1_O)        0.150    11.349 r  Core_cpu/U_idecode/U_RF/pc[29]_i_4/O
                         net (fo=13, routed)          0.621    11.969    Core_cpu/U_idecode/U_RF/pc[29]_i_4_n_0
    SLICE_X63Y72         LUT2 (Prop_lut2_I1_O)        0.326    12.295 f  Core_cpu/U_idecode/U_RF/pc[31]_i_19/O
                         net (fo=8, routed)           1.418    13.714    Core_cpu/U_idecode/U_RF/pc[29]_i_4_0
    SLICE_X67Y79         LUT4 (Prop_lut4_I2_O)        0.124    13.838 r  Core_cpu/U_idecode/U_RF/pc[25]_i_5/O
                         net (fo=1, routed)           0.481    14.319    Core_cpu/U_idecode/U_RF/pc[25]_i_5_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I2_O)        0.124    14.443 f  Core_cpu/U_idecode/U_RF/pc[25]_i_2/O
                         net (fo=3, routed)           1.551    15.994    Core_cpu/U_idecode/U_RF/pc[25]_i_2_n_0
    SLICE_X52Y78         LUT4 (Prop_lut4_I0_O)        0.124    16.118 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_112/O
                         net (fo=7, routed)           1.033    17.151    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_112_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I4_O)        0.124    17.275 r  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_48/O
                         net (fo=61, routed)          0.812    18.087    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_113_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I3_O)        0.124    18.211 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_90/O
                         net (fo=24, routed)          1.457    19.669    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_90_n_0
    SLICE_X58Y71         LUT5 (Prop_lut5_I2_O)        0.124    19.793 r  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_38/O
                         net (fo=16, routed)          5.306    25.099    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y6          RAMB36E1                                     r  U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         1.724    41.111    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.136    40.976    
                         clock uncertainty           -0.180    40.796    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    40.059    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.059    
                         arrival time                         -25.099    
  -------------------------------------------------------------------
                         slack                                 14.960    

Slack (MET) :             15.098ns  (required time - arrival time)
  Source:                 Core_cpu/U_ifetch/U_PC/pc_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        24.117ns  (logic 2.526ns (10.474%)  route 21.591ns (89.526%))
  Logic Levels:           13  (LUT2=2 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.117ns = ( 41.117 - 40.000 ) 
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         1.606     0.850    Core_cpu/U_ifetch/U_PC/cpu_clk_BUFG
    SLICE_X52Y72         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDPE (Prop_fdpe_C_Q)         0.456     1.306 r  Core_cpu/U_ifetch/U_PC/pc_reg[2]/Q
                         net (fo=90, routed)          2.189     3.494    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.124     3.618 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.444     4.062    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.186 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.417     4.603    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.727 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=53, routed)          2.275     7.002    Core_cpu/U_idecode/U_RF/spo[2]
    SLICE_X48Y72         LUT4 (Prop_lut4_I2_O)        0.152     7.154 r  Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_6_11_i_27/O
                         net (fo=7, routed)           1.613     8.767    Core_cpu/U_idecode/U_RF/fpga_rst
    SLICE_X59Y74         LUT6 (Prop_lut6_I0_O)        0.326     9.093 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_58/O
                         net (fo=77, routed)          2.105    11.199    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_121_0
    SLICE_X69Y71         LUT2 (Prop_lut2_I1_O)        0.150    11.349 r  Core_cpu/U_idecode/U_RF/pc[29]_i_4/O
                         net (fo=13, routed)          0.621    11.969    Core_cpu/U_idecode/U_RF/pc[29]_i_4_n_0
    SLICE_X63Y72         LUT2 (Prop_lut2_I1_O)        0.326    12.295 f  Core_cpu/U_idecode/U_RF/pc[31]_i_19/O
                         net (fo=8, routed)           1.418    13.714    Core_cpu/U_idecode/U_RF/pc[29]_i_4_0
    SLICE_X67Y79         LUT4 (Prop_lut4_I2_O)        0.124    13.838 r  Core_cpu/U_idecode/U_RF/pc[25]_i_5/O
                         net (fo=1, routed)           0.481    14.319    Core_cpu/U_idecode/U_RF/pc[25]_i_5_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I2_O)        0.124    14.443 f  Core_cpu/U_idecode/U_RF/pc[25]_i_2/O
                         net (fo=3, routed)           1.551    15.994    Core_cpu/U_idecode/U_RF/pc[25]_i_2_n_0
    SLICE_X52Y78         LUT4 (Prop_lut4_I0_O)        0.124    16.118 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_112/O
                         net (fo=7, routed)           1.033    17.151    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_112_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I4_O)        0.124    17.275 r  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_48/O
                         net (fo=61, routed)          0.812    18.087    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_113_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I3_O)        0.124    18.211 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_90/O
                         net (fo=24, routed)          1.570    19.781    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_90_n_0
    SLICE_X58Y68         LUT5 (Prop_lut5_I2_O)        0.124    19.905 r  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_39/O
                         net (fo=16, routed)          5.062    24.967    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/dina[0]
    RAMB36_X0Y1          RAMB36E1                                     r  U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         1.730    41.117    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.136    40.982    
                         clock uncertainty           -0.180    40.802    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    40.065    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.065    
                         arrival time                         -24.967    
  -------------------------------------------------------------------
                         slack                                 15.098    

Slack (MET) :             15.103ns  (required time - arrival time)
  Source:                 Core_cpu/U_ifetch/U_PC/pc_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        24.101ns  (logic 2.526ns (10.481%)  route 21.575ns (89.519%))
  Logic Levels:           13  (LUT2=2 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 41.106 - 40.000 ) 
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         1.606     0.850    Core_cpu/U_ifetch/U_PC/cpu_clk_BUFG
    SLICE_X52Y72         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDPE (Prop_fdpe_C_Q)         0.456     1.306 r  Core_cpu/U_ifetch/U_PC/pc_reg[2]/Q
                         net (fo=90, routed)          2.189     3.494    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.124     3.618 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.444     4.062    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.186 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.417     4.603    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.727 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=53, routed)          2.275     7.002    Core_cpu/U_idecode/U_RF/spo[2]
    SLICE_X48Y72         LUT4 (Prop_lut4_I2_O)        0.152     7.154 r  Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_6_11_i_27/O
                         net (fo=7, routed)           1.613     8.767    Core_cpu/U_idecode/U_RF/fpga_rst
    SLICE_X59Y74         LUT6 (Prop_lut6_I0_O)        0.326     9.093 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_58/O
                         net (fo=77, routed)          2.105    11.199    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_121_0
    SLICE_X69Y71         LUT2 (Prop_lut2_I1_O)        0.150    11.349 r  Core_cpu/U_idecode/U_RF/pc[29]_i_4/O
                         net (fo=13, routed)          0.621    11.969    Core_cpu/U_idecode/U_RF/pc[29]_i_4_n_0
    SLICE_X63Y72         LUT2 (Prop_lut2_I1_O)        0.326    12.295 f  Core_cpu/U_idecode/U_RF/pc[31]_i_19/O
                         net (fo=8, routed)           1.418    13.714    Core_cpu/U_idecode/U_RF/pc[29]_i_4_0
    SLICE_X67Y79         LUT4 (Prop_lut4_I2_O)        0.124    13.838 r  Core_cpu/U_idecode/U_RF/pc[25]_i_5/O
                         net (fo=1, routed)           0.481    14.319    Core_cpu/U_idecode/U_RF/pc[25]_i_5_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I2_O)        0.124    14.443 f  Core_cpu/U_idecode/U_RF/pc[25]_i_2/O
                         net (fo=3, routed)           1.551    15.994    Core_cpu/U_idecode/U_RF/pc[25]_i_2_n_0
    SLICE_X52Y78         LUT4 (Prop_lut4_I0_O)        0.124    16.118 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_112/O
                         net (fo=7, routed)           1.033    17.151    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_112_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I4_O)        0.124    17.275 r  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_48/O
                         net (fo=61, routed)          0.812    18.087    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_113_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I3_O)        0.124    18.211 f  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_90/O
                         net (fo=24, routed)          1.267    19.479    Core_cpu/U_idecode/U_RF/Mem_DRAM_i_90_n_0
    SLICE_X58Y71         LUT5 (Prop_lut5_I2_O)        0.124    19.603 r  Core_cpu/U_idecode/U_RF/Mem_DRAM_i_33/O
                         net (fo=16, routed)          5.348    24.951    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y5          RAMB36E1                                     r  U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         1.719    41.106    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.136    40.971    
                         clock uncertainty           -0.180    40.791    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    40.054    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.054    
                         arrival time                         -24.951    
  -------------------------------------------------------------------
                         slack                                 15.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_dig/led_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_dig/led_en_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.209ns (37.871%)  route 0.343ns (62.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         0.558     0.639    U_dig/CLK
    SLICE_X54Y84         FDCE                                         r  U_dig/led_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDCE (Prop_fdce_C_Q)         0.164     0.803 f  U_dig/led_num_reg[3]/Q
                         net (fo=9, routed)           0.177     0.980    U_dig/led_num_reg_n_0_[3]
    SLICE_X52Y83         LUT5 (Prop_lut5_I1_O)        0.045     1.025 r  U_dig/led_en[6]_i_1/O
                         net (fo=2, routed)           0.166     1.191    U_dig/led_en[6]_i_1_n_0
    SLICE_X50Y83         FDPE                                         r  U_dig/led_en_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         0.826     1.234    U_dig/CLK
    SLICE_X50Y83         FDPE                                         r  U_dig/led_en_reg[6]_lopt_replica/C
                         clock pessimism             -0.332     0.902    
    SLICE_X50Y83         FDPE (Hold_fdpe_C_D)         0.059     0.961    U_dig/led_en_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_dig/led_num_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_dig/led_num_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         0.558     0.639    U_dig/CLK
    SLICE_X54Y84         FDPE                                         r  U_dig/led_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164     0.803 r  U_dig/led_num_reg[1]/Q
                         net (fo=19, routed)          0.198     1.002    U_dig/led_num_reg_n_0_[1]
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.043     1.045 r  U_dig/led_num[2]_i_1/O
                         net (fo=1, routed)           0.000     1.045    U_dig/led_num[2]_i_1_n_0
    SLICE_X54Y84         FDPE                                         r  U_dig/led_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         0.826     1.234    U_dig/CLK
    SLICE_X54Y84         FDPE                                         r  U_dig/led_num_reg[2]/C
                         clock pessimism             -0.595     0.639    
    SLICE_X54Y84         FDPE (Hold_fdpe_C_D)         0.131     0.770    U_dig/led_num_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U_dig/led_num_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_dig/led_num_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         0.558     0.639    U_dig/CLK
    SLICE_X54Y84         FDPE                                         r  U_dig/led_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164     0.803 r  U_dig/led_num_reg[1]/Q
                         net (fo=19, routed)          0.198     1.002    U_dig/led_num_reg_n_0_[1]
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.045     1.047 r  U_dig/led_num[3]_i_2/O
                         net (fo=1, routed)           0.000     1.047    U_dig/led_num[3]_i_2_n_0
    SLICE_X54Y84         FDCE                                         r  U_dig/led_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         0.826     1.234    U_dig/CLK
    SLICE_X54Y84         FDCE                                         r  U_dig/led_num_reg[3]/C
                         clock pessimism             -0.595     0.639    
    SLICE_X54Y84         FDCE (Hold_fdce_C_D)         0.121     0.760    U_dig/led_num_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U_dig/led_num_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_dig/led_num_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         0.558     0.639    U_dig/CLK
    SLICE_X54Y84         FDPE                                         r  U_dig/led_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164     0.803 r  U_dig/led_num_reg[1]/Q
                         net (fo=19, routed)          0.198     1.002    U_dig/led_num_reg_n_0_[1]
    SLICE_X54Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.047 r  U_dig/led_num[1]_i_1/O
                         net (fo=1, routed)           0.000     1.047    U_dig/led_num[1]_i_1_n_0
    SLICE_X54Y84         FDPE                                         r  U_dig/led_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         0.826     1.234    U_dig/CLK
    SLICE_X54Y84         FDPE                                         r  U_dig/led_num_reg[1]/C
                         clock pessimism             -0.595     0.639    
    SLICE_X54Y84         FDPE (Hold_fdpe_C_D)         0.120     0.759    U_dig/led_num_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 U_dig/led_num_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_dig/led_num_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.757%)  route 0.203ns (52.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         0.558     0.639    U_dig/CLK
    SLICE_X53Y84         FDPE                                         r  U_dig/led_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDPE (Prop_fdpe_C_Q)         0.141     0.780 f  U_dig/led_num_reg[0]/Q
                         net (fo=20, routed)          0.203     0.983    U_dig/led_num_reg_n_0_[0]
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.028 r  U_dig/led_num[0]_i_1/O
                         net (fo=1, routed)           0.000     1.028    U_dig/led_num[0]_i_1_n_0
    SLICE_X53Y84         FDPE                                         r  U_dig/led_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         0.826     1.234    U_dig/CLK
    SLICE_X53Y84         FDPE                                         r  U_dig/led_num_reg[0]/C
                         clock pessimism             -0.595     0.639    
    SLICE_X53Y84         FDPE (Hold_fdpe_C_D)         0.091     0.730    U_dig/led_num_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 U_dig/led_num_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_dig/led_en_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.870%)  route 0.229ns (55.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         0.558     0.639    U_dig/CLK
    SLICE_X53Y84         FDPE                                         r  U_dig/led_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDPE (Prop_fdpe_C_Q)         0.141     0.780 r  U_dig/led_num_reg[0]/Q
                         net (fo=20, routed)          0.229     1.009    U_dig/led_num_reg_n_0_[0]
    SLICE_X53Y83         LUT5 (Prop_lut5_I3_O)        0.045     1.054 r  U_dig/led_en[0]_i_1/O
                         net (fo=2, routed)           0.000     1.054    U_dig/led_en[0]_i_1_n_0
    SLICE_X53Y83         FDPE                                         r  U_dig/led_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         0.825     1.233    U_dig/CLK
    SLICE_X53Y83         FDPE                                         r  U_dig/led_en_reg[0]/C
                         clock pessimism             -0.581     0.652    
    SLICE_X53Y83         FDPE (Hold_fdpe_C_D)         0.091     0.743    U_dig/led_en_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 Core_cpu/U_idecode/U_RF/register_reg_r2_0_31_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_dig/disp_data_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.388ns (58.211%)  route 0.279ns (41.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         0.550     0.631    Core_cpu/U_idecode/U_RF/register_reg_r2_0_31_12_17/WCLK
    SLICE_X50Y75         RAMD32                                       r  Core_cpu/U_idecode/U_RF/register_reg_r2_0_31_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.019 r  Core_cpu/U_idecode/U_RF/register_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=6, routed)           0.279     1.298    U_dig/D[15]
    SLICE_X53Y80         FDCE                                         r  U_dig/disp_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         0.822     1.230    U_dig/CLK
    SLICE_X53Y80         FDCE                                         r  U_dig/disp_data_reg_reg[15]/C
                         clock pessimism             -0.332     0.898    
    SLICE_X53Y80         FDCE (Hold_fdce_C_D)         0.066     0.964    U_dig/disp_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Core_cpu/U_idecode/U_RF/register_reg_r2_0_31_24_29/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_dig/disp_data_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.388ns (58.497%)  route 0.275ns (41.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         0.553     0.634    Core_cpu/U_idecode/U_RF/register_reg_r2_0_31_24_29/WCLK
    SLICE_X50Y77         RAMD32                                       r  Core_cpu/U_idecode/U_RF/register_reg_r2_0_31_24_29/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.022 r  Core_cpu/U_idecode/U_RF/register_reg_r2_0_31_24_29/RAMB_D1/O
                         net (fo=3, routed)           0.275     1.297    U_dig/D[27]
    SLICE_X53Y78         FDCE                                         r  U_dig/disp_data_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         0.820     1.228    U_dig/CLK
    SLICE_X53Y78         FDCE                                         r  U_dig/disp_data_reg_reg[27]/C
                         clock pessimism             -0.332     0.896    
    SLICE_X53Y78         FDCE (Hold_fdce_C_D)         0.063     0.959    U_dig/disp_data_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 U_dig/disp_data_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_dig/led_cx_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.363ns (50.553%)  route 0.355ns (49.447%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         0.554     0.635    U_dig/CLK
    SLICE_X52Y80         FDCE                                         r  U_dig/disp_data_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDCE (Prop_fdce_C_Q)         0.141     0.776 r  U_dig/disp_data_reg_reg[23]/Q
                         net (fo=1, routed)           0.086     0.862    U_dig/disp_data_reg[23]
    SLICE_X53Y80         LUT6 (Prop_lut6_I3_O)        0.045     0.907 r  U_dig/led_cx[7]_i_7/O
                         net (fo=1, routed)           0.000     0.907    U_dig/led_cx[7]_i_7_n_0
    SLICE_X53Y80         MUXF7 (Prop_muxf7_I1_O)      0.065     0.972 r  U_dig/led_cx_reg[7]_i_2/O
                         net (fo=7, routed)           0.269     1.241    U_dig/p_0_in_0[3]
    SLICE_X48Y84         LUT4 (Prop_lut4_I0_O)        0.112     1.353 r  U_dig/led_cx[6]_i_1/O
                         net (fo=1, routed)           0.000     1.353    U_dig/led_cx[6]
    SLICE_X48Y84         FDCE                                         r  U_dig/led_cx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         0.829     1.237    U_dig/CLK
    SLICE_X48Y84         FDCE                                         r  U_dig/led_cx_reg[6]/C
                         clock pessimism             -0.332     0.905    
    SLICE_X48Y84         FDCE (Hold_fdce_C_D)         0.107     1.012    U_dig/led_cx_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 Core_cpu/U_idecode/U_RF/register_reg_r2_0_31_18_23/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_dig/disp_data_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.386ns (56.703%)  route 0.295ns (43.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         0.551     0.632    Core_cpu/U_idecode/U_RF/register_reg_r2_0_31_18_23/WCLK
    SLICE_X50Y76         RAMD32                                       r  Core_cpu/U_idecode/U_RF/register_reg_r2_0_31_18_23/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.018 r  Core_cpu/U_idecode/U_RF/register_reg_r2_0_31_18_23/RAMC_D1/O
                         net (fo=6, routed)           0.295     1.313    U_dig/D[23]
    SLICE_X52Y80         FDCE                                         r  U_dig/disp_data_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=355, routed)         0.822     1.230    U_dig/CLK
    SLICE_X52Y80         FDCE                                         r  U_dig/disp_data_reg_reg[23]/C
                         clock pessimism             -0.332     0.898    
    SLICE_X52Y80         FDCE (Hold_fdce_C_D)         0.070     0.968    U_dig/disp_data_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.345    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7     U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7     U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3     U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3     U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2     U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2     U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y1     U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y1     U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6     U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6     U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y77    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y77    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y77    Core_cpu/U_idecode/U_RF/register_reg_r2_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y77    Core_cpu/U_idecode/U_RF/register_reg_r2_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y77    Core_cpu/U_idecode/U_RF/register_reg_r2_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y77    Core_cpu/U_idecode/U_RF/register_reg_r2_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y77    Core_cpu/U_idecode/U_RF/register_reg_r2_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y77    Core_cpu/U_idecode/U_RF/register_reg_r2_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y77    Core_cpu/U_idecode/U_RF/register_reg_r2_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y77    Core_cpu/U_idecode/U_RF/register_reg_r2_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y78    Core_cpu/U_idecode/U_RF/register_reg_r2_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y78    Core_cpu/U_idecode/U_RF/register_reg_r2_0_31_30_31/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   Clkgen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBOUT



