$date
	Sat Oct 22 22:19:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#341427
b10 !
1"
#341430
b10 &
b10 %
1$
#341431
0"
#341434
b1 &
b1 %
1#
#341438
b0 &
0#
b0 %
0$
#1297767
b1010 !
1"
#1297770
b1010 &
b1010 %
1$
#1297771
0"
#1297774
b101 &
b101 %
#1297778
b10000 &
b10000 %
#1297782
b1000 &
b1000 %
#1297786
b100 &
b100 %
#1297790
b10 &
b10 %
#1297794
b1 &
b1 %
1#
#1297798
b0 &
0#
b0 %
0$
#2335039
b10110 !
1"
#2335042
b10110 &
b10110 %
1$
#2335043
0"
#2335046
b1011 &
b1011 %
#2335050
b100010 &
b100010 %
#2335054
b10001 &
b10001 %
#2335058
b110100 &
b110100 %
#2335062
b11010 &
b11010 %
#2335066
b1101 &
b1101 %
#2335070
b101000 &
b101000 %
#2335074
b10100 &
b10100 %
#2335078
b1010 &
b1010 %
#2335082
b101 &
b101 %
#2335086
b10000 &
b10000 %
#2335090
b1000 &
b1000 %
#2335094
b100 &
b100 %
#2335098
b10 &
b10 %
#2335102
b1 &
1#
b1 %
#2335106
b0 &
b0 %
0#
0$
#4500012
