read -sv run_verilog_mid/adder_32b_10_64_31fbdff7ca80bfb0bd7921e75b935a98.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_64_31fbdff7ca80bfb0bd7921e75b935a98_yosys.v
