[["Fifty years of microarchitecture.", ["Harvey G. Cragon", "Ernest Cockrell Jr."], "http://doi.ieeecomputersociety.org/10.1109/MICRO.2001.10000", 0], ["Skipper: a microarchitecture for exploiting control-flow independence.", ["Chen-Yong Cher", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2001.991101", 12], ["Performance characterization of a hardware mechanism for dynamic optimization.", ["Brian Fahs", "Satarupa Bose", "Matthew M. Crum", "Brian Slechta", "Francesco Spadini", "Tony Tung", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/MICRO.2001.991102", 12], ["Using variable-MHz microprocessors to efficiently handle uncertainty in real-time systems.", ["Eric Rotenberg"], "https://doi.org/10.1109/MICRO.2001.991103", 12], ["A design space evaluation of grid processor architectures.", ["Ramadass Nagarajan", "Karthikeyan Sankaralingam", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2001.991104", 12], ["Reducing set-associative cache energy via way-prediction and selective direct-mapping.", ["Michael D. Powell", "Amit Agarwal", "T. N. Vijaykumar", "Babak Falsafi", "Kaushik Roy"], "https://doi.org/10.1109/MICRO.2001.991105", 12], ["A code decompression architecture for VLIW processors.", ["Yuan Xie", "Wayne H. Wolf", "Haris Lekatsas"], "https://doi.org/10.1109/MICRO.2001.991106", 10], ["Direct load: dependence-linked dataflow resolution of load address and cache coordinate.", ["Byung-Kwon Chung", "Jinsuo Zhang", "Jih-Kwon Peir", "Shih-Chang Lai", "Konrad Lai"], "https://doi.org/10.1109/MICRO.2001.991107", 12], ["Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources.", ["Dmitry Ponomarev", "Gurhan Kucuk", "Kanad Ghose"], "https://doi.org/10.1109/MICRO.2001.991108", 12], ["Exploiting VLIW schedule slacks for dynamic and leakage energy reduction.", ["Wei Zhang", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin", "David Duarte", "Yuh-Fang Tsai"], "https://doi.org/10.1109/MICRO.2001.991109", 12], ["Reducing power with dynamic critical path information.", ["John S. Seng", "Eric Tune", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2001.991110", 10], ["Direct addressed caches for reduced power consumption.", ["Emmett Witchel", "Samuel Larsen", "C. Scott Ananian", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2001.991111", 10], ["Emerging applications for the connected home.", ["Andrew Wolfe"], "https://doi.org/10.1109/MICRO.2001.991112", 0], ["Modulo schedule buffers.", ["Matthew C. Merten", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2001.991113", 12], ["Graph-partitioning based instruction scheduling for clustered processors.", ["Alex Aleta", "Josep M. Codina", "F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2001.991114", 10], ["Modulo scheduling with integrated register spilling for clustered VLIW architectures.", ["Javier Zalamea", "Josep Llosa", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2001.991115", 10], ["Efficient static single assignment form for predication.", ["Artour Stoutchinin", "Francois de Ferriere"], "https://doi.org/10.1109/MICRO.2001.991116", 10], ["The impact of if-conversion and branch prediction on program execution on the Intel Itanium processor.", ["Youngsoo Choi", "Allan D. Knies", "Luke Gerke", "Tin-Fook Ngai"], "https://doi.org/10.1109/MICRO.2001.991117", 10], ["Mapping reference code to irregular DSPs within the retargetable, optimizing compiler COGEN(T).", ["Gary William Grewal", "Thomas Charles Wilson"], "https://doi.org/10.1109/MICRO.2001.991118", 11], ["Select-free instruction scheduling logic.", ["Mary D. Brown", "Jared Stark", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2001.991119", 10], ["Dual use of superscalar datapath for transient-fault detection and recovery.", ["Joydeep Ray", "James C. Hoe", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2001.991120", 11], ["A high-speed dynamic instruction scheduling scheme for superscalar processors.", ["Masahiro Goshima", "Kengo Nishino", "Toshiaki Kitamura", "Yasuhiko Nakashima", "Shinji Tomita", "Shin-ichiro Mori"], "https://doi.org/10.1109/MICRO.2001.991121", 12], ["Reducing the complexity of the register file in dynamic superscalar processors.", ["Rajeev Balasubramonian", "Sandhya Dwarkadas", "David H. Albonesi"], "https://doi.org/10.1109/MICRO.2001.991122", 12], ["Saving energy with architectural and frequency adaptations for multimedia applications.", ["Christopher J. Hughes", "Jayanth Srinivasan", "Sarita V. Adve"], "https://doi.org/10.1109/MICRO.2001.991123", 12], ["Enhancing loop buffering of media and telecommunications applications using low-overhead predication.", ["John W. Sias", "Hillery C. Hunter", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2001.991124", 12], ["Cool-cache for hot multimedia.", ["Osman S. Unsal", "Raksit Ashok", "Israel Koren", "C. Mani Krishna", "Csaba Andras Moritz"], "https://doi.org/10.1109/MICRO.2001.991125", 10], ["ZR: a 3D API transparent technology for chunk rendering.", ["Emile Hsieh", "Vladimir Pentkovski", "Thomas Piazza"], "https://doi.org/10.1109/MICRO.2001.991126", 8], ["Speculative lock elision: enabling highly concurrent multithreaded execution.", ["Ravi Rajwar", "James R. Goodman"], "https://doi.org/10.1109/MICRO.2001.991127", 12], ["Dynamic speculative precomputation.", ["Jamison D. Collins", "Dean M. Tullsen", "Hong Wang", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2001.991128", 12], ["Handling long-latency loads in a simultaneous multithreading processor.", ["Dean M. Tullsen", "Jeffery A. Brown"], "https://doi.org/10.1109/MICRO.2001.991129", 10], ["Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing.", ["Milo M. K. Martin", "Daniel J. Sorin", "Harold W. Cain", "Mark D. Hill", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2001.991130", 10]]