B5.25 Cache identification</P>
<P>RWBGH A PE controls the implemented caches using:<BR>&#8226; A single Cache Type Register, CTR.<BR>&#8226; A single Cache Level ID Register, CLIDR.<BR>&#8226; A single Cache Size Selection Register, CSSELR.<BR>&#8226; For each implemented cache, across all levels of caching, a Cache Size Identification Register, CCSIDR.</P>
<P>RXJTL The number of levels of cache is IMPLEMENTATION DEFINED and can be determined from the Cache Level ID Register.</P>
<P>IPPSB Cache sets and Cache ways are numbered from 0. Usually the set number is an IMPLEMENTATION DEFINED function of an address.