<stg><name>aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1</name>


<trans_list>

<trans id="146" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %values, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %values_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:4 %cmp33_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp33_1

]]></Node>
<StgValue><ssdm name="cmp33_1_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %d_cols_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_cols

]]></Node>
<StgValue><ssdm name="d_cols_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:6 %add_ln300_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln300_1

]]></Node>
<StgValue><ssdm name="add_ln300_1_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:7 %add_ln300_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln300

]]></Node>
<StgValue><ssdm name="add_ln300_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:9 %store_ln293 = store i31 0, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %VITIS_LOOP_296_3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
VITIS_LOOP_296_3:0 %j_4 = load i31 %j

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_296_3:1 %zext_ln293 = zext i31 %j_4

]]></Node>
<StgValue><ssdm name="zext_ln293"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_296_3:2 %icmp_ln293 = icmp_slt  i32 %zext_ln293, i32 %cols_read

]]></Node>
<StgValue><ssdm name="icmp_ln293"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_296_3:3 %add_ln293 = add i31 %j_4, i31 1

]]></Node>
<StgValue><ssdm name="add_ln293"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_296_3:4 %br_ln293 = br i1 %icmp_ln293, void %VITIS_LOOP_323_7.loopexit.exitStub, void %VITIS_LOOP_296_3.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="31">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:0 %trunc_ln300 = trunc i31 %j_4

]]></Node>
<StgValue><ssdm name="trunc_ln300"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:1 %add_ln300_2 = add i11 %add_ln300_read, i11 %trunc_ln300

]]></Node>
<StgValue><ssdm name="add_ln300_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:2 %zext_ln300 = zext i11 %add_ln300_2

]]></Node>
<StgValue><ssdm name="zext_ln300"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:3 %input_r_addr = getelementptr i64 %input_r, i64 0, i64 %zext_ln300

]]></Node>
<StgValue><ssdm name="input_r_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:4 %add_ln300_3 = add i11 %add_ln300_1_read, i11 %trunc_ln300

]]></Node>
<StgValue><ssdm name="add_ln300_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:5 %zext_ln300_1 = zext i11 %add_ln300_3

]]></Node>
<StgValue><ssdm name="zext_ln300_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:6 %input_r_addr_3 = getelementptr i64 %input_r, i64 0, i64 %zext_ln300_1

]]></Node>
<StgValue><ssdm name="input_r_addr_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:10 %input_r_load = load i11 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:13 %input_r_load_3 = load i11 %input_r_addr_3

]]></Node>
<StgValue><ssdm name="input_r_load_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="27" op_0_bw="27" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:17 %tmp = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %j_4, i32 4, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:18 %icmp = icmp_eq  i27 %tmp, i27 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="31">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:19 %empty = trunc i31 %j_4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:31 %store_ln293 = store i31 %add_ln293, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:10 %input_r_load = load i11 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:13 %input_r_load_3 = load i11 %input_r_addr_3

]]></Node>
<StgValue><ssdm name="input_r_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:11 %bitcast_ln300 = bitcast i64 %input_r_load

]]></Node>
<StgValue><ssdm name="bitcast_ln300"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:12 %values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read

]]></Node>
<StgValue><ssdm name="values1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:14 %bitcast_ln300_1 = bitcast i64 %input_r_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln300_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:15 %values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read

]]></Node>
<StgValue><ssdm name="values1_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="57" st_id="4" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:12 %values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read

]]></Node>
<StgValue><ssdm name="values1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:15 %values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read

]]></Node>
<StgValue><ssdm name="values1_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="59" st_id="5" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:12 %values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read

]]></Node>
<StgValue><ssdm name="values1"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:15 %values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read

]]></Node>
<StgValue><ssdm name="values1_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="61" st_id="6" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:12 %values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read

]]></Node>
<StgValue><ssdm name="values1"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:15 %values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read

]]></Node>
<StgValue><ssdm name="values1_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="63" st_id="7" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:12 %values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read

]]></Node>
<StgValue><ssdm name="values1"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:15 %values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read

]]></Node>
<StgValue><ssdm name="values1_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="65" st_id="8" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:12 %values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read

]]></Node>
<StgValue><ssdm name="values1"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:15 %values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read

]]></Node>
<StgValue><ssdm name="values1_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="67" st_id="9" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:12 %values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read

]]></Node>
<StgValue><ssdm name="values1"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:15 %values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read

]]></Node>
<StgValue><ssdm name="values1_1"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:20 %idxprom881 = zext i4 %empty

]]></Node>
<StgValue><ssdm name="idxprom881"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:21 %values_addr = getelementptr i64 %values, i64 0, i64 %idxprom881

]]></Node>
<StgValue><ssdm name="values_addr"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:22 %values_1_addr = getelementptr i64 %values_1, i64 0, i64 %idxprom881

]]></Node>
<StgValue><ssdm name="values_1_addr"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:23 %values_load = load i4 %values_addr

]]></Node>
<StgValue><ssdm name="values_load"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:25 %values_1_load = load i4 %values_1_addr

]]></Node>
<StgValue><ssdm name="values_1_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="74" st_id="10" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:12 %values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read

]]></Node>
<StgValue><ssdm name="values1"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:15 %values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read

]]></Node>
<StgValue><ssdm name="values1_1"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:23 %values_load = load i4 %values_addr

]]></Node>
<StgValue><ssdm name="values_load"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:25 %values_1_load = load i4 %values_1_addr

]]></Node>
<StgValue><ssdm name="values_1_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="78" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:16 %tmp_9 = select i1 %cmp33_1_read, i64 %values1_1, i64 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:24 %add = dadd i64 %values_load, i64 %values1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:26 %add98_1 = dadd i64 %values_1_load, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="add98_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="81" st_id="12" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:24 %add = dadd i64 %values_load, i64 %values1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:26 %add98_1 = dadd i64 %values_1_load, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="add98_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="83" st_id="13" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:24 %add = dadd i64 %values_load, i64 %values1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:26 %add98_1 = dadd i64 %values_1_load, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="add98_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="85" st_id="14" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:24 %add = dadd i64 %values_load, i64 %values1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:26 %add98_1 = dadd i64 %values_1_load, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="add98_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="87" st_id="15" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:24 %add = dadd i64 %values_load, i64 %values1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="88" st_id="15" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:26 %add98_1 = dadd i64 %values_1_load, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="add98_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="89" st_id="16" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:24 %add = dadd i64 %values_load, i64 %values1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="90" st_id="16" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:26 %add98_1 = dadd i64 %values_1_load, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="add98_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="91" st_id="17" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:24 %add = dadd i64 %values_load, i64 %values1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="92" st_id="17" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:26 %add98_1 = dadd i64 %values_1_load, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="add98_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="93" st_id="18" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:24 %add = dadd i64 %values_load, i64 %values1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="94" st_id="18" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:26 %add98_1 = dadd i64 %values_1_load, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="add98_1"/></StgValue>
</operation>

<operation id="95" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:27 %storemerge2 = select i1 %icmp, i64 %values1, i64 %add

]]></Node>
<StgValue><ssdm name="storemerge2"/></StgValue>
</operation>

<operation id="96" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:28 %storemerge = select i1 %icmp, i64 %tmp_9, i64 %add98_1

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="103" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
VITIS_LOOP_323_7.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="97" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:7 %specpipeline_ln295 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln295"/></StgValue>
</operation>

<operation id="98" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:8 %speclooptripcount_ln294 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln294"/></StgValue>
</operation>

<operation id="99" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:9 %specloopname_ln293 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln293"/></StgValue>
</operation>

<operation id="100" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:29 %store_ln320 = store i64 %storemerge2, i4 %values_addr

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="101" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:30 %store_ln318 = store i64 %storemerge, i4 %values_1_addr

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="102" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_296_3.split_ifconv:32 %br_ln293 = br void %VITIS_LOOP_296_3

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="147" name="cols" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cols"/></StgValue>
</port>
<port id="148" name="add_ln300" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln300"/></StgValue>
</port>
<port id="149" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="150" name="add_ln300_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln300_1"/></StgValue>
</port>
<port id="151" name="values_1" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="values_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="152" name="values" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="values"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="153" name="d_cols" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="d_cols"/></StgValue>
</port>
<port id="154" name="cmp33_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cmp33_1"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="156" from="StgValue_155" to="j" fromId="155" toId="22">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="157" toId="23">
</dataflow>
<dataflow id="159" from="values" to="specmemcore_ln0" fromId="152" toId="23">
</dataflow>
<dataflow id="161" from="StgValue_160" to="specmemcore_ln0" fromId="160" toId="23">
</dataflow>
<dataflow id="163" from="StgValue_162" to="specmemcore_ln0" fromId="162" toId="23">
</dataflow>
<dataflow id="165" from="StgValue_164" to="specmemcore_ln0" fromId="164" toId="23">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="157" toId="24">
</dataflow>
<dataflow id="167" from="values_1" to="specmemcore_ln0" fromId="151" toId="24">
</dataflow>
<dataflow id="168" from="StgValue_160" to="specmemcore_ln0" fromId="160" toId="24">
</dataflow>
<dataflow id="169" from="StgValue_162" to="specmemcore_ln0" fromId="162" toId="24">
</dataflow>
<dataflow id="170" from="StgValue_164" to="specmemcore_ln0" fromId="164" toId="24">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="171" toId="25">
</dataflow>
<dataflow id="173" from="input_r" to="specinterface_ln0" fromId="149" toId="25">
</dataflow>
<dataflow id="175" from="empty_13" to="specinterface_ln0" fromId="174" toId="25">
</dataflow>
<dataflow id="177" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="25">
</dataflow>
<dataflow id="178" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="25">
</dataflow>
<dataflow id="180" from="empty_12" to="specinterface_ln0" fromId="179" toId="25">
</dataflow>
<dataflow id="182" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="25">
</dataflow>
<dataflow id="183" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="25">
</dataflow>
<dataflow id="184" from="empty_12" to="specinterface_ln0" fromId="179" toId="25">
</dataflow>
<dataflow id="185" from="empty_12" to="specinterface_ln0" fromId="179" toId="25">
</dataflow>
<dataflow id="186" from="empty_12" to="specinterface_ln0" fromId="179" toId="25">
</dataflow>
<dataflow id="187" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="25">
</dataflow>
<dataflow id="188" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="25">
</dataflow>
<dataflow id="189" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="25">
</dataflow>
<dataflow id="190" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="25">
</dataflow>
<dataflow id="191" from="empty_12" to="specinterface_ln0" fromId="179" toId="25">
</dataflow>
<dataflow id="192" from="empty_12" to="specinterface_ln0" fromId="179" toId="25">
</dataflow>
<dataflow id="193" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="25">
</dataflow>
<dataflow id="194" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="25">
</dataflow>
<dataflow id="196" from="_ssdm_op_Read.ap_auto.i1" to="cmp33_1_read" fromId="195" toId="26">
</dataflow>
<dataflow id="197" from="cmp33_1" to="cmp33_1_read" fromId="154" toId="26">
</dataflow>
<dataflow id="199" from="_ssdm_op_Read.ap_auto.double" to="d_cols_read" fromId="198" toId="27">
</dataflow>
<dataflow id="200" from="d_cols" to="d_cols_read" fromId="153" toId="27">
</dataflow>
<dataflow id="202" from="_ssdm_op_Read.ap_auto.i11" to="add_ln300_1_read" fromId="201" toId="28">
</dataflow>
<dataflow id="203" from="add_ln300_1" to="add_ln300_1_read" fromId="150" toId="28">
</dataflow>
<dataflow id="204" from="_ssdm_op_Read.ap_auto.i11" to="add_ln300_read" fromId="201" toId="29">
</dataflow>
<dataflow id="205" from="add_ln300" to="add_ln300_read" fromId="148" toId="29">
</dataflow>
<dataflow id="207" from="_ssdm_op_Read.ap_auto.i32" to="cols_read" fromId="206" toId="30">
</dataflow>
<dataflow id="208" from="cols" to="cols_read" fromId="147" toId="30">
</dataflow>
<dataflow id="210" from="StgValue_209" to="store_ln293" fromId="209" toId="31">
</dataflow>
<dataflow id="211" from="j" to="store_ln293" fromId="22" toId="31">
</dataflow>
<dataflow id="212" from="j" to="j_4" fromId="22" toId="33">
</dataflow>
<dataflow id="213" from="j_4" to="zext_ln293" fromId="33" toId="34">
</dataflow>
<dataflow id="214" from="zext_ln293" to="icmp_ln293" fromId="34" toId="35">
</dataflow>
<dataflow id="215" from="cols_read" to="icmp_ln293" fromId="30" toId="35">
</dataflow>
<dataflow id="216" from="j_4" to="add_ln293" fromId="33" toId="36">
</dataflow>
<dataflow id="218" from="StgValue_217" to="add_ln293" fromId="217" toId="36">
</dataflow>
<dataflow id="219" from="icmp_ln293" to="br_ln293" fromId="35" toId="37">
</dataflow>
<dataflow id="220" from="j_4" to="trunc_ln300" fromId="33" toId="38">
</dataflow>
<dataflow id="221" from="add_ln300_read" to="add_ln300_2" fromId="29" toId="39">
</dataflow>
<dataflow id="222" from="trunc_ln300" to="add_ln300_2" fromId="38" toId="39">
</dataflow>
<dataflow id="223" from="add_ln300_2" to="zext_ln300" fromId="39" toId="40">
</dataflow>
<dataflow id="224" from="input_r" to="input_r_addr" fromId="149" toId="41">
</dataflow>
<dataflow id="226" from="StgValue_225" to="input_r_addr" fromId="225" toId="41">
</dataflow>
<dataflow id="227" from="zext_ln300" to="input_r_addr" fromId="40" toId="41">
</dataflow>
<dataflow id="228" from="add_ln300_1_read" to="add_ln300_3" fromId="28" toId="42">
</dataflow>
<dataflow id="229" from="trunc_ln300" to="add_ln300_3" fromId="38" toId="42">
</dataflow>
<dataflow id="230" from="add_ln300_3" to="zext_ln300_1" fromId="42" toId="43">
</dataflow>
<dataflow id="231" from="input_r" to="input_r_addr_3" fromId="149" toId="44">
</dataflow>
<dataflow id="232" from="StgValue_225" to="input_r_addr_3" fromId="225" toId="44">
</dataflow>
<dataflow id="233" from="zext_ln300_1" to="input_r_addr_3" fromId="43" toId="44">
</dataflow>
<dataflow id="234" from="input_r_addr" to="input_r_load" fromId="41" toId="45">
</dataflow>
<dataflow id="235" from="input_r_addr_3" to="input_r_load_3" fromId="44" toId="46">
</dataflow>
<dataflow id="237" from="_ssdm_op_PartSelect.i27.i31.i32.i32" to="tmp" fromId="236" toId="47">
</dataflow>
<dataflow id="238" from="j_4" to="tmp" fromId="33" toId="47">
</dataflow>
<dataflow id="240" from="StgValue_239" to="tmp" fromId="239" toId="47">
</dataflow>
<dataflow id="242" from="StgValue_241" to="tmp" fromId="241" toId="47">
</dataflow>
<dataflow id="243" from="tmp" to="icmp" fromId="47" toId="48">
</dataflow>
<dataflow id="245" from="StgValue_244" to="icmp" fromId="244" toId="48">
</dataflow>
<dataflow id="246" from="j_4" to="empty" fromId="33" toId="49">
</dataflow>
<dataflow id="247" from="add_ln293" to="store_ln293" fromId="36" toId="50">
</dataflow>
<dataflow id="248" from="j" to="store_ln293" fromId="22" toId="50">
</dataflow>
<dataflow id="249" from="input_r_addr" to="input_r_load" fromId="41" toId="51">
</dataflow>
<dataflow id="250" from="input_r_addr_3" to="input_r_load_3" fromId="44" toId="52">
</dataflow>
<dataflow id="251" from="input_r_load" to="bitcast_ln300" fromId="51" toId="53">
</dataflow>
<dataflow id="252" from="bitcast_ln300" to="values1" fromId="53" toId="54">
</dataflow>
<dataflow id="253" from="d_cols_read" to="values1" fromId="27" toId="54">
</dataflow>
<dataflow id="254" from="input_r_load_3" to="bitcast_ln300_1" fromId="52" toId="55">
</dataflow>
<dataflow id="255" from="bitcast_ln300_1" to="values1_1" fromId="55" toId="56">
</dataflow>
<dataflow id="256" from="d_cols_read" to="values1_1" fromId="27" toId="56">
</dataflow>
<dataflow id="257" from="bitcast_ln300" to="values1" fromId="53" toId="57">
</dataflow>
<dataflow id="258" from="d_cols_read" to="values1" fromId="27" toId="57">
</dataflow>
<dataflow id="259" from="bitcast_ln300_1" to="values1_1" fromId="55" toId="58">
</dataflow>
<dataflow id="260" from="d_cols_read" to="values1_1" fromId="27" toId="58">
</dataflow>
<dataflow id="261" from="bitcast_ln300" to="values1" fromId="53" toId="59">
</dataflow>
<dataflow id="262" from="d_cols_read" to="values1" fromId="27" toId="59">
</dataflow>
<dataflow id="263" from="bitcast_ln300_1" to="values1_1" fromId="55" toId="60">
</dataflow>
<dataflow id="264" from="d_cols_read" to="values1_1" fromId="27" toId="60">
</dataflow>
<dataflow id="265" from="bitcast_ln300" to="values1" fromId="53" toId="61">
</dataflow>
<dataflow id="266" from="d_cols_read" to="values1" fromId="27" toId="61">
</dataflow>
<dataflow id="267" from="bitcast_ln300_1" to="values1_1" fromId="55" toId="62">
</dataflow>
<dataflow id="268" from="d_cols_read" to="values1_1" fromId="27" toId="62">
</dataflow>
<dataflow id="269" from="bitcast_ln300" to="values1" fromId="53" toId="63">
</dataflow>
<dataflow id="270" from="d_cols_read" to="values1" fromId="27" toId="63">
</dataflow>
<dataflow id="271" from="bitcast_ln300_1" to="values1_1" fromId="55" toId="64">
</dataflow>
<dataflow id="272" from="d_cols_read" to="values1_1" fromId="27" toId="64">
</dataflow>
<dataflow id="273" from="bitcast_ln300" to="values1" fromId="53" toId="65">
</dataflow>
<dataflow id="274" from="d_cols_read" to="values1" fromId="27" toId="65">
</dataflow>
<dataflow id="275" from="bitcast_ln300_1" to="values1_1" fromId="55" toId="66">
</dataflow>
<dataflow id="276" from="d_cols_read" to="values1_1" fromId="27" toId="66">
</dataflow>
<dataflow id="277" from="bitcast_ln300" to="values1" fromId="53" toId="67">
</dataflow>
<dataflow id="278" from="d_cols_read" to="values1" fromId="27" toId="67">
</dataflow>
<dataflow id="279" from="bitcast_ln300_1" to="values1_1" fromId="55" toId="68">
</dataflow>
<dataflow id="280" from="d_cols_read" to="values1_1" fromId="27" toId="68">
</dataflow>
<dataflow id="281" from="empty" to="idxprom881" fromId="49" toId="69">
</dataflow>
<dataflow id="282" from="values" to="values_addr" fromId="152" toId="70">
</dataflow>
<dataflow id="283" from="StgValue_225" to="values_addr" fromId="225" toId="70">
</dataflow>
<dataflow id="284" from="idxprom881" to="values_addr" fromId="69" toId="70">
</dataflow>
<dataflow id="285" from="values_1" to="values_1_addr" fromId="151" toId="71">
</dataflow>
<dataflow id="286" from="StgValue_225" to="values_1_addr" fromId="225" toId="71">
</dataflow>
<dataflow id="287" from="idxprom881" to="values_1_addr" fromId="69" toId="71">
</dataflow>
<dataflow id="288" from="values_addr" to="values_load" fromId="70" toId="72">
</dataflow>
<dataflow id="289" from="values_1_addr" to="values_1_load" fromId="71" toId="73">
</dataflow>
<dataflow id="290" from="bitcast_ln300" to="values1" fromId="53" toId="74">
</dataflow>
<dataflow id="291" from="d_cols_read" to="values1" fromId="27" toId="74">
</dataflow>
<dataflow id="292" from="bitcast_ln300_1" to="values1_1" fromId="55" toId="75">
</dataflow>
<dataflow id="293" from="d_cols_read" to="values1_1" fromId="27" toId="75">
</dataflow>
<dataflow id="294" from="values_addr" to="values_load" fromId="70" toId="76">
</dataflow>
<dataflow id="295" from="values_1_addr" to="values_1_load" fromId="71" toId="77">
</dataflow>
<dataflow id="296" from="cmp33_1_read" to="tmp_9" fromId="26" toId="78">
</dataflow>
<dataflow id="297" from="values1_1" to="tmp_9" fromId="75" toId="78">
</dataflow>
<dataflow id="299" from="StgValue_298" to="tmp_9" fromId="298" toId="78">
</dataflow>
<dataflow id="300" from="values_load" to="add" fromId="76" toId="79">
</dataflow>
<dataflow id="301" from="values1" to="add" fromId="74" toId="79">
</dataflow>
<dataflow id="302" from="values_1_load" to="add98_1" fromId="77" toId="80">
</dataflow>
<dataflow id="303" from="tmp_9" to="add98_1" fromId="78" toId="80">
</dataflow>
<dataflow id="304" from="values_load" to="add" fromId="76" toId="81">
</dataflow>
<dataflow id="305" from="values1" to="add" fromId="74" toId="81">
</dataflow>
<dataflow id="306" from="values_1_load" to="add98_1" fromId="77" toId="82">
</dataflow>
<dataflow id="307" from="tmp_9" to="add98_1" fromId="78" toId="82">
</dataflow>
<dataflow id="308" from="values_load" to="add" fromId="76" toId="83">
</dataflow>
<dataflow id="309" from="values1" to="add" fromId="74" toId="83">
</dataflow>
<dataflow id="310" from="values_1_load" to="add98_1" fromId="77" toId="84">
</dataflow>
<dataflow id="311" from="tmp_9" to="add98_1" fromId="78" toId="84">
</dataflow>
<dataflow id="312" from="values_load" to="add" fromId="76" toId="85">
</dataflow>
<dataflow id="313" from="values1" to="add" fromId="74" toId="85">
</dataflow>
<dataflow id="314" from="values_1_load" to="add98_1" fromId="77" toId="86">
</dataflow>
<dataflow id="315" from="tmp_9" to="add98_1" fromId="78" toId="86">
</dataflow>
<dataflow id="316" from="values_load" to="add" fromId="76" toId="87">
</dataflow>
<dataflow id="317" from="values1" to="add" fromId="74" toId="87">
</dataflow>
<dataflow id="318" from="values_1_load" to="add98_1" fromId="77" toId="88">
</dataflow>
<dataflow id="319" from="tmp_9" to="add98_1" fromId="78" toId="88">
</dataflow>
<dataflow id="320" from="values_load" to="add" fromId="76" toId="89">
</dataflow>
<dataflow id="321" from="values1" to="add" fromId="74" toId="89">
</dataflow>
<dataflow id="322" from="values_1_load" to="add98_1" fromId="77" toId="90">
</dataflow>
<dataflow id="323" from="tmp_9" to="add98_1" fromId="78" toId="90">
</dataflow>
<dataflow id="324" from="values_load" to="add" fromId="76" toId="91">
</dataflow>
<dataflow id="325" from="values1" to="add" fromId="74" toId="91">
</dataflow>
<dataflow id="326" from="values_1_load" to="add98_1" fromId="77" toId="92">
</dataflow>
<dataflow id="327" from="tmp_9" to="add98_1" fromId="78" toId="92">
</dataflow>
<dataflow id="328" from="values_load" to="add" fromId="76" toId="93">
</dataflow>
<dataflow id="329" from="values1" to="add" fromId="74" toId="93">
</dataflow>
<dataflow id="330" from="values_1_load" to="add98_1" fromId="77" toId="94">
</dataflow>
<dataflow id="331" from="tmp_9" to="add98_1" fromId="78" toId="94">
</dataflow>
<dataflow id="332" from="icmp" to="storemerge2" fromId="48" toId="95">
</dataflow>
<dataflow id="333" from="values1" to="storemerge2" fromId="74" toId="95">
</dataflow>
<dataflow id="334" from="add" to="storemerge2" fromId="93" toId="95">
</dataflow>
<dataflow id="335" from="icmp" to="storemerge" fromId="48" toId="96">
</dataflow>
<dataflow id="336" from="tmp_9" to="storemerge" fromId="78" toId="96">
</dataflow>
<dataflow id="337" from="add98_1" to="storemerge" fromId="94" toId="96">
</dataflow>
<dataflow id="339" from="_ssdm_op_SpecPipeline" to="specpipeline_ln295" fromId="338" toId="97">
</dataflow>
<dataflow id="340" from="StgValue_181" to="specpipeline_ln295" fromId="181" toId="97">
</dataflow>
<dataflow id="341" from="StgValue_176" to="specpipeline_ln295" fromId="176" toId="97">
</dataflow>
<dataflow id="342" from="StgValue_176" to="specpipeline_ln295" fromId="176" toId="97">
</dataflow>
<dataflow id="343" from="StgValue_176" to="specpipeline_ln295" fromId="176" toId="97">
</dataflow>
<dataflow id="344" from="empty_12" to="specpipeline_ln295" fromId="179" toId="97">
</dataflow>
<dataflow id="346" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln294" fromId="345" toId="98">
</dataflow>
<dataflow id="348" from="StgValue_347" to="speclooptripcount_ln294" fromId="347" toId="98">
</dataflow>
<dataflow id="349" from="StgValue_347" to="speclooptripcount_ln294" fromId="347" toId="98">
</dataflow>
<dataflow id="350" from="StgValue_347" to="speclooptripcount_ln294" fromId="347" toId="98">
</dataflow>
<dataflow id="352" from="_ssdm_op_SpecLoopName" to="specloopname_ln293" fromId="351" toId="99">
</dataflow>
<dataflow id="354" from="empty_30" to="specloopname_ln293" fromId="353" toId="99">
</dataflow>
<dataflow id="355" from="storemerge2" to="store_ln320" fromId="95" toId="100">
</dataflow>
<dataflow id="356" from="values_addr" to="store_ln320" fromId="70" toId="100">
</dataflow>
<dataflow id="357" from="storemerge" to="store_ln318" fromId="96" toId="101">
</dataflow>
<dataflow id="358" from="values_1_addr" to="store_ln318" fromId="71" toId="101">
</dataflow>
<dataflow id="359" from="icmp_ln293" to="StgValue_2" fromId="35" toId="2">
</dataflow>
<dataflow id="360" from="cmp33_1_read" to="StgValue_2" fromId="26" toId="2">
</dataflow>
<dataflow id="361" from="cmp33_1_read" to="StgValue_3" fromId="26" toId="3">
</dataflow>
<dataflow id="362" from="cmp33_1_read" to="StgValue_4" fromId="26" toId="4">
</dataflow>
<dataflow id="363" from="cmp33_1_read" to="StgValue_5" fromId="26" toId="5">
</dataflow>
<dataflow id="364" from="cmp33_1_read" to="StgValue_6" fromId="26" toId="6">
</dataflow>
<dataflow id="365" from="cmp33_1_read" to="StgValue_7" fromId="26" toId="7">
</dataflow>
<dataflow id="366" from="cmp33_1_read" to="StgValue_8" fromId="26" toId="8">
</dataflow>
<dataflow id="367" from="cmp33_1_read" to="StgValue_9" fromId="26" toId="9">
</dataflow>
<dataflow id="368" from="cmp33_1_read" to="StgValue_10" fromId="26" toId="10">
</dataflow>
<dataflow id="369" from="icmp" to="StgValue_10" fromId="48" toId="10">
</dataflow>
<dataflow id="370" from="cmp33_1_read" to="StgValue_11" fromId="26" toId="11">
</dataflow>
<dataflow id="371" from="icmp" to="StgValue_11" fromId="48" toId="11">
</dataflow>
<dataflow id="372" from="icmp" to="StgValue_12" fromId="48" toId="12">
</dataflow>
<dataflow id="373" from="icmp" to="StgValue_13" fromId="48" toId="13">
</dataflow>
<dataflow id="374" from="icmp" to="StgValue_14" fromId="48" toId="14">
</dataflow>
<dataflow id="375" from="icmp" to="StgValue_15" fromId="48" toId="15">
</dataflow>
<dataflow id="376" from="icmp" to="StgValue_16" fromId="48" toId="16">
</dataflow>
<dataflow id="377" from="icmp" to="StgValue_17" fromId="48" toId="17">
</dataflow>
<dataflow id="378" from="icmp" to="StgValue_18" fromId="48" toId="18">
</dataflow>
<dataflow id="379" from="icmp" to="StgValue_19" fromId="48" toId="19">
</dataflow>
<dataflow id="380" from="icmp_ln293" to="StgValue_19" fromId="35" toId="19">
</dataflow>
</dataflows>


</stg>
