# system info Qsys on 2016.05.25.09:41:49
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1464140421
#
#
# Files generated for Qsys on 2016.05.25.09:41:49
files:
filepath,kind,attributes,module,is_top
simulation/Qsys.v,VERILOG,,Qsys,true
simulation/submodules/TERASIC_AUTO_FOCUS.v,VERILOG,,TERASIC_AUTO_FOCUS,false
simulation/submodules/F_VCM.v,VERILOG,,TERASIC_AUTO_FOCUS,false
simulation/submodules/I2C_VCM_Config.v,VERILOG,,TERASIC_AUTO_FOCUS,false
simulation/submodules/I2C_VCM_Controller.v,VERILOG,,TERASIC_AUTO_FOCUS,false
simulation/submodules/VCM_CTRL_P.v,VERILOG,,TERASIC_AUTO_FOCUS,false
simulation/submodules/TERASIC_CAMERA.v,VERILOG,,TERASIC_CAMERA,false
simulation/submodules/CAMERA_RGB.v,VERILOG,,TERASIC_CAMERA,false
simulation/submodules/CAMERA_Bayer.v,VERILOG,,TERASIC_CAMERA,false
simulation/submodules/Bayer2RGB.v,VERILOG,,TERASIC_CAMERA,false
simulation/submodules/Bayer_LineBuffer.v,VERILOG,,TERASIC_CAMERA,false
simulation/submodules/rgb_fifo.v,VERILOG,,TERASIC_CAMERA,false
simulation/submodules/add2.v,VERILOG,,TERASIC_CAMERA,false
simulation/submodules/add4.v,VERILOG,,TERASIC_CAMERA,false
simulation/submodules/alt_vipitc131_IS2Vid.sv,SYSTEM_VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_sync_compare.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_calculate_mode.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_control.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_mode_banks.sv,SYSTEM_VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_statemachine.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_fifo.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_generic_count.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_to_binary.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_sync.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_trigger_sync.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_sync_generation.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_frame_counter.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_sample_counter.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/Qsys_alt_vip_vfb_0.vo,VERILOG,,Qsys_alt_vip_vfb_0,false
simulation/submodules/Qsys_altpll_0.vo,VERILOG,,Qsys_altpll_0,false
simulation/submodules/i2c_opencores.v,VERILOG,,i2c_opencores,false
simulation/submodules/i2c_master_top.v,VERILOG,,i2c_opencores,false
simulation/submodules/i2c_master_defines.v,VERILOG,,i2c_opencores,false
simulation/submodules/i2c_master_byte_ctrl.v,VERILOG,,i2c_opencores,false
simulation/submodules/i2c_master_bit_ctrl.v,VERILOG,,i2c_opencores,false
simulation/submodules/timescale.v,VERILOG,,i2c_opencores,false
simulation/submodules/Qsys_jtag_uart.v,VERILOG,,Qsys_jtag_uart,false
simulation/submodules/Qsys_key.v,VERILOG,,Qsys_key,false
simulation/submodules/Qsys_led.v,VERILOG,,Qsys_led,false
simulation/submodules/Qsys_mipi_pwdn_n.v,VERILOG,,Qsys_mipi_pwdn_n,false
simulation/submodules/Qsys_nios2_gen2.v,VERILOG,,Qsys_nios2_gen2,false
simulation/submodules/Qsys_onchip_memory2_0.v,VERILOG,,Qsys_onchip_memory2_0,false
simulation/submodules/Qsys_sdram.v,VERILOG,,Qsys_sdram,false
simulation/submodules/Qsys_sdram_test_component.v,VERILOG,,Qsys_sdram,false
simulation/submodules/Qsys_sw.v,VERILOG,,Qsys_sw,false
simulation/submodules/Qsys_sysid_qsys.vo,VERILOG,,Qsys_sysid_qsys,false
simulation/submodules/Qsys_timer.v,VERILOG,,Qsys_timer,false
simulation/submodules/Qsys_mm_interconnect_0.v,VERILOG,,Qsys_mm_interconnect_0,false
simulation/submodules/Qsys_mm_interconnect_1.v,VERILOG,,Qsys_mm_interconnect_1,false
simulation/submodules/Qsys_irq_mapper.sv,SYSTEM_VERILOG,,Qsys_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/Qsys_nios2_gen2_cpu.ocp,OTHER,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu.sdc,SDC,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu.vo,VERILOG,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_bht_ram.dat,DAT,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_bht_ram.hex,HEX,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_bht_ram.mif,MIF,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_dc_tag_ram.dat,DAT,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_dc_tag_ram.hex,HEX,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_dc_tag_ram.mif,MIF,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_debug_slave_sysclk.v,VERILOG,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_debug_slave_tck.v,VERILOG,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_debug_slave_wrapper.v,VERILOG,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_ic_tag_ram.dat,DAT,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_ic_tag_ram.hex,HEX,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_ic_tag_ram.mif,MIF,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_mult_cell.v,VERILOG,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_nios2_waves.do,OTHER,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_ociram_default_contents.dat,DAT,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_ociram_default_contents.hex,HEX,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_ociram_default_contents.mif,MIF,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_rf_ram_a.dat,DAT,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_rf_ram_a.hex,HEX,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_rf_ram_a.mif,MIF,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_rf_ram_b.dat,DAT,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_rf_ram_b.hex,HEX,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_rf_ram_b.mif,MIF,,Qsys_nios2_gen2_cpu,false
simulation/submodules/Qsys_nios2_gen2_cpu_test_bench.v,VERILOG,,Qsys_nios2_gen2_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/Qsys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_0_router,false
simulation/submodules/Qsys_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_0_router_001,false
simulation/submodules/Qsys_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_0_router_002,false
simulation/submodules/Qsys_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_0_router_006,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/Qsys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_0_cmd_demux,false
simulation/submodules/Qsys_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/Qsys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_0_cmd_mux_004,false
simulation/submodules/Qsys_mm_interconnect_0_cmd_mux_004.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_0_cmd_mux_004,false
simulation/submodules/Qsys_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_0_rsp_demux,false
simulation/submodules/Qsys_mm_interconnect_0_rsp_demux_004.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_0_rsp_demux_004,false
simulation/submodules/Qsys_mm_interconnect_0_rsp_demux_005.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_0_rsp_demux_005,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/Qsys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/Qsys_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/Qsys_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,Qsys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/Qsys_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_1_router,false
simulation/submodules/Qsys_mm_interconnect_1_router_002.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_1_router_002,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/Qsys_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_1_cmd_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_1_cmd_mux,false
simulation/submodules/Qsys_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_1_cmd_mux,false
simulation/submodules/Qsys_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_1_rsp_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_1_rsp_mux,false
simulation/submodules/Qsys_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_1_rsp_mux,false
simulation/submodules/Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Qsys.TERASIC_AUTO_FOCUS_0,TERASIC_AUTO_FOCUS
Qsys.TERASIC_CAMERA_0,TERASIC_CAMERA
Qsys.alt_vip_itc_0,alt_vipitc131_IS2Vid
Qsys.alt_vip_vfb_0,Qsys_alt_vip_vfb_0
Qsys.altpll_0,Qsys_altpll_0
Qsys.i2c_opencores_camera,i2c_opencores
Qsys.i2c_opencores_mipi,i2c_opencores
Qsys.jtag_uart,Qsys_jtag_uart
Qsys.key,Qsys_key
Qsys.led,Qsys_led
Qsys.mipi_pwdn_n,Qsys_mipi_pwdn_n
Qsys.mipi_reset_n,Qsys_mipi_pwdn_n
Qsys.nios2_gen2,Qsys_nios2_gen2
Qsys.nios2_gen2.cpu,Qsys_nios2_gen2_cpu
Qsys.onchip_memory2_0,Qsys_onchip_memory2_0
Qsys.sdram,Qsys_sdram
Qsys.sw,Qsys_sw
Qsys.sysid_qsys,Qsys_sysid_qsys
Qsys.timer,Qsys_timer
Qsys.mm_interconnect_0,Qsys_mm_interconnect_0
Qsys.mm_interconnect_0.nios2_gen2_data_master_translator,altera_merlin_master_translator
Qsys.mm_interconnect_0.nios2_gen2_instruction_master_translator,altera_merlin_master_translator
Qsys.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
Qsys.mm_interconnect_0.i2c_opencores_mipi_avalon_slave_0_translator,altera_merlin_slave_translator
Qsys.mm_interconnect_0.i2c_opencores_camera_avalon_slave_0_translator,altera_merlin_slave_translator
Qsys.mm_interconnect_0.sysid_qsys_control_slave_translator,altera_merlin_slave_translator
Qsys.mm_interconnect_0.nios2_gen2_debug_mem_slave_translator,altera_merlin_slave_translator
Qsys.mm_interconnect_0.TERASIC_AUTO_FOCUS_0_mm_ctrl_translator,altera_merlin_slave_translator
Qsys.mm_interconnect_0.altpll_0_pll_slave_translator,altera_merlin_slave_translator
Qsys.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
Qsys.mm_interconnect_0.timer_s1_translator,altera_merlin_slave_translator
Qsys.mm_interconnect_0.led_s1_translator,altera_merlin_slave_translator
Qsys.mm_interconnect_0.sw_s1_translator,altera_merlin_slave_translator
Qsys.mm_interconnect_0.key_s1_translator,altera_merlin_slave_translator
Qsys.mm_interconnect_0.mipi_reset_n_s1_translator,altera_merlin_slave_translator
Qsys.mm_interconnect_0.mipi_pwdn_n_s1_translator,altera_merlin_slave_translator
Qsys.mm_interconnect_0.nios2_gen2_data_master_agent,altera_merlin_master_agent
Qsys.mm_interconnect_0.nios2_gen2_instruction_master_agent,altera_merlin_master_agent
Qsys.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
Qsys.mm_interconnect_0.i2c_opencores_mipi_avalon_slave_0_agent,altera_merlin_slave_agent
Qsys.mm_interconnect_0.i2c_opencores_camera_avalon_slave_0_agent,altera_merlin_slave_agent
Qsys.mm_interconnect_0.sysid_qsys_control_slave_agent,altera_merlin_slave_agent
Qsys.mm_interconnect_0.nios2_gen2_debug_mem_slave_agent,altera_merlin_slave_agent
Qsys.mm_interconnect_0.TERASIC_AUTO_FOCUS_0_mm_ctrl_agent,altera_merlin_slave_agent
Qsys.mm_interconnect_0.altpll_0_pll_slave_agent,altera_merlin_slave_agent
Qsys.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
Qsys.mm_interconnect_0.timer_s1_agent,altera_merlin_slave_agent
Qsys.mm_interconnect_0.led_s1_agent,altera_merlin_slave_agent
Qsys.mm_interconnect_0.sw_s1_agent,altera_merlin_slave_agent
Qsys.mm_interconnect_0.key_s1_agent,altera_merlin_slave_agent
Qsys.mm_interconnect_0.mipi_reset_n_s1_agent,altera_merlin_slave_agent
Qsys.mm_interconnect_0.mipi_pwdn_n_s1_agent,altera_merlin_slave_agent
Qsys.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys.mm_interconnect_0.i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys.mm_interconnect_0.i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys.mm_interconnect_0.sysid_qsys_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys.mm_interconnect_0.nios2_gen2_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys.mm_interconnect_0.TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys.mm_interconnect_0.TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo,altera_avalon_sc_fifo
Qsys.mm_interconnect_0.altpll_0_pll_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys.mm_interconnect_0.timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys.mm_interconnect_0.led_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys.mm_interconnect_0.sw_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys.mm_interconnect_0.key_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys.mm_interconnect_0.mipi_reset_n_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys.mm_interconnect_0.mipi_pwdn_n_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys.mm_interconnect_0.router,Qsys_mm_interconnect_0_router
Qsys.mm_interconnect_0.router_001,Qsys_mm_interconnect_0_router_001
Qsys.mm_interconnect_0.router_002,Qsys_mm_interconnect_0_router_002
Qsys.mm_interconnect_0.router_003,Qsys_mm_interconnect_0_router_002
Qsys.mm_interconnect_0.router_004,Qsys_mm_interconnect_0_router_002
Qsys.mm_interconnect_0.router_005,Qsys_mm_interconnect_0_router_002
Qsys.mm_interconnect_0.router_007,Qsys_mm_interconnect_0_router_002
Qsys.mm_interconnect_0.router_008,Qsys_mm_interconnect_0_router_002
Qsys.mm_interconnect_0.router_010,Qsys_mm_interconnect_0_router_002
Qsys.mm_interconnect_0.router_011,Qsys_mm_interconnect_0_router_002
Qsys.mm_interconnect_0.router_012,Qsys_mm_interconnect_0_router_002
Qsys.mm_interconnect_0.router_013,Qsys_mm_interconnect_0_router_002
Qsys.mm_interconnect_0.router_014,Qsys_mm_interconnect_0_router_002
Qsys.mm_interconnect_0.router_015,Qsys_mm_interconnect_0_router_002
Qsys.mm_interconnect_0.router_006,Qsys_mm_interconnect_0_router_006
Qsys.mm_interconnect_0.router_009,Qsys_mm_interconnect_0_router_006
Qsys.mm_interconnect_0.nios2_gen2_data_master_limiter,altera_merlin_traffic_limiter
Qsys.mm_interconnect_0.nios2_gen2_instruction_master_limiter,altera_merlin_traffic_limiter
Qsys.mm_interconnect_0.cmd_demux,Qsys_mm_interconnect_0_cmd_demux
Qsys.mm_interconnect_0.cmd_demux_001,Qsys_mm_interconnect_0_cmd_demux_001
Qsys.mm_interconnect_0.cmd_mux,Qsys_mm_interconnect_0_cmd_mux
Qsys.mm_interconnect_0.cmd_mux_001,Qsys_mm_interconnect_0_cmd_mux
Qsys.mm_interconnect_0.cmd_mux_002,Qsys_mm_interconnect_0_cmd_mux
Qsys.mm_interconnect_0.cmd_mux_003,Qsys_mm_interconnect_0_cmd_mux
Qsys.mm_interconnect_0.cmd_mux_005,Qsys_mm_interconnect_0_cmd_mux
Qsys.mm_interconnect_0.cmd_mux_006,Qsys_mm_interconnect_0_cmd_mux
Qsys.mm_interconnect_0.cmd_mux_008,Qsys_mm_interconnect_0_cmd_mux
Qsys.mm_interconnect_0.cmd_mux_009,Qsys_mm_interconnect_0_cmd_mux
Qsys.mm_interconnect_0.cmd_mux_010,Qsys_mm_interconnect_0_cmd_mux
Qsys.mm_interconnect_0.cmd_mux_011,Qsys_mm_interconnect_0_cmd_mux
Qsys.mm_interconnect_0.cmd_mux_012,Qsys_mm_interconnect_0_cmd_mux
Qsys.mm_interconnect_0.cmd_mux_013,Qsys_mm_interconnect_0_cmd_mux
Qsys.mm_interconnect_0.cmd_mux_004,Qsys_mm_interconnect_0_cmd_mux_004
Qsys.mm_interconnect_0.cmd_mux_007,Qsys_mm_interconnect_0_cmd_mux_004
Qsys.mm_interconnect_0.rsp_demux,Qsys_mm_interconnect_0_rsp_demux
Qsys.mm_interconnect_0.rsp_demux_001,Qsys_mm_interconnect_0_rsp_demux
Qsys.mm_interconnect_0.rsp_demux_002,Qsys_mm_interconnect_0_rsp_demux
Qsys.mm_interconnect_0.rsp_demux_003,Qsys_mm_interconnect_0_rsp_demux
Qsys.mm_interconnect_0.rsp_demux_006,Qsys_mm_interconnect_0_rsp_demux
Qsys.mm_interconnect_0.rsp_demux_008,Qsys_mm_interconnect_0_rsp_demux
Qsys.mm_interconnect_0.rsp_demux_009,Qsys_mm_interconnect_0_rsp_demux
Qsys.mm_interconnect_0.rsp_demux_010,Qsys_mm_interconnect_0_rsp_demux
Qsys.mm_interconnect_0.rsp_demux_011,Qsys_mm_interconnect_0_rsp_demux
Qsys.mm_interconnect_0.rsp_demux_012,Qsys_mm_interconnect_0_rsp_demux
Qsys.mm_interconnect_0.rsp_demux_013,Qsys_mm_interconnect_0_rsp_demux
Qsys.mm_interconnect_0.rsp_demux_004,Qsys_mm_interconnect_0_rsp_demux_004
Qsys.mm_interconnect_0.rsp_demux_007,Qsys_mm_interconnect_0_rsp_demux_004
Qsys.mm_interconnect_0.rsp_demux_005,Qsys_mm_interconnect_0_rsp_demux_005
Qsys.mm_interconnect_0.rsp_mux,Qsys_mm_interconnect_0_rsp_mux
Qsys.mm_interconnect_0.rsp_mux_001,Qsys_mm_interconnect_0_rsp_mux_001
Qsys.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
Qsys.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
Qsys.mm_interconnect_0.avalon_st_adapter,Qsys_mm_interconnect_0_avalon_st_adapter
Qsys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys.mm_interconnect_0.avalon_st_adapter_001,Qsys_mm_interconnect_0_avalon_st_adapter
Qsys.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys.mm_interconnect_0.avalon_st_adapter_002,Qsys_mm_interconnect_0_avalon_st_adapter
Qsys.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys.mm_interconnect_0.avalon_st_adapter_003,Qsys_mm_interconnect_0_avalon_st_adapter
Qsys.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys.mm_interconnect_0.avalon_st_adapter_004,Qsys_mm_interconnect_0_avalon_st_adapter
Qsys.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys.mm_interconnect_0.avalon_st_adapter_005,Qsys_mm_interconnect_0_avalon_st_adapter
Qsys.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys.mm_interconnect_0.avalon_st_adapter_006,Qsys_mm_interconnect_0_avalon_st_adapter
Qsys.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys.mm_interconnect_0.avalon_st_adapter_007,Qsys_mm_interconnect_0_avalon_st_adapter
Qsys.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys.mm_interconnect_0.avalon_st_adapter_008,Qsys_mm_interconnect_0_avalon_st_adapter
Qsys.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys.mm_interconnect_0.avalon_st_adapter_009,Qsys_mm_interconnect_0_avalon_st_adapter
Qsys.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys.mm_interconnect_0.avalon_st_adapter_010,Qsys_mm_interconnect_0_avalon_st_adapter
Qsys.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys.mm_interconnect_0.avalon_st_adapter_011,Qsys_mm_interconnect_0_avalon_st_adapter
Qsys.mm_interconnect_0.avalon_st_adapter_011.error_adapter_0,Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys.mm_interconnect_0.avalon_st_adapter_012,Qsys_mm_interconnect_0_avalon_st_adapter
Qsys.mm_interconnect_0.avalon_st_adapter_012.error_adapter_0,Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys.mm_interconnect_0.avalon_st_adapter_013,Qsys_mm_interconnect_0_avalon_st_adapter
Qsys.mm_interconnect_0.avalon_st_adapter_013.error_adapter_0,Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys.mm_interconnect_1,Qsys_mm_interconnect_1
Qsys.mm_interconnect_1.alt_vip_vfb_0_read_master_translator,altera_merlin_master_translator
Qsys.mm_interconnect_1.alt_vip_vfb_0_write_master_translator,altera_merlin_master_translator
Qsys.mm_interconnect_1.sdram_s1_translator,altera_merlin_slave_translator
Qsys.mm_interconnect_1.alt_vip_vfb_0_read_master_agent,altera_merlin_master_agent
Qsys.mm_interconnect_1.alt_vip_vfb_0_write_master_agent,altera_merlin_master_agent
Qsys.mm_interconnect_1.sdram_s1_agent,altera_merlin_slave_agent
Qsys.mm_interconnect_1.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys.mm_interconnect_1.router,Qsys_mm_interconnect_1_router
Qsys.mm_interconnect_1.router_001,Qsys_mm_interconnect_1_router
Qsys.mm_interconnect_1.router_002,Qsys_mm_interconnect_1_router_002
Qsys.mm_interconnect_1.sdram_s1_burst_adapter,altera_merlin_burst_adapter
Qsys.mm_interconnect_1.cmd_demux,Qsys_mm_interconnect_1_cmd_demux
Qsys.mm_interconnect_1.cmd_demux_001,Qsys_mm_interconnect_1_cmd_demux
Qsys.mm_interconnect_1.cmd_mux,Qsys_mm_interconnect_1_cmd_mux
Qsys.mm_interconnect_1.rsp_demux,Qsys_mm_interconnect_1_rsp_demux
Qsys.mm_interconnect_1.rsp_mux,Qsys_mm_interconnect_1_rsp_mux
Qsys.mm_interconnect_1.rsp_mux_001,Qsys_mm_interconnect_1_rsp_mux
Qsys.mm_interconnect_1.avalon_st_adapter,Qsys_mm_interconnect_0_avalon_st_adapter
Qsys.mm_interconnect_1.avalon_st_adapter.error_adapter_0,Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys.irq_mapper,Qsys_irq_mapper
Qsys.rst_controller,altera_reset_controller
Qsys.rst_controller_001,altera_reset_controller
Qsys.rst_controller_002,altera_reset_controller
