

================================================================
== Vivado HLS Report for 'conv_layer2'
================================================================
* Date:           Wed Apr 25 19:19:20 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  387137|  387137|  387137|  387137|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |  387136|  387136|     24196|          -|          -|    16|    no    |
        | + Loop 1.1                  |   24193|   24193|      1861|          -|          -|    13|    no    |
        |  ++ Loop 1.1.1              |    1859|    1859|       143|          -|          -|    13|    no    |
        |   +++ Loop 1.1.1.1          |     140|     140|        70|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1      |      68|      68|        34|          -|          -|     2|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |      32|      32|         4|          -|          -|     8|    no    |
        +-----------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond8)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond9)
	2  / (exitcond9)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	12  / (exitcond2)
	7  / (!exitcond2)
7 --> 
	8  / (!exitcond3)
	6  / (exitcond3)
8 --> 
	9  / (!exitcond)
	7  / (exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	8  / true
12 --> 
	5  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %.loopexit" [nnet/solution1/nnet.cpp:47]

 <State 2> : 3.25ns
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%filter = phi i5 [ 0, %0 ], [ %filter_1, %.loopexit.loopexit ]"
ST_2 : Operation 15 [1/1] (1.36ns)   --->   "%exitcond8 = icmp eq i5 %filter, -16" [nnet/solution1/nnet.cpp:47]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"
ST_2 : Operation 17 [1/1] (1.78ns)   --->   "%filter_1 = add i5 %filter, 1" [nnet/solution1/nnet.cpp:47]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %3, label %.preheader57.preheader" [nnet/solution1/nnet.cpp:47]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = zext i5 %filter to i64" [nnet/solution1/nnet.cpp:59]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%conv_layer2_bias_V_a = getelementptr [16 x i20]* @conv_layer2_bias_V, i64 0, i64 %tmp" [nnet/solution1/nnet.cpp:60]
ST_2 : Operation 21 [2/2] (3.25ns)   --->   "%p_Val2_9 = load i20* %conv_layer2_bias_V_a, align 4" [nnet/solution1/nnet.cpp:60]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 512> <ROM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [nnet/solution1/nnet.cpp:63]

 <State 3> : 3.25ns
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_cast2 = zext i5 %filter to i11" [nnet/solution1/nnet.cpp:60]
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %filter to i13" [nnet/solution1/nnet.cpp:60]
ST_3 : Operation 25 [1/2] (3.25ns)   --->   "%p_Val2_9 = load i20* %conv_layer2_bias_V_a, align 4" [nnet/solution1/nnet.cpp:60]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 512> <ROM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_Val2_12_cast = sext i20 %p_Val2_9 to i24" [nnet/solution1/nnet.cpp:60]
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2 = sext i20 %p_Val2_9 to i23" [nnet/solution1/nnet.cpp:60]
ST_3 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader57" [nnet/solution1/nnet.cpp:50]

 <State 4> : 1.92ns
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %.preheader57.preheader ], [ %i_5, %.preheader57.loopexit ]"
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %.preheader57.preheader ], [ %next_mul, %.preheader57.loopexit ]"
ST_4 : Operation 31 [1/1] (1.91ns)   --->   "%next_mul = add i8 %phi_mul, 13"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (1.30ns)   --->   "%exitcond9 = icmp eq i4 %i, -3" [nnet/solution1/nnet.cpp:50]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"
ST_4 : Operation 34 [1/1] (1.73ns)   --->   "%i_5 = add i4 %i, 1" [nnet/solution1/nnet.cpp:50]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.loopexit.loopexit, label %.preheader56.preheader" [nnet/solution1/nnet.cpp:50]
ST_4 : Operation 36 [1/1] (1.76ns)   --->   "br label %.preheader56" [nnet/solution1/nnet.cpp:51]
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 5> : 1.77ns
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%j = phi i4 [ %j_5, %2 ], [ 0, %.preheader56.preheader ]"
ST_5 : Operation 39 [1/1] (1.30ns)   --->   "%exitcond1 = icmp eq i4 %j, -3" [nnet/solution1/nnet.cpp:51]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"
ST_5 : Operation 41 [1/1] (1.73ns)   --->   "%j_5 = add i4 %j, 1" [nnet/solution1/nnet.cpp:51]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader57.loopexit, label %.preheader12.preheader" [nnet/solution1/nnet.cpp:51]
ST_5 : Operation 43 [1/1] (1.76ns)   --->   "br label %.preheader12" [nnet/solution1/nnet.cpp:55]
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br label %.preheader57"

 <State 6> : 6.14ns
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i24 [ %sum_1, %.preheader12.loopexit ], [ 0, %.preheader12.preheader ]" [nnet/solution1/nnet.cpp:59]
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%row_offset = phi i2 [ %row_offset_1, %.preheader12.loopexit ], [ 0, %.preheader12.preheader ]"
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%row_offset_cast5 = zext i2 %row_offset to i4" [nnet/solution1/nnet.cpp:55]
ST_6 : Operation 48 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %row_offset, -2" [nnet/solution1/nnet.cpp:55]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"
ST_6 : Operation 50 [1/1] (1.56ns)   --->   "%row_offset_1 = add i2 %row_offset, 1" [nnet/solution1/nnet.cpp:55]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %.preheader55.preheader" [nnet/solution1/nnet.cpp:55]
ST_6 : Operation 52 [1/1] (1.73ns)   --->   "%tmp_27 = add i4 %row_offset_cast5, %i" [nnet/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_27, i4 0)" [nnet/solution1/nnet.cpp:59]
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %tmp_50 to i9" [nnet/solution1/nnet.cpp:59]
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_51 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_27, i1 false)" [nnet/solution1/nnet.cpp:59]
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i5 %tmp_51 to i9" [nnet/solution1/nnet.cpp:59]
ST_6 : Operation 57 [1/1] (1.91ns)   --->   "%tmp_52 = sub i9 %p_shl_cast, %p_shl1_cast" [nnet/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_53 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %row_offset, i1 false)" [nnet/solution1/nnet.cpp:55]
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_76_cast = zext i3 %tmp_53 to i4" [nnet/solution1/nnet.cpp:57]
ST_6 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader55" [nnet/solution1/nnet.cpp:57]
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i4 %j to i8" [nnet/solution1/nnet.cpp:60]
ST_6 : Operation 62 [1/1] (1.91ns)   --->   "%tmp_s = add i8 %tmp_26_cast, %phi_mul" [nnet/solution1/nnet.cpp:60]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_40 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_s, i4 0)" [nnet/solution1/nnet.cpp:60]
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_70_cast = zext i12 %tmp_40 to i13" [nnet/solution1/nnet.cpp:60]
ST_6 : Operation 65 [1/1] (1.99ns)   --->   "%tmp_49 = add i13 %tmp_cast, %tmp_70_cast" [nnet/solution1/nnet.cpp:60]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i24 %p_Val2_s to i23" [nnet/solution1/nnet.cpp:59]
ST_6 : Operation 67 [1/1] (2.31ns)   --->   "%p_Val2_s_34 = add i24 %p_Val2_s, %p_Val2_12_cast" [nnet/solution1/nnet.cpp:60]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (2.28ns)   --->   "%p_Val2_cast = add i23 %tmp_2, %tmp_41" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:60]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (2.45ns)   --->   "%tmp_i = icmp sgt i24 %p_Val2_s_34, 0" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (1.37ns)   --->   "%a_V_i = select i1 %tmp_i, i23 %p_Val2_cast, i23 0" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 7> : 3.67ns
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%sum_1 = phi i24 [ %p_Val2_s, %.preheader55.preheader ], [ %p_Val2_1, %.preheader55.loopexit ]"
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%col_offset = phi i2 [ 0, %.preheader55.preheader ], [ %col_offset_1, %.preheader55.loopexit ]"
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%col_offset_cast3 = zext i2 %col_offset to i4" [nnet/solution1/nnet.cpp:57]
ST_7 : Operation 74 [1/1] (0.95ns)   --->   "%exitcond3 = icmp eq i2 %col_offset, -2" [nnet/solution1/nnet.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"
ST_7 : Operation 76 [1/1] (1.56ns)   --->   "%col_offset_1 = add i2 %col_offset, 1" [nnet/solution1/nnet.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader12.loopexit, label %.preheader.preheader" [nnet/solution1/nnet.cpp:57]
ST_7 : Operation 78 [1/1] (1.73ns)   --->   "%tmp_28 = add i4 %j, %col_offset_cast3" [nnet/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i4 %tmp_28 to i9" [nnet/solution1/nnet.cpp:59]
ST_7 : Operation 80 [1/1] (1.93ns)   --->   "%tmp_54 = add i9 %tmp_29_cast, %tmp_52" [nnet/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_79_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_54, i3 0)" [nnet/solution1/nnet.cpp:59]
ST_7 : Operation 82 [1/1] (1.65ns)   --->   "%tmp_55 = add i4 %col_offset_cast3, %tmp_76_cast" [nnet/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_42 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_55, i3 0)" [nnet/solution1/nnet.cpp:59]
ST_7 : Operation 84 [1/1] (1.76ns)   --->   "br label %.preheader" [nnet/solution1/nnet.cpp:58]
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader12"

 <State 8> : 7.10ns
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i24 [ %sum_1, %.preheader.preheader ], [ %sum_V, %1 ]"
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%channel_offset = phi i4 [ 0, %.preheader.preheader ], [ %channel_offset_1, %1 ]"
ST_8 : Operation 88 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %channel_offset, -8" [nnet/solution1/nnet.cpp:58]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"
ST_8 : Operation 90 [1/1] (1.73ns)   --->   "%channel_offset_1 = add i4 %channel_offset, 1" [nnet/solution1/nnet.cpp:58]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader55.loopexit, label %1" [nnet/solution1/nnet.cpp:58]
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_31 = zext i4 %channel_offset to i7" [nnet/solution1/nnet.cpp:58]
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_31_cast = zext i4 %channel_offset to i12" [nnet/solution1/nnet.cpp:59]
ST_8 : Operation 94 [1/1] (1.99ns)   --->   "%tmp_56 = add i12 %tmp_31_cast, %tmp_79_cast" [nnet/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_83_cast = zext i12 %tmp_56 to i64" [nnet/solution1/nnet.cpp:59]
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%image_V_addr = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_83_cast" [nnet/solution1/nnet.cpp:59]
ST_8 : Operation 97 [1/1] (1.87ns)   --->   "%tmp_57 = add i7 %tmp_31, %tmp_42" [nnet/solution1/nnet.cpp:58]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_86_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_57, i4 0)" [nnet/solution1/nnet.cpp:59]
ST_8 : Operation 99 [1/1] (1.97ns)   --->   "%tmp_58 = add i11 %tmp_cast2, %tmp_86_cast" [nnet/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_87_cast = zext i11 %tmp_58 to i64" [nnet/solution1/nnet.cpp:59]
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%conv_layer2_weights_s = getelementptr [512 x i19]* @conv_layer2_weights_s, i64 0, i64 %tmp_87_cast" [nnet/solution1/nnet.cpp:59]
ST_8 : Operation 102 [2/2] (3.25ns)   --->   "%image_V_load = load i24* %image_V_addr, align 4" [nnet/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2704> <RAM>
ST_8 : Operation 103 [2/2] (3.25ns)   --->   "%conv_layer2_weights_2 = load i19* %conv_layer2_weights_s, align 4" [nnet/solution1/nnet.cpp:59]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 512> <ROM>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "br label %.preheader55"

 <State 9> : 3.25ns
ST_9 : Operation 105 [1/2] (3.25ns)   --->   "%image_V_load = load i24* %image_V_addr, align 4" [nnet/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2704> <RAM>
ST_9 : Operation 106 [1/2] (3.25ns)   --->   "%conv_layer2_weights_2 = load i19* %conv_layer2_weights_s, align 4" [nnet/solution1/nnet.cpp:59]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 512> <ROM>

 <State 10> : 6.38ns
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i24 %image_V_load to i42" [nnet/solution1/nnet.cpp:59]
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i19 %conv_layer2_weights_2 to i42" [nnet/solution1/nnet.cpp:59]
ST_10 : Operation 109 [1/1] (6.38ns)   --->   "%p_Val2_2 = mul i42 %OP1_V_cast, %OP2_V_cast" [nnet/solution1/nnet.cpp:59]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 11> : 2.99ns
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_32 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %p_Val2_1, i20 0)" [nnet/solution1/nnet.cpp:59]
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_40_cast = sext i42 %p_Val2_2 to i44" [nnet/solution1/nnet.cpp:59]
ST_11 : Operation 112 [1/1] (2.98ns)   --->   "%p_Val2_3 = add i44 %tmp_32, %tmp_40_cast" [nnet/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%sum_V = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_3, i32 20, i32 43)" [nnet/solution1/nnet.cpp:59]
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "br label %.preheader" [nnet/solution1/nnet.cpp:58]

 <State 12> : 3.25ns
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_71_cast = zext i13 %tmp_49 to i64" [nnet/solution1/nnet.cpp:60]
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [2704 x i24]* %output_V, i64 0, i64 %tmp_71_cast" [nnet/solution1/nnet.cpp:60]
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%a_V_i_cast = zext i23 %a_V_i to i24" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:60]
ST_12 : Operation 118 [1/1] (3.25ns)   --->   "store i24 %a_V_i_cast, i24* %output_V_addr, align 4" [nnet/solution1/nnet.cpp:60]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2704> <RAM>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "br label %.preheader56" [nnet/solution1/nnet.cpp:51]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_layer2_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_13           (br               ) [ 0111111111111]
filter                (phi              ) [ 0011000000000]
exitcond8             (icmp             ) [ 0011111111111]
empty                 (speclooptripcount) [ 0000000000000]
filter_1              (add              ) [ 0111111111111]
StgValue_18           (br               ) [ 0000000000000]
tmp                   (zext             ) [ 0000000000000]
conv_layer2_bias_V_a  (getelementptr    ) [ 0001000000000]
StgValue_22           (ret              ) [ 0000000000000]
tmp_cast2             (zext             ) [ 0000111111111]
tmp_cast              (zext             ) [ 0000111111111]
p_Val2_9              (load             ) [ 0000000000000]
p_Val2_12_cast        (sext             ) [ 0000111111111]
tmp_2                 (sext             ) [ 0000111111111]
StgValue_28           (br               ) [ 0011111111111]
i                     (phi              ) [ 0000101111110]
phi_mul               (phi              ) [ 0000101111110]
next_mul              (add              ) [ 0011111111111]
exitcond9             (icmp             ) [ 0011111111111]
empty_29              (speclooptripcount) [ 0000000000000]
i_5                   (add              ) [ 0011111111111]
StgValue_35           (br               ) [ 0000000000000]
StgValue_36           (br               ) [ 0011111111111]
StgValue_37           (br               ) [ 0111111111111]
j                     (phi              ) [ 0000011111110]
exitcond1             (icmp             ) [ 0011111111111]
empty_30              (speclooptripcount) [ 0000000000000]
j_5                   (add              ) [ 0011111111111]
StgValue_42           (br               ) [ 0000000000000]
StgValue_43           (br               ) [ 0011111111111]
StgValue_44           (br               ) [ 0011111111111]
p_Val2_s              (phi              ) [ 0000001111110]
row_offset            (phi              ) [ 0000001000000]
row_offset_cast5      (zext             ) [ 0000000000000]
exitcond2             (icmp             ) [ 0011111111111]
empty_31              (speclooptripcount) [ 0000000000000]
row_offset_1          (add              ) [ 0011111111111]
StgValue_51           (br               ) [ 0000000000000]
tmp_27                (add              ) [ 0000000000000]
tmp_50                (bitconcatenate   ) [ 0000000000000]
p_shl_cast            (zext             ) [ 0000000000000]
tmp_51                (bitconcatenate   ) [ 0000000000000]
p_shl1_cast           (zext             ) [ 0000000000000]
tmp_52                (sub              ) [ 0000000111110]
tmp_53                (bitconcatenate   ) [ 0000000000000]
tmp_76_cast           (zext             ) [ 0000000111110]
StgValue_60           (br               ) [ 0011111111111]
tmp_26_cast           (zext             ) [ 0000000000000]
tmp_s                 (add              ) [ 0000000000000]
tmp_40                (bitconcatenate   ) [ 0000000000000]
tmp_70_cast           (zext             ) [ 0000000000000]
tmp_49                (add              ) [ 0000000000001]
tmp_41                (trunc            ) [ 0000000000000]
p_Val2_s_34           (add              ) [ 0000000000000]
p_Val2_cast           (add              ) [ 0000000000000]
tmp_i                 (icmp             ) [ 0000000000000]
a_V_i                 (select           ) [ 0000000000001]
sum_1                 (phi              ) [ 0011111111111]
col_offset            (phi              ) [ 0000000100000]
col_offset_cast3      (zext             ) [ 0000000000000]
exitcond3             (icmp             ) [ 0011111111111]
empty_32              (speclooptripcount) [ 0000000000000]
col_offset_1          (add              ) [ 0011111111111]
StgValue_77           (br               ) [ 0000000000000]
tmp_28                (add              ) [ 0000000000000]
tmp_29_cast           (zext             ) [ 0000000000000]
tmp_54                (add              ) [ 0000000000000]
tmp_79_cast           (bitconcatenate   ) [ 0000000011110]
tmp_55                (add              ) [ 0000000000000]
tmp_42                (bitconcatenate   ) [ 0000000011110]
StgValue_84           (br               ) [ 0011111111111]
StgValue_85           (br               ) [ 0011111111111]
p_Val2_1              (phi              ) [ 0011111111111]
channel_offset        (phi              ) [ 0000000010000]
exitcond              (icmp             ) [ 0011111111111]
empty_33              (speclooptripcount) [ 0000000000000]
channel_offset_1      (add              ) [ 0011111111111]
StgValue_91           (br               ) [ 0000000000000]
tmp_31                (zext             ) [ 0000000000000]
tmp_31_cast           (zext             ) [ 0000000000000]
tmp_56                (add              ) [ 0000000000000]
tmp_83_cast           (zext             ) [ 0000000000000]
image_V_addr          (getelementptr    ) [ 0000000001000]
tmp_57                (add              ) [ 0000000000000]
tmp_86_cast           (bitconcatenate   ) [ 0000000000000]
tmp_58                (add              ) [ 0000000000000]
tmp_87_cast           (zext             ) [ 0000000000000]
conv_layer2_weights_s (getelementptr    ) [ 0000000001000]
StgValue_104          (br               ) [ 0011111111111]
image_V_load          (load             ) [ 0000000000100]
conv_layer2_weights_2 (load             ) [ 0000000000100]
OP1_V_cast            (sext             ) [ 0000000000000]
OP2_V_cast            (sext             ) [ 0000000000000]
p_Val2_2              (mul              ) [ 0000000000010]
tmp_32                (bitconcatenate   ) [ 0000000000000]
tmp_40_cast           (sext             ) [ 0000000000000]
p_Val2_3              (add              ) [ 0000000000000]
sum_V                 (partselect       ) [ 0011111111111]
StgValue_114          (br               ) [ 0011111111111]
tmp_71_cast           (zext             ) [ 0000000000000]
output_V_addr         (getelementptr    ) [ 0000000000000]
a_V_i_cast            (zext             ) [ 0000000000000]
StgValue_118          (store            ) [ 0000000000000]
StgValue_119          (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_layer2_bias_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_layer2_weights_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i24.i20"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="conv_layer2_bias_V_a_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="20" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="5" slack="0"/>
<pin id="80" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer2_bias_V_a/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="0" index="1" bw="20" slack="2147483647"/>
<pin id="86" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_9/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="image_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="24" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="12" slack="0"/>
<pin id="92" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_V_addr/8 "/>
</bind>
</comp>

<comp id="95" class="1004" name="conv_layer2_weights_s_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="19" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="11" slack="0"/>
<pin id="99" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer2_weights_s/8 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="11" slack="0"/>
<pin id="104" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="105" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_V_load/8 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="0"/>
<pin id="109" dir="0" index="1" bw="19" slack="2147483647"/>
<pin id="110" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_layer2_weights_2/8 "/>
</bind>
</comp>

<comp id="112" class="1004" name="output_V_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="24" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="13" slack="0"/>
<pin id="116" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/12 "/>
</bind>
</comp>

<comp id="119" class="1004" name="StgValue_118_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="12" slack="0"/>
<pin id="121" dir="0" index="1" bw="24" slack="0"/>
<pin id="122" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_118/12 "/>
</bind>
</comp>

<comp id="124" class="1005" name="filter_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="1"/>
<pin id="126" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="filter (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="filter_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="5" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="filter/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="i_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="1"/>
<pin id="138" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="148" class="1005" name="phi_mul_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="1"/>
<pin id="150" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="phi_mul_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="160" class="1005" name="j_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="1"/>
<pin id="162" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="j_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="172" class="1005" name="p_Val2_s_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="24" slack="1"/>
<pin id="174" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_Val2_s_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="24" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="184" class="1005" name="row_offset_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="1"/>
<pin id="186" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_offset (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="row_offset_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_offset/6 "/>
</bind>
</comp>

<comp id="195" class="1005" name="sum_1_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="24" slack="1"/>
<pin id="197" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="sum_1_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="24" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="24" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/7 "/>
</bind>
</comp>

<comp id="207" class="1005" name="col_offset_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="1"/>
<pin id="209" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_offset (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="col_offset_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="2" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_offset/7 "/>
</bind>
</comp>

<comp id="218" class="1005" name="p_Val2_1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="24" slack="1"/>
<pin id="220" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_Val2_1_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="24" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="24" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_1/8 "/>
</bind>
</comp>

<comp id="230" class="1005" name="channel_offset_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="1"/>
<pin id="232" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="channel_offset (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="channel_offset_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="4" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="channel_offset/8 "/>
</bind>
</comp>

<comp id="241" class="1004" name="exitcond8_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="0" index="1" bw="5" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="filter_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="filter_1/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_cast2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="1"/>
<pin id="260" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast2/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_cast_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="1"/>
<pin id="264" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_Val2_12_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="20" slack="0"/>
<pin id="268" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_12_cast/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="20" slack="0"/>
<pin id="272" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="next_mul_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="5" slack="0"/>
<pin id="277" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="exitcond9_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="3" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="i_5_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="exitcond1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="j_5_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="row_offset_cast5_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_offset_cast5/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="exitcond2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="0"/>
<pin id="310" dir="0" index="1" bw="2" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="row_offset_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_offset_1/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_27_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="0" index="1" bw="4" slack="2"/>
<pin id="323" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_50_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="4" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_50/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_shl_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_51_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="0" index="1" bw="4" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_shl1_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_52_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="5" slack="0"/>
<pin id="353" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_52/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_53_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="0" index="1" bw="2" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_53/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_76_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="0"/>
<pin id="366" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_76_cast/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_26_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="1"/>
<pin id="370" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_s_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="0" index="1" bw="8" slack="2"/>
<pin id="375" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_40_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="12" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_40/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_70_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="12" slack="0"/>
<pin id="388" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70_cast/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_49_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="3"/>
<pin id="392" dir="0" index="1" bw="12" slack="0"/>
<pin id="393" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_49/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_41_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="24" slack="0"/>
<pin id="397" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_41/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_Val2_s_34_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="24" slack="0"/>
<pin id="401" dir="0" index="1" bw="20" slack="3"/>
<pin id="402" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s_34/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_Val2_cast_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="20" slack="3"/>
<pin id="406" dir="0" index="1" bw="23" slack="0"/>
<pin id="407" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_cast/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_i_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="24" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="a_V_i_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="23" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_V_i/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="col_offset_cast3_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="0"/>
<pin id="425" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_offset_cast3/7 "/>
</bind>
</comp>

<comp id="427" class="1004" name="exitcond3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="0"/>
<pin id="429" dir="0" index="1" bw="2" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/7 "/>
</bind>
</comp>

<comp id="433" class="1004" name="col_offset_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="2" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_offset_1/7 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_28_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="2"/>
<pin id="441" dir="0" index="1" bw="2" slack="0"/>
<pin id="442" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_29_cast_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="0"/>
<pin id="447" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_cast/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_54_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="0" index="1" bw="9" slack="1"/>
<pin id="452" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_54/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_79_cast_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="12" slack="0"/>
<pin id="456" dir="0" index="1" bw="9" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_79_cast/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_55_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="0"/>
<pin id="464" dir="0" index="1" bw="3" slack="1"/>
<pin id="465" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_55/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_42_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="7" slack="0"/>
<pin id="469" dir="0" index="1" bw="4" slack="0"/>
<pin id="470" dir="0" index="2" bw="1" slack="0"/>
<pin id="471" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="exitcond_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="0" index="1" bw="4" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="channel_offset_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="channel_offset_1/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_31_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_31_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_cast/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_56_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="0"/>
<pin id="497" dir="0" index="1" bw="12" slack="1"/>
<pin id="498" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_56/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_83_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="12" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_83_cast/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_57_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="4" slack="0"/>
<pin id="507" dir="0" index="1" bw="7" slack="1"/>
<pin id="508" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_57/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_86_cast_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="11" slack="0"/>
<pin id="512" dir="0" index="1" bw="7" slack="0"/>
<pin id="513" dir="0" index="2" bw="1" slack="0"/>
<pin id="514" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_86_cast/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_58_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="5"/>
<pin id="520" dir="0" index="1" bw="11" slack="0"/>
<pin id="521" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_58/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_87_cast_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="11" slack="0"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_87_cast/8 "/>
</bind>
</comp>

<comp id="528" class="1004" name="OP1_V_cast_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="24" slack="1"/>
<pin id="530" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/10 "/>
</bind>
</comp>

<comp id="531" class="1004" name="OP2_V_cast_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="19" slack="1"/>
<pin id="533" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast/10 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_32_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="44" slack="0"/>
<pin id="536" dir="0" index="1" bw="24" slack="3"/>
<pin id="537" dir="0" index="2" bw="1" slack="0"/>
<pin id="538" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/11 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_40_cast_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="42" slack="1"/>
<pin id="544" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_40_cast/11 "/>
</bind>
</comp>

<comp id="545" class="1004" name="p_Val2_3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="44" slack="0"/>
<pin id="547" dir="0" index="1" bw="42" slack="0"/>
<pin id="548" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3/11 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sum_V_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="24" slack="0"/>
<pin id="553" dir="0" index="1" bw="44" slack="0"/>
<pin id="554" dir="0" index="2" bw="6" slack="0"/>
<pin id="555" dir="0" index="3" bw="7" slack="0"/>
<pin id="556" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V/11 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_71_cast_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="13" slack="1"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71_cast/12 "/>
</bind>
</comp>

<comp id="565" class="1004" name="a_V_i_cast_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="23" slack="1"/>
<pin id="567" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_V_i_cast/12 "/>
</bind>
</comp>

<comp id="569" class="1007" name="p_Val2_2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="24" slack="0"/>
<pin id="571" dir="0" index="1" bw="19" slack="0"/>
<pin id="572" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/10 "/>
</bind>
</comp>

<comp id="578" class="1005" name="filter_1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="0"/>
<pin id="580" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="filter_1 "/>
</bind>
</comp>

<comp id="583" class="1005" name="conv_layer2_bias_V_a_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="4" slack="1"/>
<pin id="585" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer2_bias_V_a "/>
</bind>
</comp>

<comp id="588" class="1005" name="tmp_cast2_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="11" slack="5"/>
<pin id="590" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="tmp_cast2 "/>
</bind>
</comp>

<comp id="593" class="1005" name="tmp_cast_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="13" slack="3"/>
<pin id="595" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="598" class="1005" name="p_Val2_12_cast_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="24" slack="3"/>
<pin id="600" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_12_cast "/>
</bind>
</comp>

<comp id="603" class="1005" name="tmp_2_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="23" slack="3"/>
<pin id="605" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="608" class="1005" name="next_mul_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="616" class="1005" name="i_5_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="4" slack="0"/>
<pin id="618" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="624" class="1005" name="j_5_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="0"/>
<pin id="626" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="632" class="1005" name="row_offset_1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="2" slack="0"/>
<pin id="634" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="row_offset_1 "/>
</bind>
</comp>

<comp id="637" class="1005" name="tmp_52_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="9" slack="1"/>
<pin id="639" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="642" class="1005" name="tmp_76_cast_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="4" slack="1"/>
<pin id="644" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76_cast "/>
</bind>
</comp>

<comp id="647" class="1005" name="tmp_49_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="13" slack="1"/>
<pin id="649" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="652" class="1005" name="a_V_i_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="23" slack="1"/>
<pin id="654" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="a_V_i "/>
</bind>
</comp>

<comp id="660" class="1005" name="col_offset_1_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="2" slack="0"/>
<pin id="662" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="col_offset_1 "/>
</bind>
</comp>

<comp id="665" class="1005" name="tmp_79_cast_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="12" slack="1"/>
<pin id="667" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_79_cast "/>
</bind>
</comp>

<comp id="670" class="1005" name="tmp_42_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="7" slack="1"/>
<pin id="672" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="678" class="1005" name="channel_offset_1_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="4" slack="0"/>
<pin id="680" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="channel_offset_1 "/>
</bind>
</comp>

<comp id="683" class="1005" name="image_V_addr_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="11" slack="1"/>
<pin id="685" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="image_V_addr "/>
</bind>
</comp>

<comp id="688" class="1005" name="conv_layer2_weights_s_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="9" slack="1"/>
<pin id="690" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer2_weights_s "/>
</bind>
</comp>

<comp id="693" class="1005" name="image_V_load_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="24" slack="1"/>
<pin id="695" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="image_V_load "/>
</bind>
</comp>

<comp id="698" class="1005" name="conv_layer2_weights_2_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="19" slack="1"/>
<pin id="700" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer2_weights_2 "/>
</bind>
</comp>

<comp id="703" class="1005" name="p_Val2_2_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="42" slack="1"/>
<pin id="705" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="708" class="1005" name="sum_V_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="24" slack="1"/>
<pin id="710" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="88" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="95" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="140" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="205"><net_src comp="172" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="34" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="218" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="228"><net_src comp="195" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="222" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="233"><net_src comp="20" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="128" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="10" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="128" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="16" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="128" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="261"><net_src comp="124" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="124" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="83" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="83" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="152" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="24" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="140" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="26" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="140" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="164" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="26" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="164" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="30" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="188" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="188" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="188" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="40" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="304" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="136" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="42" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="320" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="20" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="44" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="320" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="338" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="334" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="346" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="48" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="188" pin="4"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="46" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="367"><net_src comp="356" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="160" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="148" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="50" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="20" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="176" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="176" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="395" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="399" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="32" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="404" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="52" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="211" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="211" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="36" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="211" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="40" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="160" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="423" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="54" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="449" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="56" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="466"><net_src comp="423" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="58" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="462" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="56" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="234" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="60" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="234" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="30" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="234" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="234" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="509"><net_src comp="487" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="515"><net_src comp="64" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="505" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="20" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="522"><net_src comp="510" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="518" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="539"><net_src comp="66" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="218" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="68" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="549"><net_src comp="534" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="542" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="557"><net_src comp="70" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="545" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="559"><net_src comp="72" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="560"><net_src comp="74" pin="0"/><net_sink comp="551" pin=3"/></net>

<net id="564"><net_src comp="561" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="568"><net_src comp="565" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="573"><net_src comp="528" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="531" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="581"><net_src comp="247" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="586"><net_src comp="76" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="591"><net_src comp="258" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="596"><net_src comp="262" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="601"><net_src comp="266" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="606"><net_src comp="270" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="611"><net_src comp="274" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="619"><net_src comp="286" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="627"><net_src comp="298" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="635"><net_src comp="314" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="640"><net_src comp="350" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="645"><net_src comp="364" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="650"><net_src comp="390" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="655"><net_src comp="415" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="663"><net_src comp="433" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="668"><net_src comp="454" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="673"><net_src comp="467" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="681"><net_src comp="481" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="686"><net_src comp="88" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="691"><net_src comp="95" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="696"><net_src comp="102" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="701"><net_src comp="107" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="706"><net_src comp="569" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="711"><net_src comp="551" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="222" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {12 }
 - Input state : 
	Port: conv_layer2 : image_V | {8 9 }
	Port: conv_layer2 : conv_layer2_bias_V | {2 3 }
	Port: conv_layer2 : conv_layer2_weights_s | {8 9 }
  - Chain level:
	State 1
	State 2
		exitcond8 : 1
		filter_1 : 1
		StgValue_18 : 2
		tmp : 1
		conv_layer2_bias_V_a : 2
		p_Val2_9 : 3
	State 3
		p_Val2_12_cast : 1
		tmp_2 : 1
	State 4
		next_mul : 1
		exitcond9 : 1
		i_5 : 1
		StgValue_35 : 2
	State 5
		exitcond1 : 1
		j_5 : 1
		StgValue_42 : 2
	State 6
		row_offset_cast5 : 1
		exitcond2 : 1
		row_offset_1 : 1
		StgValue_51 : 2
		tmp_27 : 2
		tmp_50 : 3
		p_shl_cast : 4
		tmp_51 : 3
		p_shl1_cast : 4
		tmp_52 : 5
		tmp_53 : 1
		tmp_76_cast : 2
		tmp_s : 1
		tmp_40 : 2
		tmp_70_cast : 3
		tmp_49 : 4
		tmp_41 : 1
		p_Val2_s_34 : 1
		p_Val2_cast : 2
		tmp_i : 2
		a_V_i : 3
	State 7
		col_offset_cast3 : 1
		exitcond3 : 1
		col_offset_1 : 1
		StgValue_77 : 2
		tmp_28 : 2
		tmp_29_cast : 3
		tmp_54 : 4
		tmp_79_cast : 5
		tmp_55 : 2
		tmp_42 : 3
	State 8
		exitcond : 1
		channel_offset_1 : 1
		StgValue_91 : 2
		tmp_31 : 1
		tmp_31_cast : 1
		tmp_56 : 2
		tmp_83_cast : 3
		image_V_addr : 4
		tmp_57 : 2
		tmp_86_cast : 3
		tmp_58 : 4
		tmp_87_cast : 5
		conv_layer2_weights_s : 6
		image_V_load : 5
		conv_layer2_weights_2 : 7
	State 9
	State 10
		p_Val2_2 : 1
	State 11
		p_Val2_3 : 1
		sum_V : 2
	State 12
		output_V_addr : 1
		StgValue_118 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     filter_1_fu_247     |    0    |    0    |    15   |
|          |     next_mul_fu_274     |    0    |    0    |    15   |
|          |        i_5_fu_286       |    0    |    0    |    13   |
|          |        j_5_fu_298       |    0    |    0    |    13   |
|          |   row_offset_1_fu_314   |    0    |    0    |    10   |
|          |      tmp_27_fu_320      |    0    |    0    |    13   |
|          |       tmp_s_fu_372      |    0    |    0    |    15   |
|          |      tmp_49_fu_390      |    0    |    0    |    19   |
|          |    p_Val2_s_34_fu_399   |    0    |    0    |    31   |
|    add   |    p_Val2_cast_fu_404   |    0    |    0    |    30   |
|          |   col_offset_1_fu_433   |    0    |    0    |    10   |
|          |      tmp_28_fu_439      |    0    |    0    |    13   |
|          |      tmp_54_fu_449      |    0    |    0    |    16   |
|          |      tmp_55_fu_462      |    0    |    0    |    12   |
|          | channel_offset_1_fu_481 |    0    |    0    |    13   |
|          |      tmp_56_fu_495      |    0    |    0    |    19   |
|          |      tmp_57_fu_505      |    0    |    0    |    15   |
|          |      tmp_58_fu_518      |    0    |    0    |    18   |
|          |     p_Val2_3_fu_545     |    0    |    0    |    51   |
|----------|-------------------------|---------|---------|---------|
|          |     exitcond8_fu_241    |    0    |    0    |    11   |
|          |     exitcond9_fu_280    |    0    |    0    |    9    |
|          |     exitcond1_fu_292    |    0    |    0    |    9    |
|   icmp   |     exitcond2_fu_308    |    0    |    0    |    8    |
|          |       tmp_i_fu_409      |    0    |    0    |    18   |
|          |     exitcond3_fu_427    |    0    |    0    |    8    |
|          |     exitcond_fu_475     |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|  select  |       a_V_i_fu_415      |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|    sub   |      tmp_52_fu_350      |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|    mul   |     p_Val2_2_fu_569     |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_253       |    0    |    0    |    0    |
|          |     tmp_cast2_fu_258    |    0    |    0    |    0    |
|          |     tmp_cast_fu_262     |    0    |    0    |    0    |
|          | row_offset_cast5_fu_304 |    0    |    0    |    0    |
|          |    p_shl_cast_fu_334    |    0    |    0    |    0    |
|          |    p_shl1_cast_fu_346   |    0    |    0    |    0    |
|          |    tmp_76_cast_fu_364   |    0    |    0    |    0    |
|          |    tmp_26_cast_fu_368   |    0    |    0    |    0    |
|   zext   |    tmp_70_cast_fu_386   |    0    |    0    |    0    |
|          | col_offset_cast3_fu_423 |    0    |    0    |    0    |
|          |    tmp_29_cast_fu_445   |    0    |    0    |    0    |
|          |      tmp_31_fu_487      |    0    |    0    |    0    |
|          |    tmp_31_cast_fu_491   |    0    |    0    |    0    |
|          |    tmp_83_cast_fu_500   |    0    |    0    |    0    |
|          |    tmp_87_cast_fu_523   |    0    |    0    |    0    |
|          |    tmp_71_cast_fu_561   |    0    |    0    |    0    |
|          |    a_V_i_cast_fu_565    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |  p_Val2_12_cast_fu_266  |    0    |    0    |    0    |
|          |       tmp_2_fu_270      |    0    |    0    |    0    |
|   sext   |    OP1_V_cast_fu_528    |    0    |    0    |    0    |
|          |    OP2_V_cast_fu_531    |    0    |    0    |    0    |
|          |    tmp_40_cast_fu_542   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_50_fu_326      |    0    |    0    |    0    |
|          |      tmp_51_fu_338      |    0    |    0    |    0    |
|          |      tmp_53_fu_356      |    0    |    0    |    0    |
|bitconcatenate|      tmp_40_fu_378      |    0    |    0    |    0    |
|          |    tmp_79_cast_fu_454   |    0    |    0    |    0    |
|          |      tmp_42_fu_467      |    0    |    0    |    0    |
|          |    tmp_86_cast_fu_510   |    0    |    0    |    0    |
|          |      tmp_32_fu_534      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |      tmp_41_fu_395      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|       sum_V_fu_551      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |   451   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        a_V_i_reg_652        |   23   |
|   channel_offset_1_reg_678  |    4   |
|    channel_offset_reg_230   |    4   |
|     col_offset_1_reg_660    |    2   |
|      col_offset_reg_207     |    2   |
| conv_layer2_bias_V_a_reg_583|    4   |
|conv_layer2_weights_2_reg_698|   19   |
|conv_layer2_weights_s_reg_688|    9   |
|       filter_1_reg_578      |    5   |
|        filter_reg_124       |    5   |
|         i_5_reg_616         |    4   |
|          i_reg_136          |    4   |
|     image_V_addr_reg_683    |   11   |
|     image_V_load_reg_693    |   24   |
|         j_5_reg_624         |    4   |
|          j_reg_160          |    4   |
|       next_mul_reg_608      |    8   |
|    p_Val2_12_cast_reg_598   |   24   |
|       p_Val2_1_reg_218      |   24   |
|       p_Val2_2_reg_703      |   42   |
|       p_Val2_s_reg_172      |   24   |
|       phi_mul_reg_148       |    8   |
|     row_offset_1_reg_632    |    2   |
|      row_offset_reg_184     |    2   |
|        sum_1_reg_195        |   24   |
|        sum_V_reg_708        |   24   |
|        tmp_2_reg_603        |   23   |
|        tmp_42_reg_670       |    7   |
|        tmp_49_reg_647       |   13   |
|        tmp_52_reg_637       |    9   |
|     tmp_76_cast_reg_642     |    4   |
|     tmp_79_cast_reg_665     |   12   |
|      tmp_cast2_reg_588      |   11   |
|       tmp_cast_reg_593      |   13   |
+-----------------------------+--------+
|            Total            |   402  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_83 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_102 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_107 |  p0  |   2  |   9  |   18   ||    9    |
|   filter_reg_124  |  p0  |   2  |   5  |   10   ||    9    |
|     i_reg_136     |  p0  |   2  |   4  |    8   ||    9    |
|  phi_mul_reg_148  |  p0  |   2  |   8  |   16   ||    9    |
|     j_reg_160     |  p0  |   2  |   4  |    8   ||    9    |
|  p_Val2_s_reg_172 |  p0  |   2  |  24  |   48   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   138  ||  14.152 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   451  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |   402  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   14   |   402  |   523  |
+-----------+--------+--------+--------+--------+
