
STM32G0_USBPD_Sink_1.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000298d0  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000020a0  08029990  08029990  00039990  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802ba30  0802ba30  00040504  2**0
                  CONTENTS
  4 .ARM          00000008  0802ba30  0802ba30  0003ba30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802ba38  0802ba38  00040504  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802ba38  0802ba38  0003ba38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0802ba3c  0802ba3c  0003ba3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000504  20000000  0802ba40  00040000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          0000513c  20000504  0802bf44  00040504  2**2
                  ALLOC
 10 ._user_heap_stack 00001000  20005640  0802bf44  00045640  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00040504  2**0
                  CONTENTS, READONLY
 12 .comment      000041e7  00000000  00000000  00040532  2**0
                  CONTENTS, READONLY
 13 .iar.rtmodel  0000033c  00000000  00000000  00044719  2**0
                  CONTENTS, READONLY
 14 .iar_vfe_header 00000024  00000000  00000000  00044a58  2**2
                  CONTENTS, READONLY
 15 .debug_info   000432f4  00000000  00000000  00044a7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 0000a821  00000000  00000000  00087d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00003960  00000000  00000000  00092598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002cd9  00000000  00000000  00095ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002f46b  00000000  00000000  00098bd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00044dcc  00000000  00000000  000c803c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000f836c  00000000  00000000  0010ce08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  0000f0b0  00000000  00000000  00205174  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000006c  00000000  00000000  00214224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000504 	.word	0x20000504
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08029968 	.word	0x08029968

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000508 	.word	0x20000508
 8000104:	08029968 	.word	0x08029968

08000108 <USBPD_CAD_Init>:
 8000108:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 800010a:	b082      	sub	sp, #8
 800010c:	0015      	movs	r5, r2
 800010e:	001e      	movs	r6, r3
 8000110:	2400      	movs	r4, #0
 8000112:	4668      	mov	r0, sp
 8000114:	7a00      	ldrb	r0, [r0, #8]
 8000116:	2803      	cmp	r0, #3
 8000118:	d301      	bcc.n	800011e <USBPD_CAD_Init+0x16>
 800011a:	2401      	movs	r4, #1
 800011c:	e01f      	b.n	800015e <USBPD_CAD_Init+0x56>
 800011e:	9100      	str	r1, [sp, #0]
 8000120:	2900      	cmp	r1, #0
 8000122:	d101      	bne.n	8000128 <USBPD_CAD_Init+0x20>
 8000124:	2402      	movs	r4, #2
 8000126:	e01a      	b.n	800015e <USBPD_CAD_Init+0x56>
 8000128:	200c      	movs	r0, #12
 800012a:	f026 fa97 	bl	802665c <malloc>
 800012e:	0007      	movs	r7, r0
 8000130:	d101      	bne.n	8000136 <USBPD_CAD_Init+0x2e>
 8000132:	2403      	movs	r4, #3
 8000134:	e013      	b.n	800015e <USBPD_CAD_Init+0x56>
 8000136:	210c      	movs	r1, #12
 8000138:	f027 fc76 	bl	8027a28 <__aeabi_memclr>
 800013c:	603e      	str	r6, [r7, #0]
 800013e:	723c      	strb	r4, [r7, #8]
 8000140:	9800      	ldr	r0, [sp, #0]
 8000142:	6078      	str	r0, [r7, #4]
 8000144:	484a      	ldr	r0, [pc, #296]	; (8000270 <.text_6>)
 8000146:	4669      	mov	r1, sp
 8000148:	7a09      	ldrb	r1, [r1, #8]
 800014a:	0089      	lsls	r1, r1, #2
 800014c:	5047      	str	r7, [r0, r1]
 800014e:	9800      	ldr	r0, [sp, #0]
 8000150:	6843      	ldr	r3, [r0, #4]
 8000152:	0032      	movs	r2, r6
 8000154:	0029      	movs	r1, r5
 8000156:	4668      	mov	r0, sp
 8000158:	7a00      	ldrb	r0, [r0, #8]
 800015a:	f015 fe77 	bl	8015e4c <CAD_Init>
 800015e:	0020      	movs	r0, r4
 8000160:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08000162 <USBPD_CAD_PortEnable>:
 8000162:	2803      	cmp	r0, #3
 8000164:	d203      	bcs.n	800016e <USBPD_CAD_PortEnable+0xc>
 8000166:	4a42      	ldr	r2, [pc, #264]	; (8000270 <.text_6>)
 8000168:	0080      	lsls	r0, r0, #2
 800016a:	5810      	ldr	r0, [r2, r0]
 800016c:	7201      	strb	r1, [r0, #8]
 800016e:	4770      	bx	lr

08000170 <USBPD_CAD_Process>:
 8000170:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8000172:	2400      	movs	r4, #0
 8000174:	4669      	mov	r1, sp
 8000176:	700c      	strb	r4, [r1, #0]
 8000178:	9401      	str	r4, [sp, #4]
 800017a:	2500      	movs	r5, #0
 800017c:	43ed      	mvns	r5, r5
 800017e:	4f3d      	ldr	r7, [pc, #244]	; (8000274 <.text_7>)
 8000180:	483b      	ldr	r0, [pc, #236]	; (8000270 <.text_6>)
 8000182:	00a1      	lsls	r1, r4, #2
 8000184:	1846      	adds	r6, r0, r1
 8000186:	6830      	ldr	r0, [r6, #0]
 8000188:	2800      	cmp	r0, #0
 800018a:	d06c      	beq.n	8000266 <USBPD_CAD_Process+0xf6>
 800018c:	7a00      	ldrb	r0, [r0, #8]
 800018e:	2801      	cmp	r0, #1
 8000190:	d169      	bne.n	8000266 <USBPD_CAD_Process+0xf6>
 8000192:	aa01      	add	r2, sp, #4
 8000194:	4669      	mov	r1, sp
 8000196:	b2e0      	uxtb	r0, r4
 8000198:	f016 f800 	bl	801619c <CAD_StateMachine>
 800019c:	42a8      	cmp	r0, r5
 800019e:	d800      	bhi.n	80001a2 <USBPD_CAD_Process+0x32>
 80001a0:	0005      	movs	r5, r0
 80001a2:	4668      	mov	r0, sp
 80001a4:	7800      	ldrb	r0, [r0, #0]
 80001a6:	2801      	cmp	r0, #1
 80001a8:	d004      	beq.n	80001b4 <USBPD_CAD_Process+0x44>
 80001aa:	2802      	cmp	r0, #2
 80001ac:	d012      	beq.n	80001d4 <USBPD_CAD_Process+0x64>
 80001ae:	2804      	cmp	r0, #4
 80001b0:	d010      	beq.n	80001d4 <USBPD_CAD_Process+0x64>
 80001b2:	e040      	b.n	8000236 <USBPD_CAD_Process+0xc6>
 80001b4:	6830      	ldr	r0, [r6, #0]
 80001b6:	6801      	ldr	r1, [r0, #0]
 80001b8:	680a      	ldr	r2, [r1, #0]
 80001ba:	4b2f      	ldr	r3, [pc, #188]	; (8000278 <.text_8>)
 80001bc:	4013      	ands	r3, r2
 80001be:	600b      	str	r3, [r1, #0]
 80001c0:	6801      	ldr	r1, [r0, #0]
 80001c2:	680a      	ldr	r2, [r1, #0]
 80001c4:	23c0      	movs	r3, #192	; 0xc0
 80001c6:	439a      	bics	r2, r3
 80001c8:	600a      	str	r2, [r1, #0]
 80001ca:	6800      	ldr	r0, [r0, #0]
 80001cc:	6801      	ldr	r1, [r0, #0]
 80001ce:	4039      	ands	r1, r7
 80001d0:	6001      	str	r1, [r0, #0]
 80001d2:	e034      	b.n	800023e <USBPD_CAD_Process+0xce>
 80001d4:	6830      	ldr	r0, [r6, #0]
 80001d6:	9901      	ldr	r1, [sp, #4]
 80001d8:	2901      	cmp	r1, #1
 80001da:	6801      	ldr	r1, [r0, #0]
 80001dc:	680a      	ldr	r2, [r1, #0]
 80001de:	d103      	bne.n	80001e8 <USBPD_CAD_Process+0x78>
 80001e0:	403a      	ands	r2, r7
 80001e2:	2380      	movs	r3, #128	; 0x80
 80001e4:	01db      	lsls	r3, r3, #7
 80001e6:	e002      	b.n	80001ee <USBPD_CAD_Process+0x7e>
 80001e8:	403a      	ands	r2, r7
 80001ea:	2380      	movs	r3, #128	; 0x80
 80001ec:	019b      	lsls	r3, r3, #6
 80001ee:	4313      	orrs	r3, r2
 80001f0:	600b      	str	r3, [r1, #0]
 80001f2:	6801      	ldr	r1, [r0, #0]
 80001f4:	680b      	ldr	r3, [r1, #0]
 80001f6:	22c0      	movs	r2, #192	; 0xc0
 80001f8:	4393      	bics	r3, r2
 80001fa:	469c      	mov	ip, r3
 80001fc:	9a01      	ldr	r2, [sp, #4]
 80001fe:	0193      	lsls	r3, r2, #6
 8000200:	22c0      	movs	r2, #192	; 0xc0
 8000202:	401a      	ands	r2, r3
 8000204:	4663      	mov	r3, ip
 8000206:	431a      	orrs	r2, r3
 8000208:	600a      	str	r2, [r1, #0]
 800020a:	6801      	ldr	r1, [r0, #0]
 800020c:	680a      	ldr	r2, [r1, #0]
 800020e:	2380      	movs	r3, #128	; 0x80
 8000210:	015b      	lsls	r3, r3, #5
 8000212:	4313      	orrs	r3, r2
 8000214:	600b      	str	r3, [r1, #0]
 8000216:	6800      	ldr	r0, [r0, #0]
 8000218:	6801      	ldr	r1, [r0, #0]
 800021a:	074a      	lsls	r2, r1, #29
 800021c:	0fd2      	lsrs	r2, r2, #31
 800021e:	d103      	bne.n	8000228 <USBPD_CAD_Process+0xb8>
 8000220:	2208      	movs	r2, #8
 8000222:	4391      	bics	r1, r2
 8000224:	6001      	str	r1, [r0, #0]
 8000226:	e002      	b.n	800022e <USBPD_CAD_Process+0xbe>
 8000228:	2208      	movs	r2, #8
 800022a:	430a      	orrs	r2, r1
 800022c:	6002      	str	r2, [r0, #0]
 800022e:	2168      	movs	r1, #104	; 0x68
 8000230:	b2e0      	uxtb	r0, r4
 8000232:	f000 f925 	bl	8000480 <USBPD_PE_Notification>
 8000236:	4668      	mov	r0, sp
 8000238:	7800      	ldrb	r0, [r0, #0]
 800023a:	2800      	cmp	r0, #0
 800023c:	d013      	beq.n	8000266 <USBPD_CAD_Process+0xf6>
 800023e:	9a01      	ldr	r2, [sp, #4]
 8000240:	4668      	mov	r0, sp
 8000242:	7801      	ldrb	r1, [r0, #0]
 8000244:	b2e0      	uxtb	r0, r4
 8000246:	6833      	ldr	r3, [r6, #0]
 8000248:	685b      	ldr	r3, [r3, #4]
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	4798      	blx	r3
 800024e:	4668      	mov	r0, sp
 8000250:	7800      	ldrb	r0, [r0, #0]
 8000252:	2801      	cmp	r0, #1
 8000254:	d003      	beq.n	800025e <USBPD_CAD_Process+0xee>
 8000256:	4668      	mov	r0, sp
 8000258:	7800      	ldrb	r0, [r0, #0]
 800025a:	2803      	cmp	r0, #3
 800025c:	d103      	bne.n	8000266 <USBPD_CAD_Process+0xf6>
 800025e:	2169      	movs	r1, #105	; 0x69
 8000260:	b2e0      	uxtb	r0, r4
 8000262:	f000 f90d 	bl	8000480 <USBPD_PE_Notification>
 8000266:	1c64      	adds	r4, r4, #1
 8000268:	2c03      	cmp	r4, #3
 800026a:	d389      	bcc.n	8000180 <USBPD_CAD_Process+0x10>
 800026c:	0028      	movs	r0, r5
 800026e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08000270 <.text_6>:
 8000270:	20000520 	.word	0x20000520

08000274 <.text_7>:
 8000274:	ffff9fff 	.word	0xffff9fff

08000278 <.text_8>:
 8000278:	ffffefff 	.word	0xffffefff

0800027c <USBPD_CAD_AssertRd>:
 800027c:	b510      	push	{r4, lr}
 800027e:	0004      	movs	r4, r0
 8000280:	f017 fc58 	bl	8017b34 <USBPDM1_DeAssertRp>
 8000284:	0020      	movs	r0, r4
 8000286:	f017 fc5f 	bl	8017b48 <USBPDM1_AssertRd>
 800028a:	bd10      	pop	{r4, pc}

0800028c <USBPD_CAD_AssertRp>:
 800028c:	b510      	push	{r4, lr}
 800028e:	0004      	movs	r4, r0
 8000290:	f017 fd00 	bl	8017c94 <USBPDM1_DeAssertRd>
 8000294:	0020      	movs	r0, r4
 8000296:	f017 fb95 	bl	80179c4 <USBPDM1_AssertRp>
 800029a:	bd10      	pop	{r4, pc}

0800029c <USBPD_CAD_EnterErrorRecovery>:
 800029c:	b580      	push	{r7, lr}
 800029e:	f015 feb7 	bl	8016010 <CAD_Enter_ErrorRecovery>
 80002a2:	bd01      	pop	{r0, pc}

080002a4 <USBPD_CAD_SRC_SetRpResistor>:
 80002a4:	b510      	push	{r4, lr}
 80002a6:	2404      	movs	r4, #4
 80002a8:	f015 ff1c 	bl	80160e4 <CAD_Set_ResistorRp>
 80002ac:	2800      	cmp	r0, #0
 80002ae:	d100      	bne.n	80002b2 <USBPD_CAD_SRC_SetRpResistor+0xe>
 80002b0:	2400      	movs	r4, #0
 80002b2:	0020      	movs	r0, r4
 80002b4:	bd10      	pop	{r4, pc}

080002b6 <USBPD_CAD_SetRpResistor>:
 80002b6:	b580      	push	{r7, lr}
 80002b8:	f7ff fff4 	bl	80002a4 <USBPD_CAD_SRC_SetRpResistor>
 80002bc:	bd02      	pop	{r1, pc}

080002be <USBPD_CAD_GetMemoryConsumption>:
 80002be:	2024      	movs	r0, #36	; 0x24
 80002c0:	4770      	bx	lr
	...

080002c4 <USBPD_PE_Init>:
 80002c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002c6:	000e      	movs	r6, r1
 80002c8:	0017      	movs	r7, r2
 80002ca:	001c      	movs	r4, r3
 80002cc:	6871      	ldr	r1, [r6, #4]
 80002ce:	070a      	lsls	r2, r1, #28
 80002d0:	0fd2      	lsrs	r2, r2, #31
 80002d2:	d002      	beq.n	80002da <USBPD_PE_Init+0x16>
 80002d4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80002d6:	2900      	cmp	r1, #0
 80002d8:	d002      	beq.n	80002e0 <USBPD_PE_Init+0x1c>
 80002da:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80002dc:	2900      	cmp	r1, #0
 80002de:	d101      	bne.n	80002e4 <USBPD_PE_Init+0x20>
 80002e0:	241b      	movs	r4, #27
 80002e2:	e04a      	b.n	800037a <USBPD_PE_Init+0xb6>
 80002e4:	4669      	mov	r1, sp
 80002e6:	7008      	strb	r0, [r1, #0]
 80002e8:	4668      	mov	r0, sp
 80002ea:	7800      	ldrb	r0, [r0, #0]
 80002ec:	2803      	cmp	r0, #3
 80002ee:	d301      	bcc.n	80002f4 <USBPD_PE_Init+0x30>
 80002f0:	2417      	movs	r4, #23
 80002f2:	e042      	b.n	800037a <USBPD_PE_Init+0xb6>
 80002f4:	2096      	movs	r0, #150	; 0x96
 80002f6:	00c0      	lsls	r0, r0, #3
 80002f8:	f026 f9b0 	bl	802665c <malloc>
 80002fc:	0005      	movs	r5, r0
 80002fe:	d101      	bne.n	8000304 <USBPD_PE_Init+0x40>
 8000300:	2416      	movs	r4, #22
 8000302:	e03a      	b.n	800037a <USBPD_PE_Init+0xb6>
 8000304:	2196      	movs	r1, #150	; 0x96
 8000306:	00c9      	lsls	r1, r1, #3
 8000308:	f027 fb8e 	bl	8027a28 <__aeabi_memclr>
 800030c:	487a      	ldr	r0, [pc, #488]	; (80004f8 <.text_16>)
 800030e:	4669      	mov	r1, sp
 8000310:	7809      	ldrb	r1, [r1, #0]
 8000312:	0089      	lsls	r1, r1, #2
 8000314:	5045      	str	r5, [r0, r1]
 8000316:	602e      	str	r6, [r5, #0]
 8000318:	606f      	str	r7, [r5, #4]
 800031a:	4668      	mov	r0, sp
 800031c:	7800      	ldrb	r0, [r0, #0]
 800031e:	7428      	strb	r0, [r5, #16]
 8000320:	60ac      	str	r4, [r5, #8]
 8000322:	4876      	ldr	r0, [pc, #472]	; (80004fc <.text_17>)
 8000324:	182b      	adds	r3, r5, r0
 8000326:	4876      	ldr	r0, [pc, #472]	; (8000500 <.text_18>)
 8000328:	182a      	adds	r2, r5, r0
 800032a:	0031      	movs	r1, r6
 800032c:	4668      	mov	r0, sp
 800032e:	7800      	ldrb	r0, [r0, #0]
 8000330:	f005 f98c 	bl	800564c <USBPD_PRL_Init>
 8000334:	0004      	movs	r4, r0
 8000336:	d120      	bne.n	800037a <USBPD_PE_Init+0xb6>
 8000338:	6868      	ldr	r0, [r5, #4]
 800033a:	6801      	ldr	r1, [r0, #0]
 800033c:	2703      	movs	r7, #3
 800033e:	682a      	ldr	r2, [r5, #0]
 8000340:	6852      	ldr	r2, [r2, #4]
 8000342:	0753      	lsls	r3, r2, #29
 8000344:	0fdb      	lsrs	r3, r3, #31
 8000346:	d006      	beq.n	8000356 <USBPD_PE_Init+0x92>
 8000348:	2208      	movs	r2, #8
 800034a:	430a      	orrs	r2, r1
 800034c:	6002      	str	r2, [r0, #0]
 800034e:	6873      	ldr	r3, [r6, #4]
 8000350:	403b      	ands	r3, r7
 8000352:	2201      	movs	r2, #1
 8000354:	e005      	b.n	8000362 <USBPD_PE_Init+0x9e>
 8000356:	2208      	movs	r2, #8
 8000358:	4391      	bics	r1, r2
 800035a:	6001      	str	r1, [r0, #0]
 800035c:	6873      	ldr	r3, [r6, #4]
 800035e:	403b      	ands	r3, r7
 8000360:	2200      	movs	r2, #0
 8000362:	4611      	mov	r1, r2
 8000364:	4668      	mov	r0, sp
 8000366:	7800      	ldrb	r0, [r0, #0]
 8000368:	f005 f9ab 	bl	80056c2 <USBPD_PRL_SetHeader>
 800036c:	6870      	ldr	r0, [r6, #4]
 800036e:	4007      	ands	r7, r0
 8000370:	0039      	movs	r1, r7
 8000372:	4668      	mov	r0, sp
 8000374:	7800      	ldrb	r0, [r0, #0]
 8000376:	f005 f9e2 	bl	800573e <USBPD_PRL_CBL_SetHeaderSpecification>
 800037a:	0020      	movs	r0, r4
 800037c:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

0800037e <USBPD_PE_TimerCounter>:
 800037e:	495e      	ldr	r1, [pc, #376]	; (80004f8 <.text_16>)
 8000380:	0080      	lsls	r0, r0, #2
 8000382:	5808      	ldr	r0, [r1, r0]
 8000384:	49b4      	ldr	r1, [pc, #720]	; (8000658 <.text_20>)
 8000386:	084a      	lsrs	r2, r1, #1
 8000388:	8bc3      	ldrh	r3, [r0, #30]
 800038a:	4213      	tst	r3, r2
 800038c:	d002      	beq.n	8000394 <USBPD_PE_TimerCounter+0x16>
 800038e:	8bc3      	ldrh	r3, [r0, #30]
 8000390:	185b      	adds	r3, r3, r1
 8000392:	83c3      	strh	r3, [r0, #30]
 8000394:	8c03      	ldrh	r3, [r0, #32]
 8000396:	4213      	tst	r3, r2
 8000398:	d002      	beq.n	80003a0 <USBPD_PE_TimerCounter+0x22>
 800039a:	8c03      	ldrh	r3, [r0, #32]
 800039c:	185b      	adds	r3, r3, r1
 800039e:	8403      	strh	r3, [r0, #32]
 80003a0:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 80003a2:	4213      	tst	r3, r2
 80003a4:	d002      	beq.n	80003ac <USBPD_PE_TimerCounter+0x2e>
 80003a6:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 80003a8:	185b      	adds	r3, r3, r1
 80003aa:	84c3      	strh	r3, [r0, #38]	; 0x26
 80003ac:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80003ae:	4213      	tst	r3, r2
 80003b0:	d002      	beq.n	80003b8 <USBPD_PE_TimerCounter+0x3a>
 80003b2:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80003b4:	185b      	adds	r3, r3, r1
 80003b6:	8443      	strh	r3, [r0, #34]	; 0x22
 80003b8:	8c83      	ldrh	r3, [r0, #36]	; 0x24
 80003ba:	4213      	tst	r3, r2
 80003bc:	d002      	beq.n	80003c4 <USBPD_PE_TimerCounter+0x46>
 80003be:	8c82      	ldrh	r2, [r0, #36]	; 0x24
 80003c0:	1851      	adds	r1, r2, r1
 80003c2:	8481      	strh	r1, [r0, #36]	; 0x24
 80003c4:	4770      	bx	lr

080003c6 <USBPD_PE_TimerCounteUpdate>:
 80003c6:	b570      	push	{r4, r5, r6, lr}
 80003c8:	000e      	movs	r6, r1
 80003ca:	494b      	ldr	r1, [pc, #300]	; (80004f8 <.text_16>)
 80003cc:	0080      	lsls	r0, r0, #2
 80003ce:	580c      	ldr	r4, [r1, r0]
 80003d0:	2180      	movs	r1, #128	; 0x80
 80003d2:	0209      	lsls	r1, r1, #8
 80003d4:	428e      	cmp	r6, r1
 80003d6:	da28      	bge.n	800042a <USBPD_PE_TimerCounteUpdate+0x64>
 80003d8:	1e4d      	subs	r5, r1, #1
 80003da:	8be0      	ldrh	r0, [r4, #30]
 80003dc:	4228      	tst	r0, r5
 80003de:	d004      	beq.n	80003ea <USBPD_PE_TimerCounteUpdate+0x24>
 80003e0:	0031      	movs	r1, r6
 80003e2:	8be0      	ldrh	r0, [r4, #30]
 80003e4:	f000 ffcb 	bl	800137e <PE_UpdateTimer>
 80003e8:	83e0      	strh	r0, [r4, #30]
 80003ea:	8c20      	ldrh	r0, [r4, #32]
 80003ec:	4228      	tst	r0, r5
 80003ee:	d004      	beq.n	80003fa <USBPD_PE_TimerCounteUpdate+0x34>
 80003f0:	0031      	movs	r1, r6
 80003f2:	8c20      	ldrh	r0, [r4, #32]
 80003f4:	f000 ffc3 	bl	800137e <PE_UpdateTimer>
 80003f8:	8420      	strh	r0, [r4, #32]
 80003fa:	8ce0      	ldrh	r0, [r4, #38]	; 0x26
 80003fc:	4228      	tst	r0, r5
 80003fe:	d004      	beq.n	800040a <USBPD_PE_TimerCounteUpdate+0x44>
 8000400:	0031      	movs	r1, r6
 8000402:	8ce0      	ldrh	r0, [r4, #38]	; 0x26
 8000404:	f000 ffbb 	bl	800137e <PE_UpdateTimer>
 8000408:	84e0      	strh	r0, [r4, #38]	; 0x26
 800040a:	8c60      	ldrh	r0, [r4, #34]	; 0x22
 800040c:	4228      	tst	r0, r5
 800040e:	d004      	beq.n	800041a <USBPD_PE_TimerCounteUpdate+0x54>
 8000410:	0031      	movs	r1, r6
 8000412:	8c60      	ldrh	r0, [r4, #34]	; 0x22
 8000414:	f000 ffb3 	bl	800137e <PE_UpdateTimer>
 8000418:	8460      	strh	r0, [r4, #34]	; 0x22
 800041a:	8ca0      	ldrh	r0, [r4, #36]	; 0x24
 800041c:	4228      	tst	r0, r5
 800041e:	d004      	beq.n	800042a <USBPD_PE_TimerCounteUpdate+0x64>
 8000420:	0031      	movs	r1, r6
 8000422:	8ca0      	ldrh	r0, [r4, #36]	; 0x24
 8000424:	f000 ffab 	bl	800137e <PE_UpdateTimer>
 8000428:	84a0      	strh	r0, [r4, #36]	; 0x24
 800042a:	bd70      	pop	{r4, r5, r6, pc}

0800042c <USBPD_PE_IsCableConnected>:
 800042c:	b510      	push	{r4, lr}
 800042e:	4a32      	ldr	r2, [pc, #200]	; (80004f8 <.text_16>)
 8000430:	0080      	lsls	r0, r0, #2
 8000432:	5810      	ldr	r0, [r2, r0]
 8000434:	6842      	ldr	r2, [r0, #4]
 8000436:	6813      	ldr	r3, [r2, #0]
 8000438:	4cb2      	ldr	r4, [pc, #712]	; (8000704 <.text_22>)
 800043a:	401c      	ands	r4, r3
 800043c:	0309      	lsls	r1, r1, #12
 800043e:	2380      	movs	r3, #128	; 0x80
 8000440:	015b      	lsls	r3, r3, #5
 8000442:	4019      	ands	r1, r3
 8000444:	4321      	orrs	r1, r4
 8000446:	6011      	str	r1, [r2, #0]
 8000448:	2148      	movs	r1, #72	; 0x48
 800044a:	7441      	strb	r1, [r0, #17]
 800044c:	bd10      	pop	{r4, pc}

0800044e <USBPD_PE_StateMachine_Reset>:
 800044e:	2148      	movs	r1, #72	; 0x48
 8000450:	4a29      	ldr	r2, [pc, #164]	; (80004f8 <.text_16>)
 8000452:	0080      	lsls	r0, r0, #2
 8000454:	5810      	ldr	r0, [r2, r0]
 8000456:	7441      	strb	r1, [r0, #17]
 8000458:	4770      	bx	lr

0800045a <USBPD_PE_StateMachine_Stop>:
 800045a:	b580      	push	{r7, lr}
 800045c:	f005 fc34 	bl	8005cc8 <USBPD_PRL_Stop>
 8000460:	bd01      	pop	{r0, pc}

08000462 <USBPD_PE_StateMachine_DRP>:
 8000462:	b580      	push	{r7, lr}
 8000464:	4924      	ldr	r1, [pc, #144]	; (80004f8 <.text_16>)
 8000466:	0082      	lsls	r2, r0, #2
 8000468:	5889      	ldr	r1, [r1, r2]
 800046a:	6849      	ldr	r1, [r1, #4]
 800046c:	6809      	ldr	r1, [r1, #0]
 800046e:	074a      	lsls	r2, r1, #29
 8000470:	0fd2      	lsrs	r2, r2, #31
 8000472:	d002      	beq.n	800047a <USBPD_PE_StateMachine_DRP+0x18>
 8000474:	f002 fb8a 	bl	8002b8c <USBPD_PE_StateMachine_SRC>
 8000478:	bd02      	pop	{r1, pc}
 800047a:	f001 fcd5 	bl	8001e28 <USBPD_PE_StateMachine_SNK>
 800047e:	bd02      	pop	{r1, pc}

08000480 <USBPD_PE_Notification>:
 8000480:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 8000482:	0004      	movs	r4, r0
 8000484:	2803      	cmp	r0, #3
 8000486:	d211      	bcs.n	80004ac <USBPD_PE_Notification+0x2c>
 8000488:	000d      	movs	r5, r1
 800048a:	2000      	movs	r0, #0
 800048c:	9000      	str	r0, [sp, #0]
 800048e:	2300      	movs	r3, #0
 8000490:	002a      	movs	r2, r5
 8000492:	0021      	movs	r1, r4
 8000494:	2009      	movs	r0, #9
 8000496:	4eb2      	ldr	r6, [pc, #712]	; (8000760 <.text_24>)
 8000498:	6836      	ldr	r6, [r6, #0]
 800049a:	47b0      	blx	r6
 800049c:	0029      	movs	r1, r5
 800049e:	0020      	movs	r0, r4
 80004a0:	4ab0      	ldr	r2, [pc, #704]	; (8000764 <.text_25>)
 80004a2:	00a3      	lsls	r3, r4, #2
 80004a4:	58d2      	ldr	r2, [r2, r3]
 80004a6:	6892      	ldr	r2, [r2, #8]
 80004a8:	68d2      	ldr	r2, [r2, #12]
 80004aa:	4790      	blx	r2
 80004ac:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

080004ae <USBPD_PE_InitVDM_Callback>:
 80004ae:	4aad      	ldr	r2, [pc, #692]	; (8000764 <.text_25>)
 80004b0:	0080      	lsls	r0, r0, #2
 80004b2:	5810      	ldr	r0, [r2, r0]
 80004b4:	60c1      	str	r1, [r0, #12]
 80004b6:	4770      	bx	lr

080004b8 <USBPD_PE_Request_HardReset>:
 80004b8:	b580      	push	{r7, lr}
 80004ba:	49aa      	ldr	r1, [pc, #680]	; (8000764 <.text_25>)
 80004bc:	0082      	lsls	r2, r0, #2
 80004be:	5889      	ldr	r1, [r1, r2]
 80004c0:	220f      	movs	r2, #15
 80004c2:	2332      	movs	r3, #50	; 0x32
 80004c4:	54ca      	strb	r2, [r1, r3]
 80004c6:	6889      	ldr	r1, [r1, #8]
 80004c8:	6a89      	ldr	r1, [r1, #40]	; 0x28
 80004ca:	4788      	blx	r1
 80004cc:	2000      	movs	r0, #0
 80004ce:	bd02      	pop	{r1, pc}

080004d0 <USBPD_PE_Request_CableReset>:
 80004d0:	b580      	push	{r7, lr}
 80004d2:	4909      	ldr	r1, [pc, #36]	; (80004f8 <.text_16>)
 80004d4:	0082      	lsls	r2, r0, #2
 80004d6:	5889      	ldr	r1, [r1, r2]
 80004d8:	684a      	ldr	r2, [r1, #4]
 80004da:	6812      	ldr	r2, [r2, #0]
 80004dc:	4ba2      	ldr	r3, [pc, #648]	; (8000768 <.text_26>)
 80004de:	4013      	ands	r3, r2
 80004e0:	4aa2      	ldr	r2, [pc, #648]	; (800076c <.text_27>)
 80004e2:	4293      	cmp	r3, r2
 80004e4:	d105      	bne.n	80004f2 <USBPD_PE_Request_CableReset+0x22>
 80004e6:	2299      	movs	r2, #153	; 0x99
 80004e8:	2332      	movs	r3, #50	; 0x32
 80004ea:	54ca      	strb	r2, [r1, r3]
 80004ec:	6889      	ldr	r1, [r1, #8]
 80004ee:	6a89      	ldr	r1, [r1, #40]	; 0x28
 80004f0:	4788      	blx	r1
 80004f2:	2010      	movs	r0, #16
 80004f4:	bd02      	pop	{r1, pc}
	...

080004f8 <.text_16>:
 80004f8:	2000052c 	.word	0x2000052c

080004fc <.text_17>:
 80004fc:	0000048e 	.word	0x0000048e

08000500 <.text_18>:
 8000500:	00000281 	.word	0x00000281

08000504 <USBPD_PE_Request_CtrlMessage>:
 8000504:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000506:	b096      	sub	sp, #88	; 0x58
 8000508:	4896      	ldr	r0, [pc, #600]	; (8000764 <.text_25>)
 800050a:	a916      	add	r1, sp, #88	; 0x58
 800050c:	7809      	ldrb	r1, [r1, #0]
 800050e:	0089      	lsls	r1, r1, #2
 8000510:	5840      	ldr	r0, [r0, r1]
 8000512:	9001      	str	r0, [sp, #4]
 8000514:	2400      	movs	r4, #0
 8000516:	a802      	add	r0, sp, #8
 8000518:	4995      	ldr	r1, [pc, #596]	; (8000770 <.text_28>)
 800051a:	224c      	movs	r2, #76	; 0x4c
 800051c:	f027 fa79 	bl	8027a12 <__aeabi_memcpy>
 8000520:	2303      	movs	r3, #3
 8000522:	9801      	ldr	r0, [sp, #4]
 8000524:	2132      	movs	r1, #50	; 0x32
 8000526:	5c40      	ldrb	r0, [r0, r1]
 8000528:	2800      	cmp	r0, #0
 800052a:	d105      	bne.n	8000538 <USBPD_PE_Request_CtrlMessage+0x34>
 800052c:	9801      	ldr	r0, [sp, #4]
 800052e:	6840      	ldr	r0, [r0, #4]
 8000530:	6800      	ldr	r0, [r0, #0]
 8000532:	04c1      	lsls	r1, r0, #19
 8000534:	0fc9      	lsrs	r1, r1, #31
 8000536:	d101      	bne.n	800053c <USBPD_PE_Request_CtrlMessage+0x38>
 8000538:	2403      	movs	r4, #3
 800053a:	e089      	b.n	8000650 <USBPD_PE_Request_CtrlMessage+0x14c>
 800053c:	9901      	ldr	r1, [sp, #4]
 800053e:	6809      	ldr	r1, [r1, #0]
 8000540:	684a      	ldr	r2, [r1, #4]
 8000542:	0712      	lsls	r2, r2, #28
 8000544:	0fd5      	lsrs	r5, r2, #31
 8000546:	466a      	mov	r2, sp
 8000548:	7055      	strb	r5, [r2, #1]
 800054a:	2201      	movs	r2, #1
 800054c:	0885      	lsrs	r5, r0, #2
 800054e:	4015      	ands	r5, r2
 8000550:	d103      	bne.n	800055a <USBPD_PE_Request_CtrlMessage+0x56>
 8000552:	2502      	movs	r5, #2
 8000554:	466f      	mov	r7, sp
 8000556:	703c      	strb	r4, [r7, #0]
 8000558:	e003      	b.n	8000562 <USBPD_PE_Request_CtrlMessage+0x5e>
 800055a:	2500      	movs	r5, #0
 800055c:	2604      	movs	r6, #4
 800055e:	466f      	mov	r7, sp
 8000560:	703e      	strb	r6, [r7, #0]
 8000562:	0546      	lsls	r6, r0, #21
 8000564:	0f76      	lsrs	r6, r6, #29
 8000566:	2e03      	cmp	r6, #3
 8000568:	d101      	bne.n	800056e <USBPD_PE_Request_CtrlMessage+0x6a>
 800056a:	2608      	movs	r6, #8
 800056c:	e000      	b.n	8000570 <USBPD_PE_Request_CtrlMessage+0x6c>
 800056e:	2600      	movs	r6, #0
 8000570:	4018      	ands	r0, r3
 8000572:	2802      	cmp	r0, #2
 8000574:	d101      	bne.n	800057a <USBPD_PE_Request_CtrlMessage+0x76>
 8000576:	2040      	movs	r0, #64	; 0x40
 8000578:	e000      	b.n	800057c <USBPD_PE_Request_CtrlMessage+0x78>
 800057a:	2000      	movs	r0, #0
 800057c:	787f      	ldrb	r7, [r7, #1]
 800057e:	433d      	orrs	r5, r7
 8000580:	466f      	mov	r7, sp
 8000582:	783f      	ldrb	r7, [r7, #0]
 8000584:	432f      	orrs	r7, r5
 8000586:	433e      	orrs	r6, r7
 8000588:	4330      	orrs	r0, r6
 800058a:	4003      	ands	r3, r0
 800058c:	d002      	beq.n	8000594 <USBPD_PE_Request_CtrlMessage+0x90>
 800058e:	0003      	movs	r3, r0
 8000590:	2010      	movs	r0, #16
 8000592:	4318      	orrs	r0, r3
 8000594:	2505      	movs	r5, #5
 8000596:	4228      	tst	r0, r5
 8000598:	d002      	beq.n	80005a0 <USBPD_PE_Request_CtrlMessage+0x9c>
 800059a:	0003      	movs	r3, r0
 800059c:	2020      	movs	r0, #32
 800059e:	4318      	orrs	r0, r3
 80005a0:	ab17      	add	r3, sp, #92	; 0x5c
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	005e      	lsls	r6, r3, #1
 80005a6:	18f3      	adds	r3, r6, r3
 80005a8:	9300      	str	r3, [sp, #0]
 80005aa:	ab02      	add	r3, sp, #8
 80005ac:	9e00      	ldr	r6, [sp, #0]
 80005ae:	5d9e      	ldrb	r6, [r3, r6]
 80005b0:	4030      	ands	r0, r6
 80005b2:	42b0      	cmp	r0, r6
 80005b4:	d11f      	bne.n	80005f6 <USBPD_PE_Request_CtrlMessage+0xf2>
 80005b6:	9e01      	ldr	r6, [sp, #4]
 80005b8:	2733      	movs	r7, #51	; 0x33
 80005ba:	55f4      	strb	r4, [r6, r7]
 80005bc:	9801      	ldr	r0, [sp, #4]
 80005be:	4eb2      	ldr	r6, [pc, #712]	; (8000888 <.text_30>)
 80005c0:	1980      	adds	r0, r0, r6
 80005c2:	ae17      	add	r6, sp, #92	; 0x5c
 80005c4:	7836      	ldrb	r6, [r6, #0]
 80005c6:	2e05      	cmp	r6, #5
 80005c8:	d031      	beq.n	800062e <USBPD_PE_Request_CtrlMessage+0x12a>
 80005ca:	2e0b      	cmp	r6, #11
 80005cc:	d00e      	beq.n	80005ec <USBPD_PE_Request_CtrlMessage+0xe8>
 80005ce:	2e0d      	cmp	r6, #13
 80005d0:	d028      	beq.n	8000624 <USBPD_PE_Request_CtrlMessage+0x120>
 80005d2:	2e11      	cmp	r6, #17
 80005d4:	d011      	beq.n	80005fa <USBPD_PE_Request_CtrlMessage+0xf6>
 80005d6:	2e12      	cmp	r6, #18
 80005d8:	d013      	beq.n	8000602 <USBPD_PE_Request_CtrlMessage+0xfe>
 80005da:	2e14      	cmp	r6, #20
 80005dc:	d013      	beq.n	8000606 <USBPD_PE_Request_CtrlMessage+0x102>
 80005de:	2e15      	cmp	r6, #21
 80005e0:	d017      	beq.n	8000612 <USBPD_PE_Request_CtrlMessage+0x10e>
 80005e2:	2e16      	cmp	r6, #22
 80005e4:	d00b      	beq.n	80005fe <USBPD_PE_Request_CtrlMessage+0xfa>
 80005e6:	2e18      	cmp	r6, #24
 80005e8:	d01c      	beq.n	8000624 <USBPD_PE_Request_CtrlMessage+0x120>
 80005ea:	e021      	b.n	8000630 <USBPD_PE_Request_CtrlMessage+0x12c>
 80005ec:	9901      	ldr	r1, [sp, #4]
 80005ee:	6889      	ldr	r1, [r1, #8]
 80005f0:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80005f2:	2900      	cmp	r1, #0
 80005f4:	d11c      	bne.n	8000630 <USBPD_PE_Request_CtrlMessage+0x12c>
 80005f6:	2402      	movs	r4, #2
 80005f8:	e02a      	b.n	8000650 <USBPD_PE_Request_CtrlMessage+0x14c>
 80005fa:	2111      	movs	r1, #17
 80005fc:	e010      	b.n	8000620 <USBPD_PE_Request_CtrlMessage+0x11c>
 80005fe:	2116      	movs	r1, #22
 8000600:	e00e      	b.n	8000620 <USBPD_PE_Request_CtrlMessage+0x11c>
 8000602:	2112      	movs	r1, #18
 8000604:	e00c      	b.n	8000620 <USBPD_PE_Request_CtrlMessage+0x11c>
 8000606:	8909      	ldrh	r1, [r1, #8]
 8000608:	0889      	lsrs	r1, r1, #2
 800060a:	4211      	tst	r1, r2
 800060c:	d110      	bne.n	8000630 <USBPD_PE_Request_CtrlMessage+0x12c>
 800060e:	2410      	movs	r4, #16
 8000610:	e01e      	b.n	8000650 <USBPD_PE_Request_CtrlMessage+0x14c>
 8000612:	8909      	ldrh	r1, [r1, #8]
 8000614:	09c9      	lsrs	r1, r1, #7
 8000616:	4211      	tst	r1, r2
 8000618:	d101      	bne.n	800061e <USBPD_PE_Request_CtrlMessage+0x11a>
 800061a:	2010      	movs	r0, #16
 800061c:	e019      	b.n	8000652 <USBPD_PE_Request_CtrlMessage+0x14e>
 800061e:	2115      	movs	r1, #21
 8000620:	7001      	strb	r1, [r0, #0]
 8000622:	e005      	b.n	8000630 <USBPD_PE_Request_CtrlMessage+0x12c>
 8000624:	a918      	add	r1, sp, #96	; 0x60
 8000626:	7809      	ldrb	r1, [r1, #0]
 8000628:	9a01      	ldr	r2, [sp, #4]
 800062a:	55d1      	strb	r1, [r2, r7]
 800062c:	e000      	b.n	8000630 <USBPD_PE_Request_CtrlMessage+0x12c>
 800062e:	7005      	strb	r5, [r0, #0]
 8000630:	9900      	ldr	r1, [sp, #0]
 8000632:	1859      	adds	r1, r3, r1
 8000634:	7849      	ldrb	r1, [r1, #1]
 8000636:	7041      	strb	r1, [r0, #1]
 8000638:	9800      	ldr	r0, [sp, #0]
 800063a:	1818      	adds	r0, r3, r0
 800063c:	7880      	ldrb	r0, [r0, #2]
 800063e:	9901      	ldr	r1, [sp, #4]
 8000640:	2232      	movs	r2, #50	; 0x32
 8000642:	5488      	strb	r0, [r1, r2]
 8000644:	a816      	add	r0, sp, #88	; 0x58
 8000646:	7800      	ldrb	r0, [r0, #0]
 8000648:	9901      	ldr	r1, [sp, #4]
 800064a:	6889      	ldr	r1, [r1, #8]
 800064c:	6a89      	ldr	r1, [r1, #40]	; 0x28
 800064e:	4788      	blx	r1
 8000650:	0020      	movs	r0, r4
 8000652:	b019      	add	sp, #100	; 0x64
 8000654:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000658 <.text_20>:
 8000658:	0000ffff 	.word	0x0000ffff

0800065c <USBPD_PE_Request_DataMessage>:
 800065c:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	000b      	movs	r3, r1
 8000662:	0017      	movs	r7, r2
 8000664:	483f      	ldr	r0, [pc, #252]	; (8000764 <.text_25>)
 8000666:	4669      	mov	r1, sp
 8000668:	7a09      	ldrb	r1, [r1, #8]
 800066a:	0089      	lsls	r1, r1, #2
 800066c:	5841      	ldr	r1, [r0, r1]
 800066e:	2402      	movs	r4, #2
 8000670:	2032      	movs	r0, #50	; 0x32
 8000672:	5c08      	ldrb	r0, [r1, r0]
 8000674:	2800      	cmp	r0, #0
 8000676:	d105      	bne.n	8000684 <USBPD_PE_Request_DataMessage+0x28>
 8000678:	2001      	movs	r0, #1
 800067a:	684a      	ldr	r2, [r1, #4]
 800067c:	6812      	ldr	r2, [r2, #0]
 800067e:	0b12      	lsrs	r2, r2, #12
 8000680:	4002      	ands	r2, r0
 8000682:	d101      	bne.n	8000688 <USBPD_PE_Request_DataMessage+0x2c>
 8000684:	2403      	movs	r4, #3
 8000686:	e021      	b.n	80006cc <USBPD_PE_Request_DataMessage+0x70>
 8000688:	466a      	mov	r2, sp
 800068a:	7013      	strb	r3, [r2, #0]
 800068c:	2200      	movs	r2, #0
 800068e:	2533      	movs	r5, #51	; 0x33
 8000690:	554a      	strb	r2, [r1, r5]
 8000692:	000b      	movs	r3, r1
 8000694:	3332      	adds	r3, #50	; 0x32
 8000696:	4dc0      	ldr	r5, [pc, #768]	; (8000998 <.text_36>)
 8000698:	4ec0      	ldr	r6, [pc, #768]	; (800099c <.text_37>)
 800069a:	9701      	str	r7, [sp, #4]
 800069c:	466f      	mov	r7, sp
 800069e:	783f      	ldrb	r7, [r7, #0]
 80006a0:	2f01      	cmp	r7, #1
 80006a2:	d004      	beq.n	80006ae <USBPD_PE_Request_DataMessage+0x52>
 80006a4:	2f06      	cmp	r7, #6
 80006a6:	d013      	beq.n	80006d0 <USBPD_PE_Request_DataMessage+0x74>
 80006a8:	2f07      	cmp	r7, #7
 80006aa:	d01b      	beq.n	80006e4 <USBPD_PE_Request_DataMessage+0x88>
 80006ac:	e027      	b.n	80006fe <USBPD_PE_Request_DataMessage+0xa2>
 80006ae:	684d      	ldr	r5, [r1, #4]
 80006b0:	682d      	ldr	r5, [r5, #0]
 80006b2:	08ad      	lsrs	r5, r5, #2
 80006b4:	4005      	ands	r5, r0
 80006b6:	d009      	beq.n	80006cc <USBPD_PE_Request_DataMessage+0x70>
 80006b8:	4cc1      	ldr	r4, [pc, #772]	; (80009c0 <.text_39>)
 80006ba:	5508      	strb	r0, [r1, r4]
 80006bc:	2007      	movs	r0, #7
 80006be:	7018      	strb	r0, [r3, #0]
 80006c0:	2400      	movs	r4, #0
 80006c2:	4668      	mov	r0, sp
 80006c4:	7a00      	ldrb	r0, [r0, #8]
 80006c6:	6889      	ldr	r1, [r1, #8]
 80006c8:	6a89      	ldr	r1, [r1, #40]	; 0x28
 80006ca:	4788      	blx	r1
 80006cc:	0020      	movs	r0, r4
 80006ce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80006d0:	6848      	ldr	r0, [r1, #4]
 80006d2:	6800      	ldr	r0, [r0, #0]
 80006d4:	4006      	ands	r6, r0
 80006d6:	42ae      	cmp	r6, r5
 80006d8:	d1f8      	bne.n	80006cc <USBPD_PE_Request_DataMessage+0x70>
 80006da:	9801      	ldr	r0, [sp, #4]
 80006dc:	6800      	ldr	r0, [r0, #0]
 80006de:	6288      	str	r0, [r1, #40]	; 0x28
 80006e0:	202b      	movs	r0, #43	; 0x2b
 80006e2:	e7ec      	b.n	80006be <USBPD_PE_Request_DataMessage+0x62>
 80006e4:	6848      	ldr	r0, [r1, #4]
 80006e6:	6800      	ldr	r0, [r0, #0]
 80006e8:	4006      	ands	r6, r0
 80006ea:	42ae      	cmp	r6, r5
 80006ec:	d1ee      	bne.n	80006cc <USBPD_PE_Request_DataMessage+0x70>
 80006ee:	9801      	ldr	r0, [sp, #4]
 80006f0:	6800      	ldr	r0, [r0, #0]
 80006f2:	6288      	str	r0, [r1, #40]	; 0x28
 80006f4:	205d      	movs	r0, #93	; 0x5d
 80006f6:	4cb2      	ldr	r4, [pc, #712]	; (80009c0 <.text_39>)
 80006f8:	5508      	strb	r0, [r1, r4]
 80006fa:	2062      	movs	r0, #98	; 0x62
 80006fc:	e7df      	b.n	80006be <USBPD_PE_Request_DataMessage+0x62>
 80006fe:	2410      	movs	r4, #16
 8000700:	e7e4      	b.n	80006cc <USBPD_PE_Request_DataMessage+0x70>
	...

08000704 <.text_22>:
 8000704:	ffffefff 	.word	0xffffefff

08000708 <USBPD_PE_Send_Request>:
 8000708:	b570      	push	{r4, r5, r6, lr}
 800070a:	000b      	movs	r3, r1
 800070c:	4915      	ldr	r1, [pc, #84]	; (8000764 <.text_25>)
 800070e:	0084      	lsls	r4, r0, #2
 8000710:	590d      	ldr	r5, [r1, r4]
 8000712:	2102      	movs	r1, #2
 8000714:	2432      	movs	r4, #50	; 0x32
 8000716:	5d2c      	ldrb	r4, [r5, r4]
 8000718:	2c00      	cmp	r4, #0
 800071a:	d104      	bne.n	8000726 <USBPD_PE_Send_Request+0x1e>
 800071c:	686c      	ldr	r4, [r5, #4]
 800071e:	6824      	ldr	r4, [r4, #0]
 8000720:	04e6      	lsls	r6, r4, #19
 8000722:	0ff6      	lsrs	r6, r6, #31
 8000724:	d101      	bne.n	800072a <USBPD_PE_Send_Request+0x22>
 8000726:	2103      	movs	r1, #3
 8000728:	e017      	b.n	800075a <USBPD_PE_Send_Request+0x52>
 800072a:	4ea6      	ldr	r6, [pc, #664]	; (80009c4 <.text_40>)
 800072c:	4026      	ands	r6, r4
 800072e:	24c0      	movs	r4, #192	; 0xc0
 8000730:	00a4      	lsls	r4, r4, #2
 8000732:	42a6      	cmp	r6, r4
 8000734:	d111      	bne.n	800075a <USBPD_PE_Send_Request+0x52>
 8000736:	2145      	movs	r1, #69	; 0x45
 8000738:	2432      	movs	r4, #50	; 0x32
 800073a:	5529      	strb	r1, [r5, r4]
 800073c:	61ab      	str	r3, [r5, #24]
 800073e:	6969      	ldr	r1, [r5, #20]
 8000740:	2318      	movs	r3, #24
 8000742:	4399      	bics	r1, r3
 8000744:	00d2      	lsls	r2, r2, #3
 8000746:	4013      	ands	r3, r2
 8000748:	430b      	orrs	r3, r1
 800074a:	616b      	str	r3, [r5, #20]
 800074c:	2400      	movs	r4, #0
 800074e:	2233      	movs	r2, #51	; 0x33
 8000750:	54ac      	strb	r4, [r5, r2]
 8000752:	68a9      	ldr	r1, [r5, #8]
 8000754:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8000756:	4788      	blx	r1
 8000758:	2100      	movs	r1, #0
 800075a:	0008      	movs	r0, r1
 800075c:	bd70      	pop	{r4, r5, r6, pc}
	...

08000760 <.text_24>:
 8000760:	20000000 	.word	0x20000000

08000764 <.text_25>:
 8000764:	2000052c 	.word	0x2000052c

08000768 <.text_26>:
 8000768:	00008708 	.word	0x00008708

0800076c <.text_27>:
 800076c:	00008308 	.word	0x00008308

08000770 <.text_28>:
 8000770:	0802ab8c 	.word	0x0802ab8c

08000774 <USBPD_PE_SendExtendedMessage>:
 8000774:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 8000776:	b083      	sub	sp, #12
 8000778:	001f      	movs	r7, r3
 800077a:	2400      	movs	r4, #0
 800077c:	2500      	movs	r5, #0
 800077e:	48b5      	ldr	r0, [pc, #724]	; (8000a54 <.text_43>)
 8000780:	4669      	mov	r1, sp
 8000782:	7b09      	ldrb	r1, [r1, #12]
 8000784:	0089      	lsls	r1, r1, #2
 8000786:	5846      	ldr	r6, [r0, r1]
 8000788:	2003      	movs	r0, #3
 800078a:	2132      	movs	r1, #50	; 0x32
 800078c:	5c71      	ldrb	r1, [r6, r1]
 800078e:	2900      	cmp	r1, #0
 8000790:	d107      	bne.n	80007a2 <USBPD_PE_SendExtendedMessage+0x2e>
 8000792:	6871      	ldr	r1, [r6, #4]
 8000794:	6809      	ldr	r1, [r1, #0]
 8000796:	9100      	str	r1, [sp, #0]
 8000798:	2101      	movs	r1, #1
 800079a:	9b00      	ldr	r3, [sp, #0]
 800079c:	0b1b      	lsrs	r3, r3, #12
 800079e:	400b      	ands	r3, r1
 80007a0:	d101      	bne.n	80007a6 <USBPD_PE_SendExtendedMessage+0x32>
 80007a2:	2503      	movs	r5, #3
 80007a4:	e06c      	b.n	8000880 <USBPD_PE_SendExtendedMessage+0x10c>
 80007a6:	9b00      	ldr	r3, [sp, #0]
 80007a8:	055b      	lsls	r3, r3, #21
 80007aa:	0f5b      	lsrs	r3, r3, #29
 80007ac:	2b03      	cmp	r3, #3
 80007ae:	d10b      	bne.n	80007c8 <USBPD_PE_SendExtendedMessage+0x54>
 80007b0:	9b00      	ldr	r3, [sp, #0]
 80007b2:	4018      	ands	r0, r3
 80007b4:	2801      	cmp	r0, #1
 80007b6:	d801      	bhi.n	80007bc <USBPD_PE_SendExtendedMessage+0x48>
 80007b8:	2501      	movs	r5, #1
 80007ba:	e061      	b.n	8000880 <USBPD_PE_SendExtendedMessage+0x10c>
 80007bc:	4668      	mov	r0, sp
 80007be:	8d00      	ldrh	r0, [r0, #40]	; 0x28
 80007c0:	21ff      	movs	r1, #255	; 0xff
 80007c2:	1d89      	adds	r1, r1, #6
 80007c4:	4288      	cmp	r0, r1
 80007c6:	d301      	bcc.n	80007cc <USBPD_PE_SendExtendedMessage+0x58>
 80007c8:	2502      	movs	r5, #2
 80007ca:	e059      	b.n	8000880 <USBPD_PE_SendExtendedMessage+0x10c>
 80007cc:	4668      	mov	r0, sp
 80007ce:	7002      	strb	r2, [r0, #0]
 80007d0:	6970      	ldr	r0, [r6, #20]
 80007d2:	2120      	movs	r1, #32
 80007d4:	4388      	bics	r0, r1
 80007d6:	6170      	str	r0, [r6, #20]
 80007d8:	2020      	movs	r0, #32
 80007da:	4669      	mov	r1, sp
 80007dc:	7809      	ldrb	r1, [r1, #0]
 80007de:	2903      	cmp	r1, #3
 80007e0:	d008      	beq.n	80007f4 <USBPD_PE_SendExtendedMessage+0x80>
 80007e2:	2904      	cmp	r1, #4
 80007e4:	d020      	beq.n	8000828 <USBPD_PE_SendExtendedMessage+0xb4>
 80007e6:	2906      	cmp	r1, #6
 80007e8:	d020      	beq.n	800082c <USBPD_PE_SendExtendedMessage+0xb8>
 80007ea:	2908      	cmp	r1, #8
 80007ec:	d020      	beq.n	8000830 <USBPD_PE_SendExtendedMessage+0xbc>
 80007ee:	290a      	cmp	r1, #10
 80007f0:	d023      	beq.n	800083a <USBPD_PE_SendExtendedMessage+0xc6>
 80007f2:	e024      	b.n	800083e <USBPD_PE_SendExtendedMessage+0xca>
 80007f4:	210c      	movs	r1, #12
 80007f6:	4aac      	ldr	r2, [pc, #688]	; (8000aa8 <.text_45>)
 80007f8:	18b2      	adds	r2, r6, r2
 80007fa:	7091      	strb	r1, [r2, #2]
 80007fc:	6971      	ldr	r1, [r6, #20]
 80007fe:	4308      	orrs	r0, r1
 8000800:	6170      	str	r0, [r6, #20]
 8000802:	4668      	mov	r0, sp
 8000804:	8d00      	ldrh	r0, [r0, #40]	; 0x28
 8000806:	2800      	cmp	r0, #0
 8000808:	d027      	beq.n	800085a <USBPD_PE_SendExtendedMessage+0xe6>
 800080a:	9401      	str	r4, [sp, #4]
 800080c:	4668      	mov	r0, sp
 800080e:	7b00      	ldrb	r0, [r0, #12]
 8000810:	f000 fa98 	bl	8000d44 <PE_Get_UnchunkedSupport>
 8000814:	2801      	cmp	r0, #1
 8000816:	d101      	bne.n	800081c <USBPD_PE_SendExtendedMessage+0xa8>
 8000818:	2004      	movs	r0, #4
 800081a:	9001      	str	r0, [sp, #4]
 800081c:	9702      	str	r7, [sp, #8]
 800081e:	9801      	ldr	r0, [sp, #4]
 8000820:	4669      	mov	r1, sp
 8000822:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8000824:	4fa1      	ldr	r7, [pc, #644]	; (8000aac <.text_46>)
 8000826:	e012      	b.n	800084e <USBPD_PE_SendExtendedMessage+0xda>
 8000828:	210d      	movs	r1, #13
 800082a:	e7e4      	b.n	80007f6 <USBPD_PE_SendExtendedMessage+0x82>
 800082c:	210e      	movs	r1, #14
 800082e:	e7e2      	b.n	80007f6 <USBPD_PE_SendExtendedMessage+0x82>
 8000830:	205b      	movs	r0, #91	; 0x5b
 8000832:	499d      	ldr	r1, [pc, #628]	; (8000aa8 <.text_45>)
 8000834:	1871      	adds	r1, r6, r1
 8000836:	7088      	strb	r0, [r1, #2]
 8000838:	e7e3      	b.n	8000802 <USBPD_PE_SendExtendedMessage+0x8e>
 800083a:	205c      	movs	r0, #92	; 0x5c
 800083c:	e7f9      	b.n	8000832 <USBPD_PE_SendExtendedMessage+0xbe>
 800083e:	2510      	movs	r5, #16
 8000840:	e01e      	b.n	8000880 <USBPD_PE_SendExtendedMessage+0x10c>
 8000842:	9a02      	ldr	r2, [sp, #8]
 8000844:	5d12      	ldrb	r2, [r2, r4]
 8000846:	1823      	adds	r3, r4, r0
 8000848:	18f3      	adds	r3, r6, r3
 800084a:	55da      	strb	r2, [r3, r7]
 800084c:	1c64      	adds	r4, r4, #1
 800084e:	428c      	cmp	r4, r1
 8000850:	d3f7      	bcc.n	8000842 <USBPD_PE_SendExtendedMessage+0xce>
 8000852:	2092      	movs	r0, #146	; 0x92
 8000854:	00c0      	lsls	r0, r0, #3
 8000856:	5231      	strh	r1, [r6, r0]
 8000858:	e002      	b.n	8000860 <USBPD_PE_SendExtendedMessage+0xec>
 800085a:	2092      	movs	r0, #146	; 0x92
 800085c:	00c0      	lsls	r0, r0, #3
 800085e:	5234      	strh	r4, [r6, r0]
 8000860:	4668      	mov	r0, sp
 8000862:	7c00      	ldrb	r0, [r0, #16]
 8000864:	2133      	movs	r1, #51	; 0x33
 8000866:	5470      	strb	r0, [r6, r1]
 8000868:	4668      	mov	r0, sp
 800086a:	7800      	ldrb	r0, [r0, #0]
 800086c:	498e      	ldr	r1, [pc, #568]	; (8000aa8 <.text_45>)
 800086e:	5470      	strb	r0, [r6, r1]
 8000870:	2031      	movs	r0, #49	; 0x31
 8000872:	2132      	movs	r1, #50	; 0x32
 8000874:	5470      	strb	r0, [r6, r1]
 8000876:	4668      	mov	r0, sp
 8000878:	7b00      	ldrb	r0, [r0, #12]
 800087a:	68b1      	ldr	r1, [r6, #8]
 800087c:	6a89      	ldr	r1, [r1, #40]	; 0x28
 800087e:	4788      	blx	r1
 8000880:	0028      	movs	r0, r5
 8000882:	b005      	add	sp, #20
 8000884:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000888 <.text_30>:
 8000888:	0000025e 	.word	0x0000025e

0800088c <PE_Send_RESET>:
 800088c:	b538      	push	{r3, r4, r5, lr}
 800088e:	0005      	movs	r5, r0
 8000890:	000c      	movs	r4, r1
 8000892:	2c05      	cmp	r4, #5
 8000894:	d101      	bne.n	800089a <PE_Send_RESET+0xe>
 8000896:	211f      	movs	r1, #31
 8000898:	e000      	b.n	800089c <PE_Send_RESET+0x10>
 800089a:	215e      	movs	r1, #94	; 0x5e
 800089c:	7c28      	ldrb	r0, [r5, #16]
 800089e:	f7ff fdef 	bl	8000480 <USBPD_PE_Notification>
 80008a2:	0021      	movs	r1, r4
 80008a4:	7c28      	ldrb	r0, [r5, #16]
 80008a6:	f005 f9ab 	bl	8005c00 <USBPD_PRL_ResetRequestProcess>
 80008aa:	f3ef 8010 	mrs	r0, PRIMASK
 80008ae:	b672      	cpsid	i
 80008b0:	2100      	movs	r1, #0
 80008b2:	223c      	movs	r2, #60	; 0x3c
 80008b4:	54a9      	strb	r1, [r5, r2]
 80008b6:	f380 8810 	msr	PRIMASK, r0
 80008ba:	bd31      	pop	{r0, r4, r5, pc}

080008bc <PE_Get_SpecRevision>:
 80008bc:	4965      	ldr	r1, [pc, #404]	; (8000a54 <.text_43>)
 80008be:	0080      	lsls	r0, r0, #2
 80008c0:	5808      	ldr	r0, [r1, r0]
 80008c2:	6840      	ldr	r0, [r0, #4]
 80008c4:	7800      	ldrb	r0, [r0, #0]
 80008c6:	0780      	lsls	r0, r0, #30
 80008c8:	0f80      	lsrs	r0, r0, #30
 80008ca:	4770      	bx	lr

080008cc <PE_ChangePowerRole>:
 80008cc:	b538      	push	{r3, r4, r5, lr}
 80008ce:	6842      	ldr	r2, [r0, #4]
 80008d0:	6813      	ldr	r3, [r2, #0]
 80008d2:	2404      	movs	r4, #4
 80008d4:	43a3      	bics	r3, r4
 80008d6:	008c      	lsls	r4, r1, #2
 80008d8:	2504      	movs	r5, #4
 80008da:	402c      	ands	r4, r5
 80008dc:	431c      	orrs	r4, r3
 80008de:	6014      	str	r4, [r2, #0]
 80008e0:	7c00      	ldrb	r0, [r0, #16]
 80008e2:	f004 ff0a 	bl	80056fa <USBPD_PRL_SetHeaderPowerRole>
 80008e6:	bd31      	pop	{r0, r4, r5, pc}

080008e8 <PE_Get_RxEvent>:
 80008e8:	b530      	push	{r4, r5, lr}
 80008ea:	0001      	movs	r1, r0
 80008ec:	2014      	movs	r0, #20
 80008ee:	f3ef 8210 	mrs	r2, PRIMASK
 80008f2:	b672      	cpsid	i
 80008f4:	233c      	movs	r3, #60	; 0x3c
 80008f6:	5ccc      	ldrb	r4, [r1, r3]
 80008f8:	2c00      	cmp	r4, #0
 80008fa:	d029      	beq.n	8000950 <PE_Get_RxEvent+0x68>
 80008fc:	2393      	movs	r3, #147	; 0x93
 80008fe:	009b      	lsls	r3, r3, #2
 8000900:	18cb      	adds	r3, r1, r3
 8000902:	5d1d      	ldrb	r5, [r3, r4]
 8000904:	066d      	lsls	r5, r5, #25
 8000906:	d401      	bmi.n	800090c <PE_Get_RxEvent+0x24>
 8000908:	2003      	movs	r0, #3
 800090a:	e021      	b.n	8000950 <PE_Get_RxEvent+0x68>
 800090c:	2584      	movs	r5, #132	; 0x84
 800090e:	006d      	lsls	r5, r5, #1
 8000910:	436c      	muls	r4, r5
 8000912:	190c      	adds	r4, r1, r4
 8000914:	3ccb      	subs	r4, #203	; 0xcb
 8000916:	638c      	str	r4, [r1, #56]	; 0x38
 8000918:	7825      	ldrb	r5, [r4, #0]
 800091a:	7864      	ldrb	r4, [r4, #1]
 800091c:	0224      	lsls	r4, r4, #8
 800091e:	192c      	adds	r4, r5, r4
 8000920:	868c      	strh	r4, [r1, #52]	; 0x34
 8000922:	000c      	movs	r4, r1
 8000924:	3430      	adds	r4, #48	; 0x30
 8000926:	253c      	movs	r5, #60	; 0x3c
 8000928:	5d49      	ldrb	r1, [r1, r5]
 800092a:	5c59      	ldrb	r1, [r3, r1]
 800092c:	06c9      	lsls	r1, r1, #27
 800092e:	0ec9      	lsrs	r1, r1, #27
 8000930:	2901      	cmp	r1, #1
 8000932:	d004      	beq.n	800093e <PE_Get_RxEvent+0x56>
 8000934:	2902      	cmp	r1, #2
 8000936:	d005      	beq.n	8000944 <PE_Get_RxEvent+0x5c>
 8000938:	2904      	cmp	r1, #4
 800093a:	d006      	beq.n	800094a <PE_Get_RxEvent+0x62>
 800093c:	e008      	b.n	8000950 <PE_Get_RxEvent+0x68>
 800093e:	2011      	movs	r0, #17
 8000940:	2100      	movs	r1, #0
 8000942:	e004      	b.n	800094e <PE_Get_RxEvent+0x66>
 8000944:	2012      	movs	r0, #18
 8000946:	2101      	movs	r1, #1
 8000948:	e001      	b.n	800094e <PE_Get_RxEvent+0x66>
 800094a:	2013      	movs	r0, #19
 800094c:	2102      	movs	r1, #2
 800094e:	7021      	strb	r1, [r4, #0]
 8000950:	f382 8810 	msr	PRIMASK, r2
 8000954:	bd30      	pop	{r4, r5, pc}

08000956 <PE_Clear_RxEvent>:
 8000956:	b510      	push	{r4, lr}
 8000958:	0001      	movs	r1, r0
 800095a:	f3ef 8010 	mrs	r0, PRIMASK
 800095e:	b672      	cpsid	i
 8000960:	223c      	movs	r2, #60	; 0x3c
 8000962:	5c8a      	ldrb	r2, [r1, r2]
 8000964:	2a00      	cmp	r2, #0
 8000966:	d014      	beq.n	8000992 <PE_Clear_RxEvent+0x3c>
 8000968:	1e53      	subs	r3, r2, #1
 800096a:	b2db      	uxtb	r3, r3
 800096c:	4acb      	ldr	r2, [pc, #812]	; (8000c9c <.text_56>)
 800096e:	188c      	adds	r4, r1, r2
 8000970:	2200      	movs	r2, #0
 8000972:	54e2      	strb	r2, [r4, r3]
 8000974:	1e5b      	subs	r3, r3, #1
 8000976:	419b      	sbcs	r3, r3
 8000978:	0fdb      	lsrs	r3, r3, #31
 800097a:	5ce4      	ldrb	r4, [r4, r3]
 800097c:	0664      	lsls	r4, r4, #25
 800097e:	d506      	bpl.n	800098e <PE_Clear_RxEvent+0x38>
 8000980:	1c5b      	adds	r3, r3, #1
 8000982:	223c      	movs	r2, #60	; 0x3c
 8000984:	548b      	strb	r3, [r1, r2]
 8000986:	f380 8810 	msr	PRIMASK, r0
 800098a:	7c08      	ldrb	r0, [r1, #16]
 800098c:	e168      	b.n	8000c60 <.text_54>
 800098e:	233c      	movs	r3, #60	; 0x3c
 8000990:	54ca      	strb	r2, [r1, r3]
 8000992:	f380 8810 	msr	PRIMASK, r0
 8000996:	bd10      	pop	{r4, pc}

08000998 <.text_36>:
 8000998:	00000302 	.word	0x00000302

0800099c <.text_37>:
 800099c:	00000703 	.word	0x00000703

080009a0 <PE_PRL_Control_RxEvent>:
 80009a0:	492c      	ldr	r1, [pc, #176]	; (8000a54 <.text_43>)
 80009a2:	0080      	lsls	r0, r0, #2
 80009a4:	580a      	ldr	r2, [r1, r0]
 80009a6:	2000      	movs	r0, #0
 80009a8:	f3ef 8110 	mrs	r1, PRIMASK
 80009ac:	b672      	cpsid	i
 80009ae:	233c      	movs	r3, #60	; 0x3c
 80009b0:	5cd2      	ldrb	r2, [r2, r3]
 80009b2:	2a00      	cmp	r2, #0
 80009b4:	d000      	beq.n	80009b8 <PE_PRL_Control_RxEvent+0x18>
 80009b6:	2001      	movs	r0, #1
 80009b8:	f381 8810 	msr	PRIMASK, r1
 80009bc:	4770      	bx	lr
	...

080009c0 <.text_39>:
 80009c0:	0000025f 	.word	0x0000025f

080009c4 <.text_40>:
 80009c4:	00000704 	.word	0x00000704

080009c8 <PE_Convert_SOPRxEvent>:
 80009c8:	2800      	cmp	r0, #0
 80009ca:	d003      	beq.n	80009d4 <PE_Convert_SOPRxEvent+0xc>
 80009cc:	2802      	cmp	r0, #2
 80009ce:	d005      	beq.n	80009dc <PE_Convert_SOPRxEvent+0x14>
 80009d0:	d302      	bcc.n	80009d8 <PE_Convert_SOPRxEvent+0x10>
 80009d2:	e005      	b.n	80009e0 <PE_Convert_SOPRxEvent+0x18>
 80009d4:	2011      	movs	r0, #17
 80009d6:	4770      	bx	lr
 80009d8:	2012      	movs	r0, #18
 80009da:	4770      	bx	lr
 80009dc:	2013      	movs	r0, #19
 80009de:	4770      	bx	lr
 80009e0:	2014      	movs	r0, #20
 80009e2:	4770      	bx	lr

080009e4 <PE_Check_AMSConflict>:
 80009e4:	b570      	push	{r4, r5, r6, lr}
 80009e6:	0005      	movs	r5, r0
 80009e8:	2400      	movs	r4, #0
 80009ea:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 80009ec:	49b7      	ldr	r1, [pc, #732]	; (8000ccc <.text_58>)
 80009ee:	4001      	ands	r1, r0
 80009f0:	290d      	cmp	r1, #13
 80009f2:	d101      	bne.n	80009f8 <PE_Check_AMSConflict+0x14>
 80009f4:	2010      	movs	r0, #16
 80009f6:	e01b      	b.n	8000a30 <PE_Check_AMSConflict+0x4c>
 80009f8:	2603      	movs	r6, #3
 80009fa:	200f      	movs	r0, #15
 80009fc:	7f29      	ldrb	r1, [r5, #28]
 80009fe:	2900      	cmp	r1, #0
 8000a00:	d011      	beq.n	8000a26 <PE_Check_AMSConflict+0x42>
 8000a02:	1e49      	subs	r1, r1, #1
 8000a04:	2901      	cmp	r1, #1
 8000a06:	d912      	bls.n	8000a2e <PE_Check_AMSConflict+0x4a>
 8000a08:	1e89      	subs	r1, r1, #2
 8000a0a:	d011      	beq.n	8000a30 <PE_Check_AMSConflict+0x4c>
 8000a0c:	1e49      	subs	r1, r1, #1
 8000a0e:	d01d      	beq.n	8000a4c <PE_Check_AMSConflict+0x68>
 8000a10:	1e49      	subs	r1, r1, #1
 8000a12:	2909      	cmp	r1, #9
 8000a14:	d90b      	bls.n	8000a2e <PE_Check_AMSConflict+0x4a>
 8000a16:	390b      	subs	r1, #11
 8000a18:	2901      	cmp	r1, #1
 8000a1a:	d908      	bls.n	8000a2e <PE_Check_AMSConflict+0x4a>
 8000a1c:	1e89      	subs	r1, r1, #2
 8000a1e:	d004      	beq.n	8000a2a <PE_Check_AMSConflict+0x46>
 8000a20:	394d      	subs	r1, #77	; 0x4d
 8000a22:	d004      	beq.n	8000a2e <PE_Check_AMSConflict+0x4a>
 8000a24:	e006      	b.n	8000a34 <PE_Check_AMSConflict+0x50>
 8000a26:	746e      	strb	r6, [r5, #17]
 8000a28:	e011      	b.n	8000a4e <PE_Check_AMSConflict+0x6a>
 8000a2a:	7468      	strb	r0, [r5, #17]
 8000a2c:	e00f      	b.n	8000a4e <PE_Check_AMSConflict+0x6a>
 8000a2e:	2011      	movs	r0, #17
 8000a30:	7468      	strb	r0, [r5, #17]
 8000a32:	e00b      	b.n	8000a4c <PE_Check_AMSConflict+0x68>
 8000a34:	215c      	movs	r1, #92	; 0x5c
 8000a36:	7c28      	ldrb	r0, [r5, #16]
 8000a38:	f7ff fd22 	bl	8000480 <USBPD_PE_Notification>
 8000a3c:	746e      	strb	r6, [r5, #17]
 8000a3e:	6868      	ldr	r0, [r5, #4]
 8000a40:	6800      	ldr	r0, [r0, #0]
 8000a42:	49c4      	ldr	r1, [pc, #784]	; (8000d54 <.text_62>)
 8000a44:	4001      	ands	r1, r0
 8000a46:	0230      	lsls	r0, r6, #8
 8000a48:	4281      	cmp	r1, r0
 8000a4a:	d000      	beq.n	8000a4e <PE_Check_AMSConflict+0x6a>
 8000a4c:	2415      	movs	r4, #21
 8000a4e:	0020      	movs	r0, r4
 8000a50:	bd70      	pop	{r4, r5, r6, pc}
	...

08000a54 <.text_43>:
 8000a54:	2000052c 	.word	0x2000052c

08000a58 <PE_PRL_ResetReceived>:
 8000a58:	b538      	push	{r3, r4, r5, lr}
 8000a5a:	0004      	movs	r4, r0
 8000a5c:	48be      	ldr	r0, [pc, #760]	; (8000d58 <.text_63>)
 8000a5e:	00a2      	lsls	r2, r4, #2
 8000a60:	5885      	ldr	r5, [r0, r2]
 8000a62:	2905      	cmp	r1, #5
 8000a64:	d115      	bne.n	8000a92 <PE_PRL_ResetReceived+0x3a>
 8000a66:	6868      	ldr	r0, [r5, #4]
 8000a68:	6801      	ldr	r1, [r0, #0]
 8000a6a:	2210      	movs	r2, #16
 8000a6c:	4391      	bics	r1, r2
 8000a6e:	6001      	str	r1, [r0, #0]
 8000a70:	6968      	ldr	r0, [r5, #20]
 8000a72:	49ba      	ldr	r1, [pc, #744]	; (8000d5c <.text_64>)
 8000a74:	4001      	ands	r1, r0
 8000a76:	0150      	lsls	r0, r2, #5
 8000a78:	4308      	orrs	r0, r1
 8000a7a:	6168      	str	r0, [r5, #20]
 8000a7c:	2014      	movs	r0, #20
 8000a7e:	2132      	movs	r1, #50	; 0x32
 8000a80:	5468      	strb	r0, [r5, r1]
 8000a82:	2000      	movs	r0, #0
 8000a84:	213c      	movs	r1, #60	; 0x3c
 8000a86:	5468      	strb	r0, [r5, r1]
 8000a88:	211e      	movs	r1, #30
 8000a8a:	7c28      	ldrb	r0, [r5, #16]
 8000a8c:	f7ff fcf8 	bl	8000480 <USBPD_PE_Notification>
 8000a90:	e004      	b.n	8000a9c <PE_PRL_ResetReceived+0x44>
 8000a92:	6968      	ldr	r0, [r5, #20]
 8000a94:	2180      	movs	r1, #128	; 0x80
 8000a96:	02c9      	lsls	r1, r1, #11
 8000a98:	4301      	orrs	r1, r0
 8000a9a:	6169      	str	r1, [r5, #20]
 8000a9c:	0020      	movs	r0, r4
 8000a9e:	68a9      	ldr	r1, [r5, #8]
 8000aa0:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8000aa2:	4788      	blx	r1
 8000aa4:	bd31      	pop	{r0, r4, r5, pc}
	...

08000aa8 <.text_45>:
 8000aa8:	0000025d 	.word	0x0000025d

08000aac <.text_46>:
 8000aac:	00000385 	.word	0x00000385

08000ab0 <PE_PRL_BistCompleted>:
 8000ab0:	4770      	bx	lr

08000ab2 <PE_Reset_HardReset>:
 8000ab2:	b538      	push	{r3, r4, r5, lr}
 8000ab4:	0004      	movs	r4, r0
 8000ab6:	2032      	movs	r0, #50	; 0x32
 8000ab8:	5c20      	ldrb	r0, [r4, r0]
 8000aba:	2800      	cmp	r0, #0
 8000abc:	d003      	beq.n	8000ac6 <PE_Reset_HardReset+0x14>
 8000abe:	215b      	movs	r1, #91	; 0x5b
 8000ac0:	7c20      	ldrb	r0, [r4, #16]
 8000ac2:	f7ff fcdd 	bl	8000480 <USBPD_PE_Notification>
 8000ac6:	0020      	movs	r0, r4
 8000ac8:	f000 f82c 	bl	8000b24 <PE_Reset_ZI>
 8000acc:	2503      	movs	r5, #3
 8000ace:	6820      	ldr	r0, [r4, #0]
 8000ad0:	6843      	ldr	r3, [r0, #4]
 8000ad2:	402b      	ands	r3, r5
 8000ad4:	7c20      	ldrb	r0, [r4, #16]
 8000ad6:	6861      	ldr	r1, [r4, #4]
 8000ad8:	6809      	ldr	r1, [r1, #0]
 8000ada:	074a      	lsls	r2, r1, #29
 8000adc:	0fd2      	lsrs	r2, r2, #31
 8000ade:	d008      	beq.n	8000af2 <PE_Reset_HardReset+0x40>
 8000ae0:	2101      	movs	r1, #1
 8000ae2:	f004 fdee 	bl	80056c2 <USBPD_PRL_SetHeader>
 8000ae6:	6860      	ldr	r0, [r4, #4]
 8000ae8:	6801      	ldr	r1, [r0, #0]
 8000aea:	2208      	movs	r2, #8
 8000aec:	430a      	orrs	r2, r1
 8000aee:	6002      	str	r2, [r0, #0]
 8000af0:	e007      	b.n	8000b02 <PE_Reset_HardReset+0x50>
 8000af2:	2100      	movs	r1, #0
 8000af4:	f004 fde5 	bl	80056c2 <USBPD_PRL_SetHeader>
 8000af8:	6860      	ldr	r0, [r4, #4]
 8000afa:	6801      	ldr	r1, [r0, #0]
 8000afc:	2208      	movs	r2, #8
 8000afe:	4391      	bics	r1, r2
 8000b00:	6001      	str	r1, [r0, #0]
 8000b02:	6820      	ldr	r0, [r4, #0]
 8000b04:	6840      	ldr	r0, [r0, #4]
 8000b06:	4005      	ands	r5, r0
 8000b08:	6860      	ldr	r0, [r4, #4]
 8000b0a:	6801      	ldr	r1, [r0, #0]
 8000b0c:	2203      	movs	r2, #3
 8000b0e:	4391      	bics	r1, r2
 8000b10:	430d      	orrs	r5, r1
 8000b12:	6005      	str	r5, [r0, #0]
 8000b14:	2101      	movs	r1, #1
 8000b16:	7c20      	ldrb	r0, [r4, #16]
 8000b18:	f004 fe44 	bl	80057a4 <USBPD_PRL_SOPCapability>
 8000b1c:	7c20      	ldrb	r0, [r4, #16]
 8000b1e:	f005 f8ad 	bl	8005c7c <USBPD_PRL_Reset>
 8000b22:	bd31      	pop	{r0, r4, r5, pc}

08000b24 <PE_Reset_ZI>:
 8000b24:	b53e      	push	{r1, r2, r3, r4, r5, lr}
 8000b26:	0004      	movs	r4, r0
 8000b28:	2000      	movs	r0, #0
 8000b2a:	9001      	str	r0, [sp, #4]
 8000b2c:	6860      	ldr	r0, [r4, #4]
 8000b2e:	6801      	ldr	r1, [r0, #0]
 8000b30:	2210      	movs	r2, #16
 8000b32:	4391      	bics	r1, r2
 8000b34:	6001      	str	r1, [r0, #0]
 8000b36:	2100      	movs	r1, #0
 8000b38:	0020      	movs	r0, r4
 8000b3a:	f000 fc34 	bl	80013a6 <PE_SetPowerNegotiation>
 8000b3e:	2193      	movs	r1, #147	; 0x93
 8000b40:	0089      	lsls	r1, r1, #2
 8000b42:	0020      	movs	r0, r4
 8000b44:	3014      	adds	r0, #20
 8000b46:	f026 ff6f 	bl	8027a28 <__aeabi_memclr>
 8000b4a:	2304      	movs	r3, #4
 8000b4c:	aa01      	add	r2, sp, #4
 8000b4e:	2102      	movs	r1, #2
 8000b50:	7c20      	ldrb	r0, [r4, #16]
 8000b52:	68a5      	ldr	r5, [r4, #8]
 8000b54:	69ad      	ldr	r5, [r5, #24]
 8000b56:	47a8      	blx	r5
 8000b58:	2080      	movs	r0, #128	; 0x80
 8000b5a:	0440      	lsls	r0, r0, #17
 8000b5c:	9000      	str	r0, [sp, #0]
 8000b5e:	2304      	movs	r3, #4
 8000b60:	466a      	mov	r2, sp
 8000b62:	2106      	movs	r1, #6
 8000b64:	7c20      	ldrb	r0, [r4, #16]
 8000b66:	68a5      	ldr	r5, [r4, #8]
 8000b68:	69ad      	ldr	r5, [r5, #24]
 8000b6a:	47a8      	blx	r5
 8000b6c:	2503      	movs	r5, #3
 8000b6e:	6820      	ldr	r0, [r4, #0]
 8000b70:	6841      	ldr	r1, [r0, #4]
 8000b72:	4029      	ands	r1, r5
 8000b74:	7c20      	ldrb	r0, [r4, #16]
 8000b76:	f004 fde2 	bl	800573e <USBPD_PRL_CBL_SetHeaderSpecification>
 8000b7a:	6820      	ldr	r0, [r4, #0]
 8000b7c:	6840      	ldr	r0, [r0, #4]
 8000b7e:	4005      	ands	r5, r0
 8000b80:	6860      	ldr	r0, [r4, #4]
 8000b82:	6801      	ldr	r1, [r0, #0]
 8000b84:	4a76      	ldr	r2, [pc, #472]	; (8000d60 <.text_65>)
 8000b86:	400a      	ands	r2, r1
 8000b88:	06a9      	lsls	r1, r5, #26
 8000b8a:	4311      	orrs	r1, r2
 8000b8c:	6001      	str	r1, [r0, #0]
 8000b8e:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08000b90 <PE_Reset_Counter>:
 8000b90:	b580      	push	{r7, lr}
 8000b92:	2103      	movs	r1, #3
 8000b94:	2298      	movs	r2, #152	; 0x98
 8000b96:	0092      	lsls	r2, r2, #2
 8000b98:	1880      	adds	r0, r0, r2
 8000b9a:	f026 ff45 	bl	8027a28 <__aeabi_memclr>
 8000b9e:	bd01      	pop	{r0, pc}

08000ba0 <PE_Reset_StateMachine>:
 8000ba0:	b538      	push	{r3, r4, r5, lr}
 8000ba2:	0004      	movs	r4, r0
 8000ba4:	2032      	movs	r0, #50	; 0x32
 8000ba6:	5c20      	ldrb	r0, [r4, r0]
 8000ba8:	2800      	cmp	r0, #0
 8000baa:	d003      	beq.n	8000bb4 <PE_Reset_StateMachine+0x14>
 8000bac:	215b      	movs	r1, #91	; 0x5b
 8000bae:	7c20      	ldrb	r0, [r4, #16]
 8000bb0:	f7ff fc66 	bl	8000480 <USBPD_PE_Notification>
 8000bb4:	0020      	movs	r0, r4
 8000bb6:	f7ff ffb5 	bl	8000b24 <PE_Reset_ZI>
 8000bba:	2101      	movs	r1, #1
 8000bbc:	0020      	movs	r0, r4
 8000bbe:	f000 fbf2 	bl	80013a6 <PE_SetPowerNegotiation>
 8000bc2:	7c20      	ldrb	r0, [r4, #16]
 8000bc4:	f005 f85a 	bl	8005c7c <USBPD_PRL_Reset>
 8000bc8:	6860      	ldr	r0, [r4, #4]
 8000bca:	6801      	ldr	r1, [r0, #0]
 8000bcc:	2501      	movs	r5, #1
 8000bce:	08ca      	lsrs	r2, r1, #3
 8000bd0:	402a      	ands	r2, r5
 8000bd2:	078b      	lsls	r3, r1, #30
 8000bd4:	0f9b      	lsrs	r3, r3, #30
 8000bd6:	7c20      	ldrb	r0, [r4, #16]
 8000bd8:	0889      	lsrs	r1, r1, #2
 8000bda:	400d      	ands	r5, r1
 8000bdc:	d004      	beq.n	8000be8 <PE_Reset_StateMachine+0x48>
 8000bde:	2101      	movs	r1, #1
 8000be0:	f004 fd6f 	bl	80056c2 <USBPD_PRL_SetHeader>
 8000be4:	2002      	movs	r0, #2
 8000be6:	e003      	b.n	8000bf0 <PE_Reset_StateMachine+0x50>
 8000be8:	2100      	movs	r1, #0
 8000bea:	f004 fd6a 	bl	80056c2 <USBPD_PRL_SetHeader>
 8000bee:	203e      	movs	r0, #62	; 0x3e
 8000bf0:	7460      	strb	r0, [r4, #17]
 8000bf2:	bd31      	pop	{r0, r4, r5, pc}

08000bf4 <PE_ExtRevisionInteroperability>:
 8000bf4:	b570      	push	{r4, r5, r6, lr}
 8000bf6:	000a      	movs	r2, r1
 8000bf8:	4957      	ldr	r1, [pc, #348]	; (8000d58 <.text_63>)
 8000bfa:	0083      	lsls	r3, r0, #2
 8000bfc:	58cb      	ldr	r3, [r1, r3]
 8000bfe:	685c      	ldr	r4, [r3, #4]
 8000c00:	6825      	ldr	r5, [r4, #0]
 8000c02:	2103      	movs	r1, #3
 8000c04:	2603      	movs	r6, #3
 8000c06:	402e      	ands	r6, r5
 8000c08:	42b2      	cmp	r2, r6
 8000c0a:	db00      	blt.n	8000c0e <PE_ExtRevisionInteroperability+0x1a>
 8000c0c:	0032      	movs	r2, r6
 8000c0e:	438d      	bics	r5, r1
 8000c10:	400a      	ands	r2, r1
 8000c12:	432a      	orrs	r2, r5
 8000c14:	6022      	str	r2, [r4, #0]
 8000c16:	685a      	ldr	r2, [r3, #4]
 8000c18:	6814      	ldr	r4, [r2, #0]
 8000c1a:	2503      	movs	r5, #3
 8000c1c:	4025      	ands	r5, r4
 8000c1e:	2d01      	cmp	r5, #1
 8000c20:	d101      	bne.n	8000c26 <PE_ExtRevisionInteroperability+0x32>
 8000c22:	2500      	movs	r5, #0
 8000c24:	e000      	b.n	8000c28 <PE_ExtRevisionInteroperability+0x34>
 8000c26:	2520      	movs	r5, #32
 8000c28:	2620      	movs	r6, #32
 8000c2a:	43b4      	bics	r4, r6
 8000c2c:	4325      	orrs	r5, r4
 8000c2e:	6015      	str	r5, [r2, #0]
 8000c30:	685a      	ldr	r2, [r3, #4]
 8000c32:	6812      	ldr	r2, [r2, #0]
 8000c34:	4011      	ands	r1, r2
 8000c36:	f004 fd76 	bl	8005726 <USBPD_PRL_SetHeaderSpecification>
 8000c3a:	bd70      	pop	{r4, r5, r6, pc}

08000c3c <PE_PRL_FastRoleSwapReception>:
 8000c3c:	4946      	ldr	r1, [pc, #280]	; (8000d58 <.text_63>)
 8000c3e:	0082      	lsls	r2, r0, #2
 8000c40:	5889      	ldr	r1, [r1, r2]
 8000c42:	7f0a      	ldrb	r2, [r1, #28]
 8000c44:	2a09      	cmp	r2, #9
 8000c46:	d100      	bne.n	8000c4a <PE_PRL_FastRoleSwapReception+0xe>
 8000c48:	4770      	bx	lr
 8000c4a:	b510      	push	{r4, lr}
 8000c4c:	684a      	ldr	r2, [r1, #4]
 8000c4e:	6813      	ldr	r3, [r2, #0]
 8000c50:	2410      	movs	r4, #16
 8000c52:	431c      	orrs	r4, r3
 8000c54:	6014      	str	r4, [r2, #0]
 8000c56:	694a      	ldr	r2, [r1, #20]
 8000c58:	2380      	movs	r3, #128	; 0x80
 8000c5a:	029b      	lsls	r3, r3, #10
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	614b      	str	r3, [r1, #20]

08000c60 <.text_54>:
 8000c60:	6889      	ldr	r1, [r1, #8]
 8000c62:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8000c64:	4788      	blx	r1
 8000c66:	bd10      	pop	{r4, pc}

08000c68 <PE_PRL_PostReceiveEvent>:
 8000c68:	b530      	push	{r4, r5, lr}
 8000c6a:	4a3b      	ldr	r2, [pc, #236]	; (8000d58 <.text_63>)
 8000c6c:	0080      	lsls	r0, r0, #2
 8000c6e:	5813      	ldr	r3, [r2, r0]
 8000c70:	2400      	movs	r4, #0
 8000c72:	2000      	movs	r0, #0
 8000c74:	191a      	adds	r2, r3, r4
 8000c76:	4d09      	ldr	r5, [pc, #36]	; (8000c9c <.text_56>)
 8000c78:	1952      	adds	r2, r2, r5
 8000c7a:	7815      	ldrb	r5, [r2, #0]
 8000c7c:	2d00      	cmp	r5, #0
 8000c7e:	d004      	beq.n	8000c8a <PE_PRL_PostReceiveEvent+0x22>
 8000c80:	1c64      	adds	r4, r4, #1
 8000c82:	b2e4      	uxtb	r4, r4
 8000c84:	2c01      	cmp	r4, #1
 8000c86:	d9f5      	bls.n	8000c74 <PE_PRL_PostReceiveEvent+0xc>
 8000c88:	bd30      	pop	{r4, r5, pc}
 8000c8a:	2020      	movs	r0, #32
 8000c8c:	7010      	strb	r0, [r2, #0]
 8000c8e:	2001      	movs	r0, #1
 8000c90:	7813      	ldrb	r3, [r2, #0]
 8000c92:	2401      	movs	r4, #1
 8000c94:	408c      	lsls	r4, r1
 8000c96:	431c      	orrs	r4, r3
 8000c98:	7014      	strb	r4, [r2, #0]
 8000c9a:	bd30      	pop	{r4, r5, pc}

08000c9c <.text_56>:
 8000c9c:	0000024d 	.word	0x0000024d

08000ca0 <PE_PRL_PostReceiveEventError>:
 8000ca0:	b530      	push	{r4, r5, lr}
 8000ca2:	492d      	ldr	r1, [pc, #180]	; (8000d58 <.text_63>)
 8000ca4:	0080      	lsls	r0, r0, #2
 8000ca6:	5809      	ldr	r1, [r1, r0]
 8000ca8:	2000      	movs	r0, #0
 8000caa:	2200      	movs	r2, #0
 8000cac:	b2d3      	uxtb	r3, r2
 8000cae:	18cb      	adds	r3, r1, r3
 8000cb0:	4c2c      	ldr	r4, [pc, #176]	; (8000d64 <.text_66>)
 8000cb2:	191b      	adds	r3, r3, r4
 8000cb4:	781c      	ldrb	r4, [r3, #0]
 8000cb6:	2560      	movs	r5, #96	; 0x60
 8000cb8:	4025      	ands	r5, r4
 8000cba:	2d20      	cmp	r5, #32
 8000cbc:	d004      	beq.n	8000cc8 <PE_PRL_PostReceiveEventError+0x28>
 8000cbe:	1c52      	adds	r2, r2, #1
 8000cc0:	b2d3      	uxtb	r3, r2
 8000cc2:	2b02      	cmp	r3, #2
 8000cc4:	d3f2      	bcc.n	8000cac <PE_PRL_PostReceiveEventError+0xc>
 8000cc6:	bd30      	pop	{r4, r5, pc}
 8000cc8:	7018      	strb	r0, [r3, #0]
 8000cca:	bd30      	pop	{r4, r5, pc}

08000ccc <.text_58>:
 8000ccc:	0000f01f 	.word	0x0000f01f

08000cd0 <PE_PRL_PostReceiveEventCopy>:
 8000cd0:	b538      	push	{r3, r4, r5, lr}
 8000cd2:	4a21      	ldr	r2, [pc, #132]	; (8000d58 <.text_63>)
 8000cd4:	0080      	lsls	r0, r0, #2
 8000cd6:	5813      	ldr	r3, [r2, r0]
 8000cd8:	2200      	movs	r2, #0
 8000cda:	b2d0      	uxtb	r0, r2
 8000cdc:	181c      	adds	r4, r3, r0
 8000cde:	4d21      	ldr	r5, [pc, #132]	; (8000d64 <.text_66>)
 8000ce0:	5d64      	ldrb	r4, [r4, r5]
 8000ce2:	2560      	movs	r5, #96	; 0x60
 8000ce4:	4025      	ands	r5, r4
 8000ce6:	2d20      	cmp	r5, #32
 8000ce8:	d004      	beq.n	8000cf4 <PE_PRL_PostReceiveEventCopy+0x24>
 8000cea:	1c52      	adds	r2, r2, #1
 8000cec:	b2d0      	uxtb	r0, r2
 8000cee:	2802      	cmp	r0, #2
 8000cf0:	d3f3      	bcc.n	8000cda <PE_PRL_PostReceiveEventCopy+0xa>
 8000cf2:	bd31      	pop	{r0, r4, r5, pc}
 8000cf4:	2284      	movs	r2, #132	; 0x84
 8000cf6:	0052      	lsls	r2, r2, #1
 8000cf8:	4350      	muls	r0, r2
 8000cfa:	1818      	adds	r0, r3, r0
 8000cfc:	303d      	adds	r0, #61	; 0x3d
 8000cfe:	f026 fe88 	bl	8027a12 <__aeabi_memcpy>
 8000d02:	bd31      	pop	{r0, r4, r5, pc}

08000d04 <PE_PRL_PostReceiveEventComplete>:
 8000d04:	b538      	push	{r3, r4, r5, lr}
 8000d06:	4914      	ldr	r1, [pc, #80]	; (8000d58 <.text_63>)
 8000d08:	0082      	lsls	r2, r0, #2
 8000d0a:	5889      	ldr	r1, [r1, r2]
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	1c5a      	adds	r2, r3, #1
 8000d10:	18cb      	adds	r3, r1, r3
 8000d12:	4c14      	ldr	r4, [pc, #80]	; (8000d64 <.text_66>)
 8000d14:	191b      	adds	r3, r3, r4
 8000d16:	781c      	ldrb	r4, [r3, #0]
 8000d18:	2560      	movs	r5, #96	; 0x60
 8000d1a:	4025      	ands	r5, r4
 8000d1c:	2d20      	cmp	r5, #32
 8000d1e:	d003      	beq.n	8000d28 <PE_PRL_PostReceiveEventComplete+0x24>
 8000d20:	b2d3      	uxtb	r3, r2
 8000d22:	2b02      	cmp	r3, #2
 8000d24:	d3f3      	bcc.n	8000d0e <PE_PRL_PostReceiveEventComplete+0xa>
 8000d26:	bd31      	pop	{r0, r4, r5, pc}
 8000d28:	781c      	ldrb	r4, [r3, #0]
 8000d2a:	2540      	movs	r5, #64	; 0x40
 8000d2c:	4325      	orrs	r5, r4
 8000d2e:	701d      	strb	r5, [r3, #0]
 8000d30:	233c      	movs	r3, #60	; 0x3c
 8000d32:	5ccb      	ldrb	r3, [r1, r3]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d101      	bne.n	8000d3c <PE_PRL_PostReceiveEventComplete+0x38>
 8000d38:	233c      	movs	r3, #60	; 0x3c
 8000d3a:	54ca      	strb	r2, [r1, r3]
 8000d3c:	6889      	ldr	r1, [r1, #8]
 8000d3e:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8000d40:	4788      	blx	r1
 8000d42:	bd31      	pop	{r0, r4, r5, pc}

08000d44 <PE_Get_UnchunkedSupport>:
 8000d44:	4904      	ldr	r1, [pc, #16]	; (8000d58 <.text_63>)
 8000d46:	0080      	lsls	r0, r0, #2
 8000d48:	5808      	ldr	r0, [r1, r0]
 8000d4a:	6840      	ldr	r0, [r0, #4]
 8000d4c:	6800      	ldr	r0, [r0, #0]
 8000d4e:	0181      	lsls	r1, r0, #6
 8000d50:	0fc8      	lsrs	r0, r1, #31
 8000d52:	4770      	bx	lr

08000d54 <.text_62>:
 8000d54:	00000704 	.word	0x00000704

08000d58 <.text_63>:
 8000d58:	2000052c 	.word	0x2000052c

08000d5c <.text_64>:
 8000d5c:	fffff9ff 	.word	0xfffff9ff

08000d60 <.text_65>:
 8000d60:	f3ffffff 	.word	0xf3ffffff

08000d64 <.text_66>:
 8000d64:	0000024d 	.word	0x0000024d

08000d68 <PE_SubStateMachine_Generic>:
 8000d68:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 8000d6a:	b08d      	sub	sp, #52	; 0x34
 8000d6c:	0004      	movs	r4, r0
 8000d6e:	2002      	movs	r0, #2
 8000d70:	9004      	str	r0, [sp, #16]
 8000d72:	2500      	movs	r5, #0
 8000d74:	9503      	str	r5, [sp, #12]
 8000d76:	2601      	movs	r6, #1
 8000d78:	2714      	movs	r7, #20
 8000d7a:	7c61      	ldrb	r1, [r4, #17]
 8000d7c:	2901      	cmp	r1, #1
 8000d7e:	d100      	bne.n	8000d82 <PE_SubStateMachine_Generic+0x1a>
 8000d80:	e195      	b.n	80010ae <PE_SubStateMachine_Generic+0x346>
 8000d82:	2918      	cmp	r1, #24
 8000d84:	d03f      	beq.n	8000e06 <PE_SubStateMachine_Generic+0x9e>
 8000d86:	2919      	cmp	r1, #25
 8000d88:	d050      	beq.n	8000e2c <PE_SubStateMachine_Generic+0xc4>
 8000d8a:	291d      	cmp	r1, #29
 8000d8c:	d100      	bne.n	8000d90 <PE_SubStateMachine_Generic+0x28>
 8000d8e:	e092      	b.n	8000eb6 <PE_SubStateMachine_Generic+0x14e>
 8000d90:	2927      	cmp	r1, #39	; 0x27
 8000d92:	d100      	bne.n	8000d96 <PE_SubStateMachine_Generic+0x2e>
 8000d94:	e0b0      	b.n	8000ef8 <PE_SubStateMachine_Generic+0x190>
 8000d96:	2928      	cmp	r1, #40	; 0x28
 8000d98:	d100      	bne.n	8000d9c <PE_SubStateMachine_Generic+0x34>
 8000d9a:	e0b9      	b.n	8000f10 <PE_SubStateMachine_Generic+0x1a8>
 8000d9c:	2929      	cmp	r1, #41	; 0x29
 8000d9e:	d100      	bne.n	8000da2 <PE_SubStateMachine_Generic+0x3a>
 8000da0:	e0c0      	b.n	8000f24 <PE_SubStateMachine_Generic+0x1bc>
 8000da2:	292c      	cmp	r1, #44	; 0x2c
 8000da4:	d100      	bne.n	8000da8 <PE_SubStateMachine_Generic+0x40>
 8000da6:	e2bc      	b.n	8001322 <PE_SubStateMachine_Generic+0x5ba>
 8000da8:	2930      	cmp	r1, #48	; 0x30
 8000daa:	d100      	bne.n	8000dae <PE_SubStateMachine_Generic+0x46>
 8000dac:	e1de      	b.n	800116c <PE_SubStateMachine_Generic+0x404>
 8000dae:	293a      	cmp	r1, #58	; 0x3a
 8000db0:	d100      	bne.n	8000db4 <PE_SubStateMachine_Generic+0x4c>
 8000db2:	e28c      	b.n	80012ce <PE_SubStateMachine_Generic+0x566>
 8000db4:	293b      	cmp	r1, #59	; 0x3b
 8000db6:	d100      	bne.n	8000dba <PE_SubStateMachine_Generic+0x52>
 8000db8:	e270      	b.n	800129c <PE_SubStateMachine_Generic+0x534>
 8000dba:	293c      	cmp	r1, #60	; 0x3c
 8000dbc:	d100      	bne.n	8000dc0 <PE_SubStateMachine_Generic+0x58>
 8000dbe:	e247      	b.n	8001250 <PE_SubStateMachine_Generic+0x4e8>
 8000dc0:	294b      	cmp	r1, #75	; 0x4b
 8000dc2:	d100      	bne.n	8000dc6 <PE_SubStateMachine_Generic+0x5e>
 8000dc4:	e114      	b.n	8000ff0 <PE_SubStateMachine_Generic+0x288>
 8000dc6:	2963      	cmp	r1, #99	; 0x63
 8000dc8:	d100      	bne.n	8000dcc <PE_SubStateMachine_Generic+0x64>
 8000dca:	e178      	b.n	80010be <PE_SubStateMachine_Generic+0x356>
 8000dcc:	2964      	cmp	r1, #100	; 0x64
 8000dce:	d100      	bne.n	8000dd2 <PE_SubStateMachine_Generic+0x6a>
 8000dd0:	e1a0      	b.n	8001114 <PE_SubStateMachine_Generic+0x3ac>
 8000dd2:	2967      	cmp	r1, #103	; 0x67
 8000dd4:	d100      	bne.n	8000dd8 <PE_SubStateMachine_Generic+0x70>
 8000dd6:	e120      	b.n	800101a <PE_SubStateMachine_Generic+0x2b2>
 8000dd8:	2968      	cmp	r1, #104	; 0x68
 8000dda:	d100      	bne.n	8000dde <PE_SubStateMachine_Generic+0x76>
 8000ddc:	e138      	b.n	8001050 <PE_SubStateMachine_Generic+0x2e8>
 8000dde:	2974      	cmp	r1, #116	; 0x74
 8000de0:	d100      	bne.n	8000de4 <PE_SubStateMachine_Generic+0x7c>
 8000de2:	e1f3      	b.n	80011cc <PE_SubStateMachine_Generic+0x464>
 8000de4:	2993      	cmp	r1, #147	; 0x93
 8000de6:	d100      	bne.n	8000dea <PE_SubStateMachine_Generic+0x82>
 8000de8:	e0a6      	b.n	8000f38 <PE_SubStateMachine_Generic+0x1d0>
 8000dea:	2994      	cmp	r1, #148	; 0x94
 8000dec:	d100      	bne.n	8000df0 <PE_SubStateMachine_Generic+0x88>
 8000dee:	e0a7      	b.n	8000f40 <PE_SubStateMachine_Generic+0x1d8>
 8000df0:	2995      	cmp	r1, #149	; 0x95
 8000df2:	d100      	bne.n	8000df6 <PE_SubStateMachine_Generic+0x8e>
 8000df4:	e0bd      	b.n	8000f72 <PE_SubStateMachine_Generic+0x20a>
 8000df6:	2999      	cmp	r1, #153	; 0x99
 8000df8:	d000      	beq.n	8000dfc <PE_SubStateMachine_Generic+0x94>
 8000dfa:	e297      	b.n	800132c <PE_SubStateMachine_Generic+0x5c4>
 8000dfc:	2106      	movs	r1, #6
 8000dfe:	0020      	movs	r0, r4
 8000e00:	f7ff fd44 	bl	800088c <PE_Send_RESET>
 8000e04:	e220      	b.n	8001248 <PE_SubStateMachine_Generic+0x4e0>
 8000e06:	6861      	ldr	r1, [r4, #4]
 8000e08:	6809      	ldr	r1, [r1, #0]
 8000e0a:	0889      	lsrs	r1, r1, #2
 8000e0c:	400e      	ands	r6, r1
 8000e0e:	d002      	beq.n	8000e16 <PE_SubStateMachine_Generic+0xae>
 8000e10:	6960      	ldr	r0, [r4, #20]
 8000e12:	0741      	lsls	r1, r0, #29
 8000e14:	0fc8      	lsrs	r0, r1, #31
 8000e16:	9000      	str	r0, [sp, #0]
 8000e18:	2319      	movs	r3, #25
 8000e1a:	2208      	movs	r2, #8
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	0020      	movs	r0, r4
 8000e20:	f000 fb76 	bl	8001510 <PE_Send_CtrlMessage>
 8000e24:	2800      	cmp	r0, #0
 8000e26:	d156      	bne.n	8000ed6 <PE_SubStateMachine_Generic+0x16e>
 8000e28:	2007      	movs	r0, #7
 8000e2a:	e107      	b.n	800103c <PE_SubStateMachine_Generic+0x2d4>
 8000e2c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8000e2e:	7800      	ldrb	r0, [r0, #0]
 8000e30:	2811      	cmp	r0, #17
 8000e32:	d13c      	bne.n	8000eae <PE_SubStateMachine_Generic+0x146>
 8000e34:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8000e36:	0bc1      	lsrs	r1, r0, #15
 8000e38:	d11e      	bne.n	8000e78 <PE_SubStateMachine_Generic+0x110>
 8000e3a:	0441      	lsls	r1, r0, #17
 8000e3c:	0f49      	lsrs	r1, r1, #29
 8000e3e:	d01b      	beq.n	8000e78 <PE_SubStateMachine_Generic+0x110>
 8000e40:	06c0      	lsls	r0, r0, #27
 8000e42:	0ec0      	lsrs	r0, r0, #27
 8000e44:	2804      	cmp	r0, #4
 8000e46:	d117      	bne.n	8000e78 <PE_SubStateMachine_Generic+0x110>
 8000e48:	008b      	lsls	r3, r1, #2
 8000e4a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000e4c:	1c82      	adds	r2, r0, #2
 8000e4e:	2105      	movs	r1, #5
 8000e50:	7c20      	ldrb	r0, [r4, #16]
 8000e52:	68a6      	ldr	r6, [r4, #8]
 8000e54:	69b6      	ldr	r6, [r6, #24]
 8000e56:	47b0      	blx	r6
 8000e58:	980e      	ldr	r0, [sp, #56]	; 0x38
 8000e5a:	7800      	ldrb	r0, [r0, #0]
 8000e5c:	2814      	cmp	r0, #20
 8000e5e:	d004      	beq.n	8000e6a <PE_SubStateMachine_Generic+0x102>
 8000e60:	990e      	ldr	r1, [sp, #56]	; 0x38
 8000e62:	700f      	strb	r7, [r1, #0]
 8000e64:	0020      	movs	r0, r4
 8000e66:	f7ff fd76 	bl	8000956 <PE_Clear_RxEvent>
 8000e6a:	2003      	movs	r0, #3
 8000e6c:	7460      	strb	r0, [r4, #17]
 8000e6e:	9504      	str	r5, [sp, #16]
 8000e70:	2107      	movs	r1, #7
 8000e72:	7c20      	ldrb	r0, [r4, #16]
 8000e74:	f7ff fb04 	bl	8000480 <USBPD_PE_Notification>
 8000e78:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8000e7a:	21f0      	movs	r1, #240	; 0xf0
 8000e7c:	0209      	lsls	r1, r1, #8
 8000e7e:	4001      	ands	r1, r0
 8000e80:	d115      	bne.n	8000eae <PE_SubStateMachine_Generic+0x146>
 8000e82:	06c0      	lsls	r0, r0, #27
 8000e84:	0ec0      	lsrs	r0, r0, #27
 8000e86:	2804      	cmp	r0, #4
 8000e88:	d001      	beq.n	8000e8e <PE_SubStateMachine_Generic+0x126>
 8000e8a:	2810      	cmp	r0, #16
 8000e8c:	d10f      	bne.n	8000eae <PE_SubStateMachine_Generic+0x146>
 8000e8e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8000e90:	7800      	ldrb	r0, [r0, #0]
 8000e92:	2814      	cmp	r0, #20
 8000e94:	d004      	beq.n	8000ea0 <PE_SubStateMachine_Generic+0x138>
 8000e96:	980e      	ldr	r0, [sp, #56]	; 0x38
 8000e98:	7007      	strb	r7, [r0, #0]
 8000e9a:	0020      	movs	r0, r4
 8000e9c:	f7ff fd5b 	bl	8000956 <PE_Clear_RxEvent>
 8000ea0:	2003      	movs	r0, #3
 8000ea2:	7460      	strb	r0, [r4, #17]
 8000ea4:	9504      	str	r5, [sp, #16]
 8000ea6:	2108      	movs	r1, #8
 8000ea8:	7c20      	ldrb	r0, [r4, #16]
 8000eaa:	f7ff fae9 	bl	8000480 <USBPD_PE_Notification>
 8000eae:	8be0      	ldrh	r0, [r4, #30]
 8000eb0:	2180      	movs	r1, #128	; 0x80
 8000eb2:	0209      	lsls	r1, r1, #8
 8000eb4:	e099      	b.n	8000fea <PE_SubStateMachine_Generic+0x282>
 8000eb6:	9505      	str	r5, [sp, #20]
 8000eb8:	ab05      	add	r3, sp, #20
 8000eba:	aa06      	add	r2, sp, #24
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	7c20      	ldrb	r0, [r4, #16]
 8000ec0:	68a5      	ldr	r5, [r4, #8]
 8000ec2:	696d      	ldr	r5, [r5, #20]
 8000ec4:	47a8      	blx	r5
 8000ec6:	2104      	movs	r1, #4
 8000ec8:	9805      	ldr	r0, [sp, #20]
 8000eca:	f000 fabf 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 8000ece:	2800      	cmp	r0, #0
 8000ed0:	d002      	beq.n	8000ed8 <PE_SubStateMachine_Generic+0x170>
 8000ed2:	2003      	movs	r0, #3
 8000ed4:	7460      	strb	r0, [r4, #17]
 8000ed6:	e22a      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 8000ed8:	9002      	str	r0, [sp, #8]
 8000eda:	2003      	movs	r0, #3
 8000edc:	9001      	str	r0, [sp, #4]
 8000ede:	9805      	ldr	r0, [sp, #20]
 8000ee0:	0880      	lsrs	r0, r0, #2
 8000ee2:	9000      	str	r0, [sp, #0]
 8000ee4:	ab06      	add	r3, sp, #24
 8000ee6:	2204      	movs	r2, #4
 8000ee8:	2100      	movs	r1, #0
 8000eea:	0020      	movs	r0, r4
 8000eec:	f000 fb3b 	bl	8001566 <PE_Send_DataMessage>
 8000ef0:	2800      	cmp	r0, #0
 8000ef2:	d1f0      	bne.n	8000ed6 <PE_SubStateMachine_Generic+0x16e>
 8000ef4:	210a      	movs	r1, #10
 8000ef6:	e165      	b.n	80011c4 <PE_SubStateMachine_Generic+0x45c>
 8000ef8:	2012      	movs	r0, #18
 8000efa:	7720      	strb	r0, [r4, #28]
 8000efc:	2105      	movs	r1, #5
 8000efe:	7c20      	ldrb	r0, [r4, #16]
 8000f00:	f004 feab 	bl	8005c5a <USBDPD_PRL_BistCarrierEyeMode>
 8000f04:	2028      	movs	r0, #40	; 0x28
 8000f06:	7460      	strb	r0, [r4, #17]
 8000f08:	484f      	ldr	r0, [pc, #316]	; (8001048 <PE_SubStateMachine_Generic+0x2e0>)
 8000f0a:	83e0      	strh	r0, [r4, #30]
 8000f0c:	202d      	movs	r0, #45	; 0x2d
 8000f0e:	e099      	b.n	8001044 <PE_SubStateMachine_Generic+0x2dc>
 8000f10:	8be0      	ldrh	r0, [r4, #30]
 8000f12:	03f1      	lsls	r1, r6, #15
 8000f14:	4288      	cmp	r0, r1
 8000f16:	d10e      	bne.n	8000f36 <PE_SubStateMachine_Generic+0x1ce>
 8000f18:	2105      	movs	r1, #5
 8000f1a:	7c20      	ldrb	r0, [r4, #16]
 8000f1c:	f004 fea5 	bl	8005c6a <USBDPD_PRL_BistCarrierEyeModeExit>
 8000f20:	83e5      	strh	r5, [r4, #30]
 8000f22:	e191      	b.n	8001248 <PE_SubStateMachine_Generic+0x4e0>
 8000f24:	980e      	ldr	r0, [sp, #56]	; 0x38
 8000f26:	7800      	ldrb	r0, [r0, #0]
 8000f28:	2814      	cmp	r0, #20
 8000f2a:	d004      	beq.n	8000f36 <PE_SubStateMachine_Generic+0x1ce>
 8000f2c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8000f2e:	7007      	strb	r7, [r0, #0]
 8000f30:	0020      	movs	r0, r4
 8000f32:	f7ff fd10 	bl	8000956 <PE_Clear_RxEvent>
 8000f36:	e1fa      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 8000f38:	0020      	movs	r0, r4
 8000f3a:	f000 f9fb 	bl	8001334 <PE_SubStateMachine_ReceiveDRS>
 8000f3e:	e1f6      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 8000f40:	6861      	ldr	r1, [r4, #4]
 8000f42:	6809      	ldr	r1, [r1, #0]
 8000f44:	0889      	lsrs	r1, r1, #2
 8000f46:	400e      	ands	r6, r1
 8000f48:	d002      	beq.n	8000f50 <PE_SubStateMachine_Generic+0x1e8>
 8000f4a:	6960      	ldr	r0, [r4, #20]
 8000f4c:	0741      	lsls	r1, r0, #29
 8000f4e:	0fc8      	lsrs	r0, r1, #31
 8000f50:	9000      	str	r0, [sp, #0]
 8000f52:	2395      	movs	r3, #149	; 0x95
 8000f54:	2209      	movs	r2, #9
 8000f56:	2100      	movs	r1, #0
 8000f58:	0020      	movs	r0, r4
 8000f5a:	f000 fad9 	bl	8001510 <PE_Send_CtrlMessage>
 8000f5e:	2800      	cmp	r0, #0
 8000f60:	d1ed      	bne.n	8000f3e <PE_SubStateMachine_Generic+0x1d6>
 8000f62:	2010      	movs	r0, #16
 8000f64:	7720      	strb	r0, [r4, #28]
 8000f66:	4839      	ldr	r0, [pc, #228]	; (800104c <PE_SubStateMachine_Generic+0x2e4>)
 8000f68:	83e0      	strh	r0, [r4, #30]
 8000f6a:	201b      	movs	r0, #27
 8000f6c:	9004      	str	r0, [sp, #16]
 8000f6e:	2122      	movs	r1, #34	; 0x22
 8000f70:	e128      	b.n	80011c4 <PE_SubStateMachine_Generic+0x45c>
 8000f72:	980e      	ldr	r0, [sp, #56]	; 0x38
 8000f74:	7800      	ldrb	r0, [r0, #0]
 8000f76:	2814      	cmp	r0, #20
 8000f78:	d035      	beq.n	8000fe6 <PE_SubStateMachine_Generic+0x27e>
 8000f7a:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8000f7c:	21f0      	movs	r1, #240	; 0xf0
 8000f7e:	0209      	lsls	r1, r1, #8
 8000f80:	4001      	ands	r1, r0
 8000f82:	d130      	bne.n	8000fe6 <PE_SubStateMachine_Generic+0x27e>
 8000f84:	211f      	movs	r1, #31
 8000f86:	231f      	movs	r3, #31
 8000f88:	4003      	ands	r3, r0
 8000f8a:	2b03      	cmp	r3, #3
 8000f8c:	d006      	beq.n	8000f9c <PE_SubStateMachine_Generic+0x234>
 8000f8e:	2b04      	cmp	r3, #4
 8000f90:	d008      	beq.n	8000fa4 <PE_SubStateMachine_Generic+0x23c>
 8000f92:	2b0c      	cmp	r3, #12
 8000f94:	d006      	beq.n	8000fa4 <PE_SubStateMachine_Generic+0x23c>
 8000f96:	2b10      	cmp	r3, #16
 8000f98:	d015      	beq.n	8000fc6 <PE_SubStateMachine_Generic+0x25e>
 8000f9a:	e024      	b.n	8000fe6 <PE_SubStateMachine_Generic+0x27e>
 8000f9c:	0020      	movs	r0, r4
 8000f9e:	f000 fa6d 	bl	800147c <PE_SwitchDataRole>
 8000fa2:	e008      	b.n	8000fb6 <PE_SubStateMachine_Generic+0x24e>
 8000fa4:	4001      	ands	r1, r0
 8000fa6:	290c      	cmp	r1, #12
 8000fa8:	d101      	bne.n	8000fae <PE_SubStateMachine_Generic+0x246>
 8000faa:	2126      	movs	r1, #38	; 0x26
 8000fac:	e000      	b.n	8000fb0 <PE_SubStateMachine_Generic+0x248>
 8000fae:	2127      	movs	r1, #39	; 0x27
 8000fb0:	7c20      	ldrb	r0, [r4, #16]
 8000fb2:	f7ff fa65 	bl	8000480 <USBPD_PE_Notification>
 8000fb6:	2003      	movs	r0, #3
 8000fb8:	7460      	strb	r0, [r4, #17]
 8000fba:	9504      	str	r5, [sp, #16]
 8000fbc:	980e      	ldr	r0, [sp, #56]	; 0x38
 8000fbe:	7800      	ldrb	r0, [r0, #0]
 8000fc0:	2814      	cmp	r0, #20
 8000fc2:	d10b      	bne.n	8000fdc <PE_SubStateMachine_Generic+0x274>
 8000fc4:	e00f      	b.n	8000fe6 <PE_SubStateMachine_Generic+0x27e>
 8000fc6:	2128      	movs	r1, #40	; 0x28
 8000fc8:	7c20      	ldrb	r0, [r4, #16]
 8000fca:	f7ff fa59 	bl	8000480 <USBPD_PE_Notification>
 8000fce:	2003      	movs	r0, #3
 8000fd0:	7460      	strb	r0, [r4, #17]
 8000fd2:	9504      	str	r5, [sp, #16]
 8000fd4:	980e      	ldr	r0, [sp, #56]	; 0x38
 8000fd6:	7800      	ldrb	r0, [r0, #0]
 8000fd8:	2814      	cmp	r0, #20
 8000fda:	d004      	beq.n	8000fe6 <PE_SubStateMachine_Generic+0x27e>
 8000fdc:	980e      	ldr	r0, [sp, #56]	; 0x38
 8000fde:	7007      	strb	r7, [r0, #0]
 8000fe0:	0020      	movs	r0, r4
 8000fe2:	f7ff fcb8 	bl	8000956 <PE_Clear_RxEvent>
 8000fe6:	8be0      	ldrh	r0, [r4, #30]
 8000fe8:	03f1      	lsls	r1, r6, #15
 8000fea:	4288      	cmp	r0, r1
 8000fec:	d12b      	bne.n	8001046 <PE_SubStateMachine_Generic+0x2de>
 8000fee:	e12b      	b.n	8001248 <PE_SubStateMachine_Generic+0x4e0>
 8000ff0:	ab03      	add	r3, sp, #12
 8000ff2:	aa05      	add	r2, sp, #20
 8000ff4:	2114      	movs	r1, #20
 8000ff6:	7c20      	ldrb	r0, [r4, #16]
 8000ff8:	68a5      	ldr	r5, [r4, #8]
 8000ffa:	696d      	ldr	r5, [r5, #20]
 8000ffc:	47a8      	blx	r5
 8000ffe:	9803      	ldr	r0, [sp, #12]
 8001000:	2800      	cmp	r0, #0
 8001002:	d100      	bne.n	8001006 <PE_SubStateMachine_Generic+0x29e>
 8001004:	e192      	b.n	800132c <PE_SubStateMachine_Generic+0x5c4>
 8001006:	2000      	movs	r0, #0
 8001008:	9002      	str	r0, [sp, #8]
 800100a:	2003      	movs	r0, #3
 800100c:	9001      	str	r0, [sp, #4]
 800100e:	9803      	ldr	r0, [sp, #12]
 8001010:	0880      	lsrs	r0, r0, #2
 8001012:	9000      	str	r0, [sp, #0]
 8001014:	ab05      	add	r3, sp, #20
 8001016:	220c      	movs	r2, #12
 8001018:	e154      	b.n	80012c4 <PE_SubStateMachine_Generic+0x55c>
 800101a:	6861      	ldr	r1, [r4, #4]
 800101c:	6809      	ldr	r1, [r1, #0]
 800101e:	0889      	lsrs	r1, r1, #2
 8001020:	4031      	ands	r1, r6
 8001022:	d000      	beq.n	8001026 <PE_SubStateMachine_Generic+0x2be>
 8001024:	2001      	movs	r0, #1
 8001026:	9000      	str	r0, [sp, #0]
 8001028:	2368      	movs	r3, #104	; 0x68
 800102a:	2218      	movs	r2, #24
 800102c:	2031      	movs	r0, #49	; 0x31
 800102e:	5c21      	ldrb	r1, [r4, r0]
 8001030:	0020      	movs	r0, r4
 8001032:	f000 fa6d 	bl	8001510 <PE_Send_CtrlMessage>
 8001036:	2800      	cmp	r0, #0
 8001038:	d105      	bne.n	8001046 <PE_SubStateMachine_Generic+0x2de>
 800103a:	200f      	movs	r0, #15
 800103c:	7720      	strb	r0, [r4, #28]
 800103e:	4803      	ldr	r0, [pc, #12]	; (800104c <PE_SubStateMachine_Generic+0x2e4>)
 8001040:	83e0      	strh	r0, [r4, #30]
 8001042:	201b      	movs	r0, #27
 8001044:	9004      	str	r0, [sp, #16]
 8001046:	e172      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 8001048:	0000802d 	.word	0x0000802d
 800104c:	0000801b 	.word	0x0000801b
 8001050:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001052:	7800      	ldrb	r0, [r0, #0]
 8001054:	2814      	cmp	r0, #20
 8001056:	d023      	beq.n	80010a0 <PE_SubStateMachine_Generic+0x338>
 8001058:	2030      	movs	r0, #48	; 0x30
 800105a:	5c20      	ldrb	r0, [r4, r0]
 800105c:	2131      	movs	r1, #49	; 0x31
 800105e:	5c61      	ldrb	r1, [r4, r1]
 8001060:	4288      	cmp	r0, r1
 8001062:	d11d      	bne.n	80010a0 <PE_SubStateMachine_Generic+0x338>
 8001064:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8001066:	0bc1      	lsrs	r1, r0, #15
 8001068:	d11a      	bne.n	80010a0 <PE_SubStateMachine_Generic+0x338>
 800106a:	0b01      	lsrs	r1, r0, #12
 800106c:	0749      	lsls	r1, r1, #29
 800106e:	d017      	beq.n	80010a0 <PE_SubStateMachine_Generic+0x338>
 8001070:	06c0      	lsls	r0, r0, #27
 8001072:	0ec0      	lsrs	r0, r0, #27
 8001074:	280c      	cmp	r0, #12
 8001076:	d113      	bne.n	80010a0 <PE_SubStateMachine_Generic+0x338>
 8001078:	2304      	movs	r3, #4
 800107a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800107c:	1c82      	adds	r2, r0, #2
 800107e:	2114      	movs	r1, #20
 8001080:	7c20      	ldrb	r0, [r4, #16]
 8001082:	68a6      	ldr	r6, [r4, #8]
 8001084:	69b6      	ldr	r6, [r6, #24]
 8001086:	47b0      	blx	r6
 8001088:	2003      	movs	r0, #3
 800108a:	7460      	strb	r0, [r4, #17]
 800108c:	9504      	str	r5, [sp, #16]
 800108e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001090:	7800      	ldrb	r0, [r0, #0]
 8001092:	2814      	cmp	r0, #20
 8001094:	d004      	beq.n	80010a0 <PE_SubStateMachine_Generic+0x338>
 8001096:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001098:	7007      	strb	r7, [r0, #0]
 800109a:	0020      	movs	r0, r4
 800109c:	f7ff fc5b 	bl	8000956 <PE_Clear_RxEvent>
 80010a0:	8be0      	ldrh	r0, [r4, #30]
 80010a2:	2180      	movs	r1, #128	; 0x80
 80010a4:	0209      	lsls	r1, r1, #8
 80010a6:	4288      	cmp	r0, r1
 80010a8:	d108      	bne.n	80010bc <PE_SubStateMachine_Generic+0x354>
 80010aa:	2011      	movs	r0, #17
 80010ac:	e0cd      	b.n	800124a <PE_SubStateMachine_Generic+0x4e2>
 80010ae:	9500      	str	r5, [sp, #0]
 80010b0:	2303      	movs	r3, #3
 80010b2:	2210      	movs	r2, #16
 80010b4:	2100      	movs	r1, #0
 80010b6:	0020      	movs	r0, r4
 80010b8:	f000 fa2a 	bl	8001510 <PE_Send_CtrlMessage>
 80010bc:	e137      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 80010be:	ab03      	add	r3, sp, #12
 80010c0:	48c9      	ldr	r0, [pc, #804]	; (80013e8 <.text_73>)
 80010c2:	1822      	adds	r2, r4, r0
 80010c4:	2108      	movs	r1, #8
 80010c6:	7c20      	ldrb	r0, [r4, #16]
 80010c8:	68a7      	ldr	r7, [r4, #8]
 80010ca:	697f      	ldr	r7, [r7, #20]
 80010cc:	47b8      	blx	r7
 80010ce:	2119      	movs	r1, #25
 80010d0:	9803      	ldr	r0, [sp, #12]
 80010d2:	f000 f9bb 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 80010d6:	2800      	cmp	r0, #0
 80010d8:	d129      	bne.n	800112e <PE_SubStateMachine_Generic+0x3c6>
 80010da:	48c4      	ldr	r0, [pc, #784]	; (80013ec <.text_74>)
 80010dc:	1826      	adds	r6, r4, r0
 80010de:	7035      	strb	r5, [r6, #0]
 80010e0:	7075      	strb	r5, [r6, #1]
 80010e2:	7c20      	ldrb	r0, [r4, #16]
 80010e4:	f7ff fe2e 	bl	8000d44 <PE_Get_UnchunkedSupport>
 80010e8:	2800      	cmp	r0, #0
 80010ea:	d103      	bne.n	80010f4 <PE_SubStateMachine_Generic+0x38c>
 80010ec:	7870      	ldrb	r0, [r6, #1]
 80010ee:	2180      	movs	r1, #128	; 0x80
 80010f0:	4301      	orrs	r1, r0
 80010f2:	7071      	strb	r1, [r6, #1]
 80010f4:	9502      	str	r5, [sp, #8]
 80010f6:	2003      	movs	r0, #3
 80010f8:	9001      	str	r0, [sp, #4]
 80010fa:	9803      	ldr	r0, [sp, #12]
 80010fc:	1d00      	adds	r0, r0, #4
 80010fe:	b280      	uxth	r0, r0
 8001100:	9000      	str	r0, [sp, #0]
 8001102:	48bb      	ldr	r0, [pc, #748]	; (80013f0 <.text_75>)
 8001104:	1823      	adds	r3, r4, r0
 8001106:	2201      	movs	r2, #1
 8001108:	2100      	movs	r1, #0
 800110a:	0020      	movs	r0, r4
 800110c:	f000 fb5e 	bl	80017cc <PE_Send_ExtendedMessage>
 8001110:	2148      	movs	r1, #72	; 0x48
 8001112:	e057      	b.n	80011c4 <PE_SubStateMachine_Generic+0x45c>
 8001114:	ab03      	add	r3, sp, #12
 8001116:	48b4      	ldr	r0, [pc, #720]	; (80013e8 <.text_73>)
 8001118:	1822      	adds	r2, r4, r0
 800111a:	2113      	movs	r1, #19
 800111c:	7c20      	ldrb	r0, [r4, #16]
 800111e:	68a7      	ldr	r7, [r4, #8]
 8001120:	697f      	ldr	r7, [r7, #20]
 8001122:	47b8      	blx	r7
 8001124:	2118      	movs	r1, #24
 8001126:	9803      	ldr	r0, [sp, #12]
 8001128:	f000 f990 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 800112c:	2800      	cmp	r0, #0
 800112e:	d000      	beq.n	8001132 <PE_SubStateMachine_Generic+0x3ca>
 8001130:	e0fc      	b.n	800132c <PE_SubStateMachine_Generic+0x5c4>
 8001132:	48ae      	ldr	r0, [pc, #696]	; (80013ec <.text_74>)
 8001134:	1826      	adds	r6, r4, r0
 8001136:	7035      	strb	r5, [r6, #0]
 8001138:	7075      	strb	r5, [r6, #1]
 800113a:	7c20      	ldrb	r0, [r4, #16]
 800113c:	f7ff fe02 	bl	8000d44 <PE_Get_UnchunkedSupport>
 8001140:	2800      	cmp	r0, #0
 8001142:	d103      	bne.n	800114c <PE_SubStateMachine_Generic+0x3e4>
 8001144:	7870      	ldrb	r0, [r6, #1]
 8001146:	2180      	movs	r1, #128	; 0x80
 8001148:	4301      	orrs	r1, r0
 800114a:	7071      	strb	r1, [r6, #1]
 800114c:	9502      	str	r5, [sp, #8]
 800114e:	2003      	movs	r0, #3
 8001150:	9001      	str	r0, [sp, #4]
 8001152:	9803      	ldr	r0, [sp, #12]
 8001154:	1d00      	adds	r0, r0, #4
 8001156:	b280      	uxth	r0, r0
 8001158:	9000      	str	r0, [sp, #0]
 800115a:	48a5      	ldr	r0, [pc, #660]	; (80013f0 <.text_75>)
 800115c:	1823      	adds	r3, r4, r0
 800115e:	220f      	movs	r2, #15
 8001160:	2100      	movs	r1, #0
 8001162:	0020      	movs	r0, r4
 8001164:	f000 fb32 	bl	80017cc <PE_Send_ExtendedMessage>
 8001168:	2161      	movs	r1, #97	; 0x61
 800116a:	e02b      	b.n	80011c4 <PE_SubStateMachine_Generic+0x45c>
 800116c:	ab03      	add	r3, sp, #12
 800116e:	489e      	ldr	r0, [pc, #632]	; (80013e8 <.text_73>)
 8001170:	1822      	adds	r2, r4, r0
 8001172:	2109      	movs	r1, #9
 8001174:	7c20      	ldrb	r0, [r4, #16]
 8001176:	68a7      	ldr	r7, [r4, #8]
 8001178:	697f      	ldr	r7, [r7, #20]
 800117a:	47b8      	blx	r7
 800117c:	2107      	movs	r1, #7
 800117e:	9803      	ldr	r0, [sp, #12]
 8001180:	f000 f964 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 8001184:	2800      	cmp	r0, #0
 8001186:	d170      	bne.n	800126a <PE_SubStateMachine_Generic+0x502>
 8001188:	4998      	ldr	r1, [pc, #608]	; (80013ec <.text_74>)
 800118a:	5465      	strb	r5, [r4, r1]
 800118c:	1860      	adds	r0, r4, r1
 800118e:	7045      	strb	r5, [r0, #1]
 8001190:	7c20      	ldrb	r0, [r4, #16]
 8001192:	f7ff fdd7 	bl	8000d44 <PE_Get_UnchunkedSupport>
 8001196:	2800      	cmp	r0, #0
 8001198:	d105      	bne.n	80011a6 <PE_SubStateMachine_Generic+0x43e>
 800119a:	4894      	ldr	r0, [pc, #592]	; (80013ec <.text_74>)
 800119c:	1820      	adds	r0, r4, r0
 800119e:	7841      	ldrb	r1, [r0, #1]
 80011a0:	2280      	movs	r2, #128	; 0x80
 80011a2:	430a      	orrs	r2, r1
 80011a4:	7042      	strb	r2, [r0, #1]
 80011a6:	9502      	str	r5, [sp, #8]
 80011a8:	2003      	movs	r0, #3
 80011aa:	9001      	str	r0, [sp, #4]
 80011ac:	9803      	ldr	r0, [sp, #12]
 80011ae:	1d00      	adds	r0, r0, #4
 80011b0:	b280      	uxth	r0, r0
 80011b2:	9000      	str	r0, [sp, #0]
 80011b4:	488e      	ldr	r0, [pc, #568]	; (80013f0 <.text_75>)
 80011b6:	1823      	adds	r3, r4, r0
 80011b8:	2202      	movs	r2, #2
 80011ba:	2100      	movs	r1, #0
 80011bc:	0020      	movs	r0, r4
 80011be:	f000 fb05 	bl	80017cc <PE_Send_ExtendedMessage>
 80011c2:	214f      	movs	r1, #79	; 0x4f
 80011c4:	7c20      	ldrb	r0, [r4, #16]
 80011c6:	f7ff f95b 	bl	8000480 <USBPD_PE_Notification>
 80011ca:	e0b0      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 80011cc:	980e      	ldr	r0, [sp, #56]	; 0x38
 80011ce:	7800      	ldrb	r0, [r0, #0]
 80011d0:	2814      	cmp	r0, #20
 80011d2:	d034      	beq.n	800123e <PE_SubStateMachine_Generic+0x4d6>
 80011d4:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 80011d6:	0bc1      	lsrs	r1, r0, #15
 80011d8:	d11a      	bne.n	8001210 <PE_SubStateMachine_Generic+0x4a8>
 80011da:	0b01      	lsrs	r1, r0, #12
 80011dc:	0749      	lsls	r1, r1, #29
 80011de:	d017      	beq.n	8001210 <PE_SubStateMachine_Generic+0x4a8>
 80011e0:	06c0      	lsls	r0, r0, #27
 80011e2:	0ec0      	lsrs	r0, r0, #27
 80011e4:	2805      	cmp	r0, #5
 80011e6:	d113      	bne.n	8001210 <PE_SubStateMachine_Generic+0x4a8>
 80011e8:	2304      	movs	r3, #4
 80011ea:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80011ec:	1d02      	adds	r2, r0, #4
 80011ee:	210f      	movs	r1, #15
 80011f0:	7c20      	ldrb	r0, [r4, #16]
 80011f2:	68a6      	ldr	r6, [r4, #8]
 80011f4:	69b6      	ldr	r6, [r6, #24]
 80011f6:	47b0      	blx	r6
 80011f8:	2003      	movs	r0, #3
 80011fa:	7460      	strb	r0, [r4, #17]
 80011fc:	9504      	str	r5, [sp, #16]
 80011fe:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001200:	7800      	ldrb	r0, [r0, #0]
 8001202:	2814      	cmp	r0, #20
 8001204:	d004      	beq.n	8001210 <PE_SubStateMachine_Generic+0x4a8>
 8001206:	990e      	ldr	r1, [sp, #56]	; 0x38
 8001208:	700f      	strb	r7, [r1, #0]
 800120a:	0020      	movs	r0, r4
 800120c:	f7ff fba3 	bl	8000956 <PE_Clear_RxEvent>
 8001210:	2034      	movs	r0, #52	; 0x34
 8001212:	5c20      	ldrb	r0, [r4, r0]
 8001214:	06c0      	lsls	r0, r0, #27
 8001216:	0ec0      	lsrs	r0, r0, #27
 8001218:	2810      	cmp	r0, #16
 800121a:	d110      	bne.n	800123e <PE_SubStateMachine_Generic+0x4d6>
 800121c:	2159      	movs	r1, #89	; 0x59
 800121e:	7c20      	ldrb	r0, [r4, #16]
 8001220:	f7ff f92e 	bl	8000480 <USBPD_PE_Notification>
 8001224:	83e5      	strh	r5, [r4, #30]
 8001226:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001228:	7800      	ldrb	r0, [r0, #0]
 800122a:	2814      	cmp	r0, #20
 800122c:	d004      	beq.n	8001238 <PE_SubStateMachine_Generic+0x4d0>
 800122e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001230:	7007      	strb	r7, [r0, #0]
 8001232:	0020      	movs	r0, r4
 8001234:	f7ff fb8f 	bl	8000956 <PE_Clear_RxEvent>
 8001238:	2003      	movs	r0, #3
 800123a:	7460      	strb	r0, [r4, #17]
 800123c:	9504      	str	r5, [sp, #16]
 800123e:	8be0      	ldrh	r0, [r4, #30]
 8001240:	2180      	movs	r1, #128	; 0x80
 8001242:	0209      	lsls	r1, r1, #8
 8001244:	4288      	cmp	r0, r1
 8001246:	d172      	bne.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 8001248:	2003      	movs	r0, #3
 800124a:	7460      	strb	r0, [r4, #17]
 800124c:	9504      	str	r5, [sp, #16]
 800124e:	e06e      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 8001250:	ab03      	add	r3, sp, #12
 8001252:	4865      	ldr	r0, [pc, #404]	; (80013e8 <.text_73>)
 8001254:	1822      	adds	r2, r4, r0
 8001256:	210d      	movs	r1, #13
 8001258:	7c20      	ldrb	r0, [r4, #16]
 800125a:	68a7      	ldr	r7, [r4, #8]
 800125c:	697f      	ldr	r7, [r7, #20]
 800125e:	47b8      	blx	r7
 8001260:	2104      	movs	r1, #4
 8001262:	9803      	ldr	r0, [sp, #12]
 8001264:	f000 f8f2 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 8001268:	2800      	cmp	r0, #0
 800126a:	d15f      	bne.n	800132c <PE_SubStateMachine_Generic+0x5c4>
 800126c:	485f      	ldr	r0, [pc, #380]	; (80013ec <.text_74>)
 800126e:	1826      	adds	r6, r4, r0
 8001270:	7035      	strb	r5, [r6, #0]
 8001272:	7075      	strb	r5, [r6, #1]
 8001274:	7c20      	ldrb	r0, [r4, #16]
 8001276:	f7ff fd65 	bl	8000d44 <PE_Get_UnchunkedSupport>
 800127a:	2800      	cmp	r0, #0
 800127c:	d103      	bne.n	8001286 <PE_SubStateMachine_Generic+0x51e>
 800127e:	7870      	ldrb	r0, [r6, #1]
 8001280:	2180      	movs	r1, #128	; 0x80
 8001282:	4301      	orrs	r1, r0
 8001284:	7071      	strb	r1, [r6, #1]
 8001286:	9502      	str	r5, [sp, #8]
 8001288:	2003      	movs	r0, #3
 800128a:	9001      	str	r0, [sp, #4]
 800128c:	9803      	ldr	r0, [sp, #12]
 800128e:	1d00      	adds	r0, r0, #4
 8001290:	b280      	uxth	r0, r0
 8001292:	9000      	str	r0, [sp, #0]
 8001294:	4856      	ldr	r0, [pc, #344]	; (80013f0 <.text_75>)
 8001296:	1823      	adds	r3, r4, r0
 8001298:	2207      	movs	r2, #7
 800129a:	e03d      	b.n	8001318 <PE_SubStateMachine_Generic+0x5b0>
 800129c:	9505      	str	r5, [sp, #20]
 800129e:	ab03      	add	r3, sp, #12
 80012a0:	aa05      	add	r2, sp, #20
 80012a2:	210f      	movs	r1, #15
 80012a4:	7c20      	ldrb	r0, [r4, #16]
 80012a6:	68a5      	ldr	r5, [r4, #8]
 80012a8:	696d      	ldr	r5, [r5, #20]
 80012aa:	47a8      	blx	r5
 80012ac:	2104      	movs	r1, #4
 80012ae:	9803      	ldr	r0, [sp, #12]
 80012b0:	f000 f8cc 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 80012b4:	2800      	cmp	r0, #0
 80012b6:	d139      	bne.n	800132c <PE_SubStateMachine_Generic+0x5c4>
 80012b8:	9002      	str	r0, [sp, #8]
 80012ba:	2003      	movs	r0, #3
 80012bc:	9001      	str	r0, [sp, #4]
 80012be:	9600      	str	r6, [sp, #0]
 80012c0:	ab05      	add	r3, sp, #20
 80012c2:	2205      	movs	r2, #5
 80012c4:	2100      	movs	r1, #0
 80012c6:	0020      	movs	r0, r4
 80012c8:	f000 f94d 	bl	8001566 <PE_Send_DataMessage>
 80012cc:	e02f      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 80012ce:	ab03      	add	r3, sp, #12
 80012d0:	4845      	ldr	r0, [pc, #276]	; (80013e8 <.text_73>)
 80012d2:	1822      	adds	r2, r4, r0
 80012d4:	2111      	movs	r1, #17
 80012d6:	7c20      	ldrb	r0, [r4, #16]
 80012d8:	68a7      	ldr	r7, [r4, #8]
 80012da:	697f      	ldr	r7, [r7, #20]
 80012dc:	47b8      	blx	r7
 80012de:	2109      	movs	r1, #9
 80012e0:	9803      	ldr	r0, [sp, #12]
 80012e2:	f000 f8b3 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 80012e6:	2800      	cmp	r0, #0
 80012e8:	d120      	bne.n	800132c <PE_SubStateMachine_Generic+0x5c4>
 80012ea:	4840      	ldr	r0, [pc, #256]	; (80013ec <.text_74>)
 80012ec:	1826      	adds	r6, r4, r0
 80012ee:	7035      	strb	r5, [r6, #0]
 80012f0:	7075      	strb	r5, [r6, #1]
 80012f2:	7c20      	ldrb	r0, [r4, #16]
 80012f4:	f7ff fd26 	bl	8000d44 <PE_Get_UnchunkedSupport>
 80012f8:	2800      	cmp	r0, #0
 80012fa:	d103      	bne.n	8001304 <PE_SubStateMachine_Generic+0x59c>
 80012fc:	7870      	ldrb	r0, [r6, #1]
 80012fe:	2180      	movs	r1, #128	; 0x80
 8001300:	4301      	orrs	r1, r0
 8001302:	7071      	strb	r1, [r6, #1]
 8001304:	9502      	str	r5, [sp, #8]
 8001306:	2003      	movs	r0, #3
 8001308:	9001      	str	r0, [sp, #4]
 800130a:	9803      	ldr	r0, [sp, #12]
 800130c:	1d00      	adds	r0, r0, #4
 800130e:	b280      	uxth	r0, r0
 8001310:	9000      	str	r0, [sp, #0]
 8001312:	4837      	ldr	r0, [pc, #220]	; (80013f0 <.text_75>)
 8001314:	1823      	adds	r3, r4, r0
 8001316:	2205      	movs	r2, #5
 8001318:	2100      	movs	r1, #0
 800131a:	0020      	movs	r0, r4
 800131c:	f000 fa56 	bl	80017cc <PE_Send_ExtendedMessage>
 8001320:	e005      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 8001322:	2150      	movs	r1, #80	; 0x50
 8001324:	7c20      	ldrb	r0, [r4, #16]
 8001326:	f7ff f8ab 	bl	8000480 <USBPD_PE_Notification>
 800132a:	e78d      	b.n	8001248 <PE_SubStateMachine_Generic+0x4e0>
 800132c:	7466      	strb	r6, [r4, #17]
 800132e:	9804      	ldr	r0, [sp, #16]
 8001330:	b00f      	add	sp, #60	; 0x3c
 8001332:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001334 <PE_SubStateMachine_ReceiveDRS>:
 8001334:	b538      	push	{r3, r4, r5, lr}
 8001336:	0004      	movs	r4, r0
 8001338:	252a      	movs	r5, #42	; 0x2a
 800133a:	7c20      	ldrb	r0, [r4, #16]
 800133c:	68a1      	ldr	r1, [r4, #8]
 800133e:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8001340:	4788      	blx	r1
 8001342:	280a      	cmp	r0, #10
 8001344:	d002      	beq.n	800134c <PE_SubStateMachine_ReceiveDRS+0x18>
 8001346:	280c      	cmp	r0, #12
 8001348:	d017      	beq.n	800137a <PE_SubStateMachine_ReceiveDRS+0x46>
 800134a:	e00d      	b.n	8001368 <PE_SubStateMachine_ReceiveDRS+0x34>
 800134c:	2000      	movs	r0, #0
 800134e:	9000      	str	r0, [sp, #0]
 8001350:	2303      	movs	r3, #3
 8001352:	2203      	movs	r2, #3
 8001354:	2100      	movs	r1, #0
 8001356:	0020      	movs	r0, r4
 8001358:	f000 f8da 	bl	8001510 <PE_Send_CtrlMessage>
 800135c:	2800      	cmp	r0, #0
 800135e:	d10d      	bne.n	800137c <PE_SubStateMachine_ReceiveDRS+0x48>
 8001360:	0020      	movs	r0, r4
 8001362:	f000 f88b 	bl	800147c <PE_SwitchDataRole>
 8001366:	bd31      	pop	{r0, r4, r5, pc}
 8001368:	6860      	ldr	r0, [r4, #4]
 800136a:	7800      	ldrb	r0, [r0, #0]
 800136c:	0780      	lsls	r0, r0, #30
 800136e:	0f80      	lsrs	r0, r0, #30
 8001370:	2802      	cmp	r0, #2
 8001372:	d102      	bne.n	800137a <PE_SubStateMachine_ReceiveDRS+0x46>
 8001374:	2001      	movs	r0, #1
 8001376:	7460      	strb	r0, [r4, #17]
 8001378:	bd31      	pop	{r0, r4, r5, pc}
 800137a:	7465      	strb	r5, [r4, #17]
 800137c:	bd31      	pop	{r0, r4, r5, pc}

0800137e <PE_UpdateTimer>:
 800137e:	b510      	push	{r4, lr}
 8001380:	0002      	movs	r2, r0
 8001382:	2080      	movs	r0, #128	; 0x80
 8001384:	0200      	lsls	r0, r0, #8
 8001386:	0454      	lsls	r4, r2, #17
 8001388:	0c64      	lsrs	r4, r4, #17
 800138a:	42a1      	cmp	r1, r4
 800138c:	da00      	bge.n	8001390 <PE_UpdateTimer+0x12>
 800138e:	1a50      	subs	r0, r2, r1
 8001390:	b280      	uxth	r0, r0
 8001392:	bd10      	pop	{r4, pc}

08001394 <PE_CallHardResetCallback>:
 8001394:	6883      	ldr	r3, [r0, #8]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d100      	bne.n	800139e <PE_CallHardResetCallback+0xa>
 800139c:	4770      	bx	lr
 800139e:	b580      	push	{r7, lr}
 80013a0:	7c00      	ldrb	r0, [r0, #16]
 80013a2:	4798      	blx	r3
 80013a4:	bd01      	pop	{r0, pc}

080013a6 <PE_SetPowerNegotiation>:
 80013a6:	b510      	push	{r4, lr}
 80013a8:	6842      	ldr	r2, [r0, #4]
 80013aa:	6813      	ldr	r3, [r2, #0]
 80013ac:	055c      	lsls	r4, r3, #21
 80013ae:	0f64      	lsrs	r4, r4, #29
 80013b0:	42a1      	cmp	r1, r4
 80013b2:	d00b      	beq.n	80013cc <PE_SetPowerNegotiation+0x26>
 80013b4:	4c2e      	ldr	r4, [pc, #184]	; (8001470 <.text_79>)
 80013b6:	401c      	ands	r4, r3
 80013b8:	0209      	lsls	r1, r1, #8
 80013ba:	23e0      	movs	r3, #224	; 0xe0
 80013bc:	00db      	lsls	r3, r3, #3
 80013be:	400b      	ands	r3, r1
 80013c0:	4323      	orrs	r3, r4
 80013c2:	6013      	str	r3, [r2, #0]
 80013c4:	215a      	movs	r1, #90	; 0x5a
 80013c6:	7c00      	ldrb	r0, [r0, #16]
 80013c8:	f7ff f85a 	bl	8000480 <USBPD_PE_Notification>
 80013cc:	bd10      	pop	{r4, pc}

080013ce <USBPD_PE_ExecFastRoleSwapSignalling>:
 80013ce:	b580      	push	{r7, lr}
 80013d0:	4928      	ldr	r1, [pc, #160]	; (8001474 <.text_80>)
 80013d2:	0082      	lsls	r2, r0, #2
 80013d4:	5889      	ldr	r1, [r1, r2]
 80013d6:	694a      	ldr	r2, [r1, #20]
 80013d8:	2380      	movs	r3, #128	; 0x80
 80013da:	029b      	lsls	r3, r3, #10
 80013dc:	4313      	orrs	r3, r2
 80013de:	614b      	str	r3, [r1, #20]
 80013e0:	6889      	ldr	r1, [r1, #8]
 80013e2:	6a89      	ldr	r1, [r1, #40]	; 0x28
 80013e4:	4788      	blx	r1
 80013e6:	bd01      	pop	{r0, pc}

080013e8 <.text_73>:
 80013e8:	00000267 	.word	0x00000267

080013ec <.text_74>:
 80013ec:	00000265 	.word	0x00000265

080013f0 <.text_75>:
 80013f0:	00000263 	.word	0x00000263

080013f4 <PE_CalculateMinTiming>:
 80013f4:	0001      	movs	r1, r0
 80013f6:	2000      	movs	r0, #0
 80013f8:	43c0      	mvns	r0, r0
 80013fa:	0c42      	lsrs	r2, r0, #17
 80013fc:	8c8b      	ldrh	r3, [r1, #36]	; 0x24
 80013fe:	4213      	tst	r3, r2
 8001400:	d001      	beq.n	8001406 <PE_CalculateMinTiming+0x12>
 8001402:	8c88      	ldrh	r0, [r1, #36]	; 0x24
 8001404:	4010      	ands	r0, r2
 8001406:	8c4b      	ldrh	r3, [r1, #34]	; 0x22
 8001408:	4213      	tst	r3, r2
 800140a:	d006      	beq.n	800141a <PE_CalculateMinTiming+0x26>
 800140c:	8c4b      	ldrh	r3, [r1, #34]	; 0x22
 800140e:	4013      	ands	r3, r2
 8001410:	4298      	cmp	r0, r3
 8001412:	d302      	bcc.n	800141a <PE_CalculateMinTiming+0x26>
 8001414:	8c49      	ldrh	r1, [r1, #34]	; 0x22
 8001416:	0010      	movs	r0, r2
 8001418:	4008      	ands	r0, r1
 800141a:	4770      	bx	lr

0800141c <PE_SetPowerNegociation>:
 800141c:	b538      	push	{r3, r4, r5, lr}
 800141e:	0005      	movs	r5, r0
 8001420:	000c      	movs	r4, r1
 8001422:	6868      	ldr	r0, [r5, #4]
 8001424:	6800      	ldr	r0, [r0, #0]
 8001426:	0540      	lsls	r0, r0, #21
 8001428:	0f40      	lsrs	r0, r0, #29
 800142a:	4284      	cmp	r4, r0
 800142c:	d003      	beq.n	8001436 <PE_SetPowerNegociation+0x1a>
 800142e:	215a      	movs	r1, #90	; 0x5a
 8001430:	7c28      	ldrb	r0, [r5, #16]
 8001432:	f7ff f825 	bl	8000480 <USBPD_PE_Notification>
 8001436:	6868      	ldr	r0, [r5, #4]
 8001438:	6801      	ldr	r1, [r0, #0]
 800143a:	4a0d      	ldr	r2, [pc, #52]	; (8001470 <.text_79>)
 800143c:	400a      	ands	r2, r1
 800143e:	0221      	lsls	r1, r4, #8
 8001440:	23e0      	movs	r3, #224	; 0xe0
 8001442:	00db      	lsls	r3, r3, #3
 8001444:	400b      	ands	r3, r1
 8001446:	4313      	orrs	r3, r2
 8001448:	6003      	str	r3, [r0, #0]
 800144a:	bd31      	pop	{r0, r4, r5, pc}

0800144c <PE_CheckDataSizeFromGetDataInfo>:
 800144c:	b51c      	push	{r2, r3, r4, lr}
 800144e:	0002      	movs	r2, r0
 8001450:	2000      	movs	r0, #0
 8001452:	428a      	cmp	r2, r1
 8001454:	d20a      	bcs.n	800146c <PE_CheckDataSizeFromGetDataInfo+0x20>
 8001456:	2018      	movs	r0, #24
 8001458:	9000      	str	r0, [sp, #0]
 800145a:	bf00      	nop
 800145c:	a315      	add	r3, pc, #84	; (adr r3, 80014b4 <.text_83>)
 800145e:	2200      	movs	r2, #0
 8001460:	2100      	movs	r1, #0
 8001462:	2006      	movs	r0, #6
 8001464:	4c04      	ldr	r4, [pc, #16]	; (8001478 <.text_81>)
 8001466:	6824      	ldr	r4, [r4, #0]
 8001468:	47a0      	blx	r4
 800146a:	2002      	movs	r0, #2
 800146c:	bd16      	pop	{r1, r2, r4, pc}
	...

08001470 <.text_79>:
 8001470:	fffff8ff 	.word	0xfffff8ff

08001474 <.text_80>:
 8001474:	2000052c 	.word	0x2000052c

08001478 <.text_81>:
 8001478:	20000000 	.word	0x20000000

0800147c <PE_SwitchDataRole>:
 800147c:	b510      	push	{r4, lr}
 800147e:	0004      	movs	r4, r0
 8001480:	6860      	ldr	r0, [r4, #4]
 8001482:	6802      	ldr	r2, [r0, #0]
 8001484:	2101      	movs	r1, #1
 8001486:	08d3      	lsrs	r3, r2, #3
 8001488:	400b      	ands	r3, r1
 800148a:	d107      	bne.n	800149c <PE_SwitchDataRole+0x20>
 800148c:	2308      	movs	r3, #8
 800148e:	4313      	orrs	r3, r2
 8001490:	6003      	str	r3, [r0, #0]
 8001492:	7c20      	ldrb	r0, [r4, #16]
 8001494:	f004 f93b 	bl	800570e <USBPD_PRL_SetHeaderDataRole>
 8001498:	2125      	movs	r1, #37	; 0x25
 800149a:	e007      	b.n	80014ac <PE_SwitchDataRole+0x30>
 800149c:	2108      	movs	r1, #8
 800149e:	438a      	bics	r2, r1
 80014a0:	6002      	str	r2, [r0, #0]
 80014a2:	2100      	movs	r1, #0
 80014a4:	7c20      	ldrb	r0, [r4, #16]
 80014a6:	f004 f932 	bl	800570e <USBPD_PRL_SetHeaderDataRole>
 80014aa:	2124      	movs	r1, #36	; 0x24
 80014ac:	7c20      	ldrb	r0, [r4, #16]
 80014ae:	f7fe ffe7 	bl	8000480 <USBPD_PE_Notification>
 80014b2:	bd10      	pop	{r4, pc}

080014b4 <.text_83>:
 80014b4:	61746144 	.word	0x61746144
 80014b8:	7a695320 	.word	0x7a695320
 80014bc:	73692065 	.word	0x73692065
 80014c0:	746f6e20 	.word	0x746f6e20
 80014c4:	726f6320 	.word	0x726f6320
 80014c8:	74636572 	.word	0x74636572
 80014cc:	00          	.byte	0x00
 80014cd:	00          	.byte	0x00
	...

080014d0 <USBPD_PE_SetTrace>:
 80014d0:	0001      	movs	r1, r0
 80014d2:	d100      	bne.n	80014d6 <USBPD_PE_SetTrace+0x6>
 80014d4:	4805      	ldr	r0, [pc, #20]	; (80014ec <.text_5>)
 80014d6:	4906      	ldr	r1, [pc, #24]	; (80014f0 <.text_6>)
 80014d8:	6008      	str	r0, [r1, #0]
 80014da:	4770      	bx	lr

080014dc <USBPD_PE_CheckLIB>:
 80014dc:	0001      	movs	r1, r0
 80014de:	2000      	movs	r0, #0
 80014e0:	4a04      	ldr	r2, [pc, #16]	; (80014f4 <.text_7>)
 80014e2:	4291      	cmp	r1, r2
 80014e4:	d100      	bne.n	80014e8 <USBPD_PE_CheckLIB+0xc>
 80014e6:	2001      	movs	r0, #1
 80014e8:	4770      	bx	lr
	...

080014ec <.text_5>:
 80014ec:	0800150f 	.word	0x0800150f

080014f0 <.text_6>:
 80014f0:	20000000 	.word	0x20000000

080014f4 <.text_7>:
 80014f4:	30410000 	.word	0x30410000

080014f8 <USBPD_PE_GetMemoryConsumption>:
 80014f8:	b510      	push	{r4, lr}
 80014fa:	f004 f8df 	bl	80056bc <USBPD_PRL_GetMemoryConsumption>
 80014fe:	0004      	movs	r4, r0
 8001500:	f7fe fedd 	bl	80002be <USBPD_CAD_GetMemoryConsumption>
 8001504:	1820      	adds	r0, r4, r0
 8001506:	21e1      	movs	r1, #225	; 0xe1
 8001508:	0109      	lsls	r1, r1, #4
 800150a:	1840      	adds	r0, r0, r1
 800150c:	bd10      	pop	{r4, pc}

0800150e <PE_Trace_Empty>:
 800150e:	4770      	bx	lr

08001510 <PE_Send_CtrlMessage>:
 8001510:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8001512:	2501      	movs	r5, #1
 8001514:	0004      	movs	r4, r0
 8001516:	000f      	movs	r7, r1
 8001518:	0016      	movs	r6, r2
 800151a:	6860      	ldr	r0, [r4, #4]
 800151c:	6800      	ldr	r0, [r0, #0]
 800151e:	0b00      	lsrs	r0, r0, #12
 8001520:	4028      	ands	r0, r5
 8001522:	d014      	beq.n	800154e <PE_Send_CtrlMessage+0x3e>
 8001524:	a808      	add	r0, sp, #32
 8001526:	7800      	ldrb	r0, [r0, #0]
 8001528:	9001      	str	r0, [sp, #4]
 800152a:	2002      	movs	r0, #2
 800152c:	9000      	str	r0, [sp, #0]
 800152e:	48a2      	ldr	r0, [pc, #648]	; (80017b8 <.text_5>)
 8001530:	1823      	adds	r3, r4, r0
 8001532:	0032      	movs	r2, r6
 8001534:	0039      	movs	r1, r7
 8001536:	7c20      	ldrb	r0, [r4, #16]
 8001538:	f004 f938 	bl	80057ac <USBPD_PRL_SendMessage>
 800153c:	2803      	cmp	r0, #3
 800153e:	d0ec      	beq.n	800151a <PE_Send_CtrlMessage+0xa>
 8001540:	0039      	movs	r1, r7
 8001542:	2810      	cmp	r0, #16
 8001544:	d00e      	beq.n	8001564 <PE_Send_CtrlMessage+0x54>
 8001546:	2e0d      	cmp	r6, #13
 8001548:	d104      	bne.n	8001554 <PE_Send_CtrlMessage+0x44>
 800154a:	2201      	movs	r2, #1
 800154c:	e003      	b.n	8001556 <PE_Send_CtrlMessage+0x46>
 800154e:	7460      	strb	r0, [r4, #17]
 8001550:	2010      	movs	r0, #16
 8001552:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001554:	2200      	movs	r2, #0
 8001556:	466b      	mov	r3, sp
 8001558:	7a1b      	ldrb	r3, [r3, #8]
 800155a:	9300      	str	r3, [sp, #0]
 800155c:	0003      	movs	r3, r0
 800155e:	0020      	movs	r0, r4
 8001560:	f000 fc24 	bl	8001dac <PE_CheckSendMessageStatus>
 8001564:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08001566 <PE_Send_DataMessage>:
 8001566:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001568:	b082      	sub	sp, #8
 800156a:	0004      	movs	r4, r0
 800156c:	2000      	movs	r0, #0
 800156e:	4e93      	ldr	r6, [pc, #588]	; (80017bc <.text_6>)
 8001570:	e00c      	b.n	800158c <PE_Send_DataMessage+0x26>
 8001572:	2100      	movs	r1, #0
 8001574:	0082      	lsls	r2, r0, #2
 8001576:	18a2      	adds	r2, r4, r2
 8001578:	1855      	adds	r5, r2, r1
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	00cf      	lsls	r7, r1, #3
 800157e:	40fa      	lsrs	r2, r7
 8001580:	55aa      	strb	r2, [r5, r6]
 8001582:	1c49      	adds	r1, r1, #1
 8001584:	2904      	cmp	r1, #4
 8001586:	d3f5      	bcc.n	8001574 <PE_Send_DataMessage+0xe>
 8001588:	1d1b      	adds	r3, r3, #4
 800158a:	1c40      	adds	r0, r0, #1
 800158c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800158e:	4288      	cmp	r0, r1
 8001590:	d3ef      	bcc.n	8001572 <PE_Send_DataMessage+0xc>
 8001592:	6860      	ldr	r0, [r4, #4]
 8001594:	6800      	ldr	r0, [r0, #0]
 8001596:	04c1      	lsls	r1, r0, #19
 8001598:	0fc9      	lsrs	r1, r1, #31
 800159a:	d01f      	beq.n	80015dc <PE_Send_DataMessage+0x76>
 800159c:	a80c      	add	r0, sp, #48	; 0x30
 800159e:	7800      	ldrb	r0, [r0, #0]
 80015a0:	9001      	str	r0, [sp, #4]
 80015a2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80015a4:	0080      	lsls	r0, r0, #2
 80015a6:	1c80      	adds	r0, r0, #2
 80015a8:	b280      	uxth	r0, r0
 80015aa:	9000      	str	r0, [sp, #0]
 80015ac:	1eb0      	subs	r0, r6, #2
 80015ae:	1823      	adds	r3, r4, r0
 80015b0:	4668      	mov	r0, sp
 80015b2:	7c02      	ldrb	r2, [r0, #16]
 80015b4:	7b01      	ldrb	r1, [r0, #12]
 80015b6:	7c20      	ldrb	r0, [r4, #16]
 80015b8:	f004 f8f8 	bl	80057ac <USBPD_PRL_SendMessage>
 80015bc:	2803      	cmp	r0, #3
 80015be:	d0e8      	beq.n	8001592 <PE_Send_DataMessage+0x2c>
 80015c0:	4669      	mov	r1, sp
 80015c2:	7b09      	ldrb	r1, [r1, #12]
 80015c4:	2810      	cmp	r0, #16
 80015c6:	d007      	beq.n	80015d8 <PE_Send_DataMessage+0x72>
 80015c8:	aa0b      	add	r2, sp, #44	; 0x2c
 80015ca:	7812      	ldrb	r2, [r2, #0]
 80015cc:	9200      	str	r2, [sp, #0]
 80015ce:	0003      	movs	r3, r0
 80015d0:	2200      	movs	r2, #0
 80015d2:	0020      	movs	r0, r4
 80015d4:	f000 fbea 	bl	8001dac <PE_CheckSendMessageStatus>
 80015d8:	b005      	add	sp, #20
 80015da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015dc:	2010      	movs	r0, #16
 80015de:	e7fb      	b.n	80015d8 <PE_Send_DataMessage+0x72>

080015e0 <PE_Check_ExtendedMessage>:
 80015e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015e2:	0004      	movs	r4, r0
 80015e4:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80015e6:	7881      	ldrb	r1, [r0, #2]
 80015e8:	78c0      	ldrb	r0, [r0, #3]
 80015ea:	0200      	lsls	r0, r0, #8
 80015ec:	1808      	adds	r0, r1, r0
 80015ee:	4974      	ldr	r1, [pc, #464]	; (80017c0 <.text_7>)
 80015f0:	1861      	adds	r1, r4, r1
 80015f2:	8008      	strh	r0, [r1, #0]
 80015f4:	2234      	movs	r2, #52	; 0x34
 80015f6:	5ca2      	ldrb	r2, [r4, r2]
 80015f8:	06d2      	lsls	r2, r2, #27
 80015fa:	0ed2      	lsrs	r2, r2, #27
 80015fc:	708a      	strb	r2, [r1, #2]
 80015fe:	2501      	movs	r5, #1
 8001600:	0403      	lsls	r3, r0, #16
 8001602:	0e9b      	lsrs	r3, r3, #26
 8001604:	2201      	movs	r2, #1
 8001606:	401a      	ands	r2, r3
 8001608:	0403      	lsls	r3, r0, #16
 800160a:	0edb      	lsrs	r3, r3, #27
 800160c:	071b      	lsls	r3, r3, #28
 800160e:	d003      	beq.n	8001618 <PE_Check_ExtendedMessage+0x38>
 8001610:	0013      	movs	r3, r2
 8001612:	d001      	beq.n	8001618 <PE_Check_ExtendedMessage+0x38>
 8001614:	2034      	movs	r0, #52	; 0x34
 8001616:	e09e      	b.n	8001756 <PE_Check_ExtendedMessage+0x176>
 8001618:	05c6      	lsls	r6, r0, #23
 800161a:	0df6      	lsrs	r6, r6, #23
 800161c:	2300      	movs	r3, #0
 800161e:	0407      	lsls	r7, r0, #16
 8001620:	0fff      	lsrs	r7, r7, #31
 8001622:	d10d      	bne.n	8001640 <PE_Check_ExtendedMessage+0x60>
 8001624:	4867      	ldr	r0, [pc, #412]	; (80017c4 <.text_8>)
 8001626:	5226      	strh	r6, [r4, r0]
 8001628:	4866      	ldr	r0, [pc, #408]	; (80017c4 <.text_8>)
 800162a:	5a20      	ldrh	r0, [r4, r0]
 800162c:	4283      	cmp	r3, r0
 800162e:	d21b      	bcs.n	8001668 <PE_Check_ExtendedMessage+0x88>
 8001630:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001632:	1d00      	adds	r0, r0, #4
 8001634:	5cc0      	ldrb	r0, [r0, r3]
 8001636:	4a64      	ldr	r2, [pc, #400]	; (80017c8 <.text_9>)
 8001638:	18a2      	adds	r2, r4, r2
 800163a:	54d0      	strb	r0, [r2, r3]
 800163c:	1c5b      	adds	r3, r3, #1
 800163e:	e7f3      	b.n	8001628 <PE_Check_ExtendedMessage+0x48>
 8001640:	27f8      	movs	r7, #248	; 0xf8
 8001642:	01ff      	lsls	r7, r7, #7
 8001644:	4007      	ands	r7, r0
 8001646:	d106      	bne.n	8001656 <PE_Check_ExtendedMessage+0x76>
 8001648:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 800164a:	0440      	lsls	r0, r0, #17
 800164c:	0f40      	lsrs	r0, r0, #29
 800164e:	2807      	cmp	r0, #7
 8001650:	d30a      	bcc.n	8001668 <PE_Check_ExtendedMessage+0x88>
 8001652:	2e1a      	cmp	r6, #26
 8001654:	d908      	bls.n	8001668 <PE_Check_ExtendedMessage+0x88>
 8001656:	2a00      	cmp	r2, #0
 8001658:	d106      	bne.n	8001668 <PE_Check_ExtendedMessage+0x88>
 800165a:	485a      	ldr	r0, [pc, #360]	; (80017c4 <.text_8>)
 800165c:	5a20      	ldrh	r0, [r4, r0]
 800165e:	42b0      	cmp	r0, r6
 8001660:	d202      	bcs.n	8001668 <PE_Check_ExtendedMessage+0x88>
 8001662:	83e3      	strh	r3, [r4, #30]
 8001664:	2037      	movs	r0, #55	; 0x37
 8001666:	e076      	b.n	8001756 <PE_Check_ExtendedMessage+0x176>
 8001668:	7889      	ldrb	r1, [r1, #2]
 800166a:	2603      	movs	r6, #3
 800166c:	7f22      	ldrb	r2, [r4, #28]
 800166e:	2a00      	cmp	r2, #0
 8001670:	d039      	beq.n	80016e6 <PE_Check_ExtendedMessage+0x106>
 8001672:	2901      	cmp	r1, #1
 8001674:	d008      	beq.n	8001688 <PE_Check_ExtendedMessage+0xa8>
 8001676:	2902      	cmp	r1, #2
 8001678:	d01c      	beq.n	80016b4 <PE_Check_ExtendedMessage+0xd4>
 800167a:	2905      	cmp	r1, #5
 800167c:	d02a      	beq.n	80016d4 <PE_Check_ExtendedMessage+0xf4>
 800167e:	2907      	cmp	r1, #7
 8001680:	d023      	beq.n	80016ca <PE_Check_ExtendedMessage+0xea>
 8001682:	290f      	cmp	r1, #15
 8001684:	d00b      	beq.n	800169e <PE_Check_ExtendedMessage+0xbe>
 8001686:	e094      	b.n	80017b2 <PE_Check_ExtendedMessage+0x1d2>
 8001688:	2319      	movs	r3, #25
 800168a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800168c:	1d02      	adds	r2, r0, #4
 800168e:	2108      	movs	r1, #8
 8001690:	7c20      	ldrb	r0, [r4, #16]
 8001692:	68a7      	ldr	r7, [r4, #8]
 8001694:	69bf      	ldr	r7, [r7, #24]
 8001696:	47b8      	blx	r7
 8001698:	7466      	strb	r6, [r4, #17]
 800169a:	2147      	movs	r1, #71	; 0x47
 800169c:	e014      	b.n	80016c8 <PE_Check_ExtendedMessage+0xe8>
 800169e:	2318      	movs	r3, #24
 80016a0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80016a2:	1d02      	adds	r2, r0, #4
 80016a4:	2113      	movs	r1, #19
 80016a6:	7c20      	ldrb	r0, [r4, #16]
 80016a8:	68a7      	ldr	r7, [r4, #8]
 80016aa:	69bf      	ldr	r7, [r7, #24]
 80016ac:	47b8      	blx	r7
 80016ae:	7466      	strb	r6, [r4, #17]
 80016b0:	2162      	movs	r1, #98	; 0x62
 80016b2:	e009      	b.n	80016c8 <PE_Check_ExtendedMessage+0xe8>
 80016b4:	2307      	movs	r3, #7
 80016b6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80016b8:	1d02      	adds	r2, r0, #4
 80016ba:	2109      	movs	r1, #9
 80016bc:	7c20      	ldrb	r0, [r4, #16]
 80016be:	68a7      	ldr	r7, [r4, #8]
 80016c0:	69bf      	ldr	r7, [r7, #24]
 80016c2:	47b8      	blx	r7
 80016c4:	7466      	strb	r6, [r4, #17]
 80016c6:	214e      	movs	r1, #78	; 0x4e
 80016c8:	e2c7      	b.n	8001c5a <.text_21>
 80016ca:	231a      	movs	r3, #26
 80016cc:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80016ce:	1d02      	adds	r2, r0, #4
 80016d0:	210d      	movs	r1, #13
 80016d2:	e003      	b.n	80016dc <PE_Check_ExtendedMessage+0xfc>
 80016d4:	2309      	movs	r3, #9
 80016d6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80016d8:	1d02      	adds	r2, r0, #4
 80016da:	2111      	movs	r1, #17
 80016dc:	7c20      	ldrb	r0, [r4, #16]
 80016de:	68a7      	ldr	r7, [r4, #8]
 80016e0:	69bf      	ldr	r7, [r7, #24]
 80016e2:	47b8      	blx	r7
 80016e4:	e063      	b.n	80017ae <PE_Check_ExtendedMessage+0x1ce>
 80016e6:	1ec8      	subs	r0, r1, #3
 80016e8:	2808      	cmp	r0, #8
 80016ea:	d862      	bhi.n	80017b2 <PE_Check_ExtendedMessage+0x1d2>
 80016ec:	a201      	add	r2, pc, #4	; (adr r2, 80016f4 <PE_Check_ExtendedMessage+0x114>)
 80016ee:	5c12      	ldrb	r2, [r2, r0]
 80016f0:	4497      	add	pc, r2
 80016f2:	bf00      	nop
 80016f4:	46be280a 	.word	0x46be280a
 80016f8:	669884be 	.word	0x669884be
 80016fc:	006e      	.short	0x006e
 80016fe:	6820      	ldr	r0, [r4, #0]
 8001700:	8900      	ldrh	r0, [r0, #8]
 8001702:	0b00      	lsrs	r0, r0, #12
 8001704:	4228      	tst	r0, r5
 8001706:	d054      	beq.n	80017b2 <PE_Check_ExtendedMessage+0x1d2>
 8001708:	2301      	movs	r3, #1
 800170a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800170c:	1d02      	adds	r2, r0, #4
 800170e:	2110      	movs	r1, #16
 8001710:	7c20      	ldrb	r0, [r4, #16]
 8001712:	68a5      	ldr	r5, [r4, #8]
 8001714:	69ad      	ldr	r5, [r5, #24]
 8001716:	47a8      	blx	r5
 8001718:	203a      	movs	r0, #58	; 0x3a
 800171a:	e01c      	b.n	8001756 <PE_Check_ExtendedMessage+0x176>
 800171c:	6820      	ldr	r0, [r4, #0]
 800171e:	8900      	ldrh	r0, [r0, #8]
 8001720:	0b00      	lsrs	r0, r0, #12
 8001722:	4228      	tst	r0, r5
 8001724:	d045      	beq.n	80017b2 <PE_Check_ExtendedMessage+0x1d2>
 8001726:	2301      	movs	r3, #1
 8001728:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800172a:	1d02      	adds	r2, r0, #4
 800172c:	210e      	movs	r1, #14
 800172e:	7c20      	ldrb	r0, [r4, #16]
 8001730:	68a5      	ldr	r5, [r4, #8]
 8001732:	69ad      	ldr	r5, [r5, #24]
 8001734:	47a8      	blx	r5
 8001736:	203b      	movs	r0, #59	; 0x3b
 8001738:	e00d      	b.n	8001756 <PE_Check_ExtendedMessage+0x176>
 800173a:	6820      	ldr	r0, [r4, #0]
 800173c:	8900      	ldrh	r0, [r0, #8]
 800173e:	0980      	lsrs	r0, r0, #6
 8001740:	4228      	tst	r0, r5
 8001742:	d036      	beq.n	80017b2 <PE_Check_ExtendedMessage+0x1d2>
 8001744:	2302      	movs	r3, #2
 8001746:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001748:	1d02      	adds	r2, r0, #4
 800174a:	210c      	movs	r1, #12
 800174c:	7c20      	ldrb	r0, [r4, #16]
 800174e:	68a5      	ldr	r5, [r4, #8]
 8001750:	69ad      	ldr	r5, [r5, #24]
 8001752:	47a8      	blx	r5
 8001754:	203c      	movs	r0, #60	; 0x3c
 8001756:	7460      	strb	r0, [r4, #17]
 8001758:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 800175a:	6820      	ldr	r0, [r4, #0]
 800175c:	8900      	ldrh	r0, [r0, #8]
 800175e:	0a80      	lsrs	r0, r0, #10
 8001760:	e00d      	b.n	800177e <PE_Check_ExtendedMessage+0x19e>
 8001762:	68a0      	ldr	r0, [r4, #8]
 8001764:	6905      	ldr	r5, [r0, #16]
 8001766:	2d00      	cmp	r5, #0
 8001768:	d024      	beq.n	80017b4 <PE_Check_ExtendedMessage+0x1d4>
 800176a:	4816      	ldr	r0, [pc, #88]	; (80017c4 <.text_8>)
 800176c:	5a23      	ldrh	r3, [r4, r0]
 800176e:	4816      	ldr	r0, [pc, #88]	; (80017c8 <.text_9>)
 8001770:	1822      	adds	r2, r4, r0
 8001772:	7c20      	ldrb	r0, [r4, #16]
 8001774:	47a8      	blx	r5
 8001776:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001778:	6820      	ldr	r0, [r4, #0]
 800177a:	8900      	ldrh	r0, [r0, #8]
 800177c:	0a40      	lsrs	r0, r0, #9
 800177e:	4228      	tst	r0, r5
 8001780:	d017      	beq.n	80017b2 <PE_Check_ExtendedMessage+0x1d2>
 8001782:	68a0      	ldr	r0, [r4, #8]
 8001784:	6900      	ldr	r0, [r0, #16]
 8001786:	2800      	cmp	r0, #0
 8001788:	d109      	bne.n	800179e <PE_Check_ExtendedMessage+0x1be>
 800178a:	e012      	b.n	80017b2 <PE_Check_ExtendedMessage+0x1d2>
 800178c:	6820      	ldr	r0, [r4, #0]
 800178e:	8900      	ldrh	r0, [r0, #8]
 8001790:	0a40      	lsrs	r0, r0, #9
 8001792:	4228      	tst	r0, r5
 8001794:	d00e      	beq.n	80017b4 <PE_Check_ExtendedMessage+0x1d4>
 8001796:	68a0      	ldr	r0, [r4, #8]
 8001798:	6900      	ldr	r0, [r0, #16]
 800179a:	2800      	cmp	r0, #0
 800179c:	d00a      	beq.n	80017b4 <PE_Check_ExtendedMessage+0x1d4>
 800179e:	4809      	ldr	r0, [pc, #36]	; (80017c4 <.text_8>)
 80017a0:	5a23      	ldrh	r3, [r4, r0]
 80017a2:	4809      	ldr	r0, [pc, #36]	; (80017c8 <.text_9>)
 80017a4:	1822      	adds	r2, r4, r0
 80017a6:	7c20      	ldrb	r0, [r4, #16]
 80017a8:	68a5      	ldr	r5, [r4, #8]
 80017aa:	692d      	ldr	r5, [r5, #16]
 80017ac:	47a8      	blx	r5
 80017ae:	7466      	strb	r6, [r4, #17]
 80017b0:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80017b2:	7465      	strb	r5, [r4, #17]
 80017b4:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
	...

080017b8 <.text_5>:
 80017b8:	00000263 	.word	0x00000263

080017bc <.text_6>:
 80017bc:	00000265 	.word	0x00000265

080017c0 <.text_7>:
 80017c0:	0000025a 	.word	0x0000025a

080017c4 <.text_8>:
 80017c4:	0000048e 	.word	0x0000048e

080017c8 <.text_9>:
 80017c8:	00000281 	.word	0x00000281

080017cc <PE_Send_ExtendedMessage>:
 80017cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80017d2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80017d4:	0004      	movs	r4, r0
 80017d6:	000d      	movs	r5, r1
 80017d8:	4668      	mov	r0, sp
 80017da:	7202      	strb	r2, [r0, #8]
 80017dc:	9303      	str	r3, [sp, #12]
 80017de:	6860      	ldr	r0, [r4, #4]
 80017e0:	6800      	ldr	r0, [r0, #0]
 80017e2:	04c1      	lsls	r1, r0, #19
 80017e4:	0fc9      	lsrs	r1, r1, #31
 80017e6:	d019      	beq.n	800181c <PE_Send_ExtendedMessage+0x50>
 80017e8:	9601      	str	r6, [sp, #4]
 80017ea:	9700      	str	r7, [sp, #0]
 80017ec:	9b03      	ldr	r3, [sp, #12]
 80017ee:	4668      	mov	r0, sp
 80017f0:	7a00      	ldrb	r0, [r0, #8]
 80017f2:	2280      	movs	r2, #128	; 0x80
 80017f4:	4302      	orrs	r2, r0
 80017f6:	0029      	movs	r1, r5
 80017f8:	7c20      	ldrb	r0, [r4, #16]
 80017fa:	f003 ffd7 	bl	80057ac <USBPD_PRL_SendMessage>
 80017fe:	2803      	cmp	r0, #3
 8001800:	d0ed      	beq.n	80017de <PE_Send_ExtendedMessage+0x12>
 8001802:	0029      	movs	r1, r5
 8001804:	2810      	cmp	r0, #16
 8001806:	d007      	beq.n	8001818 <PE_Send_ExtendedMessage+0x4c>
 8001808:	aa0b      	add	r2, sp, #44	; 0x2c
 800180a:	7812      	ldrb	r2, [r2, #0]
 800180c:	9200      	str	r2, [sp, #0]
 800180e:	0003      	movs	r3, r0
 8001810:	2200      	movs	r2, #0
 8001812:	0020      	movs	r0, r4
 8001814:	f000 faca 	bl	8001dac <PE_CheckSendMessageStatus>
 8001818:	b005      	add	sp, #20
 800181a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800181c:	2011      	movs	r0, #17
 800181e:	7460      	strb	r0, [r4, #17]
 8001820:	2010      	movs	r0, #16
 8001822:	e7f9      	b.n	8001818 <PE_Send_ExtendedMessage+0x4c>

08001824 <PE_SubStateMachine_ExtendedMessages>:
 8001824:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001826:	b085      	sub	sp, #20
 8001828:	0004      	movs	r4, r0
 800182a:	2702      	movs	r7, #2
 800182c:	4889      	ldr	r0, [pc, #548]	; (8001a54 <.text_12>)
 800182e:	1820      	adds	r0, r4, r0
 8001830:	9000      	str	r0, [sp, #0]
 8001832:	2039      	movs	r0, #57	; 0x39
 8001834:	2180      	movs	r1, #128	; 0x80
 8001836:	466a      	mov	r2, sp
 8001838:	7211      	strb	r1, [r2, #8]
 800183a:	4a87      	ldr	r2, [pc, #540]	; (8001a58 <.text_13>)
 800183c:	2500      	movs	r5, #0
 800183e:	2603      	movs	r6, #3
 8001840:	7c63      	ldrb	r3, [r4, #17]
 8001842:	2b31      	cmp	r3, #49	; 0x31
 8001844:	d010      	beq.n	8001868 <PE_SubStateMachine_ExtendedMessages+0x44>
 8001846:	2b33      	cmp	r3, #51	; 0x33
 8001848:	d075      	beq.n	8001936 <PE_SubStateMachine_ExtendedMessages+0x112>
 800184a:	2b34      	cmp	r3, #52	; 0x34
 800184c:	d07c      	beq.n	8001948 <PE_SubStateMachine_ExtendedMessages+0x124>
 800184e:	2b35      	cmp	r3, #53	; 0x35
 8001850:	d100      	bne.n	8001854 <PE_SubStateMachine_ExtendedMessages+0x30>
 8001852:	e0a8      	b.n	80019a6 <PE_SubStateMachine_ExtendedMessages+0x182>
 8001854:	2b36      	cmp	r3, #54	; 0x36
 8001856:	d100      	bne.n	800185a <PE_SubStateMachine_ExtendedMessages+0x36>
 8001858:	e0be      	b.n	80019d8 <PE_SubStateMachine_ExtendedMessages+0x1b4>
 800185a:	2b37      	cmp	r3, #55	; 0x37
 800185c:	d100      	bne.n	8001860 <PE_SubStateMachine_ExtendedMessages+0x3c>
 800185e:	e0be      	b.n	80019de <PE_SubStateMachine_ExtendedMessages+0x1ba>
 8001860:	2b38      	cmp	r3, #56	; 0x38
 8001862:	d100      	bne.n	8001866 <PE_SubStateMachine_ExtendedMessages+0x42>
 8001864:	e0ef      	b.n	8001a46 <PE_SubStateMachine_ExtendedMessages+0x222>
 8001866:	e0f2      	b.n	8001a4e <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001868:	487c      	ldr	r0, [pc, #496]	; (8001a5c <.text_14>)
 800186a:	1820      	adds	r0, r4, r0
 800186c:	9004      	str	r0, [sp, #16]
 800186e:	4669      	mov	r1, sp
 8001870:	730d      	strb	r5, [r1, #12]
 8001872:	497b      	ldr	r1, [pc, #492]	; (8001a60 <.text_15>)
 8001874:	5265      	strh	r5, [r4, r1]
 8001876:	7c20      	ldrb	r0, [r4, #16]
 8001878:	f7ff fa64 	bl	8000d44 <PE_Get_UnchunkedSupport>
 800187c:	2801      	cmp	r0, #1
 800187e:	d107      	bne.n	8001890 <PE_SubStateMachine_ExtendedMessages+0x6c>
 8001880:	4878      	ldr	r0, [pc, #480]	; (8001a64 <.text_16>)
 8001882:	1820      	adds	r0, r4, r0
 8001884:	7005      	strb	r5, [r0, #0]
 8001886:	7045      	strb	r5, [r0, #1]
 8001888:	4877      	ldr	r0, [pc, #476]	; (8001a68 <.text_17>)
 800188a:	1820      	adds	r0, r4, r0
 800188c:	9004      	str	r0, [sp, #16]
 800188e:	e028      	b.n	80018e2 <PE_SubStateMachine_ExtendedMessages+0xbe>
 8001890:	4976      	ldr	r1, [pc, #472]	; (8001a6c <.text_18>)
 8001892:	1861      	adds	r1, r4, r1
 8001894:	72cd      	strb	r5, [r1, #11]
 8001896:	4975      	ldr	r1, [pc, #468]	; (8001a6c <.text_18>)
 8001898:	1861      	adds	r1, r4, r1
 800189a:	730d      	strb	r5, [r1, #12]
 800189c:	7c20      	ldrb	r0, [r4, #16]
 800189e:	f7ff fa51 	bl	8000d44 <PE_Get_UnchunkedSupport>
 80018a2:	2800      	cmp	r0, #0
 80018a4:	d106      	bne.n	80018b4 <PE_SubStateMachine_ExtendedMessages+0x90>
 80018a6:	4871      	ldr	r0, [pc, #452]	; (8001a6c <.text_18>)
 80018a8:	1820      	adds	r0, r4, r0
 80018aa:	7b01      	ldrb	r1, [r0, #12]
 80018ac:	466a      	mov	r2, sp
 80018ae:	7a12      	ldrb	r2, [r2, #8]
 80018b0:	430a      	orrs	r2, r1
 80018b2:	7302      	strb	r2, [r0, #12]
 80018b4:	486a      	ldr	r0, [pc, #424]	; (8001a60 <.text_15>)
 80018b6:	1820      	adds	r0, r4, r0
 80018b8:	8841      	ldrh	r1, [r0, #2]
 80018ba:	291b      	cmp	r1, #27
 80018bc:	d30e      	bcc.n	80018dc <PE_SubStateMachine_ExtendedMessages+0xb8>
 80018be:	486a      	ldr	r0, [pc, #424]	; (8001a68 <.text_17>)
 80018c0:	1820      	adds	r0, r4, r0
 80018c2:	5d40      	ldrb	r0, [r0, r5]
 80018c4:	9900      	ldr	r1, [sp, #0]
 80018c6:	5548      	strb	r0, [r1, r5]
 80018c8:	1c6d      	adds	r5, r5, #1
 80018ca:	2d1a      	cmp	r5, #26
 80018cc:	d209      	bcs.n	80018e2 <PE_SubStateMachine_ExtendedMessages+0xbe>
 80018ce:	e7f6      	b.n	80018be <PE_SubStateMachine_ExtendedMessages+0x9a>
 80018d0:	4965      	ldr	r1, [pc, #404]	; (8001a68 <.text_17>)
 80018d2:	1861      	adds	r1, r4, r1
 80018d4:	5d49      	ldrb	r1, [r1, r5]
 80018d6:	9a00      	ldr	r2, [sp, #0]
 80018d8:	5551      	strb	r1, [r2, r5]
 80018da:	1c6d      	adds	r5, r5, #1
 80018dc:	8841      	ldrh	r1, [r0, #2]
 80018de:	428d      	cmp	r5, r1
 80018e0:	d3f6      	bcc.n	80018d0 <PE_SubStateMachine_ExtendedMessages+0xac>
 80018e2:	2001      	movs	r0, #1
 80018e4:	6961      	ldr	r1, [r4, #20]
 80018e6:	0949      	lsrs	r1, r1, #5
 80018e8:	4001      	ands	r1, r0
 80018ea:	d00a      	beq.n	8001902 <PE_SubStateMachine_ExtendedMessages+0xde>
 80018ec:	6861      	ldr	r1, [r4, #4]
 80018ee:	6809      	ldr	r1, [r1, #0]
 80018f0:	0889      	lsrs	r1, r1, #2
 80018f2:	4001      	ands	r1, r0
 80018f4:	d002      	beq.n	80018fc <PE_SubStateMachine_ExtendedMessages+0xd8>
 80018f6:	4669      	mov	r1, sp
 80018f8:	7308      	strb	r0, [r1, #12]
 80018fa:	e001      	b.n	8001900 <PE_SubStateMachine_ExtendedMessages+0xdc>
 80018fc:	4669      	mov	r1, sp
 80018fe:	730f      	strb	r7, [r1, #12]
 8001900:	2633      	movs	r6, #51	; 0x33
 8001902:	4668      	mov	r0, sp
 8001904:	7b00      	ldrb	r0, [r0, #12]
 8001906:	9002      	str	r0, [sp, #8]
 8001908:	9601      	str	r6, [sp, #4]
 800190a:	4855      	ldr	r0, [pc, #340]	; (8001a60 <.text_15>)
 800190c:	1820      	adds	r0, r4, r0
 800190e:	8840      	ldrh	r0, [r0, #2]
 8001910:	1d00      	adds	r0, r0, #4
 8001912:	b280      	uxth	r0, r0
 8001914:	9000      	str	r0, [sp, #0]
 8001916:	9b04      	ldr	r3, [sp, #16]
 8001918:	4854      	ldr	r0, [pc, #336]	; (8001a6c <.text_18>)
 800191a:	1820      	adds	r0, r4, r0
 800191c:	78c2      	ldrb	r2, [r0, #3]
 800191e:	2033      	movs	r0, #51	; 0x33
 8001920:	5c21      	ldrb	r1, [r4, r0]
 8001922:	0020      	movs	r0, r4
 8001924:	f7ff ff52 	bl	80017cc <PE_Send_ExtendedMessage>
 8001928:	2800      	cmp	r0, #0
 800192a:	d103      	bne.n	8001934 <PE_SubStateMachine_ExtendedMessages+0x110>
 800192c:	484f      	ldr	r0, [pc, #316]	; (8001a6c <.text_18>)
 800192e:	1820      	adds	r0, r4, r0
 8001930:	7940      	ldrb	r0, [r0, #5]
 8001932:	7720      	strb	r0, [r4, #28]
 8001934:	e08b      	b.n	8001a4e <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001936:	83e2      	strh	r2, [r4, #30]
 8001938:	271b      	movs	r7, #27
 800193a:	494c      	ldr	r1, [pc, #304]	; (8001a6c <.text_18>)
 800193c:	1861      	adds	r1, r4, r1
 800193e:	78c9      	ldrb	r1, [r1, #3]
 8001940:	2904      	cmp	r1, #4
 8001942:	d151      	bne.n	80019e8 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 8001944:	2074      	movs	r0, #116	; 0x74
 8001946:	e04f      	b.n	80019e8 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 8001948:	4848      	ldr	r0, [pc, #288]	; (8001a6c <.text_18>)
 800194a:	5a20      	ldrh	r0, [r4, r0]
 800194c:	0440      	lsls	r0, r0, #17
 800194e:	0f02      	lsrs	r2, r0, #28
 8001950:	211a      	movs	r1, #26
 8001952:	4351      	muls	r1, r2
 8001954:	4842      	ldr	r0, [pc, #264]	; (8001a60 <.text_15>)
 8001956:	1820      	adds	r0, r4, r0
 8001958:	8843      	ldrh	r3, [r0, #2]
 800195a:	4299      	cmp	r1, r3
 800195c:	da01      	bge.n	8001962 <PE_SubStateMachine_ExtendedMessages+0x13e>
 800195e:	2a0a      	cmp	r2, #10
 8001960:	d301      	bcc.n	8001966 <PE_SubStateMachine_ExtendedMessages+0x142>
 8001962:	7466      	strb	r6, [r4, #17]
 8001964:	e01d      	b.n	80019a2 <PE_SubStateMachine_ExtendedMessages+0x17e>
 8001966:	1a5a      	subs	r2, r3, r1
 8001968:	2a1a      	cmp	r2, #26
 800196a:	d202      	bcs.n	8001972 <PE_SubStateMachine_ExtendedMessages+0x14e>
 800196c:	1a5b      	subs	r3, r3, r1
 800196e:	b2db      	uxtb	r3, r3
 8001970:	e000      	b.n	8001974 <PE_SubStateMachine_ExtendedMessages+0x150>
 8001972:	231a      	movs	r3, #26
 8001974:	2200      	movs	r2, #0
 8001976:	e006      	b.n	8001986 <PE_SubStateMachine_ExtendedMessages+0x162>
 8001978:	4e3b      	ldr	r6, [pc, #236]	; (8001a68 <.text_17>)
 800197a:	19a6      	adds	r6, r4, r6
 800197c:	188f      	adds	r7, r1, r2
 800197e:	5df6      	ldrb	r6, [r6, r7]
 8001980:	9f00      	ldr	r7, [sp, #0]
 8001982:	54be      	strb	r6, [r7, r2]
 8001984:	1c52      	adds	r2, r2, #1
 8001986:	429a      	cmp	r2, r3
 8001988:	d3f6      	bcc.n	8001978 <PE_SubStateMachine_ExtendedMessages+0x154>
 800198a:	4934      	ldr	r1, [pc, #208]	; (8001a5c <.text_14>)
 800198c:	1863      	adds	r3, r4, r1
 800198e:	8842      	ldrh	r2, [r0, #2]
 8001990:	4836      	ldr	r0, [pc, #216]	; (8001a6c <.text_18>)
 8001992:	5a20      	ldrh	r0, [r4, r0]
 8001994:	0440      	lsls	r0, r0, #17
 8001996:	0f01      	lsrs	r1, r0, #28
 8001998:	7c20      	ldrb	r0, [r4, #16]
 800199a:	f004 fba8 	bl	80060ee <USBPD_PRL_PrepareExtendedTxChunkSending>
 800199e:	2035      	movs	r0, #53	; 0x35
 80019a0:	7460      	strb	r0, [r4, #17]
 80019a2:	2700      	movs	r7, #0
 80019a4:	e053      	b.n	8001a4e <PE_SubStateMachine_ExtendedMessages+0x22a>
 80019a6:	6960      	ldr	r0, [r4, #20]
 80019a8:	0681      	lsls	r1, r0, #26
 80019aa:	0fc9      	lsrs	r1, r1, #31
 80019ac:	d001      	beq.n	80019b2 <PE_SubStateMachine_ExtendedMessages+0x18e>
 80019ae:	2036      	movs	r0, #54	; 0x36
 80019b0:	e000      	b.n	80019b4 <PE_SubStateMachine_ExtendedMessages+0x190>
 80019b2:	2003      	movs	r0, #3
 80019b4:	492a      	ldr	r1, [pc, #168]	; (8001a60 <.text_15>)
 80019b6:	1866      	adds	r6, r4, r1
 80019b8:	9502      	str	r5, [sp, #8]
 80019ba:	9001      	str	r0, [sp, #4]
 80019bc:	8870      	ldrh	r0, [r6, #2]
 80019be:	9000      	str	r0, [sp, #0]
 80019c0:	4826      	ldr	r0, [pc, #152]	; (8001a5c <.text_14>)
 80019c2:	1823      	adds	r3, r4, r0
 80019c4:	3809      	subs	r0, #9
 80019c6:	1820      	adds	r0, r4, r0
 80019c8:	78c2      	ldrb	r2, [r0, #3]
 80019ca:	2030      	movs	r0, #48	; 0x30
 80019cc:	5c21      	ldrb	r1, [r4, r0]
 80019ce:	0020      	movs	r0, r4
 80019d0:	f7ff fefc 	bl	80017cc <PE_Send_ExtendedMessage>
 80019d4:	8035      	strh	r5, [r6, #0]
 80019d6:	e03a      	b.n	8001a4e <PE_SubStateMachine_ExtendedMessages+0x22a>
 80019d8:	83e2      	strh	r2, [r4, #30]
 80019da:	271b      	movs	r7, #27
 80019dc:	e004      	b.n	80019e8 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 80019de:	8be0      	ldrh	r0, [r4, #30]
 80019e0:	020b      	lsls	r3, r1, #8
 80019e2:	4298      	cmp	r0, r3
 80019e4:	d102      	bne.n	80019ec <PE_SubStateMachine_ExtendedMessages+0x1c8>
 80019e6:	200f      	movs	r0, #15
 80019e8:	7460      	strb	r0, [r4, #17]
 80019ea:	e030      	b.n	8001a4e <PE_SubStateMachine_ExtendedMessages+0x22a>
 80019ec:	83e2      	strh	r2, [r4, #30]
 80019ee:	271b      	movs	r7, #27
 80019f0:	481a      	ldr	r0, [pc, #104]	; (8001a5c <.text_14>)
 80019f2:	1825      	adds	r5, r4, r0
 80019f4:	0029      	movs	r1, r5
 80019f6:	7c20      	ldrb	r0, [r4, #16]
 80019f8:	f004 fba1 	bl	800613e <USBPD_PRL_PrepareChunkRequest>
 80019fc:	6860      	ldr	r0, [r4, #4]
 80019fe:	6800      	ldr	r0, [r0, #0]
 8001a00:	04c1      	lsls	r1, r0, #19
 8001a02:	0fc9      	lsrs	r1, r1, #31
 8001a04:	d012      	beq.n	8001a2c <PE_SubStateMachine_ExtendedMessages+0x208>
 8001a06:	2000      	movs	r0, #0
 8001a08:	9001      	str	r0, [sp, #4]
 8001a0a:	2006      	movs	r0, #6
 8001a0c:	9000      	str	r0, [sp, #0]
 8001a0e:	002b      	movs	r3, r5
 8001a10:	4816      	ldr	r0, [pc, #88]	; (8001a6c <.text_18>)
 8001a12:	1820      	adds	r0, r4, r0
 8001a14:	7880      	ldrb	r0, [r0, #2]
 8001a16:	4669      	mov	r1, sp
 8001a18:	7a0a      	ldrb	r2, [r1, #8]
 8001a1a:	4302      	orrs	r2, r0
 8001a1c:	2030      	movs	r0, #48	; 0x30
 8001a1e:	5c21      	ldrb	r1, [r4, r0]
 8001a20:	7c20      	ldrb	r0, [r4, #16]
 8001a22:	f003 fec3 	bl	80057ac <USBPD_PRL_SendMessage>
 8001a26:	2803      	cmp	r0, #3
 8001a28:	d0e8      	beq.n	80019fc <PE_SubStateMachine_ExtendedMessages+0x1d8>
 8001a2a:	e002      	b.n	8001a32 <PE_SubStateMachine_ExtendedMessages+0x20e>
 8001a2c:	2011      	movs	r0, #17
 8001a2e:	7460      	strb	r0, [r4, #17]
 8001a30:	2010      	movs	r0, #16
 8001a32:	2139      	movs	r1, #57	; 0x39
 8001a34:	9100      	str	r1, [sp, #0]
 8001a36:	0003      	movs	r3, r0
 8001a38:	2200      	movs	r2, #0
 8001a3a:	2030      	movs	r0, #48	; 0x30
 8001a3c:	5c21      	ldrb	r1, [r4, r0]
 8001a3e:	0020      	movs	r0, r4
 8001a40:	f000 f9b4 	bl	8001dac <PE_CheckSendMessageStatus>
 8001a44:	e003      	b.n	8001a4e <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001a46:	7466      	strb	r6, [r4, #17]
 8001a48:	2700      	movs	r7, #0
 8001a4a:	4805      	ldr	r0, [pc, #20]	; (8001a60 <.text_15>)
 8001a4c:	5225      	strh	r5, [r4, r0]
 8001a4e:	0038      	movs	r0, r7
 8001a50:	b005      	add	sp, #20
 8001a52:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001a54 <.text_12>:
 8001a54:	00000267 	.word	0x00000267

08001a58 <.text_13>:
 8001a58:	0000801b 	.word	0x0000801b

08001a5c <.text_14>:
 8001a5c:	00000263 	.word	0x00000263

08001a60 <.text_15>:
 8001a60:	0000048e 	.word	0x0000048e

08001a64 <.text_16>:
 8001a64:	00000387 	.word	0x00000387

08001a68 <.text_17>:
 8001a68:	00000385 	.word	0x00000385

08001a6c <.text_18>:
 8001a6c:	0000025a 	.word	0x0000025a

08001a70 <PE_ManageRXEvent>:
 8001a70:	b580      	push	{r7, lr}
 8001a72:	2130      	movs	r1, #48	; 0x30
 8001a74:	5c41      	ldrb	r1, [r0, r1]
 8001a76:	2231      	movs	r2, #49	; 0x31
 8001a78:	5481      	strb	r1, [r0, r2]
 8001a7a:	8e81      	ldrh	r1, [r0, #52]	; 0x34
 8001a7c:	0bca      	lsrs	r2, r1, #15
 8001a7e:	d002      	beq.n	8001a86 <PE_ManageRXEvent+0x16>
 8001a80:	f7ff fdae 	bl	80015e0 <PE_Check_ExtendedMessage>
 8001a84:	bd01      	pop	{r0, pc}
 8001a86:	22f0      	movs	r2, #240	; 0xf0
 8001a88:	0212      	lsls	r2, r2, #8
 8001a8a:	400a      	ands	r2, r1
 8001a8c:	d102      	bne.n	8001a94 <PE_ManageRXEvent+0x24>
 8001a8e:	f000 f805 	bl	8001a9c <PE_Check_ControlMessage>
 8001a92:	bd01      	pop	{r0, pc}
 8001a94:	f000 f8e5 	bl	8001c62 <PE_Check_DataMessage>
 8001a98:	bd01      	pop	{r0, pc}
	...

08001a9c <PE_Check_ControlMessage>:
 8001a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a9e:	0004      	movs	r4, r0
 8001aa0:	272a      	movs	r7, #42	; 0x2a
 8001aa2:	2603      	movs	r6, #3
 8001aa4:	2501      	movs	r5, #1
 8001aa6:	200b      	movs	r0, #11
 8001aa8:	2134      	movs	r1, #52	; 0x34
 8001aaa:	5c61      	ldrb	r1, [r4, r1]
 8001aac:	06c9      	lsls	r1, r1, #27
 8001aae:	0ec9      	lsrs	r1, r1, #27
 8001ab0:	1e49      	subs	r1, r1, #1
 8001ab2:	2917      	cmp	r1, #23
 8001ab4:	d900      	bls.n	8001ab8 <PE_Check_ControlMessage+0x1c>
 8001ab6:	e0c7      	b.n	8001c48 <PE_Check_ControlMessage+0x1ac>
 8001ab8:	a201      	add	r2, pc, #4	; (adr r2, 8001ac0 <PE_Check_ControlMessage+0x24>)
 8001aba:	5c52      	ldrb	r2, [r2, r1]
 8001abc:	0052      	lsls	r2, r2, #1
 8001abe:	4497      	add	pc, r2
 8001ac0:	c0c00bcb 	.word	0xc0c00bcb
 8001ac4:	5b22c020 	.word	0x5b22c020
 8001ac8:	c0413449 	.word	0xc0413449
 8001acc:	bec3c319 	.word	0xbec3c319
 8001ad0:	9fb7936f 	.word	0x9fb7936f
 8001ad4:	bac383b0 	.word	0xbac383b0
 8001ad8:	6860      	ldr	r0, [r4, #4]
 8001ada:	6800      	ldr	r0, [r0, #0]
 8001adc:	0880      	lsrs	r0, r0, #2
 8001ade:	4005      	ands	r5, r0
 8001ae0:	d000      	beq.n	8001ae4 <PE_Check_ControlMessage+0x48>
 8001ae2:	e0b9      	b.n	8001c58 <PE_Check_ControlMessage+0x1bc>
 8001ae4:	2002      	movs	r0, #2
 8001ae6:	7720      	strb	r0, [r4, #28]
 8001ae8:	212b      	movs	r1, #43	; 0x2b
 8001aea:	7c20      	ldrb	r0, [r4, #16]
 8001aec:	f7fe fcc8 	bl	8000480 <USBPD_PE_Notification>
 8001af0:	2098      	movs	r0, #152	; 0x98
 8001af2:	e0a7      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001af4:	7726      	strb	r6, [r4, #28]
 8001af6:	2132      	movs	r1, #50	; 0x32
 8001af8:	7c20      	ldrb	r0, [r4, #16]
 8001afa:	f7fe fcc1 	bl	8000480 <USBPD_PE_Notification>
 8001afe:	2010      	movs	r0, #16
 8001b00:	e0a0      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001b02:	2133      	movs	r1, #51	; 0x33
 8001b04:	e09c      	b.n	8001c40 <PE_Check_ControlMessage+0x1a4>
 8001b06:	2006      	movs	r0, #6
 8001b08:	7720      	strb	r0, [r4, #28]
 8001b0a:	6860      	ldr	r0, [r4, #4]
 8001b0c:	6800      	ldr	r0, [r0, #0]
 8001b0e:	0881      	lsrs	r1, r0, #2
 8001b10:	4029      	ands	r1, r5
 8001b12:	d104      	bne.n	8001b1e <PE_Check_ControlMessage+0x82>
 8001b14:	6821      	ldr	r1, [r4, #0]
 8001b16:	6849      	ldr	r1, [r1, #4]
 8001b18:	08c9      	lsrs	r1, r1, #3
 8001b1a:	4029      	ands	r1, r5
 8001b1c:	d039      	beq.n	8001b92 <PE_Check_ControlMessage+0xf6>
 8001b1e:	210c      	movs	r1, #12
 8001b20:	7c20      	ldrb	r0, [r4, #16]
 8001b22:	f7fe fcad 	bl	8000480 <USBPD_PE_Notification>
 8001b26:	204c      	movs	r0, #76	; 0x4c
 8001b28:	e08c      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001b2a:	6820      	ldr	r0, [r4, #0]
 8001b2c:	6840      	ldr	r0, [r0, #4]
 8001b2e:	08c0      	lsrs	r0, r0, #3
 8001b30:	4028      	ands	r0, r5
 8001b32:	d00a      	beq.n	8001b4a <PE_Check_ControlMessage+0xae>
 8001b34:	2008      	movs	r0, #8
 8001b36:	7720      	strb	r0, [r4, #28]
 8001b38:	213c      	movs	r1, #60	; 0x3c
 8001b3a:	7c20      	ldrb	r0, [r4, #16]
 8001b3c:	f7fe fca0 	bl	8000480 <USBPD_PE_Notification>
 8001b40:	2022      	movs	r0, #34	; 0x22
 8001b42:	e07f      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001b44:	68a0      	ldr	r0, [r4, #8]
 8001b46:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8001b48:	2800      	cmp	r0, #0
 8001b4a:	d07d      	beq.n	8001c48 <PE_Check_ControlMessage+0x1ac>
 8001b4c:	2011      	movs	r0, #17
 8001b4e:	7720      	strb	r0, [r4, #28]
 8001b50:	209d      	movs	r0, #157	; 0x9d
 8001b52:	e077      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001b54:	2123      	movs	r1, #35	; 0x23
 8001b56:	7c20      	ldrb	r0, [r4, #16]
 8001b58:	f7fe fc92 	bl	8000480 <USBPD_PE_Notification>
 8001b5c:	6960      	ldr	r0, [r4, #20]
 8001b5e:	05c0      	lsls	r0, r0, #23
 8001b60:	0f40      	lsrs	r0, r0, #29
 8001b62:	d001      	beq.n	8001b68 <PE_Check_ControlMessage+0xcc>
 8001b64:	200f      	movs	r0, #15
 8001b66:	e06d      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001b68:	68a0      	ldr	r0, [r4, #8]
 8001b6a:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001b6c:	2800      	cmp	r0, #0
 8001b6e:	d06b      	beq.n	8001c48 <PE_Check_ControlMessage+0x1ac>
 8001b70:	2010      	movs	r0, #16
 8001b72:	7720      	strb	r0, [r4, #28]
 8001b74:	2093      	movs	r0, #147	; 0x93
 8001b76:	e065      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001b78:	6860      	ldr	r0, [r4, #4]
 8001b7a:	6800      	ldr	r0, [r0, #0]
 8001b7c:	0541      	lsls	r1, r0, #21
 8001b7e:	0f49      	lsrs	r1, r1, #29
 8001b80:	2903      	cmp	r1, #3
 8001b82:	d163      	bne.n	8001c4c <PE_Check_ControlMessage+0x1b0>
 8001b84:	0881      	lsrs	r1, r0, #2
 8001b86:	4029      	ands	r1, r5
 8001b88:	d004      	beq.n	8001b94 <PE_Check_ControlMessage+0xf8>
 8001b8a:	6821      	ldr	r1, [r4, #0]
 8001b8c:	6849      	ldr	r1, [r1, #4]
 8001b8e:	08c9      	lsrs	r1, r1, #3
 8001b90:	4029      	ands	r1, r5
 8001b92:	d05b      	beq.n	8001c4c <PE_Check_ControlMessage+0x1b0>
 8001b94:	2007      	movs	r0, #7
 8001b96:	7720      	strb	r0, [r4, #28]
 8001b98:	201d      	movs	r0, #29
 8001b9a:	7460      	strb	r0, [r4, #17]
 8001b9c:	2106      	movs	r1, #6
 8001b9e:	e04f      	b.n	8001c40 <PE_Check_ControlMessage+0x1a4>
 8001ba0:	6820      	ldr	r0, [r4, #0]
 8001ba2:	8901      	ldrh	r1, [r0, #8]
 8001ba4:	08c9      	lsrs	r1, r1, #3
 8001ba6:	4229      	tst	r1, r5
 8001ba8:	d053      	beq.n	8001c52 <PE_Check_ControlMessage+0x1b6>
 8001baa:	6861      	ldr	r1, [r4, #4]
 8001bac:	6809      	ldr	r1, [r1, #0]
 8001bae:	0889      	lsrs	r1, r1, #2
 8001bb0:	4029      	ands	r1, r5
 8001bb2:	d103      	bne.n	8001bbc <PE_Check_ControlMessage+0x120>
 8001bb4:	6840      	ldr	r0, [r0, #4]
 8001bb6:	08c0      	lsrs	r0, r0, #3
 8001bb8:	4028      	ands	r0, r5
 8001bba:	d04a      	beq.n	8001c52 <PE_Check_ControlMessage+0x1b6>
 8001bbc:	200a      	movs	r0, #10
 8001bbe:	7720      	strb	r0, [r4, #28]
 8001bc0:	2063      	movs	r0, #99	; 0x63
 8001bc2:	7460      	strb	r0, [r4, #17]
 8001bc4:	2146      	movs	r1, #70	; 0x46
 8001bc6:	e03b      	b.n	8001c40 <PE_Check_ControlMessage+0x1a4>
 8001bc8:	6860      	ldr	r0, [r4, #4]
 8001bca:	6800      	ldr	r0, [r0, #0]
 8001bcc:	0880      	lsrs	r0, r0, #2
 8001bce:	4028      	ands	r0, r5
 8001bd0:	d004      	beq.n	8001bdc <PE_Check_ControlMessage+0x140>
 8001bd2:	6820      	ldr	r0, [r4, #0]
 8001bd4:	6840      	ldr	r0, [r0, #4]
 8001bd6:	08c0      	lsrs	r0, r0, #3
 8001bd8:	4028      	ands	r0, r5
 8001bda:	d03a      	beq.n	8001c52 <PE_Check_ControlMessage+0x1b6>
 8001bdc:	205f      	movs	r0, #95	; 0x5f
 8001bde:	7720      	strb	r0, [r4, #28]
 8001be0:	2064      	movs	r0, #100	; 0x64
 8001be2:	7460      	strb	r0, [r4, #17]
 8001be4:	2160      	movs	r1, #96	; 0x60
 8001be6:	e02b      	b.n	8001c40 <PE_Check_ControlMessage+0x1a4>
 8001be8:	6821      	ldr	r1, [r4, #0]
 8001bea:	8909      	ldrh	r1, [r1, #8]
 8001bec:	0949      	lsrs	r1, r1, #5
 8001bee:	4229      	tst	r1, r5
 8001bf0:	d02f      	beq.n	8001c52 <PE_Check_ControlMessage+0x1b6>
 8001bf2:	7720      	strb	r0, [r4, #28]
 8001bf4:	214d      	movs	r1, #77	; 0x4d
 8001bf6:	7c20      	ldrb	r0, [r4, #16]
 8001bf8:	f7fe fc42 	bl	8000480 <USBPD_PE_Notification>
 8001bfc:	2030      	movs	r0, #48	; 0x30
 8001bfe:	e021      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001c00:	6821      	ldr	r1, [r4, #0]
 8001c02:	8909      	ldrh	r1, [r1, #8]
 8001c04:	0889      	lsrs	r1, r1, #2
 8001c06:	4229      	tst	r1, r5
 8001c08:	d023      	beq.n	8001c52 <PE_Check_ControlMessage+0x1b6>
 8001c0a:	7720      	strb	r0, [r4, #28]
 8001c0c:	2149      	movs	r1, #73	; 0x49
 8001c0e:	7c20      	ldrb	r0, [r4, #16]
 8001c10:	f7fe fc36 	bl	8000480 <USBPD_PE_Notification>
 8001c14:	6860      	ldr	r0, [r4, #4]
 8001c16:	6800      	ldr	r0, [r0, #0]
 8001c18:	0880      	lsrs	r0, r0, #2
 8001c1a:	4005      	ands	r5, r0
 8001c1c:	d011      	beq.n	8001c42 <PE_Check_ControlMessage+0x1a6>
 8001c1e:	202d      	movs	r0, #45	; 0x2d
 8001c20:	e010      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001c22:	6820      	ldr	r0, [r4, #0]
 8001c24:	8900      	ldrh	r0, [r0, #8]
 8001c26:	09c0      	lsrs	r0, r0, #7
 8001c28:	4228      	tst	r0, r5
 8001c2a:	d012      	beq.n	8001c52 <PE_Check_ControlMessage+0x1b6>
 8001c2c:	202f      	movs	r0, #47	; 0x2f
 8001c2e:	e009      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001c30:	2009      	movs	r0, #9
 8001c32:	7720      	strb	r0, [r4, #28]
 8001c34:	e00d      	b.n	8001c52 <PE_Check_ControlMessage+0x1b6>
 8001c36:	200f      	movs	r0, #15
 8001c38:	7720      	strb	r0, [r4, #28]
 8001c3a:	204b      	movs	r0, #75	; 0x4b
 8001c3c:	e002      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001c3e:	2159      	movs	r1, #89	; 0x59
 8001c40:	e00b      	b.n	8001c5a <.text_21>
 8001c42:	2011      	movs	r0, #17
 8001c44:	7460      	strb	r0, [r4, #17]
 8001c46:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001c48:	6860      	ldr	r0, [r4, #4]
 8001c4a:	6800      	ldr	r0, [r0, #0]
 8001c4c:	4006      	ands	r6, r0
 8001c4e:	2e02      	cmp	r6, #2
 8001c50:	d101      	bne.n	8001c56 <PE_Check_ControlMessage+0x1ba>
 8001c52:	7465      	strb	r5, [r4, #17]
 8001c54:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001c56:	7467      	strb	r7, [r4, #17]
 8001c58:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08001c5a <.text_21>:
 8001c5a:	7c20      	ldrb	r0, [r4, #16]
 8001c5c:	f7fe fc10 	bl	8000480 <USBPD_PE_Notification>
 8001c60:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08001c62 <PE_Check_DataMessage>:
 8001c62:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8001c64:	0004      	movs	r4, r0
 8001c66:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8001c68:	2501      	movs	r5, #1
 8001c6a:	2603      	movs	r6, #3
 8001c6c:	2700      	movs	r7, #0
 8001c6e:	06c1      	lsls	r1, r0, #27
 8001c70:	0ec9      	lsrs	r1, r1, #27
 8001c72:	2901      	cmp	r1, #1
 8001c74:	d029      	beq.n	8001cca <PE_Check_DataMessage+0x68>
 8001c76:	2902      	cmp	r1, #2
 8001c78:	d00b      	beq.n	8001c92 <PE_Check_DataMessage+0x30>
 8001c7a:	2903      	cmp	r1, #3
 8001c7c:	d03d      	beq.n	8001cfa <PE_Check_DataMessage+0x98>
 8001c7e:	2906      	cmp	r1, #6
 8001c80:	d079      	beq.n	8001d76 <PE_Check_DataMessage+0x114>
 8001c82:	2907      	cmp	r1, #7
 8001c84:	d100      	bne.n	8001c88 <PE_Check_DataMessage+0x26>
 8001c86:	e085      	b.n	8001d94 <PE_Check_DataMessage+0x132>
 8001c88:	290a      	cmp	r1, #10
 8001c8a:	d078      	beq.n	8001d7e <PE_Check_DataMessage+0x11c>
 8001c8c:	290f      	cmp	r1, #15
 8001c8e:	d06e      	beq.n	8001d6e <PE_Check_DataMessage+0x10c>
 8001c90:	e089      	b.n	8001da6 <PE_Check_DataMessage+0x144>
 8001c92:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001c94:	7881      	ldrb	r1, [r0, #2]
 8001c96:	78c2      	ldrb	r2, [r0, #3]
 8001c98:	0212      	lsls	r2, r2, #8
 8001c9a:	1889      	adds	r1, r1, r2
 8001c9c:	7902      	ldrb	r2, [r0, #4]
 8001c9e:	0412      	lsls	r2, r2, #16
 8001ca0:	1889      	adds	r1, r1, r2
 8001ca2:	7940      	ldrb	r0, [r0, #5]
 8001ca4:	0600      	lsls	r0, r0, #24
 8001ca6:	1808      	adds	r0, r1, r0
 8001ca8:	9000      	str	r0, [sp, #0]
 8001caa:	6860      	ldr	r0, [r4, #4]
 8001cac:	6800      	ldr	r0, [r0, #0]
 8001cae:	0880      	lsrs	r0, r0, #2
 8001cb0:	4028      	ands	r0, r5
 8001cb2:	d07a      	beq.n	8001daa <PE_Check_DataMessage+0x148>
 8001cb4:	2304      	movs	r3, #4
 8001cb6:	466a      	mov	r2, sp
 8001cb8:	2106      	movs	r1, #6
 8001cba:	7c20      	ldrb	r0, [r4, #16]
 8001cbc:	68a6      	ldr	r6, [r4, #8]
 8001cbe:	69b6      	ldr	r6, [r6, #24]
 8001cc0:	47b0      	blx	r6
 8001cc2:	7725      	strb	r5, [r4, #28]
 8001cc4:	84a7      	strh	r7, [r4, #36]	; 0x24
 8001cc6:	2009      	movs	r0, #9
 8001cc8:	e06e      	b.n	8001da8 <PE_Check_DataMessage+0x146>
 8001cca:	6861      	ldr	r1, [r4, #4]
 8001ccc:	6809      	ldr	r1, [r1, #0]
 8001cce:	0889      	lsrs	r1, r1, #2
 8001cd0:	400d      	ands	r5, r1
 8001cd2:	d16a      	bne.n	8001daa <PE_Check_DataMessage+0x148>
 8001cd4:	0980      	lsrs	r0, r0, #6
 8001cd6:	4006      	ands	r6, r0
 8001cd8:	0031      	movs	r1, r6
 8001cda:	7c20      	ldrb	r0, [r4, #16]
 8001cdc:	f7fe ff8a 	bl	8000bf4 <PE_ExtRevisionInteroperability>
 8001ce0:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8001ce2:	0440      	lsls	r0, r0, #17
 8001ce4:	0f40      	lsrs	r0, r0, #29
 8001ce6:	0083      	lsls	r3, r0, #2
 8001ce8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001cea:	1c82      	adds	r2, r0, #2
 8001cec:	2104      	movs	r1, #4
 8001cee:	7c20      	ldrb	r0, [r4, #16]
 8001cf0:	68a5      	ldr	r5, [r4, #8]
 8001cf2:	69ad      	ldr	r5, [r5, #24]
 8001cf4:	47a8      	blx	r5
 8001cf6:	2044      	movs	r0, #68	; 0x44
 8001cf8:	e056      	b.n	8001da8 <PE_Check_DataMessage+0x146>
 8001cfa:	9701      	str	r7, [sp, #4]
 8001cfc:	9700      	str	r7, [sp, #0]
 8001cfe:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001d00:	7881      	ldrb	r1, [r0, #2]
 8001d02:	78c2      	ldrb	r2, [r0, #3]
 8001d04:	0212      	lsls	r2, r2, #8
 8001d06:	1889      	adds	r1, r1, r2
 8001d08:	7902      	ldrb	r2, [r0, #4]
 8001d0a:	0412      	lsls	r2, r2, #16
 8001d0c:	1889      	adds	r1, r1, r2
 8001d0e:	7940      	ldrb	r0, [r0, #5]
 8001d10:	0600      	lsls	r0, r0, #24
 8001d12:	180d      	adds	r5, r1, r0
 8001d14:	466b      	mov	r3, sp
 8001d16:	aa01      	add	r2, sp, #4
 8001d18:	2103      	movs	r1, #3
 8001d1a:	7c20      	ldrb	r0, [r4, #16]
 8001d1c:	68a7      	ldr	r7, [r4, #8]
 8001d1e:	697f      	ldr	r7, [r7, #20]
 8001d20:	47b8      	blx	r7
 8001d22:	2104      	movs	r1, #4
 8001d24:	9800      	ldr	r0, [sp, #0]
 8001d26:	f7ff fb91 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 8001d2a:	2800      	cmp	r0, #0
 8001d2c:	d11d      	bne.n	8001d6a <PE_Check_DataMessage+0x108>
 8001d2e:	6860      	ldr	r0, [r4, #4]
 8001d30:	6800      	ldr	r0, [r0, #0]
 8001d32:	0540      	lsls	r0, r0, #21
 8001d34:	0f40      	lsrs	r0, r0, #29
 8001d36:	2803      	cmp	r0, #3
 8001d38:	d117      	bne.n	8001d6a <PE_Check_DataMessage+0x108>
 8001d3a:	9801      	ldr	r0, [sp, #4]
 8001d3c:	4938      	ldr	r1, [pc, #224]	; (8001e20 <.text_24>)
 8001d3e:	4288      	cmp	r0, r1
 8001d40:	d113      	bne.n	8001d6a <PE_Check_DataMessage+0x108>
 8001d42:	0f28      	lsrs	r0, r5, #28
 8001d44:	2805      	cmp	r0, #5
 8001d46:	d00e      	beq.n	8001d66 <PE_Check_DataMessage+0x104>
 8001d48:	2808      	cmp	r0, #8
 8001d4a:	d00a      	beq.n	8001d62 <PE_Check_DataMessage+0x100>
 8001d4c:	2809      	cmp	r0, #9
 8001d4e:	d003      	beq.n	8001d58 <PE_Check_DataMessage+0xf6>
 8001d50:	280a      	cmp	r0, #10
 8001d52:	d12a      	bne.n	8001daa <PE_Check_DataMessage+0x148>
 8001d54:	2166      	movs	r1, #102	; 0x66
 8001d56:	e000      	b.n	8001d5a <PE_Check_DataMessage+0xf8>
 8001d58:	2165      	movs	r1, #101	; 0x65
 8001d5a:	7c20      	ldrb	r0, [r4, #16]
 8001d5c:	f7fe fb90 	bl	8000480 <USBPD_PE_Notification>
 8001d60:	e003      	b.n	8001d6a <PE_Check_DataMessage+0x108>
 8001d62:	2029      	movs	r0, #41	; 0x29
 8001d64:	e020      	b.n	8001da8 <PE_Check_DataMessage+0x146>
 8001d66:	2027      	movs	r0, #39	; 0x27
 8001d68:	e01e      	b.n	8001da8 <PE_Check_DataMessage+0x146>
 8001d6a:	7466      	strb	r6, [r4, #17]
 8001d6c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001d6e:	0020      	movs	r0, r4
 8001d70:	f003 fabe 	bl	80052f0 <PE_Check_DataMessageVDM>
 8001d74:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001d76:	6820      	ldr	r0, [r4, #0]
 8001d78:	8900      	ldrh	r0, [r0, #8]
 8001d7a:	0900      	lsrs	r0, r0, #4
 8001d7c:	4228      	tst	r0, r5
 8001d7e:	d010      	beq.n	8001da2 <PE_Check_DataMessage+0x140>
 8001d80:	2304      	movs	r3, #4
 8001d82:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001d84:	1c82      	adds	r2, r0, #2
 8001d86:	210b      	movs	r1, #11
 8001d88:	7c20      	ldrb	r0, [r4, #16]
 8001d8a:	68a5      	ldr	r5, [r4, #8]
 8001d8c:	69ad      	ldr	r5, [r5, #24]
 8001d8e:	47a8      	blx	r5
 8001d90:	202c      	movs	r0, #44	; 0x2c
 8001d92:	e009      	b.n	8001da8 <PE_Check_DataMessage+0x146>
 8001d94:	6820      	ldr	r0, [r4, #0]
 8001d96:	8900      	ldrh	r0, [r0, #8]
 8001d98:	0a00      	lsrs	r0, r0, #8
 8001d9a:	4228      	tst	r0, r5
 8001d9c:	d001      	beq.n	8001da2 <PE_Check_DataMessage+0x140>
 8001d9e:	203d      	movs	r0, #61	; 0x3d
 8001da0:	e002      	b.n	8001da8 <PE_Check_DataMessage+0x146>
 8001da2:	7465      	strb	r5, [r4, #17]
 8001da4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001da6:	2011      	movs	r0, #17
 8001da8:	7460      	strb	r0, [r4, #17]
 8001daa:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

08001dac <PE_CheckSendMessageStatus>:
 8001dac:	b510      	push	{r4, lr}
 8001dae:	000c      	movs	r4, r1
 8001db0:	2110      	movs	r1, #16
 8001db2:	2b05      	cmp	r3, #5
 8001db4:	d006      	beq.n	8001dc4 <PE_CheckSendMessageStatus+0x18>
 8001db6:	2b06      	cmp	r3, #6
 8001db8:	d00e      	beq.n	8001dd8 <PE_CheckSendMessageStatus+0x2c>
 8001dba:	2b07      	cmp	r3, #7
 8001dbc:	d011      	beq.n	8001de2 <PE_CheckSendMessageStatus+0x36>
 8001dbe:	2b09      	cmp	r3, #9
 8001dc0:	d008      	beq.n	8001dd4 <PE_CheckSendMessageStatus+0x28>
 8001dc2:	e02a      	b.n	8001e1a <PE_CheckSendMessageStatus+0x6e>
 8001dc4:	9902      	ldr	r1, [sp, #8]
 8001dc6:	7441      	strb	r1, [r0, #17]
 8001dc8:	6941      	ldr	r1, [r0, #20]
 8001dca:	4a16      	ldr	r2, [pc, #88]	; (8001e24 <.text_25>)
 8001dcc:	400a      	ands	r2, r1
 8001dce:	6142      	str	r2, [r0, #20]
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	e022      	b.n	8001e1a <PE_CheckSendMessageStatus+0x6e>
 8001dd4:	2109      	movs	r1, #9
 8001dd6:	e020      	b.n	8001e1a <PE_CheckSendMessageStatus+0x6e>
 8001dd8:	6942      	ldr	r2, [r0, #20]
 8001dda:	024b      	lsls	r3, r1, #9
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	6143      	str	r3, [r0, #20]
 8001de0:	e01b      	b.n	8001e1a <PE_CheckSendMessageStatus+0x6e>
 8001de2:	2c00      	cmp	r4, #0
 8001de4:	d005      	beq.n	8001df2 <PE_CheckSendMessageStatus+0x46>
 8001de6:	2a01      	cmp	r2, #1
 8001de8:	d101      	bne.n	8001dee <PE_CheckSendMessageStatus+0x42>
 8001dea:	2299      	movs	r2, #153	; 0x99
 8001dec:	e014      	b.n	8001e18 <PE_CheckSendMessageStatus+0x6c>
 8001dee:	2107      	movs	r1, #7
 8001df0:	e013      	b.n	8001e1a <PE_CheckSendMessageStatus+0x6e>
 8001df2:	6844      	ldr	r4, [r0, #4]
 8001df4:	6824      	ldr	r4, [r4, #0]
 8001df6:	0a24      	lsrs	r4, r4, #8
 8001df8:	4023      	ands	r3, r4
 8001dfa:	2b04      	cmp	r3, #4
 8001dfc:	d003      	beq.n	8001e06 <PE_CheckSendMessageStatus+0x5a>
 8001dfe:	2a01      	cmp	r2, #1
 8001e00:	d109      	bne.n	8001e16 <PE_CheckSendMessageStatus+0x6a>
 8001e02:	220f      	movs	r2, #15
 8001e04:	e008      	b.n	8001e18 <PE_CheckSendMessageStatus+0x6c>
 8001e06:	2a00      	cmp	r2, #0
 8001e08:	d1fb      	bne.n	8001e02 <PE_CheckSendMessageStatus+0x56>
 8001e0a:	6882      	ldr	r2, [r0, #8]
 8001e0c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001e0e:	2a00      	cmp	r2, #0
 8001e10:	d0f7      	beq.n	8001e02 <PE_CheckSendMessageStatus+0x56>
 8001e12:	2292      	movs	r2, #146	; 0x92
 8001e14:	e000      	b.n	8001e18 <PE_CheckSendMessageStatus+0x6c>
 8001e16:	2211      	movs	r2, #17
 8001e18:	7442      	strb	r2, [r0, #17]
 8001e1a:	0008      	movs	r0, r1
 8001e1c:	bd10      	pop	{r4, pc}
	...

08001e20 <.text_24>:
 8001e20:	00001388 	.word	0x00001388

08001e24 <.text_25>:
 8001e24:	ffffbfff 	.word	0xffffbfff

08001e28 <USBPD_PE_StateMachine_SNK>:
 8001e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e2a:	b08c      	sub	sp, #48	; 0x30
 8001e2c:	0004      	movs	r4, r0
 8001e2e:	4828      	ldr	r0, [pc, #160]	; (8001ed0 <USBPD_PE_StateMachine_SNK+0xa8>)
 8001e30:	00a1      	lsls	r1, r4, #2
 8001e32:	5845      	ldr	r5, [r0, r1]
 8001e34:	7c68      	ldrb	r0, [r5, #17]
 8001e36:	2848      	cmp	r0, #72	; 0x48
 8001e38:	d133      	bne.n	8001ea2 <USBPD_PE_StateMachine_SNK+0x7a>
 8001e3a:	0028      	movs	r0, r5
 8001e3c:	f7fe fe72 	bl	8000b24 <PE_Reset_ZI>
 8001e40:	0028      	movs	r0, r5
 8001e42:	f7fe fea5 	bl	8000b90 <PE_Reset_Counter>
 8001e46:	6828      	ldr	r0, [r5, #0]
 8001e48:	7900      	ldrb	r0, [r0, #4]
 8001e4a:	0783      	lsls	r3, r0, #30
 8001e4c:	0f9b      	lsrs	r3, r3, #30
 8001e4e:	2200      	movs	r2, #0
 8001e50:	2100      	movs	r1, #0
 8001e52:	7c28      	ldrb	r0, [r5, #16]
 8001e54:	f003 fc35 	bl	80056c2 <USBPD_PRL_SetHeader>
 8001e58:	6868      	ldr	r0, [r5, #4]
 8001e5a:	6801      	ldr	r1, [r0, #0]
 8001e5c:	2208      	movs	r2, #8
 8001e5e:	4391      	bics	r1, r2
 8001e60:	6001      	str	r1, [r0, #0]
 8001e62:	6868      	ldr	r0, [r5, #4]
 8001e64:	6801      	ldr	r1, [r0, #0]
 8001e66:	2203      	movs	r2, #3
 8001e68:	4391      	bics	r1, r2
 8001e6a:	682a      	ldr	r2, [r5, #0]
 8001e6c:	7912      	ldrb	r2, [r2, #4]
 8001e6e:	0792      	lsls	r2, r2, #30
 8001e70:	0f92      	lsrs	r2, r2, #30
 8001e72:	430a      	orrs	r2, r1
 8001e74:	6002      	str	r2, [r0, #0]
 8001e76:	2101      	movs	r1, #1
 8001e78:	7c28      	ldrb	r0, [r5, #16]
 8001e7a:	f003 fc93 	bl	80057a4 <USBPD_PRL_SOPCapability>
 8001e7e:	7c28      	ldrb	r0, [r5, #16]
 8001e80:	f003 fefc 	bl	8005c7c <USBPD_PRL_Reset>
 8001e84:	203e      	movs	r0, #62	; 0x3e
 8001e86:	7468      	strb	r0, [r5, #17]
 8001e88:	7ca9      	ldrb	r1, [r5, #18]
 8001e8a:	293e      	cmp	r1, #62	; 0x3e
 8001e8c:	d009      	beq.n	8001ea2 <USBPD_PE_StateMachine_SNK+0x7a>
 8001e8e:	74a8      	strb	r0, [r5, #18]
 8001e90:	2000      	movs	r0, #0
 8001e92:	9000      	str	r0, [sp, #0]
 8001e94:	2300      	movs	r3, #0
 8001e96:	223e      	movs	r2, #62	; 0x3e
 8001e98:	7c29      	ldrb	r1, [r5, #16]
 8001e9a:	2004      	movs	r0, #4
 8001e9c:	4eb1      	ldr	r6, [pc, #708]	; (8002164 <__iar_annotation$$branch+0x4>)
 8001e9e:	6836      	ldr	r6, [r6, #0]
 8001ea0:	47b0      	blx	r6
 8001ea2:	6968      	ldr	r0, [r5, #20]
 8001ea4:	0341      	lsls	r1, r0, #13
 8001ea6:	0fc9      	lsrs	r1, r1, #31
 8001ea8:	d006      	beq.n	8001eb8 <USBPD_PE_StateMachine_SNK+0x90>
 8001eaa:	49af      	ldr	r1, [pc, #700]	; (8002168 <__iar_annotation$$branch+0x8>)
 8001eac:	4001      	ands	r1, r0
 8001eae:	6169      	str	r1, [r5, #20]
 8001eb0:	2164      	movs	r1, #100	; 0x64
 8001eb2:	7c28      	ldrb	r0, [r5, #16]
 8001eb4:	f7fe fae4 	bl	8000480 <USBPD_PE_Notification>
 8001eb8:	0028      	movs	r0, r5
 8001eba:	f7fe fd15 	bl	80008e8 <PE_Get_RxEvent>
 8001ebe:	4669      	mov	r1, sp
 8001ec0:	7308      	strb	r0, [r1, #12]
 8001ec2:	4668      	mov	r0, sp
 8001ec4:	7b00      	ldrb	r0, [r0, #12]
 8001ec6:	2803      	cmp	r0, #3
 8001ec8:	d104      	bne.n	8001ed4 <USBPD_PE_StateMachine_SNK+0xac>
 8001eca:	2001      	movs	r0, #1
 8001ecc:	b00d      	add	sp, #52	; 0x34
 8001ece:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ed0:	2000052c 	.word	0x2000052c
 8001ed4:	4668      	mov	r0, sp
 8001ed6:	7344      	strb	r4, [r0, #13]
 8001ed8:	2402      	movs	r4, #2
 8001eda:	6868      	ldr	r0, [r5, #4]
 8001edc:	6800      	ldr	r0, [r0, #0]
 8001ede:	04c1      	lsls	r1, r0, #19
 8001ee0:	0fc9      	lsrs	r1, r1, #31
 8001ee2:	d100      	bne.n	8001ee6 <USBPD_PE_StateMachine_SNK+0xbe>
 8001ee4:	e148      	b.n	8002178 <__iar_annotation$$branch+0x18>
 8001ee6:	6968      	ldr	r0, [r5, #20]
 8001ee8:	0381      	lsls	r1, r0, #14
 8001eea:	0fc9      	lsrs	r1, r1, #31
 8001eec:	d014      	beq.n	8001f18 <USBPD_PE_StateMachine_SNK+0xf0>
 8001eee:	21a7      	movs	r1, #167	; 0xa7
 8001ef0:	7469      	strb	r1, [r5, #17]
 8001ef2:	4a9e      	ldr	r2, [pc, #632]	; (800216c <__iar_annotation$$branch+0xc>)
 8001ef4:	4002      	ands	r2, r0
 8001ef6:	616a      	str	r2, [r5, #20]
 8001ef8:	2000      	movs	r0, #0
 8001efa:	2232      	movs	r2, #50	; 0x32
 8001efc:	54a8      	strb	r0, [r5, r2]
 8001efe:	7ca8      	ldrb	r0, [r5, #18]
 8001f00:	28a7      	cmp	r0, #167	; 0xa7
 8001f02:	d02b      	beq.n	8001f5c <USBPD_PE_StateMachine_SNK+0x134>
 8001f04:	74a9      	strb	r1, [r5, #18]
 8001f06:	2000      	movs	r0, #0
 8001f08:	9000      	str	r0, [sp, #0]
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	22a7      	movs	r2, #167	; 0xa7
 8001f0e:	7c29      	ldrb	r1, [r5, #16]
 8001f10:	2004      	movs	r0, #4
 8001f12:	4e94      	ldr	r6, [pc, #592]	; (8002164 <__iar_annotation$$branch+0x4>)
 8001f14:	6836      	ldr	r6, [r6, #0]
 8001f16:	47b0      	blx	r6
 8001f18:	2032      	movs	r0, #50	; 0x32
 8001f1a:	5c28      	ldrb	r0, [r5, r0]
 8001f1c:	280f      	cmp	r0, #15
 8001f1e:	d001      	beq.n	8001f24 <USBPD_PE_StateMachine_SNK+0xfc>
 8001f20:	2814      	cmp	r0, #20
 8001f22:	d11b      	bne.n	8001f5c <USBPD_PE_StateMachine_SNK+0x134>
 8001f24:	4668      	mov	r0, sp
 8001f26:	7b00      	ldrb	r0, [r0, #12]
 8001f28:	2814      	cmp	r0, #20
 8001f2a:	d005      	beq.n	8001f38 <USBPD_PE_StateMachine_SNK+0x110>
 8001f2c:	2014      	movs	r0, #20
 8001f2e:	4669      	mov	r1, sp
 8001f30:	7308      	strb	r0, [r1, #12]
 8001f32:	0028      	movs	r0, r5
 8001f34:	f7fe fd0f 	bl	8000956 <PE_Clear_RxEvent>
 8001f38:	2032      	movs	r0, #50	; 0x32
 8001f3a:	5c2a      	ldrb	r2, [r5, r0]
 8001f3c:	746a      	strb	r2, [r5, #17]
 8001f3e:	2000      	movs	r0, #0
 8001f40:	2132      	movs	r1, #50	; 0x32
 8001f42:	5468      	strb	r0, [r5, r1]
 8001f44:	7ca8      	ldrb	r0, [r5, #18]
 8001f46:	4290      	cmp	r0, r2
 8001f48:	d008      	beq.n	8001f5c <USBPD_PE_StateMachine_SNK+0x134>
 8001f4a:	74aa      	strb	r2, [r5, #18]
 8001f4c:	2000      	movs	r0, #0
 8001f4e:	9000      	str	r0, [sp, #0]
 8001f50:	2300      	movs	r3, #0
 8001f52:	7c29      	ldrb	r1, [r5, #16]
 8001f54:	2004      	movs	r0, #4
 8001f56:	4e83      	ldr	r6, [pc, #524]	; (8002164 <__iar_annotation$$branch+0x4>)
 8001f58:	6836      	ldr	r6, [r6, #0]
 8001f5a:	47b0      	blx	r6
 8001f5c:	4668      	mov	r0, sp
 8001f5e:	7b00      	ldrb	r0, [r0, #12]
 8001f60:	2811      	cmp	r0, #17
 8001f62:	d11f      	bne.n	8001fa4 <USBPD_PE_StateMachine_SNK+0x17c>
 8001f64:	6868      	ldr	r0, [r5, #4]
 8001f66:	6800      	ldr	r0, [r0, #0]
 8001f68:	0701      	lsls	r1, r0, #28
 8001f6a:	0fc9      	lsrs	r1, r1, #31
 8001f6c:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 8001f6e:	0680      	lsls	r0, r0, #26
 8001f70:	0fc2      	lsrs	r2, r0, #31
 8001f72:	4291      	cmp	r1, r2
 8001f74:	d116      	bne.n	8001fa4 <USBPD_PE_StateMachine_SNK+0x17c>
 8001f76:	2014      	movs	r0, #20
 8001f78:	4669      	mov	r1, sp
 8001f7a:	7308      	strb	r0, [r1, #12]
 8001f7c:	0028      	movs	r0, r5
 8001f7e:	f7fe fcea 	bl	8000956 <PE_Clear_RxEvent>
 8001f82:	2092      	movs	r0, #146	; 0x92
 8001f84:	7468      	strb	r0, [r5, #17]
 8001f86:	7ca8      	ldrb	r0, [r5, #18]
 8001f88:	2892      	cmp	r0, #146	; 0x92
 8001f8a:	d100      	bne.n	8001f8e <USBPD_PE_StateMachine_SNK+0x166>
 8001f8c:	e104      	b.n	8002198 <__iar_annotation$$branch+0x38>
 8001f8e:	2092      	movs	r0, #146	; 0x92
 8001f90:	74a8      	strb	r0, [r5, #18]
 8001f92:	2000      	movs	r0, #0
 8001f94:	9000      	str	r0, [sp, #0]
 8001f96:	2300      	movs	r3, #0
 8001f98:	2292      	movs	r2, #146	; 0x92
 8001f9a:	7c29      	ldrb	r1, [r5, #16]
 8001f9c:	2004      	movs	r0, #4
 8001f9e:	4e71      	ldr	r6, [pc, #452]	; (8002164 <__iar_annotation$$branch+0x4>)
 8001fa0:	6836      	ldr	r6, [r6, #0]
 8001fa2:	47b0      	blx	r6
 8001fa4:	7c68      	ldrb	r0, [r5, #17]
 8001fa6:	4669      	mov	r1, sp
 8001fa8:	7008      	strb	r0, [r1, #0]
 8001faa:	4f71      	ldr	r7, [pc, #452]	; (8002170 <__iar_annotation$$branch+0x10>)
 8001fac:	20f0      	movs	r0, #240	; 0xf0
 8001fae:	0200      	lsls	r0, r0, #8
 8001fb0:	4e70      	ldr	r6, [pc, #448]	; (8002174 <__iar_annotation$$branch+0x14>)
 8001fb2:	2104      	movs	r1, #4
 8001fb4:	466a      	mov	r2, sp
 8001fb6:	7812      	ldrb	r2, [r2, #0]
 8001fb8:	2a00      	cmp	r2, #0
 8001fba:	d100      	bne.n	8001fbe <USBPD_PE_StateMachine_SNK+0x196>
 8001fbc:	e0e0      	b.n	8002180 <__iar_annotation$$branch+0x20>
 8001fbe:	1e52      	subs	r2, r2, #1
 8001fc0:	d040      	beq.n	8002044 <__iar_annotation$$branch+0x8>
 8001fc2:	1e92      	subs	r2, r2, #2
 8001fc4:	2a01      	cmp	r2, #1
 8001fc6:	d800      	bhi.n	8001fca <USBPD_PE_StateMachine_SNK+0x1a2>
 8001fc8:	e323      	b.n	8002612 <__iar_annotation$$branch+0x4b2>
 8001fca:	1e92      	subs	r2, r2, #2
 8001fcc:	d100      	bne.n	8001fd0 <USBPD_PE_StateMachine_SNK+0x1a8>
 8001fce:	e1fb      	b.n	80023c8 <__iar_annotation$$branch+0x268>
 8001fd0:	3a0a      	subs	r2, #10
 8001fd2:	d100      	bne.n	8001fd6 <USBPD_PE_StateMachine_SNK+0x1ae>
 8001fd4:	e1fd      	b.n	80023d2 <__iar_annotation$$branch+0x272>
 8001fd6:	1e52      	subs	r2, r2, #1
 8001fd8:	d100      	bne.n	8001fdc <USBPD_PE_StateMachine_SNK+0x1b4>
 8001fda:	e299      	b.n	8002510 <__iar_annotation$$branch+0x3b0>
 8001fdc:	1e52      	subs	r2, r2, #1
 8001fde:	d100      	bne.n	8001fe2 <USBPD_PE_StateMachine_SNK+0x1ba>
 8001fe0:	e2a3      	b.n	800252a <__iar_annotation$$branch+0x3ca>
 8001fe2:	1ed2      	subs	r2, r2, #3
 8001fe4:	d100      	bne.n	8001fe8 <USBPD_PE_StateMachine_SNK+0x1c0>
 8001fe6:	e228      	b.n	800243a <__iar_annotation$$branch+0x2da>
 8001fe8:	1f12      	subs	r2, r2, #4
 8001fea:	2a01      	cmp	r2, #1
 8001fec:	d92a      	bls.n	8002044 <__iar_annotation$$branch+0x8>
 8001fee:	1e92      	subs	r2, r2, #2
 8001ff0:	d100      	bne.n	8001ff4 <USBPD_PE_StateMachine_SNK+0x1cc>
 8001ff2:	e2d2      	b.n	800259a <__iar_annotation$$branch+0x43a>
 8001ff4:	1ed2      	subs	r2, r2, #3
 8001ff6:	d025      	beq.n	8002044 <__iar_annotation$$branch+0x8>
 8001ff8:	1e52      	subs	r2, r2, #1
 8001ffa:	d100      	bne.n	8001ffe <USBPD_PE_StateMachine_SNK+0x1d6>
 8001ffc:	e3c3      	b.n	8002786 <__iar_annotation$$branch+0x626>
 8001ffe:	1f12      	subs	r2, r2, #4
 8002000:	d100      	bne.n	8002004 <USBPD_PE_StateMachine_SNK+0x1dc>
 8002002:	e316      	b.n	8002632 <__iar_annotation$$branch+0x4d2>
 8002004:	1f52      	subs	r2, r2, #5
 8002006:	2a02      	cmp	r2, #2
 8002008:	d91c      	bls.n	8002044 <__iar_annotation$$branch+0x8>
 800200a:	1ed2      	subs	r2, r2, #3
 800200c:	d100      	bne.n	8002010 <USBPD_PE_StateMachine_SNK+0x1e8>
 800200e:	e2f7      	b.n	8002600 <__iar_annotation$$branch+0x4a0>
 8002010:	1e52      	subs	r2, r2, #1
 8002012:	d101      	bne.n	8002018 <__iar_annotation$$branch+0x4>

08002014 <__iar_annotation$$branch>:
 8002014:	f000 fc39 	bl	800288a <__iar_annotation$$branch+0x72a>
 8002018:	1e52      	subs	r2, r2, #1
 800201a:	d013      	beq.n	8002044 <__iar_annotation$$branch+0x8>
 800201c:	1e92      	subs	r2, r2, #2
 800201e:	d101      	bne.n	8002024 <__iar_annotation$$branch+0x4>

08002020 <__iar_annotation$$branch>:
 8002020:	f000 fc80 	bl	8002924 <__iar_annotation$$branch+0x7c4>
 8002024:	1e52      	subs	r2, r2, #1
 8002026:	2a01      	cmp	r2, #1
 8002028:	d90c      	bls.n	8002044 <__iar_annotation$$branch+0x8>
 800202a:	1e92      	subs	r2, r2, #2
 800202c:	d001      	beq.n	8002032 <__iar_annotation$$branch+0x12>
 800202e:	1e92      	subs	r2, r2, #2
 8002030:	2a05      	cmp	r2, #5
 8002032:	d801      	bhi.n	8002038 <__iar_annotation$$branch+0x4>

08002034 <__iar_annotation$$branch>:
 8002034:	f000 fcbc 	bl	80029b0 <__iar_annotation$$branch+0x850>
 8002038:	1f92      	subs	r2, r2, #6
 800203a:	d101      	bne.n	8002040 <__iar_annotation$$branch+0x4>

0800203c <__iar_annotation$$branch>:
 800203c:	f000 fc86 	bl	800294c <__iar_annotation$$branch+0x7ec>
 8002040:	1e52      	subs	r2, r2, #1
 8002042:	2a03      	cmp	r2, #3
 8002044:	d801      	bhi.n	800204a <__iar_annotation$$branch+0x4>

08002046 <__iar_annotation$$branch>:
 8002046:	f000 fcb7 	bl	80029b8 <__iar_annotation$$branch+0x858>
 800204a:	1f12      	subs	r2, r2, #4
 800204c:	d100      	bne.n	8002050 <__iar_annotation$$branch+0xa>
 800204e:	e0af      	b.n	80021b0 <__iar_annotation$$branch+0x50>
 8002050:	1e92      	subs	r2, r2, #2
 8002052:	d100      	bne.n	8002056 <__iar_annotation$$branch+0x10>
 8002054:	e221      	b.n	800249a <__iar_annotation$$branch+0x33a>
 8002056:	1ed2      	subs	r2, r2, #3
 8002058:	d100      	bne.n	800205c <__iar_annotation$$branch+0x16>
 800205a:	e0c1      	b.n	80021e0 <__iar_annotation$$branch+0x80>
 800205c:	1e52      	subs	r2, r2, #1
 800205e:	d100      	bne.n	8002062 <__iar_annotation$$branch+0x1c>
 8002060:	e100      	b.n	8002264 <__iar_annotation$$branch+0x104>
 8002062:	1e52      	subs	r2, r2, #1
 8002064:	d100      	bne.n	8002068 <__iar_annotation$$branch+0x22>
 8002066:	e10f      	b.n	8002288 <__iar_annotation$$branch+0x128>
 8002068:	1e52      	subs	r2, r2, #1
 800206a:	d100      	bne.n	800206e <__iar_annotation$$branch+0x28>
 800206c:	e128      	b.n	80022c0 <__iar_annotation$$branch+0x160>
 800206e:	1e52      	subs	r2, r2, #1
 8002070:	d100      	bne.n	8002074 <__iar_annotation$$branch+0x2e>
 8002072:	e178      	b.n	8002366 <__iar_annotation$$branch+0x206>
 8002074:	1e92      	subs	r2, r2, #2
 8002076:	d0a6      	beq.n	8001fc6 <USBPD_PE_StateMachine_SNK+0x19e>
 8002078:	1e92      	subs	r2, r2, #2
 800207a:	d0e3      	beq.n	8002044 <__iar_annotation$$branch+0x8>
 800207c:	1e52      	subs	r2, r2, #1
 800207e:	d101      	bne.n	8002084 <__iar_annotation$$branch+0x4>

08002080 <__iar_annotation$$branch>:
 8002080:	f000 fbe5 	bl	800284e <__iar_annotation$$branch+0x6ee>
 8002084:	1f12      	subs	r2, r2, #4
 8002086:	d100      	bne.n	800208a <__iar_annotation$$branch+0xa>
 8002088:	e26a      	b.n	8002560 <__iar_annotation$$branch+0x400>
 800208a:	1ed2      	subs	r2, r2, #3
 800208c:	d100      	bne.n	8002090 <__iar_annotation$$branch+0x10>
 800208e:	e334      	b.n	80026fa <__iar_annotation$$branch+0x59a>
 8002090:	1f52      	subs	r2, r2, #5
 8002092:	d100      	bne.n	8002096 <__iar_annotation$$branch+0x16>
 8002094:	e388      	b.n	80027a8 <__iar_annotation$$branch+0x648>
 8002096:	1e52      	subs	r2, r2, #1
 8002098:	d100      	bne.n	800209c <__iar_annotation$$branch+0x1c>
 800209a:	e2ff      	b.n	800269c <__iar_annotation$$branch+0x53c>
 800209c:	3a09      	subs	r2, #9
 800209e:	2a02      	cmp	r2, #2
 80020a0:	d9d0      	bls.n	8002044 <__iar_annotation$$branch+0x8>
 80020a2:	1ed2      	subs	r2, r2, #3
 80020a4:	d101      	bne.n	80020aa <__iar_annotation$$branch+0x4>

080020a6 <__iar_annotation$$branch>:
 80020a6:	f000 fc01 	bl	80028ac <__iar_annotation$$branch+0x74c>
 80020aa:	1e52      	subs	r2, r2, #1
 80020ac:	d101      	bne.n	80020b2 <__iar_annotation$$branch+0x4>

080020ae <__iar_annotation$$branch>:
 80020ae:	f000 fc0f 	bl	80028d0 <__iar_annotation$$branch+0x770>
 80020b2:	1e52      	subs	r2, r2, #1
 80020b4:	2a01      	cmp	r2, #1
 80020b6:	d9c5      	bls.n	8002044 <__iar_annotation$$branch+0x8>
 80020b8:	3a0d      	subs	r2, #13
 80020ba:	d0c3      	beq.n	8002044 <__iar_annotation$$branch+0x8>
 80020bc:	3a12      	subs	r2, #18
 80020be:	d101      	bne.n	80020c4 <__iar_annotation$$branch+0x4>

080020c0 <__iar_annotation$$branch>:
 80020c0:	f000 fc92 	bl	80029e8 <__iar_annotation$$branch+0x888>
 80020c4:	3a0c      	subs	r2, #12
 80020c6:	d067      	beq.n	8002198 <__iar_annotation$$branch+0x38>
 80020c8:	1e52      	subs	r2, r2, #1
 80020ca:	2a02      	cmp	r2, #2
 80020cc:	d9ba      	bls.n	8002044 <__iar_annotation$$branch+0x8>
 80020ce:	1f52      	subs	r2, r2, #5
 80020d0:	d100      	bne.n	80020d4 <__iar_annotation$$branch+0x14>
 80020d2:	e271      	b.n	80025b8 <__iar_annotation$$branch+0x458>
 80020d4:	1e52      	subs	r2, r2, #1
 80020d6:	d0b5      	beq.n	8002044 <__iar_annotation$$branch+0x8>
 80020d8:	1e52      	subs	r2, r2, #1
 80020da:	d100      	bne.n	80020de <__iar_annotation$$branch+0x1e>
 80020dc:	e174      	b.n	80023c8 <__iar_annotation$$branch+0x268>
 80020de:	1e52      	subs	r2, r2, #1
 80020e0:	d100      	bne.n	80020e4 <__iar_annotation$$branch+0x24>
 80020e2:	e1be      	b.n	8002462 <__iar_annotation$$branch+0x302>
 80020e4:	1e52      	subs	r2, r2, #1
 80020e6:	2a08      	cmp	r2, #8
 80020e8:	d801      	bhi.n	80020ee <__iar_annotation$$branch+0x4>

080020ea <__iar_annotation$$branch>:
 80020ea:	f000 fc6a 	bl	80029c2 <__iar_annotation$$branch+0x862>
 80020ee:	3a0b      	subs	r2, #11
 80020f0:	d101      	bne.n	80020f6 <__iar_annotation$$branch+0x4>

080020f2 <__iar_annotation$$branch>:
 80020f2:	f000 fc7f 	bl	80029f4 <__iar_annotation$$branch+0x894>
 80020f6:	a903      	add	r1, sp, #12
 80020f8:	0028      	movs	r0, r5
 80020fa:	f002 f9e3 	bl	80044c4 <PE_StateMachine_VDM>
 80020fe:	0004      	movs	r4, r0
 8002100:	7c6a      	ldrb	r2, [r5, #17]
 8002102:	7ca8      	ldrb	r0, [r5, #18]
 8002104:	4290      	cmp	r0, r2
 8002106:	d008      	beq.n	800211a <__iar_annotation$$branch+0x28>
 8002108:	74aa      	strb	r2, [r5, #18]
 800210a:	2000      	movs	r0, #0
 800210c:	9000      	str	r0, [sp, #0]
 800210e:	2300      	movs	r3, #0
 8002110:	7c29      	ldrb	r1, [r5, #16]
 8002112:	2004      	movs	r0, #4
 8002114:	4e13      	ldr	r6, [pc, #76]	; (8002164 <__iar_annotation$$branch+0x4>)
 8002116:	6836      	ldr	r6, [r6, #0]
 8002118:	47b0      	blx	r6
 800211a:	4e12      	ldr	r6, [pc, #72]	; (8002164 <__iar_annotation$$branch+0x4>)
 800211c:	4668      	mov	r0, sp
 800211e:	7b00      	ldrb	r0, [r0, #12]
 8002120:	2814      	cmp	r0, #20
 8002122:	d101      	bne.n	8002128 <__iar_annotation$$branch+0x4>

08002124 <__iar_annotation$$branch>:
 8002124:	f000 fc73 	bl	8002a0e <__iar_annotation$$branch+0x8ae>
 8002128:	0028      	movs	r0, r5
 800212a:	f7fe fc5b 	bl	80009e4 <PE_Check_AMSConflict>
 800212e:	2815      	cmp	r0, #21
 8002130:	d109      	bne.n	8002146 <__iar_annotation$$branch+0x22>
 8002132:	4668      	mov	r0, sp
 8002134:	7b00      	ldrb	r0, [r0, #12]
 8002136:	2814      	cmp	r0, #20
 8002138:	d005      	beq.n	8002146 <__iar_annotation$$branch+0x22>
 800213a:	2014      	movs	r0, #20
 800213c:	4669      	mov	r1, sp
 800213e:	7308      	strb	r0, [r1, #12]
 8002140:	0028      	movs	r0, r5
 8002142:	f7fe fc08 	bl	8000956 <PE_Clear_RxEvent>
 8002146:	7c6a      	ldrb	r2, [r5, #17]
 8002148:	7ca8      	ldrb	r0, [r5, #18]
 800214a:	4290      	cmp	r0, r2
 800214c:	d007      	beq.n	800215e <__iar_annotation$$branch+0x3a>
 800214e:	74aa      	strb	r2, [r5, #18]
 8002150:	2000      	movs	r0, #0
 8002152:	9000      	str	r0, [sp, #0]
 8002154:	2300      	movs	r3, #0
 8002156:	7c29      	ldrb	r1, [r5, #16]
 8002158:	2004      	movs	r0, #4
 800215a:	6834      	ldr	r4, [r6, #0]
 800215c:	47a0      	blx	r4
 800215e:	2400      	movs	r4, #0

08002160 <__iar_annotation$$branch>:
 8002160:	f000 fc74 	bl	8002a4c <__iar_annotation$$branch+0x8ec>
 8002164:	20000000 	.word	0x20000000
 8002168:	fffbffff 	.word	0xfffbffff
 800216c:	fffdffff 	.word	0xfffdffff
 8002170:	000081f4 	.word	0x000081f4
 8002174:	0000801b 	.word	0x0000801b
 8002178:	2400      	movs	r4, #0
 800217a:	43e4      	mvns	r4, r4
 800217c:	0020      	movs	r0, r4
 800217e:	e6a5      	b.n	8001ecc <USBPD_PE_StateMachine_SNK+0xa4>
 8002180:	6868      	ldr	r0, [r5, #4]
 8002182:	6801      	ldr	r1, [r0, #0]
 8002184:	2210      	movs	r2, #16
 8002186:	4391      	bics	r1, r2
 8002188:	6001      	str	r1, [r0, #0]
 800218a:	215f      	movs	r1, #95	; 0x5f
 800218c:	7c28      	ldrb	r0, [r5, #16]
 800218e:	f7fe f977 	bl	8000480 <USBPD_PE_Notification>
 8002192:	2400      	movs	r4, #0
 8002194:	43e4      	mvns	r4, r4
 8002196:	e7b3      	b.n	8002100 <__iar_annotation$$branch+0xe>
 8002198:	6868      	ldr	r0, [r5, #4]
 800219a:	6801      	ldr	r1, [r0, #0]
 800219c:	2210      	movs	r2, #16
 800219e:	4391      	bics	r1, r2
 80021a0:	6001      	str	r1, [r0, #0]
 80021a2:	68a8      	ldr	r0, [r5, #8]
 80021a4:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80021a6:	2900      	cmp	r1, #0
 80021a8:	d0f3      	beq.n	8002192 <__iar_annotation$$branch+0x32>
 80021aa:	7c28      	ldrb	r0, [r5, #16]
 80021ac:	4788      	blx	r1
 80021ae:	e7f0      	b.n	8002192 <__iar_annotation$$branch+0x32>
 80021b0:	6868      	ldr	r0, [r5, #4]
 80021b2:	6801      	ldr	r1, [r0, #0]
 80021b4:	2201      	movs	r2, #1
 80021b6:	0b0b      	lsrs	r3, r1, #12
 80021b8:	4013      	ands	r3, r2
 80021ba:	d0a1      	beq.n	8002100 <__iar_annotation$$branch+0xe>
 80021bc:	078b      	lsls	r3, r1, #30
 80021be:	0f9b      	lsrs	r3, r3, #30
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d101      	bne.n	80021c8 <__iar_annotation$$branch+0x68>
 80021c4:	2300      	movs	r3, #0
 80021c6:	e000      	b.n	80021ca <__iar_annotation$$branch+0x6a>
 80021c8:	2320      	movs	r3, #32
 80021ca:	2420      	movs	r4, #32
 80021cc:	43a1      	bics	r1, r4
 80021ce:	430b      	orrs	r3, r1
 80021d0:	6003      	str	r3, [r0, #0]
 80021d2:	772a      	strb	r2, [r5, #28]
 80021d4:	83ef      	strh	r7, [r5, #30]
 80021d6:	24fa      	movs	r4, #250	; 0xfa
 80021d8:	0064      	lsls	r4, r4, #1
 80021da:	2043      	movs	r0, #67	; 0x43
 80021dc:	7468      	strb	r0, [r5, #17]
 80021de:	e78f      	b.n	8002100 <__iar_annotation$$branch+0xe>
 80021e0:	4668      	mov	r0, sp
 80021e2:	7b00      	ldrb	r0, [r0, #12]
 80021e4:	2811      	cmp	r0, #17
 80021e6:	d135      	bne.n	8002254 <__iar_annotation$$branch+0xf4>
 80021e8:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 80021ea:	0bc2      	lsrs	r2, r0, #15
 80021ec:	d12c      	bne.n	8002248 <__iar_annotation$$branch+0xe8>
 80021ee:	2607      	movs	r6, #7
 80021f0:	0b02      	lsrs	r2, r0, #12
 80021f2:	4232      	tst	r2, r6
 80021f4:	d028      	beq.n	8002248 <__iar_annotation$$branch+0xe8>
 80021f6:	06c2      	lsls	r2, r0, #27
 80021f8:	0ed2      	lsrs	r2, r2, #27
 80021fa:	2a01      	cmp	r2, #1
 80021fc:	d124      	bne.n	8002248 <__iar_annotation$$branch+0xe8>
 80021fe:	2200      	movs	r2, #0
 8002200:	4bc1      	ldr	r3, [pc, #772]	; (8002508 <__iar_annotation$$branch+0x3a8>)
 8002202:	18eb      	adds	r3, r5, r3
 8002204:	709a      	strb	r2, [r3, #2]
 8002206:	696a      	ldr	r2, [r5, #20]
 8002208:	4311      	orrs	r1, r2
 800220a:	6169      	str	r1, [r5, #20]
 800220c:	0600      	lsls	r0, r0, #24
 800220e:	0f81      	lsrs	r1, r0, #30
 8002210:	4668      	mov	r0, sp
 8002212:	7b40      	ldrb	r0, [r0, #13]
 8002214:	f7fe fcee 	bl	8000bf4 <PE_ExtRevisionInteroperability>
 8002218:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 800221a:	0b00      	lsrs	r0, r0, #12
 800221c:	4006      	ands	r6, r0
 800221e:	00b3      	lsls	r3, r6, #2
 8002220:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8002222:	1c82      	adds	r2, r0, #2
 8002224:	2104      	movs	r1, #4
 8002226:	7c28      	ldrb	r0, [r5, #16]
 8002228:	68ae      	ldr	r6, [r5, #8]
 800222a:	69b6      	ldr	r6, [r6, #24]
 800222c:	47b0      	blx	r6
 800222e:	2001      	movs	r0, #1
 8002230:	7728      	strb	r0, [r5, #28]
 8002232:	6868      	ldr	r0, [r5, #4]
 8002234:	6801      	ldr	r1, [r0, #0]
 8002236:	2210      	movs	r2, #16
 8002238:	4391      	bics	r1, r2
 800223a:	6001      	str	r1, [r0, #0]
 800223c:	2044      	movs	r0, #68	; 0x44
 800223e:	7468      	strb	r0, [r5, #17]
 8002240:	4668      	mov	r0, sp
 8002242:	7b00      	ldrb	r0, [r0, #12]
 8002244:	2814      	cmp	r0, #20
 8002246:	d005      	beq.n	8002254 <__iar_annotation$$branch+0xf4>
 8002248:	2014      	movs	r0, #20
 800224a:	4669      	mov	r1, sp
 800224c:	7308      	strb	r0, [r1, #12]
 800224e:	0028      	movs	r0, r5
 8002250:	f7fe fb81 	bl	8000956 <PE_Clear_RxEvent>
 8002254:	8be8      	ldrh	r0, [r5, #30]
 8002256:	03a1      	lsls	r1, r4, #14
 8002258:	4288      	cmp	r0, r1
 800225a:	d102      	bne.n	8002262 <__iar_annotation$$branch+0x102>
 800225c:	200f      	movs	r0, #15
 800225e:	7468      	strb	r0, [r5, #17]
 8002260:	2400      	movs	r4, #0
 8002262:	e74d      	b.n	8002100 <__iar_annotation$$branch+0xe>
 8002264:	466a      	mov	r2, sp
 8002266:	0029      	movs	r1, r5
 8002268:	3118      	adds	r1, #24
 800226a:	7c28      	ldrb	r0, [r5, #16]
 800226c:	68ab      	ldr	r3, [r5, #8]
 800226e:	6a1b      	ldr	r3, [r3, #32]
 8002270:	4798      	blx	r3
 8002272:	6968      	ldr	r0, [r5, #20]
 8002274:	2118      	movs	r1, #24
 8002276:	4388      	bics	r0, r1
 8002278:	9900      	ldr	r1, [sp, #0]
 800227a:	00c9      	lsls	r1, r1, #3
 800227c:	2218      	movs	r2, #24
 800227e:	400a      	ands	r2, r1
 8002280:	4302      	orrs	r2, r0
 8002282:	616a      	str	r2, [r5, #20]
 8002284:	2045      	movs	r0, #69	; 0x45
 8002286:	e7ea      	b.n	800225e <__iar_annotation$$branch+0xfe>
 8002288:	6968      	ldr	r0, [r5, #20]
 800228a:	0401      	lsls	r1, r0, #16
 800228c:	0fc9      	lsrs	r1, r1, #31
 800228e:	d001      	beq.n	8002294 <__iar_annotation$$branch+0x134>
 8002290:	2002      	movs	r0, #2
 8002292:	e000      	b.n	8002296 <__iar_annotation$$branch+0x136>
 8002294:	2000      	movs	r0, #0
 8002296:	9002      	str	r0, [sp, #8]
 8002298:	2046      	movs	r0, #70	; 0x46
 800229a:	9001      	str	r0, [sp, #4]
 800229c:	2001      	movs	r0, #1
 800229e:	9000      	str	r0, [sp, #0]
 80022a0:	002b      	movs	r3, r5
 80022a2:	3318      	adds	r3, #24
 80022a4:	2202      	movs	r2, #2
 80022a6:	2100      	movs	r1, #0
 80022a8:	0028      	movs	r0, r5
 80022aa:	f7ff f95c 	bl	8001566 <PE_Send_DataMessage>
 80022ae:	2800      	cmp	r0, #0
 80022b0:	d105      	bne.n	80022be <__iar_annotation$$branch+0x15e>
 80022b2:	6968      	ldr	r0, [r5, #20]
 80022b4:	4995      	ldr	r1, [pc, #596]	; (800250c <__iar_annotation$$branch+0x3ac>)
 80022b6:	4001      	ands	r1, r0
 80022b8:	6169      	str	r1, [r5, #20]
 80022ba:	83ee      	strh	r6, [r5, #30]
 80022bc:	241b      	movs	r4, #27
 80022be:	e71f      	b.n	8002100 <__iar_annotation$$branch+0xe>
 80022c0:	4669      	mov	r1, sp
 80022c2:	7b09      	ldrb	r1, [r1, #12]
 80022c4:	2911      	cmp	r1, #17
 80022c6:	d148      	bne.n	800235a <__iar_annotation$$branch+0x1fa>
 80022c8:	8ea9      	ldrh	r1, [r5, #52]	; 0x34
 80022ca:	4201      	tst	r1, r0
 80022cc:	d145      	bne.n	800235a <__iar_annotation$$branch+0x1fa>
 80022ce:	20fa      	movs	r0, #250	; 0xfa
 80022d0:	0040      	lsls	r0, r0, #1
 80022d2:	261f      	movs	r6, #31
 80022d4:	221f      	movs	r2, #31
 80022d6:	400a      	ands	r2, r1
 80022d8:	1e92      	subs	r2, r2, #2
 80022da:	2a01      	cmp	r2, #1
 80022dc:	d917      	bls.n	800230e <__iar_annotation$$branch+0x1ae>
 80022de:	1e92      	subs	r2, r2, #2
 80022e0:	d001      	beq.n	80022e6 <__iar_annotation$$branch+0x186>
 80022e2:	3a08      	subs	r2, #8
 80022e4:	d125      	bne.n	8002332 <__iar_annotation$$branch+0x1d2>
 80022e6:	686a      	ldr	r2, [r5, #4]
 80022e8:	6812      	ldr	r2, [r2, #0]
 80022ea:	0552      	lsls	r2, r2, #21
 80022ec:	0f52      	lsrs	r2, r2, #29
 80022ee:	2a03      	cmp	r2, #3
 80022f0:	d004      	beq.n	80022fc <__iar_annotation$$branch+0x19c>
 80022f2:	2143      	movs	r1, #67	; 0x43
 80022f4:	7469      	strb	r1, [r5, #17]
 80022f6:	83ef      	strh	r7, [r5, #30]
 80022f8:	0004      	movs	r4, r0
 80022fa:	e014      	b.n	8002326 <__iar_annotation$$branch+0x1c6>
 80022fc:	4031      	ands	r1, r6
 80022fe:	290c      	cmp	r1, #12
 8002300:	d101      	bne.n	8002306 <__iar_annotation$$branch+0x1a6>
 8002302:	2049      	movs	r0, #73	; 0x49
 8002304:	e000      	b.n	8002308 <__iar_annotation$$branch+0x1a8>
 8002306:	2003      	movs	r0, #3
 8002308:	7468      	strb	r0, [r5, #17]
 800230a:	2400      	movs	r4, #0
 800230c:	e00b      	b.n	8002326 <__iar_annotation$$branch+0x1c6>
 800230e:	83ef      	strh	r7, [r5, #30]
 8002310:	0004      	movs	r4, r0
 8002312:	2104      	movs	r1, #4
 8002314:	0028      	movs	r0, r5
 8002316:	f7ff f846 	bl	80013a6 <PE_SetPowerNegotiation>
 800231a:	2047      	movs	r0, #71	; 0x47
 800231c:	7468      	strb	r0, [r5, #17]
 800231e:	4668      	mov	r0, sp
 8002320:	7b00      	ldrb	r0, [r0, #12]
 8002322:	2814      	cmp	r0, #20
 8002324:	d005      	beq.n	8002332 <__iar_annotation$$branch+0x1d2>
 8002326:	2014      	movs	r0, #20
 8002328:	4669      	mov	r1, sp
 800232a:	7308      	strb	r0, [r1, #12]
 800232c:	0028      	movs	r0, r5
 800232e:	f7fe fb12 	bl	8000956 <PE_Clear_RxEvent>
 8002332:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 8002334:	4006      	ands	r6, r0
 8002336:	2e02      	cmp	r6, #2
 8002338:	d009      	beq.n	800234e <__iar_annotation$$branch+0x1ee>
 800233a:	2e03      	cmp	r6, #3
 800233c:	d009      	beq.n	8002352 <__iar_annotation$$branch+0x1f2>
 800233e:	2e04      	cmp	r6, #4
 8002340:	d003      	beq.n	800234a <__iar_annotation$$branch+0x1ea>
 8002342:	2e0c      	cmp	r6, #12
 8002344:	d109      	bne.n	800235a <__iar_annotation$$branch+0x1fa>
 8002346:	2103      	movs	r1, #3
 8002348:	e004      	b.n	8002354 <__iar_annotation$$branch+0x1f4>
 800234a:	2102      	movs	r1, #2
 800234c:	e002      	b.n	8002354 <__iar_annotation$$branch+0x1f4>
 800234e:	2104      	movs	r1, #4
 8002350:	e000      	b.n	8002354 <__iar_annotation$$branch+0x1f4>
 8002352:	2101      	movs	r1, #1
 8002354:	7c28      	ldrb	r0, [r5, #16]
 8002356:	f7fe f893 	bl	8000480 <USBPD_PE_Notification>
 800235a:	8be8      	ldrh	r0, [r5, #30]
 800235c:	2180      	movs	r1, #128	; 0x80
 800235e:	0209      	lsls	r1, r1, #8
 8002360:	4288      	cmp	r0, r1
 8002362:	d1ac      	bne.n	80022be <__iar_annotation$$branch+0x15e>
 8002364:	e77a      	b.n	800225c <__iar_annotation$$branch+0xfc>
 8002366:	4668      	mov	r0, sp
 8002368:	7b00      	ldrb	r0, [r0, #12]
 800236a:	2811      	cmp	r0, #17
 800236c:	d1f5      	bne.n	800235a <__iar_annotation$$branch+0x1fa>
 800236e:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 8002370:	499f      	ldr	r1, [pc, #636]	; (80025f0 <__iar_annotation$$branch+0x490>)
 8002372:	4001      	ands	r1, r0
 8002374:	2906      	cmp	r1, #6
 8002376:	d1f0      	bne.n	800235a <__iar_annotation$$branch+0x1fa>
 8002378:	2014      	movs	r0, #20
 800237a:	4669      	mov	r1, sp
 800237c:	7308      	strb	r0, [r1, #12]
 800237e:	0028      	movs	r0, r5
 8002380:	f7fe fae9 	bl	8000956 <PE_Clear_RxEvent>
 8002384:	2103      	movs	r1, #3
 8002386:	0028      	movs	r0, r5
 8002388:	f7ff f80d 	bl	80013a6 <PE_SetPowerNegotiation>
 800238c:	2110      	movs	r1, #16
 800238e:	7c28      	ldrb	r0, [r5, #16]
 8002390:	f7fe f876 	bl	8000480 <USBPD_PE_Notification>
 8002394:	6868      	ldr	r0, [r5, #4]
 8002396:	6800      	ldr	r0, [r0, #0]
 8002398:	0401      	lsls	r1, r0, #16
 800239a:	0fc9      	lsrs	r1, r1, #31
 800239c:	d002      	beq.n	80023a4 <__iar_annotation$$branch+0x244>
 800239e:	6828      	ldr	r0, [r5, #0]
 80023a0:	6801      	ldr	r1, [r0, #0]
 80023a2:	e000      	b.n	80023a6 <__iar_annotation$$branch+0x246>
 80023a4:	2101      	movs	r1, #1
 80023a6:	4668      	mov	r0, sp
 80023a8:	7b40      	ldrb	r0, [r0, #13]
 80023aa:	f003 f9fb 	bl	80057a4 <USBPD_PRL_SOPCapability>
 80023ae:	2000      	movs	r0, #0
 80023b0:	84a8      	strh	r0, [r5, #36]	; 0x24
 80023b2:	2003      	movs	r0, #3
 80023b4:	6969      	ldr	r1, [r5, #20]
 80023b6:	08c9      	lsrs	r1, r1, #3
 80023b8:	4001      	ands	r1, r0
 80023ba:	2903      	cmp	r1, #3
 80023bc:	d101      	bne.n	80023c2 <__iar_annotation$$branch+0x262>
 80023be:	498d      	ldr	r1, [pc, #564]	; (80025f4 <__iar_annotation$$branch+0x494>)
 80023c0:	84a9      	strh	r1, [r5, #36]	; 0x24
 80023c2:	7468      	strb	r0, [r5, #17]
 80023c4:	2400      	movs	r4, #0
 80023c6:	e7c8      	b.n	800235a <__iar_annotation$$branch+0x1fa>
 80023c8:	a903      	add	r1, sp, #12
 80023ca:	0028      	movs	r0, r5
 80023cc:	f001 fbac 	bl	8003b28 <PE_StateMachine_VDMCable>
 80023d0:	e695      	b.n	80020fe <__iar_annotation$$branch+0xc>
 80023d2:	2601      	movs	r6, #1
 80023d4:	6868      	ldr	r0, [r5, #4]
 80023d6:	6800      	ldr	r0, [r0, #0]
 80023d8:	0bc0      	lsrs	r0, r0, #15
 80023da:	4030      	ands	r0, r6
 80023dc:	d006      	beq.n	80023ec <__iar_annotation$$branch+0x28c>
 80023de:	68a8      	ldr	r0, [r5, #8]
 80023e0:	6b02      	ldr	r2, [r0, #48]	; 0x30
 80023e2:	2a00      	cmp	r2, #0
 80023e4:	d002      	beq.n	80023ec <__iar_annotation$$branch+0x28c>
 80023e6:	2100      	movs	r1, #0
 80023e8:	7c28      	ldrb	r0, [r5, #16]
 80023ea:	4790      	blx	r2
 80023ec:	6868      	ldr	r0, [r5, #4]
 80023ee:	6801      	ldr	r1, [r0, #0]
 80023f0:	2210      	movs	r2, #16
 80023f2:	4391      	bics	r1, r2
 80023f4:	6001      	str	r1, [r0, #0]
 80023f6:	2101      	movs	r1, #1
 80023f8:	0028      	movs	r0, r5
 80023fa:	f7fe ffd4 	bl	80013a6 <PE_SetPowerNegotiation>
 80023fe:	4842      	ldr	r0, [pc, #264]	; (8002508 <__iar_annotation$$branch+0x3a8>)
 8002400:	1829      	adds	r1, r5, r0
 8002402:	7888      	ldrb	r0, [r1, #2]
 8002404:	2803      	cmp	r0, #3
 8002406:	d309      	bcc.n	800241c <__iar_annotation$$branch+0x2bc>
 8002408:	6968      	ldr	r0, [r5, #20]
 800240a:	0880      	lsrs	r0, r0, #2
 800240c:	4006      	ands	r6, r0
 800240e:	d003      	beq.n	8002418 <__iar_annotation$$branch+0x2b8>
 8002410:	68a8      	ldr	r0, [r5, #8]
 8002412:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8002414:	2800      	cmp	r0, #0
 8002416:	d171      	bne.n	80024fc <__iar_annotation$$branch+0x39c>
 8002418:	2000      	movs	r0, #0
 800241a:	e6df      	b.n	80021dc <__iar_annotation$$branch+0x7c>
 800241c:	1c40      	adds	r0, r0, #1
 800241e:	7088      	strb	r0, [r1, #2]
 8002420:	2105      	movs	r1, #5
 8002422:	0028      	movs	r0, r5
 8002424:	f7fe fa32 	bl	800088c <PE_Send_RESET>
 8002428:	4873      	ldr	r0, [pc, #460]	; (80025f8 <__iar_annotation$$branch+0x498>)
 800242a:	83e8      	strh	r0, [r5, #30]
 800242c:	2201      	movs	r2, #1
 800242e:	2101      	movs	r1, #1
 8002430:	0028      	movs	r0, r5
 8002432:	f7fe ffaf 	bl	8001394 <PE_CallHardResetCallback>
 8002436:	209b      	movs	r0, #155	; 0x9b
 8002438:	e711      	b.n	800225e <__iar_annotation$$branch+0xfe>
 800243a:	6868      	ldr	r0, [r5, #4]
 800243c:	6800      	ldr	r0, [r0, #0]
 800243e:	0401      	lsls	r1, r0, #16
 8002440:	0fc9      	lsrs	r1, r1, #31
 8002442:	d006      	beq.n	8002452 <__iar_annotation$$branch+0x2f2>
 8002444:	68a8      	ldr	r0, [r5, #8]
 8002446:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8002448:	2a00      	cmp	r2, #0
 800244a:	d002      	beq.n	8002452 <__iar_annotation$$branch+0x2f2>
 800244c:	2100      	movs	r1, #0
 800244e:	7c28      	ldrb	r0, [r5, #16]
 8002450:	4790      	blx	r2
 8002452:	2200      	movs	r2, #0
 8002454:	2101      	movs	r1, #1
 8002456:	0028      	movs	r0, r5
 8002458:	f7fe ff9c 	bl	8001394 <PE_CallHardResetCallback>
 800245c:	4866      	ldr	r0, [pc, #408]	; (80025f8 <__iar_annotation$$branch+0x498>)
 800245e:	83e8      	strh	r0, [r5, #30]
 8002460:	e7e9      	b.n	8002436 <__iar_annotation$$branch+0x2d6>
 8002462:	2100      	movs	r1, #0
 8002464:	4668      	mov	r0, sp
 8002466:	7b40      	ldrb	r0, [r0, #13]
 8002468:	68aa      	ldr	r2, [r5, #8]
 800246a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800246c:	4790      	blx	r2
 800246e:	2801      	cmp	r0, #1
 8002470:	d10d      	bne.n	800248e <__iar_annotation$$branch+0x32e>
 8002472:	4862      	ldr	r0, [pc, #392]	; (80025fc <__iar_annotation$$branch+0x49c>)
 8002474:	83e8      	strh	r0, [r5, #30]
 8002476:	2169      	movs	r1, #105	; 0x69
 8002478:	4668      	mov	r0, sp
 800247a:	7b40      	ldrb	r0, [r0, #13]
 800247c:	f7fe f800 	bl	8000480 <USBPD_PE_Notification>
 8002480:	2040      	movs	r0, #64	; 0x40
 8002482:	7468      	strb	r0, [r5, #17]
 8002484:	2400      	movs	r4, #0
 8002486:	2113      	movs	r1, #19
 8002488:	7c28      	ldrb	r0, [r5, #16]
 800248a:	f7fd fff9 	bl	8000480 <USBPD_PE_Notification>
 800248e:	8be8      	ldrh	r0, [r5, #30]
 8002490:	2180      	movs	r1, #128	; 0x80
 8002492:	0209      	lsls	r1, r1, #8
 8002494:	4288      	cmp	r0, r1
 8002496:	d135      	bne.n	8002504 <__iar_annotation$$branch+0x3a4>
 8002498:	e01e      	b.n	80024d8 <__iar_annotation$$branch+0x378>
 800249a:	2101      	movs	r1, #1
 800249c:	4668      	mov	r0, sp
 800249e:	7b40      	ldrb	r0, [r0, #13]
 80024a0:	68aa      	ldr	r2, [r5, #8]
 80024a2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80024a4:	4790      	blx	r2
 80024a6:	2801      	cmp	r0, #1
 80024a8:	d111      	bne.n	80024ce <__iar_annotation$$branch+0x36e>
 80024aa:	0028      	movs	r0, r5
 80024ac:	f7fe fb01 	bl	8000ab2 <PE_Reset_HardReset>
 80024b0:	2205      	movs	r2, #5
 80024b2:	2100      	movs	r1, #0
 80024b4:	0028      	movs	r0, r5
 80024b6:	f7fe ff6d 	bl	8001394 <PE_CallHardResetCallback>
 80024ba:	2168      	movs	r1, #104	; 0x68
 80024bc:	4668      	mov	r0, sp
 80024be:	7b40      	ldrb	r0, [r0, #13]
 80024c0:	f7fd ffde 	bl	8000480 <USBPD_PE_Notification>
 80024c4:	83ef      	strh	r7, [r5, #30]
 80024c6:	24fa      	movs	r4, #250	; 0xfa
 80024c8:	0064      	lsls	r4, r4, #1
 80024ca:	2043      	movs	r0, #67	; 0x43
 80024cc:	7468      	strb	r0, [r5, #17]
 80024ce:	8be8      	ldrh	r0, [r5, #30]
 80024d0:	2180      	movs	r1, #128	; 0x80
 80024d2:	0209      	lsls	r1, r1, #8
 80024d4:	4288      	cmp	r0, r1
 80024d6:	d115      	bne.n	8002504 <__iar_annotation$$branch+0x3a4>
 80024d8:	2206      	movs	r2, #6
 80024da:	2100      	movs	r1, #0
 80024dc:	0028      	movs	r0, r5
 80024de:	f7fe ff59 	bl	8001394 <PE_CallHardResetCallback>
 80024e2:	4809      	ldr	r0, [pc, #36]	; (8002508 <__iar_annotation$$branch+0x3a8>)
 80024e4:	1828      	adds	r0, r5, r0
 80024e6:	7880      	ldrb	r0, [r0, #2]
 80024e8:	2803      	cmp	r0, #3
 80024ea:	d200      	bcs.n	80024ee <__iar_annotation$$branch+0x38e>
 80024ec:	e6b6      	b.n	800225c <__iar_annotation$$branch+0xfc>
 80024ee:	6968      	ldr	r0, [r5, #20]
 80024f0:	0741      	lsls	r1, r0, #29
 80024f2:	0fc9      	lsrs	r1, r1, #31
 80024f4:	d004      	beq.n	8002500 <__iar_annotation$$branch+0x3a0>
 80024f6:	68a8      	ldr	r0, [r5, #8]
 80024f8:	6b40      	ldr	r0, [r0, #52]	; 0x34
 80024fa:	2800      	cmp	r0, #0
 80024fc:	d000      	beq.n	8002500 <__iar_annotation$$branch+0x3a0>
 80024fe:	e0fa      	b.n	80026f6 <__iar_annotation$$branch+0x596>
 8002500:	2400      	movs	r4, #0
 8002502:	746c      	strb	r4, [r5, #17]
 8002504:	e5fc      	b.n	8002100 <__iar_annotation$$branch+0xe>
 8002506:	bf00      	nop
 8002508:	0000025e 	.word	0x0000025e
 800250c:	ffff7fff 	.word	0xffff7fff
 8002510:	2000      	movs	r0, #0
 8002512:	9000      	str	r0, [sp, #0]
 8002514:	2303      	movs	r3, #3
 8002516:	2203      	movs	r2, #3
 8002518:	2100      	movs	r1, #0
 800251a:	0028      	movs	r0, r5
 800251c:	f7fe fff8 	bl	8001510 <PE_Send_CtrlMessage>
 8002520:	2800      	cmp	r0, #0
 8002522:	d1ef      	bne.n	8002504 <__iar_annotation$$branch+0x3a4>
 8002524:	2001      	movs	r0, #1
 8002526:	7728      	strb	r0, [r5, #28]
 8002528:	e654      	b.n	80021d4 <__iar_annotation$$branch+0x74>
 800252a:	6868      	ldr	r0, [r5, #4]
 800252c:	6800      	ldr	r0, [r0, #0]
 800252e:	0540      	lsls	r0, r0, #21
 8002530:	0f40      	lsrs	r0, r0, #29
 8002532:	2804      	cmp	r0, #4
 8002534:	d100      	bne.n	8002538 <__iar_annotation$$branch+0x3d8>
 8002536:	e691      	b.n	800225c <__iar_annotation$$branch+0xfc>
 8002538:	2000      	movs	r0, #0
 800253a:	9000      	str	r0, [sp, #0]
 800253c:	2350      	movs	r3, #80	; 0x50
 800253e:	220d      	movs	r2, #13
 8002540:	2031      	movs	r0, #49	; 0x31
 8002542:	5c29      	ldrb	r1, [r5, r0]
 8002544:	0028      	movs	r0, r5
 8002546:	f7fe ffe3 	bl	8001510 <PE_Send_CtrlMessage>
 800254a:	2800      	cmp	r0, #0
 800254c:	d107      	bne.n	800255e <__iar_annotation$$branch+0x3fe>
 800254e:	2003      	movs	r0, #3
 8002550:	7728      	strb	r0, [r5, #28]
 8002552:	83ee      	strh	r6, [r5, #30]
 8002554:	241b      	movs	r4, #27
 8002556:	2130      	movs	r1, #48	; 0x30
 8002558:	7c28      	ldrb	r0, [r5, #16]
 800255a:	f7fd ff91 	bl	8000480 <USBPD_PE_Notification>
 800255e:	e5cf      	b.n	8002100 <__iar_annotation$$branch+0xe>
 8002560:	4668      	mov	r0, sp
 8002562:	7b00      	ldrb	r0, [r0, #12]
 8002564:	2814      	cmp	r0, #20
 8002566:	d017      	beq.n	8002598 <__iar_annotation$$branch+0x438>
 8002568:	2030      	movs	r0, #48	; 0x30
 800256a:	5c28      	ldrb	r0, [r5, r0]
 800256c:	2131      	movs	r1, #49	; 0x31
 800256e:	5c69      	ldrb	r1, [r5, r1]
 8002570:	4288      	cmp	r0, r1
 8002572:	d111      	bne.n	8002598 <__iar_annotation$$branch+0x438>
 8002574:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 8002576:	491e      	ldr	r1, [pc, #120]	; (80025f0 <__iar_annotation$$branch+0x490>)
 8002578:	4001      	ands	r1, r0
 800257a:	2903      	cmp	r1, #3
 800257c:	d10c      	bne.n	8002598 <__iar_annotation$$branch+0x438>
 800257e:	2001      	movs	r0, #1
 8002580:	7728      	strb	r0, [r5, #28]
 8002582:	83ef      	strh	r7, [r5, #30]
 8002584:	24fa      	movs	r4, #250	; 0xfa
 8002586:	0064      	lsls	r4, r4, #1
 8002588:	2043      	movs	r0, #67	; 0x43
 800258a:	7468      	strb	r0, [r5, #17]
 800258c:	2014      	movs	r0, #20
 800258e:	4669      	mov	r1, sp
 8002590:	7308      	strb	r0, [r1, #12]
 8002592:	0028      	movs	r0, r5
 8002594:	f7fe f9df 	bl	8000956 <PE_Clear_RxEvent>
 8002598:	e6df      	b.n	800235a <__iar_annotation$$branch+0x1fa>
 800259a:	9400      	str	r4, [sp, #0]
 800259c:	2343      	movs	r3, #67	; 0x43
 800259e:	2207      	movs	r2, #7
 80025a0:	2100      	movs	r1, #0
 80025a2:	0028      	movs	r0, r5
 80025a4:	f7fe ffb4 	bl	8001510 <PE_Send_CtrlMessage>
 80025a8:	2800      	cmp	r0, #0
 80025aa:	d11f      	bne.n	80025ec <__iar_annotation$$branch+0x48c>
 80025ac:	2006      	movs	r0, #6
 80025ae:	7728      	strb	r0, [r5, #28]
 80025b0:	83ee      	strh	r6, [r5, #30]
 80025b2:	241b      	movs	r4, #27
 80025b4:	210b      	movs	r1, #11
 80025b6:	e7cf      	b.n	8002558 <__iar_annotation$$branch+0x3f8>
 80025b8:	4668      	mov	r0, sp
 80025ba:	7b00      	ldrb	r0, [r0, #12]
 80025bc:	2811      	cmp	r0, #17
 80025be:	d115      	bne.n	80025ec <__iar_annotation$$branch+0x48c>
 80025c0:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 80025c2:	490b      	ldr	r1, [pc, #44]	; (80025f0 <__iar_annotation$$branch+0x490>)
 80025c4:	4001      	ands	r1, r0
 80025c6:	2906      	cmp	r1, #6
 80025c8:	d110      	bne.n	80025ec <__iar_annotation$$branch+0x48c>
 80025ca:	212c      	movs	r1, #44	; 0x2c
 80025cc:	7c28      	ldrb	r0, [r5, #16]
 80025ce:	f7fd ff57 	bl	8000480 <USBPD_PE_Notification>
 80025d2:	2003      	movs	r0, #3
 80025d4:	7468      	strb	r0, [r5, #17]
 80025d6:	2400      	movs	r4, #0
 80025d8:	4668      	mov	r0, sp
 80025da:	7b00      	ldrb	r0, [r0, #12]
 80025dc:	2814      	cmp	r0, #20
 80025de:	d005      	beq.n	80025ec <__iar_annotation$$branch+0x48c>
 80025e0:	2014      	movs	r0, #20
 80025e2:	4669      	mov	r1, sp
 80025e4:	7308      	strb	r0, [r1, #12]
 80025e6:	0028      	movs	r0, r5
 80025e8:	f7fe f9b5 	bl	8000956 <PE_Clear_RxEvent>
 80025ec:	e588      	b.n	8002100 <__iar_annotation$$branch+0xe>
 80025ee:	bf00      	nop
 80025f0:	0000f01f 	.word	0x0000f01f
 80025f4:	0000a328 	.word	0x0000a328
 80025f8:	000083e8 	.word	0x000083e8
 80025fc:	000088e3 	.word	0x000088e3
 8002600:	2000      	movs	r0, #0
 8002602:	9000      	str	r0, [sp, #0]
 8002604:	2303      	movs	r3, #3
 8002606:	2204      	movs	r2, #4
 8002608:	2100      	movs	r1, #0
 800260a:	0028      	movs	r0, r5
 800260c:	f7fe ff80 	bl	8001510 <PE_Send_CtrlMessage>
 8002610:	e576      	b.n	8002100 <__iar_annotation$$branch+0xe>
 8002612:	4668      	mov	r0, sp
 8002614:	7800      	ldrb	r0, [r0, #0]
 8002616:	2804      	cmp	r0, #4
 8002618:	d006      	beq.n	8002628 <__iar_annotation$$branch+0x4c8>
 800261a:	2000      	movs	r0, #0
 800261c:	7728      	strb	r0, [r5, #28]
 800261e:	7469      	strb	r1, [r5, #17]
 8002620:	2120      	movs	r1, #32
 8002622:	7c28      	ldrb	r0, [r5, #16]
 8002624:	f7fd ff2c 	bl	8000480 <USBPD_PE_Notification>
 8002628:	a903      	add	r1, sp, #12
 800262a:	0028      	movs	r0, r5
 800262c:	f000 fa1a 	bl	8002a64 <PE_StateMachine_SNK_ReadyWait>
 8002630:	e565      	b.n	80020fe <__iar_annotation$$branch+0xc>
 8002632:	68a8      	ldr	r0, [r5, #8]
 8002634:	6881      	ldr	r1, [r0, #8]
 8002636:	2900      	cmp	r1, #0
 8002638:	d02e      	beq.n	8002698 <__iar_annotation$$branch+0x538>
 800263a:	4668      	mov	r0, sp
 800263c:	7b40      	ldrb	r0, [r0, #13]
 800263e:	4788      	blx	r1
 8002640:	280a      	cmp	r0, #10
 8002642:	d002      	beq.n	800264a <__iar_annotation$$branch+0x4ea>
 8002644:	280d      	cmp	r0, #13
 8002646:	d022      	beq.n	800268e <__iar_annotation$$branch+0x52e>
 8002648:	e026      	b.n	8002698 <__iar_annotation$$branch+0x538>
 800264a:	2201      	movs	r2, #1
 800264c:	2100      	movs	r1, #0
 800264e:	7c28      	ldrb	r0, [r5, #16]
 8002650:	68ab      	ldr	r3, [r5, #8]
 8002652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002654:	4798      	blx	r3
 8002656:	2000      	movs	r0, #0
 8002658:	9000      	str	r0, [sp, #0]
 800265a:	2359      	movs	r3, #89	; 0x59
 800265c:	2203      	movs	r2, #3
 800265e:	2100      	movs	r1, #0
 8002660:	0028      	movs	r0, r5
 8002662:	f7fe ff55 	bl	8001510 <PE_Send_CtrlMessage>
 8002666:	2800      	cmp	r0, #0
 8002668:	d110      	bne.n	800268c <__iar_annotation$$branch+0x52c>
 800266a:	2008      	movs	r0, #8
 800266c:	7728      	strb	r0, [r5, #28]
 800266e:	6868      	ldr	r0, [r5, #4]
 8002670:	6801      	ldr	r1, [r0, #0]
 8002672:	2210      	movs	r2, #16
 8002674:	430a      	orrs	r2, r1
 8002676:	6002      	str	r2, [r0, #0]
 8002678:	2206      	movs	r2, #6
 800267a:	2100      	movs	r1, #0
 800267c:	7c28      	ldrb	r0, [r5, #16]
 800267e:	68ab      	ldr	r3, [r5, #8]
 8002680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002682:	4798      	blx	r3
 8002684:	48b0      	ldr	r0, [pc, #704]	; (8002948 <__iar_annotation$$branch+0x7e8>)
 8002686:	83e8      	strh	r0, [r5, #30]
 8002688:	24e1      	movs	r4, #225	; 0xe1
 800268a:	00a4      	lsls	r4, r4, #2
 800268c:	e538      	b.n	8002100 <__iar_annotation$$branch+0xe>
 800268e:	2000      	movs	r0, #0
 8002690:	9000      	str	r0, [sp, #0]
 8002692:	2303      	movs	r3, #3
 8002694:	220c      	movs	r2, #12
 8002696:	e7b7      	b.n	8002608 <__iar_annotation$$branch+0x4a8>
 8002698:	202a      	movs	r0, #42	; 0x2a
 800269a:	e5e0      	b.n	800225e <__iar_annotation$$branch+0xfe>
 800269c:	4668      	mov	r0, sp
 800269e:	7b00      	ldrb	r0, [r0, #12]
 80026a0:	2811      	cmp	r0, #17
 80026a2:	d119      	bne.n	80026d8 <__iar_annotation$$branch+0x578>
 80026a4:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 80026a6:	49c1      	ldr	r1, [pc, #772]	; (80029ac <__iar_annotation$$branch+0x84c>)
 80026a8:	4001      	ands	r1, r0
 80026aa:	2906      	cmp	r1, #6
 80026ac:	d114      	bne.n	80026d8 <__iar_annotation$$branch+0x578>
 80026ae:	7f28      	ldrb	r0, [r5, #28]
 80026b0:	2809      	cmp	r0, #9
 80026b2:	d005      	beq.n	80026c0 <__iar_annotation$$branch+0x560>
 80026b4:	2209      	movs	r2, #9
 80026b6:	2100      	movs	r1, #0
 80026b8:	7c28      	ldrb	r0, [r5, #16]
 80026ba:	68ab      	ldr	r3, [r5, #8]
 80026bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026be:	4798      	blx	r3
 80026c0:	2053      	movs	r0, #83	; 0x53
 80026c2:	7468      	strb	r0, [r5, #17]
 80026c4:	4668      	mov	r0, sp
 80026c6:	7b00      	ldrb	r0, [r0, #12]
 80026c8:	2814      	cmp	r0, #20
 80026ca:	d005      	beq.n	80026d8 <__iar_annotation$$branch+0x578>
 80026cc:	2014      	movs	r0, #20
 80026ce:	4669      	mov	r1, sp
 80026d0:	7308      	strb	r0, [r1, #12]
 80026d2:	0028      	movs	r0, r5
 80026d4:	f7fe f93f 	bl	8000956 <PE_Clear_RxEvent>
 80026d8:	8be8      	ldrh	r0, [r5, #30]
 80026da:	03a1      	lsls	r1, r4, #14
 80026dc:	4288      	cmp	r0, r1
 80026de:	d1d5      	bne.n	800268c <__iar_annotation$$branch+0x52c>
 80026e0:	220f      	movs	r2, #15
 80026e2:	2100      	movs	r1, #0
 80026e4:	7c28      	ldrb	r0, [r5, #16]
 80026e6:	68ab      	ldr	r3, [r5, #8]
 80026e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ea:	4798      	blx	r3
 80026ec:	68a8      	ldr	r0, [r5, #8]
 80026ee:	6b40      	ldr	r0, [r0, #52]	; 0x34
 80026f0:	2800      	cmp	r0, #0
 80026f2:	d100      	bne.n	80026f6 <__iar_annotation$$branch+0x596>
 80026f4:	e5b2      	b.n	800225c <__iar_annotation$$branch+0xfc>
 80026f6:	2092      	movs	r0, #146	; 0x92
 80026f8:	e5b1      	b.n	800225e <__iar_annotation$$branch+0xfe>
 80026fa:	0028      	movs	r0, r5
 80026fc:	f7fe fe53 	bl	80013a6 <PE_SetPowerNegotiation>
 8002700:	220a      	movs	r2, #10
 8002702:	2100      	movs	r1, #0
 8002704:	7c28      	ldrb	r0, [r5, #16]
 8002706:	68ab      	ldr	r3, [r5, #8]
 8002708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800270a:	4798      	blx	r3
 800270c:	6868      	ldr	r0, [r5, #4]
 800270e:	7800      	ldrb	r0, [r0, #0]
 8002710:	0780      	lsls	r0, r0, #30
 8002712:	0f80      	lsrs	r0, r0, #30
 8002714:	2802      	cmp	r0, #2
 8002716:	d102      	bne.n	800271e <__iar_annotation$$branch+0x5be>
 8002718:	7c28      	ldrb	r0, [r5, #16]
 800271a:	f003 f820 	bl	800575e <USBPD_PRL_SRCSetSinkNG>
 800271e:	2101      	movs	r1, #1
 8002720:	0028      	movs	r0, r5
 8002722:	f7fe f8d3 	bl	80008cc <PE_ChangePowerRole>
 8002726:	7f28      	ldrb	r0, [r5, #28]
 8002728:	2809      	cmp	r0, #9
 800272a:	d005      	beq.n	8002738 <__iar_annotation$$branch+0x5d8>
 800272c:	220b      	movs	r2, #11
 800272e:	2101      	movs	r1, #1
 8002730:	7c28      	ldrb	r0, [r5, #16]
 8002732:	68ab      	ldr	r3, [r5, #8]
 8002734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002736:	4798      	blx	r3
 8002738:	2000      	movs	r0, #0
 800273a:	9000      	str	r0, [sp, #0]
 800273c:	235b      	movs	r3, #91	; 0x5b
 800273e:	2206      	movs	r2, #6
 8002740:	2100      	movs	r1, #0
 8002742:	0028      	movs	r0, r5
 8002744:	f7fe fee4 	bl	8001510 <PE_Send_CtrlMessage>
 8002748:	2800      	cmp	r0, #0
 800274a:	d108      	bne.n	800275e <__iar_annotation$$branch+0x5fe>
 800274c:	220c      	movs	r2, #12
 800274e:	2100      	movs	r1, #0
 8002750:	7c28      	ldrb	r0, [r5, #16]
 8002752:	68ab      	ldr	r3, [r5, #8]
 8002754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002756:	4798      	blx	r3
 8002758:	48c1      	ldr	r0, [pc, #772]	; (8002a60 <.text_3>)
 800275a:	83e8      	strh	r0, [r5, #30]
 800275c:	2414      	movs	r4, #20
 800275e:	7c68      	ldrb	r0, [r5, #17]
 8002760:	285b      	cmp	r0, #91	; 0x5b
 8002762:	d00f      	beq.n	8002784 <__iar_annotation$$branch+0x624>
 8002764:	2100      	movs	r1, #0
 8002766:	0028      	movs	r0, r5
 8002768:	f7fe f8b0 	bl	80008cc <PE_ChangePowerRole>
 800276c:	2206      	movs	r2, #6
 800276e:	2101      	movs	r1, #1
 8002770:	7c28      	ldrb	r0, [r5, #16]
 8002772:	68ab      	ldr	r3, [r5, #8]
 8002774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002776:	4798      	blx	r3
 8002778:	2207      	movs	r2, #7
 800277a:	2100      	movs	r1, #0
 800277c:	7c28      	ldrb	r0, [r5, #16]
 800277e:	68ab      	ldr	r3, [r5, #8]
 8002780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002782:	4798      	blx	r3
 8002784:	e4bc      	b.n	8002100 <__iar_annotation$$branch+0xe>
 8002786:	9400      	str	r4, [sp, #0]
 8002788:	2358      	movs	r3, #88	; 0x58
 800278a:	220a      	movs	r2, #10
 800278c:	2100      	movs	r1, #0
 800278e:	0028      	movs	r0, r5
 8002790:	f7fe febe 	bl	8001510 <PE_Send_CtrlMessage>
 8002794:	2800      	cmp	r0, #0
 8002796:	d105      	bne.n	80027a4 <__iar_annotation$$branch+0x644>
 8002798:	2008      	movs	r0, #8
 800279a:	7728      	strb	r0, [r5, #28]
 800279c:	83ee      	strh	r6, [r5, #30]
 800279e:	241b      	movs	r4, #27
 80027a0:	2202      	movs	r2, #2
 80027a2:	e7ea      	b.n	800277a <__iar_annotation$$branch+0x61a>
 80027a4:	220f      	movs	r2, #15
 80027a6:	e7e8      	b.n	800277a <__iar_annotation$$branch+0x61a>
 80027a8:	4669      	mov	r1, sp
 80027aa:	7b09      	ldrb	r1, [r1, #12]
 80027ac:	2911      	cmp	r1, #17
 80027ae:	d10c      	bne.n	80027ca <__iar_annotation$$branch+0x66a>
 80027b0:	8ea9      	ldrh	r1, [r5, #52]	; 0x34
 80027b2:	4201      	tst	r1, r0
 80027b4:	d109      	bne.n	80027ca <__iar_annotation$$branch+0x66a>
 80027b6:	06c8      	lsls	r0, r1, #27
 80027b8:	0ec0      	lsrs	r0, r0, #27
 80027ba:	2803      	cmp	r0, #3
 80027bc:	d006      	beq.n	80027cc <__iar_annotation$$branch+0x66c>
 80027be:	2804      	cmp	r0, #4
 80027c0:	d02d      	beq.n	800281e <__iar_annotation$$branch+0x6be>
 80027c2:	280c      	cmp	r0, #12
 80027c4:	d029      	beq.n	800281a <__iar_annotation$$branch+0x6ba>
 80027c6:	2810      	cmp	r0, #16
 80027c8:	d032      	beq.n	8002830 <__iar_annotation$$branch+0x6d0>
 80027ca:	e0a5      	b.n	8002918 <__iar_annotation$$branch+0x7b8>
 80027cc:	6868      	ldr	r0, [r5, #4]
 80027ce:	6801      	ldr	r1, [r0, #0]
 80027d0:	2210      	movs	r2, #16
 80027d2:	430a      	orrs	r2, r1
 80027d4:	6002      	str	r2, [r0, #0]
 80027d6:	485c      	ldr	r0, [pc, #368]	; (8002948 <__iar_annotation$$branch+0x7e8>)
 80027d8:	83e8      	strh	r0, [r5, #30]
 80027da:	24e1      	movs	r4, #225	; 0xe1
 80027dc:	00a4      	lsls	r4, r4, #2
 80027de:	7f28      	ldrb	r0, [r5, #28]
 80027e0:	2809      	cmp	r0, #9
 80027e2:	d005      	beq.n	80027f0 <__iar_annotation$$branch+0x690>
 80027e4:	2206      	movs	r2, #6
 80027e6:	2100      	movs	r1, #0
 80027e8:	7c28      	ldrb	r0, [r5, #16]
 80027ea:	68ab      	ldr	r3, [r5, #8]
 80027ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ee:	4798      	blx	r3
 80027f0:	2104      	movs	r1, #4
 80027f2:	0028      	movs	r0, r5
 80027f4:	f7fe fdd7 	bl	80013a6 <PE_SetPowerNegotiation>
 80027f8:	213a      	movs	r1, #58	; 0x3a
 80027fa:	7c28      	ldrb	r0, [r5, #16]
 80027fc:	f7fd fe40 	bl	8000480 <USBPD_PE_Notification>
 8002800:	4668      	mov	r0, sp
 8002802:	7b00      	ldrb	r0, [r0, #12]
 8002804:	2814      	cmp	r0, #20
 8002806:	d005      	beq.n	8002814 <__iar_annotation$$branch+0x6b4>
 8002808:	2014      	movs	r0, #20
 800280a:	4669      	mov	r1, sp
 800280c:	7308      	strb	r0, [r1, #12]
 800280e:	0028      	movs	r0, r5
 8002810:	f7fe f8a1 	bl	8000956 <PE_Clear_RxEvent>
 8002814:	2059      	movs	r0, #89	; 0x59
 8002816:	7468      	strb	r0, [r5, #17]
 8002818:	e07e      	b.n	8002918 <__iar_annotation$$branch+0x7b8>
 800281a:	213b      	movs	r1, #59	; 0x3b
 800281c:	e000      	b.n	8002820 <__iar_annotation$$branch+0x6c0>
 800281e:	2116      	movs	r1, #22
 8002820:	7c28      	ldrb	r0, [r5, #16]
 8002822:	f7fd fe2d 	bl	8000480 <USBPD_PE_Notification>
 8002826:	4668      	mov	r0, sp
 8002828:	7b00      	ldrb	r0, [r0, #12]
 800282a:	2814      	cmp	r0, #20
 800282c:	d108      	bne.n	8002840 <__iar_annotation$$branch+0x6e0>
 800282e:	e070      	b.n	8002912 <__iar_annotation$$branch+0x7b2>
 8002830:	2117      	movs	r1, #23
 8002832:	7c28      	ldrb	r0, [r5, #16]
 8002834:	f7fd fe24 	bl	8000480 <USBPD_PE_Notification>
 8002838:	4668      	mov	r0, sp
 800283a:	7b00      	ldrb	r0, [r0, #12]
 800283c:	2814      	cmp	r0, #20
 800283e:	d068      	beq.n	8002912 <__iar_annotation$$branch+0x7b2>
 8002840:	2014      	movs	r0, #20
 8002842:	4669      	mov	r1, sp
 8002844:	7308      	strb	r0, [r1, #12]
 8002846:	0028      	movs	r0, r5
 8002848:	f7fe f885 	bl	8000956 <PE_Clear_RxEvent>
 800284c:	e061      	b.n	8002912 <__iar_annotation$$branch+0x7b2>
 800284e:	2000      	movs	r0, #0
 8002850:	9004      	str	r0, [sp, #16]
 8002852:	ab04      	add	r3, sp, #16
 8002854:	aa05      	add	r2, sp, #20
 8002856:	2100      	movs	r1, #0
 8002858:	7c28      	ldrb	r0, [r5, #16]
 800285a:	68ae      	ldr	r6, [r5, #8]
 800285c:	6976      	ldr	r6, [r6, #20]
 800285e:	47b0      	blx	r6
 8002860:	2104      	movs	r1, #4
 8002862:	9804      	ldr	r0, [sp, #16]
 8002864:	f7fe fdf2 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 8002868:	2800      	cmp	r0, #0
 800286a:	d001      	beq.n	8002870 <__iar_annotation$$branch+0x710>
 800286c:	2003      	movs	r0, #3
 800286e:	e4b5      	b.n	80021dc <__iar_annotation$$branch+0x7c>
 8002870:	9002      	str	r0, [sp, #8]
 8002872:	2003      	movs	r0, #3
 8002874:	9001      	str	r0, [sp, #4]
 8002876:	9804      	ldr	r0, [sp, #16]
 8002878:	0880      	lsrs	r0, r0, #2
 800287a:	9000      	str	r0, [sp, #0]
 800287c:	ab05      	add	r3, sp, #20
 800287e:	2201      	movs	r2, #1
 8002880:	2100      	movs	r1, #0
 8002882:	0028      	movs	r0, r5
 8002884:	f7fe fe6f 	bl	8001566 <PE_Send_DataMessage>
 8002888:	e43a      	b.n	8002100 <__iar_annotation$$branch+0xe>
 800288a:	2000      	movs	r0, #0
 800288c:	9002      	str	r0, [sp, #8]
 800288e:	2003      	movs	r0, #3
 8002890:	9001      	str	r0, [sp, #4]
 8002892:	2001      	movs	r0, #1
 8002894:	9000      	str	r0, [sp, #0]
 8002896:	002b      	movs	r3, r5
 8002898:	332c      	adds	r3, #44	; 0x2c
 800289a:	2206      	movs	r2, #6
 800289c:	2100      	movs	r1, #0
 800289e:	0028      	movs	r0, r5
 80028a0:	f7fe fe61 	bl	8001566 <PE_Send_DataMessage>
 80028a4:	2800      	cmp	r0, #0
 80028a6:	d1ef      	bne.n	8002888 <__iar_annotation$$branch+0x728>
 80028a8:	215d      	movs	r1, #93	; 0x5d
 80028aa:	e655      	b.n	8002558 <__iar_annotation$$branch+0x3f8>
 80028ac:	9400      	str	r4, [sp, #0]
 80028ae:	2366      	movs	r3, #102	; 0x66
 80028b0:	2214      	movs	r2, #20
 80028b2:	2100      	movs	r1, #0
 80028b4:	0028      	movs	r0, r5
 80028b6:	f7fe fe2b 	bl	8001510 <PE_Send_CtrlMessage>
 80028ba:	2800      	cmp	r0, #0
 80028bc:	d1e4      	bne.n	8002888 <__iar_annotation$$branch+0x728>
 80028be:	83ee      	strh	r6, [r5, #30]
 80028c0:	241b      	movs	r4, #27
 80028c2:	214a      	movs	r1, #74	; 0x4a
 80028c4:	7c28      	ldrb	r0, [r5, #16]
 80028c6:	f7fd fddb 	bl	8000480 <USBPD_PE_Notification>
 80028ca:	200b      	movs	r0, #11
 80028cc:	7728      	strb	r0, [r5, #28]
 80028ce:	e7db      	b.n	8002888 <__iar_annotation$$branch+0x728>
 80028d0:	4668      	mov	r0, sp
 80028d2:	7b00      	ldrb	r0, [r0, #12]
 80028d4:	2811      	cmp	r0, #17
 80028d6:	d11f      	bne.n	8002918 <__iar_annotation$$branch+0x7b8>
 80028d8:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 80028da:	0bc1      	lsrs	r1, r0, #15
 80028dc:	d01c      	beq.n	8002918 <__iar_annotation$$branch+0x7b8>
 80028de:	06c0      	lsls	r0, r0, #27
 80028e0:	0ec0      	lsrs	r0, r0, #27
 80028e2:	280c      	cmp	r0, #12
 80028e4:	d118      	bne.n	8002918 <__iar_annotation$$branch+0x7b8>
 80028e6:	2304      	movs	r3, #4
 80028e8:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 80028ea:	1d02      	adds	r2, r0, #4
 80028ec:	210a      	movs	r1, #10
 80028ee:	7c28      	ldrb	r0, [r5, #16]
 80028f0:	68ac      	ldr	r4, [r5, #8]
 80028f2:	69a4      	ldr	r4, [r4, #24]
 80028f4:	47a0      	blx	r4
 80028f6:	4668      	mov	r0, sp
 80028f8:	7b00      	ldrb	r0, [r0, #12]
 80028fa:	2814      	cmp	r0, #20
 80028fc:	d005      	beq.n	800290a <__iar_annotation$$branch+0x7aa>
 80028fe:	2014      	movs	r0, #20
 8002900:	4669      	mov	r1, sp
 8002902:	7308      	strb	r0, [r1, #12]
 8002904:	0028      	movs	r0, r5
 8002906:	f7fe f826 	bl	8000956 <PE_Clear_RxEvent>
 800290a:	214b      	movs	r1, #75	; 0x4b
 800290c:	7c28      	ldrb	r0, [r5, #16]
 800290e:	f7fd fdb7 	bl	8000480 <USBPD_PE_Notification>
 8002912:	2003      	movs	r0, #3
 8002914:	7468      	strb	r0, [r5, #17]
 8002916:	2400      	movs	r4, #0
 8002918:	8be8      	ldrh	r0, [r5, #30]
 800291a:	2180      	movs	r1, #128	; 0x80
 800291c:	0209      	lsls	r1, r1, #8
 800291e:	4288      	cmp	r0, r1
 8002920:	d1b2      	bne.n	8002888 <__iar_annotation$$branch+0x728>
 8002922:	e041      	b.n	80029a8 <__iar_annotation$$branch+0x848>
 8002924:	4895      	ldr	r0, [pc, #596]	; (8002b7c <.text_5>)
 8002926:	182f      	adds	r7, r5, r0
 8002928:	9400      	str	r4, [sp, #0]
 800292a:	2339      	movs	r3, #57	; 0x39
 800292c:	783a      	ldrb	r2, [r7, #0]
 800292e:	2100      	movs	r1, #0
 8002930:	0028      	movs	r0, r5
 8002932:	f7fe fded 	bl	8001510 <PE_Send_CtrlMessage>
 8002936:	2800      	cmp	r0, #0
 8002938:	d1a6      	bne.n	8002888 <__iar_annotation$$branch+0x728>
 800293a:	7878      	ldrb	r0, [r7, #1]
 800293c:	7728      	strb	r0, [r5, #28]
 800293e:	2144      	movs	r1, #68	; 0x44
 8002940:	7c28      	ldrb	r0, [r5, #16]
 8002942:	f7fd fd9d 	bl	8000480 <USBPD_PE_Notification>
 8002946:	e4b8      	b.n	80022ba <__iar_annotation$$branch+0x15a>
 8002948:	00008384 	.word	0x00008384
 800294c:	4668      	mov	r0, sp
 800294e:	7b00      	ldrb	r0, [r0, #12]
 8002950:	2814      	cmp	r0, #20
 8002952:	d024      	beq.n	800299e <__iar_annotation$$branch+0x83e>
 8002954:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 8002956:	0bc0      	lsrs	r0, r0, #15
 8002958:	d00e      	beq.n	8002978 <__iar_annotation$$branch+0x818>
 800295a:	0028      	movs	r0, r5
 800295c:	f7fe fe40 	bl	80015e0 <PE_Check_ExtendedMessage>
 8002960:	4668      	mov	r0, sp
 8002962:	7b00      	ldrb	r0, [r0, #12]
 8002964:	2814      	cmp	r0, #20
 8002966:	d005      	beq.n	8002974 <__iar_annotation$$branch+0x814>
 8002968:	2014      	movs	r0, #20
 800296a:	4669      	mov	r1, sp
 800296c:	7308      	strb	r0, [r1, #12]
 800296e:	0028      	movs	r0, r5
 8002970:	f7fd fff1 	bl	8000956 <PE_Clear_RxEvent>
 8002974:	2000      	movs	r0, #0
 8002976:	83e8      	strh	r0, [r5, #30]
 8002978:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 800297a:	490c      	ldr	r1, [pc, #48]	; (80029ac <__iar_annotation$$branch+0x84c>)
 800297c:	4001      	ands	r1, r0
 800297e:	2910      	cmp	r1, #16
 8002980:	d10d      	bne.n	800299e <__iar_annotation$$branch+0x83e>
 8002982:	2003      	movs	r0, #3
 8002984:	7468      	strb	r0, [r5, #17]
 8002986:	2400      	movs	r4, #0
 8002988:	4668      	mov	r0, sp
 800298a:	7b00      	ldrb	r0, [r0, #12]
 800298c:	2814      	cmp	r0, #20
 800298e:	d005      	beq.n	800299c <__iar_annotation$$branch+0x83c>
 8002990:	2014      	movs	r0, #20
 8002992:	4669      	mov	r1, sp
 8002994:	7308      	strb	r0, [r1, #12]
 8002996:	0028      	movs	r0, r5
 8002998:	f7fd ffdd 	bl	8000956 <PE_Clear_RxEvent>
 800299c:	83ec      	strh	r4, [r5, #30]
 800299e:	8be8      	ldrh	r0, [r5, #30]
 80029a0:	2180      	movs	r1, #128	; 0x80
 80029a2:	0209      	lsls	r1, r1, #8
 80029a4:	4288      	cmp	r0, r1
 80029a6:	d11c      	bne.n	80029e2 <__iar_annotation$$branch+0x882>
 80029a8:	2003      	movs	r0, #3
 80029aa:	e458      	b.n	800225e <__iar_annotation$$branch+0xfe>
 80029ac:	0000f01f 	.word	0x0000f01f
 80029b0:	0028      	movs	r0, r5
 80029b2:	f7fe ff37 	bl	8001824 <PE_SubStateMachine_ExtendedMessages>
 80029b6:	e63b      	b.n	8002630 <__iar_annotation$$branch+0x4d0>
 80029b8:	a903      	add	r1, sp, #12
 80029ba:	0028      	movs	r0, r5
 80029bc:	f7fe f9d4 	bl	8000d68 <PE_SubStateMachine_Generic>
 80029c0:	e636      	b.n	8002630 <__iar_annotation$$branch+0x4d0>
 80029c2:	a903      	add	r1, sp, #12
 80029c4:	0028      	movs	r0, r5
 80029c6:	f001 f9ef 	bl	8003da8 <PE_SubStateMachine_VconnSwap>
 80029ca:	0004      	movs	r4, r0
 80029cc:	6868      	ldr	r0, [r5, #4]
 80029ce:	6800      	ldr	r0, [r0, #0]
 80029d0:	0401      	lsls	r1, r0, #16
 80029d2:	0fc9      	lsrs	r1, r1, #31
 80029d4:	d006      	beq.n	80029e4 <__iar_annotation$$branch+0x884>
 80029d6:	6828      	ldr	r0, [r5, #0]
 80029d8:	6801      	ldr	r1, [r0, #0]
 80029da:	4668      	mov	r0, sp
 80029dc:	7b40      	ldrb	r0, [r0, #13]
 80029de:	f002 fee1 	bl	80057a4 <USBPD_PRL_SOPCapability>
 80029e2:	e751      	b.n	8002888 <__iar_annotation$$branch+0x728>
 80029e4:	2101      	movs	r1, #1
 80029e6:	e7f8      	b.n	80029da <__iar_annotation$$branch+0x87a>
 80029e8:	4668      	mov	r0, sp
 80029ea:	7b01      	ldrb	r1, [r0, #12]
 80029ec:	0028      	movs	r0, r5
 80029ee:	f002 fc3b 	bl	8005268 <PE_StateMachine_UVDM>
 80029f2:	e749      	b.n	8002888 <__iar_annotation$$branch+0x728>
 80029f4:	2000      	movs	r0, #0
 80029f6:	9000      	str	r0, [sp, #0]
 80029f8:	2358      	movs	r3, #88	; 0x58
 80029fa:	2213      	movs	r2, #19
 80029fc:	2100      	movs	r1, #0
 80029fe:	0028      	movs	r0, r5
 8002a00:	f7fe fd86 	bl	8001510 <PE_Send_CtrlMessage>
 8002a04:	2800      	cmp	r0, #0
 8002a06:	d1f4      	bne.n	80029f2 <__iar_annotation$$branch+0x892>
 8002a08:	2009      	movs	r0, #9
 8002a0a:	7728      	strb	r0, [r5, #28]
 8002a0c:	e455      	b.n	80022ba <__iar_annotation$$branch+0x15a>
 8002a0e:	6968      	ldr	r0, [r5, #20]
 8002a10:	2701      	movs	r7, #1
 8002a12:	0b41      	lsrs	r1, r0, #13
 8002a14:	4039      	ands	r1, r7
 8002a16:	d019      	beq.n	8002a4c <__iar_annotation$$branch+0x8ec>
 8002a18:	0b80      	lsrs	r0, r0, #14
 8002a1a:	4038      	ands	r0, r7
 8002a1c:	d007      	beq.n	8002a2e <__iar_annotation$$branch+0x8ce>
 8002a1e:	215b      	movs	r1, #91	; 0x5b
 8002a20:	7c28      	ldrb	r0, [r5, #16]
 8002a22:	f7fd fd2d 	bl	8000480 <USBPD_PE_Notification>
 8002a26:	6968      	ldr	r0, [r5, #20]
 8002a28:	4955      	ldr	r1, [pc, #340]	; (8002b80 <.text_6>)
 8002a2a:	4001      	ands	r1, r0
 8002a2c:	6169      	str	r1, [r5, #20]
 8002a2e:	2003      	movs	r0, #3
 8002a30:	7468      	strb	r0, [r5, #17]
 8002a32:	7ca9      	ldrb	r1, [r5, #18]
 8002a34:	2903      	cmp	r1, #3
 8002a36:	d008      	beq.n	8002a4a <__iar_annotation$$branch+0x8ea>
 8002a38:	74a8      	strb	r0, [r5, #18]
 8002a3a:	2000      	movs	r0, #0
 8002a3c:	9000      	str	r0, [sp, #0]
 8002a3e:	2300      	movs	r3, #0
 8002a40:	2203      	movs	r2, #3
 8002a42:	7c29      	ldrb	r1, [r5, #16]
 8002a44:	2004      	movs	r0, #4
 8002a46:	6834      	ldr	r4, [r6, #0]
 8002a48:	47a0      	blx	r4
 8002a4a:	2401      	movs	r4, #1
 8002a4c:	6968      	ldr	r0, [r5, #20]
 8002a4e:	494d      	ldr	r1, [pc, #308]	; (8002b84 <.text_7>)
 8002a50:	4001      	ands	r1, r0
 8002a52:	6169      	str	r1, [r5, #20]
 8002a54:	2c00      	cmp	r4, #0
 8002a56:	d101      	bne.n	8002a5c <__iar_annotation$$branch>

08002a58 <__iar_annotation$$branch>:
 8002a58:	f7ff fa3e 	bl	8001ed8 <USBPD_PE_StateMachine_SNK+0xb0>

08002a5c <__iar_annotation$$branch>:
 8002a5c:	f7ff fb8e 	bl	800217c <__iar_annotation$$branch+0x1c>

08002a60 <.text_3>:
 8002a60:	00008014 	.word	0x00008014

08002a64 <PE_StateMachine_SNK_ReadyWait>:
 8002a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a66:	0004      	movs	r4, r0
 8002a68:	000e      	movs	r6, r1
 8002a6a:	2702      	movs	r7, #2
 8002a6c:	7830      	ldrb	r0, [r6, #0]
 8002a6e:	2814      	cmp	r0, #20
 8002a70:	d00b      	beq.n	8002a8a <PE_StateMachine_SNK_ReadyWait+0x26>
 8002a72:	0020      	movs	r0, r4
 8002a74:	f7fe fffc 	bl	8001a70 <PE_ManageRXEvent>
 8002a78:	7830      	ldrb	r0, [r6, #0]
 8002a7a:	2814      	cmp	r0, #20
 8002a7c:	d07b      	beq.n	8002b76 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002a7e:	2014      	movs	r0, #20
 8002a80:	7030      	strb	r0, [r6, #0]
 8002a82:	0020      	movs	r0, r4
 8002a84:	f7fd ff67 	bl	8000956 <PE_Clear_RxEvent>
 8002a88:	e075      	b.n	8002b76 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002a8a:	6961      	ldr	r1, [r4, #20]
 8002a8c:	0cc8      	lsrs	r0, r1, #19
 8002a8e:	03be      	lsls	r6, r7, #14
 8002a90:	2700      	movs	r7, #0
 8002a92:	2800      	cmp	r0, #0
 8002a94:	d021      	beq.n	8002ada <PE_StateMachine_SNK_ReadyWait+0x76>
 8002a96:	8c21      	ldrh	r1, [r4, #32]
 8002a98:	42b1      	cmp	r1, r6
 8002a9a:	d111      	bne.n	8002ac0 <PE_StateMachine_SNK_ReadyWait+0x5c>
 8002a9c:	200f      	movs	r0, #15
 8002a9e:	7460      	strb	r0, [r4, #17]
 8002aa0:	9700      	str	r7, [sp, #0]
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	2270      	movs	r2, #112	; 0x70
 8002aa6:	7c21      	ldrb	r1, [r4, #16]
 8002aa8:	2009      	movs	r0, #9
 8002aaa:	4d37      	ldr	r5, [pc, #220]	; (8002b88 <.text_8>)
 8002aac:	682d      	ldr	r5, [r5, #0]
 8002aae:	47a8      	blx	r5
 8002ab0:	2098      	movs	r0, #152	; 0x98
 8002ab2:	0080      	lsls	r0, r0, #2
 8002ab4:	5c20      	ldrb	r0, [r4, r0]
 8002ab6:	1c40      	adds	r0, r0, #1
 8002ab8:	2198      	movs	r1, #152	; 0x98
 8002aba:	0089      	lsls	r1, r1, #2
 8002abc:	5460      	strb	r0, [r4, r1]
 8002abe:	e05a      	b.n	8002b76 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002ac0:	8ea1      	ldrh	r1, [r4, #52]	; 0x34
 8002ac2:	0509      	lsls	r1, r1, #20
 8002ac4:	0f49      	lsrs	r1, r1, #29
 8002ac6:	180a      	adds	r2, r1, r0
 8002ac8:	2333      	movs	r3, #51	; 0x33
 8002aca:	435a      	muls	r2, r3
 8002acc:	4316      	orrs	r6, r2
 8002ace:	8426      	strh	r6, [r4, #32]
 8002ad0:	180f      	adds	r7, r1, r0
 8002ad2:	2033      	movs	r0, #51	; 0x33
 8002ad4:	4347      	muls	r7, r0
 8002ad6:	b2bf      	uxth	r7, r7
 8002ad8:	e04d      	b.n	8002b76 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002ada:	8ca0      	ldrh	r0, [r4, #36]	; 0x24
 8002adc:	42b0      	cmp	r0, r6
 8002ade:	d104      	bne.n	8002aea <PE_StateMachine_SNK_ReadyWait+0x86>
 8002ae0:	2045      	movs	r0, #69	; 0x45
 8002ae2:	7460      	strb	r0, [r4, #17]
 8002ae4:	430e      	orrs	r6, r1
 8002ae6:	6166      	str	r6, [r4, #20]
 8002ae8:	e045      	b.n	8002b76 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002aea:	7c20      	ldrb	r0, [r4, #16]
 8002aec:	f7fd ff58 	bl	80009a0 <PE_PRL_Control_RxEvent>
 8002af0:	2800      	cmp	r0, #0
 8002af2:	d128      	bne.n	8002b46 <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002af4:	2032      	movs	r0, #50	; 0x32
 8002af6:	5c20      	ldrb	r0, [r4, r0]
 8002af8:	2800      	cmp	r0, #0
 8002afa:	d024      	beq.n	8002b46 <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002afc:	6860      	ldr	r0, [r4, #4]
 8002afe:	6800      	ldr	r0, [r0, #0]
 8002b00:	2103      	movs	r1, #3
 8002b02:	2203      	movs	r2, #3
 8002b04:	4002      	ands	r2, r0
 8002b06:	2a01      	cmp	r2, #1
 8002b08:	d007      	beq.n	8002b1a <PE_StateMachine_SNK_ReadyWait+0xb6>
 8002b0a:	4001      	ands	r1, r0
 8002b0c:	2902      	cmp	r1, #2
 8002b0e:	d11a      	bne.n	8002b46 <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002b10:	7c20      	ldrb	r0, [r4, #16]
 8002b12:	f002 fe3b 	bl	800578c <USBPD_PRL_IsResistor_SinkTxOK>
 8002b16:	2801      	cmp	r0, #1
 8002b18:	d115      	bne.n	8002b46 <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002b1a:	2033      	movs	r0, #51	; 0x33
 8002b1c:	5c20      	ldrb	r0, [r4, r0]
 8002b1e:	2131      	movs	r1, #49	; 0x31
 8002b20:	5460      	strb	r0, [r4, r1]
 8002b22:	2032      	movs	r0, #50	; 0x32
 8002b24:	5c20      	ldrb	r0, [r4, r0]
 8002b26:	7460      	strb	r0, [r4, #17]
 8002b28:	2845      	cmp	r0, #69	; 0x45
 8002b2a:	d102      	bne.n	8002b32 <PE_StateMachine_SNK_ReadyWait+0xce>
 8002b2c:	6960      	ldr	r0, [r4, #20]
 8002b2e:	4306      	orrs	r6, r0
 8002b30:	6166      	str	r6, [r4, #20]
 8002b32:	2132      	movs	r1, #50	; 0x32
 8002b34:	5467      	strb	r7, [r4, r1]
 8002b36:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002b38:	62e0      	str	r0, [r4, #44]	; 0x2c
 8002b3a:	6960      	ldr	r0, [r4, #20]
 8002b3c:	2180      	movs	r1, #128	; 0x80
 8002b3e:	01c9      	lsls	r1, r1, #7
 8002b40:	4301      	orrs	r1, r0
 8002b42:	6161      	str	r1, [r4, #20]
 8002b44:	e017      	b.n	8002b76 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002b46:	8c60      	ldrh	r0, [r4, #34]	; 0x22
 8002b48:	42b0      	cmp	r0, r6
 8002b4a:	d109      	bne.n	8002b60 <PE_StateMachine_SNK_ReadyWait+0xfc>
 8002b4c:	8467      	strh	r7, [r4, #34]	; 0x22
 8002b4e:	2098      	movs	r0, #152	; 0x98
 8002b50:	0080      	lsls	r0, r0, #2
 8002b52:	1820      	adds	r0, r4, r0
 8002b54:	7881      	ldrb	r1, [r0, #2]
 8002b56:	1c49      	adds	r1, r1, #1
 8002b58:	7081      	strb	r1, [r0, #2]
 8002b5a:	2005      	movs	r0, #5
 8002b5c:	7460      	strb	r0, [r4, #17]
 8002b5e:	e00a      	b.n	8002b76 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002b60:	0020      	movs	r0, r4
 8002b62:	f7fe fc47 	bl	80013f4 <PE_CalculateMinTiming>
 8002b66:	2132      	movs	r1, #50	; 0x32
 8002b68:	5c61      	ldrb	r1, [r4, r1]
 8002b6a:	2900      	cmp	r1, #0
 8002b6c:	d002      	beq.n	8002b74 <PE_StateMachine_SNK_ReadyWait+0x110>
 8002b6e:	2802      	cmp	r0, #2
 8002b70:	d300      	bcc.n	8002b74 <PE_StateMachine_SNK_ReadyWait+0x110>
 8002b72:	2002      	movs	r0, #2
 8002b74:	0007      	movs	r7, r0
 8002b76:	0038      	movs	r0, r7
 8002b78:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
	...

08002b7c <.text_5>:
 8002b7c:	0000025e 	.word	0x0000025e

08002b80 <.text_6>:
 8002b80:	ffffbfff 	.word	0xffffbfff

08002b84 <.text_7>:
 8002b84:	ffffdfff 	.word	0xffffdfff

08002b88 <.text_8>:
 8002b88:	20000000 	.word	0x20000000

08002b8c <USBPD_PE_StateMachine_SRC>:
 8002b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b8e:	b086      	sub	sp, #24
 8002b90:	0005      	movs	r5, r0
 8002b92:	4829      	ldr	r0, [pc, #164]	; (8002c38 <USBPD_PE_StateMachine_SRC+0xac>)
 8002b94:	00a9      	lsls	r1, r5, #2
 8002b96:	5844      	ldr	r4, [r0, r1]
 8002b98:	7c60      	ldrb	r0, [r4, #17]
 8002b9a:	2848      	cmp	r0, #72	; 0x48
 8002b9c:	d134      	bne.n	8002c08 <USBPD_PE_StateMachine_SRC+0x7c>
 8002b9e:	0020      	movs	r0, r4
 8002ba0:	f7fd ffc0 	bl	8000b24 <PE_Reset_ZI>
 8002ba4:	0020      	movs	r0, r4
 8002ba6:	f7fd fff3 	bl	8000b90 <PE_Reset_Counter>
 8002baa:	6820      	ldr	r0, [r4, #0]
 8002bac:	7900      	ldrb	r0, [r0, #4]
 8002bae:	0783      	lsls	r3, r0, #30
 8002bb0:	0f9b      	lsrs	r3, r3, #30
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	2101      	movs	r1, #1
 8002bb6:	7c20      	ldrb	r0, [r4, #16]
 8002bb8:	f002 fd83 	bl	80056c2 <USBPD_PRL_SetHeader>
 8002bbc:	6860      	ldr	r0, [r4, #4]
 8002bbe:	6801      	ldr	r1, [r0, #0]
 8002bc0:	2208      	movs	r2, #8
 8002bc2:	430a      	orrs	r2, r1
 8002bc4:	6002      	str	r2, [r0, #0]
 8002bc6:	6860      	ldr	r0, [r4, #4]
 8002bc8:	6801      	ldr	r1, [r0, #0]
 8002bca:	2203      	movs	r2, #3
 8002bcc:	4391      	bics	r1, r2
 8002bce:	6822      	ldr	r2, [r4, #0]
 8002bd0:	7912      	ldrb	r2, [r2, #4]
 8002bd2:	0792      	lsls	r2, r2, #30
 8002bd4:	0f92      	lsrs	r2, r2, #30
 8002bd6:	430a      	orrs	r2, r1
 8002bd8:	6002      	str	r2, [r0, #0]
 8002bda:	2101      	movs	r1, #1
 8002bdc:	7c20      	ldrb	r0, [r4, #16]
 8002bde:	f002 fde1 	bl	80057a4 <USBPD_PRL_SOPCapability>
 8002be2:	7c20      	ldrb	r0, [r4, #16]
 8002be4:	f003 f84a 	bl	8005c7c <USBPD_PRL_Reset>
 8002be8:	2002      	movs	r0, #2
 8002bea:	7460      	strb	r0, [r4, #17]
 8002bec:	7ca0      	ldrb	r0, [r4, #18]
 8002bee:	2802      	cmp	r0, #2
 8002bf0:	d00a      	beq.n	8002c08 <USBPD_PE_StateMachine_SRC+0x7c>
 8002bf2:	2002      	movs	r0, #2
 8002bf4:	74a0      	strb	r0, [r4, #18]
 8002bf6:	2000      	movs	r0, #0
 8002bf8:	9000      	str	r0, [sp, #0]
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	2202      	movs	r2, #2
 8002bfe:	7c21      	ldrb	r1, [r4, #16]
 8002c00:	2004      	movs	r0, #4
 8002c02:	4eca      	ldr	r6, [pc, #808]	; (8002f2c <__iar_annotation$$branch+0x6c>)
 8002c04:	6836      	ldr	r6, [r6, #0]
 8002c06:	47b0      	blx	r6
 8002c08:	6960      	ldr	r0, [r4, #20]
 8002c0a:	0341      	lsls	r1, r0, #13
 8002c0c:	0fc9      	lsrs	r1, r1, #31
 8002c0e:	d006      	beq.n	8002c1e <USBPD_PE_StateMachine_SRC+0x92>
 8002c10:	49c7      	ldr	r1, [pc, #796]	; (8002f30 <__iar_annotation$$branch+0x70>)
 8002c12:	4001      	ands	r1, r0
 8002c14:	6161      	str	r1, [r4, #20]
 8002c16:	2164      	movs	r1, #100	; 0x64
 8002c18:	7c20      	ldrb	r0, [r4, #16]
 8002c1a:	f7fd fc31 	bl	8000480 <USBPD_PE_Notification>
 8002c1e:	0020      	movs	r0, r4
 8002c20:	f7fd fe62 	bl	80008e8 <PE_Get_RxEvent>
 8002c24:	4669      	mov	r1, sp
 8002c26:	7308      	strb	r0, [r1, #12]
 8002c28:	4668      	mov	r0, sp
 8002c2a:	7b00      	ldrb	r0, [r0, #12]
 8002c2c:	2803      	cmp	r0, #3
 8002c2e:	d105      	bne.n	8002c3c <USBPD_PE_StateMachine_SRC+0xb0>
 8002c30:	2001      	movs	r0, #1
 8002c32:	b007      	add	sp, #28
 8002c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c36:	bf00      	nop
 8002c38:	2000052c 	.word	0x2000052c
 8002c3c:	4668      	mov	r0, sp
 8002c3e:	7345      	strb	r5, [r0, #13]
 8002c40:	6860      	ldr	r0, [r4, #4]
 8002c42:	6800      	ldr	r0, [r0, #0]
 8002c44:	04c1      	lsls	r1, r0, #19
 8002c46:	0fc9      	lsrs	r1, r1, #31
 8002c48:	d100      	bne.n	8002c4c <USBPD_PE_StateMachine_SRC+0xc0>
 8002c4a:	e13b      	b.n	8002ec4 <__iar_annotation$$branch+0x4>
 8002c4c:	6960      	ldr	r0, [r4, #20]
 8002c4e:	0381      	lsls	r1, r0, #14
 8002c50:	0fc9      	lsrs	r1, r1, #31
 8002c52:	d100      	bne.n	8002c56 <USBPD_PE_StateMachine_SRC+0xca>
 8002c54:	e144      	b.n	8002ee0 <__iar_annotation$$branch+0x20>
 8002c56:	4668      	mov	r0, sp
 8002c58:	7b40      	ldrb	r0, [r0, #13]
 8002c5a:	f002 fd9b 	bl	8005794 <USBPD_PRL_FastRoleSwapSignalling>
 8002c5e:	20a6      	movs	r0, #166	; 0xa6
 8002c60:	7460      	strb	r0, [r4, #17]
 8002c62:	2109      	movs	r1, #9
 8002c64:	7721      	strb	r1, [r4, #28]
 8002c66:	2100      	movs	r1, #0
 8002c68:	2232      	movs	r2, #50	; 0x32
 8002c6a:	54a1      	strb	r1, [r4, r2]
 8002c6c:	6961      	ldr	r1, [r4, #20]
 8002c6e:	4ab1      	ldr	r2, [pc, #708]	; (8002f34 <__iar_annotation$$branch+0x74>)
 8002c70:	400a      	ands	r2, r1
 8002c72:	6162      	str	r2, [r4, #20]
 8002c74:	49b0      	ldr	r1, [pc, #704]	; (8002f38 <__iar_annotation$$branch+0x78>)
 8002c76:	84e1      	strh	r1, [r4, #38]	; 0x26
 8002c78:	7ca1      	ldrb	r1, [r4, #18]
 8002c7a:	29a6      	cmp	r1, #166	; 0xa6
 8002c7c:	d000      	beq.n	8002c80 <USBPD_PE_StateMachine_SRC+0xf4>
 8002c7e:	e125      	b.n	8002ecc <__iar_annotation$$branch+0xc>
 8002c80:	2502      	movs	r5, #2
 8002c82:	4668      	mov	r0, sp
 8002c84:	7b00      	ldrb	r0, [r0, #12]
 8002c86:	2811      	cmp	r0, #17
 8002c88:	d11f      	bne.n	8002cca <USBPD_PE_StateMachine_SRC+0x13e>
 8002c8a:	6860      	ldr	r0, [r4, #4]
 8002c8c:	6800      	ldr	r0, [r0, #0]
 8002c8e:	0701      	lsls	r1, r0, #28
 8002c90:	0fc9      	lsrs	r1, r1, #31
 8002c92:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8002c94:	0680      	lsls	r0, r0, #26
 8002c96:	0fc2      	lsrs	r2, r0, #31
 8002c98:	4291      	cmp	r1, r2
 8002c9a:	d116      	bne.n	8002cca <USBPD_PE_StateMachine_SRC+0x13e>
 8002c9c:	2014      	movs	r0, #20
 8002c9e:	4669      	mov	r1, sp
 8002ca0:	7308      	strb	r0, [r1, #12]
 8002ca2:	0020      	movs	r0, r4
 8002ca4:	f7fd fe57 	bl	8000956 <PE_Clear_RxEvent>
 8002ca8:	2092      	movs	r0, #146	; 0x92
 8002caa:	7460      	strb	r0, [r4, #17]
 8002cac:	7ca0      	ldrb	r0, [r4, #18]
 8002cae:	2892      	cmp	r0, #146	; 0x92
 8002cb0:	d100      	bne.n	8002cb4 <USBPD_PE_StateMachine_SRC+0x128>
 8002cb2:	e155      	b.n	8002f60 <__iar_annotation$$branch+0xa0>
 8002cb4:	2092      	movs	r0, #146	; 0x92
 8002cb6:	74a0      	strb	r0, [r4, #18]
 8002cb8:	2000      	movs	r0, #0
 8002cba:	9000      	str	r0, [sp, #0]
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	2292      	movs	r2, #146	; 0x92
 8002cc0:	7c21      	ldrb	r1, [r4, #16]
 8002cc2:	2004      	movs	r0, #4
 8002cc4:	4e99      	ldr	r6, [pc, #612]	; (8002f2c <__iar_annotation$$branch+0x6c>)
 8002cc6:	6836      	ldr	r6, [r6, #0]
 8002cc8:	47b0      	blx	r6
 8002cca:	7c60      	ldrb	r0, [r4, #17]
 8002ccc:	499b      	ldr	r1, [pc, #620]	; (8002f3c <__iar_annotation$$branch+0x7c>)
 8002cce:	1866      	adds	r6, r4, r1
 8002cd0:	4f9b      	ldr	r7, [pc, #620]	; (8002f40 <__iar_annotation$$branch+0x80>)
 8002cd2:	499c      	ldr	r1, [pc, #624]	; (8002f44 <__iar_annotation$$branch+0x84>)
 8002cd4:	0002      	movs	r2, r0
 8002cd6:	d100      	bne.n	8002cda <USBPD_PE_StateMachine_SRC+0x14e>
 8002cd8:	e136      	b.n	8002f48 <__iar_annotation$$branch+0x88>
 8002cda:	1e42      	subs	r2, r0, #1
 8002cdc:	d067      	beq.n	8002dae <__iar_annotation$$branch+0x8>
 8002cde:	1e52      	subs	r2, r2, #1
 8002ce0:	d100      	bne.n	8002ce4 <USBPD_PE_StateMachine_SRC+0x158>
 8002ce2:	e149      	b.n	8002f78 <__iar_annotation$$branch+0xb8>
 8002ce4:	1e52      	subs	r2, r2, #1
 8002ce6:	2a01      	cmp	r2, #1
 8002ce8:	d801      	bhi.n	8002cee <__iar_annotation$$branch+0x4>

08002cea <__iar_annotation$$branch>:
 8002cea:	f000 fd90 	bl	800380e <__iar_annotation$$branch+0x94e>
 8002cee:	1e92      	subs	r2, r2, #2
 8002cf0:	d100      	bne.n	8002cf4 <__iar_annotation$$branch+0xa>
 8002cf2:	e189      	b.n	8003008 <__iar_annotation$$branch+0x148>
 8002cf4:	1e52      	subs	r2, r2, #1
 8002cf6:	d100      	bne.n	8002cfa <__iar_annotation$$branch+0x10>
 8002cf8:	e18b      	b.n	8003012 <__iar_annotation$$branch+0x152>
 8002cfa:	1e52      	subs	r2, r2, #1
 8002cfc:	d100      	bne.n	8002d00 <__iar_annotation$$branch+0x16>
 8002cfe:	e190      	b.n	8003022 <__iar_annotation$$branch+0x162>
 8002d00:	1e52      	subs	r2, r2, #1
 8002d02:	d100      	bne.n	8002d06 <__iar_annotation$$branch+0x1c>
 8002d04:	e1e1      	b.n	80030ca <__iar_annotation$$branch+0x20a>
 8002d06:	1e52      	subs	r2, r2, #1
 8002d08:	d100      	bne.n	8002d0c <__iar_annotation$$branch+0x22>
 8002d0a:	e223      	b.n	8003154 <__iar_annotation$$branch+0x294>
 8002d0c:	1ed2      	subs	r2, r2, #3
 8002d0e:	d100      	bne.n	8002d12 <__iar_annotation$$branch+0x28>
 8002d10:	e276      	b.n	8003200 <__iar_annotation$$branch+0x340>
 8002d12:	1e52      	subs	r2, r2, #1
 8002d14:	d100      	bne.n	8002d18 <__iar_annotation$$branch+0x2e>
 8002d16:	e286      	b.n	8003226 <__iar_annotation$$branch+0x366>
 8002d18:	1e52      	subs	r2, r2, #1
 8002d1a:	d100      	bne.n	8002d1e <__iar_annotation$$branch+0x34>
 8002d1c:	e11d      	b.n	8002f5a <__iar_annotation$$branch+0x9a>
 8002d1e:	1e52      	subs	r2, r2, #1
 8002d20:	d100      	bne.n	8002d24 <__iar_annotation$$branch+0x3a>
 8002d22:	e30d      	b.n	8003340 <__iar_annotation$$branch+0x480>
 8002d24:	1e52      	subs	r2, r2, #1
 8002d26:	d100      	bne.n	8002d2a <__iar_annotation$$branch+0x40>
 8002d28:	e2c6      	b.n	80032b8 <__iar_annotation$$branch+0x3f8>
 8002d2a:	1e52      	subs	r2, r2, #1
 8002d2c:	d100      	bne.n	8002d30 <__iar_annotation$$branch+0x46>
 8002d2e:	e2cc      	b.n	80032ca <__iar_annotation$$branch+0x40a>
 8002d30:	1e52      	subs	r2, r2, #1
 8002d32:	d100      	bne.n	8002d36 <__iar_annotation$$branch+0x4c>
 8002d34:	e2d8      	b.n	80032e8 <__iar_annotation$$branch+0x428>
 8002d36:	1e52      	subs	r2, r2, #1
 8002d38:	d100      	bne.n	8002d3c <__iar_annotation$$branch+0x52>
 8002d3a:	e389      	b.n	8003450 <__iar_annotation$$branch+0x590>
 8002d3c:	1e52      	subs	r2, r2, #1
 8002d3e:	d100      	bne.n	8002d42 <__iar_annotation$$branch+0x58>
 8002d40:	e32b      	b.n	800339a <__iar_annotation$$branch+0x4da>
 8002d42:	1e52      	subs	r2, r2, #1
 8002d44:	d100      	bne.n	8002d48 <__iar_annotation$$branch+0x5e>
 8002d46:	e332      	b.n	80033ae <__iar_annotation$$branch+0x4ee>
 8002d48:	1e52      	subs	r2, r2, #1
 8002d4a:	d100      	bne.n	8002d4e <__iar_annotation$$branch+0x64>
 8002d4c:	e1d5      	b.n	80030fa <__iar_annotation$$branch+0x23a>
 8002d4e:	1e52      	subs	r2, r2, #1
 8002d50:	d100      	bne.n	8002d54 <__iar_annotation$$branch+0x6a>
 8002d52:	e34c      	b.n	80033ee <__iar_annotation$$branch+0x52e>
 8002d54:	1e52      	subs	r2, r2, #1
 8002d56:	2a01      	cmp	r2, #1
 8002d58:	d929      	bls.n	8002dae <__iar_annotation$$branch+0x8>
 8002d5a:	1e92      	subs	r2, r2, #2
 8002d5c:	d100      	bne.n	8002d60 <__iar_annotation$$branch+0x76>
 8002d5e:	e3a3      	b.n	80034a8 <__iar_annotation$$branch+0x5e8>
 8002d60:	1e52      	subs	r2, r2, #1
 8002d62:	d100      	bne.n	8002d66 <__iar_annotation$$branch+0x7c>
 8002d64:	e3b0      	b.n	80034c8 <__iar_annotation$$branch+0x608>
 8002d66:	1e92      	subs	r2, r2, #2
 8002d68:	d021      	beq.n	8002dae <__iar_annotation$$branch+0x8>
 8002d6a:	1e52      	subs	r2, r2, #1
 8002d6c:	d101      	bne.n	8002d72 <__iar_annotation$$branch+0x4>

08002d6e <__iar_annotation$$branch>:
 8002d6e:	f000 fc88 	bl	8003682 <__iar_annotation$$branch+0x7c2>
 8002d72:	1e52      	subs	r2, r2, #1
 8002d74:	d101      	bne.n	8002d7a <__iar_annotation$$branch+0x4>

08002d76 <__iar_annotation$$branch>:
 8002d76:	f000 fc9a 	bl	80036ae <__iar_annotation$$branch+0x7ee>
 8002d7a:	1e52      	subs	r2, r2, #1
 8002d7c:	d101      	bne.n	8002d82 <__iar_annotation$$branch+0x4>

08002d7e <__iar_annotation$$branch>:
 8002d7e:	f000 fce6 	bl	800374e <__iar_annotation$$branch+0x88e>
 8002d82:	1e52      	subs	r2, r2, #1
 8002d84:	d101      	bne.n	8002d8a <__iar_annotation$$branch+0x4>

08002d86 <__iar_annotation$$branch>:
 8002d86:	f000 fd0f 	bl	80037a8 <__iar_annotation$$branch+0x8e8>
 8002d8a:	1e52      	subs	r2, r2, #1
 8002d8c:	d101      	bne.n	8002d92 <__iar_annotation$$branch+0x4>

08002d8e <__iar_annotation$$branch>:
 8002d8e:	f000 fbe5 	bl	800355c <__iar_annotation$$branch+0x69c>
 8002d92:	1e92      	subs	r2, r2, #2
 8002d94:	d101      	bne.n	8002d9a <__iar_annotation$$branch+0x4>

08002d96 <__iar_annotation$$branch>:
 8002d96:	f000 fc0a 	bl	80035ae <__iar_annotation$$branch+0x6ee>
 8002d9a:	1e52      	subs	r2, r2, #1
 8002d9c:	d101      	bne.n	8002da2 <__iar_annotation$$branch+0x4>

08002d9e <__iar_annotation$$branch>:
 8002d9e:	f000 fc2e 	bl	80035fe <__iar_annotation$$branch+0x73e>
 8002da2:	1e52      	subs	r2, r2, #1
 8002da4:	d101      	bne.n	8002daa <__iar_annotation$$branch+0x4>

08002da6 <__iar_annotation$$branch>:
 8002da6:	f000 fc49 	bl	800363c <__iar_annotation$$branch+0x77c>
 8002daa:	1e52      	subs	r2, r2, #1
 8002dac:	2a02      	cmp	r2, #2
 8002dae:	d801      	bhi.n	8002db4 <__iar_annotation$$branch+0x4>

08002db0 <__iar_annotation$$branch>:
 8002db0:	f000 fe1b 	bl	80039ea <__iar_annotation$$branch+0x106>
 8002db4:	1ed2      	subs	r2, r2, #3
 8002db6:	d101      	bne.n	8002dbc <__iar_annotation$$branch+0x4>

08002db8 <__iar_annotation$$branch>:
 8002db8:	f000 fbf4 	bl	80035a4 <__iar_annotation$$branch+0x6e4>
 8002dbc:	1e52      	subs	r2, r2, #1
 8002dbe:	d101      	bne.n	8002dc4 <__iar_annotation$$branch+0x4>

08002dc0 <__iar_annotation$$branch>:
 8002dc0:	f000 fd96 	bl	80038f0 <__iar_annotation$$branch+0xc>
 8002dc4:	1e52      	subs	r2, r2, #1
 8002dc6:	d0f2      	beq.n	8002dae <__iar_annotation$$branch+0x8>
 8002dc8:	1e52      	subs	r2, r2, #1
 8002dca:	d101      	bne.n	8002dd0 <__iar_annotation$$branch+0x4>

08002dcc <__iar_annotation$$branch>:
 8002dcc:	f000 fda1 	bl	8003912 <__iar_annotation$$branch+0x2e>
 8002dd0:	1e52      	subs	r2, r2, #1
 8002dd2:	d101      	bne.n	8002dd8 <__iar_annotation$$branch+0x4>

08002dd4 <__iar_annotation$$branch>:
 8002dd4:	f000 fdcf 	bl	8003976 <__iar_annotation$$branch+0x92>
 8002dd8:	1e52      	subs	r2, r2, #1
 8002dda:	2a01      	cmp	r2, #1
 8002ddc:	d9e7      	bls.n	8002dae <__iar_annotation$$branch+0x8>
 8002dde:	1e92      	subs	r2, r2, #2
 8002de0:	d001      	beq.n	8002de6 <__iar_annotation$$branch+0x12>
 8002de2:	1e92      	subs	r2, r2, #2
 8002de4:	2a05      	cmp	r2, #5
 8002de6:	d801      	bhi.n	8002dec <__iar_annotation$$branch+0x4>

08002de8 <__iar_annotation$$branch>:
 8002de8:	f000 fdfb 	bl	80039e2 <__iar_annotation$$branch+0xfe>
 8002dec:	1f92      	subs	r2, r2, #6
 8002dee:	d101      	bne.n	8002df4 <__iar_annotation$$branch+0x4>

08002df0 <__iar_annotation$$branch>:
 8002df0:	f000 fdd2 	bl	8003998 <__iar_annotation$$branch+0xb4>
 8002df4:	1e52      	subs	r2, r2, #1
 8002df6:	2a03      	cmp	r2, #3
 8002df8:	d9d9      	bls.n	8002dae <__iar_annotation$$branch+0x8>
 8002dfa:	3a11      	subs	r2, #17
 8002dfc:	d0d7      	beq.n	8002dae <__iar_annotation$$branch+0x8>
 8002dfe:	1e52      	subs	r2, r2, #1
 8002e00:	d100      	bne.n	8002e04 <__iar_annotation$$branch+0x14>
 8002e02:	e150      	b.n	80030a6 <__iar_annotation$$branch+0x1e6>
 8002e04:	3a0f      	subs	r2, #15
 8002e06:	d101      	bne.n	8002e0c <__iar_annotation$$branch+0x4>

08002e08 <__iar_annotation$$branch>:
 8002e08:	f000 fce9 	bl	80037de <__iar_annotation$$branch+0x91e>
 8002e0c:	1fd2      	subs	r2, r2, #7
 8002e0e:	2a01      	cmp	r2, #1
 8002e10:	d9cd      	bls.n	8002dae <__iar_annotation$$branch+0x8>
 8002e12:	1f52      	subs	r2, r2, #5
 8002e14:	2a01      	cmp	r2, #1
 8002e16:	d9ca      	bls.n	8002dae <__iar_annotation$$branch+0x8>
 8002e18:	3a0d      	subs	r2, #13
 8002e1a:	d0c8      	beq.n	8002dae <__iar_annotation$$branch+0x8>
 8002e1c:	3a12      	subs	r2, #18
 8002e1e:	d101      	bne.n	8002e24 <__iar_annotation$$branch+0x4>

08002e20 <__iar_annotation$$branch>:
 8002e20:	f000 fe18 	bl	8003a54 <__iar_annotation$$branch+0x62>
 8002e24:	3a0c      	subs	r2, #12
 8002e26:	d100      	bne.n	8002e2a <__iar_annotation$$branch+0xa>
 8002e28:	e09a      	b.n	8002f60 <__iar_annotation$$branch+0xa0>
 8002e2a:	1e52      	subs	r2, r2, #1
 8002e2c:	2a02      	cmp	r2, #2
 8002e2e:	d9be      	bls.n	8002dae <__iar_annotation$$branch+0x8>
 8002e30:	1ed2      	subs	r2, r2, #3
 8002e32:	d100      	bne.n	8002e36 <__iar_annotation$$branch+0x16>
 8002e34:	e213      	b.n	800325e <__iar_annotation$$branch+0x39e>
 8002e36:	1e52      	subs	r2, r2, #1
 8002e38:	d100      	bne.n	8002e3c <__iar_annotation$$branch+0x1c>
 8002e3a:	e229      	b.n	8003290 <__iar_annotation$$branch+0x3d0>
 8002e3c:	1e92      	subs	r2, r2, #2
 8002e3e:	d0b6      	beq.n	8002dae <__iar_annotation$$branch+0x8>
 8002e40:	1e52      	subs	r2, r2, #1
 8002e42:	d100      	bne.n	8002e46 <__iar_annotation$$branch+0x26>
 8002e44:	e0e0      	b.n	8003008 <__iar_annotation$$branch+0x148>
 8002e46:	1e92      	subs	r2, r2, #2
 8002e48:	2a08      	cmp	r2, #8
 8002e4a:	d801      	bhi.n	8002e50 <__iar_annotation$$branch+0x4>

08002e4c <__iar_annotation$$branch>:
 8002e4c:	f000 fdd3 	bl	80039f6 <__iar_annotation$$branch+0x4>
 8002e50:	3a0a      	subs	r2, #10
 8002e52:	d101      	bne.n	8002e58 <__iar_annotation$$branch+0x4>

08002e54 <__iar_annotation$$branch>:
 8002e54:	f000 fde2 	bl	8003a1c <__iar_annotation$$branch+0x2a>
 8002e58:	a903      	add	r1, sp, #12
 8002e5a:	0020      	movs	r0, r4
 8002e5c:	f001 fb32 	bl	80044c4 <PE_StateMachine_VDM>
 8002e60:	0005      	movs	r5, r0
 8002e62:	7c62      	ldrb	r2, [r4, #17]
 8002e64:	4e31      	ldr	r6, [pc, #196]	; (8002f2c <__iar_annotation$$branch+0x6c>)
 8002e66:	7ca0      	ldrb	r0, [r4, #18]
 8002e68:	4290      	cmp	r0, r2
 8002e6a:	d007      	beq.n	8002e7c <__iar_annotation$$branch+0x28>
 8002e6c:	74a2      	strb	r2, [r4, #18]
 8002e6e:	2000      	movs	r0, #0
 8002e70:	9000      	str	r0, [sp, #0]
 8002e72:	2300      	movs	r3, #0
 8002e74:	7c21      	ldrb	r1, [r4, #16]
 8002e76:	2004      	movs	r0, #4
 8002e78:	6837      	ldr	r7, [r6, #0]
 8002e7a:	47b8      	blx	r7
 8002e7c:	4668      	mov	r0, sp
 8002e7e:	7b00      	ldrb	r0, [r0, #12]
 8002e80:	2814      	cmp	r0, #20
 8002e82:	d101      	bne.n	8002e88 <__iar_annotation$$branch+0x4>

08002e84 <__iar_annotation$$branch>:
 8002e84:	f000 fdec 	bl	8003a60 <__iar_annotation$$branch+0x6e>
 8002e88:	0020      	movs	r0, r4
 8002e8a:	f7fd fdab 	bl	80009e4 <PE_Check_AMSConflict>
 8002e8e:	2815      	cmp	r0, #21
 8002e90:	d109      	bne.n	8002ea6 <__iar_annotation$$branch+0x22>
 8002e92:	4668      	mov	r0, sp
 8002e94:	7b00      	ldrb	r0, [r0, #12]
 8002e96:	2814      	cmp	r0, #20
 8002e98:	d005      	beq.n	8002ea6 <__iar_annotation$$branch+0x22>
 8002e9a:	2014      	movs	r0, #20
 8002e9c:	4669      	mov	r1, sp
 8002e9e:	7308      	strb	r0, [r1, #12]
 8002ea0:	0020      	movs	r0, r4
 8002ea2:	f7fd fd58 	bl	8000956 <PE_Clear_RxEvent>
 8002ea6:	7c62      	ldrb	r2, [r4, #17]
 8002ea8:	7ca0      	ldrb	r0, [r4, #18]
 8002eaa:	4290      	cmp	r0, r2
 8002eac:	d007      	beq.n	8002ebe <__iar_annotation$$branch+0x3a>
 8002eae:	74a2      	strb	r2, [r4, #18]
 8002eb0:	2000      	movs	r0, #0
 8002eb2:	9000      	str	r0, [sp, #0]
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	7c21      	ldrb	r1, [r4, #16]
 8002eb8:	2004      	movs	r0, #4
 8002eba:	6835      	ldr	r5, [r6, #0]
 8002ebc:	47a8      	blx	r5
 8002ebe:	2500      	movs	r5, #0

08002ec0 <__iar_annotation$$branch>:
 8002ec0:	f000 fded 	bl	8003a9e <__iar_annotation$$branch+0xac>
 8002ec4:	2500      	movs	r5, #0
 8002ec6:	43ed      	mvns	r5, r5
 8002ec8:	0028      	movs	r0, r5
 8002eca:	e6b2      	b.n	8002c32 <USBPD_PE_StateMachine_SRC+0xa6>
 8002ecc:	74a0      	strb	r0, [r4, #18]
 8002ece:	2000      	movs	r0, #0
 8002ed0:	9000      	str	r0, [sp, #0]
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	22a6      	movs	r2, #166	; 0xa6
 8002ed6:	7c21      	ldrb	r1, [r4, #16]
 8002ed8:	2004      	movs	r0, #4
 8002eda:	4d14      	ldr	r5, [pc, #80]	; (8002f2c <__iar_annotation$$branch+0x6c>)
 8002edc:	682d      	ldr	r5, [r5, #0]
 8002ede:	47a8      	blx	r5
 8002ee0:	2502      	movs	r5, #2
 8002ee2:	2032      	movs	r0, #50	; 0x32
 8002ee4:	5c20      	ldrb	r0, [r4, r0]
 8002ee6:	280f      	cmp	r0, #15
 8002ee8:	d001      	beq.n	8002eee <__iar_annotation$$branch+0x2e>
 8002eea:	2814      	cmp	r0, #20
 8002eec:	d11c      	bne.n	8002f28 <__iar_annotation$$branch+0x68>
 8002eee:	4668      	mov	r0, sp
 8002ef0:	7b00      	ldrb	r0, [r0, #12]
 8002ef2:	2814      	cmp	r0, #20
 8002ef4:	d005      	beq.n	8002f02 <__iar_annotation$$branch+0x42>
 8002ef6:	2014      	movs	r0, #20
 8002ef8:	4669      	mov	r1, sp
 8002efa:	7308      	strb	r0, [r1, #12]
 8002efc:	0020      	movs	r0, r4
 8002efe:	f7fd fd2a 	bl	8000956 <PE_Clear_RxEvent>
 8002f02:	2032      	movs	r0, #50	; 0x32
 8002f04:	5c22      	ldrb	r2, [r4, r0]
 8002f06:	7462      	strb	r2, [r4, #17]
 8002f08:	2000      	movs	r0, #0
 8002f0a:	2332      	movs	r3, #50	; 0x32
 8002f0c:	54e0      	strb	r0, [r4, r3]
 8002f0e:	62e0      	str	r0, [r4, #44]	; 0x2c
 8002f10:	7ca0      	ldrb	r0, [r4, #18]
 8002f12:	4290      	cmp	r0, r2
 8002f14:	d008      	beq.n	8002f28 <__iar_annotation$$branch+0x68>
 8002f16:	74a2      	strb	r2, [r4, #18]
 8002f18:	2000      	movs	r0, #0
 8002f1a:	9000      	str	r0, [sp, #0]
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	7c21      	ldrb	r1, [r4, #16]
 8002f20:	2004      	movs	r0, #4
 8002f22:	4e02      	ldr	r6, [pc, #8]	; (8002f2c <__iar_annotation$$branch+0x6c>)
 8002f24:	6836      	ldr	r6, [r6, #0]
 8002f26:	47b0      	blx	r6
 8002f28:	e6ab      	b.n	8002c82 <USBPD_PE_StateMachine_SRC+0xf6>
 8002f2a:	bf00      	nop
 8002f2c:	20000000 	.word	0x20000000
 8002f30:	fffbffff 	.word	0xfffbffff
 8002f34:	fffdffff 	.word	0xfffdffff
 8002f38:	00008011 	.word	0x00008011
 8002f3c:	0000025e 	.word	0x0000025e
 8002f40:	0000801b 	.word	0x0000801b
 8002f44:	0000f01f 	.word	0x0000f01f
 8002f48:	6860      	ldr	r0, [r4, #4]
 8002f4a:	6801      	ldr	r1, [r0, #0]
 8002f4c:	2210      	movs	r2, #16
 8002f4e:	4391      	bics	r1, r2
 8002f50:	6001      	str	r1, [r0, #0]
 8002f52:	215f      	movs	r1, #95	; 0x5f
 8002f54:	7c20      	ldrb	r0, [r4, #16]
 8002f56:	f7fd fa93 	bl	8000480 <USBPD_PE_Notification>
 8002f5a:	2500      	movs	r5, #0
 8002f5c:	43ed      	mvns	r5, r5
 8002f5e:	e780      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 8002f60:	6860      	ldr	r0, [r4, #4]
 8002f62:	6801      	ldr	r1, [r0, #0]
 8002f64:	2210      	movs	r2, #16
 8002f66:	4391      	bics	r1, r2
 8002f68:	6001      	str	r1, [r0, #0]
 8002f6a:	68a0      	ldr	r0, [r4, #8]
 8002f6c:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8002f6e:	2900      	cmp	r1, #0
 8002f70:	d0f3      	beq.n	8002f5a <__iar_annotation$$branch+0x9a>
 8002f72:	7c20      	ldrb	r0, [r4, #16]
 8002f74:	4788      	blx	r1
 8002f76:	e7f0      	b.n	8002f5a <__iar_annotation$$branch+0x9a>
 8002f78:	2701      	movs	r7, #1
 8002f7a:	6860      	ldr	r0, [r4, #4]
 8002f7c:	6800      	ldr	r0, [r0, #0]
 8002f7e:	0bc0      	lsrs	r0, r0, #15
 8002f80:	4038      	ands	r0, r7
 8002f82:	d002      	beq.n	8002f8a <__iar_annotation$$branch+0xca>
 8002f84:	6820      	ldr	r0, [r4, #0]
 8002f86:	6801      	ldr	r1, [r0, #0]
 8002f88:	e000      	b.n	8002f8c <__iar_annotation$$branch+0xcc>
 8002f8a:	2101      	movs	r1, #1
 8002f8c:	4668      	mov	r0, sp
 8002f8e:	7b40      	ldrb	r0, [r0, #13]
 8002f90:	f002 fc08 	bl	80057a4 <USBPD_PRL_SOPCapability>
 8002f94:	6860      	ldr	r0, [r4, #4]
 8002f96:	6801      	ldr	r1, [r0, #0]
 8002f98:	0b0a      	lsrs	r2, r1, #12
 8002f9a:	403a      	ands	r2, r7
 8002f9c:	d02f      	beq.n	8002ffe <__iar_annotation$$branch+0x13e>
 8002f9e:	078a      	lsls	r2, r1, #30
 8002fa0:	0f92      	lsrs	r2, r2, #30
 8002fa2:	2a01      	cmp	r2, #1
 8002fa4:	d101      	bne.n	8002faa <__iar_annotation$$branch+0xea>
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	e000      	b.n	8002fac <__iar_annotation$$branch+0xec>
 8002faa:	2220      	movs	r2, #32
 8002fac:	2320      	movs	r3, #32
 8002fae:	4399      	bics	r1, r3
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	6002      	str	r2, [r0, #0]
 8002fb4:	2000      	movs	r0, #0
 8002fb6:	70f0      	strb	r0, [r6, #3]
 8002fb8:	2101      	movs	r1, #1
 8002fba:	0020      	movs	r0, r4
 8002fbc:	f7fe f9f3 	bl	80013a6 <PE_SetPowerNegotiation>
 8002fc0:	6860      	ldr	r0, [r4, #4]
 8002fc2:	6800      	ldr	r0, [r0, #0]
 8002fc4:	0901      	lsrs	r1, r0, #4
 8002fc6:	4039      	ands	r1, r7
 8002fc8:	d005      	beq.n	8002fd6 <__iar_annotation$$branch+0x116>
 8002fca:	48ae      	ldr	r0, [pc, #696]	; (8003284 <__iar_annotation$$branch+0x3c4>)
 8002fcc:	83e0      	strh	r0, [r4, #30]
 8002fce:	2514      	movs	r5, #20
 8002fd0:	2006      	movs	r0, #6
 8002fd2:	7460      	strb	r0, [r4, #17]
 8002fd4:	e745      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 8002fd6:	0bc0      	lsrs	r0, r0, #15
 8002fd8:	4007      	ands	r7, r0
 8002fda:	d00a      	beq.n	8002ff2 <__iar_annotation$$branch+0x132>
 8002fdc:	6820      	ldr	r0, [r4, #0]
 8002fde:	7800      	ldrb	r0, [r0, #0]
 8002fe0:	0780      	lsls	r0, r0, #30
 8002fe2:	d400      	bmi.n	8002fe6 <__iar_annotation$$branch+0x126>
 8002fe4:	e087      	b.n	80030f6 <__iar_annotation$$branch+0x236>
 8002fe6:	7930      	ldrb	r0, [r6, #4]
 8002fe8:	2814      	cmp	r0, #20
 8002fea:	d300      	bcc.n	8002fee <__iar_annotation$$branch+0x12e>
 8002fec:	e083      	b.n	80030f6 <__iar_annotation$$branch+0x236>
 8002fee:	68e1      	ldr	r1, [r4, #12]
 8002ff0:	2900      	cmp	r1, #0
 8002ff2:	d100      	bne.n	8002ff6 <__iar_annotation$$branch+0x136>
 8002ff4:	e07f      	b.n	80030f6 <__iar_annotation$$branch+0x236>
 8002ff6:	1c40      	adds	r0, r0, #1
 8002ff8:	7130      	strb	r0, [r6, #4]
 8002ffa:	2005      	movs	r0, #5
 8002ffc:	e7e9      	b.n	8002fd2 <__iar_annotation$$branch+0x112>
 8002ffe:	2121      	movs	r1, #33	; 0x21
 8003000:	7c20      	ldrb	r0, [r4, #16]
 8003002:	f7fd fa3d 	bl	8000480 <USBPD_PE_Notification>
 8003006:	e04c      	b.n	80030a2 <__iar_annotation$$branch+0x1e2>
 8003008:	a903      	add	r1, sp, #12
 800300a:	0020      	movs	r0, r4
 800300c:	f000 fd8c 	bl	8003b28 <PE_StateMachine_VDMCable>
 8003010:	e726      	b.n	8002e60 <__iar_annotation$$branch+0xc>
 8003012:	8be0      	ldrh	r0, [r4, #30]
 8003014:	03a9      	lsls	r1, r5, #14
 8003016:	4288      	cmp	r0, r1
 8003018:	d102      	bne.n	8003020 <__iar_annotation$$branch+0x160>
 800301a:	2007      	movs	r0, #7
 800301c:	7460      	strb	r0, [r4, #17]
 800301e:	2500      	movs	r5, #0
 8003020:	e71f      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 8003022:	6960      	ldr	r0, [r4, #20]
 8003024:	0740      	lsls	r0, r0, #29
 8003026:	0fc1      	lsrs	r1, r0, #31
 8003028:	0020      	movs	r0, r4
 800302a:	f000 fd45 	bl	8003ab8 <PE_Send_SRCCapabilities>
 800302e:	2805      	cmp	r0, #5
 8003030:	d002      	beq.n	8003038 <__iar_annotation$$branch+0x178>
 8003032:	2809      	cmp	r0, #9
 8003034:	d0f4      	beq.n	8003020 <__iar_annotation$$branch+0x160>
 8003036:	e011      	b.n	800305c <__iar_annotation$$branch+0x19c>
 8003038:	2001      	movs	r0, #1
 800303a:	7720      	strb	r0, [r4, #28]
 800303c:	6960      	ldr	r0, [r4, #20]
 800303e:	2104      	movs	r1, #4
 8003040:	4301      	orrs	r1, r0
 8003042:	6161      	str	r1, [r4, #20]
 8003044:	2000      	movs	r0, #0
 8003046:	70f0      	strb	r0, [r6, #3]
 8003048:	70b0      	strb	r0, [r6, #2]
 800304a:	83e7      	strh	r7, [r4, #30]
 800304c:	251b      	movs	r5, #27
 800304e:	2016      	movs	r0, #22
 8003050:	7460      	strb	r0, [r4, #17]
 8003052:	210f      	movs	r1, #15
 8003054:	7c20      	ldrb	r0, [r4, #16]
 8003056:	f7fd fa13 	bl	8000480 <USBPD_PE_Notification>
 800305a:	e702      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 800305c:	6960      	ldr	r0, [r4, #20]
 800305e:	0741      	lsls	r1, r0, #29
 8003060:	0fc9      	lsrs	r1, r1, #31
 8003062:	d10f      	bne.n	8003084 <__iar_annotation$$branch+0x1c4>
 8003064:	78f0      	ldrb	r0, [r6, #3]
 8003066:	2833      	cmp	r0, #51	; 0x33
 8003068:	d217      	bcs.n	800309a <__iar_annotation$$branch+0x1da>
 800306a:	4887      	ldr	r0, [pc, #540]	; (8003288 <__iar_annotation$$branch+0x3c8>)
 800306c:	83e0      	strh	r0, [r4, #30]
 800306e:	2596      	movs	r5, #150	; 0x96
 8003070:	2008      	movs	r0, #8
 8003072:	7460      	strb	r0, [r4, #17]
 8003074:	4885      	ldr	r0, [pc, #532]	; (800328c <__iar_annotation$$branch+0x3cc>)
 8003076:	8c61      	ldrh	r1, [r4, #34]	; 0x22
 8003078:	4201      	tst	r1, r0
 800307a:	d002      	beq.n	8003082 <__iar_annotation$$branch+0x1c2>
 800307c:	8c61      	ldrh	r1, [r4, #34]	; 0x22
 800307e:	0005      	movs	r5, r0
 8003080:	400d      	ands	r5, r1
 8003082:	e6ee      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 8003084:	6860      	ldr	r0, [r4, #4]
 8003086:	7800      	ldrb	r0, [r0, #0]
 8003088:	0780      	lsls	r0, r0, #30
 800308a:	0f80      	lsrs	r0, r0, #30
 800308c:	2802      	cmp	r0, #2
 800308e:	d102      	bne.n	8003096 <__iar_annotation$$branch+0x1d6>
 8003090:	7c20      	ldrb	r0, [r4, #16]
 8003092:	f002 fb68 	bl	8005766 <USBPD_PRL_SRCReleaseSinkNG>
 8003096:	2011      	movs	r0, #17
 8003098:	e7c0      	b.n	800301c <__iar_annotation$$branch+0x15c>
 800309a:	2121      	movs	r1, #33	; 0x21
 800309c:	7c20      	ldrb	r0, [r4, #16]
 800309e:	f7fd f9ef 	bl	8000480 <USBPD_PE_Notification>
 80030a2:	2000      	movs	r0, #0
 80030a4:	e795      	b.n	8002fd2 <__iar_annotation$$branch+0x112>
 80030a6:	2100      	movs	r1, #0
 80030a8:	0020      	movs	r0, r4
 80030aa:	f000 fd05 	bl	8003ab8 <PE_Send_SRCCapabilities>
 80030ae:	2805      	cmp	r0, #5
 80030b0:	d107      	bne.n	80030c2 <__iar_annotation$$branch+0x202>
 80030b2:	2104      	movs	r1, #4
 80030b4:	0020      	movs	r0, r4
 80030b6:	f7fe f976 	bl	80013a6 <PE_SetPowerNegotiation>
 80030ba:	2001      	movs	r0, #1
 80030bc:	7720      	strb	r0, [r4, #28]
 80030be:	83e7      	strh	r7, [r4, #30]
 80030c0:	e7c5      	b.n	800304e <__iar_annotation$$branch+0x18e>
 80030c2:	2000      	movs	r0, #0
 80030c4:	7720      	strb	r0, [r4, #28]
 80030c6:	2011      	movs	r0, #17
 80030c8:	e783      	b.n	8002fd2 <__iar_annotation$$branch+0x112>
 80030ca:	03a8      	lsls	r0, r5, #14
 80030cc:	8c61      	ldrh	r1, [r4, #34]	; 0x22
 80030ce:	4281      	cmp	r1, r0
 80030d0:	d106      	bne.n	80030e0 <__iar_annotation$$branch+0x220>
 80030d2:	2100      	movs	r1, #0
 80030d4:	8461      	strh	r1, [r4, #34]	; 0x22
 80030d6:	7931      	ldrb	r1, [r6, #4]
 80030d8:	1c49      	adds	r1, r1, #1
 80030da:	7131      	strb	r1, [r6, #4]
 80030dc:	2105      	movs	r1, #5
 80030de:	7461      	strb	r1, [r4, #17]
 80030e0:	8be1      	ldrh	r1, [r4, #30]
 80030e2:	4281      	cmp	r1, r0
 80030e4:	d1cd      	bne.n	8003082 <__iar_annotation$$branch+0x1c2>
 80030e6:	6820      	ldr	r0, [r4, #0]
 80030e8:	6840      	ldr	r0, [r0, #4]
 80030ea:	0601      	lsls	r1, r0, #24
 80030ec:	0fc9      	lsrs	r1, r1, #31
 80030ee:	d002      	beq.n	80030f6 <__iar_annotation$$branch+0x236>
 80030f0:	78f0      	ldrb	r0, [r6, #3]
 80030f2:	1c40      	adds	r0, r0, #1
 80030f4:	70f0      	strb	r0, [r6, #3]
 80030f6:	2007      	movs	r0, #7
 80030f8:	e76b      	b.n	8002fd2 <__iar_annotation$$branch+0x112>
 80030fa:	4668      	mov	r0, sp
 80030fc:	7b00      	ldrb	r0, [r0, #12]
 80030fe:	2811      	cmp	r0, #17
 8003100:	d109      	bne.n	8003116 <__iar_annotation$$branch+0x256>
 8003102:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8003104:	0bc1      	lsrs	r1, r0, #15
 8003106:	d106      	bne.n	8003116 <__iar_annotation$$branch+0x256>
 8003108:	0b01      	lsrs	r1, r0, #12
 800310a:	0749      	lsls	r1, r1, #29
 800310c:	d100      	bne.n	8003110 <__iar_annotation$$branch+0x250>
 800310e:	e111      	b.n	8003334 <__iar_annotation$$branch+0x474>
 8003110:	06c0      	lsls	r0, r0, #27
 8003112:	0ec0      	lsrs	r0, r0, #27
 8003114:	2802      	cmp	r0, #2
 8003116:	d000      	beq.n	800311a <__iar_annotation$$branch+0x25a>
 8003118:	e10c      	b.n	8003334 <__iar_annotation$$branch+0x474>
 800311a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800311c:	7881      	ldrb	r1, [r0, #2]
 800311e:	78c2      	ldrb	r2, [r0, #3]
 8003120:	0212      	lsls	r2, r2, #8
 8003122:	1889      	adds	r1, r1, r2
 8003124:	7902      	ldrb	r2, [r0, #4]
 8003126:	0412      	lsls	r2, r2, #16
 8003128:	1889      	adds	r1, r1, r2
 800312a:	7940      	ldrb	r0, [r0, #5]
 800312c:	0600      	lsls	r0, r0, #24
 800312e:	1808      	adds	r0, r1, r0
 8003130:	9000      	str	r0, [sp, #0]
 8003132:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8003134:	0600      	lsls	r0, r0, #24
 8003136:	0f81      	lsrs	r1, r0, #30
 8003138:	7c20      	ldrb	r0, [r4, #16]
 800313a:	f7fd fd5b 	bl	8000bf4 <PE_ExtRevisionInteroperability>
 800313e:	2304      	movs	r3, #4
 8003140:	466a      	mov	r2, sp
 8003142:	2106      	movs	r1, #6
 8003144:	7c20      	ldrb	r0, [r4, #16]
 8003146:	68a5      	ldr	r5, [r4, #8]
 8003148:	69ad      	ldr	r5, [r5, #24]
 800314a:	47a8      	blx	r5
 800314c:	2009      	movs	r0, #9
 800314e:	7460      	strb	r0, [r4, #17]
 8003150:	2500      	movs	r5, #0
 8003152:	e0e5      	b.n	8003320 <__iar_annotation$$branch+0x460>
 8003154:	2702      	movs	r7, #2
 8003156:	2507      	movs	r5, #7
 8003158:	a901      	add	r1, sp, #4
 800315a:	7c20      	ldrb	r0, [r4, #16]
 800315c:	68a2      	ldr	r2, [r4, #8]
 800315e:	69d2      	ldr	r2, [r2, #28]
 8003160:	4790      	blx	r2
 8003162:	280a      	cmp	r0, #10
 8003164:	d010      	beq.n	8003188 <__iar_annotation$$branch+0x2c8>
 8003166:	280b      	cmp	r0, #11
 8003168:	d035      	beq.n	80031d6 <__iar_annotation$$branch+0x316>
 800316a:	280d      	cmp	r0, #13
 800316c:	6860      	ldr	r0, [r4, #4]
 800316e:	6800      	ldr	r0, [r0, #0]
 8003170:	d136      	bne.n	80031e0 <__iar_annotation$$branch+0x320>
 8003172:	0a00      	lsrs	r0, r0, #8
 8003174:	4005      	ands	r5, r0
 8003176:	2d03      	cmp	r5, #3
 8003178:	d101      	bne.n	800317e <__iar_annotation$$branch+0x2be>
 800317a:	2303      	movs	r3, #3
 800317c:	e000      	b.n	8003180 <__iar_annotation$$branch+0x2c0>
 800317e:	230e      	movs	r3, #14
 8003180:	2000      	movs	r0, #0
 8003182:	9000      	str	r0, [sp, #0]
 8003184:	220c      	movs	r2, #12
 8003186:	e035      	b.n	80031f4 <__iar_annotation$$branch+0x334>
 8003188:	48a9      	ldr	r0, [pc, #676]	; (8003430 <__iar_annotation$$branch+0x570>)
 800318a:	83e0      	strh	r0, [r4, #30]
 800318c:	271e      	movs	r7, #30
 800318e:	6860      	ldr	r0, [r4, #4]
 8003190:	6800      	ldr	r0, [r0, #0]
 8003192:	0a00      	lsrs	r0, r0, #8
 8003194:	4005      	ands	r5, r0
 8003196:	2d01      	cmp	r5, #1
 8003198:	d00b      	beq.n	80031b2 <__iar_annotation$$branch+0x2f2>
 800319a:	9801      	ldr	r0, [sp, #4]
 800319c:	2803      	cmp	r0, #3
 800319e:	d108      	bne.n	80031b2 <__iar_annotation$$branch+0x2f2>
 80031a0:	6960      	ldr	r0, [r4, #20]
 80031a2:	06c0      	lsls	r0, r0, #27
 80031a4:	0f80      	lsrs	r0, r0, #30
 80031a6:	2803      	cmp	r0, #3
 80031a8:	d103      	bne.n	80031b2 <__iar_annotation$$branch+0x2f2>
 80031aa:	2080      	movs	r0, #128	; 0x80
 80031ac:	0200      	lsls	r0, r0, #8
 80031ae:	83e0      	strh	r0, [r4, #30]
 80031b0:	2700      	movs	r7, #0
 80031b2:	2000      	movs	r0, #0
 80031b4:	9000      	str	r0, [sp, #0]
 80031b6:	230c      	movs	r3, #12
 80031b8:	2203      	movs	r2, #3
 80031ba:	2100      	movs	r1, #0
 80031bc:	0020      	movs	r0, r4
 80031be:	f7fe f9a7 	bl	8001510 <PE_Send_CtrlMessage>
 80031c2:	6960      	ldr	r0, [r4, #20]
 80031c4:	2118      	movs	r1, #24
 80031c6:	4388      	bics	r0, r1
 80031c8:	9901      	ldr	r1, [sp, #4]
 80031ca:	00c9      	lsls	r1, r1, #3
 80031cc:	2218      	movs	r2, #24
 80031ce:	400a      	ands	r2, r1
 80031d0:	4302      	orrs	r2, r0
 80031d2:	6162      	str	r2, [r4, #20]
 80031d4:	e012      	b.n	80031fc <__iar_annotation$$branch+0x33c>
 80031d6:	2000      	movs	r0, #0
 80031d8:	9000      	str	r0, [sp, #0]
 80031da:	230c      	movs	r3, #12
 80031dc:	2202      	movs	r2, #2
 80031de:	e009      	b.n	80031f4 <__iar_annotation$$branch+0x334>
 80031e0:	0a00      	lsrs	r0, r0, #8
 80031e2:	4005      	ands	r5, r0
 80031e4:	2d03      	cmp	r5, #3
 80031e6:	d101      	bne.n	80031ec <__iar_annotation$$branch+0x32c>
 80031e8:	2303      	movs	r3, #3
 80031ea:	e000      	b.n	80031ee <__iar_annotation$$branch+0x32e>
 80031ec:	230e      	movs	r3, #14
 80031ee:	2000      	movs	r0, #0
 80031f0:	9000      	str	r0, [sp, #0]
 80031f2:	2204      	movs	r2, #4
 80031f4:	2100      	movs	r1, #0
 80031f6:	0020      	movs	r0, r4
 80031f8:	f7fe f98a 	bl	8001510 <PE_Send_CtrlMessage>
 80031fc:	003d      	movs	r5, r7
 80031fe:	e630      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 8003200:	8be0      	ldrh	r0, [r4, #30]
 8003202:	03a9      	lsls	r1, r5, #14
 8003204:	4288      	cmp	r0, r1
 8003206:	d1fa      	bne.n	80031fe <__iar_annotation$$branch+0x33e>
 8003208:	2104      	movs	r1, #4
 800320a:	0020      	movs	r0, r4
 800320c:	f7fe f8cb 	bl	80013a6 <PE_SetPowerNegotiation>
 8003210:	68a0      	ldr	r0, [r4, #8]
 8003212:	6801      	ldr	r1, [r0, #0]
 8003214:	2900      	cmp	r1, #0
 8003216:	d0f2      	beq.n	80031fe <__iar_annotation$$branch+0x33e>
 8003218:	7c20      	ldrb	r0, [r4, #16]
 800321a:	4788      	blx	r1
 800321c:	2800      	cmp	r0, #0
 800321e:	d000      	beq.n	8003222 <__iar_annotation$$branch+0x362>
 8003220:	e2db      	b.n	80037da <__iar_annotation$$branch+0x91a>
 8003222:	200d      	movs	r0, #13
 8003224:	e6d5      	b.n	8002fd2 <__iar_annotation$$branch+0x112>
 8003226:	2000      	movs	r0, #0
 8003228:	9000      	str	r0, [sp, #0]
 800322a:	2303      	movs	r3, #3
 800322c:	2206      	movs	r2, #6
 800322e:	2100      	movs	r1, #0
 8003230:	0020      	movs	r0, r4
 8003232:	f7fe f96d 	bl	8001510 <PE_Send_CtrlMessage>
 8003236:	2800      	cmp	r0, #0
 8003238:	d110      	bne.n	800325c <__iar_annotation$$branch+0x39c>
 800323a:	2103      	movs	r1, #3
 800323c:	0020      	movs	r0, r4
 800323e:	f7fe f8b2 	bl	80013a6 <PE_SetPowerNegotiation>
 8003242:	2110      	movs	r1, #16
 8003244:	7c20      	ldrb	r0, [r4, #16]
 8003246:	f7fd f91b 	bl	8000480 <USBPD_PE_Notification>
 800324a:	2000      	movs	r0, #0
 800324c:	84a0      	strh	r0, [r4, #36]	; 0x24
 800324e:	6960      	ldr	r0, [r4, #20]
 8003250:	06c0      	lsls	r0, r0, #27
 8003252:	0f80      	lsrs	r0, r0, #30
 8003254:	2803      	cmp	r0, #3
 8003256:	d101      	bne.n	800325c <__iar_annotation$$branch+0x39c>
 8003258:	4876      	ldr	r0, [pc, #472]	; (8003434 <__iar_annotation$$branch+0x574>)
 800325a:	84a0      	strh	r0, [r4, #36]	; 0x24
 800325c:	e601      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 800325e:	2001      	movs	r0, #1
 8003260:	9000      	str	r0, [sp, #0]
 8003262:	2397      	movs	r3, #151	; 0x97
 8003264:	2202      	movs	r2, #2
 8003266:	2100      	movs	r1, #0
 8003268:	0020      	movs	r0, r4
 800326a:	f7fe f951 	bl	8001510 <PE_Send_CtrlMessage>
 800326e:	2800      	cmp	r0, #0
 8003270:	d1f4      	bne.n	800325c <__iar_annotation$$branch+0x39c>
 8003272:	7725      	strb	r5, [r4, #28]
 8003274:	2129      	movs	r1, #41	; 0x29
 8003276:	7c20      	ldrb	r0, [r4, #16]
 8003278:	f7fd f902 	bl	8000480 <USBPD_PE_Notification>
 800327c:	486e      	ldr	r0, [pc, #440]	; (8003438 <__iar_annotation$$branch+0x578>)
 800327e:	83e0      	strh	r0, [r4, #30]
 8003280:	4d6e      	ldr	r5, [pc, #440]	; (800343c <__iar_annotation$$branch+0x57c>)
 8003282:	e5ee      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 8003284:	00008014 	.word	0x00008014
 8003288:	00008096 	.word	0x00008096
 800328c:	00007fff 	.word	0x00007fff
 8003290:	8be0      	ldrh	r0, [r4, #30]
 8003292:	03a9      	lsls	r1, r5, #14
 8003294:	4288      	cmp	r0, r1
 8003296:	d1f4      	bne.n	8003282 <__iar_annotation$$branch+0x3c2>
 8003298:	212a      	movs	r1, #42	; 0x2a
 800329a:	7c20      	ldrb	r0, [r4, #16]
 800329c:	f7fd f8f0 	bl	8000480 <USBPD_PE_Notification>
 80032a0:	2000      	movs	r0, #0
 80032a2:	9000      	str	r0, [sp, #0]
 80032a4:	2303      	movs	r3, #3
 80032a6:	2206      	movs	r2, #6
 80032a8:	2100      	movs	r1, #0
 80032aa:	0020      	movs	r0, r4
 80032ac:	f7fe f930 	bl	8001510 <PE_Send_CtrlMessage>
 80032b0:	2800      	cmp	r0, #0
 80032b2:	d109      	bne.n	80032c8 <__iar_annotation$$branch+0x408>
 80032b4:	212e      	movs	r1, #46	; 0x2e
 80032b6:	e6cd      	b.n	8003054 <__iar_annotation$$branch+0x194>
 80032b8:	2000      	movs	r0, #0
 80032ba:	9000      	str	r0, [sp, #0]
 80032bc:	2307      	movs	r3, #7
 80032be:	2203      	movs	r2, #3
 80032c0:	2100      	movs	r1, #0
 80032c2:	0020      	movs	r0, r4
 80032c4:	f7fe f924 	bl	8001510 <PE_Send_CtrlMessage>
 80032c8:	e5cb      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 80032ca:	2000      	movs	r0, #0
 80032cc:	9000      	str	r0, [sp, #0]
 80032ce:	2312      	movs	r3, #18
 80032d0:	220d      	movs	r2, #13
 80032d2:	2031      	movs	r0, #49	; 0x31
 80032d4:	5c21      	ldrb	r1, [r4, r0]
 80032d6:	0020      	movs	r0, r4
 80032d8:	f7fe f91a 	bl	8001510 <PE_Send_CtrlMessage>
 80032dc:	2800      	cmp	r0, #0
 80032de:	d1f3      	bne.n	80032c8 <__iar_annotation$$branch+0x408>
 80032e0:	83e7      	strh	r7, [r4, #30]
 80032e2:	251b      	movs	r5, #27
 80032e4:	2130      	movs	r1, #48	; 0x30
 80032e6:	e6b5      	b.n	8003054 <__iar_annotation$$branch+0x194>
 80032e8:	4668      	mov	r0, sp
 80032ea:	7b00      	ldrb	r0, [r0, #12]
 80032ec:	2814      	cmp	r0, #20
 80032ee:	d021      	beq.n	8003334 <__iar_annotation$$branch+0x474>
 80032f0:	2030      	movs	r0, #48	; 0x30
 80032f2:	5c20      	ldrb	r0, [r4, r0]
 80032f4:	2231      	movs	r2, #49	; 0x31
 80032f6:	5ca2      	ldrb	r2, [r4, r2]
 80032f8:	4290      	cmp	r0, r2
 80032fa:	d11b      	bne.n	8003334 <__iar_annotation$$branch+0x474>
 80032fc:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 80032fe:	4001      	ands	r1, r0
 8003300:	2903      	cmp	r1, #3
 8003302:	d117      	bne.n	8003334 <__iar_annotation$$branch+0x474>
 8003304:	2131      	movs	r1, #49	; 0x31
 8003306:	7c20      	ldrb	r0, [r4, #16]
 8003308:	f7fd f8ba 	bl	8000480 <USBPD_PE_Notification>
 800330c:	2030      	movs	r0, #48	; 0x30
 800330e:	5c20      	ldrb	r0, [r4, r0]
 8003310:	2800      	cmp	r0, #0
 8003312:	d102      	bne.n	800331a <__iar_annotation$$branch+0x45a>
 8003314:	2007      	movs	r0, #7
 8003316:	7460      	strb	r0, [r4, #17]
 8003318:	e002      	b.n	8003320 <__iar_annotation$$branch+0x460>
 800331a:	2003      	movs	r0, #3
 800331c:	7460      	strb	r0, [r4, #17]
 800331e:	2500      	movs	r5, #0
 8003320:	4668      	mov	r0, sp
 8003322:	7b00      	ldrb	r0, [r0, #12]
 8003324:	2814      	cmp	r0, #20
 8003326:	d005      	beq.n	8003334 <__iar_annotation$$branch+0x474>
 8003328:	2014      	movs	r0, #20
 800332a:	4669      	mov	r1, sp
 800332c:	7308      	strb	r0, [r1, #12]
 800332e:	0020      	movs	r0, r4
 8003330:	f7fd fb11 	bl	8000956 <PE_Clear_RxEvent>
 8003334:	8be0      	ldrh	r0, [r4, #30]
 8003336:	2180      	movs	r1, #128	; 0x80
 8003338:	0209      	lsls	r1, r1, #8
 800333a:	4288      	cmp	r0, r1
 800333c:	d1c4      	bne.n	80032c8 <__iar_annotation$$branch+0x408>
 800333e:	e24c      	b.n	80037da <__iar_annotation$$branch+0x91a>
 8003340:	6860      	ldr	r0, [r4, #4]
 8003342:	7800      	ldrb	r0, [r0, #0]
 8003344:	0780      	lsls	r0, r0, #30
 8003346:	0f80      	lsrs	r0, r0, #30
 8003348:	2802      	cmp	r0, #2
 800334a:	d102      	bne.n	8003352 <__iar_annotation$$branch+0x492>
 800334c:	7c20      	ldrb	r0, [r4, #16]
 800334e:	f002 fa0a 	bl	8005766 <USBPD_PRL_SRCReleaseSinkNG>
 8003352:	2105      	movs	r1, #5
 8003354:	0020      	movs	r0, r4
 8003356:	f7fd fa99 	bl	800088c <PE_Send_RESET>
 800335a:	6860      	ldr	r0, [r4, #4]
 800335c:	6801      	ldr	r1, [r0, #0]
 800335e:	2210      	movs	r2, #16
 8003360:	4391      	bics	r1, r2
 8003362:	6001      	str	r1, [r0, #0]
 8003364:	78b0      	ldrb	r0, [r6, #2]
 8003366:	1c40      	adds	r0, r0, #1
 8003368:	70b0      	strb	r0, [r6, #2]
 800336a:	6961      	ldr	r1, [r4, #20]
 800336c:	4834      	ldr	r0, [pc, #208]	; (8003440 <__iar_annotation$$branch+0x580>)
 800336e:	4008      	ands	r0, r1
 8003370:	6160      	str	r0, [r4, #20]
 8003372:	2100      	movs	r1, #0
 8003374:	2232      	movs	r2, #50	; 0x32
 8003376:	54a1      	strb	r1, [r4, r2]
 8003378:	4932      	ldr	r1, [pc, #200]	; (8003444 <__iar_annotation$$branch+0x584>)
 800337a:	4001      	ands	r1, r0
 800337c:	6161      	str	r1, [r4, #20]
 800337e:	2202      	movs	r2, #2
 8003380:	2101      	movs	r1, #1
 8003382:	0020      	movs	r0, r4
 8003384:	f7fe f806 	bl	8001394 <PE_CallHardResetCallback>
 8003388:	2169      	movs	r1, #105	; 0x69
 800338a:	4668      	mov	r0, sp
 800338c:	7b40      	ldrb	r0, [r0, #13]
 800338e:	f7fd f877 	bl	8000480 <USBPD_PE_Notification>
 8003392:	83e7      	strh	r7, [r4, #30]
 8003394:	251b      	movs	r5, #27
 8003396:	2015      	movs	r0, #21
 8003398:	e61b      	b.n	8002fd2 <__iar_annotation$$branch+0x112>
 800339a:	6860      	ldr	r0, [r4, #4]
 800339c:	7800      	ldrb	r0, [r0, #0]
 800339e:	0780      	lsls	r0, r0, #30
 80033a0:	0f80      	lsrs	r0, r0, #30
 80033a2:	2802      	cmp	r0, #2
 80033a4:	d1f0      	bne.n	8003388 <__iar_annotation$$branch+0x4c8>
 80033a6:	7c20      	ldrb	r0, [r4, #16]
 80033a8:	f002 f9dd 	bl	8005766 <USBPD_PRL_SRCReleaseSinkNG>
 80033ac:	e7ec      	b.n	8003388 <__iar_annotation$$branch+0x4c8>
 80033ae:	8be0      	ldrh	r0, [r4, #30]
 80033b0:	03a9      	lsls	r1, r5, #14
 80033b2:	4288      	cmp	r0, r1
 80033b4:	d11a      	bne.n	80033ec <__iar_annotation$$branch+0x52c>
 80033b6:	6960      	ldr	r0, [r4, #20]
 80033b8:	78b1      	ldrb	r1, [r6, #2]
 80033ba:	2903      	cmp	r1, #3
 80033bc:	d303      	bcc.n	80033c6 <__iar_annotation$$branch+0x506>
 80033be:	0741      	lsls	r1, r0, #29
 80033c0:	0fc9      	lsrs	r1, r1, #31
 80033c2:	d130      	bne.n	8003426 <__iar_annotation$$branch+0x566>
 80033c4:	e66d      	b.n	80030a2 <__iar_annotation$$branch+0x1e2>
 80033c6:	4920      	ldr	r1, [pc, #128]	; (8003448 <__iar_annotation$$branch+0x588>)
 80033c8:	83e1      	strh	r1, [r4, #30]
 80033ca:	2117      	movs	r1, #23
 80033cc:	7461      	strb	r1, [r4, #17]
 80033ce:	2500      	movs	r5, #0
 80033d0:	0540      	lsls	r0, r0, #21
 80033d2:	0f80      	lsrs	r0, r0, #30
 80033d4:	1e42      	subs	r2, r0, #1
 80033d6:	4192      	sbcs	r2, r2
 80033d8:	0fd2      	lsrs	r2, r2, #31
 80033da:	2101      	movs	r1, #1
 80033dc:	0020      	movs	r0, r4
 80033de:	f7fd ffd9 	bl	8001394 <PE_CallHardResetCallback>
 80033e2:	2203      	movs	r2, #3
 80033e4:	2101      	movs	r1, #1
 80033e6:	0020      	movs	r0, r4
 80033e8:	f7fd ffd4 	bl	8001394 <PE_CallHardResetCallback>
 80033ec:	e539      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 80033ee:	2100      	movs	r1, #0
 80033f0:	4668      	mov	r0, sp
 80033f2:	7b40      	ldrb	r0, [r0, #13]
 80033f4:	68a2      	ldr	r2, [r4, #8]
 80033f6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80033f8:	4790      	blx	r2
 80033fa:	2801      	cmp	r0, #1
 80033fc:	d105      	bne.n	800340a <__iar_annotation$$branch+0x54a>
 80033fe:	4813      	ldr	r0, [pc, #76]	; (800344c <__iar_annotation$$branch+0x58c>)
 8003400:	83e0      	strh	r0, [r4, #30]
 8003402:	25c8      	movs	r5, #200	; 0xc8
 8003404:	00ad      	lsls	r5, r5, #2
 8003406:	2013      	movs	r0, #19
 8003408:	7460      	strb	r0, [r4, #17]
 800340a:	8be0      	ldrh	r0, [r4, #30]
 800340c:	2180      	movs	r1, #128	; 0x80
 800340e:	0209      	lsls	r1, r1, #8
 8003410:	4288      	cmp	r0, r1
 8003412:	d1eb      	bne.n	80033ec <__iar_annotation$$branch+0x52c>
 8003414:	2206      	movs	r2, #6
 8003416:	2101      	movs	r1, #1
 8003418:	0020      	movs	r0, r4
 800341a:	f7fd ffbb 	bl	8001394 <PE_CallHardResetCallback>
 800341e:	6960      	ldr	r0, [r4, #20]
 8003420:	0741      	lsls	r1, r0, #29
 8003422:	0fc9      	lsrs	r1, r1, #31
 8003424:	d003      	beq.n	800342e <__iar_annotation$$branch+0x56e>
 8003426:	68a0      	ldr	r0, [r4, #8]
 8003428:	6b40      	ldr	r0, [r0, #52]	; 0x34
 800342a:	2800      	cmp	r0, #0
 800342c:	d137      	bne.n	800349e <__iar_annotation$$branch+0x5de>
 800342e:	e638      	b.n	80030a2 <__iar_annotation$$branch+0x1e2>
 8003430:	0000801e 	.word	0x0000801e
 8003434:	0000b6b0 	.word	0x0000b6b0
 8003438:	00008226 	.word	0x00008226
 800343c:	00000226 	.word	0x00000226
 8003440:	fffff9ff 	.word	0xfffff9ff
 8003444:	fffffe3f 	.word	0xfffffe3f
 8003448:	0000828a 	.word	0x0000828a
 800344c:	00008320 	.word	0x00008320
 8003450:	8be0      	ldrh	r0, [r4, #30]
 8003452:	03a9      	lsls	r1, r5, #14
 8003454:	4288      	cmp	r0, r1
 8003456:	d126      	bne.n	80034a6 <__iar_annotation$$branch+0x5e6>
 8003458:	2204      	movs	r2, #4
 800345a:	2101      	movs	r1, #1
 800345c:	0020      	movs	r0, r4
 800345e:	f7fd ff99 	bl	8001394 <PE_CallHardResetCallback>
 8003462:	2101      	movs	r1, #1
 8003464:	4668      	mov	r0, sp
 8003466:	7b40      	ldrb	r0, [r0, #13]
 8003468:	68a2      	ldr	r2, [r4, #8]
 800346a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800346c:	4790      	blx	r2
 800346e:	2801      	cmp	r0, #1
 8003470:	d10d      	bne.n	800348e <__iar_annotation$$branch+0x5ce>
 8003472:	0020      	movs	r0, r4
 8003474:	f7fd fb1d 	bl	8000ab2 <PE_Reset_HardReset>
 8003478:	2168      	movs	r1, #104	; 0x68
 800347a:	4668      	mov	r0, sp
 800347c:	7b40      	ldrb	r0, [r0, #13]
 800347e:	f7fc ffff 	bl	8000480 <USBPD_PE_Notification>
 8003482:	2205      	movs	r2, #5
 8003484:	2101      	movs	r1, #1
 8003486:	0020      	movs	r0, r4
 8003488:	f7fd ff84 	bl	8001394 <PE_CallHardResetCallback>
 800348c:	e633      	b.n	80030f6 <__iar_annotation$$branch+0x236>
 800348e:	2206      	movs	r2, #6
 8003490:	2101      	movs	r1, #1
 8003492:	0020      	movs	r0, r4
 8003494:	f7fd ff7e 	bl	8001394 <PE_CallHardResetCallback>
 8003498:	68a0      	ldr	r0, [r4, #8]
 800349a:	6b40      	ldr	r0, [r0, #52]	; 0x34
 800349c:	2800      	cmp	r0, #0
 800349e:	d000      	beq.n	80034a2 <__iar_annotation$$branch+0x5e2>
 80034a0:	e2d6      	b.n	8003a50 <__iar_annotation$$branch+0x5e>
 80034a2:	2500      	movs	r5, #0
 80034a4:	7465      	strb	r5, [r4, #17]
 80034a6:	e4dc      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 80034a8:	2001      	movs	r0, #1
 80034aa:	9000      	str	r0, [sp, #0]
 80034ac:	231b      	movs	r3, #27
 80034ae:	2207      	movs	r2, #7
 80034b0:	2100      	movs	r1, #0
 80034b2:	0020      	movs	r0, r4
 80034b4:	f7fe f82c 	bl	8001510 <PE_Send_CtrlMessage>
 80034b8:	2800      	cmp	r0, #0
 80034ba:	d1f4      	bne.n	80034a6 <__iar_annotation$$branch+0x5e6>
 80034bc:	2006      	movs	r0, #6
 80034be:	7720      	strb	r0, [r4, #28]
 80034c0:	83e7      	strh	r7, [r4, #30]
 80034c2:	251b      	movs	r5, #27
 80034c4:	210b      	movs	r1, #11
 80034c6:	e5c5      	b.n	8003054 <__iar_annotation$$branch+0x194>
 80034c8:	4668      	mov	r0, sp
 80034ca:	7b00      	ldrb	r0, [r0, #12]
 80034cc:	2811      	cmp	r0, #17
 80034ce:	d13e      	bne.n	800354e <__iar_annotation$$branch+0x68e>
 80034d0:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 80034d2:	0bc1      	lsrs	r1, r0, #15
 80034d4:	d11f      	bne.n	8003516 <__iar_annotation$$branch+0x656>
 80034d6:	0441      	lsls	r1, r0, #17
 80034d8:	0f49      	lsrs	r1, r1, #29
 80034da:	d01c      	beq.n	8003516 <__iar_annotation$$branch+0x656>
 80034dc:	06c0      	lsls	r0, r0, #27
 80034de:	0ec0      	lsrs	r0, r0, #27
 80034e0:	2801      	cmp	r0, #1
 80034e2:	d118      	bne.n	8003516 <__iar_annotation$$branch+0x656>
 80034e4:	008b      	lsls	r3, r1, #2
 80034e6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80034e8:	1c82      	adds	r2, r0, #2
 80034ea:	2104      	movs	r1, #4
 80034ec:	7c20      	ldrb	r0, [r4, #16]
 80034ee:	68a5      	ldr	r5, [r4, #8]
 80034f0:	69ad      	ldr	r5, [r5, #24]
 80034f2:	47a8      	blx	r5
 80034f4:	2003      	movs	r0, #3
 80034f6:	7460      	strb	r0, [r4, #17]
 80034f8:	2500      	movs	r5, #0
 80034fa:	4668      	mov	r0, sp
 80034fc:	7b00      	ldrb	r0, [r0, #12]
 80034fe:	2814      	cmp	r0, #20
 8003500:	d005      	beq.n	800350e <__iar_annotation$$branch+0x64e>
 8003502:	2014      	movs	r0, #20
 8003504:	4669      	mov	r1, sp
 8003506:	7308      	strb	r0, [r1, #12]
 8003508:	0020      	movs	r0, r4
 800350a:	f7fd fa24 	bl	8000956 <PE_Clear_RxEvent>
 800350e:	210d      	movs	r1, #13
 8003510:	7c20      	ldrb	r0, [r4, #16]
 8003512:	f7fc ffb5 	bl	8000480 <USBPD_PE_Notification>
 8003516:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8003518:	21f0      	movs	r1, #240	; 0xf0
 800351a:	0209      	lsls	r1, r1, #8
 800351c:	4001      	ands	r1, r0
 800351e:	d116      	bne.n	800354e <__iar_annotation$$branch+0x68e>
 8003520:	06c0      	lsls	r0, r0, #27
 8003522:	0ec0      	lsrs	r0, r0, #27
 8003524:	2804      	cmp	r0, #4
 8003526:	d001      	beq.n	800352c <__iar_annotation$$branch+0x66c>
 8003528:	2810      	cmp	r0, #16
 800352a:	d110      	bne.n	800354e <__iar_annotation$$branch+0x68e>
 800352c:	2003      	movs	r0, #3
 800352e:	7460      	strb	r0, [r4, #17]
 8003530:	2500      	movs	r5, #0
 8003532:	4668      	mov	r0, sp
 8003534:	7b00      	ldrb	r0, [r0, #12]
 8003536:	2814      	cmp	r0, #20
 8003538:	d005      	beq.n	8003546 <__iar_annotation$$branch+0x686>
 800353a:	2014      	movs	r0, #20
 800353c:	4669      	mov	r1, sp
 800353e:	7308      	strb	r0, [r1, #12]
 8003540:	0020      	movs	r0, r4
 8003542:	f7fd fa08 	bl	8000956 <PE_Clear_RxEvent>
 8003546:	210e      	movs	r1, #14
 8003548:	7c20      	ldrb	r0, [r4, #16]
 800354a:	f7fc ff99 	bl	8000480 <USBPD_PE_Notification>
 800354e:	8be0      	ldrh	r0, [r4, #30]
 8003550:	2180      	movs	r1, #128	; 0x80
 8003552:	0209      	lsls	r1, r1, #8
 8003554:	4288      	cmp	r0, r1
 8003556:	d11f      	bne.n	8003598 <__iar_annotation$$branch+0x6d8>
 8003558:	2003      	movs	r0, #3
 800355a:	e55f      	b.n	800301c <__iar_annotation$$branch+0x15c>
 800355c:	68a0      	ldr	r0, [r4, #8]
 800355e:	6881      	ldr	r1, [r0, #8]
 8003560:	2900      	cmp	r1, #0
 8003562:	d01f      	beq.n	80035a4 <__iar_annotation$$branch+0x6e4>
 8003564:	7c20      	ldrb	r0, [r4, #16]
 8003566:	4788      	blx	r1
 8003568:	280a      	cmp	r0, #10
 800356a:	d002      	beq.n	8003572 <__iar_annotation$$branch+0x6b2>
 800356c:	280d      	cmp	r0, #13
 800356e:	d014      	beq.n	800359a <__iar_annotation$$branch+0x6da>
 8003570:	e018      	b.n	80035a4 <__iar_annotation$$branch+0x6e4>
 8003572:	1cf8      	adds	r0, r7, #3
 8003574:	83e0      	strh	r0, [r4, #30]
 8003576:	251e      	movs	r5, #30
 8003578:	2000      	movs	r0, #0
 800357a:	9000      	str	r0, [sp, #0]
 800357c:	2324      	movs	r3, #36	; 0x24
 800357e:	2203      	movs	r2, #3
 8003580:	2100      	movs	r1, #0
 8003582:	0020      	movs	r0, r4
 8003584:	f7fd ffc4 	bl	8001510 <PE_Send_CtrlMessage>
 8003588:	2800      	cmp	r0, #0
 800358a:	d105      	bne.n	8003598 <__iar_annotation$$branch+0x6d8>
 800358c:	2201      	movs	r2, #1
 800358e:	2101      	movs	r1, #1
 8003590:	7c20      	ldrb	r0, [r4, #16]
 8003592:	68a3      	ldr	r3, [r4, #8]
 8003594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003596:	4798      	blx	r3
 8003598:	e463      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 800359a:	2000      	movs	r0, #0
 800359c:	9000      	str	r0, [sp, #0]
 800359e:	2303      	movs	r3, #3
 80035a0:	220c      	movs	r2, #12
 80035a2:	e68d      	b.n	80032c0 <__iar_annotation$$branch+0x400>
 80035a4:	2000      	movs	r0, #0
 80035a6:	9000      	str	r0, [sp, #0]
 80035a8:	2303      	movs	r3, #3
 80035aa:	2204      	movs	r2, #4
 80035ac:	e688      	b.n	80032c0 <__iar_annotation$$branch+0x400>
 80035ae:	8be0      	ldrh	r0, [r4, #30]
 80035b0:	03a9      	lsls	r1, r5, #14
 80035b2:	4288      	cmp	r0, r1
 80035b4:	d1f0      	bne.n	8003598 <__iar_annotation$$branch+0x6d8>
 80035b6:	2104      	movs	r1, #4
 80035b8:	0020      	movs	r0, r4
 80035ba:	f7fd fef4 	bl	80013a6 <PE_SetPowerNegotiation>
 80035be:	6860      	ldr	r0, [r4, #4]
 80035c0:	6801      	ldr	r1, [r0, #0]
 80035c2:	2210      	movs	r2, #16
 80035c4:	430a      	orrs	r2, r1
 80035c6:	6002      	str	r2, [r0, #0]
 80035c8:	2206      	movs	r2, #6
 80035ca:	2101      	movs	r1, #1
 80035cc:	7c20      	ldrb	r0, [r4, #16]
 80035ce:	68a3      	ldr	r3, [r4, #8]
 80035d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d2:	4798      	blx	r3
 80035d4:	2207      	movs	r2, #7
 80035d6:	2101      	movs	r1, #1
 80035d8:	7c20      	ldrb	r0, [r4, #16]
 80035da:	68a3      	ldr	r3, [r4, #8]
 80035dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035de:	4798      	blx	r3
 80035e0:	2100      	movs	r1, #0
 80035e2:	7c20      	ldrb	r0, [r4, #16]
 80035e4:	f002 f889 	bl	80056fa <USBPD_PRL_SetHeaderPowerRole>
 80035e8:	2000      	movs	r0, #0
 80035ea:	9000      	str	r0, [sp, #0]
 80035ec:	2325      	movs	r3, #37	; 0x25
 80035ee:	2206      	movs	r2, #6
 80035f0:	2100      	movs	r1, #0
 80035f2:	0020      	movs	r0, r4
 80035f4:	f7fd ff8c 	bl	8001510 <PE_Send_CtrlMessage>
 80035f8:	2800      	cmp	r0, #0
 80035fa:	d1cd      	bne.n	8003598 <__iar_annotation$$branch+0x6d8>
 80035fc:	e0c9      	b.n	8003792 <__iar_annotation$$branch+0x8d2>
 80035fe:	4668      	mov	r0, sp
 8003600:	7b00      	ldrb	r0, [r0, #12]
 8003602:	2811      	cmp	r0, #17
 8003604:	d10b      	bne.n	800361e <__iar_annotation$$branch+0x75e>
 8003606:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8003608:	4001      	ands	r1, r0
 800360a:	2906      	cmp	r1, #6
 800360c:	d107      	bne.n	800361e <__iar_annotation$$branch+0x75e>
 800360e:	2014      	movs	r0, #20
 8003610:	4669      	mov	r1, sp
 8003612:	7308      	strb	r0, [r1, #12]
 8003614:	0020      	movs	r0, r4
 8003616:	f7fd f99e 	bl	8000956 <PE_Clear_RxEvent>
 800361a:	2026      	movs	r0, #38	; 0x26
 800361c:	7460      	strb	r0, [r4, #17]
 800361e:	8be0      	ldrh	r0, [r4, #30]
 8003620:	03a9      	lsls	r1, r5, #14
 8003622:	4288      	cmp	r0, r1
 8003624:	d1b8      	bne.n	8003598 <__iar_annotation$$branch+0x6d8>
 8003626:	68a3      	ldr	r3, [r4, #8]
 8003628:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800362a:	2800      	cmp	r0, #0
 800362c:	d000      	beq.n	8003630 <__iar_annotation$$branch+0x770>
 800362e:	e20f      	b.n	8003a50 <__iar_annotation$$branch+0x5e>
 8003630:	220a      	movs	r2, #10
 8003632:	2101      	movs	r1, #1
 8003634:	7c20      	ldrb	r0, [r4, #16]
 8003636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003638:	4798      	blx	r3
 800363a:	e0ce      	b.n	80037da <__iar_annotation$$branch+0x91a>
 800363c:	2100      	movs	r1, #0
 800363e:	0020      	movs	r0, r4
 8003640:	f7fd f944 	bl	80008cc <PE_ChangePowerRole>
 8003644:	220d      	movs	r2, #13
 8003646:	2100      	movs	r1, #0
 8003648:	7c20      	ldrb	r0, [r4, #16]
 800364a:	68a3      	ldr	r3, [r4, #8]
 800364c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800364e:	4798      	blx	r3
 8003650:	2114      	movs	r1, #20
 8003652:	7c20      	ldrb	r0, [r4, #16]
 8003654:	f7fc ff14 	bl	8000480 <USBPD_PE_Notification>
 8003658:	220e      	movs	r2, #14
 800365a:	2100      	movs	r1, #0
 800365c:	7c20      	ldrb	r0, [r4, #16]
 800365e:	68a3      	ldr	r3, [r4, #8]
 8003660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003662:	4798      	blx	r3
 8003664:	6860      	ldr	r0, [r4, #4]
 8003666:	7800      	ldrb	r0, [r0, #0]
 8003668:	0780      	lsls	r0, r0, #30
 800366a:	0f80      	lsrs	r0, r0, #30
 800366c:	2801      	cmp	r0, #1
 800366e:	d104      	bne.n	800367a <__iar_annotation$$branch+0x7ba>
 8003670:	2101      	movs	r1, #1
 8003672:	4668      	mov	r0, sp
 8003674:	7b40      	ldrb	r0, [r0, #13]
 8003676:	f002 f895 	bl	80057a4 <USBPD_PRL_SOPCapability>
 800367a:	0020      	movs	r0, r4
 800367c:	f7fd fa90 	bl	8000ba0 <PE_Reset_StateMachine>
 8003680:	e4cd      	b.n	800301e <__iar_annotation$$branch+0x15e>
 8003682:	2001      	movs	r0, #1
 8003684:	9000      	str	r0, [sp, #0]
 8003686:	231f      	movs	r3, #31
 8003688:	220a      	movs	r2, #10
 800368a:	2100      	movs	r1, #0
 800368c:	0020      	movs	r0, r4
 800368e:	f7fd ff3f 	bl	8001510 <PE_Send_CtrlMessage>
 8003692:	2800      	cmp	r0, #0
 8003694:	d1c6      	bne.n	8003624 <__iar_annotation$$branch+0x764>
 8003696:	2008      	movs	r0, #8
 8003698:	7720      	strb	r0, [r4, #28]
 800369a:	83e7      	strh	r7, [r4, #30]
 800369c:	251b      	movs	r5, #27
 800369e:	2202      	movs	r2, #2
 80036a0:	2101      	movs	r1, #1
 80036a2:	7c20      	ldrb	r0, [r4, #16]
 80036a4:	68a3      	ldr	r3, [r4, #8]
 80036a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a8:	4798      	blx	r3
 80036aa:	2139      	movs	r1, #57	; 0x39
 80036ac:	e4d2      	b.n	8003054 <__iar_annotation$$branch+0x194>
 80036ae:	4668      	mov	r0, sp
 80036b0:	7b00      	ldrb	r0, [r0, #12]
 80036b2:	2811      	cmp	r0, #17
 80036b4:	d145      	bne.n	8003742 <__iar_annotation$$branch+0x882>
 80036b6:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 80036b8:	391f      	subs	r1, #31
 80036ba:	4001      	ands	r1, r0
 80036bc:	d141      	bne.n	8003742 <__iar_annotation$$branch+0x882>
 80036be:	06c0      	lsls	r0, r0, #27
 80036c0:	0ec0      	lsrs	r0, r0, #27
 80036c2:	2803      	cmp	r0, #3
 80036c4:	d006      	beq.n	80036d4 <__iar_annotation$$branch+0x814>
 80036c6:	2804      	cmp	r0, #4
 80036c8:	d012      	beq.n	80036f0 <__iar_annotation$$branch+0x830>
 80036ca:	280c      	cmp	r0, #12
 80036cc:	d008      	beq.n	80036e0 <__iar_annotation$$branch+0x820>
 80036ce:	2810      	cmp	r0, #16
 80036d0:	d020      	beq.n	8003714 <__iar_annotation$$branch+0x854>
 80036d2:	e036      	b.n	8003742 <__iar_annotation$$branch+0x882>
 80036d4:	213a      	movs	r1, #58	; 0x3a
 80036d6:	7c20      	ldrb	r0, [r4, #16]
 80036d8:	f7fc fed2 	bl	8000480 <USBPD_PE_Notification>
 80036dc:	2020      	movs	r0, #32
 80036de:	e012      	b.n	8003706 <__iar_annotation$$branch+0x846>
 80036e0:	2205      	movs	r2, #5
 80036e2:	2101      	movs	r1, #1
 80036e4:	7c20      	ldrb	r0, [r4, #16]
 80036e6:	68a3      	ldr	r3, [r4, #8]
 80036e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ea:	4798      	blx	r3
 80036ec:	213b      	movs	r1, #59	; 0x3b
 80036ee:	e006      	b.n	80036fe <__iar_annotation$$branch+0x83e>
 80036f0:	2204      	movs	r2, #4
 80036f2:	2101      	movs	r1, #1
 80036f4:	7c20      	ldrb	r0, [r4, #16]
 80036f6:	68a3      	ldr	r3, [r4, #8]
 80036f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036fa:	4798      	blx	r3
 80036fc:	2116      	movs	r1, #22
 80036fe:	7c20      	ldrb	r0, [r4, #16]
 8003700:	f7fc febe 	bl	8000480 <USBPD_PE_Notification>
 8003704:	2003      	movs	r0, #3
 8003706:	7460      	strb	r0, [r4, #17]
 8003708:	2500      	movs	r5, #0
 800370a:	4668      	mov	r0, sp
 800370c:	7b00      	ldrb	r0, [r0, #12]
 800370e:	2814      	cmp	r0, #20
 8003710:	d111      	bne.n	8003736 <__iar_annotation$$branch+0x876>
 8003712:	e016      	b.n	8003742 <__iar_annotation$$branch+0x882>
 8003714:	2204      	movs	r2, #4
 8003716:	2101      	movs	r1, #1
 8003718:	7c20      	ldrb	r0, [r4, #16]
 800371a:	68a3      	ldr	r3, [r4, #8]
 800371c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800371e:	4798      	blx	r3
 8003720:	2117      	movs	r1, #23
 8003722:	7c20      	ldrb	r0, [r4, #16]
 8003724:	f7fc feac 	bl	8000480 <USBPD_PE_Notification>
 8003728:	2003      	movs	r0, #3
 800372a:	7460      	strb	r0, [r4, #17]
 800372c:	2500      	movs	r5, #0
 800372e:	4668      	mov	r0, sp
 8003730:	7b00      	ldrb	r0, [r0, #12]
 8003732:	2814      	cmp	r0, #20
 8003734:	d005      	beq.n	8003742 <__iar_annotation$$branch+0x882>
 8003736:	2014      	movs	r0, #20
 8003738:	4669      	mov	r1, sp
 800373a:	7308      	strb	r0, [r1, #12]
 800373c:	0020      	movs	r0, r4
 800373e:	f7fd f90a 	bl	8000956 <PE_Clear_RxEvent>
 8003742:	8be0      	ldrh	r0, [r4, #30]
 8003744:	2180      	movs	r1, #128	; 0x80
 8003746:	0209      	lsls	r1, r1, #8
 8003748:	4288      	cmp	r0, r1
 800374a:	d12c      	bne.n	80037a6 <__iar_annotation$$branch+0x8e6>
 800374c:	e704      	b.n	8003558 <__iar_annotation$$branch+0x698>
 800374e:	6860      	ldr	r0, [r4, #4]
 8003750:	6801      	ldr	r1, [r0, #0]
 8003752:	2210      	movs	r2, #16
 8003754:	430a      	orrs	r2, r1
 8003756:	6002      	str	r2, [r0, #0]
 8003758:	7f20      	ldrb	r0, [r4, #28]
 800375a:	2809      	cmp	r0, #9
 800375c:	d005      	beq.n	800376a <__iar_annotation$$branch+0x8aa>
 800375e:	2206      	movs	r2, #6
 8003760:	2101      	movs	r1, #1
 8003762:	7c20      	ldrb	r0, [r4, #16]
 8003764:	68a3      	ldr	r3, [r4, #8]
 8003766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003768:	4798      	blx	r3
 800376a:	2207      	movs	r2, #7
 800376c:	2101      	movs	r1, #1
 800376e:	7c20      	ldrb	r0, [r4, #16]
 8003770:	68a3      	ldr	r3, [r4, #8]
 8003772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003774:	4798      	blx	r3
 8003776:	2100      	movs	r1, #0
 8003778:	7c20      	ldrb	r0, [r4, #16]
 800377a:	f001 ffbe 	bl	80056fa <USBPD_PRL_SetHeaderPowerRole>
 800377e:	2000      	movs	r0, #0
 8003780:	9000      	str	r0, [sp, #0]
 8003782:	2321      	movs	r3, #33	; 0x21
 8003784:	2206      	movs	r2, #6
 8003786:	2100      	movs	r1, #0
 8003788:	0020      	movs	r0, r4
 800378a:	f7fd fec1 	bl	8001510 <PE_Send_CtrlMessage>
 800378e:	2800      	cmp	r0, #0
 8003790:	d109      	bne.n	80037a6 <__iar_annotation$$branch+0x8e6>
 8003792:	2208      	movs	r2, #8
 8003794:	2101      	movs	r1, #1
 8003796:	7c20      	ldrb	r0, [r4, #16]
 8003798:	68a3      	ldr	r3, [r4, #8]
 800379a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800379c:	4798      	blx	r3
 800379e:	48c5      	ldr	r0, [pc, #788]	; (8003ab4 <.text_3>)
 80037a0:	83e0      	strh	r0, [r4, #30]
 80037a2:	25eb      	movs	r5, #235	; 0xeb
 80037a4:	006d      	lsls	r5, r5, #1
 80037a6:	e6f7      	b.n	8003598 <__iar_annotation$$branch+0x6d8>
 80037a8:	4668      	mov	r0, sp
 80037aa:	7b00      	ldrb	r0, [r0, #12]
 80037ac:	2811      	cmp	r0, #17
 80037ae:	d10b      	bne.n	80037c8 <__iar_annotation$$branch+0x908>
 80037b0:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 80037b2:	4001      	ands	r1, r0
 80037b4:	2906      	cmp	r1, #6
 80037b6:	d107      	bne.n	80037c8 <__iar_annotation$$branch+0x908>
 80037b8:	2026      	movs	r0, #38	; 0x26
 80037ba:	7460      	strb	r0, [r4, #17]
 80037bc:	2014      	movs	r0, #20
 80037be:	4669      	mov	r1, sp
 80037c0:	7308      	strb	r0, [r1, #12]
 80037c2:	0020      	movs	r0, r4
 80037c4:	f7fd f8c7 	bl	8000956 <PE_Clear_RxEvent>
 80037c8:	8be0      	ldrh	r0, [r4, #30]
 80037ca:	03a9      	lsls	r1, r5, #14
 80037cc:	4288      	cmp	r0, r1
 80037ce:	d1ea      	bne.n	80037a6 <__iar_annotation$$branch+0x8e6>
 80037d0:	68a0      	ldr	r0, [r4, #8]
 80037d2:	6b40      	ldr	r0, [r0, #52]	; 0x34
 80037d4:	2800      	cmp	r0, #0
 80037d6:	d000      	beq.n	80037da <__iar_annotation$$branch+0x91a>
 80037d8:	e13a      	b.n	8003a50 <__iar_annotation$$branch+0x5e>
 80037da:	200f      	movs	r0, #15
 80037dc:	e6bd      	b.n	800355a <__iar_annotation$$branch+0x69a>
 80037de:	8be0      	ldrh	r0, [r4, #30]
 80037e0:	03a9      	lsls	r1, r5, #14
 80037e2:	4288      	cmp	r0, r1
 80037e4:	d1df      	bne.n	80037a6 <__iar_annotation$$branch+0x8e6>
 80037e6:	220e      	movs	r2, #14
 80037e8:	2101      	movs	r1, #1
 80037ea:	7c20      	ldrb	r0, [r4, #16]
 80037ec:	68a3      	ldr	r3, [r4, #8]
 80037ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f0:	4798      	blx	r3
 80037f2:	6860      	ldr	r0, [r4, #4]
 80037f4:	7800      	ldrb	r0, [r0, #0]
 80037f6:	0780      	lsls	r0, r0, #30
 80037f8:	0f80      	lsrs	r0, r0, #30
 80037fa:	2802      	cmp	r0, #2
 80037fc:	d102      	bne.n	8003804 <__iar_annotation$$branch+0x944>
 80037fe:	7c20      	ldrb	r0, [r4, #16]
 8003800:	f001 ffb1 	bl	8005766 <USBPD_PRL_SRCReleaseSinkNG>
 8003804:	0020      	movs	r0, r4
 8003806:	f7fd f9cb 	bl	8000ba0 <PE_Reset_StateMachine>
 800380a:	2115      	movs	r1, #21
 800380c:	e74e      	b.n	80036ac <__iar_annotation$$branch+0x7ec>
 800380e:	2803      	cmp	r0, #3
 8003810:	d110      	bne.n	8003834 <__iar_annotation$$branch+0x974>
 8003812:	2000      	movs	r0, #0
 8003814:	7720      	strb	r0, [r4, #28]
 8003816:	6860      	ldr	r0, [r4, #4]
 8003818:	7800      	ldrb	r0, [r0, #0]
 800381a:	0780      	lsls	r0, r0, #30
 800381c:	0f80      	lsrs	r0, r0, #30
 800381e:	2802      	cmp	r0, #2
 8003820:	d102      	bne.n	8003828 <__iar_annotation$$branch+0x968>
 8003822:	7c20      	ldrb	r0, [r4, #16]
 8003824:	f001 ff9f 	bl	8005766 <USBPD_PRL_SRCReleaseSinkNG>
 8003828:	2004      	movs	r0, #4
 800382a:	7460      	strb	r0, [r4, #17]
 800382c:	2167      	movs	r1, #103	; 0x67
 800382e:	7c20      	ldrb	r0, [r4, #16]
 8003830:	f7fc fe26 	bl	8000480 <USBPD_PE_Notification>
 8003834:	4668      	mov	r0, sp
 8003836:	7b00      	ldrb	r0, [r0, #12]
 8003838:	2814      	cmp	r0, #20
 800383a:	d00d      	beq.n	8003858 <__iar_annotation$$branch+0x998>
 800383c:	0020      	movs	r0, r4
 800383e:	f7fe f917 	bl	8001a70 <PE_ManageRXEvent>
 8003842:	4668      	mov	r0, sp
 8003844:	7b00      	ldrb	r0, [r0, #12]
 8003846:	2814      	cmp	r0, #20
 8003848:	d005      	beq.n	8003856 <__iar_annotation$$branch+0x996>
 800384a:	2014      	movs	r0, #20
 800384c:	4669      	mov	r1, sp
 800384e:	7308      	strb	r0, [r1, #12]
 8003850:	0020      	movs	r0, r4
 8003852:	f7fd f880 	bl	8000956 <PE_Clear_RxEvent>
 8003856:	e69f      	b.n	8003598 <__iar_annotation$$branch+0x6d8>
 8003858:	6960      	ldr	r0, [r4, #20]
 800385a:	0cc0      	lsrs	r0, r0, #19
 800385c:	03ad      	lsls	r5, r5, #14
 800385e:	2800      	cmp	r0, #0
 8003860:	d01e      	beq.n	80038a0 <__iar_annotation$$branch+0x9e0>
 8003862:	8c21      	ldrh	r1, [r4, #32]
 8003864:	42a9      	cmp	r1, r5
 8003866:	d10e      	bne.n	8003886 <__iar_annotation$$branch+0x9c6>
 8003868:	200f      	movs	r0, #15
 800386a:	7460      	strb	r0, [r4, #17]
 800386c:	2000      	movs	r0, #0
 800386e:	9000      	str	r0, [sp, #0]
 8003870:	2300      	movs	r3, #0
 8003872:	2270      	movs	r2, #112	; 0x70
 8003874:	7c21      	ldrb	r1, [r4, #16]
 8003876:	2009      	movs	r0, #9
 8003878:	4da5      	ldr	r5, [pc, #660]	; (8003b10 <.text_5>)
 800387a:	682d      	ldr	r5, [r5, #0]
 800387c:	47a8      	blx	r5
 800387e:	78b0      	ldrb	r0, [r6, #2]
 8003880:	1c40      	adds	r0, r0, #1
 8003882:	70b0      	strb	r0, [r6, #2]
 8003884:	e6fc      	b.n	8003680 <__iar_annotation$$branch+0x7c0>
 8003886:	8ea1      	ldrh	r1, [r4, #52]	; 0x34
 8003888:	0509      	lsls	r1, r1, #20
 800388a:	0f49      	lsrs	r1, r1, #29
 800388c:	180a      	adds	r2, r1, r0
 800388e:	2333      	movs	r3, #51	; 0x33
 8003890:	435a      	muls	r2, r3
 8003892:	4315      	orrs	r5, r2
 8003894:	8425      	strh	r5, [r4, #32]
 8003896:	180d      	adds	r5, r1, r0
 8003898:	2033      	movs	r0, #51	; 0x33
 800389a:	4345      	muls	r5, r0
 800389c:	b2ad      	uxth	r5, r5
 800389e:	e67b      	b.n	8003598 <__iar_annotation$$branch+0x6d8>
 80038a0:	8ca0      	ldrh	r0, [r4, #36]	; 0x24
 80038a2:	42a8      	cmp	r0, r5
 80038a4:	d099      	beq.n	80037da <__iar_annotation$$branch+0x91a>
 80038a6:	7c20      	ldrb	r0, [r4, #16]
 80038a8:	f7fd f87a 	bl	80009a0 <PE_PRL_Control_RxEvent>
 80038ac:	2800      	cmp	r0, #0
 80038ae:	d113      	bne.n	80038d8 <__iar_annotation$$branch+0xa18>
 80038b0:	2032      	movs	r0, #50	; 0x32
 80038b2:	5c20      	ldrb	r0, [r4, r0]
 80038b4:	2800      	cmp	r0, #0
 80038b6:	d00f      	beq.n	80038d8 <__iar_annotation$$branch+0xa18>
 80038b8:	2133      	movs	r1, #51	; 0x33
 80038ba:	5c61      	ldrb	r1, [r4, r1]
 80038bc:	2231      	movs	r2, #49	; 0x31
 80038be:	54a1      	strb	r1, [r4, r2]
 80038c0:	7460      	strb	r0, [r4, #17]
 80038c2:	2500      	movs	r5, #0
 80038c4:	2132      	movs	r1, #50	; 0x32
 80038c6:	5465      	strb	r5, [r4, r1]
 80038c8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80038ca:	62e0      	str	r0, [r4, #44]	; 0x2c
 80038cc:	6960      	ldr	r0, [r4, #20]
 80038ce:	2180      	movs	r1, #128	; 0x80
 80038d0:	01c9      	lsls	r1, r1, #7
 80038d2:	4301      	orrs	r1, r0
 80038d4:	6161      	str	r1, [r4, #20]
 80038d6:	e65f      	b.n	8003598 <__iar_annotation$$branch+0x6d8>
 80038d8:	8c60      	ldrh	r0, [r4, #34]	; 0x22
 80038da:	42a8      	cmp	r0, r5
 80038dc:	d104      	bne.n	80038e8 <__iar_annotation$$branch+0x4>
 80038de:	2500      	movs	r5, #0
 80038e0:	8465      	strh	r5, [r4, #34]	; 0x22
 80038e2:	7930      	ldrb	r0, [r6, #4]

080038e4 <__iar_annotation$$branch>:
 80038e4:	f7ff fb87 	bl	8002ff6 <__iar_annotation$$branch+0x136>
 80038e8:	0020      	movs	r0, r4
 80038ea:	f7fd fd83 	bl	80013f4 <PE_CalculateMinTiming>
 80038ee:	e080      	b.n	80039f2 <__iar_annotation$$branch>
 80038f0:	2000      	movs	r0, #0
 80038f2:	9002      	str	r0, [sp, #8]
 80038f4:	2003      	movs	r0, #3
 80038f6:	9001      	str	r0, [sp, #4]
 80038f8:	2001      	movs	r0, #1
 80038fa:	9000      	str	r0, [sp, #0]
 80038fc:	0023      	movs	r3, r4
 80038fe:	332c      	adds	r3, #44	; 0x2c
 8003900:	2206      	movs	r2, #6
 8003902:	2100      	movs	r1, #0
 8003904:	0020      	movs	r0, r4
 8003906:	f7fd fe2e 	bl	8001566 <PE_Send_DataMessage>
 800390a:	2800      	cmp	r0, #0
 800390c:	d1e3      	bne.n	80038d6 <__iar_annotation$$branch+0xa16>
 800390e:	215d      	movs	r1, #93	; 0x5d
 8003910:	e6cc      	b.n	80036ac <__iar_annotation$$branch+0x7ec>
 8003912:	2000      	movs	r0, #0
 8003914:	9004      	str	r0, [sp, #16]
 8003916:	ab04      	add	r3, sp, #16
 8003918:	aa05      	add	r2, sp, #20
 800391a:	210a      	movs	r1, #10
 800391c:	4668      	mov	r0, sp
 800391e:	7b40      	ldrb	r0, [r0, #13]
 8003920:	68a7      	ldr	r7, [r4, #8]
 8003922:	697f      	ldr	r7, [r7, #20]
 8003924:	47b8      	blx	r7
 8003926:	2104      	movs	r1, #4
 8003928:	9804      	ldr	r0, [sp, #16]
 800392a:	f7fd fd8f 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 800392e:	2800      	cmp	r0, #0
 8003930:	d11f      	bne.n	8003972 <__iar_annotation$$branch+0x8e>
 8003932:	71f0      	strb	r0, [r6, #7]
 8003934:	7230      	strb	r0, [r6, #8]
 8003936:	7c20      	ldrb	r0, [r4, #16]
 8003938:	f7fd fa04 	bl	8000d44 <PE_Get_UnchunkedSupport>
 800393c:	2800      	cmp	r0, #0
 800393e:	d103      	bne.n	8003948 <__iar_annotation$$branch+0x64>
 8003940:	7a30      	ldrb	r0, [r6, #8]
 8003942:	2180      	movs	r1, #128	; 0x80
 8003944:	4301      	orrs	r1, r0
 8003946:	7231      	strb	r1, [r6, #8]
 8003948:	9a04      	ldr	r2, [sp, #16]
 800394a:	a905      	add	r1, sp, #20
 800394c:	4871      	ldr	r0, [pc, #452]	; (8003b14 <.text_6>)
 800394e:	1820      	adds	r0, r4, r0
 8003950:	f024 f85f 	bl	8027a12 <__aeabi_memcpy>
 8003954:	2000      	movs	r0, #0
 8003956:	9002      	str	r0, [sp, #8]
 8003958:	2003      	movs	r0, #3
 800395a:	9001      	str	r0, [sp, #4]
 800395c:	2008      	movs	r0, #8
 800395e:	9000      	str	r0, [sp, #0]
 8003960:	486d      	ldr	r0, [pc, #436]	; (8003b18 <.text_7>)
 8003962:	1823      	adds	r3, r4, r0
 8003964:	220c      	movs	r2, #12
 8003966:	2100      	movs	r1, #0
 8003968:	0020      	movs	r0, r4
 800396a:	f7fd ff2f 	bl	80017cc <PE_Send_ExtendedMessage>
 800396e:	214c      	movs	r1, #76	; 0x4c
 8003970:	e69c      	b.n	80036ac <__iar_annotation$$branch+0x7ec>
 8003972:	2001      	movs	r0, #1
 8003974:	e510      	b.n	8003398 <__iar_annotation$$branch+0x4d8>
 8003976:	2001      	movs	r0, #1
 8003978:	9000      	str	r0, [sp, #0]
 800397a:	2339      	movs	r3, #57	; 0x39
 800397c:	7832      	ldrb	r2, [r6, #0]
 800397e:	2033      	movs	r0, #51	; 0x33
 8003980:	5c21      	ldrb	r1, [r4, r0]
 8003982:	0020      	movs	r0, r4
 8003984:	f7fd fdc4 	bl	8001510 <PE_Send_CtrlMessage>
 8003988:	2800      	cmp	r0, #0
 800398a:	d144      	bne.n	8003a16 <__iar_annotation$$branch+0x24>
 800398c:	7870      	ldrb	r0, [r6, #1]
 800398e:	7720      	strb	r0, [r4, #28]
 8003990:	83e7      	strh	r7, [r4, #30]
 8003992:	251b      	movs	r5, #27
 8003994:	2144      	movs	r1, #68	; 0x44
 8003996:	e689      	b.n	80036ac <__iar_annotation$$branch+0x7ec>
 8003998:	8be0      	ldrh	r0, [r4, #30]
 800399a:	03a9      	lsls	r1, r5, #14
 800399c:	4288      	cmp	r0, r1
 800399e:	d104      	bne.n	80039aa <__iar_annotation$$branch+0xc6>
 80039a0:	4668      	mov	r0, sp
 80039a2:	7b00      	ldrb	r0, [r0, #12]
 80039a4:	2814      	cmp	r0, #20
 80039a6:	d100      	bne.n	80039aa <__iar_annotation$$branch+0xc6>
 80039a8:	e5d6      	b.n	8003558 <__iar_annotation$$branch+0x698>
 80039aa:	4668      	mov	r0, sp
 80039ac:	7b00      	ldrb	r0, [r0, #12]
 80039ae:	2814      	cmp	r0, #20
 80039b0:	d031      	beq.n	8003a16 <__iar_annotation$$branch+0x24>
 80039b2:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 80039b4:	0bc1      	lsrs	r1, r0, #15
 80039b6:	d003      	beq.n	80039c0 <__iar_annotation$$branch+0xdc>
 80039b8:	0020      	movs	r0, r4
 80039ba:	f7fd fe11 	bl	80015e0 <PE_Check_ExtendedMessage>
 80039be:	e740      	b.n	8003842 <__iar_annotation$$branch+0x982>
 80039c0:	06c0      	lsls	r0, r0, #27
 80039c2:	0ec0      	lsrs	r0, r0, #27
 80039c4:	2810      	cmp	r0, #16
 80039c6:	d000      	beq.n	80039ca <__iar_annotation$$branch+0xe6>
 80039c8:	e5c6      	b.n	8003558 <__iar_annotation$$branch+0x698>
 80039ca:	2014      	movs	r0, #20
 80039cc:	4669      	mov	r1, sp
 80039ce:	7308      	strb	r0, [r1, #12]
 80039d0:	0020      	movs	r0, r4
 80039d2:	f7fc ffc0 	bl	8000956 <PE_Clear_RxEvent>
 80039d6:	2500      	movs	r5, #0
 80039d8:	83e5      	strh	r5, [r4, #30]
 80039da:	2003      	movs	r0, #3
 80039dc:	7460      	strb	r0, [r4, #17]
 80039de:	2159      	movs	r1, #89	; 0x59
 80039e0:	e664      	b.n	80036ac <__iar_annotation$$branch+0x7ec>
 80039e2:	0020      	movs	r0, r4
 80039e4:	f7fd ff1e 	bl	8001824 <PE_SubStateMachine_ExtendedMessages>
 80039e8:	e003      	b.n	80039f2 <__iar_annotation$$branch>
 80039ea:	a903      	add	r1, sp, #12
 80039ec:	0020      	movs	r0, r4
 80039ee:	f7fd f9bb 	bl	8000d68 <PE_SubStateMachine_Generic>

080039f2 <__iar_annotation$$branch>:
 80039f2:	f7ff fa35 	bl	8002e60 <__iar_annotation$$branch+0xc>
 80039f6:	a903      	add	r1, sp, #12
 80039f8:	0020      	movs	r0, r4
 80039fa:	f000 f9d5 	bl	8003da8 <PE_SubStateMachine_VconnSwap>
 80039fe:	0005      	movs	r5, r0
 8003a00:	6860      	ldr	r0, [r4, #4]
 8003a02:	6800      	ldr	r0, [r0, #0]
 8003a04:	0401      	lsls	r1, r0, #16
 8003a06:	0fc9      	lsrs	r1, r1, #31
 8003a08:	d006      	beq.n	8003a18 <__iar_annotation$$branch+0x26>
 8003a0a:	6820      	ldr	r0, [r4, #0]
 8003a0c:	6801      	ldr	r1, [r0, #0]
 8003a0e:	4668      	mov	r0, sp
 8003a10:	7b40      	ldrb	r0, [r0, #13]
 8003a12:	f001 fec7 	bl	80057a4 <USBPD_PRL_SOPCapability>
 8003a16:	e5bf      	b.n	8003598 <__iar_annotation$$branch+0x6d8>
 8003a18:	2101      	movs	r1, #1
 8003a1a:	e7f8      	b.n	8003a0e <__iar_annotation$$branch+0x1c>
 8003a1c:	4668      	mov	r0, sp
 8003a1e:	7b00      	ldrb	r0, [r0, #12]
 8003a20:	2811      	cmp	r0, #17
 8003a22:	d111      	bne.n	8003a48 <__iar_annotation$$branch+0x56>
 8003a24:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8003a26:	4001      	ands	r1, r0
 8003a28:	2913      	cmp	r1, #19
 8003a2a:	d10d      	bne.n	8003a48 <__iar_annotation$$branch+0x56>
 8003a2c:	2014      	movs	r0, #20
 8003a2e:	4669      	mov	r1, sp
 8003a30:	7308      	strb	r0, [r1, #12]
 8003a32:	0020      	movs	r0, r4
 8003a34:	f7fc ff8f 	bl	8000956 <PE_Clear_RxEvent>
 8003a38:	2000      	movs	r0, #0
 8003a3a:	9000      	str	r0, [sp, #0]
 8003a3c:	2320      	movs	r3, #32
 8003a3e:	2203      	movs	r2, #3
 8003a40:	2100      	movs	r1, #0
 8003a42:	0020      	movs	r0, r4
 8003a44:	f7fd fd64 	bl	8001510 <PE_Send_CtrlMessage>
 8003a48:	8ce0      	ldrh	r0, [r4, #38]	; 0x26
 8003a4a:	03a9      	lsls	r1, r5, #14
 8003a4c:	4288      	cmp	r0, r1
 8003a4e:	d106      	bne.n	8003a5e <__iar_annotation$$branch+0x6c>
 8003a50:	2092      	movs	r0, #146	; 0x92
 8003a52:	e582      	b.n	800355a <__iar_annotation$$branch+0x69a>
 8003a54:	4668      	mov	r0, sp
 8003a56:	7b01      	ldrb	r1, [r0, #12]
 8003a58:	0020      	movs	r0, r4
 8003a5a:	f001 fc05 	bl	8005268 <PE_StateMachine_UVDM>
 8003a5e:	e59b      	b.n	8003598 <__iar_annotation$$branch+0x6d8>
 8003a60:	6960      	ldr	r0, [r4, #20]
 8003a62:	2701      	movs	r7, #1
 8003a64:	0b41      	lsrs	r1, r0, #13
 8003a66:	4039      	ands	r1, r7
 8003a68:	d019      	beq.n	8003a9e <__iar_annotation$$branch+0xac>
 8003a6a:	0b80      	lsrs	r0, r0, #14
 8003a6c:	4038      	ands	r0, r7
 8003a6e:	d007      	beq.n	8003a80 <__iar_annotation$$branch+0x8e>
 8003a70:	215b      	movs	r1, #91	; 0x5b
 8003a72:	7c20      	ldrb	r0, [r4, #16]
 8003a74:	f7fc fd04 	bl	8000480 <USBPD_PE_Notification>
 8003a78:	6960      	ldr	r0, [r4, #20]
 8003a7a:	4928      	ldr	r1, [pc, #160]	; (8003b1c <.text_8>)
 8003a7c:	4001      	ands	r1, r0
 8003a7e:	6161      	str	r1, [r4, #20]
 8003a80:	2003      	movs	r0, #3
 8003a82:	7460      	strb	r0, [r4, #17]
 8003a84:	7ca1      	ldrb	r1, [r4, #18]
 8003a86:	2903      	cmp	r1, #3
 8003a88:	d008      	beq.n	8003a9c <__iar_annotation$$branch+0xaa>
 8003a8a:	74a0      	strb	r0, [r4, #18]
 8003a8c:	2000      	movs	r0, #0
 8003a8e:	9000      	str	r0, [sp, #0]
 8003a90:	2300      	movs	r3, #0
 8003a92:	2203      	movs	r2, #3
 8003a94:	7c21      	ldrb	r1, [r4, #16]
 8003a96:	2004      	movs	r0, #4
 8003a98:	6835      	ldr	r5, [r6, #0]
 8003a9a:	47a8      	blx	r5
 8003a9c:	2501      	movs	r5, #1
 8003a9e:	6960      	ldr	r0, [r4, #20]
 8003aa0:	491f      	ldr	r1, [pc, #124]	; (8003b20 <.text_9>)
 8003aa2:	4001      	ands	r1, r0
 8003aa4:	6161      	str	r1, [r4, #20]
 8003aa6:	2d00      	cmp	r5, #0
 8003aa8:	d101      	bne.n	8003aae <__iar_annotation$$branch>

08003aaa <__iar_annotation$$branch>:
 8003aaa:	f7ff f8c9 	bl	8002c40 <USBPD_PE_StateMachine_SRC+0xb4>

08003aae <__iar_annotation$$branch>:
 8003aae:	f7ff fa0b 	bl	8002ec8 <__iar_annotation$$branch+0x8>
	...

08003ab4 <.text_3>:
 8003ab4:	000081d6 	.word	0x000081d6

08003ab8 <PE_Send_SRCCapabilities>:
 8003ab8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003aba:	0004      	movs	r4, r0
 8003abc:	000d      	movs	r5, r1
 8003abe:	2000      	movs	r0, #0
 8003ac0:	9002      	str	r0, [sp, #8]
 8003ac2:	ab02      	add	r3, sp, #8
 8003ac4:	4817      	ldr	r0, [pc, #92]	; (8003b24 <.text_10>)
 8003ac6:	1822      	adds	r2, r4, r0
 8003ac8:	2100      	movs	r1, #0
 8003aca:	7c20      	ldrb	r0, [r4, #16]
 8003acc:	68a6      	ldr	r6, [r4, #8]
 8003ace:	6976      	ldr	r6, [r6, #20]
 8003ad0:	47b0      	blx	r6
 8003ad2:	9802      	ldr	r0, [sp, #8]
 8003ad4:	1c80      	adds	r0, r0, #2
 8003ad6:	9002      	str	r0, [sp, #8]
 8003ad8:	2104      	movs	r1, #4
 8003ada:	9802      	ldr	r0, [sp, #8]
 8003adc:	f7fd fcb6 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 8003ae0:	2800      	cmp	r0, #0
 8003ae2:	d113      	bne.n	8003b0c <PE_Send_SRCCapabilities+0x54>
 8003ae4:	6860      	ldr	r0, [r4, #4]
 8003ae6:	6800      	ldr	r0, [r0, #0]
 8003ae8:	04c1      	lsls	r1, r0, #19
 8003aea:	0fc9      	lsrs	r1, r1, #31
 8003aec:	d00e      	beq.n	8003b0c <PE_Send_SRCCapabilities+0x54>
 8003aee:	9501      	str	r5, [sp, #4]
 8003af0:	9802      	ldr	r0, [sp, #8]
 8003af2:	b280      	uxth	r0, r0
 8003af4:	9000      	str	r0, [sp, #0]
 8003af6:	4808      	ldr	r0, [pc, #32]	; (8003b18 <.text_7>)
 8003af8:	1823      	adds	r3, r4, r0
 8003afa:	2201      	movs	r2, #1
 8003afc:	2100      	movs	r1, #0
 8003afe:	7c20      	ldrb	r0, [r4, #16]
 8003b00:	f001 fe54 	bl	80057ac <USBPD_PRL_SendMessage>
 8003b04:	2803      	cmp	r0, #3
 8003b06:	d0e7      	beq.n	8003ad8 <PE_Send_SRCCapabilities+0x20>
 8003b08:	b004      	add	sp, #16
 8003b0a:	bd70      	pop	{r4, r5, r6, pc}
 8003b0c:	2010      	movs	r0, #16
 8003b0e:	e7fb      	b.n	8003b08 <PE_Send_SRCCapabilities+0x50>

08003b10 <.text_5>:
 8003b10:	20000000 	.word	0x20000000

08003b14 <.text_6>:
 8003b14:	00000267 	.word	0x00000267

08003b18 <.text_7>:
 8003b18:	00000263 	.word	0x00000263

08003b1c <.text_8>:
 8003b1c:	ffffbfff 	.word	0xffffbfff

08003b20 <.text_9>:
 8003b20:	ffffdfff 	.word	0xffffdfff

08003b24 <.text_10>:
 8003b24:	00000265 	.word	0x00000265

08003b28 <PE_StateMachine_VDMCable>:
 8003b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b2a:	b08c      	sub	sp, #48	; 0x30
 8003b2c:	0004      	movs	r4, r0
 8003b2e:	2502      	movs	r5, #2
 8003b30:	2607      	movs	r6, #7
 8003b32:	7c60      	ldrb	r0, [r4, #17]
 8003b34:	2805      	cmp	r0, #5
 8003b36:	d002      	beq.n	8003b3e <PE_StateMachine_VDMCable+0x16>
 8003b38:	289a      	cmp	r0, #154	; 0x9a
 8003b3a:	d072      	beq.n	8003c22 <PE_StateMachine_VDMCable+0xfa>
 8003b3c:	e127      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003b3e:	6860      	ldr	r0, [r4, #4]
 8003b40:	7800      	ldrb	r0, [r0, #0]
 8003b42:	0781      	lsls	r1, r0, #30
 8003b44:	0f89      	lsrs	r1, r1, #30
 8003b46:	0020      	movs	r0, r4
 8003b48:	f000 fa5e 	bl	8004008 <PE_ExtRevisionInteroperability_Cable>
 8003b4c:	2094      	movs	r0, #148	; 0x94
 8003b4e:	0080      	lsls	r0, r0, #2
 8003b50:	5821      	ldr	r1, [r4, r0]
 8003b52:	201f      	movs	r0, #31
 8003b54:	4381      	bics	r1, r0
 8003b56:	488f      	ldr	r0, [pc, #572]	; (8003d94 <.text_3>)
 8003b58:	4308      	orrs	r0, r1
 8003b5a:	2194      	movs	r1, #148	; 0x94
 8003b5c:	0089      	lsls	r1, r1, #2
 8003b5e:	5060      	str	r0, [r4, r1]
 8003b60:	6861      	ldr	r1, [r4, #4]
 8003b62:	9100      	str	r1, [sp, #0]
 8003b64:	2101      	movs	r1, #1
 8003b66:	9a00      	ldr	r2, [sp, #0]
 8003b68:	6812      	ldr	r2, [r2, #0]
 8003b6a:	0953      	lsrs	r3, r2, #5
 8003b6c:	400b      	ands	r3, r1
 8003b6e:	4a8a      	ldr	r2, [pc, #552]	; (8003d98 <.text_4>)
 8003b70:	4002      	ands	r2, r0
 8003b72:	0358      	lsls	r0, r3, #13
 8003b74:	4310      	orrs	r0, r2
 8003b76:	22ff      	movs	r2, #255	; 0xff
 8003b78:	0612      	lsls	r2, r2, #24
 8003b7a:	4302      	orrs	r2, r0
 8003b7c:	2094      	movs	r0, #148	; 0x94
 8003b7e:	0080      	lsls	r0, r0, #2
 8003b80:	5022      	str	r2, [r4, r0]
 8003b82:	9800      	ldr	r0, [sp, #0]
 8003b84:	6800      	ldr	r0, [r0, #0]
 8003b86:	0880      	lsrs	r0, r0, #2
 8003b88:	4001      	ands	r1, r0
 8003b8a:	d003      	beq.n	8003b94 <PE_StateMachine_VDMCable+0x6c>
 8003b8c:	6960      	ldr	r0, [r4, #20]
 8003b8e:	0741      	lsls	r1, r0, #29
 8003b90:	0fc8      	lsrs	r0, r1, #31
 8003b92:	e000      	b.n	8003b96 <PE_StateMachine_VDMCable+0x6e>
 8003b94:	2002      	movs	r0, #2
 8003b96:	2194      	movs	r1, #148	; 0x94
 8003b98:	0089      	lsls	r1, r1, #2
 8003b9a:	1867      	adds	r7, r4, r1
 8003b9c:	9002      	str	r0, [sp, #8]
 8003b9e:	209a      	movs	r0, #154	; 0x9a
 8003ba0:	9001      	str	r0, [sp, #4]
 8003ba2:	2001      	movs	r0, #1
 8003ba4:	9000      	str	r0, [sp, #0]
 8003ba6:	003b      	movs	r3, r7
 8003ba8:	220f      	movs	r2, #15
 8003baa:	2101      	movs	r1, #1
 8003bac:	0020      	movs	r0, r4
 8003bae:	f7fd fcda 	bl	8001566 <PE_Send_DataMessage>
 8003bb2:	2800      	cmp	r0, #0
 8003bb4:	d109      	bne.n	8003bca <PE_StateMachine_VDMCable+0xa2>
 8003bb6:	6960      	ldr	r0, [r4, #20]
 8003bb8:	03e9      	lsls	r1, r5, #15
 8003bba:	4301      	orrs	r1, r0
 8003bbc:	6161      	str	r1, [r4, #20]
 8003bbe:	2051      	movs	r0, #81	; 0x51
 8003bc0:	7720      	strb	r0, [r4, #28]
 8003bc2:	4876      	ldr	r0, [pc, #472]	; (8003d9c <.text_5>)
 8003bc4:	8460      	strh	r0, [r4, #34]	; 0x22
 8003bc6:	251e      	movs	r5, #30
 8003bc8:	e0e1      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003bca:	2809      	cmp	r0, #9
 8003bcc:	d0fc      	beq.n	8003bc8 <PE_StateMachine_VDMCable+0xa0>
 8003bce:	7cb8      	ldrb	r0, [r7, #18]
 8003bd0:	2815      	cmp	r0, #21
 8003bd2:	d202      	bcs.n	8003bda <PE_StateMachine_VDMCable+0xb2>
 8003bd4:	4872      	ldr	r0, [pc, #456]	; (8003da0 <.text_6>)
 8003bd6:	8460      	strh	r0, [r4, #34]	; 0x22
 8003bd8:	e00a      	b.n	8003bf0 <PE_StateMachine_VDMCable+0xc8>
 8003bda:	68e0      	ldr	r0, [r4, #12]
 8003bdc:	6940      	ldr	r0, [r0, #20]
 8003bde:	9000      	str	r0, [sp, #0]
 8003be0:	2800      	cmp	r0, #0
 8003be2:	d005      	beq.n	8003bf0 <PE_StateMachine_VDMCable+0xc8>
 8003be4:	2300      	movs	r3, #0
 8003be6:	2205      	movs	r2, #5
 8003be8:	2101      	movs	r1, #1
 8003bea:	7c20      	ldrb	r0, [r4, #16]
 8003bec:	9f00      	ldr	r7, [sp, #0]
 8003bee:	47b8      	blx	r7
 8003bf0:	6860      	ldr	r0, [r4, #4]
 8003bf2:	6800      	ldr	r0, [r0, #0]
 8003bf4:	0a00      	lsrs	r0, r0, #8
 8003bf6:	4030      	ands	r0, r6
 8003bf8:	2803      	cmp	r0, #3
 8003bfa:	d100      	bne.n	8003bfe <PE_StateMachine_VDMCable+0xd6>
 8003bfc:	e0a4      	b.n	8003d48 <PE_StateMachine_VDMCable+0x220>
 8003bfe:	4869      	ldr	r0, [pc, #420]	; (8003da4 <.text_7>)
 8003c00:	8be1      	ldrh	r1, [r4, #30]
 8003c02:	4201      	tst	r1, r0
 8003c04:	d00b      	beq.n	8003c1e <PE_StateMachine_VDMCable+0xf6>
 8003c06:	2108      	movs	r1, #8
 8003c08:	7461      	strb	r1, [r4, #17]
 8003c0a:	8be1      	ldrh	r1, [r4, #30]
 8003c0c:	4001      	ands	r1, r0
 8003c0e:	292d      	cmp	r1, #45	; 0x2d
 8003c10:	d203      	bcs.n	8003c1a <PE_StateMachine_VDMCable+0xf2>
 8003c12:	8be1      	ldrh	r1, [r4, #30]
 8003c14:	0005      	movs	r5, r0
 8003c16:	400d      	ands	r5, r1
 8003c18:	e0b9      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003c1a:	252d      	movs	r5, #45	; 0x2d
 8003c1c:	e0b7      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003c1e:	7466      	strb	r6, [r4, #17]
 8003c20:	e0b5      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003c22:	9101      	str	r1, [sp, #4]
 8003c24:	2001      	movs	r0, #1
 8003c26:	f7fc fecf 	bl	80009c8 <PE_Convert_SOPRxEvent>
 8003c2a:	4669      	mov	r1, sp
 8003c2c:	7008      	strb	r0, [r1, #0]
 8003c2e:	8ea1      	ldrh	r1, [r4, #52]	; 0x34
 8003c30:	2700      	movs	r7, #0
 8003c32:	221f      	movs	r2, #31
 8003c34:	9801      	ldr	r0, [sp, #4]
 8003c36:	7800      	ldrb	r0, [r0, #0]
 8003c38:	466b      	mov	r3, sp
 8003c3a:	781b      	ldrb	r3, [r3, #0]
 8003c3c:	4298      	cmp	r0, r3
 8003c3e:	d14f      	bne.n	8003ce0 <PE_StateMachine_VDMCable+0x1b8>
 8003c40:	0bc8      	lsrs	r0, r1, #15
 8003c42:	d14d      	bne.n	8003ce0 <PE_StateMachine_VDMCable+0x1b8>
 8003c44:	0b08      	lsrs	r0, r1, #12
 8003c46:	4230      	tst	r0, r6
 8003c48:	d04a      	beq.n	8003ce0 <PE_StateMachine_VDMCable+0x1b8>
 8003c4a:	201f      	movs	r0, #31
 8003c4c:	4008      	ands	r0, r1
 8003c4e:	280f      	cmp	r0, #15
 8003c50:	d146      	bne.n	8003ce0 <PE_StateMachine_VDMCable+0x1b8>
 8003c52:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003c54:	7880      	ldrb	r0, [r0, #2]
 8003c56:	9000      	str	r0, [sp, #0]
 8003c58:	4002      	ands	r2, r0
 8003c5a:	2a01      	cmp	r2, #1
 8003c5c:	d13b      	bne.n	8003cd6 <PE_StateMachine_VDMCable+0x1ae>
 8003c5e:	0980      	lsrs	r0, r0, #6
 8003c60:	d039      	beq.n	8003cd6 <PE_StateMachine_VDMCable+0x1ae>
 8003c62:	0608      	lsls	r0, r1, #24
 8003c64:	0f81      	lsrs	r1, r0, #30
 8003c66:	0020      	movs	r0, r4
 8003c68:	f000 f9ce 	bl	8004008 <PE_ExtRevisionInteroperability_Cable>
 8003c6c:	68e0      	ldr	r0, [r4, #12]
 8003c6e:	6940      	ldr	r0, [r0, #20]
 8003c70:	2800      	cmp	r0, #0
 8003c72:	d023      	beq.n	8003cbc <PE_StateMachine_VDMCable+0x194>
 8003c74:	9800      	ldr	r0, [sp, #0]
 8003c76:	0985      	lsrs	r5, r0, #6
 8003c78:	07a8      	lsls	r0, r5, #30
 8003c7a:	0f80      	lsrs	r0, r0, #30
 8003c7c:	2801      	cmp	r0, #1
 8003c7e:	d11d      	bne.n	8003cbc <PE_StateMachine_VDMCable+0x194>
 8003c80:	aa03      	add	r2, sp, #12
 8003c82:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003c84:	1d81      	adds	r1, r0, #6
 8003c86:	7c20      	ldrb	r0, [r4, #16]
 8003c88:	f001 fb9a 	bl	80053c0 <PE_SVDM_CheckIdentity>
 8003c8c:	2800      	cmp	r0, #0
 8003c8e:	d111      	bne.n	8003cb4 <PE_StateMachine_VDMCable+0x18c>
 8003c90:	ab03      	add	r3, sp, #12
 8003c92:	07aa      	lsls	r2, r5, #30
 8003c94:	0f92      	lsrs	r2, r2, #30
 8003c96:	2101      	movs	r1, #1
 8003c98:	7c20      	ldrb	r0, [r4, #16]
 8003c9a:	68e5      	ldr	r5, [r4, #12]
 8003c9c:	696d      	ldr	r5, [r5, #20]
 8003c9e:	47a8      	blx	r5
 8003ca0:	2152      	movs	r1, #82	; 0x52
 8003ca2:	7c20      	ldrb	r0, [r4, #16]
 8003ca4:	f7fc fbec 	bl	8000480 <USBPD_PE_Notification>
 8003ca8:	2014      	movs	r0, #20
 8003caa:	2194      	movs	r1, #148	; 0x94
 8003cac:	0089      	lsls	r1, r1, #2
 8003cae:	1861      	adds	r1, r4, r1
 8003cb0:	7488      	strb	r0, [r1, #18]
 8003cb2:	e003      	b.n	8003cbc <PE_StateMachine_VDMCable+0x194>
 8003cb4:	211b      	movs	r1, #27
 8003cb6:	7c20      	ldrb	r0, [r4, #16]
 8003cb8:	f7fc fbe2 	bl	8000480 <USBPD_PE_Notification>
 8003cbc:	8467      	strh	r7, [r4, #34]	; 0x22
 8003cbe:	6860      	ldr	r0, [r4, #4]
 8003cc0:	6800      	ldr	r0, [r0, #0]
 8003cc2:	0a00      	lsrs	r0, r0, #8
 8003cc4:	4030      	ands	r0, r6
 8003cc6:	2803      	cmp	r0, #3
 8003cc8:	d102      	bne.n	8003cd0 <PE_StateMachine_VDMCable+0x1a8>
 8003cca:	7460      	strb	r0, [r4, #17]
 8003ccc:	2500      	movs	r5, #0
 8003cce:	e002      	b.n	8003cd6 <PE_StateMachine_VDMCable+0x1ae>
 8003cd0:	7466      	strb	r6, [r4, #17]
 8003cd2:	2500      	movs	r5, #0
 8003cd4:	7727      	strb	r7, [r4, #28]
 8003cd6:	9801      	ldr	r0, [sp, #4]
 8003cd8:	7800      	ldrb	r0, [r0, #0]
 8003cda:	2814      	cmp	r0, #20
 8003cdc:	d119      	bne.n	8003d12 <PE_StateMachine_VDMCable+0x1ea>
 8003cde:	e056      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003ce0:	2003      	movs	r0, #3
 8003ce2:	400a      	ands	r2, r1
 8003ce4:	2a10      	cmp	r2, #16
 8003ce6:	d11b      	bne.n	8003d20 <PE_StateMachine_VDMCable+0x1f8>
 8003ce8:	8467      	strh	r7, [r4, #34]	; 0x22
 8003cea:	6861      	ldr	r1, [r4, #4]
 8003cec:	6809      	ldr	r1, [r1, #0]
 8003cee:	0a09      	lsrs	r1, r1, #8
 8003cf0:	4031      	ands	r1, r6
 8003cf2:	2903      	cmp	r1, #3
 8003cf4:	d102      	bne.n	8003cfc <PE_StateMachine_VDMCable+0x1d4>
 8003cf6:	7460      	strb	r0, [r4, #17]
 8003cf8:	2500      	movs	r5, #0
 8003cfa:	e002      	b.n	8003d02 <PE_StateMachine_VDMCable+0x1da>
 8003cfc:	7466      	strb	r6, [r4, #17]
 8003cfe:	2500      	movs	r5, #0
 8003d00:	7727      	strb	r7, [r4, #28]
 8003d02:	2159      	movs	r1, #89	; 0x59
 8003d04:	7c20      	ldrb	r0, [r4, #16]
 8003d06:	f7fc fbbb 	bl	8000480 <USBPD_PE_Notification>
 8003d0a:	9801      	ldr	r0, [sp, #4]
 8003d0c:	7800      	ldrb	r0, [r0, #0]
 8003d0e:	2814      	cmp	r0, #20
 8003d10:	d03d      	beq.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003d12:	2014      	movs	r0, #20
 8003d14:	9901      	ldr	r1, [sp, #4]
 8003d16:	7008      	strb	r0, [r1, #0]
 8003d18:	0020      	movs	r0, r4
 8003d1a:	f7fc fe1c 	bl	8000956 <PE_Clear_RxEvent>
 8003d1e:	e036      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003d20:	8c61      	ldrh	r1, [r4, #34]	; 0x22
 8003d22:	03aa      	lsls	r2, r5, #14
 8003d24:	4291      	cmp	r1, r2
 8003d26:	d132      	bne.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003d28:	8467      	strh	r7, [r4, #34]	; 0x22
 8003d2a:	6861      	ldr	r1, [r4, #4]
 8003d2c:	680a      	ldr	r2, [r1, #0]
 8003d2e:	0a13      	lsrs	r3, r2, #8
 8003d30:	4033      	ands	r3, r6
 8003d32:	2b03      	cmp	r3, #3
 8003d34:	d10c      	bne.n	8003d50 <PE_StateMachine_VDMCable+0x228>
 8003d36:	68e0      	ldr	r0, [r4, #12]
 8003d38:	6945      	ldr	r5, [r0, #20]
 8003d3a:	2d00      	cmp	r5, #0
 8003d3c:	d004      	beq.n	8003d48 <PE_StateMachine_VDMCable+0x220>
 8003d3e:	2300      	movs	r3, #0
 8003d40:	2204      	movs	r2, #4
 8003d42:	2101      	movs	r1, #1
 8003d44:	7c20      	ldrb	r0, [r4, #16]
 8003d46:	47a8      	blx	r5
 8003d48:	2003      	movs	r0, #3
 8003d4a:	7460      	strb	r0, [r4, #17]
 8003d4c:	2500      	movs	r5, #0
 8003d4e:	e01e      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003d50:	0e93      	lsrs	r3, r2, #26
 8003d52:	4018      	ands	r0, r3
 8003d54:	2802      	cmp	r0, #2
 8003d56:	d10e      	bne.n	8003d76 <PE_StateMachine_VDMCable+0x24e>
 8003d58:	48b7      	ldr	r0, [pc, #732]	; (8004038 <.text_10>)
 8003d5a:	4010      	ands	r0, r2
 8003d5c:	066a      	lsls	r2, r5, #25
 8003d5e:	4302      	orrs	r2, r0
 8003d60:	600a      	str	r2, [r1, #0]
 8003d62:	2101      	movs	r1, #1
 8003d64:	7c20      	ldrb	r0, [r4, #16]
 8003d66:	f001 fcea 	bl	800573e <USBPD_PRL_CBL_SetHeaderSpecification>
 8003d6a:	480d      	ldr	r0, [pc, #52]	; (8003da0 <.text_6>)
 8003d6c:	8460      	strh	r0, [r4, #34]	; 0x22
 8003d6e:	252d      	movs	r5, #45	; 0x2d
 8003d70:	2008      	movs	r0, #8
 8003d72:	7460      	strb	r0, [r4, #17]
 8003d74:	e00a      	b.n	8003d8c <PE_StateMachine_VDMCable+0x264>
 8003d76:	68e0      	ldr	r0, [r4, #12]
 8003d78:	6945      	ldr	r5, [r0, #20]
 8003d7a:	2d00      	cmp	r5, #0
 8003d7c:	d004      	beq.n	8003d88 <PE_StateMachine_VDMCable+0x260>
 8003d7e:	2300      	movs	r3, #0
 8003d80:	2204      	movs	r2, #4
 8003d82:	2101      	movs	r1, #1
 8003d84:	7c20      	ldrb	r0, [r4, #16]
 8003d86:	47a8      	blx	r5
 8003d88:	7466      	strb	r6, [r4, #17]
 8003d8a:	2500      	movs	r5, #0
 8003d8c:	7727      	strb	r7, [r4, #28]
 8003d8e:	0028      	movs	r0, r5
 8003d90:	b00d      	add	sp, #52	; 0x34
 8003d92:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003d94 <.text_3>:
 8003d94:	00008001 	.word	0x00008001

08003d98 <.text_4>:
 8003d98:	0000983f 	.word	0x0000983f

08003d9c <.text_5>:
 8003d9c:	0000801e 	.word	0x0000801e

08003da0 <.text_6>:
 8003da0:	0000802d 	.word	0x0000802d

08003da4 <.text_7>:
 8003da4:	00007fff 	.word	0x00007fff

08003da8 <PE_SubStateMachine_VconnSwap>:
 8003da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003daa:	0004      	movs	r4, r0
 8003dac:	2502      	movs	r5, #2
 8003dae:	2703      	movs	r7, #3
 8003db0:	4ea2      	ldr	r6, [pc, #648]	; (800403c <.text_11>)
 8003db2:	2014      	movs	r0, #20
 8003db4:	7c62      	ldrb	r2, [r4, #17]
 8003db6:	2a9d      	cmp	r2, #157	; 0x9d
 8003db8:	d010      	beq.n	8003ddc <PE_SubStateMachine_VconnSwap+0x34>
 8003dba:	d30e      	bcc.n	8003dda <PE_SubStateMachine_VconnSwap+0x32>
 8003dbc:	2a9f      	cmp	r2, #159	; 0x9f
 8003dbe:	d057      	beq.n	8003e70 <PE_SubStateMachine_VconnSwap+0xc8>
 8003dc0:	d33d      	bcc.n	8003e3e <PE_SubStateMachine_VconnSwap+0x96>
 8003dc2:	2aa1      	cmp	r2, #161	; 0xa1
 8003dc4:	d100      	bne.n	8003dc8 <PE_SubStateMachine_VconnSwap+0x20>
 8003dc6:	e085      	b.n	8003ed4 <PE_SubStateMachine_VconnSwap+0x12c>
 8003dc8:	d377      	bcc.n	8003eba <PE_SubStateMachine_VconnSwap+0x112>
 8003dca:	2aa3      	cmp	r2, #163	; 0xa3
 8003dcc:	d100      	bne.n	8003dd0 <PE_SubStateMachine_VconnSwap+0x28>
 8003dce:	e0a3      	b.n	8003f18 <PE_SubStateMachine_VconnSwap+0x170>
 8003dd0:	d200      	bcs.n	8003dd4 <PE_SubStateMachine_VconnSwap+0x2c>
 8003dd2:	e08e      	b.n	8003ef2 <PE_SubStateMachine_VconnSwap+0x14a>
 8003dd4:	2aa4      	cmp	r2, #164	; 0xa4
 8003dd6:	d100      	bne.n	8003dda <PE_SubStateMachine_VconnSwap+0x32>
 8003dd8:	e106      	b.n	8003fe8 <PE_SubStateMachine_VconnSwap+0x240>
 8003dda:	e113      	b.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003ddc:	6860      	ldr	r0, [r4, #4]
 8003dde:	6800      	ldr	r0, [r0, #0]
 8003de0:	21b8      	movs	r1, #184	; 0xb8
 8003de2:	0149      	lsls	r1, r1, #5
 8003de4:	4001      	ands	r1, r0
 8003de6:	2098      	movs	r0, #152	; 0x98
 8003de8:	0140      	lsls	r0, r0, #5
 8003dea:	4281      	cmp	r1, r0
 8003dec:	d121      	bne.n	8003e32 <PE_SubStateMachine_VconnSwap+0x8a>
 8003dee:	7c20      	ldrb	r0, [r4, #16]
 8003df0:	68a1      	ldr	r1, [r4, #8]
 8003df2:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8003df4:	4788      	blx	r1
 8003df6:	280a      	cmp	r0, #10
 8003df8:	d002      	beq.n	8003e00 <PE_SubStateMachine_VconnSwap+0x58>
 8003dfa:	280d      	cmp	r0, #13
 8003dfc:	d007      	beq.n	8003e0e <PE_SubStateMachine_VconnSwap+0x66>
 8003dfe:	e00f      	b.n	8003e20 <PE_SubStateMachine_VconnSwap+0x78>
 8003e00:	209e      	movs	r0, #158	; 0x9e
 8003e02:	7460      	strb	r0, [r4, #17]
 8003e04:	6960      	ldr	r0, [r4, #20]
 8003e06:	02e9      	lsls	r1, r5, #11
 8003e08:	4301      	orrs	r1, r0
 8003e0a:	6161      	str	r1, [r4, #20]
 8003e0c:	e0fa      	b.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003e0e:	2000      	movs	r0, #0
 8003e10:	9000      	str	r0, [sp, #0]
 8003e12:	2303      	movs	r3, #3
 8003e14:	220c      	movs	r2, #12
 8003e16:	2100      	movs	r1, #0
 8003e18:	0020      	movs	r0, r4
 8003e1a:	f7fd fb79 	bl	8001510 <PE_Send_CtrlMessage>
 8003e1e:	e0f1      	b.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003e20:	2000      	movs	r0, #0
 8003e22:	9000      	str	r0, [sp, #0]
 8003e24:	2303      	movs	r3, #3
 8003e26:	2204      	movs	r2, #4
 8003e28:	2100      	movs	r1, #0
 8003e2a:	0020      	movs	r0, r4
 8003e2c:	f7fd fb70 	bl	8001510 <PE_Send_CtrlMessage>
 8003e30:	e002      	b.n	8003e38 <PE_SubStateMachine_VconnSwap+0x90>
 8003e32:	6960      	ldr	r0, [r4, #20]
 8003e34:	4006      	ands	r6, r0
 8003e36:	6166      	str	r6, [r4, #20]
 8003e38:	7467      	strb	r7, [r4, #17]
 8003e3a:	2500      	movs	r5, #0
 8003e3c:	e0e2      	b.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003e3e:	2000      	movs	r0, #0
 8003e40:	9000      	str	r0, [sp, #0]
 8003e42:	239e      	movs	r3, #158	; 0x9e
 8003e44:	2203      	movs	r2, #3
 8003e46:	2100      	movs	r1, #0
 8003e48:	0020      	movs	r0, r4
 8003e4a:	f7fd fb61 	bl	8001510 <PE_Send_CtrlMessage>
 8003e4e:	2800      	cmp	r0, #0
 8003e50:	d1f4      	bne.n	8003e3c <PE_SubStateMachine_VconnSwap+0x94>
 8003e52:	6860      	ldr	r0, [r4, #4]
 8003e54:	6800      	ldr	r0, [r0, #0]
 8003e56:	0401      	lsls	r1, r0, #16
 8003e58:	0fc9      	lsrs	r1, r1, #31
 8003e5a:	d005      	beq.n	8003e68 <PE_SubStateMachine_VconnSwap+0xc0>
 8003e5c:	209f      	movs	r0, #159	; 0x9f
 8003e5e:	7460      	strb	r0, [r4, #17]
 8003e60:	4877      	ldr	r0, [pc, #476]	; (8004040 <.text_12>)
 8003e62:	83e0      	strh	r0, [r4, #30]
 8003e64:	2596      	movs	r5, #150	; 0x96
 8003e66:	e001      	b.n	8003e6c <PE_SubStateMachine_VconnSwap+0xc4>
 8003e68:	20a0      	movs	r0, #160	; 0xa0
 8003e6a:	7460      	strb	r0, [r4, #17]
 8003e6c:	213f      	movs	r1, #63	; 0x3f
 8003e6e:	e0b7      	b.n	8003fe0 <PE_SubStateMachine_VconnSwap+0x238>
 8003e70:	8be2      	ldrh	r2, [r4, #30]
 8003e72:	03ab      	lsls	r3, r5, #14
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d100      	bne.n	8003e7a <PE_SubStateMachine_VconnSwap+0xd2>
 8003e78:	e0ac      	b.n	8003fd4 <PE_SubStateMachine_VconnSwap+0x22c>
 8003e7a:	780a      	ldrb	r2, [r1, #0]
 8003e7c:	2a11      	cmp	r2, #17
 8003e7e:	d11b      	bne.n	8003eb8 <PE_SubStateMachine_VconnSwap+0x110>
 8003e80:	8ea2      	ldrh	r2, [r4, #52]	; 0x34
 8003e82:	4b70      	ldr	r3, [pc, #448]	; (8004044 <.text_13>)
 8003e84:	4013      	ands	r3, r2
 8003e86:	2b06      	cmp	r3, #6
 8003e88:	d116      	bne.n	8003eb8 <PE_SubStateMachine_VconnSwap+0x110>
 8003e8a:	7008      	strb	r0, [r1, #0]
 8003e8c:	0020      	movs	r0, r4
 8003e8e:	f7fc fd62 	bl	8000956 <PE_Clear_RxEvent>
 8003e92:	68a0      	ldr	r0, [r4, #8]
 8003e94:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8003e96:	2a00      	cmp	r2, #0
 8003e98:	d002      	beq.n	8003ea0 <PE_SubStateMachine_VconnSwap+0xf8>
 8003e9a:	2100      	movs	r1, #0
 8003e9c:	7c20      	ldrb	r0, [r4, #16]
 8003e9e:	4790      	blx	r2
 8003ea0:	6960      	ldr	r0, [r4, #20]
 8003ea2:	4006      	ands	r6, r0
 8003ea4:	6166      	str	r6, [r4, #20]
 8003ea6:	7467      	strb	r7, [r4, #17]
 8003ea8:	2500      	movs	r5, #0
 8003eaa:	2142      	movs	r1, #66	; 0x42
 8003eac:	7c20      	ldrb	r0, [r4, #16]
 8003eae:	f7fc fae7 	bl	8000480 <USBPD_PE_Notification>
 8003eb2:	8465      	strh	r5, [r4, #34]	; 0x22
 8003eb4:	4964      	ldr	r1, [pc, #400]	; (8004048 <.text_14>)
 8003eb6:	5465      	strb	r5, [r4, r1]
 8003eb8:	e0a4      	b.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003eba:	68a0      	ldr	r0, [r4, #8]
 8003ebc:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8003ebe:	2a00      	cmp	r2, #0
 8003ec0:	d002      	beq.n	8003ec8 <PE_SubStateMachine_VconnSwap+0x120>
 8003ec2:	2101      	movs	r1, #1
 8003ec4:	7c20      	ldrb	r0, [r4, #16]
 8003ec6:	4790      	blx	r2
 8003ec8:	20a1      	movs	r0, #161	; 0xa1
 8003eca:	7460      	strb	r0, [r4, #17]
 8003ecc:	2000      	movs	r0, #0
 8003ece:	495e      	ldr	r1, [pc, #376]	; (8004048 <.text_14>)
 8003ed0:	5460      	strb	r0, [r4, r1]
 8003ed2:	e097      	b.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003ed4:	2000      	movs	r0, #0
 8003ed6:	9000      	str	r0, [sp, #0]
 8003ed8:	2303      	movs	r3, #3
 8003eda:	2206      	movs	r2, #6
 8003edc:	2100      	movs	r1, #0
 8003ede:	0020      	movs	r0, r4
 8003ee0:	f7fd fb16 	bl	8001510 <PE_Send_CtrlMessage>
 8003ee4:	2800      	cmp	r0, #0
 8003ee6:	d1f4      	bne.n	8003ed2 <PE_SubStateMachine_VconnSwap+0x12a>
 8003ee8:	6960      	ldr	r0, [r4, #20]
 8003eea:	4006      	ands	r6, r0
 8003eec:	6166      	str	r6, [r4, #20]
 8003eee:	2142      	movs	r1, #66	; 0x42
 8003ef0:	e076      	b.n	8003fe0 <PE_SubStateMachine_VconnSwap+0x238>
 8003ef2:	2000      	movs	r0, #0
 8003ef4:	9000      	str	r0, [sp, #0]
 8003ef6:	23a3      	movs	r3, #163	; 0xa3
 8003ef8:	220b      	movs	r2, #11
 8003efa:	2100      	movs	r1, #0
 8003efc:	0020      	movs	r0, r4
 8003efe:	f7fd fb07 	bl	8001510 <PE_Send_CtrlMessage>
 8003f02:	2800      	cmp	r0, #0
 8003f04:	d1e5      	bne.n	8003ed2 <PE_SubStateMachine_VconnSwap+0x12a>
 8003f06:	6960      	ldr	r0, [r4, #20]
 8003f08:	02e9      	lsls	r1, r5, #11
 8003f0a:	4301      	orrs	r1, r0
 8003f0c:	6161      	str	r1, [r4, #20]
 8003f0e:	484f      	ldr	r0, [pc, #316]	; (800404c <.text_15>)
 8003f10:	83e0      	strh	r0, [r4, #30]
 8003f12:	251b      	movs	r5, #27
 8003f14:	213e      	movs	r1, #62	; 0x3e
 8003f16:	e063      	b.n	8003fe0 <PE_SubStateMachine_VconnSwap+0x238>
 8003f18:	780a      	ldrb	r2, [r1, #0]
 8003f1a:	2a11      	cmp	r2, #17
 8003f1c:	d155      	bne.n	8003fca <PE_SubStateMachine_VconnSwap+0x222>
 8003f1e:	8ea2      	ldrh	r2, [r4, #52]	; 0x34
 8003f20:	23f0      	movs	r3, #240	; 0xf0
 8003f22:	021b      	lsls	r3, r3, #8
 8003f24:	4013      	ands	r3, r2
 8003f26:	d150      	bne.n	8003fca <PE_SubStateMachine_VconnSwap+0x222>
 8003f28:	06d2      	lsls	r2, r2, #27
 8003f2a:	0ed2      	lsrs	r2, r2, #27
 8003f2c:	2a03      	cmp	r2, #3
 8003f2e:	d006      	beq.n	8003f3e <PE_SubStateMachine_VconnSwap+0x196>
 8003f30:	2a04      	cmp	r2, #4
 8003f32:	d024      	beq.n	8003f7e <PE_SubStateMachine_VconnSwap+0x1d6>
 8003f34:	2a0c      	cmp	r2, #12
 8003f36:	d014      	beq.n	8003f62 <PE_SubStateMachine_VconnSwap+0x1ba>
 8003f38:	2a10      	cmp	r2, #16
 8003f3a:	d02e      	beq.n	8003f9a <PE_SubStateMachine_VconnSwap+0x1f2>
 8003f3c:	e045      	b.n	8003fca <PE_SubStateMachine_VconnSwap+0x222>
 8003f3e:	6862      	ldr	r2, [r4, #4]
 8003f40:	6812      	ldr	r2, [r2, #0]
 8003f42:	0413      	lsls	r3, r2, #16
 8003f44:	0fdb      	lsrs	r3, r3, #31
 8003f46:	d001      	beq.n	8003f4c <PE_SubStateMachine_VconnSwap+0x1a4>
 8003f48:	229f      	movs	r2, #159	; 0x9f
 8003f4a:	e000      	b.n	8003f4e <PE_SubStateMachine_VconnSwap+0x1a6>
 8003f4c:	22a0      	movs	r2, #160	; 0xa0
 8003f4e:	7462      	strb	r2, [r4, #17]
 8003f50:	780a      	ldrb	r2, [r1, #0]
 8003f52:	2a14      	cmp	r2, #20
 8003f54:	d003      	beq.n	8003f5e <PE_SubStateMachine_VconnSwap+0x1b6>
 8003f56:	7008      	strb	r0, [r1, #0]
 8003f58:	0020      	movs	r0, r4
 8003f5a:	f7fc fcfc 	bl	8000956 <PE_Clear_RxEvent>
 8003f5e:	213f      	movs	r1, #63	; 0x3f
 8003f60:	e030      	b.n	8003fc4 <PE_SubStateMachine_VconnSwap+0x21c>
 8003f62:	6962      	ldr	r2, [r4, #20]
 8003f64:	4032      	ands	r2, r6
 8003f66:	6162      	str	r2, [r4, #20]
 8003f68:	7467      	strb	r7, [r4, #17]
 8003f6a:	2500      	movs	r5, #0
 8003f6c:	780a      	ldrb	r2, [r1, #0]
 8003f6e:	2a14      	cmp	r2, #20
 8003f70:	d003      	beq.n	8003f7a <PE_SubStateMachine_VconnSwap+0x1d2>
 8003f72:	7008      	strb	r0, [r1, #0]
 8003f74:	0020      	movs	r0, r4
 8003f76:	f7fc fcee 	bl	8000956 <PE_Clear_RxEvent>
 8003f7a:	2140      	movs	r1, #64	; 0x40
 8003f7c:	e022      	b.n	8003fc4 <PE_SubStateMachine_VconnSwap+0x21c>
 8003f7e:	6962      	ldr	r2, [r4, #20]
 8003f80:	4032      	ands	r2, r6
 8003f82:	6162      	str	r2, [r4, #20]
 8003f84:	7467      	strb	r7, [r4, #17]
 8003f86:	2500      	movs	r5, #0
 8003f88:	780a      	ldrb	r2, [r1, #0]
 8003f8a:	2a14      	cmp	r2, #20
 8003f8c:	d003      	beq.n	8003f96 <PE_SubStateMachine_VconnSwap+0x1ee>
 8003f8e:	7008      	strb	r0, [r1, #0]
 8003f90:	0020      	movs	r0, r4
 8003f92:	f7fc fce0 	bl	8000956 <PE_Clear_RxEvent>
 8003f96:	2141      	movs	r1, #65	; 0x41
 8003f98:	e014      	b.n	8003fc4 <PE_SubStateMachine_VconnSwap+0x21c>
 8003f9a:	6862      	ldr	r2, [r4, #4]
 8003f9c:	6812      	ldr	r2, [r2, #0]
 8003f9e:	0413      	lsls	r3, r2, #16
 8003fa0:	0fdb      	lsrs	r3, r3, #31
 8003fa2:	d102      	bne.n	8003faa <PE_SubStateMachine_VconnSwap+0x202>
 8003fa4:	22a4      	movs	r2, #164	; 0xa4
 8003fa6:	7462      	strb	r2, [r4, #17]
 8003fa8:	e004      	b.n	8003fb4 <PE_SubStateMachine_VconnSwap+0x20c>
 8003faa:	6962      	ldr	r2, [r4, #20]
 8003fac:	4032      	ands	r2, r6
 8003fae:	6162      	str	r2, [r4, #20]
 8003fb0:	7467      	strb	r7, [r4, #17]
 8003fb2:	2500      	movs	r5, #0
 8003fb4:	780a      	ldrb	r2, [r1, #0]
 8003fb6:	2a14      	cmp	r2, #20
 8003fb8:	d003      	beq.n	8003fc2 <PE_SubStateMachine_VconnSwap+0x21a>
 8003fba:	7008      	strb	r0, [r1, #0]
 8003fbc:	0020      	movs	r0, r4
 8003fbe:	f7fc fcca 	bl	8000956 <PE_Clear_RxEvent>
 8003fc2:	2143      	movs	r1, #67	; 0x43
 8003fc4:	7c20      	ldrb	r0, [r4, #16]
 8003fc6:	f7fc fa5b 	bl	8000480 <USBPD_PE_Notification>
 8003fca:	8be0      	ldrh	r0, [r4, #30]
 8003fcc:	2180      	movs	r1, #128	; 0x80
 8003fce:	0209      	lsls	r1, r1, #8
 8003fd0:	4288      	cmp	r0, r1
 8003fd2:	d117      	bne.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003fd4:	6960      	ldr	r0, [r4, #20]
 8003fd6:	4006      	ands	r6, r0
 8003fd8:	6166      	str	r6, [r4, #20]
 8003fda:	7467      	strb	r7, [r4, #17]
 8003fdc:	2500      	movs	r5, #0
 8003fde:	211c      	movs	r1, #28
 8003fe0:	7c20      	ldrb	r0, [r4, #16]
 8003fe2:	f7fc fa4d 	bl	8000480 <USBPD_PE_Notification>
 8003fe6:	e00d      	b.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003fe8:	68a0      	ldr	r0, [r4, #8]
 8003fea:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8003fec:	2a00      	cmp	r2, #0
 8003fee:	d002      	beq.n	8003ff6 <PE_SubStateMachine_VconnSwap+0x24e>
 8003ff0:	2101      	movs	r1, #1
 8003ff2:	7c20      	ldrb	r0, [r4, #16]
 8003ff4:	4790      	blx	r2
 8003ff6:	6960      	ldr	r0, [r4, #20]
 8003ff8:	4006      	ands	r6, r0
 8003ffa:	6166      	str	r6, [r4, #20]
 8003ffc:	7467      	strb	r7, [r4, #17]
 8003ffe:	2500      	movs	r5, #0
 8004000:	4813      	ldr	r0, [pc, #76]	; (8004050 <.text_16>)
 8004002:	8460      	strh	r0, [r4, #34]	; 0x22
 8004004:	0028      	movs	r0, r5
 8004006:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004008 <PE_ExtRevisionInteroperability_Cable>:
 8004008:	b538      	push	{r3, r4, r5, lr}
 800400a:	000a      	movs	r2, r1
 800400c:	6843      	ldr	r3, [r0, #4]
 800400e:	681c      	ldr	r4, [r3, #0]
 8004010:	2103      	movs	r1, #3
 8004012:	2503      	movs	r5, #3
 8004014:	4025      	ands	r5, r4
 8004016:	42aa      	cmp	r2, r5
 8004018:	d300      	bcc.n	800401c <PE_ExtRevisionInteroperability_Cable+0x14>
 800401a:	002a      	movs	r2, r5
 800401c:	4d06      	ldr	r5, [pc, #24]	; (8004038 <.text_10>)
 800401e:	4025      	ands	r5, r4
 8004020:	0694      	lsls	r4, r2, #26
 8004022:	068a      	lsls	r2, r1, #26
 8004024:	4022      	ands	r2, r4
 8004026:	432a      	orrs	r2, r5
 8004028:	601a      	str	r2, [r3, #0]
 800402a:	0e92      	lsrs	r2, r2, #26
 800402c:	4011      	ands	r1, r2
 800402e:	7c00      	ldrb	r0, [r0, #16]
 8004030:	f001 fb85 	bl	800573e <USBPD_PRL_CBL_SetHeaderSpecification>
 8004034:	bd31      	pop	{r0, r4, r5, pc}
	...

08004038 <.text_10>:
 8004038:	f3ffffff 	.word	0xf3ffffff

0800403c <.text_11>:
 800403c:	ffffefff 	.word	0xffffefff

08004040 <.text_12>:
 8004040:	00008096 	.word	0x00008096

08004044 <.text_13>:
 8004044:	0000f01f 	.word	0x0000f01f

08004048 <.text_14>:
 8004048:	00000262 	.word	0x00000262

0800404c <.text_15>:
 800404c:	0000801b 	.word	0x0000801b

08004050 <.text_16>:
 8004050:	0000802d 	.word	0x0000802d

08004054 <USBPD_PE_SVDM_RequestIdentity>:
 8004054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004056:	000a      	movs	r2, r1
 8004058:	49aa      	ldr	r1, [pc, #680]	; (8004304 <.text_8>)
 800405a:	0083      	lsls	r3, r0, #2
 800405c:	58cb      	ldr	r3, [r1, r3]
 800405e:	2110      	movs	r1, #16
 8004060:	2401      	movs	r4, #1
 8004062:	681d      	ldr	r5, [r3, #0]
 8004064:	686d      	ldr	r5, [r5, #4]
 8004066:	0a6d      	lsrs	r5, r5, #9
 8004068:	4025      	ands	r5, r4
 800406a:	d004      	beq.n	8004076 <USBPD_PE_SVDM_RequestIdentity+0x22>
 800406c:	68dd      	ldr	r5, [r3, #12]
 800406e:	2d00      	cmp	r5, #0
 8004070:	d001      	beq.n	8004076 <USBPD_PE_SVDM_RequestIdentity+0x22>
 8004072:	2a02      	cmp	r2, #2
 8004074:	d101      	bne.n	800407a <USBPD_PE_SVDM_RequestIdentity+0x26>
 8004076:	2102      	movs	r1, #2
 8004078:	e02d      	b.n	80040d6 <USBPD_PE_SVDM_RequestIdentity+0x82>
 800407a:	2532      	movs	r5, #50	; 0x32
 800407c:	5d5d      	ldrb	r5, [r3, r5]
 800407e:	2d00      	cmp	r5, #0
 8004080:	d104      	bne.n	800408c <USBPD_PE_SVDM_RequestIdentity+0x38>
 8004082:	685d      	ldr	r5, [r3, #4]
 8004084:	682d      	ldr	r5, [r5, #0]
 8004086:	0b2d      	lsrs	r5, r5, #12
 8004088:	402c      	ands	r4, r5
 800408a:	d101      	bne.n	8004090 <USBPD_PE_SVDM_RequestIdentity+0x3c>
 800408c:	2103      	movs	r1, #3
 800408e:	e022      	b.n	80040d6 <USBPD_PE_SVDM_RequestIdentity+0x82>
 8004090:	2433      	movs	r4, #51	; 0x33
 8004092:	551a      	strb	r2, [r3, r4]
 8004094:	2507      	movs	r5, #7
 8004096:	2a00      	cmp	r2, #0
 8004098:	d002      	beq.n	80040a0 <USBPD_PE_SVDM_RequestIdentity+0x4c>
 800409a:	2a01      	cmp	r2, #1
 800409c:	d008      	beq.n	80040b0 <USBPD_PE_SVDM_RequestIdentity+0x5c>
 800409e:	e01a      	b.n	80040d6 <USBPD_PE_SVDM_RequestIdentity+0x82>
 80040a0:	685a      	ldr	r2, [r3, #4]
 80040a2:	6812      	ldr	r2, [r2, #0]
 80040a4:	0a12      	lsrs	r2, r2, #8
 80040a6:	4015      	ands	r5, r2
 80040a8:	2d03      	cmp	r5, #3
 80040aa:	d114      	bne.n	80040d6 <USBPD_PE_SVDM_RequestIdentity+0x82>
 80040ac:	217d      	movs	r1, #125	; 0x7d
 80040ae:	e00c      	b.n	80040ca <USBPD_PE_SVDM_RequestIdentity+0x76>
 80040b0:	685a      	ldr	r2, [r3, #4]
 80040b2:	6812      	ldr	r2, [r2, #0]
 80040b4:	4eab      	ldr	r6, [pc, #684]	; (8004364 <.text_10>)
 80040b6:	4016      	ands	r6, r2
 80040b8:	2782      	movs	r7, #130	; 0x82
 80040ba:	007f      	lsls	r7, r7, #1
 80040bc:	42be      	cmp	r6, r7
 80040be:	d003      	beq.n	80040c8 <USBPD_PE_SVDM_RequestIdentity+0x74>
 80040c0:	0a12      	lsrs	r2, r2, #8
 80040c2:	4015      	ands	r5, r2
 80040c4:	2d03      	cmp	r5, #3
 80040c6:	d106      	bne.n	80040d6 <USBPD_PE_SVDM_RequestIdentity+0x82>
 80040c8:	2105      	movs	r1, #5
 80040ca:	2232      	movs	r2, #50	; 0x32
 80040cc:	5499      	strb	r1, [r3, r2]
 80040ce:	6899      	ldr	r1, [r3, #8]
 80040d0:	6a89      	ldr	r1, [r1, #40]	; 0x28
 80040d2:	4788      	blx	r1
 80040d4:	2100      	movs	r1, #0
 80040d6:	0008      	movs	r0, r1
 80040d8:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

080040da <USBPD_PE_SVDM_RequestSVID>:
 80040da:	b570      	push	{r4, r5, r6, lr}
 80040dc:	000a      	movs	r2, r1
 80040de:	4989      	ldr	r1, [pc, #548]	; (8004304 <.text_8>)
 80040e0:	0083      	lsls	r3, r0, #2
 80040e2:	58cb      	ldr	r3, [r1, r3]
 80040e4:	2110      	movs	r1, #16
 80040e6:	68dc      	ldr	r4, [r3, #12]
 80040e8:	2c00      	cmp	r4, #0
 80040ea:	d001      	beq.n	80040f0 <USBPD_PE_SVDM_RequestSVID+0x16>
 80040ec:	2a02      	cmp	r2, #2
 80040ee:	d101      	bne.n	80040f4 <USBPD_PE_SVDM_RequestSVID+0x1a>
 80040f0:	2102      	movs	r1, #2
 80040f2:	e020      	b.n	8004136 <USBPD_PE_SVDM_RequestSVID+0x5c>
 80040f4:	2432      	movs	r4, #50	; 0x32
 80040f6:	5d1c      	ldrb	r4, [r3, r4]
 80040f8:	2c00      	cmp	r4, #0
 80040fa:	d105      	bne.n	8004108 <USBPD_PE_SVDM_RequestSVID+0x2e>
 80040fc:	685c      	ldr	r4, [r3, #4]
 80040fe:	6825      	ldr	r5, [r4, #0]
 8004100:	2401      	movs	r4, #1
 8004102:	0b2e      	lsrs	r6, r5, #12
 8004104:	4026      	ands	r6, r4
 8004106:	d101      	bne.n	800410c <USBPD_PE_SVDM_RequestSVID+0x32>
 8004108:	2103      	movs	r1, #3
 800410a:	e014      	b.n	8004136 <USBPD_PE_SVDM_RequestSVID+0x5c>
 800410c:	056d      	lsls	r5, r5, #21
 800410e:	0f6d      	lsrs	r5, r5, #29
 8004110:	2d03      	cmp	r5, #3
 8004112:	d110      	bne.n	8004136 <USBPD_PE_SVDM_RequestSVID+0x5c>
 8004114:	2533      	movs	r5, #51	; 0x33
 8004116:	555a      	strb	r2, [r3, r5]
 8004118:	257f      	movs	r5, #127	; 0x7f
 800411a:	2632      	movs	r6, #50	; 0x32
 800411c:	559d      	strb	r5, [r3, r6]
 800411e:	2a00      	cmp	r2, #0
 8004120:	d005      	beq.n	800412e <USBPD_PE_SVDM_RequestSVID+0x54>
 8004122:	2a01      	cmp	r2, #1
 8004124:	d107      	bne.n	8004136 <USBPD_PE_SVDM_RequestSVID+0x5c>
 8004126:	695a      	ldr	r2, [r3, #20]
 8004128:	0c12      	lsrs	r2, r2, #16
 800412a:	4014      	ands	r4, r2
 800412c:	d003      	beq.n	8004136 <USBPD_PE_SVDM_RequestSVID+0x5c>
 800412e:	6899      	ldr	r1, [r3, #8]
 8004130:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8004132:	4788      	blx	r1
 8004134:	2100      	movs	r1, #0
 8004136:	0008      	movs	r0, r1
 8004138:	bd70      	pop	{r4, r5, r6, pc}

0800413a <USBPD_PE_SVDM_RequestMode>:
 800413a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800413c:	000b      	movs	r3, r1
 800413e:	4971      	ldr	r1, [pc, #452]	; (8004304 <.text_8>)
 8004140:	0084      	lsls	r4, r0, #2
 8004142:	590c      	ldr	r4, [r1, r4]
 8004144:	2110      	movs	r1, #16
 8004146:	68e5      	ldr	r5, [r4, #12]
 8004148:	2d00      	cmp	r5, #0
 800414a:	d001      	beq.n	8004150 <USBPD_PE_SVDM_RequestMode+0x16>
 800414c:	2b02      	cmp	r3, #2
 800414e:	d101      	bne.n	8004154 <USBPD_PE_SVDM_RequestMode+0x1a>
 8004150:	2102      	movs	r1, #2
 8004152:	e023      	b.n	800419c <USBPD_PE_SVDM_RequestMode+0x62>
 8004154:	2532      	movs	r5, #50	; 0x32
 8004156:	5d65      	ldrb	r5, [r4, r5]
 8004158:	2d00      	cmp	r5, #0
 800415a:	d105      	bne.n	8004168 <USBPD_PE_SVDM_RequestMode+0x2e>
 800415c:	6865      	ldr	r5, [r4, #4]
 800415e:	682e      	ldr	r6, [r5, #0]
 8004160:	2501      	movs	r5, #1
 8004162:	0b37      	lsrs	r7, r6, #12
 8004164:	402f      	ands	r7, r5
 8004166:	d101      	bne.n	800416c <USBPD_PE_SVDM_RequestMode+0x32>
 8004168:	2103      	movs	r1, #3
 800416a:	e017      	b.n	800419c <USBPD_PE_SVDM_RequestMode+0x62>
 800416c:	0576      	lsls	r6, r6, #21
 800416e:	0f76      	lsrs	r6, r6, #29
 8004170:	2e03      	cmp	r6, #3
 8004172:	d113      	bne.n	800419c <USBPD_PE_SVDM_RequestMode+0x62>
 8004174:	2633      	movs	r6, #51	; 0x33
 8004176:	55a3      	strb	r3, [r4, r6]
 8004178:	2681      	movs	r6, #129	; 0x81
 800417a:	2732      	movs	r7, #50	; 0x32
 800417c:	55e6      	strb	r6, [r4, r7]
 800417e:	2696      	movs	r6, #150	; 0x96
 8004180:	00b6      	lsls	r6, r6, #2
 8004182:	53a2      	strh	r2, [r4, r6]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d005      	beq.n	8004194 <USBPD_PE_SVDM_RequestMode+0x5a>
 8004188:	2b01      	cmp	r3, #1
 800418a:	d107      	bne.n	800419c <USBPD_PE_SVDM_RequestMode+0x62>
 800418c:	6962      	ldr	r2, [r4, #20]
 800418e:	0c12      	lsrs	r2, r2, #16
 8004190:	4015      	ands	r5, r2
 8004192:	d003      	beq.n	800419c <USBPD_PE_SVDM_RequestMode+0x62>
 8004194:	68a1      	ldr	r1, [r4, #8]
 8004196:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8004198:	4788      	blx	r1
 800419a:	2100      	movs	r1, #0
 800419c:	0008      	movs	r0, r1
 800419e:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

080041a0 <USBPD_PE_SVDM_RequestModeEnter>:
 80041a0:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 80041a2:	4858      	ldr	r0, [pc, #352]	; (8004304 <.text_8>)
 80041a4:	466c      	mov	r4, sp
 80041a6:	7824      	ldrb	r4, [r4, #0]
 80041a8:	00a4      	lsls	r4, r4, #2
 80041aa:	5904      	ldr	r4, [r0, r4]
 80041ac:	2010      	movs	r0, #16
 80041ae:	68e5      	ldr	r5, [r4, #12]
 80041b0:	2d00      	cmp	r5, #0
 80041b2:	d101      	bne.n	80041b8 <USBPD_PE_SVDM_RequestModeEnter+0x18>
 80041b4:	2002      	movs	r0, #2
 80041b6:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80041b8:	2532      	movs	r5, #50	; 0x32
 80041ba:	5d65      	ldrb	r5, [r4, r5]
 80041bc:	2d00      	cmp	r5, #0
 80041be:	d105      	bne.n	80041cc <USBPD_PE_SVDM_RequestModeEnter+0x2c>
 80041c0:	6865      	ldr	r5, [r4, #4]
 80041c2:	682e      	ldr	r6, [r5, #0]
 80041c4:	2501      	movs	r5, #1
 80041c6:	0b37      	lsrs	r7, r6, #12
 80041c8:	402f      	ands	r7, r5
 80041ca:	d101      	bne.n	80041d0 <USBPD_PE_SVDM_RequestModeEnter+0x30>
 80041cc:	2003      	movs	r0, #3
 80041ce:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80041d0:	27e1      	movs	r7, #225	; 0xe1
 80041d2:	00ff      	lsls	r7, r7, #3
 80041d4:	4037      	ands	r7, r6
 80041d6:	26c2      	movs	r6, #194	; 0xc2
 80041d8:	00b6      	lsls	r6, r6, #2
 80041da:	42b7      	cmp	r7, r6
 80041dc:	d11e      	bne.n	800421c <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 80041de:	2633      	movs	r6, #51	; 0x33
 80041e0:	55a1      	strb	r1, [r4, r6]
 80041e2:	2682      	movs	r6, #130	; 0x82
 80041e4:	2732      	movs	r7, #50	; 0x32
 80041e6:	55e6      	strb	r6, [r4, r7]
 80041e8:	2696      	movs	r6, #150	; 0x96
 80041ea:	00b6      	lsls	r6, r6, #2
 80041ec:	53a2      	strh	r2, [r4, r6]
 80041ee:	6966      	ldr	r6, [r4, #20]
 80041f0:	4aaf      	ldr	r2, [pc, #700]	; (80044b0 <.text_13>)
 80041f2:	4032      	ands	r2, r6
 80041f4:	019e      	lsls	r6, r3, #6
 80041f6:	23e0      	movs	r3, #224	; 0xe0
 80041f8:	005b      	lsls	r3, r3, #1
 80041fa:	4033      	ands	r3, r6
 80041fc:	4313      	orrs	r3, r2
 80041fe:	6163      	str	r3, [r4, #20]
 8004200:	2900      	cmp	r1, #0
 8004202:	d005      	beq.n	8004210 <USBPD_PE_SVDM_RequestModeEnter+0x70>
 8004204:	2902      	cmp	r1, #2
 8004206:	d000      	beq.n	800420a <USBPD_PE_SVDM_RequestModeEnter+0x6a>
 8004208:	d208      	bcs.n	800421c <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 800420a:	0c19      	lsrs	r1, r3, #16
 800420c:	400d      	ands	r5, r1
 800420e:	d005      	beq.n	800421c <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 8004210:	4668      	mov	r0, sp
 8004212:	7800      	ldrb	r0, [r0, #0]
 8004214:	68a1      	ldr	r1, [r4, #8]
 8004216:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8004218:	4788      	blx	r1
 800421a:	2000      	movs	r0, #0
 800421c:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

0800421e <USBPD_PE_SVDM_RequestModeExit>:
 800421e:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 8004220:	4838      	ldr	r0, [pc, #224]	; (8004304 <.text_8>)
 8004222:	466c      	mov	r4, sp
 8004224:	7824      	ldrb	r4, [r4, #0]
 8004226:	00a4      	lsls	r4, r4, #2
 8004228:	5904      	ldr	r4, [r0, r4]
 800422a:	2010      	movs	r0, #16
 800422c:	68e5      	ldr	r5, [r4, #12]
 800422e:	2d00      	cmp	r5, #0
 8004230:	d101      	bne.n	8004236 <USBPD_PE_SVDM_RequestModeExit+0x18>
 8004232:	2002      	movs	r0, #2
 8004234:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 8004236:	2532      	movs	r5, #50	; 0x32
 8004238:	5d65      	ldrb	r5, [r4, r5]
 800423a:	2d00      	cmp	r5, #0
 800423c:	d105      	bne.n	800424a <USBPD_PE_SVDM_RequestModeExit+0x2c>
 800423e:	6865      	ldr	r5, [r4, #4]
 8004240:	682e      	ldr	r6, [r5, #0]
 8004242:	2501      	movs	r5, #1
 8004244:	0b37      	lsrs	r7, r6, #12
 8004246:	402f      	ands	r7, r5
 8004248:	d101      	bne.n	800424e <USBPD_PE_SVDM_RequestModeExit+0x30>
 800424a:	2003      	movs	r0, #3
 800424c:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 800424e:	27e1      	movs	r7, #225	; 0xe1
 8004250:	00ff      	lsls	r7, r7, #3
 8004252:	4037      	ands	r7, r6
 8004254:	26c2      	movs	r6, #194	; 0xc2
 8004256:	00b6      	lsls	r6, r6, #2
 8004258:	42b7      	cmp	r7, r6
 800425a:	d11e      	bne.n	800429a <USBPD_PE_SVDM_RequestModeExit+0x7c>
 800425c:	2633      	movs	r6, #51	; 0x33
 800425e:	55a1      	strb	r1, [r4, r6]
 8004260:	2683      	movs	r6, #131	; 0x83
 8004262:	2732      	movs	r7, #50	; 0x32
 8004264:	55e6      	strb	r6, [r4, r7]
 8004266:	2696      	movs	r6, #150	; 0x96
 8004268:	00b6      	lsls	r6, r6, #2
 800426a:	53a2      	strh	r2, [r4, r6]
 800426c:	6966      	ldr	r6, [r4, #20]
 800426e:	4a90      	ldr	r2, [pc, #576]	; (80044b0 <.text_13>)
 8004270:	4032      	ands	r2, r6
 8004272:	019e      	lsls	r6, r3, #6
 8004274:	23e0      	movs	r3, #224	; 0xe0
 8004276:	005b      	lsls	r3, r3, #1
 8004278:	4033      	ands	r3, r6
 800427a:	4313      	orrs	r3, r2
 800427c:	6163      	str	r3, [r4, #20]
 800427e:	2900      	cmp	r1, #0
 8004280:	d005      	beq.n	800428e <USBPD_PE_SVDM_RequestModeExit+0x70>
 8004282:	2902      	cmp	r1, #2
 8004284:	d000      	beq.n	8004288 <USBPD_PE_SVDM_RequestModeExit+0x6a>
 8004286:	d208      	bcs.n	800429a <USBPD_PE_SVDM_RequestModeExit+0x7c>
 8004288:	0c19      	lsrs	r1, r3, #16
 800428a:	400d      	ands	r5, r1
 800428c:	d005      	beq.n	800429a <USBPD_PE_SVDM_RequestModeExit+0x7c>
 800428e:	4668      	mov	r0, sp
 8004290:	7800      	ldrb	r0, [r0, #0]
 8004292:	68a1      	ldr	r1, [r4, #8]
 8004294:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8004296:	4788      	blx	r1
 8004298:	2000      	movs	r0, #0
 800429a:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

0800429c <USBPD_PE_SVDM_RequestSpecific>:
 800429c:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 800429e:	4819      	ldr	r0, [pc, #100]	; (8004304 <.text_8>)
 80042a0:	466c      	mov	r4, sp
 80042a2:	7824      	ldrb	r4, [r4, #0]
 80042a4:	00a4      	lsls	r4, r4, #2
 80042a6:	5904      	ldr	r4, [r0, r4]
 80042a8:	2010      	movs	r0, #16
 80042aa:	68e5      	ldr	r5, [r4, #12]
 80042ac:	2d00      	cmp	r5, #0
 80042ae:	d101      	bne.n	80042b4 <USBPD_PE_SVDM_RequestSpecific+0x18>
 80042b0:	2002      	movs	r0, #2
 80042b2:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80042b4:	2532      	movs	r5, #50	; 0x32
 80042b6:	5d65      	ldrb	r5, [r4, r5]
 80042b8:	2d00      	cmp	r5, #0
 80042ba:	d105      	bne.n	80042c8 <USBPD_PE_SVDM_RequestSpecific+0x2c>
 80042bc:	6865      	ldr	r5, [r4, #4]
 80042be:	682d      	ldr	r5, [r5, #0]
 80042c0:	2601      	movs	r6, #1
 80042c2:	0b2f      	lsrs	r7, r5, #12
 80042c4:	4037      	ands	r7, r6
 80042c6:	d101      	bne.n	80042cc <USBPD_PE_SVDM_RequestSpecific+0x30>
 80042c8:	2003      	movs	r0, #3
 80042ca:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80042cc:	6967      	ldr	r7, [r4, #20]
 80042ce:	0c3f      	lsrs	r7, r7, #16
 80042d0:	403e      	ands	r6, r7
 80042d2:	d101      	bne.n	80042d8 <USBPD_PE_SVDM_RequestSpecific+0x3c>
 80042d4:	000e      	movs	r6, r1
 80042d6:	d113      	bne.n	8004300 <USBPD_PE_SVDM_RequestSpecific+0x64>
 80042d8:	056d      	lsls	r5, r5, #21
 80042da:	0f6d      	lsrs	r5, r5, #29
 80042dc:	2d03      	cmp	r5, #3
 80042de:	d10f      	bne.n	8004300 <USBPD_PE_SVDM_RequestSpecific+0x64>
 80042e0:	2033      	movs	r0, #51	; 0x33
 80042e2:	5421      	strb	r1, [r4, r0]
 80042e4:	2085      	movs	r0, #133	; 0x85
 80042e6:	2132      	movs	r1, #50	; 0x32
 80042e8:	5460      	strb	r0, [r4, r1]
 80042ea:	2095      	movs	r0, #149	; 0x95
 80042ec:	0080      	lsls	r0, r0, #2
 80042ee:	1820      	adds	r0, r4, r0
 80042f0:	6002      	str	r2, [r0, #0]
 80042f2:	8083      	strh	r3, [r0, #4]
 80042f4:	4668      	mov	r0, sp
 80042f6:	7800      	ldrb	r0, [r0, #0]
 80042f8:	68a1      	ldr	r1, [r4, #8]
 80042fa:	6a89      	ldr	r1, [r1, #40]	; 0x28
 80042fc:	4788      	blx	r1
 80042fe:	2000      	movs	r0, #0
 8004300:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
	...

08004304 <.text_8>:
 8004304:	2000052c 	.word	0x2000052c

08004308 <USBPD_PE_SVDM_RequestAttention>:
 8004308:	b538      	push	{r3, r4, r5, lr}
 800430a:	000b      	movs	r3, r1
 800430c:	4969      	ldr	r1, [pc, #420]	; (80044b4 <.text_14>)
 800430e:	0084      	lsls	r4, r0, #2
 8004310:	590d      	ldr	r5, [r1, r4]
 8004312:	2110      	movs	r1, #16
 8004314:	68ec      	ldr	r4, [r5, #12]
 8004316:	2c00      	cmp	r4, #0
 8004318:	d001      	beq.n	800431e <USBPD_PE_SVDM_RequestAttention+0x16>
 800431a:	2b00      	cmp	r3, #0
 800431c:	d001      	beq.n	8004322 <USBPD_PE_SVDM_RequestAttention+0x1a>
 800431e:	2102      	movs	r1, #2
 8004320:	e01e      	b.n	8004360 <USBPD_PE_SVDM_RequestAttention+0x58>
 8004322:	2332      	movs	r3, #50	; 0x32
 8004324:	5ceb      	ldrb	r3, [r5, r3]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d104      	bne.n	8004334 <USBPD_PE_SVDM_RequestAttention+0x2c>
 800432a:	686b      	ldr	r3, [r5, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	04dc      	lsls	r4, r3, #19
 8004330:	0fe4      	lsrs	r4, r4, #31
 8004332:	d101      	bne.n	8004338 <USBPD_PE_SVDM_RequestAttention+0x30>
 8004334:	2103      	movs	r1, #3
 8004336:	e013      	b.n	8004360 <USBPD_PE_SVDM_RequestAttention+0x58>
 8004338:	055b      	lsls	r3, r3, #21
 800433a:	0f5b      	lsrs	r3, r3, #29
 800433c:	2b03      	cmp	r3, #3
 800433e:	d10f      	bne.n	8004360 <USBPD_PE_SVDM_RequestAttention+0x58>
 8004340:	2400      	movs	r4, #0
 8004342:	2333      	movs	r3, #51	; 0x33
 8004344:	54ec      	strb	r4, [r5, r3]
 8004346:	2184      	movs	r1, #132	; 0x84
 8004348:	2332      	movs	r3, #50	; 0x32
 800434a:	54e9      	strb	r1, [r5, r3]
 800434c:	2195      	movs	r1, #149	; 0x95
 800434e:	0089      	lsls	r1, r1, #2
 8004350:	1869      	adds	r1, r5, r1
 8004352:	2306      	movs	r3, #6
 8004354:	600b      	str	r3, [r1, #0]
 8004356:	808a      	strh	r2, [r1, #4]
 8004358:	68a9      	ldr	r1, [r5, #8]
 800435a:	6a89      	ldr	r1, [r1, #40]	; 0x28
 800435c:	4788      	blx	r1
 800435e:	2100      	movs	r1, #0
 8004360:	0008      	movs	r0, r1
 8004362:	bd32      	pop	{r1, r4, r5, pc}

08004364 <.text_10>:
 8004364:	00000704 	.word	0x00000704

08004368 <USBPD_PE_UVDM_RequestMessage>:
 8004368:	b570      	push	{r4, r5, r6, lr}
 800436a:	000a      	movs	r2, r1
 800436c:	4951      	ldr	r1, [pc, #324]	; (80044b4 <.text_14>)
 800436e:	0083      	lsls	r3, r0, #2
 8004370:	58cb      	ldr	r3, [r1, r3]
 8004372:	2110      	movs	r1, #16
 8004374:	68dc      	ldr	r4, [r3, #12]
 8004376:	2c00      	cmp	r4, #0
 8004378:	d101      	bne.n	800437e <USBPD_PE_UVDM_RequestMessage+0x16>
 800437a:	2102      	movs	r1, #2
 800437c:	e01d      	b.n	80043ba <USBPD_PE_UVDM_RequestMessage+0x52>
 800437e:	2432      	movs	r4, #50	; 0x32
 8004380:	5d1c      	ldrb	r4, [r3, r4]
 8004382:	2c00      	cmp	r4, #0
 8004384:	d105      	bne.n	8004392 <USBPD_PE_UVDM_RequestMessage+0x2a>
 8004386:	685c      	ldr	r4, [r3, #4]
 8004388:	6824      	ldr	r4, [r4, #0]
 800438a:	2501      	movs	r5, #1
 800438c:	0b26      	lsrs	r6, r4, #12
 800438e:	402e      	ands	r6, r5
 8004390:	d101      	bne.n	8004396 <USBPD_PE_UVDM_RequestMessage+0x2e>
 8004392:	2103      	movs	r1, #3
 8004394:	e011      	b.n	80043ba <USBPD_PE_UVDM_RequestMessage+0x52>
 8004396:	0be6      	lsrs	r6, r4, #15
 8004398:	4035      	ands	r5, r6
 800439a:	d101      	bne.n	80043a0 <USBPD_PE_UVDM_RequestMessage+0x38>
 800439c:	0015      	movs	r5, r2
 800439e:	d10c      	bne.n	80043ba <USBPD_PE_UVDM_RequestMessage+0x52>
 80043a0:	0564      	lsls	r4, r4, #21
 80043a2:	0f64      	lsrs	r4, r4, #29
 80043a4:	2c03      	cmp	r4, #3
 80043a6:	d108      	bne.n	80043ba <USBPD_PE_UVDM_RequestMessage+0x52>
 80043a8:	2133      	movs	r1, #51	; 0x33
 80043aa:	545a      	strb	r2, [r3, r1]
 80043ac:	2186      	movs	r1, #134	; 0x86
 80043ae:	2232      	movs	r2, #50	; 0x32
 80043b0:	5499      	strb	r1, [r3, r2]
 80043b2:	6899      	ldr	r1, [r3, #8]
 80043b4:	6a89      	ldr	r1, [r1, #40]	; 0x28
 80043b6:	4788      	blx	r1
 80043b8:	2100      	movs	r1, #0
 80043ba:	0008      	movs	r0, r1
 80043bc:	bd70      	pop	{r4, r5, r6, pc}

080043be <PE_Receive_SVDM>:
 80043be:	493e      	ldr	r1, [pc, #248]	; (80044b8 <.text_15>)
 80043c0:	1842      	adds	r2, r0, r1
 80043c2:	8e81      	ldrh	r1, [r0, #52]	; 0x34
 80043c4:	0449      	lsls	r1, r1, #17
 80043c6:	0f49      	lsrs	r1, r1, #29
 80043c8:	1e49      	subs	r1, r1, #1
 80043ca:	7611      	strb	r1, [r2, #24]
 80043cc:	2131      	movs	r1, #49	; 0x31
 80043ce:	5c41      	ldrb	r1, [r0, r1]
 80043d0:	2900      	cmp	r1, #0
 80043d2:	d000      	beq.n	80043d6 <PE_Receive_SVDM+0x18>
 80043d4:	4770      	bx	lr
 80043d6:	b570      	push	{r4, r5, r6, lr}
 80043d8:	2300      	movs	r3, #0
 80043da:	e010      	b.n	80043fe <PE_Receive_SVDM+0x40>
 80043dc:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80043de:	009c      	lsls	r4, r3, #2
 80043e0:	1909      	adds	r1, r1, r4
 80043e2:	798c      	ldrb	r4, [r1, #6]
 80043e4:	79cd      	ldrb	r5, [r1, #7]
 80043e6:	022d      	lsls	r5, r5, #8
 80043e8:	1964      	adds	r4, r4, r5
 80043ea:	7a0d      	ldrb	r5, [r1, #8]
 80043ec:	042d      	lsls	r5, r5, #16
 80043ee:	1964      	adds	r4, r4, r5
 80043f0:	7a49      	ldrb	r1, [r1, #9]
 80043f2:	0609      	lsls	r1, r1, #24
 80043f4:	1861      	adds	r1, r4, r1
 80043f6:	009c      	lsls	r4, r3, #2
 80043f8:	5111      	str	r1, [r2, r4]
 80043fa:	1c5b      	adds	r3, r3, #1
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	7e11      	ldrb	r1, [r2, #24]
 8004400:	428b      	cmp	r3, r1
 8004402:	dbeb      	blt.n	80043dc <PE_Receive_SVDM+0x1e>
 8004404:	0004      	movs	r4, r0
 8004406:	2503      	movs	r5, #3
 8004408:	4b2c      	ldr	r3, [pc, #176]	; (80044bc <.text_16>)
 800440a:	482d      	ldr	r0, [pc, #180]	; (80044c0 <.text_17>)
 800440c:	2694      	movs	r6, #148	; 0x94
 800440e:	00b6      	lsls	r6, r6, #2
 8004410:	5da6      	ldrb	r6, [r4, r6]
 8004412:	06f6      	lsls	r6, r6, #27
 8004414:	0ef6      	lsrs	r6, r6, #27
 8004416:	1e76      	subs	r6, r6, #1
 8004418:	d00d      	beq.n	8004436 <PE_Receive_SVDM+0x78>
 800441a:	1e76      	subs	r6, r6, #1
 800441c:	d022      	beq.n	8004464 <PE_Receive_SVDM+0xa6>
 800441e:	1e76      	subs	r6, r6, #1
 8004420:	d025      	beq.n	800446e <PE_Receive_SVDM+0xb0>
 8004422:	1e76      	subs	r6, r6, #1
 8004424:	d028      	beq.n	8004478 <PE_Receive_SVDM+0xba>
 8004426:	1e76      	subs	r6, r6, #1
 8004428:	d02b      	beq.n	8004482 <PE_Receive_SVDM+0xc4>
 800442a:	1e76      	subs	r6, r6, #1
 800442c:	d02e      	beq.n	800448c <PE_Receive_SVDM+0xce>
 800442e:	3e0a      	subs	r6, #10
 8004430:	2e0f      	cmp	r6, #15
 8004432:	d937      	bls.n	80044a4 <PE_Receive_SVDM+0xe6>
 8004434:	bd70      	pop	{r4, r5, r6, pc}
 8004436:	2150      	movs	r1, #80	; 0x50
 8004438:	7721      	strb	r1, [r4, #28]
 800443a:	6861      	ldr	r1, [r4, #4]
 800443c:	680a      	ldr	r2, [r1, #0]
 800443e:	0693      	lsls	r3, r2, #26
 8004440:	0fdb      	lsrs	r3, r3, #31
 8004442:	2694      	movs	r6, #148	; 0x94
 8004444:	00b6      	lsls	r6, r6, #2
 8004446:	59a6      	ldr	r6, [r4, r6]
 8004448:	0b76      	lsrs	r6, r6, #13
 800444a:	4035      	ands	r5, r6
 800444c:	429d      	cmp	r5, r3
 800444e:	da00      	bge.n	8004452 <PE_Receive_SVDM+0x94>
 8004450:	002b      	movs	r3, r5
 8004452:	2520      	movs	r5, #32
 8004454:	43aa      	bics	r2, r5
 8004456:	015b      	lsls	r3, r3, #5
 8004458:	402b      	ands	r3, r5
 800445a:	4313      	orrs	r3, r2
 800445c:	600b      	str	r3, [r1, #0]
 800445e:	83e0      	strh	r0, [r4, #30]
 8004460:	2075      	movs	r0, #117	; 0x75
 8004462:	e023      	b.n	80044ac <PE_Receive_SVDM+0xee>
 8004464:	2152      	movs	r1, #82	; 0x52
 8004466:	7721      	strb	r1, [r4, #28]
 8004468:	83e0      	strh	r0, [r4, #30]
 800446a:	2076      	movs	r0, #118	; 0x76
 800446c:	e01e      	b.n	80044ac <PE_Receive_SVDM+0xee>
 800446e:	2153      	movs	r1, #83	; 0x53
 8004470:	7721      	strb	r1, [r4, #28]
 8004472:	83e0      	strh	r0, [r4, #30]
 8004474:	2078      	movs	r0, #120	; 0x78
 8004476:	e019      	b.n	80044ac <PE_Receive_SVDM+0xee>
 8004478:	2054      	movs	r0, #84	; 0x54
 800447a:	7720      	strb	r0, [r4, #28]
 800447c:	83e3      	strh	r3, [r4, #30]
 800447e:	2079      	movs	r0, #121	; 0x79
 8004480:	e014      	b.n	80044ac <PE_Receive_SVDM+0xee>
 8004482:	2055      	movs	r0, #85	; 0x55
 8004484:	7720      	strb	r0, [r4, #28]
 8004486:	83e3      	strh	r3, [r4, #30]
 8004488:	207a      	movs	r0, #122	; 0x7a
 800448a:	e00f      	b.n	80044ac <PE_Receive_SVDM+0xee>
 800448c:	68e0      	ldr	r0, [r4, #12]
 800448e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8004490:	2b00      	cmp	r3, #0
 8004492:	d005      	beq.n	80044a0 <PE_Receive_SVDM+0xe2>
 8004494:	2900      	cmp	r1, #0
 8004496:	d000      	beq.n	800449a <PE_Receive_SVDM+0xdc>
 8004498:	2101      	movs	r1, #1
 800449a:	6812      	ldr	r2, [r2, #0]
 800449c:	7c20      	ldrb	r0, [r4, #16]
 800449e:	4798      	blx	r3
 80044a0:	7465      	strb	r5, [r4, #17]
 80044a2:	bd70      	pop	{r4, r5, r6, pc}
 80044a4:	215a      	movs	r1, #90	; 0x5a
 80044a6:	7721      	strb	r1, [r4, #28]
 80044a8:	83e0      	strh	r0, [r4, #30]
 80044aa:	207b      	movs	r0, #123	; 0x7b
 80044ac:	7460      	strb	r0, [r4, #17]
 80044ae:	bd70      	pop	{r4, r5, r6, pc}

080044b0 <.text_13>:
 80044b0:	fffffe3f 	.word	0xfffffe3f

080044b4 <.text_14>:
 80044b4:	2000052c 	.word	0x2000052c

080044b8 <.text_15>:
 80044b8:	00000494 	.word	0x00000494

080044bc <.text_16>:
 80044bc:	00008019 	.word	0x00008019

080044c0 <.text_17>:
 80044c0:	0000800f 	.word	0x0000800f

080044c4 <PE_StateMachine_VDM>:
 80044c4:	b5f2      	push	{r1, r4, r5, r6, r7, lr}
 80044c6:	b09c      	sub	sp, #112	; 0x70
 80044c8:	0005      	movs	r5, r0
 80044ca:	2002      	movs	r0, #2
 80044cc:	9004      	str	r0, [sp, #16]
 80044ce:	7c6a      	ldrb	r2, [r5, #17]
 80044d0:	0010      	movs	r0, r2
 80044d2:	3875      	subs	r0, #117	; 0x75
 80044d4:	2807      	cmp	r0, #7
 80044d6:	d206      	bcs.n	80044e6 <__iar_annotation$$branch+0x4>
 80044d8:	981c      	ldr	r0, [sp, #112]	; 0x70
 80044da:	7800      	ldrb	r0, [r0, #0]
 80044dc:	2814      	cmp	r0, #20
 80044de:	d002      	beq.n	80044e6 <__iar_annotation$$branch+0x4>
 80044e0:	2002      	movs	r0, #2

080044e2 <__iar_annotation$$branch>:
 80044e2:	f000 febc 	bl	800525e <__iar_annotation$$branch+0xce4>
 80044e6:	2094      	movs	r0, #148	; 0x94
 80044e8:	0080      	lsls	r0, r0, #2
 80044ea:	182c      	adds	r4, r5, r0
 80044ec:	210b      	movs	r1, #11
 80044ee:	271e      	movs	r7, #30
 80044f0:	201f      	movs	r0, #31
 80044f2:	43c0      	mvns	r0, r0
 80044f4:	26c0      	movs	r6, #192	; 0xc0
 80044f6:	43f6      	mvns	r6, r6
 80044f8:	2a75      	cmp	r2, #117	; 0x75
 80044fa:	d041      	beq.n	8004580 <__iar_annotation$$branch+0x6>
 80044fc:	2a76      	cmp	r2, #118	; 0x76
 80044fe:	d100      	bne.n	8004502 <__iar_annotation$$branch+0x20>
 8004500:	e0bb      	b.n	800467a <__iar_annotation$$branch+0x100>
 8004502:	2a77      	cmp	r2, #119	; 0x77
 8004504:	d100      	bne.n	8004508 <__iar_annotation$$branch+0x26>
 8004506:	e144      	b.n	8004792 <__iar_annotation$$branch+0x218>
 8004508:	2a78      	cmp	r2, #120	; 0x78
 800450a:	d100      	bne.n	800450e <__iar_annotation$$branch+0x2c>
 800450c:	e1b4      	b.n	8004878 <__iar_annotation$$branch+0x2fe>
 800450e:	2a79      	cmp	r2, #121	; 0x79
 8004510:	d100      	bne.n	8004514 <__iar_annotation$$branch+0x32>
 8004512:	e216      	b.n	8004942 <__iar_annotation$$branch+0x3c8>
 8004514:	2a7a      	cmp	r2, #122	; 0x7a
 8004516:	d100      	bne.n	800451a <__iar_annotation$$branch+0x38>
 8004518:	e24b      	b.n	80049b2 <__iar_annotation$$branch+0x438>
 800451a:	2a7b      	cmp	r2, #123	; 0x7b
 800451c:	d100      	bne.n	8004520 <__iar_annotation$$branch+0x3e>
 800451e:	e292      	b.n	8004a46 <__iar_annotation$$branch+0x4cc>
 8004520:	2a7d      	cmp	r2, #125	; 0x7d
 8004522:	d100      	bne.n	8004526 <__iar_annotation$$branch+0x44>
 8004524:	e2e0      	b.n	8004ae8 <__iar_annotation$$branch+0x56e>
 8004526:	2a7f      	cmp	r2, #127	; 0x7f
 8004528:	d100      	bne.n	800452c <__iar_annotation$$branch+0x4a>
 800452a:	e352      	b.n	8004bd2 <__iar_annotation$$branch+0x658>
 800452c:	2a81      	cmp	r2, #129	; 0x81
 800452e:	d100      	bne.n	8004532 <__iar_annotation$$branch+0x50>
 8004530:	e3c2      	b.n	8004cb8 <__iar_annotation$$branch+0x73e>
 8004532:	2a82      	cmp	r2, #130	; 0x82
 8004534:	d101      	bne.n	800453a <__iar_annotation$$branch+0x4>

08004536 <__iar_annotation$$branch>:
 8004536:	f000 fc3b 	bl	8004db0 <__iar_annotation$$branch+0x836>
 800453a:	2a83      	cmp	r2, #131	; 0x83
 800453c:	d101      	bne.n	8004542 <__iar_annotation$$branch+0x4>

0800453e <__iar_annotation$$branch>:
 800453e:	f000 fcc9 	bl	8004ed4 <__iar_annotation$$branch+0x95a>
 8004542:	2a84      	cmp	r2, #132	; 0x84
 8004544:	d101      	bne.n	800454a <__iar_annotation$$branch+0x4>

08004546 <__iar_annotation$$branch>:
 8004546:	f000 fe38 	bl	80051ba <__iar_annotation$$branch+0xc40>
 800454a:	2a85      	cmp	r2, #133	; 0x85
 800454c:	d101      	bne.n	8004552 <__iar_annotation$$branch+0x4>

0800454e <__iar_annotation$$branch>:
 800454e:	f000 fd5d 	bl	800500c <__iar_annotation$$branch+0xa92>
 8004552:	2a87      	cmp	r2, #135	; 0x87
 8004554:	d100      	bne.n	8004558 <__iar_annotation$$branch+0xa>
 8004556:	e2fc      	b.n	8004b52 <__iar_annotation$$branch+0x5d8>
 8004558:	2a89      	cmp	r2, #137	; 0x89
 800455a:	d100      	bne.n	800455e <__iar_annotation$$branch+0x10>
 800455c:	e375      	b.n	8004c4a <__iar_annotation$$branch+0x6d0>
 800455e:	2a8b      	cmp	r2, #139	; 0x8b
 8004560:	d101      	bne.n	8004566 <__iar_annotation$$branch+0x4>

08004562 <__iar_annotation$$branch>:
 8004562:	f000 fbe4 	bl	8004d2e <__iar_annotation$$branch+0x7b4>
 8004566:	2a8c      	cmp	r2, #140	; 0x8c
 8004568:	d101      	bne.n	800456e <__iar_annotation$$branch+0x4>

0800456a <__iar_annotation$$branch>:
 800456a:	f000 fc63 	bl	8004e34 <__iar_annotation$$branch+0x8ba>
 800456e:	2a8d      	cmp	r2, #141	; 0x8d
 8004570:	d101      	bne.n	8004576 <__iar_annotation$$branch+0x4>

08004572 <__iar_annotation$$branch>:
 8004572:	f000 fcf7 	bl	8004f64 <__iar_annotation$$branch+0x9ea>
 8004576:	2a8f      	cmp	r2, #143	; 0x8f
 8004578:	d101      	bne.n	800457e <__iar_annotation$$branch+0x4>

0800457a <__iar_annotation$$branch>:
 800457a:	f000 fda5 	bl	80050c8 <__iar_annotation$$branch+0xb4e>
 800457e:	e2b2      	b.n	8004ae6 <__iar_annotation$$branch+0x56c>
 8004580:	2201      	movs	r2, #1
 8004582:	9203      	str	r2, [sp, #12]
 8004584:	03d3      	lsls	r3, r2, #15
 8004586:	8bea      	ldrh	r2, [r5, #30]
 8004588:	429a      	cmp	r2, r3
 800458a:	d100      	bne.n	800458e <__iar_annotation$$branch+0x14>
 800458c:	e262      	b.n	8004a54 <__iar_annotation$$branch+0x4da>
 800458e:	2701      	movs	r7, #1
 8004590:	6822      	ldr	r2, [r4, #0]
 8004592:	4010      	ands	r0, r2
 8004594:	4338      	orrs	r0, r7
 8004596:	6020      	str	r0, [r4, #0]
 8004598:	4303      	orrs	r3, r0
 800459a:	6023      	str	r3, [r4, #0]
 800459c:	6868      	ldr	r0, [r5, #4]
 800459e:	6800      	ldr	r0, [r0, #0]
 80045a0:	0942      	lsrs	r2, r0, #5
 80045a2:	403a      	ands	r2, r7
 80045a4:	48c9      	ldr	r0, [pc, #804]	; (80048cc <__iar_annotation$$branch+0x352>)
 80045a6:	4018      	ands	r0, r3
 80045a8:	0352      	lsls	r2, r2, #13
 80045aa:	4302      	orrs	r2, r0
 80045ac:	6022      	str	r2, [r4, #0]
 80045ae:	6868      	ldr	r0, [r5, #4]
 80045b0:	6800      	ldr	r0, [r0, #0]
 80045b2:	4001      	ands	r1, r0
 80045b4:	2909      	cmp	r1, #9
 80045b6:	d051      	beq.n	800465c <__iar_annotation$$branch+0xe2>
 80045b8:	68e8      	ldr	r0, [r5, #12]
 80045ba:	2800      	cmp	r0, #0
 80045bc:	d04e      	beq.n	800465c <__iar_annotation$$branch+0xe2>
 80045be:	6803      	ldr	r3, [r0, #0]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d04b      	beq.n	800465c <__iar_annotation$$branch+0xe2>
 80045c4:	0c10      	lsrs	r0, r2, #16
 80045c6:	21ff      	movs	r1, #255	; 0xff
 80045c8:	0209      	lsls	r1, r1, #8
 80045ca:	4288      	cmp	r0, r1
 80045cc:	d146      	bne.n	800465c <__iar_annotation$$branch+0xe2>
 80045ce:	a90b      	add	r1, sp, #44	; 0x2c
 80045d0:	7c28      	ldrb	r0, [r5, #16]
 80045d2:	4798      	blx	r3
 80045d4:	2803      	cmp	r0, #3
 80045d6:	d002      	beq.n	80045de <__iar_annotation$$branch+0x64>
 80045d8:	280f      	cmp	r0, #15
 80045da:	d005      	beq.n	80045e8 <__iar_annotation$$branch+0x6e>
 80045dc:	e03e      	b.n	800465c <__iar_annotation$$branch+0xe2>
 80045de:	6820      	ldr	r0, [r4, #0]
 80045e0:	21c0      	movs	r1, #192	; 0xc0
 80045e2:	4301      	orrs	r1, r0
 80045e4:	6021      	str	r1, [r4, #0]
 80045e6:	e03e      	b.n	8004666 <__iar_annotation$$branch+0xec>
 80045e8:	6820      	ldr	r0, [r4, #0]
 80045ea:	4006      	ands	r6, r0
 80045ec:	2040      	movs	r0, #64	; 0x40
 80045ee:	4330      	orrs	r0, r6
 80045f0:	6020      	str	r0, [r4, #0]
 80045f2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80045f4:	9015      	str	r0, [sp, #84]	; 0x54
 80045f6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80045f8:	9016      	str	r0, [sp, #88]	; 0x58
 80045fa:	980d      	ldr	r0, [sp, #52]	; 0x34
 80045fc:	9017      	str	r0, [sp, #92]	; 0x5c
 80045fe:	2004      	movs	r0, #4
 8004600:	9003      	str	r0, [sp, #12]
 8004602:	a80b      	add	r0, sp, #44	; 0x2c
 8004604:	2120      	movs	r1, #32
 8004606:	5c40      	ldrb	r0, [r0, r1]
 8004608:	0841      	lsrs	r1, r0, #1
 800460a:	4239      	tst	r1, r7
 800460c:	d003      	beq.n	8004616 <__iar_annotation$$branch+0x9c>
 800460e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004610:	9118      	str	r1, [sp, #96]	; 0x60
 8004612:	2105      	movs	r1, #5
 8004614:	9103      	str	r1, [sp, #12]
 8004616:	08c2      	lsrs	r2, r0, #3
 8004618:	2101      	movs	r1, #1
 800461a:	4011      	ands	r1, r2
 800461c:	d008      	beq.n	8004630 <__iar_annotation$$branch+0xb6>
 800461e:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8004620:	aa14      	add	r2, sp, #80	; 0x50
 8004622:	9b03      	ldr	r3, [sp, #12]
 8004624:	009b      	lsls	r3, r3, #2
 8004626:	50d6      	str	r6, [r2, r3]
 8004628:	9a03      	ldr	r2, [sp, #12]
 800462a:	1c52      	adds	r2, r2, #1
 800462c:	b2d2      	uxtb	r2, r2
 800462e:	9203      	str	r2, [sp, #12]
 8004630:	0900      	lsrs	r0, r0, #4
 8004632:	4238      	tst	r0, r7
 8004634:	d017      	beq.n	8004666 <__iar_annotation$$branch+0xec>
 8004636:	2900      	cmp	r1, #0
 8004638:	d007      	beq.n	800464a <__iar_annotation$$branch+0xd0>
 800463a:	2000      	movs	r0, #0
 800463c:	a914      	add	r1, sp, #80	; 0x50
 800463e:	9a03      	ldr	r2, [sp, #12]
 8004640:	0092      	lsls	r2, r2, #2
 8004642:	5088      	str	r0, [r1, r2]
 8004644:	9803      	ldr	r0, [sp, #12]
 8004646:	1c40      	adds	r0, r0, #1
 8004648:	9003      	str	r0, [sp, #12]
 800464a:	9812      	ldr	r0, [sp, #72]	; 0x48
 800464c:	a914      	add	r1, sp, #80	; 0x50
 800464e:	9a03      	ldr	r2, [sp, #12]
 8004650:	0092      	lsls	r2, r2, #2
 8004652:	5088      	str	r0, [r1, r2]
 8004654:	9803      	ldr	r0, [sp, #12]
 8004656:	1c40      	adds	r0, r0, #1
 8004658:	9003      	str	r0, [sp, #12]
 800465a:	e004      	b.n	8004666 <__iar_annotation$$branch+0xec>
 800465c:	6820      	ldr	r0, [r4, #0]
 800465e:	4006      	ands	r6, r0
 8004660:	2080      	movs	r0, #128	; 0x80
 8004662:	4330      	orrs	r0, r6
 8004664:	6020      	str	r0, [r4, #0]
 8004666:	6820      	ldr	r0, [r4, #0]
 8004668:	9014      	str	r0, [sp, #80]	; 0x50
 800466a:	2000      	movs	r0, #0
 800466c:	9002      	str	r0, [sp, #8]
 800466e:	2003      	movs	r0, #3
 8004670:	9001      	str	r0, [sp, #4]
 8004672:	9803      	ldr	r0, [sp, #12]
 8004674:	9000      	str	r0, [sp, #0]
 8004676:	ab14      	add	r3, sp, #80	; 0x50
 8004678:	e22f      	b.n	8004ada <__iar_annotation$$branch+0x560>
 800467a:	2201      	movs	r2, #1
 800467c:	466b      	mov	r3, sp
 800467e:	731a      	strb	r2, [r3, #12]
 8004680:	03d2      	lsls	r2, r2, #15
 8004682:	8beb      	ldrh	r3, [r5, #30]
 8004684:	4293      	cmp	r3, r2
 8004686:	d100      	bne.n	800468a <__iar_annotation$$branch+0x110>
 8004688:	e1e4      	b.n	8004a54 <__iar_annotation$$branch+0x4da>
 800468a:	6823      	ldr	r3, [r4, #0]
 800468c:	4018      	ands	r0, r3
 800468e:	2302      	movs	r3, #2
 8004690:	4303      	orrs	r3, r0
 8004692:	6023      	str	r3, [r4, #0]
 8004694:	431a      	orrs	r2, r3
 8004696:	6022      	str	r2, [r4, #0]
 8004698:	6868      	ldr	r0, [r5, #4]
 800469a:	6803      	ldr	r3, [r0, #0]
 800469c:	0698      	lsls	r0, r3, #26
 800469e:	0fc0      	lsrs	r0, r0, #31
 80046a0:	4b8a      	ldr	r3, [pc, #552]	; (80048cc <__iar_annotation$$branch+0x352>)
 80046a2:	4013      	ands	r3, r2
 80046a4:	0340      	lsls	r0, r0, #13
 80046a6:	4318      	orrs	r0, r3
 80046a8:	6020      	str	r0, [r4, #0]
 80046aa:	686a      	ldr	r2, [r5, #4]
 80046ac:	6812      	ldr	r2, [r2, #0]
 80046ae:	4011      	ands	r1, r2
 80046b0:	2909      	cmp	r1, #9
 80046b2:	d05f      	beq.n	8004774 <__iar_annotation$$branch+0x1fa>
 80046b4:	68e9      	ldr	r1, [r5, #12]
 80046b6:	684b      	ldr	r3, [r1, #4]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d05b      	beq.n	8004774 <__iar_annotation$$branch+0x1fa>
 80046bc:	0c00      	lsrs	r0, r0, #16
 80046be:	21ff      	movs	r1, #255	; 0xff
 80046c0:	0209      	lsls	r1, r1, #8
 80046c2:	4288      	cmp	r0, r1
 80046c4:	d156      	bne.n	8004774 <__iar_annotation$$branch+0x1fa>
 80046c6:	4882      	ldr	r0, [pc, #520]	; (80048d0 <__iar_annotation$$branch+0x356>)
 80046c8:	182a      	adds	r2, r5, r0
 80046ca:	a905      	add	r1, sp, #20
 80046cc:	7c28      	ldrb	r0, [r5, #16]
 80046ce:	4798      	blx	r3
 80046d0:	2803      	cmp	r0, #3
 80046d2:	d04b      	beq.n	800476c <__iar_annotation$$branch+0x1f2>
 80046d4:	280f      	cmp	r0, #15
 80046d6:	d14d      	bne.n	8004774 <__iar_annotation$$branch+0x1fa>
 80046d8:	6820      	ldr	r0, [r4, #0]
 80046da:	4006      	ands	r6, r0
 80046dc:	2040      	movs	r0, #64	; 0x40
 80046de:	4330      	orrs	r0, r6
 80046e0:	6020      	str	r0, [r4, #0]
 80046e2:	211c      	movs	r1, #28
 80046e4:	a806      	add	r0, sp, #24
 80046e6:	f023 f99f 	bl	8027a28 <__aeabi_memclr>
 80046ea:	2300      	movs	r3, #0
 80046ec:	2200      	movs	r2, #0
 80046ee:	a806      	add	r0, sp, #24
 80046f0:	9000      	str	r0, [sp, #0]
 80046f2:	e014      	b.n	800471e <__iar_annotation$$branch+0x1a4>
 80046f4:	005f      	lsls	r7, r3, #1
 80046f6:	5bf6      	ldrh	r6, [r6, r7]
 80046f8:	0436      	lsls	r6, r6, #16
 80046fa:	430e      	orrs	r6, r1
 80046fc:	6006      	str	r6, [r0, #0]
 80046fe:	e00d      	b.n	800471c <__iar_annotation$$branch+0x1a2>
 8004700:	1c52      	adds	r2, r2, #1
 8004702:	9800      	ldr	r0, [sp, #0]
 8004704:	1d00      	adds	r0, r0, #4
 8004706:	0859      	lsrs	r1, r3, #1
 8004708:	0089      	lsls	r1, r1, #2
 800470a:	1840      	adds	r0, r0, r1
 800470c:	07d9      	lsls	r1, r3, #31
 800470e:	6801      	ldr	r1, [r0, #0]
 8004710:	9e05      	ldr	r6, [sp, #20]
 8004712:	d5ef      	bpl.n	80046f4 <__iar_annotation$$branch+0x17a>
 8004714:	005f      	lsls	r7, r3, #1
 8004716:	5bf6      	ldrh	r6, [r6, r7]
 8004718:	4331      	orrs	r1, r6
 800471a:	6001      	str	r1, [r0, #0]
 800471c:	1c5b      	adds	r3, r3, #1
 800471e:	486d      	ldr	r0, [pc, #436]	; (80048d4 <__iar_annotation$$branch+0x35a>)
 8004720:	1828      	adds	r0, r5, r0
 8004722:	7840      	ldrb	r0, [r0, #1]
 8004724:	4283      	cmp	r3, r0
 8004726:	d201      	bcs.n	800472c <__iar_annotation$$branch+0x1b2>
 8004728:	2b0c      	cmp	r3, #12
 800472a:	d3e9      	bcc.n	8004700 <__iar_annotation$$branch+0x186>
 800472c:	1a80      	subs	r0, r0, r2
 800472e:	4969      	ldr	r1, [pc, #420]	; (80048d4 <__iar_annotation$$branch+0x35a>)
 8004730:	1869      	adds	r1, r5, r1
 8004732:	7048      	strb	r0, [r1, #1]
 8004734:	b2d0      	uxtb	r0, r2
 8004736:	280c      	cmp	r0, #12
 8004738:	d111      	bne.n	800475e <__iar_annotation$$branch+0x1e4>
 800473a:	6820      	ldr	r0, [r4, #0]
 800473c:	9006      	str	r0, [sp, #24]
 800473e:	2000      	movs	r0, #0
 8004740:	9002      	str	r0, [sp, #8]
 8004742:	2077      	movs	r0, #119	; 0x77
 8004744:	9001      	str	r0, [sp, #4]
 8004746:	2007      	movs	r0, #7
 8004748:	9000      	str	r0, [sp, #0]
 800474a:	ab06      	add	r3, sp, #24
 800474c:	220f      	movs	r2, #15
 800474e:	2031      	movs	r0, #49	; 0x31
 8004750:	5c29      	ldrb	r1, [r5, r0]
 8004752:	0028      	movs	r0, r5
 8004754:	f7fc ff07 	bl	8001566 <PE_Send_DataMessage>
 8004758:	485f      	ldr	r0, [pc, #380]	; (80048d8 <__iar_annotation$$branch+0x35e>)
 800475a:	83e8      	strh	r0, [r5, #30]
 800475c:	e1c3      	b.n	8004ae6 <__iar_annotation$$branch+0x56c>
 800475e:	0612      	lsls	r2, r2, #24
 8004760:	0e50      	lsrs	r0, r2, #25
 8004762:	1c80      	adds	r0, r0, #2
 8004764:	4669      	mov	r1, sp
 8004766:	7308      	strb	r0, [r1, #12]
 8004768:	6820      	ldr	r0, [r4, #0]
 800476a:	e008      	b.n	800477e <__iar_annotation$$branch+0x204>
 800476c:	6821      	ldr	r1, [r4, #0]
 800476e:	20c0      	movs	r0, #192	; 0xc0
 8004770:	4308      	orrs	r0, r1
 8004772:	e003      	b.n	800477c <__iar_annotation$$branch+0x202>
 8004774:	6820      	ldr	r0, [r4, #0]
 8004776:	4006      	ands	r6, r0
 8004778:	2080      	movs	r0, #128	; 0x80
 800477a:	4330      	orrs	r0, r6
 800477c:	6020      	str	r0, [r4, #0]
 800477e:	9006      	str	r0, [sp, #24]
 8004780:	2000      	movs	r0, #0
 8004782:	9002      	str	r0, [sp, #8]
 8004784:	2003      	movs	r0, #3
 8004786:	9001      	str	r0, [sp, #4]
 8004788:	4668      	mov	r0, sp
 800478a:	7b00      	ldrb	r0, [r0, #12]
 800478c:	9000      	str	r0, [sp, #0]
 800478e:	ab06      	add	r3, sp, #24
 8004790:	e1a3      	b.n	8004ada <__iar_annotation$$branch+0x560>
 8004792:	2180      	movs	r1, #128	; 0x80
 8004794:	0209      	lsls	r1, r1, #8
 8004796:	8bea      	ldrh	r2, [r5, #30]
 8004798:	428a      	cmp	r2, r1
 800479a:	d100      	bne.n	800479e <__iar_annotation$$branch+0x224>
 800479c:	e15a      	b.n	8004a54 <__iar_annotation$$branch+0x4da>
 800479e:	6822      	ldr	r2, [r4, #0]
 80047a0:	4010      	ands	r0, r2
 80047a2:	2202      	movs	r2, #2
 80047a4:	4302      	orrs	r2, r0
 80047a6:	6022      	str	r2, [r4, #0]
 80047a8:	b292      	uxth	r2, r2
 80047aa:	20ff      	movs	r0, #255	; 0xff
 80047ac:	0600      	lsls	r0, r0, #24
 80047ae:	4310      	orrs	r0, r2
 80047b0:	6020      	str	r0, [r4, #0]
 80047b2:	4301      	orrs	r1, r0
 80047b4:	6021      	str	r1, [r4, #0]
 80047b6:	2701      	movs	r7, #1
 80047b8:	6868      	ldr	r0, [r5, #4]
 80047ba:	6800      	ldr	r0, [r0, #0]
 80047bc:	0940      	lsrs	r0, r0, #5
 80047be:	4038      	ands	r0, r7
 80047c0:	4a42      	ldr	r2, [pc, #264]	; (80048cc <__iar_annotation$$branch+0x352>)
 80047c2:	400a      	ands	r2, r1
 80047c4:	0340      	lsls	r0, r0, #13
 80047c6:	4310      	orrs	r0, r2
 80047c8:	6020      	str	r0, [r4, #0]
 80047ca:	4006      	ands	r6, r0
 80047cc:	2040      	movs	r0, #64	; 0x40
 80047ce:	4330      	orrs	r0, r6
 80047d0:	6020      	str	r0, [r4, #0]
 80047d2:	aa03      	add	r2, sp, #12
 80047d4:	a905      	add	r1, sp, #20
 80047d6:	7c28      	ldrb	r0, [r5, #16]
 80047d8:	68eb      	ldr	r3, [r5, #12]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	4798      	blx	r3
 80047de:	211c      	movs	r1, #28
 80047e0:	a806      	add	r0, sp, #24
 80047e2:	f023 f921 	bl	8027a28 <__aeabi_memclr>
 80047e6:	2100      	movs	r1, #0
 80047e8:	2200      	movs	r2, #0
 80047ea:	a806      	add	r0, sp, #24
 80047ec:	002c      	movs	r4, r5
 80047ee:	e016      	b.n	800481e <__iar_annotation$$branch+0x2a4>
 80047f0:	004d      	lsls	r5, r1, #1
 80047f2:	5b75      	ldrh	r5, [r6, r5]
 80047f4:	042d      	lsls	r5, r5, #16
 80047f6:	4666      	mov	r6, ip
 80047f8:	4335      	orrs	r5, r6
 80047fa:	601d      	str	r5, [r3, #0]
 80047fc:	e00e      	b.n	800481c <__iar_annotation$$branch+0x2a2>
 80047fe:	1c52      	adds	r2, r2, #1
 8004800:	1d03      	adds	r3, r0, #4
 8004802:	084d      	lsrs	r5, r1, #1
 8004804:	00ad      	lsls	r5, r5, #2
 8004806:	195b      	adds	r3, r3, r5
 8004808:	4239      	tst	r1, r7
 800480a:	681e      	ldr	r6, [r3, #0]
 800480c:	46b4      	mov	ip, r6
 800480e:	9e05      	ldr	r6, [sp, #20]
 8004810:	d0ee      	beq.n	80047f0 <__iar_annotation$$branch+0x276>
 8004812:	004d      	lsls	r5, r1, #1
 8004814:	5b75      	ldrh	r5, [r6, r5]
 8004816:	4666      	mov	r6, ip
 8004818:	432e      	orrs	r6, r5
 800481a:	601e      	str	r6, [r3, #0]
 800481c:	1c49      	adds	r1, r1, #1
 800481e:	4b2d      	ldr	r3, [pc, #180]	; (80048d4 <__iar_annotation$$branch+0x35a>)
 8004820:	18e3      	adds	r3, r4, r3
 8004822:	785b      	ldrb	r3, [r3, #1]
 8004824:	4299      	cmp	r1, r3
 8004826:	d201      	bcs.n	800482c <__iar_annotation$$branch+0x2b2>
 8004828:	290c      	cmp	r1, #12
 800482a:	d3e8      	bcc.n	80047fe <__iar_annotation$$branch+0x284>
 800482c:	1a98      	subs	r0, r3, r2
 800482e:	4929      	ldr	r1, [pc, #164]	; (80048d4 <__iar_annotation$$branch+0x35a>)
 8004830:	1861      	adds	r1, r4, r1
 8004832:	7048      	strb	r0, [r1, #1]
 8004834:	b2d0      	uxtb	r0, r2
 8004836:	280c      	cmp	r0, #12
 8004838:	d10f      	bne.n	800485a <__iar_annotation$$branch+0x2e0>
 800483a:	2000      	movs	r0, #0
 800483c:	9002      	str	r0, [sp, #8]
 800483e:	2077      	movs	r0, #119	; 0x77
 8004840:	9001      	str	r0, [sp, #4]
 8004842:	2007      	movs	r0, #7
 8004844:	9000      	str	r0, [sp, #0]
 8004846:	ab06      	add	r3, sp, #24
 8004848:	220f      	movs	r2, #15
 800484a:	2031      	movs	r0, #49	; 0x31
 800484c:	5c21      	ldrb	r1, [r4, r0]
 800484e:	0020      	movs	r0, r4
 8004850:	f7fc fe89 	bl	8001566 <PE_Send_DataMessage>
 8004854:	4820      	ldr	r0, [pc, #128]	; (80048d8 <__iar_annotation$$branch+0x35e>)
 8004856:	83e0      	strh	r0, [r4, #30]
 8004858:	e145      	b.n	8004ae6 <__iar_annotation$$branch+0x56c>
 800485a:	2000      	movs	r0, #0
 800485c:	9002      	str	r0, [sp, #8]
 800485e:	2003      	movs	r0, #3
 8004860:	9001      	str	r0, [sp, #4]
 8004862:	0610      	lsls	r0, r2, #24
 8004864:	0e40      	lsrs	r0, r0, #25
 8004866:	1c80      	adds	r0, r0, #2
 8004868:	b2c0      	uxtb	r0, r0
 800486a:	9000      	str	r0, [sp, #0]
 800486c:	ab06      	add	r3, sp, #24
 800486e:	220f      	movs	r2, #15
 8004870:	2031      	movs	r0, #49	; 0x31
 8004872:	5c21      	ldrb	r1, [r4, r0]
 8004874:	0020      	movs	r0, r4
 8004876:	e134      	b.n	8004ae2 <__iar_annotation$$branch+0x568>
 8004878:	2201      	movs	r2, #1
 800487a:	9206      	str	r2, [sp, #24]
 800487c:	03d2      	lsls	r2, r2, #15
 800487e:	8beb      	ldrh	r3, [r5, #30]
 8004880:	4293      	cmp	r3, r2
 8004882:	d100      	bne.n	8004886 <__iar_annotation$$branch+0x30c>
 8004884:	e3c1      	b.n	800500a <__iar_annotation$$branch+0xa90>
 8004886:	6823      	ldr	r3, [r4, #0]
 8004888:	4018      	ands	r0, r3
 800488a:	2303      	movs	r3, #3
 800488c:	4303      	orrs	r3, r0
 800488e:	6023      	str	r3, [r4, #0]
 8004890:	431a      	orrs	r2, r3
 8004892:	6022      	str	r2, [r4, #0]
 8004894:	6868      	ldr	r0, [r5, #4]
 8004896:	6803      	ldr	r3, [r0, #0]
 8004898:	0698      	lsls	r0, r3, #26
 800489a:	0fc0      	lsrs	r0, r0, #31
 800489c:	4b0b      	ldr	r3, [pc, #44]	; (80048cc <__iar_annotation$$branch+0x352>)
 800489e:	4013      	ands	r3, r2
 80048a0:	0340      	lsls	r0, r0, #13
 80048a2:	4318      	orrs	r0, r3
 80048a4:	6020      	str	r0, [r4, #0]
 80048a6:	686a      	ldr	r2, [r5, #4]
 80048a8:	6812      	ldr	r2, [r2, #0]
 80048aa:	4011      	ands	r1, r2
 80048ac:	2909      	cmp	r1, #9
 80048ae:	d037      	beq.n	8004920 <__iar_annotation$$branch+0x3a6>
 80048b0:	68e9      	ldr	r1, [r5, #12]
 80048b2:	688f      	ldr	r7, [r1, #8]
 80048b4:	2f00      	cmp	r7, #0
 80048b6:	d033      	beq.n	8004920 <__iar_annotation$$branch+0x3a6>
 80048b8:	ab03      	add	r3, sp, #12
 80048ba:	aa05      	add	r2, sp, #20
 80048bc:	0c01      	lsrs	r1, r0, #16
 80048be:	7c28      	ldrb	r0, [r5, #16]
 80048c0:	47b8      	blx	r7
 80048c2:	2803      	cmp	r0, #3
 80048c4:	d00a      	beq.n	80048dc <__iar_annotation$$branch+0x362>
 80048c6:	280f      	cmp	r0, #15
 80048c8:	d00d      	beq.n	80048e6 <__iar_annotation$$branch+0x36c>
 80048ca:	e029      	b.n	8004920 <__iar_annotation$$branch+0x3a6>
 80048cc:	ffff9fff 	.word	0xffff9fff
 80048d0:	000004ad 	.word	0x000004ad
 80048d4:	000004ac 	.word	0x000004ac
 80048d8:	0000800f 	.word	0x0000800f
 80048dc:	6820      	ldr	r0, [r4, #0]
 80048de:	21c0      	movs	r1, #192	; 0xc0
 80048e0:	4301      	orrs	r1, r0
 80048e2:	6021      	str	r1, [r4, #0]
 80048e4:	e023      	b.n	800492e <__iar_annotation$$branch+0x3b4>
 80048e6:	4668      	mov	r0, sp
 80048e8:	7b00      	ldrb	r0, [r0, #12]
 80048ea:	2800      	cmp	r0, #0
 80048ec:	d018      	beq.n	8004920 <__iar_annotation$$branch+0x3a6>
 80048ee:	4668      	mov	r0, sp
 80048f0:	7b02      	ldrb	r2, [r0, #12]
 80048f2:	2a07      	cmp	r2, #7
 80048f4:	d214      	bcs.n	8004920 <__iar_annotation$$branch+0x3a6>
 80048f6:	6820      	ldr	r0, [r4, #0]
 80048f8:	4006      	ands	r6, r0
 80048fa:	2040      	movs	r0, #64	; 0x40
 80048fc:	4330      	orrs	r0, r6
 80048fe:	6020      	str	r0, [r4, #0]
 8004900:	2300      	movs	r3, #0
 8004902:	9806      	ldr	r0, [sp, #24]
 8004904:	4293      	cmp	r3, r2
 8004906:	d211      	bcs.n	800492c <__iar_annotation$$branch+0x3b2>
 8004908:	9905      	ldr	r1, [sp, #20]
 800490a:	6809      	ldr	r1, [r1, #0]
 800490c:	ae07      	add	r6, sp, #28
 800490e:	1d36      	adds	r6, r6, #4
 8004910:	009f      	lsls	r7, r3, #2
 8004912:	51f1      	str	r1, [r6, r7]
 8004914:	9905      	ldr	r1, [sp, #20]
 8004916:	1d09      	adds	r1, r1, #4
 8004918:	9105      	str	r1, [sp, #20]
 800491a:	1c40      	adds	r0, r0, #1
 800491c:	1c5b      	adds	r3, r3, #1
 800491e:	e7f1      	b.n	8004904 <__iar_annotation$$branch+0x38a>
 8004920:	6820      	ldr	r0, [r4, #0]
 8004922:	4006      	ands	r6, r0
 8004924:	2080      	movs	r0, #128	; 0x80
 8004926:	4330      	orrs	r0, r6
 8004928:	6020      	str	r0, [r4, #0]
 800492a:	e000      	b.n	800492e <__iar_annotation$$branch+0x3b4>
 800492c:	9006      	str	r0, [sp, #24]
 800492e:	6820      	ldr	r0, [r4, #0]
 8004930:	9007      	str	r0, [sp, #28]
 8004932:	2000      	movs	r0, #0
 8004934:	9002      	str	r0, [sp, #8]
 8004936:	2003      	movs	r0, #3
 8004938:	9001      	str	r0, [sp, #4]
 800493a:	9806      	ldr	r0, [sp, #24]
 800493c:	9000      	str	r0, [sp, #0]
 800493e:	ab07      	add	r3, sp, #28
 8004940:	e0cb      	b.n	8004ada <__iar_annotation$$branch+0x560>
 8004942:	2180      	movs	r1, #128	; 0x80
 8004944:	0209      	lsls	r1, r1, #8
 8004946:	8bea      	ldrh	r2, [r5, #30]
 8004948:	428a      	cmp	r2, r1
 800494a:	d100      	bne.n	800494e <__iar_annotation$$branch+0x3d4>
 800494c:	e35d      	b.n	800500a <__iar_annotation$$branch+0xa90>
 800494e:	6822      	ldr	r2, [r4, #0]
 8004950:	4010      	ands	r0, r2
 8004952:	2204      	movs	r2, #4
 8004954:	4302      	orrs	r2, r0
 8004956:	6022      	str	r2, [r4, #0]
 8004958:	4311      	orrs	r1, r2
 800495a:	6021      	str	r1, [r4, #0]
 800495c:	2001      	movs	r0, #1
 800495e:	686a      	ldr	r2, [r5, #4]
 8004960:	6812      	ldr	r2, [r2, #0]
 8004962:	0952      	lsrs	r2, r2, #5
 8004964:	4002      	ands	r2, r0
 8004966:	4ba6      	ldr	r3, [pc, #664]	; (8004c00 <__iar_annotation$$branch+0x686>)
 8004968:	400b      	ands	r3, r1
 800496a:	0351      	lsls	r1, r2, #13
 800496c:	4319      	orrs	r1, r3
 800496e:	6021      	str	r1, [r4, #0]
 8004970:	686a      	ldr	r2, [r5, #4]
 8004972:	6812      	ldr	r2, [r2, #0]
 8004974:	08d2      	lsrs	r2, r2, #3
 8004976:	4010      	ands	r0, r2
 8004978:	d152      	bne.n	8004a20 <__iar_annotation$$branch+0x4a6>
 800497a:	68e8      	ldr	r0, [r5, #12]
 800497c:	68c3      	ldr	r3, [r0, #12]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d04e      	beq.n	8004a20 <__iar_annotation$$branch+0x4a6>
 8004982:	2707      	movs	r7, #7
 8004984:	0a0a      	lsrs	r2, r1, #8
 8004986:	403a      	ands	r2, r7
 8004988:	0c09      	lsrs	r1, r1, #16
 800498a:	7c28      	ldrb	r0, [r5, #16]
 800498c:	4798      	blx	r3
 800498e:	2803      	cmp	r0, #3
 8004990:	d041      	beq.n	8004a16 <__iar_annotation$$branch+0x49c>
 8004992:	280f      	cmp	r0, #15
 8004994:	d144      	bne.n	8004a20 <__iar_annotation$$branch+0x4a6>
 8004996:	6820      	ldr	r0, [r4, #0]
 8004998:	4006      	ands	r6, r0
 800499a:	2040      	movs	r0, #64	; 0x40
 800499c:	4330      	orrs	r0, r6
 800499e:	6020      	str	r0, [r4, #0]
 80049a0:	0a00      	lsrs	r0, r0, #8
 80049a2:	4007      	ands	r7, r0
 80049a4:	6968      	ldr	r0, [r5, #20]
 80049a6:	4940      	ldr	r1, [pc, #256]	; (8004aa8 <__iar_annotation$$branch+0x52e>)
 80049a8:	4001      	ands	r1, r0
 80049aa:	01b8      	lsls	r0, r7, #6
 80049ac:	4308      	orrs	r0, r1
 80049ae:	6168      	str	r0, [r5, #20]
 80049b0:	e03b      	b.n	8004a2a <__iar_annotation$$branch+0x4b0>
 80049b2:	2180      	movs	r1, #128	; 0x80
 80049b4:	0209      	lsls	r1, r1, #8
 80049b6:	8bea      	ldrh	r2, [r5, #30]
 80049b8:	428a      	cmp	r2, r1
 80049ba:	d04b      	beq.n	8004a54 <__iar_annotation$$branch+0x4da>
 80049bc:	6822      	ldr	r2, [r4, #0]
 80049be:	4010      	ands	r0, r2
 80049c0:	2205      	movs	r2, #5
 80049c2:	4302      	orrs	r2, r0
 80049c4:	6022      	str	r2, [r4, #0]
 80049c6:	4311      	orrs	r1, r2
 80049c8:	6021      	str	r1, [r4, #0]
 80049ca:	2001      	movs	r0, #1
 80049cc:	686a      	ldr	r2, [r5, #4]
 80049ce:	6812      	ldr	r2, [r2, #0]
 80049d0:	0952      	lsrs	r2, r2, #5
 80049d2:	4002      	ands	r2, r0
 80049d4:	4b8a      	ldr	r3, [pc, #552]	; (8004c00 <__iar_annotation$$branch+0x686>)
 80049d6:	400b      	ands	r3, r1
 80049d8:	0351      	lsls	r1, r2, #13
 80049da:	4319      	orrs	r1, r3
 80049dc:	6021      	str	r1, [r4, #0]
 80049de:	686a      	ldr	r2, [r5, #4]
 80049e0:	6812      	ldr	r2, [r2, #0]
 80049e2:	08d2      	lsrs	r2, r2, #3
 80049e4:	4010      	ands	r0, r2
 80049e6:	d11b      	bne.n	8004a20 <__iar_annotation$$branch+0x4a6>
 80049e8:	68e8      	ldr	r0, [r5, #12]
 80049ea:	6903      	ldr	r3, [r0, #16]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d017      	beq.n	8004a20 <__iar_annotation$$branch+0x4a6>
 80049f0:	0548      	lsls	r0, r1, #21
 80049f2:	0f42      	lsrs	r2, r0, #29
 80049f4:	0c09      	lsrs	r1, r1, #16
 80049f6:	7c28      	ldrb	r0, [r5, #16]
 80049f8:	4798      	blx	r3
 80049fa:	2803      	cmp	r0, #3
 80049fc:	d00b      	beq.n	8004a16 <__iar_annotation$$branch+0x49c>
 80049fe:	280f      	cmp	r0, #15
 8004a00:	d10e      	bne.n	8004a20 <__iar_annotation$$branch+0x4a6>
 8004a02:	6820      	ldr	r0, [r4, #0]
 8004a04:	4006      	ands	r6, r0
 8004a06:	2040      	movs	r0, #64	; 0x40
 8004a08:	4330      	orrs	r0, r6
 8004a0a:	6020      	str	r0, [r4, #0]
 8004a0c:	6968      	ldr	r0, [r5, #20]
 8004a0e:	4926      	ldr	r1, [pc, #152]	; (8004aa8 <__iar_annotation$$branch+0x52e>)
 8004a10:	4001      	ands	r1, r0
 8004a12:	6169      	str	r1, [r5, #20]
 8004a14:	e009      	b.n	8004a2a <__iar_annotation$$branch+0x4b0>
 8004a16:	6820      	ldr	r0, [r4, #0]
 8004a18:	21c0      	movs	r1, #192	; 0xc0
 8004a1a:	4301      	orrs	r1, r0
 8004a1c:	6021      	str	r1, [r4, #0]
 8004a1e:	e004      	b.n	8004a2a <__iar_annotation$$branch+0x4b0>
 8004a20:	6820      	ldr	r0, [r4, #0]
 8004a22:	4006      	ands	r6, r0
 8004a24:	2080      	movs	r0, #128	; 0x80
 8004a26:	4330      	orrs	r0, r6
 8004a28:	6020      	str	r0, [r4, #0]
 8004a2a:	2000      	movs	r0, #0
 8004a2c:	9002      	str	r0, [sp, #8]
 8004a2e:	2003      	movs	r0, #3
 8004a30:	9001      	str	r0, [sp, #4]
 8004a32:	2001      	movs	r0, #1
 8004a34:	9000      	str	r0, [sp, #0]
 8004a36:	0023      	movs	r3, r4
 8004a38:	220f      	movs	r2, #15
 8004a3a:	2031      	movs	r0, #49	; 0x31
 8004a3c:	5c29      	ldrb	r1, [r5, r0]
 8004a3e:	0028      	movs	r0, r5
 8004a40:	f7fc fd91 	bl	8001566 <PE_Send_DataMessage>
 8004a44:	e04f      	b.n	8004ae6 <__iar_annotation$$branch+0x56c>
 8004a46:	2001      	movs	r0, #1
 8004a48:	4669      	mov	r1, sp
 8004a4a:	7308      	strb	r0, [r1, #12]
 8004a4c:	8be8      	ldrh	r0, [r5, #30]
 8004a4e:	2180      	movs	r1, #128	; 0x80
 8004a50:	0209      	lsls	r1, r1, #8
 8004a52:	4288      	cmp	r0, r1
 8004a54:	d100      	bne.n	8004a58 <__iar_annotation$$branch+0x4de>
 8004a56:	e3ab      	b.n	80051b0 <__iar_annotation$$branch+0xc36>
 8004a58:	68e8      	ldr	r0, [r5, #12]
 8004a5a:	6b47      	ldr	r7, [r0, #52]	; 0x34
 8004a5c:	2f00      	cmp	r7, #0
 8004a5e:	d02a      	beq.n	8004ab6 <__iar_annotation$$branch+0x53c>
 8004a60:	4868      	ldr	r0, [pc, #416]	; (8004c04 <__iar_annotation$$branch+0x68a>)
 8004a62:	182b      	adds	r3, r5, r0
 8004a64:	3018      	adds	r0, #24
 8004a66:	182a      	adds	r2, r5, r0
 8004a68:	7820      	ldrb	r0, [r4, #0]
 8004a6a:	06c1      	lsls	r1, r0, #27
 8004a6c:	0ec9      	lsrs	r1, r1, #27
 8004a6e:	7c28      	ldrb	r0, [r5, #16]
 8004a70:	47b8      	blx	r7
 8004a72:	2803      	cmp	r0, #3
 8004a74:	d01a      	beq.n	8004aac <__iar_annotation$$branch+0x532>
 8004a76:	280f      	cmp	r0, #15
 8004a78:	d11d      	bne.n	8004ab6 <__iar_annotation$$branch+0x53c>
 8004a7a:	6820      	ldr	r0, [r4, #0]
 8004a7c:	4006      	ands	r6, r0
 8004a7e:	2040      	movs	r0, #64	; 0x40
 8004a80:	4330      	orrs	r0, r6
 8004a82:	6020      	str	r0, [r4, #0]
 8004a84:	2200      	movs	r2, #0
 8004a86:	4668      	mov	r0, sp
 8004a88:	7b00      	ldrb	r0, [r0, #12]
 8004a8a:	495f      	ldr	r1, [pc, #380]	; (8004c08 <__iar_annotation$$branch+0x68e>)
 8004a8c:	5c69      	ldrb	r1, [r5, r1]
 8004a8e:	428a      	cmp	r2, r1
 8004a90:	d217      	bcs.n	8004ac2 <__iar_annotation$$branch+0x548>
 8004a92:	0091      	lsls	r1, r2, #2
 8004a94:	4b5b      	ldr	r3, [pc, #364]	; (8004c04 <__iar_annotation$$branch+0x68a>)
 8004a96:	18eb      	adds	r3, r5, r3
 8004a98:	585b      	ldr	r3, [r3, r1]
 8004a9a:	ae05      	add	r6, sp, #20
 8004a9c:	1d36      	adds	r6, r6, #4
 8004a9e:	5073      	str	r3, [r6, r1]
 8004aa0:	1c40      	adds	r0, r0, #1
 8004aa2:	1c52      	adds	r2, r2, #1
 8004aa4:	e7f1      	b.n	8004a8a <__iar_annotation$$branch+0x510>
 8004aa6:	bf00      	nop
 8004aa8:	fffffe3f 	.word	0xfffffe3f
 8004aac:	6820      	ldr	r0, [r4, #0]
 8004aae:	21c0      	movs	r1, #192	; 0xc0
 8004ab0:	4301      	orrs	r1, r0
 8004ab2:	6021      	str	r1, [r4, #0]
 8004ab4:	e007      	b.n	8004ac6 <__iar_annotation$$branch+0x54c>
 8004ab6:	6820      	ldr	r0, [r4, #0]
 8004ab8:	4006      	ands	r6, r0
 8004aba:	2080      	movs	r0, #128	; 0x80
 8004abc:	4330      	orrs	r0, r6
 8004abe:	6020      	str	r0, [r4, #0]
 8004ac0:	e001      	b.n	8004ac6 <__iar_annotation$$branch+0x54c>
 8004ac2:	4669      	mov	r1, sp
 8004ac4:	7308      	strb	r0, [r1, #12]
 8004ac6:	6820      	ldr	r0, [r4, #0]
 8004ac8:	9005      	str	r0, [sp, #20]
 8004aca:	2000      	movs	r0, #0
 8004acc:	9002      	str	r0, [sp, #8]
 8004ace:	2003      	movs	r0, #3
 8004ad0:	9001      	str	r0, [sp, #4]
 8004ad2:	4668      	mov	r0, sp
 8004ad4:	7b00      	ldrb	r0, [r0, #12]
 8004ad6:	9000      	str	r0, [sp, #0]
 8004ad8:	ab05      	add	r3, sp, #20
 8004ada:	220f      	movs	r2, #15
 8004adc:	2031      	movs	r0, #49	; 0x31
 8004ade:	5c29      	ldrb	r1, [r5, r0]
 8004ae0:	0028      	movs	r0, r5
 8004ae2:	f7fc fd40 	bl	8001566 <PE_Send_DataMessage>
 8004ae6:	e3b9      	b.n	800525c <__iar_annotation$$branch+0xce2>
 8004ae8:	2101      	movs	r1, #1
 8004aea:	6822      	ldr	r2, [r4, #0]
 8004aec:	4010      	ands	r0, r2
 8004aee:	4308      	orrs	r0, r1
 8004af0:	6020      	str	r0, [r4, #0]
 8004af2:	03ca      	lsls	r2, r1, #15
 8004af4:	4302      	orrs	r2, r0
 8004af6:	6022      	str	r2, [r4, #0]
 8004af8:	6868      	ldr	r0, [r5, #4]
 8004afa:	6800      	ldr	r0, [r0, #0]
 8004afc:	0943      	lsrs	r3, r0, #5
 8004afe:	400b      	ands	r3, r1
 8004b00:	483f      	ldr	r0, [pc, #252]	; (8004c00 <__iar_annotation$$branch+0x686>)
 8004b02:	4010      	ands	r0, r2
 8004b04:	035a      	lsls	r2, r3, #13
 8004b06:	4302      	orrs	r2, r0
 8004b08:	6022      	str	r2, [r4, #0]
 8004b0a:	48bf      	ldr	r0, [pc, #764]	; (8004e08 <__iar_annotation$$branch+0x88e>)
 8004b0c:	4010      	ands	r0, r2
 8004b0e:	6020      	str	r0, [r4, #0]
 8004b10:	4006      	ands	r6, r0
 8004b12:	6026      	str	r6, [r4, #0]
 8004b14:	b2b0      	uxth	r0, r6
 8004b16:	22ff      	movs	r2, #255	; 0xff
 8004b18:	0612      	lsls	r2, r2, #24
 8004b1a:	4302      	orrs	r2, r0
 8004b1c:	6022      	str	r2, [r4, #0]
 8004b1e:	6868      	ldr	r0, [r5, #4]
 8004b20:	6800      	ldr	r0, [r0, #0]
 8004b22:	0880      	lsrs	r0, r0, #2
 8004b24:	4001      	ands	r1, r0
 8004b26:	d003      	beq.n	8004b30 <__iar_annotation$$branch+0x5b6>
 8004b28:	6968      	ldr	r0, [r5, #20]
 8004b2a:	0741      	lsls	r1, r0, #29
 8004b2c:	0fc8      	lsrs	r0, r1, #31
 8004b2e:	e000      	b.n	8004b32 <__iar_annotation$$branch+0x5b8>
 8004b30:	2002      	movs	r0, #2
 8004b32:	9002      	str	r0, [sp, #8]
 8004b34:	2087      	movs	r0, #135	; 0x87
 8004b36:	9001      	str	r0, [sp, #4]
 8004b38:	2001      	movs	r0, #1
 8004b3a:	9000      	str	r0, [sp, #0]
 8004b3c:	0023      	movs	r3, r4
 8004b3e:	220f      	movs	r2, #15
 8004b40:	2031      	movs	r0, #49	; 0x31
 8004b42:	5c29      	ldrb	r1, [r5, r0]
 8004b44:	0028      	movs	r0, r5
 8004b46:	f7fc fd0e 	bl	8001566 <PE_Send_DataMessage>
 8004b4a:	2800      	cmp	r0, #0
 8004b4c:	d1cb      	bne.n	8004ae6 <__iar_annotation$$branch+0x56c>
 8004b4e:	2050      	movs	r0, #80	; 0x50
 8004b50:	e0e8      	b.n	8004d24 <__iar_annotation$$branch+0x7aa>
 8004b52:	2031      	movs	r0, #49	; 0x31
 8004b54:	5c28      	ldrb	r0, [r5, r0]
 8004b56:	f7fb ff37 	bl	80009c8 <PE_Convert_SOPRxEvent>
 8004b5a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004b5c:	7809      	ldrb	r1, [r1, #0]
 8004b5e:	4281      	cmp	r1, r0
 8004b60:	d000      	beq.n	8004b64 <__iar_annotation$$branch+0x5ea>
 8004b62:	e245      	b.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004b64:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 8004b66:	0bc2      	lsrs	r2, r0, #15
 8004b68:	d176      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004b6a:	0b02      	lsrs	r2, r0, #12
 8004b6c:	0752      	lsls	r2, r2, #29
 8004b6e:	d012      	beq.n	8004b96 <__iar_annotation$$branch+0x61c>
 8004b70:	06c0      	lsls	r0, r0, #27
 8004b72:	0ec0      	lsrs	r0, r0, #27
 8004b74:	280f      	cmp	r0, #15
 8004b76:	d16f      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004b78:	2914      	cmp	r1, #20
 8004b7a:	d005      	beq.n	8004b88 <__iar_annotation$$branch+0x60e>
 8004b7c:	2014      	movs	r0, #20
 8004b7e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004b80:	7008      	strb	r0, [r1, #0]
 8004b82:	0028      	movs	r0, r5
 8004b84:	f7fb fee7 	bl	8000956 <PE_Clear_RxEvent>
 8004b88:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8004b8a:	7881      	ldrb	r1, [r0, #2]
 8004b8c:	06ca      	lsls	r2, r1, #27
 8004b8e:	0ed2      	lsrs	r2, r2, #27
 8004b90:	2a01      	cmp	r2, #1
 8004b92:	d161      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004b94:	098c      	lsrs	r4, r1, #6
 8004b96:	d100      	bne.n	8004b9a <__iar_annotation$$branch+0x620>
 8004b98:	e22a      	b.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004b9a:	68e9      	ldr	r1, [r5, #12]
 8004b9c:	6949      	ldr	r1, [r1, #20]
 8004b9e:	2900      	cmp	r1, #0
 8004ba0:	d100      	bne.n	8004ba4 <__iar_annotation$$branch+0x62a>
 8004ba2:	e2e3      	b.n	800516c <__iar_annotation$$branch+0xbf2>
 8004ba4:	2103      	movs	r1, #3
 8004ba6:	4021      	ands	r1, r4
 8004ba8:	2901      	cmp	r1, #1
 8004baa:	d000      	beq.n	8004bae <__iar_annotation$$branch+0x634>
 8004bac:	e2de      	b.n	800516c <__iar_annotation$$branch+0xbf2>
 8004bae:	aa0b      	add	r2, sp, #44	; 0x2c
 8004bb0:	1d81      	adds	r1, r0, #6
 8004bb2:	7c28      	ldrb	r0, [r5, #16]
 8004bb4:	f000 fc04 	bl	80053c0 <PE_SVDM_CheckIdentity>
 8004bb8:	2800      	cmp	r0, #0
 8004bba:	d108      	bne.n	8004bce <__iar_annotation$$branch+0x654>
 8004bbc:	ab0b      	add	r3, sp, #44	; 0x2c
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	2100      	movs	r1, #0
 8004bc2:	7c28      	ldrb	r0, [r5, #16]
 8004bc4:	68ec      	ldr	r4, [r5, #12]
 8004bc6:	6964      	ldr	r4, [r4, #20]
 8004bc8:	47a0      	blx	r4
 8004bca:	2151      	movs	r1, #81	; 0x51
 8004bcc:	e0ec      	b.n	8004da8 <__iar_annotation$$branch+0x82e>
 8004bce:	211b      	movs	r1, #27
 8004bd0:	e0ea      	b.n	8004da8 <__iar_annotation$$branch+0x82e>
 8004bd2:	6821      	ldr	r1, [r4, #0]
 8004bd4:	400e      	ands	r6, r1
 8004bd6:	6026      	str	r6, [r4, #0]
 8004bd8:	2102      	movs	r1, #2
 8004bda:	4030      	ands	r0, r6
 8004bdc:	4308      	orrs	r0, r1
 8004bde:	6020      	str	r0, [r4, #0]
 8004be0:	b280      	uxth	r0, r0
 8004be2:	22ff      	movs	r2, #255	; 0xff
 8004be4:	0612      	lsls	r2, r2, #24
 8004be6:	4302      	orrs	r2, r0
 8004be8:	6022      	str	r2, [r4, #0]
 8004bea:	0388      	lsls	r0, r1, #14
 8004bec:	4310      	orrs	r0, r2
 8004bee:	6020      	str	r0, [r4, #0]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	686b      	ldr	r3, [r5, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	095e      	lsrs	r6, r3, #5
 8004bf8:	4016      	ands	r6, r2
 8004bfa:	4b01      	ldr	r3, [pc, #4]	; (8004c00 <__iar_annotation$$branch+0x686>)
 8004bfc:	e006      	b.n	8004c0c <__iar_annotation$$branch+0x692>
 8004bfe:	bf00      	nop
 8004c00:	ffff9fff 	.word	0xffff9fff
 8004c04:	00000494 	.word	0x00000494
 8004c08:	000004ac 	.word	0x000004ac
 8004c0c:	4003      	ands	r3, r0
 8004c0e:	0370      	lsls	r0, r6, #13
 8004c10:	4318      	orrs	r0, r3
 8004c12:	6020      	str	r0, [r4, #0]
 8004c14:	4b7c      	ldr	r3, [pc, #496]	; (8004e08 <__iar_annotation$$branch+0x88e>)
 8004c16:	4003      	ands	r3, r0
 8004c18:	6023      	str	r3, [r4, #0]
 8004c1a:	6868      	ldr	r0, [r5, #4]
 8004c1c:	6800      	ldr	r0, [r0, #0]
 8004c1e:	0880      	lsrs	r0, r0, #2
 8004c20:	4002      	ands	r2, r0
 8004c22:	d002      	beq.n	8004c2a <__iar_annotation$$branch+0x6b0>
 8004c24:	6968      	ldr	r0, [r5, #20]
 8004c26:	0740      	lsls	r0, r0, #29
 8004c28:	0fc1      	lsrs	r1, r0, #31
 8004c2a:	9102      	str	r1, [sp, #8]
 8004c2c:	2089      	movs	r0, #137	; 0x89
 8004c2e:	9001      	str	r0, [sp, #4]
 8004c30:	2001      	movs	r0, #1
 8004c32:	9000      	str	r0, [sp, #0]
 8004c34:	0023      	movs	r3, r4
 8004c36:	220f      	movs	r2, #15
 8004c38:	2031      	movs	r0, #49	; 0x31
 8004c3a:	5c29      	ldrb	r1, [r5, r0]
 8004c3c:	0028      	movs	r0, r5
 8004c3e:	f7fc fc92 	bl	8001566 <PE_Send_DataMessage>
 8004c42:	2800      	cmp	r0, #0
 8004c44:	d172      	bne.n	8004d2c <__iar_annotation$$branch+0x7b2>
 8004c46:	2052      	movs	r0, #82	; 0x52
 8004c48:	e06c      	b.n	8004d24 <__iar_annotation$$branch+0x7aa>
 8004c4a:	2031      	movs	r0, #49	; 0x31
 8004c4c:	5c28      	ldrb	r0, [r5, r0]
 8004c4e:	f7fb febb 	bl	80009c8 <PE_Convert_SOPRxEvent>
 8004c52:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004c54:	7809      	ldrb	r1, [r1, #0]
 8004c56:	4281      	cmp	r1, r0
 8004c58:	d000      	beq.n	8004c5c <__iar_annotation$$branch+0x6e2>
 8004c5a:	e1c9      	b.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004c5c:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 8004c5e:	0bc2      	lsrs	r2, r0, #15
 8004c60:	d1fa      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004c62:	0b02      	lsrs	r2, r0, #12
 8004c64:	0752      	lsls	r2, r2, #29
 8004c66:	d06f      	beq.n	8004d48 <__iar_annotation$$branch+0x7ce>
 8004c68:	06c0      	lsls	r0, r0, #27
 8004c6a:	0ec0      	lsrs	r0, r0, #27
 8004c6c:	280f      	cmp	r0, #15
 8004c6e:	d1f3      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004c70:	2914      	cmp	r1, #20
 8004c72:	d005      	beq.n	8004c80 <__iar_annotation$$branch+0x706>
 8004c74:	2014      	movs	r0, #20
 8004c76:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004c78:	7008      	strb	r0, [r1, #0]
 8004c7a:	0028      	movs	r0, r5
 8004c7c:	f7fb fe6b 	bl	8000956 <PE_Clear_RxEvent>
 8004c80:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8004c82:	7881      	ldrb	r1, [r0, #2]
 8004c84:	06ca      	lsls	r2, r1, #27
 8004c86:	0ed2      	lsrs	r2, r2, #27
 8004c88:	2a02      	cmp	r2, #2
 8004c8a:	d1e5      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004c8c:	060c      	lsls	r4, r1, #24
 8004c8e:	d05b      	beq.n	8004d48 <__iar_annotation$$branch+0x7ce>
 8004c90:	68e9      	ldr	r1, [r5, #12]
 8004c92:	6989      	ldr	r1, [r1, #24]
 8004c94:	2900      	cmp	r1, #0
 8004c96:	d100      	bne.n	8004c9a <__iar_annotation$$branch+0x720>
 8004c98:	e268      	b.n	800516c <__iar_annotation$$branch+0xbf2>
 8004c9a:	aa0b      	add	r2, sp, #44	; 0x2c
 8004c9c:	1d81      	adds	r1, r0, #6
 8004c9e:	7c28      	ldrb	r0, [r5, #16]
 8004ca0:	f000 fc55 	bl	800554e <PE_SVDM_CheckSVIDs>
 8004ca4:	ab0b      	add	r3, sp, #44	; 0x2c
 8004ca6:	0fa2      	lsrs	r2, r4, #30
 8004ca8:	2031      	movs	r0, #49	; 0x31
 8004caa:	5c29      	ldrb	r1, [r5, r0]
 8004cac:	7c28      	ldrb	r0, [r5, #16]
 8004cae:	68ec      	ldr	r4, [r5, #12]
 8004cb0:	69a4      	ldr	r4, [r4, #24]
 8004cb2:	47a0      	blx	r4
 8004cb4:	2153      	movs	r1, #83	; 0x53
 8004cb6:	e077      	b.n	8004da8 <__iar_annotation$$branch+0x82e>
 8004cb8:	6821      	ldr	r1, [r4, #0]
 8004cba:	400e      	ands	r6, r1
 8004cbc:	6026      	str	r6, [r4, #0]
 8004cbe:	4030      	ands	r0, r6
 8004cc0:	2103      	movs	r1, #3
 8004cc2:	4301      	orrs	r1, r0
 8004cc4:	6021      	str	r1, [r4, #0]
 8004cc6:	8920      	ldrh	r0, [r4, #8]
 8004cc8:	b28a      	uxth	r2, r1
 8004cca:	0401      	lsls	r1, r0, #16
 8004ccc:	4311      	orrs	r1, r2
 8004cce:	6021      	str	r1, [r4, #0]
 8004cd0:	2080      	movs	r0, #128	; 0x80
 8004cd2:	0200      	lsls	r0, r0, #8
 8004cd4:	4308      	orrs	r0, r1
 8004cd6:	6020      	str	r0, [r4, #0]
 8004cd8:	2101      	movs	r1, #1
 8004cda:	686a      	ldr	r2, [r5, #4]
 8004cdc:	6812      	ldr	r2, [r2, #0]
 8004cde:	0952      	lsrs	r2, r2, #5
 8004ce0:	400a      	ands	r2, r1
 8004ce2:	4b9e      	ldr	r3, [pc, #632]	; (8004f5c <__iar_annotation$$branch+0x9e2>)
 8004ce4:	4003      	ands	r3, r0
 8004ce6:	0350      	lsls	r0, r2, #13
 8004ce8:	4318      	orrs	r0, r3
 8004cea:	6020      	str	r0, [r4, #0]
 8004cec:	4a46      	ldr	r2, [pc, #280]	; (8004e08 <__iar_annotation$$branch+0x88e>)
 8004cee:	4002      	ands	r2, r0
 8004cf0:	6022      	str	r2, [r4, #0]
 8004cf2:	6868      	ldr	r0, [r5, #4]
 8004cf4:	6800      	ldr	r0, [r0, #0]
 8004cf6:	0880      	lsrs	r0, r0, #2
 8004cf8:	4001      	ands	r1, r0
 8004cfa:	d003      	beq.n	8004d04 <__iar_annotation$$branch+0x78a>
 8004cfc:	6968      	ldr	r0, [r5, #20]
 8004cfe:	0741      	lsls	r1, r0, #29
 8004d00:	0fc8      	lsrs	r0, r1, #31
 8004d02:	e000      	b.n	8004d06 <__iar_annotation$$branch+0x78c>
 8004d04:	2002      	movs	r0, #2
 8004d06:	9002      	str	r0, [sp, #8]
 8004d08:	208b      	movs	r0, #139	; 0x8b
 8004d0a:	9001      	str	r0, [sp, #4]
 8004d0c:	2001      	movs	r0, #1
 8004d0e:	9000      	str	r0, [sp, #0]
 8004d10:	0023      	movs	r3, r4
 8004d12:	220f      	movs	r2, #15
 8004d14:	2031      	movs	r0, #49	; 0x31
 8004d16:	5c29      	ldrb	r1, [r5, r0]
 8004d18:	0028      	movs	r0, r5
 8004d1a:	f7fc fc24 	bl	8001566 <PE_Send_DataMessage>
 8004d1e:	2800      	cmp	r0, #0
 8004d20:	d104      	bne.n	8004d2c <__iar_annotation$$branch+0x7b2>
 8004d22:	2053      	movs	r0, #83	; 0x53
 8004d24:	7728      	strb	r0, [r5, #28]
 8004d26:	488e      	ldr	r0, [pc, #568]	; (8004f60 <__iar_annotation$$branch+0x9e6>)
 8004d28:	83e8      	strh	r0, [r5, #30]
 8004d2a:	9704      	str	r7, [sp, #16]
 8004d2c:	e296      	b.n	800525c <__iar_annotation$$branch+0xce2>
 8004d2e:	2031      	movs	r0, #49	; 0x31
 8004d30:	5c28      	ldrb	r0, [r5, r0]
 8004d32:	f7fb fe49 	bl	80009c8 <PE_Convert_SOPRxEvent>
 8004d36:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004d38:	7809      	ldrb	r1, [r1, #0]
 8004d3a:	4281      	cmp	r1, r0
 8004d3c:	d18c      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004d3e:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 8004d40:	0bc2      	lsrs	r2, r0, #15
 8004d42:	d189      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004d44:	0b02      	lsrs	r2, r0, #12
 8004d46:	0752      	lsls	r2, r2, #29
 8004d48:	d100      	bne.n	8004d4c <__iar_annotation$$branch+0x7d2>
 8004d4a:	e151      	b.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004d4c:	06c0      	lsls	r0, r0, #27
 8004d4e:	0ec0      	lsrs	r0, r0, #27
 8004d50:	280f      	cmp	r0, #15
 8004d52:	d000      	beq.n	8004d56 <__iar_annotation$$branch+0x7dc>
 8004d54:	e14c      	b.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004d56:	2914      	cmp	r1, #20
 8004d58:	d005      	beq.n	8004d66 <__iar_annotation$$branch+0x7ec>
 8004d5a:	2014      	movs	r0, #20
 8004d5c:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004d5e:	7008      	strb	r0, [r1, #0]
 8004d60:	0028      	movs	r0, r5
 8004d62:	f7fb fdf8 	bl	8000956 <PE_Clear_RxEvent>
 8004d66:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8004d68:	7881      	ldrb	r1, [r0, #2]
 8004d6a:	06ca      	lsls	r2, r1, #27
 8004d6c:	0ed2      	lsrs	r2, r2, #27
 8004d6e:	2a03      	cmp	r2, #3
 8004d70:	d1ef      	bne.n	8004d52 <__iar_annotation$$branch+0x7d8>
 8004d72:	098e      	lsrs	r6, r1, #6
 8004d74:	d0e8      	beq.n	8004d48 <__iar_annotation$$branch+0x7ce>
 8004d76:	68e9      	ldr	r1, [r5, #12]
 8004d78:	69c9      	ldr	r1, [r1, #28]
 8004d7a:	2900      	cmp	r1, #0
 8004d7c:	d017      	beq.n	8004dae <__iar_annotation$$branch+0x834>
 8004d7e:	ab0b      	add	r3, sp, #44	; 0x2c
 8004d80:	1d82      	adds	r2, r0, #6
 8004d82:	6820      	ldr	r0, [r4, #0]
 8004d84:	0c01      	lsrs	r1, r0, #16
 8004d86:	7c28      	ldrb	r0, [r5, #16]
 8004d88:	f000 fc22 	bl	80055d0 <PE_SVDM_CheckModes>
 8004d8c:	2403      	movs	r4, #3
 8004d8e:	ab0b      	add	r3, sp, #44	; 0x2c
 8004d90:	2203      	movs	r2, #3
 8004d92:	4032      	ands	r2, r6
 8004d94:	2031      	movs	r0, #49	; 0x31
 8004d96:	5c29      	ldrb	r1, [r5, r0]
 8004d98:	7c28      	ldrb	r0, [r5, #16]
 8004d9a:	68ef      	ldr	r7, [r5, #12]
 8004d9c:	69ff      	ldr	r7, [r7, #28]
 8004d9e:	47b8      	blx	r7
 8004da0:	4034      	ands	r4, r6
 8004da2:	2c01      	cmp	r4, #1
 8004da4:	d103      	bne.n	8004dae <__iar_annotation$$branch+0x834>
 8004da6:	2154      	movs	r1, #84	; 0x54
 8004da8:	7c28      	ldrb	r0, [r5, #16]
 8004daa:	f7fb fb69 	bl	8000480 <USBPD_PE_Notification>
 8004dae:	e1dd      	b.n	800516c <__iar_annotation$$branch+0xbf2>
 8004db0:	6821      	ldr	r1, [r4, #0]
 8004db2:	400e      	ands	r6, r1
 8004db4:	6026      	str	r6, [r4, #0]
 8004db6:	4030      	ands	r0, r6
 8004db8:	2104      	movs	r1, #4
 8004dba:	4301      	orrs	r1, r0
 8004dbc:	6021      	str	r1, [r4, #0]
 8004dbe:	8920      	ldrh	r0, [r4, #8]
 8004dc0:	b289      	uxth	r1, r1
 8004dc2:	0400      	lsls	r0, r0, #16
 8004dc4:	4308      	orrs	r0, r1
 8004dc6:	6020      	str	r0, [r4, #0]
 8004dc8:	2180      	movs	r1, #128	; 0x80
 8004dca:	0209      	lsls	r1, r1, #8
 8004dcc:	4301      	orrs	r1, r0
 8004dce:	6021      	str	r1, [r4, #0]
 8004dd0:	2001      	movs	r0, #1
 8004dd2:	686a      	ldr	r2, [r5, #4]
 8004dd4:	6812      	ldr	r2, [r2, #0]
 8004dd6:	0952      	lsrs	r2, r2, #5
 8004dd8:	4002      	ands	r2, r0
 8004dda:	4b60      	ldr	r3, [pc, #384]	; (8004f5c <__iar_annotation$$branch+0x9e2>)
 8004ddc:	400b      	ands	r3, r1
 8004dde:	0351      	lsls	r1, r2, #13
 8004de0:	4319      	orrs	r1, r3
 8004de2:	6021      	str	r1, [r4, #0]
 8004de4:	696a      	ldr	r2, [r5, #20]
 8004de6:	05d2      	lsls	r2, r2, #23
 8004de8:	0f52      	lsrs	r2, r2, #29
 8004dea:	4b07      	ldr	r3, [pc, #28]	; (8004e08 <__iar_annotation$$branch+0x88e>)
 8004dec:	400b      	ands	r3, r1
 8004dee:	0211      	lsls	r1, r2, #8
 8004df0:	4319      	orrs	r1, r3
 8004df2:	6021      	str	r1, [r4, #0]
 8004df4:	6869      	ldr	r1, [r5, #4]
 8004df6:	6809      	ldr	r1, [r1, #0]
 8004df8:	0889      	lsrs	r1, r1, #2
 8004dfa:	4008      	ands	r0, r1
 8004dfc:	d006      	beq.n	8004e0c <__iar_annotation$$branch+0x892>
 8004dfe:	6968      	ldr	r0, [r5, #20]
 8004e00:	0741      	lsls	r1, r0, #29
 8004e02:	0fc8      	lsrs	r0, r1, #31
 8004e04:	e003      	b.n	8004e0e <__iar_annotation$$branch+0x894>
 8004e06:	bf00      	nop
 8004e08:	fffff8ff 	.word	0xfffff8ff
 8004e0c:	2002      	movs	r0, #2
 8004e0e:	9002      	str	r0, [sp, #8]
 8004e10:	208c      	movs	r0, #140	; 0x8c
 8004e12:	9001      	str	r0, [sp, #4]
 8004e14:	2001      	movs	r0, #1
 8004e16:	9000      	str	r0, [sp, #0]
 8004e18:	0023      	movs	r3, r4
 8004e1a:	220f      	movs	r2, #15
 8004e1c:	2031      	movs	r0, #49	; 0x31
 8004e1e:	5c29      	ldrb	r1, [r5, r0]
 8004e20:	0028      	movs	r0, r5
 8004e22:	f7fc fba0 	bl	8001566 <PE_Send_DataMessage>
 8004e26:	2800      	cmp	r0, #0
 8004e28:	d000      	beq.n	8004e2c <__iar_annotation$$branch+0x8b2>
 8004e2a:	e217      	b.n	800525c <__iar_annotation$$branch+0xce2>
 8004e2c:	2054      	movs	r0, #84	; 0x54
 8004e2e:	7728      	strb	r0, [r5, #28]
 8004e30:	2134      	movs	r1, #52	; 0x34
 8004e32:	e08c      	b.n	8004f4e <__iar_annotation$$branch+0x9d4>
 8004e34:	2634      	movs	r6, #52	; 0x34
 8004e36:	2031      	movs	r0, #49	; 0x31
 8004e38:	5c28      	ldrb	r0, [r5, r0]
 8004e3a:	f7fb fdc5 	bl	80009c8 <PE_Convert_SOPRxEvent>
 8004e3e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004e40:	7809      	ldrb	r1, [r1, #0]
 8004e42:	4281      	cmp	r1, r0
 8004e44:	d144      	bne.n	8004ed0 <__iar_annotation$$branch+0x956>
 8004e46:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 8004e48:	0bc2      	lsrs	r2, r0, #15
 8004e4a:	d141      	bne.n	8004ed0 <__iar_annotation$$branch+0x956>
 8004e4c:	2707      	movs	r7, #7
 8004e4e:	0b02      	lsrs	r2, r0, #12
 8004e50:	423a      	tst	r2, r7
 8004e52:	d03d      	beq.n	8004ed0 <__iar_annotation$$branch+0x956>
 8004e54:	06c0      	lsls	r0, r0, #27
 8004e56:	0ec0      	lsrs	r0, r0, #27
 8004e58:	280f      	cmp	r0, #15
 8004e5a:	d139      	bne.n	8004ed0 <__iar_annotation$$branch+0x956>
 8004e5c:	2914      	cmp	r1, #20
 8004e5e:	d005      	beq.n	8004e6c <__iar_annotation$$branch+0x8f2>
 8004e60:	2014      	movs	r0, #20
 8004e62:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004e64:	7008      	strb	r0, [r1, #0]
 8004e66:	0028      	movs	r0, r5
 8004e68:	f7fb fd75 	bl	8000956 <PE_Clear_RxEvent>
 8004e6c:	2000      	movs	r0, #0
 8004e6e:	7728      	strb	r0, [r5, #28]
 8004e70:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8004e72:	7880      	ldrb	r0, [r0, #2]
 8004e74:	06c1      	lsls	r1, r0, #27
 8004e76:	0ec9      	lsrs	r1, r1, #27
 8004e78:	2904      	cmp	r1, #4
 8004e7a:	d129      	bne.n	8004ed0 <__iar_annotation$$branch+0x956>
 8004e7c:	0980      	lsrs	r0, r0, #6
 8004e7e:	d027      	beq.n	8004ed0 <__iar_annotation$$branch+0x956>
 8004e80:	9001      	str	r0, [sp, #4]
 8004e82:	488f      	ldr	r0, [pc, #572]	; (80050c0 <__iar_annotation$$branch+0xb46>)
 8004e84:	9901      	ldr	r1, [sp, #4]
 8004e86:	2901      	cmp	r1, #1
 8004e88:	d004      	beq.n	8004e94 <__iar_annotation$$branch+0x91a>
 8004e8a:	d30e      	bcc.n	8004eaa <__iar_annotation$$branch+0x930>
 8004e8c:	2903      	cmp	r1, #3
 8004e8e:	d008      	beq.n	8004ea2 <__iar_annotation$$branch+0x928>
 8004e90:	d302      	bcc.n	8004e98 <__iar_annotation$$branch+0x91e>
 8004e92:	e00a      	b.n	8004eaa <__iar_annotation$$branch+0x930>
 8004e94:	2635      	movs	r6, #53	; 0x35
 8004e96:	e008      	b.n	8004eaa <__iar_annotation$$branch+0x930>
 8004e98:	6969      	ldr	r1, [r5, #20]
 8004e9a:	4008      	ands	r0, r1
 8004e9c:	6168      	str	r0, [r5, #20]
 8004e9e:	2636      	movs	r6, #54	; 0x36
 8004ea0:	e003      	b.n	8004eaa <__iar_annotation$$branch+0x930>
 8004ea2:	6969      	ldr	r1, [r5, #20]
 8004ea4:	4008      	ands	r0, r1
 8004ea6:	6168      	str	r0, [r5, #20]
 8004ea8:	2637      	movs	r6, #55	; 0x37
 8004eaa:	0031      	movs	r1, r6
 8004eac:	7c28      	ldrb	r0, [r5, #16]
 8004eae:	f7fb fae7 	bl	8000480 <USBPD_PE_Notification>
 8004eb2:	68e8      	ldr	r0, [r5, #12]
 8004eb4:	6a06      	ldr	r6, [r0, #32]
 8004eb6:	2e00      	cmp	r6, #0
 8004eb8:	d009      	beq.n	8004ece <__iar_annotation$$branch+0x954>
 8004eba:	6820      	ldr	r0, [r4, #0]
 8004ebc:	0a01      	lsrs	r1, r0, #8
 8004ebe:	400f      	ands	r7, r1
 8004ec0:	9700      	str	r7, [sp, #0]
 8004ec2:	0c03      	lsrs	r3, r0, #16
 8004ec4:	9a01      	ldr	r2, [sp, #4]
 8004ec6:	2031      	movs	r0, #49	; 0x31
 8004ec8:	5c29      	ldrb	r1, [r5, r0]
 8004eca:	7c28      	ldrb	r0, [r5, #16]
 8004ecc:	47b0      	blx	r6
 8004ece:	e14d      	b.n	800516c <__iar_annotation$$branch+0xbf2>
 8004ed0:	5da8      	ldrb	r0, [r5, r6]
 8004ed2:	e08f      	b.n	8004ff4 <__iar_annotation$$branch+0xa7a>
 8004ed4:	6821      	ldr	r1, [r4, #0]
 8004ed6:	400e      	ands	r6, r1
 8004ed8:	6026      	str	r6, [r4, #0]
 8004eda:	4030      	ands	r0, r6
 8004edc:	2105      	movs	r1, #5
 8004ede:	4301      	orrs	r1, r0
 8004ee0:	6021      	str	r1, [r4, #0]
 8004ee2:	8920      	ldrh	r0, [r4, #8]
 8004ee4:	b289      	uxth	r1, r1
 8004ee6:	0400      	lsls	r0, r0, #16
 8004ee8:	4308      	orrs	r0, r1
 8004eea:	6020      	str	r0, [r4, #0]
 8004eec:	2180      	movs	r1, #128	; 0x80
 8004eee:	0209      	lsls	r1, r1, #8
 8004ef0:	4301      	orrs	r1, r0
 8004ef2:	6021      	str	r1, [r4, #0]
 8004ef4:	2001      	movs	r0, #1
 8004ef6:	686a      	ldr	r2, [r5, #4]
 8004ef8:	6812      	ldr	r2, [r2, #0]
 8004efa:	0952      	lsrs	r2, r2, #5
 8004efc:	4002      	ands	r2, r0
 8004efe:	4b17      	ldr	r3, [pc, #92]	; (8004f5c <__iar_annotation$$branch+0x9e2>)
 8004f00:	400b      	ands	r3, r1
 8004f02:	0351      	lsls	r1, r2, #13
 8004f04:	4319      	orrs	r1, r3
 8004f06:	6021      	str	r1, [r4, #0]
 8004f08:	696a      	ldr	r2, [r5, #20]
 8004f0a:	05d2      	lsls	r2, r2, #23
 8004f0c:	0f52      	lsrs	r2, r2, #29
 8004f0e:	4b6d      	ldr	r3, [pc, #436]	; (80050c4 <__iar_annotation$$branch+0xb4a>)
 8004f10:	400b      	ands	r3, r1
 8004f12:	0211      	lsls	r1, r2, #8
 8004f14:	4319      	orrs	r1, r3
 8004f16:	6021      	str	r1, [r4, #0]
 8004f18:	6869      	ldr	r1, [r5, #4]
 8004f1a:	6809      	ldr	r1, [r1, #0]
 8004f1c:	0889      	lsrs	r1, r1, #2
 8004f1e:	4008      	ands	r0, r1
 8004f20:	d003      	beq.n	8004f2a <__iar_annotation$$branch+0x9b0>
 8004f22:	6968      	ldr	r0, [r5, #20]
 8004f24:	0741      	lsls	r1, r0, #29
 8004f26:	0fc8      	lsrs	r0, r1, #31
 8004f28:	e000      	b.n	8004f2c <__iar_annotation$$branch+0x9b2>
 8004f2a:	2002      	movs	r0, #2
 8004f2c:	9002      	str	r0, [sp, #8]
 8004f2e:	208d      	movs	r0, #141	; 0x8d
 8004f30:	9001      	str	r0, [sp, #4]
 8004f32:	2001      	movs	r0, #1
 8004f34:	9000      	str	r0, [sp, #0]
 8004f36:	0023      	movs	r3, r4
 8004f38:	220f      	movs	r2, #15
 8004f3a:	2031      	movs	r0, #49	; 0x31
 8004f3c:	5c29      	ldrb	r1, [r5, r0]
 8004f3e:	0028      	movs	r0, r5
 8004f40:	f7fc fb11 	bl	8001566 <PE_Send_DataMessage>
 8004f44:	2800      	cmp	r0, #0
 8004f46:	d15e      	bne.n	8005006 <__iar_annotation$$branch+0xa8c>
 8004f48:	2055      	movs	r0, #85	; 0x55
 8004f4a:	7728      	strb	r0, [r5, #28]
 8004f4c:	2155      	movs	r1, #85	; 0x55
 8004f4e:	7c28      	ldrb	r0, [r5, #16]
 8004f50:	f7fb fa96 	bl	8000480 <USBPD_PE_Notification>
 8004f54:	48c3      	ldr	r0, [pc, #780]	; (8005264 <.text_19>)
 8004f56:	83e8      	strh	r0, [r5, #30]
 8004f58:	2032      	movs	r0, #50	; 0x32
 8004f5a:	e12c      	b.n	80051b6 <__iar_annotation$$branch+0xc3c>
 8004f5c:	ffff9fff 	.word	0xffff9fff
 8004f60:	0000801e 	.word	0x0000801e
 8004f64:	2031      	movs	r0, #49	; 0x31
 8004f66:	5c28      	ldrb	r0, [r5, r0]
 8004f68:	f7fb fd2e 	bl	80009c8 <PE_Convert_SOPRxEvent>
 8004f6c:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004f6e:	7809      	ldrb	r1, [r1, #0]
 8004f70:	4281      	cmp	r1, r0
 8004f72:	d13d      	bne.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004f74:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 8004f76:	0bc2      	lsrs	r2, r0, #15
 8004f78:	d13a      	bne.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004f7a:	2607      	movs	r6, #7
 8004f7c:	0b02      	lsrs	r2, r0, #12
 8004f7e:	4232      	tst	r2, r6
 8004f80:	d036      	beq.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004f82:	06c0      	lsls	r0, r0, #27
 8004f84:	0ec0      	lsrs	r0, r0, #27
 8004f86:	280f      	cmp	r0, #15
 8004f88:	d132      	bne.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004f8a:	2914      	cmp	r1, #20
 8004f8c:	d005      	beq.n	8004f9a <__iar_annotation$$branch+0xa20>
 8004f8e:	2014      	movs	r0, #20
 8004f90:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004f92:	7008      	strb	r0, [r1, #0]
 8004f94:	0028      	movs	r0, r5
 8004f96:	f7fb fcde 	bl	8000956 <PE_Clear_RxEvent>
 8004f9a:	2000      	movs	r0, #0
 8004f9c:	7728      	strb	r0, [r5, #28]
 8004f9e:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8004fa0:	7880      	ldrb	r0, [r0, #2]
 8004fa2:	06c1      	lsls	r1, r0, #27
 8004fa4:	0ec9      	lsrs	r1, r1, #27
 8004fa6:	2905      	cmp	r1, #5
 8004fa8:	d122      	bne.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004faa:	0980      	lsrs	r0, r0, #6
 8004fac:	d020      	beq.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004fae:	9001      	str	r0, [sp, #4]
 8004fb0:	2801      	cmp	r0, #1
 8004fb2:	d004      	beq.n	8004fbe <__iar_annotation$$branch+0xa44>
 8004fb4:	d309      	bcc.n	8004fca <__iar_annotation$$branch+0xa50>
 8004fb6:	2803      	cmp	r0, #3
 8004fb8:	d005      	beq.n	8004fc6 <__iar_annotation$$branch+0xa4c>
 8004fba:	d302      	bcc.n	8004fc2 <__iar_annotation$$branch+0xa48>
 8004fbc:	e005      	b.n	8004fca <__iar_annotation$$branch+0xa50>
 8004fbe:	2156      	movs	r1, #86	; 0x56
 8004fc0:	e004      	b.n	8004fcc <__iar_annotation$$branch+0xa52>
 8004fc2:	2157      	movs	r1, #87	; 0x57
 8004fc4:	e002      	b.n	8004fcc <__iar_annotation$$branch+0xa52>
 8004fc6:	2158      	movs	r1, #88	; 0x58
 8004fc8:	e000      	b.n	8004fcc <__iar_annotation$$branch+0xa52>
 8004fca:	2155      	movs	r1, #85	; 0x55
 8004fcc:	7c28      	ldrb	r0, [r5, #16]
 8004fce:	f7fb fa57 	bl	8000480 <USBPD_PE_Notification>
 8004fd2:	68e8      	ldr	r0, [r5, #12]
 8004fd4:	6a47      	ldr	r7, [r0, #36]	; 0x24
 8004fd6:	2f00      	cmp	r7, #0
 8004fd8:	d009      	beq.n	8004fee <__iar_annotation$$branch+0xa74>
 8004fda:	6820      	ldr	r0, [r4, #0]
 8004fdc:	0a01      	lsrs	r1, r0, #8
 8004fde:	400e      	ands	r6, r1
 8004fe0:	9600      	str	r6, [sp, #0]
 8004fe2:	0c03      	lsrs	r3, r0, #16
 8004fe4:	9a01      	ldr	r2, [sp, #4]
 8004fe6:	2031      	movs	r0, #49	; 0x31
 8004fe8:	5c29      	ldrb	r1, [r5, r0]
 8004fea:	7c28      	ldrb	r0, [r5, #16]
 8004fec:	47b8      	blx	r7
 8004fee:	e0bd      	b.n	800516c <__iar_annotation$$branch+0xbf2>
 8004ff0:	2034      	movs	r0, #52	; 0x34
 8004ff2:	5c28      	ldrb	r0, [r5, r0]
 8004ff4:	06c0      	lsls	r0, r0, #27
 8004ff6:	0ec0      	lsrs	r0, r0, #27
 8004ff8:	2810      	cmp	r0, #16
 8004ffa:	d100      	bne.n	8004ffe <__iar_annotation$$branch+0xa84>
 8004ffc:	e0bf      	b.n	800517e <__iar_annotation$$branch+0xc04>
 8004ffe:	8be8      	ldrh	r0, [r5, #30]
 8005000:	2180      	movs	r1, #128	; 0x80
 8005002:	0209      	lsls	r1, r1, #8
 8005004:	4288      	cmp	r0, r1
 8005006:	d000      	beq.n	800500a <__iar_annotation$$branch+0xa90>
 8005008:	e128      	b.n	800525c <__iar_annotation$$branch+0xce2>
 800500a:	e0d1      	b.n	80051b0 <__iar_annotation$$branch+0xc36>
 800500c:	2100      	movs	r1, #0
 800500e:	466a      	mov	r2, sp
 8005010:	7311      	strb	r1, [r2, #12]
 8005012:	6821      	ldr	r1, [r4, #0]
 8005014:	400e      	ands	r6, r1
 8005016:	6026      	str	r6, [r4, #0]
 8005018:	6861      	ldr	r1, [r4, #4]
 800501a:	4030      	ands	r0, r6
 800501c:	06c9      	lsls	r1, r1, #27
 800501e:	0ec9      	lsrs	r1, r1, #27
 8005020:	4301      	orrs	r1, r0
 8005022:	6021      	str	r1, [r4, #0]
 8005024:	8920      	ldrh	r0, [r4, #8]
 8005026:	b28a      	uxth	r2, r1
 8005028:	0401      	lsls	r1, r0, #16
 800502a:	4311      	orrs	r1, r2
 800502c:	6021      	str	r1, [r4, #0]
 800502e:	2080      	movs	r0, #128	; 0x80
 8005030:	0200      	lsls	r0, r0, #8
 8005032:	4308      	orrs	r0, r1
 8005034:	6020      	str	r0, [r4, #0]
 8005036:	2601      	movs	r6, #1
 8005038:	6869      	ldr	r1, [r5, #4]
 800503a:	6809      	ldr	r1, [r1, #0]
 800503c:	0949      	lsrs	r1, r1, #5
 800503e:	4031      	ands	r1, r6
 8005040:	4aaa      	ldr	r2, [pc, #680]	; (80052ec <.text_21>)
 8005042:	4002      	ands	r2, r0
 8005044:	0348      	lsls	r0, r1, #13
 8005046:	4310      	orrs	r0, r2
 8005048:	6020      	str	r0, [r4, #0]
 800504a:	491e      	ldr	r1, [pc, #120]	; (80050c4 <__iar_annotation$$branch+0xb4a>)
 800504c:	4001      	ands	r1, r0
 800504e:	0230      	lsls	r0, r6, #8
 8005050:	4308      	orrs	r0, r1
 8005052:	6020      	str	r0, [r4, #0]
 8005054:	9005      	str	r0, [sp, #20]
 8005056:	68e8      	ldr	r0, [r5, #12]
 8005058:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800505a:	9001      	str	r0, [sp, #4]
 800505c:	2800      	cmp	r0, #0
 800505e:	d00b      	beq.n	8005078 <__iar_annotation$$branch+0xafe>
 8005060:	a805      	add	r0, sp, #20
 8005062:	1d00      	adds	r0, r0, #4
 8005064:	9000      	str	r0, [sp, #0]
 8005066:	ab03      	add	r3, sp, #12
 8005068:	7820      	ldrb	r0, [r4, #0]
 800506a:	06c2      	lsls	r2, r0, #27
 800506c:	0ed2      	lsrs	r2, r2, #27
 800506e:	2031      	movs	r0, #49	; 0x31
 8005070:	5c29      	ldrb	r1, [r5, r0]
 8005072:	7c28      	ldrb	r0, [r5, #16]
 8005074:	9c01      	ldr	r4, [sp, #4]
 8005076:	47a0      	blx	r4
 8005078:	4668      	mov	r0, sp
 800507a:	7b00      	ldrb	r0, [r0, #12]
 800507c:	1c40      	adds	r0, r0, #1
 800507e:	4669      	mov	r1, sp
 8005080:	7308      	strb	r0, [r1, #12]
 8005082:	6868      	ldr	r0, [r5, #4]
 8005084:	6800      	ldr	r0, [r0, #0]
 8005086:	0880      	lsrs	r0, r0, #2
 8005088:	4006      	ands	r6, r0
 800508a:	d003      	beq.n	8005094 <__iar_annotation$$branch+0xb1a>
 800508c:	6968      	ldr	r0, [r5, #20]
 800508e:	0741      	lsls	r1, r0, #29
 8005090:	0fc8      	lsrs	r0, r1, #31
 8005092:	e000      	b.n	8005096 <__iar_annotation$$branch+0xb1c>
 8005094:	2002      	movs	r0, #2
 8005096:	9002      	str	r0, [sp, #8]
 8005098:	208f      	movs	r0, #143	; 0x8f
 800509a:	9001      	str	r0, [sp, #4]
 800509c:	4668      	mov	r0, sp
 800509e:	7b00      	ldrb	r0, [r0, #12]
 80050a0:	9000      	str	r0, [sp, #0]
 80050a2:	ab05      	add	r3, sp, #20
 80050a4:	220f      	movs	r2, #15
 80050a6:	2031      	movs	r0, #49	; 0x31
 80050a8:	5c29      	ldrb	r1, [r5, r0]
 80050aa:	0028      	movs	r0, r5
 80050ac:	f7fc fa5b 	bl	8001566 <PE_Send_DataMessage>
 80050b0:	2800      	cmp	r0, #0
 80050b2:	d104      	bne.n	80050be <__iar_annotation$$branch+0xb44>
 80050b4:	205a      	movs	r0, #90	; 0x5a
 80050b6:	7728      	strb	r0, [r5, #28]
 80050b8:	48bf      	ldr	r0, [pc, #764]	; (80053b8 <.text_23>)
 80050ba:	83e8      	strh	r0, [r5, #30]
 80050bc:	9704      	str	r7, [sp, #16]
 80050be:	e0ca      	b.n	8005256 <__iar_annotation$$branch+0xcdc>
 80050c0:	fffffe3f 	.word	0xfffffe3f
 80050c4:	fffff8ff 	.word	0xfffff8ff
 80050c8:	2607      	movs	r6, #7
 80050ca:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 80050cc:	0b00      	lsrs	r0, r0, #12
 80050ce:	2107      	movs	r1, #7
 80050d0:	4001      	ands	r1, r0
 80050d2:	1e48      	subs	r0, r1, #1
 80050d4:	4669      	mov	r1, sp
 80050d6:	7108      	strb	r0, [r1, #4]
 80050d8:	2031      	movs	r0, #49	; 0x31
 80050da:	5c28      	ldrb	r0, [r5, r0]
 80050dc:	f7fb fc74 	bl	80009c8 <PE_Convert_SOPRxEvent>
 80050e0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80050e2:	7809      	ldrb	r1, [r1, #0]
 80050e4:	4281      	cmp	r1, r0
 80050e6:	d144      	bne.n	8005172 <__iar_annotation$$branch+0xbf8>
 80050e8:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 80050ea:	0bc2      	lsrs	r2, r0, #15
 80050ec:	d141      	bne.n	8005172 <__iar_annotation$$branch+0xbf8>
 80050ee:	0b02      	lsrs	r2, r0, #12
 80050f0:	4232      	tst	r2, r6
 80050f2:	d03e      	beq.n	8005172 <__iar_annotation$$branch+0xbf8>
 80050f4:	06c0      	lsls	r0, r0, #27
 80050f6:	0ec0      	lsrs	r0, r0, #27
 80050f8:	280f      	cmp	r0, #15
 80050fa:	d13a      	bne.n	8005172 <__iar_annotation$$branch+0xbf8>
 80050fc:	2914      	cmp	r1, #20
 80050fe:	d005      	beq.n	800510c <__iar_annotation$$branch+0xb92>
 8005100:	2014      	movs	r0, #20
 8005102:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005104:	7008      	strb	r0, [r1, #0]
 8005106:	0028      	movs	r0, r5
 8005108:	f7fb fc25 	bl	8000956 <PE_Clear_RxEvent>
 800510c:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 800510e:	7880      	ldrb	r0, [r0, #2]
 8005110:	06c1      	lsls	r1, r0, #27
 8005112:	0ec9      	lsrs	r1, r1, #27
 8005114:	6862      	ldr	r2, [r4, #4]
 8005116:	4291      	cmp	r1, r2
 8005118:	d12b      	bne.n	8005172 <__iar_annotation$$branch+0xbf8>
 800511a:	0981      	lsrs	r1, r0, #6
 800511c:	d029      	beq.n	8005172 <__iar_annotation$$branch+0xbf8>
 800511e:	68e9      	ldr	r1, [r5, #12]
 8005120:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8005122:	2900      	cmp	r1, #0
 8005124:	d022      	beq.n	800516c <__iar_annotation$$branch+0xbf2>
 8005126:	2600      	movs	r6, #0
 8005128:	e011      	b.n	800514e <__iar_annotation$$branch+0xbd4>
 800512a:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 800512c:	00b2      	lsls	r2, r6, #2
 800512e:	188b      	adds	r3, r1, r2
 8005130:	799c      	ldrb	r4, [r3, #6]
 8005132:	79df      	ldrb	r7, [r3, #7]
 8005134:	023f      	lsls	r7, r7, #8
 8005136:	19e4      	adds	r4, r4, r7
 8005138:	3108      	adds	r1, #8
 800513a:	5c89      	ldrb	r1, [r1, r2]
 800513c:	0409      	lsls	r1, r1, #16
 800513e:	1861      	adds	r1, r4, r1
 8005140:	7a5a      	ldrb	r2, [r3, #9]
 8005142:	0612      	lsls	r2, r2, #24
 8005144:	1889      	adds	r1, r1, r2
 8005146:	aa05      	add	r2, sp, #20
 8005148:	00b3      	lsls	r3, r6, #2
 800514a:	50d1      	str	r1, [r2, r3]
 800514c:	1c76      	adds	r6, r6, #1
 800514e:	4669      	mov	r1, sp
 8005150:	7909      	ldrb	r1, [r1, #4]
 8005152:	428e      	cmp	r6, r1
 8005154:	d3e9      	bcc.n	800512a <__iar_annotation$$branch+0xbb0>
 8005156:	a905      	add	r1, sp, #20
 8005158:	9100      	str	r1, [sp, #0]
 800515a:	ab01      	add	r3, sp, #4
 800515c:	06c2      	lsls	r2, r0, #27
 800515e:	0ed2      	lsrs	r2, r2, #27
 8005160:	2031      	movs	r0, #49	; 0x31
 8005162:	5c29      	ldrb	r1, [r5, r0]
 8005164:	7c28      	ldrb	r0, [r5, #16]
 8005166:	68ec      	ldr	r4, [r5, #12]
 8005168:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 800516a:	47a0      	blx	r4
 800516c:	2000      	movs	r0, #0
 800516e:	83e8      	strh	r0, [r5, #30]
 8005170:	e01e      	b.n	80051b0 <__iar_annotation$$branch+0xc36>
 8005172:	2034      	movs	r0, #52	; 0x34
 8005174:	5c28      	ldrb	r0, [r5, r0]
 8005176:	06c0      	lsls	r0, r0, #27
 8005178:	0ec0      	lsrs	r0, r0, #27
 800517a:	2810      	cmp	r0, #16
 800517c:	d113      	bne.n	80051a6 <__iar_annotation$$branch+0xc2c>
 800517e:	981c      	ldr	r0, [sp, #112]	; 0x70
 8005180:	7800      	ldrb	r0, [r0, #0]
 8005182:	2814      	cmp	r0, #20
 8005184:	d005      	beq.n	8005192 <__iar_annotation$$branch+0xc18>
 8005186:	2014      	movs	r0, #20
 8005188:	991c      	ldr	r1, [sp, #112]	; 0x70
 800518a:	7008      	strb	r0, [r1, #0]
 800518c:	0028      	movs	r0, r5
 800518e:	f7fb fbe2 	bl	8000956 <PE_Clear_RxEvent>
 8005192:	2000      	movs	r0, #0
 8005194:	83e8      	strh	r0, [r5, #30]
 8005196:	2103      	movs	r1, #3
 8005198:	7469      	strb	r1, [r5, #17]
 800519a:	9004      	str	r0, [sp, #16]
 800519c:	2159      	movs	r1, #89	; 0x59
 800519e:	7c28      	ldrb	r0, [r5, #16]
 80051a0:	f7fb f96e 	bl	8000480 <USBPD_PE_Notification>
 80051a4:	e05a      	b.n	800525c <__iar_annotation$$branch+0xce2>
 80051a6:	8be8      	ldrh	r0, [r5, #30]
 80051a8:	2180      	movs	r1, #128	; 0x80
 80051aa:	0209      	lsls	r1, r1, #8
 80051ac:	4288      	cmp	r0, r1
 80051ae:	d155      	bne.n	800525c <__iar_annotation$$branch+0xce2>
 80051b0:	2003      	movs	r0, #3
 80051b2:	7468      	strb	r0, [r5, #17]
 80051b4:	2000      	movs	r0, #0
 80051b6:	9004      	str	r0, [sp, #16]
 80051b8:	e050      	b.n	800525c <__iar_annotation$$branch+0xce2>
 80051ba:	2100      	movs	r1, #0
 80051bc:	466a      	mov	r2, sp
 80051be:	7311      	strb	r1, [r2, #12]
 80051c0:	6821      	ldr	r1, [r4, #0]
 80051c2:	400e      	ands	r6, r1
 80051c4:	6026      	str	r6, [r4, #0]
 80051c6:	6861      	ldr	r1, [r4, #4]
 80051c8:	4030      	ands	r0, r6
 80051ca:	06c9      	lsls	r1, r1, #27
 80051cc:	0ec9      	lsrs	r1, r1, #27
 80051ce:	4301      	orrs	r1, r0
 80051d0:	6021      	str	r1, [r4, #0]
 80051d2:	8920      	ldrh	r0, [r4, #8]
 80051d4:	b28a      	uxth	r2, r1
 80051d6:	0401      	lsls	r1, r0, #16
 80051d8:	4311      	orrs	r1, r2
 80051da:	6021      	str	r1, [r4, #0]
 80051dc:	2080      	movs	r0, #128	; 0x80
 80051de:	0200      	lsls	r0, r0, #8
 80051e0:	4308      	orrs	r0, r1
 80051e2:	6020      	str	r0, [r4, #0]
 80051e4:	2601      	movs	r6, #1
 80051e6:	6869      	ldr	r1, [r5, #4]
 80051e8:	6809      	ldr	r1, [r1, #0]
 80051ea:	0949      	lsrs	r1, r1, #5
 80051ec:	4031      	ands	r1, r6
 80051ee:	4a3f      	ldr	r2, [pc, #252]	; (80052ec <.text_21>)
 80051f0:	4002      	ands	r2, r0
 80051f2:	0348      	lsls	r0, r1, #13
 80051f4:	4310      	orrs	r0, r2
 80051f6:	6020      	str	r0, [r4, #0]
 80051f8:	4970      	ldr	r1, [pc, #448]	; (80053bc <.text_24>)
 80051fa:	4001      	ands	r1, r0
 80051fc:	0230      	lsls	r0, r6, #8
 80051fe:	4308      	orrs	r0, r1
 8005200:	6020      	str	r0, [r4, #0]
 8005202:	9005      	str	r0, [sp, #20]
 8005204:	68e8      	ldr	r0, [r5, #12]
 8005206:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005208:	2b00      	cmp	r3, #0
 800520a:	d004      	beq.n	8005216 <__iar_annotation$$branch+0xc9c>
 800520c:	a805      	add	r0, sp, #20
 800520e:	1d02      	adds	r2, r0, #4
 8005210:	a903      	add	r1, sp, #12
 8005212:	7c28      	ldrb	r0, [r5, #16]
 8005214:	4798      	blx	r3
 8005216:	4668      	mov	r0, sp
 8005218:	7b00      	ldrb	r0, [r0, #12]
 800521a:	1c40      	adds	r0, r0, #1
 800521c:	4669      	mov	r1, sp
 800521e:	7308      	strb	r0, [r1, #12]
 8005220:	6868      	ldr	r0, [r5, #4]
 8005222:	6800      	ldr	r0, [r0, #0]
 8005224:	0880      	lsrs	r0, r0, #2
 8005226:	4006      	ands	r6, r0
 8005228:	d003      	beq.n	8005232 <__iar_annotation$$branch+0xcb8>
 800522a:	6968      	ldr	r0, [r5, #20]
 800522c:	0741      	lsls	r1, r0, #29
 800522e:	0fc8      	lsrs	r0, r1, #31
 8005230:	e000      	b.n	8005234 <__iar_annotation$$branch+0xcba>
 8005232:	2002      	movs	r0, #2
 8005234:	9002      	str	r0, [sp, #8]
 8005236:	2003      	movs	r0, #3
 8005238:	9001      	str	r0, [sp, #4]
 800523a:	4668      	mov	r0, sp
 800523c:	7b00      	ldrb	r0, [r0, #12]
 800523e:	9000      	str	r0, [sp, #0]
 8005240:	ab05      	add	r3, sp, #20
 8005242:	220f      	movs	r2, #15
 8005244:	2031      	movs	r0, #49	; 0x31
 8005246:	5c29      	ldrb	r1, [r5, r0]
 8005248:	0028      	movs	r0, r5
 800524a:	f7fc f98c 	bl	8001566 <PE_Send_DataMessage>
 800524e:	2800      	cmp	r0, #0
 8005250:	d101      	bne.n	8005256 <__iar_annotation$$branch+0xcdc>
 8005252:	205a      	movs	r0, #90	; 0x5a
 8005254:	7728      	strb	r0, [r5, #28]
 8005256:	2000      	movs	r0, #0
 8005258:	2132      	movs	r1, #50	; 0x32
 800525a:	5468      	strb	r0, [r5, r1]
 800525c:	9804      	ldr	r0, [sp, #16]
 800525e:	b01d      	add	sp, #116	; 0x74
 8005260:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08005264 <.text_19>:
 8005264:	00008032 	.word	0x00008032

08005268 <PE_StateMachine_UVDM>:
 8005268:	2914      	cmp	r1, #20
 800526a:	d000      	beq.n	800526e <PE_StateMachine_UVDM+0x6>
 800526c:	4770      	bx	lr
 800526e:	b570      	push	{r4, r5, r6, lr}
 8005270:	b08c      	sub	sp, #48	; 0x30
 8005272:	0004      	movs	r4, r0
 8005274:	68e0      	ldr	r0, [r4, #12]
 8005276:	2800      	cmp	r0, #0
 8005278:	d035      	beq.n	80052e6 <PE_StateMachine_UVDM+0x7e>
 800527a:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 800527c:	2800      	cmp	r0, #0
 800527e:	d032      	beq.n	80052e6 <PE_StateMachine_UVDM+0x7e>
 8005280:	2500      	movs	r5, #0
 8005282:	4669      	mov	r1, sp
 8005284:	730d      	strb	r5, [r1, #12]
 8005286:	a805      	add	r0, sp, #20
 8005288:	1d03      	adds	r3, r0, #4
 800528a:	aa03      	add	r2, sp, #12
 800528c:	a904      	add	r1, sp, #16
 800528e:	7c20      	ldrb	r0, [r4, #16]
 8005290:	68e6      	ldr	r6, [r4, #12]
 8005292:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
 8005294:	47b0      	blx	r6
 8005296:	9804      	ldr	r0, [sp, #16]
 8005298:	49cc      	ldr	r1, [pc, #816]	; (80055cc <.text_27>)
 800529a:	4001      	ands	r1, r0
 800529c:	9104      	str	r1, [sp, #16]
 800529e:	4668      	mov	r0, sp
 80052a0:	7b00      	ldrb	r0, [r0, #12]
 80052a2:	1c40      	adds	r0, r0, #1
 80052a4:	4669      	mov	r1, sp
 80052a6:	7308      	strb	r0, [r1, #12]
 80052a8:	9804      	ldr	r0, [sp, #16]
 80052aa:	9005      	str	r0, [sp, #20]
 80052ac:	6860      	ldr	r0, [r4, #4]
 80052ae:	6800      	ldr	r0, [r0, #0]
 80052b0:	0741      	lsls	r1, r0, #29
 80052b2:	0fc9      	lsrs	r1, r1, #31
 80052b4:	d003      	beq.n	80052be <PE_StateMachine_UVDM+0x56>
 80052b6:	6960      	ldr	r0, [r4, #20]
 80052b8:	0741      	lsls	r1, r0, #29
 80052ba:	0fc8      	lsrs	r0, r1, #31
 80052bc:	e000      	b.n	80052c0 <PE_StateMachine_UVDM+0x58>
 80052be:	2002      	movs	r0, #2
 80052c0:	9002      	str	r0, [sp, #8]
 80052c2:	2003      	movs	r0, #3
 80052c4:	9001      	str	r0, [sp, #4]
 80052c6:	4668      	mov	r0, sp
 80052c8:	7b00      	ldrb	r0, [r0, #12]
 80052ca:	9000      	str	r0, [sp, #0]
 80052cc:	ab05      	add	r3, sp, #20
 80052ce:	220f      	movs	r2, #15
 80052d0:	2031      	movs	r0, #49	; 0x31
 80052d2:	5c21      	ldrb	r1, [r4, r0]
 80052d4:	0020      	movs	r0, r4
 80052d6:	f7fc f946 	bl	8001566 <PE_Send_DataMessage>
 80052da:	2800      	cmp	r0, #0
 80052dc:	d101      	bne.n	80052e2 <PE_StateMachine_UVDM+0x7a>
 80052de:	2059      	movs	r0, #89	; 0x59
 80052e0:	7720      	strb	r0, [r4, #28]
 80052e2:	2032      	movs	r0, #50	; 0x32
 80052e4:	5425      	strb	r5, [r4, r0]
 80052e6:	b00c      	add	sp, #48	; 0x30
 80052e8:	bd70      	pop	{r4, r5, r6, pc}
	...

080052ec <.text_21>:
 80052ec:	ffff9fff 	.word	0xffff9fff

080052f0 <PE_Check_DataMessageVDM>:
 80052f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052f2:	2403      	movs	r4, #3
 80052f4:	2501      	movs	r5, #1
 80052f6:	6801      	ldr	r1, [r0, #0]
 80052f8:	6849      	ldr	r1, [r1, #4]
 80052fa:	0949      	lsrs	r1, r1, #5
 80052fc:	4029      	ands	r1, r5
 80052fe:	d01f      	beq.n	8005340 <PE_Check_DataMessageVDM+0x50>
 8005300:	68c1      	ldr	r1, [r0, #12]
 8005302:	2900      	cmp	r1, #0
 8005304:	d01c      	beq.n	8005340 <PE_Check_DataMessageVDM+0x50>
 8005306:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8005308:	788a      	ldrb	r2, [r1, #2]
 800530a:	78cb      	ldrb	r3, [r1, #3]
 800530c:	021b      	lsls	r3, r3, #8
 800530e:	18d2      	adds	r2, r2, r3
 8005310:	790b      	ldrb	r3, [r1, #4]
 8005312:	041b      	lsls	r3, r3, #16
 8005314:	18d2      	adds	r2, r2, r3
 8005316:	7949      	ldrb	r1, [r1, #5]
 8005318:	0609      	lsls	r1, r1, #24
 800531a:	1851      	adds	r1, r2, r1
 800531c:	9100      	str	r1, [sp, #0]
 800531e:	0bca      	lsrs	r2, r1, #15
 8005320:	402a      	ands	r2, r5
 8005322:	d014      	beq.n	800534e <PE_Check_DataMessageVDM+0x5e>
 8005324:	2394      	movs	r3, #148	; 0x94
 8005326:	009b      	lsls	r3, r3, #2
 8005328:	50c1      	str	r1, [r0, r3]
 800532a:	0989      	lsrs	r1, r1, #6
 800532c:	4021      	ands	r1, r4
 800532e:	d107      	bne.n	8005340 <PE_Check_DataMessageVDM+0x50>
 8005330:	6801      	ldr	r1, [r0, #0]
 8005332:	6849      	ldr	r1, [r1, #4]
 8005334:	0a09      	lsrs	r1, r1, #8
 8005336:	4029      	ands	r1, r5
 8005338:	d002      	beq.n	8005340 <PE_Check_DataMessageVDM+0x50>
 800533a:	f7ff f840 	bl	80043be <PE_Receive_SVDM>
 800533e:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8005340:	6841      	ldr	r1, [r0, #4]
 8005342:	6809      	ldr	r1, [r1, #0]
 8005344:	400c      	ands	r4, r1
 8005346:	2c02      	cmp	r4, #2
 8005348:	d134      	bne.n	80053b4 <PE_Check_DataMessageVDM+0xc4>
 800534a:	7445      	strb	r5, [r0, #17]
 800534c:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 800534e:	8e81      	ldrh	r1, [r0, #52]	; 0x34
 8005350:	0449      	lsls	r1, r1, #17
 8005352:	0f49      	lsrs	r1, r1, #29
 8005354:	1e49      	subs	r1, r1, #1
 8005356:	4ab1      	ldr	r2, [pc, #708]	; (800561c <.text_29>)
 8005358:	5481      	strb	r1, [r0, r2]
 800535a:	0006      	movs	r6, r0
 800535c:	2000      	movs	r0, #0
 800535e:	e00f      	b.n	8005380 <PE_Check_DataMessageVDM+0x90>
 8005360:	6bb1      	ldr	r1, [r6, #56]	; 0x38
 8005362:	0082      	lsls	r2, r0, #2
 8005364:	1889      	adds	r1, r1, r2
 8005366:	798a      	ldrb	r2, [r1, #6]
 8005368:	79cf      	ldrb	r7, [r1, #7]
 800536a:	023f      	lsls	r7, r7, #8
 800536c:	19d2      	adds	r2, r2, r7
 800536e:	7a0f      	ldrb	r7, [r1, #8]
 8005370:	043f      	lsls	r7, r7, #16
 8005372:	19d2      	adds	r2, r2, r7
 8005374:	7a49      	ldrb	r1, [r1, #9]
 8005376:	0609      	lsls	r1, r1, #24
 8005378:	1851      	adds	r1, r2, r1
 800537a:	0082      	lsls	r2, r0, #2
 800537c:	5099      	str	r1, [r3, r2]
 800537e:	1c40      	adds	r0, r0, #1
 8005380:	49a7      	ldr	r1, [pc, #668]	; (8005620 <.text_30>)
 8005382:	1873      	adds	r3, r6, r1
 8005384:	3118      	adds	r1, #24
 8005386:	1872      	adds	r2, r6, r1
 8005388:	7811      	ldrb	r1, [r2, #0]
 800538a:	4288      	cmp	r0, r1
 800538c:	d3e8      	bcc.n	8005360 <PE_Check_DataMessageVDM+0x70>
 800538e:	9900      	ldr	r1, [sp, #0]
 8005390:	68f0      	ldr	r0, [r6, #12]
 8005392:	2800      	cmp	r0, #0
 8005394:	d008      	beq.n	80053a8 <PE_Check_DataMessageVDM+0xb8>
 8005396:	6c07      	ldr	r7, [r0, #64]	; 0x40
 8005398:	2f00      	cmp	r7, #0
 800539a:	d005      	beq.n	80053a8 <PE_Check_DataMessageVDM+0xb8>
 800539c:	7c30      	ldrb	r0, [r6, #16]
 800539e:	47b8      	blx	r7
 80053a0:	2800      	cmp	r0, #0
 80053a2:	d101      	bne.n	80053a8 <PE_Check_DataMessageVDM+0xb8>
 80053a4:	7474      	strb	r4, [r6, #17]
 80053a6:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80053a8:	6870      	ldr	r0, [r6, #4]
 80053aa:	6800      	ldr	r0, [r0, #0]
 80053ac:	4004      	ands	r4, r0
 80053ae:	2c02      	cmp	r4, #2
 80053b0:	d100      	bne.n	80053b4 <PE_Check_DataMessageVDM+0xc4>
 80053b2:	7475      	strb	r5, [r6, #17]
 80053b4:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
	...

080053b8 <.text_23>:
 80053b8:	0000801e 	.word	0x0000801e

080053bc <.text_24>:
 80053bc:	fffff8ff 	.word	0xfffff8ff

080053c0 <PE_SVDM_CheckIdentity>:
 80053c0:	b5fc      	push	{r2, r3, r4, r5, r6, r7, lr}
 80053c2:	0003      	movs	r3, r0
 80053c4:	2000      	movs	r0, #0
 80053c6:	4c97      	ldr	r4, [pc, #604]	; (8005624 <.text_31>)
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	58e3      	ldr	r3, [r4, r3]
 80053cc:	9301      	str	r3, [sp, #4]
 80053ce:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80053d0:	045b      	lsls	r3, r3, #17
 80053d2:	0f5b      	lsrs	r3, r3, #29
 80053d4:	1e5c      	subs	r4, r3, #1
 80053d6:	b2e3      	uxtb	r3, r4
 80053d8:	2b03      	cmp	r3, #3
 80053da:	d200      	bcs.n	80053de <PE_SVDM_CheckIdentity+0x1e>
 80053dc:	e0b5      	b.n	800554a <PE_SVDM_CheckIdentity+0x18a>
 80053de:	000b      	movs	r3, r1
 80053e0:	7819      	ldrb	r1, [r3, #0]
 80053e2:	785d      	ldrb	r5, [r3, #1]
 80053e4:	022d      	lsls	r5, r5, #8
 80053e6:	1949      	adds	r1, r1, r5
 80053e8:	789d      	ldrb	r5, [r3, #2]
 80053ea:	042d      	lsls	r5, r5, #16
 80053ec:	1949      	adds	r1, r1, r5
 80053ee:	78dd      	ldrb	r5, [r3, #3]
 80053f0:	062d      	lsls	r5, r5, #24
 80053f2:	194d      	adds	r5, r1, r5
 80053f4:	6015      	str	r5, [r2, #0]
 80053f6:	7919      	ldrb	r1, [r3, #4]
 80053f8:	795e      	ldrb	r6, [r3, #5]
 80053fa:	0236      	lsls	r6, r6, #8
 80053fc:	1989      	adds	r1, r1, r6
 80053fe:	799e      	ldrb	r6, [r3, #6]
 8005400:	0436      	lsls	r6, r6, #16
 8005402:	1989      	adds	r1, r1, r6
 8005404:	79de      	ldrb	r6, [r3, #7]
 8005406:	0636      	lsls	r6, r6, #24
 8005408:	1989      	adds	r1, r1, r6
 800540a:	6051      	str	r1, [r2, #4]
 800540c:	2108      	movs	r1, #8
 800540e:	7a1e      	ldrb	r6, [r3, #8]
 8005410:	7a5f      	ldrb	r7, [r3, #9]
 8005412:	023f      	lsls	r7, r7, #8
 8005414:	19f6      	adds	r6, r6, r7
 8005416:	7a9f      	ldrb	r7, [r3, #10]
 8005418:	043f      	lsls	r7, r7, #16
 800541a:	19f6      	adds	r6, r6, r7
 800541c:	7adf      	ldrb	r7, [r3, #11]
 800541e:	063f      	lsls	r7, r7, #24
 8005420:	19f6      	adds	r6, r6, r7
 8005422:	6096      	str	r6, [r2, #8]
 8005424:	1ee4      	subs	r4, r4, #3
 8005426:	2620      	movs	r6, #32
 8005428:	5d97      	ldrb	r7, [r2, r6]
 800542a:	26e0      	movs	r6, #224	; 0xe0
 800542c:	403e      	ands	r6, r7
 800542e:	466f      	mov	r7, sp
 8005430:	703e      	strb	r6, [r7, #0]
 8005432:	466e      	mov	r6, sp
 8005434:	7836      	ldrb	r6, [r6, #0]
 8005436:	2720      	movs	r7, #32
 8005438:	55d6      	strb	r6, [r2, r7]
 800543a:	0626      	lsls	r6, r4, #24
 800543c:	d022      	beq.n	8005484 <PE_SVDM_CheckIdentity+0xc4>
 800543e:	1e66      	subs	r6, r4, #1
 8005440:	466f      	mov	r7, sp
 8005442:	707e      	strb	r6, [r7, #1]
 8005444:	00ae      	lsls	r6, r5, #2
 8005446:	0f76      	lsrs	r6, r6, #29
 8005448:	2e05      	cmp	r6, #5
 800544a:	d827      	bhi.n	800549c <PE_SVDM_CheckIdentity+0xdc>
 800544c:	a701      	add	r7, pc, #4	; (adr r7, 8005454 <PE_SVDM_CheckIdentity+0x94>)
 800544e:	5dbf      	ldrb	r7, [r7, r6]
 8005450:	44bf      	add	pc, r7
 8005452:	bf00      	nop
 8005454:	5a060632 	.word	0x5a060632
 8005458:	a680      	.short	0xa680
 800545a:	210c      	movs	r1, #12
 800545c:	466c      	mov	r4, sp
 800545e:	7824      	ldrb	r4, [r4, #0]
 8005460:	2608      	movs	r6, #8
 8005462:	4326      	orrs	r6, r4
 8005464:	2420      	movs	r4, #32
 8005466:	5516      	strb	r6, [r2, r4]
 8005468:	7b1c      	ldrb	r4, [r3, #12]
 800546a:	7b5e      	ldrb	r6, [r3, #13]
 800546c:	0236      	lsls	r6, r6, #8
 800546e:	19a4      	adds	r4, r4, r6
 8005470:	7b9e      	ldrb	r6, [r3, #14]
 8005472:	0436      	lsls	r6, r6, #16
 8005474:	19a4      	adds	r4, r4, r6
 8005476:	7bde      	ldrb	r6, [r3, #15]
 8005478:	0636      	lsls	r6, r6, #24
 800547a:	19a4      	adds	r4, r4, r6
 800547c:	6194      	str	r4, [r2, #24]
 800547e:	466c      	mov	r4, sp
 8005480:	7864      	ldrb	r4, [r4, #1]
 8005482:	0026      	movs	r6, r4
 8005484:	d062      	beq.n	800554c <PE_SVDM_CheckIdentity+0x18c>
 8005486:	9e01      	ldr	r6, [sp, #4]
 8005488:	8eb6      	ldrh	r6, [r6, #52]	; 0x34
 800548a:	0636      	lsls	r6, r6, #24
 800548c:	0fb6      	lsrs	r6, r6, #30
 800548e:	2e02      	cmp	r6, #2
 8005490:	d35c      	bcc.n	800554c <PE_SVDM_CheckIdentity+0x18c>
 8005492:	01ad      	lsls	r5, r5, #6
 8005494:	0f6d      	lsrs	r5, r5, #29
 8005496:	d059      	beq.n	800554c <PE_SVDM_CheckIdentity+0x18c>
 8005498:	1e6d      	subs	r5, r5, #1
 800549a:	2d02      	cmp	r5, #2
 800549c:	d855      	bhi.n	800554a <PE_SVDM_CheckIdentity+0x18a>
 800549e:	2520      	movs	r5, #32
 80054a0:	5d55      	ldrb	r5, [r2, r5]
 80054a2:	08ef      	lsrs	r7, r5, #3
 80054a4:	07ff      	lsls	r7, r7, #31
 80054a6:	d53b      	bpl.n	8005520 <PE_SVDM_CheckIdentity+0x160>
 80054a8:	3108      	adds	r1, #8
 80054aa:	1e64      	subs	r4, r4, #1
 80054ac:	e039      	b.n	8005522 <PE_SVDM_CheckIdentity+0x162>
 80054ae:	210c      	movs	r1, #12
 80054b0:	466c      	mov	r4, sp
 80054b2:	7824      	ldrb	r4, [r4, #0]
 80054b4:	2601      	movs	r6, #1
 80054b6:	4326      	orrs	r6, r4
 80054b8:	2420      	movs	r4, #32
 80054ba:	5516      	strb	r6, [r2, r4]
 80054bc:	7b1c      	ldrb	r4, [r3, #12]
 80054be:	7b5e      	ldrb	r6, [r3, #13]
 80054c0:	0236      	lsls	r6, r6, #8
 80054c2:	19a4      	adds	r4, r4, r6
 80054c4:	7b9e      	ldrb	r6, [r3, #14]
 80054c6:	0436      	lsls	r6, r6, #16
 80054c8:	19a4      	adds	r4, r4, r6
 80054ca:	7bde      	ldrb	r6, [r3, #15]
 80054cc:	0636      	lsls	r6, r6, #24
 80054ce:	19a4      	adds	r4, r4, r6
 80054d0:	60d4      	str	r4, [r2, #12]
 80054d2:	e7d4      	b.n	800547e <PE_SVDM_CheckIdentity+0xbe>
 80054d4:	210c      	movs	r1, #12
 80054d6:	466c      	mov	r4, sp
 80054d8:	7824      	ldrb	r4, [r4, #0]
 80054da:	2604      	movs	r6, #4
 80054dc:	4326      	orrs	r6, r4
 80054de:	2420      	movs	r4, #32
 80054e0:	5516      	strb	r6, [r2, r4]
 80054e2:	7b1c      	ldrb	r4, [r3, #12]
 80054e4:	7b5e      	ldrb	r6, [r3, #13]
 80054e6:	0236      	lsls	r6, r6, #8
 80054e8:	19a4      	adds	r4, r4, r6
 80054ea:	7b9e      	ldrb	r6, [r3, #14]
 80054ec:	0436      	lsls	r6, r6, #16
 80054ee:	19a4      	adds	r4, r4, r6
 80054f0:	7bde      	ldrb	r6, [r3, #15]
 80054f2:	0636      	lsls	r6, r6, #24
 80054f4:	19a4      	adds	r4, r4, r6
 80054f6:	6154      	str	r4, [r2, #20]
 80054f8:	e7c1      	b.n	800547e <PE_SVDM_CheckIdentity+0xbe>
 80054fa:	210c      	movs	r1, #12
 80054fc:	466c      	mov	r4, sp
 80054fe:	7824      	ldrb	r4, [r4, #0]
 8005500:	2602      	movs	r6, #2
 8005502:	4326      	orrs	r6, r4
 8005504:	2420      	movs	r4, #32
 8005506:	5516      	strb	r6, [r2, r4]
 8005508:	7b1c      	ldrb	r4, [r3, #12]
 800550a:	7b5e      	ldrb	r6, [r3, #13]
 800550c:	0236      	lsls	r6, r6, #8
 800550e:	19a4      	adds	r4, r4, r6
 8005510:	7b9e      	ldrb	r6, [r3, #14]
 8005512:	0436      	lsls	r6, r6, #16
 8005514:	19a4      	adds	r4, r4, r6
 8005516:	7bde      	ldrb	r6, [r3, #15]
 8005518:	0636      	lsls	r6, r6, #24
 800551a:	19a4      	adds	r4, r4, r6
 800551c:	6114      	str	r4, [r2, #16]
 800551e:	e7ae      	b.n	800547e <PE_SVDM_CheckIdentity+0xbe>
 8005520:	1d09      	adds	r1, r1, #4
 8005522:	b2e4      	uxtb	r4, r4
 8005524:	2c01      	cmp	r4, #1
 8005526:	d110      	bne.n	800554a <PE_SVDM_CheckIdentity+0x18a>
 8005528:	2410      	movs	r4, #16
 800552a:	432c      	orrs	r4, r5
 800552c:	2520      	movs	r5, #32
 800552e:	5554      	strb	r4, [r2, r5]
 8005530:	1859      	adds	r1, r3, r1
 8005532:	780b      	ldrb	r3, [r1, #0]
 8005534:	784c      	ldrb	r4, [r1, #1]
 8005536:	0224      	lsls	r4, r4, #8
 8005538:	191b      	adds	r3, r3, r4
 800553a:	788c      	ldrb	r4, [r1, #2]
 800553c:	0424      	lsls	r4, r4, #16
 800553e:	191b      	adds	r3, r3, r4
 8005540:	78c9      	ldrb	r1, [r1, #3]
 8005542:	0609      	lsls	r1, r1, #24
 8005544:	1859      	adds	r1, r3, r1
 8005546:	61d1      	str	r1, [r2, #28]
 8005548:	bdf6      	pop	{r1, r2, r4, r5, r6, r7, pc}
 800554a:	2002      	movs	r0, #2
 800554c:	bdf6      	pop	{r1, r2, r4, r5, r6, r7, pc}

0800554e <PE_SVDM_CheckSVIDs>:
 800554e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005550:	4b34      	ldr	r3, [pc, #208]	; (8005624 <.text_31>)
 8005552:	0080      	lsls	r0, r0, #2
 8005554:	5818      	ldr	r0, [r3, r0]
 8005556:	8e80      	ldrh	r0, [r0, #52]	; 0x34
 8005558:	0440      	lsls	r0, r0, #17
 800555a:	0f40      	lsrs	r0, r0, #29
 800555c:	1e46      	subs	r6, r0, #1
 800555e:	b2f6      	uxtb	r6, r6
 8005560:	2000      	movs	r0, #0
 8005562:	2500      	movs	r5, #0
 8005564:	7610      	strb	r0, [r2, #24]
 8005566:	7650      	strb	r0, [r2, #25]
 8005568:	000b      	movs	r3, r1
 800556a:	0014      	movs	r4, r2
 800556c:	0031      	movs	r1, r6
 800556e:	5c1a      	ldrb	r2, [r3, r0]
 8005570:	1c5e      	adds	r6, r3, #1
 8005572:	5c36      	ldrb	r6, [r6, r0]
 8005574:	0236      	lsls	r6, r6, #8
 8005576:	1992      	adds	r2, r2, r6
 8005578:	7e26      	ldrb	r6, [r4, #24]
 800557a:	0076      	lsls	r6, r6, #1
 800557c:	53a2      	strh	r2, [r4, r6]
 800557e:	7e26      	ldrb	r6, [r4, #24]
 8005580:	2201      	movs	r2, #1
 8005582:	0077      	lsls	r7, r6, #1
 8005584:	5be7      	ldrh	r7, [r4, r7]
 8005586:	2f00      	cmp	r7, #0
 8005588:	d002      	beq.n	8005590 <PE_SVDM_CheckSVIDs+0x42>
 800558a:	1c76      	adds	r6, r6, #1
 800558c:	7626      	strb	r6, [r4, #24]
 800558e:	e001      	b.n	8005594 <PE_SVDM_CheckSVIDs+0x46>
 8005590:	2501      	movs	r5, #1
 8005592:	7662      	strb	r2, [r4, #25]
 8005594:	1c80      	adds	r0, r0, #2
 8005596:	b2c0      	uxtb	r0, r0
 8005598:	5c1e      	ldrb	r6, [r3, r0]
 800559a:	1c5f      	adds	r7, r3, #1
 800559c:	5c3f      	ldrb	r7, [r7, r0]
 800559e:	023f      	lsls	r7, r7, #8
 80055a0:	19f6      	adds	r6, r6, r7
 80055a2:	7e27      	ldrb	r7, [r4, #24]
 80055a4:	007f      	lsls	r7, r7, #1
 80055a6:	53e6      	strh	r6, [r4, r7]
 80055a8:	7e26      	ldrb	r6, [r4, #24]
 80055aa:	0077      	lsls	r7, r6, #1
 80055ac:	5be7      	ldrh	r7, [r4, r7]
 80055ae:	2f00      	cmp	r7, #0
 80055b0:	d002      	beq.n	80055b8 <PE_SVDM_CheckSVIDs+0x6a>
 80055b2:	1c76      	adds	r6, r6, #1
 80055b4:	7626      	strb	r6, [r4, #24]
 80055b6:	e001      	b.n	80055bc <PE_SVDM_CheckSVIDs+0x6e>
 80055b8:	2501      	movs	r5, #1
 80055ba:	7662      	strb	r2, [r4, #25]
 80055bc:	1c80      	adds	r0, r0, #2
 80055be:	b2c0      	uxtb	r0, r0
 80055c0:	008a      	lsls	r2, r1, #2
 80055c2:	4290      	cmp	r0, r2
 80055c4:	d201      	bcs.n	80055ca <PE_SVDM_CheckSVIDs+0x7c>
 80055c6:	002a      	movs	r2, r5
 80055c8:	d0d1      	beq.n	800556e <PE_SVDM_CheckSVIDs+0x20>
 80055ca:	bdf0      	pop	{r4, r5, r6, r7, pc}

080055cc <.text_27>:
 80055cc:	ffff7fff 	.word	0xffff7fff

080055d0 <PE_SVDM_CheckModes>:
 80055d0:	b530      	push	{r4, r5, lr}
 80055d2:	4c14      	ldr	r4, [pc, #80]	; (8005624 <.text_31>)
 80055d4:	0080      	lsls	r0, r0, #2
 80055d6:	5820      	ldr	r0, [r4, r0]
 80055d8:	8e80      	ldrh	r0, [r0, #52]	; 0x34
 80055da:	0440      	lsls	r0, r0, #17
 80055dc:	0f40      	lsrs	r0, r0, #29
 80055de:	1e40      	subs	r0, r0, #1
 80055e0:	b2c0      	uxtb	r0, r0
 80055e2:	2400      	movs	r4, #0
 80055e4:	8399      	strh	r1, [r3, #28]
 80055e6:	601c      	str	r4, [r3, #0]
 80055e8:	5d11      	ldrb	r1, [r2, r4]
 80055ea:	1915      	adds	r5, r2, r4
 80055ec:	786d      	ldrb	r5, [r5, #1]
 80055ee:	022d      	lsls	r5, r5, #8
 80055f0:	1949      	adds	r1, r1, r5
 80055f2:	1915      	adds	r5, r2, r4
 80055f4:	78ad      	ldrb	r5, [r5, #2]
 80055f6:	042d      	lsls	r5, r5, #16
 80055f8:	1949      	adds	r1, r1, r5
 80055fa:	1915      	adds	r5, r2, r4
 80055fc:	78ed      	ldrb	r5, [r5, #3]
 80055fe:	062d      	lsls	r5, r5, #24
 8005600:	1949      	adds	r1, r1, r5
 8005602:	681d      	ldr	r5, [r3, #0]
 8005604:	00ad      	lsls	r5, r5, #2
 8005606:	195d      	adds	r5, r3, r5
 8005608:	6069      	str	r1, [r5, #4]
 800560a:	6819      	ldr	r1, [r3, #0]
 800560c:	1c49      	adds	r1, r1, #1
 800560e:	6019      	str	r1, [r3, #0]
 8005610:	1d24      	adds	r4, r4, #4
 8005612:	b2e4      	uxtb	r4, r4
 8005614:	0081      	lsls	r1, r0, #2
 8005616:	428c      	cmp	r4, r1
 8005618:	d3e6      	bcc.n	80055e8 <PE_SVDM_CheckModes+0x18>
 800561a:	bd30      	pop	{r4, r5, pc}

0800561c <.text_29>:
 800561c:	000004ac 	.word	0x000004ac

08005620 <.text_30>:
 8005620:	00000494 	.word	0x00000494

08005624 <.text_31>:
 8005624:	2000052c 	.word	0x2000052c

08005628 <USBPD_PRL_TimerCounter>:
 8005628:	4954      	ldr	r1, [pc, #336]	; (800577c <.text_15>)
 800562a:	0080      	lsls	r0, r0, #2
 800562c:	1808      	adds	r0, r1, r0
 800562e:	6801      	ldr	r1, [r0, #0]
 8005630:	790a      	ldrb	r2, [r1, #4]
 8005632:	2a00      	cmp	r2, #0
 8005634:	d002      	beq.n	800563c <USBPD_PRL_TimerCounter+0x14>
 8005636:	790a      	ldrb	r2, [r1, #4]
 8005638:	1e52      	subs	r2, r2, #1
 800563a:	710a      	strb	r2, [r1, #4]
 800563c:	6800      	ldr	r0, [r0, #0]
 800563e:	7841      	ldrb	r1, [r0, #1]
 8005640:	2900      	cmp	r1, #0
 8005642:	d001      	beq.n	8005648 <USBPD_PRL_TimerCounter+0x20>
 8005644:	1e49      	subs	r1, r1, #1
 8005646:	7041      	strb	r1, [r0, #1]
 8005648:	4770      	bx	lr
	...

0800564c <USBPD_PRL_Init>:
 800564c:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 800564e:	b081      	sub	sp, #4
 8005650:	0014      	movs	r4, r2
 8005652:	001d      	movs	r5, r3
 8005654:	2616      	movs	r6, #22
 8005656:	209c      	movs	r0, #156	; 0x9c
 8005658:	0040      	lsls	r0, r0, #1
 800565a:	f020 ffff 	bl	802665c <malloc>
 800565e:	0007      	movs	r7, r0
 8005660:	d01e      	beq.n	80056a0 <USBPD_PRL_Init+0x54>
 8005662:	9e02      	ldr	r6, [sp, #8]
 8005664:	219c      	movs	r1, #156	; 0x9c
 8005666:	0049      	lsls	r1, r1, #1
 8005668:	f022 f9de 	bl	8027a28 <__aeabi_memclr>
 800566c:	220f      	movs	r2, #15
 800566e:	2103      	movs	r1, #3
 8005670:	1db8      	adds	r0, r7, #6
 8005672:	f022 f9d2 	bl	8027a1a <__aeabi_memset>
 8005676:	4841      	ldr	r0, [pc, #260]	; (800577c <.text_15>)
 8005678:	4669      	mov	r1, sp
 800567a:	7909      	ldrb	r1, [r1, #4]
 800567c:	0089      	lsls	r1, r1, #2
 800567e:	5047      	str	r7, [r0, r1]
 8005680:	62bc      	str	r4, [r7, #40]	; 0x28
 8005682:	62fd      	str	r5, [r7, #44]	; 0x2c
 8005684:	2001      	movs	r0, #1
 8005686:	9000      	str	r0, [sp, #0]
 8005688:	6870      	ldr	r0, [r6, #4]
 800568a:	0743      	lsls	r3, r0, #29
 800568c:	0fdb      	lsrs	r3, r3, #31
 800568e:	003a      	movs	r2, r7
 8005690:	3230      	adds	r2, #48	; 0x30
 8005692:	bf00      	nop
 8005694:	a103      	add	r1, pc, #12	; (adr r1, 80056a4 <USBPD_PRL_Init::PRL_PhyCallbacks>)
 8005696:	4668      	mov	r0, sp
 8005698:	7900      	ldrb	r0, [r0, #4]
 800569a:	f011 fc19 	bl	8016ed0 <USBPD_PHY_Init>
 800569e:	0006      	movs	r6, r0
 80056a0:	0030      	movs	r0, r6
 80056a2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080056a4 <USBPD_PRL_Init::PRL_PhyCallbacks>:
 80056a4:	5cdd 0800 6035 0800 608f 0800 60a9 0800     .\..5`...`...`..
 80056b4:	60b1 0800 579d 0800                         .`...W..

080056bc <USBPD_PRL_GetMemoryConsumption>:
 80056bc:	20ea      	movs	r0, #234	; 0xea
 80056be:	0080      	lsls	r0, r0, #2
 80056c0:	4770      	bx	lr

080056c2 <USBPD_PRL_SetHeader>:
 80056c2:	b530      	push	{r4, r5, lr}
 80056c4:	4c2d      	ldr	r4, [pc, #180]	; (800577c <.text_15>)
 80056c6:	0080      	lsls	r0, r0, #2
 80056c8:	5820      	ldr	r0, [r4, r0]
 80056ca:	8a44      	ldrh	r4, [r0, #18]
 80056cc:	4d2c      	ldr	r5, [pc, #176]	; (8005780 <.text_16>)
 80056ce:	4025      	ands	r5, r4
 80056d0:	0209      	lsls	r1, r1, #8
 80056d2:	2480      	movs	r4, #128	; 0x80
 80056d4:	0064      	lsls	r4, r4, #1
 80056d6:	4021      	ands	r1, r4
 80056d8:	4329      	orrs	r1, r5
 80056da:	8241      	strh	r1, [r0, #18]
 80056dc:	4c29      	ldr	r4, [pc, #164]	; (8005784 <.text_17>)
 80056de:	400c      	ands	r4, r1
 80056e0:	0151      	lsls	r1, r2, #5
 80056e2:	2220      	movs	r2, #32
 80056e4:	4011      	ands	r1, r2
 80056e6:	4321      	orrs	r1, r4
 80056e8:	8241      	strh	r1, [r0, #18]
 80056ea:	4a27      	ldr	r2, [pc, #156]	; (8005788 <.text_18>)
 80056ec:	400a      	ands	r2, r1
 80056ee:	0199      	lsls	r1, r3, #6
 80056f0:	23c0      	movs	r3, #192	; 0xc0
 80056f2:	400b      	ands	r3, r1
 80056f4:	4313      	orrs	r3, r2
 80056f6:	8243      	strh	r3, [r0, #18]
 80056f8:	bd30      	pop	{r4, r5, pc}

080056fa <USBPD_PRL_SetHeaderPowerRole>:
 80056fa:	4a20      	ldr	r2, [pc, #128]	; (800577c <.text_15>)
 80056fc:	0080      	lsls	r0, r0, #2
 80056fe:	5810      	ldr	r0, [r2, r0]
 8005700:	8a42      	ldrh	r2, [r0, #18]
 8005702:	4b1f      	ldr	r3, [pc, #124]	; (8005780 <.text_16>)
 8005704:	4013      	ands	r3, r2
 8005706:	0209      	lsls	r1, r1, #8
 8005708:	2280      	movs	r2, #128	; 0x80
 800570a:	0052      	lsls	r2, r2, #1
 800570c:	e007      	b.n	800571e <.text_10>

0800570e <USBPD_PRL_SetHeaderDataRole>:
 800570e:	4a1b      	ldr	r2, [pc, #108]	; (800577c <.text_15>)
 8005710:	0080      	lsls	r0, r0, #2
 8005712:	5810      	ldr	r0, [r2, r0]
 8005714:	8a42      	ldrh	r2, [r0, #18]
 8005716:	4b1b      	ldr	r3, [pc, #108]	; (8005784 <.text_17>)
 8005718:	4013      	ands	r3, r2
 800571a:	0149      	lsls	r1, r1, #5
 800571c:	2220      	movs	r2, #32

0800571e <.text_10>:
 800571e:	4011      	ands	r1, r2
 8005720:	4319      	orrs	r1, r3
 8005722:	8241      	strh	r1, [r0, #18]
 8005724:	4770      	bx	lr

08005726 <USBPD_PRL_SetHeaderSpecification>:
 8005726:	4a15      	ldr	r2, [pc, #84]	; (800577c <.text_15>)
 8005728:	0080      	lsls	r0, r0, #2
 800572a:	5810      	ldr	r0, [r2, r0]
 800572c:	8a42      	ldrh	r2, [r0, #18]
 800572e:	4b16      	ldr	r3, [pc, #88]	; (8005788 <.text_18>)
 8005730:	4013      	ands	r3, r2
 8005732:	0189      	lsls	r1, r1, #6
 8005734:	22c0      	movs	r2, #192	; 0xc0
 8005736:	400a      	ands	r2, r1
 8005738:	431a      	orrs	r2, r3
 800573a:	8242      	strh	r2, [r0, #18]
 800573c:	4770      	bx	lr

0800573e <USBPD_PRL_CBL_SetHeaderSpecification>:
 800573e:	4a0f      	ldr	r2, [pc, #60]	; (800577c <.text_15>)
 8005740:	0080      	lsls	r0, r0, #2
 8005742:	5810      	ldr	r0, [r2, r0]
 8005744:	018a      	lsls	r2, r1, #6
 8005746:	21c0      	movs	r1, #192	; 0xc0
 8005748:	4011      	ands	r1, r2
 800574a:	4a0f      	ldr	r2, [pc, #60]	; (8005788 <.text_18>)
 800574c:	8a83      	ldrh	r3, [r0, #20]
 800574e:	4013      	ands	r3, r2
 8005750:	430b      	orrs	r3, r1
 8005752:	8283      	strh	r3, [r0, #20]
 8005754:	8ac3      	ldrh	r3, [r0, #22]
 8005756:	401a      	ands	r2, r3
 8005758:	4311      	orrs	r1, r2
 800575a:	82c1      	strh	r1, [r0, #22]
 800575c:	4770      	bx	lr

0800575e <USBPD_PRL_SRCSetSinkNG>:
 800575e:	b580      	push	{r7, lr}
 8005760:	f011 fcab 	bl	80170ba <USBPD_PHY_SetResistor_SinkTxNG>
 8005764:	bd01      	pop	{r0, pc}

08005766 <USBPD_PRL_SRCReleaseSinkNG>:
 8005766:	b510      	push	{r4, lr}
 8005768:	0004      	movs	r4, r0
 800576a:	f011 fcb5 	bl	80170d8 <USBPD_PHY_SetResistor_SinkTxOK>
 800576e:	2000      	movs	r0, #0
 8005770:	4902      	ldr	r1, [pc, #8]	; (800577c <.text_15>)
 8005772:	00a2      	lsls	r2, r4, #2
 8005774:	5889      	ldr	r1, [r1, r2]
 8005776:	7148      	strb	r0, [r1, #5]
 8005778:	bd10      	pop	{r4, pc}
	...

0800577c <.text_15>:
 800577c:	20000538 	.word	0x20000538

08005780 <.text_16>:
 8005780:	0000feff 	.word	0x0000feff

08005784 <.text_17>:
 8005784:	0000ffdf 	.word	0x0000ffdf

08005788 <.text_18>:
 8005788:	0000ff3f 	.word	0x0000ff3f

0800578c <USBPD_PRL_IsResistor_SinkTxOK>:
 800578c:	b580      	push	{r7, lr}
 800578e:	f011 fcc9 	bl	8017124 <USBPD_PHY_IsResistor_SinkTxOk>
 8005792:	bd02      	pop	{r1, pc}

08005794 <USBPD_PRL_FastRoleSwapSignalling>:
 8005794:	b580      	push	{r7, lr}
 8005796:	f011 fcd5 	bl	8017144 <USBPD_PHY_FastRoleSwapSignalling>
 800579a:	bd01      	pop	{r0, pc}

0800579c <PRL_FastRoleSwapReception>:
 800579c:	b580      	push	{r7, lr}
 800579e:	f7fb fa4d 	bl	8000c3c <PE_PRL_FastRoleSwapReception>
 80057a2:	bd01      	pop	{r0, pc}

080057a4 <USBPD_PRL_SOPCapability>:
 80057a4:	b580      	push	{r7, lr}
 80057a6:	f011 fca7 	bl	80170f8 <USBPD_PHY_SOPSupported>
 80057aa:	bd01      	pop	{r0, pc}

080057ac <USBPD_PRL_SendMessage>:
 80057ac:	b5f5      	push	{r0, r2, r4, r5, r6, r7, lr}
 80057ae:	b087      	sub	sp, #28
 80057b0:	2503      	movs	r5, #3
 80057b2:	4668      	mov	r0, sp
 80057b4:	7f00      	ldrb	r0, [r0, #28]
 80057b6:	9005      	str	r0, [sp, #20]
 80057b8:	48ca      	ldr	r0, [pc, #808]	; (8005ae4 <USBPD_PRL_SendMessage+0x338>)
 80057ba:	9a05      	ldr	r2, [sp, #20]
 80057bc:	0092      	lsls	r2, r2, #2
 80057be:	1880      	adds	r0, r0, r2
 80057c0:	9000      	str	r0, [sp, #0]
 80057c2:	6800      	ldr	r0, [r0, #0]
 80057c4:	0004      	movs	r4, r0
 80057c6:	7962      	ldrb	r2, [r4, #5]
 80057c8:	2a00      	cmp	r2, #0
 80057ca:	d004      	beq.n	80057d6 <USBPD_PRL_SendMessage+0x2a>
 80057cc:	7a62      	ldrb	r2, [r4, #9]
 80057ce:	2a00      	cmp	r2, #0
 80057d0:	d101      	bne.n	80057d6 <USBPD_PRL_SendMessage+0x2a>
 80057d2:	220f      	movs	r2, #15
 80057d4:	7142      	strb	r2, [r0, #5]
 80057d6:	466a      	mov	r2, sp
 80057d8:	7111      	strb	r1, [r2, #4]
 80057da:	4669      	mov	r1, sp
 80057dc:	7909      	ldrb	r1, [r1, #4]
 80057de:	9104      	str	r1, [sp, #16]
 80057e0:	1861      	adds	r1, r4, r1
 80057e2:	9a05      	ldr	r2, [sp, #20]
 80057e4:	0052      	lsls	r2, r2, #1
 80057e6:	1c52      	adds	r2, r2, #1
 80057e8:	466e      	mov	r6, sp
 80057ea:	7172      	strb	r2, [r6, #5]
 80057ec:	9a04      	ldr	r2, [sp, #16]
 80057ee:	0052      	lsls	r2, r2, #1
 80057f0:	9203      	str	r2, [sp, #12]
 80057f2:	2600      	movs	r6, #0
 80057f4:	9302      	str	r3, [sp, #8]
 80057f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80057f8:	7963      	ldrb	r3, [r4, #5]
 80057fa:	2b10      	cmp	r3, #16
 80057fc:	d900      	bls.n	8005800 <USBPD_PRL_SendMessage+0x54>
 80057fe:	e1f6      	b.n	8005bee <USBPD_PRL_SendMessage+0x442>
 8005800:	a701      	add	r7, pc, #4	; (adr r7, 8005808 <USBPD_PRL_SendMessage+0x5c>)
 8005802:	005b      	lsls	r3, r3, #1
 8005804:	5aff      	ldrh	r7, [r7, r3]
 8005806:	44bf      	add	pc, r7
 8005808:	00480020 	.word	0x00480020
 800580c:	03e4005e 	.word	0x03e4005e
 8005810:	00a8006a 	.word	0x00a8006a
 8005814:	015a0086 	.word	0x015a0086
 8005818:	03e403e4 	.word	0x03e403e4
 800581c:	030802de 	.word	0x030802de
 8005820:	03560334 	.word	0x03560334
 8005824:	03de03e4 	.word	0x03de03e4
 8005828:	03a6      	.short	0x03a6
 800582a:	f3ef 8710 	mrs	r7, PRIMASK
 800582e:	b672      	cpsid	i
 8005830:	4668      	mov	r0, sp
 8005832:	7f00      	ldrb	r0, [r0, #28]
 8005834:	f7fb f8b4 	bl	80009a0 <PE_PRL_Control_RxEvent>
 8005838:	2800      	cmp	r0, #0
 800583a:	d105      	bne.n	8005848 <USBPD_PRL_SendMessage+0x9c>
 800583c:	7aa0      	ldrb	r0, [r4, #10]
 800583e:	2800      	cmp	r0, #0
 8005840:	d102      	bne.n	8005848 <USBPD_PRL_SendMessage+0x9c>
 8005842:	20ff      	movs	r0, #255	; 0xff
 8005844:	7260      	strb	r0, [r4, #9]
 8005846:	e000      	b.n	800584a <USBPD_PRL_SendMessage+0x9e>
 8005848:	7266      	strb	r6, [r4, #9]
 800584a:	f387 8810 	msr	PRIMASK, r7
 800584e:	2006      	movs	r0, #6
 8005850:	e1a0      	b.n	8005b94 <USBPD_PRL_SendMessage+0x3e8>
 8005852:	4668      	mov	r0, sp
 8005854:	7f00      	ldrb	r0, [r0, #28]
 8005856:	f011 fc30 	bl	80170ba <USBPD_PHY_SetResistor_SinkTxNG>
 800585a:	2002      	movs	r0, #2
 800585c:	9900      	ldr	r1, [sp, #0]
 800585e:	6809      	ldr	r1, [r1, #0]
 8005860:	7148      	strb	r0, [r1, #5]
 8005862:	2013      	movs	r0, #19
 8005864:	7060      	strb	r0, [r4, #1]
 8005866:	e1c4      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005868:	2a01      	cmp	r2, #1
 800586a:	d10f      	bne.n	800588c <USBPD_PRL_SendMessage+0xe0>
 800586c:	7861      	ldrb	r1, [r4, #1]
 800586e:	2900      	cmp	r1, #0
 8005870:	d10a      	bne.n	8005888 <USBPD_PRL_SendMessage+0xdc>
 8005872:	e01c      	b.n	80058ae <USBPD_PRL_SendMessage+0x102>
 8005874:	2a02      	cmp	r2, #2
 8005876:	d109      	bne.n	800588c <USBPD_PRL_SendMessage+0xe0>
 8005878:	4668      	mov	r0, sp
 800587a:	7f00      	ldrb	r0, [r0, #28]
 800587c:	f011 fc52 	bl	8017124 <USBPD_PHY_IsResistor_SinkTxOk>
 8005880:	2801      	cmp	r0, #1
 8005882:	d101      	bne.n	8005888 <USBPD_PRL_SendMessage+0xdc>
 8005884:	2005      	movs	r0, #5
 8005886:	e185      	b.n	8005b94 <USBPD_PRL_SendMessage+0x3e8>
 8005888:	2509      	movs	r5, #9
 800588a:	e1b2      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 800588c:	2106      	movs	r1, #6
 800588e:	e154      	b.n	8005b3a <USBPD_PRL_SendMessage+0x38e>
 8005890:	9903      	ldr	r1, [sp, #12]
 8005892:	1861      	adds	r1, r4, r1
 8005894:	8a49      	ldrh	r1, [r1, #18]
 8005896:	0609      	lsls	r1, r1, #24
 8005898:	0f89      	lsrs	r1, r1, #30
 800589a:	2902      	cmp	r1, #2
 800589c:	d107      	bne.n	80058ae <USBPD_PRL_SendMessage+0x102>
 800589e:	2a01      	cmp	r2, #1
 80058a0:	d101      	bne.n	80058a6 <USBPD_PRL_SendMessage+0xfa>
 80058a2:	7142      	strb	r2, [r0, #5]
 80058a4:	e1a5      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 80058a6:	2a02      	cmp	r2, #2
 80058a8:	d101      	bne.n	80058ae <USBPD_PRL_SendMessage+0x102>
 80058aa:	2104      	movs	r1, #4
 80058ac:	e145      	b.n	8005b3a <USBPD_PRL_SendMessage+0x38e>
 80058ae:	2105      	movs	r1, #5
 80058b0:	e143      	b.n	8005b3a <USBPD_PRL_SendMessage+0x38e>
 80058b2:	9803      	ldr	r0, [sp, #12]
 80058b4:	1820      	adds	r0, r4, r0
 80058b6:	8a43      	ldrh	r3, [r0, #18]
 80058b8:	4acf      	ldr	r2, [pc, #828]	; (8005bf8 <.text_24>)
 80058ba:	401a      	ands	r2, r3
 80058bc:	ab08      	add	r3, sp, #32
 80058be:	781b      	ldrb	r3, [r3, #0]
 80058c0:	06db      	lsls	r3, r3, #27
 80058c2:	0edb      	lsrs	r3, r3, #27
 80058c4:	4313      	orrs	r3, r2
 80058c6:	8243      	strh	r3, [r0, #18]
 80058c8:	045a      	lsls	r2, r3, #17
 80058ca:	0c52      	lsrs	r2, r2, #17
 80058cc:	ab08      	add	r3, sp, #32
 80058ce:	781b      	ldrb	r3, [r3, #0]
 80058d0:	09db      	lsrs	r3, r3, #7
 80058d2:	03db      	lsls	r3, r3, #15
 80058d4:	4313      	orrs	r3, r2
 80058d6:	8243      	strh	r3, [r0, #18]
 80058d8:	70a6      	strb	r6, [r4, #2]
 80058da:	8a43      	ldrh	r3, [r0, #18]
 80058dc:	0bda      	lsrs	r2, r3, #15
 80058de:	d023      	beq.n	8005928 <USBPD_PRL_SendMessage+0x17c>
 80058e0:	9a02      	ldr	r2, [sp, #8]
 80058e2:	7892      	ldrb	r2, [r2, #2]
 80058e4:	9b02      	ldr	r3, [sp, #8]
 80058e6:	78db      	ldrb	r3, [r3, #3]
 80058e8:	021b      	lsls	r3, r3, #8
 80058ea:	18d2      	adds	r2, r2, r3
 80058ec:	83a2      	strh	r2, [r4, #28]
 80058ee:	8ba2      	ldrh	r2, [r4, #28]
 80058f0:	0a93      	lsrs	r3, r2, #10
 80058f2:	07db      	lsls	r3, r3, #31
 80058f4:	d40f      	bmi.n	8005916 <USBPD_PRL_SendMessage+0x16a>
 80058f6:	0ad2      	lsrs	r2, r2, #11
 80058f8:	0712      	lsls	r2, r2, #28
 80058fa:	d122      	bne.n	8005942 <USBPD_PRL_SendMessage+0x196>
 80058fc:	466a      	mov	r2, sp
 80058fe:	8f12      	ldrh	r2, [r2, #56]	; 0x38
 8005900:	1f12      	subs	r2, r2, #4
 8005902:	8462      	strh	r2, [r4, #34]	; 0x22
 8005904:	05d2      	lsls	r2, r2, #23
 8005906:	0dd2      	lsrs	r2, r2, #23
 8005908:	8ba3      	ldrh	r3, [r4, #28]
 800590a:	27fe      	movs	r7, #254	; 0xfe
 800590c:	023f      	lsls	r7, r7, #8
 800590e:	401f      	ands	r7, r3
 8005910:	433a      	orrs	r2, r7
 8005912:	83a2      	strh	r2, [r4, #28]
 8005914:	e015      	b.n	8005942 <USBPD_PRL_SendMessage+0x196>
 8005916:	8466      	strh	r6, [r4, #34]	; 0x22
 8005918:	8a42      	ldrh	r2, [r0, #18]
 800591a:	4bb8      	ldr	r3, [pc, #736]	; (8005bfc <.text_25>)
 800591c:	4013      	ands	r3, r2
 800591e:	2280      	movs	r2, #128	; 0x80
 8005920:	0152      	lsls	r2, r2, #5
 8005922:	431a      	orrs	r2, r3
 8005924:	8242      	strh	r2, [r0, #18]
 8005926:	e00c      	b.n	8005942 <USBPD_PRL_SendMessage+0x196>
 8005928:	4ab4      	ldr	r2, [pc, #720]	; (8005bfc <.text_25>)
 800592a:	401a      	ands	r2, r3
 800592c:	466b      	mov	r3, sp
 800592e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8005930:	1e9b      	subs	r3, r3, #2
 8005932:	089b      	lsrs	r3, r3, #2
 8005934:	031b      	lsls	r3, r3, #12
 8005936:	27e0      	movs	r7, #224	; 0xe0
 8005938:	01ff      	lsls	r7, r7, #7
 800593a:	401f      	ands	r7, r3
 800593c:	4317      	orrs	r7, r2
 800593e:	8247      	strh	r7, [r0, #18]
 8005940:	8466      	strh	r6, [r4, #34]	; 0x22
 8005942:	aa08      	add	r2, sp, #32
 8005944:	7812      	ldrb	r2, [r2, #0]
 8005946:	2a0d      	cmp	r2, #13
 8005948:	d10a      	bne.n	8005960 <USBPD_PRL_SendMessage+0x1b4>
 800594a:	8a40      	ldrh	r0, [r0, #18]
 800594c:	22f0      	movs	r2, #240	; 0xf0
 800594e:	0212      	lsls	r2, r2, #8
 8005950:	4002      	ands	r2, r0
 8005952:	d105      	bne.n	8005960 <USBPD_PRL_SendMessage+0x1b4>
 8005954:	72ce      	strb	r6, [r1, #11]
 8005956:	220f      	movs	r2, #15
 8005958:	2103      	movs	r1, #3
 800595a:	1da0      	adds	r0, r4, #6
 800595c:	f022 f85d 	bl	8027a1a <__aeabi_memset>
 8005960:	2007      	movs	r0, #7
 8005962:	e117      	b.n	8005b94 <USBPD_PRL_SendMessage+0x3e8>
 8005964:	4669      	mov	r1, sp
 8005966:	8f0c      	ldrh	r4, [r1, #56]	; 0x38
 8005968:	9903      	ldr	r1, [sp, #12]
 800596a:	1841      	adds	r1, r0, r1
 800596c:	4a5d      	ldr	r2, [pc, #372]	; (8005ae4 <USBPD_PRL_SendMessage+0x338>)
 800596e:	466b      	mov	r3, sp
 8005970:	7f1b      	ldrb	r3, [r3, #28]
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	58d2      	ldr	r2, [r2, r3]
 8005976:	466b      	mov	r3, sp
 8005978:	791b      	ldrb	r3, [r3, #4]
 800597a:	005b      	lsls	r3, r3, #1
 800597c:	18d2      	adds	r2, r2, r3
 800597e:	8a52      	ldrh	r2, [r2, #18]
 8005980:	0bd3      	lsrs	r3, r2, #15
 8005982:	d074      	beq.n	8005a6e <USBPD_PRL_SendMessage+0x2c2>
 8005984:	8b83      	ldrh	r3, [r0, #28]
 8005986:	0a9b      	lsrs	r3, r3, #10
 8005988:	07db      	lsls	r3, r3, #31
 800598a:	d465      	bmi.n	8005a58 <USBPD_PRL_SendMessage+0x2ac>
 800598c:	4b55      	ldr	r3, [pc, #340]	; (8005ae4 <USBPD_PRL_SendMessage+0x338>)
 800598e:	466f      	mov	r7, sp
 8005990:	7f3f      	ldrb	r7, [r7, #28]
 8005992:	00bf      	lsls	r7, r7, #2
 8005994:	59db      	ldr	r3, [r3, r7]
 8005996:	8b9b      	ldrh	r3, [r3, #28]
 8005998:	8c47      	ldrh	r7, [r0, #34]	; 0x22
 800599a:	2f1b      	cmp	r7, #27
 800599c:	d30a      	bcc.n	80059b4 <USBPD_PRL_SendMessage+0x208>
 800599e:	0bdf      	lsrs	r7, r3, #15
 80059a0:	d008      	beq.n	80059b4 <USBPD_PRL_SendMessage+0x208>
 80059a2:	23e0      	movs	r3, #224	; 0xe0
 80059a4:	01db      	lsls	r3, r3, #7
 80059a6:	4313      	orrs	r3, r2
 80059a8:	824b      	strh	r3, [r1, #18]
 80059aa:	8c41      	ldrh	r1, [r0, #34]	; 0x22
 80059ac:	391a      	subs	r1, #26
 80059ae:	8441      	strh	r1, [r0, #34]	; 0x22
 80059b0:	241e      	movs	r4, #30
 80059b2:	e051      	b.n	8005a58 <USBPD_PRL_SendMessage+0x2ac>
 80059b4:	0ada      	lsrs	r2, r3, #11
 80059b6:	0712      	lsls	r2, r2, #28
 80059b8:	d107      	bne.n	80059ca <USBPD_PRL_SendMessage+0x21e>
 80059ba:	22fe      	movs	r2, #254	; 0xfe
 80059bc:	0212      	lsls	r2, r2, #8
 80059be:	401a      	ands	r2, r3
 80059c0:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80059c2:	05db      	lsls	r3, r3, #23
 80059c4:	0ddb      	lsrs	r3, r3, #23
 80059c6:	4313      	orrs	r3, r2
 80059c8:	8383      	strh	r3, [r0, #28]
 80059ca:	8a4b      	ldrh	r3, [r1, #18]
 80059cc:	4a8b      	ldr	r2, [pc, #556]	; (8005bfc <.text_25>)
 80059ce:	401a      	ands	r2, r3
 80059d0:	824a      	strh	r2, [r1, #18]
 80059d2:	8b83      	ldrh	r3, [r0, #28]
 80059d4:	0bdb      	lsrs	r3, r3, #15
 80059d6:	d03c      	beq.n	8005a52 <USBPD_PRL_SendMessage+0x2a6>
 80059d8:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80059da:	1c9b      	adds	r3, r3, #2
 80059dc:	089b      	lsrs	r3, r3, #2
 80059de:	031b      	lsls	r3, r3, #12
 80059e0:	24e0      	movs	r4, #224	; 0xe0
 80059e2:	01e4      	lsls	r4, r4, #7
 80059e4:	401c      	ands	r4, r3
 80059e6:	4314      	orrs	r4, r2
 80059e8:	824c      	strh	r4, [r1, #18]
 80059ea:	8c40      	ldrh	r0, [r0, #34]	; 0x22
 80059ec:	1c80      	adds	r0, r0, #2
 80059ee:	0781      	lsls	r1, r0, #30
 80059f0:	0f89      	lsrs	r1, r1, #30
 80059f2:	d025      	beq.n	8005a40 <USBPD_PRL_SendMessage+0x294>
 80059f4:	2200      	movs	r2, #0
 80059f6:	483b      	ldr	r0, [pc, #236]	; (8005ae4 <USBPD_PRL_SendMessage+0x338>)
 80059f8:	9b05      	ldr	r3, [sp, #20]
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	18c0      	adds	r0, r0, r3
 80059fe:	9000      	str	r0, [sp, #0]
 8005a00:	9802      	ldr	r0, [sp, #8]
 8005a02:	9102      	str	r1, [sp, #8]
 8005a04:	e004      	b.n	8005a10 <USBPD_PRL_SendMessage+0x264>
 8005a06:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8005a08:	1859      	adds	r1, r3, r1
 8005a0a:	1841      	adds	r1, r0, r1
 8005a0c:	710e      	strb	r6, [r1, #4]
 8005a0e:	1c52      	adds	r2, r2, #1
 8005a10:	9900      	ldr	r1, [sp, #0]
 8005a12:	680b      	ldr	r3, [r1, #0]
 8005a14:	b2d1      	uxtb	r1, r2
 8005a16:	2404      	movs	r4, #4
 8005a18:	9f02      	ldr	r7, [sp, #8]
 8005a1a:	1be4      	subs	r4, r4, r7
 8005a1c:	42a1      	cmp	r1, r4
 8005a1e:	d3f2      	bcc.n	8005a06 <USBPD_PRL_SendMessage+0x25a>
 8005a20:	9002      	str	r0, [sp, #8]
 8005a22:	0018      	movs	r0, r3
 8005a24:	3012      	adds	r0, #18
 8005a26:	9903      	ldr	r1, [sp, #12]
 8005a28:	1840      	adds	r0, r0, r1
 8005a2a:	8801      	ldrh	r1, [r0, #0]
 8005a2c:	4a73      	ldr	r2, [pc, #460]	; (8005bfc <.text_25>)
 8005a2e:	400a      	ands	r2, r1
 8005a30:	0b09      	lsrs	r1, r1, #12
 8005a32:	1c49      	adds	r1, r1, #1
 8005a34:	0309      	lsls	r1, r1, #12
 8005a36:	23e0      	movs	r3, #224	; 0xe0
 8005a38:	01db      	lsls	r3, r3, #7
 8005a3a:	400b      	ands	r3, r1
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	8003      	strh	r3, [r0, #0]
 8005a40:	9800      	ldr	r0, [sp, #0]
 8005a42:	6800      	ldr	r0, [r0, #0]
 8005a44:	3012      	adds	r0, #18
 8005a46:	9903      	ldr	r1, [sp, #12]
 8005a48:	5a40      	ldrh	r0, [r0, r1]
 8005a4a:	0440      	lsls	r0, r0, #17
 8005a4c:	0f40      	lsrs	r0, r0, #29
 8005a4e:	0084      	lsls	r4, r0, #2
 8005a50:	1ca4      	adds	r4, r4, #2
 8005a52:	9800      	ldr	r0, [sp, #0]
 8005a54:	6800      	ldr	r0, [r0, #0]
 8005a56:	8446      	strh	r6, [r0, #34]	; 0x22
 8005a58:	9800      	ldr	r0, [sp, #0]
 8005a5a:	6800      	ldr	r0, [r0, #0]
 8005a5c:	8b80      	ldrh	r0, [r0, #28]
 8005a5e:	9902      	ldr	r1, [sp, #8]
 8005a60:	7088      	strb	r0, [r1, #2]
 8005a62:	9800      	ldr	r0, [sp, #0]
 8005a64:	6800      	ldr	r0, [r0, #0]
 8005a66:	8b80      	ldrh	r0, [r0, #28]
 8005a68:	0a00      	lsrs	r0, r0, #8
 8005a6a:	9902      	ldr	r1, [sp, #8]
 8005a6c:	70c8      	strb	r0, [r1, #3]
 8005a6e:	9800      	ldr	r0, [sp, #0]
 8005a70:	6802      	ldr	r2, [r0, #0]
 8005a72:	0010      	movs	r0, r2
 8005a74:	3012      	adds	r0, #18
 8005a76:	9903      	ldr	r1, [sp, #12]
 8005a78:	1840      	adds	r0, r0, r1
 8005a7a:	8803      	ldrh	r3, [r0, #0]
 8005a7c:	498c      	ldr	r1, [pc, #560]	; (8005cb0 <.text_30>)
 8005a7e:	4019      	ands	r1, r3
 8005a80:	320b      	adds	r2, #11
 8005a82:	9b04      	ldr	r3, [sp, #16]
 8005a84:	5cd2      	ldrb	r2, [r2, r3]
 8005a86:	0253      	lsls	r3, r2, #9
 8005a88:	22e0      	movs	r2, #224	; 0xe0
 8005a8a:	0112      	lsls	r2, r2, #4
 8005a8c:	401a      	ands	r2, r3
 8005a8e:	430a      	orrs	r2, r1
 8005a90:	8002      	strh	r2, [r0, #0]
 8005a92:	9802      	ldr	r0, [sp, #8]
 8005a94:	7002      	strb	r2, [r0, #0]
 8005a96:	9800      	ldr	r0, [sp, #0]
 8005a98:	6800      	ldr	r0, [r0, #0]
 8005a9a:	3012      	adds	r0, #18
 8005a9c:	9903      	ldr	r1, [sp, #12]
 8005a9e:	5a40      	ldrh	r0, [r0, r1]
 8005aa0:	0a00      	lsrs	r0, r0, #8
 8005aa2:	9902      	ldr	r1, [sp, #8]
 8005aa4:	7048      	strb	r0, [r1, #1]
 8005aa6:	9800      	ldr	r0, [sp, #0]
 8005aa8:	6800      	ldr	r0, [r0, #0]
 8005aaa:	81c4      	strh	r4, [r0, #14]
 8005aac:	210a      	movs	r1, #10
 8005aae:	7141      	strb	r1, [r0, #5]
 8005ab0:	2102      	movs	r1, #2
 8005ab2:	7401      	strb	r1, [r0, #16]
 8005ab4:	b2a0      	uxth	r0, r4
 8005ab6:	9000      	str	r0, [sp, #0]
 8005ab8:	9b02      	ldr	r3, [sp, #8]
 8005aba:	4668      	mov	r0, sp
 8005abc:	7902      	ldrb	r2, [r0, #4]
 8005abe:	7f01      	ldrb	r1, [r0, #28]
 8005ac0:	2002      	movs	r0, #2
 8005ac2:	4e7c      	ldr	r6, [pc, #496]	; (8005cb4 <.text_31>)
 8005ac4:	6836      	ldr	r6, [r6, #0]
 8005ac6:	47b0      	blx	r6
 8005ac8:	497b      	ldr	r1, [pc, #492]	; (8005cb8 <.text_32>)
 8005aca:	4668      	mov	r0, sp
 8005acc:	7940      	ldrb	r0, [r0, #5]
 8005ace:	f012 feb5 	bl	801883c <USBPD_TIM_Start>
 8005ad2:	b2a3      	uxth	r3, r4
 8005ad4:	9a02      	ldr	r2, [sp, #8]
 8005ad6:	4668      	mov	r0, sp
 8005ad8:	7901      	ldrb	r1, [r0, #4]
 8005ada:	7f00      	ldrb	r0, [r0, #28]
 8005adc:	f011 faa7 	bl	801702e <USBPD_PHY_SendMessage>
 8005ae0:	e087      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005ae2:	bf00      	nop
 8005ae4:	20000538 	.word	0x20000538
 8005ae8:	f3ef 8410 	mrs	r4, PRIMASK
 8005aec:	b672      	cpsid	i
 8005aee:	9800      	ldr	r0, [sp, #0]
 8005af0:	6800      	ldr	r0, [r0, #0]
 8005af2:	7940      	ldrb	r0, [r0, #5]
 8005af4:	280a      	cmp	r0, #10
 8005af6:	d109      	bne.n	8005b0c <USBPD_PRL_SendMessage+0x360>
 8005af8:	4668      	mov	r0, sp
 8005afa:	7940      	ldrb	r0, [r0, #5]
 8005afc:	f012 ff0c 	bl	8018918 <USBPD_TIM_IsExpired>
 8005b00:	2801      	cmp	r0, #1
 8005b02:	d103      	bne.n	8005b0c <USBPD_PRL_SendMessage+0x360>
 8005b04:	200d      	movs	r0, #13
 8005b06:	9900      	ldr	r1, [sp, #0]
 8005b08:	6809      	ldr	r1, [r1, #0]
 8005b0a:	7148      	strb	r0, [r1, #5]
 8005b0c:	f384 8810 	msr	PRIMASK, r4
 8005b10:	e06f      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005b12:	7aca      	ldrb	r2, [r1, #11]
 8005b14:	8b67      	ldrh	r7, [r4, #26]
 8005b16:	053f      	lsls	r7, r7, #20
 8005b18:	0f7f      	lsrs	r7, r7, #29
 8005b1a:	42ba      	cmp	r2, r7
 8005b1c:	d10c      	bne.n	8005b38 <USBPD_PRL_SendMessage+0x38c>
 8005b1e:	7ea3      	ldrb	r3, [r4, #26]
 8005b20:	06db      	lsls	r3, r3, #27
 8005b22:	0edb      	lsrs	r3, r3, #27
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d107      	bne.n	8005b38 <USBPD_PRL_SendMessage+0x38c>
 8005b28:	1c52      	adds	r2, r2, #1
 8005b2a:	0750      	lsls	r0, r2, #29
 8005b2c:	0f40      	lsrs	r0, r0, #29
 8005b2e:	72c8      	strb	r0, [r1, #11]
 8005b30:	9800      	ldr	r0, [sp, #0]
 8005b32:	6800      	ldr	r0, [r0, #0]
 8005b34:	7146      	strb	r6, [r0, #5]
 8005b36:	e011      	b.n	8005b5c <USBPD_PRL_SendMessage+0x3b0>
 8005b38:	210d      	movs	r1, #13
 8005b3a:	7141      	strb	r1, [r0, #5]
 8005b3c:	e059      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005b3e:	7ac8      	ldrb	r0, [r1, #11]
 8005b40:	1c40      	adds	r0, r0, #1
 8005b42:	0740      	lsls	r0, r0, #29
 8005b44:	0f40      	lsrs	r0, r0, #29
 8005b46:	72c8      	strb	r0, [r1, #11]
 8005b48:	9800      	ldr	r0, [sp, #0]
 8005b4a:	6800      	ldr	r0, [r0, #0]
 8005b4c:	7146      	strb	r6, [r0, #5]
 8005b4e:	8ba1      	ldrh	r1, [r4, #28]
 8005b50:	485a      	ldr	r0, [pc, #360]	; (8005cbc <.text_33>)
 8005b52:	4008      	ands	r0, r1
 8005b54:	83a0      	strh	r0, [r4, #28]
 8005b56:	495a      	ldr	r1, [pc, #360]	; (8005cc0 <.text_34>)
 8005b58:	4001      	ands	r1, r0
 8005b5a:	83a1      	strh	r1, [r4, #28]
 8005b5c:	2505      	movs	r5, #5
 8005b5e:	e048      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005b60:	78a0      	ldrb	r0, [r4, #2]
 8005b62:	1c40      	adds	r0, r0, #1
 8005b64:	70a0      	strb	r0, [r4, #2]
 8005b66:	9a03      	ldr	r2, [sp, #12]
 8005b68:	18a2      	adds	r2, r4, r2
 8005b6a:	8a52      	ldrh	r2, [r2, #18]
 8005b6c:	0613      	lsls	r3, r2, #24
 8005b6e:	0f9b      	lsrs	r3, r3, #30
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d101      	bne.n	8005b78 <USBPD_PRL_SendMessage+0x3cc>
 8005b74:	2303      	movs	r3, #3
 8005b76:	e000      	b.n	8005b7a <USBPD_PRL_SendMessage+0x3ce>
 8005b78:	2302      	movs	r3, #2
 8005b7a:	0bd2      	lsrs	r2, r2, #15
 8005b7c:	d006      	beq.n	8005b8c <USBPD_PRL_SendMessage+0x3e0>
 8005b7e:	8ba2      	ldrh	r2, [r4, #28]
 8005b80:	0bd4      	lsrs	r4, r2, #15
 8005b82:	d103      	bne.n	8005b8c <USBPD_PRL_SendMessage+0x3e0>
 8005b84:	05d2      	lsls	r2, r2, #23
 8005b86:	0dd2      	lsrs	r2, r2, #23
 8005b88:	2a1b      	cmp	r2, #27
 8005b8a:	d207      	bcs.n	8005b9c <USBPD_PRL_SendMessage+0x3f0>
 8005b8c:	b2c0      	uxtb	r0, r0
 8005b8e:	4283      	cmp	r3, r0
 8005b90:	d304      	bcc.n	8005b9c <USBPD_PRL_SendMessage+0x3f0>
 8005b92:	2010      	movs	r0, #16
 8005b94:	9900      	ldr	r1, [sp, #0]
 8005b96:	6809      	ldr	r1, [r1, #0]
 8005b98:	7148      	strb	r0, [r1, #5]
 8005b9a:	e02a      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005b9c:	9800      	ldr	r0, [sp, #0]
 8005b9e:	6800      	ldr	r0, [r0, #0]
 8005ba0:	7146      	strb	r6, [r0, #5]
 8005ba2:	2507      	movs	r5, #7
 8005ba4:	7ac8      	ldrb	r0, [r1, #11]
 8005ba6:	1c40      	adds	r0, r0, #1
 8005ba8:	2207      	movs	r2, #7
 8005baa:	4002      	ands	r2, r0
 8005bac:	72ca      	strb	r2, [r1, #11]
 8005bae:	e020      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005bb0:	210a      	movs	r1, #10
 8005bb2:	7141      	strb	r1, [r0, #5]
 8005bb4:	2002      	movs	r0, #2
 8005bb6:	7420      	strb	r0, [r4, #16]
 8005bb8:	493f      	ldr	r1, [pc, #252]	; (8005cb8 <.text_32>)
 8005bba:	4668      	mov	r0, sp
 8005bbc:	7940      	ldrb	r0, [r0, #5]
 8005bbe:	f012 fe3d 	bl	801883c <USBPD_TIM_Start>
 8005bc2:	89e3      	ldrh	r3, [r4, #14]
 8005bc4:	9a02      	ldr	r2, [sp, #8]
 8005bc6:	4668      	mov	r0, sp
 8005bc8:	7901      	ldrb	r1, [r0, #4]
 8005bca:	7f00      	ldrb	r0, [r0, #28]
 8005bcc:	f011 fa2f 	bl	801702e <USBPD_PHY_SendMessage>
 8005bd0:	4668      	mov	r0, sp
 8005bd2:	8f00      	ldrh	r0, [r0, #56]	; 0x38
 8005bd4:	9000      	str	r0, [sp, #0]
 8005bd6:	9b02      	ldr	r3, [sp, #8]
 8005bd8:	4668      	mov	r0, sp
 8005bda:	7902      	ldrb	r2, [r0, #4]
 8005bdc:	7f01      	ldrb	r1, [r0, #28]
 8005bde:	2002      	movs	r0, #2
 8005be0:	4c34      	ldr	r4, [pc, #208]	; (8005cb4 <.text_31>)
 8005be2:	6824      	ldr	r4, [r4, #0]
 8005be4:	47a0      	blx	r4
 8005be6:	e004      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005be8:	7146      	strb	r6, [r0, #5]
 8005bea:	2506      	movs	r5, #6
 8005bec:	e001      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005bee:	7146      	strb	r6, [r0, #5]
 8005bf0:	2510      	movs	r5, #16
 8005bf2:	0028      	movs	r0, r5
 8005bf4:	b009      	add	sp, #36	; 0x24
 8005bf6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005bf8 <.text_24>:
 8005bf8:	0000ffe0 	.word	0x0000ffe0

08005bfc <.text_25>:
 8005bfc:	00008fff 	.word	0x00008fff

08005c00 <USBPD_PRL_ResetRequestProcess>:
 8005c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c02:	0005      	movs	r5, r0
 8005c04:	000e      	movs	r6, r1
 8005c06:	482f      	ldr	r0, [pc, #188]	; (8005cc4 <.text_35>)
 8005c08:	00a9      	lsls	r1, r5, #2
 8005c0a:	1840      	adds	r0, r0, r1
 8005c0c:	9000      	str	r0, [sp, #0]
 8005c0e:	6804      	ldr	r4, [r0, #0]
 8005c10:	2700      	movs	r7, #0
 8005c12:	70e7      	strb	r7, [r4, #3]
 8005c14:	72e7      	strb	r7, [r4, #11]
 8005c16:	7327      	strb	r7, [r4, #12]
 8005c18:	7367      	strb	r7, [r4, #13]
 8005c1a:	220f      	movs	r2, #15
 8005c1c:	2103      	movs	r1, #3
 8005c1e:	1da0      	adds	r0, r4, #6
 8005c20:	f021 fefb 	bl	8027a1a <__aeabi_memset>
 8005c24:	9800      	ldr	r0, [sp, #0]
 8005c26:	6800      	ldr	r0, [r0, #0]
 8005c28:	7147      	strb	r7, [r0, #5]
 8005c2a:	9700      	str	r7, [sp, #0]
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	0032      	movs	r2, r6
 8005c30:	0029      	movs	r1, r5
 8005c32:	2002      	movs	r0, #2
 8005c34:	4f1f      	ldr	r7, [pc, #124]	; (8005cb4 <.text_31>)
 8005c36:	683f      	ldr	r7, [r7, #0]
 8005c38:	47b8      	blx	r7
 8005c3a:	0028      	movs	r0, r5
 8005c3c:	f000 f849 	bl	8005cd2 <PRL_DisableRX>
 8005c40:	0031      	movs	r1, r6
 8005c42:	0028      	movs	r0, r5
 8005c44:	f011 f9dd 	bl	8017002 <USBPD_PHY_ResetRequest>
 8005c48:	2005      	movs	r0, #5
 8005c4a:	7120      	strb	r0, [r4, #4]
 8005c4c:	78e0      	ldrb	r0, [r4, #3]
 8005c4e:	2801      	cmp	r0, #1
 8005c50:	d002      	beq.n	8005c58 <USBPD_PRL_ResetRequestProcess+0x58>
 8005c52:	7920      	ldrb	r0, [r4, #4]
 8005c54:	2800      	cmp	r0, #0
 8005c56:	d1f9      	bne.n	8005c4c <USBPD_PRL_ResetRequestProcess+0x4c>
 8005c58:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08005c5a <USBDPD_PRL_BistCarrierEyeMode>:
 8005c5a:	b580      	push	{r7, lr}
 8005c5c:	2905      	cmp	r1, #5
 8005c5e:	d102      	bne.n	8005c66 <USBDPD_PRL_BistCarrierEyeMode+0xc>
 8005c60:	f011 fa04 	bl	801706c <USBPD_PHY_Send_BIST_Pattern>
 8005c64:	bd02      	pop	{r1, pc}
 8005c66:	2010      	movs	r0, #16
 8005c68:	bd02      	pop	{r1, pc}

08005c6a <USBDPD_PRL_BistCarrierEyeModeExit>:
 8005c6a:	b580      	push	{r7, lr}
 8005c6c:	2905      	cmp	r1, #5
 8005c6e:	d103      	bne.n	8005c78 <USBDPD_PRL_BistCarrierEyeModeExit+0xe>
 8005c70:	2107      	movs	r1, #7
 8005c72:	f011 fa0b 	bl	801708c <USBPD_PHY_ExitTransmit>
 8005c76:	bd02      	pop	{r1, pc}
 8005c78:	2010      	movs	r0, #16
 8005c7a:	bd02      	pop	{r1, pc}

08005c7c <USBPD_PRL_Reset>:
 8005c7c:	b570      	push	{r4, r5, r6, lr}
 8005c7e:	0004      	movs	r4, r0
 8005c80:	4810      	ldr	r0, [pc, #64]	; (8005cc4 <.text_35>)
 8005c82:	00a1      	lsls	r1, r4, #2
 8005c84:	5845      	ldr	r5, [r0, r1]
 8005c86:	2600      	movs	r6, #0
 8005c88:	716e      	strb	r6, [r5, #5]
 8005c8a:	702e      	strb	r6, [r5, #0]
 8005c8c:	712e      	strb	r6, [r5, #4]
 8005c8e:	72ee      	strb	r6, [r5, #11]
 8005c90:	732e      	strb	r6, [r5, #12]
 8005c92:	736e      	strb	r6, [r5, #13]
 8005c94:	220f      	movs	r2, #15
 8005c96:	2103      	movs	r1, #3
 8005c98:	1da8      	adds	r0, r5, #6
 8005c9a:	f021 febe 	bl	8027a1a <__aeabi_memset>
 8005c9e:	2025      	movs	r0, #37	; 0x25
 8005ca0:	542e      	strb	r6, [r5, r0]
 8005ca2:	0020      	movs	r0, r4
 8005ca4:	f011 f9a3 	bl	8016fee <USBPD_PHY_Reset>
 8005ca8:	0020      	movs	r0, r4
 8005caa:	f011 fa5a 	bl	8017162 <USBPD_PHY_EnableRX>
 8005cae:	bd70      	pop	{r4, r5, r6, pc}

08005cb0 <.text_30>:
 8005cb0:	0000f1ff 	.word	0x0000f1ff

08005cb4 <.text_31>:
 8005cb4:	20000000 	.word	0x20000000

08005cb8 <.text_32>:
 8005cb8:	00002710 	.word	0x00002710

08005cbc <.text_33>:
 8005cbc:	000087ff 	.word	0x000087ff

08005cc0 <.text_34>:
 8005cc0:	0000fbff 	.word	0x0000fbff

08005cc4 <.text_35>:
 8005cc4:	20000538 	.word	0x20000538

08005cc8 <USBPD_PRL_Stop>:
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	f011 fa59 	bl	8017180 <USBPD_PHY_DisableRX>
 8005cce:	bd01      	pop	{r0, pc}

08005cd0 <USBPD_PRL_DeInit>:
 8005cd0:	4770      	bx	lr

08005cd2 <PRL_DisableRX>:
 8005cd2:	b580      	push	{r7, lr}
 8005cd4:	f011 fa54 	bl	8017180 <USBPD_PHY_DisableRX>
 8005cd8:	bd01      	pop	{r0, pc}
	...

08005cdc <PRL_Received>:
 8005cdc:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 8005cde:	b089      	sub	sp, #36	; 0x24
 8005ce0:	a809      	add	r0, sp, #36	; 0x24
 8005ce2:	7805      	ldrb	r5, [r0, #0]
 8005ce4:	48d0      	ldr	r0, [pc, #832]	; (8006028 <PRL_Received+0x34c>)
 8005ce6:	00a9      	lsls	r1, r5, #2
 8005ce8:	1846      	adds	r6, r0, r1
 8005cea:	6834      	ldr	r4, [r6, #0]
 8005cec:	4628      	mov	r0, r5
 8005cee:	f011 f973 	bl	8016fd8 <USBPD_PHY_GetMinGOODCRCTimerValue>
 8005cf2:	a909      	add	r1, sp, #36	; 0x24
 8005cf4:	7809      	ldrb	r1, [r1, #0]
 8005cf6:	0049      	lsls	r1, r1, #1
 8005cf8:	466a      	mov	r2, sp
 8005cfa:	7011      	strb	r1, [r2, #0]
 8005cfc:	0001      	movs	r1, r0
 8005cfe:	4668      	mov	r0, sp
 8005d00:	7800      	ldrb	r0, [r0, #0]
 8005d02:	f012 fd9b 	bl	801883c <USBPD_TIM_Start>
 8005d06:	2030      	movs	r0, #48	; 0x30
 8005d08:	5c20      	ldrb	r0, [r4, r0]
 8005d0a:	2131      	movs	r1, #49	; 0x31
 8005d0c:	5c61      	ldrb	r1, [r4, r1]
 8005d0e:	0209      	lsls	r1, r1, #8
 8005d10:	1840      	adds	r0, r0, r1
 8005d12:	4669      	mov	r1, sp
 8005d14:	8088      	strh	r0, [r1, #4]
 8005d16:	4668      	mov	r0, sp
 8005d18:	8880      	ldrh	r0, [r0, #4]
 8005d1a:	0440      	lsls	r0, r0, #17
 8005d1c:	0f40      	lsrs	r0, r0, #29
 8005d1e:	0080      	lsls	r0, r0, #2
 8005d20:	9005      	str	r0, [sp, #20]
 8005d22:	1c80      	adds	r0, r0, #2
 8005d24:	9007      	str	r0, [sp, #28]
 8005d26:	48c1      	ldr	r0, [pc, #772]	; (800602c <.text_40>)
 8005d28:	8889      	ldrh	r1, [r1, #4]
 8005d2a:	4001      	ands	r1, r0
 8005d2c:	2901      	cmp	r1, #1
 8005d2e:	d116      	bne.n	8005d5e <PRL_Received+0x82>
 8005d30:	0068      	lsls	r0, r5, #1
 8005d32:	1c40      	adds	r0, r0, #1
 8005d34:	b2c0      	uxtb	r0, r0
 8005d36:	f012 fdef 	bl	8018918 <USBPD_TIM_IsExpired>
 8005d3a:	2801      	cmp	r0, #1
 8005d3c:	d04c      	beq.n	8005dd8 <PRL_Received+0xfc>
 8005d3e:	200b      	movs	r0, #11
 8005d40:	6831      	ldr	r1, [r6, #0]
 8005d42:	7148      	strb	r0, [r1, #5]
 8005d44:	4668      	mov	r0, sp
 8005d46:	8880      	ldrh	r0, [r0, #4]
 8005d48:	8360      	strh	r0, [r4, #26]
 8005d4a:	9807      	ldr	r0, [sp, #28]
 8005d4c:	9000      	str	r0, [sp, #0]
 8005d4e:	0023      	movs	r3, r4
 8005d50:	3330      	adds	r3, #48	; 0x30
 8005d52:	a80a      	add	r0, sp, #40	; 0x28
 8005d54:	7802      	ldrb	r2, [r0, #0]
 8005d56:	a809      	add	r0, sp, #36	; 0x24
 8005d58:	7801      	ldrb	r1, [r0, #0]
 8005d5a:	2001      	movs	r0, #1
 8005d5c:	e15f      	b.n	800601e <PRL_Received+0x342>
 8005d5e:	49b4      	ldr	r1, [pc, #720]	; (8006030 <.text_41>)
 8005d60:	880f      	ldrh	r7, [r1, #0]
 8005d62:	2601      	movs	r6, #1
 8005d64:	72a6      	strb	r6, [r4, #10]
 8005d66:	a90a      	add	r1, sp, #40	; 0x28
 8005d68:	7809      	ldrb	r1, [r1, #0]
 8005d6a:	1861      	adds	r1, r4, r1
 8005d6c:	9104      	str	r1, [sp, #16]
 8005d6e:	2500      	movs	r5, #0
 8005d70:	4669      	mov	r1, sp
 8005d72:	8889      	ldrh	r1, [r1, #4]
 8005d74:	4008      	ands	r0, r1
 8005d76:	280d      	cmp	r0, #13
 8005d78:	d106      	bne.n	8005d88 <PRL_Received+0xac>
 8005d7a:	9904      	ldr	r1, [sp, #16]
 8005d7c:	72cd      	strb	r5, [r1, #11]
 8005d7e:	220f      	movs	r2, #15
 8005d80:	2103      	movs	r1, #3
 8005d82:	1da0      	adds	r0, r4, #6
 8005d84:	f021 fe49 	bl	8027a1a <__aeabi_memset>
 8005d88:	a80a      	add	r0, sp, #40	; 0x28
 8005d8a:	7800      	ldrb	r0, [r0, #0]
 8005d8c:	2800      	cmp	r0, #0
 8005d8e:	d10d      	bne.n	8005dac <PRL_Received+0xd0>
 8005d90:	8a61      	ldrh	r1, [r4, #18]
 8005d92:	094a      	lsrs	r2, r1, #5
 8005d94:	2001      	movs	r0, #1
 8005d96:	4010      	ands	r0, r2
 8005d98:	0a0a      	lsrs	r2, r1, #8
 8005d9a:	2101      	movs	r1, #1
 8005d9c:	4011      	ands	r1, r2
 8005d9e:	4abf      	ldr	r2, [pc, #764]	; (800609c <.text_44>)
 8005da0:	403a      	ands	r2, r7
 8005da2:	0143      	lsls	r3, r0, #5
 8005da4:	4313      	orrs	r3, r2
 8005da6:	0208      	lsls	r0, r1, #8
 8005da8:	4318      	orrs	r0, r3
 8005daa:	e001      	b.n	8005db0 <PRL_Received+0xd4>
 8005dac:	48bc      	ldr	r0, [pc, #752]	; (80060a0 <.text_45>)
 8005dae:	4038      	ands	r0, r7
 8005db0:	49bc      	ldr	r1, [pc, #752]	; (80060a4 <.text_46>)
 8005db2:	4001      	ands	r1, r0
 8005db4:	4668      	mov	r0, sp
 8005db6:	8880      	ldrh	r0, [r0, #4]
 8005db8:	22e0      	movs	r2, #224	; 0xe0
 8005dba:	0112      	lsls	r2, r2, #4
 8005dbc:	4002      	ands	r2, r0
 8005dbe:	430a      	orrs	r2, r1
 8005dc0:	2040      	movs	r0, #64	; 0x40
 8005dc2:	4310      	orrs	r0, r2
 8005dc4:	7620      	strb	r0, [r4, #24]
 8005dc6:	0a00      	lsrs	r0, r0, #8
 8005dc8:	7660      	strb	r0, [r4, #25]
 8005dca:	a80a      	add	r0, sp, #40	; 0x28
 8005dcc:	7801      	ldrb	r1, [r0, #0]
 8005dce:	a809      	add	r0, sp, #36	; 0x24
 8005dd0:	7800      	ldrb	r0, [r0, #0]
 8005dd2:	f7fa ff49 	bl	8000c68 <PE_PRL_PostReceiveEvent>
 8005dd6:	2800      	cmp	r0, #0
 8005dd8:	d100      	bne.n	8005ddc <PRL_Received+0x100>
 8005dda:	e123      	b.n	8006024 <PRL_Received+0x348>
 8005ddc:	7426      	strb	r6, [r4, #16]
 8005dde:	4668      	mov	r0, sp
 8005de0:	7800      	ldrb	r0, [r0, #0]
 8005de2:	f012 fd99 	bl	8018918 <USBPD_TIM_IsExpired>
 8005de6:	2800      	cmp	r0, #0
 8005de8:	d0f9      	beq.n	8005dde <PRL_Received+0x102>
 8005dea:	2302      	movs	r3, #2
 8005dec:	0022      	movs	r2, r4
 8005dee:	3218      	adds	r2, #24
 8005df0:	a80a      	add	r0, sp, #40	; 0x28
 8005df2:	7801      	ldrb	r1, [r0, #0]
 8005df4:	a809      	add	r0, sp, #36	; 0x24
 8005df6:	7800      	ldrb	r0, [r0, #0]
 8005df8:	f011 f919 	bl	801702e <USBPD_PHY_SendMessage>
 8005dfc:	9006      	str	r0, [sp, #24]
 8005dfe:	a80a      	add	r0, sp, #40	; 0x28
 8005e00:	7800      	ldrb	r0, [r0, #0]
 8005e02:	7260      	strb	r0, [r4, #9]
 8005e04:	0021      	movs	r1, r4
 8005e06:	3130      	adds	r1, #48	; 0x30
 8005e08:	a809      	add	r0, sp, #36	; 0x24
 8005e0a:	7800      	ldrb	r0, [r0, #0]
 8005e0c:	f7fa ff60 	bl	8000cd0 <PE_PRL_PostReceiveEventCopy>
 8005e10:	2033      	movs	r0, #51	; 0x33
 8005e12:	5c20      	ldrb	r0, [r4, r0]
 8005e14:	2132      	movs	r1, #50	; 0x32
 8005e16:	5c61      	ldrb	r1, [r4, r1]
 8005e18:	0203      	lsls	r3, r0, #8
 8005e1a:	18ca      	adds	r2, r1, r3
 8005e1c:	466b      	mov	r3, sp
 8005e1e:	80da      	strh	r2, [r3, #6]
 8005e20:	466a      	mov	r2, sp
 8005e22:	8892      	ldrh	r2, [r2, #4]
 8005e24:	0452      	lsls	r2, r2, #17
 8005e26:	0f52      	lsrs	r2, r2, #29
 8005e28:	81da      	strh	r2, [r3, #14]
 8005e2a:	466a      	mov	r2, sp
 8005e2c:	88d2      	ldrh	r2, [r2, #6]
 8005e2e:	05d2      	lsls	r2, r2, #23
 8005e30:	0dd2      	lsrs	r2, r2, #23
 8005e32:	811a      	strh	r2, [r3, #8]
 8005e34:	466a      	mov	r2, sp
 8005e36:	88d2      	ldrh	r2, [r2, #6]
 8005e38:	0bd2      	lsrs	r2, r2, #15
 8005e3a:	819a      	strh	r2, [r3, #12]
 8005e3c:	466a      	mov	r2, sp
 8005e3e:	8892      	ldrh	r2, [r2, #4]
 8005e40:	0bd2      	lsrs	r2, r2, #15
 8005e42:	815a      	strh	r2, [r3, #10]
 8005e44:	d007      	beq.n	8005e56 <PRL_Received+0x17a>
 8005e46:	466a      	mov	r2, sp
 8005e48:	8992      	ldrh	r2, [r2, #12]
 8005e4a:	2a00      	cmp	r2, #0
 8005e4c:	d103      	bne.n	8005e56 <PRL_Received+0x17a>
 8005e4e:	4668      	mov	r0, sp
 8005e50:	8900      	ldrh	r0, [r0, #8]
 8005e52:	1d00      	adds	r0, r0, #4
 8005e54:	e01b      	b.n	8005e8e <PRL_Received+0x1b2>
 8005e56:	7822      	ldrb	r2, [r4, #0]
 8005e58:	2a00      	cmp	r2, #0
 8005e5a:	d117      	bne.n	8005e8c <PRL_Received+0x1b0>
 8005e5c:	466a      	mov	r2, sp
 8005e5e:	89d2      	ldrh	r2, [r2, #14]
 8005e60:	2a00      	cmp	r2, #0
 8005e62:	d013      	beq.n	8005e8c <PRL_Received+0x1b0>
 8005e64:	466a      	mov	r2, sp
 8005e66:	8892      	ldrh	r2, [r2, #4]
 8005e68:	06d2      	lsls	r2, r2, #27
 8005e6a:	0ed2      	lsrs	r2, r2, #27
 8005e6c:	2a03      	cmp	r2, #3
 8005e6e:	d10d      	bne.n	8005e8c <PRL_Received+0x1b0>
 8005e70:	0200      	lsls	r0, r0, #8
 8005e72:	1808      	adds	r0, r1, r0
 8005e74:	2134      	movs	r1, #52	; 0x34
 8005e76:	5c61      	ldrb	r1, [r4, r1]
 8005e78:	0409      	lsls	r1, r1, #16
 8005e7a:	1840      	adds	r0, r0, r1
 8005e7c:	2135      	movs	r1, #53	; 0x35
 8005e7e:	5c61      	ldrb	r1, [r4, r1]
 8005e80:	0609      	lsls	r1, r1, #24
 8005e82:	1840      	adds	r0, r0, r1
 8005e84:	0f00      	lsrs	r0, r0, #28
 8005e86:	2808      	cmp	r0, #8
 8005e88:	d100      	bne.n	8005e8c <PRL_Received+0x1b0>
 8005e8a:	7026      	strb	r6, [r4, #0]
 8005e8c:	9807      	ldr	r0, [sp, #28]
 8005e8e:	9000      	str	r0, [sp, #0]
 8005e90:	0023      	movs	r3, r4
 8005e92:	3330      	adds	r3, #48	; 0x30
 8005e94:	a80a      	add	r0, sp, #40	; 0x28
 8005e96:	7802      	ldrb	r2, [r0, #0]
 8005e98:	a809      	add	r0, sp, #36	; 0x24
 8005e9a:	7801      	ldrb	r1, [r0, #0]
 8005e9c:	2001      	movs	r0, #1
 8005e9e:	4fc1      	ldr	r7, [pc, #772]	; (80061a4 <.text_51>)
 8005ea0:	683f      	ldr	r7, [r7, #0]
 8005ea2:	47b8      	blx	r7
 8005ea4:	9806      	ldr	r0, [sp, #24]
 8005ea6:	2800      	cmp	r0, #0
 8005ea8:	d10b      	bne.n	8005ec2 <PRL_Received+0x1e6>
 8005eaa:	2002      	movs	r0, #2
 8005eac:	9000      	str	r0, [sp, #0]
 8005eae:	0023      	movs	r3, r4
 8005eb0:	3318      	adds	r3, #24
 8005eb2:	a80a      	add	r0, sp, #40	; 0x28
 8005eb4:	7802      	ldrb	r2, [r0, #0]
 8005eb6:	a809      	add	r0, sp, #36	; 0x24
 8005eb8:	7801      	ldrb	r1, [r0, #0]
 8005eba:	2002      	movs	r0, #2
 8005ebc:	4fb9      	ldr	r7, [pc, #740]	; (80061a4 <.text_51>)
 8005ebe:	683f      	ldr	r7, [r7, #0]
 8005ec0:	47b8      	blx	r7
 8005ec2:	4668      	mov	r0, sp
 8005ec4:	8880      	ldrh	r0, [r0, #4]
 8005ec6:	0a40      	lsrs	r0, r0, #9
 8005ec8:	2107      	movs	r1, #7
 8005eca:	9a04      	ldr	r2, [sp, #16]
 8005ecc:	7992      	ldrb	r2, [r2, #6]
 8005ece:	2307      	movs	r3, #7
 8005ed0:	4003      	ands	r3, r0
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	d103      	bne.n	8005ede <PRL_Received+0x202>
 8005ed6:	9a06      	ldr	r2, [sp, #24]
 8005ed8:	2a00      	cmp	r2, #0
 8005eda:	d100      	bne.n	8005ede <PRL_Received+0x202>
 8005edc:	e08f      	b.n	8005ffe <PRL_Received+0x322>
 8005ede:	4001      	ands	r1, r0
 8005ee0:	9804      	ldr	r0, [sp, #16]
 8005ee2:	7181      	strb	r1, [r0, #6]
 8005ee4:	4668      	mov	r0, sp
 8005ee6:	8880      	ldrh	r0, [r0, #4]
 8005ee8:	8420      	strh	r0, [r4, #32]
 8005eea:	4668      	mov	r0, sp
 8005eec:	8940      	ldrh	r0, [r0, #10]
 8005eee:	2800      	cmp	r0, #0
 8005ef0:	d043      	beq.n	8005f7a <PRL_Received+0x29e>
 8005ef2:	4668      	mov	r0, sp
 8005ef4:	8980      	ldrh	r0, [r0, #12]
 8005ef6:	2800      	cmp	r0, #0
 8005ef8:	d03f      	beq.n	8005f7a <PRL_Received+0x29e>
 8005efa:	4668      	mov	r0, sp
 8005efc:	88c0      	ldrh	r0, [r0, #6]
 8005efe:	83e0      	strh	r0, [r4, #30]
 8005f00:	4668      	mov	r0, sp
 8005f02:	88c0      	ldrh	r0, [r0, #6]
 8005f04:	0440      	lsls	r0, r0, #17
 8005f06:	0f01      	lsrs	r1, r0, #28
 8005f08:	201a      	movs	r0, #26
 8005f0a:	4348      	muls	r0, r1
 8005f0c:	9905      	ldr	r1, [sp, #20]
 8005f0e:	1e89      	subs	r1, r1, #2
 8005f10:	466a      	mov	r2, sp
 8005f12:	88d2      	ldrh	r2, [r2, #6]
 8005f14:	23f8      	movs	r3, #248	; 0xf8
 8005f16:	01db      	lsls	r3, r3, #7
 8005f18:	4013      	ands	r3, r2
 8005f1a:	d12f      	bne.n	8005f7c <PRL_Received+0x2a0>
 8005f1c:	466a      	mov	r2, sp
 8005f1e:	88d2      	ldrh	r2, [r2, #6]
 8005f20:	05d2      	lsls	r2, r2, #23
 8005f22:	0dd2      	lsrs	r2, r2, #23
 8005f24:	466b      	mov	r3, sp
 8005f26:	89db      	ldrh	r3, [r3, #14]
 8005f28:	2b07      	cmp	r3, #7
 8005f2a:	d30a      	bcc.n	8005f42 <PRL_Received+0x266>
 8005f2c:	2a1a      	cmp	r2, #26
 8005f2e:	d811      	bhi.n	8005f54 <PRL_Received+0x278>
 8005f30:	e007      	b.n	8005f42 <PRL_Received+0x266>
 8005f32:	0023      	movs	r3, r4
 8005f34:	3334      	adds	r3, #52	; 0x34
 8005f36:	5d5b      	ldrb	r3, [r3, r5]
 8005f38:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005f3a:	182f      	adds	r7, r5, r0
 8005f3c:	55f3      	strb	r3, [r6, r7]
 8005f3e:	1c6d      	adds	r5, r5, #1
 8005f40:	b2ad      	uxth	r5, r5
 8005f42:	428d      	cmp	r5, r1
 8005f44:	d3f5      	bcc.n	8005f32 <PRL_Received+0x256>
 8005f46:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8005f48:	4291      	cmp	r1, r2
 8005f4a:	d301      	bcc.n	8005f50 <PRL_Received+0x274>
 8005f4c:	4669      	mov	r1, sp
 8005f4e:	8909      	ldrh	r1, [r1, #8]
 8005f50:	8001      	strh	r1, [r0, #0]
 8005f52:	e00c      	b.n	8005f6e <PRL_Received+0x292>
 8005f54:	2025      	movs	r0, #37	; 0x25
 8005f56:	5426      	strb	r6, [r4, r0]
 8005f58:	0020      	movs	r0, r4
 8005f5a:	3034      	adds	r0, #52	; 0x34
 8005f5c:	5d40      	ldrb	r0, [r0, r5]
 8005f5e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8005f60:	5548      	strb	r0, [r1, r5]
 8005f62:	1c6d      	adds	r5, r5, #1
 8005f64:	2d1a      	cmp	r5, #26
 8005f66:	d3f7      	bcc.n	8005f58 <PRL_Received+0x27c>
 8005f68:	201a      	movs	r0, #26
 8005f6a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005f6c:	8008      	strh	r0, [r1, #0]
 8005f6e:	a80a      	add	r0, sp, #40	; 0x28
 8005f70:	7801      	ldrb	r1, [r0, #0]
 8005f72:	a809      	add	r0, sp, #36	; 0x24
 8005f74:	7800      	ldrb	r0, [r0, #0]
 8005f76:	f7fa fe77 	bl	8000c68 <PE_PRL_PostReceiveEvent>
 8005f7a:	e053      	b.n	8006024 <PRL_Received+0x348>
 8005f7c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005f7e:	8812      	ldrh	r2, [r2, #0]
 8005f80:	9b05      	ldr	r3, [sp, #20]
 8005f82:	18d3      	adds	r3, r2, r3
 8005f84:	1e9b      	subs	r3, r3, #2
 8005f86:	27ff      	movs	r7, #255	; 0xff
 8005f88:	1dbf      	adds	r7, r7, #6
 8005f8a:	321a      	adds	r2, #26
 8005f8c:	42ba      	cmp	r2, r7
 8005f8e:	d21b      	bcs.n	8005fc8 <PRL_Received+0x2ec>
 8005f90:	466a      	mov	r2, sp
 8005f92:	8912      	ldrh	r2, [r2, #8]
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d217      	bcs.n	8005fc8 <PRL_Received+0x2ec>
 8005f98:	2225      	movs	r2, #37	; 0x25
 8005f9a:	54a6      	strb	r6, [r4, r2]
 8005f9c:	e007      	b.n	8005fae <PRL_Received+0x2d2>
 8005f9e:	0022      	movs	r2, r4
 8005fa0:	3234      	adds	r2, #52	; 0x34
 8005fa2:	5d52      	ldrb	r2, [r2, r5]
 8005fa4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005fa6:	182e      	adds	r6, r5, r0
 8005fa8:	559a      	strb	r2, [r3, r6]
 8005faa:	1c6d      	adds	r5, r5, #1
 8005fac:	b2ad      	uxth	r5, r5
 8005fae:	428d      	cmp	r5, r1
 8005fb0:	d3f5      	bcc.n	8005f9e <PRL_Received+0x2c2>
 8005fb2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8005fb4:	8801      	ldrh	r1, [r0, #0]
 8005fb6:	466a      	mov	r2, sp
 8005fb8:	8892      	ldrh	r2, [r2, #4]
 8005fba:	0a92      	lsrs	r2, r2, #10
 8005fbc:	231c      	movs	r3, #28
 8005fbe:	4013      	ands	r3, r2
 8005fc0:	1e9a      	subs	r2, r3, #2
 8005fc2:	1889      	adds	r1, r1, r2
 8005fc4:	8001      	strh	r1, [r0, #0]
 8005fc6:	e02d      	b.n	8006024 <PRL_Received+0x348>
 8005fc8:	42bb      	cmp	r3, r7
 8005fca:	d215      	bcs.n	8005ff8 <PRL_Received+0x31c>
 8005fcc:	466a      	mov	r2, sp
 8005fce:	8912      	ldrh	r2, [r2, #8]
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d311      	bcc.n	8005ff8 <PRL_Received+0x31c>
 8005fd4:	2225      	movs	r2, #37	; 0x25
 8005fd6:	54a6      	strb	r6, [r4, r2]
 8005fd8:	e007      	b.n	8005fea <PRL_Received+0x30e>
 8005fda:	0022      	movs	r2, r4
 8005fdc:	3234      	adds	r2, #52	; 0x34
 8005fde:	5d52      	ldrb	r2, [r2, r5]
 8005fe0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005fe2:	182e      	adds	r6, r5, r0
 8005fe4:	559a      	strb	r2, [r3, r6]
 8005fe6:	1c6d      	adds	r5, r5, #1
 8005fe8:	b2ad      	uxth	r5, r5
 8005fea:	428d      	cmp	r5, r1
 8005fec:	d3f5      	bcc.n	8005fda <PRL_Received+0x2fe>
 8005fee:	4668      	mov	r0, sp
 8005ff0:	8900      	ldrh	r0, [r0, #8]
 8005ff2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005ff4:	8008      	strh	r0, [r1, #0]
 8005ff6:	e015      	b.n	8006024 <PRL_Received+0x348>
 8005ff8:	2025      	movs	r0, #37	; 0x25
 8005ffa:	5425      	strb	r5, [r4, r0]
 8005ffc:	e012      	b.n	8006024 <PRL_Received+0x348>
 8005ffe:	20ff      	movs	r0, #255	; 0xff
 8006000:	7260      	strb	r0, [r4, #9]
 8006002:	7425      	strb	r5, [r4, #16]
 8006004:	a809      	add	r0, sp, #36	; 0x24
 8006006:	7800      	ldrb	r0, [r0, #0]
 8006008:	f7fa fe4a 	bl	8000ca0 <PE_PRL_PostReceiveEventError>
 800600c:	72a5      	strb	r5, [r4, #10]
 800600e:	2017      	movs	r0, #23
 8006010:	9000      	str	r0, [sp, #0]
 8006012:	bf00      	nop
 8006014:	a367      	add	r3, pc, #412	; (adr r3, 80061b4 <.text_55>)
 8006016:	2200      	movs	r2, #0
 8006018:	a809      	add	r0, sp, #36	; 0x24
 800601a:	7801      	ldrb	r1, [r0, #0]
 800601c:	2006      	movs	r0, #6
 800601e:	4c61      	ldr	r4, [pc, #388]	; (80061a4 <.text_51>)
 8006020:	6824      	ldr	r4, [r4, #0]
 8006022:	47a0      	blx	r4
 8006024:	b00b      	add	sp, #44	; 0x2c
 8006026:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006028:	20000538 	.word	0x20000538

0800602c <.text_40>:
 800602c:	0000f01f 	.word	0x0000f01f

08006030 <.text_41>:
 8006030:	0802abd8 	.word	0x0802abd8

08006034 <PRL_ResetIndicate>:
 8006034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006036:	0004      	movs	r4, r0
 8006038:	000d      	movs	r5, r1
 800603a:	2d05      	cmp	r5, #5
 800603c:	d119      	bne.n	8006072 <PRL_ResetIndicate+0x3e>
 800603e:	485a      	ldr	r0, [pc, #360]	; (80061a8 <.text_52>)
 8006040:	00a1      	lsls	r1, r4, #2
 8006042:	1840      	adds	r0, r0, r1
 8006044:	9000      	str	r0, [sp, #0]
 8006046:	6807      	ldr	r7, [r0, #0]
 8006048:	2600      	movs	r6, #0
 800604a:	2000      	movs	r0, #0
 800604c:	b2c2      	uxtb	r2, r0
 800604e:	18ba      	adds	r2, r7, r2
 8006050:	72d6      	strb	r6, [r2, #11]
 8006052:	1c40      	adds	r0, r0, #1
 8006054:	b2c1      	uxtb	r1, r0
 8006056:	2903      	cmp	r1, #3
 8006058:	d3f8      	bcc.n	800604c <PRL_ResetIndicate+0x18>
 800605a:	220f      	movs	r2, #15
 800605c:	2103      	movs	r1, #3
 800605e:	1db8      	adds	r0, r7, #6
 8006060:	f021 fcdb 	bl	8027a1a <__aeabi_memset>
 8006064:	9900      	ldr	r1, [sp, #0]
 8006066:	6809      	ldr	r1, [r1, #0]
 8006068:	714e      	strb	r6, [r1, #5]
 800606a:	703e      	strb	r6, [r7, #0]
 800606c:	0020      	movs	r0, r4
 800606e:	f7ff fe30 	bl	8005cd2 <PRL_DisableRX>
 8006072:	2000      	movs	r0, #0
 8006074:	9000      	str	r0, [sp, #0]
 8006076:	2300      	movs	r3, #0
 8006078:	002a      	movs	r2, r5
 800607a:	0021      	movs	r1, r4
 800607c:	2001      	movs	r0, #1
 800607e:	4e49      	ldr	r6, [pc, #292]	; (80061a4 <.text_51>)
 8006080:	6836      	ldr	r6, [r6, #0]
 8006082:	47b0      	blx	r6
 8006084:	0029      	movs	r1, r5
 8006086:	0020      	movs	r0, r4
 8006088:	f7fa fce6 	bl	8000a58 <PE_PRL_ResetReceived>
 800608c:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

0800608e <PRL_ResetCompleted>:
 800608e:	2101      	movs	r1, #1
 8006090:	4a45      	ldr	r2, [pc, #276]	; (80061a8 <.text_52>)
 8006092:	0080      	lsls	r0, r0, #2
 8006094:	5810      	ldr	r0, [r2, r0]
 8006096:	70c1      	strb	r1, [r0, #3]
 8006098:	4770      	bx	lr
	...

0800609c <.text_44>:
 800609c:	0000fedf 	.word	0x0000fedf

080060a0 <.text_45>:
 80060a0:	0000feff 	.word	0x0000feff

080060a4 <.text_46>:
 80060a4:	0000f13f 	.word	0x0000f13f

080060a8 <PRL_BistCompleted>:
 80060a8:	b580      	push	{r7, lr}
 80060aa:	f7fa fd01 	bl	8000ab0 <PE_PRL_BistCompleted>
 80060ae:	bd01      	pop	{r0, pc}

080060b0 <PRL_TxCompleted>:
 80060b0:	b570      	push	{r4, r5, r6, lr}
 80060b2:	0004      	movs	r4, r0
 80060b4:	4a3c      	ldr	r2, [pc, #240]	; (80061a8 <.text_52>)
 80060b6:	00a3      	lsls	r3, r4, #2
 80060b8:	58d6      	ldr	r6, [r2, r3]
 80060ba:	2500      	movs	r5, #0
 80060bc:	7c32      	ldrb	r2, [r6, #16]
 80060be:	2a01      	cmp	r2, #1
 80060c0:	d002      	beq.n	80060c8 <PRL_TxCompleted+0x18>
 80060c2:	2a02      	cmp	r2, #2
 80060c4:	d009      	beq.n	80060da <PRL_TxCompleted+0x2a>
 80060c6:	e010      	b.n	80060ea <PRL_TxCompleted+0x3a>
 80060c8:	2900      	cmp	r1, #0
 80060ca:	d102      	bne.n	80060d2 <PRL_TxCompleted+0x22>
 80060cc:	f7fa fe1a 	bl	8000d04 <PE_PRL_PostReceiveEventComplete>
 80060d0:	e001      	b.n	80060d6 <PRL_TxCompleted+0x26>
 80060d2:	f7fa fde5 	bl	8000ca0 <PE_PRL_PostReceiveEventError>
 80060d6:	72b5      	strb	r5, [r6, #10]
 80060d8:	e007      	b.n	80060ea <PRL_TxCompleted+0x3a>
 80060da:	f010 ff6f 	bl	8016fbc <USBPD_PHY_GetRetryTimerValue>
 80060de:	0001      	movs	r1, r0
 80060e0:	0060      	lsls	r0, r4, #1
 80060e2:	1c40      	adds	r0, r0, #1
 80060e4:	b2c0      	uxtb	r0, r0
 80060e6:	f012 fba9 	bl	801883c <USBPD_TIM_Start>
 80060ea:	7435      	strb	r5, [r6, #16]
 80060ec:	bd70      	pop	{r4, r5, r6, pc}

080060ee <USBPD_PRL_PrepareExtendedTxChunkSending>:
 80060ee:	b570      	push	{r4, r5, r6, lr}
 80060f0:	4c2d      	ldr	r4, [pc, #180]	; (80061a8 <.text_52>)
 80060f2:	0080      	lsls	r0, r0, #2
 80060f4:	5820      	ldr	r0, [r4, r0]
 80060f6:	2480      	movs	r4, #128	; 0x80
 80060f8:	0224      	lsls	r4, r4, #8
 80060fa:	8b85      	ldrh	r5, [r0, #28]
 80060fc:	4e2b      	ldr	r6, [pc, #172]	; (80061ac <.text_53>)
 80060fe:	402e      	ands	r6, r5
 8006100:	02c9      	lsls	r1, r1, #11
 8006102:	4331      	orrs	r1, r6
 8006104:	25fe      	movs	r5, #254	; 0xfe
 8006106:	022d      	lsls	r5, r5, #8
 8006108:	400d      	ands	r5, r1
 800610a:	05d1      	lsls	r1, r2, #23
 800610c:	0dc9      	lsrs	r1, r1, #23
 800610e:	4329      	orrs	r1, r5
 8006110:	4321      	orrs	r1, r4
 8006112:	8381      	strh	r1, [r0, #28]
 8006114:	8a41      	ldrh	r1, [r0, #18]
 8006116:	430c      	orrs	r4, r1
 8006118:	8244      	strh	r4, [r0, #18]
 800611a:	4a25      	ldr	r2, [pc, #148]	; (80061b0 <.text_54>)
 800611c:	4022      	ands	r2, r4
 800611e:	2120      	movs	r1, #32
 8006120:	5c41      	ldrb	r1, [r0, r1]
 8006122:	06c9      	lsls	r1, r1, #27
 8006124:	0ec9      	lsrs	r1, r1, #27
 8006126:	4311      	orrs	r1, r2
 8006128:	8241      	strh	r1, [r0, #18]
 800612a:	7019      	strb	r1, [r3, #0]
 800612c:	8a41      	ldrh	r1, [r0, #18]
 800612e:	0a09      	lsrs	r1, r1, #8
 8006130:	7059      	strb	r1, [r3, #1]
 8006132:	8b81      	ldrh	r1, [r0, #28]
 8006134:	7099      	strb	r1, [r3, #2]
 8006136:	8b80      	ldrh	r0, [r0, #28]
 8006138:	0a00      	lsrs	r0, r0, #8
 800613a:	70d8      	strb	r0, [r3, #3]
 800613c:	bd70      	pop	{r4, r5, r6, pc}

0800613e <USBPD_PRL_PrepareChunkRequest>:
 800613e:	b510      	push	{r4, lr}
 8006140:	4a19      	ldr	r2, [pc, #100]	; (80061a8 <.text_52>)
 8006142:	0080      	lsls	r0, r0, #2
 8006144:	5810      	ldr	r0, [r2, r0]
 8006146:	8b83      	ldrh	r3, [r0, #28]
 8006148:	2284      	movs	r2, #132	; 0x84
 800614a:	0212      	lsls	r2, r2, #8
 800614c:	431a      	orrs	r2, r3
 800614e:	8382      	strh	r2, [r0, #28]
 8006150:	2386      	movs	r3, #134	; 0x86
 8006152:	021b      	lsls	r3, r3, #8
 8006154:	4013      	ands	r3, r2
 8006156:	8bc2      	ldrh	r2, [r0, #30]
 8006158:	0ad2      	lsrs	r2, r2, #11
 800615a:	1c52      	adds	r2, r2, #1
 800615c:	02d2      	lsls	r2, r2, #11
 800615e:	24f0      	movs	r4, #240	; 0xf0
 8006160:	01e4      	lsls	r4, r4, #7
 8006162:	4014      	ands	r4, r2
 8006164:	431c      	orrs	r4, r3
 8006166:	8384      	strh	r4, [r0, #28]
 8006168:	8a43      	ldrh	r3, [r0, #18]
 800616a:	2280      	movs	r2, #128	; 0x80
 800616c:	0212      	lsls	r2, r2, #8
 800616e:	431a      	orrs	r2, r3
 8006170:	0003      	movs	r3, r0
 8006172:	3312      	adds	r3, #18
 8006174:	801a      	strh	r2, [r3, #0]
 8006176:	4c0e      	ldr	r4, [pc, #56]	; (80061b0 <.text_54>)
 8006178:	4014      	ands	r4, r2
 800617a:	2220      	movs	r2, #32
 800617c:	5c82      	ldrb	r2, [r0, r2]
 800617e:	06d2      	lsls	r2, r2, #27
 8006180:	0ed2      	lsrs	r2, r2, #27
 8006182:	4322      	orrs	r2, r4
 8006184:	801a      	strh	r2, [r3, #0]
 8006186:	2200      	movs	r2, #0
 8006188:	7142      	strb	r2, [r0, #5]
 800618a:	8a43      	ldrh	r3, [r0, #18]
 800618c:	700b      	strb	r3, [r1, #0]
 800618e:	8a43      	ldrh	r3, [r0, #18]
 8006190:	0a1b      	lsrs	r3, r3, #8
 8006192:	704b      	strb	r3, [r1, #1]
 8006194:	8b83      	ldrh	r3, [r0, #28]
 8006196:	708b      	strb	r3, [r1, #2]
 8006198:	8b80      	ldrh	r0, [r0, #28]
 800619a:	0a00      	lsrs	r0, r0, #8
 800619c:	70c8      	strb	r0, [r1, #3]
 800619e:	710a      	strb	r2, [r1, #4]
 80061a0:	714a      	strb	r2, [r1, #5]
 80061a2:	bd10      	pop	{r4, pc}

080061a4 <.text_51>:
 80061a4:	20000000 	.word	0x20000000

080061a8 <.text_52>:
 80061a8:	20000538 	.word	0x20000538

080061ac <.text_53>:
 80061ac:	000083ff 	.word	0x000083ff

080061b0 <.text_54>:
 80061b0:	0000ffe0 	.word	0x0000ffe0

080061b4 <.text_55>:
 80061b4:	5f4c5250 	.word	0x5f4c5250
 80061b8:	4e455645 	.word	0x4e455645
 80061bc:	58525f54 	.word	0x58525f54
 80061c0:	5349445f 	.word	0x5349445f
 80061c4:	44524143 	.word	0x44524143
 80061c8:	00004445 	.word	0x00004445

080061cc <strcmp>:
 80061cc:	7802      	ldrb	r2, [r0, #0]
 80061ce:	780b      	ldrb	r3, [r1, #0]
 80061d0:	2a00      	cmp	r2, #0
 80061d2:	d003      	beq.n	80061dc <strcmp+0x10>
 80061d4:	3001      	adds	r0, #1
 80061d6:	3101      	adds	r1, #1
 80061d8:	429a      	cmp	r2, r3
 80061da:	d0f7      	beq.n	80061cc <strcmp>
 80061dc:	1ad0      	subs	r0, r2, r3
 80061de:	4770      	bx	lr

080061e0 <strlen>:
 80061e0:	2300      	movs	r3, #0
 80061e2:	5cc2      	ldrb	r2, [r0, r3]
 80061e4:	3301      	adds	r3, #1
 80061e6:	2a00      	cmp	r2, #0
 80061e8:	d1fb      	bne.n	80061e2 <strlen+0x2>
 80061ea:	1e58      	subs	r0, r3, #1
 80061ec:	4770      	bx	lr
	...

080061f0 <__gnu_thumb1_case_uqi>:
 80061f0:	b402      	push	{r1}
 80061f2:	4671      	mov	r1, lr
 80061f4:	0849      	lsrs	r1, r1, #1
 80061f6:	0049      	lsls	r1, r1, #1
 80061f8:	5c09      	ldrb	r1, [r1, r0]
 80061fa:	0049      	lsls	r1, r1, #1
 80061fc:	448e      	add	lr, r1
 80061fe:	bc02      	pop	{r1}
 8006200:	4770      	bx	lr
 8006202:	46c0      	nop			; (mov r8, r8)

08006204 <__gnu_thumb1_case_shi>:
 8006204:	b403      	push	{r0, r1}
 8006206:	4671      	mov	r1, lr
 8006208:	0849      	lsrs	r1, r1, #1
 800620a:	0040      	lsls	r0, r0, #1
 800620c:	0049      	lsls	r1, r1, #1
 800620e:	5e09      	ldrsh	r1, [r1, r0]
 8006210:	0049      	lsls	r1, r1, #1
 8006212:	448e      	add	lr, r1
 8006214:	bc03      	pop	{r0, r1}
 8006216:	4770      	bx	lr

08006218 <__udivsi3>:
 8006218:	2200      	movs	r2, #0
 800621a:	0843      	lsrs	r3, r0, #1
 800621c:	428b      	cmp	r3, r1
 800621e:	d374      	bcc.n	800630a <__udivsi3+0xf2>
 8006220:	0903      	lsrs	r3, r0, #4
 8006222:	428b      	cmp	r3, r1
 8006224:	d35f      	bcc.n	80062e6 <__udivsi3+0xce>
 8006226:	0a03      	lsrs	r3, r0, #8
 8006228:	428b      	cmp	r3, r1
 800622a:	d344      	bcc.n	80062b6 <__udivsi3+0x9e>
 800622c:	0b03      	lsrs	r3, r0, #12
 800622e:	428b      	cmp	r3, r1
 8006230:	d328      	bcc.n	8006284 <__udivsi3+0x6c>
 8006232:	0c03      	lsrs	r3, r0, #16
 8006234:	428b      	cmp	r3, r1
 8006236:	d30d      	bcc.n	8006254 <__udivsi3+0x3c>
 8006238:	22ff      	movs	r2, #255	; 0xff
 800623a:	0209      	lsls	r1, r1, #8
 800623c:	ba12      	rev	r2, r2
 800623e:	0c03      	lsrs	r3, r0, #16
 8006240:	428b      	cmp	r3, r1
 8006242:	d302      	bcc.n	800624a <__udivsi3+0x32>
 8006244:	1212      	asrs	r2, r2, #8
 8006246:	0209      	lsls	r1, r1, #8
 8006248:	d065      	beq.n	8006316 <__udivsi3+0xfe>
 800624a:	0b03      	lsrs	r3, r0, #12
 800624c:	428b      	cmp	r3, r1
 800624e:	d319      	bcc.n	8006284 <__udivsi3+0x6c>
 8006250:	e000      	b.n	8006254 <__udivsi3+0x3c>
 8006252:	0a09      	lsrs	r1, r1, #8
 8006254:	0bc3      	lsrs	r3, r0, #15
 8006256:	428b      	cmp	r3, r1
 8006258:	d301      	bcc.n	800625e <__udivsi3+0x46>
 800625a:	03cb      	lsls	r3, r1, #15
 800625c:	1ac0      	subs	r0, r0, r3
 800625e:	4152      	adcs	r2, r2
 8006260:	0b83      	lsrs	r3, r0, #14
 8006262:	428b      	cmp	r3, r1
 8006264:	d301      	bcc.n	800626a <__udivsi3+0x52>
 8006266:	038b      	lsls	r3, r1, #14
 8006268:	1ac0      	subs	r0, r0, r3
 800626a:	4152      	adcs	r2, r2
 800626c:	0b43      	lsrs	r3, r0, #13
 800626e:	428b      	cmp	r3, r1
 8006270:	d301      	bcc.n	8006276 <__udivsi3+0x5e>
 8006272:	034b      	lsls	r3, r1, #13
 8006274:	1ac0      	subs	r0, r0, r3
 8006276:	4152      	adcs	r2, r2
 8006278:	0b03      	lsrs	r3, r0, #12
 800627a:	428b      	cmp	r3, r1
 800627c:	d301      	bcc.n	8006282 <__udivsi3+0x6a>
 800627e:	030b      	lsls	r3, r1, #12
 8006280:	1ac0      	subs	r0, r0, r3
 8006282:	4152      	adcs	r2, r2
 8006284:	0ac3      	lsrs	r3, r0, #11
 8006286:	428b      	cmp	r3, r1
 8006288:	d301      	bcc.n	800628e <__udivsi3+0x76>
 800628a:	02cb      	lsls	r3, r1, #11
 800628c:	1ac0      	subs	r0, r0, r3
 800628e:	4152      	adcs	r2, r2
 8006290:	0a83      	lsrs	r3, r0, #10
 8006292:	428b      	cmp	r3, r1
 8006294:	d301      	bcc.n	800629a <__udivsi3+0x82>
 8006296:	028b      	lsls	r3, r1, #10
 8006298:	1ac0      	subs	r0, r0, r3
 800629a:	4152      	adcs	r2, r2
 800629c:	0a43      	lsrs	r3, r0, #9
 800629e:	428b      	cmp	r3, r1
 80062a0:	d301      	bcc.n	80062a6 <__udivsi3+0x8e>
 80062a2:	024b      	lsls	r3, r1, #9
 80062a4:	1ac0      	subs	r0, r0, r3
 80062a6:	4152      	adcs	r2, r2
 80062a8:	0a03      	lsrs	r3, r0, #8
 80062aa:	428b      	cmp	r3, r1
 80062ac:	d301      	bcc.n	80062b2 <__udivsi3+0x9a>
 80062ae:	020b      	lsls	r3, r1, #8
 80062b0:	1ac0      	subs	r0, r0, r3
 80062b2:	4152      	adcs	r2, r2
 80062b4:	d2cd      	bcs.n	8006252 <__udivsi3+0x3a>
 80062b6:	09c3      	lsrs	r3, r0, #7
 80062b8:	428b      	cmp	r3, r1
 80062ba:	d301      	bcc.n	80062c0 <__udivsi3+0xa8>
 80062bc:	01cb      	lsls	r3, r1, #7
 80062be:	1ac0      	subs	r0, r0, r3
 80062c0:	4152      	adcs	r2, r2
 80062c2:	0983      	lsrs	r3, r0, #6
 80062c4:	428b      	cmp	r3, r1
 80062c6:	d301      	bcc.n	80062cc <__udivsi3+0xb4>
 80062c8:	018b      	lsls	r3, r1, #6
 80062ca:	1ac0      	subs	r0, r0, r3
 80062cc:	4152      	adcs	r2, r2
 80062ce:	0943      	lsrs	r3, r0, #5
 80062d0:	428b      	cmp	r3, r1
 80062d2:	d301      	bcc.n	80062d8 <__udivsi3+0xc0>
 80062d4:	014b      	lsls	r3, r1, #5
 80062d6:	1ac0      	subs	r0, r0, r3
 80062d8:	4152      	adcs	r2, r2
 80062da:	0903      	lsrs	r3, r0, #4
 80062dc:	428b      	cmp	r3, r1
 80062de:	d301      	bcc.n	80062e4 <__udivsi3+0xcc>
 80062e0:	010b      	lsls	r3, r1, #4
 80062e2:	1ac0      	subs	r0, r0, r3
 80062e4:	4152      	adcs	r2, r2
 80062e6:	08c3      	lsrs	r3, r0, #3
 80062e8:	428b      	cmp	r3, r1
 80062ea:	d301      	bcc.n	80062f0 <__udivsi3+0xd8>
 80062ec:	00cb      	lsls	r3, r1, #3
 80062ee:	1ac0      	subs	r0, r0, r3
 80062f0:	4152      	adcs	r2, r2
 80062f2:	0883      	lsrs	r3, r0, #2
 80062f4:	428b      	cmp	r3, r1
 80062f6:	d301      	bcc.n	80062fc <__udivsi3+0xe4>
 80062f8:	008b      	lsls	r3, r1, #2
 80062fa:	1ac0      	subs	r0, r0, r3
 80062fc:	4152      	adcs	r2, r2
 80062fe:	0843      	lsrs	r3, r0, #1
 8006300:	428b      	cmp	r3, r1
 8006302:	d301      	bcc.n	8006308 <__udivsi3+0xf0>
 8006304:	004b      	lsls	r3, r1, #1
 8006306:	1ac0      	subs	r0, r0, r3
 8006308:	4152      	adcs	r2, r2
 800630a:	1a41      	subs	r1, r0, r1
 800630c:	d200      	bcs.n	8006310 <__udivsi3+0xf8>
 800630e:	4601      	mov	r1, r0
 8006310:	4152      	adcs	r2, r2
 8006312:	4610      	mov	r0, r2
 8006314:	4770      	bx	lr
 8006316:	e7ff      	b.n	8006318 <__udivsi3+0x100>
 8006318:	b501      	push	{r0, lr}
 800631a:	2000      	movs	r0, #0
 800631c:	f000 f8f0 	bl	8006500 <__aeabi_idiv0>
 8006320:	bd02      	pop	{r1, pc}
 8006322:	46c0      	nop			; (mov r8, r8)

08006324 <__aeabi_uidivmod>:
 8006324:	2900      	cmp	r1, #0
 8006326:	d0f7      	beq.n	8006318 <__udivsi3+0x100>
 8006328:	e776      	b.n	8006218 <__udivsi3>
 800632a:	4770      	bx	lr

0800632c <__divsi3>:
 800632c:	4603      	mov	r3, r0
 800632e:	430b      	orrs	r3, r1
 8006330:	d47f      	bmi.n	8006432 <__divsi3+0x106>
 8006332:	2200      	movs	r2, #0
 8006334:	0843      	lsrs	r3, r0, #1
 8006336:	428b      	cmp	r3, r1
 8006338:	d374      	bcc.n	8006424 <__divsi3+0xf8>
 800633a:	0903      	lsrs	r3, r0, #4
 800633c:	428b      	cmp	r3, r1
 800633e:	d35f      	bcc.n	8006400 <__divsi3+0xd4>
 8006340:	0a03      	lsrs	r3, r0, #8
 8006342:	428b      	cmp	r3, r1
 8006344:	d344      	bcc.n	80063d0 <__divsi3+0xa4>
 8006346:	0b03      	lsrs	r3, r0, #12
 8006348:	428b      	cmp	r3, r1
 800634a:	d328      	bcc.n	800639e <__divsi3+0x72>
 800634c:	0c03      	lsrs	r3, r0, #16
 800634e:	428b      	cmp	r3, r1
 8006350:	d30d      	bcc.n	800636e <__divsi3+0x42>
 8006352:	22ff      	movs	r2, #255	; 0xff
 8006354:	0209      	lsls	r1, r1, #8
 8006356:	ba12      	rev	r2, r2
 8006358:	0c03      	lsrs	r3, r0, #16
 800635a:	428b      	cmp	r3, r1
 800635c:	d302      	bcc.n	8006364 <__divsi3+0x38>
 800635e:	1212      	asrs	r2, r2, #8
 8006360:	0209      	lsls	r1, r1, #8
 8006362:	d065      	beq.n	8006430 <__divsi3+0x104>
 8006364:	0b03      	lsrs	r3, r0, #12
 8006366:	428b      	cmp	r3, r1
 8006368:	d319      	bcc.n	800639e <__divsi3+0x72>
 800636a:	e000      	b.n	800636e <__divsi3+0x42>
 800636c:	0a09      	lsrs	r1, r1, #8
 800636e:	0bc3      	lsrs	r3, r0, #15
 8006370:	428b      	cmp	r3, r1
 8006372:	d301      	bcc.n	8006378 <__divsi3+0x4c>
 8006374:	03cb      	lsls	r3, r1, #15
 8006376:	1ac0      	subs	r0, r0, r3
 8006378:	4152      	adcs	r2, r2
 800637a:	0b83      	lsrs	r3, r0, #14
 800637c:	428b      	cmp	r3, r1
 800637e:	d301      	bcc.n	8006384 <__divsi3+0x58>
 8006380:	038b      	lsls	r3, r1, #14
 8006382:	1ac0      	subs	r0, r0, r3
 8006384:	4152      	adcs	r2, r2
 8006386:	0b43      	lsrs	r3, r0, #13
 8006388:	428b      	cmp	r3, r1
 800638a:	d301      	bcc.n	8006390 <__divsi3+0x64>
 800638c:	034b      	lsls	r3, r1, #13
 800638e:	1ac0      	subs	r0, r0, r3
 8006390:	4152      	adcs	r2, r2
 8006392:	0b03      	lsrs	r3, r0, #12
 8006394:	428b      	cmp	r3, r1
 8006396:	d301      	bcc.n	800639c <__divsi3+0x70>
 8006398:	030b      	lsls	r3, r1, #12
 800639a:	1ac0      	subs	r0, r0, r3
 800639c:	4152      	adcs	r2, r2
 800639e:	0ac3      	lsrs	r3, r0, #11
 80063a0:	428b      	cmp	r3, r1
 80063a2:	d301      	bcc.n	80063a8 <__divsi3+0x7c>
 80063a4:	02cb      	lsls	r3, r1, #11
 80063a6:	1ac0      	subs	r0, r0, r3
 80063a8:	4152      	adcs	r2, r2
 80063aa:	0a83      	lsrs	r3, r0, #10
 80063ac:	428b      	cmp	r3, r1
 80063ae:	d301      	bcc.n	80063b4 <__divsi3+0x88>
 80063b0:	028b      	lsls	r3, r1, #10
 80063b2:	1ac0      	subs	r0, r0, r3
 80063b4:	4152      	adcs	r2, r2
 80063b6:	0a43      	lsrs	r3, r0, #9
 80063b8:	428b      	cmp	r3, r1
 80063ba:	d301      	bcc.n	80063c0 <__divsi3+0x94>
 80063bc:	024b      	lsls	r3, r1, #9
 80063be:	1ac0      	subs	r0, r0, r3
 80063c0:	4152      	adcs	r2, r2
 80063c2:	0a03      	lsrs	r3, r0, #8
 80063c4:	428b      	cmp	r3, r1
 80063c6:	d301      	bcc.n	80063cc <__divsi3+0xa0>
 80063c8:	020b      	lsls	r3, r1, #8
 80063ca:	1ac0      	subs	r0, r0, r3
 80063cc:	4152      	adcs	r2, r2
 80063ce:	d2cd      	bcs.n	800636c <__divsi3+0x40>
 80063d0:	09c3      	lsrs	r3, r0, #7
 80063d2:	428b      	cmp	r3, r1
 80063d4:	d301      	bcc.n	80063da <__divsi3+0xae>
 80063d6:	01cb      	lsls	r3, r1, #7
 80063d8:	1ac0      	subs	r0, r0, r3
 80063da:	4152      	adcs	r2, r2
 80063dc:	0983      	lsrs	r3, r0, #6
 80063de:	428b      	cmp	r3, r1
 80063e0:	d301      	bcc.n	80063e6 <__divsi3+0xba>
 80063e2:	018b      	lsls	r3, r1, #6
 80063e4:	1ac0      	subs	r0, r0, r3
 80063e6:	4152      	adcs	r2, r2
 80063e8:	0943      	lsrs	r3, r0, #5
 80063ea:	428b      	cmp	r3, r1
 80063ec:	d301      	bcc.n	80063f2 <__divsi3+0xc6>
 80063ee:	014b      	lsls	r3, r1, #5
 80063f0:	1ac0      	subs	r0, r0, r3
 80063f2:	4152      	adcs	r2, r2
 80063f4:	0903      	lsrs	r3, r0, #4
 80063f6:	428b      	cmp	r3, r1
 80063f8:	d301      	bcc.n	80063fe <__divsi3+0xd2>
 80063fa:	010b      	lsls	r3, r1, #4
 80063fc:	1ac0      	subs	r0, r0, r3
 80063fe:	4152      	adcs	r2, r2
 8006400:	08c3      	lsrs	r3, r0, #3
 8006402:	428b      	cmp	r3, r1
 8006404:	d301      	bcc.n	800640a <__divsi3+0xde>
 8006406:	00cb      	lsls	r3, r1, #3
 8006408:	1ac0      	subs	r0, r0, r3
 800640a:	4152      	adcs	r2, r2
 800640c:	0883      	lsrs	r3, r0, #2
 800640e:	428b      	cmp	r3, r1
 8006410:	d301      	bcc.n	8006416 <__divsi3+0xea>
 8006412:	008b      	lsls	r3, r1, #2
 8006414:	1ac0      	subs	r0, r0, r3
 8006416:	4152      	adcs	r2, r2
 8006418:	0843      	lsrs	r3, r0, #1
 800641a:	428b      	cmp	r3, r1
 800641c:	d301      	bcc.n	8006422 <__divsi3+0xf6>
 800641e:	004b      	lsls	r3, r1, #1
 8006420:	1ac0      	subs	r0, r0, r3
 8006422:	4152      	adcs	r2, r2
 8006424:	1a41      	subs	r1, r0, r1
 8006426:	d200      	bcs.n	800642a <__divsi3+0xfe>
 8006428:	4601      	mov	r1, r0
 800642a:	4152      	adcs	r2, r2
 800642c:	4610      	mov	r0, r2
 800642e:	4770      	bx	lr
 8006430:	e05d      	b.n	80064ee <__divsi3+0x1c2>
 8006432:	0fca      	lsrs	r2, r1, #31
 8006434:	d000      	beq.n	8006438 <__divsi3+0x10c>
 8006436:	4249      	negs	r1, r1
 8006438:	1003      	asrs	r3, r0, #32
 800643a:	d300      	bcc.n	800643e <__divsi3+0x112>
 800643c:	4240      	negs	r0, r0
 800643e:	4053      	eors	r3, r2
 8006440:	2200      	movs	r2, #0
 8006442:	469c      	mov	ip, r3
 8006444:	0903      	lsrs	r3, r0, #4
 8006446:	428b      	cmp	r3, r1
 8006448:	d32d      	bcc.n	80064a6 <__divsi3+0x17a>
 800644a:	0a03      	lsrs	r3, r0, #8
 800644c:	428b      	cmp	r3, r1
 800644e:	d312      	bcc.n	8006476 <__divsi3+0x14a>
 8006450:	22fc      	movs	r2, #252	; 0xfc
 8006452:	0189      	lsls	r1, r1, #6
 8006454:	ba12      	rev	r2, r2
 8006456:	0a03      	lsrs	r3, r0, #8
 8006458:	428b      	cmp	r3, r1
 800645a:	d30c      	bcc.n	8006476 <__divsi3+0x14a>
 800645c:	0189      	lsls	r1, r1, #6
 800645e:	1192      	asrs	r2, r2, #6
 8006460:	428b      	cmp	r3, r1
 8006462:	d308      	bcc.n	8006476 <__divsi3+0x14a>
 8006464:	0189      	lsls	r1, r1, #6
 8006466:	1192      	asrs	r2, r2, #6
 8006468:	428b      	cmp	r3, r1
 800646a:	d304      	bcc.n	8006476 <__divsi3+0x14a>
 800646c:	0189      	lsls	r1, r1, #6
 800646e:	d03a      	beq.n	80064e6 <__divsi3+0x1ba>
 8006470:	1192      	asrs	r2, r2, #6
 8006472:	e000      	b.n	8006476 <__divsi3+0x14a>
 8006474:	0989      	lsrs	r1, r1, #6
 8006476:	09c3      	lsrs	r3, r0, #7
 8006478:	428b      	cmp	r3, r1
 800647a:	d301      	bcc.n	8006480 <__divsi3+0x154>
 800647c:	01cb      	lsls	r3, r1, #7
 800647e:	1ac0      	subs	r0, r0, r3
 8006480:	4152      	adcs	r2, r2
 8006482:	0983      	lsrs	r3, r0, #6
 8006484:	428b      	cmp	r3, r1
 8006486:	d301      	bcc.n	800648c <__divsi3+0x160>
 8006488:	018b      	lsls	r3, r1, #6
 800648a:	1ac0      	subs	r0, r0, r3
 800648c:	4152      	adcs	r2, r2
 800648e:	0943      	lsrs	r3, r0, #5
 8006490:	428b      	cmp	r3, r1
 8006492:	d301      	bcc.n	8006498 <__divsi3+0x16c>
 8006494:	014b      	lsls	r3, r1, #5
 8006496:	1ac0      	subs	r0, r0, r3
 8006498:	4152      	adcs	r2, r2
 800649a:	0903      	lsrs	r3, r0, #4
 800649c:	428b      	cmp	r3, r1
 800649e:	d301      	bcc.n	80064a4 <__divsi3+0x178>
 80064a0:	010b      	lsls	r3, r1, #4
 80064a2:	1ac0      	subs	r0, r0, r3
 80064a4:	4152      	adcs	r2, r2
 80064a6:	08c3      	lsrs	r3, r0, #3
 80064a8:	428b      	cmp	r3, r1
 80064aa:	d301      	bcc.n	80064b0 <__divsi3+0x184>
 80064ac:	00cb      	lsls	r3, r1, #3
 80064ae:	1ac0      	subs	r0, r0, r3
 80064b0:	4152      	adcs	r2, r2
 80064b2:	0883      	lsrs	r3, r0, #2
 80064b4:	428b      	cmp	r3, r1
 80064b6:	d301      	bcc.n	80064bc <__divsi3+0x190>
 80064b8:	008b      	lsls	r3, r1, #2
 80064ba:	1ac0      	subs	r0, r0, r3
 80064bc:	4152      	adcs	r2, r2
 80064be:	d2d9      	bcs.n	8006474 <__divsi3+0x148>
 80064c0:	0843      	lsrs	r3, r0, #1
 80064c2:	428b      	cmp	r3, r1
 80064c4:	d301      	bcc.n	80064ca <__divsi3+0x19e>
 80064c6:	004b      	lsls	r3, r1, #1
 80064c8:	1ac0      	subs	r0, r0, r3
 80064ca:	4152      	adcs	r2, r2
 80064cc:	1a41      	subs	r1, r0, r1
 80064ce:	d200      	bcs.n	80064d2 <__divsi3+0x1a6>
 80064d0:	4601      	mov	r1, r0
 80064d2:	4663      	mov	r3, ip
 80064d4:	4152      	adcs	r2, r2
 80064d6:	105b      	asrs	r3, r3, #1
 80064d8:	4610      	mov	r0, r2
 80064da:	d301      	bcc.n	80064e0 <__divsi3+0x1b4>
 80064dc:	4240      	negs	r0, r0
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d500      	bpl.n	80064e4 <__divsi3+0x1b8>
 80064e2:	4249      	negs	r1, r1
 80064e4:	4770      	bx	lr
 80064e6:	4663      	mov	r3, ip
 80064e8:	105b      	asrs	r3, r3, #1
 80064ea:	d300      	bcc.n	80064ee <__divsi3+0x1c2>
 80064ec:	4240      	negs	r0, r0
 80064ee:	b501      	push	{r0, lr}
 80064f0:	2000      	movs	r0, #0
 80064f2:	f000 f805 	bl	8006500 <__aeabi_idiv0>
 80064f6:	bd02      	pop	{r1, pc}

080064f8 <__aeabi_idivmod>:
 80064f8:	2900      	cmp	r1, #0
 80064fa:	d0f8      	beq.n	80064ee <__divsi3+0x1c2>
 80064fc:	e716      	b.n	800632c <__divsi3>
 80064fe:	4770      	bx	lr

08006500 <__aeabi_idiv0>:
 8006500:	4770      	bx	lr
 8006502:	46c0      	nop			; (mov r8, r8)

08006504 <__aeabi_cdrcmple>:
 8006504:	4684      	mov	ip, r0
 8006506:	0010      	movs	r0, r2
 8006508:	4662      	mov	r2, ip
 800650a:	468c      	mov	ip, r1
 800650c:	0019      	movs	r1, r3
 800650e:	4663      	mov	r3, ip
 8006510:	e000      	b.n	8006514 <__aeabi_cdcmpeq>
 8006512:	46c0      	nop			; (mov r8, r8)

08006514 <__aeabi_cdcmpeq>:
 8006514:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006516:	f001 f885 	bl	8007624 <__ledf2>
 800651a:	2800      	cmp	r0, #0
 800651c:	d401      	bmi.n	8006522 <__aeabi_cdcmpeq+0xe>
 800651e:	2100      	movs	r1, #0
 8006520:	42c8      	cmn	r0, r1
 8006522:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08006524 <__aeabi_dcmpeq>:
 8006524:	b510      	push	{r4, lr}
 8006526:	f000 ffd5 	bl	80074d4 <__eqdf2>
 800652a:	4240      	negs	r0, r0
 800652c:	3001      	adds	r0, #1
 800652e:	bd10      	pop	{r4, pc}

08006530 <__aeabi_dcmplt>:
 8006530:	b510      	push	{r4, lr}
 8006532:	f001 f877 	bl	8007624 <__ledf2>
 8006536:	2800      	cmp	r0, #0
 8006538:	db01      	blt.n	800653e <__aeabi_dcmplt+0xe>
 800653a:	2000      	movs	r0, #0
 800653c:	bd10      	pop	{r4, pc}
 800653e:	2001      	movs	r0, #1
 8006540:	bd10      	pop	{r4, pc}
 8006542:	46c0      	nop			; (mov r8, r8)

08006544 <__aeabi_dcmple>:
 8006544:	b510      	push	{r4, lr}
 8006546:	f001 f86d 	bl	8007624 <__ledf2>
 800654a:	2800      	cmp	r0, #0
 800654c:	dd01      	ble.n	8006552 <__aeabi_dcmple+0xe>
 800654e:	2000      	movs	r0, #0
 8006550:	bd10      	pop	{r4, pc}
 8006552:	2001      	movs	r0, #1
 8006554:	bd10      	pop	{r4, pc}
 8006556:	46c0      	nop			; (mov r8, r8)

08006558 <__aeabi_dcmpgt>:
 8006558:	b510      	push	{r4, lr}
 800655a:	f000 fffd 	bl	8007558 <__gedf2>
 800655e:	2800      	cmp	r0, #0
 8006560:	dc01      	bgt.n	8006566 <__aeabi_dcmpgt+0xe>
 8006562:	2000      	movs	r0, #0
 8006564:	bd10      	pop	{r4, pc}
 8006566:	2001      	movs	r0, #1
 8006568:	bd10      	pop	{r4, pc}
 800656a:	46c0      	nop			; (mov r8, r8)

0800656c <__aeabi_dcmpge>:
 800656c:	b510      	push	{r4, lr}
 800656e:	f000 fff3 	bl	8007558 <__gedf2>
 8006572:	2800      	cmp	r0, #0
 8006574:	da01      	bge.n	800657a <__aeabi_dcmpge+0xe>
 8006576:	2000      	movs	r0, #0
 8006578:	bd10      	pop	{r4, pc}
 800657a:	2001      	movs	r0, #1
 800657c:	bd10      	pop	{r4, pc}
 800657e:	46c0      	nop			; (mov r8, r8)

08006580 <__aeabi_uldivmod>:
 8006580:	2b00      	cmp	r3, #0
 8006582:	d111      	bne.n	80065a8 <__aeabi_uldivmod+0x28>
 8006584:	2a00      	cmp	r2, #0
 8006586:	d10f      	bne.n	80065a8 <__aeabi_uldivmod+0x28>
 8006588:	2900      	cmp	r1, #0
 800658a:	d100      	bne.n	800658e <__aeabi_uldivmod+0xe>
 800658c:	2800      	cmp	r0, #0
 800658e:	d002      	beq.n	8006596 <__aeabi_uldivmod+0x16>
 8006590:	2100      	movs	r1, #0
 8006592:	43c9      	mvns	r1, r1
 8006594:	0008      	movs	r0, r1
 8006596:	b407      	push	{r0, r1, r2}
 8006598:	4802      	ldr	r0, [pc, #8]	; (80065a4 <__aeabi_uldivmod+0x24>)
 800659a:	a102      	add	r1, pc, #8	; (adr r1, 80065a4 <__aeabi_uldivmod+0x24>)
 800659c:	1840      	adds	r0, r0, r1
 800659e:	9002      	str	r0, [sp, #8]
 80065a0:	bd03      	pop	{r0, r1, pc}
 80065a2:	46c0      	nop			; (mov r8, r8)
 80065a4:	ffffff5d 	.word	0xffffff5d
 80065a8:	b403      	push	{r0, r1}
 80065aa:	4668      	mov	r0, sp
 80065ac:	b501      	push	{r0, lr}
 80065ae:	9802      	ldr	r0, [sp, #8]
 80065b0:	f000 f876 	bl	80066a0 <__udivmoddi4>
 80065b4:	9b01      	ldr	r3, [sp, #4]
 80065b6:	469e      	mov	lr, r3
 80065b8:	b002      	add	sp, #8
 80065ba:	bc0c      	pop	{r2, r3}
 80065bc:	4770      	bx	lr
 80065be:	46c0      	nop			; (mov r8, r8)

080065c0 <__aeabi_d2uiz>:
 80065c0:	b570      	push	{r4, r5, r6, lr}
 80065c2:	2200      	movs	r2, #0
 80065c4:	4b0c      	ldr	r3, [pc, #48]	; (80065f8 <__aeabi_d2uiz+0x38>)
 80065c6:	0004      	movs	r4, r0
 80065c8:	000d      	movs	r5, r1
 80065ca:	f7ff ffcf 	bl	800656c <__aeabi_dcmpge>
 80065ce:	2800      	cmp	r0, #0
 80065d0:	d104      	bne.n	80065dc <__aeabi_d2uiz+0x1c>
 80065d2:	0020      	movs	r0, r4
 80065d4:	0029      	movs	r1, r5
 80065d6:	f001 fecd 	bl	8008374 <__aeabi_d2iz>
 80065da:	bd70      	pop	{r4, r5, r6, pc}
 80065dc:	4b06      	ldr	r3, [pc, #24]	; (80065f8 <__aeabi_d2uiz+0x38>)
 80065de:	2200      	movs	r2, #0
 80065e0:	0020      	movs	r0, r4
 80065e2:	0029      	movs	r1, r5
 80065e4:	f001 fb44 	bl	8007c70 <__aeabi_dsub>
 80065e8:	f001 fec4 	bl	8008374 <__aeabi_d2iz>
 80065ec:	2380      	movs	r3, #128	; 0x80
 80065ee:	061b      	lsls	r3, r3, #24
 80065f0:	469c      	mov	ip, r3
 80065f2:	4460      	add	r0, ip
 80065f4:	e7f1      	b.n	80065da <__aeabi_d2uiz+0x1a>
 80065f6:	46c0      	nop			; (mov r8, r8)
 80065f8:	41e00000 	.word	0x41e00000

080065fc <__aeabi_d2lz>:
 80065fc:	b570      	push	{r4, r5, r6, lr}
 80065fe:	0005      	movs	r5, r0
 8006600:	000c      	movs	r4, r1
 8006602:	2200      	movs	r2, #0
 8006604:	2300      	movs	r3, #0
 8006606:	0028      	movs	r0, r5
 8006608:	0021      	movs	r1, r4
 800660a:	f7ff ff91 	bl	8006530 <__aeabi_dcmplt>
 800660e:	2800      	cmp	r0, #0
 8006610:	d108      	bne.n	8006624 <__aeabi_d2lz+0x28>
 8006612:	0028      	movs	r0, r5
 8006614:	0021      	movs	r1, r4
 8006616:	f000 f80f 	bl	8006638 <__aeabi_d2ulz>
 800661a:	0002      	movs	r2, r0
 800661c:	000b      	movs	r3, r1
 800661e:	0010      	movs	r0, r2
 8006620:	0019      	movs	r1, r3
 8006622:	bd70      	pop	{r4, r5, r6, pc}
 8006624:	2380      	movs	r3, #128	; 0x80
 8006626:	061b      	lsls	r3, r3, #24
 8006628:	18e1      	adds	r1, r4, r3
 800662a:	0028      	movs	r0, r5
 800662c:	f000 f804 	bl	8006638 <__aeabi_d2ulz>
 8006630:	2300      	movs	r3, #0
 8006632:	4242      	negs	r2, r0
 8006634:	418b      	sbcs	r3, r1
 8006636:	e7f2      	b.n	800661e <__aeabi_d2lz+0x22>

08006638 <__aeabi_d2ulz>:
 8006638:	b570      	push	{r4, r5, r6, lr}
 800663a:	2200      	movs	r2, #0
 800663c:	4b0b      	ldr	r3, [pc, #44]	; (800666c <__aeabi_d2ulz+0x34>)
 800663e:	000d      	movs	r5, r1
 8006640:	0004      	movs	r4, r0
 8006642:	f001 f853 	bl	80076ec <__aeabi_dmul>
 8006646:	f7ff ffbb 	bl	80065c0 <__aeabi_d2uiz>
 800664a:	0006      	movs	r6, r0
 800664c:	f001 fef8 	bl	8008440 <__aeabi_ui2d>
 8006650:	2200      	movs	r2, #0
 8006652:	4b07      	ldr	r3, [pc, #28]	; (8006670 <__aeabi_d2ulz+0x38>)
 8006654:	f001 f84a 	bl	80076ec <__aeabi_dmul>
 8006658:	0002      	movs	r2, r0
 800665a:	000b      	movs	r3, r1
 800665c:	0020      	movs	r0, r4
 800665e:	0029      	movs	r1, r5
 8006660:	f001 fb06 	bl	8007c70 <__aeabi_dsub>
 8006664:	f7ff ffac 	bl	80065c0 <__aeabi_d2uiz>
 8006668:	0031      	movs	r1, r6
 800666a:	bd70      	pop	{r4, r5, r6, pc}
 800666c:	3df00000 	.word	0x3df00000
 8006670:	41f00000 	.word	0x41f00000

08006674 <__aeabi_l2d>:
 8006674:	b570      	push	{r4, r5, r6, lr}
 8006676:	0006      	movs	r6, r0
 8006678:	0008      	movs	r0, r1
 800667a:	f001 feb1 	bl	80083e0 <__aeabi_i2d>
 800667e:	2200      	movs	r2, #0
 8006680:	4b06      	ldr	r3, [pc, #24]	; (800669c <__aeabi_l2d+0x28>)
 8006682:	f001 f833 	bl	80076ec <__aeabi_dmul>
 8006686:	000d      	movs	r5, r1
 8006688:	0004      	movs	r4, r0
 800668a:	0030      	movs	r0, r6
 800668c:	f001 fed8 	bl	8008440 <__aeabi_ui2d>
 8006690:	002b      	movs	r3, r5
 8006692:	0022      	movs	r2, r4
 8006694:	f000 f8d0 	bl	8006838 <__aeabi_dadd>
 8006698:	bd70      	pop	{r4, r5, r6, pc}
 800669a:	46c0      	nop			; (mov r8, r8)
 800669c:	41f00000 	.word	0x41f00000

080066a0 <__udivmoddi4>:
 80066a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066a2:	4657      	mov	r7, sl
 80066a4:	464e      	mov	r6, r9
 80066a6:	4645      	mov	r5, r8
 80066a8:	46de      	mov	lr, fp
 80066aa:	b5e0      	push	{r5, r6, r7, lr}
 80066ac:	0004      	movs	r4, r0
 80066ae:	000d      	movs	r5, r1
 80066b0:	4692      	mov	sl, r2
 80066b2:	4699      	mov	r9, r3
 80066b4:	b083      	sub	sp, #12
 80066b6:	428b      	cmp	r3, r1
 80066b8:	d830      	bhi.n	800671c <__udivmoddi4+0x7c>
 80066ba:	d02d      	beq.n	8006718 <__udivmoddi4+0x78>
 80066bc:	4649      	mov	r1, r9
 80066be:	4650      	mov	r0, sl
 80066c0:	f001 ff02 	bl	80084c8 <__clzdi2>
 80066c4:	0029      	movs	r1, r5
 80066c6:	0006      	movs	r6, r0
 80066c8:	0020      	movs	r0, r4
 80066ca:	f001 fefd 	bl	80084c8 <__clzdi2>
 80066ce:	1a33      	subs	r3, r6, r0
 80066d0:	4698      	mov	r8, r3
 80066d2:	3b20      	subs	r3, #32
 80066d4:	d434      	bmi.n	8006740 <__udivmoddi4+0xa0>
 80066d6:	469b      	mov	fp, r3
 80066d8:	4653      	mov	r3, sl
 80066da:	465a      	mov	r2, fp
 80066dc:	4093      	lsls	r3, r2
 80066de:	4642      	mov	r2, r8
 80066e0:	001f      	movs	r7, r3
 80066e2:	4653      	mov	r3, sl
 80066e4:	4093      	lsls	r3, r2
 80066e6:	001e      	movs	r6, r3
 80066e8:	42af      	cmp	r7, r5
 80066ea:	d83b      	bhi.n	8006764 <__udivmoddi4+0xc4>
 80066ec:	42af      	cmp	r7, r5
 80066ee:	d100      	bne.n	80066f2 <__udivmoddi4+0x52>
 80066f0:	e079      	b.n	80067e6 <__udivmoddi4+0x146>
 80066f2:	465b      	mov	r3, fp
 80066f4:	1ba4      	subs	r4, r4, r6
 80066f6:	41bd      	sbcs	r5, r7
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	da00      	bge.n	80066fe <__udivmoddi4+0x5e>
 80066fc:	e076      	b.n	80067ec <__udivmoddi4+0x14c>
 80066fe:	2200      	movs	r2, #0
 8006700:	2300      	movs	r3, #0
 8006702:	9200      	str	r2, [sp, #0]
 8006704:	9301      	str	r3, [sp, #4]
 8006706:	2301      	movs	r3, #1
 8006708:	465a      	mov	r2, fp
 800670a:	4093      	lsls	r3, r2
 800670c:	9301      	str	r3, [sp, #4]
 800670e:	2301      	movs	r3, #1
 8006710:	4642      	mov	r2, r8
 8006712:	4093      	lsls	r3, r2
 8006714:	9300      	str	r3, [sp, #0]
 8006716:	e029      	b.n	800676c <__udivmoddi4+0xcc>
 8006718:	4282      	cmp	r2, r0
 800671a:	d9cf      	bls.n	80066bc <__udivmoddi4+0x1c>
 800671c:	2200      	movs	r2, #0
 800671e:	2300      	movs	r3, #0
 8006720:	9200      	str	r2, [sp, #0]
 8006722:	9301      	str	r3, [sp, #4]
 8006724:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006726:	2b00      	cmp	r3, #0
 8006728:	d001      	beq.n	800672e <__udivmoddi4+0x8e>
 800672a:	601c      	str	r4, [r3, #0]
 800672c:	605d      	str	r5, [r3, #4]
 800672e:	9800      	ldr	r0, [sp, #0]
 8006730:	9901      	ldr	r1, [sp, #4]
 8006732:	b003      	add	sp, #12
 8006734:	bcf0      	pop	{r4, r5, r6, r7}
 8006736:	46bb      	mov	fp, r7
 8006738:	46b2      	mov	sl, r6
 800673a:	46a9      	mov	r9, r5
 800673c:	46a0      	mov	r8, r4
 800673e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006740:	4642      	mov	r2, r8
 8006742:	469b      	mov	fp, r3
 8006744:	2320      	movs	r3, #32
 8006746:	1a9b      	subs	r3, r3, r2
 8006748:	4652      	mov	r2, sl
 800674a:	40da      	lsrs	r2, r3
 800674c:	4641      	mov	r1, r8
 800674e:	0013      	movs	r3, r2
 8006750:	464a      	mov	r2, r9
 8006752:	408a      	lsls	r2, r1
 8006754:	0017      	movs	r7, r2
 8006756:	4642      	mov	r2, r8
 8006758:	431f      	orrs	r7, r3
 800675a:	4653      	mov	r3, sl
 800675c:	4093      	lsls	r3, r2
 800675e:	001e      	movs	r6, r3
 8006760:	42af      	cmp	r7, r5
 8006762:	d9c3      	bls.n	80066ec <__udivmoddi4+0x4c>
 8006764:	2200      	movs	r2, #0
 8006766:	2300      	movs	r3, #0
 8006768:	9200      	str	r2, [sp, #0]
 800676a:	9301      	str	r3, [sp, #4]
 800676c:	4643      	mov	r3, r8
 800676e:	2b00      	cmp	r3, #0
 8006770:	d0d8      	beq.n	8006724 <__udivmoddi4+0x84>
 8006772:	07fb      	lsls	r3, r7, #31
 8006774:	0872      	lsrs	r2, r6, #1
 8006776:	431a      	orrs	r2, r3
 8006778:	4646      	mov	r6, r8
 800677a:	087b      	lsrs	r3, r7, #1
 800677c:	e00e      	b.n	800679c <__udivmoddi4+0xfc>
 800677e:	42ab      	cmp	r3, r5
 8006780:	d101      	bne.n	8006786 <__udivmoddi4+0xe6>
 8006782:	42a2      	cmp	r2, r4
 8006784:	d80c      	bhi.n	80067a0 <__udivmoddi4+0x100>
 8006786:	1aa4      	subs	r4, r4, r2
 8006788:	419d      	sbcs	r5, r3
 800678a:	2001      	movs	r0, #1
 800678c:	1924      	adds	r4, r4, r4
 800678e:	416d      	adcs	r5, r5
 8006790:	2100      	movs	r1, #0
 8006792:	3e01      	subs	r6, #1
 8006794:	1824      	adds	r4, r4, r0
 8006796:	414d      	adcs	r5, r1
 8006798:	2e00      	cmp	r6, #0
 800679a:	d006      	beq.n	80067aa <__udivmoddi4+0x10a>
 800679c:	42ab      	cmp	r3, r5
 800679e:	d9ee      	bls.n	800677e <__udivmoddi4+0xde>
 80067a0:	3e01      	subs	r6, #1
 80067a2:	1924      	adds	r4, r4, r4
 80067a4:	416d      	adcs	r5, r5
 80067a6:	2e00      	cmp	r6, #0
 80067a8:	d1f8      	bne.n	800679c <__udivmoddi4+0xfc>
 80067aa:	9800      	ldr	r0, [sp, #0]
 80067ac:	9901      	ldr	r1, [sp, #4]
 80067ae:	465b      	mov	r3, fp
 80067b0:	1900      	adds	r0, r0, r4
 80067b2:	4169      	adcs	r1, r5
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	db24      	blt.n	8006802 <__udivmoddi4+0x162>
 80067b8:	002b      	movs	r3, r5
 80067ba:	465a      	mov	r2, fp
 80067bc:	4644      	mov	r4, r8
 80067be:	40d3      	lsrs	r3, r2
 80067c0:	002a      	movs	r2, r5
 80067c2:	40e2      	lsrs	r2, r4
 80067c4:	001c      	movs	r4, r3
 80067c6:	465b      	mov	r3, fp
 80067c8:	0015      	movs	r5, r2
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	db2a      	blt.n	8006824 <__udivmoddi4+0x184>
 80067ce:	0026      	movs	r6, r4
 80067d0:	409e      	lsls	r6, r3
 80067d2:	0033      	movs	r3, r6
 80067d4:	0026      	movs	r6, r4
 80067d6:	4647      	mov	r7, r8
 80067d8:	40be      	lsls	r6, r7
 80067da:	0032      	movs	r2, r6
 80067dc:	1a80      	subs	r0, r0, r2
 80067de:	4199      	sbcs	r1, r3
 80067e0:	9000      	str	r0, [sp, #0]
 80067e2:	9101      	str	r1, [sp, #4]
 80067e4:	e79e      	b.n	8006724 <__udivmoddi4+0x84>
 80067e6:	42a3      	cmp	r3, r4
 80067e8:	d8bc      	bhi.n	8006764 <__udivmoddi4+0xc4>
 80067ea:	e782      	b.n	80066f2 <__udivmoddi4+0x52>
 80067ec:	4642      	mov	r2, r8
 80067ee:	2320      	movs	r3, #32
 80067f0:	2100      	movs	r1, #0
 80067f2:	1a9b      	subs	r3, r3, r2
 80067f4:	2200      	movs	r2, #0
 80067f6:	9100      	str	r1, [sp, #0]
 80067f8:	9201      	str	r2, [sp, #4]
 80067fa:	2201      	movs	r2, #1
 80067fc:	40da      	lsrs	r2, r3
 80067fe:	9201      	str	r2, [sp, #4]
 8006800:	e785      	b.n	800670e <__udivmoddi4+0x6e>
 8006802:	4642      	mov	r2, r8
 8006804:	2320      	movs	r3, #32
 8006806:	1a9b      	subs	r3, r3, r2
 8006808:	002a      	movs	r2, r5
 800680a:	4646      	mov	r6, r8
 800680c:	409a      	lsls	r2, r3
 800680e:	0023      	movs	r3, r4
 8006810:	40f3      	lsrs	r3, r6
 8006812:	4644      	mov	r4, r8
 8006814:	4313      	orrs	r3, r2
 8006816:	002a      	movs	r2, r5
 8006818:	40e2      	lsrs	r2, r4
 800681a:	001c      	movs	r4, r3
 800681c:	465b      	mov	r3, fp
 800681e:	0015      	movs	r5, r2
 8006820:	2b00      	cmp	r3, #0
 8006822:	dad4      	bge.n	80067ce <__udivmoddi4+0x12e>
 8006824:	4642      	mov	r2, r8
 8006826:	002f      	movs	r7, r5
 8006828:	2320      	movs	r3, #32
 800682a:	0026      	movs	r6, r4
 800682c:	4097      	lsls	r7, r2
 800682e:	1a9b      	subs	r3, r3, r2
 8006830:	40de      	lsrs	r6, r3
 8006832:	003b      	movs	r3, r7
 8006834:	4333      	orrs	r3, r6
 8006836:	e7cd      	b.n	80067d4 <__udivmoddi4+0x134>

08006838 <__aeabi_dadd>:
 8006838:	b5f0      	push	{r4, r5, r6, r7, lr}
 800683a:	464f      	mov	r7, r9
 800683c:	4646      	mov	r6, r8
 800683e:	46d6      	mov	lr, sl
 8006840:	0004      	movs	r4, r0
 8006842:	b5c0      	push	{r6, r7, lr}
 8006844:	001f      	movs	r7, r3
 8006846:	030b      	lsls	r3, r1, #12
 8006848:	0010      	movs	r0, r2
 800684a:	004e      	lsls	r6, r1, #1
 800684c:	0a5b      	lsrs	r3, r3, #9
 800684e:	0fcd      	lsrs	r5, r1, #31
 8006850:	0f61      	lsrs	r1, r4, #29
 8006852:	007a      	lsls	r2, r7, #1
 8006854:	4319      	orrs	r1, r3
 8006856:	00e3      	lsls	r3, r4, #3
 8006858:	033c      	lsls	r4, r7, #12
 800685a:	0fff      	lsrs	r7, r7, #31
 800685c:	46bc      	mov	ip, r7
 800685e:	0a64      	lsrs	r4, r4, #9
 8006860:	0f47      	lsrs	r7, r0, #29
 8006862:	4327      	orrs	r7, r4
 8006864:	0d76      	lsrs	r6, r6, #21
 8006866:	0d52      	lsrs	r2, r2, #21
 8006868:	00c0      	lsls	r0, r0, #3
 800686a:	46b9      	mov	r9, r7
 800686c:	4680      	mov	r8, r0
 800686e:	1ab7      	subs	r7, r6, r2
 8006870:	4565      	cmp	r5, ip
 8006872:	d100      	bne.n	8006876 <__aeabi_dadd+0x3e>
 8006874:	e09b      	b.n	80069ae <__aeabi_dadd+0x176>
 8006876:	2f00      	cmp	r7, #0
 8006878:	dc00      	bgt.n	800687c <__aeabi_dadd+0x44>
 800687a:	e084      	b.n	8006986 <__aeabi_dadd+0x14e>
 800687c:	2a00      	cmp	r2, #0
 800687e:	d100      	bne.n	8006882 <__aeabi_dadd+0x4a>
 8006880:	e0be      	b.n	8006a00 <__aeabi_dadd+0x1c8>
 8006882:	4ac8      	ldr	r2, [pc, #800]	; (8006ba4 <__aeabi_dadd+0x36c>)
 8006884:	4296      	cmp	r6, r2
 8006886:	d100      	bne.n	800688a <__aeabi_dadd+0x52>
 8006888:	e124      	b.n	8006ad4 <__aeabi_dadd+0x29c>
 800688a:	2280      	movs	r2, #128	; 0x80
 800688c:	464c      	mov	r4, r9
 800688e:	0412      	lsls	r2, r2, #16
 8006890:	4314      	orrs	r4, r2
 8006892:	46a1      	mov	r9, r4
 8006894:	2f38      	cmp	r7, #56	; 0x38
 8006896:	dd00      	ble.n	800689a <__aeabi_dadd+0x62>
 8006898:	e167      	b.n	8006b6a <__aeabi_dadd+0x332>
 800689a:	2f1f      	cmp	r7, #31
 800689c:	dd00      	ble.n	80068a0 <__aeabi_dadd+0x68>
 800689e:	e1d6      	b.n	8006c4e <__aeabi_dadd+0x416>
 80068a0:	2220      	movs	r2, #32
 80068a2:	464c      	mov	r4, r9
 80068a4:	1bd2      	subs	r2, r2, r7
 80068a6:	4094      	lsls	r4, r2
 80068a8:	46a2      	mov	sl, r4
 80068aa:	4644      	mov	r4, r8
 80068ac:	40fc      	lsrs	r4, r7
 80068ae:	0020      	movs	r0, r4
 80068b0:	4654      	mov	r4, sl
 80068b2:	4304      	orrs	r4, r0
 80068b4:	4640      	mov	r0, r8
 80068b6:	4090      	lsls	r0, r2
 80068b8:	1e42      	subs	r2, r0, #1
 80068ba:	4190      	sbcs	r0, r2
 80068bc:	464a      	mov	r2, r9
 80068be:	40fa      	lsrs	r2, r7
 80068c0:	4304      	orrs	r4, r0
 80068c2:	1a89      	subs	r1, r1, r2
 80068c4:	1b1c      	subs	r4, r3, r4
 80068c6:	42a3      	cmp	r3, r4
 80068c8:	4192      	sbcs	r2, r2
 80068ca:	4252      	negs	r2, r2
 80068cc:	1a8b      	subs	r3, r1, r2
 80068ce:	469a      	mov	sl, r3
 80068d0:	4653      	mov	r3, sl
 80068d2:	021b      	lsls	r3, r3, #8
 80068d4:	d400      	bmi.n	80068d8 <__aeabi_dadd+0xa0>
 80068d6:	e0d4      	b.n	8006a82 <__aeabi_dadd+0x24a>
 80068d8:	4653      	mov	r3, sl
 80068da:	025a      	lsls	r2, r3, #9
 80068dc:	0a53      	lsrs	r3, r2, #9
 80068de:	469a      	mov	sl, r3
 80068e0:	4653      	mov	r3, sl
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d100      	bne.n	80068e8 <__aeabi_dadd+0xb0>
 80068e6:	e104      	b.n	8006af2 <__aeabi_dadd+0x2ba>
 80068e8:	4650      	mov	r0, sl
 80068ea:	f001 fdcf 	bl	800848c <__clzsi2>
 80068ee:	0003      	movs	r3, r0
 80068f0:	3b08      	subs	r3, #8
 80068f2:	2220      	movs	r2, #32
 80068f4:	0020      	movs	r0, r4
 80068f6:	1ad2      	subs	r2, r2, r3
 80068f8:	4651      	mov	r1, sl
 80068fa:	40d0      	lsrs	r0, r2
 80068fc:	4099      	lsls	r1, r3
 80068fe:	0002      	movs	r2, r0
 8006900:	409c      	lsls	r4, r3
 8006902:	430a      	orrs	r2, r1
 8006904:	42b3      	cmp	r3, r6
 8006906:	da00      	bge.n	800690a <__aeabi_dadd+0xd2>
 8006908:	e102      	b.n	8006b10 <__aeabi_dadd+0x2d8>
 800690a:	1b9b      	subs	r3, r3, r6
 800690c:	1c59      	adds	r1, r3, #1
 800690e:	291f      	cmp	r1, #31
 8006910:	dd00      	ble.n	8006914 <__aeabi_dadd+0xdc>
 8006912:	e0a7      	b.n	8006a64 <__aeabi_dadd+0x22c>
 8006914:	2320      	movs	r3, #32
 8006916:	0010      	movs	r0, r2
 8006918:	0026      	movs	r6, r4
 800691a:	1a5b      	subs	r3, r3, r1
 800691c:	409c      	lsls	r4, r3
 800691e:	4098      	lsls	r0, r3
 8006920:	40ce      	lsrs	r6, r1
 8006922:	40ca      	lsrs	r2, r1
 8006924:	1e63      	subs	r3, r4, #1
 8006926:	419c      	sbcs	r4, r3
 8006928:	4330      	orrs	r0, r6
 800692a:	4692      	mov	sl, r2
 800692c:	2600      	movs	r6, #0
 800692e:	4304      	orrs	r4, r0
 8006930:	0763      	lsls	r3, r4, #29
 8006932:	d009      	beq.n	8006948 <__aeabi_dadd+0x110>
 8006934:	230f      	movs	r3, #15
 8006936:	4023      	ands	r3, r4
 8006938:	2b04      	cmp	r3, #4
 800693a:	d005      	beq.n	8006948 <__aeabi_dadd+0x110>
 800693c:	1d23      	adds	r3, r4, #4
 800693e:	42a3      	cmp	r3, r4
 8006940:	41a4      	sbcs	r4, r4
 8006942:	4264      	negs	r4, r4
 8006944:	44a2      	add	sl, r4
 8006946:	001c      	movs	r4, r3
 8006948:	4653      	mov	r3, sl
 800694a:	021b      	lsls	r3, r3, #8
 800694c:	d400      	bmi.n	8006950 <__aeabi_dadd+0x118>
 800694e:	e09b      	b.n	8006a88 <__aeabi_dadd+0x250>
 8006950:	4b94      	ldr	r3, [pc, #592]	; (8006ba4 <__aeabi_dadd+0x36c>)
 8006952:	3601      	adds	r6, #1
 8006954:	429e      	cmp	r6, r3
 8006956:	d100      	bne.n	800695a <__aeabi_dadd+0x122>
 8006958:	e0b8      	b.n	8006acc <__aeabi_dadd+0x294>
 800695a:	4653      	mov	r3, sl
 800695c:	4992      	ldr	r1, [pc, #584]	; (8006ba8 <__aeabi_dadd+0x370>)
 800695e:	08e4      	lsrs	r4, r4, #3
 8006960:	400b      	ands	r3, r1
 8006962:	0019      	movs	r1, r3
 8006964:	075b      	lsls	r3, r3, #29
 8006966:	4323      	orrs	r3, r4
 8006968:	0572      	lsls	r2, r6, #21
 800696a:	024c      	lsls	r4, r1, #9
 800696c:	0b24      	lsrs	r4, r4, #12
 800696e:	0d52      	lsrs	r2, r2, #21
 8006970:	0512      	lsls	r2, r2, #20
 8006972:	07ed      	lsls	r5, r5, #31
 8006974:	4322      	orrs	r2, r4
 8006976:	432a      	orrs	r2, r5
 8006978:	0018      	movs	r0, r3
 800697a:	0011      	movs	r1, r2
 800697c:	bce0      	pop	{r5, r6, r7}
 800697e:	46ba      	mov	sl, r7
 8006980:	46b1      	mov	r9, r6
 8006982:	46a8      	mov	r8, r5
 8006984:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006986:	2f00      	cmp	r7, #0
 8006988:	d048      	beq.n	8006a1c <__aeabi_dadd+0x1e4>
 800698a:	1b97      	subs	r7, r2, r6
 800698c:	2e00      	cmp	r6, #0
 800698e:	d000      	beq.n	8006992 <__aeabi_dadd+0x15a>
 8006990:	e10e      	b.n	8006bb0 <__aeabi_dadd+0x378>
 8006992:	000c      	movs	r4, r1
 8006994:	431c      	orrs	r4, r3
 8006996:	d100      	bne.n	800699a <__aeabi_dadd+0x162>
 8006998:	e1b7      	b.n	8006d0a <__aeabi_dadd+0x4d2>
 800699a:	1e7c      	subs	r4, r7, #1
 800699c:	2f01      	cmp	r7, #1
 800699e:	d100      	bne.n	80069a2 <__aeabi_dadd+0x16a>
 80069a0:	e226      	b.n	8006df0 <__aeabi_dadd+0x5b8>
 80069a2:	4d80      	ldr	r5, [pc, #512]	; (8006ba4 <__aeabi_dadd+0x36c>)
 80069a4:	42af      	cmp	r7, r5
 80069a6:	d100      	bne.n	80069aa <__aeabi_dadd+0x172>
 80069a8:	e1d5      	b.n	8006d56 <__aeabi_dadd+0x51e>
 80069aa:	0027      	movs	r7, r4
 80069ac:	e107      	b.n	8006bbe <__aeabi_dadd+0x386>
 80069ae:	2f00      	cmp	r7, #0
 80069b0:	dc00      	bgt.n	80069b4 <__aeabi_dadd+0x17c>
 80069b2:	e0b2      	b.n	8006b1a <__aeabi_dadd+0x2e2>
 80069b4:	2a00      	cmp	r2, #0
 80069b6:	d047      	beq.n	8006a48 <__aeabi_dadd+0x210>
 80069b8:	4a7a      	ldr	r2, [pc, #488]	; (8006ba4 <__aeabi_dadd+0x36c>)
 80069ba:	4296      	cmp	r6, r2
 80069bc:	d100      	bne.n	80069c0 <__aeabi_dadd+0x188>
 80069be:	e089      	b.n	8006ad4 <__aeabi_dadd+0x29c>
 80069c0:	2280      	movs	r2, #128	; 0x80
 80069c2:	464c      	mov	r4, r9
 80069c4:	0412      	lsls	r2, r2, #16
 80069c6:	4314      	orrs	r4, r2
 80069c8:	46a1      	mov	r9, r4
 80069ca:	2f38      	cmp	r7, #56	; 0x38
 80069cc:	dc6b      	bgt.n	8006aa6 <__aeabi_dadd+0x26e>
 80069ce:	2f1f      	cmp	r7, #31
 80069d0:	dc00      	bgt.n	80069d4 <__aeabi_dadd+0x19c>
 80069d2:	e16e      	b.n	8006cb2 <__aeabi_dadd+0x47a>
 80069d4:	003a      	movs	r2, r7
 80069d6:	4648      	mov	r0, r9
 80069d8:	3a20      	subs	r2, #32
 80069da:	40d0      	lsrs	r0, r2
 80069dc:	4684      	mov	ip, r0
 80069de:	2f20      	cmp	r7, #32
 80069e0:	d007      	beq.n	80069f2 <__aeabi_dadd+0x1ba>
 80069e2:	2240      	movs	r2, #64	; 0x40
 80069e4:	4648      	mov	r0, r9
 80069e6:	1bd2      	subs	r2, r2, r7
 80069e8:	4090      	lsls	r0, r2
 80069ea:	0002      	movs	r2, r0
 80069ec:	4640      	mov	r0, r8
 80069ee:	4310      	orrs	r0, r2
 80069f0:	4680      	mov	r8, r0
 80069f2:	4640      	mov	r0, r8
 80069f4:	1e42      	subs	r2, r0, #1
 80069f6:	4190      	sbcs	r0, r2
 80069f8:	4662      	mov	r2, ip
 80069fa:	0004      	movs	r4, r0
 80069fc:	4314      	orrs	r4, r2
 80069fe:	e057      	b.n	8006ab0 <__aeabi_dadd+0x278>
 8006a00:	464a      	mov	r2, r9
 8006a02:	4302      	orrs	r2, r0
 8006a04:	d100      	bne.n	8006a08 <__aeabi_dadd+0x1d0>
 8006a06:	e103      	b.n	8006c10 <__aeabi_dadd+0x3d8>
 8006a08:	1e7a      	subs	r2, r7, #1
 8006a0a:	2f01      	cmp	r7, #1
 8006a0c:	d100      	bne.n	8006a10 <__aeabi_dadd+0x1d8>
 8006a0e:	e193      	b.n	8006d38 <__aeabi_dadd+0x500>
 8006a10:	4c64      	ldr	r4, [pc, #400]	; (8006ba4 <__aeabi_dadd+0x36c>)
 8006a12:	42a7      	cmp	r7, r4
 8006a14:	d100      	bne.n	8006a18 <__aeabi_dadd+0x1e0>
 8006a16:	e18a      	b.n	8006d2e <__aeabi_dadd+0x4f6>
 8006a18:	0017      	movs	r7, r2
 8006a1a:	e73b      	b.n	8006894 <__aeabi_dadd+0x5c>
 8006a1c:	4c63      	ldr	r4, [pc, #396]	; (8006bac <__aeabi_dadd+0x374>)
 8006a1e:	1c72      	adds	r2, r6, #1
 8006a20:	4222      	tst	r2, r4
 8006a22:	d000      	beq.n	8006a26 <__aeabi_dadd+0x1ee>
 8006a24:	e0e0      	b.n	8006be8 <__aeabi_dadd+0x3b0>
 8006a26:	000a      	movs	r2, r1
 8006a28:	431a      	orrs	r2, r3
 8006a2a:	2e00      	cmp	r6, #0
 8006a2c:	d000      	beq.n	8006a30 <__aeabi_dadd+0x1f8>
 8006a2e:	e174      	b.n	8006d1a <__aeabi_dadd+0x4e2>
 8006a30:	2a00      	cmp	r2, #0
 8006a32:	d100      	bne.n	8006a36 <__aeabi_dadd+0x1fe>
 8006a34:	e1d0      	b.n	8006dd8 <__aeabi_dadd+0x5a0>
 8006a36:	464a      	mov	r2, r9
 8006a38:	4302      	orrs	r2, r0
 8006a3a:	d000      	beq.n	8006a3e <__aeabi_dadd+0x206>
 8006a3c:	e1e3      	b.n	8006e06 <__aeabi_dadd+0x5ce>
 8006a3e:	074a      	lsls	r2, r1, #29
 8006a40:	08db      	lsrs	r3, r3, #3
 8006a42:	4313      	orrs	r3, r2
 8006a44:	08c9      	lsrs	r1, r1, #3
 8006a46:	e029      	b.n	8006a9c <__aeabi_dadd+0x264>
 8006a48:	464a      	mov	r2, r9
 8006a4a:	4302      	orrs	r2, r0
 8006a4c:	d100      	bne.n	8006a50 <__aeabi_dadd+0x218>
 8006a4e:	e17d      	b.n	8006d4c <__aeabi_dadd+0x514>
 8006a50:	1e7a      	subs	r2, r7, #1
 8006a52:	2f01      	cmp	r7, #1
 8006a54:	d100      	bne.n	8006a58 <__aeabi_dadd+0x220>
 8006a56:	e0e0      	b.n	8006c1a <__aeabi_dadd+0x3e2>
 8006a58:	4c52      	ldr	r4, [pc, #328]	; (8006ba4 <__aeabi_dadd+0x36c>)
 8006a5a:	42a7      	cmp	r7, r4
 8006a5c:	d100      	bne.n	8006a60 <__aeabi_dadd+0x228>
 8006a5e:	e166      	b.n	8006d2e <__aeabi_dadd+0x4f6>
 8006a60:	0017      	movs	r7, r2
 8006a62:	e7b2      	b.n	80069ca <__aeabi_dadd+0x192>
 8006a64:	0010      	movs	r0, r2
 8006a66:	3b1f      	subs	r3, #31
 8006a68:	40d8      	lsrs	r0, r3
 8006a6a:	2920      	cmp	r1, #32
 8006a6c:	d003      	beq.n	8006a76 <__aeabi_dadd+0x23e>
 8006a6e:	2340      	movs	r3, #64	; 0x40
 8006a70:	1a5b      	subs	r3, r3, r1
 8006a72:	409a      	lsls	r2, r3
 8006a74:	4314      	orrs	r4, r2
 8006a76:	1e63      	subs	r3, r4, #1
 8006a78:	419c      	sbcs	r4, r3
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	2600      	movs	r6, #0
 8006a7e:	469a      	mov	sl, r3
 8006a80:	4304      	orrs	r4, r0
 8006a82:	0763      	lsls	r3, r4, #29
 8006a84:	d000      	beq.n	8006a88 <__aeabi_dadd+0x250>
 8006a86:	e755      	b.n	8006934 <__aeabi_dadd+0xfc>
 8006a88:	4652      	mov	r2, sl
 8006a8a:	08e3      	lsrs	r3, r4, #3
 8006a8c:	0752      	lsls	r2, r2, #29
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	4652      	mov	r2, sl
 8006a92:	0037      	movs	r7, r6
 8006a94:	08d1      	lsrs	r1, r2, #3
 8006a96:	4a43      	ldr	r2, [pc, #268]	; (8006ba4 <__aeabi_dadd+0x36c>)
 8006a98:	4297      	cmp	r7, r2
 8006a9a:	d01f      	beq.n	8006adc <__aeabi_dadd+0x2a4>
 8006a9c:	0309      	lsls	r1, r1, #12
 8006a9e:	057a      	lsls	r2, r7, #21
 8006aa0:	0b0c      	lsrs	r4, r1, #12
 8006aa2:	0d52      	lsrs	r2, r2, #21
 8006aa4:	e764      	b.n	8006970 <__aeabi_dadd+0x138>
 8006aa6:	4642      	mov	r2, r8
 8006aa8:	464c      	mov	r4, r9
 8006aaa:	4314      	orrs	r4, r2
 8006aac:	1e62      	subs	r2, r4, #1
 8006aae:	4194      	sbcs	r4, r2
 8006ab0:	18e4      	adds	r4, r4, r3
 8006ab2:	429c      	cmp	r4, r3
 8006ab4:	4192      	sbcs	r2, r2
 8006ab6:	4252      	negs	r2, r2
 8006ab8:	4692      	mov	sl, r2
 8006aba:	448a      	add	sl, r1
 8006abc:	4653      	mov	r3, sl
 8006abe:	021b      	lsls	r3, r3, #8
 8006ac0:	d5df      	bpl.n	8006a82 <__aeabi_dadd+0x24a>
 8006ac2:	4b38      	ldr	r3, [pc, #224]	; (8006ba4 <__aeabi_dadd+0x36c>)
 8006ac4:	3601      	adds	r6, #1
 8006ac6:	429e      	cmp	r6, r3
 8006ac8:	d000      	beq.n	8006acc <__aeabi_dadd+0x294>
 8006aca:	e0b3      	b.n	8006c34 <__aeabi_dadd+0x3fc>
 8006acc:	0032      	movs	r2, r6
 8006ace:	2400      	movs	r4, #0
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	e74d      	b.n	8006970 <__aeabi_dadd+0x138>
 8006ad4:	074a      	lsls	r2, r1, #29
 8006ad6:	08db      	lsrs	r3, r3, #3
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	08c9      	lsrs	r1, r1, #3
 8006adc:	001a      	movs	r2, r3
 8006ade:	430a      	orrs	r2, r1
 8006ae0:	d100      	bne.n	8006ae4 <__aeabi_dadd+0x2ac>
 8006ae2:	e200      	b.n	8006ee6 <__aeabi_dadd+0x6ae>
 8006ae4:	2480      	movs	r4, #128	; 0x80
 8006ae6:	0324      	lsls	r4, r4, #12
 8006ae8:	430c      	orrs	r4, r1
 8006aea:	0324      	lsls	r4, r4, #12
 8006aec:	4a2d      	ldr	r2, [pc, #180]	; (8006ba4 <__aeabi_dadd+0x36c>)
 8006aee:	0b24      	lsrs	r4, r4, #12
 8006af0:	e73e      	b.n	8006970 <__aeabi_dadd+0x138>
 8006af2:	0020      	movs	r0, r4
 8006af4:	f001 fcca 	bl	800848c <__clzsi2>
 8006af8:	0003      	movs	r3, r0
 8006afa:	3318      	adds	r3, #24
 8006afc:	2b1f      	cmp	r3, #31
 8006afe:	dc00      	bgt.n	8006b02 <__aeabi_dadd+0x2ca>
 8006b00:	e6f7      	b.n	80068f2 <__aeabi_dadd+0xba>
 8006b02:	0022      	movs	r2, r4
 8006b04:	3808      	subs	r0, #8
 8006b06:	4082      	lsls	r2, r0
 8006b08:	2400      	movs	r4, #0
 8006b0a:	42b3      	cmp	r3, r6
 8006b0c:	db00      	blt.n	8006b10 <__aeabi_dadd+0x2d8>
 8006b0e:	e6fc      	b.n	800690a <__aeabi_dadd+0xd2>
 8006b10:	1af6      	subs	r6, r6, r3
 8006b12:	4b25      	ldr	r3, [pc, #148]	; (8006ba8 <__aeabi_dadd+0x370>)
 8006b14:	401a      	ands	r2, r3
 8006b16:	4692      	mov	sl, r2
 8006b18:	e70a      	b.n	8006930 <__aeabi_dadd+0xf8>
 8006b1a:	2f00      	cmp	r7, #0
 8006b1c:	d02b      	beq.n	8006b76 <__aeabi_dadd+0x33e>
 8006b1e:	1b97      	subs	r7, r2, r6
 8006b20:	2e00      	cmp	r6, #0
 8006b22:	d100      	bne.n	8006b26 <__aeabi_dadd+0x2ee>
 8006b24:	e0b8      	b.n	8006c98 <__aeabi_dadd+0x460>
 8006b26:	4c1f      	ldr	r4, [pc, #124]	; (8006ba4 <__aeabi_dadd+0x36c>)
 8006b28:	42a2      	cmp	r2, r4
 8006b2a:	d100      	bne.n	8006b2e <__aeabi_dadd+0x2f6>
 8006b2c:	e11c      	b.n	8006d68 <__aeabi_dadd+0x530>
 8006b2e:	2480      	movs	r4, #128	; 0x80
 8006b30:	0424      	lsls	r4, r4, #16
 8006b32:	4321      	orrs	r1, r4
 8006b34:	2f38      	cmp	r7, #56	; 0x38
 8006b36:	dd00      	ble.n	8006b3a <__aeabi_dadd+0x302>
 8006b38:	e11e      	b.n	8006d78 <__aeabi_dadd+0x540>
 8006b3a:	2f1f      	cmp	r7, #31
 8006b3c:	dd00      	ble.n	8006b40 <__aeabi_dadd+0x308>
 8006b3e:	e19e      	b.n	8006e7e <__aeabi_dadd+0x646>
 8006b40:	2620      	movs	r6, #32
 8006b42:	000c      	movs	r4, r1
 8006b44:	1bf6      	subs	r6, r6, r7
 8006b46:	0018      	movs	r0, r3
 8006b48:	40b3      	lsls	r3, r6
 8006b4a:	40b4      	lsls	r4, r6
 8006b4c:	40f8      	lsrs	r0, r7
 8006b4e:	1e5e      	subs	r6, r3, #1
 8006b50:	41b3      	sbcs	r3, r6
 8006b52:	40f9      	lsrs	r1, r7
 8006b54:	4304      	orrs	r4, r0
 8006b56:	431c      	orrs	r4, r3
 8006b58:	4489      	add	r9, r1
 8006b5a:	4444      	add	r4, r8
 8006b5c:	4544      	cmp	r4, r8
 8006b5e:	419b      	sbcs	r3, r3
 8006b60:	425b      	negs	r3, r3
 8006b62:	444b      	add	r3, r9
 8006b64:	469a      	mov	sl, r3
 8006b66:	0016      	movs	r6, r2
 8006b68:	e7a8      	b.n	8006abc <__aeabi_dadd+0x284>
 8006b6a:	4642      	mov	r2, r8
 8006b6c:	464c      	mov	r4, r9
 8006b6e:	4314      	orrs	r4, r2
 8006b70:	1e62      	subs	r2, r4, #1
 8006b72:	4194      	sbcs	r4, r2
 8006b74:	e6a6      	b.n	80068c4 <__aeabi_dadd+0x8c>
 8006b76:	4c0d      	ldr	r4, [pc, #52]	; (8006bac <__aeabi_dadd+0x374>)
 8006b78:	1c72      	adds	r2, r6, #1
 8006b7a:	4222      	tst	r2, r4
 8006b7c:	d000      	beq.n	8006b80 <__aeabi_dadd+0x348>
 8006b7e:	e0a8      	b.n	8006cd2 <__aeabi_dadd+0x49a>
 8006b80:	000a      	movs	r2, r1
 8006b82:	431a      	orrs	r2, r3
 8006b84:	2e00      	cmp	r6, #0
 8006b86:	d000      	beq.n	8006b8a <__aeabi_dadd+0x352>
 8006b88:	e10a      	b.n	8006da0 <__aeabi_dadd+0x568>
 8006b8a:	2a00      	cmp	r2, #0
 8006b8c:	d100      	bne.n	8006b90 <__aeabi_dadd+0x358>
 8006b8e:	e15e      	b.n	8006e4e <__aeabi_dadd+0x616>
 8006b90:	464a      	mov	r2, r9
 8006b92:	4302      	orrs	r2, r0
 8006b94:	d000      	beq.n	8006b98 <__aeabi_dadd+0x360>
 8006b96:	e161      	b.n	8006e5c <__aeabi_dadd+0x624>
 8006b98:	074a      	lsls	r2, r1, #29
 8006b9a:	08db      	lsrs	r3, r3, #3
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	08c9      	lsrs	r1, r1, #3
 8006ba0:	e77c      	b.n	8006a9c <__aeabi_dadd+0x264>
 8006ba2:	46c0      	nop			; (mov r8, r8)
 8006ba4:	000007ff 	.word	0x000007ff
 8006ba8:	ff7fffff 	.word	0xff7fffff
 8006bac:	000007fe 	.word	0x000007fe
 8006bb0:	4ccf      	ldr	r4, [pc, #828]	; (8006ef0 <__aeabi_dadd+0x6b8>)
 8006bb2:	42a2      	cmp	r2, r4
 8006bb4:	d100      	bne.n	8006bb8 <__aeabi_dadd+0x380>
 8006bb6:	e0ce      	b.n	8006d56 <__aeabi_dadd+0x51e>
 8006bb8:	2480      	movs	r4, #128	; 0x80
 8006bba:	0424      	lsls	r4, r4, #16
 8006bbc:	4321      	orrs	r1, r4
 8006bbe:	2f38      	cmp	r7, #56	; 0x38
 8006bc0:	dc5b      	bgt.n	8006c7a <__aeabi_dadd+0x442>
 8006bc2:	2f1f      	cmp	r7, #31
 8006bc4:	dd00      	ble.n	8006bc8 <__aeabi_dadd+0x390>
 8006bc6:	e0dc      	b.n	8006d82 <__aeabi_dadd+0x54a>
 8006bc8:	2520      	movs	r5, #32
 8006bca:	000c      	movs	r4, r1
 8006bcc:	1bed      	subs	r5, r5, r7
 8006bce:	001e      	movs	r6, r3
 8006bd0:	40ab      	lsls	r3, r5
 8006bd2:	40ac      	lsls	r4, r5
 8006bd4:	40fe      	lsrs	r6, r7
 8006bd6:	1e5d      	subs	r5, r3, #1
 8006bd8:	41ab      	sbcs	r3, r5
 8006bda:	4334      	orrs	r4, r6
 8006bdc:	40f9      	lsrs	r1, r7
 8006bde:	431c      	orrs	r4, r3
 8006be0:	464b      	mov	r3, r9
 8006be2:	1a5b      	subs	r3, r3, r1
 8006be4:	4699      	mov	r9, r3
 8006be6:	e04c      	b.n	8006c82 <__aeabi_dadd+0x44a>
 8006be8:	464a      	mov	r2, r9
 8006bea:	1a1c      	subs	r4, r3, r0
 8006bec:	1a88      	subs	r0, r1, r2
 8006bee:	42a3      	cmp	r3, r4
 8006bf0:	4192      	sbcs	r2, r2
 8006bf2:	4252      	negs	r2, r2
 8006bf4:	4692      	mov	sl, r2
 8006bf6:	0002      	movs	r2, r0
 8006bf8:	4650      	mov	r0, sl
 8006bfa:	1a12      	subs	r2, r2, r0
 8006bfc:	4692      	mov	sl, r2
 8006bfe:	0212      	lsls	r2, r2, #8
 8006c00:	d478      	bmi.n	8006cf4 <__aeabi_dadd+0x4bc>
 8006c02:	4653      	mov	r3, sl
 8006c04:	4323      	orrs	r3, r4
 8006c06:	d000      	beq.n	8006c0a <__aeabi_dadd+0x3d2>
 8006c08:	e66a      	b.n	80068e0 <__aeabi_dadd+0xa8>
 8006c0a:	2100      	movs	r1, #0
 8006c0c:	2500      	movs	r5, #0
 8006c0e:	e745      	b.n	8006a9c <__aeabi_dadd+0x264>
 8006c10:	074a      	lsls	r2, r1, #29
 8006c12:	08db      	lsrs	r3, r3, #3
 8006c14:	4313      	orrs	r3, r2
 8006c16:	08c9      	lsrs	r1, r1, #3
 8006c18:	e73d      	b.n	8006a96 <__aeabi_dadd+0x25e>
 8006c1a:	181c      	adds	r4, r3, r0
 8006c1c:	429c      	cmp	r4, r3
 8006c1e:	419b      	sbcs	r3, r3
 8006c20:	4449      	add	r1, r9
 8006c22:	468a      	mov	sl, r1
 8006c24:	425b      	negs	r3, r3
 8006c26:	449a      	add	sl, r3
 8006c28:	4653      	mov	r3, sl
 8006c2a:	2601      	movs	r6, #1
 8006c2c:	021b      	lsls	r3, r3, #8
 8006c2e:	d400      	bmi.n	8006c32 <__aeabi_dadd+0x3fa>
 8006c30:	e727      	b.n	8006a82 <__aeabi_dadd+0x24a>
 8006c32:	2602      	movs	r6, #2
 8006c34:	4652      	mov	r2, sl
 8006c36:	4baf      	ldr	r3, [pc, #700]	; (8006ef4 <__aeabi_dadd+0x6bc>)
 8006c38:	2101      	movs	r1, #1
 8006c3a:	401a      	ands	r2, r3
 8006c3c:	0013      	movs	r3, r2
 8006c3e:	4021      	ands	r1, r4
 8006c40:	0862      	lsrs	r2, r4, #1
 8006c42:	430a      	orrs	r2, r1
 8006c44:	07dc      	lsls	r4, r3, #31
 8006c46:	085b      	lsrs	r3, r3, #1
 8006c48:	469a      	mov	sl, r3
 8006c4a:	4314      	orrs	r4, r2
 8006c4c:	e670      	b.n	8006930 <__aeabi_dadd+0xf8>
 8006c4e:	003a      	movs	r2, r7
 8006c50:	464c      	mov	r4, r9
 8006c52:	3a20      	subs	r2, #32
 8006c54:	40d4      	lsrs	r4, r2
 8006c56:	46a4      	mov	ip, r4
 8006c58:	2f20      	cmp	r7, #32
 8006c5a:	d007      	beq.n	8006c6c <__aeabi_dadd+0x434>
 8006c5c:	2240      	movs	r2, #64	; 0x40
 8006c5e:	4648      	mov	r0, r9
 8006c60:	1bd2      	subs	r2, r2, r7
 8006c62:	4090      	lsls	r0, r2
 8006c64:	0002      	movs	r2, r0
 8006c66:	4640      	mov	r0, r8
 8006c68:	4310      	orrs	r0, r2
 8006c6a:	4680      	mov	r8, r0
 8006c6c:	4640      	mov	r0, r8
 8006c6e:	1e42      	subs	r2, r0, #1
 8006c70:	4190      	sbcs	r0, r2
 8006c72:	4662      	mov	r2, ip
 8006c74:	0004      	movs	r4, r0
 8006c76:	4314      	orrs	r4, r2
 8006c78:	e624      	b.n	80068c4 <__aeabi_dadd+0x8c>
 8006c7a:	4319      	orrs	r1, r3
 8006c7c:	000c      	movs	r4, r1
 8006c7e:	1e63      	subs	r3, r4, #1
 8006c80:	419c      	sbcs	r4, r3
 8006c82:	4643      	mov	r3, r8
 8006c84:	1b1c      	subs	r4, r3, r4
 8006c86:	45a0      	cmp	r8, r4
 8006c88:	419b      	sbcs	r3, r3
 8006c8a:	4649      	mov	r1, r9
 8006c8c:	425b      	negs	r3, r3
 8006c8e:	1acb      	subs	r3, r1, r3
 8006c90:	469a      	mov	sl, r3
 8006c92:	4665      	mov	r5, ip
 8006c94:	0016      	movs	r6, r2
 8006c96:	e61b      	b.n	80068d0 <__aeabi_dadd+0x98>
 8006c98:	000c      	movs	r4, r1
 8006c9a:	431c      	orrs	r4, r3
 8006c9c:	d100      	bne.n	8006ca0 <__aeabi_dadd+0x468>
 8006c9e:	e0c7      	b.n	8006e30 <__aeabi_dadd+0x5f8>
 8006ca0:	1e7c      	subs	r4, r7, #1
 8006ca2:	2f01      	cmp	r7, #1
 8006ca4:	d100      	bne.n	8006ca8 <__aeabi_dadd+0x470>
 8006ca6:	e0f9      	b.n	8006e9c <__aeabi_dadd+0x664>
 8006ca8:	4e91      	ldr	r6, [pc, #580]	; (8006ef0 <__aeabi_dadd+0x6b8>)
 8006caa:	42b7      	cmp	r7, r6
 8006cac:	d05c      	beq.n	8006d68 <__aeabi_dadd+0x530>
 8006cae:	0027      	movs	r7, r4
 8006cb0:	e740      	b.n	8006b34 <__aeabi_dadd+0x2fc>
 8006cb2:	2220      	movs	r2, #32
 8006cb4:	464c      	mov	r4, r9
 8006cb6:	4640      	mov	r0, r8
 8006cb8:	1bd2      	subs	r2, r2, r7
 8006cba:	4094      	lsls	r4, r2
 8006cbc:	40f8      	lsrs	r0, r7
 8006cbe:	4304      	orrs	r4, r0
 8006cc0:	4640      	mov	r0, r8
 8006cc2:	4090      	lsls	r0, r2
 8006cc4:	1e42      	subs	r2, r0, #1
 8006cc6:	4190      	sbcs	r0, r2
 8006cc8:	464a      	mov	r2, r9
 8006cca:	40fa      	lsrs	r2, r7
 8006ccc:	4304      	orrs	r4, r0
 8006cce:	1889      	adds	r1, r1, r2
 8006cd0:	e6ee      	b.n	8006ab0 <__aeabi_dadd+0x278>
 8006cd2:	4c87      	ldr	r4, [pc, #540]	; (8006ef0 <__aeabi_dadd+0x6b8>)
 8006cd4:	42a2      	cmp	r2, r4
 8006cd6:	d100      	bne.n	8006cda <__aeabi_dadd+0x4a2>
 8006cd8:	e6f9      	b.n	8006ace <__aeabi_dadd+0x296>
 8006cda:	1818      	adds	r0, r3, r0
 8006cdc:	4298      	cmp	r0, r3
 8006cde:	419b      	sbcs	r3, r3
 8006ce0:	4449      	add	r1, r9
 8006ce2:	425b      	negs	r3, r3
 8006ce4:	18cb      	adds	r3, r1, r3
 8006ce6:	07dc      	lsls	r4, r3, #31
 8006ce8:	0840      	lsrs	r0, r0, #1
 8006cea:	085b      	lsrs	r3, r3, #1
 8006cec:	469a      	mov	sl, r3
 8006cee:	0016      	movs	r6, r2
 8006cf0:	4304      	orrs	r4, r0
 8006cf2:	e6c6      	b.n	8006a82 <__aeabi_dadd+0x24a>
 8006cf4:	4642      	mov	r2, r8
 8006cf6:	1ad4      	subs	r4, r2, r3
 8006cf8:	45a0      	cmp	r8, r4
 8006cfa:	4180      	sbcs	r0, r0
 8006cfc:	464b      	mov	r3, r9
 8006cfe:	4240      	negs	r0, r0
 8006d00:	1a59      	subs	r1, r3, r1
 8006d02:	1a0b      	subs	r3, r1, r0
 8006d04:	469a      	mov	sl, r3
 8006d06:	4665      	mov	r5, ip
 8006d08:	e5ea      	b.n	80068e0 <__aeabi_dadd+0xa8>
 8006d0a:	464b      	mov	r3, r9
 8006d0c:	464a      	mov	r2, r9
 8006d0e:	08c0      	lsrs	r0, r0, #3
 8006d10:	075b      	lsls	r3, r3, #29
 8006d12:	4665      	mov	r5, ip
 8006d14:	4303      	orrs	r3, r0
 8006d16:	08d1      	lsrs	r1, r2, #3
 8006d18:	e6bd      	b.n	8006a96 <__aeabi_dadd+0x25e>
 8006d1a:	2a00      	cmp	r2, #0
 8006d1c:	d000      	beq.n	8006d20 <__aeabi_dadd+0x4e8>
 8006d1e:	e08e      	b.n	8006e3e <__aeabi_dadd+0x606>
 8006d20:	464b      	mov	r3, r9
 8006d22:	4303      	orrs	r3, r0
 8006d24:	d117      	bne.n	8006d56 <__aeabi_dadd+0x51e>
 8006d26:	2180      	movs	r1, #128	; 0x80
 8006d28:	2500      	movs	r5, #0
 8006d2a:	0309      	lsls	r1, r1, #12
 8006d2c:	e6da      	b.n	8006ae4 <__aeabi_dadd+0x2ac>
 8006d2e:	074a      	lsls	r2, r1, #29
 8006d30:	08db      	lsrs	r3, r3, #3
 8006d32:	4313      	orrs	r3, r2
 8006d34:	08c9      	lsrs	r1, r1, #3
 8006d36:	e6d1      	b.n	8006adc <__aeabi_dadd+0x2a4>
 8006d38:	1a1c      	subs	r4, r3, r0
 8006d3a:	464a      	mov	r2, r9
 8006d3c:	42a3      	cmp	r3, r4
 8006d3e:	419b      	sbcs	r3, r3
 8006d40:	1a89      	subs	r1, r1, r2
 8006d42:	425b      	negs	r3, r3
 8006d44:	1acb      	subs	r3, r1, r3
 8006d46:	469a      	mov	sl, r3
 8006d48:	2601      	movs	r6, #1
 8006d4a:	e5c1      	b.n	80068d0 <__aeabi_dadd+0x98>
 8006d4c:	074a      	lsls	r2, r1, #29
 8006d4e:	08db      	lsrs	r3, r3, #3
 8006d50:	4313      	orrs	r3, r2
 8006d52:	08c9      	lsrs	r1, r1, #3
 8006d54:	e69f      	b.n	8006a96 <__aeabi_dadd+0x25e>
 8006d56:	4643      	mov	r3, r8
 8006d58:	08d8      	lsrs	r0, r3, #3
 8006d5a:	464b      	mov	r3, r9
 8006d5c:	464a      	mov	r2, r9
 8006d5e:	075b      	lsls	r3, r3, #29
 8006d60:	4665      	mov	r5, ip
 8006d62:	4303      	orrs	r3, r0
 8006d64:	08d1      	lsrs	r1, r2, #3
 8006d66:	e6b9      	b.n	8006adc <__aeabi_dadd+0x2a4>
 8006d68:	4643      	mov	r3, r8
 8006d6a:	08d8      	lsrs	r0, r3, #3
 8006d6c:	464b      	mov	r3, r9
 8006d6e:	464a      	mov	r2, r9
 8006d70:	075b      	lsls	r3, r3, #29
 8006d72:	4303      	orrs	r3, r0
 8006d74:	08d1      	lsrs	r1, r2, #3
 8006d76:	e6b1      	b.n	8006adc <__aeabi_dadd+0x2a4>
 8006d78:	4319      	orrs	r1, r3
 8006d7a:	000c      	movs	r4, r1
 8006d7c:	1e63      	subs	r3, r4, #1
 8006d7e:	419c      	sbcs	r4, r3
 8006d80:	e6eb      	b.n	8006b5a <__aeabi_dadd+0x322>
 8006d82:	003c      	movs	r4, r7
 8006d84:	000d      	movs	r5, r1
 8006d86:	3c20      	subs	r4, #32
 8006d88:	40e5      	lsrs	r5, r4
 8006d8a:	2f20      	cmp	r7, #32
 8006d8c:	d003      	beq.n	8006d96 <__aeabi_dadd+0x55e>
 8006d8e:	2440      	movs	r4, #64	; 0x40
 8006d90:	1be4      	subs	r4, r4, r7
 8006d92:	40a1      	lsls	r1, r4
 8006d94:	430b      	orrs	r3, r1
 8006d96:	001c      	movs	r4, r3
 8006d98:	1e63      	subs	r3, r4, #1
 8006d9a:	419c      	sbcs	r4, r3
 8006d9c:	432c      	orrs	r4, r5
 8006d9e:	e770      	b.n	8006c82 <__aeabi_dadd+0x44a>
 8006da0:	2a00      	cmp	r2, #0
 8006da2:	d0e1      	beq.n	8006d68 <__aeabi_dadd+0x530>
 8006da4:	464a      	mov	r2, r9
 8006da6:	4302      	orrs	r2, r0
 8006da8:	d0c1      	beq.n	8006d2e <__aeabi_dadd+0x4f6>
 8006daa:	074a      	lsls	r2, r1, #29
 8006dac:	08db      	lsrs	r3, r3, #3
 8006dae:	4313      	orrs	r3, r2
 8006db0:	2280      	movs	r2, #128	; 0x80
 8006db2:	08c9      	lsrs	r1, r1, #3
 8006db4:	0312      	lsls	r2, r2, #12
 8006db6:	4211      	tst	r1, r2
 8006db8:	d008      	beq.n	8006dcc <__aeabi_dadd+0x594>
 8006dba:	4648      	mov	r0, r9
 8006dbc:	08c4      	lsrs	r4, r0, #3
 8006dbe:	4214      	tst	r4, r2
 8006dc0:	d104      	bne.n	8006dcc <__aeabi_dadd+0x594>
 8006dc2:	4643      	mov	r3, r8
 8006dc4:	0021      	movs	r1, r4
 8006dc6:	08db      	lsrs	r3, r3, #3
 8006dc8:	0742      	lsls	r2, r0, #29
 8006dca:	4313      	orrs	r3, r2
 8006dcc:	0f5a      	lsrs	r2, r3, #29
 8006dce:	00db      	lsls	r3, r3, #3
 8006dd0:	0752      	lsls	r2, r2, #29
 8006dd2:	08db      	lsrs	r3, r3, #3
 8006dd4:	4313      	orrs	r3, r2
 8006dd6:	e681      	b.n	8006adc <__aeabi_dadd+0x2a4>
 8006dd8:	464b      	mov	r3, r9
 8006dda:	4303      	orrs	r3, r0
 8006ddc:	d100      	bne.n	8006de0 <__aeabi_dadd+0x5a8>
 8006dde:	e714      	b.n	8006c0a <__aeabi_dadd+0x3d2>
 8006de0:	464b      	mov	r3, r9
 8006de2:	464a      	mov	r2, r9
 8006de4:	08c0      	lsrs	r0, r0, #3
 8006de6:	075b      	lsls	r3, r3, #29
 8006de8:	4665      	mov	r5, ip
 8006dea:	4303      	orrs	r3, r0
 8006dec:	08d1      	lsrs	r1, r2, #3
 8006dee:	e655      	b.n	8006a9c <__aeabi_dadd+0x264>
 8006df0:	1ac4      	subs	r4, r0, r3
 8006df2:	45a0      	cmp	r8, r4
 8006df4:	4180      	sbcs	r0, r0
 8006df6:	464b      	mov	r3, r9
 8006df8:	4240      	negs	r0, r0
 8006dfa:	1a59      	subs	r1, r3, r1
 8006dfc:	1a0b      	subs	r3, r1, r0
 8006dfe:	469a      	mov	sl, r3
 8006e00:	4665      	mov	r5, ip
 8006e02:	2601      	movs	r6, #1
 8006e04:	e564      	b.n	80068d0 <__aeabi_dadd+0x98>
 8006e06:	1a1c      	subs	r4, r3, r0
 8006e08:	464a      	mov	r2, r9
 8006e0a:	42a3      	cmp	r3, r4
 8006e0c:	4180      	sbcs	r0, r0
 8006e0e:	1a8a      	subs	r2, r1, r2
 8006e10:	4240      	negs	r0, r0
 8006e12:	1a12      	subs	r2, r2, r0
 8006e14:	4692      	mov	sl, r2
 8006e16:	0212      	lsls	r2, r2, #8
 8006e18:	d549      	bpl.n	8006eae <__aeabi_dadd+0x676>
 8006e1a:	4642      	mov	r2, r8
 8006e1c:	1ad4      	subs	r4, r2, r3
 8006e1e:	45a0      	cmp	r8, r4
 8006e20:	4180      	sbcs	r0, r0
 8006e22:	464b      	mov	r3, r9
 8006e24:	4240      	negs	r0, r0
 8006e26:	1a59      	subs	r1, r3, r1
 8006e28:	1a0b      	subs	r3, r1, r0
 8006e2a:	469a      	mov	sl, r3
 8006e2c:	4665      	mov	r5, ip
 8006e2e:	e57f      	b.n	8006930 <__aeabi_dadd+0xf8>
 8006e30:	464b      	mov	r3, r9
 8006e32:	464a      	mov	r2, r9
 8006e34:	08c0      	lsrs	r0, r0, #3
 8006e36:	075b      	lsls	r3, r3, #29
 8006e38:	4303      	orrs	r3, r0
 8006e3a:	08d1      	lsrs	r1, r2, #3
 8006e3c:	e62b      	b.n	8006a96 <__aeabi_dadd+0x25e>
 8006e3e:	464a      	mov	r2, r9
 8006e40:	08db      	lsrs	r3, r3, #3
 8006e42:	4302      	orrs	r2, r0
 8006e44:	d138      	bne.n	8006eb8 <__aeabi_dadd+0x680>
 8006e46:	074a      	lsls	r2, r1, #29
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	08c9      	lsrs	r1, r1, #3
 8006e4c:	e646      	b.n	8006adc <__aeabi_dadd+0x2a4>
 8006e4e:	464b      	mov	r3, r9
 8006e50:	464a      	mov	r2, r9
 8006e52:	08c0      	lsrs	r0, r0, #3
 8006e54:	075b      	lsls	r3, r3, #29
 8006e56:	4303      	orrs	r3, r0
 8006e58:	08d1      	lsrs	r1, r2, #3
 8006e5a:	e61f      	b.n	8006a9c <__aeabi_dadd+0x264>
 8006e5c:	181c      	adds	r4, r3, r0
 8006e5e:	429c      	cmp	r4, r3
 8006e60:	419b      	sbcs	r3, r3
 8006e62:	4449      	add	r1, r9
 8006e64:	468a      	mov	sl, r1
 8006e66:	425b      	negs	r3, r3
 8006e68:	449a      	add	sl, r3
 8006e6a:	4653      	mov	r3, sl
 8006e6c:	021b      	lsls	r3, r3, #8
 8006e6e:	d400      	bmi.n	8006e72 <__aeabi_dadd+0x63a>
 8006e70:	e607      	b.n	8006a82 <__aeabi_dadd+0x24a>
 8006e72:	4652      	mov	r2, sl
 8006e74:	4b1f      	ldr	r3, [pc, #124]	; (8006ef4 <__aeabi_dadd+0x6bc>)
 8006e76:	2601      	movs	r6, #1
 8006e78:	401a      	ands	r2, r3
 8006e7a:	4692      	mov	sl, r2
 8006e7c:	e601      	b.n	8006a82 <__aeabi_dadd+0x24a>
 8006e7e:	003c      	movs	r4, r7
 8006e80:	000e      	movs	r6, r1
 8006e82:	3c20      	subs	r4, #32
 8006e84:	40e6      	lsrs	r6, r4
 8006e86:	2f20      	cmp	r7, #32
 8006e88:	d003      	beq.n	8006e92 <__aeabi_dadd+0x65a>
 8006e8a:	2440      	movs	r4, #64	; 0x40
 8006e8c:	1be4      	subs	r4, r4, r7
 8006e8e:	40a1      	lsls	r1, r4
 8006e90:	430b      	orrs	r3, r1
 8006e92:	001c      	movs	r4, r3
 8006e94:	1e63      	subs	r3, r4, #1
 8006e96:	419c      	sbcs	r4, r3
 8006e98:	4334      	orrs	r4, r6
 8006e9a:	e65e      	b.n	8006b5a <__aeabi_dadd+0x322>
 8006e9c:	4443      	add	r3, r8
 8006e9e:	4283      	cmp	r3, r0
 8006ea0:	4180      	sbcs	r0, r0
 8006ea2:	4449      	add	r1, r9
 8006ea4:	468a      	mov	sl, r1
 8006ea6:	4240      	negs	r0, r0
 8006ea8:	001c      	movs	r4, r3
 8006eaa:	4482      	add	sl, r0
 8006eac:	e6bc      	b.n	8006c28 <__aeabi_dadd+0x3f0>
 8006eae:	4653      	mov	r3, sl
 8006eb0:	4323      	orrs	r3, r4
 8006eb2:	d100      	bne.n	8006eb6 <__aeabi_dadd+0x67e>
 8006eb4:	e6a9      	b.n	8006c0a <__aeabi_dadd+0x3d2>
 8006eb6:	e5e4      	b.n	8006a82 <__aeabi_dadd+0x24a>
 8006eb8:	074a      	lsls	r2, r1, #29
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	2280      	movs	r2, #128	; 0x80
 8006ebe:	08c9      	lsrs	r1, r1, #3
 8006ec0:	0312      	lsls	r2, r2, #12
 8006ec2:	4211      	tst	r1, r2
 8006ec4:	d009      	beq.n	8006eda <__aeabi_dadd+0x6a2>
 8006ec6:	4648      	mov	r0, r9
 8006ec8:	08c4      	lsrs	r4, r0, #3
 8006eca:	4214      	tst	r4, r2
 8006ecc:	d105      	bne.n	8006eda <__aeabi_dadd+0x6a2>
 8006ece:	4643      	mov	r3, r8
 8006ed0:	4665      	mov	r5, ip
 8006ed2:	0021      	movs	r1, r4
 8006ed4:	08db      	lsrs	r3, r3, #3
 8006ed6:	0742      	lsls	r2, r0, #29
 8006ed8:	4313      	orrs	r3, r2
 8006eda:	0f5a      	lsrs	r2, r3, #29
 8006edc:	00db      	lsls	r3, r3, #3
 8006ede:	08db      	lsrs	r3, r3, #3
 8006ee0:	0752      	lsls	r2, r2, #29
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	e5fa      	b.n	8006adc <__aeabi_dadd+0x2a4>
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	4a01      	ldr	r2, [pc, #4]	; (8006ef0 <__aeabi_dadd+0x6b8>)
 8006eea:	001c      	movs	r4, r3
 8006eec:	e540      	b.n	8006970 <__aeabi_dadd+0x138>
 8006eee:	46c0      	nop			; (mov r8, r8)
 8006ef0:	000007ff 	.word	0x000007ff
 8006ef4:	ff7fffff 	.word	0xff7fffff

08006ef8 <__aeabi_ddiv>:
 8006ef8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006efa:	4657      	mov	r7, sl
 8006efc:	464e      	mov	r6, r9
 8006efe:	4645      	mov	r5, r8
 8006f00:	46de      	mov	lr, fp
 8006f02:	b5e0      	push	{r5, r6, r7, lr}
 8006f04:	030c      	lsls	r4, r1, #12
 8006f06:	001f      	movs	r7, r3
 8006f08:	004b      	lsls	r3, r1, #1
 8006f0a:	4681      	mov	r9, r0
 8006f0c:	4692      	mov	sl, r2
 8006f0e:	0005      	movs	r5, r0
 8006f10:	b085      	sub	sp, #20
 8006f12:	0b24      	lsrs	r4, r4, #12
 8006f14:	0d5b      	lsrs	r3, r3, #21
 8006f16:	0fce      	lsrs	r6, r1, #31
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d100      	bne.n	8006f1e <__aeabi_ddiv+0x26>
 8006f1c:	e152      	b.n	80071c4 <__aeabi_ddiv+0x2cc>
 8006f1e:	4ad2      	ldr	r2, [pc, #840]	; (8007268 <__aeabi_ddiv+0x370>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d100      	bne.n	8006f26 <__aeabi_ddiv+0x2e>
 8006f24:	e16e      	b.n	8007204 <__aeabi_ddiv+0x30c>
 8006f26:	0f42      	lsrs	r2, r0, #29
 8006f28:	00e4      	lsls	r4, r4, #3
 8006f2a:	4314      	orrs	r4, r2
 8006f2c:	2280      	movs	r2, #128	; 0x80
 8006f2e:	0412      	lsls	r2, r2, #16
 8006f30:	4322      	orrs	r2, r4
 8006f32:	4690      	mov	r8, r2
 8006f34:	4acd      	ldr	r2, [pc, #820]	; (800726c <__aeabi_ddiv+0x374>)
 8006f36:	00c5      	lsls	r5, r0, #3
 8006f38:	4693      	mov	fp, r2
 8006f3a:	449b      	add	fp, r3
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	4699      	mov	r9, r3
 8006f40:	9300      	str	r3, [sp, #0]
 8006f42:	033c      	lsls	r4, r7, #12
 8006f44:	007b      	lsls	r3, r7, #1
 8006f46:	4650      	mov	r0, sl
 8006f48:	0b24      	lsrs	r4, r4, #12
 8006f4a:	0d5b      	lsrs	r3, r3, #21
 8006f4c:	0fff      	lsrs	r7, r7, #31
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d100      	bne.n	8006f54 <__aeabi_ddiv+0x5c>
 8006f52:	e11a      	b.n	800718a <__aeabi_ddiv+0x292>
 8006f54:	4ac4      	ldr	r2, [pc, #784]	; (8007268 <__aeabi_ddiv+0x370>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d100      	bne.n	8006f5c <__aeabi_ddiv+0x64>
 8006f5a:	e15e      	b.n	800721a <__aeabi_ddiv+0x322>
 8006f5c:	0f42      	lsrs	r2, r0, #29
 8006f5e:	00e4      	lsls	r4, r4, #3
 8006f60:	4322      	orrs	r2, r4
 8006f62:	2480      	movs	r4, #128	; 0x80
 8006f64:	0424      	lsls	r4, r4, #16
 8006f66:	4314      	orrs	r4, r2
 8006f68:	4ac0      	ldr	r2, [pc, #768]	; (800726c <__aeabi_ddiv+0x374>)
 8006f6a:	00c1      	lsls	r1, r0, #3
 8006f6c:	4694      	mov	ip, r2
 8006f6e:	465a      	mov	r2, fp
 8006f70:	4463      	add	r3, ip
 8006f72:	1ad3      	subs	r3, r2, r3
 8006f74:	469b      	mov	fp, r3
 8006f76:	2000      	movs	r0, #0
 8006f78:	0033      	movs	r3, r6
 8006f7a:	407b      	eors	r3, r7
 8006f7c:	469a      	mov	sl, r3
 8006f7e:	464b      	mov	r3, r9
 8006f80:	2b0f      	cmp	r3, #15
 8006f82:	d827      	bhi.n	8006fd4 <__aeabi_ddiv+0xdc>
 8006f84:	4aba      	ldr	r2, [pc, #744]	; (8007270 <__aeabi_ddiv+0x378>)
 8006f86:	009b      	lsls	r3, r3, #2
 8006f88:	58d3      	ldr	r3, [r2, r3]
 8006f8a:	469f      	mov	pc, r3
 8006f8c:	46b2      	mov	sl, r6
 8006f8e:	9b00      	ldr	r3, [sp, #0]
 8006f90:	2b02      	cmp	r3, #2
 8006f92:	d016      	beq.n	8006fc2 <__aeabi_ddiv+0xca>
 8006f94:	2b03      	cmp	r3, #3
 8006f96:	d100      	bne.n	8006f9a <__aeabi_ddiv+0xa2>
 8006f98:	e287      	b.n	80074aa <__aeabi_ddiv+0x5b2>
 8006f9a:	2b01      	cmp	r3, #1
 8006f9c:	d000      	beq.n	8006fa0 <__aeabi_ddiv+0xa8>
 8006f9e:	e0d5      	b.n	800714c <__aeabi_ddiv+0x254>
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	2500      	movs	r5, #0
 8006fa6:	051b      	lsls	r3, r3, #20
 8006fa8:	4313      	orrs	r3, r2
 8006faa:	4652      	mov	r2, sl
 8006fac:	07d2      	lsls	r2, r2, #31
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	0028      	movs	r0, r5
 8006fb2:	0019      	movs	r1, r3
 8006fb4:	b005      	add	sp, #20
 8006fb6:	bcf0      	pop	{r4, r5, r6, r7}
 8006fb8:	46bb      	mov	fp, r7
 8006fba:	46b2      	mov	sl, r6
 8006fbc:	46a9      	mov	r9, r5
 8006fbe:	46a0      	mov	r8, r4
 8006fc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	2500      	movs	r5, #0
 8006fc6:	4ba8      	ldr	r3, [pc, #672]	; (8007268 <__aeabi_ddiv+0x370>)
 8006fc8:	e7ed      	b.n	8006fa6 <__aeabi_ddiv+0xae>
 8006fca:	46ba      	mov	sl, r7
 8006fcc:	46a0      	mov	r8, r4
 8006fce:	000d      	movs	r5, r1
 8006fd0:	9000      	str	r0, [sp, #0]
 8006fd2:	e7dc      	b.n	8006f8e <__aeabi_ddiv+0x96>
 8006fd4:	4544      	cmp	r4, r8
 8006fd6:	d200      	bcs.n	8006fda <__aeabi_ddiv+0xe2>
 8006fd8:	e1c4      	b.n	8007364 <__aeabi_ddiv+0x46c>
 8006fda:	d100      	bne.n	8006fde <__aeabi_ddiv+0xe6>
 8006fdc:	e1bf      	b.n	800735e <__aeabi_ddiv+0x466>
 8006fde:	2301      	movs	r3, #1
 8006fe0:	425b      	negs	r3, r3
 8006fe2:	469c      	mov	ip, r3
 8006fe4:	002e      	movs	r6, r5
 8006fe6:	4640      	mov	r0, r8
 8006fe8:	2500      	movs	r5, #0
 8006fea:	44e3      	add	fp, ip
 8006fec:	0223      	lsls	r3, r4, #8
 8006fee:	0e0c      	lsrs	r4, r1, #24
 8006ff0:	431c      	orrs	r4, r3
 8006ff2:	0c1b      	lsrs	r3, r3, #16
 8006ff4:	4699      	mov	r9, r3
 8006ff6:	0423      	lsls	r3, r4, #16
 8006ff8:	020a      	lsls	r2, r1, #8
 8006ffa:	0c1f      	lsrs	r7, r3, #16
 8006ffc:	4649      	mov	r1, r9
 8006ffe:	9200      	str	r2, [sp, #0]
 8007000:	9701      	str	r7, [sp, #4]
 8007002:	f7ff f98f 	bl	8006324 <__aeabi_uidivmod>
 8007006:	0002      	movs	r2, r0
 8007008:	437a      	muls	r2, r7
 800700a:	040b      	lsls	r3, r1, #16
 800700c:	0c31      	lsrs	r1, r6, #16
 800700e:	4680      	mov	r8, r0
 8007010:	4319      	orrs	r1, r3
 8007012:	428a      	cmp	r2, r1
 8007014:	d907      	bls.n	8007026 <__aeabi_ddiv+0x12e>
 8007016:	2301      	movs	r3, #1
 8007018:	425b      	negs	r3, r3
 800701a:	469c      	mov	ip, r3
 800701c:	1909      	adds	r1, r1, r4
 800701e:	44e0      	add	r8, ip
 8007020:	428c      	cmp	r4, r1
 8007022:	d800      	bhi.n	8007026 <__aeabi_ddiv+0x12e>
 8007024:	e201      	b.n	800742a <__aeabi_ddiv+0x532>
 8007026:	1a88      	subs	r0, r1, r2
 8007028:	4649      	mov	r1, r9
 800702a:	f7ff f97b 	bl	8006324 <__aeabi_uidivmod>
 800702e:	9a01      	ldr	r2, [sp, #4]
 8007030:	0436      	lsls	r6, r6, #16
 8007032:	4342      	muls	r2, r0
 8007034:	0409      	lsls	r1, r1, #16
 8007036:	0c36      	lsrs	r6, r6, #16
 8007038:	0003      	movs	r3, r0
 800703a:	430e      	orrs	r6, r1
 800703c:	42b2      	cmp	r2, r6
 800703e:	d904      	bls.n	800704a <__aeabi_ddiv+0x152>
 8007040:	1936      	adds	r6, r6, r4
 8007042:	3b01      	subs	r3, #1
 8007044:	42b4      	cmp	r4, r6
 8007046:	d800      	bhi.n	800704a <__aeabi_ddiv+0x152>
 8007048:	e1e9      	b.n	800741e <__aeabi_ddiv+0x526>
 800704a:	1ab0      	subs	r0, r6, r2
 800704c:	4642      	mov	r2, r8
 800704e:	9e00      	ldr	r6, [sp, #0]
 8007050:	0412      	lsls	r2, r2, #16
 8007052:	431a      	orrs	r2, r3
 8007054:	0c33      	lsrs	r3, r6, #16
 8007056:	001f      	movs	r7, r3
 8007058:	0c11      	lsrs	r1, r2, #16
 800705a:	4690      	mov	r8, r2
 800705c:	9302      	str	r3, [sp, #8]
 800705e:	0413      	lsls	r3, r2, #16
 8007060:	0432      	lsls	r2, r6, #16
 8007062:	0c16      	lsrs	r6, r2, #16
 8007064:	0032      	movs	r2, r6
 8007066:	0c1b      	lsrs	r3, r3, #16
 8007068:	435a      	muls	r2, r3
 800706a:	9603      	str	r6, [sp, #12]
 800706c:	437b      	muls	r3, r7
 800706e:	434e      	muls	r6, r1
 8007070:	4379      	muls	r1, r7
 8007072:	0c17      	lsrs	r7, r2, #16
 8007074:	46bc      	mov	ip, r7
 8007076:	199b      	adds	r3, r3, r6
 8007078:	4463      	add	r3, ip
 800707a:	429e      	cmp	r6, r3
 800707c:	d903      	bls.n	8007086 <__aeabi_ddiv+0x18e>
 800707e:	2680      	movs	r6, #128	; 0x80
 8007080:	0276      	lsls	r6, r6, #9
 8007082:	46b4      	mov	ip, r6
 8007084:	4461      	add	r1, ip
 8007086:	0c1e      	lsrs	r6, r3, #16
 8007088:	1871      	adds	r1, r6, r1
 800708a:	0416      	lsls	r6, r2, #16
 800708c:	041b      	lsls	r3, r3, #16
 800708e:	0c36      	lsrs	r6, r6, #16
 8007090:	199e      	adds	r6, r3, r6
 8007092:	4288      	cmp	r0, r1
 8007094:	d302      	bcc.n	800709c <__aeabi_ddiv+0x1a4>
 8007096:	d112      	bne.n	80070be <__aeabi_ddiv+0x1c6>
 8007098:	42b5      	cmp	r5, r6
 800709a:	d210      	bcs.n	80070be <__aeabi_ddiv+0x1c6>
 800709c:	4643      	mov	r3, r8
 800709e:	1e5a      	subs	r2, r3, #1
 80070a0:	9b00      	ldr	r3, [sp, #0]
 80070a2:	469c      	mov	ip, r3
 80070a4:	4465      	add	r5, ip
 80070a6:	001f      	movs	r7, r3
 80070a8:	429d      	cmp	r5, r3
 80070aa:	419b      	sbcs	r3, r3
 80070ac:	425b      	negs	r3, r3
 80070ae:	191b      	adds	r3, r3, r4
 80070b0:	18c0      	adds	r0, r0, r3
 80070b2:	4284      	cmp	r4, r0
 80070b4:	d200      	bcs.n	80070b8 <__aeabi_ddiv+0x1c0>
 80070b6:	e19e      	b.n	80073f6 <__aeabi_ddiv+0x4fe>
 80070b8:	d100      	bne.n	80070bc <__aeabi_ddiv+0x1c4>
 80070ba:	e199      	b.n	80073f0 <__aeabi_ddiv+0x4f8>
 80070bc:	4690      	mov	r8, r2
 80070be:	1bae      	subs	r6, r5, r6
 80070c0:	42b5      	cmp	r5, r6
 80070c2:	41ad      	sbcs	r5, r5
 80070c4:	1a40      	subs	r0, r0, r1
 80070c6:	426d      	negs	r5, r5
 80070c8:	1b40      	subs	r0, r0, r5
 80070ca:	4284      	cmp	r4, r0
 80070cc:	d100      	bne.n	80070d0 <__aeabi_ddiv+0x1d8>
 80070ce:	e1d2      	b.n	8007476 <__aeabi_ddiv+0x57e>
 80070d0:	4649      	mov	r1, r9
 80070d2:	f7ff f927 	bl	8006324 <__aeabi_uidivmod>
 80070d6:	9a01      	ldr	r2, [sp, #4]
 80070d8:	040b      	lsls	r3, r1, #16
 80070da:	4342      	muls	r2, r0
 80070dc:	0c31      	lsrs	r1, r6, #16
 80070de:	0005      	movs	r5, r0
 80070e0:	4319      	orrs	r1, r3
 80070e2:	428a      	cmp	r2, r1
 80070e4:	d900      	bls.n	80070e8 <__aeabi_ddiv+0x1f0>
 80070e6:	e16c      	b.n	80073c2 <__aeabi_ddiv+0x4ca>
 80070e8:	1a88      	subs	r0, r1, r2
 80070ea:	4649      	mov	r1, r9
 80070ec:	f7ff f91a 	bl	8006324 <__aeabi_uidivmod>
 80070f0:	9a01      	ldr	r2, [sp, #4]
 80070f2:	0436      	lsls	r6, r6, #16
 80070f4:	4342      	muls	r2, r0
 80070f6:	0409      	lsls	r1, r1, #16
 80070f8:	0c36      	lsrs	r6, r6, #16
 80070fa:	0003      	movs	r3, r0
 80070fc:	430e      	orrs	r6, r1
 80070fe:	42b2      	cmp	r2, r6
 8007100:	d900      	bls.n	8007104 <__aeabi_ddiv+0x20c>
 8007102:	e153      	b.n	80073ac <__aeabi_ddiv+0x4b4>
 8007104:	9803      	ldr	r0, [sp, #12]
 8007106:	1ab6      	subs	r6, r6, r2
 8007108:	0002      	movs	r2, r0
 800710a:	042d      	lsls	r5, r5, #16
 800710c:	431d      	orrs	r5, r3
 800710e:	9f02      	ldr	r7, [sp, #8]
 8007110:	042b      	lsls	r3, r5, #16
 8007112:	0c1b      	lsrs	r3, r3, #16
 8007114:	435a      	muls	r2, r3
 8007116:	437b      	muls	r3, r7
 8007118:	469c      	mov	ip, r3
 800711a:	0c29      	lsrs	r1, r5, #16
 800711c:	4348      	muls	r0, r1
 800711e:	0c13      	lsrs	r3, r2, #16
 8007120:	4484      	add	ip, r0
 8007122:	4463      	add	r3, ip
 8007124:	4379      	muls	r1, r7
 8007126:	4298      	cmp	r0, r3
 8007128:	d903      	bls.n	8007132 <__aeabi_ddiv+0x23a>
 800712a:	2080      	movs	r0, #128	; 0x80
 800712c:	0240      	lsls	r0, r0, #9
 800712e:	4684      	mov	ip, r0
 8007130:	4461      	add	r1, ip
 8007132:	0c18      	lsrs	r0, r3, #16
 8007134:	0412      	lsls	r2, r2, #16
 8007136:	041b      	lsls	r3, r3, #16
 8007138:	0c12      	lsrs	r2, r2, #16
 800713a:	1840      	adds	r0, r0, r1
 800713c:	189b      	adds	r3, r3, r2
 800713e:	4286      	cmp	r6, r0
 8007140:	d200      	bcs.n	8007144 <__aeabi_ddiv+0x24c>
 8007142:	e100      	b.n	8007346 <__aeabi_ddiv+0x44e>
 8007144:	d100      	bne.n	8007148 <__aeabi_ddiv+0x250>
 8007146:	e0fb      	b.n	8007340 <__aeabi_ddiv+0x448>
 8007148:	2301      	movs	r3, #1
 800714a:	431d      	orrs	r5, r3
 800714c:	4b49      	ldr	r3, [pc, #292]	; (8007274 <__aeabi_ddiv+0x37c>)
 800714e:	445b      	add	r3, fp
 8007150:	2b00      	cmp	r3, #0
 8007152:	dc00      	bgt.n	8007156 <__aeabi_ddiv+0x25e>
 8007154:	e0aa      	b.n	80072ac <__aeabi_ddiv+0x3b4>
 8007156:	076a      	lsls	r2, r5, #29
 8007158:	d000      	beq.n	800715c <__aeabi_ddiv+0x264>
 800715a:	e13d      	b.n	80073d8 <__aeabi_ddiv+0x4e0>
 800715c:	08e9      	lsrs	r1, r5, #3
 800715e:	4642      	mov	r2, r8
 8007160:	01d2      	lsls	r2, r2, #7
 8007162:	d506      	bpl.n	8007172 <__aeabi_ddiv+0x27a>
 8007164:	4642      	mov	r2, r8
 8007166:	4b44      	ldr	r3, [pc, #272]	; (8007278 <__aeabi_ddiv+0x380>)
 8007168:	401a      	ands	r2, r3
 800716a:	2380      	movs	r3, #128	; 0x80
 800716c:	4690      	mov	r8, r2
 800716e:	00db      	lsls	r3, r3, #3
 8007170:	445b      	add	r3, fp
 8007172:	4a42      	ldr	r2, [pc, #264]	; (800727c <__aeabi_ddiv+0x384>)
 8007174:	4293      	cmp	r3, r2
 8007176:	dd00      	ble.n	800717a <__aeabi_ddiv+0x282>
 8007178:	e723      	b.n	8006fc2 <__aeabi_ddiv+0xca>
 800717a:	4642      	mov	r2, r8
 800717c:	055b      	lsls	r3, r3, #21
 800717e:	0755      	lsls	r5, r2, #29
 8007180:	0252      	lsls	r2, r2, #9
 8007182:	430d      	orrs	r5, r1
 8007184:	0b12      	lsrs	r2, r2, #12
 8007186:	0d5b      	lsrs	r3, r3, #21
 8007188:	e70d      	b.n	8006fa6 <__aeabi_ddiv+0xae>
 800718a:	4651      	mov	r1, sl
 800718c:	4321      	orrs	r1, r4
 800718e:	d100      	bne.n	8007192 <__aeabi_ddiv+0x29a>
 8007190:	e07c      	b.n	800728c <__aeabi_ddiv+0x394>
 8007192:	2c00      	cmp	r4, #0
 8007194:	d100      	bne.n	8007198 <__aeabi_ddiv+0x2a0>
 8007196:	e0fb      	b.n	8007390 <__aeabi_ddiv+0x498>
 8007198:	0020      	movs	r0, r4
 800719a:	f001 f977 	bl	800848c <__clzsi2>
 800719e:	0002      	movs	r2, r0
 80071a0:	3a0b      	subs	r2, #11
 80071a2:	231d      	movs	r3, #29
 80071a4:	1a9b      	subs	r3, r3, r2
 80071a6:	4652      	mov	r2, sl
 80071a8:	0001      	movs	r1, r0
 80071aa:	40da      	lsrs	r2, r3
 80071ac:	4653      	mov	r3, sl
 80071ae:	3908      	subs	r1, #8
 80071b0:	408b      	lsls	r3, r1
 80071b2:	408c      	lsls	r4, r1
 80071b4:	0019      	movs	r1, r3
 80071b6:	4314      	orrs	r4, r2
 80071b8:	4b31      	ldr	r3, [pc, #196]	; (8007280 <__aeabi_ddiv+0x388>)
 80071ba:	4458      	add	r0, fp
 80071bc:	469b      	mov	fp, r3
 80071be:	4483      	add	fp, r0
 80071c0:	2000      	movs	r0, #0
 80071c2:	e6d9      	b.n	8006f78 <__aeabi_ddiv+0x80>
 80071c4:	0003      	movs	r3, r0
 80071c6:	4323      	orrs	r3, r4
 80071c8:	4698      	mov	r8, r3
 80071ca:	d044      	beq.n	8007256 <__aeabi_ddiv+0x35e>
 80071cc:	2c00      	cmp	r4, #0
 80071ce:	d100      	bne.n	80071d2 <__aeabi_ddiv+0x2da>
 80071d0:	e0cf      	b.n	8007372 <__aeabi_ddiv+0x47a>
 80071d2:	0020      	movs	r0, r4
 80071d4:	f001 f95a 	bl	800848c <__clzsi2>
 80071d8:	0001      	movs	r1, r0
 80071da:	0002      	movs	r2, r0
 80071dc:	390b      	subs	r1, #11
 80071de:	231d      	movs	r3, #29
 80071e0:	1a5b      	subs	r3, r3, r1
 80071e2:	4649      	mov	r1, r9
 80071e4:	0010      	movs	r0, r2
 80071e6:	40d9      	lsrs	r1, r3
 80071e8:	3808      	subs	r0, #8
 80071ea:	4084      	lsls	r4, r0
 80071ec:	000b      	movs	r3, r1
 80071ee:	464d      	mov	r5, r9
 80071f0:	4323      	orrs	r3, r4
 80071f2:	4698      	mov	r8, r3
 80071f4:	4085      	lsls	r5, r0
 80071f6:	4b23      	ldr	r3, [pc, #140]	; (8007284 <__aeabi_ddiv+0x38c>)
 80071f8:	1a9b      	subs	r3, r3, r2
 80071fa:	469b      	mov	fp, r3
 80071fc:	2300      	movs	r3, #0
 80071fe:	4699      	mov	r9, r3
 8007200:	9300      	str	r3, [sp, #0]
 8007202:	e69e      	b.n	8006f42 <__aeabi_ddiv+0x4a>
 8007204:	0002      	movs	r2, r0
 8007206:	4322      	orrs	r2, r4
 8007208:	4690      	mov	r8, r2
 800720a:	d11d      	bne.n	8007248 <__aeabi_ddiv+0x350>
 800720c:	2208      	movs	r2, #8
 800720e:	469b      	mov	fp, r3
 8007210:	2302      	movs	r3, #2
 8007212:	2500      	movs	r5, #0
 8007214:	4691      	mov	r9, r2
 8007216:	9300      	str	r3, [sp, #0]
 8007218:	e693      	b.n	8006f42 <__aeabi_ddiv+0x4a>
 800721a:	4651      	mov	r1, sl
 800721c:	4321      	orrs	r1, r4
 800721e:	d109      	bne.n	8007234 <__aeabi_ddiv+0x33c>
 8007220:	2302      	movs	r3, #2
 8007222:	464a      	mov	r2, r9
 8007224:	431a      	orrs	r2, r3
 8007226:	4b18      	ldr	r3, [pc, #96]	; (8007288 <__aeabi_ddiv+0x390>)
 8007228:	4691      	mov	r9, r2
 800722a:	469c      	mov	ip, r3
 800722c:	2400      	movs	r4, #0
 800722e:	2002      	movs	r0, #2
 8007230:	44e3      	add	fp, ip
 8007232:	e6a1      	b.n	8006f78 <__aeabi_ddiv+0x80>
 8007234:	2303      	movs	r3, #3
 8007236:	464a      	mov	r2, r9
 8007238:	431a      	orrs	r2, r3
 800723a:	4b13      	ldr	r3, [pc, #76]	; (8007288 <__aeabi_ddiv+0x390>)
 800723c:	4691      	mov	r9, r2
 800723e:	469c      	mov	ip, r3
 8007240:	4651      	mov	r1, sl
 8007242:	2003      	movs	r0, #3
 8007244:	44e3      	add	fp, ip
 8007246:	e697      	b.n	8006f78 <__aeabi_ddiv+0x80>
 8007248:	220c      	movs	r2, #12
 800724a:	469b      	mov	fp, r3
 800724c:	2303      	movs	r3, #3
 800724e:	46a0      	mov	r8, r4
 8007250:	4691      	mov	r9, r2
 8007252:	9300      	str	r3, [sp, #0]
 8007254:	e675      	b.n	8006f42 <__aeabi_ddiv+0x4a>
 8007256:	2304      	movs	r3, #4
 8007258:	4699      	mov	r9, r3
 800725a:	2300      	movs	r3, #0
 800725c:	469b      	mov	fp, r3
 800725e:	3301      	adds	r3, #1
 8007260:	2500      	movs	r5, #0
 8007262:	9300      	str	r3, [sp, #0]
 8007264:	e66d      	b.n	8006f42 <__aeabi_ddiv+0x4a>
 8007266:	46c0      	nop			; (mov r8, r8)
 8007268:	000007ff 	.word	0x000007ff
 800726c:	fffffc01 	.word	0xfffffc01
 8007270:	0802abdc 	.word	0x0802abdc
 8007274:	000003ff 	.word	0x000003ff
 8007278:	feffffff 	.word	0xfeffffff
 800727c:	000007fe 	.word	0x000007fe
 8007280:	000003f3 	.word	0x000003f3
 8007284:	fffffc0d 	.word	0xfffffc0d
 8007288:	fffff801 	.word	0xfffff801
 800728c:	464a      	mov	r2, r9
 800728e:	2301      	movs	r3, #1
 8007290:	431a      	orrs	r2, r3
 8007292:	4691      	mov	r9, r2
 8007294:	2400      	movs	r4, #0
 8007296:	2001      	movs	r0, #1
 8007298:	e66e      	b.n	8006f78 <__aeabi_ddiv+0x80>
 800729a:	2300      	movs	r3, #0
 800729c:	2280      	movs	r2, #128	; 0x80
 800729e:	469a      	mov	sl, r3
 80072a0:	2500      	movs	r5, #0
 80072a2:	4b88      	ldr	r3, [pc, #544]	; (80074c4 <__aeabi_ddiv+0x5cc>)
 80072a4:	0312      	lsls	r2, r2, #12
 80072a6:	e67e      	b.n	8006fa6 <__aeabi_ddiv+0xae>
 80072a8:	2501      	movs	r5, #1
 80072aa:	426d      	negs	r5, r5
 80072ac:	2201      	movs	r2, #1
 80072ae:	1ad2      	subs	r2, r2, r3
 80072b0:	2a38      	cmp	r2, #56	; 0x38
 80072b2:	dd00      	ble.n	80072b6 <__aeabi_ddiv+0x3be>
 80072b4:	e674      	b.n	8006fa0 <__aeabi_ddiv+0xa8>
 80072b6:	2a1f      	cmp	r2, #31
 80072b8:	dc00      	bgt.n	80072bc <__aeabi_ddiv+0x3c4>
 80072ba:	e0bd      	b.n	8007438 <__aeabi_ddiv+0x540>
 80072bc:	211f      	movs	r1, #31
 80072be:	4249      	negs	r1, r1
 80072c0:	1acb      	subs	r3, r1, r3
 80072c2:	4641      	mov	r1, r8
 80072c4:	40d9      	lsrs	r1, r3
 80072c6:	000b      	movs	r3, r1
 80072c8:	2a20      	cmp	r2, #32
 80072ca:	d004      	beq.n	80072d6 <__aeabi_ddiv+0x3de>
 80072cc:	4641      	mov	r1, r8
 80072ce:	4a7e      	ldr	r2, [pc, #504]	; (80074c8 <__aeabi_ddiv+0x5d0>)
 80072d0:	445a      	add	r2, fp
 80072d2:	4091      	lsls	r1, r2
 80072d4:	430d      	orrs	r5, r1
 80072d6:	0029      	movs	r1, r5
 80072d8:	1e4a      	subs	r2, r1, #1
 80072da:	4191      	sbcs	r1, r2
 80072dc:	4319      	orrs	r1, r3
 80072de:	2307      	movs	r3, #7
 80072e0:	001d      	movs	r5, r3
 80072e2:	2200      	movs	r2, #0
 80072e4:	400d      	ands	r5, r1
 80072e6:	420b      	tst	r3, r1
 80072e8:	d100      	bne.n	80072ec <__aeabi_ddiv+0x3f4>
 80072ea:	e0d0      	b.n	800748e <__aeabi_ddiv+0x596>
 80072ec:	220f      	movs	r2, #15
 80072ee:	2300      	movs	r3, #0
 80072f0:	400a      	ands	r2, r1
 80072f2:	2a04      	cmp	r2, #4
 80072f4:	d100      	bne.n	80072f8 <__aeabi_ddiv+0x400>
 80072f6:	e0c7      	b.n	8007488 <__aeabi_ddiv+0x590>
 80072f8:	1d0a      	adds	r2, r1, #4
 80072fa:	428a      	cmp	r2, r1
 80072fc:	4189      	sbcs	r1, r1
 80072fe:	4249      	negs	r1, r1
 8007300:	185b      	adds	r3, r3, r1
 8007302:	0011      	movs	r1, r2
 8007304:	021a      	lsls	r2, r3, #8
 8007306:	d400      	bmi.n	800730a <__aeabi_ddiv+0x412>
 8007308:	e0be      	b.n	8007488 <__aeabi_ddiv+0x590>
 800730a:	2301      	movs	r3, #1
 800730c:	2200      	movs	r2, #0
 800730e:	2500      	movs	r5, #0
 8007310:	e649      	b.n	8006fa6 <__aeabi_ddiv+0xae>
 8007312:	2280      	movs	r2, #128	; 0x80
 8007314:	4643      	mov	r3, r8
 8007316:	0312      	lsls	r2, r2, #12
 8007318:	4213      	tst	r3, r2
 800731a:	d008      	beq.n	800732e <__aeabi_ddiv+0x436>
 800731c:	4214      	tst	r4, r2
 800731e:	d106      	bne.n	800732e <__aeabi_ddiv+0x436>
 8007320:	4322      	orrs	r2, r4
 8007322:	0312      	lsls	r2, r2, #12
 8007324:	46ba      	mov	sl, r7
 8007326:	000d      	movs	r5, r1
 8007328:	4b66      	ldr	r3, [pc, #408]	; (80074c4 <__aeabi_ddiv+0x5cc>)
 800732a:	0b12      	lsrs	r2, r2, #12
 800732c:	e63b      	b.n	8006fa6 <__aeabi_ddiv+0xae>
 800732e:	2280      	movs	r2, #128	; 0x80
 8007330:	4643      	mov	r3, r8
 8007332:	0312      	lsls	r2, r2, #12
 8007334:	431a      	orrs	r2, r3
 8007336:	0312      	lsls	r2, r2, #12
 8007338:	46b2      	mov	sl, r6
 800733a:	4b62      	ldr	r3, [pc, #392]	; (80074c4 <__aeabi_ddiv+0x5cc>)
 800733c:	0b12      	lsrs	r2, r2, #12
 800733e:	e632      	b.n	8006fa6 <__aeabi_ddiv+0xae>
 8007340:	2b00      	cmp	r3, #0
 8007342:	d100      	bne.n	8007346 <__aeabi_ddiv+0x44e>
 8007344:	e702      	b.n	800714c <__aeabi_ddiv+0x254>
 8007346:	19a6      	adds	r6, r4, r6
 8007348:	1e6a      	subs	r2, r5, #1
 800734a:	42a6      	cmp	r6, r4
 800734c:	d200      	bcs.n	8007350 <__aeabi_ddiv+0x458>
 800734e:	e089      	b.n	8007464 <__aeabi_ddiv+0x56c>
 8007350:	4286      	cmp	r6, r0
 8007352:	d200      	bcs.n	8007356 <__aeabi_ddiv+0x45e>
 8007354:	e09f      	b.n	8007496 <__aeabi_ddiv+0x59e>
 8007356:	d100      	bne.n	800735a <__aeabi_ddiv+0x462>
 8007358:	e0af      	b.n	80074ba <__aeabi_ddiv+0x5c2>
 800735a:	0015      	movs	r5, r2
 800735c:	e6f4      	b.n	8007148 <__aeabi_ddiv+0x250>
 800735e:	42a9      	cmp	r1, r5
 8007360:	d900      	bls.n	8007364 <__aeabi_ddiv+0x46c>
 8007362:	e63c      	b.n	8006fde <__aeabi_ddiv+0xe6>
 8007364:	4643      	mov	r3, r8
 8007366:	07de      	lsls	r6, r3, #31
 8007368:	0858      	lsrs	r0, r3, #1
 800736a:	086b      	lsrs	r3, r5, #1
 800736c:	431e      	orrs	r6, r3
 800736e:	07ed      	lsls	r5, r5, #31
 8007370:	e63c      	b.n	8006fec <__aeabi_ddiv+0xf4>
 8007372:	f001 f88b 	bl	800848c <__clzsi2>
 8007376:	0001      	movs	r1, r0
 8007378:	0002      	movs	r2, r0
 800737a:	3115      	adds	r1, #21
 800737c:	3220      	adds	r2, #32
 800737e:	291c      	cmp	r1, #28
 8007380:	dc00      	bgt.n	8007384 <__aeabi_ddiv+0x48c>
 8007382:	e72c      	b.n	80071de <__aeabi_ddiv+0x2e6>
 8007384:	464b      	mov	r3, r9
 8007386:	3808      	subs	r0, #8
 8007388:	4083      	lsls	r3, r0
 800738a:	2500      	movs	r5, #0
 800738c:	4698      	mov	r8, r3
 800738e:	e732      	b.n	80071f6 <__aeabi_ddiv+0x2fe>
 8007390:	f001 f87c 	bl	800848c <__clzsi2>
 8007394:	0003      	movs	r3, r0
 8007396:	001a      	movs	r2, r3
 8007398:	3215      	adds	r2, #21
 800739a:	3020      	adds	r0, #32
 800739c:	2a1c      	cmp	r2, #28
 800739e:	dc00      	bgt.n	80073a2 <__aeabi_ddiv+0x4aa>
 80073a0:	e6ff      	b.n	80071a2 <__aeabi_ddiv+0x2aa>
 80073a2:	4654      	mov	r4, sl
 80073a4:	3b08      	subs	r3, #8
 80073a6:	2100      	movs	r1, #0
 80073a8:	409c      	lsls	r4, r3
 80073aa:	e705      	b.n	80071b8 <__aeabi_ddiv+0x2c0>
 80073ac:	1936      	adds	r6, r6, r4
 80073ae:	3b01      	subs	r3, #1
 80073b0:	42b4      	cmp	r4, r6
 80073b2:	d900      	bls.n	80073b6 <__aeabi_ddiv+0x4be>
 80073b4:	e6a6      	b.n	8007104 <__aeabi_ddiv+0x20c>
 80073b6:	42b2      	cmp	r2, r6
 80073b8:	d800      	bhi.n	80073bc <__aeabi_ddiv+0x4c4>
 80073ba:	e6a3      	b.n	8007104 <__aeabi_ddiv+0x20c>
 80073bc:	1e83      	subs	r3, r0, #2
 80073be:	1936      	adds	r6, r6, r4
 80073c0:	e6a0      	b.n	8007104 <__aeabi_ddiv+0x20c>
 80073c2:	1909      	adds	r1, r1, r4
 80073c4:	3d01      	subs	r5, #1
 80073c6:	428c      	cmp	r4, r1
 80073c8:	d900      	bls.n	80073cc <__aeabi_ddiv+0x4d4>
 80073ca:	e68d      	b.n	80070e8 <__aeabi_ddiv+0x1f0>
 80073cc:	428a      	cmp	r2, r1
 80073ce:	d800      	bhi.n	80073d2 <__aeabi_ddiv+0x4da>
 80073d0:	e68a      	b.n	80070e8 <__aeabi_ddiv+0x1f0>
 80073d2:	1e85      	subs	r5, r0, #2
 80073d4:	1909      	adds	r1, r1, r4
 80073d6:	e687      	b.n	80070e8 <__aeabi_ddiv+0x1f0>
 80073d8:	220f      	movs	r2, #15
 80073da:	402a      	ands	r2, r5
 80073dc:	2a04      	cmp	r2, #4
 80073de:	d100      	bne.n	80073e2 <__aeabi_ddiv+0x4ea>
 80073e0:	e6bc      	b.n	800715c <__aeabi_ddiv+0x264>
 80073e2:	1d29      	adds	r1, r5, #4
 80073e4:	42a9      	cmp	r1, r5
 80073e6:	41ad      	sbcs	r5, r5
 80073e8:	426d      	negs	r5, r5
 80073ea:	08c9      	lsrs	r1, r1, #3
 80073ec:	44a8      	add	r8, r5
 80073ee:	e6b6      	b.n	800715e <__aeabi_ddiv+0x266>
 80073f0:	42af      	cmp	r7, r5
 80073f2:	d900      	bls.n	80073f6 <__aeabi_ddiv+0x4fe>
 80073f4:	e662      	b.n	80070bc <__aeabi_ddiv+0x1c4>
 80073f6:	4281      	cmp	r1, r0
 80073f8:	d804      	bhi.n	8007404 <__aeabi_ddiv+0x50c>
 80073fa:	d000      	beq.n	80073fe <__aeabi_ddiv+0x506>
 80073fc:	e65e      	b.n	80070bc <__aeabi_ddiv+0x1c4>
 80073fe:	42ae      	cmp	r6, r5
 8007400:	d800      	bhi.n	8007404 <__aeabi_ddiv+0x50c>
 8007402:	e65b      	b.n	80070bc <__aeabi_ddiv+0x1c4>
 8007404:	2302      	movs	r3, #2
 8007406:	425b      	negs	r3, r3
 8007408:	469c      	mov	ip, r3
 800740a:	9b00      	ldr	r3, [sp, #0]
 800740c:	44e0      	add	r8, ip
 800740e:	469c      	mov	ip, r3
 8007410:	4465      	add	r5, ip
 8007412:	429d      	cmp	r5, r3
 8007414:	419b      	sbcs	r3, r3
 8007416:	425b      	negs	r3, r3
 8007418:	191b      	adds	r3, r3, r4
 800741a:	18c0      	adds	r0, r0, r3
 800741c:	e64f      	b.n	80070be <__aeabi_ddiv+0x1c6>
 800741e:	42b2      	cmp	r2, r6
 8007420:	d800      	bhi.n	8007424 <__aeabi_ddiv+0x52c>
 8007422:	e612      	b.n	800704a <__aeabi_ddiv+0x152>
 8007424:	1e83      	subs	r3, r0, #2
 8007426:	1936      	adds	r6, r6, r4
 8007428:	e60f      	b.n	800704a <__aeabi_ddiv+0x152>
 800742a:	428a      	cmp	r2, r1
 800742c:	d800      	bhi.n	8007430 <__aeabi_ddiv+0x538>
 800742e:	e5fa      	b.n	8007026 <__aeabi_ddiv+0x12e>
 8007430:	1e83      	subs	r3, r0, #2
 8007432:	4698      	mov	r8, r3
 8007434:	1909      	adds	r1, r1, r4
 8007436:	e5f6      	b.n	8007026 <__aeabi_ddiv+0x12e>
 8007438:	4b24      	ldr	r3, [pc, #144]	; (80074cc <__aeabi_ddiv+0x5d4>)
 800743a:	0028      	movs	r0, r5
 800743c:	445b      	add	r3, fp
 800743e:	4641      	mov	r1, r8
 8007440:	409d      	lsls	r5, r3
 8007442:	4099      	lsls	r1, r3
 8007444:	40d0      	lsrs	r0, r2
 8007446:	1e6b      	subs	r3, r5, #1
 8007448:	419d      	sbcs	r5, r3
 800744a:	4643      	mov	r3, r8
 800744c:	4301      	orrs	r1, r0
 800744e:	4329      	orrs	r1, r5
 8007450:	40d3      	lsrs	r3, r2
 8007452:	074a      	lsls	r2, r1, #29
 8007454:	d100      	bne.n	8007458 <__aeabi_ddiv+0x560>
 8007456:	e755      	b.n	8007304 <__aeabi_ddiv+0x40c>
 8007458:	220f      	movs	r2, #15
 800745a:	400a      	ands	r2, r1
 800745c:	2a04      	cmp	r2, #4
 800745e:	d000      	beq.n	8007462 <__aeabi_ddiv+0x56a>
 8007460:	e74a      	b.n	80072f8 <__aeabi_ddiv+0x400>
 8007462:	e74f      	b.n	8007304 <__aeabi_ddiv+0x40c>
 8007464:	0015      	movs	r5, r2
 8007466:	4286      	cmp	r6, r0
 8007468:	d000      	beq.n	800746c <__aeabi_ddiv+0x574>
 800746a:	e66d      	b.n	8007148 <__aeabi_ddiv+0x250>
 800746c:	9a00      	ldr	r2, [sp, #0]
 800746e:	429a      	cmp	r2, r3
 8007470:	d000      	beq.n	8007474 <__aeabi_ddiv+0x57c>
 8007472:	e669      	b.n	8007148 <__aeabi_ddiv+0x250>
 8007474:	e66a      	b.n	800714c <__aeabi_ddiv+0x254>
 8007476:	4b16      	ldr	r3, [pc, #88]	; (80074d0 <__aeabi_ddiv+0x5d8>)
 8007478:	445b      	add	r3, fp
 800747a:	2b00      	cmp	r3, #0
 800747c:	dc00      	bgt.n	8007480 <__aeabi_ddiv+0x588>
 800747e:	e713      	b.n	80072a8 <__aeabi_ddiv+0x3b0>
 8007480:	2501      	movs	r5, #1
 8007482:	2100      	movs	r1, #0
 8007484:	44a8      	add	r8, r5
 8007486:	e66a      	b.n	800715e <__aeabi_ddiv+0x266>
 8007488:	075d      	lsls	r5, r3, #29
 800748a:	025b      	lsls	r3, r3, #9
 800748c:	0b1a      	lsrs	r2, r3, #12
 800748e:	08c9      	lsrs	r1, r1, #3
 8007490:	2300      	movs	r3, #0
 8007492:	430d      	orrs	r5, r1
 8007494:	e587      	b.n	8006fa6 <__aeabi_ddiv+0xae>
 8007496:	9900      	ldr	r1, [sp, #0]
 8007498:	3d02      	subs	r5, #2
 800749a:	004a      	lsls	r2, r1, #1
 800749c:	428a      	cmp	r2, r1
 800749e:	41bf      	sbcs	r7, r7
 80074a0:	427f      	negs	r7, r7
 80074a2:	193f      	adds	r7, r7, r4
 80074a4:	19f6      	adds	r6, r6, r7
 80074a6:	9200      	str	r2, [sp, #0]
 80074a8:	e7dd      	b.n	8007466 <__aeabi_ddiv+0x56e>
 80074aa:	2280      	movs	r2, #128	; 0x80
 80074ac:	4643      	mov	r3, r8
 80074ae:	0312      	lsls	r2, r2, #12
 80074b0:	431a      	orrs	r2, r3
 80074b2:	0312      	lsls	r2, r2, #12
 80074b4:	4b03      	ldr	r3, [pc, #12]	; (80074c4 <__aeabi_ddiv+0x5cc>)
 80074b6:	0b12      	lsrs	r2, r2, #12
 80074b8:	e575      	b.n	8006fa6 <__aeabi_ddiv+0xae>
 80074ba:	9900      	ldr	r1, [sp, #0]
 80074bc:	4299      	cmp	r1, r3
 80074be:	d3ea      	bcc.n	8007496 <__aeabi_ddiv+0x59e>
 80074c0:	0015      	movs	r5, r2
 80074c2:	e7d3      	b.n	800746c <__aeabi_ddiv+0x574>
 80074c4:	000007ff 	.word	0x000007ff
 80074c8:	0000043e 	.word	0x0000043e
 80074cc:	0000041e 	.word	0x0000041e
 80074d0:	000003ff 	.word	0x000003ff

080074d4 <__eqdf2>:
 80074d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80074d6:	464e      	mov	r6, r9
 80074d8:	4645      	mov	r5, r8
 80074da:	46de      	mov	lr, fp
 80074dc:	4657      	mov	r7, sl
 80074de:	4690      	mov	r8, r2
 80074e0:	b5e0      	push	{r5, r6, r7, lr}
 80074e2:	0017      	movs	r7, r2
 80074e4:	031a      	lsls	r2, r3, #12
 80074e6:	0b12      	lsrs	r2, r2, #12
 80074e8:	0005      	movs	r5, r0
 80074ea:	4684      	mov	ip, r0
 80074ec:	4819      	ldr	r0, [pc, #100]	; (8007554 <__eqdf2+0x80>)
 80074ee:	030e      	lsls	r6, r1, #12
 80074f0:	004c      	lsls	r4, r1, #1
 80074f2:	4691      	mov	r9, r2
 80074f4:	005a      	lsls	r2, r3, #1
 80074f6:	0fdb      	lsrs	r3, r3, #31
 80074f8:	469b      	mov	fp, r3
 80074fa:	0b36      	lsrs	r6, r6, #12
 80074fc:	0d64      	lsrs	r4, r4, #21
 80074fe:	0fc9      	lsrs	r1, r1, #31
 8007500:	0d52      	lsrs	r2, r2, #21
 8007502:	4284      	cmp	r4, r0
 8007504:	d019      	beq.n	800753a <__eqdf2+0x66>
 8007506:	4282      	cmp	r2, r0
 8007508:	d010      	beq.n	800752c <__eqdf2+0x58>
 800750a:	2001      	movs	r0, #1
 800750c:	4294      	cmp	r4, r2
 800750e:	d10e      	bne.n	800752e <__eqdf2+0x5a>
 8007510:	454e      	cmp	r6, r9
 8007512:	d10c      	bne.n	800752e <__eqdf2+0x5a>
 8007514:	2001      	movs	r0, #1
 8007516:	45c4      	cmp	ip, r8
 8007518:	d109      	bne.n	800752e <__eqdf2+0x5a>
 800751a:	4559      	cmp	r1, fp
 800751c:	d017      	beq.n	800754e <__eqdf2+0x7a>
 800751e:	2c00      	cmp	r4, #0
 8007520:	d105      	bne.n	800752e <__eqdf2+0x5a>
 8007522:	0030      	movs	r0, r6
 8007524:	4328      	orrs	r0, r5
 8007526:	1e43      	subs	r3, r0, #1
 8007528:	4198      	sbcs	r0, r3
 800752a:	e000      	b.n	800752e <__eqdf2+0x5a>
 800752c:	2001      	movs	r0, #1
 800752e:	bcf0      	pop	{r4, r5, r6, r7}
 8007530:	46bb      	mov	fp, r7
 8007532:	46b2      	mov	sl, r6
 8007534:	46a9      	mov	r9, r5
 8007536:	46a0      	mov	r8, r4
 8007538:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800753a:	0033      	movs	r3, r6
 800753c:	2001      	movs	r0, #1
 800753e:	432b      	orrs	r3, r5
 8007540:	d1f5      	bne.n	800752e <__eqdf2+0x5a>
 8007542:	42a2      	cmp	r2, r4
 8007544:	d1f3      	bne.n	800752e <__eqdf2+0x5a>
 8007546:	464b      	mov	r3, r9
 8007548:	433b      	orrs	r3, r7
 800754a:	d1f0      	bne.n	800752e <__eqdf2+0x5a>
 800754c:	e7e2      	b.n	8007514 <__eqdf2+0x40>
 800754e:	2000      	movs	r0, #0
 8007550:	e7ed      	b.n	800752e <__eqdf2+0x5a>
 8007552:	46c0      	nop			; (mov r8, r8)
 8007554:	000007ff 	.word	0x000007ff

08007558 <__gedf2>:
 8007558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800755a:	4647      	mov	r7, r8
 800755c:	46ce      	mov	lr, r9
 800755e:	0004      	movs	r4, r0
 8007560:	0018      	movs	r0, r3
 8007562:	0016      	movs	r6, r2
 8007564:	031b      	lsls	r3, r3, #12
 8007566:	0b1b      	lsrs	r3, r3, #12
 8007568:	4d2d      	ldr	r5, [pc, #180]	; (8007620 <__gedf2+0xc8>)
 800756a:	004a      	lsls	r2, r1, #1
 800756c:	4699      	mov	r9, r3
 800756e:	b580      	push	{r7, lr}
 8007570:	0043      	lsls	r3, r0, #1
 8007572:	030f      	lsls	r7, r1, #12
 8007574:	46a4      	mov	ip, r4
 8007576:	46b0      	mov	r8, r6
 8007578:	0b3f      	lsrs	r7, r7, #12
 800757a:	0d52      	lsrs	r2, r2, #21
 800757c:	0fc9      	lsrs	r1, r1, #31
 800757e:	0d5b      	lsrs	r3, r3, #21
 8007580:	0fc0      	lsrs	r0, r0, #31
 8007582:	42aa      	cmp	r2, r5
 8007584:	d021      	beq.n	80075ca <__gedf2+0x72>
 8007586:	42ab      	cmp	r3, r5
 8007588:	d013      	beq.n	80075b2 <__gedf2+0x5a>
 800758a:	2a00      	cmp	r2, #0
 800758c:	d122      	bne.n	80075d4 <__gedf2+0x7c>
 800758e:	433c      	orrs	r4, r7
 8007590:	2b00      	cmp	r3, #0
 8007592:	d102      	bne.n	800759a <__gedf2+0x42>
 8007594:	464d      	mov	r5, r9
 8007596:	432e      	orrs	r6, r5
 8007598:	d022      	beq.n	80075e0 <__gedf2+0x88>
 800759a:	2c00      	cmp	r4, #0
 800759c:	d010      	beq.n	80075c0 <__gedf2+0x68>
 800759e:	4281      	cmp	r1, r0
 80075a0:	d022      	beq.n	80075e8 <__gedf2+0x90>
 80075a2:	2002      	movs	r0, #2
 80075a4:	3901      	subs	r1, #1
 80075a6:	4008      	ands	r0, r1
 80075a8:	3801      	subs	r0, #1
 80075aa:	bcc0      	pop	{r6, r7}
 80075ac:	46b9      	mov	r9, r7
 80075ae:	46b0      	mov	r8, r6
 80075b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075b2:	464d      	mov	r5, r9
 80075b4:	432e      	orrs	r6, r5
 80075b6:	d129      	bne.n	800760c <__gedf2+0xb4>
 80075b8:	2a00      	cmp	r2, #0
 80075ba:	d1f0      	bne.n	800759e <__gedf2+0x46>
 80075bc:	433c      	orrs	r4, r7
 80075be:	d1ee      	bne.n	800759e <__gedf2+0x46>
 80075c0:	2800      	cmp	r0, #0
 80075c2:	d1f2      	bne.n	80075aa <__gedf2+0x52>
 80075c4:	2001      	movs	r0, #1
 80075c6:	4240      	negs	r0, r0
 80075c8:	e7ef      	b.n	80075aa <__gedf2+0x52>
 80075ca:	003d      	movs	r5, r7
 80075cc:	4325      	orrs	r5, r4
 80075ce:	d11d      	bne.n	800760c <__gedf2+0xb4>
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d0ee      	beq.n	80075b2 <__gedf2+0x5a>
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d1e2      	bne.n	800759e <__gedf2+0x46>
 80075d8:	464c      	mov	r4, r9
 80075da:	4326      	orrs	r6, r4
 80075dc:	d1df      	bne.n	800759e <__gedf2+0x46>
 80075de:	e7e0      	b.n	80075a2 <__gedf2+0x4a>
 80075e0:	2000      	movs	r0, #0
 80075e2:	2c00      	cmp	r4, #0
 80075e4:	d0e1      	beq.n	80075aa <__gedf2+0x52>
 80075e6:	e7dc      	b.n	80075a2 <__gedf2+0x4a>
 80075e8:	429a      	cmp	r2, r3
 80075ea:	dc0a      	bgt.n	8007602 <__gedf2+0xaa>
 80075ec:	dbe8      	blt.n	80075c0 <__gedf2+0x68>
 80075ee:	454f      	cmp	r7, r9
 80075f0:	d8d7      	bhi.n	80075a2 <__gedf2+0x4a>
 80075f2:	d00e      	beq.n	8007612 <__gedf2+0xba>
 80075f4:	2000      	movs	r0, #0
 80075f6:	454f      	cmp	r7, r9
 80075f8:	d2d7      	bcs.n	80075aa <__gedf2+0x52>
 80075fa:	2900      	cmp	r1, #0
 80075fc:	d0e2      	beq.n	80075c4 <__gedf2+0x6c>
 80075fe:	0008      	movs	r0, r1
 8007600:	e7d3      	b.n	80075aa <__gedf2+0x52>
 8007602:	4243      	negs	r3, r0
 8007604:	4158      	adcs	r0, r3
 8007606:	0040      	lsls	r0, r0, #1
 8007608:	3801      	subs	r0, #1
 800760a:	e7ce      	b.n	80075aa <__gedf2+0x52>
 800760c:	2002      	movs	r0, #2
 800760e:	4240      	negs	r0, r0
 8007610:	e7cb      	b.n	80075aa <__gedf2+0x52>
 8007612:	45c4      	cmp	ip, r8
 8007614:	d8c5      	bhi.n	80075a2 <__gedf2+0x4a>
 8007616:	2000      	movs	r0, #0
 8007618:	45c4      	cmp	ip, r8
 800761a:	d2c6      	bcs.n	80075aa <__gedf2+0x52>
 800761c:	e7ed      	b.n	80075fa <__gedf2+0xa2>
 800761e:	46c0      	nop			; (mov r8, r8)
 8007620:	000007ff 	.word	0x000007ff

08007624 <__ledf2>:
 8007624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007626:	4647      	mov	r7, r8
 8007628:	46ce      	mov	lr, r9
 800762a:	0004      	movs	r4, r0
 800762c:	0018      	movs	r0, r3
 800762e:	0016      	movs	r6, r2
 8007630:	031b      	lsls	r3, r3, #12
 8007632:	0b1b      	lsrs	r3, r3, #12
 8007634:	4d2c      	ldr	r5, [pc, #176]	; (80076e8 <__ledf2+0xc4>)
 8007636:	004a      	lsls	r2, r1, #1
 8007638:	4699      	mov	r9, r3
 800763a:	b580      	push	{r7, lr}
 800763c:	0043      	lsls	r3, r0, #1
 800763e:	030f      	lsls	r7, r1, #12
 8007640:	46a4      	mov	ip, r4
 8007642:	46b0      	mov	r8, r6
 8007644:	0b3f      	lsrs	r7, r7, #12
 8007646:	0d52      	lsrs	r2, r2, #21
 8007648:	0fc9      	lsrs	r1, r1, #31
 800764a:	0d5b      	lsrs	r3, r3, #21
 800764c:	0fc0      	lsrs	r0, r0, #31
 800764e:	42aa      	cmp	r2, r5
 8007650:	d00d      	beq.n	800766e <__ledf2+0x4a>
 8007652:	42ab      	cmp	r3, r5
 8007654:	d010      	beq.n	8007678 <__ledf2+0x54>
 8007656:	2a00      	cmp	r2, #0
 8007658:	d127      	bne.n	80076aa <__ledf2+0x86>
 800765a:	433c      	orrs	r4, r7
 800765c:	2b00      	cmp	r3, #0
 800765e:	d111      	bne.n	8007684 <__ledf2+0x60>
 8007660:	464d      	mov	r5, r9
 8007662:	432e      	orrs	r6, r5
 8007664:	d10e      	bne.n	8007684 <__ledf2+0x60>
 8007666:	2000      	movs	r0, #0
 8007668:	2c00      	cmp	r4, #0
 800766a:	d015      	beq.n	8007698 <__ledf2+0x74>
 800766c:	e00e      	b.n	800768c <__ledf2+0x68>
 800766e:	003d      	movs	r5, r7
 8007670:	4325      	orrs	r5, r4
 8007672:	d110      	bne.n	8007696 <__ledf2+0x72>
 8007674:	4293      	cmp	r3, r2
 8007676:	d118      	bne.n	80076aa <__ledf2+0x86>
 8007678:	464d      	mov	r5, r9
 800767a:	432e      	orrs	r6, r5
 800767c:	d10b      	bne.n	8007696 <__ledf2+0x72>
 800767e:	2a00      	cmp	r2, #0
 8007680:	d102      	bne.n	8007688 <__ledf2+0x64>
 8007682:	433c      	orrs	r4, r7
 8007684:	2c00      	cmp	r4, #0
 8007686:	d00b      	beq.n	80076a0 <__ledf2+0x7c>
 8007688:	4281      	cmp	r1, r0
 800768a:	d014      	beq.n	80076b6 <__ledf2+0x92>
 800768c:	2002      	movs	r0, #2
 800768e:	3901      	subs	r1, #1
 8007690:	4008      	ands	r0, r1
 8007692:	3801      	subs	r0, #1
 8007694:	e000      	b.n	8007698 <__ledf2+0x74>
 8007696:	2002      	movs	r0, #2
 8007698:	bcc0      	pop	{r6, r7}
 800769a:	46b9      	mov	r9, r7
 800769c:	46b0      	mov	r8, r6
 800769e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076a0:	2800      	cmp	r0, #0
 80076a2:	d1f9      	bne.n	8007698 <__ledf2+0x74>
 80076a4:	2001      	movs	r0, #1
 80076a6:	4240      	negs	r0, r0
 80076a8:	e7f6      	b.n	8007698 <__ledf2+0x74>
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d1ec      	bne.n	8007688 <__ledf2+0x64>
 80076ae:	464c      	mov	r4, r9
 80076b0:	4326      	orrs	r6, r4
 80076b2:	d1e9      	bne.n	8007688 <__ledf2+0x64>
 80076b4:	e7ea      	b.n	800768c <__ledf2+0x68>
 80076b6:	429a      	cmp	r2, r3
 80076b8:	dd04      	ble.n	80076c4 <__ledf2+0xa0>
 80076ba:	4243      	negs	r3, r0
 80076bc:	4158      	adcs	r0, r3
 80076be:	0040      	lsls	r0, r0, #1
 80076c0:	3801      	subs	r0, #1
 80076c2:	e7e9      	b.n	8007698 <__ledf2+0x74>
 80076c4:	429a      	cmp	r2, r3
 80076c6:	dbeb      	blt.n	80076a0 <__ledf2+0x7c>
 80076c8:	454f      	cmp	r7, r9
 80076ca:	d8df      	bhi.n	800768c <__ledf2+0x68>
 80076cc:	d006      	beq.n	80076dc <__ledf2+0xb8>
 80076ce:	2000      	movs	r0, #0
 80076d0:	454f      	cmp	r7, r9
 80076d2:	d2e1      	bcs.n	8007698 <__ledf2+0x74>
 80076d4:	2900      	cmp	r1, #0
 80076d6:	d0e5      	beq.n	80076a4 <__ledf2+0x80>
 80076d8:	0008      	movs	r0, r1
 80076da:	e7dd      	b.n	8007698 <__ledf2+0x74>
 80076dc:	45c4      	cmp	ip, r8
 80076de:	d8d5      	bhi.n	800768c <__ledf2+0x68>
 80076e0:	2000      	movs	r0, #0
 80076e2:	45c4      	cmp	ip, r8
 80076e4:	d2d8      	bcs.n	8007698 <__ledf2+0x74>
 80076e6:	e7f5      	b.n	80076d4 <__ledf2+0xb0>
 80076e8:	000007ff 	.word	0x000007ff

080076ec <__aeabi_dmul>:
 80076ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076ee:	4645      	mov	r5, r8
 80076f0:	46de      	mov	lr, fp
 80076f2:	4657      	mov	r7, sl
 80076f4:	464e      	mov	r6, r9
 80076f6:	b5e0      	push	{r5, r6, r7, lr}
 80076f8:	001f      	movs	r7, r3
 80076fa:	030b      	lsls	r3, r1, #12
 80076fc:	0b1b      	lsrs	r3, r3, #12
 80076fe:	469b      	mov	fp, r3
 8007700:	004d      	lsls	r5, r1, #1
 8007702:	0fcb      	lsrs	r3, r1, #31
 8007704:	0004      	movs	r4, r0
 8007706:	4691      	mov	r9, r2
 8007708:	4698      	mov	r8, r3
 800770a:	b087      	sub	sp, #28
 800770c:	0d6d      	lsrs	r5, r5, #21
 800770e:	d100      	bne.n	8007712 <__aeabi_dmul+0x26>
 8007710:	e1cd      	b.n	8007aae <__aeabi_dmul+0x3c2>
 8007712:	4bce      	ldr	r3, [pc, #824]	; (8007a4c <__aeabi_dmul+0x360>)
 8007714:	429d      	cmp	r5, r3
 8007716:	d100      	bne.n	800771a <__aeabi_dmul+0x2e>
 8007718:	e1e9      	b.n	8007aee <__aeabi_dmul+0x402>
 800771a:	465a      	mov	r2, fp
 800771c:	0f43      	lsrs	r3, r0, #29
 800771e:	00d2      	lsls	r2, r2, #3
 8007720:	4313      	orrs	r3, r2
 8007722:	2280      	movs	r2, #128	; 0x80
 8007724:	0412      	lsls	r2, r2, #16
 8007726:	431a      	orrs	r2, r3
 8007728:	00c3      	lsls	r3, r0, #3
 800772a:	469a      	mov	sl, r3
 800772c:	4bc8      	ldr	r3, [pc, #800]	; (8007a50 <__aeabi_dmul+0x364>)
 800772e:	4693      	mov	fp, r2
 8007730:	469c      	mov	ip, r3
 8007732:	2300      	movs	r3, #0
 8007734:	2600      	movs	r6, #0
 8007736:	4465      	add	r5, ip
 8007738:	9300      	str	r3, [sp, #0]
 800773a:	033c      	lsls	r4, r7, #12
 800773c:	007b      	lsls	r3, r7, #1
 800773e:	4648      	mov	r0, r9
 8007740:	0b24      	lsrs	r4, r4, #12
 8007742:	0d5b      	lsrs	r3, r3, #21
 8007744:	0fff      	lsrs	r7, r7, #31
 8007746:	2b00      	cmp	r3, #0
 8007748:	d100      	bne.n	800774c <__aeabi_dmul+0x60>
 800774a:	e189      	b.n	8007a60 <__aeabi_dmul+0x374>
 800774c:	4abf      	ldr	r2, [pc, #764]	; (8007a4c <__aeabi_dmul+0x360>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d019      	beq.n	8007786 <__aeabi_dmul+0x9a>
 8007752:	0f42      	lsrs	r2, r0, #29
 8007754:	00e4      	lsls	r4, r4, #3
 8007756:	4322      	orrs	r2, r4
 8007758:	2480      	movs	r4, #128	; 0x80
 800775a:	0424      	lsls	r4, r4, #16
 800775c:	4314      	orrs	r4, r2
 800775e:	4abc      	ldr	r2, [pc, #752]	; (8007a50 <__aeabi_dmul+0x364>)
 8007760:	2100      	movs	r1, #0
 8007762:	4694      	mov	ip, r2
 8007764:	4642      	mov	r2, r8
 8007766:	4463      	add	r3, ip
 8007768:	195b      	adds	r3, r3, r5
 800776a:	9301      	str	r3, [sp, #4]
 800776c:	9b01      	ldr	r3, [sp, #4]
 800776e:	407a      	eors	r2, r7
 8007770:	3301      	adds	r3, #1
 8007772:	00c0      	lsls	r0, r0, #3
 8007774:	b2d2      	uxtb	r2, r2
 8007776:	9302      	str	r3, [sp, #8]
 8007778:	2e0a      	cmp	r6, #10
 800777a:	dd1c      	ble.n	80077b6 <__aeabi_dmul+0xca>
 800777c:	003a      	movs	r2, r7
 800777e:	2e0b      	cmp	r6, #11
 8007780:	d05e      	beq.n	8007840 <__aeabi_dmul+0x154>
 8007782:	4647      	mov	r7, r8
 8007784:	e056      	b.n	8007834 <__aeabi_dmul+0x148>
 8007786:	4649      	mov	r1, r9
 8007788:	4bb0      	ldr	r3, [pc, #704]	; (8007a4c <__aeabi_dmul+0x360>)
 800778a:	4321      	orrs	r1, r4
 800778c:	18eb      	adds	r3, r5, r3
 800778e:	9301      	str	r3, [sp, #4]
 8007790:	2900      	cmp	r1, #0
 8007792:	d12a      	bne.n	80077ea <__aeabi_dmul+0xfe>
 8007794:	2080      	movs	r0, #128	; 0x80
 8007796:	2202      	movs	r2, #2
 8007798:	0100      	lsls	r0, r0, #4
 800779a:	002b      	movs	r3, r5
 800779c:	4684      	mov	ip, r0
 800779e:	4316      	orrs	r6, r2
 80077a0:	4642      	mov	r2, r8
 80077a2:	4463      	add	r3, ip
 80077a4:	407a      	eors	r2, r7
 80077a6:	b2d2      	uxtb	r2, r2
 80077a8:	9302      	str	r3, [sp, #8]
 80077aa:	2e0a      	cmp	r6, #10
 80077ac:	dd00      	ble.n	80077b0 <__aeabi_dmul+0xc4>
 80077ae:	e231      	b.n	8007c14 <__aeabi_dmul+0x528>
 80077b0:	2000      	movs	r0, #0
 80077b2:	2400      	movs	r4, #0
 80077b4:	2102      	movs	r1, #2
 80077b6:	2e02      	cmp	r6, #2
 80077b8:	dc26      	bgt.n	8007808 <__aeabi_dmul+0x11c>
 80077ba:	3e01      	subs	r6, #1
 80077bc:	2e01      	cmp	r6, #1
 80077be:	d852      	bhi.n	8007866 <__aeabi_dmul+0x17a>
 80077c0:	2902      	cmp	r1, #2
 80077c2:	d04c      	beq.n	800785e <__aeabi_dmul+0x172>
 80077c4:	2901      	cmp	r1, #1
 80077c6:	d000      	beq.n	80077ca <__aeabi_dmul+0xde>
 80077c8:	e118      	b.n	80079fc <__aeabi_dmul+0x310>
 80077ca:	2300      	movs	r3, #0
 80077cc:	2400      	movs	r4, #0
 80077ce:	2500      	movs	r5, #0
 80077d0:	051b      	lsls	r3, r3, #20
 80077d2:	4323      	orrs	r3, r4
 80077d4:	07d2      	lsls	r2, r2, #31
 80077d6:	4313      	orrs	r3, r2
 80077d8:	0028      	movs	r0, r5
 80077da:	0019      	movs	r1, r3
 80077dc:	b007      	add	sp, #28
 80077de:	bcf0      	pop	{r4, r5, r6, r7}
 80077e0:	46bb      	mov	fp, r7
 80077e2:	46b2      	mov	sl, r6
 80077e4:	46a9      	mov	r9, r5
 80077e6:	46a0      	mov	r8, r4
 80077e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077ea:	2180      	movs	r1, #128	; 0x80
 80077ec:	2203      	movs	r2, #3
 80077ee:	0109      	lsls	r1, r1, #4
 80077f0:	002b      	movs	r3, r5
 80077f2:	468c      	mov	ip, r1
 80077f4:	4316      	orrs	r6, r2
 80077f6:	4642      	mov	r2, r8
 80077f8:	4463      	add	r3, ip
 80077fa:	407a      	eors	r2, r7
 80077fc:	b2d2      	uxtb	r2, r2
 80077fe:	9302      	str	r3, [sp, #8]
 8007800:	2e0a      	cmp	r6, #10
 8007802:	dd00      	ble.n	8007806 <__aeabi_dmul+0x11a>
 8007804:	e228      	b.n	8007c58 <__aeabi_dmul+0x56c>
 8007806:	2103      	movs	r1, #3
 8007808:	2501      	movs	r5, #1
 800780a:	40b5      	lsls	r5, r6
 800780c:	46ac      	mov	ip, r5
 800780e:	26a6      	movs	r6, #166	; 0xa6
 8007810:	4663      	mov	r3, ip
 8007812:	00f6      	lsls	r6, r6, #3
 8007814:	4035      	ands	r5, r6
 8007816:	4233      	tst	r3, r6
 8007818:	d10b      	bne.n	8007832 <__aeabi_dmul+0x146>
 800781a:	2690      	movs	r6, #144	; 0x90
 800781c:	00b6      	lsls	r6, r6, #2
 800781e:	4233      	tst	r3, r6
 8007820:	d118      	bne.n	8007854 <__aeabi_dmul+0x168>
 8007822:	3eb9      	subs	r6, #185	; 0xb9
 8007824:	3eff      	subs	r6, #255	; 0xff
 8007826:	421e      	tst	r6, r3
 8007828:	d01d      	beq.n	8007866 <__aeabi_dmul+0x17a>
 800782a:	46a3      	mov	fp, r4
 800782c:	4682      	mov	sl, r0
 800782e:	9100      	str	r1, [sp, #0]
 8007830:	e000      	b.n	8007834 <__aeabi_dmul+0x148>
 8007832:	0017      	movs	r7, r2
 8007834:	9900      	ldr	r1, [sp, #0]
 8007836:	003a      	movs	r2, r7
 8007838:	2902      	cmp	r1, #2
 800783a:	d010      	beq.n	800785e <__aeabi_dmul+0x172>
 800783c:	465c      	mov	r4, fp
 800783e:	4650      	mov	r0, sl
 8007840:	2903      	cmp	r1, #3
 8007842:	d1bf      	bne.n	80077c4 <__aeabi_dmul+0xd8>
 8007844:	2380      	movs	r3, #128	; 0x80
 8007846:	031b      	lsls	r3, r3, #12
 8007848:	431c      	orrs	r4, r3
 800784a:	0324      	lsls	r4, r4, #12
 800784c:	0005      	movs	r5, r0
 800784e:	4b7f      	ldr	r3, [pc, #508]	; (8007a4c <__aeabi_dmul+0x360>)
 8007850:	0b24      	lsrs	r4, r4, #12
 8007852:	e7bd      	b.n	80077d0 <__aeabi_dmul+0xe4>
 8007854:	2480      	movs	r4, #128	; 0x80
 8007856:	2200      	movs	r2, #0
 8007858:	4b7c      	ldr	r3, [pc, #496]	; (8007a4c <__aeabi_dmul+0x360>)
 800785a:	0324      	lsls	r4, r4, #12
 800785c:	e7b8      	b.n	80077d0 <__aeabi_dmul+0xe4>
 800785e:	2400      	movs	r4, #0
 8007860:	2500      	movs	r5, #0
 8007862:	4b7a      	ldr	r3, [pc, #488]	; (8007a4c <__aeabi_dmul+0x360>)
 8007864:	e7b4      	b.n	80077d0 <__aeabi_dmul+0xe4>
 8007866:	4653      	mov	r3, sl
 8007868:	041e      	lsls	r6, r3, #16
 800786a:	0c36      	lsrs	r6, r6, #16
 800786c:	0c1f      	lsrs	r7, r3, #16
 800786e:	0033      	movs	r3, r6
 8007870:	0c01      	lsrs	r1, r0, #16
 8007872:	0400      	lsls	r0, r0, #16
 8007874:	0c00      	lsrs	r0, r0, #16
 8007876:	4343      	muls	r3, r0
 8007878:	4698      	mov	r8, r3
 800787a:	0003      	movs	r3, r0
 800787c:	437b      	muls	r3, r7
 800787e:	4699      	mov	r9, r3
 8007880:	0033      	movs	r3, r6
 8007882:	434b      	muls	r3, r1
 8007884:	469c      	mov	ip, r3
 8007886:	4643      	mov	r3, r8
 8007888:	000d      	movs	r5, r1
 800788a:	0c1b      	lsrs	r3, r3, #16
 800788c:	469a      	mov	sl, r3
 800788e:	437d      	muls	r5, r7
 8007890:	44cc      	add	ip, r9
 8007892:	44d4      	add	ip, sl
 8007894:	9500      	str	r5, [sp, #0]
 8007896:	45e1      	cmp	r9, ip
 8007898:	d904      	bls.n	80078a4 <__aeabi_dmul+0x1b8>
 800789a:	2380      	movs	r3, #128	; 0x80
 800789c:	025b      	lsls	r3, r3, #9
 800789e:	4699      	mov	r9, r3
 80078a0:	444d      	add	r5, r9
 80078a2:	9500      	str	r5, [sp, #0]
 80078a4:	4663      	mov	r3, ip
 80078a6:	0c1b      	lsrs	r3, r3, #16
 80078a8:	001d      	movs	r5, r3
 80078aa:	4663      	mov	r3, ip
 80078ac:	041b      	lsls	r3, r3, #16
 80078ae:	469c      	mov	ip, r3
 80078b0:	4643      	mov	r3, r8
 80078b2:	041b      	lsls	r3, r3, #16
 80078b4:	0c1b      	lsrs	r3, r3, #16
 80078b6:	4698      	mov	r8, r3
 80078b8:	4663      	mov	r3, ip
 80078ba:	4443      	add	r3, r8
 80078bc:	9303      	str	r3, [sp, #12]
 80078be:	0c23      	lsrs	r3, r4, #16
 80078c0:	4698      	mov	r8, r3
 80078c2:	0033      	movs	r3, r6
 80078c4:	0424      	lsls	r4, r4, #16
 80078c6:	0c24      	lsrs	r4, r4, #16
 80078c8:	4363      	muls	r3, r4
 80078ca:	469c      	mov	ip, r3
 80078cc:	0023      	movs	r3, r4
 80078ce:	437b      	muls	r3, r7
 80078d0:	4699      	mov	r9, r3
 80078d2:	4643      	mov	r3, r8
 80078d4:	435e      	muls	r6, r3
 80078d6:	435f      	muls	r7, r3
 80078d8:	444e      	add	r6, r9
 80078da:	4663      	mov	r3, ip
 80078dc:	46b2      	mov	sl, r6
 80078de:	0c1e      	lsrs	r6, r3, #16
 80078e0:	4456      	add	r6, sl
 80078e2:	45b1      	cmp	r9, r6
 80078e4:	d903      	bls.n	80078ee <__aeabi_dmul+0x202>
 80078e6:	2380      	movs	r3, #128	; 0x80
 80078e8:	025b      	lsls	r3, r3, #9
 80078ea:	4699      	mov	r9, r3
 80078ec:	444f      	add	r7, r9
 80078ee:	0c33      	lsrs	r3, r6, #16
 80078f0:	4699      	mov	r9, r3
 80078f2:	003b      	movs	r3, r7
 80078f4:	444b      	add	r3, r9
 80078f6:	9305      	str	r3, [sp, #20]
 80078f8:	4663      	mov	r3, ip
 80078fa:	46ac      	mov	ip, r5
 80078fc:	041f      	lsls	r7, r3, #16
 80078fe:	0c3f      	lsrs	r7, r7, #16
 8007900:	0436      	lsls	r6, r6, #16
 8007902:	19f6      	adds	r6, r6, r7
 8007904:	44b4      	add	ip, r6
 8007906:	4663      	mov	r3, ip
 8007908:	9304      	str	r3, [sp, #16]
 800790a:	465b      	mov	r3, fp
 800790c:	0c1b      	lsrs	r3, r3, #16
 800790e:	469c      	mov	ip, r3
 8007910:	465b      	mov	r3, fp
 8007912:	041f      	lsls	r7, r3, #16
 8007914:	0c3f      	lsrs	r7, r7, #16
 8007916:	003b      	movs	r3, r7
 8007918:	4343      	muls	r3, r0
 800791a:	4699      	mov	r9, r3
 800791c:	4663      	mov	r3, ip
 800791e:	4343      	muls	r3, r0
 8007920:	469a      	mov	sl, r3
 8007922:	464b      	mov	r3, r9
 8007924:	4660      	mov	r0, ip
 8007926:	0c1b      	lsrs	r3, r3, #16
 8007928:	469b      	mov	fp, r3
 800792a:	4348      	muls	r0, r1
 800792c:	4379      	muls	r1, r7
 800792e:	4451      	add	r1, sl
 8007930:	4459      	add	r1, fp
 8007932:	458a      	cmp	sl, r1
 8007934:	d903      	bls.n	800793e <__aeabi_dmul+0x252>
 8007936:	2380      	movs	r3, #128	; 0x80
 8007938:	025b      	lsls	r3, r3, #9
 800793a:	469a      	mov	sl, r3
 800793c:	4450      	add	r0, sl
 800793e:	0c0b      	lsrs	r3, r1, #16
 8007940:	469a      	mov	sl, r3
 8007942:	464b      	mov	r3, r9
 8007944:	041b      	lsls	r3, r3, #16
 8007946:	0c1b      	lsrs	r3, r3, #16
 8007948:	4699      	mov	r9, r3
 800794a:	003b      	movs	r3, r7
 800794c:	4363      	muls	r3, r4
 800794e:	0409      	lsls	r1, r1, #16
 8007950:	4645      	mov	r5, r8
 8007952:	4449      	add	r1, r9
 8007954:	4699      	mov	r9, r3
 8007956:	4663      	mov	r3, ip
 8007958:	435c      	muls	r4, r3
 800795a:	436b      	muls	r3, r5
 800795c:	469c      	mov	ip, r3
 800795e:	464b      	mov	r3, r9
 8007960:	0c1b      	lsrs	r3, r3, #16
 8007962:	4698      	mov	r8, r3
 8007964:	436f      	muls	r7, r5
 8007966:	193f      	adds	r7, r7, r4
 8007968:	4447      	add	r7, r8
 800796a:	4450      	add	r0, sl
 800796c:	42bc      	cmp	r4, r7
 800796e:	d903      	bls.n	8007978 <__aeabi_dmul+0x28c>
 8007970:	2380      	movs	r3, #128	; 0x80
 8007972:	025b      	lsls	r3, r3, #9
 8007974:	4698      	mov	r8, r3
 8007976:	44c4      	add	ip, r8
 8007978:	9b04      	ldr	r3, [sp, #16]
 800797a:	9d00      	ldr	r5, [sp, #0]
 800797c:	4698      	mov	r8, r3
 800797e:	4445      	add	r5, r8
 8007980:	42b5      	cmp	r5, r6
 8007982:	41b6      	sbcs	r6, r6
 8007984:	4273      	negs	r3, r6
 8007986:	4698      	mov	r8, r3
 8007988:	464b      	mov	r3, r9
 800798a:	041e      	lsls	r6, r3, #16
 800798c:	9b05      	ldr	r3, [sp, #20]
 800798e:	043c      	lsls	r4, r7, #16
 8007990:	4699      	mov	r9, r3
 8007992:	0c36      	lsrs	r6, r6, #16
 8007994:	19a4      	adds	r4, r4, r6
 8007996:	444c      	add	r4, r9
 8007998:	46a1      	mov	r9, r4
 800799a:	4683      	mov	fp, r0
 800799c:	186e      	adds	r6, r5, r1
 800799e:	44c1      	add	r9, r8
 80079a0:	428e      	cmp	r6, r1
 80079a2:	4189      	sbcs	r1, r1
 80079a4:	44cb      	add	fp, r9
 80079a6:	465d      	mov	r5, fp
 80079a8:	4249      	negs	r1, r1
 80079aa:	186d      	adds	r5, r5, r1
 80079ac:	429c      	cmp	r4, r3
 80079ae:	41a4      	sbcs	r4, r4
 80079b0:	45c1      	cmp	r9, r8
 80079b2:	419b      	sbcs	r3, r3
 80079b4:	4583      	cmp	fp, r0
 80079b6:	4180      	sbcs	r0, r0
 80079b8:	428d      	cmp	r5, r1
 80079ba:	4189      	sbcs	r1, r1
 80079bc:	425b      	negs	r3, r3
 80079be:	4264      	negs	r4, r4
 80079c0:	431c      	orrs	r4, r3
 80079c2:	4240      	negs	r0, r0
 80079c4:	9b03      	ldr	r3, [sp, #12]
 80079c6:	4249      	negs	r1, r1
 80079c8:	4301      	orrs	r1, r0
 80079ca:	0270      	lsls	r0, r6, #9
 80079cc:	0c3f      	lsrs	r7, r7, #16
 80079ce:	4318      	orrs	r0, r3
 80079d0:	19e4      	adds	r4, r4, r7
 80079d2:	1e47      	subs	r7, r0, #1
 80079d4:	41b8      	sbcs	r0, r7
 80079d6:	1864      	adds	r4, r4, r1
 80079d8:	4464      	add	r4, ip
 80079da:	0df6      	lsrs	r6, r6, #23
 80079dc:	0261      	lsls	r1, r4, #9
 80079de:	4330      	orrs	r0, r6
 80079e0:	0dec      	lsrs	r4, r5, #23
 80079e2:	026e      	lsls	r6, r5, #9
 80079e4:	430c      	orrs	r4, r1
 80079e6:	4330      	orrs	r0, r6
 80079e8:	01c9      	lsls	r1, r1, #7
 80079ea:	d400      	bmi.n	80079ee <__aeabi_dmul+0x302>
 80079ec:	e0f1      	b.n	8007bd2 <__aeabi_dmul+0x4e6>
 80079ee:	2101      	movs	r1, #1
 80079f0:	0843      	lsrs	r3, r0, #1
 80079f2:	4001      	ands	r1, r0
 80079f4:	430b      	orrs	r3, r1
 80079f6:	07e0      	lsls	r0, r4, #31
 80079f8:	4318      	orrs	r0, r3
 80079fa:	0864      	lsrs	r4, r4, #1
 80079fc:	4915      	ldr	r1, [pc, #84]	; (8007a54 <__aeabi_dmul+0x368>)
 80079fe:	9b02      	ldr	r3, [sp, #8]
 8007a00:	468c      	mov	ip, r1
 8007a02:	4463      	add	r3, ip
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	dc00      	bgt.n	8007a0a <__aeabi_dmul+0x31e>
 8007a08:	e097      	b.n	8007b3a <__aeabi_dmul+0x44e>
 8007a0a:	0741      	lsls	r1, r0, #29
 8007a0c:	d009      	beq.n	8007a22 <__aeabi_dmul+0x336>
 8007a0e:	210f      	movs	r1, #15
 8007a10:	4001      	ands	r1, r0
 8007a12:	2904      	cmp	r1, #4
 8007a14:	d005      	beq.n	8007a22 <__aeabi_dmul+0x336>
 8007a16:	1d01      	adds	r1, r0, #4
 8007a18:	4281      	cmp	r1, r0
 8007a1a:	4180      	sbcs	r0, r0
 8007a1c:	4240      	negs	r0, r0
 8007a1e:	1824      	adds	r4, r4, r0
 8007a20:	0008      	movs	r0, r1
 8007a22:	01e1      	lsls	r1, r4, #7
 8007a24:	d506      	bpl.n	8007a34 <__aeabi_dmul+0x348>
 8007a26:	2180      	movs	r1, #128	; 0x80
 8007a28:	00c9      	lsls	r1, r1, #3
 8007a2a:	468c      	mov	ip, r1
 8007a2c:	4b0a      	ldr	r3, [pc, #40]	; (8007a58 <__aeabi_dmul+0x36c>)
 8007a2e:	401c      	ands	r4, r3
 8007a30:	9b02      	ldr	r3, [sp, #8]
 8007a32:	4463      	add	r3, ip
 8007a34:	4909      	ldr	r1, [pc, #36]	; (8007a5c <__aeabi_dmul+0x370>)
 8007a36:	428b      	cmp	r3, r1
 8007a38:	dd00      	ble.n	8007a3c <__aeabi_dmul+0x350>
 8007a3a:	e710      	b.n	800785e <__aeabi_dmul+0x172>
 8007a3c:	0761      	lsls	r1, r4, #29
 8007a3e:	08c5      	lsrs	r5, r0, #3
 8007a40:	0264      	lsls	r4, r4, #9
 8007a42:	055b      	lsls	r3, r3, #21
 8007a44:	430d      	orrs	r5, r1
 8007a46:	0b24      	lsrs	r4, r4, #12
 8007a48:	0d5b      	lsrs	r3, r3, #21
 8007a4a:	e6c1      	b.n	80077d0 <__aeabi_dmul+0xe4>
 8007a4c:	000007ff 	.word	0x000007ff
 8007a50:	fffffc01 	.word	0xfffffc01
 8007a54:	000003ff 	.word	0x000003ff
 8007a58:	feffffff 	.word	0xfeffffff
 8007a5c:	000007fe 	.word	0x000007fe
 8007a60:	464b      	mov	r3, r9
 8007a62:	4323      	orrs	r3, r4
 8007a64:	d059      	beq.n	8007b1a <__aeabi_dmul+0x42e>
 8007a66:	2c00      	cmp	r4, #0
 8007a68:	d100      	bne.n	8007a6c <__aeabi_dmul+0x380>
 8007a6a:	e0a3      	b.n	8007bb4 <__aeabi_dmul+0x4c8>
 8007a6c:	0020      	movs	r0, r4
 8007a6e:	f000 fd0d 	bl	800848c <__clzsi2>
 8007a72:	0001      	movs	r1, r0
 8007a74:	0003      	movs	r3, r0
 8007a76:	390b      	subs	r1, #11
 8007a78:	221d      	movs	r2, #29
 8007a7a:	1a52      	subs	r2, r2, r1
 8007a7c:	4649      	mov	r1, r9
 8007a7e:	0018      	movs	r0, r3
 8007a80:	40d1      	lsrs	r1, r2
 8007a82:	464a      	mov	r2, r9
 8007a84:	3808      	subs	r0, #8
 8007a86:	4082      	lsls	r2, r0
 8007a88:	4084      	lsls	r4, r0
 8007a8a:	0010      	movs	r0, r2
 8007a8c:	430c      	orrs	r4, r1
 8007a8e:	4a74      	ldr	r2, [pc, #464]	; (8007c60 <__aeabi_dmul+0x574>)
 8007a90:	1aeb      	subs	r3, r5, r3
 8007a92:	4694      	mov	ip, r2
 8007a94:	4642      	mov	r2, r8
 8007a96:	4463      	add	r3, ip
 8007a98:	9301      	str	r3, [sp, #4]
 8007a9a:	9b01      	ldr	r3, [sp, #4]
 8007a9c:	407a      	eors	r2, r7
 8007a9e:	3301      	adds	r3, #1
 8007aa0:	2100      	movs	r1, #0
 8007aa2:	b2d2      	uxtb	r2, r2
 8007aa4:	9302      	str	r3, [sp, #8]
 8007aa6:	2e0a      	cmp	r6, #10
 8007aa8:	dd00      	ble.n	8007aac <__aeabi_dmul+0x3c0>
 8007aaa:	e667      	b.n	800777c <__aeabi_dmul+0x90>
 8007aac:	e683      	b.n	80077b6 <__aeabi_dmul+0xca>
 8007aae:	465b      	mov	r3, fp
 8007ab0:	4303      	orrs	r3, r0
 8007ab2:	469a      	mov	sl, r3
 8007ab4:	d02a      	beq.n	8007b0c <__aeabi_dmul+0x420>
 8007ab6:	465b      	mov	r3, fp
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d06d      	beq.n	8007b98 <__aeabi_dmul+0x4ac>
 8007abc:	4658      	mov	r0, fp
 8007abe:	f000 fce5 	bl	800848c <__clzsi2>
 8007ac2:	0001      	movs	r1, r0
 8007ac4:	0003      	movs	r3, r0
 8007ac6:	390b      	subs	r1, #11
 8007ac8:	221d      	movs	r2, #29
 8007aca:	1a52      	subs	r2, r2, r1
 8007acc:	0021      	movs	r1, r4
 8007ace:	0018      	movs	r0, r3
 8007ad0:	465d      	mov	r5, fp
 8007ad2:	40d1      	lsrs	r1, r2
 8007ad4:	3808      	subs	r0, #8
 8007ad6:	4085      	lsls	r5, r0
 8007ad8:	000a      	movs	r2, r1
 8007ada:	4084      	lsls	r4, r0
 8007adc:	432a      	orrs	r2, r5
 8007ade:	4693      	mov	fp, r2
 8007ae0:	46a2      	mov	sl, r4
 8007ae2:	4d5f      	ldr	r5, [pc, #380]	; (8007c60 <__aeabi_dmul+0x574>)
 8007ae4:	2600      	movs	r6, #0
 8007ae6:	1aed      	subs	r5, r5, r3
 8007ae8:	2300      	movs	r3, #0
 8007aea:	9300      	str	r3, [sp, #0]
 8007aec:	e625      	b.n	800773a <__aeabi_dmul+0x4e>
 8007aee:	465b      	mov	r3, fp
 8007af0:	4303      	orrs	r3, r0
 8007af2:	469a      	mov	sl, r3
 8007af4:	d105      	bne.n	8007b02 <__aeabi_dmul+0x416>
 8007af6:	2300      	movs	r3, #0
 8007af8:	469b      	mov	fp, r3
 8007afa:	3302      	adds	r3, #2
 8007afc:	2608      	movs	r6, #8
 8007afe:	9300      	str	r3, [sp, #0]
 8007b00:	e61b      	b.n	800773a <__aeabi_dmul+0x4e>
 8007b02:	2303      	movs	r3, #3
 8007b04:	4682      	mov	sl, r0
 8007b06:	260c      	movs	r6, #12
 8007b08:	9300      	str	r3, [sp, #0]
 8007b0a:	e616      	b.n	800773a <__aeabi_dmul+0x4e>
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	469b      	mov	fp, r3
 8007b10:	3301      	adds	r3, #1
 8007b12:	2604      	movs	r6, #4
 8007b14:	2500      	movs	r5, #0
 8007b16:	9300      	str	r3, [sp, #0]
 8007b18:	e60f      	b.n	800773a <__aeabi_dmul+0x4e>
 8007b1a:	4642      	mov	r2, r8
 8007b1c:	3301      	adds	r3, #1
 8007b1e:	9501      	str	r5, [sp, #4]
 8007b20:	431e      	orrs	r6, r3
 8007b22:	9b01      	ldr	r3, [sp, #4]
 8007b24:	407a      	eors	r2, r7
 8007b26:	3301      	adds	r3, #1
 8007b28:	2400      	movs	r4, #0
 8007b2a:	2000      	movs	r0, #0
 8007b2c:	2101      	movs	r1, #1
 8007b2e:	b2d2      	uxtb	r2, r2
 8007b30:	9302      	str	r3, [sp, #8]
 8007b32:	2e0a      	cmp	r6, #10
 8007b34:	dd00      	ble.n	8007b38 <__aeabi_dmul+0x44c>
 8007b36:	e621      	b.n	800777c <__aeabi_dmul+0x90>
 8007b38:	e63d      	b.n	80077b6 <__aeabi_dmul+0xca>
 8007b3a:	2101      	movs	r1, #1
 8007b3c:	1ac9      	subs	r1, r1, r3
 8007b3e:	2938      	cmp	r1, #56	; 0x38
 8007b40:	dd00      	ble.n	8007b44 <__aeabi_dmul+0x458>
 8007b42:	e642      	b.n	80077ca <__aeabi_dmul+0xde>
 8007b44:	291f      	cmp	r1, #31
 8007b46:	dd47      	ble.n	8007bd8 <__aeabi_dmul+0x4ec>
 8007b48:	261f      	movs	r6, #31
 8007b4a:	0025      	movs	r5, r4
 8007b4c:	4276      	negs	r6, r6
 8007b4e:	1af3      	subs	r3, r6, r3
 8007b50:	40dd      	lsrs	r5, r3
 8007b52:	002b      	movs	r3, r5
 8007b54:	2920      	cmp	r1, #32
 8007b56:	d005      	beq.n	8007b64 <__aeabi_dmul+0x478>
 8007b58:	4942      	ldr	r1, [pc, #264]	; (8007c64 <__aeabi_dmul+0x578>)
 8007b5a:	9d02      	ldr	r5, [sp, #8]
 8007b5c:	468c      	mov	ip, r1
 8007b5e:	4465      	add	r5, ip
 8007b60:	40ac      	lsls	r4, r5
 8007b62:	4320      	orrs	r0, r4
 8007b64:	1e41      	subs	r1, r0, #1
 8007b66:	4188      	sbcs	r0, r1
 8007b68:	4318      	orrs	r0, r3
 8007b6a:	2307      	movs	r3, #7
 8007b6c:	001d      	movs	r5, r3
 8007b6e:	2400      	movs	r4, #0
 8007b70:	4005      	ands	r5, r0
 8007b72:	4203      	tst	r3, r0
 8007b74:	d04a      	beq.n	8007c0c <__aeabi_dmul+0x520>
 8007b76:	230f      	movs	r3, #15
 8007b78:	2400      	movs	r4, #0
 8007b7a:	4003      	ands	r3, r0
 8007b7c:	2b04      	cmp	r3, #4
 8007b7e:	d042      	beq.n	8007c06 <__aeabi_dmul+0x51a>
 8007b80:	1d03      	adds	r3, r0, #4
 8007b82:	4283      	cmp	r3, r0
 8007b84:	4180      	sbcs	r0, r0
 8007b86:	4240      	negs	r0, r0
 8007b88:	1824      	adds	r4, r4, r0
 8007b8a:	0018      	movs	r0, r3
 8007b8c:	0223      	lsls	r3, r4, #8
 8007b8e:	d53a      	bpl.n	8007c06 <__aeabi_dmul+0x51a>
 8007b90:	2301      	movs	r3, #1
 8007b92:	2400      	movs	r4, #0
 8007b94:	2500      	movs	r5, #0
 8007b96:	e61b      	b.n	80077d0 <__aeabi_dmul+0xe4>
 8007b98:	f000 fc78 	bl	800848c <__clzsi2>
 8007b9c:	0001      	movs	r1, r0
 8007b9e:	0003      	movs	r3, r0
 8007ba0:	3115      	adds	r1, #21
 8007ba2:	3320      	adds	r3, #32
 8007ba4:	291c      	cmp	r1, #28
 8007ba6:	dd8f      	ble.n	8007ac8 <__aeabi_dmul+0x3dc>
 8007ba8:	3808      	subs	r0, #8
 8007baa:	2200      	movs	r2, #0
 8007bac:	4084      	lsls	r4, r0
 8007bae:	4692      	mov	sl, r2
 8007bb0:	46a3      	mov	fp, r4
 8007bb2:	e796      	b.n	8007ae2 <__aeabi_dmul+0x3f6>
 8007bb4:	f000 fc6a 	bl	800848c <__clzsi2>
 8007bb8:	0001      	movs	r1, r0
 8007bba:	0003      	movs	r3, r0
 8007bbc:	3115      	adds	r1, #21
 8007bbe:	3320      	adds	r3, #32
 8007bc0:	291c      	cmp	r1, #28
 8007bc2:	dc00      	bgt.n	8007bc6 <__aeabi_dmul+0x4da>
 8007bc4:	e758      	b.n	8007a78 <__aeabi_dmul+0x38c>
 8007bc6:	0002      	movs	r2, r0
 8007bc8:	464c      	mov	r4, r9
 8007bca:	3a08      	subs	r2, #8
 8007bcc:	2000      	movs	r0, #0
 8007bce:	4094      	lsls	r4, r2
 8007bd0:	e75d      	b.n	8007a8e <__aeabi_dmul+0x3a2>
 8007bd2:	9b01      	ldr	r3, [sp, #4]
 8007bd4:	9302      	str	r3, [sp, #8]
 8007bd6:	e711      	b.n	80079fc <__aeabi_dmul+0x310>
 8007bd8:	4b23      	ldr	r3, [pc, #140]	; (8007c68 <__aeabi_dmul+0x57c>)
 8007bda:	0026      	movs	r6, r4
 8007bdc:	469c      	mov	ip, r3
 8007bde:	0003      	movs	r3, r0
 8007be0:	9d02      	ldr	r5, [sp, #8]
 8007be2:	40cb      	lsrs	r3, r1
 8007be4:	4465      	add	r5, ip
 8007be6:	40ae      	lsls	r6, r5
 8007be8:	431e      	orrs	r6, r3
 8007bea:	0003      	movs	r3, r0
 8007bec:	40ab      	lsls	r3, r5
 8007bee:	1e58      	subs	r0, r3, #1
 8007bf0:	4183      	sbcs	r3, r0
 8007bf2:	0030      	movs	r0, r6
 8007bf4:	4318      	orrs	r0, r3
 8007bf6:	40cc      	lsrs	r4, r1
 8007bf8:	0743      	lsls	r3, r0, #29
 8007bfa:	d0c7      	beq.n	8007b8c <__aeabi_dmul+0x4a0>
 8007bfc:	230f      	movs	r3, #15
 8007bfe:	4003      	ands	r3, r0
 8007c00:	2b04      	cmp	r3, #4
 8007c02:	d1bd      	bne.n	8007b80 <__aeabi_dmul+0x494>
 8007c04:	e7c2      	b.n	8007b8c <__aeabi_dmul+0x4a0>
 8007c06:	0765      	lsls	r5, r4, #29
 8007c08:	0264      	lsls	r4, r4, #9
 8007c0a:	0b24      	lsrs	r4, r4, #12
 8007c0c:	08c0      	lsrs	r0, r0, #3
 8007c0e:	2300      	movs	r3, #0
 8007c10:	4305      	orrs	r5, r0
 8007c12:	e5dd      	b.n	80077d0 <__aeabi_dmul+0xe4>
 8007c14:	2500      	movs	r5, #0
 8007c16:	2302      	movs	r3, #2
 8007c18:	2e0f      	cmp	r6, #15
 8007c1a:	d10c      	bne.n	8007c36 <__aeabi_dmul+0x54a>
 8007c1c:	2480      	movs	r4, #128	; 0x80
 8007c1e:	465b      	mov	r3, fp
 8007c20:	0324      	lsls	r4, r4, #12
 8007c22:	4223      	tst	r3, r4
 8007c24:	d00e      	beq.n	8007c44 <__aeabi_dmul+0x558>
 8007c26:	4221      	tst	r1, r4
 8007c28:	d10c      	bne.n	8007c44 <__aeabi_dmul+0x558>
 8007c2a:	430c      	orrs	r4, r1
 8007c2c:	0324      	lsls	r4, r4, #12
 8007c2e:	003a      	movs	r2, r7
 8007c30:	4b0e      	ldr	r3, [pc, #56]	; (8007c6c <__aeabi_dmul+0x580>)
 8007c32:	0b24      	lsrs	r4, r4, #12
 8007c34:	e5cc      	b.n	80077d0 <__aeabi_dmul+0xe4>
 8007c36:	2e0b      	cmp	r6, #11
 8007c38:	d000      	beq.n	8007c3c <__aeabi_dmul+0x550>
 8007c3a:	e5a2      	b.n	8007782 <__aeabi_dmul+0x96>
 8007c3c:	468b      	mov	fp, r1
 8007c3e:	46aa      	mov	sl, r5
 8007c40:	9300      	str	r3, [sp, #0]
 8007c42:	e5f7      	b.n	8007834 <__aeabi_dmul+0x148>
 8007c44:	2480      	movs	r4, #128	; 0x80
 8007c46:	465b      	mov	r3, fp
 8007c48:	0324      	lsls	r4, r4, #12
 8007c4a:	431c      	orrs	r4, r3
 8007c4c:	0324      	lsls	r4, r4, #12
 8007c4e:	4642      	mov	r2, r8
 8007c50:	4655      	mov	r5, sl
 8007c52:	4b06      	ldr	r3, [pc, #24]	; (8007c6c <__aeabi_dmul+0x580>)
 8007c54:	0b24      	lsrs	r4, r4, #12
 8007c56:	e5bb      	b.n	80077d0 <__aeabi_dmul+0xe4>
 8007c58:	464d      	mov	r5, r9
 8007c5a:	0021      	movs	r1, r4
 8007c5c:	2303      	movs	r3, #3
 8007c5e:	e7db      	b.n	8007c18 <__aeabi_dmul+0x52c>
 8007c60:	fffffc0d 	.word	0xfffffc0d
 8007c64:	0000043e 	.word	0x0000043e
 8007c68:	0000041e 	.word	0x0000041e
 8007c6c:	000007ff 	.word	0x000007ff

08007c70 <__aeabi_dsub>:
 8007c70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c72:	4657      	mov	r7, sl
 8007c74:	464e      	mov	r6, r9
 8007c76:	4645      	mov	r5, r8
 8007c78:	46de      	mov	lr, fp
 8007c7a:	b5e0      	push	{r5, r6, r7, lr}
 8007c7c:	000d      	movs	r5, r1
 8007c7e:	0004      	movs	r4, r0
 8007c80:	0019      	movs	r1, r3
 8007c82:	0010      	movs	r0, r2
 8007c84:	032b      	lsls	r3, r5, #12
 8007c86:	0a5b      	lsrs	r3, r3, #9
 8007c88:	0f62      	lsrs	r2, r4, #29
 8007c8a:	431a      	orrs	r2, r3
 8007c8c:	00e3      	lsls	r3, r4, #3
 8007c8e:	030c      	lsls	r4, r1, #12
 8007c90:	0a64      	lsrs	r4, r4, #9
 8007c92:	0f47      	lsrs	r7, r0, #29
 8007c94:	4327      	orrs	r7, r4
 8007c96:	4cd0      	ldr	r4, [pc, #832]	; (8007fd8 <__aeabi_dsub+0x368>)
 8007c98:	006e      	lsls	r6, r5, #1
 8007c9a:	4691      	mov	r9, r2
 8007c9c:	b083      	sub	sp, #12
 8007c9e:	004a      	lsls	r2, r1, #1
 8007ca0:	00c0      	lsls	r0, r0, #3
 8007ca2:	4698      	mov	r8, r3
 8007ca4:	46a2      	mov	sl, r4
 8007ca6:	0d76      	lsrs	r6, r6, #21
 8007ca8:	0fed      	lsrs	r5, r5, #31
 8007caa:	0d52      	lsrs	r2, r2, #21
 8007cac:	0fc9      	lsrs	r1, r1, #31
 8007cae:	9001      	str	r0, [sp, #4]
 8007cb0:	42a2      	cmp	r2, r4
 8007cb2:	d100      	bne.n	8007cb6 <__aeabi_dsub+0x46>
 8007cb4:	e0b9      	b.n	8007e2a <__aeabi_dsub+0x1ba>
 8007cb6:	2401      	movs	r4, #1
 8007cb8:	4061      	eors	r1, r4
 8007cba:	468b      	mov	fp, r1
 8007cbc:	428d      	cmp	r5, r1
 8007cbe:	d100      	bne.n	8007cc2 <__aeabi_dsub+0x52>
 8007cc0:	e08d      	b.n	8007dde <__aeabi_dsub+0x16e>
 8007cc2:	1ab4      	subs	r4, r6, r2
 8007cc4:	46a4      	mov	ip, r4
 8007cc6:	2c00      	cmp	r4, #0
 8007cc8:	dc00      	bgt.n	8007ccc <__aeabi_dsub+0x5c>
 8007cca:	e0b7      	b.n	8007e3c <__aeabi_dsub+0x1cc>
 8007ccc:	2a00      	cmp	r2, #0
 8007cce:	d100      	bne.n	8007cd2 <__aeabi_dsub+0x62>
 8007cd0:	e0cb      	b.n	8007e6a <__aeabi_dsub+0x1fa>
 8007cd2:	4ac1      	ldr	r2, [pc, #772]	; (8007fd8 <__aeabi_dsub+0x368>)
 8007cd4:	4296      	cmp	r6, r2
 8007cd6:	d100      	bne.n	8007cda <__aeabi_dsub+0x6a>
 8007cd8:	e186      	b.n	8007fe8 <__aeabi_dsub+0x378>
 8007cda:	2280      	movs	r2, #128	; 0x80
 8007cdc:	0412      	lsls	r2, r2, #16
 8007cde:	4317      	orrs	r7, r2
 8007ce0:	4662      	mov	r2, ip
 8007ce2:	2a38      	cmp	r2, #56	; 0x38
 8007ce4:	dd00      	ble.n	8007ce8 <__aeabi_dsub+0x78>
 8007ce6:	e1a4      	b.n	8008032 <__aeabi_dsub+0x3c2>
 8007ce8:	2a1f      	cmp	r2, #31
 8007cea:	dd00      	ble.n	8007cee <__aeabi_dsub+0x7e>
 8007cec:	e21d      	b.n	800812a <__aeabi_dsub+0x4ba>
 8007cee:	4661      	mov	r1, ip
 8007cf0:	2220      	movs	r2, #32
 8007cf2:	003c      	movs	r4, r7
 8007cf4:	1a52      	subs	r2, r2, r1
 8007cf6:	0001      	movs	r1, r0
 8007cf8:	4090      	lsls	r0, r2
 8007cfa:	4094      	lsls	r4, r2
 8007cfc:	1e42      	subs	r2, r0, #1
 8007cfe:	4190      	sbcs	r0, r2
 8007d00:	4662      	mov	r2, ip
 8007d02:	46a0      	mov	r8, r4
 8007d04:	4664      	mov	r4, ip
 8007d06:	40d7      	lsrs	r7, r2
 8007d08:	464a      	mov	r2, r9
 8007d0a:	40e1      	lsrs	r1, r4
 8007d0c:	4644      	mov	r4, r8
 8007d0e:	1bd2      	subs	r2, r2, r7
 8007d10:	4691      	mov	r9, r2
 8007d12:	430c      	orrs	r4, r1
 8007d14:	4304      	orrs	r4, r0
 8007d16:	1b1c      	subs	r4, r3, r4
 8007d18:	42a3      	cmp	r3, r4
 8007d1a:	4192      	sbcs	r2, r2
 8007d1c:	464b      	mov	r3, r9
 8007d1e:	4252      	negs	r2, r2
 8007d20:	1a9b      	subs	r3, r3, r2
 8007d22:	469a      	mov	sl, r3
 8007d24:	4653      	mov	r3, sl
 8007d26:	021b      	lsls	r3, r3, #8
 8007d28:	d400      	bmi.n	8007d2c <__aeabi_dsub+0xbc>
 8007d2a:	e12b      	b.n	8007f84 <__aeabi_dsub+0x314>
 8007d2c:	4653      	mov	r3, sl
 8007d2e:	025a      	lsls	r2, r3, #9
 8007d30:	0a53      	lsrs	r3, r2, #9
 8007d32:	469a      	mov	sl, r3
 8007d34:	4653      	mov	r3, sl
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d100      	bne.n	8007d3c <__aeabi_dsub+0xcc>
 8007d3a:	e166      	b.n	800800a <__aeabi_dsub+0x39a>
 8007d3c:	4650      	mov	r0, sl
 8007d3e:	f000 fba5 	bl	800848c <__clzsi2>
 8007d42:	0003      	movs	r3, r0
 8007d44:	3b08      	subs	r3, #8
 8007d46:	2220      	movs	r2, #32
 8007d48:	0020      	movs	r0, r4
 8007d4a:	1ad2      	subs	r2, r2, r3
 8007d4c:	4651      	mov	r1, sl
 8007d4e:	40d0      	lsrs	r0, r2
 8007d50:	4099      	lsls	r1, r3
 8007d52:	0002      	movs	r2, r0
 8007d54:	409c      	lsls	r4, r3
 8007d56:	430a      	orrs	r2, r1
 8007d58:	429e      	cmp	r6, r3
 8007d5a:	dd00      	ble.n	8007d5e <__aeabi_dsub+0xee>
 8007d5c:	e164      	b.n	8008028 <__aeabi_dsub+0x3b8>
 8007d5e:	1b9b      	subs	r3, r3, r6
 8007d60:	1c59      	adds	r1, r3, #1
 8007d62:	291f      	cmp	r1, #31
 8007d64:	dd00      	ble.n	8007d68 <__aeabi_dsub+0xf8>
 8007d66:	e0fe      	b.n	8007f66 <__aeabi_dsub+0x2f6>
 8007d68:	2320      	movs	r3, #32
 8007d6a:	0010      	movs	r0, r2
 8007d6c:	0026      	movs	r6, r4
 8007d6e:	1a5b      	subs	r3, r3, r1
 8007d70:	409c      	lsls	r4, r3
 8007d72:	4098      	lsls	r0, r3
 8007d74:	40ce      	lsrs	r6, r1
 8007d76:	40ca      	lsrs	r2, r1
 8007d78:	1e63      	subs	r3, r4, #1
 8007d7a:	419c      	sbcs	r4, r3
 8007d7c:	4330      	orrs	r0, r6
 8007d7e:	4692      	mov	sl, r2
 8007d80:	2600      	movs	r6, #0
 8007d82:	4304      	orrs	r4, r0
 8007d84:	0763      	lsls	r3, r4, #29
 8007d86:	d009      	beq.n	8007d9c <__aeabi_dsub+0x12c>
 8007d88:	230f      	movs	r3, #15
 8007d8a:	4023      	ands	r3, r4
 8007d8c:	2b04      	cmp	r3, #4
 8007d8e:	d005      	beq.n	8007d9c <__aeabi_dsub+0x12c>
 8007d90:	1d23      	adds	r3, r4, #4
 8007d92:	42a3      	cmp	r3, r4
 8007d94:	41a4      	sbcs	r4, r4
 8007d96:	4264      	negs	r4, r4
 8007d98:	44a2      	add	sl, r4
 8007d9a:	001c      	movs	r4, r3
 8007d9c:	4653      	mov	r3, sl
 8007d9e:	021b      	lsls	r3, r3, #8
 8007da0:	d400      	bmi.n	8007da4 <__aeabi_dsub+0x134>
 8007da2:	e0f2      	b.n	8007f8a <__aeabi_dsub+0x31a>
 8007da4:	4b8c      	ldr	r3, [pc, #560]	; (8007fd8 <__aeabi_dsub+0x368>)
 8007da6:	3601      	adds	r6, #1
 8007da8:	429e      	cmp	r6, r3
 8007daa:	d100      	bne.n	8007dae <__aeabi_dsub+0x13e>
 8007dac:	e10f      	b.n	8007fce <__aeabi_dsub+0x35e>
 8007dae:	4653      	mov	r3, sl
 8007db0:	498a      	ldr	r1, [pc, #552]	; (8007fdc <__aeabi_dsub+0x36c>)
 8007db2:	08e4      	lsrs	r4, r4, #3
 8007db4:	400b      	ands	r3, r1
 8007db6:	0019      	movs	r1, r3
 8007db8:	075b      	lsls	r3, r3, #29
 8007dba:	4323      	orrs	r3, r4
 8007dbc:	0572      	lsls	r2, r6, #21
 8007dbe:	024c      	lsls	r4, r1, #9
 8007dc0:	0b24      	lsrs	r4, r4, #12
 8007dc2:	0d52      	lsrs	r2, r2, #21
 8007dc4:	0512      	lsls	r2, r2, #20
 8007dc6:	4322      	orrs	r2, r4
 8007dc8:	07ed      	lsls	r5, r5, #31
 8007dca:	432a      	orrs	r2, r5
 8007dcc:	0018      	movs	r0, r3
 8007dce:	0011      	movs	r1, r2
 8007dd0:	b003      	add	sp, #12
 8007dd2:	bcf0      	pop	{r4, r5, r6, r7}
 8007dd4:	46bb      	mov	fp, r7
 8007dd6:	46b2      	mov	sl, r6
 8007dd8:	46a9      	mov	r9, r5
 8007dda:	46a0      	mov	r8, r4
 8007ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007dde:	1ab4      	subs	r4, r6, r2
 8007de0:	46a4      	mov	ip, r4
 8007de2:	2c00      	cmp	r4, #0
 8007de4:	dd59      	ble.n	8007e9a <__aeabi_dsub+0x22a>
 8007de6:	2a00      	cmp	r2, #0
 8007de8:	d100      	bne.n	8007dec <__aeabi_dsub+0x17c>
 8007dea:	e0b0      	b.n	8007f4e <__aeabi_dsub+0x2de>
 8007dec:	4556      	cmp	r6, sl
 8007dee:	d100      	bne.n	8007df2 <__aeabi_dsub+0x182>
 8007df0:	e0fa      	b.n	8007fe8 <__aeabi_dsub+0x378>
 8007df2:	2280      	movs	r2, #128	; 0x80
 8007df4:	0412      	lsls	r2, r2, #16
 8007df6:	4317      	orrs	r7, r2
 8007df8:	4662      	mov	r2, ip
 8007dfa:	2a38      	cmp	r2, #56	; 0x38
 8007dfc:	dd00      	ble.n	8007e00 <__aeabi_dsub+0x190>
 8007dfe:	e0d4      	b.n	8007faa <__aeabi_dsub+0x33a>
 8007e00:	2a1f      	cmp	r2, #31
 8007e02:	dc00      	bgt.n	8007e06 <__aeabi_dsub+0x196>
 8007e04:	e1c0      	b.n	8008188 <__aeabi_dsub+0x518>
 8007e06:	0039      	movs	r1, r7
 8007e08:	3a20      	subs	r2, #32
 8007e0a:	40d1      	lsrs	r1, r2
 8007e0c:	4662      	mov	r2, ip
 8007e0e:	2a20      	cmp	r2, #32
 8007e10:	d006      	beq.n	8007e20 <__aeabi_dsub+0x1b0>
 8007e12:	4664      	mov	r4, ip
 8007e14:	2240      	movs	r2, #64	; 0x40
 8007e16:	1b12      	subs	r2, r2, r4
 8007e18:	003c      	movs	r4, r7
 8007e1a:	4094      	lsls	r4, r2
 8007e1c:	4304      	orrs	r4, r0
 8007e1e:	9401      	str	r4, [sp, #4]
 8007e20:	9c01      	ldr	r4, [sp, #4]
 8007e22:	1e62      	subs	r2, r4, #1
 8007e24:	4194      	sbcs	r4, r2
 8007e26:	430c      	orrs	r4, r1
 8007e28:	e0c3      	b.n	8007fb2 <__aeabi_dsub+0x342>
 8007e2a:	003c      	movs	r4, r7
 8007e2c:	4304      	orrs	r4, r0
 8007e2e:	d02b      	beq.n	8007e88 <__aeabi_dsub+0x218>
 8007e30:	468b      	mov	fp, r1
 8007e32:	428d      	cmp	r5, r1
 8007e34:	d02e      	beq.n	8007e94 <__aeabi_dsub+0x224>
 8007e36:	4c6a      	ldr	r4, [pc, #424]	; (8007fe0 <__aeabi_dsub+0x370>)
 8007e38:	46a4      	mov	ip, r4
 8007e3a:	44b4      	add	ip, r6
 8007e3c:	4664      	mov	r4, ip
 8007e3e:	2c00      	cmp	r4, #0
 8007e40:	d05f      	beq.n	8007f02 <__aeabi_dsub+0x292>
 8007e42:	1b94      	subs	r4, r2, r6
 8007e44:	46a4      	mov	ip, r4
 8007e46:	2e00      	cmp	r6, #0
 8007e48:	d000      	beq.n	8007e4c <__aeabi_dsub+0x1dc>
 8007e4a:	e120      	b.n	800808e <__aeabi_dsub+0x41e>
 8007e4c:	464c      	mov	r4, r9
 8007e4e:	431c      	orrs	r4, r3
 8007e50:	d100      	bne.n	8007e54 <__aeabi_dsub+0x1e4>
 8007e52:	e1c7      	b.n	80081e4 <__aeabi_dsub+0x574>
 8007e54:	4661      	mov	r1, ip
 8007e56:	1e4c      	subs	r4, r1, #1
 8007e58:	2901      	cmp	r1, #1
 8007e5a:	d100      	bne.n	8007e5e <__aeabi_dsub+0x1ee>
 8007e5c:	e223      	b.n	80082a6 <__aeabi_dsub+0x636>
 8007e5e:	4d5e      	ldr	r5, [pc, #376]	; (8007fd8 <__aeabi_dsub+0x368>)
 8007e60:	45ac      	cmp	ip, r5
 8007e62:	d100      	bne.n	8007e66 <__aeabi_dsub+0x1f6>
 8007e64:	e1d8      	b.n	8008218 <__aeabi_dsub+0x5a8>
 8007e66:	46a4      	mov	ip, r4
 8007e68:	e11a      	b.n	80080a0 <__aeabi_dsub+0x430>
 8007e6a:	003a      	movs	r2, r7
 8007e6c:	4302      	orrs	r2, r0
 8007e6e:	d100      	bne.n	8007e72 <__aeabi_dsub+0x202>
 8007e70:	e0e4      	b.n	800803c <__aeabi_dsub+0x3cc>
 8007e72:	0022      	movs	r2, r4
 8007e74:	3a01      	subs	r2, #1
 8007e76:	2c01      	cmp	r4, #1
 8007e78:	d100      	bne.n	8007e7c <__aeabi_dsub+0x20c>
 8007e7a:	e1c3      	b.n	8008204 <__aeabi_dsub+0x594>
 8007e7c:	4956      	ldr	r1, [pc, #344]	; (8007fd8 <__aeabi_dsub+0x368>)
 8007e7e:	428c      	cmp	r4, r1
 8007e80:	d100      	bne.n	8007e84 <__aeabi_dsub+0x214>
 8007e82:	e0b1      	b.n	8007fe8 <__aeabi_dsub+0x378>
 8007e84:	4694      	mov	ip, r2
 8007e86:	e72b      	b.n	8007ce0 <__aeabi_dsub+0x70>
 8007e88:	2401      	movs	r4, #1
 8007e8a:	4061      	eors	r1, r4
 8007e8c:	468b      	mov	fp, r1
 8007e8e:	428d      	cmp	r5, r1
 8007e90:	d000      	beq.n	8007e94 <__aeabi_dsub+0x224>
 8007e92:	e716      	b.n	8007cc2 <__aeabi_dsub+0x52>
 8007e94:	4952      	ldr	r1, [pc, #328]	; (8007fe0 <__aeabi_dsub+0x370>)
 8007e96:	468c      	mov	ip, r1
 8007e98:	44b4      	add	ip, r6
 8007e9a:	4664      	mov	r4, ip
 8007e9c:	2c00      	cmp	r4, #0
 8007e9e:	d100      	bne.n	8007ea2 <__aeabi_dsub+0x232>
 8007ea0:	e0d3      	b.n	800804a <__aeabi_dsub+0x3da>
 8007ea2:	1b91      	subs	r1, r2, r6
 8007ea4:	468c      	mov	ip, r1
 8007ea6:	2e00      	cmp	r6, #0
 8007ea8:	d100      	bne.n	8007eac <__aeabi_dsub+0x23c>
 8007eaa:	e15e      	b.n	800816a <__aeabi_dsub+0x4fa>
 8007eac:	494a      	ldr	r1, [pc, #296]	; (8007fd8 <__aeabi_dsub+0x368>)
 8007eae:	428a      	cmp	r2, r1
 8007eb0:	d100      	bne.n	8007eb4 <__aeabi_dsub+0x244>
 8007eb2:	e1be      	b.n	8008232 <__aeabi_dsub+0x5c2>
 8007eb4:	2180      	movs	r1, #128	; 0x80
 8007eb6:	464c      	mov	r4, r9
 8007eb8:	0409      	lsls	r1, r1, #16
 8007eba:	430c      	orrs	r4, r1
 8007ebc:	46a1      	mov	r9, r4
 8007ebe:	4661      	mov	r1, ip
 8007ec0:	2938      	cmp	r1, #56	; 0x38
 8007ec2:	dd00      	ble.n	8007ec6 <__aeabi_dsub+0x256>
 8007ec4:	e1ba      	b.n	800823c <__aeabi_dsub+0x5cc>
 8007ec6:	291f      	cmp	r1, #31
 8007ec8:	dd00      	ble.n	8007ecc <__aeabi_dsub+0x25c>
 8007eca:	e227      	b.n	800831c <__aeabi_dsub+0x6ac>
 8007ecc:	2420      	movs	r4, #32
 8007ece:	1a64      	subs	r4, r4, r1
 8007ed0:	4649      	mov	r1, r9
 8007ed2:	40a1      	lsls	r1, r4
 8007ed4:	001e      	movs	r6, r3
 8007ed6:	4688      	mov	r8, r1
 8007ed8:	4661      	mov	r1, ip
 8007eda:	40a3      	lsls	r3, r4
 8007edc:	40ce      	lsrs	r6, r1
 8007ede:	4641      	mov	r1, r8
 8007ee0:	1e5c      	subs	r4, r3, #1
 8007ee2:	41a3      	sbcs	r3, r4
 8007ee4:	4331      	orrs	r1, r6
 8007ee6:	4319      	orrs	r1, r3
 8007ee8:	000c      	movs	r4, r1
 8007eea:	4663      	mov	r3, ip
 8007eec:	4649      	mov	r1, r9
 8007eee:	40d9      	lsrs	r1, r3
 8007ef0:	187f      	adds	r7, r7, r1
 8007ef2:	1824      	adds	r4, r4, r0
 8007ef4:	4284      	cmp	r4, r0
 8007ef6:	419b      	sbcs	r3, r3
 8007ef8:	425b      	negs	r3, r3
 8007efa:	469a      	mov	sl, r3
 8007efc:	0016      	movs	r6, r2
 8007efe:	44ba      	add	sl, r7
 8007f00:	e05d      	b.n	8007fbe <__aeabi_dsub+0x34e>
 8007f02:	4c38      	ldr	r4, [pc, #224]	; (8007fe4 <__aeabi_dsub+0x374>)
 8007f04:	1c72      	adds	r2, r6, #1
 8007f06:	4222      	tst	r2, r4
 8007f08:	d000      	beq.n	8007f0c <__aeabi_dsub+0x29c>
 8007f0a:	e0df      	b.n	80080cc <__aeabi_dsub+0x45c>
 8007f0c:	464a      	mov	r2, r9
 8007f0e:	431a      	orrs	r2, r3
 8007f10:	2e00      	cmp	r6, #0
 8007f12:	d000      	beq.n	8007f16 <__aeabi_dsub+0x2a6>
 8007f14:	e15c      	b.n	80081d0 <__aeabi_dsub+0x560>
 8007f16:	2a00      	cmp	r2, #0
 8007f18:	d100      	bne.n	8007f1c <__aeabi_dsub+0x2ac>
 8007f1a:	e1cf      	b.n	80082bc <__aeabi_dsub+0x64c>
 8007f1c:	003a      	movs	r2, r7
 8007f1e:	4302      	orrs	r2, r0
 8007f20:	d100      	bne.n	8007f24 <__aeabi_dsub+0x2b4>
 8007f22:	e17f      	b.n	8008224 <__aeabi_dsub+0x5b4>
 8007f24:	1a1c      	subs	r4, r3, r0
 8007f26:	464a      	mov	r2, r9
 8007f28:	42a3      	cmp	r3, r4
 8007f2a:	4189      	sbcs	r1, r1
 8007f2c:	1bd2      	subs	r2, r2, r7
 8007f2e:	4249      	negs	r1, r1
 8007f30:	1a52      	subs	r2, r2, r1
 8007f32:	4692      	mov	sl, r2
 8007f34:	0212      	lsls	r2, r2, #8
 8007f36:	d400      	bmi.n	8007f3a <__aeabi_dsub+0x2ca>
 8007f38:	e20a      	b.n	8008350 <__aeabi_dsub+0x6e0>
 8007f3a:	1ac4      	subs	r4, r0, r3
 8007f3c:	42a0      	cmp	r0, r4
 8007f3e:	4180      	sbcs	r0, r0
 8007f40:	464b      	mov	r3, r9
 8007f42:	4240      	negs	r0, r0
 8007f44:	1aff      	subs	r7, r7, r3
 8007f46:	1a3b      	subs	r3, r7, r0
 8007f48:	469a      	mov	sl, r3
 8007f4a:	465d      	mov	r5, fp
 8007f4c:	e71a      	b.n	8007d84 <__aeabi_dsub+0x114>
 8007f4e:	003a      	movs	r2, r7
 8007f50:	4302      	orrs	r2, r0
 8007f52:	d073      	beq.n	800803c <__aeabi_dsub+0x3cc>
 8007f54:	0022      	movs	r2, r4
 8007f56:	3a01      	subs	r2, #1
 8007f58:	2c01      	cmp	r4, #1
 8007f5a:	d100      	bne.n	8007f5e <__aeabi_dsub+0x2ee>
 8007f5c:	e0cb      	b.n	80080f6 <__aeabi_dsub+0x486>
 8007f5e:	4554      	cmp	r4, sl
 8007f60:	d042      	beq.n	8007fe8 <__aeabi_dsub+0x378>
 8007f62:	4694      	mov	ip, r2
 8007f64:	e748      	b.n	8007df8 <__aeabi_dsub+0x188>
 8007f66:	0010      	movs	r0, r2
 8007f68:	3b1f      	subs	r3, #31
 8007f6a:	40d8      	lsrs	r0, r3
 8007f6c:	2920      	cmp	r1, #32
 8007f6e:	d003      	beq.n	8007f78 <__aeabi_dsub+0x308>
 8007f70:	2340      	movs	r3, #64	; 0x40
 8007f72:	1a5b      	subs	r3, r3, r1
 8007f74:	409a      	lsls	r2, r3
 8007f76:	4314      	orrs	r4, r2
 8007f78:	1e63      	subs	r3, r4, #1
 8007f7a:	419c      	sbcs	r4, r3
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	2600      	movs	r6, #0
 8007f80:	469a      	mov	sl, r3
 8007f82:	4304      	orrs	r4, r0
 8007f84:	0763      	lsls	r3, r4, #29
 8007f86:	d000      	beq.n	8007f8a <__aeabi_dsub+0x31a>
 8007f88:	e6fe      	b.n	8007d88 <__aeabi_dsub+0x118>
 8007f8a:	4652      	mov	r2, sl
 8007f8c:	08e3      	lsrs	r3, r4, #3
 8007f8e:	0752      	lsls	r2, r2, #29
 8007f90:	4313      	orrs	r3, r2
 8007f92:	4652      	mov	r2, sl
 8007f94:	46b4      	mov	ip, r6
 8007f96:	08d2      	lsrs	r2, r2, #3
 8007f98:	490f      	ldr	r1, [pc, #60]	; (8007fd8 <__aeabi_dsub+0x368>)
 8007f9a:	458c      	cmp	ip, r1
 8007f9c:	d02a      	beq.n	8007ff4 <__aeabi_dsub+0x384>
 8007f9e:	0312      	lsls	r2, r2, #12
 8007fa0:	0b14      	lsrs	r4, r2, #12
 8007fa2:	4662      	mov	r2, ip
 8007fa4:	0552      	lsls	r2, r2, #21
 8007fa6:	0d52      	lsrs	r2, r2, #21
 8007fa8:	e70c      	b.n	8007dc4 <__aeabi_dsub+0x154>
 8007faa:	003c      	movs	r4, r7
 8007fac:	4304      	orrs	r4, r0
 8007fae:	1e62      	subs	r2, r4, #1
 8007fb0:	4194      	sbcs	r4, r2
 8007fb2:	18e4      	adds	r4, r4, r3
 8007fb4:	429c      	cmp	r4, r3
 8007fb6:	4192      	sbcs	r2, r2
 8007fb8:	4252      	negs	r2, r2
 8007fba:	444a      	add	r2, r9
 8007fbc:	4692      	mov	sl, r2
 8007fbe:	4653      	mov	r3, sl
 8007fc0:	021b      	lsls	r3, r3, #8
 8007fc2:	d5df      	bpl.n	8007f84 <__aeabi_dsub+0x314>
 8007fc4:	4b04      	ldr	r3, [pc, #16]	; (8007fd8 <__aeabi_dsub+0x368>)
 8007fc6:	3601      	adds	r6, #1
 8007fc8:	429e      	cmp	r6, r3
 8007fca:	d000      	beq.n	8007fce <__aeabi_dsub+0x35e>
 8007fcc:	e0a0      	b.n	8008110 <__aeabi_dsub+0x4a0>
 8007fce:	0032      	movs	r2, r6
 8007fd0:	2400      	movs	r4, #0
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	e6f6      	b.n	8007dc4 <__aeabi_dsub+0x154>
 8007fd6:	46c0      	nop			; (mov r8, r8)
 8007fd8:	000007ff 	.word	0x000007ff
 8007fdc:	ff7fffff 	.word	0xff7fffff
 8007fe0:	fffff801 	.word	0xfffff801
 8007fe4:	000007fe 	.word	0x000007fe
 8007fe8:	08db      	lsrs	r3, r3, #3
 8007fea:	464a      	mov	r2, r9
 8007fec:	0752      	lsls	r2, r2, #29
 8007fee:	4313      	orrs	r3, r2
 8007ff0:	464a      	mov	r2, r9
 8007ff2:	08d2      	lsrs	r2, r2, #3
 8007ff4:	0019      	movs	r1, r3
 8007ff6:	4311      	orrs	r1, r2
 8007ff8:	d100      	bne.n	8007ffc <__aeabi_dsub+0x38c>
 8007ffa:	e1b5      	b.n	8008368 <__aeabi_dsub+0x6f8>
 8007ffc:	2480      	movs	r4, #128	; 0x80
 8007ffe:	0324      	lsls	r4, r4, #12
 8008000:	4314      	orrs	r4, r2
 8008002:	0324      	lsls	r4, r4, #12
 8008004:	4ad5      	ldr	r2, [pc, #852]	; (800835c <__aeabi_dsub+0x6ec>)
 8008006:	0b24      	lsrs	r4, r4, #12
 8008008:	e6dc      	b.n	8007dc4 <__aeabi_dsub+0x154>
 800800a:	0020      	movs	r0, r4
 800800c:	f000 fa3e 	bl	800848c <__clzsi2>
 8008010:	0003      	movs	r3, r0
 8008012:	3318      	adds	r3, #24
 8008014:	2b1f      	cmp	r3, #31
 8008016:	dc00      	bgt.n	800801a <__aeabi_dsub+0x3aa>
 8008018:	e695      	b.n	8007d46 <__aeabi_dsub+0xd6>
 800801a:	0022      	movs	r2, r4
 800801c:	3808      	subs	r0, #8
 800801e:	4082      	lsls	r2, r0
 8008020:	2400      	movs	r4, #0
 8008022:	429e      	cmp	r6, r3
 8008024:	dc00      	bgt.n	8008028 <__aeabi_dsub+0x3b8>
 8008026:	e69a      	b.n	8007d5e <__aeabi_dsub+0xee>
 8008028:	1af6      	subs	r6, r6, r3
 800802a:	4bcd      	ldr	r3, [pc, #820]	; (8008360 <__aeabi_dsub+0x6f0>)
 800802c:	401a      	ands	r2, r3
 800802e:	4692      	mov	sl, r2
 8008030:	e6a8      	b.n	8007d84 <__aeabi_dsub+0x114>
 8008032:	003c      	movs	r4, r7
 8008034:	4304      	orrs	r4, r0
 8008036:	1e62      	subs	r2, r4, #1
 8008038:	4194      	sbcs	r4, r2
 800803a:	e66c      	b.n	8007d16 <__aeabi_dsub+0xa6>
 800803c:	464a      	mov	r2, r9
 800803e:	08db      	lsrs	r3, r3, #3
 8008040:	0752      	lsls	r2, r2, #29
 8008042:	4313      	orrs	r3, r2
 8008044:	464a      	mov	r2, r9
 8008046:	08d2      	lsrs	r2, r2, #3
 8008048:	e7a6      	b.n	8007f98 <__aeabi_dsub+0x328>
 800804a:	4cc6      	ldr	r4, [pc, #792]	; (8008364 <__aeabi_dsub+0x6f4>)
 800804c:	1c72      	adds	r2, r6, #1
 800804e:	4222      	tst	r2, r4
 8008050:	d000      	beq.n	8008054 <__aeabi_dsub+0x3e4>
 8008052:	e0ac      	b.n	80081ae <__aeabi_dsub+0x53e>
 8008054:	464a      	mov	r2, r9
 8008056:	431a      	orrs	r2, r3
 8008058:	2e00      	cmp	r6, #0
 800805a:	d000      	beq.n	800805e <__aeabi_dsub+0x3ee>
 800805c:	e105      	b.n	800826a <__aeabi_dsub+0x5fa>
 800805e:	2a00      	cmp	r2, #0
 8008060:	d100      	bne.n	8008064 <__aeabi_dsub+0x3f4>
 8008062:	e156      	b.n	8008312 <__aeabi_dsub+0x6a2>
 8008064:	003a      	movs	r2, r7
 8008066:	4302      	orrs	r2, r0
 8008068:	d100      	bne.n	800806c <__aeabi_dsub+0x3fc>
 800806a:	e0db      	b.n	8008224 <__aeabi_dsub+0x5b4>
 800806c:	181c      	adds	r4, r3, r0
 800806e:	429c      	cmp	r4, r3
 8008070:	419b      	sbcs	r3, r3
 8008072:	444f      	add	r7, r9
 8008074:	46ba      	mov	sl, r7
 8008076:	425b      	negs	r3, r3
 8008078:	449a      	add	sl, r3
 800807a:	4653      	mov	r3, sl
 800807c:	021b      	lsls	r3, r3, #8
 800807e:	d400      	bmi.n	8008082 <__aeabi_dsub+0x412>
 8008080:	e780      	b.n	8007f84 <__aeabi_dsub+0x314>
 8008082:	4652      	mov	r2, sl
 8008084:	4bb6      	ldr	r3, [pc, #728]	; (8008360 <__aeabi_dsub+0x6f0>)
 8008086:	2601      	movs	r6, #1
 8008088:	401a      	ands	r2, r3
 800808a:	4692      	mov	sl, r2
 800808c:	e77a      	b.n	8007f84 <__aeabi_dsub+0x314>
 800808e:	4cb3      	ldr	r4, [pc, #716]	; (800835c <__aeabi_dsub+0x6ec>)
 8008090:	42a2      	cmp	r2, r4
 8008092:	d100      	bne.n	8008096 <__aeabi_dsub+0x426>
 8008094:	e0c0      	b.n	8008218 <__aeabi_dsub+0x5a8>
 8008096:	2480      	movs	r4, #128	; 0x80
 8008098:	464d      	mov	r5, r9
 800809a:	0424      	lsls	r4, r4, #16
 800809c:	4325      	orrs	r5, r4
 800809e:	46a9      	mov	r9, r5
 80080a0:	4664      	mov	r4, ip
 80080a2:	2c38      	cmp	r4, #56	; 0x38
 80080a4:	dc53      	bgt.n	800814e <__aeabi_dsub+0x4de>
 80080a6:	4661      	mov	r1, ip
 80080a8:	2c1f      	cmp	r4, #31
 80080aa:	dd00      	ble.n	80080ae <__aeabi_dsub+0x43e>
 80080ac:	e0cd      	b.n	800824a <__aeabi_dsub+0x5da>
 80080ae:	2520      	movs	r5, #32
 80080b0:	001e      	movs	r6, r3
 80080b2:	1b2d      	subs	r5, r5, r4
 80080b4:	464c      	mov	r4, r9
 80080b6:	40ab      	lsls	r3, r5
 80080b8:	40ac      	lsls	r4, r5
 80080ba:	40ce      	lsrs	r6, r1
 80080bc:	1e5d      	subs	r5, r3, #1
 80080be:	41ab      	sbcs	r3, r5
 80080c0:	4334      	orrs	r4, r6
 80080c2:	4323      	orrs	r3, r4
 80080c4:	464c      	mov	r4, r9
 80080c6:	40cc      	lsrs	r4, r1
 80080c8:	1b3f      	subs	r7, r7, r4
 80080ca:	e045      	b.n	8008158 <__aeabi_dsub+0x4e8>
 80080cc:	464a      	mov	r2, r9
 80080ce:	1a1c      	subs	r4, r3, r0
 80080d0:	1bd1      	subs	r1, r2, r7
 80080d2:	42a3      	cmp	r3, r4
 80080d4:	4192      	sbcs	r2, r2
 80080d6:	4252      	negs	r2, r2
 80080d8:	4692      	mov	sl, r2
 80080da:	000a      	movs	r2, r1
 80080dc:	4651      	mov	r1, sl
 80080de:	1a52      	subs	r2, r2, r1
 80080e0:	4692      	mov	sl, r2
 80080e2:	0212      	lsls	r2, r2, #8
 80080e4:	d500      	bpl.n	80080e8 <__aeabi_dsub+0x478>
 80080e6:	e083      	b.n	80081f0 <__aeabi_dsub+0x580>
 80080e8:	4653      	mov	r3, sl
 80080ea:	4323      	orrs	r3, r4
 80080ec:	d000      	beq.n	80080f0 <__aeabi_dsub+0x480>
 80080ee:	e621      	b.n	8007d34 <__aeabi_dsub+0xc4>
 80080f0:	2200      	movs	r2, #0
 80080f2:	2500      	movs	r5, #0
 80080f4:	e753      	b.n	8007f9e <__aeabi_dsub+0x32e>
 80080f6:	181c      	adds	r4, r3, r0
 80080f8:	429c      	cmp	r4, r3
 80080fa:	419b      	sbcs	r3, r3
 80080fc:	444f      	add	r7, r9
 80080fe:	46ba      	mov	sl, r7
 8008100:	425b      	negs	r3, r3
 8008102:	449a      	add	sl, r3
 8008104:	4653      	mov	r3, sl
 8008106:	2601      	movs	r6, #1
 8008108:	021b      	lsls	r3, r3, #8
 800810a:	d400      	bmi.n	800810e <__aeabi_dsub+0x49e>
 800810c:	e73a      	b.n	8007f84 <__aeabi_dsub+0x314>
 800810e:	2602      	movs	r6, #2
 8008110:	4652      	mov	r2, sl
 8008112:	4b93      	ldr	r3, [pc, #588]	; (8008360 <__aeabi_dsub+0x6f0>)
 8008114:	2101      	movs	r1, #1
 8008116:	401a      	ands	r2, r3
 8008118:	0013      	movs	r3, r2
 800811a:	4021      	ands	r1, r4
 800811c:	0862      	lsrs	r2, r4, #1
 800811e:	430a      	orrs	r2, r1
 8008120:	07dc      	lsls	r4, r3, #31
 8008122:	085b      	lsrs	r3, r3, #1
 8008124:	469a      	mov	sl, r3
 8008126:	4314      	orrs	r4, r2
 8008128:	e62c      	b.n	8007d84 <__aeabi_dsub+0x114>
 800812a:	0039      	movs	r1, r7
 800812c:	3a20      	subs	r2, #32
 800812e:	40d1      	lsrs	r1, r2
 8008130:	4662      	mov	r2, ip
 8008132:	2a20      	cmp	r2, #32
 8008134:	d006      	beq.n	8008144 <__aeabi_dsub+0x4d4>
 8008136:	4664      	mov	r4, ip
 8008138:	2240      	movs	r2, #64	; 0x40
 800813a:	1b12      	subs	r2, r2, r4
 800813c:	003c      	movs	r4, r7
 800813e:	4094      	lsls	r4, r2
 8008140:	4304      	orrs	r4, r0
 8008142:	9401      	str	r4, [sp, #4]
 8008144:	9c01      	ldr	r4, [sp, #4]
 8008146:	1e62      	subs	r2, r4, #1
 8008148:	4194      	sbcs	r4, r2
 800814a:	430c      	orrs	r4, r1
 800814c:	e5e3      	b.n	8007d16 <__aeabi_dsub+0xa6>
 800814e:	4649      	mov	r1, r9
 8008150:	4319      	orrs	r1, r3
 8008152:	000b      	movs	r3, r1
 8008154:	1e5c      	subs	r4, r3, #1
 8008156:	41a3      	sbcs	r3, r4
 8008158:	1ac4      	subs	r4, r0, r3
 800815a:	42a0      	cmp	r0, r4
 800815c:	419b      	sbcs	r3, r3
 800815e:	425b      	negs	r3, r3
 8008160:	1afb      	subs	r3, r7, r3
 8008162:	469a      	mov	sl, r3
 8008164:	465d      	mov	r5, fp
 8008166:	0016      	movs	r6, r2
 8008168:	e5dc      	b.n	8007d24 <__aeabi_dsub+0xb4>
 800816a:	4649      	mov	r1, r9
 800816c:	4319      	orrs	r1, r3
 800816e:	d100      	bne.n	8008172 <__aeabi_dsub+0x502>
 8008170:	e0ae      	b.n	80082d0 <__aeabi_dsub+0x660>
 8008172:	4661      	mov	r1, ip
 8008174:	4664      	mov	r4, ip
 8008176:	3901      	subs	r1, #1
 8008178:	2c01      	cmp	r4, #1
 800817a:	d100      	bne.n	800817e <__aeabi_dsub+0x50e>
 800817c:	e0e0      	b.n	8008340 <__aeabi_dsub+0x6d0>
 800817e:	4c77      	ldr	r4, [pc, #476]	; (800835c <__aeabi_dsub+0x6ec>)
 8008180:	45a4      	cmp	ip, r4
 8008182:	d056      	beq.n	8008232 <__aeabi_dsub+0x5c2>
 8008184:	468c      	mov	ip, r1
 8008186:	e69a      	b.n	8007ebe <__aeabi_dsub+0x24e>
 8008188:	4661      	mov	r1, ip
 800818a:	2220      	movs	r2, #32
 800818c:	003c      	movs	r4, r7
 800818e:	1a52      	subs	r2, r2, r1
 8008190:	4094      	lsls	r4, r2
 8008192:	0001      	movs	r1, r0
 8008194:	4090      	lsls	r0, r2
 8008196:	46a0      	mov	r8, r4
 8008198:	4664      	mov	r4, ip
 800819a:	1e42      	subs	r2, r0, #1
 800819c:	4190      	sbcs	r0, r2
 800819e:	4662      	mov	r2, ip
 80081a0:	40e1      	lsrs	r1, r4
 80081a2:	4644      	mov	r4, r8
 80081a4:	40d7      	lsrs	r7, r2
 80081a6:	430c      	orrs	r4, r1
 80081a8:	4304      	orrs	r4, r0
 80081aa:	44b9      	add	r9, r7
 80081ac:	e701      	b.n	8007fb2 <__aeabi_dsub+0x342>
 80081ae:	496b      	ldr	r1, [pc, #428]	; (800835c <__aeabi_dsub+0x6ec>)
 80081b0:	428a      	cmp	r2, r1
 80081b2:	d100      	bne.n	80081b6 <__aeabi_dsub+0x546>
 80081b4:	e70c      	b.n	8007fd0 <__aeabi_dsub+0x360>
 80081b6:	1818      	adds	r0, r3, r0
 80081b8:	4298      	cmp	r0, r3
 80081ba:	419b      	sbcs	r3, r3
 80081bc:	444f      	add	r7, r9
 80081be:	425b      	negs	r3, r3
 80081c0:	18fb      	adds	r3, r7, r3
 80081c2:	07dc      	lsls	r4, r3, #31
 80081c4:	0840      	lsrs	r0, r0, #1
 80081c6:	085b      	lsrs	r3, r3, #1
 80081c8:	469a      	mov	sl, r3
 80081ca:	0016      	movs	r6, r2
 80081cc:	4304      	orrs	r4, r0
 80081ce:	e6d9      	b.n	8007f84 <__aeabi_dsub+0x314>
 80081d0:	2a00      	cmp	r2, #0
 80081d2:	d000      	beq.n	80081d6 <__aeabi_dsub+0x566>
 80081d4:	e081      	b.n	80082da <__aeabi_dsub+0x66a>
 80081d6:	003b      	movs	r3, r7
 80081d8:	4303      	orrs	r3, r0
 80081da:	d11d      	bne.n	8008218 <__aeabi_dsub+0x5a8>
 80081dc:	2280      	movs	r2, #128	; 0x80
 80081de:	2500      	movs	r5, #0
 80081e0:	0312      	lsls	r2, r2, #12
 80081e2:	e70b      	b.n	8007ffc <__aeabi_dsub+0x38c>
 80081e4:	08c0      	lsrs	r0, r0, #3
 80081e6:	077b      	lsls	r3, r7, #29
 80081e8:	465d      	mov	r5, fp
 80081ea:	4303      	orrs	r3, r0
 80081ec:	08fa      	lsrs	r2, r7, #3
 80081ee:	e6d3      	b.n	8007f98 <__aeabi_dsub+0x328>
 80081f0:	1ac4      	subs	r4, r0, r3
 80081f2:	42a0      	cmp	r0, r4
 80081f4:	4180      	sbcs	r0, r0
 80081f6:	464b      	mov	r3, r9
 80081f8:	4240      	negs	r0, r0
 80081fa:	1aff      	subs	r7, r7, r3
 80081fc:	1a3b      	subs	r3, r7, r0
 80081fe:	469a      	mov	sl, r3
 8008200:	465d      	mov	r5, fp
 8008202:	e597      	b.n	8007d34 <__aeabi_dsub+0xc4>
 8008204:	1a1c      	subs	r4, r3, r0
 8008206:	464a      	mov	r2, r9
 8008208:	42a3      	cmp	r3, r4
 800820a:	419b      	sbcs	r3, r3
 800820c:	1bd7      	subs	r7, r2, r7
 800820e:	425b      	negs	r3, r3
 8008210:	1afb      	subs	r3, r7, r3
 8008212:	469a      	mov	sl, r3
 8008214:	2601      	movs	r6, #1
 8008216:	e585      	b.n	8007d24 <__aeabi_dsub+0xb4>
 8008218:	08c0      	lsrs	r0, r0, #3
 800821a:	077b      	lsls	r3, r7, #29
 800821c:	465d      	mov	r5, fp
 800821e:	4303      	orrs	r3, r0
 8008220:	08fa      	lsrs	r2, r7, #3
 8008222:	e6e7      	b.n	8007ff4 <__aeabi_dsub+0x384>
 8008224:	464a      	mov	r2, r9
 8008226:	08db      	lsrs	r3, r3, #3
 8008228:	0752      	lsls	r2, r2, #29
 800822a:	4313      	orrs	r3, r2
 800822c:	464a      	mov	r2, r9
 800822e:	08d2      	lsrs	r2, r2, #3
 8008230:	e6b5      	b.n	8007f9e <__aeabi_dsub+0x32e>
 8008232:	08c0      	lsrs	r0, r0, #3
 8008234:	077b      	lsls	r3, r7, #29
 8008236:	4303      	orrs	r3, r0
 8008238:	08fa      	lsrs	r2, r7, #3
 800823a:	e6db      	b.n	8007ff4 <__aeabi_dsub+0x384>
 800823c:	4649      	mov	r1, r9
 800823e:	4319      	orrs	r1, r3
 8008240:	000b      	movs	r3, r1
 8008242:	1e59      	subs	r1, r3, #1
 8008244:	418b      	sbcs	r3, r1
 8008246:	001c      	movs	r4, r3
 8008248:	e653      	b.n	8007ef2 <__aeabi_dsub+0x282>
 800824a:	464d      	mov	r5, r9
 800824c:	3c20      	subs	r4, #32
 800824e:	40e5      	lsrs	r5, r4
 8008250:	2920      	cmp	r1, #32
 8008252:	d005      	beq.n	8008260 <__aeabi_dsub+0x5f0>
 8008254:	2440      	movs	r4, #64	; 0x40
 8008256:	1a64      	subs	r4, r4, r1
 8008258:	4649      	mov	r1, r9
 800825a:	40a1      	lsls	r1, r4
 800825c:	430b      	orrs	r3, r1
 800825e:	4698      	mov	r8, r3
 8008260:	4643      	mov	r3, r8
 8008262:	1e5c      	subs	r4, r3, #1
 8008264:	41a3      	sbcs	r3, r4
 8008266:	432b      	orrs	r3, r5
 8008268:	e776      	b.n	8008158 <__aeabi_dsub+0x4e8>
 800826a:	2a00      	cmp	r2, #0
 800826c:	d0e1      	beq.n	8008232 <__aeabi_dsub+0x5c2>
 800826e:	003a      	movs	r2, r7
 8008270:	08db      	lsrs	r3, r3, #3
 8008272:	4302      	orrs	r2, r0
 8008274:	d100      	bne.n	8008278 <__aeabi_dsub+0x608>
 8008276:	e6b8      	b.n	8007fea <__aeabi_dsub+0x37a>
 8008278:	464a      	mov	r2, r9
 800827a:	0752      	lsls	r2, r2, #29
 800827c:	2480      	movs	r4, #128	; 0x80
 800827e:	4313      	orrs	r3, r2
 8008280:	464a      	mov	r2, r9
 8008282:	0324      	lsls	r4, r4, #12
 8008284:	08d2      	lsrs	r2, r2, #3
 8008286:	4222      	tst	r2, r4
 8008288:	d007      	beq.n	800829a <__aeabi_dsub+0x62a>
 800828a:	08fe      	lsrs	r6, r7, #3
 800828c:	4226      	tst	r6, r4
 800828e:	d104      	bne.n	800829a <__aeabi_dsub+0x62a>
 8008290:	465d      	mov	r5, fp
 8008292:	0032      	movs	r2, r6
 8008294:	08c3      	lsrs	r3, r0, #3
 8008296:	077f      	lsls	r7, r7, #29
 8008298:	433b      	orrs	r3, r7
 800829a:	0f59      	lsrs	r1, r3, #29
 800829c:	00db      	lsls	r3, r3, #3
 800829e:	0749      	lsls	r1, r1, #29
 80082a0:	08db      	lsrs	r3, r3, #3
 80082a2:	430b      	orrs	r3, r1
 80082a4:	e6a6      	b.n	8007ff4 <__aeabi_dsub+0x384>
 80082a6:	1ac4      	subs	r4, r0, r3
 80082a8:	42a0      	cmp	r0, r4
 80082aa:	4180      	sbcs	r0, r0
 80082ac:	464b      	mov	r3, r9
 80082ae:	4240      	negs	r0, r0
 80082b0:	1aff      	subs	r7, r7, r3
 80082b2:	1a3b      	subs	r3, r7, r0
 80082b4:	469a      	mov	sl, r3
 80082b6:	465d      	mov	r5, fp
 80082b8:	2601      	movs	r6, #1
 80082ba:	e533      	b.n	8007d24 <__aeabi_dsub+0xb4>
 80082bc:	003b      	movs	r3, r7
 80082be:	4303      	orrs	r3, r0
 80082c0:	d100      	bne.n	80082c4 <__aeabi_dsub+0x654>
 80082c2:	e715      	b.n	80080f0 <__aeabi_dsub+0x480>
 80082c4:	08c0      	lsrs	r0, r0, #3
 80082c6:	077b      	lsls	r3, r7, #29
 80082c8:	465d      	mov	r5, fp
 80082ca:	4303      	orrs	r3, r0
 80082cc:	08fa      	lsrs	r2, r7, #3
 80082ce:	e666      	b.n	8007f9e <__aeabi_dsub+0x32e>
 80082d0:	08c0      	lsrs	r0, r0, #3
 80082d2:	077b      	lsls	r3, r7, #29
 80082d4:	4303      	orrs	r3, r0
 80082d6:	08fa      	lsrs	r2, r7, #3
 80082d8:	e65e      	b.n	8007f98 <__aeabi_dsub+0x328>
 80082da:	003a      	movs	r2, r7
 80082dc:	08db      	lsrs	r3, r3, #3
 80082de:	4302      	orrs	r2, r0
 80082e0:	d100      	bne.n	80082e4 <__aeabi_dsub+0x674>
 80082e2:	e682      	b.n	8007fea <__aeabi_dsub+0x37a>
 80082e4:	464a      	mov	r2, r9
 80082e6:	0752      	lsls	r2, r2, #29
 80082e8:	2480      	movs	r4, #128	; 0x80
 80082ea:	4313      	orrs	r3, r2
 80082ec:	464a      	mov	r2, r9
 80082ee:	0324      	lsls	r4, r4, #12
 80082f0:	08d2      	lsrs	r2, r2, #3
 80082f2:	4222      	tst	r2, r4
 80082f4:	d007      	beq.n	8008306 <__aeabi_dsub+0x696>
 80082f6:	08fe      	lsrs	r6, r7, #3
 80082f8:	4226      	tst	r6, r4
 80082fa:	d104      	bne.n	8008306 <__aeabi_dsub+0x696>
 80082fc:	465d      	mov	r5, fp
 80082fe:	0032      	movs	r2, r6
 8008300:	08c3      	lsrs	r3, r0, #3
 8008302:	077f      	lsls	r7, r7, #29
 8008304:	433b      	orrs	r3, r7
 8008306:	0f59      	lsrs	r1, r3, #29
 8008308:	00db      	lsls	r3, r3, #3
 800830a:	08db      	lsrs	r3, r3, #3
 800830c:	0749      	lsls	r1, r1, #29
 800830e:	430b      	orrs	r3, r1
 8008310:	e670      	b.n	8007ff4 <__aeabi_dsub+0x384>
 8008312:	08c0      	lsrs	r0, r0, #3
 8008314:	077b      	lsls	r3, r7, #29
 8008316:	4303      	orrs	r3, r0
 8008318:	08fa      	lsrs	r2, r7, #3
 800831a:	e640      	b.n	8007f9e <__aeabi_dsub+0x32e>
 800831c:	464c      	mov	r4, r9
 800831e:	3920      	subs	r1, #32
 8008320:	40cc      	lsrs	r4, r1
 8008322:	4661      	mov	r1, ip
 8008324:	2920      	cmp	r1, #32
 8008326:	d006      	beq.n	8008336 <__aeabi_dsub+0x6c6>
 8008328:	4666      	mov	r6, ip
 800832a:	2140      	movs	r1, #64	; 0x40
 800832c:	1b89      	subs	r1, r1, r6
 800832e:	464e      	mov	r6, r9
 8008330:	408e      	lsls	r6, r1
 8008332:	4333      	orrs	r3, r6
 8008334:	4698      	mov	r8, r3
 8008336:	4643      	mov	r3, r8
 8008338:	1e59      	subs	r1, r3, #1
 800833a:	418b      	sbcs	r3, r1
 800833c:	431c      	orrs	r4, r3
 800833e:	e5d8      	b.n	8007ef2 <__aeabi_dsub+0x282>
 8008340:	181c      	adds	r4, r3, r0
 8008342:	4284      	cmp	r4, r0
 8008344:	4180      	sbcs	r0, r0
 8008346:	444f      	add	r7, r9
 8008348:	46ba      	mov	sl, r7
 800834a:	4240      	negs	r0, r0
 800834c:	4482      	add	sl, r0
 800834e:	e6d9      	b.n	8008104 <__aeabi_dsub+0x494>
 8008350:	4653      	mov	r3, sl
 8008352:	4323      	orrs	r3, r4
 8008354:	d100      	bne.n	8008358 <__aeabi_dsub+0x6e8>
 8008356:	e6cb      	b.n	80080f0 <__aeabi_dsub+0x480>
 8008358:	e614      	b.n	8007f84 <__aeabi_dsub+0x314>
 800835a:	46c0      	nop			; (mov r8, r8)
 800835c:	000007ff 	.word	0x000007ff
 8008360:	ff7fffff 	.word	0xff7fffff
 8008364:	000007fe 	.word	0x000007fe
 8008368:	2300      	movs	r3, #0
 800836a:	4a01      	ldr	r2, [pc, #4]	; (8008370 <__aeabi_dsub+0x700>)
 800836c:	001c      	movs	r4, r3
 800836e:	e529      	b.n	8007dc4 <__aeabi_dsub+0x154>
 8008370:	000007ff 	.word	0x000007ff

08008374 <__aeabi_d2iz>:
 8008374:	000a      	movs	r2, r1
 8008376:	b530      	push	{r4, r5, lr}
 8008378:	4c13      	ldr	r4, [pc, #76]	; (80083c8 <__aeabi_d2iz+0x54>)
 800837a:	0053      	lsls	r3, r2, #1
 800837c:	0309      	lsls	r1, r1, #12
 800837e:	0005      	movs	r5, r0
 8008380:	0b09      	lsrs	r1, r1, #12
 8008382:	2000      	movs	r0, #0
 8008384:	0d5b      	lsrs	r3, r3, #21
 8008386:	0fd2      	lsrs	r2, r2, #31
 8008388:	42a3      	cmp	r3, r4
 800838a:	dd04      	ble.n	8008396 <__aeabi_d2iz+0x22>
 800838c:	480f      	ldr	r0, [pc, #60]	; (80083cc <__aeabi_d2iz+0x58>)
 800838e:	4283      	cmp	r3, r0
 8008390:	dd02      	ble.n	8008398 <__aeabi_d2iz+0x24>
 8008392:	4b0f      	ldr	r3, [pc, #60]	; (80083d0 <__aeabi_d2iz+0x5c>)
 8008394:	18d0      	adds	r0, r2, r3
 8008396:	bd30      	pop	{r4, r5, pc}
 8008398:	2080      	movs	r0, #128	; 0x80
 800839a:	0340      	lsls	r0, r0, #13
 800839c:	4301      	orrs	r1, r0
 800839e:	480d      	ldr	r0, [pc, #52]	; (80083d4 <__aeabi_d2iz+0x60>)
 80083a0:	1ac0      	subs	r0, r0, r3
 80083a2:	281f      	cmp	r0, #31
 80083a4:	dd08      	ble.n	80083b8 <__aeabi_d2iz+0x44>
 80083a6:	480c      	ldr	r0, [pc, #48]	; (80083d8 <__aeabi_d2iz+0x64>)
 80083a8:	1ac3      	subs	r3, r0, r3
 80083aa:	40d9      	lsrs	r1, r3
 80083ac:	000b      	movs	r3, r1
 80083ae:	4258      	negs	r0, r3
 80083b0:	2a00      	cmp	r2, #0
 80083b2:	d1f0      	bne.n	8008396 <__aeabi_d2iz+0x22>
 80083b4:	0018      	movs	r0, r3
 80083b6:	e7ee      	b.n	8008396 <__aeabi_d2iz+0x22>
 80083b8:	4c08      	ldr	r4, [pc, #32]	; (80083dc <__aeabi_d2iz+0x68>)
 80083ba:	40c5      	lsrs	r5, r0
 80083bc:	46a4      	mov	ip, r4
 80083be:	4463      	add	r3, ip
 80083c0:	4099      	lsls	r1, r3
 80083c2:	000b      	movs	r3, r1
 80083c4:	432b      	orrs	r3, r5
 80083c6:	e7f2      	b.n	80083ae <__aeabi_d2iz+0x3a>
 80083c8:	000003fe 	.word	0x000003fe
 80083cc:	0000041d 	.word	0x0000041d
 80083d0:	7fffffff 	.word	0x7fffffff
 80083d4:	00000433 	.word	0x00000433
 80083d8:	00000413 	.word	0x00000413
 80083dc:	fffffbed 	.word	0xfffffbed

080083e0 <__aeabi_i2d>:
 80083e0:	b570      	push	{r4, r5, r6, lr}
 80083e2:	2800      	cmp	r0, #0
 80083e4:	d016      	beq.n	8008414 <__aeabi_i2d+0x34>
 80083e6:	17c3      	asrs	r3, r0, #31
 80083e8:	18c5      	adds	r5, r0, r3
 80083ea:	405d      	eors	r5, r3
 80083ec:	0fc4      	lsrs	r4, r0, #31
 80083ee:	0028      	movs	r0, r5
 80083f0:	f000 f84c 	bl	800848c <__clzsi2>
 80083f4:	4b11      	ldr	r3, [pc, #68]	; (800843c <__aeabi_i2d+0x5c>)
 80083f6:	1a1b      	subs	r3, r3, r0
 80083f8:	280a      	cmp	r0, #10
 80083fa:	dc16      	bgt.n	800842a <__aeabi_i2d+0x4a>
 80083fc:	0002      	movs	r2, r0
 80083fe:	002e      	movs	r6, r5
 8008400:	3215      	adds	r2, #21
 8008402:	4096      	lsls	r6, r2
 8008404:	220b      	movs	r2, #11
 8008406:	1a12      	subs	r2, r2, r0
 8008408:	40d5      	lsrs	r5, r2
 800840a:	055b      	lsls	r3, r3, #21
 800840c:	032d      	lsls	r5, r5, #12
 800840e:	0b2d      	lsrs	r5, r5, #12
 8008410:	0d5b      	lsrs	r3, r3, #21
 8008412:	e003      	b.n	800841c <__aeabi_i2d+0x3c>
 8008414:	2400      	movs	r4, #0
 8008416:	2300      	movs	r3, #0
 8008418:	2500      	movs	r5, #0
 800841a:	2600      	movs	r6, #0
 800841c:	051b      	lsls	r3, r3, #20
 800841e:	432b      	orrs	r3, r5
 8008420:	07e4      	lsls	r4, r4, #31
 8008422:	4323      	orrs	r3, r4
 8008424:	0030      	movs	r0, r6
 8008426:	0019      	movs	r1, r3
 8008428:	bd70      	pop	{r4, r5, r6, pc}
 800842a:	380b      	subs	r0, #11
 800842c:	4085      	lsls	r5, r0
 800842e:	055b      	lsls	r3, r3, #21
 8008430:	032d      	lsls	r5, r5, #12
 8008432:	2600      	movs	r6, #0
 8008434:	0b2d      	lsrs	r5, r5, #12
 8008436:	0d5b      	lsrs	r3, r3, #21
 8008438:	e7f0      	b.n	800841c <__aeabi_i2d+0x3c>
 800843a:	46c0      	nop			; (mov r8, r8)
 800843c:	0000041e 	.word	0x0000041e

08008440 <__aeabi_ui2d>:
 8008440:	b510      	push	{r4, lr}
 8008442:	1e04      	subs	r4, r0, #0
 8008444:	d010      	beq.n	8008468 <__aeabi_ui2d+0x28>
 8008446:	f000 f821 	bl	800848c <__clzsi2>
 800844a:	4b0f      	ldr	r3, [pc, #60]	; (8008488 <__aeabi_ui2d+0x48>)
 800844c:	1a1b      	subs	r3, r3, r0
 800844e:	280a      	cmp	r0, #10
 8008450:	dc11      	bgt.n	8008476 <__aeabi_ui2d+0x36>
 8008452:	220b      	movs	r2, #11
 8008454:	0021      	movs	r1, r4
 8008456:	1a12      	subs	r2, r2, r0
 8008458:	40d1      	lsrs	r1, r2
 800845a:	3015      	adds	r0, #21
 800845c:	030a      	lsls	r2, r1, #12
 800845e:	055b      	lsls	r3, r3, #21
 8008460:	4084      	lsls	r4, r0
 8008462:	0b12      	lsrs	r2, r2, #12
 8008464:	0d5b      	lsrs	r3, r3, #21
 8008466:	e001      	b.n	800846c <__aeabi_ui2d+0x2c>
 8008468:	2300      	movs	r3, #0
 800846a:	2200      	movs	r2, #0
 800846c:	051b      	lsls	r3, r3, #20
 800846e:	4313      	orrs	r3, r2
 8008470:	0020      	movs	r0, r4
 8008472:	0019      	movs	r1, r3
 8008474:	bd10      	pop	{r4, pc}
 8008476:	0022      	movs	r2, r4
 8008478:	380b      	subs	r0, #11
 800847a:	4082      	lsls	r2, r0
 800847c:	055b      	lsls	r3, r3, #21
 800847e:	0312      	lsls	r2, r2, #12
 8008480:	2400      	movs	r4, #0
 8008482:	0b12      	lsrs	r2, r2, #12
 8008484:	0d5b      	lsrs	r3, r3, #21
 8008486:	e7f1      	b.n	800846c <__aeabi_ui2d+0x2c>
 8008488:	0000041e 	.word	0x0000041e

0800848c <__clzsi2>:
 800848c:	211c      	movs	r1, #28
 800848e:	2301      	movs	r3, #1
 8008490:	041b      	lsls	r3, r3, #16
 8008492:	4298      	cmp	r0, r3
 8008494:	d301      	bcc.n	800849a <__clzsi2+0xe>
 8008496:	0c00      	lsrs	r0, r0, #16
 8008498:	3910      	subs	r1, #16
 800849a:	0a1b      	lsrs	r3, r3, #8
 800849c:	4298      	cmp	r0, r3
 800849e:	d301      	bcc.n	80084a4 <__clzsi2+0x18>
 80084a0:	0a00      	lsrs	r0, r0, #8
 80084a2:	3908      	subs	r1, #8
 80084a4:	091b      	lsrs	r3, r3, #4
 80084a6:	4298      	cmp	r0, r3
 80084a8:	d301      	bcc.n	80084ae <__clzsi2+0x22>
 80084aa:	0900      	lsrs	r0, r0, #4
 80084ac:	3904      	subs	r1, #4
 80084ae:	a202      	add	r2, pc, #8	; (adr r2, 80084b8 <__clzsi2+0x2c>)
 80084b0:	5c10      	ldrb	r0, [r2, r0]
 80084b2:	1840      	adds	r0, r0, r1
 80084b4:	4770      	bx	lr
 80084b6:	46c0      	nop			; (mov r8, r8)
 80084b8:	02020304 	.word	0x02020304
 80084bc:	01010101 	.word	0x01010101
	...

080084c8 <__clzdi2>:
 80084c8:	b510      	push	{r4, lr}
 80084ca:	2900      	cmp	r1, #0
 80084cc:	d103      	bne.n	80084d6 <__clzdi2+0xe>
 80084ce:	f7ff ffdd 	bl	800848c <__clzsi2>
 80084d2:	3020      	adds	r0, #32
 80084d4:	e002      	b.n	80084dc <__clzdi2+0x14>
 80084d6:	0008      	movs	r0, r1
 80084d8:	f7ff ffd8 	bl	800848c <__clzsi2>
 80084dc:	bd10      	pop	{r4, pc}
 80084de:	46c0      	nop			; (mov r8, r8)

080084e0 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b082      	sub	sp, #8
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	2201      	movs	r2, #1
 80084ee:	431a      	orrs	r2, r3
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	601a      	str	r2, [r3, #0]
}
 80084f4:	46c0      	nop			; (mov r8, r8)
 80084f6:	46bd      	mov	sp, r7
 80084f8:	b002      	add	sp, #8
 80084fa:	bd80      	pop	{r7, pc}

080084fc <LL_TIM_DisableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_DisableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b082      	sub	sp, #8
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	2201      	movs	r2, #1
 800850a:	4393      	bics	r3, r2
 800850c:	001a      	movs	r2, r3
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	601a      	str	r2, [r3, #0]
}
 8008512:	46c0      	nop			; (mov r8, r8)
 8008514:	46bd      	mov	sp, r7
 8008516:	b002      	add	sp, #8
 8008518:	bd80      	pop	{r7, pc}

0800851a <LL_TIM_SetCounter>:
  * @param  TIMx Timer instance
  * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
{
 800851a:	b580      	push	{r7, lr}
 800851c:	b082      	sub	sp, #8
 800851e:	af00      	add	r7, sp, #0
 8008520:	6078      	str	r0, [r7, #4]
 8008522:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CNT, Counter);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	683a      	ldr	r2, [r7, #0]
 8008528:	625a      	str	r2, [r3, #36]	; 0x24
}
 800852a:	46c0      	nop			; (mov r8, r8)
 800852c:	46bd      	mov	sp, r7
 800852e:	b002      	add	sp, #8
 8008530:	bd80      	pop	{r7, pc}

08008532 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8008532:	b580      	push	{r7, lr}
 8008534:	b082      	sub	sp, #8
 8008536:	af00      	add	r7, sp, #0
 8008538:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2202      	movs	r2, #2
 800853e:	4252      	negs	r2, r2
 8008540:	611a      	str	r2, [r3, #16]
}
 8008542:	46c0      	nop			; (mov r8, r8)
 8008544:	46bd      	mov	sp, r7
 8008546:	b002      	add	sp, #8
 8008548:	bd80      	pop	{r7, pc}

0800854a <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(const TIM_TypeDef *TIMx)
{
 800854a:	b580      	push	{r7, lr}
 800854c:	b082      	sub	sp, #8
 800854e:	af00      	add	r7, sp, #0
 8008550:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	691b      	ldr	r3, [r3, #16]
 8008556:	2201      	movs	r2, #1
 8008558:	4013      	ands	r3, r2
 800855a:	2b01      	cmp	r3, #1
 800855c:	d101      	bne.n	8008562 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 800855e:	2301      	movs	r3, #1
 8008560:	e000      	b.n	8008564 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8008562:	2300      	movs	r3, #0
}
 8008564:	0018      	movs	r0, r3
 8008566:	46bd      	mov	sp, r7
 8008568:	b002      	add	sp, #8
 800856a:	bd80      	pop	{r7, pc}

0800856c <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b082      	sub	sp, #8
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	68db      	ldr	r3, [r3, #12]
 8008578:	2201      	movs	r2, #1
 800857a:	431a      	orrs	r2, r3
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	60da      	str	r2, [r3, #12]
}
 8008580:	46c0      	nop			; (mov r8, r8)
 8008582:	46bd      	mov	sp, r7
 8008584:	b002      	add	sp, #8
 8008586:	bd80      	pop	{r7, pc}

08008588 <LL_TIM_DisableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_DisableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b082      	sub	sp, #8
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	68db      	ldr	r3, [r3, #12]
 8008594:	2201      	movs	r2, #1
 8008596:	4393      	bics	r3, r2
 8008598:	001a      	movs	r2, r3
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	60da      	str	r2, [r3, #12]
}
 800859e:	46c0      	nop			; (mov r8, r8)
 80085a0:	46bd      	mov	sp, r7
 80085a2:	b002      	add	sp, #8
 80085a4:	bd80      	pop	{r7, pc}
	...

080085a8 <getUSBbuffer>:


//USB communication
uint8_t usb_buffer[64]; //in C, array automaticaly decays to pointer to first element uint8_t*

uint8_t *getUSBbuffer(void) {
 80085a8:	b580      	push	{r7, lr}
 80085aa:	af00      	add	r7, sp, #0
	return usb_buffer;
 80085ac:	4b01      	ldr	r3, [pc, #4]	; (80085b4 <getUSBbuffer+0xc>)
}
 80085ae:	0018      	movs	r0, r3
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bd80      	pop	{r7, pc}
 80085b4:	20000560 	.word	0x20000560

080085b8 <runStateMachine>:
SINKData_HandleTypeDef *dhandle = &SNK_data;
StateMachine_TypeDef *sm = &stateMachine;
SystemEvents_TypeDef *events = &systemEvents;


void runStateMachine(void) {
 80085b8:	b580      	push	{r7, lr}
 80085ba:	af00      	add	r7, sp, #0
	// Process events and transitions
	switch (sm->currentState) {
 80085bc:	4b0f      	ldr	r3, [pc, #60]	; (80085fc <runStateMachine+0x44>)
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	781b      	ldrb	r3, [r3, #0]
 80085c2:	2b05      	cmp	r3, #5
 80085c4:	d810      	bhi.n	80085e8 <runStateMachine+0x30>
 80085c6:	009a      	lsls	r2, r3, #2
 80085c8:	4b0d      	ldr	r3, [pc, #52]	; (8008600 <runStateMachine+0x48>)
 80085ca:	18d3      	adds	r3, r2, r3
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	469f      	mov	pc, r3
		case STATE_OFF:
			//handleOffState(sm, dhandle);
			break;
		case STATE_INIT:
			handleInitState();
 80085d0:	f000 ff6c 	bl	80094ac <handleInitState>
			break;
 80085d4:	e00e      	b.n	80085f4 <runStateMachine+0x3c>
		case STATE_IDLE:
			handleIdleState();
 80085d6:	f000 ffab 	bl	8009530 <handleIdleState>
			break;
 80085da:	e00b      	b.n	80085f4 <runStateMachine+0x3c>
		case STATE_ACTIVE:
			handleActiveState();
 80085dc:	f001 f80e 	bl	80095fc <handleActiveState>
			break;
 80085e0:	e008      	b.n	80085f4 <runStateMachine+0x3c>
		case STATE_ERROR:
			//handleErrorState(sm, dhandle);
			break;
		case STATE_SET_VALUES:
			handleSetValuesState();
 80085e2:	f001 f8b7 	bl	8009754 <handleSetValuesState>
			break;
 80085e6:	e005      	b.n	80085f4 <runStateMachine+0x3c>
		default:
			// Error handling
			sm->currentState = STATE_ERROR;
 80085e8:	4b04      	ldr	r3, [pc, #16]	; (80085fc <runStateMachine+0x44>)
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	2204      	movs	r2, #4
 80085ee:	701a      	strb	r2, [r3, #0]
			//sm->errorCode = ERROR_INVALID_STATE;
			break;
 80085f0:	e000      	b.n	80085f4 <runStateMachine+0x3c>
			break;
 80085f2:	46c0      	nop			; (mov r8, r8)
	}

}
 80085f4:	46c0      	nop			; (mov r8, r8)
 80085f6:	46bd      	mov	sp, r7
 80085f8:	bd80      	pop	{r7, pc}
 80085fa:	46c0      	nop			; (mov r8, r8)
 80085fc:	200000ec 	.word	0x200000ec
 8008600:	0802ac1c 	.word	0x0802ac1c

08008604 <HAL_ADC_ConvCpltCallback>:

// Callback when ADC conversion is complete
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b082      	sub	sp, #8
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
  HAL_GPIO_TogglePin(LED_USER_GPIO_Port, LED_USER_Pin);
 800860c:	4b04      	ldr	r3, [pc, #16]	; (8008620 <HAL_ADC_ConvCpltCallback+0x1c>)
 800860e:	2120      	movs	r1, #32
 8008610:	0018      	movs	r0, r3
 8008612:	f006 fcf2 	bl	800effa <HAL_GPIO_TogglePin>
}
 8008616:	46c0      	nop			; (mov r8, r8)
 8008618:	46bd      	mov	sp, r7
 800861a:	b002      	add	sp, #8
 800861c:	bd80      	pop	{r7, pc}
 800861e:	46c0      	nop			; (mov r8, r8)
 8008620:	50000400 	.word	0x50000400

08008624 <HAL_ADCEx_LevelOutOfWindow2Callback>:

// Callback when ADWG2 (CH7 ISENSE) goes out of range
void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc) {
 8008624:	b580      	push	{r7, lr}
 8008626:	b082      	sub	sp, #8
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
	systemEvents.awdgEvent = true;
 800862c:	4b06      	ldr	r3, [pc, #24]	; (8008648 <HAL_ADCEx_LevelOutOfWindow2Callback+0x24>)
 800862e:	2201      	movs	r2, #1
 8008630:	729a      	strb	r2, [r3, #10]
	//Disable output
	HAL_GPIO_WritePin(RELAY_ON_OFF_GPIO_Port, RELAY_ON_OFF_Pin, GPIO_PIN_RESET);
 8008632:	2380      	movs	r3, #128	; 0x80
 8008634:	00db      	lsls	r3, r3, #3
 8008636:	4805      	ldr	r0, [pc, #20]	; (800864c <HAL_ADCEx_LevelOutOfWindow2Callback+0x28>)
 8008638:	2200      	movs	r2, #0
 800863a:	0019      	movs	r1, r3
 800863c:	f006 fcc0 	bl	800efc0 <HAL_GPIO_WritePin>
}
 8008640:	46c0      	nop			; (mov r8, r8)
 8008642:	46bd      	mov	sp, r7
 8008644:	b002      	add	sp, #8
 8008646:	bd80      	pop	{r7, pc}
 8008648:	200005a0 	.word	0x200005a0
 800864c:	50000800 	.word	0x50000800

08008650 <Update_AWD_Thresholds>:
/**
 * Update ADC CH3 AWD Treshold
 * Possibility to update parameters on the fly (read more in HAL_ADC_AnalogWDGConfig declaration)
 * Full config and AWD init in main.c
 */
void Update_AWD_Thresholds(uint32_t low, uint32_t high, uint32_t adc_watchdog) {
 8008650:	b590      	push	{r4, r7, lr}
 8008652:	b08b      	sub	sp, #44	; 0x2c
 8008654:	af00      	add	r7, sp, #0
 8008656:	60f8      	str	r0, [r7, #12]
 8008658:	60b9      	str	r1, [r7, #8]
 800865a:	607a      	str	r2, [r7, #4]
		// Just update the thresholds for an already configured AWD
		ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 800865c:	2410      	movs	r4, #16
 800865e:	193b      	adds	r3, r7, r4
 8008660:	0018      	movs	r0, r3
 8008662:	2318      	movs	r3, #24
 8008664:	001a      	movs	r2, r3
 8008666:	2100      	movs	r1, #0
 8008668:	f01f f84a 	bl	8027700 <memset>
		AnalogWDGConfig.WatchdogNumber = adc_watchdog; // Specify which AWD you're updating
 800866c:	193b      	adds	r3, r7, r4
 800866e:	687a      	ldr	r2, [r7, #4]
 8008670:	601a      	str	r2, [r3, #0]
		AnalogWDGConfig.HighThreshold = high;
 8008672:	193b      	adds	r3, r7, r4
 8008674:	68ba      	ldr	r2, [r7, #8]
 8008676:	611a      	str	r2, [r3, #16]
		AnalogWDGConfig.LowThreshold = low;
 8008678:	193b      	adds	r3, r7, r4
 800867a:	68fa      	ldr	r2, [r7, #12]
 800867c:	615a      	str	r2, [r3, #20]
		if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 800867e:	193a      	adds	r2, r7, r4
 8008680:	4b06      	ldr	r3, [pc, #24]	; (800869c <Update_AWD_Thresholds+0x4c>)
 8008682:	0011      	movs	r1, r2
 8008684:	0018      	movs	r0, r3
 8008686:	f004 fe15 	bl	800d2b4 <HAL_ADC_AnalogWDGConfig>
 800868a:	1e03      	subs	r3, r0, #0
 800868c:	d001      	beq.n	8008692 <Update_AWD_Thresholds+0x42>
		{
		    Error_Handler();
 800868e:	f003 f9b7 	bl	800ba00 <Error_Handler>
		}
}
 8008692:	46c0      	nop			; (mov r8, r8)
 8008694:	46bd      	mov	sp, r7
 8008696:	b00b      	add	sp, #44	; 0x2c
 8008698:	bd90      	pop	{r4, r7, pc}
 800869a:	46c0      	nop			; (mov r8, r8)
 800869c:	200007b8 	.word	0x200007b8

080086a0 <app_init>:
/*
 * Initialization function
 */
void app_init(void){
 80086a0:	b580      	push	{r7, lr}
 80086a2:	af00      	add	r7, sp, #0

	//TIM7 initialization
	LL_TIM_ClearFlag_UPDATE(TIM7); //Clear update flag on TIMER7
 80086a4:	4b34      	ldr	r3, [pc, #208]	; (8008778 <app_init+0xd8>)
 80086a6:	0018      	movs	r0, r3
 80086a8:	f7ff ff43 	bl	8008532 <LL_TIM_ClearFlag_UPDATE>
	LL_TIM_EnableIT_UPDATE(TIM7); //Enable interrupt generation when timer goes to max value and UPDATE event flag is set
 80086ac:	4b32      	ldr	r3, [pc, #200]	; (8008778 <app_init+0xd8>)
 80086ae:	0018      	movs	r0, r3
 80086b0:	f7ff ff5c 	bl	800856c <LL_TIM_EnableIT_UPDATE>
	//LL_TIM_ClearFlag_UPDATE(TIM7); //Clear update flag on TIMER7

	//TIM14 initialization
	LL_TIM_DisableIT_UPDATE(TIM14); //Enable interrupt generation when timer goes to max value and UPDATE event flag is set
 80086b4:	4b31      	ldr	r3, [pc, #196]	; (800877c <app_init+0xdc>)
 80086b6:	0018      	movs	r0, r3
 80086b8:	f7ff ff66 	bl	8008588 <LL_TIM_DisableIT_UPDATE>
	LL_TIM_ClearFlag_UPDATE(TIM14); //Clear update flag on TIMER14
 80086bc:	4b2f      	ldr	r3, [pc, #188]	; (800877c <app_init+0xdc>)
 80086be:	0018      	movs	r0, r3
 80086c0:	f7ff ff37 	bl	8008532 <LL_TIM_ClearFlag_UPDATE>

	//TIM14 initialization
	LL_TIM_DisableIT_UPDATE(TIM15); //Enable interrupt generation when timer goes to max value and UPDATE event flag is set
 80086c4:	4b2e      	ldr	r3, [pc, #184]	; (8008780 <app_init+0xe0>)
 80086c6:	0018      	movs	r0, r3
 80086c8:	f7ff ff5e 	bl	8008588 <LL_TIM_DisableIT_UPDATE>
	LL_TIM_ClearFlag_UPDATE(TIM15); //Clear update flag on TIMER14
 80086cc:	4b2c      	ldr	r3, [pc, #176]	; (8008780 <app_init+0xe0>)
 80086ce:	0018      	movs	r0, r3
 80086d0:	f7ff ff2f 	bl	8008532 <LL_TIM_ClearFlag_UPDATE>

	//TIM3 initialization of encoder
	HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 80086d4:	4b2b      	ldr	r3, [pc, #172]	; (8008784 <app_init+0xe4>)
 80086d6:	213c      	movs	r1, #60	; 0x3c
 80086d8:	0018      	movs	r0, r3
 80086da:	f009 ffad 	bl	8012638 <HAL_TIM_Encoder_Start_IT>
	__HAL_TIM_SET_COUNTER(&htim3, 30000); //write non 0 value to avoid shift from 0 -> max value
 80086de:	4b29      	ldr	r3, [pc, #164]	; (8008784 <app_init+0xe4>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	4a29      	ldr	r2, [pc, #164]	; (8008788 <app_init+0xe8>)
 80086e4:	625a      	str	r2, [r3, #36]	; 0x24
	sm->encoder.curValue = __HAL_TIM_GET_COUNTER(&htim3)/4;
 80086e6:	4b27      	ldr	r3, [pc, #156]	; (8008784 <app_init+0xe4>)
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086ec:	089a      	lsrs	r2, r3, #2
 80086ee:	4b27      	ldr	r3, [pc, #156]	; (800878c <app_init+0xec>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	619a      	str	r2, [r3, #24]
	sm->encoder.prevValue = sm->encoder.curValue;
 80086f4:	4b25      	ldr	r3, [pc, #148]	; (800878c <app_init+0xec>)
 80086f6:	681a      	ldr	r2, [r3, #0]
 80086f8:	4b24      	ldr	r3, [pc, #144]	; (800878c <app_init+0xec>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	6992      	ldr	r2, [r2, #24]
 80086fe:	61da      	str	r2, [r3, #28]
	LL_TIM_SetCounter(TIM4, 0);
	LL_TIM_EnableCounter(TIM4);*/


	//Init DAC
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8008700:	4b23      	ldr	r3, [pc, #140]	; (8008790 <app_init+0xf0>)
 8008702:	2100      	movs	r1, #0
 8008704:	0018      	movs	r0, r3
 8008706:	f005 fc83 	bl	800e010 <HAL_DAC_Start>
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);
 800870a:	4b22      	ldr	r3, [pc, #136]	; (8008794 <app_init+0xf4>)
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	4820      	ldr	r0, [pc, #128]	; (8008790 <app_init+0xf0>)
 8008710:	2200      	movs	r2, #0
 8008712:	2100      	movs	r1, #0
 8008714:	f005 fd2e 	bl	800e174 <HAL_DAC_SetValue>

	//Wait for hardware initialization and then turn DB to HIGH (according to TCPP01-M12 datasheet 6.5)
	HAL_Delay(200);
 8008718:	20c8      	movs	r0, #200	; 0xc8
 800871a:	f003 fe1b 	bl	800c354 <HAL_Delay>
	HAL_GPIO_WritePin(DB_OUT_GPIO_Port, DB_OUT_Pin, GPIO_PIN_SET);
 800871e:	4b1e      	ldr	r3, [pc, #120]	; (8008798 <app_init+0xf8>)
 8008720:	2201      	movs	r2, #1
 8008722:	2101      	movs	r1, #1
 8008724:	0018      	movs	r0, r3
 8008726:	f006 fc4b 	bl	800efc0 <HAL_GPIO_WritePin>

	//Calibrate and start ADC sensing with DMA
	HAL_ADCEx_Calibration_Start(&hadc1);
 800872a:	4b1c      	ldr	r3, [pc, #112]	; (800879c <app_init+0xfc>)
 800872c:	0018      	movs	r0, r3
 800872e:	f005 fa75 	bl	800dc1c <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&aADCxConvertedValues, ADC_NUM_OF_SAMPLES);
 8008732:	491b      	ldr	r1, [pc, #108]	; (80087a0 <app_init+0x100>)
 8008734:	4b19      	ldr	r3, [pc, #100]	; (800879c <app_init+0xfc>)
 8008736:	2203      	movs	r2, #3
 8008738:	0018      	movs	r0, r3
 800873a:	f004 fa25 	bl	800cb88 <HAL_ADC_Start_DMA>

	//TIM4 initialization
	HAL_TIM_Base_Start(&htim4);
 800873e:	4b19      	ldr	r3, [pc, #100]	; (80087a4 <app_init+0x104>)
 8008740:	0018      	movs	r0, r3
 8008742:	f009 fdc3 	bl	80122cc <HAL_TIM_Base_Start>

	//Init 7 segment display
	max7219_Init( 7 );
 8008746:	2007      	movs	r0, #7
 8008748:	f001 fdd6 	bl	800a2f8 <max7219_Init>
	max7219_Decode_On();
 800874c:	f001 fe60 	bl	800a410 <max7219_Decode_On>

	//Print decimal points and initial values
	max7219_PrintIspecial(SEGMENT_2, dhandle->currentSet, 4);
 8008750:	4b15      	ldr	r3, [pc, #84]	; (80087a8 <app_init+0x108>)
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	685b      	ldr	r3, [r3, #4]
 8008756:	2204      	movs	r2, #4
 8008758:	0019      	movs	r1, r3
 800875a:	2002      	movs	r0, #2
 800875c:	f001 ff04 	bl	800a568 <max7219_PrintIspecial>
	max7219_PrintIspecial(SEGMENT_1, dhandle->voltageSet, 3);
 8008760:	4b11      	ldr	r3, [pc, #68]	; (80087a8 <app_init+0x108>)
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	2203      	movs	r2, #3
 8008768:	0019      	movs	r1, r3
 800876a:	2001      	movs	r0, #1
 800876c:	f001 fefc 	bl	800a568 <max7219_PrintIspecial>

	//HAL_GPIO_WritePin(OCP_RESET_GPIO_Port, OCP_RESET_Pin, GPIO_PIN_SET);
}
 8008770:	46c0      	nop			; (mov r8, r8)
 8008772:	46bd      	mov	sp, r7
 8008774:	bd80      	pop	{r7, pc}
 8008776:	46c0      	nop			; (mov r8, r8)
 8008778:	40001400 	.word	0x40001400
 800877c:	40002000 	.word	0x40002000
 8008780:	40014000 	.word	0x40014000
 8008784:	200008f4 	.word	0x200008f4
 8008788:	00007530 	.word	0x00007530
 800878c:	200000ec 	.word	0x200000ec
 8008790:	2000087c 	.word	0x2000087c
 8008794:	20000004 	.word	0x20000004
 8008798:	50000400 	.word	0x50000400
 800879c:	200007b8 	.word	0x200007b8
 80087a0:	20000558 	.word	0x20000558
 80087a4:	20000940 	.word	0x20000940
 80087a8:	200000e8 	.word	0x200000e8

080087ac <app_loop>:


/*
 * Loop function
 */
void app_loop(void) {
 80087ac:	b580      	push	{r7, lr}
 80087ae:	af00      	add	r7, sp, #0
	// Process button events
	processSystemEvents();
 80087b0:	f000 fa5a 	bl	8008c68 <processSystemEvents>

	// Run the state machine
	runStateMachine();
 80087b4:	f7ff ff00 	bl	80085b8 <runStateMachine>

	// Reset button states after processing
	stateMachine.outputBtnPressed = false;
 80087b8:	4b11      	ldr	r3, [pc, #68]	; (8008800 <app_loop+0x54>)
 80087ba:	2200      	movs	r2, #0
 80087bc:	731a      	strb	r2, [r3, #12]
	stateMachine.lockBtnPressed = false;
 80087be:	4b10      	ldr	r3, [pc, #64]	; (8008800 <app_loop+0x54>)
 80087c0:	2200      	movs	r2, #0
 80087c2:	735a      	strb	r2, [r3, #13]
	stateMachine.lockBtnLongPressed = false;
 80087c4:	4b0e      	ldr	r3, [pc, #56]	; (8008800 <app_loop+0x54>)
 80087c6:	2200      	movs	r2, #0
 80087c8:	739a      	strb	r2, [r3, #14]
	stateMachine.voltageCurrentBtnPressed = false;
 80087ca:	4b0d      	ldr	r3, [pc, #52]	; (8008800 <app_loop+0x54>)
 80087cc:	2200      	movs	r2, #0
 80087ce:	73da      	strb	r2, [r3, #15]
	stateMachine.voltageCurrentBtnLongPressed = false;
 80087d0:	4b0b      	ldr	r3, [pc, #44]	; (8008800 <app_loop+0x54>)
 80087d2:	2200      	movs	r2, #0
 80087d4:	741a      	strb	r2, [r3, #16]
	stateMachine.rotaryBtnPressed = false;
 80087d6:	4b0a      	ldr	r3, [pc, #40]	; (8008800 <app_loop+0x54>)
 80087d8:	2200      	movs	r2, #0
 80087da:	745a      	strb	r2, [r3, #17]
	stateMachine.encoderTurnedFlag = false;
 80087dc:	4b08      	ldr	r3, [pc, #32]	; (8008800 <app_loop+0x54>)
 80087de:	2200      	movs	r2, #0
 80087e0:	749a      	strb	r2, [r3, #18]
	stateMachine.stateTimeoutFlag = false;
 80087e2:	4b07      	ldr	r3, [pc, #28]	; (8008800 <app_loop+0x54>)
 80087e4:	2200      	movs	r2, #0
 80087e6:	74da      	strb	r2, [r3, #19]
	stateMachine.periodicCheckFlag = false;
 80087e8:	4b05      	ldr	r3, [pc, #20]	; (8008800 <app_loop+0x54>)
 80087ea:	2200      	movs	r2, #0
 80087ec:	751a      	strb	r2, [r3, #20]
	stateMachine.encoderTurnedFlag = false;
 80087ee:	4b04      	ldr	r3, [pc, #16]	; (8008800 <app_loop+0x54>)
 80087f0:	2200      	movs	r2, #0
 80087f2:	749a      	strb	r2, [r3, #18]
	stateMachine.awdgTriggeredFlag = false;
 80087f4:	4b02      	ldr	r3, [pc, #8]	; (8008800 <app_loop+0x54>)
 80087f6:	2200      	movs	r2, #0
 80087f8:	755a      	strb	r2, [r3, #21]
}
 80087fa:	46c0      	nop			; (mov r8, r8)
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd80      	pop	{r7, pc}
 8008800:	20000008 	.word	0x20000008

08008804 <HAL_GPIO_EXTI_Falling_Callback>:

/*
 * Define Callbacks and ISR
 */
//BTN ISR to set event flags
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 8008804:	b580      	push	{r7, lr}
 8008806:	b082      	sub	sp, #8
 8008808:	af00      	add	r7, sp, #0
 800880a:	0002      	movs	r2, r0
 800880c:	1dbb      	adds	r3, r7, #6
 800880e:	801a      	strh	r2, [r3, #0]
    if (GPIO_Pin == SW1_TOGGLE_I_V_Pin) {
 8008810:	1dbb      	adds	r3, r7, #6
 8008812:	881b      	ldrh	r3, [r3, #0]
 8008814:	2b04      	cmp	r3, #4
 8008816:	d108      	bne.n	800882a <HAL_GPIO_EXTI_Falling_Callback+0x26>
        btnPressTimes.voltageCurrentBtn = HAL_GetTick();
 8008818:	f003 fd92 	bl	800c340 <HAL_GetTick>
 800881c:	0002      	movs	r2, r0
 800881e:	4b23      	ldr	r3, [pc, #140]	; (80088ac <HAL_GPIO_EXTI_Falling_Callback+0xa8>)
 8008820:	601a      	str	r2, [r3, #0]
        systemEvents.btnPressEvent = true;
 8008822:	4b23      	ldr	r3, [pc, #140]	; (80088b0 <HAL_GPIO_EXTI_Falling_Callback+0xac>)
 8008824:	2201      	movs	r2, #1
 8008826:	719a      	strb	r2, [r3, #6]
 8008828:	e01d      	b.n	8008866 <HAL_GPIO_EXTI_Falling_Callback+0x62>
        //EXTI->IMR1 &= ~(EXTI_IMR1_IM2);
    } else if (GPIO_Pin == SW2_DEBUG_BTN_Pin) {
 800882a:	1dbb      	adds	r3, r7, #6
 800882c:	881b      	ldrh	r3, [r3, #0]
 800882e:	2b10      	cmp	r3, #16
 8008830:	d108      	bne.n	8008844 <HAL_GPIO_EXTI_Falling_Callback+0x40>
        btnPressTimes.lockBtn = HAL_GetTick();
 8008832:	f003 fd85 	bl	800c340 <HAL_GetTick>
 8008836:	0002      	movs	r2, r0
 8008838:	4b1c      	ldr	r3, [pc, #112]	; (80088ac <HAL_GPIO_EXTI_Falling_Callback+0xa8>)
 800883a:	605a      	str	r2, [r3, #4]
        systemEvents.btnPressEvent = true;
 800883c:	4b1c      	ldr	r3, [pc, #112]	; (80088b0 <HAL_GPIO_EXTI_Falling_Callback+0xac>)
 800883e:	2201      	movs	r2, #1
 8008840:	719a      	strb	r2, [r3, #6]
 8008842:	e010      	b.n	8008866 <HAL_GPIO_EXTI_Falling_Callback+0x62>
        //EXTI->IMR1 &= ~(EXTI_IMR1_IM4);
        //lockButtonPressTime = HAL_GetTick();
    } else if (GPIO_Pin == SW3_OFF_ON_Pin) {
 8008844:	1dbb      	adds	r3, r7, #6
 8008846:	881b      	ldrh	r3, [r3, #0]
 8008848:	2b02      	cmp	r3, #2
 800884a:	d103      	bne.n	8008854 <HAL_GPIO_EXTI_Falling_Callback+0x50>
        systemEvents.outputBtnEvent = true;
 800884c:	4b18      	ldr	r3, [pc, #96]	; (80088b0 <HAL_GPIO_EXTI_Falling_Callback+0xac>)
 800884e:	2201      	movs	r2, #1
 8008850:	701a      	strb	r2, [r3, #0]
 8008852:	e008      	b.n	8008866 <HAL_GPIO_EXTI_Falling_Callback+0x62>
        //EXTI->IMR1 &= ~(EXTI_IMR1_IM1);
    } else if (GPIO_Pin == ENC_TOGGLE_UNITS_Pin) {
 8008854:	1dbb      	adds	r3, r7, #6
 8008856:	881a      	ldrh	r2, [r3, #0]
 8008858:	2380      	movs	r3, #128	; 0x80
 800885a:	005b      	lsls	r3, r3, #1
 800885c:	429a      	cmp	r2, r3
 800885e:	d102      	bne.n	8008866 <HAL_GPIO_EXTI_Falling_Callback+0x62>
        systemEvents.rotaryBtnEvent = true;
 8008860:	4b13      	ldr	r3, [pc, #76]	; (80088b0 <HAL_GPIO_EXTI_Falling_Callback+0xac>)
 8008862:	2201      	movs	r2, #1
 8008864:	715a      	strb	r2, [r3, #5]
        //EXTI->IMR1 &= ~(EXTI_IMR1_IM8);
    }

    // Store the pressed button in bitmask for tracking debounce
    debouncedPins |= GPIO_Pin;
 8008866:	1dbb      	adds	r3, r7, #6
 8008868:	881a      	ldrh	r2, [r3, #0]
 800886a:	4b12      	ldr	r3, [pc, #72]	; (80088b4 <HAL_GPIO_EXTI_Falling_Callback+0xb0>)
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	431a      	orrs	r2, r3
 8008870:	4b10      	ldr	r3, [pc, #64]	; (80088b4 <HAL_GPIO_EXTI_Falling_Callback+0xb0>)
 8008872:	601a      	str	r2, [r3, #0]
    // Mask the interrupt for this button
    EXTI->IMR1 &= ~GPIO_Pin;
 8008874:	4a10      	ldr	r2, [pc, #64]	; (80088b8 <HAL_GPIO_EXTI_Falling_Callback+0xb4>)
 8008876:	2380      	movs	r3, #128	; 0x80
 8008878:	58d3      	ldr	r3, [r2, r3]
 800887a:	1dba      	adds	r2, r7, #6
 800887c:	8812      	ldrh	r2, [r2, #0]
 800887e:	43d2      	mvns	r2, r2
 8008880:	490d      	ldr	r1, [pc, #52]	; (80088b8 <HAL_GPIO_EXTI_Falling_Callback+0xb4>)
 8008882:	4013      	ands	r3, r2
 8008884:	2280      	movs	r2, #128	; 0x80
 8008886:	508b      	str	r3, [r1, r2]

    // Start debounce timer
    TIM7->ARR = 300;
 8008888:	4b0c      	ldr	r3, [pc, #48]	; (80088bc <HAL_GPIO_EXTI_Falling_Callback+0xb8>)
 800888a:	2296      	movs	r2, #150	; 0x96
 800888c:	0052      	lsls	r2, r2, #1
 800888e:	62da      	str	r2, [r3, #44]	; 0x2c
    LL_TIM_SetCounter(TIM7, 0);
 8008890:	4b0a      	ldr	r3, [pc, #40]	; (80088bc <HAL_GPIO_EXTI_Falling_Callback+0xb8>)
 8008892:	2100      	movs	r1, #0
 8008894:	0018      	movs	r0, r3
 8008896:	f7ff fe40 	bl	800851a <LL_TIM_SetCounter>
    LL_TIM_EnableCounter(TIM7);
 800889a:	4b08      	ldr	r3, [pc, #32]	; (80088bc <HAL_GPIO_EXTI_Falling_Callback+0xb8>)
 800889c:	0018      	movs	r0, r3
 800889e:	f7ff fe1f 	bl	80084e0 <LL_TIM_EnableCounter>
}
 80088a2:	46c0      	nop			; (mov r8, r8)
 80088a4:	46bd      	mov	sp, r7
 80088a6:	b002      	add	sp, #8
 80088a8:	bd80      	pop	{r7, pc}
 80088aa:	46c0      	nop			; (mov r8, r8)
 80088ac:	200005ac 	.word	0x200005ac
 80088b0:	200005a0 	.word	0x200005a0
 80088b4:	200005b4 	.word	0x200005b4
 80088b8:	40021800 	.word	0x40021800
 80088bc:	40001400 	.word	0x40001400

080088c0 <HAL_GPIO_EXTI_Rising_Callback>:

/*
 * Define Callbacks and ISR
 */
//BTN ISR to set event flags
void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin) {
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b084      	sub	sp, #16
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	0002      	movs	r2, r0
 80088c8:	1dbb      	adds	r3, r7, #6
 80088ca:	801a      	strh	r2, [r3, #0]

	if (systemEvents.btnPressEvent == true) {
 80088cc:	4b2a      	ldr	r3, [pc, #168]	; (8008978 <HAL_GPIO_EXTI_Rising_Callback+0xb8>)
 80088ce:	799b      	ldrb	r3, [r3, #6]
 80088d0:	b2db      	uxtb	r3, r3
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d04c      	beq.n	8008970 <HAL_GPIO_EXTI_Rising_Callback+0xb0>
		uint32_t releaseTime = HAL_GetTick();
 80088d6:	f003 fd33 	bl	800c340 <HAL_GetTick>
 80088da:	0003      	movs	r3, r0
 80088dc:	60fb      	str	r3, [r7, #12]

		if (GPIO_Pin == SW1_TOGGLE_I_V_Pin) {
 80088de:	1dbb      	adds	r3, r7, #6
 80088e0:	881b      	ldrh	r3, [r3, #0]
 80088e2:	2b04      	cmp	r3, #4
 80088e4:	d10f      	bne.n	8008906 <HAL_GPIO_EXTI_Rising_Callback+0x46>
			if ((releaseTime - btnPressTimes.voltageCurrentBtn) > 1000) {
 80088e6:	4b25      	ldr	r3, [pc, #148]	; (800897c <HAL_GPIO_EXTI_Rising_Callback+0xbc>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	68fa      	ldr	r2, [r7, #12]
 80088ec:	1ad2      	subs	r2, r2, r3
 80088ee:	23fa      	movs	r3, #250	; 0xfa
 80088f0:	009b      	lsls	r3, r3, #2
 80088f2:	429a      	cmp	r2, r3
 80088f4:	d903      	bls.n	80088fe <HAL_GPIO_EXTI_Rising_Callback+0x3e>
				systemEvents.voltageCurrentBtnLongEvent = true;
 80088f6:	4b20      	ldr	r3, [pc, #128]	; (8008978 <HAL_GPIO_EXTI_Rising_Callback+0xb8>)
 80088f8:	2201      	movs	r2, #1
 80088fa:	711a      	strb	r2, [r3, #4]
 80088fc:	e016      	b.n	800892c <HAL_GPIO_EXTI_Rising_Callback+0x6c>
			} else {
				systemEvents.voltageCurrentBtnEvent = true;
 80088fe:	4b1e      	ldr	r3, [pc, #120]	; (8008978 <HAL_GPIO_EXTI_Rising_Callback+0xb8>)
 8008900:	2201      	movs	r2, #1
 8008902:	70da      	strb	r2, [r3, #3]
 8008904:	e012      	b.n	800892c <HAL_GPIO_EXTI_Rising_Callback+0x6c>
			}

		} else if (GPIO_Pin == SW2_DEBUG_BTN_Pin) {
 8008906:	1dbb      	adds	r3, r7, #6
 8008908:	881b      	ldrh	r3, [r3, #0]
 800890a:	2b10      	cmp	r3, #16
 800890c:	d12f      	bne.n	800896e <HAL_GPIO_EXTI_Rising_Callback+0xae>

			if ((releaseTime - btnPressTimes.lockBtn) > 1000) {
 800890e:	4b1b      	ldr	r3, [pc, #108]	; (800897c <HAL_GPIO_EXTI_Rising_Callback+0xbc>)
 8008910:	685b      	ldr	r3, [r3, #4]
 8008912:	68fa      	ldr	r2, [r7, #12]
 8008914:	1ad2      	subs	r2, r2, r3
 8008916:	23fa      	movs	r3, #250	; 0xfa
 8008918:	009b      	lsls	r3, r3, #2
 800891a:	429a      	cmp	r2, r3
 800891c:	d903      	bls.n	8008926 <HAL_GPIO_EXTI_Rising_Callback+0x66>
				systemEvents.lockBtnLongEvent = true;
 800891e:	4b16      	ldr	r3, [pc, #88]	; (8008978 <HAL_GPIO_EXTI_Rising_Callback+0xb8>)
 8008920:	2201      	movs	r2, #1
 8008922:	709a      	strb	r2, [r3, #2]
 8008924:	e002      	b.n	800892c <HAL_GPIO_EXTI_Rising_Callback+0x6c>
			} else {
				systemEvents.lockBtnEvent = true;
 8008926:	4b14      	ldr	r3, [pc, #80]	; (8008978 <HAL_GPIO_EXTI_Rising_Callback+0xb8>)
 8008928:	2201      	movs	r2, #1
 800892a:	705a      	strb	r2, [r3, #1]
		} else {
			return;
		}

		// Start debounce timer
		TIM7->ARR = 50;
 800892c:	4b14      	ldr	r3, [pc, #80]	; (8008980 <HAL_GPIO_EXTI_Rising_Callback+0xc0>)
 800892e:	2232      	movs	r2, #50	; 0x32
 8008930:	62da      	str	r2, [r3, #44]	; 0x2c
		LL_TIM_SetCounter(TIM7, 0);
 8008932:	4b13      	ldr	r3, [pc, #76]	; (8008980 <HAL_GPIO_EXTI_Rising_Callback+0xc0>)
 8008934:	2100      	movs	r1, #0
 8008936:	0018      	movs	r0, r3
 8008938:	f7ff fdef 	bl	800851a <LL_TIM_SetCounter>
		LL_TIM_EnableCounter(TIM7);
 800893c:	4b10      	ldr	r3, [pc, #64]	; (8008980 <HAL_GPIO_EXTI_Rising_Callback+0xc0>)
 800893e:	0018      	movs	r0, r3
 8008940:	f7ff fdce 	bl	80084e0 <LL_TIM_EnableCounter>

		//Reset btnPressEvent
		systemEvents.btnPressEvent = false;
 8008944:	4b0c      	ldr	r3, [pc, #48]	; (8008978 <HAL_GPIO_EXTI_Rising_Callback+0xb8>)
 8008946:	2200      	movs	r2, #0
 8008948:	719a      	strb	r2, [r3, #6]

		 // Store the pressed button in bitmask for tracking debounce
		debouncedPins |= GPIO_Pin;
 800894a:	1dbb      	adds	r3, r7, #6
 800894c:	881a      	ldrh	r2, [r3, #0]
 800894e:	4b0d      	ldr	r3, [pc, #52]	; (8008984 <HAL_GPIO_EXTI_Rising_Callback+0xc4>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	431a      	orrs	r2, r3
 8008954:	4b0b      	ldr	r3, [pc, #44]	; (8008984 <HAL_GPIO_EXTI_Rising_Callback+0xc4>)
 8008956:	601a      	str	r2, [r3, #0]
		// Mask the interrupt for this button
		EXTI->IMR1 &= ~GPIO_Pin;
 8008958:	4a0b      	ldr	r2, [pc, #44]	; (8008988 <HAL_GPIO_EXTI_Rising_Callback+0xc8>)
 800895a:	2380      	movs	r3, #128	; 0x80
 800895c:	58d3      	ldr	r3, [r2, r3]
 800895e:	1dba      	adds	r2, r7, #6
 8008960:	8812      	ldrh	r2, [r2, #0]
 8008962:	43d2      	mvns	r2, r2
 8008964:	4908      	ldr	r1, [pc, #32]	; (8008988 <HAL_GPIO_EXTI_Rising_Callback+0xc8>)
 8008966:	4013      	ands	r3, r2
 8008968:	2280      	movs	r2, #128	; 0x80
 800896a:	508b      	str	r3, [r1, r2]
 800896c:	e000      	b.n	8008970 <HAL_GPIO_EXTI_Rising_Callback+0xb0>
			return;
 800896e:	46c0      	nop			; (mov r8, r8)
	}
}
 8008970:	46bd      	mov	sp, r7
 8008972:	b004      	add	sp, #16
 8008974:	bd80      	pop	{r7, pc}
 8008976:	46c0      	nop			; (mov r8, r8)
 8008978:	200005a0 	.word	0x200005a0
 800897c:	200005ac 	.word	0x200005ac
 8008980:	40001400 	.word	0x40001400
 8008984:	200005b4 	.word	0x200005b4
 8008988:	40021800 	.word	0x40021800

0800898c <HAL_TIM_IC_CaptureCallback>:

//TIM capture callback
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 800898c:	b580      	push	{r7, lr}
 800898e:	b082      	sub	sp, #8
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3) {
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	4a04      	ldr	r2, [pc, #16]	; (80089ac <HAL_TIM_IC_CaptureCallback+0x20>)
 800899a:	4293      	cmp	r3, r2
 800899c:	d102      	bne.n	80089a4 <HAL_TIM_IC_CaptureCallback+0x18>
    	systemEvents.encoderTurnEvent = true;
 800899e:	4b04      	ldr	r3, [pc, #16]	; (80089b0 <HAL_TIM_IC_CaptureCallback+0x24>)
 80089a0:	2201      	movs	r2, #1
 80089a2:	71da      	strb	r2, [r3, #7]
    }
}
 80089a4:	46c0      	nop			; (mov r8, r8)
 80089a6:	46bd      	mov	sp, r7
 80089a8:	b002      	add	sp, #8
 80089aa:	bd80      	pop	{r7, pc}
 80089ac:	40000400 	.word	0x40000400
 80089b0:	200005a0 	.word	0x200005a0

080089b4 <TIM7_ISR>:

/*
 * Timer7 interrupt routine for button debouncing
 */
void TIM7_ISR(void){
 80089b4:	b580      	push	{r7, lr}
 80089b6:	af00      	add	r7, sp, #0
	//Unmask exti line 1, 2 and 4,8

	LL_TIM_ClearFlag_UPDATE(TIM7);
 80089b8:	4b0b      	ldr	r3, [pc, #44]	; (80089e8 <TIM7_ISR+0x34>)
 80089ba:	0018      	movs	r0, r3
 80089bc:	f7ff fdb9 	bl	8008532 <LL_TIM_ClearFlag_UPDATE>
	LL_TIM_DisableCounter(TIM7);
 80089c0:	4b09      	ldr	r3, [pc, #36]	; (80089e8 <TIM7_ISR+0x34>)
 80089c2:	0018      	movs	r0, r3
 80089c4:	f7ff fd9a 	bl	80084fc <LL_TIM_DisableCounter>

	// Unmask only the buttons that were debounced
	EXTI->IMR1 |= debouncedPins;
 80089c8:	4b08      	ldr	r3, [pc, #32]	; (80089ec <TIM7_ISR+0x38>)
 80089ca:	681a      	ldr	r2, [r3, #0]
 80089cc:	4908      	ldr	r1, [pc, #32]	; (80089f0 <TIM7_ISR+0x3c>)
 80089ce:	2380      	movs	r3, #128	; 0x80
 80089d0:	58cb      	ldr	r3, [r1, r3]
 80089d2:	4907      	ldr	r1, [pc, #28]	; (80089f0 <TIM7_ISR+0x3c>)
 80089d4:	4313      	orrs	r3, r2
 80089d6:	2280      	movs	r2, #128	; 0x80
 80089d8:	508b      	str	r3, [r1, r2]

	// Reset the bitmask after unmasking
	debouncedPins = 0;
 80089da:	4b04      	ldr	r3, [pc, #16]	; (80089ec <TIM7_ISR+0x38>)
 80089dc:	2200      	movs	r2, #0
 80089de:	601a      	str	r2, [r3, #0]

}
 80089e0:	46c0      	nop			; (mov r8, r8)
 80089e2:	46bd      	mov	sp, r7
 80089e4:	bd80      	pop	{r7, pc}
 80089e6:	46c0      	nop			; (mov r8, r8)
 80089e8:	40001400 	.word	0x40001400
 80089ec:	200005b4 	.word	0x200005b4
 80089f0:	40021800 	.word	0x40021800

080089f4 <TIM14_ISR>:

void TIM14_ISR(void) {
 80089f4:	b580      	push	{r7, lr}
 80089f6:	af00      	add	r7, sp, #0
	if (LL_TIM_IsActiveFlag_UPDATE(TIM14)) {
 80089f8:	4b0c      	ldr	r3, [pc, #48]	; (8008a2c <TIM14_ISR+0x38>)
 80089fa:	0018      	movs	r0, r3
 80089fc:	f7ff fda5 	bl	800854a <LL_TIM_IsActiveFlag_UPDATE>
 8008a00:	1e03      	subs	r3, r0, #0
 8008a02:	d00f      	beq.n	8008a24 <TIM14_ISR+0x30>
		// Clear the update interrupt flag
		LL_TIM_ClearFlag_UPDATE(TIM14);
 8008a04:	4b09      	ldr	r3, [pc, #36]	; (8008a2c <TIM14_ISR+0x38>)
 8008a06:	0018      	movs	r0, r3
 8008a08:	f7ff fd93 	bl	8008532 <LL_TIM_ClearFlag_UPDATE>

		// Handle periodic check for ACTIVE state
		systemEvents.periodicCheckEvent = true;
 8008a0c:	4b08      	ldr	r3, [pc, #32]	; (8008a30 <TIM14_ISR+0x3c>)
 8008a0e:	2201      	movs	r2, #1
 8008a10:	721a      	strb	r2, [r3, #8]
		//Reset CNT value
		LL_TIM_SetCounter(TIM14, 0);
 8008a12:	4b06      	ldr	r3, [pc, #24]	; (8008a2c <TIM14_ISR+0x38>)
 8008a14:	2100      	movs	r1, #0
 8008a16:	0018      	movs	r0, r3
 8008a18:	f7ff fd7f 	bl	800851a <LL_TIM_SetCounter>

		//Start timer again
		LL_TIM_EnableCounter(TIM14);
 8008a1c:	4b03      	ldr	r3, [pc, #12]	; (8008a2c <TIM14_ISR+0x38>)
 8008a1e:	0018      	movs	r0, r3
 8008a20:	f7ff fd5e 	bl	80084e0 <LL_TIM_EnableCounter>
	}
}
 8008a24:	46c0      	nop			; (mov r8, r8)
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bd80      	pop	{r7, pc}
 8008a2a:	46c0      	nop			; (mov r8, r8)
 8008a2c:	40002000 	.word	0x40002000
 8008a30:	200005a0 	.word	0x200005a0

08008a34 <TIM15_ISR>:


void TIM15_ISR(void) {
 8008a34:	b580      	push	{r7, lr}
 8008a36:	af00      	add	r7, sp, #0
	if (LL_TIM_IsActiveFlag_UPDATE(TIM15)) {
 8008a38:	4b07      	ldr	r3, [pc, #28]	; (8008a58 <TIM15_ISR+0x24>)
 8008a3a:	0018      	movs	r0, r3
 8008a3c:	f7ff fd85 	bl	800854a <LL_TIM_IsActiveFlag_UPDATE>
 8008a40:	1e03      	subs	r3, r0, #0
 8008a42:	d006      	beq.n	8008a52 <TIM15_ISR+0x1e>
		// Clear the update interrupt flag
		LL_TIM_ClearFlag_UPDATE(TIM15);
 8008a44:	4b04      	ldr	r3, [pc, #16]	; (8008a58 <TIM15_ISR+0x24>)
 8008a46:	0018      	movs	r0, r3
 8008a48:	f7ff fd73 	bl	8008532 <LL_TIM_ClearFlag_UPDATE>

		// Handle periodic check for ACTIVE state
		systemEvents.stateTimeoutEvent = true;
 8008a4c:	4b03      	ldr	r3, [pc, #12]	; (8008a5c <TIM15_ISR+0x28>)
 8008a4e:	2201      	movs	r2, #1
 8008a50:	725a      	strb	r2, [r3, #9]
		//Reset CNT value
		//LL_TIM_DisableCounter(TIM15);  // Stop the timer after timeout

	}
}
 8008a52:	46c0      	nop			; (mov r8, r8)
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}
 8008a58:	40014000 	.word	0x40014000
 8008a5c:	200005a0 	.word	0x200005a0

08008a60 <processButtonEvents>:

/*
 * Define Process functions
 */
// Process button events in the main loop (Convert hardware events into logical events)
void processButtonEvents(void) {
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b082      	sub	sp, #8
 8008a64:	af00      	add	r7, sp, #0
    if (events->outputBtnEvent) {
 8008a66:	4b77      	ldr	r3, [pc, #476]	; (8008c44 <processButtonEvents+0x1e4>)
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	781b      	ldrb	r3, [r3, #0]
 8008a6c:	b2db      	uxtb	r3, r3
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d008      	beq.n	8008a84 <processButtonEvents+0x24>
    	//Reset btn event flag
        events->outputBtnEvent = false;
 8008a72:	4b74      	ldr	r3, [pc, #464]	; (8008c44 <processButtonEvents+0x1e4>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	2200      	movs	r2, #0
 8008a78:	701a      	strb	r2, [r3, #0]
        sm->outputBtnPressed = true;
 8008a7a:	4b73      	ldr	r3, [pc, #460]	; (8008c48 <processButtonEvents+0x1e8>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	2201      	movs	r2, #1
 8008a80:	731a      	strb	r2, [r3, #12]
    	//Reset btn event flag
    	events->rotaryBtnEvent = false;
		sm->rotaryBtnPressed = true;

    }
}
 8008a82:	e0db      	b.n	8008c3c <processButtonEvents+0x1dc>
    } else if (events->voltageCurrentBtnEvent) {
 8008a84:	4b6f      	ldr	r3, [pc, #444]	; (8008c44 <processButtonEvents+0x1e4>)
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	78db      	ldrb	r3, [r3, #3]
 8008a8a:	b2db      	uxtb	r3, r3
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d008      	beq.n	8008aa2 <processButtonEvents+0x42>
    	events->voltageCurrentBtnEvent = false;
 8008a90:	4b6c      	ldr	r3, [pc, #432]	; (8008c44 <processButtonEvents+0x1e4>)
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	2200      	movs	r2, #0
 8008a96:	70da      	strb	r2, [r3, #3]
    	sm->voltageCurrentBtnPressed = true;
 8008a98:	4b6b      	ldr	r3, [pc, #428]	; (8008c48 <processButtonEvents+0x1e8>)
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	2201      	movs	r2, #1
 8008a9e:	73da      	strb	r2, [r3, #15]
}
 8008aa0:	e0cc      	b.n	8008c3c <processButtonEvents+0x1dc>
    } else if (events->voltageCurrentBtnLongEvent) {
 8008aa2:	4b68      	ldr	r3, [pc, #416]	; (8008c44 <processButtonEvents+0x1e4>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	791b      	ldrb	r3, [r3, #4]
 8008aa8:	b2db      	uxtb	r3, r3
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d019      	beq.n	8008ae2 <processButtonEvents+0x82>
       	events->voltageCurrentBtnLongEvent = false;
 8008aae:	4b65      	ldr	r3, [pc, #404]	; (8008c44 <processButtonEvents+0x1e4>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	711a      	strb	r2, [r3, #4]
       	sm->voltageCurrentBtnLongPressed = true;
 8008ab6:	4b64      	ldr	r3, [pc, #400]	; (8008c48 <processButtonEvents+0x1e8>)
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	2201      	movs	r2, #1
 8008abc:	741a      	strb	r2, [r3, #16]
       	if (sm->pwrMode == MODE_FIXED) {
 8008abe:	4b62      	ldr	r3, [pc, #392]	; (8008c48 <processButtonEvents+0x1e8>)
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	2232      	movs	r2, #50	; 0x32
 8008ac4:	5c9b      	ldrb	r3, [r3, r2]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d105      	bne.n	8008ad6 <processButtonEvents+0x76>
       		sm->pwrMode = MODE_APDO;
 8008aca:	4b5f      	ldr	r3, [pc, #380]	; (8008c48 <processButtonEvents+0x1e8>)
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	2232      	movs	r2, #50	; 0x32
 8008ad0:	2101      	movs	r1, #1
 8008ad2:	5499      	strb	r1, [r3, r2]
}
 8008ad4:	e0b2      	b.n	8008c3c <processButtonEvents+0x1dc>
       		sm->pwrMode = MODE_FIXED;
 8008ad6:	4b5c      	ldr	r3, [pc, #368]	; (8008c48 <processButtonEvents+0x1e8>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	2232      	movs	r2, #50	; 0x32
 8008adc:	2100      	movs	r1, #0
 8008ade:	5499      	strb	r1, [r3, r2]
}
 8008ae0:	e0ac      	b.n	8008c3c <processButtonEvents+0x1dc>
    } else if (events->lockBtnEvent) {
 8008ae2:	4b58      	ldr	r3, [pc, #352]	; (8008c44 <processButtonEvents+0x1e4>)
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	785b      	ldrb	r3, [r3, #1]
 8008ae8:	b2db      	uxtb	r3, r3
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d04a      	beq.n	8008b84 <processButtonEvents+0x124>
    	events->lockBtnEvent = false;
 8008aee:	4b55      	ldr	r3, [pc, #340]	; (8008c44 <processButtonEvents+0x1e4>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	2200      	movs	r2, #0
 8008af4:	705a      	strb	r2, [r3, #1]
    	if (sm->lockMode == UNLOCKED) {
 8008af6:	4b54      	ldr	r3, [pc, #336]	; (8008c48 <processButtonEvents+0x1e8>)
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	2231      	movs	r2, #49	; 0x31
 8008afc:	5c9b      	ldrb	r3, [r3, r2]
 8008afe:	2b01      	cmp	r3, #1
 8008b00:	d000      	beq.n	8008b04 <processButtonEvents+0xa4>
 8008b02:	e09b      	b.n	8008c3c <processButtonEvents+0x1dc>
    		sm->lockBtnPressed = true;
 8008b04:	4b50      	ldr	r3, [pc, #320]	; (8008c48 <processButtonEvents+0x1e8>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	2201      	movs	r2, #1
 8008b0a:	735a      	strb	r2, [r3, #13]
			switch(sm->OCPMode) {
 8008b0c:	4b4e      	ldr	r3, [pc, #312]	; (8008c48 <processButtonEvents+0x1e8>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	2230      	movs	r2, #48	; 0x30
 8008b12:	5c9b      	ldrb	r3, [r3, r2]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d002      	beq.n	8008b1e <processButtonEvents+0xbe>
 8008b18:	2b01      	cmp	r3, #1
 8008b1a:	d027      	beq.n	8008b6c <processButtonEvents+0x10c>
}
 8008b1c:	e08e      	b.n	8008c3c <processButtonEvents+0x1dc>
					sm->OCPMode = OCP_ENABLED;
 8008b1e:	4b4a      	ldr	r3, [pc, #296]	; (8008c48 <processButtonEvents+0x1e8>)
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	2230      	movs	r2, #48	; 0x30
 8008b24:	2101      	movs	r1, #1
 8008b26:	5499      	strb	r1, [r3, r2]
					int isense_Vtrip_mV = (dhandle->currentSet *G_SENSE*R_SENSE_MOHMS)/1000; // mV  (mA * mOhms * Gain)
 8008b28:	4b48      	ldr	r3, [pc, #288]	; (8008c4c <processButtonEvents+0x1ec>)
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	685a      	ldr	r2, [r3, #4]
 8008b2e:	0013      	movs	r3, r2
 8008b30:	009b      	lsls	r3, r3, #2
 8008b32:	189b      	adds	r3, r3, r2
 8008b34:	011a      	lsls	r2, r3, #4
 8008b36:	1ad2      	subs	r2, r2, r3
 8008b38:	00d3      	lsls	r3, r2, #3
 8008b3a:	001a      	movs	r2, r3
 8008b3c:	23fa      	movs	r3, #250	; 0xfa
 8008b3e:	0099      	lsls	r1, r3, #2
 8008b40:	0010      	movs	r0, r2
 8008b42:	f7fd fb69 	bl	8006218 <__udivsi3>
 8008b46:	0003      	movs	r3, r0
 8008b48:	607b      	str	r3, [r7, #4]
					int isense_rawADCtrip= (isense_Vtrip_mV *4095) / VDDA_APPLI; //value for AWD treshold
 8008b4a:	687a      	ldr	r2, [r7, #4]
 8008b4c:	0013      	movs	r3, r2
 8008b4e:	031b      	lsls	r3, r3, #12
 8008b50:	1a9b      	subs	r3, r3, r2
 8008b52:	493f      	ldr	r1, [pc, #252]	; (8008c50 <processButtonEvents+0x1f0>)
 8008b54:	0018      	movs	r0, r3
 8008b56:	f7fd fbe9 	bl	800632c <__divsi3>
 8008b5a:	0003      	movs	r3, r0
 8008b5c:	603b      	str	r3, [r7, #0]
					Update_AWD_Thresholds(0, isense_rawADCtrip, ADC_ANALOGWATCHDOG_2);
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	4a3c      	ldr	r2, [pc, #240]	; (8008c54 <processButtonEvents+0x1f4>)
 8008b62:	0019      	movs	r1, r3
 8008b64:	2000      	movs	r0, #0
 8008b66:	f7ff fd73 	bl	8008650 <Update_AWD_Thresholds>
					break;
 8008b6a:	e067      	b.n	8008c3c <processButtonEvents+0x1dc>
					sm->OCPMode = OCP_DISABLED;
 8008b6c:	4b36      	ldr	r3, [pc, #216]	; (8008c48 <processButtonEvents+0x1e8>)
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	2230      	movs	r2, #48	; 0x30
 8008b72:	2100      	movs	r1, #0
 8008b74:	5499      	strb	r1, [r3, r2]
					Update_AWD_Thresholds(0, OCP_DISABLED_HT, ADC_ANALOGWATCHDOG_2);
 8008b76:	4a37      	ldr	r2, [pc, #220]	; (8008c54 <processButtonEvents+0x1f4>)
 8008b78:	4b37      	ldr	r3, [pc, #220]	; (8008c58 <processButtonEvents+0x1f8>)
 8008b7a:	0019      	movs	r1, r3
 8008b7c:	2000      	movs	r0, #0
 8008b7e:	f7ff fd67 	bl	8008650 <Update_AWD_Thresholds>
					break;
 8008b82:	e05b      	b.n	8008c3c <processButtonEvents+0x1dc>
    } else if (events->lockBtnLongEvent) {
 8008b84:	4b2f      	ldr	r3, [pc, #188]	; (8008c44 <processButtonEvents+0x1e4>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	789b      	ldrb	r3, [r3, #2]
 8008b8a:	b2db      	uxtb	r3, r3
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d046      	beq.n	8008c1e <processButtonEvents+0x1be>
    	events->lockBtnLongEvent = false;
 8008b90:	4b2c      	ldr	r3, [pc, #176]	; (8008c44 <processButtonEvents+0x1e4>)
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	2200      	movs	r2, #0
 8008b96:	709a      	strb	r2, [r3, #2]
    	sm->lockBtnLongPressed = true;
 8008b98:	4b2b      	ldr	r3, [pc, #172]	; (8008c48 <processButtonEvents+0x1e8>)
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	2201      	movs	r2, #1
 8008b9e:	739a      	strb	r2, [r3, #14]
    	if (sm->lockMode == LOCKED) {
 8008ba0:	4b29      	ldr	r3, [pc, #164]	; (8008c48 <processButtonEvents+0x1e8>)
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	2231      	movs	r2, #49	; 0x31
 8008ba6:	5c9b      	ldrb	r3, [r3, r2]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d11c      	bne.n	8008be6 <processButtonEvents+0x186>
    		sm->lockMode = UNLOCKED;
 8008bac:	4b26      	ldr	r3, [pc, #152]	; (8008c48 <processButtonEvents+0x1e8>)
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	2231      	movs	r2, #49	; 0x31
 8008bb2:	2101      	movs	r1, #1
 8008bb4:	5499      	strb	r1, [r3, r2]
    		HAL_GPIO_WritePin(LED_LOCK_GPIO_Port, LED_LOCK_Pin, GPIO_PIN_RESET);
 8008bb6:	4b29      	ldr	r3, [pc, #164]	; (8008c5c <processButtonEvents+0x1fc>)
 8008bb8:	2200      	movs	r2, #0
 8008bba:	2120      	movs	r1, #32
 8008bbc:	0018      	movs	r0, r3
 8008bbe:	f006 f9ff 	bl	800efc0 <HAL_GPIO_WritePin>
    		EXTI->IMR1 |= EXTI_IMR1_IM8; //unmask ENCbtn
 8008bc2:	4a27      	ldr	r2, [pc, #156]	; (8008c60 <processButtonEvents+0x200>)
 8008bc4:	2380      	movs	r3, #128	; 0x80
 8008bc6:	58d3      	ldr	r3, [r2, r3]
 8008bc8:	4925      	ldr	r1, [pc, #148]	; (8008c60 <processButtonEvents+0x200>)
 8008bca:	2280      	movs	r2, #128	; 0x80
 8008bcc:	0052      	lsls	r2, r2, #1
 8008bce:	4313      	orrs	r3, r2
 8008bd0:	2280      	movs	r2, #128	; 0x80
 8008bd2:	508b      	str	r3, [r1, r2]
    		EXTI->IMR1 |= EXTI_IMR1_IM2; //unmask SW1 I/V
 8008bd4:	4a22      	ldr	r2, [pc, #136]	; (8008c60 <processButtonEvents+0x200>)
 8008bd6:	2380      	movs	r3, #128	; 0x80
 8008bd8:	58d3      	ldr	r3, [r2, r3]
 8008bda:	4921      	ldr	r1, [pc, #132]	; (8008c60 <processButtonEvents+0x200>)
 8008bdc:	2204      	movs	r2, #4
 8008bde:	4313      	orrs	r3, r2
 8008be0:	2280      	movs	r2, #128	; 0x80
 8008be2:	508b      	str	r3, [r1, r2]
}
 8008be4:	e02a      	b.n	8008c3c <processButtonEvents+0x1dc>
    		sm->lockMode = LOCKED;
 8008be6:	4b18      	ldr	r3, [pc, #96]	; (8008c48 <processButtonEvents+0x1e8>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	2231      	movs	r2, #49	; 0x31
 8008bec:	2100      	movs	r1, #0
 8008bee:	5499      	strb	r1, [r3, r2]
    		HAL_GPIO_WritePin(LED_LOCK_GPIO_Port, LED_LOCK_Pin, GPIO_PIN_SET);
 8008bf0:	4b1a      	ldr	r3, [pc, #104]	; (8008c5c <processButtonEvents+0x1fc>)
 8008bf2:	2201      	movs	r2, #1
 8008bf4:	2120      	movs	r1, #32
 8008bf6:	0018      	movs	r0, r3
 8008bf8:	f006 f9e2 	bl	800efc0 <HAL_GPIO_WritePin>
    		EXTI->IMR1 &= ~(EXTI_IMR1_IM2); // mask SW1 I/V
 8008bfc:	4a18      	ldr	r2, [pc, #96]	; (8008c60 <processButtonEvents+0x200>)
 8008bfe:	2380      	movs	r3, #128	; 0x80
 8008c00:	58d3      	ldr	r3, [r2, r3]
 8008c02:	4917      	ldr	r1, [pc, #92]	; (8008c60 <processButtonEvents+0x200>)
 8008c04:	2204      	movs	r2, #4
 8008c06:	4393      	bics	r3, r2
 8008c08:	2280      	movs	r2, #128	; 0x80
 8008c0a:	508b      	str	r3, [r1, r2]
    		EXTI->IMR1 &= ~(EXTI_IMR1_IM8); // mask ENCbtnt
 8008c0c:	4a14      	ldr	r2, [pc, #80]	; (8008c60 <processButtonEvents+0x200>)
 8008c0e:	2380      	movs	r3, #128	; 0x80
 8008c10:	58d3      	ldr	r3, [r2, r3]
 8008c12:	4913      	ldr	r1, [pc, #76]	; (8008c60 <processButtonEvents+0x200>)
 8008c14:	4a13      	ldr	r2, [pc, #76]	; (8008c64 <processButtonEvents+0x204>)
 8008c16:	4013      	ands	r3, r2
 8008c18:	2280      	movs	r2, #128	; 0x80
 8008c1a:	508b      	str	r3, [r1, r2]
}
 8008c1c:	e00e      	b.n	8008c3c <processButtonEvents+0x1dc>
    } else if (events->rotaryBtnEvent) {
 8008c1e:	4b09      	ldr	r3, [pc, #36]	; (8008c44 <processButtonEvents+0x1e4>)
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	795b      	ldrb	r3, [r3, #5]
 8008c24:	b2db      	uxtb	r3, r3
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d008      	beq.n	8008c3c <processButtonEvents+0x1dc>
    	events->rotaryBtnEvent = false;
 8008c2a:	4b06      	ldr	r3, [pc, #24]	; (8008c44 <processButtonEvents+0x1e4>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	715a      	strb	r2, [r3, #5]
		sm->rotaryBtnPressed = true;
 8008c32:	4b05      	ldr	r3, [pc, #20]	; (8008c48 <processButtonEvents+0x1e8>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	2201      	movs	r2, #1
 8008c38:	745a      	strb	r2, [r3, #17]
}
 8008c3a:	e7ff      	b.n	8008c3c <processButtonEvents+0x1dc>
 8008c3c:	46c0      	nop			; (mov r8, r8)
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	b002      	add	sp, #8
 8008c42:	bd80      	pop	{r7, pc}
 8008c44:	200000f0 	.word	0x200000f0
 8008c48:	200000ec 	.word	0x200000ec
 8008c4c:	200000e8 	.word	0x200000e8
 8008c50:	00000ce4 	.word	0x00000ce4
 8008c54:	0017ffff 	.word	0x0017ffff
 8008c58:	00001770 	.word	0x00001770
 8008c5c:	50000800 	.word	0x50000800
 8008c60:	40021800 	.word	0x40021800
 8008c64:	fffffeff 	.word	0xfffffeff

08008c68 <processSystemEvents>:

// Main system event processor that calls specialized handlers
void processSystemEvents(void) {
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	af00      	add	r7, sp, #0
    // Process different event types using specialized functions
    processButtonEvents();
 8008c6c:	f7ff fef8 	bl	8008a60 <processButtonEvents>

    if (events->encoderTurnEvent) {
 8008c70:	4b1d      	ldr	r3, [pc, #116]	; (8008ce8 <processSystemEvents+0x80>)
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	79db      	ldrb	r3, [r3, #7]
 8008c76:	b2db      	uxtb	r3, r3
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d007      	beq.n	8008c8c <processSystemEvents+0x24>
    	sm->encoderTurnedFlag = true;
 8008c7c:	4b1b      	ldr	r3, [pc, #108]	; (8008cec <processSystemEvents+0x84>)
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	2201      	movs	r2, #1
 8008c82:	749a      	strb	r2, [r3, #18]
    	events->encoderTurnEvent = false;
 8008c84:	4b18      	ldr	r3, [pc, #96]	; (8008ce8 <processSystemEvents+0x80>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	71da      	strb	r2, [r3, #7]
    }
    if (events->stateTimeoutEvent) {
 8008c8c:	4b16      	ldr	r3, [pc, #88]	; (8008ce8 <processSystemEvents+0x80>)
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	7a5b      	ldrb	r3, [r3, #9]
 8008c92:	b2db      	uxtb	r3, r3
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d007      	beq.n	8008ca8 <processSystemEvents+0x40>
		sm->stateTimeoutFlag= true;
 8008c98:	4b14      	ldr	r3, [pc, #80]	; (8008cec <processSystemEvents+0x84>)
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	2201      	movs	r2, #1
 8008c9e:	74da      	strb	r2, [r3, #19]
		events->stateTimeoutEvent = false;
 8008ca0:	4b11      	ldr	r3, [pc, #68]	; (8008ce8 <processSystemEvents+0x80>)
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	725a      	strb	r2, [r3, #9]
	}
	if (events->periodicCheckEvent) {
 8008ca8:	4b0f      	ldr	r3, [pc, #60]	; (8008ce8 <processSystemEvents+0x80>)
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	7a1b      	ldrb	r3, [r3, #8]
 8008cae:	b2db      	uxtb	r3, r3
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d007      	beq.n	8008cc4 <processSystemEvents+0x5c>
		sm->periodicCheckFlag= true;
 8008cb4:	4b0d      	ldr	r3, [pc, #52]	; (8008cec <processSystemEvents+0x84>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	2201      	movs	r2, #1
 8008cba:	751a      	strb	r2, [r3, #20]
		events->periodicCheckEvent = false;
 8008cbc:	4b0a      	ldr	r3, [pc, #40]	; (8008ce8 <processSystemEvents+0x80>)
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	721a      	strb	r2, [r3, #8]
	}
    // Process AWDG events
    if (events->awdgEvent) {
 8008cc4:	4b08      	ldr	r3, [pc, #32]	; (8008ce8 <processSystemEvents+0x80>)
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	7a9b      	ldrb	r3, [r3, #10]
 8008cca:	b2db      	uxtb	r3, r3
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d007      	beq.n	8008ce0 <processSystemEvents+0x78>
        events->awdgEvent = false;
 8008cd0:	4b05      	ldr	r3, [pc, #20]	; (8008ce8 <processSystemEvents+0x80>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	729a      	strb	r2, [r3, #10]
        sm->awdgTriggeredFlag = true;
 8008cd8:	4b04      	ldr	r3, [pc, #16]	; (8008cec <processSystemEvents+0x84>)
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	2201      	movs	r2, #1
 8008cde:	755a      	strb	r2, [r3, #21]
    }
}
 8008ce0:	46c0      	nop			; (mov r8, r8)
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	bd80      	pop	{r7, pc}
 8008ce6:	46c0      	nop			; (mov r8, r8)
 8008ce8:	200000f0 	.word	0x200000f0
 8008cec:	200000ec 	.word	0x200000ec

08008cf0 <handleCOMportstatus>:

void handleCOMportstatus(uint8_t host_com_port_open){
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	b082      	sub	sp, #8
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	0002      	movs	r2, r0
 8008cf8:	1dfb      	adds	r3, r7, #7
 8008cfa:	701a      	strb	r2, [r3, #0]
	 static bool entryDone = false;
	 if (host_com_port_open == 1 && !entryDone) {
 8008cfc:	1dfb      	adds	r3, r7, #7
 8008cfe:	781b      	ldrb	r3, [r3, #0]
 8008d00:	2b01      	cmp	r3, #1
 8008d02:	d139      	bne.n	8008d78 <handleCOMportstatus+0x88>
 8008d04:	4b39      	ldr	r3, [pc, #228]	; (8008dec <handleCOMportstatus+0xfc>)
 8008d06:	781b      	ldrb	r3, [r3, #0]
 8008d08:	2201      	movs	r2, #1
 8008d0a:	4053      	eors	r3, r2
 8008d0c:	b2db      	uxtb	r3, r3
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d032      	beq.n	8008d78 <handleCOMportstatus+0x88>
		 //Set COM state to OPEN
		 sm->comState = STATE_OPEN;
 8008d12:	4b37      	ldr	r3, [pc, #220]	; (8008df0 <handleCOMportstatus+0x100>)
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	2200      	movs	r2, #0
 8008d18:	709a      	strb	r2, [r3, #2]
		 //Set default state timeout to 4000;
		 sm->timeoutCounter = 4000;
 8008d1a:	4b35      	ldr	r3, [pc, #212]	; (8008df0 <handleCOMportstatus+0x100>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	22fa      	movs	r2, #250	; 0xfa
 8008d20:	0112      	lsls	r2, r2, #4
 8008d22:	609a      	str	r2, [r3, #8]

		 //Drive lock LED
		 HAL_GPIO_WritePin(LED_LOCK_GPIO_Port, LED_LOCK_Pin, GPIO_PIN_SET);
 8008d24:	4b33      	ldr	r3, [pc, #204]	; (8008df4 <handleCOMportstatus+0x104>)
 8008d26:	2201      	movs	r2, #1
 8008d28:	2120      	movs	r1, #32
 8008d2a:	0018      	movs	r0, r3
 8008d2c:	f006 f948 	bl	800efc0 <HAL_GPIO_WritePin>

		 //Disable BTN interrupts
		 EXTI->IMR1 &= ~(EXTI_IMR1_IM2); //SW1
 8008d30:	4a31      	ldr	r2, [pc, #196]	; (8008df8 <handleCOMportstatus+0x108>)
 8008d32:	2380      	movs	r3, #128	; 0x80
 8008d34:	58d3      	ldr	r3, [r2, r3]
 8008d36:	4930      	ldr	r1, [pc, #192]	; (8008df8 <handleCOMportstatus+0x108>)
 8008d38:	2204      	movs	r2, #4
 8008d3a:	4393      	bics	r3, r2
 8008d3c:	2280      	movs	r2, #128	; 0x80
 8008d3e:	508b      	str	r3, [r1, r2]
		 EXTI->IMR1 &= ~(EXTI_IMR1_IM4); //SW2
 8008d40:	4a2d      	ldr	r2, [pc, #180]	; (8008df8 <handleCOMportstatus+0x108>)
 8008d42:	2380      	movs	r3, #128	; 0x80
 8008d44:	58d3      	ldr	r3, [r2, r3]
 8008d46:	492c      	ldr	r1, [pc, #176]	; (8008df8 <handleCOMportstatus+0x108>)
 8008d48:	2210      	movs	r2, #16
 8008d4a:	4393      	bics	r3, r2
 8008d4c:	2280      	movs	r2, #128	; 0x80
 8008d4e:	508b      	str	r3, [r1, r2]
		 EXTI->IMR1 &= ~(EXTI_IMR1_IM1); //SW3
 8008d50:	4a29      	ldr	r2, [pc, #164]	; (8008df8 <handleCOMportstatus+0x108>)
 8008d52:	2380      	movs	r3, #128	; 0x80
 8008d54:	58d3      	ldr	r3, [r2, r3]
 8008d56:	4928      	ldr	r1, [pc, #160]	; (8008df8 <handleCOMportstatus+0x108>)
 8008d58:	2202      	movs	r2, #2
 8008d5a:	4393      	bics	r3, r2
 8008d5c:	2280      	movs	r2, #128	; 0x80
 8008d5e:	508b      	str	r3, [r1, r2]
		 EXTI->IMR1 &= ~(EXTI_IMR1_IM8); //ENC btn
 8008d60:	4a25      	ldr	r2, [pc, #148]	; (8008df8 <handleCOMportstatus+0x108>)
 8008d62:	2380      	movs	r3, #128	; 0x80
 8008d64:	58d3      	ldr	r3, [r2, r3]
 8008d66:	4924      	ldr	r1, [pc, #144]	; (8008df8 <handleCOMportstatus+0x108>)
 8008d68:	4a24      	ldr	r2, [pc, #144]	; (8008dfc <handleCOMportstatus+0x10c>)
 8008d6a:	4013      	ands	r3, r2
 8008d6c:	2280      	movs	r2, #128	; 0x80
 8008d6e:	508b      	str	r3, [r1, r2]

		 entryDone = true;
 8008d70:	4b1e      	ldr	r3, [pc, #120]	; (8008dec <handleCOMportstatus+0xfc>)
 8008d72:	2201      	movs	r2, #1
 8008d74:	701a      	strb	r2, [r3, #0]
		 //If COM closed return savely to IDLE
		 sm->currentState = STATE_IDLE;

		 entryDone = false;
	 }
}
 8008d76:	e035      	b.n	8008de4 <handleCOMportstatus+0xf4>
	 } else if (host_com_port_open == 0) {
 8008d78:	1dfb      	adds	r3, r7, #7
 8008d7a:	781b      	ldrb	r3, [r3, #0]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d131      	bne.n	8008de4 <handleCOMportstatus+0xf4>
		 sm->comState = STATE_CLOSED;
 8008d80:	4b1b      	ldr	r3, [pc, #108]	; (8008df0 <handleCOMportstatus+0x100>)
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	2201      	movs	r2, #1
 8008d86:	709a      	strb	r2, [r3, #2]
		 HAL_GPIO_WritePin(LED_LOCK_GPIO_Port, LED_LOCK_Pin, GPIO_PIN_RESET);
 8008d88:	4b1a      	ldr	r3, [pc, #104]	; (8008df4 <handleCOMportstatus+0x104>)
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	2120      	movs	r1, #32
 8008d8e:	0018      	movs	r0, r3
 8008d90:	f006 f916 	bl	800efc0 <HAL_GPIO_WritePin>
		 EXTI->IMR1 |= EXTI_IMR1_IM8; //unmask exti line 8
 8008d94:	4a18      	ldr	r2, [pc, #96]	; (8008df8 <handleCOMportstatus+0x108>)
 8008d96:	2380      	movs	r3, #128	; 0x80
 8008d98:	58d3      	ldr	r3, [r2, r3]
 8008d9a:	4917      	ldr	r1, [pc, #92]	; (8008df8 <handleCOMportstatus+0x108>)
 8008d9c:	2280      	movs	r2, #128	; 0x80
 8008d9e:	0052      	lsls	r2, r2, #1
 8008da0:	4313      	orrs	r3, r2
 8008da2:	2280      	movs	r2, #128	; 0x80
 8008da4:	508b      	str	r3, [r1, r2]
		 EXTI->IMR1 |= EXTI_IMR1_IM4; //unmask exti line 4
 8008da6:	4a14      	ldr	r2, [pc, #80]	; (8008df8 <handleCOMportstatus+0x108>)
 8008da8:	2380      	movs	r3, #128	; 0x80
 8008daa:	58d3      	ldr	r3, [r2, r3]
 8008dac:	4912      	ldr	r1, [pc, #72]	; (8008df8 <handleCOMportstatus+0x108>)
 8008dae:	2210      	movs	r2, #16
 8008db0:	4313      	orrs	r3, r2
 8008db2:	2280      	movs	r2, #128	; 0x80
 8008db4:	508b      	str	r3, [r1, r2]
		 EXTI->IMR1 |= EXTI_IMR1_IM2; //unmask exti line 2
 8008db6:	4a10      	ldr	r2, [pc, #64]	; (8008df8 <handleCOMportstatus+0x108>)
 8008db8:	2380      	movs	r3, #128	; 0x80
 8008dba:	58d3      	ldr	r3, [r2, r3]
 8008dbc:	490e      	ldr	r1, [pc, #56]	; (8008df8 <handleCOMportstatus+0x108>)
 8008dbe:	2204      	movs	r2, #4
 8008dc0:	4313      	orrs	r3, r2
 8008dc2:	2280      	movs	r2, #128	; 0x80
 8008dc4:	508b      	str	r3, [r1, r2]
		 EXTI->IMR1 |= EXTI_IMR1_IM1; //unmask exti line 1
 8008dc6:	4a0c      	ldr	r2, [pc, #48]	; (8008df8 <handleCOMportstatus+0x108>)
 8008dc8:	2380      	movs	r3, #128	; 0x80
 8008dca:	58d3      	ldr	r3, [r2, r3]
 8008dcc:	490a      	ldr	r1, [pc, #40]	; (8008df8 <handleCOMportstatus+0x108>)
 8008dce:	2202      	movs	r2, #2
 8008dd0:	4313      	orrs	r3, r2
 8008dd2:	2280      	movs	r2, #128	; 0x80
 8008dd4:	508b      	str	r3, [r1, r2]
		 sm->currentState = STATE_IDLE;
 8008dd6:	4b06      	ldr	r3, [pc, #24]	; (8008df0 <handleCOMportstatus+0x100>)
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	2202      	movs	r2, #2
 8008ddc:	701a      	strb	r2, [r3, #0]
		 entryDone = false;
 8008dde:	4b03      	ldr	r3, [pc, #12]	; (8008dec <handleCOMportstatus+0xfc>)
 8008de0:	2200      	movs	r2, #0
 8008de2:	701a      	strb	r2, [r3, #0]
}
 8008de4:	46c0      	nop			; (mov r8, r8)
 8008de6:	46bd      	mov	sp, r7
 8008de8:	b002      	add	sp, #8
 8008dea:	bd80      	pop	{r7, pc}
 8008dec:	200005b8 	.word	0x200005b8
 8008df0:	200000ec 	.word	0x200000ec
 8008df4:	50000800 	.word	0x50000800
 8008df8:	40021800 	.word	0x40021800
 8008dfc:	fffffeff 	.word	0xfffffeff

08008e00 <cleanString>:
void cleanString(const char* input, char* output, const char* delimiter) {
 8008e00:	b590      	push	{r4, r7, lr}
 8008e02:	b0a7      	sub	sp, #156	; 0x9c
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	60f8      	str	r0, [r7, #12]
 8008e08:	60b9      	str	r1, [r7, #8]
 8008e0a:	607a      	str	r2, [r7, #4]
    char temp[128];  // Temporary buffer for safe modification
    strncpy(temp, input, sizeof(temp) - 1);
 8008e0c:	68f9      	ldr	r1, [r7, #12]
 8008e0e:	2414      	movs	r4, #20
 8008e10:	193b      	adds	r3, r7, r4
 8008e12:	227f      	movs	r2, #127	; 0x7f
 8008e14:	0018      	movs	r0, r3
 8008e16:	f01e fc99 	bl	802774c <strncpy>
    temp[sizeof(temp) - 1] = '\0';  // Ensure null-termination
 8008e1a:	0020      	movs	r0, r4
 8008e1c:	183b      	adds	r3, r7, r0
 8008e1e:	227f      	movs	r2, #127	; 0x7f
 8008e20:	2100      	movs	r1, #0
 8008e22:	5499      	strb	r1, [r3, r2]

    char* token = strtok(temp, delimiter);
 8008e24:	687a      	ldr	r2, [r7, #4]
 8008e26:	183b      	adds	r3, r7, r0
 8008e28:	0011      	movs	r1, r2
 8008e2a:	0018      	movs	r0, r3
 8008e2c:	f01e fca2 	bl	8027774 <strtok>
 8008e30:	0003      	movs	r3, r0
 8008e32:	2294      	movs	r2, #148	; 0x94
 8008e34:	18ba      	adds	r2, r7, r2
 8008e36:	6013      	str	r3, [r2, #0]
    output[0] = '\0';  // Start with an empty output string
 8008e38:	68bb      	ldr	r3, [r7, #8]
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	701a      	strb	r2, [r3, #0]

    while (token != NULL) {
 8008e3e:	e00f      	b.n	8008e60 <cleanString+0x60>
        strcat(output, token);  // Append token to output
 8008e40:	2494      	movs	r4, #148	; 0x94
 8008e42:	193b      	adds	r3, r7, r4
 8008e44:	681a      	ldr	r2, [r3, #0]
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	0011      	movs	r1, r2
 8008e4a:	0018      	movs	r0, r3
 8008e4c:	f01e fc60 	bl	8027710 <strcat>
        token = strtok(NULL, delimiter);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	0019      	movs	r1, r3
 8008e54:	2000      	movs	r0, #0
 8008e56:	f01e fc8d 	bl	8027774 <strtok>
 8008e5a:	0003      	movs	r3, r0
 8008e5c:	193a      	adds	r2, r7, r4
 8008e5e:	6013      	str	r3, [r2, #0]
    while (token != NULL) {
 8008e60:	2394      	movs	r3, #148	; 0x94
 8008e62:	18fb      	adds	r3, r7, r3
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d1ea      	bne.n	8008e40 <cleanString+0x40>
    }
}
 8008e6a:	46c0      	nop			; (mov r8, r8)
 8008e6c:	46c0      	nop			; (mov r8, r8)
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	b027      	add	sp, #156	; 0x9c
 8008e72:	bd90      	pop	{r4, r7, pc}

08008e74 <processUSBCommand>:

void processUSBCommand(uint8_t* command, uint32_t length)
{
 8008e74:	b5b0      	push	{r4, r5, r7, lr}
 8008e76:	b0bc      	sub	sp, #240	; 0xf0
 8008e78:	af02      	add	r7, sp, #8
 8008e7a:	6078      	str	r0, [r7, #4]
 8008e7c:	6039      	str	r1, [r7, #0]
	// Null-terminate the command to ensure string functions work properly
	command[length] = '\0';
 8008e7e:	687a      	ldr	r2, [r7, #4]
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	18d3      	adds	r3, r2, r3
 8008e84:	2200      	movs	r2, #0
 8008e86:	701a      	strb	r2, [r3, #0]

	// Make a copy for tokenization
	char cmd_copy[64] = {0};
 8008e88:	2488      	movs	r4, #136	; 0x88
 8008e8a:	193b      	adds	r3, r7, r4
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	601a      	str	r2, [r3, #0]
 8008e90:	3304      	adds	r3, #4
 8008e92:	223c      	movs	r2, #60	; 0x3c
 8008e94:	2100      	movs	r1, #0
 8008e96:	0018      	movs	r0, r3
 8008e98:	f01e fc32 	bl	8027700 <memset>
	strncpy(cmd_copy, (char*)command, sizeof(cmd_copy)-1);
 8008e9c:	6879      	ldr	r1, [r7, #4]
 8008e9e:	193b      	adds	r3, r7, r4
 8008ea0:	223f      	movs	r2, #63	; 0x3f
 8008ea2:	0018      	movs	r0, r3
 8008ea4:	f01e fc52 	bl	802774c <strncpy>

	// Clear white spaces..
	char cmd_trimmed[64];
	cleanString(cmd_copy, cmd_trimmed, " ");
 8008ea8:	4ade      	ldr	r2, [pc, #888]	; (8009224 <processUSBCommand+0x3b0>)
 8008eaa:	2548      	movs	r5, #72	; 0x48
 8008eac:	1979      	adds	r1, r7, r5
 8008eae:	193b      	adds	r3, r7, r4
 8008eb0:	0018      	movs	r0, r3
 8008eb2:	f7ff ffa5 	bl	8008e00 <cleanString>

	// Extract command part (everything up to : )
	char* cmd_part = strtok(cmd_trimmed, ":");
 8008eb6:	4adc      	ldr	r2, [pc, #880]	; (8009228 <processUSBCommand+0x3b4>)
 8008eb8:	197b      	adds	r3, r7, r5
 8008eba:	0011      	movs	r1, r2
 8008ebc:	0018      	movs	r0, r3
 8008ebe:	f01e fc59 	bl	8027774 <strtok>
 8008ec2:	0003      	movs	r3, r0
 8008ec4:	22e0      	movs	r2, #224	; 0xe0
 8008ec6:	18b9      	adds	r1, r7, r2
 8008ec8:	600b      	str	r3, [r1, #0]
	char* params = NULL; // extracts the part after "numbers"
 8008eca:	2300      	movs	r3, #0
 8008ecc:	24e4      	movs	r4, #228	; 0xe4
 8008ece:	1939      	adds	r1, r7, r4
 8008ed0:	600b      	str	r3, [r1, #0]

	// Parameters start after the delimiter
	if (cmd_part != NULL && strlen(cmd_part) < length) {
 8008ed2:	18bb      	adds	r3, r7, r2
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d010      	beq.n	8008efc <processUSBCommand+0x88>
 8008eda:	18bb      	adds	r3, r7, r2
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	0018      	movs	r0, r3
 8008ee0:	f7fd f97e 	bl	80061e0 <strlen>
 8008ee4:	0002      	movs	r2, r0
 8008ee6:	683b      	ldr	r3, [r7, #0]
 8008ee8:	4293      	cmp	r3, r2
 8008eea:	d907      	bls.n	8008efc <processUSBCommand+0x88>
		params = strtok(NULL, ":");  // Get remaining part after ':'
 8008eec:	4bce      	ldr	r3, [pc, #824]	; (8009228 <processUSBCommand+0x3b4>)
 8008eee:	0019      	movs	r1, r3
 8008ef0:	2000      	movs	r0, #0
 8008ef2:	f01e fc3f 	bl	8027774 <strtok>
 8008ef6:	0003      	movs	r3, r0
 8008ef8:	193a      	adds	r2, r7, r4
 8008efa:	6013      	str	r3, [r2, #0]

	//Create buffer for response
	char response[64];

	//Process commands
    if (strcmp(cmd_part, "OCP1") == 0)
 8008efc:	4acb      	ldr	r2, [pc, #812]	; (800922c <processUSBCommand+0x3b8>)
 8008efe:	23e0      	movs	r3, #224	; 0xe0
 8008f00:	18fb      	adds	r3, r7, r3
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	0011      	movs	r1, r2
 8008f06:	0018      	movs	r0, r3
 8008f08:	f7fd f960 	bl	80061cc <strcmp>
 8008f0c:	1e03      	subs	r3, r0, #0
 8008f0e:	d133      	bne.n	8008f78 <processUSBCommand+0x104>
    {
    	snprintf(response, sizeof(response), "OCP enabled\r\n");
 8008f10:	4ac7      	ldr	r2, [pc, #796]	; (8009230 <processUSBCommand+0x3bc>)
 8008f12:	2308      	movs	r3, #8
 8008f14:	18fb      	adds	r3, r7, r3
 8008f16:	2140      	movs	r1, #64	; 0x40
 8008f18:	0018      	movs	r0, r3
 8008f1a:	f01e fb51 	bl	80275c0 <sniprintf>

        sm->OCPMode = OCP_ENABLED;
 8008f1e:	4bc5      	ldr	r3, [pc, #788]	; (8009234 <processUSBCommand+0x3c0>)
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	2230      	movs	r2, #48	; 0x30
 8008f24:	2101      	movs	r1, #1
 8008f26:	5499      	strb	r1, [r3, r2]

		//Update AWD limits
		int isense_Vtrip_mV = (dhandle->currentSet *G_SENSE*R_SENSE_MOHMS)/1000; // mV  (mA * mOhms * Gain)
 8008f28:	4bc3      	ldr	r3, [pc, #780]	; (8009238 <processUSBCommand+0x3c4>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	685a      	ldr	r2, [r3, #4]
 8008f2e:	0013      	movs	r3, r2
 8008f30:	009b      	lsls	r3, r3, #2
 8008f32:	189b      	adds	r3, r3, r2
 8008f34:	011a      	lsls	r2, r3, #4
 8008f36:	1ad2      	subs	r2, r2, r3
 8008f38:	00d3      	lsls	r3, r2, #3
 8008f3a:	001a      	movs	r2, r3
 8008f3c:	23fa      	movs	r3, #250	; 0xfa
 8008f3e:	0099      	lsls	r1, r3, #2
 8008f40:	0010      	movs	r0, r2
 8008f42:	f7fd f969 	bl	8006218 <__udivsi3>
 8008f46:	0003      	movs	r3, r0
 8008f48:	22cc      	movs	r2, #204	; 0xcc
 8008f4a:	18b9      	adds	r1, r7, r2
 8008f4c:	600b      	str	r3, [r1, #0]
		int isense_rawADCtrip= (isense_Vtrip_mV *4095) / VDDA_APPLI; //value for AWD treshold
 8008f4e:	18bb      	adds	r3, r7, r2
 8008f50:	681a      	ldr	r2, [r3, #0]
 8008f52:	0013      	movs	r3, r2
 8008f54:	031b      	lsls	r3, r3, #12
 8008f56:	1a9b      	subs	r3, r3, r2
 8008f58:	49b8      	ldr	r1, [pc, #736]	; (800923c <processUSBCommand+0x3c8>)
 8008f5a:	0018      	movs	r0, r3
 8008f5c:	f7fd f9e6 	bl	800632c <__divsi3>
 8008f60:	0003      	movs	r3, r0
 8008f62:	22c8      	movs	r2, #200	; 0xc8
 8008f64:	18b9      	adds	r1, r7, r2
 8008f66:	600b      	str	r3, [r1, #0]
		Update_AWD_Thresholds(0, isense_rawADCtrip, ADC_ANALOGWATCHDOG_2);
 8008f68:	18bb      	adds	r3, r7, r2
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	4ab4      	ldr	r2, [pc, #720]	; (8009240 <processUSBCommand+0x3cc>)
 8008f6e:	0019      	movs	r1, r3
 8008f70:	2000      	movs	r0, #0
 8008f72:	f7ff fb6d 	bl	8008650 <Update_AWD_Thresholds>
 8008f76:	e267      	b.n	8009448 <processUSBCommand+0x5d4>
    }
    else if (strcmp(cmd_part, "OCP0") == 0)
 8008f78:	4ab2      	ldr	r2, [pc, #712]	; (8009244 <processUSBCommand+0x3d0>)
 8008f7a:	23e0      	movs	r3, #224	; 0xe0
 8008f7c:	18fb      	adds	r3, r7, r3
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	0011      	movs	r1, r2
 8008f82:	0018      	movs	r0, r3
 8008f84:	f7fd f922 	bl	80061cc <strcmp>
 8008f88:	1e03      	subs	r3, r0, #0
 8008f8a:	d112      	bne.n	8008fb2 <processUSBCommand+0x13e>
    {
    	snprintf(response, sizeof(response), "OCP disabled\r\n");
 8008f8c:	4aae      	ldr	r2, [pc, #696]	; (8009248 <processUSBCommand+0x3d4>)
 8008f8e:	2308      	movs	r3, #8
 8008f90:	18fb      	adds	r3, r7, r3
 8008f92:	2140      	movs	r1, #64	; 0x40
 8008f94:	0018      	movs	r0, r3
 8008f96:	f01e fb13 	bl	80275c0 <sniprintf>

        sm->OCPMode = OCP_DISABLED;
 8008f9a:	4ba6      	ldr	r3, [pc, #664]	; (8009234 <processUSBCommand+0x3c0>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	2230      	movs	r2, #48	; 0x30
 8008fa0:	2100      	movs	r1, #0
 8008fa2:	5499      	strb	r1, [r3, r2]
		//Update AWD limits
		Update_AWD_Thresholds(0, OCP_DISABLED_HT, ADC_ANALOGWATCHDOG_2);
 8008fa4:	4aa6      	ldr	r2, [pc, #664]	; (8009240 <processUSBCommand+0x3cc>)
 8008fa6:	4ba9      	ldr	r3, [pc, #676]	; (800924c <processUSBCommand+0x3d8>)
 8008fa8:	0019      	movs	r1, r3
 8008faa:	2000      	movs	r0, #0
 8008fac:	f7ff fb50 	bl	8008650 <Update_AWD_Thresholds>
 8008fb0:	e24a      	b.n	8009448 <processUSBCommand+0x5d4>
    }
    else if (strcmp(cmd_part, "VSET1") == 0)
 8008fb2:	4aa7      	ldr	r2, [pc, #668]	; (8009250 <processUSBCommand+0x3dc>)
 8008fb4:	23e0      	movs	r3, #224	; 0xe0
 8008fb6:	18fb      	adds	r3, r7, r3
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	0011      	movs	r1, r2
 8008fbc:	0018      	movs	r0, r3
 8008fbe:	f7fd f905 	bl	80061cc <strcmp>
 8008fc2:	1e03      	subs	r3, r0, #0
 8008fc4:	d151      	bne.n	800906a <processUSBCommand+0x1f6>
    {
    	sm->rotaryBtnPressed = true;
 8008fc6:	4b9b      	ldr	r3, [pc, #620]	; (8009234 <processUSBCommand+0x3c0>)
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	2201      	movs	r2, #1
 8008fcc:	745a      	strb	r2, [r3, #17]
    	sm->setValueMode = SET_VOLTAGE;
 8008fce:	4b99      	ldr	r3, [pc, #612]	; (8009234 <processUSBCommand+0x3c0>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	2234      	movs	r2, #52	; 0x34
 8008fd4:	2100      	movs	r1, #0
 8008fd6:	5499      	strb	r1, [r3, r2]

    	uint32_t voltage = atof(params)*100; // Convert float to uint (also V to centivolts)
 8008fd8:	23e4      	movs	r3, #228	; 0xe4
 8008fda:	18fb      	adds	r3, r7, r3
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	0018      	movs	r0, r3
 8008fe0:	f01d fb36 	bl	8026650 <atof>
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	4b9b      	ldr	r3, [pc, #620]	; (8009254 <processUSBCommand+0x3e0>)
 8008fe8:	f7fe fb80 	bl	80076ec <__aeabi_dmul>
 8008fec:	0002      	movs	r2, r0
 8008fee:	000b      	movs	r3, r1
 8008ff0:	0010      	movs	r0, r2
 8008ff2:	0019      	movs	r1, r3
 8008ff4:	f7fd fae4 	bl	80065c0 <__aeabi_d2uiz>
 8008ff8:	0003      	movs	r3, r0
 8008ffa:	21d0      	movs	r1, #208	; 0xd0
 8008ffc:	187a      	adds	r2, r7, r1
 8008ffe:	6013      	str	r3, [r2, #0]

    	if (dhandle->voltageMin < voltage && voltage < dhandle->voltageMax) {
 8009000:	4b8d      	ldr	r3, [pc, #564]	; (8009238 <processUSBCommand+0x3c4>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	695b      	ldr	r3, [r3, #20]
 8009006:	187a      	adds	r2, r7, r1
 8009008:	6812      	ldr	r2, [r2, #0]
 800900a:	429a      	cmp	r2, r3
 800900c:	d925      	bls.n	800905a <processUSBCommand+0x1e6>
 800900e:	4b8a      	ldr	r3, [pc, #552]	; (8009238 <processUSBCommand+0x3c4>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	699b      	ldr	r3, [r3, #24]
 8009014:	187a      	adds	r2, r7, r1
 8009016:	6812      	ldr	r2, [r2, #0]
 8009018:	429a      	cmp	r2, r3
 800901a:	d21e      	bcs.n	800905a <processUSBCommand+0x1e6>
    	   	dhandle->voltageSet = voltage; //save in centivolts
 800901c:	4b86      	ldr	r3, [pc, #536]	; (8009238 <processUSBCommand+0x3c4>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	187a      	adds	r2, r7, r1
 8009022:	6812      	ldr	r2, [r2, #0]
 8009024:	601a      	str	r2, [r3, #0]
    		snprintf(response, sizeof(response), "Voltage set to new value: %lu.%02lu V\r\n", dhandle->voltageSet / 100, dhandle->voltageSet % 100);
 8009026:	4b84      	ldr	r3, [pc, #528]	; (8009238 <processUSBCommand+0x3c4>)
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	2164      	movs	r1, #100	; 0x64
 800902e:	0018      	movs	r0, r3
 8009030:	f7fd f8f2 	bl	8006218 <__udivsi3>
 8009034:	0003      	movs	r3, r0
 8009036:	001c      	movs	r4, r3
 8009038:	4b7f      	ldr	r3, [pc, #508]	; (8009238 <processUSBCommand+0x3c4>)
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	2164      	movs	r1, #100	; 0x64
 8009040:	0018      	movs	r0, r3
 8009042:	f7fd f96f 	bl	8006324 <__aeabi_uidivmod>
 8009046:	000b      	movs	r3, r1
 8009048:	4a83      	ldr	r2, [pc, #524]	; (8009258 <processUSBCommand+0x3e4>)
 800904a:	2108      	movs	r1, #8
 800904c:	1878      	adds	r0, r7, r1
 800904e:	9300      	str	r3, [sp, #0]
 8009050:	0023      	movs	r3, r4
 8009052:	2140      	movs	r1, #64	; 0x40
 8009054:	f01e fab4 	bl	80275c0 <sniprintf>
 8009058:	e1f6      	b.n	8009448 <processUSBCommand+0x5d4>
    	} else {
    		snprintf(response, sizeof(response), "ERROR: Voltage out of bounds\r\n");
 800905a:	4a80      	ldr	r2, [pc, #512]	; (800925c <processUSBCommand+0x3e8>)
 800905c:	2308      	movs	r3, #8
 800905e:	18fb      	adds	r3, r7, r3
 8009060:	2140      	movs	r1, #64	; 0x40
 8009062:	0018      	movs	r0, r3
 8009064:	f01e faac 	bl	80275c0 <sniprintf>
 8009068:	e1ee      	b.n	8009448 <processUSBCommand+0x5d4>
    	}
    }
    else if (strcmp(cmd_part, "TIMEOUT1") == 0)
 800906a:	4a7d      	ldr	r2, [pc, #500]	; (8009260 <processUSBCommand+0x3ec>)
 800906c:	23e0      	movs	r3, #224	; 0xe0
 800906e:	18fb      	adds	r3, r7, r3
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	0011      	movs	r1, r2
 8009074:	0018      	movs	r0, r3
 8009076:	f7fd f8a9 	bl	80061cc <strcmp>
 800907a:	1e03      	subs	r3, r0, #0
 800907c:	d143      	bne.n	8009106 <processUSBCommand+0x292>
	{
		uint32_t ms = atof(params)*1000; // Convert float to uint milliseconds
 800907e:	23e4      	movs	r3, #228	; 0xe4
 8009080:	18fb      	adds	r3, r7, r3
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	0018      	movs	r0, r3
 8009086:	f01d fae3 	bl	8026650 <atof>
 800908a:	2200      	movs	r2, #0
 800908c:	4b75      	ldr	r3, [pc, #468]	; (8009264 <processUSBCommand+0x3f0>)
 800908e:	f7fe fb2d 	bl	80076ec <__aeabi_dmul>
 8009092:	0002      	movs	r2, r0
 8009094:	000b      	movs	r3, r1
 8009096:	0010      	movs	r0, r2
 8009098:	0019      	movs	r1, r3
 800909a:	f7fd fa91 	bl	80065c0 <__aeabi_d2uiz>
 800909e:	0003      	movs	r3, r0
 80090a0:	25d4      	movs	r5, #212	; 0xd4
 80090a2:	197a      	adds	r2, r7, r5
 80090a4:	6013      	str	r3, [r2, #0]

		if (0 < ms && ms < 10000) {
 80090a6:	197b      	adds	r3, r7, r5
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d023      	beq.n	80090f6 <processUSBCommand+0x282>
 80090ae:	197b      	adds	r3, r7, r5
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	4a6d      	ldr	r2, [pc, #436]	; (8009268 <processUSBCommand+0x3f4>)
 80090b4:	4293      	cmp	r3, r2
 80090b6:	d81e      	bhi.n	80090f6 <processUSBCommand+0x282>
			sm->timeoutCounter = ms;
 80090b8:	4b5e      	ldr	r3, [pc, #376]	; (8009234 <processUSBCommand+0x3c0>)
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	197a      	adds	r2, r7, r5
 80090be:	6812      	ldr	r2, [r2, #0]
 80090c0:	609a      	str	r2, [r3, #8]
			snprintf(response, sizeof(response), "Timeout set to new value: %lu.%03lu s\r\n", ms / 1000, ms % 1000);
 80090c2:	197b      	adds	r3, r7, r5
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	22fa      	movs	r2, #250	; 0xfa
 80090c8:	0091      	lsls	r1, r2, #2
 80090ca:	0018      	movs	r0, r3
 80090cc:	f7fd f8a4 	bl	8006218 <__udivsi3>
 80090d0:	0003      	movs	r3, r0
 80090d2:	001c      	movs	r4, r3
 80090d4:	197b      	adds	r3, r7, r5
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	22fa      	movs	r2, #250	; 0xfa
 80090da:	0091      	lsls	r1, r2, #2
 80090dc:	0018      	movs	r0, r3
 80090de:	f7fd f921 	bl	8006324 <__aeabi_uidivmod>
 80090e2:	000b      	movs	r3, r1
 80090e4:	4a61      	ldr	r2, [pc, #388]	; (800926c <processUSBCommand+0x3f8>)
 80090e6:	2108      	movs	r1, #8
 80090e8:	1878      	adds	r0, r7, r1
 80090ea:	9300      	str	r3, [sp, #0]
 80090ec:	0023      	movs	r3, r4
 80090ee:	2140      	movs	r1, #64	; 0x40
 80090f0:	f01e fa66 	bl	80275c0 <sniprintf>
 80090f4:	e1a8      	b.n	8009448 <processUSBCommand+0x5d4>
		} else {
			snprintf(response, sizeof(response), "ERROR: Timeout out of bounds (0-10s)\r\n");
 80090f6:	4a5e      	ldr	r2, [pc, #376]	; (8009270 <processUSBCommand+0x3fc>)
 80090f8:	2308      	movs	r3, #8
 80090fa:	18fb      	adds	r3, r7, r3
 80090fc:	2140      	movs	r1, #64	; 0x40
 80090fe:	0018      	movs	r0, r3
 8009100:	f01e fa5e 	bl	80275c0 <sniprintf>
 8009104:	e1a0      	b.n	8009448 <processUSBCommand+0x5d4>
		}
	}
    else if (strcmp(cmd_part, "VSET1?") == 0)
 8009106:	4a5b      	ldr	r2, [pc, #364]	; (8009274 <processUSBCommand+0x400>)
 8009108:	23e0      	movs	r3, #224	; 0xe0
 800910a:	18fb      	adds	r3, r7, r3
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	0011      	movs	r1, r2
 8009110:	0018      	movs	r0, r3
 8009112:	f7fd f85b 	bl	80061cc <strcmp>
 8009116:	1e03      	subs	r3, r0, #0
 8009118:	d124      	bne.n	8009164 <processUSBCommand+0x2f0>
	{
		// Convert to volts and format as "XX.XX V"
		snprintf(response, sizeof(response), "Voltage is set to: %lu.%02lu V\r\n", dhandle->voltageSet / 100, dhandle->voltageSet % 100);
 800911a:	4b47      	ldr	r3, [pc, #284]	; (8009238 <processUSBCommand+0x3c4>)
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	2164      	movs	r1, #100	; 0x64
 8009122:	0018      	movs	r0, r3
 8009124:	f7fd f878 	bl	8006218 <__udivsi3>
 8009128:	0003      	movs	r3, r0
 800912a:	001c      	movs	r4, r3
 800912c:	4b42      	ldr	r3, [pc, #264]	; (8009238 <processUSBCommand+0x3c4>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	2164      	movs	r1, #100	; 0x64
 8009134:	0018      	movs	r0, r3
 8009136:	f7fd f8f5 	bl	8006324 <__aeabi_uidivmod>
 800913a:	000b      	movs	r3, r1
 800913c:	4a4e      	ldr	r2, [pc, #312]	; (8009278 <processUSBCommand+0x404>)
 800913e:	2108      	movs	r1, #8
 8009140:	1878      	adds	r0, r7, r1
 8009142:	9300      	str	r3, [sp, #0]
 8009144:	0023      	movs	r3, r4
 8009146:	2140      	movs	r1, #64	; 0x40
 8009148:	f01e fa3a 	bl	80275c0 <sniprintf>

		sm->OCPMode = OCP_DISABLED;
 800914c:	4b39      	ldr	r3, [pc, #228]	; (8009234 <processUSBCommand+0x3c0>)
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	2230      	movs	r2, #48	; 0x30
 8009152:	2100      	movs	r1, #0
 8009154:	5499      	strb	r1, [r3, r2]
		//Update AWD limits
		Update_AWD_Thresholds(0, OCP_DISABLED_HT, ADC_ANALOGWATCHDOG_2);
 8009156:	4a3a      	ldr	r2, [pc, #232]	; (8009240 <processUSBCommand+0x3cc>)
 8009158:	4b3c      	ldr	r3, [pc, #240]	; (800924c <processUSBCommand+0x3d8>)
 800915a:	0019      	movs	r1, r3
 800915c:	2000      	movs	r0, #0
 800915e:	f7ff fa77 	bl	8008650 <Update_AWD_Thresholds>
 8009162:	e171      	b.n	8009448 <processUSBCommand+0x5d4>
	}
    else if (strcmp(cmd_part, "ISET1") == 0)
 8009164:	4a45      	ldr	r2, [pc, #276]	; (800927c <processUSBCommand+0x408>)
 8009166:	23e0      	movs	r3, #224	; 0xe0
 8009168:	18fb      	adds	r3, r7, r3
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	0011      	movs	r1, r2
 800916e:	0018      	movs	r0, r3
 8009170:	f7fd f82c 	bl	80061cc <strcmp>
 8009174:	1e03      	subs	r3, r0, #0
 8009176:	d000      	beq.n	800917a <processUSBCommand+0x306>
 8009178:	e086      	b.n	8009288 <processUSBCommand+0x414>
	{
    	sm->rotaryBtnPressed = true;
 800917a:	4b2e      	ldr	r3, [pc, #184]	; (8009234 <processUSBCommand+0x3c0>)
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	2201      	movs	r2, #1
 8009180:	745a      	strb	r2, [r3, #17]
    	sm->setValueMode = SET_CURRENT;
 8009182:	4b2c      	ldr	r3, [pc, #176]	; (8009234 <processUSBCommand+0x3c0>)
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	2234      	movs	r2, #52	; 0x34
 8009188:	2101      	movs	r1, #1
 800918a:	5499      	strb	r1, [r3, r2]

		uint32_t current = atof(params)*1000; // Convert float parameter to integer
 800918c:	23e4      	movs	r3, #228	; 0xe4
 800918e:	18fb      	adds	r3, r7, r3
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	0018      	movs	r0, r3
 8009194:	f01d fa5c 	bl	8026650 <atof>
 8009198:	2200      	movs	r2, #0
 800919a:	4b32      	ldr	r3, [pc, #200]	; (8009264 <processUSBCommand+0x3f0>)
 800919c:	f7fe faa6 	bl	80076ec <__aeabi_dmul>
 80091a0:	0002      	movs	r2, r0
 80091a2:	000b      	movs	r3, r1
 80091a4:	0010      	movs	r0, r2
 80091a6:	0019      	movs	r1, r3
 80091a8:	f7fd fa0a 	bl	80065c0 <__aeabi_d2uiz>
 80091ac:	0003      	movs	r3, r0
 80091ae:	21d8      	movs	r1, #216	; 0xd8
 80091b0:	187a      	adds	r2, r7, r1
 80091b2:	6013      	str	r3, [r2, #0]

		if (dhandle->currentMin < current && current < dhandle->currentMax) {
 80091b4:	4b20      	ldr	r3, [pc, #128]	; (8009238 <processUSBCommand+0x3c4>)
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	6a1b      	ldr	r3, [r3, #32]
 80091ba:	187a      	adds	r2, r7, r1
 80091bc:	6812      	ldr	r2, [r2, #0]
 80091be:	429a      	cmp	r2, r3
 80091c0:	d927      	bls.n	8009212 <processUSBCommand+0x39e>
 80091c2:	4b1d      	ldr	r3, [pc, #116]	; (8009238 <processUSBCommand+0x3c4>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	69db      	ldr	r3, [r3, #28]
 80091c8:	187a      	adds	r2, r7, r1
 80091ca:	6812      	ldr	r2, [r2, #0]
 80091cc:	429a      	cmp	r2, r3
 80091ce:	d220      	bcs.n	8009212 <processUSBCommand+0x39e>
			dhandle->currentSet = current; //save in mA
 80091d0:	4b19      	ldr	r3, [pc, #100]	; (8009238 <processUSBCommand+0x3c4>)
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	187a      	adds	r2, r7, r1
 80091d6:	6812      	ldr	r2, [r2, #0]
 80091d8:	605a      	str	r2, [r3, #4]
			snprintf(response, sizeof(response), "Current set to new value: %lu.%03lu A\r\n", dhandle->currentSet / 1000, dhandle->currentSet % 1000);
 80091da:	4b17      	ldr	r3, [pc, #92]	; (8009238 <processUSBCommand+0x3c4>)
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	685b      	ldr	r3, [r3, #4]
 80091e0:	22fa      	movs	r2, #250	; 0xfa
 80091e2:	0091      	lsls	r1, r2, #2
 80091e4:	0018      	movs	r0, r3
 80091e6:	f7fd f817 	bl	8006218 <__udivsi3>
 80091ea:	0003      	movs	r3, r0
 80091ec:	001c      	movs	r4, r3
 80091ee:	4b12      	ldr	r3, [pc, #72]	; (8009238 <processUSBCommand+0x3c4>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	685b      	ldr	r3, [r3, #4]
 80091f4:	22fa      	movs	r2, #250	; 0xfa
 80091f6:	0091      	lsls	r1, r2, #2
 80091f8:	0018      	movs	r0, r3
 80091fa:	f7fd f893 	bl	8006324 <__aeabi_uidivmod>
 80091fe:	000b      	movs	r3, r1
 8009200:	4a1f      	ldr	r2, [pc, #124]	; (8009280 <processUSBCommand+0x40c>)
 8009202:	2108      	movs	r1, #8
 8009204:	1878      	adds	r0, r7, r1
 8009206:	9300      	str	r3, [sp, #0]
 8009208:	0023      	movs	r3, r4
 800920a:	2140      	movs	r1, #64	; 0x40
 800920c:	f01e f9d8 	bl	80275c0 <sniprintf>
 8009210:	e11a      	b.n	8009448 <processUSBCommand+0x5d4>
		} else {
			snprintf(response, sizeof(response), "ERROR: Current out of bounds\r\n");
 8009212:	4a1c      	ldr	r2, [pc, #112]	; (8009284 <processUSBCommand+0x410>)
 8009214:	2308      	movs	r3, #8
 8009216:	18fb      	adds	r3, r7, r3
 8009218:	2140      	movs	r1, #64	; 0x40
 800921a:	0018      	movs	r0, r3
 800921c:	f01e f9d0 	bl	80275c0 <sniprintf>
 8009220:	e112      	b.n	8009448 <processUSBCommand+0x5d4>
 8009222:	46c0      	nop			; (mov r8, r8)
 8009224:	08029990 	.word	0x08029990
 8009228:	08029994 	.word	0x08029994
 800922c:	08029998 	.word	0x08029998
 8009230:	080299a0 	.word	0x080299a0
 8009234:	200000ec 	.word	0x200000ec
 8009238:	200000e8 	.word	0x200000e8
 800923c:	00000ce4 	.word	0x00000ce4
 8009240:	0017ffff 	.word	0x0017ffff
 8009244:	080299b0 	.word	0x080299b0
 8009248:	080299b8 	.word	0x080299b8
 800924c:	00001770 	.word	0x00001770
 8009250:	080299c8 	.word	0x080299c8
 8009254:	40590000 	.word	0x40590000
 8009258:	080299d0 	.word	0x080299d0
 800925c:	080299f8 	.word	0x080299f8
 8009260:	08029a18 	.word	0x08029a18
 8009264:	408f4000 	.word	0x408f4000
 8009268:	0000270f 	.word	0x0000270f
 800926c:	08029a24 	.word	0x08029a24
 8009270:	08029a4c 	.word	0x08029a4c
 8009274:	08029a74 	.word	0x08029a74
 8009278:	08029a7c 	.word	0x08029a7c
 800927c:	08029aa0 	.word	0x08029aa0
 8009280:	08029aa8 	.word	0x08029aa8
 8009284:	08029ad0 	.word	0x08029ad0
		}

	}
    else if (strcmp(cmd_part, "ISET1?") == 0)
 8009288:	4a77      	ldr	r2, [pc, #476]	; (8009468 <processUSBCommand+0x5f4>)
 800928a:	23e0      	movs	r3, #224	; 0xe0
 800928c:	18fb      	adds	r3, r7, r3
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	0011      	movs	r1, r2
 8009292:	0018      	movs	r0, r3
 8009294:	f7fc ff9a 	bl	80061cc <strcmp>
 8009298:	1e03      	subs	r3, r0, #0
 800929a:	d126      	bne.n	80092ea <processUSBCommand+0x476>
  	{
  		snprintf(response, sizeof(response), "Current is set to: %lu.%03lu A\r\n", dhandle->currentSet / 1000, dhandle->currentSet % 1000);
 800929c:	4b73      	ldr	r3, [pc, #460]	; (800946c <processUSBCommand+0x5f8>)
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	685b      	ldr	r3, [r3, #4]
 80092a2:	22fa      	movs	r2, #250	; 0xfa
 80092a4:	0091      	lsls	r1, r2, #2
 80092a6:	0018      	movs	r0, r3
 80092a8:	f7fc ffb6 	bl	8006218 <__udivsi3>
 80092ac:	0003      	movs	r3, r0
 80092ae:	001c      	movs	r4, r3
 80092b0:	4b6e      	ldr	r3, [pc, #440]	; (800946c <processUSBCommand+0x5f8>)
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	685b      	ldr	r3, [r3, #4]
 80092b6:	22fa      	movs	r2, #250	; 0xfa
 80092b8:	0091      	lsls	r1, r2, #2
 80092ba:	0018      	movs	r0, r3
 80092bc:	f7fd f832 	bl	8006324 <__aeabi_uidivmod>
 80092c0:	000b      	movs	r3, r1
 80092c2:	4a6b      	ldr	r2, [pc, #428]	; (8009470 <processUSBCommand+0x5fc>)
 80092c4:	2108      	movs	r1, #8
 80092c6:	1878      	adds	r0, r7, r1
 80092c8:	9300      	str	r3, [sp, #0]
 80092ca:	0023      	movs	r3, r4
 80092cc:	2140      	movs	r1, #64	; 0x40
 80092ce:	f01e f977 	bl	80275c0 <sniprintf>

  		sm->OCPMode = OCP_DISABLED;
 80092d2:	4b68      	ldr	r3, [pc, #416]	; (8009474 <processUSBCommand+0x600>)
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	2230      	movs	r2, #48	; 0x30
 80092d8:	2100      	movs	r1, #0
 80092da:	5499      	strb	r1, [r3, r2]
  		//Update AWD limits
  		Update_AWD_Thresholds(0, OCP_DISABLED_HT, ADC_ANALOGWATCHDOG_2);
 80092dc:	4a66      	ldr	r2, [pc, #408]	; (8009478 <processUSBCommand+0x604>)
 80092de:	4b67      	ldr	r3, [pc, #412]	; (800947c <processUSBCommand+0x608>)
 80092e0:	0019      	movs	r1, r3
 80092e2:	2000      	movs	r0, #0
 80092e4:	f7ff f9b4 	bl	8008650 <Update_AWD_Thresholds>
 80092e8:	e0ae      	b.n	8009448 <processUSBCommand+0x5d4>
  	}
    else if (strcmp(cmd_part, "OUT0") == 0)
 80092ea:	4a65      	ldr	r2, [pc, #404]	; (8009480 <processUSBCommand+0x60c>)
 80092ec:	23e0      	movs	r3, #224	; 0xe0
 80092ee:	18fb      	adds	r3, r7, r3
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	0011      	movs	r1, r2
 80092f4:	0018      	movs	r0, r3
 80092f6:	f7fc ff69 	bl	80061cc <strcmp>
 80092fa:	1e03      	subs	r3, r0, #0
 80092fc:	d111      	bne.n	8009322 <processUSBCommand+0x4ae>
   	{
   		snprintf(response, sizeof(response), "Output disabled\r\n");
 80092fe:	4a61      	ldr	r2, [pc, #388]	; (8009484 <processUSBCommand+0x610>)
 8009300:	2308      	movs	r3, #8
 8009302:	18fb      	adds	r3, r7, r3
 8009304:	2140      	movs	r1, #64	; 0x40
 8009306:	0018      	movs	r0, r3
 8009308:	f01e f95a 	bl	80275c0 <sniprintf>
   		//Simulate button press
   		if (sm->currentState == STATE_ACTIVE) {
 800930c:	4b59      	ldr	r3, [pc, #356]	; (8009474 <processUSBCommand+0x600>)
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	781b      	ldrb	r3, [r3, #0]
 8009312:	2b03      	cmp	r3, #3
 8009314:	d000      	beq.n	8009318 <processUSBCommand+0x4a4>
 8009316:	e097      	b.n	8009448 <processUSBCommand+0x5d4>
   	   		sm->outputBtnPressed = true;
 8009318:	4b56      	ldr	r3, [pc, #344]	; (8009474 <processUSBCommand+0x600>)
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	2201      	movs	r2, #1
 800931e:	731a      	strb	r2, [r3, #12]
 8009320:	e092      	b.n	8009448 <processUSBCommand+0x5d4>
   		}
   	}
    else if (strcmp(cmd_part, "OUT1") == 0)
 8009322:	4a59      	ldr	r2, [pc, #356]	; (8009488 <processUSBCommand+0x614>)
 8009324:	23e0      	movs	r3, #224	; 0xe0
 8009326:	18fb      	adds	r3, r7, r3
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	0011      	movs	r1, r2
 800932c:	0018      	movs	r0, r3
 800932e:	f7fc ff4d 	bl	80061cc <strcmp>
 8009332:	1e03      	subs	r3, r0, #0
 8009334:	d111      	bne.n	800935a <processUSBCommand+0x4e6>
	{
		snprintf(response, sizeof(response), "Output enabled\r\n");
 8009336:	4a55      	ldr	r2, [pc, #340]	; (800948c <processUSBCommand+0x618>)
 8009338:	2308      	movs	r3, #8
 800933a:	18fb      	adds	r3, r7, r3
 800933c:	2140      	movs	r1, #64	; 0x40
 800933e:	0018      	movs	r0, r3
 8009340:	f01e f93e 	bl	80275c0 <sniprintf>

		//Simulate button press
		if (sm->currentState == STATE_IDLE) {
 8009344:	4b4b      	ldr	r3, [pc, #300]	; (8009474 <processUSBCommand+0x600>)
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	781b      	ldrb	r3, [r3, #0]
 800934a:	2b02      	cmp	r3, #2
 800934c:	d000      	beq.n	8009350 <processUSBCommand+0x4dc>
 800934e:	e07b      	b.n	8009448 <processUSBCommand+0x5d4>
			sm->outputBtnPressed = true;
 8009350:	4b48      	ldr	r3, [pc, #288]	; (8009474 <processUSBCommand+0x600>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	2201      	movs	r2, #1
 8009356:	731a      	strb	r2, [r3, #12]
 8009358:	e076      	b.n	8009448 <processUSBCommand+0x5d4>
		}
	}
    else if (strcmp(cmd_part, "VOUT1?") == 0)
 800935a:	4a4d      	ldr	r2, [pc, #308]	; (8009490 <processUSBCommand+0x61c>)
 800935c:	23e0      	movs	r3, #224	; 0xe0
 800935e:	18fb      	adds	r3, r7, r3
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	0011      	movs	r1, r2
 8009364:	0018      	movs	r0, r3
 8009366:	f7fc ff31 	bl	80061cc <strcmp>
 800936a:	1e03      	subs	r3, r0, #0
 800936c:	d119      	bne.n	80093a2 <processUSBCommand+0x52e>
   	{
   		snprintf(response, sizeof(response), "Measured output voltage: %lu.%02lu V\r\n", dhandle->voltageMeas / 100, dhandle->voltageMeas % 100);
 800936e:	4b3f      	ldr	r3, [pc, #252]	; (800946c <processUSBCommand+0x5f8>)
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	68db      	ldr	r3, [r3, #12]
 8009374:	2164      	movs	r1, #100	; 0x64
 8009376:	0018      	movs	r0, r3
 8009378:	f7fc ff4e 	bl	8006218 <__udivsi3>
 800937c:	0003      	movs	r3, r0
 800937e:	001c      	movs	r4, r3
 8009380:	4b3a      	ldr	r3, [pc, #232]	; (800946c <processUSBCommand+0x5f8>)
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	68db      	ldr	r3, [r3, #12]
 8009386:	2164      	movs	r1, #100	; 0x64
 8009388:	0018      	movs	r0, r3
 800938a:	f7fc ffcb 	bl	8006324 <__aeabi_uidivmod>
 800938e:	000b      	movs	r3, r1
 8009390:	4a40      	ldr	r2, [pc, #256]	; (8009494 <processUSBCommand+0x620>)
 8009392:	2108      	movs	r1, #8
 8009394:	1878      	adds	r0, r7, r1
 8009396:	9300      	str	r3, [sp, #0]
 8009398:	0023      	movs	r3, r4
 800939a:	2140      	movs	r1, #64	; 0x40
 800939c:	f01e f910 	bl	80275c0 <sniprintf>
 80093a0:	e052      	b.n	8009448 <processUSBCommand+0x5d4>
   	}
    else if (strcmp(cmd_part, "IOUT1?") == 0)
 80093a2:	4a3d      	ldr	r2, [pc, #244]	; (8009498 <processUSBCommand+0x624>)
 80093a4:	23e0      	movs	r3, #224	; 0xe0
 80093a6:	18fb      	adds	r3, r7, r3
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	0011      	movs	r1, r2
 80093ac:	0018      	movs	r0, r3
 80093ae:	f7fc ff0d 	bl	80061cc <strcmp>
 80093b2:	1e03      	subs	r3, r0, #0
 80093b4:	d11b      	bne.n	80093ee <processUSBCommand+0x57a>
   	{
  		snprintf(response, sizeof(response), "Current is set to: %lu.%03lu A\r\n", dhandle->currentMeas / 1000, dhandle->currentMeas % 1000);
 80093b6:	4b2d      	ldr	r3, [pc, #180]	; (800946c <processUSBCommand+0x5f8>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	691b      	ldr	r3, [r3, #16]
 80093bc:	22fa      	movs	r2, #250	; 0xfa
 80093be:	0091      	lsls	r1, r2, #2
 80093c0:	0018      	movs	r0, r3
 80093c2:	f7fc ff29 	bl	8006218 <__udivsi3>
 80093c6:	0003      	movs	r3, r0
 80093c8:	001c      	movs	r4, r3
 80093ca:	4b28      	ldr	r3, [pc, #160]	; (800946c <processUSBCommand+0x5f8>)
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	691b      	ldr	r3, [r3, #16]
 80093d0:	22fa      	movs	r2, #250	; 0xfa
 80093d2:	0091      	lsls	r1, r2, #2
 80093d4:	0018      	movs	r0, r3
 80093d6:	f7fc ffa5 	bl	8006324 <__aeabi_uidivmod>
 80093da:	000b      	movs	r3, r1
 80093dc:	4a24      	ldr	r2, [pc, #144]	; (8009470 <processUSBCommand+0x5fc>)
 80093de:	2108      	movs	r1, #8
 80093e0:	1878      	adds	r0, r7, r1
 80093e2:	9300      	str	r3, [sp, #0]
 80093e4:	0023      	movs	r3, r4
 80093e6:	2140      	movs	r1, #64	; 0x40
 80093e8:	f01e f8ea 	bl	80275c0 <sniprintf>
 80093ec:	e02c      	b.n	8009448 <processUSBCommand+0x5d4>
   	}
    else if (strcmp(cmd_part, "*IDN?") == 0)
 80093ee:	4a2b      	ldr	r2, [pc, #172]	; (800949c <processUSBCommand+0x628>)
 80093f0:	23e0      	movs	r3, #224	; 0xe0
 80093f2:	18fb      	adds	r3, r7, r3
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	0011      	movs	r1, r2
 80093f8:	0018      	movs	r0, r3
 80093fa:	f7fc fee7 	bl	80061cc <strcmp>
 80093fe:	1e03      	subs	r3, r0, #0
 8009400:	d107      	bne.n	8009412 <processUSBCommand+0x59e>
	{
		snprintf(response, sizeof(response), "USB-PD PPS Sink v0.2 (100W,22V,5A)\r\n");
 8009402:	4a27      	ldr	r2, [pc, #156]	; (80094a0 <processUSBCommand+0x62c>)
 8009404:	2308      	movs	r3, #8
 8009406:	18fb      	adds	r3, r7, r3
 8009408:	2140      	movs	r1, #64	; 0x40
 800940a:	0018      	movs	r0, r3
 800940c:	f01e f8d8 	bl	80275c0 <sniprintf>
 8009410:	e01a      	b.n	8009448 <processUSBCommand+0x5d4>
	}
    else if (strcmp(cmd_part, "PROFILES?") == 0)
 8009412:	4a24      	ldr	r2, [pc, #144]	; (80094a4 <processUSBCommand+0x630>)
 8009414:	23e0      	movs	r3, #224	; 0xe0
 8009416:	18fb      	adds	r3, r7, r3
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	0011      	movs	r1, r2
 800941c:	0018      	movs	r0, r3
 800941e:	f7fc fed5 	bl	80061cc <strcmp>
 8009422:	1e03      	subs	r3, r0, #0
 8009424:	d109      	bne.n	800943a <processUSBCommand+0x5c6>
   	{
    	bool printToCOM = true;
 8009426:	21df      	movs	r1, #223	; 0xdf
 8009428:	187b      	adds	r3, r7, r1
 800942a:	2201      	movs	r2, #1
 800942c:	701a      	strb	r2, [r3, #0]
    	sourcecapa_limits(printToCOM);
 800942e:	187b      	adds	r3, r7, r1
 8009430:	781b      	ldrb	r3, [r3, #0]
 8009432:	0018      	movs	r0, r3
 8009434:	f000 fc10 	bl	8009c58 <sourcecapa_limits>
 8009438:	e006      	b.n	8009448 <processUSBCommand+0x5d4>
   	}
    else
    {
        snprintf(response, sizeof(response), "Unknown command\r\n");
 800943a:	4a1b      	ldr	r2, [pc, #108]	; (80094a8 <processUSBCommand+0x634>)
 800943c:	2308      	movs	r3, #8
 800943e:	18fb      	adds	r3, r7, r3
 8009440:	2140      	movs	r1, #64	; 0x40
 8009442:	0018      	movs	r0, r3
 8009444:	f01e f8bc 	bl	80275c0 <sniprintf>
    }

    // Send response
    CDC_Transmit_FS((uint8_t*)response, strlen(response));
 8009448:	2408      	movs	r4, #8
 800944a:	193b      	adds	r3, r7, r4
 800944c:	0018      	movs	r0, r3
 800944e:	f7fc fec7 	bl	80061e0 <strlen>
 8009452:	0003      	movs	r3, r0
 8009454:	b29a      	uxth	r2, r3
 8009456:	193b      	adds	r3, r7, r4
 8009458:	0011      	movs	r1, r2
 800945a:	0018      	movs	r0, r3
 800945c:	f017 fae4 	bl	8020a28 <CDC_Transmit_FS>
}
 8009460:	46c0      	nop			; (mov r8, r8)
 8009462:	46bd      	mov	sp, r7
 8009464:	b03a      	add	sp, #232	; 0xe8
 8009466:	bdb0      	pop	{r4, r5, r7, pc}
 8009468:	08029af0 	.word	0x08029af0
 800946c:	200000e8 	.word	0x200000e8
 8009470:	08029af8 	.word	0x08029af8
 8009474:	200000ec 	.word	0x200000ec
 8009478:	0017ffff 	.word	0x0017ffff
 800947c:	00001770 	.word	0x00001770
 8009480:	08029b1c 	.word	0x08029b1c
 8009484:	08029b24 	.word	0x08029b24
 8009488:	08029b38 	.word	0x08029b38
 800948c:	08029b40 	.word	0x08029b40
 8009490:	08029b54 	.word	0x08029b54
 8009494:	08029b5c 	.word	0x08029b5c
 8009498:	08029b84 	.word	0x08029b84
 800949c:	08029b8c 	.word	0x08029b8c
 80094a0:	08029b94 	.word	0x08029b94
 80094a4:	08029bbc 	.word	0x08029bbc
 80094a8:	08029bc8 	.word	0x08029bc8

080094ac <handleInitState>:

/*
 * Define state Handle functions
 */
void handleInitState(void) {
 80094ac:	b5b0      	push	{r4, r5, r7, lr}
 80094ae:	af00      	add	r7, sp, #0
    static bool entryDone = false;

    //=======================================================
	// ENTRY ACTIONS - Executed once when entering the state
	//=======================================================
    if (!entryDone) {
 80094b0:	4b1c      	ldr	r3, [pc, #112]	; (8009524 <handleInitState+0x78>)
 80094b2:	781b      	ldrb	r3, [r3, #0]
 80094b4:	2201      	movs	r2, #1
 80094b6:	4053      	eors	r3, r2
 80094b8:	b2db      	uxtb	r3, r3
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d01c      	beq.n	80094f8 <handleInitState+0x4c>
    	// Set the state entry time and timeout duration
		sm->stateEntryTime = HAL_GetTick();
 80094be:	4b1a      	ldr	r3, [pc, #104]	; (8009528 <handleInitState+0x7c>)
 80094c0:	681c      	ldr	r4, [r3, #0]
 80094c2:	f002 ff3d 	bl	800c340 <HAL_GetTick>
 80094c6:	0003      	movs	r3, r0
 80094c8:	6063      	str	r3, [r4, #4]
		sm->timeoutCounter = 2000;  // 2 seconds timeout
 80094ca:	4b17      	ldr	r3, [pc, #92]	; (8009528 <handleInitState+0x7c>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	22fa      	movs	r2, #250	; 0xfa
 80094d0:	00d2      	lsls	r2, r2, #3
 80094d2:	609a      	str	r2, [r3, #8]
        //max7219_PrintIspecial(SEGMENT_2, dhandle->currentSet, 4);
        //max7219_PrintIspecial(SEGMENT_1, dhandle->voltageSet, 3);


        // Save state for return from temporary states
        strcpy(sm->lastStateStr, "INIT");
 80094d4:	4b14      	ldr	r3, [pc, #80]	; (8009528 <handleInitState+0x7c>)
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	3338      	adds	r3, #56	; 0x38
 80094da:	001a      	movs	r2, r3
 80094dc:	4b13      	ldr	r3, [pc, #76]	; (800952c <handleInitState+0x80>)
 80094de:	0010      	movs	r0, r2
 80094e0:	0019      	movs	r1, r3
 80094e2:	2305      	movs	r3, #5
 80094e4:	001a      	movs	r2, r3
 80094e6:	f01e faa4 	bl	8027a32 <memcpy>
        sm->lastState = STATE_INIT;
 80094ea:	4b0f      	ldr	r3, [pc, #60]	; (8009528 <handleInitState+0x7c>)
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	2201      	movs	r2, #1
 80094f0:	705a      	strb	r2, [r3, #1]

        entryDone = true;
 80094f2:	4b0c      	ldr	r3, [pc, #48]	; (8009524 <handleInitState+0x78>)
 80094f4:	2201      	movs	r2, #1
 80094f6:	701a      	strb	r2, [r3, #0]
    //==========================================================
	// DO ACTIONS - Executed every time the state is processed
	//==========================================================

    // Check if the timeout has elapsed
    if (HAL_GetTick() - sm->stateEntryTime > sm->timeoutCounter) {
 80094f8:	f002 ff22 	bl	800c340 <HAL_GetTick>
 80094fc:	0002      	movs	r2, r0
 80094fe:	4b0a      	ldr	r3, [pc, #40]	; (8009528 <handleInitState+0x7c>)
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	685b      	ldr	r3, [r3, #4]
 8009504:	1ad2      	subs	r2, r2, r3
 8009506:	4b08      	ldr	r3, [pc, #32]	; (8009528 <handleInitState+0x7c>)
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	689b      	ldr	r3, [r3, #8]
 800950c:	429a      	cmp	r2, r3
 800950e:	d906      	bls.n	800951e <handleInitState+0x72>
		//After initialization transition to IDLE state
		sm->currentState = STATE_IDLE;
 8009510:	4b05      	ldr	r3, [pc, #20]	; (8009528 <handleInitState+0x7c>)
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	2202      	movs	r2, #2
 8009516:	701a      	strb	r2, [r3, #0]
		entryDone = false;
 8009518:	4b02      	ldr	r3, [pc, #8]	; (8009524 <handleInitState+0x78>)
 800951a:	2200      	movs	r2, #0
 800951c:	701a      	strb	r2, [r3, #0]
    }

}
 800951e:	46c0      	nop			; (mov r8, r8)
 8009520:	46bd      	mov	sp, r7
 8009522:	bdb0      	pop	{r4, r5, r7, pc}
 8009524:	200005b9 	.word	0x200005b9
 8009528:	200000ec 	.word	0x200000ec
 800952c:	08029bdc 	.word	0x08029bdc

08009530 <handleIdleState>:

void handleIdleState(void) {
 8009530:	b580      	push	{r7, lr}
 8009532:	af00      	add	r7, sp, #0
    static bool entryDone = false;

    //=======================================================
	// ENTRY ACTIONS - Executed once when entering the state
	//=======================================================
    if (!entryDone) {
 8009534:	4b2c      	ldr	r3, [pc, #176]	; (80095e8 <handleIdleState+0xb8>)
 8009536:	781b      	ldrb	r3, [r3, #0]
 8009538:	2201      	movs	r2, #1
 800953a:	4053      	eors	r3, r2
 800953c:	b2db      	uxtb	r3, r3
 800953e:	2b00      	cmp	r3, #0
 8009540:	d028      	beq.n	8009594 <handleIdleState+0x64>
        // Display set values
        max7219_PrintIspecial(SEGMENT_2, dhandle->currentSet, 4);
 8009542:	4b2a      	ldr	r3, [pc, #168]	; (80095ec <handleIdleState+0xbc>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	685b      	ldr	r3, [r3, #4]
 8009548:	2204      	movs	r2, #4
 800954a:	0019      	movs	r1, r3
 800954c:	2002      	movs	r0, #2
 800954e:	f001 f80b 	bl	800a568 <max7219_PrintIspecial>
        max7219_PrintIspecial(SEGMENT_1, dhandle->voltageSet, 3);
 8009552:	4b26      	ldr	r3, [pc, #152]	; (80095ec <handleIdleState+0xbc>)
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	2203      	movs	r2, #3
 800955a:	0019      	movs	r1, r3
 800955c:	2001      	movs	r0, #1
 800955e:	f001 f803 	bl	800a568 <max7219_PrintIspecial>

        // Ensure output is off
        HAL_GPIO_WritePin(RELAY_ON_OFF_GPIO_Port, RELAY_ON_OFF_Pin, GPIO_PIN_RESET);
 8009562:	2380      	movs	r3, #128	; 0x80
 8009564:	00db      	lsls	r3, r3, #3
 8009566:	4822      	ldr	r0, [pc, #136]	; (80095f0 <handleIdleState+0xc0>)
 8009568:	2200      	movs	r2, #0
 800956a:	0019      	movs	r1, r3
 800956c:	f005 fd28 	bl	800efc0 <HAL_GPIO_WritePin>

        // Check temperature and control fan (not shown in your code)

        // Save state for return from temporary states
        strcpy(sm->lastStateStr, "IDLE");
 8009570:	4b20      	ldr	r3, [pc, #128]	; (80095f4 <handleIdleState+0xc4>)
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	3338      	adds	r3, #56	; 0x38
 8009576:	001a      	movs	r2, r3
 8009578:	4b1f      	ldr	r3, [pc, #124]	; (80095f8 <handleIdleState+0xc8>)
 800957a:	0010      	movs	r0, r2
 800957c:	0019      	movs	r1, r3
 800957e:	2305      	movs	r3, #5
 8009580:	001a      	movs	r2, r3
 8009582:	f01e fa56 	bl	8027a32 <memcpy>
        sm->lastState = STATE_IDLE;
 8009586:	4b1b      	ldr	r3, [pc, #108]	; (80095f4 <handleIdleState+0xc4>)
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	2202      	movs	r2, #2
 800958c:	705a      	strb	r2, [r3, #1]

        entryDone = true;
 800958e:	4b16      	ldr	r3, [pc, #88]	; (80095e8 <handleIdleState+0xb8>)
 8009590:	2201      	movs	r2, #1
 8009592:	701a      	strb	r2, [r3, #0]
    //=================================================
	// TRANSITION CHECKS - Check for state transitions
	//=================================================

    // Process events and transitions
    if (sm->outputBtnPressed) {
 8009594:	4b17      	ldr	r3, [pc, #92]	; (80095f4 <handleIdleState+0xc4>)
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	7b1b      	ldrb	r3, [r3, #12]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d007      	beq.n	80095ae <handleIdleState+0x7e>
        sm->currentState = STATE_ACTIVE;
 800959e:	4b15      	ldr	r3, [pc, #84]	; (80095f4 <handleIdleState+0xc4>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	2203      	movs	r2, #3
 80095a4:	701a      	strb	r2, [r3, #0]
        entryDone = false;
 80095a6:	4b10      	ldr	r3, [pc, #64]	; (80095e8 <handleIdleState+0xb8>)
 80095a8:	2200      	movs	r2, #0
 80095aa:	701a      	strb	r2, [r3, #0]
        	sm->timeoutCounter = 4000;  // 4 seconds timeout
        }
        sm->rotaryBtnPressed = false;
        entryDone = false;
    }
}
 80095ac:	e019      	b.n	80095e2 <handleIdleState+0xb2>
    } else if (sm->rotaryBtnPressed) {
 80095ae:	4b11      	ldr	r3, [pc, #68]	; (80095f4 <handleIdleState+0xc4>)
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	7c5b      	ldrb	r3, [r3, #17]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d014      	beq.n	80095e2 <handleIdleState+0xb2>
        sm->currentState = STATE_SET_VALUES;
 80095b8:	4b0e      	ldr	r3, [pc, #56]	; (80095f4 <handleIdleState+0xc4>)
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	2205      	movs	r2, #5
 80095be:	701a      	strb	r2, [r3, #0]
        if (sm->comState == STATE_CLOSED) {
 80095c0:	4b0c      	ldr	r3, [pc, #48]	; (80095f4 <handleIdleState+0xc4>)
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	789b      	ldrb	r3, [r3, #2]
 80095c6:	2b01      	cmp	r3, #1
 80095c8:	d104      	bne.n	80095d4 <handleIdleState+0xa4>
        	sm->timeoutCounter = 4000;  // 4 seconds timeout
 80095ca:	4b0a      	ldr	r3, [pc, #40]	; (80095f4 <handleIdleState+0xc4>)
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	22fa      	movs	r2, #250	; 0xfa
 80095d0:	0112      	lsls	r2, r2, #4
 80095d2:	609a      	str	r2, [r3, #8]
        sm->rotaryBtnPressed = false;
 80095d4:	4b07      	ldr	r3, [pc, #28]	; (80095f4 <handleIdleState+0xc4>)
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	2200      	movs	r2, #0
 80095da:	745a      	strb	r2, [r3, #17]
        entryDone = false;
 80095dc:	4b02      	ldr	r3, [pc, #8]	; (80095e8 <handleIdleState+0xb8>)
 80095de:	2200      	movs	r2, #0
 80095e0:	701a      	strb	r2, [r3, #0]
}
 80095e2:	46c0      	nop			; (mov r8, r8)
 80095e4:	46bd      	mov	sp, r7
 80095e6:	bd80      	pop	{r7, pc}
 80095e8:	200005ba 	.word	0x200005ba
 80095ec:	200000e8 	.word	0x200000e8
 80095f0:	50000800 	.word	0x50000800
 80095f4:	200000ec 	.word	0x200000ec
 80095f8:	08029be4 	.word	0x08029be4

080095fc <handleActiveState>:

void handleActiveState(void) {
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b082      	sub	sp, #8
 8009600:	af00      	add	r7, sp, #0

	//=======================================================
	// ENTRY ACTIONS - Executed once when entering the state
	//=======================================================

    if (!entryDone) {
 8009602:	4b4e      	ldr	r3, [pc, #312]	; (800973c <handleActiveState+0x140>)
 8009604:	781b      	ldrb	r3, [r3, #0]
 8009606:	2201      	movs	r2, #1
 8009608:	4053      	eors	r3, r2
 800960a:	b2db      	uxtb	r3, r3
 800960c:	2b00      	cmp	r3, #0
 800960e:	d029      	beq.n	8009664 <handleActiveState+0x68>
        // Ensure output is off
        HAL_GPIO_WritePin(RELAY_ON_OFF_GPIO_Port, RELAY_ON_OFF_Pin, GPIO_PIN_SET);
 8009610:	2380      	movs	r3, #128	; 0x80
 8009612:	00db      	lsls	r3, r3, #3
 8009614:	484a      	ldr	r0, [pc, #296]	; (8009740 <handleActiveState+0x144>)
 8009616:	2201      	movs	r2, #1
 8009618:	0019      	movs	r1, r3
 800961a:	f005 fcd1 	bl	800efc0 <HAL_GPIO_WritePin>

        // Save state for return from temporary states
        strcpy(sm->lastStateStr, "ACTIVE");
 800961e:	4b49      	ldr	r3, [pc, #292]	; (8009744 <handleActiveState+0x148>)
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	3338      	adds	r3, #56	; 0x38
 8009624:	001a      	movs	r2, r3
 8009626:	4b48      	ldr	r3, [pc, #288]	; (8009748 <handleActiveState+0x14c>)
 8009628:	0010      	movs	r0, r2
 800962a:	0019      	movs	r1, r3
 800962c:	2307      	movs	r3, #7
 800962e:	001a      	movs	r2, r3
 8009630:	f01e f9ff 	bl	8027a32 <memcpy>
        sm->lastState = STATE_ACTIVE;
 8009634:	4b43      	ldr	r3, [pc, #268]	; (8009744 <handleActiveState+0x148>)
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	2203      	movs	r2, #3
 800963a:	705a      	strb	r2, [r3, #1]

        // Initialize the periodic check timer
        TIM14->ARR = 500;
 800963c:	4b43      	ldr	r3, [pc, #268]	; (800974c <handleActiveState+0x150>)
 800963e:	22fa      	movs	r2, #250	; 0xfa
 8009640:	0052      	lsls	r2, r2, #1
 8009642:	62da      	str	r2, [r3, #44]	; 0x2c
		LL_TIM_SetCounter(TIM14, 0); //set counter register value of timer 7 to 0
 8009644:	4b41      	ldr	r3, [pc, #260]	; (800974c <handleActiveState+0x150>)
 8009646:	2100      	movs	r1, #0
 8009648:	0018      	movs	r0, r3
 800964a:	f7fe ff66 	bl	800851a <LL_TIM_SetCounter>
		LL_TIM_EnableIT_UPDATE(TIM14); // Enable update interrupt
 800964e:	4b3f      	ldr	r3, [pc, #252]	; (800974c <handleActiveState+0x150>)
 8009650:	0018      	movs	r0, r3
 8009652:	f7fe ff8b 	bl	800856c <LL_TIM_EnableIT_UPDATE>
		LL_TIM_EnableCounter(TIM14);
 8009656:	4b3d      	ldr	r3, [pc, #244]	; (800974c <handleActiveState+0x150>)
 8009658:	0018      	movs	r0, r3
 800965a:	f7fe ff41 	bl	80084e0 <LL_TIM_EnableCounter>

        entryDone = true;
 800965e:	4b37      	ldr	r3, [pc, #220]	; (800973c <handleActiveState+0x140>)
 8009660:	2201      	movs	r2, #1
 8009662:	701a      	strb	r2, [r3, #0]
    //==========================================================
	// DO ACTIONS - Executed every time the state is processed
	//==========================================================

    //Periodic check to display measured values
    if (sm->periodicCheckFlag) {
 8009664:	4b37      	ldr	r3, [pc, #220]	; (8009744 <handleActiveState+0x148>)
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	7d1b      	ldrb	r3, [r3, #20]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d022      	beq.n	80096b4 <handleActiveState+0xb8>
		uint32_t vol = BSP_PWR_VBUSGetVoltage(0)/10; //divide by 10 to get centivolts since only 4 digit display..
 800966e:	2000      	movs	r0, #0
 8009670:	f015 ffda 	bl	801f628 <BSP_PWR_VBUSGetVoltage>
 8009674:	0003      	movs	r3, r0
 8009676:	210a      	movs	r1, #10
 8009678:	0018      	movs	r0, r3
 800967a:	f7fc fdcd 	bl	8006218 <__udivsi3>
 800967e:	0003      	movs	r3, r0
 8009680:	607b      	str	r3, [r7, #4]
		uint32_t cur = BSP_PWR_VBUSGetCurrent(0);
 8009682:	2000      	movs	r0, #0
 8009684:	f015 ffee 	bl	801f664 <BSP_PWR_VBUSGetCurrent>
 8009688:	0003      	movs	r3, r0
 800968a:	603b      	str	r3, [r7, #0]

		dhandle ->currentMeas = cur;
 800968c:	4b30      	ldr	r3, [pc, #192]	; (8009750 <handleActiveState+0x154>)
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	683a      	ldr	r2, [r7, #0]
 8009692:	611a      	str	r2, [r3, #16]
		dhandle ->voltageMeas = vol;
 8009694:	4b2e      	ldr	r3, [pc, #184]	; (8009750 <handleActiveState+0x154>)
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	687a      	ldr	r2, [r7, #4]
 800969a:	60da      	str	r2, [r3, #12]
		//Display output voltage
		max7219_PrintIspecial(SEGMENT_1, vol, 3);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2203      	movs	r2, #3
 80096a0:	0019      	movs	r1, r3
 80096a2:	2001      	movs	r0, #1
 80096a4:	f000 ff60 	bl	800a568 <max7219_PrintIspecial>
		//Display output current
		max7219_PrintIspecial(SEGMENT_2, cur, 4);
 80096a8:	683b      	ldr	r3, [r7, #0]
 80096aa:	2204      	movs	r2, #4
 80096ac:	0019      	movs	r1, r3
 80096ae:	2002      	movs	r0, #2
 80096b0:	f000 ff5a 	bl	800a568 <max7219_PrintIspecial>
    }

    //=================================================
	// TRANSITION CHECKS - Check for state transitions
	//=================================================
    if (sm->outputBtnPressed) {
 80096b4:	4b23      	ldr	r3, [pc, #140]	; (8009744 <handleActiveState+0x148>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	7b1b      	ldrb	r3, [r3, #12]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d007      	beq.n	80096ce <handleActiveState+0xd2>
        sm->currentState = STATE_IDLE;
 80096be:	4b21      	ldr	r3, [pc, #132]	; (8009744 <handleActiveState+0x148>)
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	2202      	movs	r2, #2
 80096c4:	701a      	strb	r2, [r3, #0]
        entryDone = false;
 80096c6:	4b1d      	ldr	r3, [pc, #116]	; (800973c <handleActiveState+0x140>)
 80096c8:	2200      	movs	r2, #0
 80096ca:	701a      	strb	r2, [r3, #0]
 80096cc:	e026      	b.n	800971c <handleActiveState+0x120>
    } else if (sm->awdgTriggeredFlag) {
 80096ce:	4b1d      	ldr	r3, [pc, #116]	; (8009744 <handleActiveState+0x148>)
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	7d5b      	ldrb	r3, [r3, #21]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d007      	beq.n	80096e8 <handleActiveState+0xec>
        sm->currentState = STATE_IDLE;
 80096d8:	4b1a      	ldr	r3, [pc, #104]	; (8009744 <handleActiveState+0x148>)
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	2202      	movs	r2, #2
 80096de:	701a      	strb	r2, [r3, #0]
        entryDone = false;
 80096e0:	4b16      	ldr	r3, [pc, #88]	; (800973c <handleActiveState+0x140>)
 80096e2:	2200      	movs	r2, #0
 80096e4:	701a      	strb	r2, [r3, #0]
 80096e6:	e019      	b.n	800971c <handleActiveState+0x120>
    } else if (sm->rotaryBtnPressed) {
 80096e8:	4b16      	ldr	r3, [pc, #88]	; (8009744 <handleActiveState+0x148>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	7c5b      	ldrb	r3, [r3, #17]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d014      	beq.n	800971c <handleActiveState+0x120>
        sm->currentState = STATE_SET_VALUES;
 80096f2:	4b14      	ldr	r3, [pc, #80]	; (8009744 <handleActiveState+0x148>)
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	2205      	movs	r2, #5
 80096f8:	701a      	strb	r2, [r3, #0]
        if (sm->comState == STATE_CLOSED) {
 80096fa:	4b12      	ldr	r3, [pc, #72]	; (8009744 <handleActiveState+0x148>)
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	789b      	ldrb	r3, [r3, #2]
 8009700:	2b01      	cmp	r3, #1
 8009702:	d104      	bne.n	800970e <handleActiveState+0x112>
			sm->timeoutCounter = 4000;  // 4 seconds timeout
 8009704:	4b0f      	ldr	r3, [pc, #60]	; (8009744 <handleActiveState+0x148>)
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	22fa      	movs	r2, #250	; 0xfa
 800970a:	0112      	lsls	r2, r2, #4
 800970c:	609a      	str	r2, [r3, #8]
		}
        sm->rotaryBtnPressed = false;
 800970e:	4b0d      	ldr	r3, [pc, #52]	; (8009744 <handleActiveState+0x148>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	2200      	movs	r2, #0
 8009714:	745a      	strb	r2, [r3, #17]
        entryDone = false;
 8009716:	4b09      	ldr	r3, [pc, #36]	; (800973c <handleActiveState+0x140>)
 8009718:	2200      	movs	r2, #0
 800971a:	701a      	strb	r2, [r3, #0]
    }

    //EXIT ACTION
    if (!entryDone) {
 800971c:	4b07      	ldr	r3, [pc, #28]	; (800973c <handleActiveState+0x140>)
 800971e:	781b      	ldrb	r3, [r3, #0]
 8009720:	2201      	movs	r2, #1
 8009722:	4053      	eors	r3, r2
 8009724:	b2db      	uxtb	r3, r3
 8009726:	2b00      	cmp	r3, #0
 8009728:	d003      	beq.n	8009732 <handleActiveState+0x136>
    	LL_TIM_DisableCounter(TIM14);
 800972a:	4b08      	ldr	r3, [pc, #32]	; (800974c <handleActiveState+0x150>)
 800972c:	0018      	movs	r0, r3
 800972e:	f7fe fee5 	bl	80084fc <LL_TIM_DisableCounter>
    }
}
 8009732:	46c0      	nop			; (mov r8, r8)
 8009734:	46bd      	mov	sp, r7
 8009736:	b002      	add	sp, #8
 8009738:	bd80      	pop	{r7, pc}
 800973a:	46c0      	nop			; (mov r8, r8)
 800973c:	200005bb 	.word	0x200005bb
 8009740:	50000800 	.word	0x50000800
 8009744:	200000ec 	.word	0x200000ec
 8009748:	08029bec 	.word	0x08029bec
 800974c:	40002000 	.word	0x40002000
 8009750:	200000e8 	.word	0x200000e8

08009754 <handleSetValuesState>:

void handleSetValuesState(void) {
 8009754:	b590      	push	{r4, r7, lr}
 8009756:	b09f      	sub	sp, #124	; 0x7c
 8009758:	af02      	add	r7, sp, #8

    //=======================================================
   	// ENTRY ACTIONS - Executed once when entering the state
   	//=======================================================

    if (!entryDone) {
 800975a:	4bd4      	ldr	r3, [pc, #848]	; (8009aac <handleSetValuesState+0x358>)
 800975c:	781b      	ldrb	r3, [r3, #0]
 800975e:	2201      	movs	r2, #1
 8009760:	4053      	eors	r3, r2
 8009762:	b2db      	uxtb	r3, r3
 8009764:	2b00      	cmp	r3, #0
 8009766:	d039      	beq.n	80097dc <handleSetValuesState+0x88>

    	// Display set values
        max7219_PrintIspecial(SEGMENT_2, dhandle->currentSet, 4);
 8009768:	4bd1      	ldr	r3, [pc, #836]	; (8009ab0 <handleSetValuesState+0x35c>)
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	685b      	ldr	r3, [r3, #4]
 800976e:	2204      	movs	r2, #4
 8009770:	0019      	movs	r1, r3
 8009772:	2002      	movs	r0, #2
 8009774:	f000 fef8 	bl	800a568 <max7219_PrintIspecial>
        max7219_PrintIspecial(SEGMENT_1, dhandle->voltageSet, 3);
 8009778:	4bcd      	ldr	r3, [pc, #820]	; (8009ab0 <handleSetValuesState+0x35c>)
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	2203      	movs	r2, #3
 8009780:	0019      	movs	r1, r3
 8009782:	2001      	movs	r0, #1
 8009784:	f000 fef0 	bl	800a568 <max7219_PrintIspecial>

        // Initialize the periodic timer
		TIM14->ARR = 500;
 8009788:	4bca      	ldr	r3, [pc, #808]	; (8009ab4 <handleSetValuesState+0x360>)
 800978a:	22fa      	movs	r2, #250	; 0xfa
 800978c:	0052      	lsls	r2, r2, #1
 800978e:	62da      	str	r2, [r3, #44]	; 0x2c
		LL_TIM_SetCounter(TIM14, 0); //set counter register value of timer 14 to 0
 8009790:	4bc8      	ldr	r3, [pc, #800]	; (8009ab4 <handleSetValuesState+0x360>)
 8009792:	2100      	movs	r1, #0
 8009794:	0018      	movs	r0, r3
 8009796:	f7fe fec0 	bl	800851a <LL_TIM_SetCounter>
		LL_TIM_EnableIT_UPDATE(TIM14); // Enable update interrupt
 800979a:	4bc6      	ldr	r3, [pc, #792]	; (8009ab4 <handleSetValuesState+0x360>)
 800979c:	0018      	movs	r0, r3
 800979e:	f7fe fee5 	bl	800856c <LL_TIM_EnableIT_UPDATE>
		LL_TIM_EnableCounter(TIM14);
 80097a2:	4bc4      	ldr	r3, [pc, #784]	; (8009ab4 <handleSetValuesState+0x360>)
 80097a4:	0018      	movs	r0, r3
 80097a6:	f7fe fe9b 	bl	80084e0 <LL_TIM_EnableCounter>

		// Initialize the timeout timer
		LL_TIM_DisableCounter(TIM15);
 80097aa:	4bc3      	ldr	r3, [pc, #780]	; (8009ab8 <handleSetValuesState+0x364>)
 80097ac:	0018      	movs	r0, r3
 80097ae:	f7fe fea5 	bl	80084fc <LL_TIM_DisableCounter>
		TIM15->ARR = sm->timeoutCounter;
 80097b2:	4bc2      	ldr	r3, [pc, #776]	; (8009abc <handleSetValuesState+0x368>)
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	4ac0      	ldr	r2, [pc, #768]	; (8009ab8 <handleSetValuesState+0x364>)
 80097b8:	689b      	ldr	r3, [r3, #8]
 80097ba:	62d3      	str	r3, [r2, #44]	; 0x2c
		LL_TIM_SetCounter(TIM15, 0); //set counter register value of timer 14 to 0
 80097bc:	4bbe      	ldr	r3, [pc, #760]	; (8009ab8 <handleSetValuesState+0x364>)
 80097be:	2100      	movs	r1, #0
 80097c0:	0018      	movs	r0, r3
 80097c2:	f7fe feaa 	bl	800851a <LL_TIM_SetCounter>
		LL_TIM_EnableIT_UPDATE(TIM15); // Enable update interrupt
 80097c6:	4bbc      	ldr	r3, [pc, #752]	; (8009ab8 <handleSetValuesState+0x364>)
 80097c8:	0018      	movs	r0, r3
 80097ca:	f7fe fecf 	bl	800856c <LL_TIM_EnableIT_UPDATE>
		LL_TIM_EnableCounter(TIM15);
 80097ce:	4bba      	ldr	r3, [pc, #744]	; (8009ab8 <handleSetValuesState+0x364>)
 80097d0:	0018      	movs	r0, r3
 80097d2:	f7fe fe85 	bl	80084e0 <LL_TIM_EnableCounter>

        entryDone = true;
 80097d6:	4bb5      	ldr	r3, [pc, #724]	; (8009aac <handleSetValuesState+0x358>)
 80097d8:	2201      	movs	r2, #1
 80097da:	701a      	strb	r2, [r3, #0]
    //==========================================================
	// DO ACTIONS - Executed every time the state is processed
	//==========================================================

    // User interaction - reset the timeout
	if (sm->rotaryBtnPressed || sm->encoderTurnedFlag || sm->voltageCurrentBtnPressed) {
 80097dc:	4bb7      	ldr	r3, [pc, #732]	; (8009abc <handleSetValuesState+0x368>)
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	7c5b      	ldrb	r3, [r3, #17]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d109      	bne.n	80097fa <handleSetValuesState+0xa6>
 80097e6:	4bb5      	ldr	r3, [pc, #724]	; (8009abc <handleSetValuesState+0x368>)
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	7c9b      	ldrb	r3, [r3, #18]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d104      	bne.n	80097fa <handleSetValuesState+0xa6>
 80097f0:	4bb2      	ldr	r3, [pc, #712]	; (8009abc <handleSetValuesState+0x368>)
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	7bdb      	ldrb	r3, [r3, #15]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d010      	beq.n	800981c <handleSetValuesState+0xc8>
		// Reset the timeout timer whenever there's user interaction
		LL_TIM_DisableCounter(TIM15);
 80097fa:	4baf      	ldr	r3, [pc, #700]	; (8009ab8 <handleSetValuesState+0x364>)
 80097fc:	0018      	movs	r0, r3
 80097fe:	f7fe fe7d 	bl	80084fc <LL_TIM_DisableCounter>
		LL_TIM_SetCounter(TIM15, 0); //set counter register value of timer 14 to 0
 8009802:	4bad      	ldr	r3, [pc, #692]	; (8009ab8 <handleSetValuesState+0x364>)
 8009804:	2100      	movs	r1, #0
 8009806:	0018      	movs	r0, r3
 8009808:	f7fe fe87 	bl	800851a <LL_TIM_SetCounter>
		LL_TIM_EnableIT_UPDATE(TIM15); // Enable update interrupt
 800980c:	4baa      	ldr	r3, [pc, #680]	; (8009ab8 <handleSetValuesState+0x364>)
 800980e:	0018      	movs	r0, r3
 8009810:	f7fe feac 	bl	800856c <LL_TIM_EnableIT_UPDATE>
		LL_TIM_EnableCounter(TIM15);
 8009814:	4ba8      	ldr	r3, [pc, #672]	; (8009ab8 <handleSetValuesState+0x364>)
 8009816:	0018      	movs	r0, r3
 8009818:	f7fe fe62 	bl	80084e0 <LL_TIM_EnableCounter>
	}

	//Process voltageCurrentBtn press
	if (sm->voltageCurrentBtnPressed) {
 800981c:	4ba7      	ldr	r3, [pc, #668]	; (8009abc <handleSetValuesState+0x368>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	7bdb      	ldrb	r3, [r3, #15]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d042      	beq.n	80098ac <handleSetValuesState+0x158>
		//Reset flag
		sm->voltageCurrentBtnPressed = false;
 8009826:	4ba5      	ldr	r3, [pc, #660]	; (8009abc <handleSetValuesState+0x368>)
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	2200      	movs	r2, #0
 800982c:	73da      	strb	r2, [r3, #15]
		//Process
		if (sm->setValueMode == SET_VOLTAGE) {
 800982e:	4ba3      	ldr	r3, [pc, #652]	; (8009abc <handleSetValuesState+0x368>)
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	2234      	movs	r2, #52	; 0x34
 8009834:	5c9b      	ldrb	r3, [r3, r2]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d105      	bne.n	8009846 <handleSetValuesState+0xf2>
			sm->setValueMode = SET_CURRENT;
 800983a:	4ba0      	ldr	r3, [pc, #640]	; (8009abc <handleSetValuesState+0x368>)
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	2234      	movs	r2, #52	; 0x34
 8009840:	2101      	movs	r1, #1
 8009842:	5499      	strb	r1, [r3, r2]
 8009844:	e00a      	b.n	800985c <handleSetValuesState+0x108>
		} else if (sm->setValueMode == SET_CURRENT) {
 8009846:	4b9d      	ldr	r3, [pc, #628]	; (8009abc <handleSetValuesState+0x368>)
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	2234      	movs	r2, #52	; 0x34
 800984c:	5c9b      	ldrb	r3, [r3, r2]
 800984e:	2b01      	cmp	r3, #1
 8009850:	d104      	bne.n	800985c <handleSetValuesState+0x108>
			sm->setValueMode = SET_VOLTAGE;
 8009852:	4b9a      	ldr	r3, [pc, #616]	; (8009abc <handleSetValuesState+0x368>)
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	2234      	movs	r2, #52	; 0x34
 8009858:	2100      	movs	r1, #0
 800985a:	5499      	strb	r1, [r3, r2]
		}

		//Get values into debug trace
		char _str[60];
		uint32_t voltageADC = BSP_PWR_VBUSGetVoltage(0);
 800985c:	2000      	movs	r0, #0
 800985e:	f015 fee3 	bl	801f628 <BSP_PWR_VBUSGetVoltage>
 8009862:	0003      	movs	r3, r0
 8009864:	66bb      	str	r3, [r7, #104]	; 0x68
		uint32_t currentADC= BSP_PWR_VBUSGetCurrent(0);
 8009866:	2000      	movs	r0, #0
 8009868:	f015 fefc 	bl	801f664 <BSP_PWR_VBUSGetCurrent>
 800986c:	0003      	movs	r3, r0
 800986e:	667b      	str	r3, [r7, #100]	; 0x64
		uint32_t currentOCP_ADC= BSP_PWR_VBUSGetCurrentOCP(0);
 8009870:	2000      	movs	r0, #0
 8009872:	f016 f81b 	bl	801f8ac <BSP_PWR_VBUSGetCurrentOCP>
 8009876:	0003      	movs	r3, r0
 8009878:	663b      	str	r3, [r7, #96]	; 0x60

		// Use snprintf to limit the number of characters written
		int len = snprintf(_str, sizeof(_str), "VBUS:%lu mV, IBUS:%lu mA, IOCP:%lu mA", voltageADC, currentADC, currentOCP_ADC);
 800987a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800987c:	4a90      	ldr	r2, [pc, #576]	; (8009ac0 <handleSetValuesState+0x36c>)
 800987e:	0038      	movs	r0, r7
 8009880:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009882:	9301      	str	r3, [sp, #4]
 8009884:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009886:	9300      	str	r3, [sp, #0]
 8009888:	000b      	movs	r3, r1
 800988a:	213c      	movs	r1, #60	; 0x3c
 800988c:	f01d fe98 	bl	80275c0 <sniprintf>
 8009890:	0003      	movs	r3, r0
 8009892:	65fb      	str	r3, [r7, #92]	; 0x5c

		USBPD_TRACE_Add(USBPD_TRACE_DEBUG, 0, 0, (uint8_t*)_str, strlen(_str));
 8009894:	003b      	movs	r3, r7
 8009896:	0018      	movs	r0, r3
 8009898:	f7fc fca2 	bl	80061e0 <strlen>
 800989c:	0002      	movs	r2, r0
 800989e:	003b      	movs	r3, r7
 80098a0:	9200      	str	r2, [sp, #0]
 80098a2:	2200      	movs	r2, #0
 80098a4:	2100      	movs	r1, #0
 80098a6:	2006      	movs	r0, #6
 80098a8:	f00c f8aa 	bl	8015a00 <USBPD_TRACE_Add>
	}

    //Process encoder press
    if (sm->rotaryBtnPressed) {
 80098ac:	4b83      	ldr	r3, [pc, #524]	; (8009abc <handleSetValuesState+0x368>)
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	7c5b      	ldrb	r3, [r3, #17]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d100      	bne.n	80098b8 <handleSetValuesState+0x164>
 80098b6:	e056      	b.n	8009966 <handleSetValuesState+0x212>
		//Decrement encoderPress value if higher than 4
		if (sm->encoder.selDigit > 1){
 80098b8:	4b80      	ldr	r3, [pc, #512]	; (8009abc <handleSetValuesState+0x368>)
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	6a1b      	ldr	r3, [r3, #32]
 80098be:	2b01      	cmp	r3, #1
 80098c0:	dd05      	ble.n	80098ce <handleSetValuesState+0x17a>
			sm->encoder.selDigit--;
 80098c2:	4b7e      	ldr	r3, [pc, #504]	; (8009abc <handleSetValuesState+0x368>)
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	6a1a      	ldr	r2, [r3, #32]
 80098c8:	3a01      	subs	r2, #1
 80098ca:	621a      	str	r2, [r3, #32]
 80098cc:	e003      	b.n	80098d6 <handleSetValuesState+0x182>
		}
		else {
			sm->encoder.selDigit = 4;
 80098ce:	4b7b      	ldr	r3, [pc, #492]	; (8009abc <handleSetValuesState+0x368>)
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	2204      	movs	r2, #4
 80098d4:	621a      	str	r2, [r3, #32]
		}

		//Choose addition value based on setValueMode
		int val;
		switch (sm->setValueMode){
 80098d6:	4b79      	ldr	r3, [pc, #484]	; (8009abc <handleSetValuesState+0x368>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	2234      	movs	r2, #52	; 0x34
 80098dc:	5c9b      	ldrb	r3, [r3, r2]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d002      	beq.n	80098e8 <handleSetValuesState+0x194>
 80098e2:	2b01      	cmp	r3, #1
 80098e4:	d01c      	beq.n	8009920 <handleSetValuesState+0x1cc>
 80098e6:	e03a      	b.n	800995e <handleSetValuesState+0x20a>
			case SET_VOLTAGE:
				switch (sm->encoder.selDigit) {
 80098e8:	4b74      	ldr	r3, [pc, #464]	; (8009abc <handleSetValuesState+0x368>)
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	6a1b      	ldr	r3, [r3, #32]
 80098ee:	2b04      	cmp	r3, #4
 80098f0:	d011      	beq.n	8009916 <handleSetValuesState+0x1c2>
 80098f2:	dc31      	bgt.n	8009958 <handleSetValuesState+0x204>
 80098f4:	2b03      	cmp	r3, #3
 80098f6:	d00b      	beq.n	8009910 <handleSetValuesState+0x1bc>
 80098f8:	dc2e      	bgt.n	8009958 <handleSetValuesState+0x204>
 80098fa:	2b01      	cmp	r3, #1
 80098fc:	d002      	beq.n	8009904 <handleSetValuesState+0x1b0>
 80098fe:	2b02      	cmp	r3, #2
 8009900:	d003      	beq.n	800990a <handleSetValuesState+0x1b6>
				case 1: val = 2; break;
				case 2: val = 10; break;
				case 3: val = 100; break;
				case 4: val = 1000; break;
				}
			 break;
 8009902:	e029      	b.n	8009958 <handleSetValuesState+0x204>
				case 1: val = 2; break;
 8009904:	2302      	movs	r3, #2
 8009906:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009908:	e009      	b.n	800991e <handleSetValuesState+0x1ca>
				case 2: val = 10; break;
 800990a:	230a      	movs	r3, #10
 800990c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800990e:	e006      	b.n	800991e <handleSetValuesState+0x1ca>
				case 3: val = 100; break;
 8009910:	2364      	movs	r3, #100	; 0x64
 8009912:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009914:	e003      	b.n	800991e <handleSetValuesState+0x1ca>
				case 4: val = 1000; break;
 8009916:	23fa      	movs	r3, #250	; 0xfa
 8009918:	009b      	lsls	r3, r3, #2
 800991a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800991c:	46c0      	nop			; (mov r8, r8)
			 break;
 800991e:	e01b      	b.n	8009958 <handleSetValuesState+0x204>
			//case SET_CURRENT:
			case SET_CURRENT:
				switch (sm->encoder.selDigit) {
 8009920:	4b66      	ldr	r3, [pc, #408]	; (8009abc <handleSetValuesState+0x368>)
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	6a1b      	ldr	r3, [r3, #32]
 8009926:	2b04      	cmp	r3, #4
 8009928:	d011      	beq.n	800994e <handleSetValuesState+0x1fa>
 800992a:	dc17      	bgt.n	800995c <handleSetValuesState+0x208>
 800992c:	2b03      	cmp	r3, #3
 800992e:	d00b      	beq.n	8009948 <handleSetValuesState+0x1f4>
 8009930:	dc14      	bgt.n	800995c <handleSetValuesState+0x208>
 8009932:	2b01      	cmp	r3, #1
 8009934:	d002      	beq.n	800993c <handleSetValuesState+0x1e8>
 8009936:	2b02      	cmp	r3, #2
 8009938:	d003      	beq.n	8009942 <handleSetValuesState+0x1ee>
				case 1: val = 5; break;
				case 2: val = 10; break;
				case 3: val = 100; break;
				case 4: val = 1000; break;
				}
			 break;
 800993a:	e00f      	b.n	800995c <handleSetValuesState+0x208>
				case 1: val = 5; break;
 800993c:	2305      	movs	r3, #5
 800993e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009940:	e009      	b.n	8009956 <handleSetValuesState+0x202>
				case 2: val = 10; break;
 8009942:	230a      	movs	r3, #10
 8009944:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009946:	e006      	b.n	8009956 <handleSetValuesState+0x202>
				case 3: val = 100; break;
 8009948:	2364      	movs	r3, #100	; 0x64
 800994a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800994c:	e003      	b.n	8009956 <handleSetValuesState+0x202>
				case 4: val = 1000; break;
 800994e:	23fa      	movs	r3, #250	; 0xfa
 8009950:	009b      	lsls	r3, r3, #2
 8009952:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009954:	46c0      	nop			; (mov r8, r8)
			 break;
 8009956:	e001      	b.n	800995c <handleSetValuesState+0x208>
			 break;
 8009958:	46c0      	nop			; (mov r8, r8)
 800995a:	e000      	b.n	800995e <handleSetValuesState+0x20a>
			 break;
 800995c:	46c0      	nop			; (mov r8, r8)
		}

		sm->encoder.increment = val;
 800995e:	4b57      	ldr	r3, [pc, #348]	; (8009abc <handleSetValuesState+0x368>)
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009964:	625a      	str	r2, [r3, #36]	; 0x24
    }


    //Process encoder turn
    if (sm->encoderTurnedFlag) {
 8009966:	4b55      	ldr	r3, [pc, #340]	; (8009abc <handleSetValuesState+0x368>)
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	7c9b      	ldrb	r3, [r3, #18]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d023      	beq.n	80099b8 <handleSetValuesState+0x264>
		// Handle encoder pulse event
		int encoderVal = (TIM3 -> CNT) >> 2;
 8009970:	4b54      	ldr	r3, [pc, #336]	; (8009ac4 <handleSetValuesState+0x370>)
 8009972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009974:	089b      	lsrs	r3, r3, #2
 8009976:	65bb      	str	r3, [r7, #88]	; 0x58

		//
		//Erase FLAG!!
		//
		sm->encoder.curValue= encoderVal;
 8009978:	4b50      	ldr	r3, [pc, #320]	; (8009abc <handleSetValuesState+0x368>)
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800997e:	619a      	str	r2, [r3, #24]

		if (encoderVal != sm->encoder.prevValue){
 8009980:	4b4e      	ldr	r3, [pc, #312]	; (8009abc <handleSetValuesState+0x368>)
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	69db      	ldr	r3, [r3, #28]
 8009986:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009988:	429a      	cmp	r2, r3
 800998a:	d015      	beq.n	80099b8 <handleSetValuesState+0x264>
			//Get the turn direction and save it
			sm->encoder.direction = (encoderVal < sm->encoder.prevValue) ? 1 : -1;
 800998c:	4b4b      	ldr	r3, [pc, #300]	; (8009abc <handleSetValuesState+0x368>)
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	69db      	ldr	r3, [r3, #28]
 8009992:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009994:	429a      	cmp	r2, r3
 8009996:	da01      	bge.n	800999c <handleSetValuesState+0x248>
 8009998:	2201      	movs	r2, #1
 800999a:	e001      	b.n	80099a0 <handleSetValuesState+0x24c>
 800999c:	2301      	movs	r3, #1
 800999e:	425a      	negs	r2, r3
 80099a0:	4b46      	ldr	r3, [pc, #280]	; (8009abc <handleSetValuesState+0x368>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	629a      	str	r2, [r3, #40]	; 0x28

			//Save TIM3 CNT value to ValPrev
			sm->encoder.prevValue = encoderVal;
 80099a6:	4b45      	ldr	r3, [pc, #276]	; (8009abc <handleSetValuesState+0x368>)
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80099ac:	61da      	str	r2, [r3, #28]

			//Set encoder Turn event flag
			sm->encoder.turnEvent = true;
 80099ae:	4b43      	ldr	r3, [pc, #268]	; (8009abc <handleSetValuesState+0x368>)
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	222c      	movs	r2, #44	; 0x2c
 80099b4:	2101      	movs	r1, #1
 80099b6:	5499      	strb	r1, [r3, r2]
		}
    }

    // Handle digit blinking based on current set mode
    if (sm->periodicCheckFlag) {
 80099b8:	4b40      	ldr	r3, [pc, #256]	; (8009abc <handleSetValuesState+0x368>)
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	7d1b      	ldrb	r3, [r3, #20]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d042      	beq.n	8009a48 <handleSetValuesState+0x2f4>
    	if (sm->setValueMode == SET_VOLTAGE) {
 80099c2:	4b3e      	ldr	r3, [pc, #248]	; (8009abc <handleSetValuesState+0x368>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	2234      	movs	r2, #52	; 0x34
 80099c8:	5c9b      	ldrb	r3, [r3, r2]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d117      	bne.n	80099fe <handleSetValuesState+0x2aa>
			max7219_BlinkDigit2(SEGMENT_1, dhandle->voltageSet, sm->encoder.selDigit, 3, showDigit);
 80099ce:	4b38      	ldr	r3, [pc, #224]	; (8009ab0 <handleSetValuesState+0x35c>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	0019      	movs	r1, r3
 80099d6:	4b39      	ldr	r3, [pc, #228]	; (8009abc <handleSetValuesState+0x368>)
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	6a1b      	ldr	r3, [r3, #32]
 80099dc:	b2da      	uxtb	r2, r3
 80099de:	4b3a      	ldr	r3, [pc, #232]	; (8009ac8 <handleSetValuesState+0x374>)
 80099e0:	781b      	ldrb	r3, [r3, #0]
 80099e2:	9300      	str	r3, [sp, #0]
 80099e4:	2303      	movs	r3, #3
 80099e6:	2001      	movs	r0, #1
 80099e8:	f000 fe8a 	bl	800a700 <max7219_BlinkDigit2>
			max7219_PrintIspecial(SEGMENT_2, dhandle->currentSet,4);
 80099ec:	4b30      	ldr	r3, [pc, #192]	; (8009ab0 <handleSetValuesState+0x35c>)
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	685b      	ldr	r3, [r3, #4]
 80099f2:	2204      	movs	r2, #4
 80099f4:	0019      	movs	r1, r3
 80099f6:	2002      	movs	r0, #2
 80099f8:	f000 fdb6 	bl	800a568 <max7219_PrintIspecial>
 80099fc:	e016      	b.n	8009a2c <handleSetValuesState+0x2d8>
		} else { // SET_CURRENT
			max7219_BlinkDigit2(SEGMENT_2, dhandle->currentSet, sm->encoder.selDigit, 4, showDigit);
 80099fe:	4b2c      	ldr	r3, [pc, #176]	; (8009ab0 <handleSetValuesState+0x35c>)
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	685b      	ldr	r3, [r3, #4]
 8009a04:	0019      	movs	r1, r3
 8009a06:	4b2d      	ldr	r3, [pc, #180]	; (8009abc <handleSetValuesState+0x368>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	6a1b      	ldr	r3, [r3, #32]
 8009a0c:	b2da      	uxtb	r2, r3
 8009a0e:	4b2e      	ldr	r3, [pc, #184]	; (8009ac8 <handleSetValuesState+0x374>)
 8009a10:	781b      	ldrb	r3, [r3, #0]
 8009a12:	9300      	str	r3, [sp, #0]
 8009a14:	2304      	movs	r3, #4
 8009a16:	2002      	movs	r0, #2
 8009a18:	f000 fe72 	bl	800a700 <max7219_BlinkDigit2>
			max7219_PrintIspecial(SEGMENT_1, dhandle->voltageSet,3);
 8009a1c:	4b24      	ldr	r3, [pc, #144]	; (8009ab0 <handleSetValuesState+0x35c>)
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	2203      	movs	r2, #3
 8009a24:	0019      	movs	r1, r3
 8009a26:	2001      	movs	r0, #1
 8009a28:	f000 fd9e 	bl	800a568 <max7219_PrintIspecial>
		}
    	//Toggle showDigit
    	showDigit = !showDigit;
 8009a2c:	4b26      	ldr	r3, [pc, #152]	; (8009ac8 <handleSetValuesState+0x374>)
 8009a2e:	781b      	ldrb	r3, [r3, #0]
 8009a30:	1e5a      	subs	r2, r3, #1
 8009a32:	4193      	sbcs	r3, r2
 8009a34:	b2db      	uxtb	r3, r3
 8009a36:	2201      	movs	r2, #1
 8009a38:	4053      	eors	r3, r2
 8009a3a:	b2db      	uxtb	r3, r3
 8009a3c:	1c1a      	adds	r2, r3, #0
 8009a3e:	2301      	movs	r3, #1
 8009a40:	4013      	ands	r3, r2
 8009a42:	b2da      	uxtb	r2, r3
 8009a44:	4b20      	ldr	r3, [pc, #128]	; (8009ac8 <handleSetValuesState+0x374>)
 8009a46:	701a      	strb	r2, [r3, #0]
    }

    // On turnEvent update voltage/current
	if (sm->encoder.turnEvent) {
 8009a48:	4b1c      	ldr	r3, [pc, #112]	; (8009abc <handleSetValuesState+0x368>)
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	222c      	movs	r2, #44	; 0x2c
 8009a4e:	5c9b      	ldrb	r3, [r3, r2]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d100      	bne.n	8009a56 <handleSetValuesState+0x302>
 8009a54:	e07a      	b.n	8009b4c <handleSetValuesState+0x3f8>
		//Reset event flag
		sm->encoder.turnEvent = false;
 8009a56:	4b19      	ldr	r3, [pc, #100]	; (8009abc <handleSetValuesState+0x368>)
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	222c      	movs	r2, #44	; 0x2c
 8009a5c:	2100      	movs	r1, #0
 8009a5e:	5499      	strb	r1, [r3, r2]
		char _str[40];
		//Update displays
		switch (sm->setValueMode) {
 8009a60:	4b16      	ldr	r3, [pc, #88]	; (8009abc <handleSetValuesState+0x368>)
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	2234      	movs	r2, #52	; 0x34
 8009a66:	5c9b      	ldrb	r3, [r3, r2]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d002      	beq.n	8009a72 <handleSetValuesState+0x31e>
 8009a6c:	2b01      	cmp	r3, #1
 8009a6e:	d02f      	beq.n	8009ad0 <handleSetValuesState+0x37c>
 8009a70:	e06c      	b.n	8009b4c <handleSetValuesState+0x3f8>
			case SET_VOLTAGE:
				updateVoltage();
 8009a72:	f000 fbb7 	bl	800a1e4 <updateVoltage>
				//Print to debug !!calling it from inside updateVoltage() results in hardFault error!!
				sprintf(_str,"VBUS selected: %lu mV", dhandle->voltageSet * 10);
 8009a76:	4b0e      	ldr	r3, [pc, #56]	; (8009ab0 <handleSetValuesState+0x35c>)
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	681a      	ldr	r2, [r3, #0]
 8009a7c:	0013      	movs	r3, r2
 8009a7e:	009b      	lsls	r3, r3, #2
 8009a80:	189b      	adds	r3, r3, r2
 8009a82:	005b      	lsls	r3, r3, #1
 8009a84:	001a      	movs	r2, r3
 8009a86:	4911      	ldr	r1, [pc, #68]	; (8009acc <handleSetValuesState+0x378>)
 8009a88:	003b      	movs	r3, r7
 8009a8a:	0018      	movs	r0, r3
 8009a8c:	f01d fdcc 	bl	8027628 <siprintf>
				USBPD_TRACE_Add(USBPD_TRACE_DEBUG, 0, 0, (uint8_t*)_str, strlen(_str));
 8009a90:	003b      	movs	r3, r7
 8009a92:	0018      	movs	r0, r3
 8009a94:	f7fc fba4 	bl	80061e0 <strlen>
 8009a98:	0002      	movs	r2, r0
 8009a9a:	003b      	movs	r3, r7
 8009a9c:	9200      	str	r2, [sp, #0]
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	2100      	movs	r1, #0
 8009aa2:	2006      	movs	r0, #6
 8009aa4:	f00b ffac 	bl	8015a00 <USBPD_TRACE_Add>
				break;
 8009aa8:	e050      	b.n	8009b4c <handleSetValuesState+0x3f8>
 8009aaa:	46c0      	nop			; (mov r8, r8)
 8009aac:	200005bc 	.word	0x200005bc
 8009ab0:	200000e8 	.word	0x200000e8
 8009ab4:	40002000 	.word	0x40002000
 8009ab8:	40014000 	.word	0x40014000
 8009abc:	200000ec 	.word	0x200000ec
 8009ac0:	08029bf4 	.word	0x08029bf4
 8009ac4:	40000400 	.word	0x40000400
 8009ac8:	200005bd 	.word	0x200005bd
 8009acc:	08029c1c 	.word	0x08029c1c
			case SET_CURRENT:
				updateCurrent();
 8009ad0:	f000 fbba 	bl	800a248 <updateCurrent>
				//Print to debug !!calling it from inside updateVoltage() results in hardFault error!!
				sprintf(_str,"IBUS selected: %lu mA", dhandle->currentSet);
 8009ad4:	4b57      	ldr	r3, [pc, #348]	; (8009c34 <handleSetValuesState+0x4e0>)
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	685a      	ldr	r2, [r3, #4]
 8009ada:	4957      	ldr	r1, [pc, #348]	; (8009c38 <handleSetValuesState+0x4e4>)
 8009adc:	003b      	movs	r3, r7
 8009ade:	0018      	movs	r0, r3
 8009ae0:	f01d fda2 	bl	8027628 <siprintf>
				USBPD_TRACE_Add(USBPD_TRACE_DEBUG, 0, 0, (uint8_t*)_str, strlen(_str));
 8009ae4:	003b      	movs	r3, r7
 8009ae6:	0018      	movs	r0, r3
 8009ae8:	f7fc fb7a 	bl	80061e0 <strlen>
 8009aec:	0002      	movs	r2, r0
 8009aee:	003b      	movs	r3, r7
 8009af0:	9200      	str	r2, [sp, #0]
 8009af2:	2200      	movs	r2, #0
 8009af4:	2100      	movs	r1, #0
 8009af6:	2006      	movs	r0, #6
 8009af8:	f00b ff82 	bl	8015a00 <USBPD_TRACE_Add>

				if (sm->OCPMode == OCP_ENABLED) {
 8009afc:	4b4f      	ldr	r3, [pc, #316]	; (8009c3c <handleSetValuesState+0x4e8>)
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	2230      	movs	r2, #48	; 0x30
 8009b02:	5c9b      	ldrb	r3, [r3, r2]
 8009b04:	2b01      	cmp	r3, #1
 8009b06:	d120      	bne.n	8009b4a <handleSetValuesState+0x3f6>
					//Update AWD limits
					int isense_Vtrip_mV = (dhandle->currentSet *G_SENSE*R_SENSE_MOHMS)/1000; // mV  (mA * mOhms * Gain)
 8009b08:	4b4a      	ldr	r3, [pc, #296]	; (8009c34 <handleSetValuesState+0x4e0>)
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	685a      	ldr	r2, [r3, #4]
 8009b0e:	0013      	movs	r3, r2
 8009b10:	009b      	lsls	r3, r3, #2
 8009b12:	189b      	adds	r3, r3, r2
 8009b14:	011a      	lsls	r2, r3, #4
 8009b16:	1ad2      	subs	r2, r2, r3
 8009b18:	00d3      	lsls	r3, r2, #3
 8009b1a:	001a      	movs	r2, r3
 8009b1c:	23fa      	movs	r3, #250	; 0xfa
 8009b1e:	0099      	lsls	r1, r3, #2
 8009b20:	0010      	movs	r0, r2
 8009b22:	f7fc fb79 	bl	8006218 <__udivsi3>
 8009b26:	0003      	movs	r3, r0
 8009b28:	657b      	str	r3, [r7, #84]	; 0x54
					int isense_rawADCtrip= (isense_Vtrip_mV *4095) / VDDA_APPLI; //value for AWD treshold
 8009b2a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009b2c:	0013      	movs	r3, r2
 8009b2e:	031b      	lsls	r3, r3, #12
 8009b30:	1a9b      	subs	r3, r3, r2
 8009b32:	4943      	ldr	r1, [pc, #268]	; (8009c40 <handleSetValuesState+0x4ec>)
 8009b34:	0018      	movs	r0, r3
 8009b36:	f7fc fbf9 	bl	800632c <__divsi3>
 8009b3a:	0003      	movs	r3, r0
 8009b3c:	653b      	str	r3, [r7, #80]	; 0x50
					Update_AWD_Thresholds(0, isense_rawADCtrip, ADC_ANALOGWATCHDOG_2);
 8009b3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009b40:	4a40      	ldr	r2, [pc, #256]	; (8009c44 <handleSetValuesState+0x4f0>)
 8009b42:	0019      	movs	r1, r3
 8009b44:	2000      	movs	r0, #0
 8009b46:	f7fe fd83 	bl	8008650 <Update_AWD_Thresholds>
				}
				break;
 8009b4a:	46c0      	nop			; (mov r8, r8)
	//=================================================
	// TRANSITION CHECKS - Check for state transitions
	//=================================================

    // If timeout from setValues make USB PD request with new values
    if (sm->stateTimeoutFlag) {
 8009b4c:	4b3b      	ldr	r3, [pc, #236]	; (8009c3c <handleSetValuesState+0x4e8>)
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	7cdb      	ldrb	r3, [r3, #19]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d05e      	beq.n	8009c14 <handleSetValuesState+0x4c0>

    	uint32_t compVoltage = compensateVoltage();
 8009b56:	f000 fba9 	bl	800a2ac <compensateVoltage>
 8009b5a:	0003      	movs	r3, r0
 8009b5c:	64fb      	str	r3, [r7, #76]	; 0x4c
    	//Make a USBPD request
		int indexSRCAPDO = USER_SERV_FindSRCIndex(0, &powerRequestDetails, compVoltage*10, dhandle->currentSet, dhandle ->selMethod);
 8009b5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009b60:	b29b      	uxth	r3, r3
 8009b62:	1c1a      	adds	r2, r3, #0
 8009b64:	0092      	lsls	r2, r2, #2
 8009b66:	18d3      	adds	r3, r2, r3
 8009b68:	18db      	adds	r3, r3, r3
 8009b6a:	b29a      	uxth	r2, r3
 8009b6c:	4b31      	ldr	r3, [pc, #196]	; (8009c34 <handleSetValuesState+0x4e0>)
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	685b      	ldr	r3, [r3, #4]
 8009b72:	b298      	uxth	r0, r3
 8009b74:	4b2f      	ldr	r3, [pc, #188]	; (8009c34 <handleSetValuesState+0x4e0>)
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	2124      	movs	r1, #36	; 0x24
 8009b7a:	5c5b      	ldrb	r3, [r3, r1]
 8009b7c:	4932      	ldr	r1, [pc, #200]	; (8009c48 <handleSetValuesState+0x4f4>)
 8009b7e:	9300      	str	r3, [sp, #0]
 8009b80:	0003      	movs	r3, r0
 8009b82:	2000      	movs	r0, #0
 8009b84:	f016 fd68 	bl	8020658 <USER_SERV_FindSRCIndex>
 8009b88:	0003      	movs	r3, r0
 8009b8a:	64bb      	str	r3, [r7, #72]	; 0x48
		//Print to debug
		char _str[70];
		sprintf(_str,"APDO request: indexSRCPDO= %int, VBUS= %lu mV, Ibus= %lu mA", indexSRCAPDO, 10*dhandle->voltageSet, dhandle->currentSet);
 8009b8c:	4b29      	ldr	r3, [pc, #164]	; (8009c34 <handleSetValuesState+0x4e0>)
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	681a      	ldr	r2, [r3, #0]
 8009b92:	0013      	movs	r3, r2
 8009b94:	009b      	lsls	r3, r3, #2
 8009b96:	189b      	adds	r3, r3, r2
 8009b98:	005b      	lsls	r3, r3, #1
 8009b9a:	001c      	movs	r4, r3
 8009b9c:	4b25      	ldr	r3, [pc, #148]	; (8009c34 <handleSetValuesState+0x4e0>)
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	685b      	ldr	r3, [r3, #4]
 8009ba2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009ba4:	4929      	ldr	r1, [pc, #164]	; (8009c4c <handleSetValuesState+0x4f8>)
 8009ba6:	0038      	movs	r0, r7
 8009ba8:	9300      	str	r3, [sp, #0]
 8009baa:	0023      	movs	r3, r4
 8009bac:	f01d fd3c 	bl	8027628 <siprintf>
		USBPD_TRACE_Add(USBPD_TRACE_DEBUG, 0, 0, (uint8_t*)_str, strlen(_str));
 8009bb0:	003b      	movs	r3, r7
 8009bb2:	0018      	movs	r0, r3
 8009bb4:	f7fc fb14 	bl	80061e0 <strlen>
 8009bb8:	0002      	movs	r2, r0
 8009bba:	003b      	movs	r3, r7
 8009bbc:	9200      	str	r2, [sp, #0]
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	2100      	movs	r1, #0
 8009bc2:	2006      	movs	r0, #6
 8009bc4:	f00b ff1c 	bl	8015a00 <USBPD_TRACE_Add>
		USBPD_DPM_RequestSRCPDO(0, indexSRCAPDO, compVoltage*10, dhandle->currentSet);
 8009bc8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009bca:	b2d9      	uxtb	r1, r3
 8009bcc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009bce:	b29b      	uxth	r3, r3
 8009bd0:	1c1a      	adds	r2, r3, #0
 8009bd2:	0092      	lsls	r2, r2, #2
 8009bd4:	18d3      	adds	r3, r2, r3
 8009bd6:	18db      	adds	r3, r3, r3
 8009bd8:	b29a      	uxth	r2, r3
 8009bda:	4b16      	ldr	r3, [pc, #88]	; (8009c34 <handleSetValuesState+0x4e0>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	685b      	ldr	r3, [r3, #4]
 8009be0:	b29b      	uxth	r3, r3
 8009be2:	2000      	movs	r0, #0
 8009be4:	f015 fcb6 	bl	801f554 <USBPD_DPM_RequestSRCPDO>

    	//Return to last state
	    if (sm->lastState == STATE_IDLE) {
 8009be8:	4b14      	ldr	r3, [pc, #80]	; (8009c3c <handleSetValuesState+0x4e8>)
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	785b      	ldrb	r3, [r3, #1]
 8009bee:	2b02      	cmp	r3, #2
 8009bf0:	d104      	bne.n	8009bfc <handleSetValuesState+0x4a8>
	        sm->currentState = STATE_IDLE;
 8009bf2:	4b12      	ldr	r3, [pc, #72]	; (8009c3c <handleSetValuesState+0x4e8>)
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	2202      	movs	r2, #2
 8009bf8:	701a      	strb	r2, [r3, #0]
 8009bfa:	e008      	b.n	8009c0e <handleSetValuesState+0x4ba>
	    } else if (sm->lastState == STATE_ACTIVE) {
 8009bfc:	4b0f      	ldr	r3, [pc, #60]	; (8009c3c <handleSetValuesState+0x4e8>)
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	785b      	ldrb	r3, [r3, #1]
 8009c02:	2b03      	cmp	r3, #3
 8009c04:	d103      	bne.n	8009c0e <handleSetValuesState+0x4ba>
	        sm->currentState = STATE_ACTIVE;
 8009c06:	4b0d      	ldr	r3, [pc, #52]	; (8009c3c <handleSetValuesState+0x4e8>)
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	2203      	movs	r2, #3
 8009c0c:	701a      	strb	r2, [r3, #0]
	    }
	    entryDone = false;
 8009c0e:	4b10      	ldr	r3, [pc, #64]	; (8009c50 <handleSetValuesState+0x4fc>)
 8009c10:	2200      	movs	r2, #0
 8009c12:	701a      	strb	r2, [r3, #0]
    }

    //EXIT ACTION
	if (!entryDone) {
 8009c14:	4b0e      	ldr	r3, [pc, #56]	; (8009c50 <handleSetValuesState+0x4fc>)
 8009c16:	781b      	ldrb	r3, [r3, #0]
 8009c18:	2201      	movs	r2, #1
 8009c1a:	4053      	eors	r3, r2
 8009c1c:	b2db      	uxtb	r3, r3
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d003      	beq.n	8009c2a <handleSetValuesState+0x4d6>
		LL_TIM_DisableCounter(TIM14);
 8009c22:	4b0c      	ldr	r3, [pc, #48]	; (8009c54 <handleSetValuesState+0x500>)
 8009c24:	0018      	movs	r0, r3
 8009c26:	f7fe fc69 	bl	80084fc <LL_TIM_DisableCounter>
	}

}
 8009c2a:	46c0      	nop			; (mov r8, r8)
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	b01d      	add	sp, #116	; 0x74
 8009c30:	bd90      	pop	{r4, r7, pc}
 8009c32:	46c0      	nop			; (mov r8, r8)
 8009c34:	200000e8 	.word	0x200000e8
 8009c38:	08029c34 	.word	0x08029c34
 8009c3c:	200000ec 	.word	0x200000ec
 8009c40:	00000ce4 	.word	0x00000ce4
 8009c44:	0017ffff 	.word	0x0017ffff
 8009c48:	20000544 	.word	0x20000544
 8009c4c:	08029c4c 	.word	0x08029c4c
 8009c50:	200005bc 	.word	0x200005bc
 8009c54:	40002000 	.word	0x40002000

08009c58 <sourcecapa_limits>:
  * @param  Nav
  * @retval None
  * source: demo_disco.c Display_sourcecapa_menu_nav
  */
void sourcecapa_limits(bool printToCOM)
{
 8009c58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c5a:	46ce      	mov	lr, r9
 8009c5c:	4647      	mov	r7, r8
 8009c5e:	b580      	push	{r7, lr}
 8009c60:	b0a9      	sub	sp, #164	; 0xa4
 8009c62:	af04      	add	r7, sp, #16
 8009c64:	0002      	movs	r2, r0
 8009c66:	1dfb      	adds	r3, r7, #7
 8009c68:	701a      	strb	r2, [r3, #0]
	// Entry actions (if just entered this state)
	static bool firstEntry = true;

	uint8_t _max = DPM_Ports[0].DPM_NumberOfRcvSRCPDO;
 8009c6a:	4ba4      	ldr	r3, [pc, #656]	; (8009efc <sourcecapa_limits+0x2a4>)
 8009c6c:	69da      	ldr	r2, [r3, #28]
 8009c6e:	238c      	movs	r3, #140	; 0x8c
 8009c70:	18fb      	adds	r3, r7, r3
 8009c72:	701a      	strb	r2, [r3, #0]
	uint8_t _start = 0;
 8009c74:	248b      	movs	r4, #139	; 0x8b
 8009c76:	193b      	adds	r3, r7, r4
 8009c78:	2200      	movs	r2, #0
 8009c7a:	701a      	strb	r2, [r3, #0]
	SINKData_HandleTypeDef *dhandle = &SNK_data;
 8009c7c:	4ba0      	ldr	r3, [pc, #640]	; (8009f00 <sourcecapa_limits+0x2a8>)
 8009c7e:	2284      	movs	r2, #132	; 0x84
 8009c80:	18ba      	adds	r2, r7, r2
 8009c82:	6013      	str	r3, [r2, #0]
	static char all_profiles[500] = {0}; // Buffer for all profiles
	uint16_t offset = 0; // Position tracker in the all_profiles buffer
 8009c84:	238e      	movs	r3, #142	; 0x8e
 8009c86:	18fb      	adds	r3, r7, r3
 8009c88:	2200      	movs	r2, #0
 8009c8a:	801a      	strh	r2, [r3, #0]
	char str_info[32] = {0};
 8009c8c:	2340      	movs	r3, #64	; 0x40
 8009c8e:	18fb      	adds	r3, r7, r3
 8009c90:	2200      	movs	r2, #0
 8009c92:	601a      	str	r2, [r3, #0]
 8009c94:	3304      	adds	r3, #4
 8009c96:	221c      	movs	r2, #28
 8009c98:	2100      	movs	r1, #0
 8009c9a:	0018      	movs	r0, r3
 8009c9c:	f01d fd30 	bl	8027700 <memset>

	// Clear the buffer at the start
	memset(all_profiles, 0, sizeof(all_profiles));
 8009ca0:	23fa      	movs	r3, #250	; 0xfa
 8009ca2:	005a      	lsls	r2, r3, #1
 8009ca4:	4b97      	ldr	r3, [pc, #604]	; (8009f04 <sourcecapa_limits+0x2ac>)
 8009ca6:	2100      	movs	r1, #0
 8009ca8:	0018      	movs	r0, r3
 8009caa:	f01d fd29 	bl	8027700 <memset>

	for(int8_t index=_start; index < _max; index++)
 8009cae:	238d      	movs	r3, #141	; 0x8d
 8009cb0:	18fb      	adds	r3, r7, r3
 8009cb2:	193a      	adds	r2, r7, r4
 8009cb4:	7812      	ldrb	r2, [r2, #0]
 8009cb6:	701a      	strb	r2, [r3, #0]
 8009cb8:	e25e      	b.n	800a178 <sourcecapa_limits+0x520>
	{
		char _str[50] = {0};
 8009cba:	230c      	movs	r3, #12
 8009cbc:	18fb      	adds	r3, r7, r3
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	601a      	str	r2, [r3, #0]
 8009cc2:	3304      	adds	r3, #4
 8009cc4:	222e      	movs	r2, #46	; 0x2e
 8009cc6:	2100      	movs	r1, #0
 8009cc8:	0018      	movs	r0, r3
 8009cca:	f01d fd19 	bl	8027700 <memset>
		switch(DPM_Ports[0].DPM_ListOfRcvSRCPDO[index] & USBPD_PDO_TYPE_Msk)
 8009cce:	238d      	movs	r3, #141	; 0x8d
 8009cd0:	18fb      	adds	r3, r7, r3
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	569a      	ldrsb	r2, [r3, r2]
 8009cd6:	4b89      	ldr	r3, [pc, #548]	; (8009efc <sourcecapa_limits+0x2a4>)
 8009cd8:	0092      	lsls	r2, r2, #2
 8009cda:	58d3      	ldr	r3, [r2, r3]
 8009cdc:	0f9b      	lsrs	r3, r3, #30
 8009cde:	079b      	lsls	r3, r3, #30
 8009ce0:	22c0      	movs	r2, #192	; 0xc0
 8009ce2:	0612      	lsls	r2, r2, #24
 8009ce4:	4293      	cmp	r3, r2
 8009ce6:	d100      	bne.n	8009cea <sourcecapa_limits+0x92>
 8009ce8:	e116      	b.n	8009f18 <sourcecapa_limits+0x2c0>
 8009cea:	22c0      	movs	r2, #192	; 0xc0
 8009cec:	0612      	lsls	r2, r2, #24
 8009cee:	4293      	cmp	r3, r2
 8009cf0:	d900      	bls.n	8009cf4 <sourcecapa_limits+0x9c>
 8009cf2:	e205      	b.n	800a100 <sourcecapa_limits+0x4a8>
 8009cf4:	2280      	movs	r2, #128	; 0x80
 8009cf6:	0612      	lsls	r2, r2, #24
 8009cf8:	4293      	cmp	r3, r2
 8009cfa:	d100      	bne.n	8009cfe <sourcecapa_limits+0xa6>
 8009cfc:	e08f      	b.n	8009e1e <sourcecapa_limits+0x1c6>
 8009cfe:	2280      	movs	r2, #128	; 0x80
 8009d00:	0612      	lsls	r2, r2, #24
 8009d02:	4293      	cmp	r3, r2
 8009d04:	d900      	bls.n	8009d08 <sourcecapa_limits+0xb0>
 8009d06:	e1fb      	b.n	800a100 <sourcecapa_limits+0x4a8>
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d005      	beq.n	8009d18 <sourcecapa_limits+0xc0>
 8009d0c:	2280      	movs	r2, #128	; 0x80
 8009d0e:	05d2      	lsls	r2, r2, #23
 8009d10:	4293      	cmp	r3, r2
 8009d12:	d100      	bne.n	8009d16 <sourcecapa_limits+0xbe>
 8009d14:	e1fc      	b.n	800a110 <sourcecapa_limits+0x4b8>
 8009d16:	e1f3      	b.n	800a100 <sourcecapa_limits+0x4a8>
		{
		case USBPD_PDO_TYPE_FIXED :
		{
			uint32_t maxcurrent = ((DPM_Ports[0].DPM_ListOfRcvSRCPDO[index] & USBPD_PDO_SRC_FIXED_MAX_CURRENT_Msk) >> USBPD_PDO_SRC_FIXED_MAX_CURRENT_Pos)*10;
 8009d18:	218d      	movs	r1, #141	; 0x8d
 8009d1a:	187b      	adds	r3, r7, r1
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	569a      	ldrsb	r2, [r3, r2]
 8009d20:	4b76      	ldr	r3, [pc, #472]	; (8009efc <sourcecapa_limits+0x2a4>)
 8009d22:	0092      	lsls	r2, r2, #2
 8009d24:	58d3      	ldr	r3, [r2, r3]
 8009d26:	059b      	lsls	r3, r3, #22
 8009d28:	0d9a      	lsrs	r2, r3, #22
 8009d2a:	0013      	movs	r3, r2
 8009d2c:	009b      	lsls	r3, r3, #2
 8009d2e:	189b      	adds	r3, r3, r2
 8009d30:	005b      	lsls	r3, r3, #1
 8009d32:	66bb      	str	r3, [r7, #104]	; 0x68
			uint32_t maxvoltage = ((DPM_Ports[0].DPM_ListOfRcvSRCPDO[index] & USBPD_PDO_SRC_FIXED_VOLTAGE_Msk) >> USBPD_PDO_SRC_FIXED_VOLTAGE_Pos)*50;
 8009d34:	187b      	adds	r3, r7, r1
 8009d36:	2200      	movs	r2, #0
 8009d38:	569a      	ldrsb	r2, [r3, r2]
 8009d3a:	4b70      	ldr	r3, [pc, #448]	; (8009efc <sourcecapa_limits+0x2a4>)
 8009d3c:	0092      	lsls	r2, r2, #2
 8009d3e:	58d3      	ldr	r3, [r2, r3]
 8009d40:	0a9b      	lsrs	r3, r3, #10
 8009d42:	059b      	lsls	r3, r3, #22
 8009d44:	0d9b      	lsrs	r3, r3, #22
 8009d46:	2232      	movs	r2, #50	; 0x32
 8009d48:	4353      	muls	r3, r2
 8009d4a:	667b      	str	r3, [r7, #100]	; 0x64
			sprintf((char*)_str, "FIXED:%2dV %2d.%dA \r\n", (int)(maxvoltage/1000), (int)(maxcurrent/1000), (int)((maxcurrent % 1000) /100));
 8009d4c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009d4e:	22fa      	movs	r2, #250	; 0xfa
 8009d50:	0091      	lsls	r1, r2, #2
 8009d52:	0018      	movs	r0, r3
 8009d54:	f7fc fa60 	bl	8006218 <__udivsi3>
 8009d58:	0003      	movs	r3, r0
 8009d5a:	001c      	movs	r4, r3
 8009d5c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009d5e:	22fa      	movs	r2, #250	; 0xfa
 8009d60:	0091      	lsls	r1, r2, #2
 8009d62:	0018      	movs	r0, r3
 8009d64:	f7fc fa58 	bl	8006218 <__udivsi3>
 8009d68:	0003      	movs	r3, r0
 8009d6a:	001d      	movs	r5, r3
 8009d6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009d6e:	22fa      	movs	r2, #250	; 0xfa
 8009d70:	0091      	lsls	r1, r2, #2
 8009d72:	0018      	movs	r0, r3
 8009d74:	f7fc fad6 	bl	8006324 <__aeabi_uidivmod>
 8009d78:	000b      	movs	r3, r1
 8009d7a:	2164      	movs	r1, #100	; 0x64
 8009d7c:	0018      	movs	r0, r3
 8009d7e:	f7fc fa4b 	bl	8006218 <__udivsi3>
 8009d82:	0003      	movs	r3, r0
 8009d84:	4960      	ldr	r1, [pc, #384]	; (8009f08 <sourcecapa_limits+0x2b0>)
 8009d86:	220c      	movs	r2, #12
 8009d88:	18b8      	adds	r0, r7, r2
 8009d8a:	9300      	str	r3, [sp, #0]
 8009d8c:	002b      	movs	r3, r5
 8009d8e:	0022      	movs	r2, r4
 8009d90:	f01d fc4a 	bl	8027628 <siprintf>
			if (maxcurrent > dhandle->currentMax) {
 8009d94:	2184      	movs	r1, #132	; 0x84
 8009d96:	187b      	adds	r3, r7, r1
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	69db      	ldr	r3, [r3, #28]
 8009d9c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009d9e:	429a      	cmp	r2, r3
 8009da0:	d903      	bls.n	8009daa <sourcecapa_limits+0x152>
				dhandle -> currentMax = (int)maxcurrent;
 8009da2:	187b      	adds	r3, r7, r1
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009da8:	61da      	str	r2, [r3, #28]
			}
			// Copy profiles to SNK data
			if (firstEntry) {
 8009daa:	4b58      	ldr	r3, [pc, #352]	; (8009f0c <sourcecapa_limits+0x2b4>)
 8009dac:	781b      	ldrb	r3, [r3, #0]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d100      	bne.n	8009db4 <sourcecapa_limits+0x15c>
 8009db2:	e1af      	b.n	800a114 <sourcecapa_limits+0x4bc>
				if ((maxvoltage/1000 * maxcurrent/1000) <= 100) {
 8009db4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009db6:	22fa      	movs	r2, #250	; 0xfa
 8009db8:	0091      	lsls	r1, r2, #2
 8009dba:	0018      	movs	r0, r3
 8009dbc:	f7fc fa2c 	bl	8006218 <__udivsi3>
 8009dc0:	0003      	movs	r3, r0
 8009dc2:	001a      	movs	r2, r3
 8009dc4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009dc6:	4353      	muls	r3, r2
 8009dc8:	4a51      	ldr	r2, [pc, #324]	; (8009f10 <sourcecapa_limits+0x2b8>)
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	d900      	bls.n	8009dd0 <sourcecapa_limits+0x178>
 8009dce:	e1a1      	b.n	800a114 <sourcecapa_limits+0x4bc>
					dhandle->srcProfiles[index].voltageMin = maxvoltage/10; //save in centivolts
 8009dd0:	258d      	movs	r5, #141	; 0x8d
 8009dd2:	197b      	adds	r3, r7, r5
 8009dd4:	2400      	movs	r4, #0
 8009dd6:	571c      	ldrsb	r4, [r3, r4]
 8009dd8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009dda:	210a      	movs	r1, #10
 8009ddc:	0018      	movs	r0, r3
 8009dde:	f7fc fa1b 	bl	8006218 <__udivsi3>
 8009de2:	0003      	movs	r3, r0
 8009de4:	0019      	movs	r1, r3
 8009de6:	2084      	movs	r0, #132	; 0x84
 8009de8:	183b      	adds	r3, r7, r0
 8009dea:	681a      	ldr	r2, [r3, #0]
 8009dec:	0123      	lsls	r3, r4, #4
 8009dee:	18d3      	adds	r3, r2, r3
 8009df0:	3328      	adds	r3, #40	; 0x28
 8009df2:	6019      	str	r1, [r3, #0]
					dhandle->srcProfiles[index].currentMax = maxcurrent; //save in mA
 8009df4:	197b      	adds	r3, r7, r5
 8009df6:	2200      	movs	r2, #0
 8009df8:	569a      	ldrsb	r2, [r3, r2]
 8009dfa:	183b      	adds	r3, r7, r0
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	3203      	adds	r2, #3
 8009e00:	0112      	lsls	r2, r2, #4
 8009e02:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009e04:	50d1      	str	r1, [r2, r3]
					dhandle->srcProfiles[index].profileType = FIXED;
 8009e06:	197b      	adds	r3, r7, r5
 8009e08:	781b      	ldrb	r3, [r3, #0]
 8009e0a:	b25b      	sxtb	r3, r3
 8009e0c:	183a      	adds	r2, r7, r0
 8009e0e:	6812      	ldr	r2, [r2, #0]
 8009e10:	3303      	adds	r3, #3
 8009e12:	011b      	lsls	r3, r3, #4
 8009e14:	18d3      	adds	r3, r2, r3
 8009e16:	3304      	adds	r3, #4
 8009e18:	2200      	movs	r2, #0
 8009e1a:	701a      	strb	r2, [r3, #0]
				}
			}

			break;
 8009e1c:	e17a      	b.n	800a114 <sourcecapa_limits+0x4bc>
		{
		}
		break;
		case USBPD_PDO_TYPE_VARIABLE :
		{
			uint32_t maxvoltage = ((DPM_Ports[0].DPM_ListOfRcvSRCPDO[index] & USBPD_PDO_SRC_VARIABLE_MAX_VOLTAGE_Msk) >> USBPD_PDO_SRC_VARIABLE_MAX_VOLTAGE_Pos) * 50;
 8009e1e:	218d      	movs	r1, #141	; 0x8d
 8009e20:	187b      	adds	r3, r7, r1
 8009e22:	2200      	movs	r2, #0
 8009e24:	569a      	ldrsb	r2, [r3, r2]
 8009e26:	4b35      	ldr	r3, [pc, #212]	; (8009efc <sourcecapa_limits+0x2a4>)
 8009e28:	0092      	lsls	r2, r2, #2
 8009e2a:	58d3      	ldr	r3, [r2, r3]
 8009e2c:	0d1b      	lsrs	r3, r3, #20
 8009e2e:	059b      	lsls	r3, r3, #22
 8009e30:	0d9b      	lsrs	r3, r3, #22
 8009e32:	2232      	movs	r2, #50	; 0x32
 8009e34:	4353      	muls	r3, r2
 8009e36:	677b      	str	r3, [r7, #116]	; 0x74
			uint32_t minvoltage = ((DPM_Ports[0].DPM_ListOfRcvSRCPDO[index] & USBPD_PDO_SRC_VARIABLE_MIN_VOLTAGE_Msk) >> USBPD_PDO_SRC_VARIABLE_MIN_VOLTAGE_Pos) * 50;
 8009e38:	187b      	adds	r3, r7, r1
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	569a      	ldrsb	r2, [r3, r2]
 8009e3e:	4b2f      	ldr	r3, [pc, #188]	; (8009efc <sourcecapa_limits+0x2a4>)
 8009e40:	0092      	lsls	r2, r2, #2
 8009e42:	58d3      	ldr	r3, [r2, r3]
 8009e44:	0a9b      	lsrs	r3, r3, #10
 8009e46:	059b      	lsls	r3, r3, #22
 8009e48:	0d9b      	lsrs	r3, r3, #22
 8009e4a:	2232      	movs	r2, #50	; 0x32
 8009e4c:	4353      	muls	r3, r2
 8009e4e:	673b      	str	r3, [r7, #112]	; 0x70
			uint32_t maxcurrent = ((DPM_Ports[0].DPM_ListOfRcvSRCPDO[index] & USBPD_PDO_SRC_VARIABLE_MAX_CURRENT_Msk) >> USBPD_PDO_SRC_VARIABLE_MAX_CURRENT_Pos) * 10;
 8009e50:	187b      	adds	r3, r7, r1
 8009e52:	2200      	movs	r2, #0
 8009e54:	569a      	ldrsb	r2, [r3, r2]
 8009e56:	4b29      	ldr	r3, [pc, #164]	; (8009efc <sourcecapa_limits+0x2a4>)
 8009e58:	0092      	lsls	r2, r2, #2
 8009e5a:	58d3      	ldr	r3, [r2, r3]
 8009e5c:	059b      	lsls	r3, r3, #22
 8009e5e:	0d9a      	lsrs	r2, r3, #22
 8009e60:	0013      	movs	r3, r2
 8009e62:	009b      	lsls	r3, r3, #2
 8009e64:	189b      	adds	r3, r3, r2
 8009e66:	005b      	lsls	r3, r3, #1
 8009e68:	66fb      	str	r3, [r7, #108]	; 0x6c
			sprintf((char*)_str, "V:%2d.%1d-%2d.%1dV %d.%dA \r\n", (int)(minvoltage/1000),(int)(minvoltage/100)%10, (int)(maxvoltage/1000),(int)(maxvoltage/100)%10, (int)(maxcurrent/1000), (int)((maxcurrent % 1000) /100));
 8009e6a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009e6c:	22fa      	movs	r2, #250	; 0xfa
 8009e6e:	0091      	lsls	r1, r2, #2
 8009e70:	0018      	movs	r0, r3
 8009e72:	f7fc f9d1 	bl	8006218 <__udivsi3>
 8009e76:	0003      	movs	r3, r0
 8009e78:	4698      	mov	r8, r3
 8009e7a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009e7c:	2164      	movs	r1, #100	; 0x64
 8009e7e:	0018      	movs	r0, r3
 8009e80:	f7fc f9ca 	bl	8006218 <__udivsi3>
 8009e84:	0003      	movs	r3, r0
 8009e86:	210a      	movs	r1, #10
 8009e88:	0018      	movs	r0, r3
 8009e8a:	f7fc fb35 	bl	80064f8 <__aeabi_idivmod>
 8009e8e:	000b      	movs	r3, r1
 8009e90:	4699      	mov	r9, r3
 8009e92:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009e94:	22fa      	movs	r2, #250	; 0xfa
 8009e96:	0091      	lsls	r1, r2, #2
 8009e98:	0018      	movs	r0, r3
 8009e9a:	f7fc f9bd 	bl	8006218 <__udivsi3>
 8009e9e:	0003      	movs	r3, r0
 8009ea0:	001c      	movs	r4, r3
 8009ea2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009ea4:	2164      	movs	r1, #100	; 0x64
 8009ea6:	0018      	movs	r0, r3
 8009ea8:	f7fc f9b6 	bl	8006218 <__udivsi3>
 8009eac:	0003      	movs	r3, r0
 8009eae:	210a      	movs	r1, #10
 8009eb0:	0018      	movs	r0, r3
 8009eb2:	f7fc fb21 	bl	80064f8 <__aeabi_idivmod>
 8009eb6:	000b      	movs	r3, r1
 8009eb8:	001d      	movs	r5, r3
 8009eba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009ebc:	22fa      	movs	r2, #250	; 0xfa
 8009ebe:	0091      	lsls	r1, r2, #2
 8009ec0:	0018      	movs	r0, r3
 8009ec2:	f7fc f9a9 	bl	8006218 <__udivsi3>
 8009ec6:	0003      	movs	r3, r0
 8009ec8:	001e      	movs	r6, r3
 8009eca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009ecc:	22fa      	movs	r2, #250	; 0xfa
 8009ece:	0091      	lsls	r1, r2, #2
 8009ed0:	0018      	movs	r0, r3
 8009ed2:	f7fc fa27 	bl	8006324 <__aeabi_uidivmod>
 8009ed6:	000b      	movs	r3, r1
 8009ed8:	2164      	movs	r1, #100	; 0x64
 8009eda:	0018      	movs	r0, r3
 8009edc:	f7fc f99c 	bl	8006218 <__udivsi3>
 8009ee0:	0003      	movs	r3, r0
 8009ee2:	490c      	ldr	r1, [pc, #48]	; (8009f14 <sourcecapa_limits+0x2bc>)
 8009ee4:	220c      	movs	r2, #12
 8009ee6:	18b8      	adds	r0, r7, r2
 8009ee8:	9303      	str	r3, [sp, #12]
 8009eea:	9602      	str	r6, [sp, #8]
 8009eec:	9501      	str	r5, [sp, #4]
 8009eee:	9400      	str	r4, [sp, #0]
 8009ef0:	464b      	mov	r3, r9
 8009ef2:	4642      	mov	r2, r8
 8009ef4:	f01d fb98 	bl	8027628 <siprintf>
		}
		break;
 8009ef8:	e10f      	b.n	800a11a <sourcecapa_limits+0x4c2>
 8009efa:	46c0      	nop			; (mov r8, r8)
 8009efc:	20003400 	.word	0x20003400
 8009f00:	2000004c 	.word	0x2000004c
 8009f04:	200005c0 	.word	0x200005c0
 8009f08:	08029c88 	.word	0x08029c88
 8009f0c:	200000f4 	.word	0x200000f4
 8009f10:	00018a87 	.word	0x00018a87
 8009f14:	08029ca0 	.word	0x08029ca0
		case USBPD_PDO_TYPE_APDO :
		{
			uint32_t minvoltage = ((DPM_Ports[0].DPM_ListOfRcvSRCPDO[index] & USBPD_PDO_SRC_APDO_MIN_VOLTAGE_Msk) >> USBPD_PDO_SRC_APDO_MIN_VOLTAGE_Pos) * 100;
 8009f18:	208d      	movs	r0, #141	; 0x8d
 8009f1a:	183b      	adds	r3, r7, r0
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	569a      	ldrsb	r2, [r3, r2]
 8009f20:	4baa      	ldr	r3, [pc, #680]	; (800a1cc <sourcecapa_limits+0x574>)
 8009f22:	0092      	lsls	r2, r2, #2
 8009f24:	58d3      	ldr	r3, [r2, r3]
 8009f26:	0a1b      	lsrs	r3, r3, #8
 8009f28:	22ff      	movs	r2, #255	; 0xff
 8009f2a:	4013      	ands	r3, r2
 8009f2c:	2264      	movs	r2, #100	; 0x64
 8009f2e:	4353      	muls	r3, r2
 8009f30:	2180      	movs	r1, #128	; 0x80
 8009f32:	187a      	adds	r2, r7, r1
 8009f34:	6013      	str	r3, [r2, #0]
			uint32_t maxvoltage = ((DPM_Ports[0].DPM_ListOfRcvSRCPDO[index] & USBPD_PDO_SRC_APDO_MAX_VOLTAGE_Msk) >> USBPD_PDO_SRC_APDO_MAX_VOLTAGE_Pos) * 100;
 8009f36:	183b      	adds	r3, r7, r0
 8009f38:	2200      	movs	r2, #0
 8009f3a:	569a      	ldrsb	r2, [r3, r2]
 8009f3c:	4ba3      	ldr	r3, [pc, #652]	; (800a1cc <sourcecapa_limits+0x574>)
 8009f3e:	0092      	lsls	r2, r2, #2
 8009f40:	58d3      	ldr	r3, [r2, r3]
 8009f42:	0c5b      	lsrs	r3, r3, #17
 8009f44:	22ff      	movs	r2, #255	; 0xff
 8009f46:	4013      	ands	r3, r2
 8009f48:	2264      	movs	r2, #100	; 0x64
 8009f4a:	4353      	muls	r3, r2
 8009f4c:	67fb      	str	r3, [r7, #124]	; 0x7c
			uint32_t maxcurrent = ((DPM_Ports[0].DPM_ListOfRcvSRCPDO[index] & USBPD_PDO_SRC_APDO_MAX_CURRENT_Msk) >> USBPD_PDO_SRC_APDO_MAX_CURRENT_Pos) * 50;
 8009f4e:	183b      	adds	r3, r7, r0
 8009f50:	2200      	movs	r2, #0
 8009f52:	569a      	ldrsb	r2, [r3, r2]
 8009f54:	4b9d      	ldr	r3, [pc, #628]	; (800a1cc <sourcecapa_limits+0x574>)
 8009f56:	0092      	lsls	r2, r2, #2
 8009f58:	58d3      	ldr	r3, [r2, r3]
 8009f5a:	227f      	movs	r2, #127	; 0x7f
 8009f5c:	4013      	ands	r3, r2
 8009f5e:	2232      	movs	r2, #50	; 0x32
 8009f60:	4353      	muls	r3, r2
 8009f62:	67bb      	str	r3, [r7, #120]	; 0x78
			sprintf((char*)_str, "APDO:%2d.%1d-%2d.%1dV %d.%dA \r\n",(int) (minvoltage/1000),(int)(minvoltage/100)%10, (int)(maxvoltage/1000),(int)(maxvoltage/100)%10, (int)(maxcurrent/1000), (int)((maxcurrent % 1000) /100));
 8009f64:	000c      	movs	r4, r1
 8009f66:	187b      	adds	r3, r7, r1
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	22fa      	movs	r2, #250	; 0xfa
 8009f6c:	0091      	lsls	r1, r2, #2
 8009f6e:	0018      	movs	r0, r3
 8009f70:	f7fc f952 	bl	8006218 <__udivsi3>
 8009f74:	0003      	movs	r3, r0
 8009f76:	4698      	mov	r8, r3
 8009f78:	193b      	adds	r3, r7, r4
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	2164      	movs	r1, #100	; 0x64
 8009f7e:	0018      	movs	r0, r3
 8009f80:	f7fc f94a 	bl	8006218 <__udivsi3>
 8009f84:	0003      	movs	r3, r0
 8009f86:	210a      	movs	r1, #10
 8009f88:	0018      	movs	r0, r3
 8009f8a:	f7fc fab5 	bl	80064f8 <__aeabi_idivmod>
 8009f8e:	000b      	movs	r3, r1
 8009f90:	4699      	mov	r9, r3
 8009f92:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009f94:	22fa      	movs	r2, #250	; 0xfa
 8009f96:	0091      	lsls	r1, r2, #2
 8009f98:	0018      	movs	r0, r3
 8009f9a:	f7fc f93d 	bl	8006218 <__udivsi3>
 8009f9e:	0003      	movs	r3, r0
 8009fa0:	001c      	movs	r4, r3
 8009fa2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009fa4:	2164      	movs	r1, #100	; 0x64
 8009fa6:	0018      	movs	r0, r3
 8009fa8:	f7fc f936 	bl	8006218 <__udivsi3>
 8009fac:	0003      	movs	r3, r0
 8009fae:	210a      	movs	r1, #10
 8009fb0:	0018      	movs	r0, r3
 8009fb2:	f7fc faa1 	bl	80064f8 <__aeabi_idivmod>
 8009fb6:	000b      	movs	r3, r1
 8009fb8:	001d      	movs	r5, r3
 8009fba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009fbc:	22fa      	movs	r2, #250	; 0xfa
 8009fbe:	0091      	lsls	r1, r2, #2
 8009fc0:	0018      	movs	r0, r3
 8009fc2:	f7fc f929 	bl	8006218 <__udivsi3>
 8009fc6:	0003      	movs	r3, r0
 8009fc8:	001e      	movs	r6, r3
 8009fca:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009fcc:	22fa      	movs	r2, #250	; 0xfa
 8009fce:	0091      	lsls	r1, r2, #2
 8009fd0:	0018      	movs	r0, r3
 8009fd2:	f7fc f9a7 	bl	8006324 <__aeabi_uidivmod>
 8009fd6:	000b      	movs	r3, r1
 8009fd8:	2164      	movs	r1, #100	; 0x64
 8009fda:	0018      	movs	r0, r3
 8009fdc:	f7fc f91c 	bl	8006218 <__udivsi3>
 8009fe0:	0003      	movs	r3, r0
 8009fe2:	497b      	ldr	r1, [pc, #492]	; (800a1d0 <sourcecapa_limits+0x578>)
 8009fe4:	220c      	movs	r2, #12
 8009fe6:	18b8      	adds	r0, r7, r2
 8009fe8:	9303      	str	r3, [sp, #12]
 8009fea:	9602      	str	r6, [sp, #8]
 8009fec:	9501      	str	r5, [sp, #4]
 8009fee:	9400      	str	r4, [sp, #0]
 8009ff0:	464b      	mov	r3, r9
 8009ff2:	4642      	mov	r2, r8
 8009ff4:	f01d fb18 	bl	8027628 <siprintf>

			if (minvoltage < dhandle->voltageMin*10) {
 8009ff8:	2584      	movs	r5, #132	; 0x84
 8009ffa:	197b      	adds	r3, r7, r5
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	695a      	ldr	r2, [r3, #20]
 800a000:	0013      	movs	r3, r2
 800a002:	009b      	lsls	r3, r3, #2
 800a004:	189b      	adds	r3, r3, r2
 800a006:	005b      	lsls	r3, r3, #1
 800a008:	001a      	movs	r2, r3
 800a00a:	2480      	movs	r4, #128	; 0x80
 800a00c:	193b      	adds	r3, r7, r4
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	4293      	cmp	r3, r2
 800a012:	d20a      	bcs.n	800a02a <sourcecapa_limits+0x3d2>
				dhandle -> voltageMin = (int)minvoltage/10;
 800a014:	193b      	adds	r3, r7, r4
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	210a      	movs	r1, #10
 800a01a:	0018      	movs	r0, r3
 800a01c:	f7fc f986 	bl	800632c <__divsi3>
 800a020:	0003      	movs	r3, r0
 800a022:	001a      	movs	r2, r3
 800a024:	197b      	adds	r3, r7, r5
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	615a      	str	r2, [r3, #20]
			}
			if (maxvoltage > dhandle->voltageMax*10) {
 800a02a:	2484      	movs	r4, #132	; 0x84
 800a02c:	193b      	adds	r3, r7, r4
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	699a      	ldr	r2, [r3, #24]
 800a032:	0013      	movs	r3, r2
 800a034:	009b      	lsls	r3, r3, #2
 800a036:	189b      	adds	r3, r3, r2
 800a038:	005b      	lsls	r3, r3, #1
 800a03a:	001a      	movs	r2, r3
 800a03c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a03e:	4293      	cmp	r3, r2
 800a040:	d909      	bls.n	800a056 <sourcecapa_limits+0x3fe>
				dhandle -> voltageMax = (int)maxvoltage/10;
 800a042:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a044:	210a      	movs	r1, #10
 800a046:	0018      	movs	r0, r3
 800a048:	f7fc f970 	bl	800632c <__divsi3>
 800a04c:	0003      	movs	r3, r0
 800a04e:	001a      	movs	r2, r3
 800a050:	193b      	adds	r3, r7, r4
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	619a      	str	r2, [r3, #24]
			}
			if (maxcurrent > dhandle->currentMax) {
 800a056:	2184      	movs	r1, #132	; 0x84
 800a058:	187b      	adds	r3, r7, r1
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	69db      	ldr	r3, [r3, #28]
 800a05e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a060:	429a      	cmp	r2, r3
 800a062:	d903      	bls.n	800a06c <sourcecapa_limits+0x414>
				dhandle -> currentMax = (int)maxcurrent;
 800a064:	187b      	adds	r3, r7, r1
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a06a:	61da      	str	r2, [r3, #28]
			}

			// Copy profiles to SNK data
			if (firstEntry) {
 800a06c:	4b59      	ldr	r3, [pc, #356]	; (800a1d4 <sourcecapa_limits+0x57c>)
 800a06e:	781b      	ldrb	r3, [r3, #0]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d051      	beq.n	800a118 <sourcecapa_limits+0x4c0>
				if ((maxvoltage/1000 * maxcurrent/1000) <= 100) {
 800a074:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a076:	22fa      	movs	r2, #250	; 0xfa
 800a078:	0091      	lsls	r1, r2, #2
 800a07a:	0018      	movs	r0, r3
 800a07c:	f7fc f8cc 	bl	8006218 <__udivsi3>
 800a080:	0003      	movs	r3, r0
 800a082:	001a      	movs	r2, r3
 800a084:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a086:	4353      	muls	r3, r2
 800a088:	4a53      	ldr	r2, [pc, #332]	; (800a1d8 <sourcecapa_limits+0x580>)
 800a08a:	4293      	cmp	r3, r2
 800a08c:	d844      	bhi.n	800a118 <sourcecapa_limits+0x4c0>
					dhandle->srcProfiles[index].voltageMin = minvoltage/10; //save in centivolts
 800a08e:	258d      	movs	r5, #141	; 0x8d
 800a090:	197b      	adds	r3, r7, r5
 800a092:	2400      	movs	r4, #0
 800a094:	571c      	ldrsb	r4, [r3, r4]
 800a096:	2380      	movs	r3, #128	; 0x80
 800a098:	18fb      	adds	r3, r7, r3
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	210a      	movs	r1, #10
 800a09e:	0018      	movs	r0, r3
 800a0a0:	f7fc f8ba 	bl	8006218 <__udivsi3>
 800a0a4:	0003      	movs	r3, r0
 800a0a6:	0019      	movs	r1, r3
 800a0a8:	2684      	movs	r6, #132	; 0x84
 800a0aa:	19bb      	adds	r3, r7, r6
 800a0ac:	681a      	ldr	r2, [r3, #0]
 800a0ae:	0123      	lsls	r3, r4, #4
 800a0b0:	18d3      	adds	r3, r2, r3
 800a0b2:	3328      	adds	r3, #40	; 0x28
 800a0b4:	6019      	str	r1, [r3, #0]
					dhandle->srcProfiles[index].voltageMax = maxvoltage/10; //save in centivolts
 800a0b6:	197b      	adds	r3, r7, r5
 800a0b8:	2400      	movs	r4, #0
 800a0ba:	571c      	ldrsb	r4, [r3, r4]
 800a0bc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a0be:	210a      	movs	r1, #10
 800a0c0:	0018      	movs	r0, r3
 800a0c2:	f7fc f8a9 	bl	8006218 <__udivsi3>
 800a0c6:	0003      	movs	r3, r0
 800a0c8:	0019      	movs	r1, r3
 800a0ca:	19bb      	adds	r3, r7, r6
 800a0cc:	681a      	ldr	r2, [r3, #0]
 800a0ce:	0123      	lsls	r3, r4, #4
 800a0d0:	18d3      	adds	r3, r2, r3
 800a0d2:	332c      	adds	r3, #44	; 0x2c
 800a0d4:	6019      	str	r1, [r3, #0]
					dhandle->srcProfiles[index].currentMax = maxcurrent; //save in mA
 800a0d6:	197b      	adds	r3, r7, r5
 800a0d8:	2200      	movs	r2, #0
 800a0da:	569a      	ldrsb	r2, [r3, r2]
 800a0dc:	19bb      	adds	r3, r7, r6
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	3203      	adds	r2, #3
 800a0e2:	0112      	lsls	r2, r2, #4
 800a0e4:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800a0e6:	50d1      	str	r1, [r2, r3]
					dhandle->srcProfiles[index].profileType = APDO;
 800a0e8:	197b      	adds	r3, r7, r5
 800a0ea:	781b      	ldrb	r3, [r3, #0]
 800a0ec:	b25b      	sxtb	r3, r3
 800a0ee:	19ba      	adds	r2, r7, r6
 800a0f0:	6812      	ldr	r2, [r2, #0]
 800a0f2:	3303      	adds	r3, #3
 800a0f4:	011b      	lsls	r3, r3, #4
 800a0f6:	18d3      	adds	r3, r2, r3
 800a0f8:	3304      	adds	r3, #4
 800a0fa:	2201      	movs	r2, #1
 800a0fc:	701a      	strb	r2, [r3, #0]
				}
			}
		}
		break;
 800a0fe:	e00b      	b.n	800a118 <sourcecapa_limits+0x4c0>
		default :
		{
			sprintf((char*)_str,"Unknown Source PDO \r\n");
 800a100:	4a36      	ldr	r2, [pc, #216]	; (800a1dc <sourcecapa_limits+0x584>)
 800a102:	230c      	movs	r3, #12
 800a104:	18fb      	adds	r3, r7, r3
 800a106:	0011      	movs	r1, r2
 800a108:	0018      	movs	r0, r3
 800a10a:	f01d fa8d 	bl	8027628 <siprintf>
			break;
 800a10e:	e004      	b.n	800a11a <sourcecapa_limits+0x4c2>
		break;
 800a110:	46c0      	nop			; (mov r8, r8)
 800a112:	e002      	b.n	800a11a <sourcecapa_limits+0x4c2>
			break;
 800a114:	46c0      	nop			; (mov r8, r8)
 800a116:	e000      	b.n	800a11a <sourcecapa_limits+0x4c2>
		break;
 800a118:	46c0      	nop			; (mov r8, r8)
		}

		}
		// Add current profile to the buffer with bounds checking
		uint16_t len = strlen(_str);
 800a11a:	260c      	movs	r6, #12
 800a11c:	19bb      	adds	r3, r7, r6
 800a11e:	0018      	movs	r0, r3
 800a120:	f7fc f85e 	bl	80061e0 <strlen>
 800a124:	0002      	movs	r2, r0
 800a126:	2162      	movs	r1, #98	; 0x62
 800a128:	187b      	adds	r3, r7, r1
 800a12a:	801a      	strh	r2, [r3, #0]
		if (offset + len < sizeof(all_profiles) - 1) {
 800a12c:	258e      	movs	r5, #142	; 0x8e
 800a12e:	197b      	adds	r3, r7, r5
 800a130:	881a      	ldrh	r2, [r3, #0]
 800a132:	187b      	adds	r3, r7, r1
 800a134:	881b      	ldrh	r3, [r3, #0]
 800a136:	18d3      	adds	r3, r2, r3
 800a138:	001a      	movs	r2, r3
 800a13a:	23f9      	movs	r3, #249	; 0xf9
 800a13c:	005b      	lsls	r3, r3, #1
 800a13e:	429a      	cmp	r2, r3
 800a140:	d811      	bhi.n	800a166 <sourcecapa_limits+0x50e>
			memcpy(all_profiles + offset, _str, len);
 800a142:	197b      	adds	r3, r7, r5
 800a144:	881a      	ldrh	r2, [r3, #0]
 800a146:	4b26      	ldr	r3, [pc, #152]	; (800a1e0 <sourcecapa_limits+0x588>)
 800a148:	18d0      	adds	r0, r2, r3
 800a14a:	000c      	movs	r4, r1
 800a14c:	187b      	adds	r3, r7, r1
 800a14e:	881a      	ldrh	r2, [r3, #0]
 800a150:	19bb      	adds	r3, r7, r6
 800a152:	0019      	movs	r1, r3
 800a154:	f01d fc6d 	bl	8027a32 <memcpy>
			offset += len;
 800a158:	197b      	adds	r3, r7, r5
 800a15a:	1979      	adds	r1, r7, r5
 800a15c:	193a      	adds	r2, r7, r4
 800a15e:	8809      	ldrh	r1, [r1, #0]
 800a160:	8812      	ldrh	r2, [r2, #0]
 800a162:	188a      	adds	r2, r1, r2
 800a164:	801a      	strh	r2, [r3, #0]
	for(int8_t index=_start; index < _max; index++)
 800a166:	218d      	movs	r1, #141	; 0x8d
 800a168:	187b      	adds	r3, r7, r1
 800a16a:	781b      	ldrb	r3, [r3, #0]
 800a16c:	b25b      	sxtb	r3, r3
 800a16e:	b2db      	uxtb	r3, r3
 800a170:	3301      	adds	r3, #1
 800a172:	b2da      	uxtb	r2, r3
 800a174:	187b      	adds	r3, r7, r1
 800a176:	701a      	strb	r2, [r3, #0]
 800a178:	238d      	movs	r3, #141	; 0x8d
 800a17a:	18fb      	adds	r3, r7, r3
 800a17c:	2200      	movs	r2, #0
 800a17e:	569a      	ldrsb	r2, [r3, r2]
 800a180:	238c      	movs	r3, #140	; 0x8c
 800a182:	18fb      	adds	r3, r7, r3
 800a184:	781b      	ldrb	r3, [r3, #0]
 800a186:	429a      	cmp	r2, r3
 800a188:	da00      	bge.n	800a18c <sourcecapa_limits+0x534>
 800a18a:	e596      	b.n	8009cba <sourcecapa_limits+0x62>
		}

	} //for end

	// Ensure null termination
	all_profiles[offset] = '\0';
 800a18c:	208e      	movs	r0, #142	; 0x8e
 800a18e:	183b      	adds	r3, r7, r0
 800a190:	881b      	ldrh	r3, [r3, #0]
 800a192:	4a13      	ldr	r2, [pc, #76]	; (800a1e0 <sourcecapa_limits+0x588>)
 800a194:	2100      	movs	r1, #0
 800a196:	54d1      	strb	r1, [r2, r3]

	// Send all profiles at once
	if (printToCOM && offset > 0) {
 800a198:	1dfb      	adds	r3, r7, #7
 800a19a:	781b      	ldrb	r3, [r3, #0]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d00a      	beq.n	800a1b6 <sourcecapa_limits+0x55e>
 800a1a0:	183b      	adds	r3, r7, r0
 800a1a2:	881b      	ldrh	r3, [r3, #0]
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d006      	beq.n	800a1b6 <sourcecapa_limits+0x55e>
		CDC_Transmit_FS((uint8_t*)all_profiles, offset);
 800a1a8:	183b      	adds	r3, r7, r0
 800a1aa:	881a      	ldrh	r2, [r3, #0]
 800a1ac:	4b0c      	ldr	r3, [pc, #48]	; (800a1e0 <sourcecapa_limits+0x588>)
 800a1ae:	0011      	movs	r1, r2
 800a1b0:	0018      	movs	r0, r3
 800a1b2:	f016 fc39 	bl	8020a28 <CDC_Transmit_FS>
	}

	// Clear first entry flag
	firstEntry = false;
 800a1b6:	4b07      	ldr	r3, [pc, #28]	; (800a1d4 <sourcecapa_limits+0x57c>)
 800a1b8:	2200      	movs	r2, #0
 800a1ba:	701a      	strb	r2, [r3, #0]
}
 800a1bc:	46c0      	nop			; (mov r8, r8)
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	b025      	add	sp, #148	; 0x94
 800a1c2:	bcc0      	pop	{r6, r7}
 800a1c4:	46b9      	mov	r9, r7
 800a1c6:	46b0      	mov	r8, r6
 800a1c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1ca:	46c0      	nop			; (mov r8, r8)
 800a1cc:	20003400 	.word	0x20003400
 800a1d0:	08029cc0 	.word	0x08029cc0
 800a1d4:	200000f4 	.word	0x200000f4
 800a1d8:	00018a87 	.word	0x00018a87
 800a1dc:	08029ce0 	.word	0x08029ce0
 800a1e0:	200005c0 	.word	0x200005c0

0800a1e4 <updateVoltage>:


// Helper function to update voltage
void updateVoltage(void) {
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b082      	sub	sp, #8
 800a1e8:	af00      	add	r7, sp, #0
	//Get direction of encoder turning
	int voltageTemp = dhandle->voltageSet;
 800a1ea:	4b15      	ldr	r3, [pc, #84]	; (800a240 <updateVoltage+0x5c>)
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	607b      	str	r3, [r7, #4]
	voltageTemp += sm->encoder.direction * sm->encoder.increment;
 800a1f2:	4b14      	ldr	r3, [pc, #80]	; (800a244 <updateVoltage+0x60>)
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a1f8:	4b12      	ldr	r3, [pc, #72]	; (800a244 <updateVoltage+0x60>)
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1fe:	4353      	muls	r3, r2
 800a200:	687a      	ldr	r2, [r7, #4]
 800a202:	18d3      	adds	r3, r2, r3
 800a204:	607b      	str	r3, [r7, #4]

	//If required temp value is within limits, assign it to voltage else assign limits
	if (dhandle->voltageMin <= voltageTemp && voltageTemp <= dhandle->voltageMax) {
 800a206:	4b0e      	ldr	r3, [pc, #56]	; (800a240 <updateVoltage+0x5c>)
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	695a      	ldr	r2, [r3, #20]
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	429a      	cmp	r2, r3
 800a210:	d812      	bhi.n	800a238 <updateVoltage+0x54>
 800a212:	4b0b      	ldr	r3, [pc, #44]	; (800a240 <updateVoltage+0x5c>)
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	699a      	ldr	r2, [r3, #24]
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	429a      	cmp	r2, r3
 800a21c:	d30c      	bcc.n	800a238 <updateVoltage+0x54>
		dhandle->voltageSet = voltageTemp; //asign new voltage
 800a21e:	4b08      	ldr	r3, [pc, #32]	; (800a240 <updateVoltage+0x5c>)
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	687a      	ldr	r2, [r7, #4]
 800a224:	601a      	str	r2, [r3, #0]
	} else {
		return;
	}

	//Print selected voltage to disp, decimal at digit 3
	max7219_PrintIspecial(SEGMENT_1, dhandle->voltageSet, 3);
 800a226:	4b06      	ldr	r3, [pc, #24]	; (800a240 <updateVoltage+0x5c>)
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	2203      	movs	r2, #3
 800a22e:	0019      	movs	r1, r3
 800a230:	2001      	movs	r0, #1
 800a232:	f000 f999 	bl	800a568 <max7219_PrintIspecial>
 800a236:	e000      	b.n	800a23a <updateVoltage+0x56>
		return;
 800a238:	46c0      	nop			; (mov r8, r8)
}
 800a23a:	46bd      	mov	sp, r7
 800a23c:	b002      	add	sp, #8
 800a23e:	bd80      	pop	{r7, pc}
 800a240:	200000e8 	.word	0x200000e8
 800a244:	200000ec 	.word	0x200000ec

0800a248 <updateCurrent>:

// Helper function to update voltage and update AWD limit
void updateCurrent(void) {
 800a248:	b580      	push	{r7, lr}
 800a24a:	b082      	sub	sp, #8
 800a24c:	af00      	add	r7, sp, #0
	//Get direction of encoder turning
	int currentTemp = dhandle->currentSet;
 800a24e:	4b15      	ldr	r3, [pc, #84]	; (800a2a4 <updateCurrent+0x5c>)
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	685b      	ldr	r3, [r3, #4]
 800a254:	607b      	str	r3, [r7, #4]
	currentTemp += sm->encoder.direction * sm->encoder.increment;
 800a256:	4b14      	ldr	r3, [pc, #80]	; (800a2a8 <updateCurrent+0x60>)
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a25c:	4b12      	ldr	r3, [pc, #72]	; (800a2a8 <updateCurrent+0x60>)
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a262:	4353      	muls	r3, r2
 800a264:	687a      	ldr	r2, [r7, #4]
 800a266:	18d3      	adds	r3, r2, r3
 800a268:	607b      	str	r3, [r7, #4]

	//If required temp value is within limits, assign it to voltage else assign limits
	if (dhandle->currentMin <= currentTemp && currentTemp <= dhandle->currentMax) {
 800a26a:	4b0e      	ldr	r3, [pc, #56]	; (800a2a4 <updateCurrent+0x5c>)
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	6a1a      	ldr	r2, [r3, #32]
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	429a      	cmp	r2, r3
 800a274:	d812      	bhi.n	800a29c <updateCurrent+0x54>
 800a276:	4b0b      	ldr	r3, [pc, #44]	; (800a2a4 <updateCurrent+0x5c>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	69da      	ldr	r2, [r3, #28]
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	429a      	cmp	r2, r3
 800a280:	d30c      	bcc.n	800a29c <updateCurrent+0x54>
		dhandle->currentSet = currentTemp; //asign new voltage
 800a282:	4b08      	ldr	r3, [pc, #32]	; (800a2a4 <updateCurrent+0x5c>)
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	687a      	ldr	r2, [r7, #4]
 800a288:	605a      	str	r2, [r3, #4]
	} else {
		return;
	}

	//Print selected voltage to disp, decimal at digit 3
	max7219_PrintIspecial(SEGMENT_2, dhandle->currentSet, 4);
 800a28a:	4b06      	ldr	r3, [pc, #24]	; (800a2a4 <updateCurrent+0x5c>)
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	685b      	ldr	r3, [r3, #4]
 800a290:	2204      	movs	r2, #4
 800a292:	0019      	movs	r1, r3
 800a294:	2002      	movs	r0, #2
 800a296:	f000 f967 	bl	800a568 <max7219_PrintIspecial>
 800a29a:	e000      	b.n	800a29e <updateCurrent+0x56>
		return;
 800a29c:	46c0      	nop			; (mov r8, r8)
}
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	b002      	add	sp, #8
 800a2a2:	bd80      	pop	{r7, pc}
 800a2a4:	200000e8 	.word	0x200000e8
 800a2a8:	200000ec 	.word	0x200000ec

0800a2ac <compensateVoltage>:
	//Print selected voltage to disp, decimal at digit 3
	max7219_PrintIspecial(SEGMENT_2, dhandle->currentOCPSet, 4);
}

//Make voltage correction for the voltage drops on rshunts
uint32_t compensateVoltage(void) {
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b082      	sub	sp, #8
 800a2b0:	af00      	add	r7, sp, #0
	uint32_t correction = (dhandle->currentMeas * (R_OCP_MOHMS + R_SENSE_MOHMS) ) / 1000;
 800a2b2:	4b10      	ldr	r3, [pc, #64]	; (800a2f4 <compensateVoltage+0x48>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	691a      	ldr	r2, [r3, #16]
 800a2b8:	0013      	movs	r3, r2
 800a2ba:	009b      	lsls	r3, r3, #2
 800a2bc:	189b      	adds	r3, r3, r2
 800a2be:	00da      	lsls	r2, r3, #3
 800a2c0:	1ad3      	subs	r3, r2, r3
 800a2c2:	22fa      	movs	r2, #250	; 0xfa
 800a2c4:	0091      	lsls	r1, r2, #2
 800a2c6:	0018      	movs	r0, r3
 800a2c8:	f7fb ffa6 	bl	8006218 <__udivsi3>
 800a2cc:	0003      	movs	r3, r0
 800a2ce:	607b      	str	r3, [r7, #4]
	uint32_t compVoltage = dhandle->voltageSet + correction;
 800a2d0:	4b08      	ldr	r3, [pc, #32]	; (800a2f4 <compensateVoltage+0x48>)
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	687a      	ldr	r2, [r7, #4]
 800a2d8:	18d3      	adds	r3, r2, r3
 800a2da:	603b      	str	r3, [r7, #0]

	return (compVoltage > dhandle->voltageMax) ? dhandle->voltageMax : compVoltage;
 800a2dc:	4b05      	ldr	r3, [pc, #20]	; (800a2f4 <compensateVoltage+0x48>)
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	699a      	ldr	r2, [r3, #24]
 800a2e2:	683b      	ldr	r3, [r7, #0]
 800a2e4:	4293      	cmp	r3, r2
 800a2e6:	d900      	bls.n	800a2ea <compensateVoltage+0x3e>
 800a2e8:	0013      	movs	r3, r2
}
 800a2ea:	0018      	movs	r0, r3
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	b002      	add	sp, #8
 800a2f0:	bd80      	pop	{r7, pc}
 800a2f2:	46c0      	nop			; (mov r8, r8)
 800a2f4:	200000e8 	.word	0x200000e8

0800a2f8 <max7219_Init>:
static uint16_t getSymbol(uint8_t number);
static uint32_t lcdPow10(uint8_t n);
static MAX7219_Digits mapPosition(MAX7219_Digits newPosition, MAX7219_Segments segment);

void max7219_Init(uint8_t intensivity)
{
 800a2f8:	b580      	push	{r7, lr}
 800a2fa:	b082      	sub	sp, #8
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	0002      	movs	r2, r0
 800a300:	1dfb      	adds	r3, r7, #7
 800a302:	701a      	strb	r2, [r3, #0]
	max7219_Turn_On();
 800a304:	f000 f87a 	bl	800a3fc <max7219_Turn_On>
	max7219_SendData(REG_SCAN_LIMIT, NUMBER_OF_DIGITS - 1);
 800a308:	2107      	movs	r1, #7
 800a30a:	200b      	movs	r0, #11
 800a30c:	f000 f848 	bl	800a3a0 <max7219_SendData>
	max7219_SetIntensivity(intensivity);
 800a310:	1dfb      	adds	r3, r7, #7
 800a312:	781b      	ldrb	r3, [r3, #0]
 800a314:	0018      	movs	r0, r3
 800a316:	f000 f806 	bl	800a326 <max7219_SetIntensivity>
	max7219_Clean();
 800a31a:	f000 f819 	bl	800a350 <max7219_Clean>
}
 800a31e:	46c0      	nop			; (mov r8, r8)
 800a320:	46bd      	mov	sp, r7
 800a322:	b002      	add	sp, #8
 800a324:	bd80      	pop	{r7, pc}

0800a326 <max7219_SetIntensivity>:

void max7219_SetIntensivity(uint8_t intensivity)
{
 800a326:	b580      	push	{r7, lr}
 800a328:	b082      	sub	sp, #8
 800a32a:	af00      	add	r7, sp, #0
 800a32c:	0002      	movs	r2, r0
 800a32e:	1dfb      	adds	r3, r7, #7
 800a330:	701a      	strb	r2, [r3, #0]
	if (intensivity > 0x0F)
 800a332:	1dfb      	adds	r3, r7, #7
 800a334:	781b      	ldrb	r3, [r3, #0]
 800a336:	2b0f      	cmp	r3, #15
 800a338:	d806      	bhi.n	800a348 <max7219_SetIntensivity+0x22>
	{
		return;
	}

	max7219_SendData(REG_INTENSITY, intensivity);
 800a33a:	1dfb      	adds	r3, r7, #7
 800a33c:	781b      	ldrb	r3, [r3, #0]
 800a33e:	0019      	movs	r1, r3
 800a340:	200a      	movs	r0, #10
 800a342:	f000 f82d 	bl	800a3a0 <max7219_SendData>
 800a346:	e000      	b.n	800a34a <max7219_SetIntensivity+0x24>
		return;
 800a348:	46c0      	nop			; (mov r8, r8)
}
 800a34a:	46bd      	mov	sp, r7
 800a34c:	b002      	add	sp, #8
 800a34e:	bd80      	pop	{r7, pc}

0800a350 <max7219_Clean>:

void max7219_Clean()
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b082      	sub	sp, #8
 800a354:	af00      	add	r7, sp, #0
	uint8_t clear = 0x00;
 800a356:	1dfb      	adds	r3, r7, #7
 800a358:	2200      	movs	r2, #0
 800a35a:	701a      	strb	r2, [r3, #0]

	if(decodeMode == 0xFF)
 800a35c:	4b0f      	ldr	r3, [pc, #60]	; (800a39c <max7219_Clean+0x4c>)
 800a35e:	781b      	ldrb	r3, [r3, #0]
 800a360:	2bff      	cmp	r3, #255	; 0xff
 800a362:	d102      	bne.n	800a36a <max7219_Clean+0x1a>
	{
		clear = BLANK;
 800a364:	1dfb      	adds	r3, r7, #7
 800a366:	220f      	movs	r2, #15
 800a368:	701a      	strb	r2, [r3, #0]
	}

	for (int i = 0; i < 8; ++i)
 800a36a:	2300      	movs	r3, #0
 800a36c:	603b      	str	r3, [r7, #0]
 800a36e:	e00c      	b.n	800a38a <max7219_Clean+0x3a>
	{
		max7219_SendData(i + 1, clear);
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	b2db      	uxtb	r3, r3
 800a374:	3301      	adds	r3, #1
 800a376:	b2da      	uxtb	r2, r3
 800a378:	1dfb      	adds	r3, r7, #7
 800a37a:	781b      	ldrb	r3, [r3, #0]
 800a37c:	0019      	movs	r1, r3
 800a37e:	0010      	movs	r0, r2
 800a380:	f000 f80e 	bl	800a3a0 <max7219_SendData>
	for (int i = 0; i < 8; ++i)
 800a384:	683b      	ldr	r3, [r7, #0]
 800a386:	3301      	adds	r3, #1
 800a388:	603b      	str	r3, [r7, #0]
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	2b07      	cmp	r3, #7
 800a38e:	ddef      	ble.n	800a370 <max7219_Clean+0x20>
	}
}
 800a390:	46c0      	nop			; (mov r8, r8)
 800a392:	46c0      	nop			; (mov r8, r8)
 800a394:	46bd      	mov	sp, r7
 800a396:	b002      	add	sp, #8
 800a398:	bd80      	pop	{r7, pc}
 800a39a:	46c0      	nop			; (mov r8, r8)
 800a39c:	200007b4 	.word	0x200007b4

0800a3a0 <max7219_SendData>:

void max7219_SendData(uint8_t addr, uint8_t data)
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b082      	sub	sp, #8
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	0002      	movs	r2, r0
 800a3a8:	1dfb      	adds	r3, r7, #7
 800a3aa:	701a      	strb	r2, [r3, #0]
 800a3ac:	1dbb      	adds	r3, r7, #6
 800a3ae:	1c0a      	adds	r2, r1, #0
 800a3b0:	701a      	strb	r2, [r3, #0]
	CS_SET();
 800a3b2:	2380      	movs	r3, #128	; 0x80
 800a3b4:	015b      	lsls	r3, r3, #5
 800a3b6:	480f      	ldr	r0, [pc, #60]	; (800a3f4 <max7219_SendData+0x54>)
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	0019      	movs	r1, r3
 800a3bc:	f004 fe00 	bl	800efc0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&SPI_PORT, &addr, 1, HAL_MAX_DELAY);
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	425b      	negs	r3, r3
 800a3c4:	1df9      	adds	r1, r7, #7
 800a3c6:	480c      	ldr	r0, [pc, #48]	; (800a3f8 <max7219_SendData+0x58>)
 800a3c8:	2201      	movs	r2, #1
 800a3ca:	f007 fc51 	bl	8011c70 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&SPI_PORT, &data, 1, HAL_MAX_DELAY);
 800a3ce:	2301      	movs	r3, #1
 800a3d0:	425b      	negs	r3, r3
 800a3d2:	1db9      	adds	r1, r7, #6
 800a3d4:	4808      	ldr	r0, [pc, #32]	; (800a3f8 <max7219_SendData+0x58>)
 800a3d6:	2201      	movs	r2, #1
 800a3d8:	f007 fc4a 	bl	8011c70 <HAL_SPI_Transmit>
	CS_RESET();
 800a3dc:	2380      	movs	r3, #128	; 0x80
 800a3de:	015b      	lsls	r3, r3, #5
 800a3e0:	4804      	ldr	r0, [pc, #16]	; (800a3f4 <max7219_SendData+0x54>)
 800a3e2:	2201      	movs	r2, #1
 800a3e4:	0019      	movs	r1, r3
 800a3e6:	f004 fdeb 	bl	800efc0 <HAL_GPIO_WritePin>
}
 800a3ea:	46c0      	nop			; (mov r8, r8)
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	b002      	add	sp, #8
 800a3f0:	bd80      	pop	{r7, pc}
 800a3f2:	46c0      	nop			; (mov r8, r8)
 800a3f4:	50000400 	.word	0x50000400
 800a3f8:	20000890 	.word	0x20000890

0800a3fc <max7219_Turn_On>:

void max7219_Turn_On(void)
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	af00      	add	r7, sp, #0
	max7219_SendData(REG_SHUTDOWN, 0x01);
 800a400:	2101      	movs	r1, #1
 800a402:	200c      	movs	r0, #12
 800a404:	f7ff ffcc 	bl	800a3a0 <max7219_SendData>
}
 800a408:	46c0      	nop			; (mov r8, r8)
 800a40a:	46bd      	mov	sp, r7
 800a40c:	bd80      	pop	{r7, pc}
	...

0800a410 <max7219_Decode_On>:
{
	max7219_SendData(REG_SHUTDOWN, 0x00);
}

void max7219_Decode_On(void)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	af00      	add	r7, sp, #0
	decodeMode = 0xFF;
 800a414:	4b05      	ldr	r3, [pc, #20]	; (800a42c <max7219_Decode_On+0x1c>)
 800a416:	22ff      	movs	r2, #255	; 0xff
 800a418:	701a      	strb	r2, [r3, #0]
	max7219_SendData(REG_DECODE_MODE, decodeMode);
 800a41a:	4b04      	ldr	r3, [pc, #16]	; (800a42c <max7219_Decode_On+0x1c>)
 800a41c:	781b      	ldrb	r3, [r3, #0]
 800a41e:	0019      	movs	r1, r3
 800a420:	2009      	movs	r0, #9
 800a422:	f7ff ffbd 	bl	800a3a0 <max7219_SendData>
}
 800a426:	46c0      	nop			; (mov r8, r8)
 800a428:	46bd      	mov	sp, r7
 800a42a:	bd80      	pop	{r7, pc}
 800a42c:	200007b4 	.word	0x200007b4

0800a430 <mapPosition>:
  * @param  newPosition: Starting position of printing
  * @retval MAX7219_Digits: return new mapped Position
  */

static MAX7219_Digits mapPosition(MAX7219_Digits newPosition, MAX7219_Segments segment)
{
 800a430:	b580      	push	{r7, lr}
 800a432:	b082      	sub	sp, #8
 800a434:	af00      	add	r7, sp, #0
 800a436:	0002      	movs	r2, r0
 800a438:	1dfb      	adds	r3, r7, #7
 800a43a:	701a      	strb	r2, [r3, #0]
 800a43c:	1dbb      	adds	r3, r7, #6
 800a43e:	1c0a      	adds	r2, r1, #0
 800a440:	701a      	strb	r2, [r3, #0]
	if (segment == 1)
 800a442:	1dbb      	adds	r3, r7, #6
 800a444:	781b      	ldrb	r3, [r3, #0]
 800a446:	2b01      	cmp	r3, #1
 800a448:	d102      	bne.n	800a450 <mapPosition+0x20>
	{
		return newPosition;
 800a44a:	1dfb      	adds	r3, r7, #7
 800a44c:	781b      	ldrb	r3, [r3, #0]
 800a44e:	e009      	b.n	800a464 <mapPosition+0x34>
	}
	else if (segment == 2)
 800a450:	1dbb      	adds	r3, r7, #6
 800a452:	781b      	ldrb	r3, [r3, #0]
 800a454:	2b02      	cmp	r3, #2
 800a456:	d104      	bne.n	800a462 <mapPosition+0x32>
	{
		return newPosition +4;
 800a458:	1dfb      	adds	r3, r7, #7
 800a45a:	781b      	ldrb	r3, [r3, #0]
 800a45c:	3304      	adds	r3, #4
 800a45e:	b2db      	uxtb	r3, r3
 800a460:	e000      	b.n	800a464 <mapPosition+0x34>
	}
	return 0; // In case of invalid position
 800a462:	2300      	movs	r3, #0
}
 800a464:	0018      	movs	r0, r3
 800a466:	46bd      	mov	sp, r7
 800a468:	b002      	add	sp, #8
 800a46a:	bd80      	pop	{r7, pc}

0800a46c <max7219_PrintDigit>:
  * @param  point: Specify if decimal point should be displayed or not
  * @retval None
  */

void max7219_PrintDigit(MAX7219_Segments segment, MAX7219_Digits position, MAX7219_Numeric numeric, bool point)
{
 800a46c:	b5b0      	push	{r4, r5, r7, lr}
 800a46e:	b084      	sub	sp, #16
 800a470:	af00      	add	r7, sp, #0
 800a472:	0005      	movs	r5, r0
 800a474:	000c      	movs	r4, r1
 800a476:	0010      	movs	r0, r2
 800a478:	0019      	movs	r1, r3
 800a47a:	1dfb      	adds	r3, r7, #7
 800a47c:	1c2a      	adds	r2, r5, #0
 800a47e:	701a      	strb	r2, [r3, #0]
 800a480:	1dbb      	adds	r3, r7, #6
 800a482:	1c22      	adds	r2, r4, #0
 800a484:	701a      	strb	r2, [r3, #0]
 800a486:	1d7b      	adds	r3, r7, #5
 800a488:	1c02      	adds	r2, r0, #0
 800a48a:	701a      	strb	r2, [r3, #0]
 800a48c:	1d3b      	adds	r3, r7, #4
 800a48e:	1c0a      	adds	r2, r1, #0
 800a490:	701a      	strb	r2, [r3, #0]
	MAX7219_Digits mappedPosition = mapPosition(position, segment);
 800a492:	250f      	movs	r5, #15
 800a494:	197c      	adds	r4, r7, r5
 800a496:	1dfb      	adds	r3, r7, #7
 800a498:	781a      	ldrb	r2, [r3, #0]
 800a49a:	1dbb      	adds	r3, r7, #6
 800a49c:	781b      	ldrb	r3, [r3, #0]
 800a49e:	0011      	movs	r1, r2
 800a4a0:	0018      	movs	r0, r3
 800a4a2:	f7ff ffc5 	bl	800a430 <mapPosition>
 800a4a6:	0003      	movs	r3, r0
 800a4a8:	7023      	strb	r3, [r4, #0]
	if(mappedPosition > NUMBER_OF_DIGITS)
 800a4aa:	002c      	movs	r4, r5
 800a4ac:	193b      	adds	r3, r7, r4
 800a4ae:	781b      	ldrb	r3, [r3, #0]
 800a4b0:	2b08      	cmp	r3, #8
 800a4b2:	d852      	bhi.n	800a55a <max7219_PrintDigit+0xee>
	{
		return;
	}

	if(point)
 800a4b4:	1d3b      	adds	r3, r7, #4
 800a4b6:	781b      	ldrb	r3, [r3, #0]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d027      	beq.n	800a50c <max7219_PrintDigit+0xa0>
	{
		if(decodeMode == 0x00)
 800a4bc:	4b29      	ldr	r3, [pc, #164]	; (800a564 <max7219_PrintDigit+0xf8>)
 800a4be:	781b      	ldrb	r3, [r3, #0]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d111      	bne.n	800a4e8 <max7219_PrintDigit+0x7c>
		{
			max7219_SendData(mappedPosition, getSymbol(numeric) | (1 << 7));
 800a4c4:	1d7b      	adds	r3, r7, #5
 800a4c6:	781b      	ldrb	r3, [r3, #0]
 800a4c8:	0018      	movs	r0, r3
 800a4ca:	f000 f959 	bl	800a780 <getSymbol>
 800a4ce:	0003      	movs	r3, r0
 800a4d0:	b2db      	uxtb	r3, r3
 800a4d2:	2280      	movs	r2, #128	; 0x80
 800a4d4:	4252      	negs	r2, r2
 800a4d6:	4313      	orrs	r3, r2
 800a4d8:	b2da      	uxtb	r2, r3
 800a4da:	193b      	adds	r3, r7, r4
 800a4dc:	781b      	ldrb	r3, [r3, #0]
 800a4de:	0011      	movs	r1, r2
 800a4e0:	0018      	movs	r0, r3
 800a4e2:	f7ff ff5d 	bl	800a3a0 <max7219_SendData>
 800a4e6:	e039      	b.n	800a55c <max7219_PrintDigit+0xf0>
		}
		else if(decodeMode == 0xFF)
 800a4e8:	4b1e      	ldr	r3, [pc, #120]	; (800a564 <max7219_PrintDigit+0xf8>)
 800a4ea:	781b      	ldrb	r3, [r3, #0]
 800a4ec:	2bff      	cmp	r3, #255	; 0xff
 800a4ee:	d135      	bne.n	800a55c <max7219_PrintDigit+0xf0>
		{
			max7219_SendData(mappedPosition, numeric | (1 << 7));
 800a4f0:	1d7b      	adds	r3, r7, #5
 800a4f2:	781b      	ldrb	r3, [r3, #0]
 800a4f4:	2280      	movs	r2, #128	; 0x80
 800a4f6:	4252      	negs	r2, r2
 800a4f8:	4313      	orrs	r3, r2
 800a4fa:	b2da      	uxtb	r2, r3
 800a4fc:	230f      	movs	r3, #15
 800a4fe:	18fb      	adds	r3, r7, r3
 800a500:	781b      	ldrb	r3, [r3, #0]
 800a502:	0011      	movs	r1, r2
 800a504:	0018      	movs	r0, r3
 800a506:	f7ff ff4b 	bl	800a3a0 <max7219_SendData>
 800a50a:	e027      	b.n	800a55c <max7219_PrintDigit+0xf0>
		}
	}
	else
	{
		if(decodeMode == 0x00)
 800a50c:	4b15      	ldr	r3, [pc, #84]	; (800a564 <max7219_PrintDigit+0xf8>)
 800a50e:	781b      	ldrb	r3, [r3, #0]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d111      	bne.n	800a538 <max7219_PrintDigit+0xcc>
		{
			max7219_SendData(mappedPosition, getSymbol(numeric) & (~(1 << 7)));
 800a514:	1d7b      	adds	r3, r7, #5
 800a516:	781b      	ldrb	r3, [r3, #0]
 800a518:	0018      	movs	r0, r3
 800a51a:	f000 f931 	bl	800a780 <getSymbol>
 800a51e:	0003      	movs	r3, r0
 800a520:	b2db      	uxtb	r3, r3
 800a522:	227f      	movs	r2, #127	; 0x7f
 800a524:	4013      	ands	r3, r2
 800a526:	b2da      	uxtb	r2, r3
 800a528:	230f      	movs	r3, #15
 800a52a:	18fb      	adds	r3, r7, r3
 800a52c:	781b      	ldrb	r3, [r3, #0]
 800a52e:	0011      	movs	r1, r2
 800a530:	0018      	movs	r0, r3
 800a532:	f7ff ff35 	bl	800a3a0 <max7219_SendData>
 800a536:	e011      	b.n	800a55c <max7219_PrintDigit+0xf0>
		}
		else if(decodeMode == 0xFF)
 800a538:	4b0a      	ldr	r3, [pc, #40]	; (800a564 <max7219_PrintDigit+0xf8>)
 800a53a:	781b      	ldrb	r3, [r3, #0]
 800a53c:	2bff      	cmp	r3, #255	; 0xff
 800a53e:	d10d      	bne.n	800a55c <max7219_PrintDigit+0xf0>
		{
			max7219_SendData(mappedPosition, numeric & (~(1 << 7)));
 800a540:	1d7b      	adds	r3, r7, #5
 800a542:	781b      	ldrb	r3, [r3, #0]
 800a544:	227f      	movs	r2, #127	; 0x7f
 800a546:	4013      	ands	r3, r2
 800a548:	b2da      	uxtb	r2, r3
 800a54a:	230f      	movs	r3, #15
 800a54c:	18fb      	adds	r3, r7, r3
 800a54e:	781b      	ldrb	r3, [r3, #0]
 800a550:	0011      	movs	r1, r2
 800a552:	0018      	movs	r0, r3
 800a554:	f7ff ff24 	bl	800a3a0 <max7219_SendData>
 800a558:	e000      	b.n	800a55c <max7219_PrintDigit+0xf0>
		return;
 800a55a:	46c0      	nop			; (mov r8, r8)
		}
	}
}
 800a55c:	46bd      	mov	sp, r7
 800a55e:	b004      	add	sp, #16
 800a560:	bdb0      	pop	{r4, r5, r7, pc}
 800a562:	46c0      	nop			; (mov r8, r8)
 800a564:	200007b4 	.word	0x200007b4

0800a568 <max7219_PrintIspecial>:
  * @param  decimal_position: Place of decimal point
  * @retval MAX7219_Digits: current cursor position
  */

MAX7219_Digits max7219_PrintIspecial(MAX7219_Segments segment, int value, uint8_t decimal_position)
{
 800a568:	b590      	push	{r4, r7, lr}
 800a56a:	b087      	sub	sp, #28
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6039      	str	r1, [r7, #0]
 800a570:	0011      	movs	r1, r2
 800a572:	1dfb      	adds	r3, r7, #7
 800a574:	1c02      	adds	r2, r0, #0
 800a576:	701a      	strb	r2, [r3, #0]
 800a578:	1dbb      	adds	r3, r7, #6
 800a57a:	1c0a      	adds	r2, r1, #0
 800a57c:	701a      	strb	r2, [r3, #0]
	max7219_SendData(REG_DECODE_MODE, 0xFF);
 800a57e:	21ff      	movs	r1, #255	; 0xff
 800a580:	2009      	movs	r0, #9
 800a582:	f7ff ff0d 	bl	800a3a0 <max7219_SendData>

	int32_t i;
    int8_t num_digits = 0;
 800a586:	2313      	movs	r3, #19
 800a588:	18fb      	adds	r3, r7, r3
 800a58a:	2200      	movs	r2, #0
 800a58c:	701a      	strb	r2, [r3, #0]


	//Get number of non-zero digits
	i = 1;
 800a58e:	2301      	movs	r3, #1
 800a590:	617b      	str	r3, [r7, #20]
	while ((abs(value) / i) > 9)
 800a592:	e00e      	b.n	800a5b2 <max7219_PrintIspecial+0x4a>
	{
		i *= 10;
 800a594:	697a      	ldr	r2, [r7, #20]
 800a596:	0013      	movs	r3, r2
 800a598:	009b      	lsls	r3, r3, #2
 800a59a:	189b      	adds	r3, r3, r2
 800a59c:	005b      	lsls	r3, r3, #1
 800a59e:	617b      	str	r3, [r7, #20]
		num_digits++;
 800a5a0:	2113      	movs	r1, #19
 800a5a2:	187b      	adds	r3, r7, r1
 800a5a4:	781b      	ldrb	r3, [r3, #0]
 800a5a6:	b25b      	sxtb	r3, r3
 800a5a8:	b2db      	uxtb	r3, r3
 800a5aa:	3301      	adds	r3, #1
 800a5ac:	b2da      	uxtb	r2, r3
 800a5ae:	187b      	adds	r3, r7, r1
 800a5b0:	701a      	strb	r2, [r3, #0]
	while ((abs(value) / i) > 9)
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	17da      	asrs	r2, r3, #31
 800a5b6:	189b      	adds	r3, r3, r2
 800a5b8:	4053      	eors	r3, r2
 800a5ba:	6979      	ldr	r1, [r7, #20]
 800a5bc:	0018      	movs	r0, r3
 800a5be:	f7fb feb5 	bl	800632c <__divsi3>
 800a5c2:	0003      	movs	r3, r0
 800a5c4:	2b09      	cmp	r3, #9
 800a5c6:	dce5      	bgt.n	800a594 <max7219_PrintIspecial+0x2c>
	}
	num_digits++;
 800a5c8:	2113      	movs	r1, #19
 800a5ca:	187b      	adds	r3, r7, r1
 800a5cc:	781b      	ldrb	r3, [r3, #0]
 800a5ce:	b25b      	sxtb	r3, r3
 800a5d0:	b2db      	uxtb	r3, r3
 800a5d2:	3301      	adds	r3, #1
 800a5d4:	b2da      	uxtb	r2, r3
 800a5d6:	187b      	adds	r3, r7, r1
 800a5d8:	701a      	strb	r2, [r3, #0]

	int position = num_digits;
 800a5da:	187b      	adds	r3, r7, r1
 800a5dc:	781b      	ldrb	r3, [r3, #0]
 800a5de:	b25b      	sxtb	r3, r3
 800a5e0:	60fb      	str	r3, [r7, #12]

	//Handle negative numbers
	if (value < 0)
 800a5e2:	683b      	ldr	r3, [r7, #0]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	da0e      	bge.n	800a606 <max7219_PrintIspecial+0x9e>
	{
		if(position > 0)
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	dd08      	ble.n	800a600 <max7219_PrintIspecial+0x98>
		{
			max7219_SendData(position, MINUS);
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	b2db      	uxtb	r3, r3
 800a5f2:	210a      	movs	r1, #10
 800a5f4:	0018      	movs	r0, r3
 800a5f6:	f7ff fed3 	bl	800a3a0 <max7219_SendData>
			position--;
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	3b01      	subs	r3, #1
 800a5fe:	60fb      	str	r3, [r7, #12]
		}
		value = -value;
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	425b      	negs	r3, r3
 800a604:	603b      	str	r3, [r7, #0]
	}


	//Print leading zeros and check for decimal point
	for (int j= 4; j > num_digits; j--) {
 800a606:	2304      	movs	r3, #4
 800a608:	60bb      	str	r3, [r7, #8]
 800a60a:	e018      	b.n	800a63e <max7219_PrintIspecial+0xd6>
		if(j == decimal_position) {
 800a60c:	1dbb      	adds	r3, r7, #6
 800a60e:	781b      	ldrb	r3, [r3, #0]
 800a610:	68ba      	ldr	r2, [r7, #8]
 800a612:	429a      	cmp	r2, r3
 800a614:	d108      	bne.n	800a628 <max7219_PrintIspecial+0xc0>
			max7219_PrintDigit(segment, j, 0, true);
 800a616:	68bb      	ldr	r3, [r7, #8]
 800a618:	b2d9      	uxtb	r1, r3
 800a61a:	1dfb      	adds	r3, r7, #7
 800a61c:	7818      	ldrb	r0, [r3, #0]
 800a61e:	2301      	movs	r3, #1
 800a620:	2200      	movs	r2, #0
 800a622:	f7ff ff23 	bl	800a46c <max7219_PrintDigit>
 800a626:	e007      	b.n	800a638 <max7219_PrintIspecial+0xd0>
		}
		else {
			max7219_PrintDigit(segment, j, 0, false);
 800a628:	68bb      	ldr	r3, [r7, #8]
 800a62a:	b2d9      	uxtb	r1, r3
 800a62c:	1dfb      	adds	r3, r7, #7
 800a62e:	7818      	ldrb	r0, [r3, #0]
 800a630:	2300      	movs	r3, #0
 800a632:	2200      	movs	r2, #0
 800a634:	f7ff ff1a 	bl	800a46c <max7219_PrintDigit>
	for (int j= 4; j > num_digits; j--) {
 800a638:	68bb      	ldr	r3, [r7, #8]
 800a63a:	3b01      	subs	r3, #1
 800a63c:	60bb      	str	r3, [r7, #8]
 800a63e:	2313      	movs	r3, #19
 800a640:	18fb      	adds	r3, r7, r3
 800a642:	781b      	ldrb	r3, [r3, #0]
 800a644:	b25b      	sxtb	r3, r3
 800a646:	68ba      	ldr	r2, [r7, #8]
 800a648:	429a      	cmp	r2, r3
 800a64a:	dcdf      	bgt.n	800a60c <max7219_PrintIspecial+0xa4>
		}
	}


	//Print each number and decimal point
	while (i > 0)
 800a64c:	e046      	b.n	800a6dc <max7219_PrintIspecial+0x174>
	{
		if(position > 0)
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	2b00      	cmp	r3, #0
 800a652:	dd3c      	ble.n	800a6ce <max7219_PrintIspecial+0x166>
		{	//If current number position is decimal point, print also decimal point
			if(position == decimal_position) {
 800a654:	1dbb      	adds	r3, r7, #6
 800a656:	781b      	ldrb	r3, [r3, #0]
 800a658:	68fa      	ldr	r2, [r7, #12]
 800a65a:	429a      	cmp	r2, r3
 800a65c:	d11a      	bne.n	800a694 <max7219_PrintIspecial+0x12c>
				max7219_PrintDigit(segment, position, (value % (i * 10)) / i, true);
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	b2dc      	uxtb	r4, r3
 800a662:	697a      	ldr	r2, [r7, #20]
 800a664:	0013      	movs	r3, r2
 800a666:	009b      	lsls	r3, r3, #2
 800a668:	189b      	adds	r3, r3, r2
 800a66a:	005b      	lsls	r3, r3, #1
 800a66c:	001a      	movs	r2, r3
 800a66e:	683b      	ldr	r3, [r7, #0]
 800a670:	0011      	movs	r1, r2
 800a672:	0018      	movs	r0, r3
 800a674:	f7fb ff40 	bl	80064f8 <__aeabi_idivmod>
 800a678:	000b      	movs	r3, r1
 800a67a:	6979      	ldr	r1, [r7, #20]
 800a67c:	0018      	movs	r0, r3
 800a67e:	f7fb fe55 	bl	800632c <__divsi3>
 800a682:	0003      	movs	r3, r0
 800a684:	b2da      	uxtb	r2, r3
 800a686:	1dfb      	adds	r3, r7, #7
 800a688:	7818      	ldrb	r0, [r3, #0]
 800a68a:	2301      	movs	r3, #1
 800a68c:	0021      	movs	r1, r4
 800a68e:	f7ff feed 	bl	800a46c <max7219_PrintDigit>
 800a692:	e019      	b.n	800a6c8 <max7219_PrintIspecial+0x160>
			}
			else {
				max7219_PrintDigit(segment, position, (value % (i * 10)) / i, false);
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	b2dc      	uxtb	r4, r3
 800a698:	697a      	ldr	r2, [r7, #20]
 800a69a:	0013      	movs	r3, r2
 800a69c:	009b      	lsls	r3, r3, #2
 800a69e:	189b      	adds	r3, r3, r2
 800a6a0:	005b      	lsls	r3, r3, #1
 800a6a2:	001a      	movs	r2, r3
 800a6a4:	683b      	ldr	r3, [r7, #0]
 800a6a6:	0011      	movs	r1, r2
 800a6a8:	0018      	movs	r0, r3
 800a6aa:	f7fb ff25 	bl	80064f8 <__aeabi_idivmod>
 800a6ae:	000b      	movs	r3, r1
 800a6b0:	6979      	ldr	r1, [r7, #20]
 800a6b2:	0018      	movs	r0, r3
 800a6b4:	f7fb fe3a 	bl	800632c <__divsi3>
 800a6b8:	0003      	movs	r3, r0
 800a6ba:	b2da      	uxtb	r2, r3
 800a6bc:	1dfb      	adds	r3, r7, #7
 800a6be:	7818      	ldrb	r0, [r3, #0]
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	0021      	movs	r1, r4
 800a6c4:	f7ff fed2 	bl	800a46c <max7219_PrintDigit>
			}
			position--;
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	3b01      	subs	r3, #1
 800a6cc:	60fb      	str	r3, [r7, #12]
		}

		i /= 10;
 800a6ce:	697b      	ldr	r3, [r7, #20]
 800a6d0:	210a      	movs	r1, #10
 800a6d2:	0018      	movs	r0, r3
 800a6d4:	f7fb fe2a 	bl	800632c <__divsi3>
 800a6d8:	0003      	movs	r3, r0
 800a6da:	617b      	str	r3, [r7, #20]
	while (i > 0)
 800a6dc:	697b      	ldr	r3, [r7, #20]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	dcb5      	bgt.n	800a64e <max7219_PrintIspecial+0xe6>

	}

	max7219_SendData(REG_DECODE_MODE, decodeMode);
 800a6e2:	4b06      	ldr	r3, [pc, #24]	; (800a6fc <max7219_PrintIspecial+0x194>)
 800a6e4:	781b      	ldrb	r3, [r3, #0]
 800a6e6:	0019      	movs	r1, r3
 800a6e8:	2009      	movs	r0, #9
 800a6ea:	f7ff fe59 	bl	800a3a0 <max7219_SendData>

	return position;
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	b2db      	uxtb	r3, r3
}
 800a6f2:	0018      	movs	r0, r3
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	b007      	add	sp, #28
 800a6f8:	bd90      	pop	{r4, r7, pc}
 800a6fa:	46c0      	nop			; (mov r8, r8)
 800a6fc:	200007b4 	.word	0x200007b4

0800a700 <max7219_BlinkDigit2>:
  * @param  decimal_position: place of decimal point
  * @param  show_digit: specifies if digit has to be blanked or printed
  * @retval None
  */

void max7219_BlinkDigit2(MAX7219_Segments segment, int value, uint8_t n, uint8_t decimal_position, bool show_digit) {
 800a700:	b590      	push	{r4, r7, lr}
 800a702:	b085      	sub	sp, #20
 800a704:	af00      	add	r7, sp, #0
 800a706:	0004      	movs	r4, r0
 800a708:	6039      	str	r1, [r7, #0]
 800a70a:	0010      	movs	r0, r2
 800a70c:	0019      	movs	r1, r3
 800a70e:	1dfb      	adds	r3, r7, #7
 800a710:	1c22      	adds	r2, r4, #0
 800a712:	701a      	strb	r2, [r3, #0]
 800a714:	1dbb      	adds	r3, r7, #6
 800a716:	1c02      	adds	r2, r0, #0
 800a718:	701a      	strb	r2, [r3, #0]
 800a71a:	1d7b      	adds	r3, r7, #5
 800a71c:	1c0a      	adds	r2, r1, #0
 800a71e:	701a      	strb	r2, [r3, #0]
	uint16_t blinkDigit = n; // Digit to blink (0-3)
 800a720:	200e      	movs	r0, #14
 800a722:	183b      	adds	r3, r7, r0
 800a724:	1dba      	adds	r2, r7, #6
 800a726:	7812      	ldrb	r2, [r2, #0]
 800a728:	801a      	strh	r2, [r3, #0]
	uint8_t digit;
	bool showDecimal = blinkDigit == decimal_position;
 800a72a:	1d7b      	adds	r3, r7, #5
 800a72c:	781b      	ldrb	r3, [r3, #0]
 800a72e:	b29a      	uxth	r2, r3
 800a730:	240d      	movs	r4, #13
 800a732:	193b      	adds	r3, r7, r4
 800a734:	1839      	adds	r1, r7, r0
 800a736:	8809      	ldrh	r1, [r1, #0]
 800a738:	1a8a      	subs	r2, r1, r2
 800a73a:	4251      	negs	r1, r2
 800a73c:	414a      	adcs	r2, r1
 800a73e:	701a      	strb	r2, [r3, #0]
	//Erase digit
	if (!show_digit) {
 800a740:	2320      	movs	r3, #32
 800a742:	18fb      	adds	r3, r7, r3
 800a744:	781b      	ldrb	r3, [r3, #0]
 800a746:	2201      	movs	r2, #1
 800a748:	4053      	eors	r3, r2
 800a74a:	b2db      	uxtb	r3, r3
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d00b      	beq.n	800a768 <max7219_BlinkDigit2+0x68>
		//Print the BLANK and also decimal point
		max7219_PrintDigit(segment, blinkDigit, BLANK, showDecimal);
 800a750:	183b      	adds	r3, r7, r0
 800a752:	881b      	ldrh	r3, [r3, #0]
 800a754:	b2d9      	uxtb	r1, r3
 800a756:	193b      	adds	r3, r7, r4
 800a758:	781a      	ldrb	r2, [r3, #0]
 800a75a:	1dfb      	adds	r3, r7, #7
 800a75c:	7818      	ldrb	r0, [r3, #0]
 800a75e:	0013      	movs	r3, r2
 800a760:	220f      	movs	r2, #15
 800a762:	f7ff fe83 	bl	800a46c <max7219_PrintDigit>

	} else {
		// Reprint whole number
		max7219_PrintIspecial(segment, value, decimal_position);
	}
}
 800a766:	e007      	b.n	800a778 <max7219_BlinkDigit2+0x78>
		max7219_PrintIspecial(segment, value, decimal_position);
 800a768:	1d7b      	adds	r3, r7, #5
 800a76a:	781a      	ldrb	r2, [r3, #0]
 800a76c:	6839      	ldr	r1, [r7, #0]
 800a76e:	1dfb      	adds	r3, r7, #7
 800a770:	781b      	ldrb	r3, [r3, #0]
 800a772:	0018      	movs	r0, r3
 800a774:	f7ff fef8 	bl	800a568 <max7219_PrintIspecial>
}
 800a778:	46c0      	nop			; (mov r8, r8)
 800a77a:	46bd      	mov	sp, r7
 800a77c:	b005      	add	sp, #20
 800a77e:	bd90      	pop	{r4, r7, pc}

0800a780 <getSymbol>:

static uint16_t getSymbol(uint8_t number)
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b082      	sub	sp, #8
 800a784:	af00      	add	r7, sp, #0
 800a786:	0002      	movs	r2, r0
 800a788:	1dfb      	adds	r3, r7, #7
 800a78a:	701a      	strb	r2, [r3, #0]
	return SYMBOLS[number];
 800a78c:	1dfb      	adds	r3, r7, #7
 800a78e:	781b      	ldrb	r3, [r3, #0]
 800a790:	4a03      	ldr	r2, [pc, #12]	; (800a7a0 <getSymbol+0x20>)
 800a792:	5cd3      	ldrb	r3, [r2, r3]
 800a794:	b29b      	uxth	r3, r3
}
 800a796:	0018      	movs	r0, r3
 800a798:	46bd      	mov	sp, r7
 800a79a:	b002      	add	sp, #8
 800a79c:	bd80      	pop	{r7, pc}
 800a79e:	46c0      	nop			; (mov r8, r8)
 800a7a0:	200000f8 	.word	0x200000f8

0800a7a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a7a4:	b580      	push	{r7, lr}
 800a7a6:	b082      	sub	sp, #8
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	0002      	movs	r2, r0
 800a7ac:	1dfb      	adds	r3, r7, #7
 800a7ae:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800a7b0:	1dfb      	adds	r3, r7, #7
 800a7b2:	781b      	ldrb	r3, [r3, #0]
 800a7b4:	2b7f      	cmp	r3, #127	; 0x7f
 800a7b6:	d809      	bhi.n	800a7cc <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a7b8:	1dfb      	adds	r3, r7, #7
 800a7ba:	781b      	ldrb	r3, [r3, #0]
 800a7bc:	001a      	movs	r2, r3
 800a7be:	231f      	movs	r3, #31
 800a7c0:	401a      	ands	r2, r3
 800a7c2:	4b04      	ldr	r3, [pc, #16]	; (800a7d4 <__NVIC_EnableIRQ+0x30>)
 800a7c4:	2101      	movs	r1, #1
 800a7c6:	4091      	lsls	r1, r2
 800a7c8:	000a      	movs	r2, r1
 800a7ca:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800a7cc:	46c0      	nop			; (mov r8, r8)
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	b002      	add	sp, #8
 800a7d2:	bd80      	pop	{r7, pc}
 800a7d4:	e000e100 	.word	0xe000e100

0800a7d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a7d8:	b590      	push	{r4, r7, lr}
 800a7da:	b083      	sub	sp, #12
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	0002      	movs	r2, r0
 800a7e0:	6039      	str	r1, [r7, #0]
 800a7e2:	1dfb      	adds	r3, r7, #7
 800a7e4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800a7e6:	1dfb      	adds	r3, r7, #7
 800a7e8:	781b      	ldrb	r3, [r3, #0]
 800a7ea:	2b7f      	cmp	r3, #127	; 0x7f
 800a7ec:	d828      	bhi.n	800a840 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800a7ee:	4a2f      	ldr	r2, [pc, #188]	; (800a8ac <__NVIC_SetPriority+0xd4>)
 800a7f0:	1dfb      	adds	r3, r7, #7
 800a7f2:	781b      	ldrb	r3, [r3, #0]
 800a7f4:	b25b      	sxtb	r3, r3
 800a7f6:	089b      	lsrs	r3, r3, #2
 800a7f8:	33c0      	adds	r3, #192	; 0xc0
 800a7fa:	009b      	lsls	r3, r3, #2
 800a7fc:	589b      	ldr	r3, [r3, r2]
 800a7fe:	1dfa      	adds	r2, r7, #7
 800a800:	7812      	ldrb	r2, [r2, #0]
 800a802:	0011      	movs	r1, r2
 800a804:	2203      	movs	r2, #3
 800a806:	400a      	ands	r2, r1
 800a808:	00d2      	lsls	r2, r2, #3
 800a80a:	21ff      	movs	r1, #255	; 0xff
 800a80c:	4091      	lsls	r1, r2
 800a80e:	000a      	movs	r2, r1
 800a810:	43d2      	mvns	r2, r2
 800a812:	401a      	ands	r2, r3
 800a814:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800a816:	683b      	ldr	r3, [r7, #0]
 800a818:	019b      	lsls	r3, r3, #6
 800a81a:	22ff      	movs	r2, #255	; 0xff
 800a81c:	401a      	ands	r2, r3
 800a81e:	1dfb      	adds	r3, r7, #7
 800a820:	781b      	ldrb	r3, [r3, #0]
 800a822:	0018      	movs	r0, r3
 800a824:	2303      	movs	r3, #3
 800a826:	4003      	ands	r3, r0
 800a828:	00db      	lsls	r3, r3, #3
 800a82a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800a82c:	481f      	ldr	r0, [pc, #124]	; (800a8ac <__NVIC_SetPriority+0xd4>)
 800a82e:	1dfb      	adds	r3, r7, #7
 800a830:	781b      	ldrb	r3, [r3, #0]
 800a832:	b25b      	sxtb	r3, r3
 800a834:	089b      	lsrs	r3, r3, #2
 800a836:	430a      	orrs	r2, r1
 800a838:	33c0      	adds	r3, #192	; 0xc0
 800a83a:	009b      	lsls	r3, r3, #2
 800a83c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800a83e:	e031      	b.n	800a8a4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800a840:	4a1b      	ldr	r2, [pc, #108]	; (800a8b0 <__NVIC_SetPriority+0xd8>)
 800a842:	1dfb      	adds	r3, r7, #7
 800a844:	781b      	ldrb	r3, [r3, #0]
 800a846:	0019      	movs	r1, r3
 800a848:	230f      	movs	r3, #15
 800a84a:	400b      	ands	r3, r1
 800a84c:	3b08      	subs	r3, #8
 800a84e:	089b      	lsrs	r3, r3, #2
 800a850:	3306      	adds	r3, #6
 800a852:	009b      	lsls	r3, r3, #2
 800a854:	18d3      	adds	r3, r2, r3
 800a856:	3304      	adds	r3, #4
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	1dfa      	adds	r2, r7, #7
 800a85c:	7812      	ldrb	r2, [r2, #0]
 800a85e:	0011      	movs	r1, r2
 800a860:	2203      	movs	r2, #3
 800a862:	400a      	ands	r2, r1
 800a864:	00d2      	lsls	r2, r2, #3
 800a866:	21ff      	movs	r1, #255	; 0xff
 800a868:	4091      	lsls	r1, r2
 800a86a:	000a      	movs	r2, r1
 800a86c:	43d2      	mvns	r2, r2
 800a86e:	401a      	ands	r2, r3
 800a870:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800a872:	683b      	ldr	r3, [r7, #0]
 800a874:	019b      	lsls	r3, r3, #6
 800a876:	22ff      	movs	r2, #255	; 0xff
 800a878:	401a      	ands	r2, r3
 800a87a:	1dfb      	adds	r3, r7, #7
 800a87c:	781b      	ldrb	r3, [r3, #0]
 800a87e:	0018      	movs	r0, r3
 800a880:	2303      	movs	r3, #3
 800a882:	4003      	ands	r3, r0
 800a884:	00db      	lsls	r3, r3, #3
 800a886:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800a888:	4809      	ldr	r0, [pc, #36]	; (800a8b0 <__NVIC_SetPriority+0xd8>)
 800a88a:	1dfb      	adds	r3, r7, #7
 800a88c:	781b      	ldrb	r3, [r3, #0]
 800a88e:	001c      	movs	r4, r3
 800a890:	230f      	movs	r3, #15
 800a892:	4023      	ands	r3, r4
 800a894:	3b08      	subs	r3, #8
 800a896:	089b      	lsrs	r3, r3, #2
 800a898:	430a      	orrs	r2, r1
 800a89a:	3306      	adds	r3, #6
 800a89c:	009b      	lsls	r3, r3, #2
 800a89e:	18c3      	adds	r3, r0, r3
 800a8a0:	3304      	adds	r3, #4
 800a8a2:	601a      	str	r2, [r3, #0]
}
 800a8a4:	46c0      	nop			; (mov r8, r8)
 800a8a6:	46bd      	mov	sp, r7
 800a8a8:	b003      	add	sp, #12
 800a8aa:	bd90      	pop	{r4, r7, pc}
 800a8ac:	e000e100 	.word	0xe000e100
 800a8b0:	e000ed00 	.word	0xe000ed00

0800a8b4 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b086      	sub	sp, #24
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	60f8      	str	r0, [r7, #12]
 800a8bc:	60b9      	str	r1, [r7, #8]
 800a8be:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 800a8c4:	4a0c      	ldr	r2, [pc, #48]	; (800a8f8 <LL_DMA_SetDataTransferDirection+0x44>)
 800a8c6:	68bb      	ldr	r3, [r7, #8]
 800a8c8:	18d3      	adds	r3, r2, r3
 800a8ca:	781b      	ldrb	r3, [r3, #0]
 800a8cc:	001a      	movs	r2, r3
 800a8ce:	697b      	ldr	r3, [r7, #20]
 800a8d0:	18d3      	adds	r3, r2, r3
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	4a09      	ldr	r2, [pc, #36]	; (800a8fc <LL_DMA_SetDataTransferDirection+0x48>)
 800a8d6:	4013      	ands	r3, r2
 800a8d8:	0019      	movs	r1, r3
 800a8da:	4a07      	ldr	r2, [pc, #28]	; (800a8f8 <LL_DMA_SetDataTransferDirection+0x44>)
 800a8dc:	68bb      	ldr	r3, [r7, #8]
 800a8de:	18d3      	adds	r3, r2, r3
 800a8e0:	781b      	ldrb	r3, [r3, #0]
 800a8e2:	001a      	movs	r2, r3
 800a8e4:	697b      	ldr	r3, [r7, #20]
 800a8e6:	18d3      	adds	r3, r2, r3
 800a8e8:	687a      	ldr	r2, [r7, #4]
 800a8ea:	430a      	orrs	r2, r1
 800a8ec:	601a      	str	r2, [r3, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 800a8ee:	46c0      	nop			; (mov r8, r8)
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	b006      	add	sp, #24
 800a8f4:	bd80      	pop	{r7, pc}
 800a8f6:	46c0      	nop			; (mov r8, r8)
 800a8f8:	0802ac34 	.word	0x0802ac34
 800a8fc:	ffffbfef 	.word	0xffffbfef

0800a900 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 800a900:	b580      	push	{r7, lr}
 800a902:	b086      	sub	sp, #24
 800a904:	af00      	add	r7, sp, #0
 800a906:	60f8      	str	r0, [r7, #12]
 800a908:	60b9      	str	r1, [r7, #8]
 800a90a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 800a910:	4a0c      	ldr	r2, [pc, #48]	; (800a944 <LL_DMA_SetMode+0x44>)
 800a912:	68bb      	ldr	r3, [r7, #8]
 800a914:	18d3      	adds	r3, r2, r3
 800a916:	781b      	ldrb	r3, [r3, #0]
 800a918:	001a      	movs	r2, r3
 800a91a:	697b      	ldr	r3, [r7, #20]
 800a91c:	18d3      	adds	r3, r2, r3
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	2220      	movs	r2, #32
 800a922:	4393      	bics	r3, r2
 800a924:	0019      	movs	r1, r3
 800a926:	4a07      	ldr	r2, [pc, #28]	; (800a944 <LL_DMA_SetMode+0x44>)
 800a928:	68bb      	ldr	r3, [r7, #8]
 800a92a:	18d3      	adds	r3, r2, r3
 800a92c:	781b      	ldrb	r3, [r3, #0]
 800a92e:	001a      	movs	r2, r3
 800a930:	697b      	ldr	r3, [r7, #20]
 800a932:	18d3      	adds	r3, r2, r3
 800a934:	687a      	ldr	r2, [r7, #4]
 800a936:	430a      	orrs	r2, r1
 800a938:	601a      	str	r2, [r3, #0]
             Mode);
}
 800a93a:	46c0      	nop			; (mov r8, r8)
 800a93c:	46bd      	mov	sp, r7
 800a93e:	b006      	add	sp, #24
 800a940:	bd80      	pop	{r7, pc}
 800a942:	46c0      	nop			; (mov r8, r8)
 800a944:	0802ac34 	.word	0x0802ac34

0800a948 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 800a948:	b580      	push	{r7, lr}
 800a94a:	b086      	sub	sp, #24
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	60f8      	str	r0, [r7, #12]
 800a950:	60b9      	str	r1, [r7, #8]
 800a952:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 800a958:	4a0c      	ldr	r2, [pc, #48]	; (800a98c <LL_DMA_SetPeriphIncMode+0x44>)
 800a95a:	68bb      	ldr	r3, [r7, #8]
 800a95c:	18d3      	adds	r3, r2, r3
 800a95e:	781b      	ldrb	r3, [r3, #0]
 800a960:	001a      	movs	r2, r3
 800a962:	697b      	ldr	r3, [r7, #20]
 800a964:	18d3      	adds	r3, r2, r3
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	2240      	movs	r2, #64	; 0x40
 800a96a:	4393      	bics	r3, r2
 800a96c:	0019      	movs	r1, r3
 800a96e:	4a07      	ldr	r2, [pc, #28]	; (800a98c <LL_DMA_SetPeriphIncMode+0x44>)
 800a970:	68bb      	ldr	r3, [r7, #8]
 800a972:	18d3      	adds	r3, r2, r3
 800a974:	781b      	ldrb	r3, [r3, #0]
 800a976:	001a      	movs	r2, r3
 800a978:	697b      	ldr	r3, [r7, #20]
 800a97a:	18d3      	adds	r3, r2, r3
 800a97c:	687a      	ldr	r2, [r7, #4]
 800a97e:	430a      	orrs	r2, r1
 800a980:	601a      	str	r2, [r3, #0]
             PeriphOrM2MSrcIncMode);
}
 800a982:	46c0      	nop			; (mov r8, r8)
 800a984:	46bd      	mov	sp, r7
 800a986:	b006      	add	sp, #24
 800a988:	bd80      	pop	{r7, pc}
 800a98a:	46c0      	nop			; (mov r8, r8)
 800a98c:	0802ac34 	.word	0x0802ac34

0800a990 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b086      	sub	sp, #24
 800a994:	af00      	add	r7, sp, #0
 800a996:	60f8      	str	r0, [r7, #12]
 800a998:	60b9      	str	r1, [r7, #8]
 800a99a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 800a9a0:	4a0c      	ldr	r2, [pc, #48]	; (800a9d4 <LL_DMA_SetMemoryIncMode+0x44>)
 800a9a2:	68bb      	ldr	r3, [r7, #8]
 800a9a4:	18d3      	adds	r3, r2, r3
 800a9a6:	781b      	ldrb	r3, [r3, #0]
 800a9a8:	001a      	movs	r2, r3
 800a9aa:	697b      	ldr	r3, [r7, #20]
 800a9ac:	18d3      	adds	r3, r2, r3
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	2280      	movs	r2, #128	; 0x80
 800a9b2:	4393      	bics	r3, r2
 800a9b4:	0019      	movs	r1, r3
 800a9b6:	4a07      	ldr	r2, [pc, #28]	; (800a9d4 <LL_DMA_SetMemoryIncMode+0x44>)
 800a9b8:	68bb      	ldr	r3, [r7, #8]
 800a9ba:	18d3      	adds	r3, r2, r3
 800a9bc:	781b      	ldrb	r3, [r3, #0]
 800a9be:	001a      	movs	r2, r3
 800a9c0:	697b      	ldr	r3, [r7, #20]
 800a9c2:	18d3      	adds	r3, r2, r3
 800a9c4:	687a      	ldr	r2, [r7, #4]
 800a9c6:	430a      	orrs	r2, r1
 800a9c8:	601a      	str	r2, [r3, #0]
             MemoryOrM2MDstIncMode);
}
 800a9ca:	46c0      	nop			; (mov r8, r8)
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	b006      	add	sp, #24
 800a9d0:	bd80      	pop	{r7, pc}
 800a9d2:	46c0      	nop			; (mov r8, r8)
 800a9d4:	0802ac34 	.word	0x0802ac34

0800a9d8 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b086      	sub	sp, #24
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	60f8      	str	r0, [r7, #12]
 800a9e0:	60b9      	str	r1, [r7, #8]
 800a9e2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 800a9e8:	4a0c      	ldr	r2, [pc, #48]	; (800aa1c <LL_DMA_SetPeriphSize+0x44>)
 800a9ea:	68bb      	ldr	r3, [r7, #8]
 800a9ec:	18d3      	adds	r3, r2, r3
 800a9ee:	781b      	ldrb	r3, [r3, #0]
 800a9f0:	001a      	movs	r2, r3
 800a9f2:	697b      	ldr	r3, [r7, #20]
 800a9f4:	18d3      	adds	r3, r2, r3
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	4a09      	ldr	r2, [pc, #36]	; (800aa20 <LL_DMA_SetPeriphSize+0x48>)
 800a9fa:	4013      	ands	r3, r2
 800a9fc:	0019      	movs	r1, r3
 800a9fe:	4a07      	ldr	r2, [pc, #28]	; (800aa1c <LL_DMA_SetPeriphSize+0x44>)
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	18d3      	adds	r3, r2, r3
 800aa04:	781b      	ldrb	r3, [r3, #0]
 800aa06:	001a      	movs	r2, r3
 800aa08:	697b      	ldr	r3, [r7, #20]
 800aa0a:	18d3      	adds	r3, r2, r3
 800aa0c:	687a      	ldr	r2, [r7, #4]
 800aa0e:	430a      	orrs	r2, r1
 800aa10:	601a      	str	r2, [r3, #0]
             PeriphOrM2MSrcDataSize);
}
 800aa12:	46c0      	nop			; (mov r8, r8)
 800aa14:	46bd      	mov	sp, r7
 800aa16:	b006      	add	sp, #24
 800aa18:	bd80      	pop	{r7, pc}
 800aa1a:	46c0      	nop			; (mov r8, r8)
 800aa1c:	0802ac34 	.word	0x0802ac34
 800aa20:	fffffcff 	.word	0xfffffcff

0800aa24 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b086      	sub	sp, #24
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	60f8      	str	r0, [r7, #12]
 800aa2c:	60b9      	str	r1, [r7, #8]
 800aa2e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 800aa34:	4a0c      	ldr	r2, [pc, #48]	; (800aa68 <LL_DMA_SetMemorySize+0x44>)
 800aa36:	68bb      	ldr	r3, [r7, #8]
 800aa38:	18d3      	adds	r3, r2, r3
 800aa3a:	781b      	ldrb	r3, [r3, #0]
 800aa3c:	001a      	movs	r2, r3
 800aa3e:	697b      	ldr	r3, [r7, #20]
 800aa40:	18d3      	adds	r3, r2, r3
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	4a09      	ldr	r2, [pc, #36]	; (800aa6c <LL_DMA_SetMemorySize+0x48>)
 800aa46:	4013      	ands	r3, r2
 800aa48:	0019      	movs	r1, r3
 800aa4a:	4a07      	ldr	r2, [pc, #28]	; (800aa68 <LL_DMA_SetMemorySize+0x44>)
 800aa4c:	68bb      	ldr	r3, [r7, #8]
 800aa4e:	18d3      	adds	r3, r2, r3
 800aa50:	781b      	ldrb	r3, [r3, #0]
 800aa52:	001a      	movs	r2, r3
 800aa54:	697b      	ldr	r3, [r7, #20]
 800aa56:	18d3      	adds	r3, r2, r3
 800aa58:	687a      	ldr	r2, [r7, #4]
 800aa5a:	430a      	orrs	r2, r1
 800aa5c:	601a      	str	r2, [r3, #0]
             MemoryOrM2MDstDataSize);
}
 800aa5e:	46c0      	nop			; (mov r8, r8)
 800aa60:	46bd      	mov	sp, r7
 800aa62:	b006      	add	sp, #24
 800aa64:	bd80      	pop	{r7, pc}
 800aa66:	46c0      	nop			; (mov r8, r8)
 800aa68:	0802ac34 	.word	0x0802ac34
 800aa6c:	fffff3ff 	.word	0xfffff3ff

0800aa70 <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 800aa70:	b580      	push	{r7, lr}
 800aa72:	b086      	sub	sp, #24
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	60f8      	str	r0, [r7, #12]
 800aa78:	60b9      	str	r1, [r7, #8]
 800aa7a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 800aa80:	4a0c      	ldr	r2, [pc, #48]	; (800aab4 <LL_DMA_SetChannelPriorityLevel+0x44>)
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	18d3      	adds	r3, r2, r3
 800aa86:	781b      	ldrb	r3, [r3, #0]
 800aa88:	001a      	movs	r2, r3
 800aa8a:	697b      	ldr	r3, [r7, #20]
 800aa8c:	18d3      	adds	r3, r2, r3
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	4a09      	ldr	r2, [pc, #36]	; (800aab8 <LL_DMA_SetChannelPriorityLevel+0x48>)
 800aa92:	4013      	ands	r3, r2
 800aa94:	0019      	movs	r1, r3
 800aa96:	4a07      	ldr	r2, [pc, #28]	; (800aab4 <LL_DMA_SetChannelPriorityLevel+0x44>)
 800aa98:	68bb      	ldr	r3, [r7, #8]
 800aa9a:	18d3      	adds	r3, r2, r3
 800aa9c:	781b      	ldrb	r3, [r3, #0]
 800aa9e:	001a      	movs	r2, r3
 800aaa0:	697b      	ldr	r3, [r7, #20]
 800aaa2:	18d3      	adds	r3, r2, r3
 800aaa4:	687a      	ldr	r2, [r7, #4]
 800aaa6:	430a      	orrs	r2, r1
 800aaa8:	601a      	str	r2, [r3, #0]
             Priority);
}
 800aaaa:	46c0      	nop			; (mov r8, r8)
 800aaac:	46bd      	mov	sp, r7
 800aaae:	b006      	add	sp, #24
 800aab0:	bd80      	pop	{r7, pc}
 800aab2:	46c0      	nop			; (mov r8, r8)
 800aab4:	0802ac34 	.word	0x0802ac34
 800aab8:	ffffcfff 	.word	0xffffcfff

0800aabc <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD2_RX
  *         @arg @ref LL_DMAMUX_REQ_UCPD2_TX
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Request)
{
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b086      	sub	sp, #24
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	60f8      	str	r0, [r7, #12]
 800aac4:	60b9      	str	r1, [r7, #8]
 800aac6:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	0a9b      	lsrs	r3, r3, #10
 800aacc:	4a0f      	ldr	r2, [pc, #60]	; (800ab0c <LL_DMA_SetPeriphRequest+0x50>)
 800aace:	405a      	eors	r2, r3
 800aad0:	0013      	movs	r3, r2
 800aad2:	00db      	lsls	r3, r3, #3
 800aad4:	1a9b      	subs	r3, r3, r2
 800aad6:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 800aad8:	68ba      	ldr	r2, [r7, #8]
 800aada:	697b      	ldr	r3, [r7, #20]
 800aadc:	18d3      	adds	r3, r2, r3
 800aade:	009b      	lsls	r3, r3, #2
 800aae0:	4a0b      	ldr	r2, [pc, #44]	; (800ab10 <LL_DMA_SetPeriphRequest+0x54>)
 800aae2:	4694      	mov	ip, r2
 800aae4:	4463      	add	r3, ip
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	227f      	movs	r2, #127	; 0x7f
 800aaea:	4393      	bics	r3, r2
 800aaec:	0019      	movs	r1, r3
 800aaee:	68ba      	ldr	r2, [r7, #8]
 800aaf0:	697b      	ldr	r3, [r7, #20]
 800aaf2:	18d3      	adds	r3, r2, r3
 800aaf4:	009b      	lsls	r3, r3, #2
 800aaf6:	4a06      	ldr	r2, [pc, #24]	; (800ab10 <LL_DMA_SetPeriphRequest+0x54>)
 800aaf8:	4694      	mov	ip, r2
 800aafa:	4463      	add	r3, ip
 800aafc:	687a      	ldr	r2, [r7, #4]
 800aafe:	430a      	orrs	r2, r1
 800ab00:	601a      	str	r2, [r3, #0]
}
 800ab02:	46c0      	nop			; (mov r8, r8)
 800ab04:	46bd      	mov	sp, r7
 800ab06:	b006      	add	sp, #24
 800ab08:	bd80      	pop	{r7, pc}
 800ab0a:	46c0      	nop			; (mov r8, r8)
 800ab0c:	00100080 	.word	0x00100080
 800ab10:	40020800 	.word	0x40020800

0800ab14 <LL_LPUART_Enable>:
  * @rmtoll CR1          UE            LL_LPUART_Enable
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_Enable(USART_TypeDef *LPUARTx)
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b082      	sub	sp, #8
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
  SET_BIT(LPUARTx->CR1, USART_CR1_UE);
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	2201      	movs	r2, #1
 800ab22:	431a      	orrs	r2, r3
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	601a      	str	r2, [r3, #0]
}
 800ab28:	46c0      	nop			; (mov r8, r8)
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	b002      	add	sp, #8
 800ab2e:	bd80      	pop	{r7, pc}

0800ab30 <LL_LPUART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_LPUART_DisableFIFO
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_DisableFIFO(USART_TypeDef *LPUARTx)
{
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b082      	sub	sp, #8
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(LPUARTx->CR1, USART_CR1_FIFOEN);
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	4a03      	ldr	r2, [pc, #12]	; (800ab4c <LL_LPUART_DisableFIFO+0x1c>)
 800ab3e:	401a      	ands	r2, r3
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	601a      	str	r2, [r3, #0]
}
 800ab44:	46c0      	nop			; (mov r8, r8)
 800ab46:	46bd      	mov	sp, r7
 800ab48:	b002      	add	sp, #8
 800ab4a:	bd80      	pop	{r7, pc}
 800ab4c:	dfffffff 	.word	0xdfffffff

0800ab50 <LL_LPUART_SetTXFIFOThreshold>:
  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_SetTXFIFOThreshold(USART_TypeDef *LPUARTx, uint32_t Threshold)
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b086      	sub	sp, #24
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
 800ab58:	6039      	str	r1, [r7, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ab5a:	f3ef 8310 	mrs	r3, PRIMASK
 800ab5e:	60bb      	str	r3, [r7, #8]
  return(result);
 800ab60:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_MODIFY_REG(LPUARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 800ab62:	617b      	str	r3, [r7, #20]
 800ab64:	2301      	movs	r3, #1
 800ab66:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	f383 8810 	msr	PRIMASK, r3
}
 800ab6e:	46c0      	nop			; (mov r8, r8)
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	689b      	ldr	r3, [r3, #8]
 800ab74:	00db      	lsls	r3, r3, #3
 800ab76:	08da      	lsrs	r2, r3, #3
 800ab78:	683b      	ldr	r3, [r7, #0]
 800ab7a:	075b      	lsls	r3, r3, #29
 800ab7c:	431a      	orrs	r2, r3
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	609a      	str	r2, [r3, #8]
 800ab82:	697b      	ldr	r3, [r7, #20]
 800ab84:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab86:	693b      	ldr	r3, [r7, #16]
 800ab88:	f383 8810 	msr	PRIMASK, r3
}
 800ab8c:	46c0      	nop			; (mov r8, r8)
}
 800ab8e:	46c0      	nop			; (mov r8, r8)
 800ab90:	46bd      	mov	sp, r7
 800ab92:	b006      	add	sp, #24
 800ab94:	bd80      	pop	{r7, pc}
	...

0800ab98 <LL_LPUART_SetRXFIFOThreshold>:
  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_SetRXFIFOThreshold(USART_TypeDef *LPUARTx, uint32_t Threshold)
{
 800ab98:	b580      	push	{r7, lr}
 800ab9a:	b086      	sub	sp, #24
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	6078      	str	r0, [r7, #4]
 800aba0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aba2:	f3ef 8310 	mrs	r3, PRIMASK
 800aba6:	60bb      	str	r3, [r7, #8]
  return(result);
 800aba8:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_MODIFY_REG(LPUARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 800abaa:	617b      	str	r3, [r7, #20]
 800abac:	2301      	movs	r3, #1
 800abae:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	f383 8810 	msr	PRIMASK, r3
}
 800abb6:	46c0      	nop			; (mov r8, r8)
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	689b      	ldr	r3, [r3, #8]
 800abbc:	4a08      	ldr	r2, [pc, #32]	; (800abe0 <LL_LPUART_SetRXFIFOThreshold+0x48>)
 800abbe:	401a      	ands	r2, r3
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	065b      	lsls	r3, r3, #25
 800abc4:	431a      	orrs	r2, r3
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	609a      	str	r2, [r3, #8]
 800abca:	697b      	ldr	r3, [r7, #20]
 800abcc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800abce:	693b      	ldr	r3, [r7, #16]
 800abd0:	f383 8810 	msr	PRIMASK, r3
}
 800abd4:	46c0      	nop			; (mov r8, r8)
}
 800abd6:	46c0      	nop			; (mov r8, r8)
 800abd8:	46bd      	mov	sp, r7
 800abda:	b006      	add	sp, #24
 800abdc:	bd80      	pop	{r7, pc}
 800abde:	46c0      	nop			; (mov r8, r8)
 800abe0:	f1ffffff 	.word	0xf1ffffff

0800abe4 <LL_LPUART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_LPUART_IsActiveFlag_TEACK
  * @param  LPUARTx LPUART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_TEACK(const USART_TypeDef *LPUARTx)
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b082      	sub	sp, #8
 800abe8:	af00      	add	r7, sp, #0
 800abea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	69da      	ldr	r2, [r3, #28]
 800abf0:	2380      	movs	r3, #128	; 0x80
 800abf2:	039b      	lsls	r3, r3, #14
 800abf4:	401a      	ands	r2, r3
 800abf6:	2380      	movs	r3, #128	; 0x80
 800abf8:	039b      	lsls	r3, r3, #14
 800abfa:	429a      	cmp	r2, r3
 800abfc:	d101      	bne.n	800ac02 <LL_LPUART_IsActiveFlag_TEACK+0x1e>
 800abfe:	2301      	movs	r3, #1
 800ac00:	e000      	b.n	800ac04 <LL_LPUART_IsActiveFlag_TEACK+0x20>
 800ac02:	2300      	movs	r3, #0
}
 800ac04:	0018      	movs	r0, r3
 800ac06:	46bd      	mov	sp, r7
 800ac08:	b002      	add	sp, #8
 800ac0a:	bd80      	pop	{r7, pc}

0800ac0c <LL_LPUART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_LPUART_IsActiveFlag_REACK
  * @param  LPUARTx LPUART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_REACK(const USART_TypeDef *LPUARTx)
{
 800ac0c:	b580      	push	{r7, lr}
 800ac0e:	b082      	sub	sp, #8
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	69da      	ldr	r2, [r3, #28]
 800ac18:	2380      	movs	r3, #128	; 0x80
 800ac1a:	03db      	lsls	r3, r3, #15
 800ac1c:	401a      	ands	r2, r3
 800ac1e:	2380      	movs	r3, #128	; 0x80
 800ac20:	03db      	lsls	r3, r3, #15
 800ac22:	429a      	cmp	r2, r3
 800ac24:	d101      	bne.n	800ac2a <LL_LPUART_IsActiveFlag_REACK+0x1e>
 800ac26:	2301      	movs	r3, #1
 800ac28:	e000      	b.n	800ac2c <LL_LPUART_IsActiveFlag_REACK+0x20>
 800ac2a:	2300      	movs	r3, #0
}
 800ac2c:	0018      	movs	r0, r3
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	b002      	add	sp, #8
 800ac32:	bd80      	pop	{r7, pc}

0800ac34 <LL_LPUART_EnableIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_LPUART_EnableIT_RXNE_RXFNE
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_EnableIT_RXNE_RXFNE(USART_TypeDef *LPUARTx)
{
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b086      	sub	sp, #24
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ac3c:	f3ef 8310 	mrs	r3, PRIMASK
 800ac40:	60bb      	str	r3, [r7, #8]
  return(result);
 800ac42:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ac44:	617b      	str	r3, [r7, #20]
 800ac46:	2301      	movs	r3, #1
 800ac48:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	f383 8810 	msr	PRIMASK, r3
}
 800ac50:	46c0      	nop			; (mov r8, r8)
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	2220      	movs	r2, #32
 800ac58:	431a      	orrs	r2, r3
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	601a      	str	r2, [r3, #0]
 800ac5e:	697b      	ldr	r3, [r7, #20]
 800ac60:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ac62:	693b      	ldr	r3, [r7, #16]
 800ac64:	f383 8810 	msr	PRIMASK, r3
}
 800ac68:	46c0      	nop			; (mov r8, r8)
}
 800ac6a:	46c0      	nop			; (mov r8, r8)
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	b006      	add	sp, #24
 800ac70:	bd80      	pop	{r7, pc}

0800ac72 <LL_TIM_SetOnePulseMode>:
{
 800ac72:	b580      	push	{r7, lr}
 800ac74:	b082      	sub	sp, #8
 800ac76:	af00      	add	r7, sp, #0
 800ac78:	6078      	str	r0, [r7, #4]
 800ac7a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	2208      	movs	r2, #8
 800ac82:	4393      	bics	r3, r2
 800ac84:	001a      	movs	r2, r3
 800ac86:	683b      	ldr	r3, [r7, #0]
 800ac88:	431a      	orrs	r2, r3
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	601a      	str	r2, [r3, #0]
}
 800ac8e:	46c0      	nop			; (mov r8, r8)
 800ac90:	46bd      	mov	sp, r7
 800ac92:	b002      	add	sp, #8
 800ac94:	bd80      	pop	{r7, pc}

0800ac96 <LL_TIM_DisableARRPreload>:
{
 800ac96:	b580      	push	{r7, lr}
 800ac98:	b082      	sub	sp, #8
 800ac9a:	af00      	add	r7, sp, #0
 800ac9c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	2280      	movs	r2, #128	; 0x80
 800aca4:	4393      	bics	r3, r2
 800aca6:	001a      	movs	r2, r3
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	601a      	str	r2, [r3, #0]
}
 800acac:	46c0      	nop			; (mov r8, r8)
 800acae:	46bd      	mov	sp, r7
 800acb0:	b002      	add	sp, #8
 800acb2:	bd80      	pop	{r7, pc}

0800acb4 <LL_TIM_SetTriggerOutput>:
{
 800acb4:	b580      	push	{r7, lr}
 800acb6:	b082      	sub	sp, #8
 800acb8:	af00      	add	r7, sp, #0
 800acba:	6078      	str	r0, [r7, #4]
 800acbc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	685b      	ldr	r3, [r3, #4]
 800acc2:	2270      	movs	r2, #112	; 0x70
 800acc4:	4393      	bics	r3, r2
 800acc6:	001a      	movs	r2, r3
 800acc8:	683b      	ldr	r3, [r7, #0]
 800acca:	431a      	orrs	r2, r3
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	605a      	str	r2, [r3, #4]
}
 800acd0:	46c0      	nop			; (mov r8, r8)
 800acd2:	46bd      	mov	sp, r7
 800acd4:	b002      	add	sp, #8
 800acd6:	bd80      	pop	{r7, pc}

0800acd8 <LL_TIM_DisableMasterSlaveMode>:
{
 800acd8:	b580      	push	{r7, lr}
 800acda:	b082      	sub	sp, #8
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	689b      	ldr	r3, [r3, #8]
 800ace4:	2280      	movs	r2, #128	; 0x80
 800ace6:	4393      	bics	r3, r2
 800ace8:	001a      	movs	r2, r3
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	609a      	str	r2, [r3, #8]
}
 800acee:	46c0      	nop			; (mov r8, r8)
 800acf0:	46bd      	mov	sp, r7
 800acf2:	b002      	add	sp, #8
 800acf4:	bd80      	pop	{r7, pc}
	...

0800acf8 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
  * @note Peripheral marked with (1) are not available all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800acf8:	b580      	push	{r7, lr}
 800acfa:	b084      	sub	sp, #16
 800acfc:	af00      	add	r7, sp, #0
 800acfe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 800ad00:	4b07      	ldr	r3, [pc, #28]	; (800ad20 <LL_APB1_GRP1_EnableClock+0x28>)
 800ad02:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800ad04:	4b06      	ldr	r3, [pc, #24]	; (800ad20 <LL_APB1_GRP1_EnableClock+0x28>)
 800ad06:	687a      	ldr	r2, [r7, #4]
 800ad08:	430a      	orrs	r2, r1
 800ad0a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 800ad0c:	4b04      	ldr	r3, [pc, #16]	; (800ad20 <LL_APB1_GRP1_EnableClock+0x28>)
 800ad0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad10:	687a      	ldr	r2, [r7, #4]
 800ad12:	4013      	ands	r3, r2
 800ad14:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800ad16:	68fb      	ldr	r3, [r7, #12]
}
 800ad18:	46c0      	nop			; (mov r8, r8)
 800ad1a:	46bd      	mov	sp, r7
 800ad1c:	b004      	add	sp, #16
 800ad1e:	bd80      	pop	{r7, pc}
 800ad20:	40021000 	.word	0x40021000

0800ad24 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
  * @note (*) peripheral not available on all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800ad24:	b580      	push	{r7, lr}
 800ad26:	b084      	sub	sp, #16
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR2, Periphs);
 800ad2c:	4b07      	ldr	r3, [pc, #28]	; (800ad4c <LL_APB2_GRP1_EnableClock+0x28>)
 800ad2e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800ad30:	4b06      	ldr	r3, [pc, #24]	; (800ad4c <LL_APB2_GRP1_EnableClock+0x28>)
 800ad32:	687a      	ldr	r2, [r7, #4]
 800ad34:	430a      	orrs	r2, r1
 800ad36:	641a      	str	r2, [r3, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 800ad38:	4b04      	ldr	r3, [pc, #16]	; (800ad4c <LL_APB2_GRP1_EnableClock+0x28>)
 800ad3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad3c:	687a      	ldr	r2, [r7, #4]
 800ad3e:	4013      	ands	r3, r2
 800ad40:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800ad42:	68fb      	ldr	r3, [r7, #12]
}
 800ad44:	46c0      	nop			; (mov r8, r8)
 800ad46:	46bd      	mov	sp, r7
 800ad48:	b004      	add	sp, #16
 800ad4a:	bd80      	pop	{r7, pc}
 800ad4c:	40021000 	.word	0x40021000

0800ad50 <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 800ad50:	b580      	push	{r7, lr}
 800ad52:	b084      	sub	sp, #16
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 800ad58:	4b07      	ldr	r3, [pc, #28]	; (800ad78 <LL_IOP_GRP1_EnableClock+0x28>)
 800ad5a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800ad5c:	4b06      	ldr	r3, [pc, #24]	; (800ad78 <LL_IOP_GRP1_EnableClock+0x28>)
 800ad5e:	687a      	ldr	r2, [r7, #4]
 800ad60:	430a      	orrs	r2, r1
 800ad62:	635a      	str	r2, [r3, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 800ad64:	4b04      	ldr	r3, [pc, #16]	; (800ad78 <LL_IOP_GRP1_EnableClock+0x28>)
 800ad66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad68:	687a      	ldr	r2, [r7, #4]
 800ad6a:	4013      	ands	r3, r2
 800ad6c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800ad6e:	68fb      	ldr	r3, [r7, #12]
}
 800ad70:	46c0      	nop			; (mov r8, r8)
 800ad72:	46bd      	mov	sp, r7
 800ad74:	b004      	add	sp, #16
 800ad76:	bd80      	pop	{r7, pc}
 800ad78:	40021000 	.word	0x40021000

0800ad7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800ad80:	f001 faac 	bl	800c2dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800ad84:	f000 f832 	bl	800adec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800ad88:	f000 fcf0 	bl	800b76c <MX_GPIO_Init>
  MX_DMA_Init();
 800ad8c:	f000 fcc2 	bl	800b714 <MX_DMA_Init>
  MX_UCPD1_Init();
 800ad90:	f000 fc1a 	bl	800b5c8 <MX_UCPD1_Init>
  MX_ADC1_Init();
 800ad94:	f000 f88c 	bl	800aeb0 <MX_ADC1_Init>
  MX_LPUART1_UART_Init();
 800ad98:	f000 f980 	bl	800b09c <MX_LPUART1_UART_Init>
  MX_TIM7_Init();
 800ad9c:	f000 fb58 	bl	800b450 <MX_TIM7_Init>
  MX_SPI2_Init();
 800ada0:	f000 fa60 	bl	800b264 <MX_SPI2_Init>
  MX_TIM3_Init();
 800ada4:	f000 fa9c 	bl	800b2e0 <MX_TIM3_Init>
  MX_USB_Device_Init();
 800ada8:	f015 fd86 	bl	80208b8 <MX_USB_Device_Init>
  MX_DAC1_Init();
 800adac:	f000 f940 	bl	800b030 <MX_DAC1_Init>
  MX_TIM4_Init();
 800adb0:	f000 fafa 	bl	800b3a8 <MX_TIM4_Init>
  MX_TIM14_Init();
 800adb4:	f000 fb8a 	bl	800b4cc <MX_TIM14_Init>
  MX_TIM15_Init();
 800adb8:	f000 fbc2 	bl	800b540 <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */
  app_init();
 800adbc:	f7fd fc70 	bl	80086a0 <app_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800adc0:	f010 f872 	bl	801aea8 <osKernelInitialize>
  /* USBPD initialisation ---------------------------------*/
  MX_USBPD_Init();
 800adc4:	f012 fe46 	bl	801da54 <MX_USBPD_Init>
  //app_freertos_create();
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800adc8:	4a05      	ldr	r2, [pc, #20]	; (800ade0 <main+0x64>)
 800adca:	4b06      	ldr	r3, [pc, #24]	; (800ade4 <main+0x68>)
 800adcc:	2100      	movs	r1, #0
 800adce:	0018      	movs	r0, r3
 800add0:	f010 f8b2 	bl	801af38 <osThreadNew>
 800add4:	0002      	movs	r2, r0
 800add6:	4b04      	ldr	r3, [pc, #16]	; (800ade8 <main+0x6c>)
 800add8:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800adda:	f010 f887 	bl	801aeec <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800adde:	e7fe      	b.n	800adde <main+0x62>
 800ade0:	0802ac3c 	.word	0x0802ac3c
 800ade4:	0800b9c1 	.word	0x0800b9c1
 800ade8:	200009d8 	.word	0x200009d8

0800adec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800adec:	b590      	push	{r4, r7, lr}
 800adee:	b095      	sub	sp, #84	; 0x54
 800adf0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800adf2:	2414      	movs	r4, #20
 800adf4:	193b      	adds	r3, r7, r4
 800adf6:	0018      	movs	r0, r3
 800adf8:	233c      	movs	r3, #60	; 0x3c
 800adfa:	001a      	movs	r2, r3
 800adfc:	2100      	movs	r1, #0
 800adfe:	f01c fc7f 	bl	8027700 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800ae02:	1d3b      	adds	r3, r7, #4
 800ae04:	0018      	movs	r0, r3
 800ae06:	2310      	movs	r3, #16
 800ae08:	001a      	movs	r2, r3
 800ae0a:	2100      	movs	r1, #0
 800ae0c:	f01c fc78 	bl	8027700 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800ae10:	2380      	movs	r3, #128	; 0x80
 800ae12:	009b      	lsls	r3, r3, #2
 800ae14:	0018      	movs	r0, r3
 800ae16:	f005 feb9 	bl	8010b8c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 800ae1a:	193b      	adds	r3, r7, r4
 800ae1c:	2222      	movs	r2, #34	; 0x22
 800ae1e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800ae20:	193b      	adds	r3, r7, r4
 800ae22:	2280      	movs	r2, #128	; 0x80
 800ae24:	0052      	lsls	r2, r2, #1
 800ae26:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800ae28:	193b      	adds	r3, r7, r4
 800ae2a:	2280      	movs	r2, #128	; 0x80
 800ae2c:	03d2      	lsls	r2, r2, #15
 800ae2e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800ae30:	0021      	movs	r1, r4
 800ae32:	187b      	adds	r3, r7, r1
 800ae34:	2200      	movs	r2, #0
 800ae36:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800ae38:	187b      	adds	r3, r7, r1
 800ae3a:	2240      	movs	r2, #64	; 0x40
 800ae3c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800ae3e:	187b      	adds	r3, r7, r1
 800ae40:	2202      	movs	r2, #2
 800ae42:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800ae44:	187b      	adds	r3, r7, r1
 800ae46:	2202      	movs	r2, #2
 800ae48:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800ae4a:	187b      	adds	r3, r7, r1
 800ae4c:	2200      	movs	r2, #0
 800ae4e:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 800ae50:	187b      	adds	r3, r7, r1
 800ae52:	2208      	movs	r2, #8
 800ae54:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800ae56:	187b      	adds	r3, r7, r1
 800ae58:	2280      	movs	r2, #128	; 0x80
 800ae5a:	0292      	lsls	r2, r2, #10
 800ae5c:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800ae5e:	187b      	adds	r3, r7, r1
 800ae60:	2280      	movs	r2, #128	; 0x80
 800ae62:	0492      	lsls	r2, r2, #18
 800ae64:	635a      	str	r2, [r3, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800ae66:	187b      	adds	r3, r7, r1
 800ae68:	2280      	movs	r2, #128	; 0x80
 800ae6a:	0592      	lsls	r2, r2, #22
 800ae6c:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800ae6e:	187b      	adds	r3, r7, r1
 800ae70:	0018      	movs	r0, r3
 800ae72:	f005 fed7 	bl	8010c24 <HAL_RCC_OscConfig>
 800ae76:	1e03      	subs	r3, r0, #0
 800ae78:	d001      	beq.n	800ae7e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800ae7a:	f000 fdc1 	bl	800ba00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800ae7e:	1d3b      	adds	r3, r7, #4
 800ae80:	2207      	movs	r2, #7
 800ae82:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800ae84:	1d3b      	adds	r3, r7, #4
 800ae86:	2202      	movs	r2, #2
 800ae88:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800ae8a:	1d3b      	adds	r3, r7, #4
 800ae8c:	2200      	movs	r2, #0
 800ae8e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800ae90:	1d3b      	adds	r3, r7, #4
 800ae92:	2200      	movs	r2, #0
 800ae94:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800ae96:	1d3b      	adds	r3, r7, #4
 800ae98:	2102      	movs	r1, #2
 800ae9a:	0018      	movs	r0, r3
 800ae9c:	f006 fa22 	bl	80112e4 <HAL_RCC_ClockConfig>
 800aea0:	1e03      	subs	r3, r0, #0
 800aea2:	d001      	beq.n	800aea8 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 800aea4:	f000 fdac 	bl	800ba00 <Error_Handler>
  }
}
 800aea8:	46c0      	nop			; (mov r8, r8)
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	b015      	add	sp, #84	; 0x54
 800aeae:	bd90      	pop	{r4, r7, pc}

0800aeb0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b08a      	sub	sp, #40	; 0x28
 800aeb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800aeb6:	231c      	movs	r3, #28
 800aeb8:	18fb      	adds	r3, r7, r3
 800aeba:	0018      	movs	r0, r3
 800aebc:	230c      	movs	r3, #12
 800aebe:	001a      	movs	r2, r3
 800aec0:	2100      	movs	r1, #0
 800aec2:	f01c fc1d 	bl	8027700 <memset>
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 800aec6:	1d3b      	adds	r3, r7, #4
 800aec8:	0018      	movs	r0, r3
 800aeca:	2318      	movs	r3, #24
 800aecc:	001a      	movs	r2, r3
 800aece:	2100      	movs	r1, #0
 800aed0:	f01c fc16 	bl	8027700 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800aed4:	4b50      	ldr	r3, [pc, #320]	; (800b018 <MX_ADC1_Init+0x168>)
 800aed6:	4a51      	ldr	r2, [pc, #324]	; (800b01c <MX_ADC1_Init+0x16c>)
 800aed8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800aeda:	4b4f      	ldr	r3, [pc, #316]	; (800b018 <MX_ADC1_Init+0x168>)
 800aedc:	2280      	movs	r2, #128	; 0x80
 800aede:	05d2      	lsls	r2, r2, #23
 800aee0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800aee2:	4b4d      	ldr	r3, [pc, #308]	; (800b018 <MX_ADC1_Init+0x168>)
 800aee4:	2200      	movs	r2, #0
 800aee6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800aee8:	4b4b      	ldr	r3, [pc, #300]	; (800b018 <MX_ADC1_Init+0x168>)
 800aeea:	2200      	movs	r2, #0
 800aeec:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800aeee:	4b4a      	ldr	r3, [pc, #296]	; (800b018 <MX_ADC1_Init+0x168>)
 800aef0:	2280      	movs	r2, #128	; 0x80
 800aef2:	0392      	lsls	r2, r2, #14
 800aef4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800aef6:	4b48      	ldr	r3, [pc, #288]	; (800b018 <MX_ADC1_Init+0x168>)
 800aef8:	2208      	movs	r2, #8
 800aefa:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800aefc:	4b46      	ldr	r3, [pc, #280]	; (800b018 <MX_ADC1_Init+0x168>)
 800aefe:	2200      	movs	r2, #0
 800af00:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800af02:	4b45      	ldr	r3, [pc, #276]	; (800b018 <MX_ADC1_Init+0x168>)
 800af04:	2200      	movs	r2, #0
 800af06:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800af08:	4b43      	ldr	r3, [pc, #268]	; (800b018 <MX_ADC1_Init+0x168>)
 800af0a:	2200      	movs	r2, #0
 800af0c:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 3;
 800af0e:	4b42      	ldr	r3, [pc, #264]	; (800b018 <MX_ADC1_Init+0x168>)
 800af10:	2203      	movs	r2, #3
 800af12:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800af14:	4b40      	ldr	r3, [pc, #256]	; (800b018 <MX_ADC1_Init+0x168>)
 800af16:	2220      	movs	r2, #32
 800af18:	2100      	movs	r1, #0
 800af1a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T4_TRGO;
 800af1c:	4b3e      	ldr	r3, [pc, #248]	; (800b018 <MX_ADC1_Init+0x168>)
 800af1e:	22b0      	movs	r2, #176	; 0xb0
 800af20:	00d2      	lsls	r2, r2, #3
 800af22:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800af24:	4b3c      	ldr	r3, [pc, #240]	; (800b018 <MX_ADC1_Init+0x168>)
 800af26:	2280      	movs	r2, #128	; 0x80
 800af28:	00d2      	lsls	r2, r2, #3
 800af2a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800af2c:	4b3a      	ldr	r3, [pc, #232]	; (800b018 <MX_ADC1_Init+0x168>)
 800af2e:	222c      	movs	r2, #44	; 0x2c
 800af30:	2101      	movs	r1, #1
 800af32:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800af34:	4b38      	ldr	r3, [pc, #224]	; (800b018 <MX_ADC1_Init+0x168>)
 800af36:	2280      	movs	r2, #128	; 0x80
 800af38:	0152      	lsls	r2, r2, #5
 800af3a:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 800af3c:	4b36      	ldr	r3, [pc, #216]	; (800b018 <MX_ADC1_Init+0x168>)
 800af3e:	2207      	movs	r2, #7
 800af40:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 800af42:	4b35      	ldr	r3, [pc, #212]	; (800b018 <MX_ADC1_Init+0x168>)
 800af44:	2207      	movs	r2, #7
 800af46:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800af48:	4b33      	ldr	r3, [pc, #204]	; (800b018 <MX_ADC1_Init+0x168>)
 800af4a:	223c      	movs	r2, #60	; 0x3c
 800af4c:	2100      	movs	r1, #0
 800af4e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800af50:	4b31      	ldr	r3, [pc, #196]	; (800b018 <MX_ADC1_Init+0x168>)
 800af52:	2200      	movs	r2, #0
 800af54:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800af56:	4b30      	ldr	r3, [pc, #192]	; (800b018 <MX_ADC1_Init+0x168>)
 800af58:	0018      	movs	r0, r3
 800af5a:	f001 fc6d 	bl	800c838 <HAL_ADC_Init>
 800af5e:	1e03      	subs	r3, r0, #0
 800af60:	d001      	beq.n	800af66 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 800af62:	f000 fd4d 	bl	800ba00 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800af66:	211c      	movs	r1, #28
 800af68:	187b      	adds	r3, r7, r1
 800af6a:	4a2d      	ldr	r2, [pc, #180]	; (800b020 <MX_ADC1_Init+0x170>)
 800af6c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800af6e:	187b      	adds	r3, r7, r1
 800af70:	2200      	movs	r2, #0
 800af72:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800af74:	187b      	adds	r3, r7, r1
 800af76:	2200      	movs	r2, #0
 800af78:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800af7a:	187a      	adds	r2, r7, r1
 800af7c:	4b26      	ldr	r3, [pc, #152]	; (800b018 <MX_ADC1_Init+0x168>)
 800af7e:	0011      	movs	r1, r2
 800af80:	0018      	movs	r0, r3
 800af82:	f001 ffbf 	bl	800cf04 <HAL_ADC_ConfigChannel>
 800af86:	1e03      	subs	r3, r0, #0
 800af88:	d001      	beq.n	800af8e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800af8a:	f000 fd39 	bl	800ba00 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800af8e:	211c      	movs	r1, #28
 800af90:	187b      	adds	r3, r7, r1
 800af92:	4a24      	ldr	r2, [pc, #144]	; (800b024 <MX_ADC1_Init+0x174>)
 800af94:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800af96:	187b      	adds	r3, r7, r1
 800af98:	2204      	movs	r2, #4
 800af9a:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800af9c:	187a      	adds	r2, r7, r1
 800af9e:	4b1e      	ldr	r3, [pc, #120]	; (800b018 <MX_ADC1_Init+0x168>)
 800afa0:	0011      	movs	r1, r2
 800afa2:	0018      	movs	r0, r3
 800afa4:	f001 ffae 	bl	800cf04 <HAL_ADC_ConfigChannel>
 800afa8:	1e03      	subs	r3, r0, #0
 800afaa:	d001      	beq.n	800afb0 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 800afac:	f000 fd28 	bl	800ba00 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800afb0:	211c      	movs	r1, #28
 800afb2:	187b      	adds	r3, r7, r1
 800afb4:	4a1c      	ldr	r2, [pc, #112]	; (800b028 <MX_ADC1_Init+0x178>)
 800afb6:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800afb8:	187b      	adds	r3, r7, r1
 800afba:	2208      	movs	r2, #8
 800afbc:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800afbe:	187a      	adds	r2, r7, r1
 800afc0:	4b15      	ldr	r3, [pc, #84]	; (800b018 <MX_ADC1_Init+0x168>)
 800afc2:	0011      	movs	r1, r2
 800afc4:	0018      	movs	r0, r3
 800afc6:	f001 ff9d 	bl	800cf04 <HAL_ADC_ConfigChannel>
 800afca:	1e03      	subs	r3, r0, #0
 800afcc:	d001      	beq.n	800afd2 <MX_ADC1_Init+0x122>
  {
    Error_Handler();
 800afce:	f000 fd17 	bl	800ba00 <Error_Handler>
  }

  /** Configure the regular channel to be monitored by WatchDog 2 or 3
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_2;
 800afd2:	1d3b      	adds	r3, r7, #4
 800afd4:	4a15      	ldr	r2, [pc, #84]	; (800b02c <MX_ADC1_Init+0x17c>)
 800afd6:	601a      	str	r2, [r3, #0]
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 800afd8:	1d3b      	adds	r3, r7, #4
 800afda:	22c0      	movs	r2, #192	; 0xc0
 800afdc:	0412      	lsls	r2, r2, #16
 800afde:	605a      	str	r2, [r3, #4]
  AnalogWDGConfig.Channel = ADC_CHANNEL_7;
 800afe0:	1d3b      	adds	r3, r7, #4
 800afe2:	4a11      	ldr	r2, [pc, #68]	; (800b028 <MX_ADC1_Init+0x178>)
 800afe4:	609a      	str	r2, [r3, #8]
  AnalogWDGConfig.ITMode = ENABLE;
 800afe6:	1d3b      	adds	r3, r7, #4
 800afe8:	2201      	movs	r2, #1
 800afea:	731a      	strb	r2, [r3, #12]
  AnalogWDGConfig.HighThreshold = 1000;
 800afec:	1d3b      	adds	r3, r7, #4
 800afee:	22fa      	movs	r2, #250	; 0xfa
 800aff0:	0092      	lsls	r2, r2, #2
 800aff2:	611a      	str	r2, [r3, #16]
  AnalogWDGConfig.LowThreshold = 0;
 800aff4:	1d3b      	adds	r3, r7, #4
 800aff6:	2200      	movs	r2, #0
 800aff8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 800affa:	1d3a      	adds	r2, r7, #4
 800affc:	4b06      	ldr	r3, [pc, #24]	; (800b018 <MX_ADC1_Init+0x168>)
 800affe:	0011      	movs	r1, r2
 800b000:	0018      	movs	r0, r3
 800b002:	f002 f957 	bl	800d2b4 <HAL_ADC_AnalogWDGConfig>
 800b006:	1e03      	subs	r3, r0, #0
 800b008:	d001      	beq.n	800b00e <MX_ADC1_Init+0x15e>
  {
    Error_Handler();
 800b00a:	f000 fcf9 	bl	800ba00 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  /* USER CODE END ADC1_Init 2 */

}
 800b00e:	46c0      	nop			; (mov r8, r8)
 800b010:	46bd      	mov	sp, r7
 800b012:	b00a      	add	sp, #40	; 0x28
 800b014:	bd80      	pop	{r7, pc}
 800b016:	46c0      	nop			; (mov r8, r8)
 800b018:	200007b8 	.word	0x200007b8
 800b01c:	40012400 	.word	0x40012400
 800b020:	14000020 	.word	0x14000020
 800b024:	18000040 	.word	0x18000040
 800b028:	1c000080 	.word	0x1c000080
 800b02c:	0017ffff 	.word	0x0017ffff

0800b030 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b08a      	sub	sp, #40	; 0x28
 800b034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800b036:	1d3b      	adds	r3, r7, #4
 800b038:	0018      	movs	r0, r3
 800b03a:	2324      	movs	r3, #36	; 0x24
 800b03c:	001a      	movs	r2, r3
 800b03e:	2100      	movs	r1, #0
 800b040:	f01c fb5e 	bl	8027700 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800b044:	4b13      	ldr	r3, [pc, #76]	; (800b094 <MX_DAC1_Init+0x64>)
 800b046:	4a14      	ldr	r2, [pc, #80]	; (800b098 <MX_DAC1_Init+0x68>)
 800b048:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800b04a:	4b12      	ldr	r3, [pc, #72]	; (800b094 <MX_DAC1_Init+0x64>)
 800b04c:	0018      	movs	r0, r3
 800b04e:	f002 ffbc 	bl	800dfca <HAL_DAC_Init>
 800b052:	1e03      	subs	r3, r0, #0
 800b054:	d001      	beq.n	800b05a <MX_DAC1_Init+0x2a>
  {
    Error_Handler();
 800b056:	f000 fcd3 	bl	800ba00 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800b05a:	1d3b      	adds	r3, r7, #4
 800b05c:	2200      	movs	r2, #0
 800b05e:	601a      	str	r2, [r3, #0]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800b060:	1d3b      	adds	r3, r7, #4
 800b062:	2200      	movs	r2, #0
 800b064:	605a      	str	r2, [r3, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800b066:	1d3b      	adds	r3, r7, #4
 800b068:	2200      	movs	r2, #0
 800b06a:	609a      	str	r2, [r3, #8]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800b06c:	1d3b      	adds	r3, r7, #4
 800b06e:	2200      	movs	r2, #0
 800b070:	60da      	str	r2, [r3, #12]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800b072:	1d3b      	adds	r3, r7, #4
 800b074:	2200      	movs	r2, #0
 800b076:	611a      	str	r2, [r3, #16]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800b078:	1d39      	adds	r1, r7, #4
 800b07a:	4b06      	ldr	r3, [pc, #24]	; (800b094 <MX_DAC1_Init+0x64>)
 800b07c:	2200      	movs	r2, #0
 800b07e:	0018      	movs	r0, r3
 800b080:	f003 f8a8 	bl	800e1d4 <HAL_DAC_ConfigChannel>
 800b084:	1e03      	subs	r3, r0, #0
 800b086:	d001      	beq.n	800b08c <MX_DAC1_Init+0x5c>
  {
    Error_Handler();
 800b088:	f000 fcba 	bl	800ba00 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800b08c:	46c0      	nop			; (mov r8, r8)
 800b08e:	46bd      	mov	sp, r7
 800b090:	b00a      	add	sp, #40	; 0x28
 800b092:	bd80      	pop	{r7, pc}
 800b094:	2000087c 	.word	0x2000087c
 800b098:	40007400 	.word	0x40007400

0800b09c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800b09c:	b590      	push	{r4, r7, lr}
 800b09e:	b0a1      	sub	sp, #132	; 0x84
 800b0a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LPUART1_Init 0 */

  /* USER CODE END LPUART1_Init 0 */

  LL_LPUART_InitTypeDef LPUART_InitStruct = {0};
 800b0a2:	2364      	movs	r3, #100	; 0x64
 800b0a4:	18fb      	adds	r3, r7, r3
 800b0a6:	0018      	movs	r0, r3
 800b0a8:	231c      	movs	r3, #28
 800b0aa:	001a      	movs	r2, r3
 800b0ac:	2100      	movs	r1, #0
 800b0ae:	f01c fb27 	bl	8027700 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b0b2:	234c      	movs	r3, #76	; 0x4c
 800b0b4:	18fb      	adds	r3, r7, r3
 800b0b6:	0018      	movs	r0, r3
 800b0b8:	2318      	movs	r3, #24
 800b0ba:	001a      	movs	r2, r3
 800b0bc:	2100      	movs	r1, #0
 800b0be:	f01c fb1f 	bl	8027700 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800b0c2:	003b      	movs	r3, r7
 800b0c4:	0018      	movs	r0, r3
 800b0c6:	234c      	movs	r3, #76	; 0x4c
 800b0c8:	001a      	movs	r2, r3
 800b0ca:	2100      	movs	r1, #0
 800b0cc:	f01c fb18 	bl	8027700 <memset>

  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800b0d0:	003b      	movs	r3, r7
 800b0d2:	2210      	movs	r2, #16
 800b0d4:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800b0d6:	003b      	movs	r3, r7
 800b0d8:	2200      	movs	r2, #0
 800b0da:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800b0dc:	003b      	movs	r3, r7
 800b0de:	0018      	movs	r0, r3
 800b0e0:	f006 fad2 	bl	8011688 <HAL_RCCEx_PeriphCLKConfig>
 800b0e4:	1e03      	subs	r3, r0, #0
 800b0e6:	d001      	beq.n	800b0ec <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 800b0e8:	f000 fc8a 	bl	800ba00 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_LPUART1);
 800b0ec:	2380      	movs	r3, #128	; 0x80
 800b0ee:	035b      	lsls	r3, r3, #13
 800b0f0:	0018      	movs	r0, r3
 800b0f2:	f7ff fe01 	bl	800acf8 <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 800b0f6:	2001      	movs	r0, #1
 800b0f8:	f7ff fe2a 	bl	800ad50 <LL_IOP_GRP1_EnableClock>
  /**LPUART1 GPIO Configuration
  PA2   ------> LPUART1_TX
  PA3   ------> LPUART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 800b0fc:	244c      	movs	r4, #76	; 0x4c
 800b0fe:	193b      	adds	r3, r7, r4
 800b100:	2204      	movs	r2, #4
 800b102:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800b104:	193b      	adds	r3, r7, r4
 800b106:	2202      	movs	r2, #2
 800b108:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800b10a:	193b      	adds	r3, r7, r4
 800b10c:	2200      	movs	r2, #0
 800b10e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800b110:	193b      	adds	r3, r7, r4
 800b112:	2200      	movs	r2, #0
 800b114:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800b116:	193b      	adds	r3, r7, r4
 800b118:	2200      	movs	r2, #0
 800b11a:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 800b11c:	193b      	adds	r3, r7, r4
 800b11e:	2206      	movs	r2, #6
 800b120:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b122:	193a      	adds	r2, r7, r4
 800b124:	23a0      	movs	r3, #160	; 0xa0
 800b126:	05db      	lsls	r3, r3, #23
 800b128:	0011      	movs	r1, r2
 800b12a:	0018      	movs	r0, r3
 800b12c:	f008 f8ea 	bl	8013304 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 800b130:	0021      	movs	r1, r4
 800b132:	187b      	adds	r3, r7, r1
 800b134:	2208      	movs	r2, #8
 800b136:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800b138:	187b      	adds	r3, r7, r1
 800b13a:	2202      	movs	r2, #2
 800b13c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800b13e:	187b      	adds	r3, r7, r1
 800b140:	2200      	movs	r2, #0
 800b142:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800b144:	187b      	adds	r3, r7, r1
 800b146:	2200      	movs	r2, #0
 800b148:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800b14a:	187b      	adds	r3, r7, r1
 800b14c:	2200      	movs	r2, #0
 800b14e:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 800b150:	187b      	adds	r3, r7, r1
 800b152:	2206      	movs	r2, #6
 800b154:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b156:	187a      	adds	r2, r7, r1
 800b158:	23a0      	movs	r3, #160	; 0xa0
 800b15a:	05db      	lsls	r3, r3, #23
 800b15c:	0011      	movs	r1, r2
 800b15e:	0018      	movs	r0, r3
 800b160:	f008 f8d0 	bl	8013304 <LL_GPIO_Init>

  /* LPUART1 DMA Init */

  /* LPUART1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_3, LL_DMAMUX_REQ_LPUART1_TX);
 800b164:	4b3d      	ldr	r3, [pc, #244]	; (800b25c <MX_LPUART1_UART_Init+0x1c0>)
 800b166:	220f      	movs	r2, #15
 800b168:	2102      	movs	r1, #2
 800b16a:	0018      	movs	r0, r3
 800b16c:	f7ff fca6 	bl	800aabc <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_3, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800b170:	4b3a      	ldr	r3, [pc, #232]	; (800b25c <MX_LPUART1_UART_Init+0x1c0>)
 800b172:	2210      	movs	r2, #16
 800b174:	2102      	movs	r1, #2
 800b176:	0018      	movs	r0, r3
 800b178:	f7ff fb9c 	bl	800a8b4 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PRIORITY_LOW);
 800b17c:	4b37      	ldr	r3, [pc, #220]	; (800b25c <MX_LPUART1_UART_Init+0x1c0>)
 800b17e:	2200      	movs	r2, #0
 800b180:	2102      	movs	r1, #2
 800b182:	0018      	movs	r0, r3
 800b184:	f7ff fc74 	bl	800aa70 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MODE_NORMAL);
 800b188:	4b34      	ldr	r3, [pc, #208]	; (800b25c <MX_LPUART1_UART_Init+0x1c0>)
 800b18a:	2200      	movs	r2, #0
 800b18c:	2102      	movs	r1, #2
 800b18e:	0018      	movs	r0, r3
 800b190:	f7ff fbb6 	bl	800a900 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PERIPH_NOINCREMENT);
 800b194:	4b31      	ldr	r3, [pc, #196]	; (800b25c <MX_LPUART1_UART_Init+0x1c0>)
 800b196:	2200      	movs	r2, #0
 800b198:	2102      	movs	r1, #2
 800b19a:	0018      	movs	r0, r3
 800b19c:	f7ff fbd4 	bl	800a948 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MEMORY_INCREMENT);
 800b1a0:	4b2e      	ldr	r3, [pc, #184]	; (800b25c <MX_LPUART1_UART_Init+0x1c0>)
 800b1a2:	2280      	movs	r2, #128	; 0x80
 800b1a4:	2102      	movs	r1, #2
 800b1a6:	0018      	movs	r0, r3
 800b1a8:	f7ff fbf2 	bl	800a990 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PDATAALIGN_BYTE);
 800b1ac:	4b2b      	ldr	r3, [pc, #172]	; (800b25c <MX_LPUART1_UART_Init+0x1c0>)
 800b1ae:	2200      	movs	r2, #0
 800b1b0:	2102      	movs	r1, #2
 800b1b2:	0018      	movs	r0, r3
 800b1b4:	f7ff fc10 	bl	800a9d8 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MDATAALIGN_BYTE);
 800b1b8:	4b28      	ldr	r3, [pc, #160]	; (800b25c <MX_LPUART1_UART_Init+0x1c0>)
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	2102      	movs	r1, #2
 800b1be:	0018      	movs	r0, r3
 800b1c0:	f7ff fc30 	bl	800aa24 <LL_DMA_SetMemorySize>

  /* LPUART1 interrupt Init */
  NVIC_SetPriority(USART3_4_5_6_LPUART1_IRQn, 3);
 800b1c4:	2103      	movs	r1, #3
 800b1c6:	201d      	movs	r0, #29
 800b1c8:	f7ff fb06 	bl	800a7d8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_4_5_6_LPUART1_IRQn);
 800b1cc:	201d      	movs	r0, #29
 800b1ce:	f7ff fae9 	bl	800a7a4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  LPUART_InitStruct.PrescalerValue = LL_LPUART_PRESCALER_DIV1;
 800b1d2:	2164      	movs	r1, #100	; 0x64
 800b1d4:	187b      	adds	r3, r7, r1
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	601a      	str	r2, [r3, #0]
  LPUART_InitStruct.BaudRate = 921600;
 800b1da:	187b      	adds	r3, r7, r1
 800b1dc:	22e1      	movs	r2, #225	; 0xe1
 800b1de:	0312      	lsls	r2, r2, #12
 800b1e0:	605a      	str	r2, [r3, #4]
  LPUART_InitStruct.DataWidth = LL_LPUART_DATAWIDTH_7B;
 800b1e2:	187b      	adds	r3, r7, r1
 800b1e4:	2280      	movs	r2, #128	; 0x80
 800b1e6:	0552      	lsls	r2, r2, #21
 800b1e8:	609a      	str	r2, [r3, #8]
  LPUART_InitStruct.StopBits = LL_LPUART_STOPBITS_1;
 800b1ea:	187b      	adds	r3, r7, r1
 800b1ec:	2200      	movs	r2, #0
 800b1ee:	60da      	str	r2, [r3, #12]
  LPUART_InitStruct.Parity = LL_LPUART_PARITY_NONE;
 800b1f0:	187b      	adds	r3, r7, r1
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	611a      	str	r2, [r3, #16]
  LPUART_InitStruct.TransferDirection = LL_LPUART_DIRECTION_TX_RX;
 800b1f6:	187b      	adds	r3, r7, r1
 800b1f8:	220c      	movs	r2, #12
 800b1fa:	615a      	str	r2, [r3, #20]
  LPUART_InitStruct.HardwareFlowControl = LL_LPUART_HWCONTROL_NONE;
 800b1fc:	187b      	adds	r3, r7, r1
 800b1fe:	2200      	movs	r2, #0
 800b200:	619a      	str	r2, [r3, #24]
  LL_LPUART_Init(LPUART1, &LPUART_InitStruct);
 800b202:	187b      	adds	r3, r7, r1
 800b204:	4a16      	ldr	r2, [pc, #88]	; (800b260 <MX_LPUART1_UART_Init+0x1c4>)
 800b206:	0019      	movs	r1, r3
 800b208:	0010      	movs	r0, r2
 800b20a:	f008 f963 	bl	80134d4 <LL_LPUART_Init>
  LL_LPUART_SetTXFIFOThreshold(LPUART1, LL_LPUART_FIFOTHRESHOLD_1_8);
 800b20e:	4b14      	ldr	r3, [pc, #80]	; (800b260 <MX_LPUART1_UART_Init+0x1c4>)
 800b210:	2100      	movs	r1, #0
 800b212:	0018      	movs	r0, r3
 800b214:	f7ff fc9c 	bl	800ab50 <LL_LPUART_SetTXFIFOThreshold>
  LL_LPUART_SetRXFIFOThreshold(LPUART1, LL_LPUART_FIFOTHRESHOLD_1_8);
 800b218:	4b11      	ldr	r3, [pc, #68]	; (800b260 <MX_LPUART1_UART_Init+0x1c4>)
 800b21a:	2100      	movs	r1, #0
 800b21c:	0018      	movs	r0, r3
 800b21e:	f7ff fcbb 	bl	800ab98 <LL_LPUART_SetRXFIFOThreshold>
  LL_LPUART_DisableFIFO(LPUART1);
 800b222:	4b0f      	ldr	r3, [pc, #60]	; (800b260 <MX_LPUART1_UART_Init+0x1c4>)
 800b224:	0018      	movs	r0, r3
 800b226:	f7ff fc83 	bl	800ab30 <LL_LPUART_DisableFIFO>

  /* USER CODE BEGIN WKUPType LPUART1 */

  /* USER CODE END WKUPType LPUART1 */

  LL_LPUART_Enable(LPUART1);
 800b22a:	4b0d      	ldr	r3, [pc, #52]	; (800b260 <MX_LPUART1_UART_Init+0x1c4>)
 800b22c:	0018      	movs	r0, r3
 800b22e:	f7ff fc71 	bl	800ab14 <LL_LPUART_Enable>

  /* Polling LPUART1 initialisation */
  while((!(LL_LPUART_IsActiveFlag_TEACK(LPUART1))) || (!(LL_LPUART_IsActiveFlag_REACK(LPUART1))))
 800b232:	46c0      	nop			; (mov r8, r8)
 800b234:	4b0a      	ldr	r3, [pc, #40]	; (800b260 <MX_LPUART1_UART_Init+0x1c4>)
 800b236:	0018      	movs	r0, r3
 800b238:	f7ff fcd4 	bl	800abe4 <LL_LPUART_IsActiveFlag_TEACK>
 800b23c:	1e03      	subs	r3, r0, #0
 800b23e:	d0f9      	beq.n	800b234 <MX_LPUART1_UART_Init+0x198>
 800b240:	4b07      	ldr	r3, [pc, #28]	; (800b260 <MX_LPUART1_UART_Init+0x1c4>)
 800b242:	0018      	movs	r0, r3
 800b244:	f7ff fce2 	bl	800ac0c <LL_LPUART_IsActiveFlag_REACK>
 800b248:	1e03      	subs	r3, r0, #0
 800b24a:	d0f3      	beq.n	800b234 <MX_LPUART1_UART_Init+0x198>
  {
  }
  /* USER CODE BEGIN LPUART1_Init 2 */
  LL_LPUART_EnableIT_RXNE_RXFNE(LPUART1);
 800b24c:	4b04      	ldr	r3, [pc, #16]	; (800b260 <MX_LPUART1_UART_Init+0x1c4>)
 800b24e:	0018      	movs	r0, r3
 800b250:	f7ff fcf0 	bl	800ac34 <LL_LPUART_EnableIT_RXNE_RXFNE>
  /* USER CODE END LPUART1_Init 2 */

}
 800b254:	46c0      	nop			; (mov r8, r8)
 800b256:	46bd      	mov	sp, r7
 800b258:	b021      	add	sp, #132	; 0x84
 800b25a:	bd90      	pop	{r4, r7, pc}
 800b25c:	40020000 	.word	0x40020000
 800b260:	40008000 	.word	0x40008000

0800b264 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800b264:	b580      	push	{r7, lr}
 800b266:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800b268:	4b1b      	ldr	r3, [pc, #108]	; (800b2d8 <MX_SPI2_Init+0x74>)
 800b26a:	4a1c      	ldr	r2, [pc, #112]	; (800b2dc <MX_SPI2_Init+0x78>)
 800b26c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800b26e:	4b1a      	ldr	r3, [pc, #104]	; (800b2d8 <MX_SPI2_Init+0x74>)
 800b270:	2282      	movs	r2, #130	; 0x82
 800b272:	0052      	lsls	r2, r2, #1
 800b274:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800b276:	4b18      	ldr	r3, [pc, #96]	; (800b2d8 <MX_SPI2_Init+0x74>)
 800b278:	2200      	movs	r2, #0
 800b27a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800b27c:	4b16      	ldr	r3, [pc, #88]	; (800b2d8 <MX_SPI2_Init+0x74>)
 800b27e:	22e0      	movs	r2, #224	; 0xe0
 800b280:	00d2      	lsls	r2, r2, #3
 800b282:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800b284:	4b14      	ldr	r3, [pc, #80]	; (800b2d8 <MX_SPI2_Init+0x74>)
 800b286:	2200      	movs	r2, #0
 800b288:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800b28a:	4b13      	ldr	r3, [pc, #76]	; (800b2d8 <MX_SPI2_Init+0x74>)
 800b28c:	2200      	movs	r2, #0
 800b28e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800b290:	4b11      	ldr	r3, [pc, #68]	; (800b2d8 <MX_SPI2_Init+0x74>)
 800b292:	2280      	movs	r2, #128	; 0x80
 800b294:	0092      	lsls	r2, r2, #2
 800b296:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800b298:	4b0f      	ldr	r3, [pc, #60]	; (800b2d8 <MX_SPI2_Init+0x74>)
 800b29a:	2220      	movs	r2, #32
 800b29c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800b29e:	4b0e      	ldr	r3, [pc, #56]	; (800b2d8 <MX_SPI2_Init+0x74>)
 800b2a0:	2200      	movs	r2, #0
 800b2a2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800b2a4:	4b0c      	ldr	r3, [pc, #48]	; (800b2d8 <MX_SPI2_Init+0x74>)
 800b2a6:	2200      	movs	r2, #0
 800b2a8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b2aa:	4b0b      	ldr	r3, [pc, #44]	; (800b2d8 <MX_SPI2_Init+0x74>)
 800b2ac:	2200      	movs	r2, #0
 800b2ae:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800b2b0:	4b09      	ldr	r3, [pc, #36]	; (800b2d8 <MX_SPI2_Init+0x74>)
 800b2b2:	2207      	movs	r2, #7
 800b2b4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800b2b6:	4b08      	ldr	r3, [pc, #32]	; (800b2d8 <MX_SPI2_Init+0x74>)
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800b2bc:	4b06      	ldr	r3, [pc, #24]	; (800b2d8 <MX_SPI2_Init+0x74>)
 800b2be:	2208      	movs	r2, #8
 800b2c0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800b2c2:	4b05      	ldr	r3, [pc, #20]	; (800b2d8 <MX_SPI2_Init+0x74>)
 800b2c4:	0018      	movs	r0, r3
 800b2c6:	f006 fc1b 	bl	8011b00 <HAL_SPI_Init>
 800b2ca:	1e03      	subs	r3, r0, #0
 800b2cc:	d001      	beq.n	800b2d2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800b2ce:	f000 fb97 	bl	800ba00 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800b2d2:	46c0      	nop			; (mov r8, r8)
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	bd80      	pop	{r7, pc}
 800b2d8:	20000890 	.word	0x20000890
 800b2dc:	40003800 	.word	0x40003800

0800b2e0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800b2e0:	b590      	push	{r4, r7, lr}
 800b2e2:	b08d      	sub	sp, #52	; 0x34
 800b2e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800b2e6:	240c      	movs	r4, #12
 800b2e8:	193b      	adds	r3, r7, r4
 800b2ea:	0018      	movs	r0, r3
 800b2ec:	2324      	movs	r3, #36	; 0x24
 800b2ee:	001a      	movs	r2, r3
 800b2f0:	2100      	movs	r1, #0
 800b2f2:	f01c fa05 	bl	8027700 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b2f6:	003b      	movs	r3, r7
 800b2f8:	0018      	movs	r0, r3
 800b2fa:	230c      	movs	r3, #12
 800b2fc:	001a      	movs	r2, r3
 800b2fe:	2100      	movs	r1, #0
 800b300:	f01c f9fe 	bl	8027700 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800b304:	4b25      	ldr	r3, [pc, #148]	; (800b39c <MX_TIM3_Init+0xbc>)
 800b306:	4a26      	ldr	r2, [pc, #152]	; (800b3a0 <MX_TIM3_Init+0xc0>)
 800b308:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800b30a:	4b24      	ldr	r3, [pc, #144]	; (800b39c <MX_TIM3_Init+0xbc>)
 800b30c:	2200      	movs	r2, #0
 800b30e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b310:	4b22      	ldr	r3, [pc, #136]	; (800b39c <MX_TIM3_Init+0xbc>)
 800b312:	2200      	movs	r2, #0
 800b314:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800b316:	4b21      	ldr	r3, [pc, #132]	; (800b39c <MX_TIM3_Init+0xbc>)
 800b318:	4a22      	ldr	r2, [pc, #136]	; (800b3a4 <MX_TIM3_Init+0xc4>)
 800b31a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800b31c:	4b1f      	ldr	r3, [pc, #124]	; (800b39c <MX_TIM3_Init+0xbc>)
 800b31e:	2200      	movs	r2, #0
 800b320:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800b322:	4b1e      	ldr	r3, [pc, #120]	; (800b39c <MX_TIM3_Init+0xbc>)
 800b324:	2280      	movs	r2, #128	; 0x80
 800b326:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800b328:	0021      	movs	r1, r4
 800b32a:	187b      	adds	r3, r7, r1
 800b32c:	2203      	movs	r2, #3
 800b32e:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800b330:	187b      	adds	r3, r7, r1
 800b332:	2200      	movs	r2, #0
 800b334:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800b336:	187b      	adds	r3, r7, r1
 800b338:	2201      	movs	r2, #1
 800b33a:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800b33c:	187b      	adds	r3, r7, r1
 800b33e:	2200      	movs	r2, #0
 800b340:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 12;
 800b342:	187b      	adds	r3, r7, r1
 800b344:	220c      	movs	r2, #12
 800b346:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800b348:	187b      	adds	r3, r7, r1
 800b34a:	2200      	movs	r2, #0
 800b34c:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800b34e:	187b      	adds	r3, r7, r1
 800b350:	2201      	movs	r2, #1
 800b352:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800b354:	187b      	adds	r3, r7, r1
 800b356:	2200      	movs	r2, #0
 800b358:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 12;
 800b35a:	187b      	adds	r3, r7, r1
 800b35c:	220c      	movs	r2, #12
 800b35e:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800b360:	187a      	adds	r2, r7, r1
 800b362:	4b0e      	ldr	r3, [pc, #56]	; (800b39c <MX_TIM3_Init+0xbc>)
 800b364:	0011      	movs	r1, r2
 800b366:	0018      	movs	r0, r3
 800b368:	f007 f8be 	bl	80124e8 <HAL_TIM_Encoder_Init>
 800b36c:	1e03      	subs	r3, r0, #0
 800b36e:	d001      	beq.n	800b374 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 800b370:	f000 fb46 	bl	800ba00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b374:	003b      	movs	r3, r7
 800b376:	2200      	movs	r2, #0
 800b378:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b37a:	003b      	movs	r3, r7
 800b37c:	2200      	movs	r2, #0
 800b37e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800b380:	003a      	movs	r2, r7
 800b382:	4b06      	ldr	r3, [pc, #24]	; (800b39c <MX_TIM3_Init+0xbc>)
 800b384:	0011      	movs	r1, r2
 800b386:	0018      	movs	r0, r3
 800b388:	f007 fd68 	bl	8012e5c <HAL_TIMEx_MasterConfigSynchronization>
 800b38c:	1e03      	subs	r3, r0, #0
 800b38e:	d001      	beq.n	800b394 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 800b390:	f000 fb36 	bl	800ba00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800b394:	46c0      	nop			; (mov r8, r8)
 800b396:	46bd      	mov	sp, r7
 800b398:	b00d      	add	sp, #52	; 0x34
 800b39a:	bd90      	pop	{r4, r7, pc}
 800b39c:	200008f4 	.word	0x200008f4
 800b3a0:	40000400 	.word	0x40000400
 800b3a4:	0000ffff 	.word	0x0000ffff

0800b3a8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800b3a8:	b580      	push	{r7, lr}
 800b3aa:	b088      	sub	sp, #32
 800b3ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800b3ae:	2310      	movs	r3, #16
 800b3b0:	18fb      	adds	r3, r7, r3
 800b3b2:	0018      	movs	r0, r3
 800b3b4:	2310      	movs	r3, #16
 800b3b6:	001a      	movs	r2, r3
 800b3b8:	2100      	movs	r1, #0
 800b3ba:	f01c f9a1 	bl	8027700 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b3be:	1d3b      	adds	r3, r7, #4
 800b3c0:	0018      	movs	r0, r3
 800b3c2:	230c      	movs	r3, #12
 800b3c4:	001a      	movs	r2, r3
 800b3c6:	2100      	movs	r1, #0
 800b3c8:	f01c f99a 	bl	8027700 <memset>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800b3cc:	4b1e      	ldr	r3, [pc, #120]	; (800b448 <MX_TIM4_Init+0xa0>)
 800b3ce:	4a1f      	ldr	r2, [pc, #124]	; (800b44c <MX_TIM4_Init+0xa4>)
 800b3d0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 64-1;
 800b3d2:	4b1d      	ldr	r3, [pc, #116]	; (800b448 <MX_TIM4_Init+0xa0>)
 800b3d4:	223f      	movs	r2, #63	; 0x3f
 800b3d6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b3d8:	4b1b      	ldr	r3, [pc, #108]	; (800b448 <MX_TIM4_Init+0xa0>)
 800b3da:	2200      	movs	r2, #0
 800b3dc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 800b3de:	4b1a      	ldr	r3, [pc, #104]	; (800b448 <MX_TIM4_Init+0xa0>)
 800b3e0:	2263      	movs	r2, #99	; 0x63
 800b3e2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800b3e4:	4b18      	ldr	r3, [pc, #96]	; (800b448 <MX_TIM4_Init+0xa0>)
 800b3e6:	2200      	movs	r2, #0
 800b3e8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b3ea:	4b17      	ldr	r3, [pc, #92]	; (800b448 <MX_TIM4_Init+0xa0>)
 800b3ec:	2200      	movs	r2, #0
 800b3ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800b3f0:	4b15      	ldr	r3, [pc, #84]	; (800b448 <MX_TIM4_Init+0xa0>)
 800b3f2:	0018      	movs	r0, r3
 800b3f4:	f006 ff12 	bl	801221c <HAL_TIM_Base_Init>
 800b3f8:	1e03      	subs	r3, r0, #0
 800b3fa:	d001      	beq.n	800b400 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 800b3fc:	f000 fb00 	bl	800ba00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800b400:	2110      	movs	r1, #16
 800b402:	187b      	adds	r3, r7, r1
 800b404:	2280      	movs	r2, #128	; 0x80
 800b406:	0152      	lsls	r2, r2, #5
 800b408:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800b40a:	187a      	adds	r2, r7, r1
 800b40c:	4b0e      	ldr	r3, [pc, #56]	; (800b448 <MX_TIM4_Init+0xa0>)
 800b40e:	0011      	movs	r1, r2
 800b410:	0018      	movs	r0, r3
 800b412:	f007 fadd 	bl	80129d0 <HAL_TIM_ConfigClockSource>
 800b416:	1e03      	subs	r3, r0, #0
 800b418:	d001      	beq.n	800b41e <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800b41a:	f000 faf1 	bl	800ba00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800b41e:	1d3b      	adds	r3, r7, #4
 800b420:	2220      	movs	r2, #32
 800b422:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b424:	1d3b      	adds	r3, r7, #4
 800b426:	2200      	movs	r2, #0
 800b428:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800b42a:	1d3a      	adds	r2, r7, #4
 800b42c:	4b06      	ldr	r3, [pc, #24]	; (800b448 <MX_TIM4_Init+0xa0>)
 800b42e:	0011      	movs	r1, r2
 800b430:	0018      	movs	r0, r3
 800b432:	f007 fd13 	bl	8012e5c <HAL_TIMEx_MasterConfigSynchronization>
 800b436:	1e03      	subs	r3, r0, #0
 800b438:	d001      	beq.n	800b43e <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 800b43a:	f000 fae1 	bl	800ba00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800b43e:	46c0      	nop			; (mov r8, r8)
 800b440:	46bd      	mov	sp, r7
 800b442:	b008      	add	sp, #32
 800b444:	bd80      	pop	{r7, pc}
 800b446:	46c0      	nop			; (mov r8, r8)
 800b448:	20000940 	.word	0x20000940
 800b44c:	40000800 	.word	0x40000800

0800b450 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800b450:	b580      	push	{r7, lr}
 800b452:	b086      	sub	sp, #24
 800b454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800b456:	1d3b      	adds	r3, r7, #4
 800b458:	0018      	movs	r0, r3
 800b45a:	2314      	movs	r3, #20
 800b45c:	001a      	movs	r2, r3
 800b45e:	2100      	movs	r1, #0
 800b460:	f01c f94e 	bl	8027700 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM7);
 800b464:	2020      	movs	r0, #32
 800b466:	f7ff fc47 	bl	800acf8 <LL_APB1_GRP1_EnableClock>

  /* TIM7 interrupt Init */
  NVIC_SetPriority(TIM7_LPTIM2_IRQn, 3);
 800b46a:	2103      	movs	r1, #3
 800b46c:	2012      	movs	r0, #18
 800b46e:	f7ff f9b3 	bl	800a7d8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM7_LPTIM2_IRQn);
 800b472:	2012      	movs	r0, #18
 800b474:	f7ff f996 	bl	800a7a4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  TIM_InitStruct.Prescaler = 63999;
 800b478:	1d3b      	adds	r3, r7, #4
 800b47a:	4a12      	ldr	r2, [pc, #72]	; (800b4c4 <MX_TIM7_Init+0x74>)
 800b47c:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800b47e:	1d3b      	adds	r3, r7, #4
 800b480:	2200      	movs	r2, #0
 800b482:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 200;
 800b484:	1d3b      	adds	r3, r7, #4
 800b486:	22c8      	movs	r2, #200	; 0xc8
 800b488:	609a      	str	r2, [r3, #8]
  LL_TIM_Init(TIM7, &TIM_InitStruct);
 800b48a:	1d3b      	adds	r3, r7, #4
 800b48c:	4a0e      	ldr	r2, [pc, #56]	; (800b4c8 <MX_TIM7_Init+0x78>)
 800b48e:	0019      	movs	r1, r3
 800b490:	0010      	movs	r0, r2
 800b492:	f008 fa6d 	bl	8013970 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM7);
 800b496:	4b0c      	ldr	r3, [pc, #48]	; (800b4c8 <MX_TIM7_Init+0x78>)
 800b498:	0018      	movs	r0, r3
 800b49a:	f7ff fbfc 	bl	800ac96 <LL_TIM_DisableARRPreload>
  LL_TIM_SetOnePulseMode(TIM7, LL_TIM_ONEPULSEMODE_SINGLE);
 800b49e:	4b0a      	ldr	r3, [pc, #40]	; (800b4c8 <MX_TIM7_Init+0x78>)
 800b4a0:	2108      	movs	r1, #8
 800b4a2:	0018      	movs	r0, r3
 800b4a4:	f7ff fbe5 	bl	800ac72 <LL_TIM_SetOnePulseMode>
  LL_TIM_SetTriggerOutput(TIM7, LL_TIM_TRGO_RESET);
 800b4a8:	4b07      	ldr	r3, [pc, #28]	; (800b4c8 <MX_TIM7_Init+0x78>)
 800b4aa:	2100      	movs	r1, #0
 800b4ac:	0018      	movs	r0, r3
 800b4ae:	f7ff fc01 	bl	800acb4 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM7);
 800b4b2:	4b05      	ldr	r3, [pc, #20]	; (800b4c8 <MX_TIM7_Init+0x78>)
 800b4b4:	0018      	movs	r0, r3
 800b4b6:	f7ff fc0f 	bl	800acd8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800b4ba:	46c0      	nop			; (mov r8, r8)
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	b006      	add	sp, #24
 800b4c0:	bd80      	pop	{r7, pc}
 800b4c2:	46c0      	nop			; (mov r8, r8)
 800b4c4:	fffff9ff 	.word	0xfffff9ff
 800b4c8:	40001400 	.word	0x40001400

0800b4cc <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 800b4cc:	b580      	push	{r7, lr}
 800b4ce:	b086      	sub	sp, #24
 800b4d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800b4d2:	1d3b      	adds	r3, r7, #4
 800b4d4:	0018      	movs	r0, r3
 800b4d6:	2314      	movs	r3, #20
 800b4d8:	001a      	movs	r2, r3
 800b4da:	2100      	movs	r1, #0
 800b4dc:	f01c f910 	bl	8027700 <memset>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM14);
 800b4e0:	2380      	movs	r3, #128	; 0x80
 800b4e2:	021b      	lsls	r3, r3, #8
 800b4e4:	0018      	movs	r0, r3
 800b4e6:	f7ff fc1d 	bl	800ad24 <LL_APB2_GRP1_EnableClock>

  /* TIM14 interrupt Init */
  NVIC_SetPriority(TIM14_IRQn, 3);
 800b4ea:	2103      	movs	r1, #3
 800b4ec:	2013      	movs	r0, #19
 800b4ee:	f7ff f973 	bl	800a7d8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM14_IRQn);
 800b4f2:	2013      	movs	r0, #19
 800b4f4:	f7ff f956 	bl	800a7a4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  TIM_InitStruct.Prescaler = 63999;
 800b4f8:	1d3b      	adds	r3, r7, #4
 800b4fa:	4a0f      	ldr	r2, [pc, #60]	; (800b538 <MX_TIM14_Init+0x6c>)
 800b4fc:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800b4fe:	1d3b      	adds	r3, r7, #4
 800b500:	2200      	movs	r2, #0
 800b502:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 5;
 800b504:	1d3b      	adds	r3, r7, #4
 800b506:	2205      	movs	r2, #5
 800b508:	609a      	str	r2, [r3, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800b50a:	1d3b      	adds	r3, r7, #4
 800b50c:	2200      	movs	r2, #0
 800b50e:	60da      	str	r2, [r3, #12]
  LL_TIM_Init(TIM14, &TIM_InitStruct);
 800b510:	1d3b      	adds	r3, r7, #4
 800b512:	4a0a      	ldr	r2, [pc, #40]	; (800b53c <MX_TIM14_Init+0x70>)
 800b514:	0019      	movs	r1, r3
 800b516:	0010      	movs	r0, r2
 800b518:	f008 fa2a 	bl	8013970 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM14);
 800b51c:	4b07      	ldr	r3, [pc, #28]	; (800b53c <MX_TIM14_Init+0x70>)
 800b51e:	0018      	movs	r0, r3
 800b520:	f7ff fbb9 	bl	800ac96 <LL_TIM_DisableARRPreload>
  LL_TIM_SetOnePulseMode(TIM14, LL_TIM_ONEPULSEMODE_SINGLE);
 800b524:	4b05      	ldr	r3, [pc, #20]	; (800b53c <MX_TIM14_Init+0x70>)
 800b526:	2108      	movs	r1, #8
 800b528:	0018      	movs	r0, r3
 800b52a:	f7ff fba2 	bl	800ac72 <LL_TIM_SetOnePulseMode>
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 800b52e:	46c0      	nop			; (mov r8, r8)
 800b530:	46bd      	mov	sp, r7
 800b532:	b006      	add	sp, #24
 800b534:	bd80      	pop	{r7, pc}
 800b536:	46c0      	nop			; (mov r8, r8)
 800b538:	fffff9ff 	.word	0xfffff9ff
 800b53c:	40002000 	.word	0x40002000

0800b540 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 800b540:	b580      	push	{r7, lr}
 800b542:	b084      	sub	sp, #16
 800b544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b546:	1d3b      	adds	r3, r7, #4
 800b548:	0018      	movs	r0, r3
 800b54a:	230c      	movs	r3, #12
 800b54c:	001a      	movs	r2, r3
 800b54e:	2100      	movs	r1, #0
 800b550:	f01c f8d6 	bl	8027700 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800b554:	4b19      	ldr	r3, [pc, #100]	; (800b5bc <MX_TIM15_Init+0x7c>)
 800b556:	4a1a      	ldr	r2, [pc, #104]	; (800b5c0 <MX_TIM15_Init+0x80>)
 800b558:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 64000-1;
 800b55a:	4b18      	ldr	r3, [pc, #96]	; (800b5bc <MX_TIM15_Init+0x7c>)
 800b55c:	4a19      	ldr	r2, [pc, #100]	; (800b5c4 <MX_TIM15_Init+0x84>)
 800b55e:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b560:	4b16      	ldr	r3, [pc, #88]	; (800b5bc <MX_TIM15_Init+0x7c>)
 800b562:	2200      	movs	r2, #0
 800b564:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1000;
 800b566:	4b15      	ldr	r3, [pc, #84]	; (800b5bc <MX_TIM15_Init+0x7c>)
 800b568:	22fa      	movs	r2, #250	; 0xfa
 800b56a:	0092      	lsls	r2, r2, #2
 800b56c:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800b56e:	4b13      	ldr	r3, [pc, #76]	; (800b5bc <MX_TIM15_Init+0x7c>)
 800b570:	2200      	movs	r2, #0
 800b572:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800b574:	4b11      	ldr	r3, [pc, #68]	; (800b5bc <MX_TIM15_Init+0x7c>)
 800b576:	2200      	movs	r2, #0
 800b578:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b57a:	4b10      	ldr	r3, [pc, #64]	; (800b5bc <MX_TIM15_Init+0x7c>)
 800b57c:	2200      	movs	r2, #0
 800b57e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OnePulse_Init(&htim15, TIM_OPMODE_SINGLE) != HAL_OK)
 800b580:	4b0e      	ldr	r3, [pc, #56]	; (800b5bc <MX_TIM15_Init+0x7c>)
 800b582:	2108      	movs	r1, #8
 800b584:	0018      	movs	r0, r3
 800b586:	f006 ff5d 	bl	8012444 <HAL_TIM_OnePulse_Init>
 800b58a:	1e03      	subs	r3, r0, #0
 800b58c:	d001      	beq.n	800b592 <MX_TIM15_Init+0x52>
  {
    Error_Handler();
 800b58e:	f000 fa37 	bl	800ba00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b592:	1d3b      	adds	r3, r7, #4
 800b594:	2200      	movs	r2, #0
 800b596:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b598:	1d3b      	adds	r3, r7, #4
 800b59a:	2200      	movs	r2, #0
 800b59c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800b59e:	1d3a      	adds	r2, r7, #4
 800b5a0:	4b06      	ldr	r3, [pc, #24]	; (800b5bc <MX_TIM15_Init+0x7c>)
 800b5a2:	0011      	movs	r1, r2
 800b5a4:	0018      	movs	r0, r3
 800b5a6:	f007 fc59 	bl	8012e5c <HAL_TIMEx_MasterConfigSynchronization>
 800b5aa:	1e03      	subs	r3, r0, #0
 800b5ac:	d001      	beq.n	800b5b2 <MX_TIM15_Init+0x72>
  {
    Error_Handler();
 800b5ae:	f000 fa27 	bl	800ba00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 800b5b2:	46c0      	nop			; (mov r8, r8)
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	b004      	add	sp, #16
 800b5b8:	bd80      	pop	{r7, pc}
 800b5ba:	46c0      	nop			; (mov r8, r8)
 800b5bc:	2000098c 	.word	0x2000098c
 800b5c0:	40014000 	.word	0x40014000
 800b5c4:	0000f9ff 	.word	0x0000f9ff

0800b5c8 <MX_UCPD1_Init>:
  * @brief UCPD1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UCPD1_Init(void)
{
 800b5c8:	b580      	push	{r7, lr}
 800b5ca:	b086      	sub	sp, #24
 800b5cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b5ce:	003b      	movs	r3, r7
 800b5d0:	0018      	movs	r0, r3
 800b5d2:	2318      	movs	r3, #24
 800b5d4:	001a      	movs	r2, r3
 800b5d6:	2100      	movs	r1, #0
 800b5d8:	f01c f892 	bl	8027700 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD1);
 800b5dc:	2380      	movs	r3, #128	; 0x80
 800b5de:	049b      	lsls	r3, r3, #18
 800b5e0:	0018      	movs	r0, r3
 800b5e2:	f7ff fb89 	bl	800acf8 <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 800b5e6:	2002      	movs	r0, #2
 800b5e8:	f7ff fbb2 	bl	800ad50 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 800b5ec:	2001      	movs	r0, #1
 800b5ee:	f7ff fbaf 	bl	800ad50 <LL_IOP_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PB15   ------> UCPD1_CC2
  PA8   ------> UCPD1_CC1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 800b5f2:	003b      	movs	r3, r7
 800b5f4:	2280      	movs	r2, #128	; 0x80
 800b5f6:	0212      	lsls	r2, r2, #8
 800b5f8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800b5fa:	003b      	movs	r3, r7
 800b5fc:	2203      	movs	r2, #3
 800b5fe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800b600:	003b      	movs	r3, r7
 800b602:	2200      	movs	r2, #0
 800b604:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b606:	003b      	movs	r3, r7
 800b608:	4a40      	ldr	r2, [pc, #256]	; (800b70c <MX_UCPD1_Init+0x144>)
 800b60a:	0019      	movs	r1, r3
 800b60c:	0010      	movs	r0, r2
 800b60e:	f007 fe79 	bl	8013304 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 800b612:	003b      	movs	r3, r7
 800b614:	2280      	movs	r2, #128	; 0x80
 800b616:	0052      	lsls	r2, r2, #1
 800b618:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800b61a:	003b      	movs	r3, r7
 800b61c:	2203      	movs	r2, #3
 800b61e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800b620:	003b      	movs	r3, r7
 800b622:	2200      	movs	r2, #0
 800b624:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b626:	003a      	movs	r2, r7
 800b628:	23a0      	movs	r3, #160	; 0xa0
 800b62a:	05db      	lsls	r3, r3, #23
 800b62c:	0011      	movs	r1, r2
 800b62e:	0018      	movs	r0, r3
 800b630:	f007 fe68 	bl	8013304 <LL_GPIO_Init>

  /* UCPD1 DMA Init */

  /* UCPD1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_UCPD1_RX);
 800b634:	4b36      	ldr	r3, [pc, #216]	; (800b710 <MX_UCPD1_Init+0x148>)
 800b636:	223a      	movs	r2, #58	; 0x3a
 800b638:	2100      	movs	r1, #0
 800b63a:	0018      	movs	r0, r3
 800b63c:	f7ff fa3e 	bl	800aabc <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 800b640:	4b33      	ldr	r3, [pc, #204]	; (800b710 <MX_UCPD1_Init+0x148>)
 800b642:	2200      	movs	r2, #0
 800b644:	2100      	movs	r1, #0
 800b646:	0018      	movs	r0, r3
 800b648:	f7ff f934 	bl	800a8b4 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 800b64c:	4b30      	ldr	r3, [pc, #192]	; (800b710 <MX_UCPD1_Init+0x148>)
 800b64e:	2200      	movs	r2, #0
 800b650:	2100      	movs	r1, #0
 800b652:	0018      	movs	r0, r3
 800b654:	f7ff fa0c 	bl	800aa70 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 800b658:	4b2d      	ldr	r3, [pc, #180]	; (800b710 <MX_UCPD1_Init+0x148>)
 800b65a:	2200      	movs	r2, #0
 800b65c:	2100      	movs	r1, #0
 800b65e:	0018      	movs	r0, r3
 800b660:	f7ff f94e 	bl	800a900 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 800b664:	4b2a      	ldr	r3, [pc, #168]	; (800b710 <MX_UCPD1_Init+0x148>)
 800b666:	2200      	movs	r2, #0
 800b668:	2100      	movs	r1, #0
 800b66a:	0018      	movs	r0, r3
 800b66c:	f7ff f96c 	bl	800a948 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 800b670:	4b27      	ldr	r3, [pc, #156]	; (800b710 <MX_UCPD1_Init+0x148>)
 800b672:	2280      	movs	r2, #128	; 0x80
 800b674:	2100      	movs	r1, #0
 800b676:	0018      	movs	r0, r3
 800b678:	f7ff f98a 	bl	800a990 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 800b67c:	4b24      	ldr	r3, [pc, #144]	; (800b710 <MX_UCPD1_Init+0x148>)
 800b67e:	2200      	movs	r2, #0
 800b680:	2100      	movs	r1, #0
 800b682:	0018      	movs	r0, r3
 800b684:	f7ff f9a8 	bl	800a9d8 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 800b688:	4b21      	ldr	r3, [pc, #132]	; (800b710 <MX_UCPD1_Init+0x148>)
 800b68a:	2200      	movs	r2, #0
 800b68c:	2100      	movs	r1, #0
 800b68e:	0018      	movs	r0, r3
 800b690:	f7ff f9c8 	bl	800aa24 <LL_DMA_SetMemorySize>

  /* UCPD1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_2, LL_DMAMUX_REQ_UCPD1_TX);
 800b694:	4b1e      	ldr	r3, [pc, #120]	; (800b710 <MX_UCPD1_Init+0x148>)
 800b696:	223b      	movs	r2, #59	; 0x3b
 800b698:	2101      	movs	r1, #1
 800b69a:	0018      	movs	r0, r3
 800b69c:	f7ff fa0e 	bl	800aabc <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800b6a0:	4b1b      	ldr	r3, [pc, #108]	; (800b710 <MX_UCPD1_Init+0x148>)
 800b6a2:	2210      	movs	r2, #16
 800b6a4:	2101      	movs	r1, #1
 800b6a6:	0018      	movs	r0, r3
 800b6a8:	f7ff f904 	bl	800a8b4 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);
 800b6ac:	4b18      	ldr	r3, [pc, #96]	; (800b710 <MX_UCPD1_Init+0x148>)
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	2101      	movs	r1, #1
 800b6b2:	0018      	movs	r0, r3
 800b6b4:	f7ff f9dc 	bl	800aa70 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 800b6b8:	4b15      	ldr	r3, [pc, #84]	; (800b710 <MX_UCPD1_Init+0x148>)
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	2101      	movs	r1, #1
 800b6be:	0018      	movs	r0, r3
 800b6c0:	f7ff f91e 	bl	800a900 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 800b6c4:	4b12      	ldr	r3, [pc, #72]	; (800b710 <MX_UCPD1_Init+0x148>)
 800b6c6:	2200      	movs	r2, #0
 800b6c8:	2101      	movs	r1, #1
 800b6ca:	0018      	movs	r0, r3
 800b6cc:	f7ff f93c 	bl	800a948 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 800b6d0:	4b0f      	ldr	r3, [pc, #60]	; (800b710 <MX_UCPD1_Init+0x148>)
 800b6d2:	2280      	movs	r2, #128	; 0x80
 800b6d4:	2101      	movs	r1, #1
 800b6d6:	0018      	movs	r0, r3
 800b6d8:	f7ff f95a 	bl	800a990 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);
 800b6dc:	4b0c      	ldr	r3, [pc, #48]	; (800b710 <MX_UCPD1_Init+0x148>)
 800b6de:	2200      	movs	r2, #0
 800b6e0:	2101      	movs	r1, #1
 800b6e2:	0018      	movs	r0, r3
 800b6e4:	f7ff f978 	bl	800a9d8 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);
 800b6e8:	4b09      	ldr	r3, [pc, #36]	; (800b710 <MX_UCPD1_Init+0x148>)
 800b6ea:	2200      	movs	r2, #0
 800b6ec:	2101      	movs	r1, #1
 800b6ee:	0018      	movs	r0, r3
 800b6f0:	f7ff f998 	bl	800aa24 <LL_DMA_SetMemorySize>

  /* UCPD1 interrupt Init */
  NVIC_SetPriority(USB_UCPD1_2_IRQn, 3);
 800b6f4:	2103      	movs	r1, #3
 800b6f6:	2008      	movs	r0, #8
 800b6f8:	f7ff f86e 	bl	800a7d8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 800b6fc:	2008      	movs	r0, #8
 800b6fe:	f7ff f851 	bl	800a7a4 <__NVIC_EnableIRQ>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 800b702:	46c0      	nop			; (mov r8, r8)
 800b704:	46bd      	mov	sp, r7
 800b706:	b006      	add	sp, #24
 800b708:	bd80      	pop	{r7, pc}
 800b70a:	46c0      	nop			; (mov r8, r8)
 800b70c:	50000400 	.word	0x50000400
 800b710:	40020000 	.word	0x40020000

0800b714 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800b714:	b580      	push	{r7, lr}
 800b716:	b082      	sub	sp, #8
 800b718:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800b71a:	4b13      	ldr	r3, [pc, #76]	; (800b768 <MX_DMA_Init+0x54>)
 800b71c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b71e:	4b12      	ldr	r3, [pc, #72]	; (800b768 <MX_DMA_Init+0x54>)
 800b720:	2101      	movs	r1, #1
 800b722:	430a      	orrs	r2, r1
 800b724:	639a      	str	r2, [r3, #56]	; 0x38
 800b726:	4b10      	ldr	r3, [pc, #64]	; (800b768 <MX_DMA_Init+0x54>)
 800b728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b72a:	2201      	movs	r2, #1
 800b72c:	4013      	ands	r3, r2
 800b72e:	607b      	str	r3, [r7, #4]
 800b730:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, 3);
 800b732:	2103      	movs	r1, #3
 800b734:	2009      	movs	r0, #9
 800b736:	f7ff f84f 	bl	800a7d8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800b73a:	2009      	movs	r0, #9
 800b73c:	f7ff f832 	bl	800a7a4 <__NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_3_IRQn, 3);
 800b740:	2103      	movs	r1, #3
 800b742:	200a      	movs	r0, #10
 800b744:	f7ff f848 	bl	800a7d8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800b748:	200a      	movs	r0, #10
 800b74a:	f7ff f82b 	bl	800a7a4 <__NVIC_EnableIRQ>
  /* DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn, 3, 0);
 800b74e:	2200      	movs	r2, #0
 800b750:	2103      	movs	r1, #3
 800b752:	200b      	movs	r0, #11
 800b754:	f002 fc10 	bl	800df78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn);
 800b758:	200b      	movs	r0, #11
 800b75a:	f002 fc22 	bl	800dfa2 <HAL_NVIC_EnableIRQ>

}
 800b75e:	46c0      	nop			; (mov r8, r8)
 800b760:	46bd      	mov	sp, r7
 800b762:	b002      	add	sp, #8
 800b764:	bd80      	pop	{r7, pc}
 800b766:	46c0      	nop			; (mov r8, r8)
 800b768:	40021000 	.word	0x40021000

0800b76c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800b76c:	b590      	push	{r4, r7, lr}
 800b76e:	b08b      	sub	sp, #44	; 0x2c
 800b770:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b772:	2414      	movs	r4, #20
 800b774:	193b      	adds	r3, r7, r4
 800b776:	0018      	movs	r0, r3
 800b778:	2314      	movs	r3, #20
 800b77a:	001a      	movs	r2, r3
 800b77c:	2100      	movs	r1, #0
 800b77e:	f01b ffbf 	bl	8027700 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800b782:	4b8a      	ldr	r3, [pc, #552]	; (800b9ac <MX_GPIO_Init+0x240>)
 800b784:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b786:	4b89      	ldr	r3, [pc, #548]	; (800b9ac <MX_GPIO_Init+0x240>)
 800b788:	2101      	movs	r1, #1
 800b78a:	430a      	orrs	r2, r1
 800b78c:	635a      	str	r2, [r3, #52]	; 0x34
 800b78e:	4b87      	ldr	r3, [pc, #540]	; (800b9ac <MX_GPIO_Init+0x240>)
 800b790:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b792:	2201      	movs	r2, #1
 800b794:	4013      	ands	r3, r2
 800b796:	613b      	str	r3, [r7, #16]
 800b798:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800b79a:	4b84      	ldr	r3, [pc, #528]	; (800b9ac <MX_GPIO_Init+0x240>)
 800b79c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b79e:	4b83      	ldr	r3, [pc, #524]	; (800b9ac <MX_GPIO_Init+0x240>)
 800b7a0:	2104      	movs	r1, #4
 800b7a2:	430a      	orrs	r2, r1
 800b7a4:	635a      	str	r2, [r3, #52]	; 0x34
 800b7a6:	4b81      	ldr	r3, [pc, #516]	; (800b9ac <MX_GPIO_Init+0x240>)
 800b7a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7aa:	2204      	movs	r2, #4
 800b7ac:	4013      	ands	r3, r2
 800b7ae:	60fb      	str	r3, [r7, #12]
 800b7b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800b7b2:	4b7e      	ldr	r3, [pc, #504]	; (800b9ac <MX_GPIO_Init+0x240>)
 800b7b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b7b6:	4b7d      	ldr	r3, [pc, #500]	; (800b9ac <MX_GPIO_Init+0x240>)
 800b7b8:	2102      	movs	r1, #2
 800b7ba:	430a      	orrs	r2, r1
 800b7bc:	635a      	str	r2, [r3, #52]	; 0x34
 800b7be:	4b7b      	ldr	r3, [pc, #492]	; (800b9ac <MX_GPIO_Init+0x240>)
 800b7c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7c2:	2202      	movs	r2, #2
 800b7c4:	4013      	ands	r3, r2
 800b7c6:	60bb      	str	r3, [r7, #8]
 800b7c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800b7ca:	4b78      	ldr	r3, [pc, #480]	; (800b9ac <MX_GPIO_Init+0x240>)
 800b7cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b7ce:	4b77      	ldr	r3, [pc, #476]	; (800b9ac <MX_GPIO_Init+0x240>)
 800b7d0:	2108      	movs	r1, #8
 800b7d2:	430a      	orrs	r2, r1
 800b7d4:	635a      	str	r2, [r3, #52]	; 0x34
 800b7d6:	4b75      	ldr	r3, [pc, #468]	; (800b9ac <MX_GPIO_Init+0x240>)
 800b7d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7da:	2208      	movs	r2, #8
 800b7dc:	4013      	ands	r3, r2
 800b7de:	607b      	str	r3, [r7, #4]
 800b7e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_LOCK_Pin|RELAY_ON_OFF_Pin, GPIO_PIN_RESET);
 800b7e2:	2384      	movs	r3, #132	; 0x84
 800b7e4:	00db      	lsls	r3, r3, #3
 800b7e6:	4872      	ldr	r0, [pc, #456]	; (800b9b0 <MX_GPIO_Init+0x244>)
 800b7e8:	2200      	movs	r2, #0
 800b7ea:	0019      	movs	r1, r3
 800b7ec:	f003 fbe8 	bl	800efc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DB_OUT_Pin|CS_MAX7219_Pin|LED_USER_Pin, GPIO_PIN_RESET);
 800b7f0:	4970      	ldr	r1, [pc, #448]	; (800b9b4 <MX_GPIO_Init+0x248>)
 800b7f2:	4b71      	ldr	r3, [pc, #452]	; (800b9b8 <MX_GPIO_Init+0x24c>)
 800b7f4:	2200      	movs	r2, #0
 800b7f6:	0018      	movs	r0, r3
 800b7f8:	f003 fbe2 	bl	800efc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OCP_RESET_GPIO_Port, OCP_RESET_Pin, GPIO_PIN_SET);
 800b7fc:	2380      	movs	r3, #128	; 0x80
 800b7fe:	005b      	lsls	r3, r3, #1
 800b800:	486d      	ldr	r0, [pc, #436]	; (800b9b8 <MX_GPIO_Init+0x24c>)
 800b802:	2201      	movs	r2, #1
 800b804:	0019      	movs	r1, r3
 800b806:	f003 fbdb 	bl	800efc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : HighZ_Pin FLT_IN_TCPP_Pin */
  GPIO_InitStruct.Pin = HighZ_Pin|FLT_IN_TCPP_Pin;
 800b80a:	193b      	adds	r3, r7, r4
 800b80c:	2203      	movs	r2, #3
 800b80e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b810:	193b      	adds	r3, r7, r4
 800b812:	2200      	movs	r2, #0
 800b814:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b816:	193b      	adds	r3, r7, r4
 800b818:	2200      	movs	r2, #0
 800b81a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b81c:	193a      	adds	r2, r7, r4
 800b81e:	23a0      	movs	r3, #160	; 0xa0
 800b820:	05db      	lsls	r3, r3, #23
 800b822:	0011      	movs	r1, r2
 800b824:	0018      	movs	r0, r3
 800b826:	f003 fa5f 	bl	800ece8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW2_DEBUG_BTN_Pin */
  GPIO_InitStruct.Pin = SW2_DEBUG_BTN_Pin;
 800b82a:	0021      	movs	r1, r4
 800b82c:	187b      	adds	r3, r7, r1
 800b82e:	2210      	movs	r2, #16
 800b830:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800b832:	187b      	adds	r3, r7, r1
 800b834:	22c4      	movs	r2, #196	; 0xc4
 800b836:	0392      	lsls	r2, r2, #14
 800b838:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b83a:	000c      	movs	r4, r1
 800b83c:	193b      	adds	r3, r7, r4
 800b83e:	2201      	movs	r2, #1
 800b840:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SW2_DEBUG_BTN_GPIO_Port, &GPIO_InitStruct);
 800b842:	193b      	adds	r3, r7, r4
 800b844:	4a5a      	ldr	r2, [pc, #360]	; (800b9b0 <MX_GPIO_Init+0x244>)
 800b846:	0019      	movs	r1, r3
 800b848:	0010      	movs	r0, r2
 800b84a:	f003 fa4d 	bl	800ece8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_LOCK_Pin */
  GPIO_InitStruct.Pin = LED_LOCK_Pin;
 800b84e:	193b      	adds	r3, r7, r4
 800b850:	2220      	movs	r2, #32
 800b852:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b854:	193b      	adds	r3, r7, r4
 800b856:	2201      	movs	r2, #1
 800b858:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b85a:	193b      	adds	r3, r7, r4
 800b85c:	2201      	movs	r2, #1
 800b85e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b860:	193b      	adds	r3, r7, r4
 800b862:	2200      	movs	r2, #0
 800b864:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_LOCK_GPIO_Port, &GPIO_InitStruct);
 800b866:	193b      	adds	r3, r7, r4
 800b868:	4a51      	ldr	r2, [pc, #324]	; (800b9b0 <MX_GPIO_Init+0x244>)
 800b86a:	0019      	movs	r1, r3
 800b86c:	0010      	movs	r0, r2
 800b86e:	f003 fa3b 	bl	800ece8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DB_OUT_Pin LED_USER_Pin */
  GPIO_InitStruct.Pin = DB_OUT_Pin|LED_USER_Pin;
 800b872:	193b      	adds	r3, r7, r4
 800b874:	2221      	movs	r2, #33	; 0x21
 800b876:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b878:	193b      	adds	r3, r7, r4
 800b87a:	2201      	movs	r2, #1
 800b87c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b87e:	193b      	adds	r3, r7, r4
 800b880:	2201      	movs	r2, #1
 800b882:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b884:	193b      	adds	r3, r7, r4
 800b886:	2200      	movs	r2, #0
 800b888:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b88a:	193b      	adds	r3, r7, r4
 800b88c:	4a4a      	ldr	r2, [pc, #296]	; (800b9b8 <MX_GPIO_Init+0x24c>)
 800b88e:	0019      	movs	r1, r3
 800b890:	0010      	movs	r0, r2
 800b892:	f003 fa29 	bl	800ece8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW3_OFF_ON_Pin OCP_ALERT_Pin OCP_ALERT2_Pin */
  GPIO_InitStruct.Pin = SW3_OFF_ON_Pin|OCP_ALERT_Pin|OCP_ALERT2_Pin;
 800b896:	0021      	movs	r1, r4
 800b898:	187b      	adds	r3, r7, r1
 800b89a:	22c2      	movs	r2, #194	; 0xc2
 800b89c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800b89e:	187b      	adds	r3, r7, r1
 800b8a0:	2284      	movs	r2, #132	; 0x84
 800b8a2:	0392      	lsls	r2, r2, #14
 800b8a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b8a6:	187b      	adds	r3, r7, r1
 800b8a8:	2200      	movs	r2, #0
 800b8aa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b8ac:	000c      	movs	r4, r1
 800b8ae:	187b      	adds	r3, r7, r1
 800b8b0:	4a41      	ldr	r2, [pc, #260]	; (800b9b8 <MX_GPIO_Init+0x24c>)
 800b8b2:	0019      	movs	r1, r3
 800b8b4:	0010      	movs	r0, r2
 800b8b6:	f003 fa17 	bl	800ece8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW1_TOGGLE_I_V_Pin */
  GPIO_InitStruct.Pin = SW1_TOGGLE_I_V_Pin;
 800b8ba:	0021      	movs	r1, r4
 800b8bc:	187b      	adds	r3, r7, r1
 800b8be:	2204      	movs	r2, #4
 800b8c0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800b8c2:	187b      	adds	r3, r7, r1
 800b8c4:	22c4      	movs	r2, #196	; 0xc4
 800b8c6:	0392      	lsls	r2, r2, #14
 800b8c8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b8ca:	187b      	adds	r3, r7, r1
 800b8cc:	2201      	movs	r2, #1
 800b8ce:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SW1_TOGGLE_I_V_GPIO_Port, &GPIO_InitStruct);
 800b8d0:	000c      	movs	r4, r1
 800b8d2:	187b      	adds	r3, r7, r1
 800b8d4:	4a38      	ldr	r2, [pc, #224]	; (800b9b8 <MX_GPIO_Init+0x24c>)
 800b8d6:	0019      	movs	r1, r3
 800b8d8:	0010      	movs	r0, r2
 800b8da:	f003 fa05 	bl	800ece8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_MAX7219_Pin OCP_RESET_Pin */
  GPIO_InitStruct.Pin = CS_MAX7219_Pin|OCP_RESET_Pin;
 800b8de:	0021      	movs	r1, r4
 800b8e0:	187b      	adds	r3, r7, r1
 800b8e2:	2288      	movs	r2, #136	; 0x88
 800b8e4:	0152      	lsls	r2, r2, #5
 800b8e6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b8e8:	000c      	movs	r4, r1
 800b8ea:	193b      	adds	r3, r7, r4
 800b8ec:	2201      	movs	r2, #1
 800b8ee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b8f0:	193b      	adds	r3, r7, r4
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b8f6:	193b      	adds	r3, r7, r4
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b8fc:	193b      	adds	r3, r7, r4
 800b8fe:	4a2e      	ldr	r2, [pc, #184]	; (800b9b8 <MX_GPIO_Init+0x24c>)
 800b900:	0019      	movs	r1, r3
 800b902:	0010      	movs	r0, r2
 800b904:	f003 f9f0 	bl	800ece8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC_TOGGLE_UNITS_Pin */
  GPIO_InitStruct.Pin = ENC_TOGGLE_UNITS_Pin;
 800b908:	0021      	movs	r1, r4
 800b90a:	187b      	adds	r3, r7, r1
 800b90c:	2280      	movs	r2, #128	; 0x80
 800b90e:	0052      	lsls	r2, r2, #1
 800b910:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800b912:	187b      	adds	r3, r7, r1
 800b914:	22c4      	movs	r2, #196	; 0xc4
 800b916:	0392      	lsls	r2, r2, #14
 800b918:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b91a:	000c      	movs	r4, r1
 800b91c:	193b      	adds	r3, r7, r4
 800b91e:	2201      	movs	r2, #1
 800b920:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ENC_TOGGLE_UNITS_GPIO_Port, &GPIO_InitStruct);
 800b922:	193b      	adds	r3, r7, r4
 800b924:	4a25      	ldr	r2, [pc, #148]	; (800b9bc <MX_GPIO_Init+0x250>)
 800b926:	0019      	movs	r1, r3
 800b928:	0010      	movs	r0, r2
 800b92a:	f003 f9dd 	bl	800ece8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CC2_G4_Pin */
  GPIO_InitStruct.Pin = CC2_G4_Pin;
 800b92e:	193b      	adds	r3, r7, r4
 800b930:	2210      	movs	r2, #16
 800b932:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b934:	193b      	adds	r3, r7, r4
 800b936:	2200      	movs	r2, #0
 800b938:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b93a:	193b      	adds	r3, r7, r4
 800b93c:	2200      	movs	r2, #0
 800b93e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(CC2_G4_GPIO_Port, &GPIO_InitStruct);
 800b940:	193b      	adds	r3, r7, r4
 800b942:	4a1d      	ldr	r2, [pc, #116]	; (800b9b8 <MX_GPIO_Init+0x24c>)
 800b944:	0019      	movs	r1, r3
 800b946:	0010      	movs	r0, r2
 800b948:	f003 f9ce 	bl	800ece8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RELAY_ON_OFF_Pin */
  GPIO_InitStruct.Pin = RELAY_ON_OFF_Pin;
 800b94c:	0021      	movs	r1, r4
 800b94e:	187b      	adds	r3, r7, r1
 800b950:	2280      	movs	r2, #128	; 0x80
 800b952:	00d2      	lsls	r2, r2, #3
 800b954:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b956:	187b      	adds	r3, r7, r1
 800b958:	2201      	movs	r2, #1
 800b95a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b95c:	187b      	adds	r3, r7, r1
 800b95e:	2200      	movs	r2, #0
 800b960:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b962:	187b      	adds	r3, r7, r1
 800b964:	2200      	movs	r2, #0
 800b966:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(RELAY_ON_OFF_GPIO_Port, &GPIO_InitStruct);
 800b968:	187b      	adds	r3, r7, r1
 800b96a:	4a11      	ldr	r2, [pc, #68]	; (800b9b0 <MX_GPIO_Init+0x244>)
 800b96c:	0019      	movs	r1, r3
 800b96e:	0010      	movs	r0, r2
 800b970:	f003 f9ba 	bl	800ece8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 3, 0);
 800b974:	2200      	movs	r2, #0
 800b976:	2103      	movs	r1, #3
 800b978:	2005      	movs	r0, #5
 800b97a:	f002 fafd 	bl	800df78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 800b97e:	2005      	movs	r0, #5
 800b980:	f002 fb0f 	bl	800dfa2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 3, 0);
 800b984:	2200      	movs	r2, #0
 800b986:	2103      	movs	r1, #3
 800b988:	2006      	movs	r0, #6
 800b98a:	f002 faf5 	bl	800df78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 800b98e:	2006      	movs	r0, #6
 800b990:	f002 fb07 	bl	800dfa2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 3, 0);
 800b994:	2200      	movs	r2, #0
 800b996:	2103      	movs	r1, #3
 800b998:	2007      	movs	r0, #7
 800b99a:	f002 faed 	bl	800df78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800b99e:	2007      	movs	r0, #7
 800b9a0:	f002 faff 	bl	800dfa2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800b9a4:	46c0      	nop			; (mov r8, r8)
 800b9a6:	46bd      	mov	sp, r7
 800b9a8:	b00b      	add	sp, #44	; 0x2c
 800b9aa:	bd90      	pop	{r4, r7, pc}
 800b9ac:	40021000 	.word	0x40021000
 800b9b0:	50000800 	.word	0x50000800
 800b9b4:	00001021 	.word	0x00001021
 800b9b8:	50000400 	.word	0x50000400
 800b9bc:	50000c00 	.word	0x50000c00

0800b9c0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800b9c0:	b580      	push	{r7, lr}
 800b9c2:	b082      	sub	sp, #8
 800b9c4:	af00      	add	r7, sp, #0
 800b9c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800b9c8:	2001      	movs	r0, #1
 800b9ca:	f00f fb9b 	bl	801b104 <osDelay>
    app_loop();
 800b9ce:	f7fc feed 	bl	80087ac <app_loop>
    osDelay(1);
 800b9d2:	e7f9      	b.n	800b9c8 <StartDefaultTask+0x8>

0800b9d4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b9d4:	b580      	push	{r7, lr}
 800b9d6:	b082      	sub	sp, #8
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	4a06      	ldr	r2, [pc, #24]	; (800b9fc <HAL_TIM_PeriodElapsedCallback+0x28>)
 800b9e2:	4293      	cmp	r3, r2
 800b9e4:	d101      	bne.n	800b9ea <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800b9e6:	f000 fc99 	bl	800c31c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  USBPD_DPM_TimerCounter(); //related to PD device manager
 800b9ea:	f012 f9c3 	bl	801dd74 <USBPD_DPM_TimerCounter>
  GUI_TimerCounter(); //updating a graphical user interface (GUI) based on timer events.
 800b9ee:	f016 ffa9 	bl	8022944 <GUI_TimerCounter>
  /* USER CODE END Callback 1 */
}
 800b9f2:	46c0      	nop			; (mov r8, r8)
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	b002      	add	sp, #8
 800b9f8:	bd80      	pop	{r7, pc}
 800b9fa:	46c0      	nop			; (mov r8, r8)
 800b9fc:	40001000 	.word	0x40001000

0800ba00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800ba00:	b580      	push	{r7, lr}
 800ba02:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800ba04:	b672      	cpsid	i
}
 800ba06:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800ba08:	e7fe      	b.n	800ba08 <Error_Handler+0x8>
	...

0800ba0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	b082      	sub	sp, #8
 800ba10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ba12:	4b15      	ldr	r3, [pc, #84]	; (800ba68 <HAL_MspInit+0x5c>)
 800ba14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ba16:	4b14      	ldr	r3, [pc, #80]	; (800ba68 <HAL_MspInit+0x5c>)
 800ba18:	2101      	movs	r1, #1
 800ba1a:	430a      	orrs	r2, r1
 800ba1c:	641a      	str	r2, [r3, #64]	; 0x40
 800ba1e:	4b12      	ldr	r3, [pc, #72]	; (800ba68 <HAL_MspInit+0x5c>)
 800ba20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba22:	2201      	movs	r2, #1
 800ba24:	4013      	ands	r3, r2
 800ba26:	607b      	str	r3, [r7, #4]
 800ba28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800ba2a:	4b0f      	ldr	r3, [pc, #60]	; (800ba68 <HAL_MspInit+0x5c>)
 800ba2c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ba2e:	4b0e      	ldr	r3, [pc, #56]	; (800ba68 <HAL_MspInit+0x5c>)
 800ba30:	2180      	movs	r1, #128	; 0x80
 800ba32:	0549      	lsls	r1, r1, #21
 800ba34:	430a      	orrs	r2, r1
 800ba36:	63da      	str	r2, [r3, #60]	; 0x3c
 800ba38:	4b0b      	ldr	r3, [pc, #44]	; (800ba68 <HAL_MspInit+0x5c>)
 800ba3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ba3c:	2380      	movs	r3, #128	; 0x80
 800ba3e:	055b      	lsls	r3, r3, #21
 800ba40:	4013      	ands	r3, r2
 800ba42:	603b      	str	r3, [r7, #0]
 800ba44:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 800ba46:	2302      	movs	r3, #2
 800ba48:	425b      	negs	r3, r3
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	2103      	movs	r1, #3
 800ba4e:	0018      	movs	r0, r3
 800ba50:	f002 fa92 	bl	800df78 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800ba54:	23c0      	movs	r3, #192	; 0xc0
 800ba56:	00db      	lsls	r3, r3, #3
 800ba58:	0018      	movs	r0, r3
 800ba5a:	f000 fc9f 	bl	800c39c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800ba5e:	46c0      	nop			; (mov r8, r8)
 800ba60:	46bd      	mov	sp, r7
 800ba62:	b002      	add	sp, #8
 800ba64:	bd80      	pop	{r7, pc}
 800ba66:	46c0      	nop			; (mov r8, r8)
 800ba68:	40021000 	.word	0x40021000

0800ba6c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800ba6c:	b590      	push	{r4, r7, lr}
 800ba6e:	b08b      	sub	sp, #44	; 0x2c
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ba74:	2414      	movs	r4, #20
 800ba76:	193b      	adds	r3, r7, r4
 800ba78:	0018      	movs	r0, r3
 800ba7a:	2314      	movs	r3, #20
 800ba7c:	001a      	movs	r2, r3
 800ba7e:	2100      	movs	r1, #0
 800ba80:	f01b fe3e 	bl	8027700 <memset>
  if(hadc->Instance==ADC1)
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	4a31      	ldr	r2, [pc, #196]	; (800bb50 <HAL_ADC_MspInit+0xe4>)
 800ba8a:	4293      	cmp	r3, r2
 800ba8c:	d15c      	bne.n	800bb48 <HAL_ADC_MspInit+0xdc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800ba8e:	4b31      	ldr	r3, [pc, #196]	; (800bb54 <HAL_ADC_MspInit+0xe8>)
 800ba90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ba92:	4b30      	ldr	r3, [pc, #192]	; (800bb54 <HAL_ADC_MspInit+0xe8>)
 800ba94:	2180      	movs	r1, #128	; 0x80
 800ba96:	0349      	lsls	r1, r1, #13
 800ba98:	430a      	orrs	r2, r1
 800ba9a:	641a      	str	r2, [r3, #64]	; 0x40
 800ba9c:	4b2d      	ldr	r3, [pc, #180]	; (800bb54 <HAL_ADC_MspInit+0xe8>)
 800ba9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800baa0:	2380      	movs	r3, #128	; 0x80
 800baa2:	035b      	lsls	r3, r3, #13
 800baa4:	4013      	ands	r3, r2
 800baa6:	613b      	str	r3, [r7, #16]
 800baa8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800baaa:	4b2a      	ldr	r3, [pc, #168]	; (800bb54 <HAL_ADC_MspInit+0xe8>)
 800baac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800baae:	4b29      	ldr	r3, [pc, #164]	; (800bb54 <HAL_ADC_MspInit+0xe8>)
 800bab0:	2101      	movs	r1, #1
 800bab2:	430a      	orrs	r2, r1
 800bab4:	635a      	str	r2, [r3, #52]	; 0x34
 800bab6:	4b27      	ldr	r3, [pc, #156]	; (800bb54 <HAL_ADC_MspInit+0xe8>)
 800bab8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800baba:	2201      	movs	r2, #1
 800babc:	4013      	ands	r3, r2
 800babe:	60fb      	str	r3, [r7, #12]
 800bac0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = VSENSE_Pin|OCP_ADC_I_Pin|ISENSE_Pin;
 800bac2:	193b      	adds	r3, r7, r4
 800bac4:	22e0      	movs	r2, #224	; 0xe0
 800bac6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bac8:	193b      	adds	r3, r7, r4
 800baca:	2203      	movs	r2, #3
 800bacc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bace:	193b      	adds	r3, r7, r4
 800bad0:	2200      	movs	r2, #0
 800bad2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bad4:	193a      	adds	r2, r7, r4
 800bad6:	23a0      	movs	r3, #160	; 0xa0
 800bad8:	05db      	lsls	r3, r3, #23
 800bada:	0011      	movs	r1, r2
 800badc:	0018      	movs	r0, r3
 800bade:	f003 f903 	bl	800ece8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel4;
 800bae2:	4b1d      	ldr	r3, [pc, #116]	; (800bb58 <HAL_ADC_MspInit+0xec>)
 800bae4:	4a1d      	ldr	r2, [pc, #116]	; (800bb5c <HAL_ADC_MspInit+0xf0>)
 800bae6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800bae8:	4b1b      	ldr	r3, [pc, #108]	; (800bb58 <HAL_ADC_MspInit+0xec>)
 800baea:	2205      	movs	r2, #5
 800baec:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800baee:	4b1a      	ldr	r3, [pc, #104]	; (800bb58 <HAL_ADC_MspInit+0xec>)
 800baf0:	2200      	movs	r2, #0
 800baf2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800baf4:	4b18      	ldr	r3, [pc, #96]	; (800bb58 <HAL_ADC_MspInit+0xec>)
 800baf6:	2200      	movs	r2, #0
 800baf8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800bafa:	4b17      	ldr	r3, [pc, #92]	; (800bb58 <HAL_ADC_MspInit+0xec>)
 800bafc:	2280      	movs	r2, #128	; 0x80
 800bafe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800bb00:	4b15      	ldr	r3, [pc, #84]	; (800bb58 <HAL_ADC_MspInit+0xec>)
 800bb02:	2280      	movs	r2, #128	; 0x80
 800bb04:	0052      	lsls	r2, r2, #1
 800bb06:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800bb08:	4b13      	ldr	r3, [pc, #76]	; (800bb58 <HAL_ADC_MspInit+0xec>)
 800bb0a:	2280      	movs	r2, #128	; 0x80
 800bb0c:	00d2      	lsls	r2, r2, #3
 800bb0e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800bb10:	4b11      	ldr	r3, [pc, #68]	; (800bb58 <HAL_ADC_MspInit+0xec>)
 800bb12:	2220      	movs	r2, #32
 800bb14:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800bb16:	4b10      	ldr	r3, [pc, #64]	; (800bb58 <HAL_ADC_MspInit+0xec>)
 800bb18:	2200      	movs	r2, #0
 800bb1a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800bb1c:	4b0e      	ldr	r3, [pc, #56]	; (800bb58 <HAL_ADC_MspInit+0xec>)
 800bb1e:	0018      	movs	r0, r3
 800bb20:	f002 fc90 	bl	800e444 <HAL_DMA_Init>
 800bb24:	1e03      	subs	r3, r0, #0
 800bb26:	d001      	beq.n	800bb2c <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 800bb28:	f7ff ff6a 	bl	800ba00 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	4a0a      	ldr	r2, [pc, #40]	; (800bb58 <HAL_ADC_MspInit+0xec>)
 800bb30:	651a      	str	r2, [r3, #80]	; 0x50
 800bb32:	4b09      	ldr	r3, [pc, #36]	; (800bb58 <HAL_ADC_MspInit+0xec>)
 800bb34:	687a      	ldr	r2, [r7, #4]
 800bb36:	629a      	str	r2, [r3, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 3, 0);
 800bb38:	2200      	movs	r2, #0
 800bb3a:	2103      	movs	r1, #3
 800bb3c:	200c      	movs	r0, #12
 800bb3e:	f002 fa1b 	bl	800df78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 800bb42:	200c      	movs	r0, #12
 800bb44:	f002 fa2d 	bl	800dfa2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800bb48:	46c0      	nop			; (mov r8, r8)
 800bb4a:	46bd      	mov	sp, r7
 800bb4c:	b00b      	add	sp, #44	; 0x2c
 800bb4e:	bd90      	pop	{r4, r7, pc}
 800bb50:	40012400 	.word	0x40012400
 800bb54:	40021000 	.word	0x40021000
 800bb58:	2000081c 	.word	0x2000081c
 800bb5c:	40020044 	.word	0x40020044

0800bb60 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800bb60:	b590      	push	{r4, r7, lr}
 800bb62:	b08b      	sub	sp, #44	; 0x2c
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bb68:	2414      	movs	r4, #20
 800bb6a:	193b      	adds	r3, r7, r4
 800bb6c:	0018      	movs	r0, r3
 800bb6e:	2314      	movs	r3, #20
 800bb70:	001a      	movs	r2, r3
 800bb72:	2100      	movs	r1, #0
 800bb74:	f01b fdc4 	bl	8027700 <memset>
  if(hdac->Instance==DAC1)
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	4a1c      	ldr	r2, [pc, #112]	; (800bbf0 <HAL_DAC_MspInit+0x90>)
 800bb7e:	4293      	cmp	r3, r2
 800bb80:	d131      	bne.n	800bbe6 <HAL_DAC_MspInit+0x86>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800bb82:	4b1c      	ldr	r3, [pc, #112]	; (800bbf4 <HAL_DAC_MspInit+0x94>)
 800bb84:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bb86:	4b1b      	ldr	r3, [pc, #108]	; (800bbf4 <HAL_DAC_MspInit+0x94>)
 800bb88:	2180      	movs	r1, #128	; 0x80
 800bb8a:	0589      	lsls	r1, r1, #22
 800bb8c:	430a      	orrs	r2, r1
 800bb8e:	63da      	str	r2, [r3, #60]	; 0x3c
 800bb90:	4b18      	ldr	r3, [pc, #96]	; (800bbf4 <HAL_DAC_MspInit+0x94>)
 800bb92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bb94:	2380      	movs	r3, #128	; 0x80
 800bb96:	059b      	lsls	r3, r3, #22
 800bb98:	4013      	ands	r3, r2
 800bb9a:	613b      	str	r3, [r7, #16]
 800bb9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bb9e:	4b15      	ldr	r3, [pc, #84]	; (800bbf4 <HAL_DAC_MspInit+0x94>)
 800bba0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bba2:	4b14      	ldr	r3, [pc, #80]	; (800bbf4 <HAL_DAC_MspInit+0x94>)
 800bba4:	2101      	movs	r1, #1
 800bba6:	430a      	orrs	r2, r1
 800bba8:	635a      	str	r2, [r3, #52]	; 0x34
 800bbaa:	4b12      	ldr	r3, [pc, #72]	; (800bbf4 <HAL_DAC_MspInit+0x94>)
 800bbac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bbae:	2201      	movs	r2, #1
 800bbb0:	4013      	ands	r3, r2
 800bbb2:	60fb      	str	r3, [r7, #12]
 800bbb4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = OCP_DAC_LIMIT_Pin;
 800bbb6:	193b      	adds	r3, r7, r4
 800bbb8:	2210      	movs	r2, #16
 800bbba:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bbbc:	193b      	adds	r3, r7, r4
 800bbbe:	2203      	movs	r2, #3
 800bbc0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bbc2:	193b      	adds	r3, r7, r4
 800bbc4:	2200      	movs	r2, #0
 800bbc6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(OCP_DAC_LIMIT_GPIO_Port, &GPIO_InitStruct);
 800bbc8:	193a      	adds	r2, r7, r4
 800bbca:	23a0      	movs	r3, #160	; 0xa0
 800bbcc:	05db      	lsls	r3, r3, #23
 800bbce:	0011      	movs	r1, r2
 800bbd0:	0018      	movs	r0, r3
 800bbd2:	f003 f889 	bl	800ece8 <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 3, 0);
 800bbd6:	2200      	movs	r2, #0
 800bbd8:	2103      	movs	r1, #3
 800bbda:	2011      	movs	r0, #17
 800bbdc:	f002 f9cc 	bl	800df78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 800bbe0:	2011      	movs	r0, #17
 800bbe2:	f002 f9de 	bl	800dfa2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 800bbe6:	46c0      	nop			; (mov r8, r8)
 800bbe8:	46bd      	mov	sp, r7
 800bbea:	b00b      	add	sp, #44	; 0x2c
 800bbec:	bd90      	pop	{r4, r7, pc}
 800bbee:	46c0      	nop			; (mov r8, r8)
 800bbf0:	40007400 	.word	0x40007400
 800bbf4:	40021000 	.word	0x40021000

0800bbf8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800bbf8:	b590      	push	{r4, r7, lr}
 800bbfa:	b08b      	sub	sp, #44	; 0x2c
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bc00:	2414      	movs	r4, #20
 800bc02:	193b      	adds	r3, r7, r4
 800bc04:	0018      	movs	r0, r3
 800bc06:	2314      	movs	r3, #20
 800bc08:	001a      	movs	r2, r3
 800bc0a:	2100      	movs	r1, #0
 800bc0c:	f01b fd78 	bl	8027700 <memset>
  if(hspi->Instance==SPI2)
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	4a1b      	ldr	r2, [pc, #108]	; (800bc84 <HAL_SPI_MspInit+0x8c>)
 800bc16:	4293      	cmp	r3, r2
 800bc18:	d130      	bne.n	800bc7c <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800bc1a:	4b1b      	ldr	r3, [pc, #108]	; (800bc88 <HAL_SPI_MspInit+0x90>)
 800bc1c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bc1e:	4b1a      	ldr	r3, [pc, #104]	; (800bc88 <HAL_SPI_MspInit+0x90>)
 800bc20:	2180      	movs	r1, #128	; 0x80
 800bc22:	01c9      	lsls	r1, r1, #7
 800bc24:	430a      	orrs	r2, r1
 800bc26:	63da      	str	r2, [r3, #60]	; 0x3c
 800bc28:	4b17      	ldr	r3, [pc, #92]	; (800bc88 <HAL_SPI_MspInit+0x90>)
 800bc2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bc2c:	2380      	movs	r3, #128	; 0x80
 800bc2e:	01db      	lsls	r3, r3, #7
 800bc30:	4013      	ands	r3, r2
 800bc32:	613b      	str	r3, [r7, #16]
 800bc34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800bc36:	4b14      	ldr	r3, [pc, #80]	; (800bc88 <HAL_SPI_MspInit+0x90>)
 800bc38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bc3a:	4b13      	ldr	r3, [pc, #76]	; (800bc88 <HAL_SPI_MspInit+0x90>)
 800bc3c:	2102      	movs	r1, #2
 800bc3e:	430a      	orrs	r2, r1
 800bc40:	635a      	str	r2, [r3, #52]	; 0x34
 800bc42:	4b11      	ldr	r3, [pc, #68]	; (800bc88 <HAL_SPI_MspInit+0x90>)
 800bc44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc46:	2202      	movs	r2, #2
 800bc48:	4013      	ands	r3, r2
 800bc4a:	60fb      	str	r3, [r7, #12]
 800bc4c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB11     ------> SPI2_MOSI
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800bc4e:	193b      	adds	r3, r7, r4
 800bc50:	22a0      	movs	r2, #160	; 0xa0
 800bc52:	0192      	lsls	r2, r2, #6
 800bc54:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bc56:	0021      	movs	r1, r4
 800bc58:	187b      	adds	r3, r7, r1
 800bc5a:	2202      	movs	r2, #2
 800bc5c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc5e:	187b      	adds	r3, r7, r1
 800bc60:	2200      	movs	r2, #0
 800bc62:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bc64:	187b      	adds	r3, r7, r1
 800bc66:	2200      	movs	r2, #0
 800bc68:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800bc6a:	187b      	adds	r3, r7, r1
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bc70:	187b      	adds	r3, r7, r1
 800bc72:	4a06      	ldr	r2, [pc, #24]	; (800bc8c <HAL_SPI_MspInit+0x94>)
 800bc74:	0019      	movs	r1, r3
 800bc76:	0010      	movs	r0, r2
 800bc78:	f003 f836 	bl	800ece8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800bc7c:	46c0      	nop			; (mov r8, r8)
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	b00b      	add	sp, #44	; 0x2c
 800bc82:	bd90      	pop	{r4, r7, pc}
 800bc84:	40003800 	.word	0x40003800
 800bc88:	40021000 	.word	0x40021000
 800bc8c:	50000400 	.word	0x50000400

0800bc90 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800bc90:	b590      	push	{r4, r7, lr}
 800bc92:	b08b      	sub	sp, #44	; 0x2c
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bc98:	2414      	movs	r4, #20
 800bc9a:	193b      	adds	r3, r7, r4
 800bc9c:	0018      	movs	r0, r3
 800bc9e:	2314      	movs	r3, #20
 800bca0:	001a      	movs	r2, r3
 800bca2:	2100      	movs	r1, #0
 800bca4:	f01b fd2c 	bl	8027700 <memset>
  if(htim_encoder->Instance==TIM3)
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	4a1e      	ldr	r2, [pc, #120]	; (800bd28 <HAL_TIM_Encoder_MspInit+0x98>)
 800bcae:	4293      	cmp	r3, r2
 800bcb0:	d135      	bne.n	800bd1e <HAL_TIM_Encoder_MspInit+0x8e>
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */

    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800bcb2:	4b1e      	ldr	r3, [pc, #120]	; (800bd2c <HAL_TIM_Encoder_MspInit+0x9c>)
 800bcb4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bcb6:	4b1d      	ldr	r3, [pc, #116]	; (800bd2c <HAL_TIM_Encoder_MspInit+0x9c>)
 800bcb8:	2102      	movs	r1, #2
 800bcba:	430a      	orrs	r2, r1
 800bcbc:	63da      	str	r2, [r3, #60]	; 0x3c
 800bcbe:	4b1b      	ldr	r3, [pc, #108]	; (800bd2c <HAL_TIM_Encoder_MspInit+0x9c>)
 800bcc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bcc2:	2202      	movs	r2, #2
 800bcc4:	4013      	ands	r3, r2
 800bcc6:	613b      	str	r3, [r7, #16]
 800bcc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800bcca:	4b18      	ldr	r3, [pc, #96]	; (800bd2c <HAL_TIM_Encoder_MspInit+0x9c>)
 800bccc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bcce:	4b17      	ldr	r3, [pc, #92]	; (800bd2c <HAL_TIM_Encoder_MspInit+0x9c>)
 800bcd0:	2104      	movs	r1, #4
 800bcd2:	430a      	orrs	r2, r1
 800bcd4:	635a      	str	r2, [r3, #52]	; 0x34
 800bcd6:	4b15      	ldr	r3, [pc, #84]	; (800bd2c <HAL_TIM_Encoder_MspInit+0x9c>)
 800bcd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bcda:	2204      	movs	r2, #4
 800bcdc:	4013      	ands	r3, r2
 800bcde:	60fb      	str	r3, [r7, #12]
 800bce0:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC_TIM3_CH1_Pin|ENC_TIM3_CH2_Pin;
 800bce2:	0021      	movs	r1, r4
 800bce4:	187b      	adds	r3, r7, r1
 800bce6:	22c0      	movs	r2, #192	; 0xc0
 800bce8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bcea:	187b      	adds	r3, r7, r1
 800bcec:	2202      	movs	r2, #2
 800bcee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bcf0:	187b      	adds	r3, r7, r1
 800bcf2:	2200      	movs	r2, #0
 800bcf4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bcf6:	187b      	adds	r3, r7, r1
 800bcf8:	2200      	movs	r2, #0
 800bcfa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 800bcfc:	187b      	adds	r3, r7, r1
 800bcfe:	2201      	movs	r2, #1
 800bd00:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bd02:	187b      	adds	r3, r7, r1
 800bd04:	4a0a      	ldr	r2, [pc, #40]	; (800bd30 <HAL_TIM_Encoder_MspInit+0xa0>)
 800bd06:	0019      	movs	r1, r3
 800bd08:	0010      	movs	r0, r2
 800bd0a:	f002 ffed 	bl	800ece8 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_TIM4_IRQn, 3, 0);
 800bd0e:	2200      	movs	r2, #0
 800bd10:	2103      	movs	r1, #3
 800bd12:	2010      	movs	r0, #16
 800bd14:	f002 f930 	bl	800df78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_TIM4_IRQn);
 800bd18:	2010      	movs	r0, #16
 800bd1a:	f002 f942 	bl	800dfa2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800bd1e:	46c0      	nop			; (mov r8, r8)
 800bd20:	46bd      	mov	sp, r7
 800bd22:	b00b      	add	sp, #44	; 0x2c
 800bd24:	bd90      	pop	{r4, r7, pc}
 800bd26:	46c0      	nop			; (mov r8, r8)
 800bd28:	40000400 	.word	0x40000400
 800bd2c:	40021000 	.word	0x40021000
 800bd30:	50000800 	.word	0x50000800

0800bd34 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800bd34:	b580      	push	{r7, lr}
 800bd36:	b084      	sub	sp, #16
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	4a0d      	ldr	r2, [pc, #52]	; (800bd78 <HAL_TIM_Base_MspInit+0x44>)
 800bd42:	4293      	cmp	r3, r2
 800bd44:	d113      	bne.n	800bd6e <HAL_TIM_Base_MspInit+0x3a>
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */

    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800bd46:	4b0d      	ldr	r3, [pc, #52]	; (800bd7c <HAL_TIM_Base_MspInit+0x48>)
 800bd48:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bd4a:	4b0c      	ldr	r3, [pc, #48]	; (800bd7c <HAL_TIM_Base_MspInit+0x48>)
 800bd4c:	2104      	movs	r1, #4
 800bd4e:	430a      	orrs	r2, r1
 800bd50:	63da      	str	r2, [r3, #60]	; 0x3c
 800bd52:	4b0a      	ldr	r3, [pc, #40]	; (800bd7c <HAL_TIM_Base_MspInit+0x48>)
 800bd54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bd56:	2204      	movs	r2, #4
 800bd58:	4013      	ands	r3, r2
 800bd5a:	60fb      	str	r3, [r7, #12]
 800bd5c:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_TIM4_IRQn, 3, 0);
 800bd5e:	2200      	movs	r2, #0
 800bd60:	2103      	movs	r1, #3
 800bd62:	2010      	movs	r0, #16
 800bd64:	f002 f908 	bl	800df78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_TIM4_IRQn);
 800bd68:	2010      	movs	r0, #16
 800bd6a:	f002 f91a 	bl	800dfa2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800bd6e:	46c0      	nop			; (mov r8, r8)
 800bd70:	46bd      	mov	sp, r7
 800bd72:	b004      	add	sp, #16
 800bd74:	bd80      	pop	{r7, pc}
 800bd76:	46c0      	nop			; (mov r8, r8)
 800bd78:	40000800 	.word	0x40000800
 800bd7c:	40021000 	.word	0x40021000

0800bd80 <HAL_TIM_OnePulse_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_onepulse: TIM_OnePulse handle pointer
* @retval None
*/
void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef* htim_onepulse)
{
 800bd80:	b590      	push	{r4, r7, lr}
 800bd82:	b097      	sub	sp, #92	; 0x5c
 800bd84:	af00      	add	r7, sp, #0
 800bd86:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800bd88:	240c      	movs	r4, #12
 800bd8a:	193b      	adds	r3, r7, r4
 800bd8c:	0018      	movs	r0, r3
 800bd8e:	234c      	movs	r3, #76	; 0x4c
 800bd90:	001a      	movs	r2, r3
 800bd92:	2100      	movs	r1, #0
 800bd94:	f01b fcb4 	bl	8027700 <memset>
  if(htim_onepulse->Instance==TIM15)
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	4a15      	ldr	r2, [pc, #84]	; (800bdf4 <HAL_TIM_OnePulse_MspInit+0x74>)
 800bd9e:	4293      	cmp	r3, r2
 800bda0:	d124      	bne.n	800bdec <HAL_TIM_OnePulse_MspInit+0x6c>

  /* USER CODE END TIM15_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM15;
 800bda2:	193b      	adds	r3, r7, r4
 800bda4:	2280      	movs	r2, #128	; 0x80
 800bda6:	03d2      	lsls	r2, r2, #15
 800bda8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim15ClockSelection = RCC_TIM15CLKSOURCE_PCLK1;
 800bdaa:	193b      	adds	r3, r7, r4
 800bdac:	2200      	movs	r2, #0
 800bdae:	63da      	str	r2, [r3, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800bdb0:	193b      	adds	r3, r7, r4
 800bdb2:	0018      	movs	r0, r3
 800bdb4:	f005 fc68 	bl	8011688 <HAL_RCCEx_PeriphCLKConfig>
 800bdb8:	1e03      	subs	r3, r0, #0
 800bdba:	d001      	beq.n	800bdc0 <HAL_TIM_OnePulse_MspInit+0x40>
    {
      Error_Handler();
 800bdbc:	f7ff fe20 	bl	800ba00 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 800bdc0:	4b0d      	ldr	r3, [pc, #52]	; (800bdf8 <HAL_TIM_OnePulse_MspInit+0x78>)
 800bdc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800bdc4:	4b0c      	ldr	r3, [pc, #48]	; (800bdf8 <HAL_TIM_OnePulse_MspInit+0x78>)
 800bdc6:	2180      	movs	r1, #128	; 0x80
 800bdc8:	0249      	lsls	r1, r1, #9
 800bdca:	430a      	orrs	r2, r1
 800bdcc:	641a      	str	r2, [r3, #64]	; 0x40
 800bdce:	4b0a      	ldr	r3, [pc, #40]	; (800bdf8 <HAL_TIM_OnePulse_MspInit+0x78>)
 800bdd0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800bdd2:	2380      	movs	r3, #128	; 0x80
 800bdd4:	025b      	lsls	r3, r3, #9
 800bdd6:	4013      	ands	r3, r2
 800bdd8:	60bb      	str	r3, [r7, #8]
 800bdda:	68bb      	ldr	r3, [r7, #8]
    /* TIM15 interrupt Init */
    HAL_NVIC_SetPriority(TIM15_IRQn, 3, 0);
 800bddc:	2200      	movs	r2, #0
 800bdde:	2103      	movs	r1, #3
 800bde0:	2014      	movs	r0, #20
 800bde2:	f002 f8c9 	bl	800df78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM15_IRQn);
 800bde6:	2014      	movs	r0, #20
 800bde8:	f002 f8db 	bl	800dfa2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 800bdec:	46c0      	nop			; (mov r8, r8)
 800bdee:	46bd      	mov	sp, r7
 800bdf0:	b017      	add	sp, #92	; 0x5c
 800bdf2:	bd90      	pop	{r4, r7, pc}
 800bdf4:	40014000 	.word	0x40014000
 800bdf8:	40021000 	.word	0x40021000

0800bdfc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800bdfc:	b5b0      	push	{r4, r5, r7, lr}
 800bdfe:	b08c      	sub	sp, #48	; 0x30
 800be00:	af00      	add	r7, sp, #0
 800be02:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 800be04:	232b      	movs	r3, #43	; 0x2b
 800be06:	18fb      	adds	r3, r7, r3
 800be08:	2200      	movs	r2, #0
 800be0a:	701a      	strb	r2, [r3, #0]

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800be0c:	4b37      	ldr	r3, [pc, #220]	; (800beec <HAL_InitTick+0xf0>)
 800be0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800be10:	4b36      	ldr	r3, [pc, #216]	; (800beec <HAL_InitTick+0xf0>)
 800be12:	2110      	movs	r1, #16
 800be14:	430a      	orrs	r2, r1
 800be16:	63da      	str	r2, [r3, #60]	; 0x3c
 800be18:	4b34      	ldr	r3, [pc, #208]	; (800beec <HAL_InitTick+0xf0>)
 800be1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be1c:	2210      	movs	r2, #16
 800be1e:	4013      	ands	r3, r2
 800be20:	60bb      	str	r3, [r7, #8]
 800be22:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800be24:	230c      	movs	r3, #12
 800be26:	18fa      	adds	r2, r7, r3
 800be28:	2410      	movs	r4, #16
 800be2a:	193b      	adds	r3, r7, r4
 800be2c:	0011      	movs	r1, r2
 800be2e:	0018      	movs	r0, r3
 800be30:	f005 fc00 	bl	8011634 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800be34:	193b      	adds	r3, r7, r4
 800be36:	68db      	ldr	r3, [r3, #12]
 800be38:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800be3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d104      	bne.n	800be4a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800be40:	f005 fbe2 	bl	8011608 <HAL_RCC_GetPCLK1Freq>
 800be44:	0003      	movs	r3, r0
 800be46:	62fb      	str	r3, [r7, #44]	; 0x2c
 800be48:	e004      	b.n	800be54 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800be4a:	f005 fbdd 	bl	8011608 <HAL_RCC_GetPCLK1Freq>
 800be4e:	0003      	movs	r3, r0
 800be50:	005b      	lsls	r3, r3, #1
 800be52:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800be54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be56:	4926      	ldr	r1, [pc, #152]	; (800bef0 <HAL_InitTick+0xf4>)
 800be58:	0018      	movs	r0, r3
 800be5a:	f7fa f9dd 	bl	8006218 <__udivsi3>
 800be5e:	0003      	movs	r3, r0
 800be60:	3b01      	subs	r3, #1
 800be62:	623b      	str	r3, [r7, #32]

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800be64:	4b23      	ldr	r3, [pc, #140]	; (800bef4 <HAL_InitTick+0xf8>)
 800be66:	4a24      	ldr	r2, [pc, #144]	; (800bef8 <HAL_InitTick+0xfc>)
 800be68:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800be6a:	4b22      	ldr	r3, [pc, #136]	; (800bef4 <HAL_InitTick+0xf8>)
 800be6c:	4a23      	ldr	r2, [pc, #140]	; (800befc <HAL_InitTick+0x100>)
 800be6e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800be70:	4b20      	ldr	r3, [pc, #128]	; (800bef4 <HAL_InitTick+0xf8>)
 800be72:	6a3a      	ldr	r2, [r7, #32]
 800be74:	605a      	str	r2, [r3, #4]
  htim6.Init.ClockDivision = 0;
 800be76:	4b1f      	ldr	r3, [pc, #124]	; (800bef4 <HAL_InitTick+0xf8>)
 800be78:	2200      	movs	r2, #0
 800be7a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800be7c:	4b1d      	ldr	r3, [pc, #116]	; (800bef4 <HAL_InitTick+0xf8>)
 800be7e:	2200      	movs	r2, #0
 800be80:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800be82:	4b1c      	ldr	r3, [pc, #112]	; (800bef4 <HAL_InitTick+0xf8>)
 800be84:	2200      	movs	r2, #0
 800be86:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800be88:	252b      	movs	r5, #43	; 0x2b
 800be8a:	197c      	adds	r4, r7, r5
 800be8c:	4b19      	ldr	r3, [pc, #100]	; (800bef4 <HAL_InitTick+0xf8>)
 800be8e:	0018      	movs	r0, r3
 800be90:	f006 f9c4 	bl	801221c <HAL_TIM_Base_Init>
 800be94:	0003      	movs	r3, r0
 800be96:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 800be98:	197b      	adds	r3, r7, r5
 800be9a:	781b      	ldrb	r3, [r3, #0]
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d11e      	bne.n	800bede <HAL_InitTick+0xe2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800bea0:	197c      	adds	r4, r7, r5
 800bea2:	4b14      	ldr	r3, [pc, #80]	; (800bef4 <HAL_InitTick+0xf8>)
 800bea4:	0018      	movs	r0, r3
 800bea6:	f006 fa6b 	bl	8012380 <HAL_TIM_Base_Start_IT>
 800beaa:	0003      	movs	r3, r0
 800beac:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 800beae:	197b      	adds	r3, r7, r5
 800beb0:	781b      	ldrb	r3, [r3, #0]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d113      	bne.n	800bede <HAL_InitTick+0xe2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 800beb6:	2011      	movs	r0, #17
 800beb8:	f002 f873 	bl	800dfa2 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	2b03      	cmp	r3, #3
 800bec0:	d809      	bhi.n	800bed6 <HAL_InitTick+0xda>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, TickPriority, 0U);
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	2200      	movs	r2, #0
 800bec6:	0019      	movs	r1, r3
 800bec8:	2011      	movs	r0, #17
 800beca:	f002 f855 	bl	800df78 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800bece:	4b0c      	ldr	r3, [pc, #48]	; (800bf00 <HAL_InitTick+0x104>)
 800bed0:	687a      	ldr	r2, [r7, #4]
 800bed2:	601a      	str	r2, [r3, #0]
 800bed4:	e003      	b.n	800bede <HAL_InitTick+0xe2>
      }
      else
      {
        status = HAL_ERROR;
 800bed6:	232b      	movs	r3, #43	; 0x2b
 800bed8:	18fb      	adds	r3, r7, r3
 800beda:	2201      	movs	r2, #1
 800bedc:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 800bede:	232b      	movs	r3, #43	; 0x2b
 800bee0:	18fb      	adds	r3, r7, r3
 800bee2:	781b      	ldrb	r3, [r3, #0]
}
 800bee4:	0018      	movs	r0, r3
 800bee6:	46bd      	mov	sp, r7
 800bee8:	b00c      	add	sp, #48	; 0x30
 800beea:	bdb0      	pop	{r4, r5, r7, pc}
 800beec:	40021000 	.word	0x40021000
 800bef0:	000f4240 	.word	0x000f4240
 800bef4:	200009dc 	.word	0x200009dc
 800bef8:	40001000 	.word	0x40001000
 800befc:	000003e7 	.word	0x000003e7
 800bf00:	2000010c 	.word	0x2000010c

0800bf04 <LL_TIM_ClearFlag_UPDATE>:
{
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b082      	sub	sp, #8
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	2202      	movs	r2, #2
 800bf10:	4252      	negs	r2, r2
 800bf12:	611a      	str	r2, [r3, #16]
}
 800bf14:	46c0      	nop			; (mov r8, r8)
 800bf16:	46bd      	mov	sp, r7
 800bf18:	b002      	add	sp, #8
 800bf1a:	bd80      	pop	{r7, pc}

0800bf1c <LL_TIM_IsActiveFlag_UPDATE>:
{
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	b082      	sub	sp, #8
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	691b      	ldr	r3, [r3, #16]
 800bf28:	2201      	movs	r2, #1
 800bf2a:	4013      	ands	r3, r2
 800bf2c:	2b01      	cmp	r3, #1
 800bf2e:	d101      	bne.n	800bf34 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 800bf30:	2301      	movs	r3, #1
 800bf32:	e000      	b.n	800bf36 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 800bf34:	2300      	movs	r3, #0
}
 800bf36:	0018      	movs	r0, r3
 800bf38:	46bd      	mov	sp, r7
 800bf3a:	b002      	add	sp, #8
 800bf3c:	bd80      	pop	{r7, pc}

0800bf3e <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800bf3e:	b580      	push	{r7, lr}
 800bf40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800bf42:	e7fe      	b.n	800bf42 <NMI_Handler+0x4>

0800bf44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800bf44:	b580      	push	{r7, lr}
 800bf46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800bf48:	e7fe      	b.n	800bf48 <HardFault_Handler+0x4>
	...

0800bf4c <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 800bf4c:	b580      	push	{r7, lr}
 800bf4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */
  if (__HAL_GPIO_EXTI_GET_IT(SW3_OFF_ON_Pin) != RESET){
 800bf50:	4b06      	ldr	r3, [pc, #24]	; (800bf6c <EXTI0_1_IRQHandler+0x20>)
 800bf52:	68db      	ldr	r3, [r3, #12]
 800bf54:	2202      	movs	r2, #2
 800bf56:	4013      	ands	r3, r2
 800bf58:	d101      	bne.n	800bf5e <EXTI0_1_IRQHandler+0x12>
 800bf5a:	4b04      	ldr	r3, [pc, #16]	; (800bf6c <EXTI0_1_IRQHandler+0x20>)
 800bf5c:	691b      	ldr	r3, [r3, #16]
	  //sw3_on_off_isr();
  }
  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW3_OFF_ON_Pin);
 800bf5e:	2002      	movs	r0, #2
 800bf60:	f003 f866 	bl	800f030 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 800bf64:	46c0      	nop			; (mov r8, r8)
 800bf66:	46bd      	mov	sp, r7
 800bf68:	bd80      	pop	{r7, pc}
 800bf6a:	46c0      	nop			; (mov r8, r8)
 800bf6c:	40021800 	.word	0x40021800

0800bf70 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 800bf70:	b580      	push	{r7, lr}
 800bf72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */
  if (__HAL_GPIO_EXTI_GET_IT(SW1_TOGGLE_I_V_Pin) != RESET){
 800bf74:	4b06      	ldr	r3, [pc, #24]	; (800bf90 <EXTI2_3_IRQHandler+0x20>)
 800bf76:	68db      	ldr	r3, [r3, #12]
 800bf78:	2204      	movs	r2, #4
 800bf7a:	4013      	ands	r3, r2
 800bf7c:	d101      	bne.n	800bf82 <EXTI2_3_IRQHandler+0x12>
 800bf7e:	4b04      	ldr	r3, [pc, #16]	; (800bf90 <EXTI2_3_IRQHandler+0x20>)
 800bf80:	691b      	ldr	r3, [r3, #16]
	  //sw1_toggle_i_v_isr();
  }

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW1_TOGGLE_I_V_Pin);
 800bf82:	2004      	movs	r0, #4
 800bf84:	f003 f854 	bl	800f030 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 800bf88:	46c0      	nop			; (mov r8, r8)
 800bf8a:	46bd      	mov	sp, r7
 800bf8c:	bd80      	pop	{r7, pc}
 800bf8e:	46c0      	nop			; (mov r8, r8)
 800bf90:	40021800 	.word	0x40021800

0800bf94 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800bf94:	b580      	push	{r7, lr}
 800bf96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */
  if (__HAL_GPIO_EXTI_GET_IT(ENC_TOGGLE_UNITS_Pin) != RESET){
 800bf98:	4b16      	ldr	r3, [pc, #88]	; (800bff4 <EXTI4_15_IRQHandler+0x60>)
 800bf9a:	68da      	ldr	r2, [r3, #12]
 800bf9c:	2380      	movs	r3, #128	; 0x80
 800bf9e:	005b      	lsls	r3, r3, #1
 800bfa0:	4013      	ands	r3, r2
 800bfa2:	d101      	bne.n	800bfa8 <EXTI4_15_IRQHandler+0x14>
 800bfa4:	4b13      	ldr	r3, [pc, #76]	; (800bff4 <EXTI4_15_IRQHandler+0x60>)
 800bfa6:	691b      	ldr	r3, [r3, #16]
	  //enc_toggle_units_isr();
  }
  if (__HAL_GPIO_EXTI_GET_IT(SW2_DEBUG_BTN_Pin) != RESET){
 800bfa8:	4b12      	ldr	r3, [pc, #72]	; (800bff4 <EXTI4_15_IRQHandler+0x60>)
 800bfaa:	68db      	ldr	r3, [r3, #12]
 800bfac:	2210      	movs	r2, #16
 800bfae:	4013      	ands	r3, r2
 800bfb0:	d101      	bne.n	800bfb6 <EXTI4_15_IRQHandler+0x22>
 800bfb2:	4b10      	ldr	r3, [pc, #64]	; (800bff4 <EXTI4_15_IRQHandler+0x60>)
 800bfb4:	691b      	ldr	r3, [r3, #16]
	  //sw2_lock_isr();
	  //sw3_on_off_isr();
  }
  if (__HAL_GPIO_EXTI_GET_IT(OCP_ALERT_Pin) != RESET){
 800bfb6:	4b0f      	ldr	r3, [pc, #60]	; (800bff4 <EXTI4_15_IRQHandler+0x60>)
 800bfb8:	68db      	ldr	r3, [r3, #12]
 800bfba:	2240      	movs	r2, #64	; 0x40
 800bfbc:	4013      	ands	r3, r2
 800bfbe:	d101      	bne.n	800bfc4 <EXTI4_15_IRQHandler+0x30>
 800bfc0:	4b0c      	ldr	r3, [pc, #48]	; (800bff4 <EXTI4_15_IRQHandler+0x60>)
 800bfc2:	691b      	ldr	r3, [r3, #16]
	  //ocp_alert_isr();
  }
  if (__HAL_GPIO_EXTI_GET_IT(OCP_ALERT2_Pin) != RESET){
 800bfc4:	4b0b      	ldr	r3, [pc, #44]	; (800bff4 <EXTI4_15_IRQHandler+0x60>)
 800bfc6:	68db      	ldr	r3, [r3, #12]
 800bfc8:	2280      	movs	r2, #128	; 0x80
 800bfca:	4013      	ands	r3, r2
 800bfcc:	d101      	bne.n	800bfd2 <EXTI4_15_IRQHandler+0x3e>
 800bfce:	4b09      	ldr	r3, [pc, #36]	; (800bff4 <EXTI4_15_IRQHandler+0x60>)
 800bfd0:	691b      	ldr	r3, [r3, #16]
	  //ocp_alert_isr();
  }
  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW2_DEBUG_BTN_Pin);
 800bfd2:	2010      	movs	r0, #16
 800bfd4:	f003 f82c 	bl	800f030 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OCP_ALERT_Pin);
 800bfd8:	2040      	movs	r0, #64	; 0x40
 800bfda:	f003 f829 	bl	800f030 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OCP_ALERT2_Pin);
 800bfde:	2080      	movs	r0, #128	; 0x80
 800bfe0:	f003 f826 	bl	800f030 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC_TOGGLE_UNITS_Pin);
 800bfe4:	2380      	movs	r3, #128	; 0x80
 800bfe6:	005b      	lsls	r3, r3, #1
 800bfe8:	0018      	movs	r0, r3
 800bfea:	f003 f821 	bl	800f030 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800bfee:	46c0      	nop			; (mov r8, r8)
 800bff0:	46bd      	mov	sp, r7
 800bff2:	bd80      	pop	{r7, pc}
 800bff4:	40021800 	.word	0x40021800

0800bff8 <USB_UCPD1_2_IRQHandler>:

/**
  * @brief This function handles USB, UCPD1 and UCPD2 global interrupts.
  */
void USB_UCPD1_2_IRQHandler(void)
{
 800bff8:	b580      	push	{r7, lr}
 800bffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_UCPD1_2_IRQn 0 */

  /* USER CODE END USB_UCPD1_2_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_DRD_FS);
 800bffc:	4b04      	ldr	r3, [pc, #16]	; (800c010 <USB_UCPD1_2_IRQHandler+0x18>)
 800bffe:	0018      	movs	r0, r3
 800c000:	f003 f9c6 	bl	800f390 <HAL_PCD_IRQHandler>
  USBPD_PORT0_IRQHandler();
 800c004:	f00a fd40 	bl	8016a88 <USBPD_PORT0_IRQHandler>

  /* USER CODE BEGIN USB_UCPD1_2_IRQn 1 */

  /* USER CODE END USB_UCPD1_2_IRQn 1 */
}
 800c008:	46c0      	nop			; (mov r8, r8)
 800c00a:	46bd      	mov	sp, r7
 800c00c:	bd80      	pop	{r7, pc}
 800c00e:	46c0      	nop			; (mov r8, r8)
 800c010:	2000492c 	.word	0x2000492c

0800c014 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800c014:	b580      	push	{r7, lr}
 800c016:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800c018:	46c0      	nop			; (mov r8, r8)
 800c01a:	46bd      	mov	sp, r7
 800c01c:	bd80      	pop	{r7, pc}

0800c01e <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 800c01e:	b580      	push	{r7, lr}
 800c020:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  TRACER_EMB_IRQHandlerDMA();
 800c022:	f019 fb39 	bl	8025698 <TRACER_EMB_IRQHandlerDMA>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 800c026:	46c0      	nop			; (mov r8, r8)
 800c028:	46bd      	mov	sp, r7
 800c02a:	bd80      	pop	{r7, pc}

0800c02c <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMA1 Ch4 to Ch7, DMA2 Ch1 to Ch5 and DMAMUX1 Overrun Interrupts.
  */
void DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler(void)
{
 800c02c:	b580      	push	{r7, lr}
 800c02e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 0 */

  /* USER CODE END DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800c030:	4b03      	ldr	r3, [pc, #12]	; (800c040 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler+0x14>)
 800c032:	0018      	movs	r0, r3
 800c034:	f002 fb38 	bl	800e6a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 1 */
}
 800c038:	46c0      	nop			; (mov r8, r8)
 800c03a:	46bd      	mov	sp, r7
 800c03c:	bd80      	pop	{r7, pc}
 800c03e:	46c0      	nop			; (mov r8, r8)
 800c040:	2000081c 	.word	0x2000081c

0800c044 <ADC1_COMP_IRQHandler>:

/**
  * @brief This function handles ADC1, COMP1,COMP2, COMP3 Interrupts (combined with EXTI 17 & 18).
  */
void ADC1_COMP_IRQHandler(void)
{
 800c044:	b580      	push	{r7, lr}
 800c046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */

  /* USER CODE END ADC1_COMP_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800c048:	4b03      	ldr	r3, [pc, #12]	; (800c058 <ADC1_COMP_IRQHandler+0x14>)
 800c04a:	0018      	movs	r0, r3
 800c04c:	f000 fe2a 	bl	800cca4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 800c050:	46c0      	nop			; (mov r8, r8)
 800c052:	46bd      	mov	sp, r7
 800c054:	bd80      	pop	{r7, pc}
 800c056:	46c0      	nop			; (mov r8, r8)
 800c058:	200007b8 	.word	0x200007b8

0800c05c <TIM3_TIM4_IRQHandler>:

/**
  * @brief This function handles TIM3, TIM4 global Interrupt.
  */
void TIM3_TIM4_IRQHandler(void)
{
 800c05c:	b580      	push	{r7, lr}
 800c05e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_TIM4_IRQn 0 */
  //encoder_turn_isr();
  /* USER CODE END TIM3_TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800c060:	4b0a      	ldr	r3, [pc, #40]	; (800c08c <TIM3_TIM4_IRQHandler+0x30>)
 800c062:	0018      	movs	r0, r3
 800c064:	f006 fbac 	bl	80127c0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim4);
 800c068:	4b09      	ldr	r3, [pc, #36]	; (800c090 <TIM3_TIM4_IRQHandler+0x34>)
 800c06a:	0018      	movs	r0, r3
 800c06c:	f006 fba8 	bl	80127c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_TIM4_IRQn 1 */
  /* Check if TIM4 update interrupt occurred */
  if(LL_TIM_IsActiveFlag_UPDATE(TIM4))
 800c070:	4b08      	ldr	r3, [pc, #32]	; (800c094 <TIM3_TIM4_IRQHandler+0x38>)
 800c072:	0018      	movs	r0, r3
 800c074:	f7ff ff52 	bl	800bf1c <LL_TIM_IsActiveFlag_UPDATE>
 800c078:	1e03      	subs	r3, r0, #0
 800c07a:	d003      	beq.n	800c084 <TIM3_TIM4_IRQHandler+0x28>
  {
	  LL_TIM_ClearFlag_UPDATE(TIM4);
 800c07c:	4b05      	ldr	r3, [pc, #20]	; (800c094 <TIM3_TIM4_IRQHandler+0x38>)
 800c07e:	0018      	movs	r0, r3
 800c080:	f7ff ff40 	bl	800bf04 <LL_TIM_ClearFlag_UPDATE>
  }
  /* USER CODE END TIM3_TIM4_IRQn 1 */
}
 800c084:	46c0      	nop			; (mov r8, r8)
 800c086:	46bd      	mov	sp, r7
 800c088:	bd80      	pop	{r7, pc}
 800c08a:	46c0      	nop			; (mov r8, r8)
 800c08c:	200008f4 	.word	0x200008f4
 800c090:	20000940 	.word	0x20000940
 800c094:	40000800 	.word	0x40000800

0800c098 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts.
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 800c098:	b580      	push	{r7, lr}
 800c09a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800c09c:	4b05      	ldr	r3, [pc, #20]	; (800c0b4 <TIM6_DAC_LPTIM1_IRQHandler+0x1c>)
 800c09e:	0018      	movs	r0, r3
 800c0a0:	f006 fb8e 	bl	80127c0 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 800c0a4:	4b04      	ldr	r3, [pc, #16]	; (800c0b8 <TIM6_DAC_LPTIM1_IRQHandler+0x20>)
 800c0a6:	0018      	movs	r0, r3
 800c0a8:	f002 f808 	bl	800e0bc <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 800c0ac:	46c0      	nop			; (mov r8, r8)
 800c0ae:	46bd      	mov	sp, r7
 800c0b0:	bd80      	pop	{r7, pc}
 800c0b2:	46c0      	nop			; (mov r8, r8)
 800c0b4:	200009dc 	.word	0x200009dc
 800c0b8:	2000087c 	.word	0x2000087c

0800c0bc <TIM7_LPTIM2_IRQHandler>:

/**
  * @brief This function handles TIM7 and LPTIM2 global Interrupt.
  */
void TIM7_LPTIM2_IRQHandler(void)
{
 800c0bc:	b580      	push	{r7, lr}
 800c0be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 0 */
  TIM7_ISR();
 800c0c0:	f7fc fc78 	bl	80089b4 <TIM7_ISR>
  /* USER CODE END TIM7_LPTIM2_IRQn 0 */

  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 1 */

  /* USER CODE END TIM7_LPTIM2_IRQn 1 */
}
 800c0c4:	46c0      	nop			; (mov r8, r8)
 800c0c6:	46bd      	mov	sp, r7
 800c0c8:	bd80      	pop	{r7, pc}

0800c0ca <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 800c0ca:	b580      	push	{r7, lr}
 800c0cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */
  TIM14_ISR();
 800c0ce:	f7fc fc91 	bl	80089f4 <TIM14_ISR>
  /* USER CODE END TIM14_IRQn 0 */
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 800c0d2:	46c0      	nop			; (mov r8, r8)
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	bd80      	pop	{r7, pc}

0800c0d8 <TIM15_IRQHandler>:

/**
  * @brief This function handles TIM15 global interrupt.
  */
void TIM15_IRQHandler(void)
{
 800c0d8:	b580      	push	{r7, lr}
 800c0da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM15_IRQn 0 */
  TIM15_ISR();
 800c0dc:	f7fc fcaa 	bl	8008a34 <TIM15_ISR>
  /* USER CODE END TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 800c0e0:	4b03      	ldr	r3, [pc, #12]	; (800c0f0 <TIM15_IRQHandler+0x18>)
 800c0e2:	0018      	movs	r0, r3
 800c0e4:	f006 fb6c 	bl	80127c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM15_IRQn 1 */

  /* USER CODE END TIM15_IRQn 1 */
}
 800c0e8:	46c0      	nop			; (mov r8, r8)
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	bd80      	pop	{r7, pc}
 800c0ee:	46c0      	nop			; (mov r8, r8)
 800c0f0:	2000098c 	.word	0x2000098c

0800c0f4 <USART3_4_5_6_LPUART1_IRQHandler>:

/**
  * @brief This function handles USART3, USART4, USART5, USART6, LPUART1 globlal Interrupts (combined with EXTI 28).
  */
void USART3_4_5_6_LPUART1_IRQHandler(void)
{
 800c0f4:	b580      	push	{r7, lr}
 800c0f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_5_6_LPUART1_IRQn 0 */

  /* USER CODE END USART3_4_5_6_LPUART1_IRQn 0 */
  TRACER_EMB_IRQHandlerUSART();
 800c0f8:	f019 fad5 	bl	80256a6 <TRACER_EMB_IRQHandlerUSART>
  /* USER CODE BEGIN USART3_4_5_6_LPUART1_IRQn 1 */

  /* USER CODE END USART3_4_5_6_LPUART1_IRQn 1 */
}
 800c0fc:	46c0      	nop			; (mov r8, r8)
 800c0fe:	46bd      	mov	sp, r7
 800c100:	bd80      	pop	{r7, pc}

0800c102 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800c102:	b580      	push	{r7, lr}
 800c104:	af00      	add	r7, sp, #0
  return 1;
 800c106:	2301      	movs	r3, #1
}
 800c108:	0018      	movs	r0, r3
 800c10a:	46bd      	mov	sp, r7
 800c10c:	bd80      	pop	{r7, pc}

0800c10e <_kill>:

int _kill(int pid, int sig)
{
 800c10e:	b580      	push	{r7, lr}
 800c110:	b082      	sub	sp, #8
 800c112:	af00      	add	r7, sp, #0
 800c114:	6078      	str	r0, [r7, #4]
 800c116:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800c118:	f01b fc4e 	bl	80279b8 <__errno>
 800c11c:	0003      	movs	r3, r0
 800c11e:	2216      	movs	r2, #22
 800c120:	601a      	str	r2, [r3, #0]
  return -1;
 800c122:	2301      	movs	r3, #1
 800c124:	425b      	negs	r3, r3
}
 800c126:	0018      	movs	r0, r3
 800c128:	46bd      	mov	sp, r7
 800c12a:	b002      	add	sp, #8
 800c12c:	bd80      	pop	{r7, pc}

0800c12e <_exit>:

void _exit (int status)
{
 800c12e:	b580      	push	{r7, lr}
 800c130:	b082      	sub	sp, #8
 800c132:	af00      	add	r7, sp, #0
 800c134:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800c136:	2301      	movs	r3, #1
 800c138:	425a      	negs	r2, r3
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	0011      	movs	r1, r2
 800c13e:	0018      	movs	r0, r3
 800c140:	f7ff ffe5 	bl	800c10e <_kill>
  while (1) {}    /* Make sure we hang here */
 800c144:	e7fe      	b.n	800c144 <_exit+0x16>

0800c146 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800c146:	b580      	push	{r7, lr}
 800c148:	b086      	sub	sp, #24
 800c14a:	af00      	add	r7, sp, #0
 800c14c:	60f8      	str	r0, [r7, #12]
 800c14e:	60b9      	str	r1, [r7, #8]
 800c150:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c152:	2300      	movs	r3, #0
 800c154:	617b      	str	r3, [r7, #20]
 800c156:	e00a      	b.n	800c16e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800c158:	e000      	b.n	800c15c <_read+0x16>
 800c15a:	bf00      	nop
 800c15c:	0001      	movs	r1, r0
 800c15e:	68bb      	ldr	r3, [r7, #8]
 800c160:	1c5a      	adds	r2, r3, #1
 800c162:	60ba      	str	r2, [r7, #8]
 800c164:	b2ca      	uxtb	r2, r1
 800c166:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c168:	697b      	ldr	r3, [r7, #20]
 800c16a:	3301      	adds	r3, #1
 800c16c:	617b      	str	r3, [r7, #20]
 800c16e:	697a      	ldr	r2, [r7, #20]
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	429a      	cmp	r2, r3
 800c174:	dbf0      	blt.n	800c158 <_read+0x12>
  }

  return len;
 800c176:	687b      	ldr	r3, [r7, #4]
}
 800c178:	0018      	movs	r0, r3
 800c17a:	46bd      	mov	sp, r7
 800c17c:	b006      	add	sp, #24
 800c17e:	bd80      	pop	{r7, pc}

0800c180 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800c180:	b580      	push	{r7, lr}
 800c182:	b086      	sub	sp, #24
 800c184:	af00      	add	r7, sp, #0
 800c186:	60f8      	str	r0, [r7, #12]
 800c188:	60b9      	str	r1, [r7, #8]
 800c18a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c18c:	2300      	movs	r3, #0
 800c18e:	617b      	str	r3, [r7, #20]
 800c190:	e009      	b.n	800c1a6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800c192:	68bb      	ldr	r3, [r7, #8]
 800c194:	1c5a      	adds	r2, r3, #1
 800c196:	60ba      	str	r2, [r7, #8]
 800c198:	781b      	ldrb	r3, [r3, #0]
 800c19a:	0018      	movs	r0, r3
 800c19c:	e000      	b.n	800c1a0 <_write+0x20>
 800c19e:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c1a0:	697b      	ldr	r3, [r7, #20]
 800c1a2:	3301      	adds	r3, #1
 800c1a4:	617b      	str	r3, [r7, #20]
 800c1a6:	697a      	ldr	r2, [r7, #20]
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	429a      	cmp	r2, r3
 800c1ac:	dbf1      	blt.n	800c192 <_write+0x12>
  }
  return len;
 800c1ae:	687b      	ldr	r3, [r7, #4]
}
 800c1b0:	0018      	movs	r0, r3
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	b006      	add	sp, #24
 800c1b6:	bd80      	pop	{r7, pc}

0800c1b8 <_close>:

int _close(int file)
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b082      	sub	sp, #8
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800c1c0:	2301      	movs	r3, #1
 800c1c2:	425b      	negs	r3, r3
}
 800c1c4:	0018      	movs	r0, r3
 800c1c6:	46bd      	mov	sp, r7
 800c1c8:	b002      	add	sp, #8
 800c1ca:	bd80      	pop	{r7, pc}

0800c1cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	b082      	sub	sp, #8
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	6078      	str	r0, [r7, #4]
 800c1d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800c1d6:	683b      	ldr	r3, [r7, #0]
 800c1d8:	2280      	movs	r2, #128	; 0x80
 800c1da:	0192      	lsls	r2, r2, #6
 800c1dc:	605a      	str	r2, [r3, #4]
  return 0;
 800c1de:	2300      	movs	r3, #0
}
 800c1e0:	0018      	movs	r0, r3
 800c1e2:	46bd      	mov	sp, r7
 800c1e4:	b002      	add	sp, #8
 800c1e6:	bd80      	pop	{r7, pc}

0800c1e8 <_isatty>:

int _isatty(int file)
{
 800c1e8:	b580      	push	{r7, lr}
 800c1ea:	b082      	sub	sp, #8
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800c1f0:	2301      	movs	r3, #1
}
 800c1f2:	0018      	movs	r0, r3
 800c1f4:	46bd      	mov	sp, r7
 800c1f6:	b002      	add	sp, #8
 800c1f8:	bd80      	pop	{r7, pc}

0800c1fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800c1fa:	b580      	push	{r7, lr}
 800c1fc:	b084      	sub	sp, #16
 800c1fe:	af00      	add	r7, sp, #0
 800c200:	60f8      	str	r0, [r7, #12]
 800c202:	60b9      	str	r1, [r7, #8]
 800c204:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800c206:	2300      	movs	r3, #0
}
 800c208:	0018      	movs	r0, r3
 800c20a:	46bd      	mov	sp, r7
 800c20c:	b004      	add	sp, #16
 800c20e:	bd80      	pop	{r7, pc}

0800c210 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800c210:	b580      	push	{r7, lr}
 800c212:	b086      	sub	sp, #24
 800c214:	af00      	add	r7, sp, #0
 800c216:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800c218:	4a14      	ldr	r2, [pc, #80]	; (800c26c <_sbrk+0x5c>)
 800c21a:	4b15      	ldr	r3, [pc, #84]	; (800c270 <_sbrk+0x60>)
 800c21c:	1ad3      	subs	r3, r2, r3
 800c21e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800c220:	697b      	ldr	r3, [r7, #20]
 800c222:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800c224:	4b13      	ldr	r3, [pc, #76]	; (800c274 <_sbrk+0x64>)
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d102      	bne.n	800c232 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800c22c:	4b11      	ldr	r3, [pc, #68]	; (800c274 <_sbrk+0x64>)
 800c22e:	4a12      	ldr	r2, [pc, #72]	; (800c278 <_sbrk+0x68>)
 800c230:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800c232:	4b10      	ldr	r3, [pc, #64]	; (800c274 <_sbrk+0x64>)
 800c234:	681a      	ldr	r2, [r3, #0]
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	18d3      	adds	r3, r2, r3
 800c23a:	693a      	ldr	r2, [r7, #16]
 800c23c:	429a      	cmp	r2, r3
 800c23e:	d207      	bcs.n	800c250 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800c240:	f01b fbba 	bl	80279b8 <__errno>
 800c244:	0003      	movs	r3, r0
 800c246:	220c      	movs	r2, #12
 800c248:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800c24a:	2301      	movs	r3, #1
 800c24c:	425b      	negs	r3, r3
 800c24e:	e009      	b.n	800c264 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800c250:	4b08      	ldr	r3, [pc, #32]	; (800c274 <_sbrk+0x64>)
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800c256:	4b07      	ldr	r3, [pc, #28]	; (800c274 <_sbrk+0x64>)
 800c258:	681a      	ldr	r2, [r3, #0]
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	18d2      	adds	r2, r2, r3
 800c25e:	4b05      	ldr	r3, [pc, #20]	; (800c274 <_sbrk+0x64>)
 800c260:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800c262:	68fb      	ldr	r3, [r7, #12]
}
 800c264:	0018      	movs	r0, r3
 800c266:	46bd      	mov	sp, r7
 800c268:	b006      	add	sp, #24
 800c26a:	bd80      	pop	{r7, pc}
 800c26c:	20024000 	.word	0x20024000
 800c270:	00000400 	.word	0x00000400
 800c274:	20000a28 	.word	0x20000a28
 800c278:	20005640 	.word	0x20005640

0800c27c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800c27c:	b580      	push	{r7, lr}
 800c27e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800c280:	46c0      	nop			; (mov r8, r8)
 800c282:	46bd      	mov	sp, r7
 800c284:	bd80      	pop	{r7, pc}
	...

0800c288 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800c288:	480d      	ldr	r0, [pc, #52]	; (800c2c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800c28a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800c28c:	f7ff fff6 	bl	800c27c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800c290:	480c      	ldr	r0, [pc, #48]	; (800c2c4 <LoopForever+0x6>)
  ldr r1, =_edata
 800c292:	490d      	ldr	r1, [pc, #52]	; (800c2c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 800c294:	4a0d      	ldr	r2, [pc, #52]	; (800c2cc <LoopForever+0xe>)
  movs r3, #0
 800c296:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800c298:	e002      	b.n	800c2a0 <LoopCopyDataInit>

0800c29a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800c29a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800c29c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800c29e:	3304      	adds	r3, #4

0800c2a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800c2a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800c2a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800c2a4:	d3f9      	bcc.n	800c29a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800c2a6:	4a0a      	ldr	r2, [pc, #40]	; (800c2d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 800c2a8:	4c0a      	ldr	r4, [pc, #40]	; (800c2d4 <LoopForever+0x16>)
  movs r3, #0
 800c2aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 800c2ac:	e001      	b.n	800c2b2 <LoopFillZerobss>

0800c2ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800c2ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800c2b0:	3204      	adds	r2, #4

0800c2b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800c2b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800c2b4:	d3fb      	bcc.n	800c2ae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800c2b6:	f01b fb85 	bl	80279c4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800c2ba:	f7fe fd5f 	bl	800ad7c <main>

0800c2be <LoopForever>:

LoopForever:
  b LoopForever
 800c2be:	e7fe      	b.n	800c2be <LoopForever>
  ldr   r0, =_estack
 800c2c0:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 800c2c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800c2c8:	20000504 	.word	0x20000504
  ldr r2, =_sidata
 800c2cc:	0802ba40 	.word	0x0802ba40
  ldr r2, =_sbss
 800c2d0:	20000504 	.word	0x20000504
  ldr r4, =_ebss
 800c2d4:	20005640 	.word	0x20005640

0800c2d8 <CEC_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800c2d8:	e7fe      	b.n	800c2d8 <CEC_IRQHandler>
	...

0800c2dc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800c2dc:	b580      	push	{r7, lr}
 800c2de:	b082      	sub	sp, #8
 800c2e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800c2e2:	1dfb      	adds	r3, r7, #7
 800c2e4:	2200      	movs	r2, #0
 800c2e6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800c2e8:	4b0b      	ldr	r3, [pc, #44]	; (800c318 <HAL_Init+0x3c>)
 800c2ea:	681a      	ldr	r2, [r3, #0]
 800c2ec:	4b0a      	ldr	r3, [pc, #40]	; (800c318 <HAL_Init+0x3c>)
 800c2ee:	2180      	movs	r1, #128	; 0x80
 800c2f0:	0049      	lsls	r1, r1, #1
 800c2f2:	430a      	orrs	r2, r1
 800c2f4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800c2f6:	2003      	movs	r0, #3
 800c2f8:	f7ff fd80 	bl	800bdfc <HAL_InitTick>
 800c2fc:	1e03      	subs	r3, r0, #0
 800c2fe:	d003      	beq.n	800c308 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800c300:	1dfb      	adds	r3, r7, #7
 800c302:	2201      	movs	r2, #1
 800c304:	701a      	strb	r2, [r3, #0]
 800c306:	e001      	b.n	800c30c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800c308:	f7ff fb80 	bl	800ba0c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800c30c:	1dfb      	adds	r3, r7, #7
 800c30e:	781b      	ldrb	r3, [r3, #0]
}
 800c310:	0018      	movs	r0, r3
 800c312:	46bd      	mov	sp, r7
 800c314:	b002      	add	sp, #8
 800c316:	bd80      	pop	{r7, pc}
 800c318:	40022000 	.word	0x40022000

0800c31c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800c31c:	b580      	push	{r7, lr}
 800c31e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800c320:	4b05      	ldr	r3, [pc, #20]	; (800c338 <HAL_IncTick+0x1c>)
 800c322:	781b      	ldrb	r3, [r3, #0]
 800c324:	001a      	movs	r2, r3
 800c326:	4b05      	ldr	r3, [pc, #20]	; (800c33c <HAL_IncTick+0x20>)
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	18d2      	adds	r2, r2, r3
 800c32c:	4b03      	ldr	r3, [pc, #12]	; (800c33c <HAL_IncTick+0x20>)
 800c32e:	601a      	str	r2, [r3, #0]
}
 800c330:	46c0      	nop			; (mov r8, r8)
 800c332:	46bd      	mov	sp, r7
 800c334:	bd80      	pop	{r7, pc}
 800c336:	46c0      	nop			; (mov r8, r8)
 800c338:	20000110 	.word	0x20000110
 800c33c:	20000a2c 	.word	0x20000a2c

0800c340 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800c340:	b580      	push	{r7, lr}
 800c342:	af00      	add	r7, sp, #0
  return uwTick;
 800c344:	4b02      	ldr	r3, [pc, #8]	; (800c350 <HAL_GetTick+0x10>)
 800c346:	681b      	ldr	r3, [r3, #0]
}
 800c348:	0018      	movs	r0, r3
 800c34a:	46bd      	mov	sp, r7
 800c34c:	bd80      	pop	{r7, pc}
 800c34e:	46c0      	nop			; (mov r8, r8)
 800c350:	20000a2c 	.word	0x20000a2c

0800c354 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800c354:	b580      	push	{r7, lr}
 800c356:	b084      	sub	sp, #16
 800c358:	af00      	add	r7, sp, #0
 800c35a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800c35c:	f7ff fff0 	bl	800c340 <HAL_GetTick>
 800c360:	0003      	movs	r3, r0
 800c362:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	3301      	adds	r3, #1
 800c36c:	d005      	beq.n	800c37a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800c36e:	4b0a      	ldr	r3, [pc, #40]	; (800c398 <HAL_Delay+0x44>)
 800c370:	781b      	ldrb	r3, [r3, #0]
 800c372:	001a      	movs	r2, r3
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	189b      	adds	r3, r3, r2
 800c378:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800c37a:	46c0      	nop			; (mov r8, r8)
 800c37c:	f7ff ffe0 	bl	800c340 <HAL_GetTick>
 800c380:	0002      	movs	r2, r0
 800c382:	68bb      	ldr	r3, [r7, #8]
 800c384:	1ad3      	subs	r3, r2, r3
 800c386:	68fa      	ldr	r2, [r7, #12]
 800c388:	429a      	cmp	r2, r3
 800c38a:	d8f7      	bhi.n	800c37c <HAL_Delay+0x28>
  {
  }
}
 800c38c:	46c0      	nop			; (mov r8, r8)
 800c38e:	46c0      	nop			; (mov r8, r8)
 800c390:	46bd      	mov	sp, r7
 800c392:	b004      	add	sp, #16
 800c394:	bd80      	pop	{r7, pc}
 800c396:	46c0      	nop			; (mov r8, r8)
 800c398:	20000110 	.word	0x20000110

0800c39c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 800c39c:	b580      	push	{r7, lr}
 800c39e:	b082      	sub	sp, #8
 800c3a0:	af00      	add	r7, sp, #0
 800c3a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 800c3a4:	4b06      	ldr	r3, [pc, #24]	; (800c3c0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	4a06      	ldr	r2, [pc, #24]	; (800c3c4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800c3aa:	4013      	ands	r3, r2
 800c3ac:	0019      	movs	r1, r3
 800c3ae:	4b04      	ldr	r3, [pc, #16]	; (800c3c0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800c3b0:	687a      	ldr	r2, [r7, #4]
 800c3b2:	430a      	orrs	r2, r1
 800c3b4:	601a      	str	r2, [r3, #0]
}
 800c3b6:	46c0      	nop			; (mov r8, r8)
 800c3b8:	46bd      	mov	sp, r7
 800c3ba:	b002      	add	sp, #8
 800c3bc:	bd80      	pop	{r7, pc}
 800c3be:	46c0      	nop			; (mov r8, r8)
 800c3c0:	40010000 	.word	0x40010000
 800c3c4:	fffff9ff 	.word	0xfffff9ff

0800c3c8 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800c3c8:	b580      	push	{r7, lr}
 800c3ca:	b082      	sub	sp, #8
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	6078      	str	r0, [r7, #4]
 800c3d0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	4a05      	ldr	r2, [pc, #20]	; (800c3ec <LL_ADC_SetCommonPathInternalCh+0x24>)
 800c3d8:	401a      	ands	r2, r3
 800c3da:	683b      	ldr	r3, [r7, #0]
 800c3dc:	431a      	orrs	r2, r3
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	601a      	str	r2, [r3, #0]
}
 800c3e2:	46c0      	nop			; (mov r8, r8)
 800c3e4:	46bd      	mov	sp, r7
 800c3e6:	b002      	add	sp, #8
 800c3e8:	bd80      	pop	{r7, pc}
 800c3ea:	46c0      	nop			; (mov r8, r8)
 800c3ec:	fe3fffff 	.word	0xfe3fffff

0800c3f0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800c3f0:	b580      	push	{r7, lr}
 800c3f2:	b082      	sub	sp, #8
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681a      	ldr	r2, [r3, #0]
 800c3fc:	23e0      	movs	r3, #224	; 0xe0
 800c3fe:	045b      	lsls	r3, r3, #17
 800c400:	4013      	ands	r3, r2
}
 800c402:	0018      	movs	r0, r3
 800c404:	46bd      	mov	sp, r7
 800c406:	b002      	add	sp, #8
 800c408:	bd80      	pop	{r7, pc}

0800c40a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800c40a:	b580      	push	{r7, lr}
 800c40c:	b084      	sub	sp, #16
 800c40e:	af00      	add	r7, sp, #0
 800c410:	60f8      	str	r0, [r7, #12]
 800c412:	60b9      	str	r1, [r7, #8]
 800c414:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	695b      	ldr	r3, [r3, #20]
 800c41a:	68ba      	ldr	r2, [r7, #8]
 800c41c:	2104      	movs	r1, #4
 800c41e:	400a      	ands	r2, r1
 800c420:	2107      	movs	r1, #7
 800c422:	4091      	lsls	r1, r2
 800c424:	000a      	movs	r2, r1
 800c426:	43d2      	mvns	r2, r2
 800c428:	401a      	ands	r2, r3
 800c42a:	68bb      	ldr	r3, [r7, #8]
 800c42c:	2104      	movs	r1, #4
 800c42e:	400b      	ands	r3, r1
 800c430:	6879      	ldr	r1, [r7, #4]
 800c432:	4099      	lsls	r1, r3
 800c434:	000b      	movs	r3, r1
 800c436:	431a      	orrs	r2, r3
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 800c43c:	46c0      	nop			; (mov r8, r8)
 800c43e:	46bd      	mov	sp, r7
 800c440:	b004      	add	sp, #16
 800c442:	bd80      	pop	{r7, pc}

0800c444 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800c444:	b580      	push	{r7, lr}
 800c446:	b082      	sub	sp, #8
 800c448:	af00      	add	r7, sp, #0
 800c44a:	6078      	str	r0, [r7, #4]
 800c44c:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	695b      	ldr	r3, [r3, #20]
 800c452:	683a      	ldr	r2, [r7, #0]
 800c454:	2104      	movs	r1, #4
 800c456:	400a      	ands	r2, r1
 800c458:	2107      	movs	r1, #7
 800c45a:	4091      	lsls	r1, r2
 800c45c:	000a      	movs	r2, r1
 800c45e:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 800c460:	683b      	ldr	r3, [r7, #0]
 800c462:	2104      	movs	r1, #4
 800c464:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800c466:	40da      	lsrs	r2, r3
 800c468:	0013      	movs	r3, r2
}
 800c46a:	0018      	movs	r0, r3
 800c46c:	46bd      	mov	sp, r7
 800c46e:	b002      	add	sp, #8
 800c470:	bd80      	pop	{r7, pc}

0800c472 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800c472:	b580      	push	{r7, lr}
 800c474:	b082      	sub	sp, #8
 800c476:	af00      	add	r7, sp, #0
 800c478:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	68da      	ldr	r2, [r3, #12]
 800c47e:	23c0      	movs	r3, #192	; 0xc0
 800c480:	011b      	lsls	r3, r3, #4
 800c482:	4013      	ands	r3, r2
 800c484:	d101      	bne.n	800c48a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800c486:	2301      	movs	r3, #1
 800c488:	e000      	b.n	800c48c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800c48a:	2300      	movs	r3, #0
}
 800c48c:	0018      	movs	r0, r3
 800c48e:	46bd      	mov	sp, r7
 800c490:	b002      	add	sp, #8
 800c492:	bd80      	pop	{r7, pc}

0800c494 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800c494:	b580      	push	{r7, lr}
 800c496:	b084      	sub	sp, #16
 800c498:	af00      	add	r7, sp, #0
 800c49a:	60f8      	str	r0, [r7, #12]
 800c49c:	60b9      	str	r1, [r7, #8]
 800c49e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c4a4:	68ba      	ldr	r2, [r7, #8]
 800c4a6:	211f      	movs	r1, #31
 800c4a8:	400a      	ands	r2, r1
 800c4aa:	210f      	movs	r1, #15
 800c4ac:	4091      	lsls	r1, r2
 800c4ae:	000a      	movs	r2, r1
 800c4b0:	43d2      	mvns	r2, r2
 800c4b2:	401a      	ands	r2, r3
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	0e9b      	lsrs	r3, r3, #26
 800c4b8:	210f      	movs	r1, #15
 800c4ba:	4019      	ands	r1, r3
 800c4bc:	68bb      	ldr	r3, [r7, #8]
 800c4be:	201f      	movs	r0, #31
 800c4c0:	4003      	ands	r3, r0
 800c4c2:	4099      	lsls	r1, r3
 800c4c4:	000b      	movs	r3, r1
 800c4c6:	431a      	orrs	r2, r3
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800c4cc:	46c0      	nop			; (mov r8, r8)
 800c4ce:	46bd      	mov	sp, r7
 800c4d0:	b004      	add	sp, #16
 800c4d2:	bd80      	pop	{r7, pc}

0800c4d4 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800c4d4:	b580      	push	{r7, lr}
 800c4d6:	b082      	sub	sp, #8
 800c4d8:	af00      	add	r7, sp, #0
 800c4da:	6078      	str	r0, [r7, #4]
 800c4dc:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c4e2:	683b      	ldr	r3, [r7, #0]
 800c4e4:	035b      	lsls	r3, r3, #13
 800c4e6:	0b5b      	lsrs	r3, r3, #13
 800c4e8:	431a      	orrs	r2, r3
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	629a      	str	r2, [r3, #40]	; 0x28
}
 800c4ee:	46c0      	nop			; (mov r8, r8)
 800c4f0:	46bd      	mov	sp, r7
 800c4f2:	b002      	add	sp, #8
 800c4f4:	bd80      	pop	{r7, pc}

0800c4f6 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800c4f6:	b580      	push	{r7, lr}
 800c4f8:	b082      	sub	sp, #8
 800c4fa:	af00      	add	r7, sp, #0
 800c4fc:	6078      	str	r0, [r7, #4]
 800c4fe:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c504:	683a      	ldr	r2, [r7, #0]
 800c506:	0352      	lsls	r2, r2, #13
 800c508:	0b52      	lsrs	r2, r2, #13
 800c50a:	43d2      	mvns	r2, r2
 800c50c:	401a      	ands	r2, r3
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	629a      	str	r2, [r3, #40]	; 0x28
}
 800c512:	46c0      	nop			; (mov r8, r8)
 800c514:	46bd      	mov	sp, r7
 800c516:	b002      	add	sp, #8
 800c518:	bd80      	pop	{r7, pc}

0800c51a <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 800c51a:	b580      	push	{r7, lr}
 800c51c:	b082      	sub	sp, #8
 800c51e:	af00      	add	r7, sp, #0
 800c520:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	68db      	ldr	r3, [r3, #12]
 800c526:	2203      	movs	r2, #3
 800c528:	4013      	ands	r3, r2
}
 800c52a:	0018      	movs	r0, r3
 800c52c:	46bd      	mov	sp, r7
 800c52e:	b002      	add	sp, #8
 800c530:	bd80      	pop	{r7, pc}
	...

0800c534 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800c534:	b580      	push	{r7, lr}
 800c536:	b084      	sub	sp, #16
 800c538:	af00      	add	r7, sp, #0
 800c53a:	60f8      	str	r0, [r7, #12]
 800c53c:	60b9      	str	r1, [r7, #8]
 800c53e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	695b      	ldr	r3, [r3, #20]
 800c544:	68ba      	ldr	r2, [r7, #8]
 800c546:	0212      	lsls	r2, r2, #8
 800c548:	43d2      	mvns	r2, r2
 800c54a:	401a      	ands	r2, r3
 800c54c:	68bb      	ldr	r3, [r7, #8]
 800c54e:	021b      	lsls	r3, r3, #8
 800c550:	6879      	ldr	r1, [r7, #4]
 800c552:	400b      	ands	r3, r1
 800c554:	4904      	ldr	r1, [pc, #16]	; (800c568 <LL_ADC_SetChannelSamplingTime+0x34>)
 800c556:	400b      	ands	r3, r1
 800c558:	431a      	orrs	r2, r3
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800c55e:	46c0      	nop			; (mov r8, r8)
 800c560:	46bd      	mov	sp, r7
 800c562:	b004      	add	sp, #16
 800c564:	bd80      	pop	{r7, pc}
 800c566:	46c0      	nop			; (mov r8, r8)
 800c568:	07ffff00 	.word	0x07ffff00

0800c56c <LL_ADC_SetAnalogWDMonitChannels>:
  *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG
  *         @arg @ref LL_ADC_AWD_CH_VBAT_REG
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 800c56c:	b580      	push	{r7, lr}
 800c56e:	b086      	sub	sp, #24
 800c570:	af00      	add	r7, sp, #0
 800c572:	60f8      	str	r0, [r7, #12]
 800c574:	60b9      	str	r1, [r7, #8]
 800c576:	607a      	str	r2, [r7, #4]
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg;

  if (AWDy == LL_ADC_AWD1)
 800c578:	68bb      	ldr	r3, [r7, #8]
 800c57a:	4a11      	ldr	r2, [pc, #68]	; (800c5c0 <LL_ADC_SetAnalogWDMonitChannels+0x54>)
 800c57c:	4293      	cmp	r3, r2
 800c57e:	d103      	bne.n	800c588 <LL_ADC_SetAnalogWDMonitChannels+0x1c>
  {
    preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR1, 0UL);
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	330c      	adds	r3, #12
 800c584:	617b      	str	r3, [r7, #20]
 800c586:	e009      	b.n	800c59c <LL_ADC_SetAnalogWDMonitChannels+0x30>
  }
  else
  {
    preg = __ADC_PTR_REG_OFFSET(ADCx->AWD2CR,
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	33a0      	adds	r3, #160	; 0xa0
 800c58c:	0019      	movs	r1, r3
 800c58e:	68bb      	ldr	r3, [r7, #8]
 800c590:	0d5b      	lsrs	r3, r3, #21
 800c592:	009b      	lsls	r3, r3, #2
 800c594:	2204      	movs	r2, #4
 800c596:	4013      	ands	r3, r2
 800c598:	18cb      	adds	r3, r1, r3
 800c59a:	617b      	str	r3, [r7, #20]
                                ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK)) >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL));
  }

  MODIFY_REG(*preg,
 800c59c:	697b      	ldr	r3, [r7, #20]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	68ba      	ldr	r2, [r7, #8]
 800c5a2:	4908      	ldr	r1, [pc, #32]	; (800c5c4 <LL_ADC_SetAnalogWDMonitChannels+0x58>)
 800c5a4:	400a      	ands	r2, r1
 800c5a6:	43d2      	mvns	r2, r2
 800c5a8:	401a      	ands	r2, r3
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	68b9      	ldr	r1, [r7, #8]
 800c5ae:	400b      	ands	r3, r1
 800c5b0:	431a      	orrs	r2, r3
 800c5b2:	697b      	ldr	r3, [r7, #20]
 800c5b4:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 800c5b6:	46c0      	nop			; (mov r8, r8)
 800c5b8:	46bd      	mov	sp, r7
 800c5ba:	b006      	add	sp, #24
 800c5bc:	bd80      	pop	{r7, pc}
 800c5be:	46c0      	nop			; (mov r8, r8)
 800c5c0:	7cc00000 	.word	0x7cc00000
 800c5c4:	7cc7ffff 	.word	0x7cc7ffff

0800c5c8 <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b086      	sub	sp, #24
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	60f8      	str	r0, [r7, #12]
 800c5d0:	60b9      	str	r1, [r7, #8]
 800c5d2:	607a      	str	r2, [r7, #4]
 800c5d4:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->AWD1TR,
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	3320      	adds	r3, #32
 800c5da:	0018      	movs	r0, r3
 800c5dc:	68bb      	ldr	r3, [r7, #8]
 800c5de:	0d1b      	lsrs	r3, r3, #20
 800c5e0:	2203      	movs	r2, #3
 800c5e2:	401a      	ands	r2, r3
 800c5e4:	68bb      	ldr	r3, [r7, #8]
 800c5e6:	0d5b      	lsrs	r3, r3, #21
 800c5e8:	2101      	movs	r1, #1
 800c5ea:	400b      	ands	r3, r1
 800c5ec:	18d3      	adds	r3, r2, r3
 800c5ee:	009b      	lsls	r3, r3, #2
 800c5f0:	18c3      	adds	r3, r0, r3
 800c5f2:	617b      	str	r3, [r7, #20]
                                              >> (ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS))
                                             + ((ADC_AWD_CR3_REGOFFSET & AWDy)
                                                >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL))
                                            );

  MODIFY_REG(*preg,
 800c5f4:	697b      	ldr	r3, [r7, #20]
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	4a06      	ldr	r2, [pc, #24]	; (800c614 <LL_ADC_ConfigAnalogWDThresholds+0x4c>)
 800c5fa:	401a      	ands	r2, r3
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	0419      	lsls	r1, r3, #16
 800c600:	683b      	ldr	r3, [r7, #0]
 800c602:	430b      	orrs	r3, r1
 800c604:	431a      	orrs	r2, r3
 800c606:	697b      	ldr	r3, [r7, #20]
 800c608:	601a      	str	r2, [r3, #0]
             ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
}
 800c60a:	46c0      	nop			; (mov r8, r8)
 800c60c:	46bd      	mov	sp, r7
 800c60e:	b006      	add	sp, #24
 800c610:	bd80      	pop	{r7, pc}
 800c612:	46c0      	nop			; (mov r8, r8)
 800c614:	f000f000 	.word	0xf000f000

0800c618 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800c618:	b580      	push	{r7, lr}
 800c61a:	b082      	sub	sp, #8
 800c61c:	af00      	add	r7, sp, #0
 800c61e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	689b      	ldr	r3, [r3, #8]
 800c624:	4a05      	ldr	r2, [pc, #20]	; (800c63c <LL_ADC_EnableInternalRegulator+0x24>)
 800c626:	4013      	ands	r3, r2
 800c628:	2280      	movs	r2, #128	; 0x80
 800c62a:	0552      	lsls	r2, r2, #21
 800c62c:	431a      	orrs	r2, r3
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800c632:	46c0      	nop			; (mov r8, r8)
 800c634:	46bd      	mov	sp, r7
 800c636:	b002      	add	sp, #8
 800c638:	bd80      	pop	{r7, pc}
 800c63a:	46c0      	nop			; (mov r8, r8)
 800c63c:	6fffffe8 	.word	0x6fffffe8

0800c640 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800c640:	b580      	push	{r7, lr}
 800c642:	b082      	sub	sp, #8
 800c644:	af00      	add	r7, sp, #0
 800c646:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	689a      	ldr	r2, [r3, #8]
 800c64c:	2380      	movs	r3, #128	; 0x80
 800c64e:	055b      	lsls	r3, r3, #21
 800c650:	401a      	ands	r2, r3
 800c652:	2380      	movs	r3, #128	; 0x80
 800c654:	055b      	lsls	r3, r3, #21
 800c656:	429a      	cmp	r2, r3
 800c658:	d101      	bne.n	800c65e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800c65a:	2301      	movs	r3, #1
 800c65c:	e000      	b.n	800c660 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800c65e:	2300      	movs	r3, #0
}
 800c660:	0018      	movs	r0, r3
 800c662:	46bd      	mov	sp, r7
 800c664:	b002      	add	sp, #8
 800c666:	bd80      	pop	{r7, pc}

0800c668 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800c668:	b580      	push	{r7, lr}
 800c66a:	b082      	sub	sp, #8
 800c66c:	af00      	add	r7, sp, #0
 800c66e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	689b      	ldr	r3, [r3, #8]
 800c674:	4a04      	ldr	r2, [pc, #16]	; (800c688 <LL_ADC_Enable+0x20>)
 800c676:	4013      	ands	r3, r2
 800c678:	2201      	movs	r2, #1
 800c67a:	431a      	orrs	r2, r3
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800c680:	46c0      	nop			; (mov r8, r8)
 800c682:	46bd      	mov	sp, r7
 800c684:	b002      	add	sp, #8
 800c686:	bd80      	pop	{r7, pc}
 800c688:	7fffffe8 	.word	0x7fffffe8

0800c68c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800c68c:	b580      	push	{r7, lr}
 800c68e:	b082      	sub	sp, #8
 800c690:	af00      	add	r7, sp, #0
 800c692:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	689b      	ldr	r3, [r3, #8]
 800c698:	4a04      	ldr	r2, [pc, #16]	; (800c6ac <LL_ADC_Disable+0x20>)
 800c69a:	4013      	ands	r3, r2
 800c69c:	2202      	movs	r2, #2
 800c69e:	431a      	orrs	r2, r3
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800c6a4:	46c0      	nop			; (mov r8, r8)
 800c6a6:	46bd      	mov	sp, r7
 800c6a8:	b002      	add	sp, #8
 800c6aa:	bd80      	pop	{r7, pc}
 800c6ac:	7fffffe8 	.word	0x7fffffe8

0800c6b0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	b082      	sub	sp, #8
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	689b      	ldr	r3, [r3, #8]
 800c6bc:	2201      	movs	r2, #1
 800c6be:	4013      	ands	r3, r2
 800c6c0:	2b01      	cmp	r3, #1
 800c6c2:	d101      	bne.n	800c6c8 <LL_ADC_IsEnabled+0x18>
 800c6c4:	2301      	movs	r3, #1
 800c6c6:	e000      	b.n	800c6ca <LL_ADC_IsEnabled+0x1a>
 800c6c8:	2300      	movs	r3, #0
}
 800c6ca:	0018      	movs	r0, r3
 800c6cc:	46bd      	mov	sp, r7
 800c6ce:	b002      	add	sp, #8
 800c6d0:	bd80      	pop	{r7, pc}

0800c6d2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800c6d2:	b580      	push	{r7, lr}
 800c6d4:	b082      	sub	sp, #8
 800c6d6:	af00      	add	r7, sp, #0
 800c6d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	689b      	ldr	r3, [r3, #8]
 800c6de:	2202      	movs	r2, #2
 800c6e0:	4013      	ands	r3, r2
 800c6e2:	2b02      	cmp	r3, #2
 800c6e4:	d101      	bne.n	800c6ea <LL_ADC_IsDisableOngoing+0x18>
 800c6e6:	2301      	movs	r3, #1
 800c6e8:	e000      	b.n	800c6ec <LL_ADC_IsDisableOngoing+0x1a>
 800c6ea:	2300      	movs	r3, #0
}
 800c6ec:	0018      	movs	r0, r3
 800c6ee:	46bd      	mov	sp, r7
 800c6f0:	b002      	add	sp, #8
 800c6f2:	bd80      	pop	{r7, pc}

0800c6f4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800c6f4:	b580      	push	{r7, lr}
 800c6f6:	b082      	sub	sp, #8
 800c6f8:	af00      	add	r7, sp, #0
 800c6fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	689b      	ldr	r3, [r3, #8]
 800c700:	4a04      	ldr	r2, [pc, #16]	; (800c714 <LL_ADC_REG_StartConversion+0x20>)
 800c702:	4013      	ands	r3, r2
 800c704:	2204      	movs	r2, #4
 800c706:	431a      	orrs	r2, r3
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800c70c:	46c0      	nop			; (mov r8, r8)
 800c70e:	46bd      	mov	sp, r7
 800c710:	b002      	add	sp, #8
 800c712:	bd80      	pop	{r7, pc}
 800c714:	7fffffe8 	.word	0x7fffffe8

0800c718 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800c718:	b580      	push	{r7, lr}
 800c71a:	b082      	sub	sp, #8
 800c71c:	af00      	add	r7, sp, #0
 800c71e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	689b      	ldr	r3, [r3, #8]
 800c724:	2204      	movs	r2, #4
 800c726:	4013      	ands	r3, r2
 800c728:	2b04      	cmp	r3, #4
 800c72a:	d101      	bne.n	800c730 <LL_ADC_REG_IsConversionOngoing+0x18>
 800c72c:	2301      	movs	r3, #1
 800c72e:	e000      	b.n	800c732 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800c730:	2300      	movs	r3, #0
}
 800c732:	0018      	movs	r0, r3
 800c734:	46bd      	mov	sp, r7
 800c736:	b002      	add	sp, #8
 800c738:	bd80      	pop	{r7, pc}

0800c73a <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 800c73a:	b580      	push	{r7, lr}
 800c73c:	b082      	sub	sp, #8
 800c73e:	af00      	add	r7, sp, #0
 800c740:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	2280      	movs	r2, #128	; 0x80
 800c746:	601a      	str	r2, [r3, #0]
}
 800c748:	46c0      	nop			; (mov r8, r8)
 800c74a:	46bd      	mov	sp, r7
 800c74c:	b002      	add	sp, #8
 800c74e:	bd80      	pop	{r7, pc}

0800c750 <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 800c750:	b580      	push	{r7, lr}
 800c752:	b082      	sub	sp, #8
 800c754:	af00      	add	r7, sp, #0
 800c756:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	2280      	movs	r2, #128	; 0x80
 800c75c:	0052      	lsls	r2, r2, #1
 800c75e:	601a      	str	r2, [r3, #0]
}
 800c760:	46c0      	nop			; (mov r8, r8)
 800c762:	46bd      	mov	sp, r7
 800c764:	b002      	add	sp, #8
 800c766:	bd80      	pop	{r7, pc}

0800c768 <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 800c768:	b580      	push	{r7, lr}
 800c76a:	b082      	sub	sp, #8
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	2280      	movs	r2, #128	; 0x80
 800c774:	0092      	lsls	r2, r2, #2
 800c776:	601a      	str	r2, [r3, #0]
}
 800c778:	46c0      	nop			; (mov r8, r8)
 800c77a:	46bd      	mov	sp, r7
 800c77c:	b002      	add	sp, #8
 800c77e:	bd80      	pop	{r7, pc}

0800c780 <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 800c780:	b580      	push	{r7, lr}
 800c782:	b082      	sub	sp, #8
 800c784:	af00      	add	r7, sp, #0
 800c786:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	685b      	ldr	r3, [r3, #4]
 800c78c:	2280      	movs	r2, #128	; 0x80
 800c78e:	431a      	orrs	r2, r3
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	605a      	str	r2, [r3, #4]
}
 800c794:	46c0      	nop			; (mov r8, r8)
 800c796:	46bd      	mov	sp, r7
 800c798:	b002      	add	sp, #8
 800c79a:	bd80      	pop	{r7, pc}

0800c79c <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 800c79c:	b580      	push	{r7, lr}
 800c79e:	b082      	sub	sp, #8
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	685b      	ldr	r3, [r3, #4]
 800c7a8:	2280      	movs	r2, #128	; 0x80
 800c7aa:	0052      	lsls	r2, r2, #1
 800c7ac:	431a      	orrs	r2, r3
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	605a      	str	r2, [r3, #4]
}
 800c7b2:	46c0      	nop			; (mov r8, r8)
 800c7b4:	46bd      	mov	sp, r7
 800c7b6:	b002      	add	sp, #8
 800c7b8:	bd80      	pop	{r7, pc}

0800c7ba <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 800c7ba:	b580      	push	{r7, lr}
 800c7bc:	b082      	sub	sp, #8
 800c7be:	af00      	add	r7, sp, #0
 800c7c0:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	685b      	ldr	r3, [r3, #4]
 800c7c6:	2280      	movs	r2, #128	; 0x80
 800c7c8:	0092      	lsls	r2, r2, #2
 800c7ca:	431a      	orrs	r2, r3
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	605a      	str	r2, [r3, #4]
}
 800c7d0:	46c0      	nop			; (mov r8, r8)
 800c7d2:	46bd      	mov	sp, r7
 800c7d4:	b002      	add	sp, #8
 800c7d6:	bd80      	pop	{r7, pc}

0800c7d8 <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 800c7d8:	b580      	push	{r7, lr}
 800c7da:	b082      	sub	sp, #8
 800c7dc:	af00      	add	r7, sp, #0
 800c7de:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	685b      	ldr	r3, [r3, #4]
 800c7e4:	2280      	movs	r2, #128	; 0x80
 800c7e6:	4393      	bics	r3, r2
 800c7e8:	001a      	movs	r2, r3
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	605a      	str	r2, [r3, #4]
}
 800c7ee:	46c0      	nop			; (mov r8, r8)
 800c7f0:	46bd      	mov	sp, r7
 800c7f2:	b002      	add	sp, #8
 800c7f4:	bd80      	pop	{r7, pc}
	...

0800c7f8 <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b082      	sub	sp, #8
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	685b      	ldr	r3, [r3, #4]
 800c804:	4a03      	ldr	r2, [pc, #12]	; (800c814 <LL_ADC_DisableIT_AWD2+0x1c>)
 800c806:	401a      	ands	r2, r3
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	605a      	str	r2, [r3, #4]
}
 800c80c:	46c0      	nop			; (mov r8, r8)
 800c80e:	46bd      	mov	sp, r7
 800c810:	b002      	add	sp, #8
 800c812:	bd80      	pop	{r7, pc}
 800c814:	fffffeff 	.word	0xfffffeff

0800c818 <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 800c818:	b580      	push	{r7, lr}
 800c81a:	b082      	sub	sp, #8
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	685b      	ldr	r3, [r3, #4]
 800c824:	4a03      	ldr	r2, [pc, #12]	; (800c834 <LL_ADC_DisableIT_AWD3+0x1c>)
 800c826:	401a      	ands	r2, r3
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	605a      	str	r2, [r3, #4]
}
 800c82c:	46c0      	nop			; (mov r8, r8)
 800c82e:	46bd      	mov	sp, r7
 800c830:	b002      	add	sp, #8
 800c832:	bd80      	pop	{r7, pc}
 800c834:	fffffdff 	.word	0xfffffdff

0800c838 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800c838:	b580      	push	{r7, lr}
 800c83a:	b088      	sub	sp, #32
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800c840:	231f      	movs	r3, #31
 800c842:	18fb      	adds	r3, r7, r3
 800c844:	2200      	movs	r2, #0
 800c846:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 800c848:	2300      	movs	r3, #0
 800c84a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 800c84c:	2300      	movs	r3, #0
 800c84e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800c850:	2300      	movs	r3, #0
 800c852:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	2b00      	cmp	r3, #0
 800c858:	d101      	bne.n	800c85e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800c85a:	2301      	movs	r3, #1
 800c85c:	e17f      	b.n	800cb5e <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c862:	2b00      	cmp	r3, #0
 800c864:	d10a      	bne.n	800c87c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	0018      	movs	r0, r3
 800c86a:	f7ff f8ff 	bl	800ba6c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	2200      	movs	r2, #0
 800c872:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	2254      	movs	r2, #84	; 0x54
 800c878:	2100      	movs	r1, #0
 800c87a:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	0018      	movs	r0, r3
 800c882:	f7ff fedd 	bl	800c640 <LL_ADC_IsInternalRegulatorEnabled>
 800c886:	1e03      	subs	r3, r0, #0
 800c888:	d115      	bne.n	800c8b6 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	0018      	movs	r0, r3
 800c890:	f7ff fec2 	bl	800c618 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800c894:	4bb4      	ldr	r3, [pc, #720]	; (800cb68 <HAL_ADC_Init+0x330>)
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	49b4      	ldr	r1, [pc, #720]	; (800cb6c <HAL_ADC_Init+0x334>)
 800c89a:	0018      	movs	r0, r3
 800c89c:	f7f9 fcbc 	bl	8006218 <__udivsi3>
 800c8a0:	0003      	movs	r3, r0
 800c8a2:	3301      	adds	r3, #1
 800c8a4:	005b      	lsls	r3, r3, #1
 800c8a6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800c8a8:	e002      	b.n	800c8b0 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	3b01      	subs	r3, #1
 800c8ae:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d1f9      	bne.n	800c8aa <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	0018      	movs	r0, r3
 800c8bc:	f7ff fec0 	bl	800c640 <LL_ADC_IsInternalRegulatorEnabled>
 800c8c0:	1e03      	subs	r3, r0, #0
 800c8c2:	d10f      	bne.n	800c8e4 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c8c8:	2210      	movs	r2, #16
 800c8ca:	431a      	orrs	r2, r3
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c8d4:	2201      	movs	r2, #1
 800c8d6:	431a      	orrs	r2, r3
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800c8dc:	231f      	movs	r3, #31
 800c8de:	18fb      	adds	r3, r7, r3
 800c8e0:	2201      	movs	r2, #1
 800c8e2:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	0018      	movs	r0, r3
 800c8ea:	f7ff ff15 	bl	800c718 <LL_ADC_REG_IsConversionOngoing>
 800c8ee:	0003      	movs	r3, r0
 800c8f0:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c8f6:	2210      	movs	r2, #16
 800c8f8:	4013      	ands	r3, r2
 800c8fa:	d000      	beq.n	800c8fe <HAL_ADC_Init+0xc6>
 800c8fc:	e122      	b.n	800cb44 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800c8fe:	693b      	ldr	r3, [r7, #16]
 800c900:	2b00      	cmp	r3, #0
 800c902:	d000      	beq.n	800c906 <HAL_ADC_Init+0xce>
 800c904:	e11e      	b.n	800cb44 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c90a:	4a99      	ldr	r2, [pc, #612]	; (800cb70 <HAL_ADC_Init+0x338>)
 800c90c:	4013      	ands	r3, r2
 800c90e:	2202      	movs	r2, #2
 800c910:	431a      	orrs	r2, r3
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	0018      	movs	r0, r3
 800c91c:	f7ff fec8 	bl	800c6b0 <LL_ADC_IsEnabled>
 800c920:	1e03      	subs	r3, r0, #0
 800c922:	d000      	beq.n	800c926 <HAL_ADC_Init+0xee>
 800c924:	e0ad      	b.n	800ca82 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	7e1b      	ldrb	r3, [r3, #24]
 800c92e:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800c930:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	7e5b      	ldrb	r3, [r3, #25]
 800c936:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800c938:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	7e9b      	ldrb	r3, [r3, #26]
 800c93e:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800c940:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c946:	2b00      	cmp	r3, #0
 800c948:	d002      	beq.n	800c950 <HAL_ADC_Init+0x118>
 800c94a:	2380      	movs	r3, #128	; 0x80
 800c94c:	015b      	lsls	r3, r3, #5
 800c94e:	e000      	b.n	800c952 <HAL_ADC_Init+0x11a>
 800c950:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800c952:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800c958:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	691b      	ldr	r3, [r3, #16]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	da04      	bge.n	800c96c <HAL_ADC_Init+0x134>
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	691b      	ldr	r3, [r3, #16]
 800c966:	005b      	lsls	r3, r3, #1
 800c968:	085b      	lsrs	r3, r3, #1
 800c96a:	e001      	b.n	800c970 <HAL_ADC_Init+0x138>
 800c96c:	2380      	movs	r3, #128	; 0x80
 800c96e:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 800c970:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	212c      	movs	r1, #44	; 0x2c
 800c976:	5c5b      	ldrb	r3, [r3, r1]
 800c978:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800c97a:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800c97c:	69ba      	ldr	r2, [r7, #24]
 800c97e:	4313      	orrs	r3, r2
 800c980:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	2220      	movs	r2, #32
 800c986:	5c9b      	ldrb	r3, [r3, r2]
 800c988:	2b01      	cmp	r3, #1
 800c98a:	d115      	bne.n	800c9b8 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	7e9b      	ldrb	r3, [r3, #26]
 800c990:	2b00      	cmp	r3, #0
 800c992:	d105      	bne.n	800c9a0 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 800c994:	69bb      	ldr	r3, [r7, #24]
 800c996:	2280      	movs	r2, #128	; 0x80
 800c998:	0252      	lsls	r2, r2, #9
 800c99a:	4313      	orrs	r3, r2
 800c99c:	61bb      	str	r3, [r7, #24]
 800c99e:	e00b      	b.n	800c9b8 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c9a4:	2220      	movs	r2, #32
 800c9a6:	431a      	orrs	r2, r3
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c9b0:	2201      	movs	r2, #1
 800c9b2:	431a      	orrs	r2, r3
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d00a      	beq.n	800c9d6 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c9c4:	23e0      	movs	r3, #224	; 0xe0
 800c9c6:	005b      	lsls	r3, r3, #1
 800c9c8:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800c9ce:	4313      	orrs	r3, r2
 800c9d0:	69ba      	ldr	r2, [r7, #24]
 800c9d2:	4313      	orrs	r3, r2
 800c9d4:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	68db      	ldr	r3, [r3, #12]
 800c9dc:	4a65      	ldr	r2, [pc, #404]	; (800cb74 <HAL_ADC_Init+0x33c>)
 800c9de:	4013      	ands	r3, r2
 800c9e0:	0019      	movs	r1, r3
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	69ba      	ldr	r2, [r7, #24]
 800c9e8:	430a      	orrs	r2, r1
 800c9ea:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	685b      	ldr	r3, [r3, #4]
 800c9f0:	0f9b      	lsrs	r3, r3, #30
 800c9f2:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800c9f8:	4313      	orrs	r3, r2
 800c9fa:	697a      	ldr	r2, [r7, #20]
 800c9fc:	4313      	orrs	r3, r2
 800c9fe:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	223c      	movs	r2, #60	; 0x3c
 800ca04:	5c9b      	ldrb	r3, [r3, r2]
 800ca06:	2b01      	cmp	r3, #1
 800ca08:	d111      	bne.n	800ca2e <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	685b      	ldr	r3, [r3, #4]
 800ca0e:	0f9b      	lsrs	r3, r3, #30
 800ca10:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800ca16:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                      hadc->Init.Oversampling.Ratio         |
 800ca1c:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800ca22:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 800ca24:	697b      	ldr	r3, [r7, #20]
 800ca26:	4313      	orrs	r3, r2
 800ca28:	2201      	movs	r2, #1
 800ca2a:	4313      	orrs	r3, r2
 800ca2c:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	691b      	ldr	r3, [r3, #16]
 800ca34:	4a50      	ldr	r2, [pc, #320]	; (800cb78 <HAL_ADC_Init+0x340>)
 800ca36:	4013      	ands	r3, r2
 800ca38:	0019      	movs	r1, r3
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	697a      	ldr	r2, [r7, #20]
 800ca40:	430a      	orrs	r2, r1
 800ca42:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	685a      	ldr	r2, [r3, #4]
 800ca48:	23c0      	movs	r3, #192	; 0xc0
 800ca4a:	061b      	lsls	r3, r3, #24
 800ca4c:	429a      	cmp	r2, r3
 800ca4e:	d018      	beq.n	800ca82 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800ca54:	2380      	movs	r3, #128	; 0x80
 800ca56:	05db      	lsls	r3, r3, #23
 800ca58:	429a      	cmp	r2, r3
 800ca5a:	d012      	beq.n	800ca82 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800ca60:	2380      	movs	r3, #128	; 0x80
 800ca62:	061b      	lsls	r3, r3, #24
 800ca64:	429a      	cmp	r2, r3
 800ca66:	d00c      	beq.n	800ca82 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800ca68:	4b44      	ldr	r3, [pc, #272]	; (800cb7c <HAL_ADC_Init+0x344>)
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	4a44      	ldr	r2, [pc, #272]	; (800cb80 <HAL_ADC_Init+0x348>)
 800ca6e:	4013      	ands	r3, r2
 800ca70:	0019      	movs	r1, r3
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	685a      	ldr	r2, [r3, #4]
 800ca76:	23f0      	movs	r3, #240	; 0xf0
 800ca78:	039b      	lsls	r3, r3, #14
 800ca7a:	401a      	ands	r2, r3
 800ca7c:	4b3f      	ldr	r3, [pc, #252]	; (800cb7c <HAL_ADC_Init+0x344>)
 800ca7e:	430a      	orrs	r2, r1
 800ca80:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	6818      	ldr	r0, [r3, #0]
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ca8a:	001a      	movs	r2, r3
 800ca8c:	2100      	movs	r1, #0
 800ca8e:	f7ff fcbc 	bl	800c40a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	6818      	ldr	r0, [r3, #0]
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca9a:	493a      	ldr	r1, [pc, #232]	; (800cb84 <HAL_ADC_Init+0x34c>)
 800ca9c:	001a      	movs	r2, r3
 800ca9e:	f7ff fcb4 	bl	800c40a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	691b      	ldr	r3, [r3, #16]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d109      	bne.n	800cabe <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	2110      	movs	r1, #16
 800cab6:	4249      	negs	r1, r1
 800cab8:	430a      	orrs	r2, r1
 800caba:	629a      	str	r2, [r3, #40]	; 0x28
 800cabc:	e018      	b.n	800caf0 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	691a      	ldr	r2, [r3, #16]
 800cac2:	2380      	movs	r3, #128	; 0x80
 800cac4:	039b      	lsls	r3, r3, #14
 800cac6:	429a      	cmp	r2, r3
 800cac8:	d112      	bne.n	800caf0 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	69db      	ldr	r3, [r3, #28]
 800cad4:	3b01      	subs	r3, #1
 800cad6:	009b      	lsls	r3, r3, #2
 800cad8:	221c      	movs	r2, #28
 800cada:	4013      	ands	r3, r2
 800cadc:	2210      	movs	r2, #16
 800cade:	4252      	negs	r2, r2
 800cae0:	409a      	lsls	r2, r3
 800cae2:	0011      	movs	r1, r2
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	430a      	orrs	r2, r1
 800caee:	629a      	str	r2, [r3, #40]	; 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	2100      	movs	r1, #0
 800caf6:	0018      	movs	r0, r3
 800caf8:	f7ff fca4 	bl	800c444 <LL_ADC_GetSamplingTimeCommonChannels>
 800cafc:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800cb02:	429a      	cmp	r2, r3
 800cb04:	d10b      	bne.n	800cb1e <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	2200      	movs	r2, #0
 800cb0a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cb10:	2203      	movs	r2, #3
 800cb12:	4393      	bics	r3, r2
 800cb14:	2201      	movs	r2, #1
 800cb16:	431a      	orrs	r2, r3
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	659a      	str	r2, [r3, #88]	; 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800cb1c:	e01c      	b.n	800cb58 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cb22:	2212      	movs	r2, #18
 800cb24:	4393      	bics	r3, r2
 800cb26:	2210      	movs	r2, #16
 800cb28:	431a      	orrs	r2, r3
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cb32:	2201      	movs	r2, #1
 800cb34:	431a      	orrs	r2, r3
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 800cb3a:	231f      	movs	r3, #31
 800cb3c:	18fb      	adds	r3, r7, r3
 800cb3e:	2201      	movs	r2, #1
 800cb40:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800cb42:	e009      	b.n	800cb58 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cb48:	2210      	movs	r2, #16
 800cb4a:	431a      	orrs	r2, r3
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800cb50:	231f      	movs	r3, #31
 800cb52:	18fb      	adds	r3, r7, r3
 800cb54:	2201      	movs	r2, #1
 800cb56:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800cb58:	231f      	movs	r3, #31
 800cb5a:	18fb      	adds	r3, r7, r3
 800cb5c:	781b      	ldrb	r3, [r3, #0]
}
 800cb5e:	0018      	movs	r0, r3
 800cb60:	46bd      	mov	sp, r7
 800cb62:	b008      	add	sp, #32
 800cb64:	bd80      	pop	{r7, pc}
 800cb66:	46c0      	nop			; (mov r8, r8)
 800cb68:	20000108 	.word	0x20000108
 800cb6c:	00030d40 	.word	0x00030d40
 800cb70:	fffffefd 	.word	0xfffffefd
 800cb74:	ffde0201 	.word	0xffde0201
 800cb78:	1ffffc02 	.word	0x1ffffc02
 800cb7c:	40012708 	.word	0x40012708
 800cb80:	ffc3ffff 	.word	0xffc3ffff
 800cb84:	07ffff04 	.word	0x07ffff04

0800cb88 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800cb88:	b5b0      	push	{r4, r5, r7, lr}
 800cb8a:	b086      	sub	sp, #24
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	60f8      	str	r0, [r7, #12]
 800cb90:	60b9      	str	r1, [r7, #8]
 800cb92:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	0018      	movs	r0, r3
 800cb9a:	f7ff fdbd 	bl	800c718 <LL_ADC_REG_IsConversionOngoing>
 800cb9e:	1e03      	subs	r3, r0, #0
 800cba0:	d16c      	bne.n	800cc7c <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	2254      	movs	r2, #84	; 0x54
 800cba6:	5c9b      	ldrb	r3, [r3, r2]
 800cba8:	2b01      	cmp	r3, #1
 800cbaa:	d101      	bne.n	800cbb0 <HAL_ADC_Start_DMA+0x28>
 800cbac:	2302      	movs	r3, #2
 800cbae:	e06c      	b.n	800cc8a <HAL_ADC_Start_DMA+0x102>
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	2254      	movs	r2, #84	; 0x54
 800cbb4:	2101      	movs	r1, #1
 800cbb6:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	68db      	ldr	r3, [r3, #12]
 800cbbe:	2201      	movs	r2, #1
 800cbc0:	4013      	ands	r3, r2
 800cbc2:	d113      	bne.n	800cbec <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	0018      	movs	r0, r3
 800cbca:	f7ff fd71 	bl	800c6b0 <LL_ADC_IsEnabled>
 800cbce:	1e03      	subs	r3, r0, #0
 800cbd0:	d004      	beq.n	800cbdc <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	0018      	movs	r0, r3
 800cbd8:	f7ff fd58 	bl	800c68c <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	68da      	ldr	r2, [r3, #12]
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	2101      	movs	r1, #1
 800cbe8:	430a      	orrs	r2, r1
 800cbea:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800cbec:	2517      	movs	r5, #23
 800cbee:	197c      	adds	r4, r7, r5
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	0018      	movs	r0, r3
 800cbf4:	f000 fe08 	bl	800d808 <ADC_Enable>
 800cbf8:	0003      	movs	r3, r0
 800cbfa:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800cbfc:	002c      	movs	r4, r5
 800cbfe:	193b      	adds	r3, r7, r4
 800cc00:	781b      	ldrb	r3, [r3, #0]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d13e      	bne.n	800cc84 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cc0a:	4a22      	ldr	r2, [pc, #136]	; (800cc94 <HAL_ADC_Start_DMA+0x10c>)
 800cc0c:	4013      	ands	r3, r2
 800cc0e:	2280      	movs	r2, #128	; 0x80
 800cc10:	0052      	lsls	r2, r2, #1
 800cc12:	431a      	orrs	r2, r3
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	2200      	movs	r2, #0
 800cc1c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cc22:	4a1d      	ldr	r2, [pc, #116]	; (800cc98 <HAL_ADC_Start_DMA+0x110>)
 800cc24:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cc2a:	4a1c      	ldr	r2, [pc, #112]	; (800cc9c <HAL_ADC_Start_DMA+0x114>)
 800cc2c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cc32:	4a1b      	ldr	r2, [pc, #108]	; (800cca0 <HAL_ADC_Start_DMA+0x118>)
 800cc34:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	221c      	movs	r2, #28
 800cc3c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	2254      	movs	r2, #84	; 0x54
 800cc42:	2100      	movs	r1, #0
 800cc44:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	685a      	ldr	r2, [r3, #4]
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	2110      	movs	r1, #16
 800cc52:	430a      	orrs	r2, r1
 800cc54:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	3340      	adds	r3, #64	; 0x40
 800cc60:	0019      	movs	r1, r3
 800cc62:	68ba      	ldr	r2, [r7, #8]
 800cc64:	193c      	adds	r4, r7, r4
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	f001 fc98 	bl	800e59c <HAL_DMA_Start_IT>
 800cc6c:	0003      	movs	r3, r0
 800cc6e:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	0018      	movs	r0, r3
 800cc76:	f7ff fd3d 	bl	800c6f4 <LL_ADC_REG_StartConversion>
 800cc7a:	e003      	b.n	800cc84 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800cc7c:	2317      	movs	r3, #23
 800cc7e:	18fb      	adds	r3, r7, r3
 800cc80:	2202      	movs	r2, #2
 800cc82:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800cc84:	2317      	movs	r3, #23
 800cc86:	18fb      	adds	r3, r7, r3
 800cc88:	781b      	ldrb	r3, [r3, #0]
}
 800cc8a:	0018      	movs	r0, r3
 800cc8c:	46bd      	mov	sp, r7
 800cc8e:	b006      	add	sp, #24
 800cc90:	bdb0      	pop	{r4, r5, r7, pc}
 800cc92:	46c0      	nop			; (mov r8, r8)
 800cc94:	fffff0fe 	.word	0xfffff0fe
 800cc98:	0800d9d1 	.word	0x0800d9d1
 800cc9c:	0800da99 	.word	0x0800da99
 800cca0:	0800dab7 	.word	0x0800dab7

0800cca4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800cca4:	b580      	push	{r7, lr}
 800cca6:	b086      	sub	sp, #24
 800cca8:	af00      	add	r7, sp, #0
 800ccaa:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800ccac:	2300      	movs	r3, #0
 800ccae:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	685b      	ldr	r3, [r3, #4]
 800ccbe:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800ccc0:	693b      	ldr	r3, [r7, #16]
 800ccc2:	2202      	movs	r2, #2
 800ccc4:	4013      	ands	r3, r2
 800ccc6:	d017      	beq.n	800ccf8 <HAL_ADC_IRQHandler+0x54>
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	2202      	movs	r2, #2
 800cccc:	4013      	ands	r3, r2
 800ccce:	d013      	beq.n	800ccf8 <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ccd4:	2210      	movs	r2, #16
 800ccd6:	4013      	ands	r3, r2
 800ccd8:	d106      	bne.n	800cce8 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ccde:	2280      	movs	r2, #128	; 0x80
 800cce0:	0112      	lsls	r2, r2, #4
 800cce2:	431a      	orrs	r2, r3
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	659a      	str	r2, [r3, #88]	; 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	0018      	movs	r0, r3
 800ccec:	f001 f89a 	bl	800de24 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	2202      	movs	r2, #2
 800ccf6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800ccf8:	693b      	ldr	r3, [r7, #16]
 800ccfa:	2204      	movs	r2, #4
 800ccfc:	4013      	ands	r3, r2
 800ccfe:	d003      	beq.n	800cd08 <HAL_ADC_IRQHandler+0x64>
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	2204      	movs	r2, #4
 800cd04:	4013      	ands	r3, r2
 800cd06:	d107      	bne.n	800cd18 <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800cd08:	693b      	ldr	r3, [r7, #16]
 800cd0a:	2208      	movs	r2, #8
 800cd0c:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800cd0e:	d04d      	beq.n	800cdac <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800cd10:	68fb      	ldr	r3, [r7, #12]
 800cd12:	2208      	movs	r2, #8
 800cd14:	4013      	ands	r3, r2
 800cd16:	d049      	beq.n	800cdac <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cd1c:	2210      	movs	r2, #16
 800cd1e:	4013      	ands	r3, r2
 800cd20:	d106      	bne.n	800cd30 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cd26:	2280      	movs	r2, #128	; 0x80
 800cd28:	0092      	lsls	r2, r2, #2
 800cd2a:	431a      	orrs	r2, r3
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	0018      	movs	r0, r3
 800cd36:	f7ff fb9c 	bl	800c472 <LL_ADC_REG_IsTriggerSourceSWStart>
 800cd3a:	1e03      	subs	r3, r0, #0
 800cd3c:	d02e      	beq.n	800cd9c <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	7e9b      	ldrb	r3, [r3, #26]
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d12a      	bne.n	800cd9c <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	2208      	movs	r2, #8
 800cd4e:	4013      	ands	r3, r2
 800cd50:	2b08      	cmp	r3, #8
 800cd52:	d123      	bne.n	800cd9c <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	0018      	movs	r0, r3
 800cd5a:	f7ff fcdd 	bl	800c718 <LL_ADC_REG_IsConversionOngoing>
 800cd5e:	1e03      	subs	r3, r0, #0
 800cd60:	d110      	bne.n	800cd84 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	685a      	ldr	r2, [r3, #4]
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	210c      	movs	r1, #12
 800cd6e:	438a      	bics	r2, r1
 800cd70:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cd76:	4a56      	ldr	r2, [pc, #344]	; (800ced0 <HAL_ADC_IRQHandler+0x22c>)
 800cd78:	4013      	ands	r3, r2
 800cd7a:	2201      	movs	r2, #1
 800cd7c:	431a      	orrs	r2, r3
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	659a      	str	r2, [r3, #88]	; 0x58
 800cd82:	e00b      	b.n	800cd9c <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cd88:	2220      	movs	r2, #32
 800cd8a:	431a      	orrs	r2, r3
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cd94:	2201      	movs	r2, #1
 800cd96:	431a      	orrs	r2, r3
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	65da      	str	r2, [r3, #92]	; 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	0018      	movs	r0, r3
 800cda0:	f7fb fc30 	bl	8008604 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	220c      	movs	r2, #12
 800cdaa:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800cdac:	693b      	ldr	r3, [r7, #16]
 800cdae:	2280      	movs	r2, #128	; 0x80
 800cdb0:	4013      	ands	r3, r2
 800cdb2:	d012      	beq.n	800cdda <HAL_ADC_IRQHandler+0x136>
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	2280      	movs	r2, #128	; 0x80
 800cdb8:	4013      	ands	r3, r2
 800cdba:	d00e      	beq.n	800cdda <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cdc0:	2280      	movs	r2, #128	; 0x80
 800cdc2:	0252      	lsls	r2, r2, #9
 800cdc4:	431a      	orrs	r2, r3
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	0018      	movs	r0, r3
 800cdce:	f000 f889 	bl	800cee4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	2280      	movs	r2, #128	; 0x80
 800cdd8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800cdda:	693a      	ldr	r2, [r7, #16]
 800cddc:	2380      	movs	r3, #128	; 0x80
 800cdde:	005b      	lsls	r3, r3, #1
 800cde0:	4013      	ands	r3, r2
 800cde2:	d014      	beq.n	800ce0e <HAL_ADC_IRQHandler+0x16a>
 800cde4:	68fa      	ldr	r2, [r7, #12]
 800cde6:	2380      	movs	r3, #128	; 0x80
 800cde8:	005b      	lsls	r3, r3, #1
 800cdea:	4013      	ands	r3, r2
 800cdec:	d00f      	beq.n	800ce0e <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cdf2:	2280      	movs	r2, #128	; 0x80
 800cdf4:	0292      	lsls	r2, r2, #10
 800cdf6:	431a      	orrs	r2, r3
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	0018      	movs	r0, r3
 800ce00:	f7fb fc10 	bl	8008624 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	2280      	movs	r2, #128	; 0x80
 800ce0a:	0052      	lsls	r2, r2, #1
 800ce0c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800ce0e:	693a      	ldr	r2, [r7, #16]
 800ce10:	2380      	movs	r3, #128	; 0x80
 800ce12:	009b      	lsls	r3, r3, #2
 800ce14:	4013      	ands	r3, r2
 800ce16:	d014      	beq.n	800ce42 <HAL_ADC_IRQHandler+0x19e>
 800ce18:	68fa      	ldr	r2, [r7, #12]
 800ce1a:	2380      	movs	r3, #128	; 0x80
 800ce1c:	009b      	lsls	r3, r3, #2
 800ce1e:	4013      	ands	r3, r2
 800ce20:	d00f      	beq.n	800ce42 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ce26:	2280      	movs	r2, #128	; 0x80
 800ce28:	02d2      	lsls	r2, r2, #11
 800ce2a:	431a      	orrs	r2, r3
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	0018      	movs	r0, r3
 800ce34:	f000 ffee 	bl	800de14 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	2280      	movs	r2, #128	; 0x80
 800ce3e:	0092      	lsls	r2, r2, #2
 800ce40:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800ce42:	693b      	ldr	r3, [r7, #16]
 800ce44:	2210      	movs	r2, #16
 800ce46:	4013      	ands	r3, r2
 800ce48:	d02b      	beq.n	800cea2 <HAL_ADC_IRQHandler+0x1fe>
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	2210      	movs	r2, #16
 800ce4e:	4013      	ands	r3, r2
 800ce50:	d027      	beq.n	800cea2 <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d102      	bne.n	800ce60 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 800ce5a:	2301      	movs	r3, #1
 800ce5c:	617b      	str	r3, [r7, #20]
 800ce5e:	e008      	b.n	800ce72 <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	0018      	movs	r0, r3
 800ce66:	f7ff fb58 	bl	800c51a <LL_ADC_REG_GetDMATransfer>
 800ce6a:	1e03      	subs	r3, r0, #0
 800ce6c:	d001      	beq.n	800ce72 <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 800ce6e:	2301      	movs	r3, #1
 800ce70:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 800ce72:	697b      	ldr	r3, [r7, #20]
 800ce74:	2b01      	cmp	r3, #1
 800ce76:	d110      	bne.n	800ce9a <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ce7c:	2280      	movs	r2, #128	; 0x80
 800ce7e:	00d2      	lsls	r2, r2, #3
 800ce80:	431a      	orrs	r2, r3
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ce8a:	2202      	movs	r2, #2
 800ce8c:	431a      	orrs	r2, r3
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	65da      	str	r2, [r3, #92]	; 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	0018      	movs	r0, r3
 800ce96:	f000 f82d 	bl	800cef4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	2210      	movs	r2, #16
 800cea0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 800cea2:	693a      	ldr	r2, [r7, #16]
 800cea4:	2380      	movs	r3, #128	; 0x80
 800cea6:	019b      	lsls	r3, r3, #6
 800cea8:	4013      	ands	r3, r2
 800ceaa:	d00d      	beq.n	800cec8 <HAL_ADC_IRQHandler+0x224>
 800ceac:	68fa      	ldr	r2, [r7, #12]
 800ceae:	2380      	movs	r3, #128	; 0x80
 800ceb0:	019b      	lsls	r3, r3, #6
 800ceb2:	4013      	ands	r3, r2
 800ceb4:	d008      	beq.n	800cec8 <HAL_ADC_IRQHandler+0x224>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	0018      	movs	r0, r3
 800ceba:	f000 ffbb 	bl	800de34 <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	2280      	movs	r2, #128	; 0x80
 800cec4:	0192      	lsls	r2, r2, #6
 800cec6:	601a      	str	r2, [r3, #0]
  }
}
 800cec8:	46c0      	nop			; (mov r8, r8)
 800ceca:	46bd      	mov	sp, r7
 800cecc:	b006      	add	sp, #24
 800cece:	bd80      	pop	{r7, pc}
 800ced0:	fffffefe 	.word	0xfffffefe

0800ced4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800ced4:	b580      	push	{r7, lr}
 800ced6:	b082      	sub	sp, #8
 800ced8:	af00      	add	r7, sp, #0
 800ceda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800cedc:	46c0      	nop			; (mov r8, r8)
 800cede:	46bd      	mov	sp, r7
 800cee0:	b002      	add	sp, #8
 800cee2:	bd80      	pop	{r7, pc}

0800cee4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800cee4:	b580      	push	{r7, lr}
 800cee6:	b082      	sub	sp, #8
 800cee8:	af00      	add	r7, sp, #0
 800ceea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800ceec:	46c0      	nop			; (mov r8, r8)
 800ceee:	46bd      	mov	sp, r7
 800cef0:	b002      	add	sp, #8
 800cef2:	bd80      	pop	{r7, pc}

0800cef4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800cef4:	b580      	push	{r7, lr}
 800cef6:	b082      	sub	sp, #8
 800cef8:	af00      	add	r7, sp, #0
 800cefa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800cefc:	46c0      	nop			; (mov r8, r8)
 800cefe:	46bd      	mov	sp, r7
 800cf00:	b002      	add	sp, #8
 800cf02:	bd80      	pop	{r7, pc}

0800cf04 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800cf04:	b580      	push	{r7, lr}
 800cf06:	b086      	sub	sp, #24
 800cf08:	af00      	add	r7, sp, #0
 800cf0a:	6078      	str	r0, [r7, #4]
 800cf0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800cf0e:	2317      	movs	r3, #23
 800cf10:	18fb      	adds	r3, r7, r3
 800cf12:	2200      	movs	r2, #0
 800cf14:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800cf16:	2300      	movs	r3, #0
 800cf18:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	2254      	movs	r2, #84	; 0x54
 800cf1e:	5c9b      	ldrb	r3, [r3, r2]
 800cf20:	2b01      	cmp	r3, #1
 800cf22:	d101      	bne.n	800cf28 <HAL_ADC_ConfigChannel+0x24>
 800cf24:	2302      	movs	r3, #2
 800cf26:	e1c0      	b.n	800d2aa <HAL_ADC_ConfigChannel+0x3a6>
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	2254      	movs	r2, #84	; 0x54
 800cf2c:	2101      	movs	r1, #1
 800cf2e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	0018      	movs	r0, r3
 800cf36:	f7ff fbef 	bl	800c718 <LL_ADC_REG_IsConversionOngoing>
 800cf3a:	1e03      	subs	r3, r0, #0
 800cf3c:	d000      	beq.n	800cf40 <HAL_ADC_ConfigChannel+0x3c>
 800cf3e:	e1a3      	b.n	800d288 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 800cf40:	683b      	ldr	r3, [r7, #0]
 800cf42:	685b      	ldr	r3, [r3, #4]
 800cf44:	2b02      	cmp	r3, #2
 800cf46:	d100      	bne.n	800cf4a <HAL_ADC_ConfigChannel+0x46>
 800cf48:	e143      	b.n	800d1d2 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	691a      	ldr	r2, [r3, #16]
 800cf4e:	2380      	movs	r3, #128	; 0x80
 800cf50:	061b      	lsls	r3, r3, #24
 800cf52:	429a      	cmp	r2, r3
 800cf54:	d004      	beq.n	800cf60 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800cf5a:	4ac1      	ldr	r2, [pc, #772]	; (800d260 <HAL_ADC_ConfigChannel+0x35c>)
 800cf5c:	4293      	cmp	r3, r2
 800cf5e:	d108      	bne.n	800cf72 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	681a      	ldr	r2, [r3, #0]
 800cf64:	683b      	ldr	r3, [r7, #0]
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	0019      	movs	r1, r3
 800cf6a:	0010      	movs	r0, r2
 800cf6c:	f7ff fab2 	bl	800c4d4 <LL_ADC_REG_SetSequencerChAdd>
 800cf70:	e0c9      	b.n	800d106 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800cf76:	683b      	ldr	r3, [r7, #0]
 800cf78:	685b      	ldr	r3, [r3, #4]
 800cf7a:	211f      	movs	r1, #31
 800cf7c:	400b      	ands	r3, r1
 800cf7e:	210f      	movs	r1, #15
 800cf80:	4099      	lsls	r1, r3
 800cf82:	000b      	movs	r3, r1
 800cf84:	43db      	mvns	r3, r3
 800cf86:	4013      	ands	r3, r2
 800cf88:	0019      	movs	r1, r3
 800cf8a:	683b      	ldr	r3, [r7, #0]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	035b      	lsls	r3, r3, #13
 800cf90:	0b5b      	lsrs	r3, r3, #13
 800cf92:	d105      	bne.n	800cfa0 <HAL_ADC_ConfigChannel+0x9c>
 800cf94:	683b      	ldr	r3, [r7, #0]
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	0e9b      	lsrs	r3, r3, #26
 800cf9a:	221f      	movs	r2, #31
 800cf9c:	4013      	ands	r3, r2
 800cf9e:	e098      	b.n	800d0d2 <HAL_ADC_ConfigChannel+0x1ce>
 800cfa0:	683b      	ldr	r3, [r7, #0]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	2201      	movs	r2, #1
 800cfa6:	4013      	ands	r3, r2
 800cfa8:	d000      	beq.n	800cfac <HAL_ADC_ConfigChannel+0xa8>
 800cfaa:	e091      	b.n	800d0d0 <HAL_ADC_ConfigChannel+0x1cc>
 800cfac:	683b      	ldr	r3, [r7, #0]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	2202      	movs	r2, #2
 800cfb2:	4013      	ands	r3, r2
 800cfb4:	d000      	beq.n	800cfb8 <HAL_ADC_ConfigChannel+0xb4>
 800cfb6:	e089      	b.n	800d0cc <HAL_ADC_ConfigChannel+0x1c8>
 800cfb8:	683b      	ldr	r3, [r7, #0]
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	2204      	movs	r2, #4
 800cfbe:	4013      	ands	r3, r2
 800cfc0:	d000      	beq.n	800cfc4 <HAL_ADC_ConfigChannel+0xc0>
 800cfc2:	e081      	b.n	800d0c8 <HAL_ADC_ConfigChannel+0x1c4>
 800cfc4:	683b      	ldr	r3, [r7, #0]
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	2208      	movs	r2, #8
 800cfca:	4013      	ands	r3, r2
 800cfcc:	d000      	beq.n	800cfd0 <HAL_ADC_ConfigChannel+0xcc>
 800cfce:	e079      	b.n	800d0c4 <HAL_ADC_ConfigChannel+0x1c0>
 800cfd0:	683b      	ldr	r3, [r7, #0]
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	2210      	movs	r2, #16
 800cfd6:	4013      	ands	r3, r2
 800cfd8:	d000      	beq.n	800cfdc <HAL_ADC_ConfigChannel+0xd8>
 800cfda:	e071      	b.n	800d0c0 <HAL_ADC_ConfigChannel+0x1bc>
 800cfdc:	683b      	ldr	r3, [r7, #0]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	2220      	movs	r2, #32
 800cfe2:	4013      	ands	r3, r2
 800cfe4:	d000      	beq.n	800cfe8 <HAL_ADC_ConfigChannel+0xe4>
 800cfe6:	e069      	b.n	800d0bc <HAL_ADC_ConfigChannel+0x1b8>
 800cfe8:	683b      	ldr	r3, [r7, #0]
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	2240      	movs	r2, #64	; 0x40
 800cfee:	4013      	ands	r3, r2
 800cff0:	d000      	beq.n	800cff4 <HAL_ADC_ConfigChannel+0xf0>
 800cff2:	e061      	b.n	800d0b8 <HAL_ADC_ConfigChannel+0x1b4>
 800cff4:	683b      	ldr	r3, [r7, #0]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	2280      	movs	r2, #128	; 0x80
 800cffa:	4013      	ands	r3, r2
 800cffc:	d000      	beq.n	800d000 <HAL_ADC_ConfigChannel+0xfc>
 800cffe:	e059      	b.n	800d0b4 <HAL_ADC_ConfigChannel+0x1b0>
 800d000:	683b      	ldr	r3, [r7, #0]
 800d002:	681a      	ldr	r2, [r3, #0]
 800d004:	2380      	movs	r3, #128	; 0x80
 800d006:	005b      	lsls	r3, r3, #1
 800d008:	4013      	ands	r3, r2
 800d00a:	d151      	bne.n	800d0b0 <HAL_ADC_ConfigChannel+0x1ac>
 800d00c:	683b      	ldr	r3, [r7, #0]
 800d00e:	681a      	ldr	r2, [r3, #0]
 800d010:	2380      	movs	r3, #128	; 0x80
 800d012:	009b      	lsls	r3, r3, #2
 800d014:	4013      	ands	r3, r2
 800d016:	d149      	bne.n	800d0ac <HAL_ADC_ConfigChannel+0x1a8>
 800d018:	683b      	ldr	r3, [r7, #0]
 800d01a:	681a      	ldr	r2, [r3, #0]
 800d01c:	2380      	movs	r3, #128	; 0x80
 800d01e:	00db      	lsls	r3, r3, #3
 800d020:	4013      	ands	r3, r2
 800d022:	d141      	bne.n	800d0a8 <HAL_ADC_ConfigChannel+0x1a4>
 800d024:	683b      	ldr	r3, [r7, #0]
 800d026:	681a      	ldr	r2, [r3, #0]
 800d028:	2380      	movs	r3, #128	; 0x80
 800d02a:	011b      	lsls	r3, r3, #4
 800d02c:	4013      	ands	r3, r2
 800d02e:	d139      	bne.n	800d0a4 <HAL_ADC_ConfigChannel+0x1a0>
 800d030:	683b      	ldr	r3, [r7, #0]
 800d032:	681a      	ldr	r2, [r3, #0]
 800d034:	2380      	movs	r3, #128	; 0x80
 800d036:	015b      	lsls	r3, r3, #5
 800d038:	4013      	ands	r3, r2
 800d03a:	d131      	bne.n	800d0a0 <HAL_ADC_ConfigChannel+0x19c>
 800d03c:	683b      	ldr	r3, [r7, #0]
 800d03e:	681a      	ldr	r2, [r3, #0]
 800d040:	2380      	movs	r3, #128	; 0x80
 800d042:	019b      	lsls	r3, r3, #6
 800d044:	4013      	ands	r3, r2
 800d046:	d129      	bne.n	800d09c <HAL_ADC_ConfigChannel+0x198>
 800d048:	683b      	ldr	r3, [r7, #0]
 800d04a:	681a      	ldr	r2, [r3, #0]
 800d04c:	2380      	movs	r3, #128	; 0x80
 800d04e:	01db      	lsls	r3, r3, #7
 800d050:	4013      	ands	r3, r2
 800d052:	d121      	bne.n	800d098 <HAL_ADC_ConfigChannel+0x194>
 800d054:	683b      	ldr	r3, [r7, #0]
 800d056:	681a      	ldr	r2, [r3, #0]
 800d058:	2380      	movs	r3, #128	; 0x80
 800d05a:	021b      	lsls	r3, r3, #8
 800d05c:	4013      	ands	r3, r2
 800d05e:	d119      	bne.n	800d094 <HAL_ADC_ConfigChannel+0x190>
 800d060:	683b      	ldr	r3, [r7, #0]
 800d062:	681a      	ldr	r2, [r3, #0]
 800d064:	2380      	movs	r3, #128	; 0x80
 800d066:	025b      	lsls	r3, r3, #9
 800d068:	4013      	ands	r3, r2
 800d06a:	d111      	bne.n	800d090 <HAL_ADC_ConfigChannel+0x18c>
 800d06c:	683b      	ldr	r3, [r7, #0]
 800d06e:	681a      	ldr	r2, [r3, #0]
 800d070:	2380      	movs	r3, #128	; 0x80
 800d072:	029b      	lsls	r3, r3, #10
 800d074:	4013      	ands	r3, r2
 800d076:	d109      	bne.n	800d08c <HAL_ADC_ConfigChannel+0x188>
 800d078:	683b      	ldr	r3, [r7, #0]
 800d07a:	681a      	ldr	r2, [r3, #0]
 800d07c:	2380      	movs	r3, #128	; 0x80
 800d07e:	02db      	lsls	r3, r3, #11
 800d080:	4013      	ands	r3, r2
 800d082:	d001      	beq.n	800d088 <HAL_ADC_ConfigChannel+0x184>
 800d084:	2312      	movs	r3, #18
 800d086:	e024      	b.n	800d0d2 <HAL_ADC_ConfigChannel+0x1ce>
 800d088:	2300      	movs	r3, #0
 800d08a:	e022      	b.n	800d0d2 <HAL_ADC_ConfigChannel+0x1ce>
 800d08c:	2311      	movs	r3, #17
 800d08e:	e020      	b.n	800d0d2 <HAL_ADC_ConfigChannel+0x1ce>
 800d090:	2310      	movs	r3, #16
 800d092:	e01e      	b.n	800d0d2 <HAL_ADC_ConfigChannel+0x1ce>
 800d094:	230f      	movs	r3, #15
 800d096:	e01c      	b.n	800d0d2 <HAL_ADC_ConfigChannel+0x1ce>
 800d098:	230e      	movs	r3, #14
 800d09a:	e01a      	b.n	800d0d2 <HAL_ADC_ConfigChannel+0x1ce>
 800d09c:	230d      	movs	r3, #13
 800d09e:	e018      	b.n	800d0d2 <HAL_ADC_ConfigChannel+0x1ce>
 800d0a0:	230c      	movs	r3, #12
 800d0a2:	e016      	b.n	800d0d2 <HAL_ADC_ConfigChannel+0x1ce>
 800d0a4:	230b      	movs	r3, #11
 800d0a6:	e014      	b.n	800d0d2 <HAL_ADC_ConfigChannel+0x1ce>
 800d0a8:	230a      	movs	r3, #10
 800d0aa:	e012      	b.n	800d0d2 <HAL_ADC_ConfigChannel+0x1ce>
 800d0ac:	2309      	movs	r3, #9
 800d0ae:	e010      	b.n	800d0d2 <HAL_ADC_ConfigChannel+0x1ce>
 800d0b0:	2308      	movs	r3, #8
 800d0b2:	e00e      	b.n	800d0d2 <HAL_ADC_ConfigChannel+0x1ce>
 800d0b4:	2307      	movs	r3, #7
 800d0b6:	e00c      	b.n	800d0d2 <HAL_ADC_ConfigChannel+0x1ce>
 800d0b8:	2306      	movs	r3, #6
 800d0ba:	e00a      	b.n	800d0d2 <HAL_ADC_ConfigChannel+0x1ce>
 800d0bc:	2305      	movs	r3, #5
 800d0be:	e008      	b.n	800d0d2 <HAL_ADC_ConfigChannel+0x1ce>
 800d0c0:	2304      	movs	r3, #4
 800d0c2:	e006      	b.n	800d0d2 <HAL_ADC_ConfigChannel+0x1ce>
 800d0c4:	2303      	movs	r3, #3
 800d0c6:	e004      	b.n	800d0d2 <HAL_ADC_ConfigChannel+0x1ce>
 800d0c8:	2302      	movs	r3, #2
 800d0ca:	e002      	b.n	800d0d2 <HAL_ADC_ConfigChannel+0x1ce>
 800d0cc:	2301      	movs	r3, #1
 800d0ce:	e000      	b.n	800d0d2 <HAL_ADC_ConfigChannel+0x1ce>
 800d0d0:	2300      	movs	r3, #0
 800d0d2:	683a      	ldr	r2, [r7, #0]
 800d0d4:	6852      	ldr	r2, [r2, #4]
 800d0d6:	201f      	movs	r0, #31
 800d0d8:	4002      	ands	r2, r0
 800d0da:	4093      	lsls	r3, r2
 800d0dc:	000a      	movs	r2, r1
 800d0de:	431a      	orrs	r2, r3
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800d0e4:	683b      	ldr	r3, [r7, #0]
 800d0e6:	685b      	ldr	r3, [r3, #4]
 800d0e8:	089b      	lsrs	r3, r3, #2
 800d0ea:	1c5a      	adds	r2, r3, #1
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	69db      	ldr	r3, [r3, #28]
 800d0f0:	429a      	cmp	r2, r3
 800d0f2:	d808      	bhi.n	800d106 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	6818      	ldr	r0, [r3, #0]
 800d0f8:	683b      	ldr	r3, [r7, #0]
 800d0fa:	6859      	ldr	r1, [r3, #4]
 800d0fc:	683b      	ldr	r3, [r7, #0]
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	001a      	movs	r2, r3
 800d102:	f7ff f9c7 	bl	800c494 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	6818      	ldr	r0, [r3, #0]
 800d10a:	683b      	ldr	r3, [r7, #0]
 800d10c:	6819      	ldr	r1, [r3, #0]
 800d10e:	683b      	ldr	r3, [r7, #0]
 800d110:	689b      	ldr	r3, [r3, #8]
 800d112:	001a      	movs	r2, r3
 800d114:	f7ff fa0e 	bl	800c534 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800d118:	683b      	ldr	r3, [r7, #0]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	db00      	blt.n	800d122 <HAL_ADC_ConfigChannel+0x21e>
 800d120:	e0bc      	b.n	800d29c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800d122:	4b50      	ldr	r3, [pc, #320]	; (800d264 <HAL_ADC_ConfigChannel+0x360>)
 800d124:	0018      	movs	r0, r3
 800d126:	f7ff f963 	bl	800c3f0 <LL_ADC_GetCommonPathInternalCh>
 800d12a:	0003      	movs	r3, r0
 800d12c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800d12e:	683b      	ldr	r3, [r7, #0]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	4a4d      	ldr	r2, [pc, #308]	; (800d268 <HAL_ADC_ConfigChannel+0x364>)
 800d134:	4293      	cmp	r3, r2
 800d136:	d122      	bne.n	800d17e <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800d138:	693a      	ldr	r2, [r7, #16]
 800d13a:	2380      	movs	r3, #128	; 0x80
 800d13c:	041b      	lsls	r3, r3, #16
 800d13e:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800d140:	d11d      	bne.n	800d17e <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800d142:	693b      	ldr	r3, [r7, #16]
 800d144:	2280      	movs	r2, #128	; 0x80
 800d146:	0412      	lsls	r2, r2, #16
 800d148:	4313      	orrs	r3, r2
 800d14a:	4a46      	ldr	r2, [pc, #280]	; (800d264 <HAL_ADC_ConfigChannel+0x360>)
 800d14c:	0019      	movs	r1, r3
 800d14e:	0010      	movs	r0, r2
 800d150:	f7ff f93a 	bl	800c3c8 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800d154:	4b45      	ldr	r3, [pc, #276]	; (800d26c <HAL_ADC_ConfigChannel+0x368>)
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	4945      	ldr	r1, [pc, #276]	; (800d270 <HAL_ADC_ConfigChannel+0x36c>)
 800d15a:	0018      	movs	r0, r3
 800d15c:	f7f9 f85c 	bl	8006218 <__udivsi3>
 800d160:	0003      	movs	r3, r0
 800d162:	1c5a      	adds	r2, r3, #1
 800d164:	0013      	movs	r3, r2
 800d166:	005b      	lsls	r3, r3, #1
 800d168:	189b      	adds	r3, r3, r2
 800d16a:	009b      	lsls	r3, r3, #2
 800d16c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800d16e:	e002      	b.n	800d176 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	3b01      	subs	r3, #1
 800d174:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d1f9      	bne.n	800d170 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800d17c:	e08e      	b.n	800d29c <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800d17e:	683b      	ldr	r3, [r7, #0]
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	4a3c      	ldr	r2, [pc, #240]	; (800d274 <HAL_ADC_ConfigChannel+0x370>)
 800d184:	4293      	cmp	r3, r2
 800d186:	d10e      	bne.n	800d1a6 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800d188:	693a      	ldr	r2, [r7, #16]
 800d18a:	2380      	movs	r3, #128	; 0x80
 800d18c:	045b      	lsls	r3, r3, #17
 800d18e:	4013      	ands	r3, r2
 800d190:	d109      	bne.n	800d1a6 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800d192:	693b      	ldr	r3, [r7, #16]
 800d194:	2280      	movs	r2, #128	; 0x80
 800d196:	0452      	lsls	r2, r2, #17
 800d198:	4313      	orrs	r3, r2
 800d19a:	4a32      	ldr	r2, [pc, #200]	; (800d264 <HAL_ADC_ConfigChannel+0x360>)
 800d19c:	0019      	movs	r1, r3
 800d19e:	0010      	movs	r0, r2
 800d1a0:	f7ff f912 	bl	800c3c8 <LL_ADC_SetCommonPathInternalCh>
 800d1a4:	e07a      	b.n	800d29c <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800d1a6:	683b      	ldr	r3, [r7, #0]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	4a33      	ldr	r2, [pc, #204]	; (800d278 <HAL_ADC_ConfigChannel+0x374>)
 800d1ac:	4293      	cmp	r3, r2
 800d1ae:	d000      	beq.n	800d1b2 <HAL_ADC_ConfigChannel+0x2ae>
 800d1b0:	e074      	b.n	800d29c <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800d1b2:	693a      	ldr	r2, [r7, #16]
 800d1b4:	2380      	movs	r3, #128	; 0x80
 800d1b6:	03db      	lsls	r3, r3, #15
 800d1b8:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800d1ba:	d000      	beq.n	800d1be <HAL_ADC_ConfigChannel+0x2ba>
 800d1bc:	e06e      	b.n	800d29c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800d1be:	693b      	ldr	r3, [r7, #16]
 800d1c0:	2280      	movs	r2, #128	; 0x80
 800d1c2:	03d2      	lsls	r2, r2, #15
 800d1c4:	4313      	orrs	r3, r2
 800d1c6:	4a27      	ldr	r2, [pc, #156]	; (800d264 <HAL_ADC_ConfigChannel+0x360>)
 800d1c8:	0019      	movs	r1, r3
 800d1ca:	0010      	movs	r0, r2
 800d1cc:	f7ff f8fc 	bl	800c3c8 <LL_ADC_SetCommonPathInternalCh>
 800d1d0:	e064      	b.n	800d29c <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	691a      	ldr	r2, [r3, #16]
 800d1d6:	2380      	movs	r3, #128	; 0x80
 800d1d8:	061b      	lsls	r3, r3, #24
 800d1da:	429a      	cmp	r2, r3
 800d1dc:	d004      	beq.n	800d1e8 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800d1e2:	4a1f      	ldr	r2, [pc, #124]	; (800d260 <HAL_ADC_ConfigChannel+0x35c>)
 800d1e4:	4293      	cmp	r3, r2
 800d1e6:	d107      	bne.n	800d1f8 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	681a      	ldr	r2, [r3, #0]
 800d1ec:	683b      	ldr	r3, [r7, #0]
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	0019      	movs	r1, r3
 800d1f2:	0010      	movs	r0, r2
 800d1f4:	f7ff f97f 	bl	800c4f6 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800d1f8:	683b      	ldr	r3, [r7, #0]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	da4d      	bge.n	800d29c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800d200:	4b18      	ldr	r3, [pc, #96]	; (800d264 <HAL_ADC_ConfigChannel+0x360>)
 800d202:	0018      	movs	r0, r3
 800d204:	f7ff f8f4 	bl	800c3f0 <LL_ADC_GetCommonPathInternalCh>
 800d208:	0003      	movs	r3, r0
 800d20a:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800d20c:	683b      	ldr	r3, [r7, #0]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	4a15      	ldr	r2, [pc, #84]	; (800d268 <HAL_ADC_ConfigChannel+0x364>)
 800d212:	4293      	cmp	r3, r2
 800d214:	d108      	bne.n	800d228 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800d216:	693b      	ldr	r3, [r7, #16]
 800d218:	4a18      	ldr	r2, [pc, #96]	; (800d27c <HAL_ADC_ConfigChannel+0x378>)
 800d21a:	4013      	ands	r3, r2
 800d21c:	4a11      	ldr	r2, [pc, #68]	; (800d264 <HAL_ADC_ConfigChannel+0x360>)
 800d21e:	0019      	movs	r1, r3
 800d220:	0010      	movs	r0, r2
 800d222:	f7ff f8d1 	bl	800c3c8 <LL_ADC_SetCommonPathInternalCh>
 800d226:	e039      	b.n	800d29c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800d228:	683b      	ldr	r3, [r7, #0]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	4a11      	ldr	r2, [pc, #68]	; (800d274 <HAL_ADC_ConfigChannel+0x370>)
 800d22e:	4293      	cmp	r3, r2
 800d230:	d108      	bne.n	800d244 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800d232:	693b      	ldr	r3, [r7, #16]
 800d234:	4a12      	ldr	r2, [pc, #72]	; (800d280 <HAL_ADC_ConfigChannel+0x37c>)
 800d236:	4013      	ands	r3, r2
 800d238:	4a0a      	ldr	r2, [pc, #40]	; (800d264 <HAL_ADC_ConfigChannel+0x360>)
 800d23a:	0019      	movs	r1, r3
 800d23c:	0010      	movs	r0, r2
 800d23e:	f7ff f8c3 	bl	800c3c8 <LL_ADC_SetCommonPathInternalCh>
 800d242:	e02b      	b.n	800d29c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800d244:	683b      	ldr	r3, [r7, #0]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	4a0b      	ldr	r2, [pc, #44]	; (800d278 <HAL_ADC_ConfigChannel+0x374>)
 800d24a:	4293      	cmp	r3, r2
 800d24c:	d126      	bne.n	800d29c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800d24e:	693b      	ldr	r3, [r7, #16]
 800d250:	4a0c      	ldr	r2, [pc, #48]	; (800d284 <HAL_ADC_ConfigChannel+0x380>)
 800d252:	4013      	ands	r3, r2
 800d254:	4a03      	ldr	r2, [pc, #12]	; (800d264 <HAL_ADC_ConfigChannel+0x360>)
 800d256:	0019      	movs	r1, r3
 800d258:	0010      	movs	r0, r2
 800d25a:	f7ff f8b5 	bl	800c3c8 <LL_ADC_SetCommonPathInternalCh>
 800d25e:	e01d      	b.n	800d29c <HAL_ADC_ConfigChannel+0x398>
 800d260:	80000004 	.word	0x80000004
 800d264:	40012708 	.word	0x40012708
 800d268:	b0001000 	.word	0xb0001000
 800d26c:	20000108 	.word	0x20000108
 800d270:	00030d40 	.word	0x00030d40
 800d274:	b8004000 	.word	0xb8004000
 800d278:	b4002000 	.word	0xb4002000
 800d27c:	ff7fffff 	.word	0xff7fffff
 800d280:	feffffff 	.word	0xfeffffff
 800d284:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d28c:	2220      	movs	r2, #32
 800d28e:	431a      	orrs	r2, r3
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800d294:	2317      	movs	r3, #23
 800d296:	18fb      	adds	r3, r7, r3
 800d298:	2201      	movs	r2, #1
 800d29a:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	2254      	movs	r2, #84	; 0x54
 800d2a0:	2100      	movs	r1, #0
 800d2a2:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800d2a4:	2317      	movs	r3, #23
 800d2a6:	18fb      	adds	r3, r7, r3
 800d2a8:	781b      	ldrb	r3, [r3, #0]
}
 800d2aa:	0018      	movs	r0, r3
 800d2ac:	46bd      	mov	sp, r7
 800d2ae:	b006      	add	sp, #24
 800d2b0:	bd80      	pop	{r7, pc}
 800d2b2:	46c0      	nop			; (mov r8, r8)

0800d2b4 <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param pAnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, const ADC_AnalogWDGConfTypeDef *pAnalogWDGConfig)
{
 800d2b4:	b590      	push	{r4, r7, lr}
 800d2b6:	b087      	sub	sp, #28
 800d2b8:	af00      	add	r7, sp, #0
 800d2ba:	6078      	str	r0, [r7, #4]
 800d2bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800d2be:	2317      	movs	r3, #23
 800d2c0:	18fb      	adds	r3, r7, r3
 800d2c2:	2200      	movs	r2, #0
 800d2c4:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_awd_high_threshold_shifted;
  uint32_t tmp_awd_low_threshold_shifted;
  uint32_t backup_setting_adc_enable_state = 0UL;
 800d2c6:	2300      	movs	r3, #0
 800d2c8:	60bb      	str	r3, [r7, #8]
    /* Verify if thresholds are within the selected ADC resolution */
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->LowThreshold));
  }

  __HAL_LOCK(hadc);
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	2254      	movs	r2, #84	; 0x54
 800d2ce:	5c9b      	ldrb	r3, [r3, r2]
 800d2d0:	2b01      	cmp	r3, #1
 800d2d2:	d101      	bne.n	800d2d8 <HAL_ADC_AnalogWDGConfig+0x24>
 800d2d4:	2302      	movs	r3, #2
 800d2d6:	e289      	b.n	800d7ec <HAL_ADC_AnalogWDGConfig+0x538>
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	2254      	movs	r2, #84	; 0x54
 800d2dc:	2101      	movs	r1, #1
 800d2de:	5499      	strb	r1, [r3, r2]

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC group regular:                                */
  /*  - Analog watchdog channels                                              */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	0018      	movs	r0, r3
 800d2e6:	f7ff fa17 	bl	800c718 <LL_ADC_REG_IsConversionOngoing>
 800d2ea:	1e03      	subs	r3, r0, #0
 800d2ec:	d000      	beq.n	800d2f0 <HAL_ADC_AnalogWDGConfig+0x3c>
 800d2ee:	e24a      	b.n	800d786 <HAL_ADC_AnalogWDGConfig+0x4d2>
  {
    /* Analog watchdog configuration */
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800d2f0:	683b      	ldr	r3, [r7, #0]
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	4aa3      	ldr	r2, [pc, #652]	; (800d584 <HAL_ADC_AnalogWDGConfig+0x2d0>)
 800d2f6:	4293      	cmp	r3, r2
 800d2f8:	d162      	bne.n	800d3c0 <HAL_ADC_AnalogWDGConfig+0x10c>
    {
      /* Constraint of ADC on this STM32 series: ADC must be disable
         to modify bitfields of register ADC_CFGR1 */
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	0018      	movs	r0, r3
 800d300:	f7ff f9d6 	bl	800c6b0 <LL_ADC_IsEnabled>
 800d304:	1e03      	subs	r3, r0, #0
 800d306:	d009      	beq.n	800d31c <HAL_ADC_AnalogWDGConfig+0x68>
      {
        backup_setting_adc_enable_state = 1UL;
 800d308:	2301      	movs	r3, #1
 800d30a:	60bb      	str	r3, [r7, #8]
        tmp_hal_status = ADC_Disable(hadc);
 800d30c:	2317      	movs	r3, #23
 800d30e:	18fc      	adds	r4, r7, r3
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	0018      	movs	r0, r3
 800d314:	f000 fafe 	bl	800d914 <ADC_Disable>
 800d318:	0003      	movs	r3, r0
 800d31a:	7023      	strb	r3, [r4, #0]
      }

      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels.                                                         */
      switch (pAnalogWDGConfig->WatchdogMode)
 800d31c:	683b      	ldr	r3, [r7, #0]
 800d31e:	685b      	ldr	r3, [r3, #4]
 800d320:	2280      	movs	r2, #128	; 0x80
 800d322:	0412      	lsls	r2, r2, #16
 800d324:	4293      	cmp	r3, r2
 800d326:	d011      	beq.n	800d34c <HAL_ADC_AnalogWDGConfig+0x98>
 800d328:	22c0      	movs	r2, #192	; 0xc0
 800d32a:	0412      	lsls	r2, r2, #16
 800d32c:	4293      	cmp	r3, r2
 800d32e:	d115      	bne.n	800d35c <HAL_ADC_AnalogWDGConfig+0xa8>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 800d334:	683b      	ldr	r3, [r7, #0]
 800d336:	689b      	ldr	r3, [r3, #8]
 800d338:	4a93      	ldr	r2, [pc, #588]	; (800d588 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 800d33a:	4013      	ands	r3, r2
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 800d33c:	22c0      	movs	r2, #192	; 0xc0
 800d33e:	0412      	lsls	r2, r2, #16
 800d340:	4313      	orrs	r3, r2
 800d342:	4990      	ldr	r1, [pc, #576]	; (800d584 <HAL_ADC_AnalogWDGConfig+0x2d0>)
 800d344:	001a      	movs	r2, r3
 800d346:	f7ff f911 	bl	800c56c <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR));
          break;
 800d34a:	e00f      	b.n	800d36c <HAL_ADC_AnalogWDGConfig+0xb8>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	4a8e      	ldr	r2, [pc, #568]	; (800d58c <HAL_ADC_AnalogWDGConfig+0x2d8>)
 800d352:	498c      	ldr	r1, [pc, #560]	; (800d584 <HAL_ADC_AnalogWDGConfig+0x2d0>)
 800d354:	0018      	movs	r0, r3
 800d356:	f7ff f909 	bl	800c56c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800d35a:	e007      	b.n	800d36c <HAL_ADC_AnalogWDGConfig+0xb8>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	4988      	ldr	r1, [pc, #544]	; (800d584 <HAL_ADC_AnalogWDGConfig+0x2d0>)
 800d362:	2200      	movs	r2, #0
 800d364:	0018      	movs	r0, r3
 800d366:	f7ff f901 	bl	800c56c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800d36a:	46c0      	nop			; (mov r8, r8)
      }

      if (backup_setting_adc_enable_state == 1UL)
 800d36c:	68bb      	ldr	r3, [r7, #8]
 800d36e:	2b01      	cmp	r3, #1
 800d370:	d10b      	bne.n	800d38a <HAL_ADC_AnalogWDGConfig+0xd6>
      {
        if (tmp_hal_status == HAL_OK)
 800d372:	2217      	movs	r2, #23
 800d374:	18bb      	adds	r3, r7, r2
 800d376:	781b      	ldrb	r3, [r3, #0]
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d106      	bne.n	800d38a <HAL_ADC_AnalogWDGConfig+0xd6>
        {
          tmp_hal_status = ADC_Enable(hadc);
 800d37c:	18bc      	adds	r4, r7, r2
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	0018      	movs	r0, r3
 800d382:	f000 fa41 	bl	800d808 <ADC_Enable>
 800d386:	0003      	movs	r3, r0
 800d388:	7023      	strb	r3, [r4, #0]
        }
      }

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d38e:	4a80      	ldr	r2, [pc, #512]	; (800d590 <HAL_ADC_AnalogWDGConfig+0x2dc>)
 800d390:	401a      	ands	r2, r3
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	659a      	str	r2, [r3, #88]	; 0x58

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	0018      	movs	r0, r3
 800d39c:	f7ff f9cd 	bl	800c73a <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (pAnalogWDGConfig->ITMode == ENABLE)
 800d3a0:	683b      	ldr	r3, [r7, #0]
 800d3a2:	7b1b      	ldrb	r3, [r3, #12]
 800d3a4:	2b01      	cmp	r3, #1
 800d3a6:	d105      	bne.n	800d3b4 <HAL_ADC_AnalogWDGConfig+0x100>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	0018      	movs	r0, r3
 800d3ae:	f7ff f9e7 	bl	800c780 <LL_ADC_EnableIT_AWD1>
 800d3b2:	e1e8      	b.n	800d786 <HAL_ADC_AnalogWDGConfig+0x4d2>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	0018      	movs	r0, r3
 800d3ba:	f7ff fa0d 	bl	800c7d8 <LL_ADC_DisableIT_AWD1>
 800d3be:	e1e2      	b.n	800d786 <HAL_ADC_AnalogWDGConfig+0x4d2>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (pAnalogWDGConfig->WatchdogMode)
 800d3c0:	683b      	ldr	r3, [r7, #0]
 800d3c2:	685b      	ldr	r3, [r3, #4]
 800d3c4:	2280      	movs	r2, #128	; 0x80
 800d3c6:	0412      	lsls	r2, r2, #16
 800d3c8:	4293      	cmp	r3, r2
 800d3ca:	d100      	bne.n	800d3ce <HAL_ADC_AnalogWDGConfig+0x11a>
 800d3cc:	e18f      	b.n	800d6ee <HAL_ADC_AnalogWDGConfig+0x43a>
 800d3ce:	22c0      	movs	r2, #192	; 0xc0
 800d3d0:	0412      	lsls	r2, r2, #16
 800d3d2:	4293      	cmp	r3, r2
 800d3d4:	d000      	beq.n	800d3d8 <HAL_ADC_AnalogWDGConfig+0x124>
 800d3d6:	e193      	b.n	800d700 <HAL_ADC_AnalogWDGConfig+0x44c>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800d3d8:	683b      	ldr	r3, [r7, #0]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	4a6d      	ldr	r2, [pc, #436]	; (800d594 <HAL_ADC_AnalogWDGConfig+0x2e0>)
 800d3de:	4293      	cmp	r3, r2
 800d3e0:	d000      	beq.n	800d3e4 <HAL_ADC_AnalogWDGConfig+0x130>
 800d3e2:	e0bc      	b.n	800d55e <HAL_ADC_AnalogWDGConfig+0x2aa>
          {
            SET_BIT(hadc->Instance->AWD2CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	22a0      	movs	r2, #160	; 0xa0
 800d3ea:	5899      	ldr	r1, [r3, r2]
 800d3ec:	683b      	ldr	r3, [r7, #0]
 800d3ee:	689b      	ldr	r3, [r3, #8]
 800d3f0:	035b      	lsls	r3, r3, #13
 800d3f2:	0b5b      	lsrs	r3, r3, #13
 800d3f4:	d108      	bne.n	800d408 <HAL_ADC_AnalogWDGConfig+0x154>
 800d3f6:	683b      	ldr	r3, [r7, #0]
 800d3f8:	689b      	ldr	r3, [r3, #8]
 800d3fa:	0e9b      	lsrs	r3, r3, #26
 800d3fc:	221f      	movs	r2, #31
 800d3fe:	4013      	ands	r3, r2
 800d400:	2201      	movs	r2, #1
 800d402:	409a      	lsls	r2, r3
 800d404:	0013      	movs	r3, r2
 800d406:	e0a4      	b.n	800d552 <HAL_ADC_AnalogWDGConfig+0x29e>
 800d408:	683b      	ldr	r3, [r7, #0]
 800d40a:	689b      	ldr	r3, [r3, #8]
 800d40c:	2201      	movs	r2, #1
 800d40e:	4013      	ands	r3, r2
 800d410:	d000      	beq.n	800d414 <HAL_ADC_AnalogWDGConfig+0x160>
 800d412:	e09d      	b.n	800d550 <HAL_ADC_AnalogWDGConfig+0x29c>
 800d414:	683b      	ldr	r3, [r7, #0]
 800d416:	689b      	ldr	r3, [r3, #8]
 800d418:	2202      	movs	r2, #2
 800d41a:	4013      	ands	r3, r2
 800d41c:	d000      	beq.n	800d420 <HAL_ADC_AnalogWDGConfig+0x16c>
 800d41e:	e095      	b.n	800d54c <HAL_ADC_AnalogWDGConfig+0x298>
 800d420:	683b      	ldr	r3, [r7, #0]
 800d422:	689b      	ldr	r3, [r3, #8]
 800d424:	2204      	movs	r2, #4
 800d426:	4013      	ands	r3, r2
 800d428:	d000      	beq.n	800d42c <HAL_ADC_AnalogWDGConfig+0x178>
 800d42a:	e08d      	b.n	800d548 <HAL_ADC_AnalogWDGConfig+0x294>
 800d42c:	683b      	ldr	r3, [r7, #0]
 800d42e:	689b      	ldr	r3, [r3, #8]
 800d430:	2208      	movs	r2, #8
 800d432:	4013      	ands	r3, r2
 800d434:	d000      	beq.n	800d438 <HAL_ADC_AnalogWDGConfig+0x184>
 800d436:	e085      	b.n	800d544 <HAL_ADC_AnalogWDGConfig+0x290>
 800d438:	683b      	ldr	r3, [r7, #0]
 800d43a:	689b      	ldr	r3, [r3, #8]
 800d43c:	2210      	movs	r2, #16
 800d43e:	4013      	ands	r3, r2
 800d440:	d000      	beq.n	800d444 <HAL_ADC_AnalogWDGConfig+0x190>
 800d442:	e07d      	b.n	800d540 <HAL_ADC_AnalogWDGConfig+0x28c>
 800d444:	683b      	ldr	r3, [r7, #0]
 800d446:	689b      	ldr	r3, [r3, #8]
 800d448:	2220      	movs	r2, #32
 800d44a:	4013      	ands	r3, r2
 800d44c:	d000      	beq.n	800d450 <HAL_ADC_AnalogWDGConfig+0x19c>
 800d44e:	e075      	b.n	800d53c <HAL_ADC_AnalogWDGConfig+0x288>
 800d450:	683b      	ldr	r3, [r7, #0]
 800d452:	689b      	ldr	r3, [r3, #8]
 800d454:	2240      	movs	r2, #64	; 0x40
 800d456:	4013      	ands	r3, r2
 800d458:	d000      	beq.n	800d45c <HAL_ADC_AnalogWDGConfig+0x1a8>
 800d45a:	e06d      	b.n	800d538 <HAL_ADC_AnalogWDGConfig+0x284>
 800d45c:	683b      	ldr	r3, [r7, #0]
 800d45e:	689b      	ldr	r3, [r3, #8]
 800d460:	2280      	movs	r2, #128	; 0x80
 800d462:	4013      	ands	r3, r2
 800d464:	d000      	beq.n	800d468 <HAL_ADC_AnalogWDGConfig+0x1b4>
 800d466:	e065      	b.n	800d534 <HAL_ADC_AnalogWDGConfig+0x280>
 800d468:	683b      	ldr	r3, [r7, #0]
 800d46a:	689a      	ldr	r2, [r3, #8]
 800d46c:	2380      	movs	r3, #128	; 0x80
 800d46e:	005b      	lsls	r3, r3, #1
 800d470:	4013      	ands	r3, r2
 800d472:	d000      	beq.n	800d476 <HAL_ADC_AnalogWDGConfig+0x1c2>
 800d474:	e05b      	b.n	800d52e <HAL_ADC_AnalogWDGConfig+0x27a>
 800d476:	683b      	ldr	r3, [r7, #0]
 800d478:	689a      	ldr	r2, [r3, #8]
 800d47a:	2380      	movs	r3, #128	; 0x80
 800d47c:	009b      	lsls	r3, r3, #2
 800d47e:	4013      	ands	r3, r2
 800d480:	d152      	bne.n	800d528 <HAL_ADC_AnalogWDGConfig+0x274>
 800d482:	683b      	ldr	r3, [r7, #0]
 800d484:	689a      	ldr	r2, [r3, #8]
 800d486:	2380      	movs	r3, #128	; 0x80
 800d488:	00db      	lsls	r3, r3, #3
 800d48a:	4013      	ands	r3, r2
 800d48c:	d149      	bne.n	800d522 <HAL_ADC_AnalogWDGConfig+0x26e>
 800d48e:	683b      	ldr	r3, [r7, #0]
 800d490:	689a      	ldr	r2, [r3, #8]
 800d492:	2380      	movs	r3, #128	; 0x80
 800d494:	011b      	lsls	r3, r3, #4
 800d496:	4013      	ands	r3, r2
 800d498:	d140      	bne.n	800d51c <HAL_ADC_AnalogWDGConfig+0x268>
 800d49a:	683b      	ldr	r3, [r7, #0]
 800d49c:	689a      	ldr	r2, [r3, #8]
 800d49e:	2380      	movs	r3, #128	; 0x80
 800d4a0:	015b      	lsls	r3, r3, #5
 800d4a2:	4013      	ands	r3, r2
 800d4a4:	d137      	bne.n	800d516 <HAL_ADC_AnalogWDGConfig+0x262>
 800d4a6:	683b      	ldr	r3, [r7, #0]
 800d4a8:	689a      	ldr	r2, [r3, #8]
 800d4aa:	2380      	movs	r3, #128	; 0x80
 800d4ac:	019b      	lsls	r3, r3, #6
 800d4ae:	4013      	ands	r3, r2
 800d4b0:	d12e      	bne.n	800d510 <HAL_ADC_AnalogWDGConfig+0x25c>
 800d4b2:	683b      	ldr	r3, [r7, #0]
 800d4b4:	689a      	ldr	r2, [r3, #8]
 800d4b6:	2380      	movs	r3, #128	; 0x80
 800d4b8:	01db      	lsls	r3, r3, #7
 800d4ba:	4013      	ands	r3, r2
 800d4bc:	d125      	bne.n	800d50a <HAL_ADC_AnalogWDGConfig+0x256>
 800d4be:	683b      	ldr	r3, [r7, #0]
 800d4c0:	689a      	ldr	r2, [r3, #8]
 800d4c2:	2380      	movs	r3, #128	; 0x80
 800d4c4:	021b      	lsls	r3, r3, #8
 800d4c6:	4013      	ands	r3, r2
 800d4c8:	d11c      	bne.n	800d504 <HAL_ADC_AnalogWDGConfig+0x250>
 800d4ca:	683b      	ldr	r3, [r7, #0]
 800d4cc:	689a      	ldr	r2, [r3, #8]
 800d4ce:	2380      	movs	r3, #128	; 0x80
 800d4d0:	025b      	lsls	r3, r3, #9
 800d4d2:	4013      	ands	r3, r2
 800d4d4:	d113      	bne.n	800d4fe <HAL_ADC_AnalogWDGConfig+0x24a>
 800d4d6:	683b      	ldr	r3, [r7, #0]
 800d4d8:	689a      	ldr	r2, [r3, #8]
 800d4da:	2380      	movs	r3, #128	; 0x80
 800d4dc:	029b      	lsls	r3, r3, #10
 800d4de:	4013      	ands	r3, r2
 800d4e0:	d10a      	bne.n	800d4f8 <HAL_ADC_AnalogWDGConfig+0x244>
 800d4e2:	683b      	ldr	r3, [r7, #0]
 800d4e4:	689a      	ldr	r2, [r3, #8]
 800d4e6:	2380      	movs	r3, #128	; 0x80
 800d4e8:	02db      	lsls	r3, r3, #11
 800d4ea:	4013      	ands	r3, r2
 800d4ec:	d002      	beq.n	800d4f4 <HAL_ADC_AnalogWDGConfig+0x240>
 800d4ee:	2380      	movs	r3, #128	; 0x80
 800d4f0:	02db      	lsls	r3, r3, #11
 800d4f2:	e02e      	b.n	800d552 <HAL_ADC_AnalogWDGConfig+0x29e>
 800d4f4:	2301      	movs	r3, #1
 800d4f6:	e02c      	b.n	800d552 <HAL_ADC_AnalogWDGConfig+0x29e>
 800d4f8:	2380      	movs	r3, #128	; 0x80
 800d4fa:	029b      	lsls	r3, r3, #10
 800d4fc:	e029      	b.n	800d552 <HAL_ADC_AnalogWDGConfig+0x29e>
 800d4fe:	2380      	movs	r3, #128	; 0x80
 800d500:	025b      	lsls	r3, r3, #9
 800d502:	e026      	b.n	800d552 <HAL_ADC_AnalogWDGConfig+0x29e>
 800d504:	2380      	movs	r3, #128	; 0x80
 800d506:	021b      	lsls	r3, r3, #8
 800d508:	e023      	b.n	800d552 <HAL_ADC_AnalogWDGConfig+0x29e>
 800d50a:	2380      	movs	r3, #128	; 0x80
 800d50c:	01db      	lsls	r3, r3, #7
 800d50e:	e020      	b.n	800d552 <HAL_ADC_AnalogWDGConfig+0x29e>
 800d510:	2380      	movs	r3, #128	; 0x80
 800d512:	019b      	lsls	r3, r3, #6
 800d514:	e01d      	b.n	800d552 <HAL_ADC_AnalogWDGConfig+0x29e>
 800d516:	2380      	movs	r3, #128	; 0x80
 800d518:	015b      	lsls	r3, r3, #5
 800d51a:	e01a      	b.n	800d552 <HAL_ADC_AnalogWDGConfig+0x29e>
 800d51c:	2380      	movs	r3, #128	; 0x80
 800d51e:	011b      	lsls	r3, r3, #4
 800d520:	e017      	b.n	800d552 <HAL_ADC_AnalogWDGConfig+0x29e>
 800d522:	2380      	movs	r3, #128	; 0x80
 800d524:	00db      	lsls	r3, r3, #3
 800d526:	e014      	b.n	800d552 <HAL_ADC_AnalogWDGConfig+0x29e>
 800d528:	2380      	movs	r3, #128	; 0x80
 800d52a:	009b      	lsls	r3, r3, #2
 800d52c:	e011      	b.n	800d552 <HAL_ADC_AnalogWDGConfig+0x29e>
 800d52e:	2380      	movs	r3, #128	; 0x80
 800d530:	005b      	lsls	r3, r3, #1
 800d532:	e00e      	b.n	800d552 <HAL_ADC_AnalogWDGConfig+0x29e>
 800d534:	2380      	movs	r3, #128	; 0x80
 800d536:	e00c      	b.n	800d552 <HAL_ADC_AnalogWDGConfig+0x29e>
 800d538:	2340      	movs	r3, #64	; 0x40
 800d53a:	e00a      	b.n	800d552 <HAL_ADC_AnalogWDGConfig+0x29e>
 800d53c:	2320      	movs	r3, #32
 800d53e:	e008      	b.n	800d552 <HAL_ADC_AnalogWDGConfig+0x29e>
 800d540:	2310      	movs	r3, #16
 800d542:	e006      	b.n	800d552 <HAL_ADC_AnalogWDGConfig+0x29e>
 800d544:	2308      	movs	r3, #8
 800d546:	e004      	b.n	800d552 <HAL_ADC_AnalogWDGConfig+0x29e>
 800d548:	2304      	movs	r3, #4
 800d54a:	e002      	b.n	800d552 <HAL_ADC_AnalogWDGConfig+0x29e>
 800d54c:	2302      	movs	r3, #2
 800d54e:	e000      	b.n	800d552 <HAL_ADC_AnalogWDGConfig+0x29e>
 800d550:	2301      	movs	r3, #1
 800d552:	687a      	ldr	r2, [r7, #4]
 800d554:	6812      	ldr	r2, [r2, #0]
 800d556:	430b      	orrs	r3, r1
 800d558:	21a0      	movs	r1, #160	; 0xa0
 800d55a:	5053      	str	r3, [r2, r1]
          }
          else
          {
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
          }
          break;
 800d55c:	e0d9      	b.n	800d712 <HAL_ADC_AnalogWDGConfig+0x45e>
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	22a4      	movs	r2, #164	; 0xa4
 800d564:	5899      	ldr	r1, [r3, r2]
 800d566:	683b      	ldr	r3, [r7, #0]
 800d568:	689b      	ldr	r3, [r3, #8]
 800d56a:	035b      	lsls	r3, r3, #13
 800d56c:	0b5b      	lsrs	r3, r3, #13
 800d56e:	d113      	bne.n	800d598 <HAL_ADC_AnalogWDGConfig+0x2e4>
 800d570:	683b      	ldr	r3, [r7, #0]
 800d572:	689b      	ldr	r3, [r3, #8]
 800d574:	0e9b      	lsrs	r3, r3, #26
 800d576:	221f      	movs	r2, #31
 800d578:	4013      	ands	r3, r2
 800d57a:	2201      	movs	r2, #1
 800d57c:	409a      	lsls	r2, r3
 800d57e:	0013      	movs	r3, r2
 800d580:	e0af      	b.n	800d6e2 <HAL_ADC_AnalogWDGConfig+0x42e>
 800d582:	46c0      	nop			; (mov r8, r8)
 800d584:	7cc00000 	.word	0x7cc00000
 800d588:	fc07ffff 	.word	0xfc07ffff
 800d58c:	0087ffff 	.word	0x0087ffff
 800d590:	fffeffff 	.word	0xfffeffff
 800d594:	0017ffff 	.word	0x0017ffff
 800d598:	683b      	ldr	r3, [r7, #0]
 800d59a:	689b      	ldr	r3, [r3, #8]
 800d59c:	2201      	movs	r2, #1
 800d59e:	4013      	ands	r3, r2
 800d5a0:	d000      	beq.n	800d5a4 <HAL_ADC_AnalogWDGConfig+0x2f0>
 800d5a2:	e09d      	b.n	800d6e0 <HAL_ADC_AnalogWDGConfig+0x42c>
 800d5a4:	683b      	ldr	r3, [r7, #0]
 800d5a6:	689b      	ldr	r3, [r3, #8]
 800d5a8:	2202      	movs	r2, #2
 800d5aa:	4013      	ands	r3, r2
 800d5ac:	d000      	beq.n	800d5b0 <HAL_ADC_AnalogWDGConfig+0x2fc>
 800d5ae:	e095      	b.n	800d6dc <HAL_ADC_AnalogWDGConfig+0x428>
 800d5b0:	683b      	ldr	r3, [r7, #0]
 800d5b2:	689b      	ldr	r3, [r3, #8]
 800d5b4:	2204      	movs	r2, #4
 800d5b6:	4013      	ands	r3, r2
 800d5b8:	d000      	beq.n	800d5bc <HAL_ADC_AnalogWDGConfig+0x308>
 800d5ba:	e08d      	b.n	800d6d8 <HAL_ADC_AnalogWDGConfig+0x424>
 800d5bc:	683b      	ldr	r3, [r7, #0]
 800d5be:	689b      	ldr	r3, [r3, #8]
 800d5c0:	2208      	movs	r2, #8
 800d5c2:	4013      	ands	r3, r2
 800d5c4:	d000      	beq.n	800d5c8 <HAL_ADC_AnalogWDGConfig+0x314>
 800d5c6:	e085      	b.n	800d6d4 <HAL_ADC_AnalogWDGConfig+0x420>
 800d5c8:	683b      	ldr	r3, [r7, #0]
 800d5ca:	689b      	ldr	r3, [r3, #8]
 800d5cc:	2210      	movs	r2, #16
 800d5ce:	4013      	ands	r3, r2
 800d5d0:	d000      	beq.n	800d5d4 <HAL_ADC_AnalogWDGConfig+0x320>
 800d5d2:	e07d      	b.n	800d6d0 <HAL_ADC_AnalogWDGConfig+0x41c>
 800d5d4:	683b      	ldr	r3, [r7, #0]
 800d5d6:	689b      	ldr	r3, [r3, #8]
 800d5d8:	2220      	movs	r2, #32
 800d5da:	4013      	ands	r3, r2
 800d5dc:	d000      	beq.n	800d5e0 <HAL_ADC_AnalogWDGConfig+0x32c>
 800d5de:	e075      	b.n	800d6cc <HAL_ADC_AnalogWDGConfig+0x418>
 800d5e0:	683b      	ldr	r3, [r7, #0]
 800d5e2:	689b      	ldr	r3, [r3, #8]
 800d5e4:	2240      	movs	r2, #64	; 0x40
 800d5e6:	4013      	ands	r3, r2
 800d5e8:	d000      	beq.n	800d5ec <HAL_ADC_AnalogWDGConfig+0x338>
 800d5ea:	e06d      	b.n	800d6c8 <HAL_ADC_AnalogWDGConfig+0x414>
 800d5ec:	683b      	ldr	r3, [r7, #0]
 800d5ee:	689b      	ldr	r3, [r3, #8]
 800d5f0:	2280      	movs	r2, #128	; 0x80
 800d5f2:	4013      	ands	r3, r2
 800d5f4:	d000      	beq.n	800d5f8 <HAL_ADC_AnalogWDGConfig+0x344>
 800d5f6:	e065      	b.n	800d6c4 <HAL_ADC_AnalogWDGConfig+0x410>
 800d5f8:	683b      	ldr	r3, [r7, #0]
 800d5fa:	689a      	ldr	r2, [r3, #8]
 800d5fc:	2380      	movs	r3, #128	; 0x80
 800d5fe:	005b      	lsls	r3, r3, #1
 800d600:	4013      	ands	r3, r2
 800d602:	d000      	beq.n	800d606 <HAL_ADC_AnalogWDGConfig+0x352>
 800d604:	e05b      	b.n	800d6be <HAL_ADC_AnalogWDGConfig+0x40a>
 800d606:	683b      	ldr	r3, [r7, #0]
 800d608:	689a      	ldr	r2, [r3, #8]
 800d60a:	2380      	movs	r3, #128	; 0x80
 800d60c:	009b      	lsls	r3, r3, #2
 800d60e:	4013      	ands	r3, r2
 800d610:	d152      	bne.n	800d6b8 <HAL_ADC_AnalogWDGConfig+0x404>
 800d612:	683b      	ldr	r3, [r7, #0]
 800d614:	689a      	ldr	r2, [r3, #8]
 800d616:	2380      	movs	r3, #128	; 0x80
 800d618:	00db      	lsls	r3, r3, #3
 800d61a:	4013      	ands	r3, r2
 800d61c:	d149      	bne.n	800d6b2 <HAL_ADC_AnalogWDGConfig+0x3fe>
 800d61e:	683b      	ldr	r3, [r7, #0]
 800d620:	689a      	ldr	r2, [r3, #8]
 800d622:	2380      	movs	r3, #128	; 0x80
 800d624:	011b      	lsls	r3, r3, #4
 800d626:	4013      	ands	r3, r2
 800d628:	d140      	bne.n	800d6ac <HAL_ADC_AnalogWDGConfig+0x3f8>
 800d62a:	683b      	ldr	r3, [r7, #0]
 800d62c:	689a      	ldr	r2, [r3, #8]
 800d62e:	2380      	movs	r3, #128	; 0x80
 800d630:	015b      	lsls	r3, r3, #5
 800d632:	4013      	ands	r3, r2
 800d634:	d137      	bne.n	800d6a6 <HAL_ADC_AnalogWDGConfig+0x3f2>
 800d636:	683b      	ldr	r3, [r7, #0]
 800d638:	689a      	ldr	r2, [r3, #8]
 800d63a:	2380      	movs	r3, #128	; 0x80
 800d63c:	019b      	lsls	r3, r3, #6
 800d63e:	4013      	ands	r3, r2
 800d640:	d12e      	bne.n	800d6a0 <HAL_ADC_AnalogWDGConfig+0x3ec>
 800d642:	683b      	ldr	r3, [r7, #0]
 800d644:	689a      	ldr	r2, [r3, #8]
 800d646:	2380      	movs	r3, #128	; 0x80
 800d648:	01db      	lsls	r3, r3, #7
 800d64a:	4013      	ands	r3, r2
 800d64c:	d125      	bne.n	800d69a <HAL_ADC_AnalogWDGConfig+0x3e6>
 800d64e:	683b      	ldr	r3, [r7, #0]
 800d650:	689a      	ldr	r2, [r3, #8]
 800d652:	2380      	movs	r3, #128	; 0x80
 800d654:	021b      	lsls	r3, r3, #8
 800d656:	4013      	ands	r3, r2
 800d658:	d11c      	bne.n	800d694 <HAL_ADC_AnalogWDGConfig+0x3e0>
 800d65a:	683b      	ldr	r3, [r7, #0]
 800d65c:	689a      	ldr	r2, [r3, #8]
 800d65e:	2380      	movs	r3, #128	; 0x80
 800d660:	025b      	lsls	r3, r3, #9
 800d662:	4013      	ands	r3, r2
 800d664:	d113      	bne.n	800d68e <HAL_ADC_AnalogWDGConfig+0x3da>
 800d666:	683b      	ldr	r3, [r7, #0]
 800d668:	689a      	ldr	r2, [r3, #8]
 800d66a:	2380      	movs	r3, #128	; 0x80
 800d66c:	029b      	lsls	r3, r3, #10
 800d66e:	4013      	ands	r3, r2
 800d670:	d10a      	bne.n	800d688 <HAL_ADC_AnalogWDGConfig+0x3d4>
 800d672:	683b      	ldr	r3, [r7, #0]
 800d674:	689a      	ldr	r2, [r3, #8]
 800d676:	2380      	movs	r3, #128	; 0x80
 800d678:	02db      	lsls	r3, r3, #11
 800d67a:	4013      	ands	r3, r2
 800d67c:	d002      	beq.n	800d684 <HAL_ADC_AnalogWDGConfig+0x3d0>
 800d67e:	2380      	movs	r3, #128	; 0x80
 800d680:	02db      	lsls	r3, r3, #11
 800d682:	e02e      	b.n	800d6e2 <HAL_ADC_AnalogWDGConfig+0x42e>
 800d684:	2301      	movs	r3, #1
 800d686:	e02c      	b.n	800d6e2 <HAL_ADC_AnalogWDGConfig+0x42e>
 800d688:	2380      	movs	r3, #128	; 0x80
 800d68a:	029b      	lsls	r3, r3, #10
 800d68c:	e029      	b.n	800d6e2 <HAL_ADC_AnalogWDGConfig+0x42e>
 800d68e:	2380      	movs	r3, #128	; 0x80
 800d690:	025b      	lsls	r3, r3, #9
 800d692:	e026      	b.n	800d6e2 <HAL_ADC_AnalogWDGConfig+0x42e>
 800d694:	2380      	movs	r3, #128	; 0x80
 800d696:	021b      	lsls	r3, r3, #8
 800d698:	e023      	b.n	800d6e2 <HAL_ADC_AnalogWDGConfig+0x42e>
 800d69a:	2380      	movs	r3, #128	; 0x80
 800d69c:	01db      	lsls	r3, r3, #7
 800d69e:	e020      	b.n	800d6e2 <HAL_ADC_AnalogWDGConfig+0x42e>
 800d6a0:	2380      	movs	r3, #128	; 0x80
 800d6a2:	019b      	lsls	r3, r3, #6
 800d6a4:	e01d      	b.n	800d6e2 <HAL_ADC_AnalogWDGConfig+0x42e>
 800d6a6:	2380      	movs	r3, #128	; 0x80
 800d6a8:	015b      	lsls	r3, r3, #5
 800d6aa:	e01a      	b.n	800d6e2 <HAL_ADC_AnalogWDGConfig+0x42e>
 800d6ac:	2380      	movs	r3, #128	; 0x80
 800d6ae:	011b      	lsls	r3, r3, #4
 800d6b0:	e017      	b.n	800d6e2 <HAL_ADC_AnalogWDGConfig+0x42e>
 800d6b2:	2380      	movs	r3, #128	; 0x80
 800d6b4:	00db      	lsls	r3, r3, #3
 800d6b6:	e014      	b.n	800d6e2 <HAL_ADC_AnalogWDGConfig+0x42e>
 800d6b8:	2380      	movs	r3, #128	; 0x80
 800d6ba:	009b      	lsls	r3, r3, #2
 800d6bc:	e011      	b.n	800d6e2 <HAL_ADC_AnalogWDGConfig+0x42e>
 800d6be:	2380      	movs	r3, #128	; 0x80
 800d6c0:	005b      	lsls	r3, r3, #1
 800d6c2:	e00e      	b.n	800d6e2 <HAL_ADC_AnalogWDGConfig+0x42e>
 800d6c4:	2380      	movs	r3, #128	; 0x80
 800d6c6:	e00c      	b.n	800d6e2 <HAL_ADC_AnalogWDGConfig+0x42e>
 800d6c8:	2340      	movs	r3, #64	; 0x40
 800d6ca:	e00a      	b.n	800d6e2 <HAL_ADC_AnalogWDGConfig+0x42e>
 800d6cc:	2320      	movs	r3, #32
 800d6ce:	e008      	b.n	800d6e2 <HAL_ADC_AnalogWDGConfig+0x42e>
 800d6d0:	2310      	movs	r3, #16
 800d6d2:	e006      	b.n	800d6e2 <HAL_ADC_AnalogWDGConfig+0x42e>
 800d6d4:	2308      	movs	r3, #8
 800d6d6:	e004      	b.n	800d6e2 <HAL_ADC_AnalogWDGConfig+0x42e>
 800d6d8:	2304      	movs	r3, #4
 800d6da:	e002      	b.n	800d6e2 <HAL_ADC_AnalogWDGConfig+0x42e>
 800d6dc:	2302      	movs	r3, #2
 800d6de:	e000      	b.n	800d6e2 <HAL_ADC_AnalogWDGConfig+0x42e>
 800d6e0:	2301      	movs	r3, #1
 800d6e2:	687a      	ldr	r2, [r7, #4]
 800d6e4:	6812      	ldr	r2, [r2, #0]
 800d6e6:	430b      	orrs	r3, r1
 800d6e8:	21a4      	movs	r1, #164	; 0xa4
 800d6ea:	5053      	str	r3, [r2, r1]
          break;
 800d6ec:	e011      	b.n	800d712 <HAL_ADC_AnalogWDGConfig+0x45e>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	6818      	ldr	r0, [r3, #0]
                                          pAnalogWDGConfig->WatchdogNumber,
 800d6f2:	683b      	ldr	r3, [r7, #0]
 800d6f4:	681b      	ldr	r3, [r3, #0]
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 800d6f6:	4a3f      	ldr	r2, [pc, #252]	; (800d7f4 <HAL_ADC_AnalogWDGConfig+0x540>)
 800d6f8:	0019      	movs	r1, r3
 800d6fa:	f7fe ff37 	bl	800c56c <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_AWD_ALL_CHANNELS_REG);
          break;
 800d6fe:	e008      	b.n	800d712 <HAL_ADC_AnalogWDGConfig+0x45e>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	6818      	ldr	r0, [r3, #0]
 800d704:	683b      	ldr	r3, [r7, #0]
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	2200      	movs	r2, #0
 800d70a:	0019      	movs	r1, r3
 800d70c:	f7fe ff2e 	bl	800c56c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800d710:	46c0      	nop			; (mov r8, r8)
      }

      if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800d712:	683b      	ldr	r3, [r7, #0]
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	4a38      	ldr	r2, [pc, #224]	; (800d7f8 <HAL_ADC_AnalogWDGConfig+0x544>)
 800d718:	4293      	cmp	r3, r2
 800d71a:	d11a      	bne.n	800d752 <HAL_ADC_AnalogWDGConfig+0x49e>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d720:	4a36      	ldr	r2, [pc, #216]	; (800d7fc <HAL_ADC_AnalogWDGConfig+0x548>)
 800d722:	401a      	ands	r2, r3
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	659a      	str	r2, [r3, #88]	; 0x58

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	0018      	movs	r0, r3
 800d72e:	f7ff f80f 	bl	800c750 <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 800d732:	683b      	ldr	r3, [r7, #0]
 800d734:	7b1b      	ldrb	r3, [r3, #12]
 800d736:	2b01      	cmp	r3, #1
 800d738:	d105      	bne.n	800d746 <HAL_ADC_AnalogWDGConfig+0x492>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	0018      	movs	r0, r3
 800d740:	f7ff f82c 	bl	800c79c <LL_ADC_EnableIT_AWD2>
 800d744:	e01f      	b.n	800d786 <HAL_ADC_AnalogWDGConfig+0x4d2>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	0018      	movs	r0, r3
 800d74c:	f7ff f854 	bl	800c7f8 <LL_ADC_DisableIT_AWD2>
 800d750:	e019      	b.n	800d786 <HAL_ADC_AnalogWDGConfig+0x4d2>
      }
      /* (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d756:	4a2a      	ldr	r2, [pc, #168]	; (800d800 <HAL_ADC_AnalogWDGConfig+0x54c>)
 800d758:	401a      	ands	r2, r3
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	659a      	str	r2, [r3, #88]	; 0x58

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	0018      	movs	r0, r3
 800d764:	f7ff f800 	bl	800c768 <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 800d768:	683b      	ldr	r3, [r7, #0]
 800d76a:	7b1b      	ldrb	r3, [r3, #12]
 800d76c:	2b01      	cmp	r3, #1
 800d76e:	d105      	bne.n	800d77c <HAL_ADC_AnalogWDGConfig+0x4c8>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	0018      	movs	r0, r3
 800d776:	f7ff f820 	bl	800c7ba <LL_ADC_EnableIT_AWD3>
 800d77a:	e004      	b.n	800d786 <HAL_ADC_AnalogWDGConfig+0x4d2>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	0018      	movs	r0, r3
 800d782:	f7ff f849 	bl	800c818 <LL_ADC_DisableIT_AWD3>
    }

  }

  /* Analog watchdog thresholds configuration */
  if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800d786:	683b      	ldr	r3, [r7, #0]
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	4a1e      	ldr	r2, [pc, #120]	; (800d804 <HAL_ADC_AnalogWDGConfig+0x550>)
 800d78c:	4293      	cmp	r3, r2
 800d78e:	d118      	bne.n	800d7c2 <HAL_ADC_AnalogWDGConfig+0x50e>
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 800d790:	683b      	ldr	r3, [r7, #0]
 800d792:	691a      	ldr	r2, [r3, #16]
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	68db      	ldr	r3, [r3, #12]
 800d79a:	08db      	lsrs	r3, r3, #3
 800d79c:	2103      	movs	r1, #3
 800d79e:	400b      	ands	r3, r1
 800d7a0:	005b      	lsls	r3, r3, #1
 800d7a2:	409a      	lsls	r2, r3
 800d7a4:	0013      	movs	r3, r2
 800d7a6:	613b      	str	r3, [r7, #16]
    tmp_awd_low_threshold_shifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 800d7a8:	683b      	ldr	r3, [r7, #0]
 800d7aa:	695a      	ldr	r2, [r3, #20]
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	68db      	ldr	r3, [r3, #12]
 800d7b2:	08db      	lsrs	r3, r3, #3
 800d7b4:	2103      	movs	r1, #3
 800d7b6:	400b      	ands	r3, r1
 800d7b8:	005b      	lsls	r3, r3, #1
 800d7ba:	409a      	lsls	r2, r3
 800d7bc:	0013      	movs	r3, r2
 800d7be:	60fb      	str	r3, [r7, #12]
 800d7c0:	e005      	b.n	800d7ce <HAL_ADC_AnalogWDGConfig+0x51a>
  else
  {
    /* No need to shift the offset with respect to the selected ADC resolution: */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = pAnalogWDGConfig->HighThreshold;
 800d7c2:	683b      	ldr	r3, [r7, #0]
 800d7c4:	691b      	ldr	r3, [r3, #16]
 800d7c6:	613b      	str	r3, [r7, #16]
    tmp_awd_low_threshold_shifted  = pAnalogWDGConfig->LowThreshold;
 800d7c8:	683b      	ldr	r3, [r7, #0]
 800d7ca:	695b      	ldr	r3, [r3, #20]
 800d7cc:	60fb      	str	r3, [r7, #12]
  }

  /* Set ADC analog watchdog thresholds value of both thresholds high and low */
  LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, tmp_awd_high_threshold_shifted,
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	6818      	ldr	r0, [r3, #0]
 800d7d2:	683b      	ldr	r3, [r7, #0]
 800d7d4:	6819      	ldr	r1, [r3, #0]
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	693a      	ldr	r2, [r7, #16]
 800d7da:	f7fe fef5 	bl	800c5c8 <LL_ADC_ConfigAnalogWDThresholds>
                                  tmp_awd_low_threshold_shifted);

  __HAL_UNLOCK(hadc);
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	2254      	movs	r2, #84	; 0x54
 800d7e2:	2100      	movs	r1, #0
 800d7e4:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800d7e6:	2317      	movs	r3, #23
 800d7e8:	18fb      	adds	r3, r7, r3
 800d7ea:	781b      	ldrb	r3, [r3, #0]
}
 800d7ec:	0018      	movs	r0, r3
 800d7ee:	46bd      	mov	sp, r7
 800d7f0:	b007      	add	sp, #28
 800d7f2:	bd90      	pop	{r4, r7, pc}
 800d7f4:	0087ffff 	.word	0x0087ffff
 800d7f8:	0017ffff 	.word	0x0017ffff
 800d7fc:	fffdffff 	.word	0xfffdffff
 800d800:	fffbffff 	.word	0xfffbffff
 800d804:	7cc00000 	.word	0x7cc00000

0800d808 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800d808:	b580      	push	{r7, lr}
 800d80a:	b084      	sub	sp, #16
 800d80c:	af00      	add	r7, sp, #0
 800d80e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800d810:	2300      	movs	r3, #0
 800d812:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	0018      	movs	r0, r3
 800d81a:	f7fe ff49 	bl	800c6b0 <LL_ADC_IsEnabled>
 800d81e:	1e03      	subs	r3, r0, #0
 800d820:	d000      	beq.n	800d824 <ADC_Enable+0x1c>
 800d822:	e069      	b.n	800d8f8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	689b      	ldr	r3, [r3, #8]
 800d82a:	4a36      	ldr	r2, [pc, #216]	; (800d904 <ADC_Enable+0xfc>)
 800d82c:	4013      	ands	r3, r2
 800d82e:	d00d      	beq.n	800d84c <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d834:	2210      	movs	r2, #16
 800d836:	431a      	orrs	r2, r3
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d840:	2201      	movs	r2, #1
 800d842:	431a      	orrs	r2, r3
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800d848:	2301      	movs	r3, #1
 800d84a:	e056      	b.n	800d8fa <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	0018      	movs	r0, r3
 800d852:	f7fe ff09 	bl	800c668 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 800d856:	4b2c      	ldr	r3, [pc, #176]	; (800d908 <ADC_Enable+0x100>)
 800d858:	0018      	movs	r0, r3
 800d85a:	f7fe fdc9 	bl	800c3f0 <LL_ADC_GetCommonPathInternalCh>
 800d85e:	0002      	movs	r2, r0
 800d860:	2380      	movs	r3, #128	; 0x80
 800d862:	041b      	lsls	r3, r3, #16
 800d864:	4013      	ands	r3, r2
 800d866:	d00f      	beq.n	800d888 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800d868:	4b28      	ldr	r3, [pc, #160]	; (800d90c <ADC_Enable+0x104>)
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	4928      	ldr	r1, [pc, #160]	; (800d910 <ADC_Enable+0x108>)
 800d86e:	0018      	movs	r0, r3
 800d870:	f7f8 fcd2 	bl	8006218 <__udivsi3>
 800d874:	0003      	movs	r3, r0
 800d876:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 800d878:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800d87a:	e002      	b.n	800d882 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800d87c:	68bb      	ldr	r3, [r7, #8]
 800d87e:	3b01      	subs	r3, #1
 800d880:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800d882:	68bb      	ldr	r3, [r7, #8]
 800d884:	2b00      	cmp	r3, #0
 800d886:	d1f9      	bne.n	800d87c <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	7e5b      	ldrb	r3, [r3, #25]
 800d88c:	2b01      	cmp	r3, #1
 800d88e:	d033      	beq.n	800d8f8 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800d890:	f7fe fd56 	bl	800c340 <HAL_GetTick>
 800d894:	0003      	movs	r3, r0
 800d896:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800d898:	e027      	b.n	800d8ea <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	0018      	movs	r0, r3
 800d8a0:	f7fe ff06 	bl	800c6b0 <LL_ADC_IsEnabled>
 800d8a4:	1e03      	subs	r3, r0, #0
 800d8a6:	d104      	bne.n	800d8b2 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	0018      	movs	r0, r3
 800d8ae:	f7fe fedb 	bl	800c668 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800d8b2:	f7fe fd45 	bl	800c340 <HAL_GetTick>
 800d8b6:	0002      	movs	r2, r0
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	1ad3      	subs	r3, r2, r3
 800d8bc:	2b02      	cmp	r3, #2
 800d8be:	d914      	bls.n	800d8ea <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	2201      	movs	r2, #1
 800d8c8:	4013      	ands	r3, r2
 800d8ca:	2b01      	cmp	r3, #1
 800d8cc:	d00d      	beq.n	800d8ea <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d8d2:	2210      	movs	r2, #16
 800d8d4:	431a      	orrs	r2, r3
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d8de:	2201      	movs	r2, #1
 800d8e0:	431a      	orrs	r2, r3
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 800d8e6:	2301      	movs	r3, #1
 800d8e8:	e007      	b.n	800d8fa <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	2201      	movs	r2, #1
 800d8f2:	4013      	ands	r3, r2
 800d8f4:	2b01      	cmp	r3, #1
 800d8f6:	d1d0      	bne.n	800d89a <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800d8f8:	2300      	movs	r3, #0
}
 800d8fa:	0018      	movs	r0, r3
 800d8fc:	46bd      	mov	sp, r7
 800d8fe:	b004      	add	sp, #16
 800d900:	bd80      	pop	{r7, pc}
 800d902:	46c0      	nop			; (mov r8, r8)
 800d904:	80000017 	.word	0x80000017
 800d908:	40012708 	.word	0x40012708
 800d90c:	20000108 	.word	0x20000108
 800d910:	00030d40 	.word	0x00030d40

0800d914 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800d914:	b580      	push	{r7, lr}
 800d916:	b084      	sub	sp, #16
 800d918:	af00      	add	r7, sp, #0
 800d91a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	0018      	movs	r0, r3
 800d922:	f7fe fed6 	bl	800c6d2 <LL_ADC_IsDisableOngoing>
 800d926:	0003      	movs	r3, r0
 800d928:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	0018      	movs	r0, r3
 800d930:	f7fe febe 	bl	800c6b0 <LL_ADC_IsEnabled>
 800d934:	1e03      	subs	r3, r0, #0
 800d936:	d046      	beq.n	800d9c6 <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d143      	bne.n	800d9c6 <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	681b      	ldr	r3, [r3, #0]
 800d942:	689b      	ldr	r3, [r3, #8]
 800d944:	2205      	movs	r2, #5
 800d946:	4013      	ands	r3, r2
 800d948:	2b01      	cmp	r3, #1
 800d94a:	d10d      	bne.n	800d968 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	0018      	movs	r0, r3
 800d952:	f7fe fe9b 	bl	800c68c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	2203      	movs	r2, #3
 800d95c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800d95e:	f7fe fcef 	bl	800c340 <HAL_GetTick>
 800d962:	0003      	movs	r3, r0
 800d964:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800d966:	e028      	b.n	800d9ba <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d96c:	2210      	movs	r2, #16
 800d96e:	431a      	orrs	r2, r3
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d978:	2201      	movs	r2, #1
 800d97a:	431a      	orrs	r2, r3
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 800d980:	2301      	movs	r3, #1
 800d982:	e021      	b.n	800d9c8 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800d984:	f7fe fcdc 	bl	800c340 <HAL_GetTick>
 800d988:	0002      	movs	r2, r0
 800d98a:	68bb      	ldr	r3, [r7, #8]
 800d98c:	1ad3      	subs	r3, r2, r3
 800d98e:	2b02      	cmp	r3, #2
 800d990:	d913      	bls.n	800d9ba <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	689b      	ldr	r3, [r3, #8]
 800d998:	2201      	movs	r2, #1
 800d99a:	4013      	ands	r3, r2
 800d99c:	d00d      	beq.n	800d9ba <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d9a2:	2210      	movs	r2, #16
 800d9a4:	431a      	orrs	r2, r3
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d9ae:	2201      	movs	r2, #1
 800d9b0:	431a      	orrs	r2, r3
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800d9b6:	2301      	movs	r3, #1
 800d9b8:	e006      	b.n	800d9c8 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	689b      	ldr	r3, [r3, #8]
 800d9c0:	2201      	movs	r2, #1
 800d9c2:	4013      	ands	r3, r2
 800d9c4:	d1de      	bne.n	800d984 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800d9c6:	2300      	movs	r3, #0
}
 800d9c8:	0018      	movs	r0, r3
 800d9ca:	46bd      	mov	sp, r7
 800d9cc:	b004      	add	sp, #16
 800d9ce:	bd80      	pop	{r7, pc}

0800d9d0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800d9d0:	b580      	push	{r7, lr}
 800d9d2:	b084      	sub	sp, #16
 800d9d4:	af00      	add	r7, sp, #0
 800d9d6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d9dc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800d9de:	68fb      	ldr	r3, [r7, #12]
 800d9e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d9e2:	2250      	movs	r2, #80	; 0x50
 800d9e4:	4013      	ands	r3, r2
 800d9e6:	d141      	bne.n	800da6c <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d9ec:	2280      	movs	r2, #128	; 0x80
 800d9ee:	0092      	lsls	r2, r2, #2
 800d9f0:	431a      	orrs	r2, r3
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	0018      	movs	r0, r3
 800d9fc:	f7fe fd39 	bl	800c472 <LL_ADC_REG_IsTriggerSourceSWStart>
 800da00:	1e03      	subs	r3, r0, #0
 800da02:	d02e      	beq.n	800da62 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 800da04:	68fb      	ldr	r3, [r7, #12]
 800da06:	7e9b      	ldrb	r3, [r3, #26]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d12a      	bne.n	800da62 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800da0c:	68fb      	ldr	r3, [r7, #12]
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	2208      	movs	r2, #8
 800da14:	4013      	ands	r3, r2
 800da16:	2b08      	cmp	r3, #8
 800da18:	d123      	bne.n	800da62 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	0018      	movs	r0, r3
 800da20:	f7fe fe7a 	bl	800c718 <LL_ADC_REG_IsConversionOngoing>
 800da24:	1e03      	subs	r3, r0, #0
 800da26:	d110      	bne.n	800da4a <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	685a      	ldr	r2, [r3, #4]
 800da2e:	68fb      	ldr	r3, [r7, #12]
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	210c      	movs	r1, #12
 800da34:	438a      	bics	r2, r1
 800da36:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800da3c:	4a15      	ldr	r2, [pc, #84]	; (800da94 <ADC_DMAConvCplt+0xc4>)
 800da3e:	4013      	ands	r3, r2
 800da40:	2201      	movs	r2, #1
 800da42:	431a      	orrs	r2, r3
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	659a      	str	r2, [r3, #88]	; 0x58
 800da48:	e00b      	b.n	800da62 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800da4e:	2220      	movs	r2, #32
 800da50:	431a      	orrs	r2, r3
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800da56:	68fb      	ldr	r3, [r7, #12]
 800da58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800da5a:	2201      	movs	r2, #1
 800da5c:	431a      	orrs	r2, r3
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	0018      	movs	r0, r3
 800da66:	f7fa fdcd 	bl	8008604 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800da6a:	e00f      	b.n	800da8c <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800da70:	2210      	movs	r2, #16
 800da72:	4013      	ands	r3, r2
 800da74:	d004      	beq.n	800da80 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	0018      	movs	r0, r3
 800da7a:	f7ff fa3b 	bl	800cef4 <HAL_ADC_ErrorCallback>
}
 800da7e:	e005      	b.n	800da8c <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800da84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800da86:	687a      	ldr	r2, [r7, #4]
 800da88:	0010      	movs	r0, r2
 800da8a:	4798      	blx	r3
}
 800da8c:	46c0      	nop			; (mov r8, r8)
 800da8e:	46bd      	mov	sp, r7
 800da90:	b004      	add	sp, #16
 800da92:	bd80      	pop	{r7, pc}
 800da94:	fffffefe 	.word	0xfffffefe

0800da98 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800da98:	b580      	push	{r7, lr}
 800da9a:	b084      	sub	sp, #16
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800daa4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	0018      	movs	r0, r3
 800daaa:	f7ff fa13 	bl	800ced4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800daae:	46c0      	nop			; (mov r8, r8)
 800dab0:	46bd      	mov	sp, r7
 800dab2:	b004      	add	sp, #16
 800dab4:	bd80      	pop	{r7, pc}

0800dab6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800dab6:	b580      	push	{r7, lr}
 800dab8:	b084      	sub	sp, #16
 800daba:	af00      	add	r7, sp, #0
 800dabc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dac2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dac8:	2240      	movs	r2, #64	; 0x40
 800daca:	431a      	orrs	r2, r3
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800dad0:	68fb      	ldr	r3, [r7, #12]
 800dad2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dad4:	2204      	movs	r2, #4
 800dad6:	431a      	orrs	r2, r3
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	0018      	movs	r0, r3
 800dae0:	f7ff fa08 	bl	800cef4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800dae4:	46c0      	nop			; (mov r8, r8)
 800dae6:	46bd      	mov	sp, r7
 800dae8:	b004      	add	sp, #16
 800daea:	bd80      	pop	{r7, pc}

0800daec <LL_ADC_GetCommonClock>:
{
 800daec:	b580      	push	{r7, lr}
 800daee:	b082      	sub	sp, #8
 800daf0:	af00      	add	r7, sp, #0
 800daf2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	681a      	ldr	r2, [r3, #0]
 800daf8:	23f0      	movs	r3, #240	; 0xf0
 800dafa:	039b      	lsls	r3, r3, #14
 800dafc:	4013      	ands	r3, r2
}
 800dafe:	0018      	movs	r0, r3
 800db00:	46bd      	mov	sp, r7
 800db02:	b002      	add	sp, #8
 800db04:	bd80      	pop	{r7, pc}

0800db06 <LL_ADC_GetClock>:
{
 800db06:	b580      	push	{r7, lr}
 800db08:	b082      	sub	sp, #8
 800db0a:	af00      	add	r7, sp, #0
 800db0c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	691b      	ldr	r3, [r3, #16]
 800db12:	0f9b      	lsrs	r3, r3, #30
 800db14:	079b      	lsls	r3, r3, #30
}
 800db16:	0018      	movs	r0, r3
 800db18:	46bd      	mov	sp, r7
 800db1a:	b002      	add	sp, #8
 800db1c:	bd80      	pop	{r7, pc}

0800db1e <LL_ADC_SetCalibrationFactor>:
{
 800db1e:	b580      	push	{r7, lr}
 800db20:	b082      	sub	sp, #8
 800db22:	af00      	add	r7, sp, #0
 800db24:	6078      	str	r0, [r7, #4]
 800db26:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	22b4      	movs	r2, #180	; 0xb4
 800db2c:	589b      	ldr	r3, [r3, r2]
 800db2e:	227f      	movs	r2, #127	; 0x7f
 800db30:	4393      	bics	r3, r2
 800db32:	001a      	movs	r2, r3
 800db34:	683b      	ldr	r3, [r7, #0]
 800db36:	431a      	orrs	r2, r3
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	21b4      	movs	r1, #180	; 0xb4
 800db3c:	505a      	str	r2, [r3, r1]
}
 800db3e:	46c0      	nop			; (mov r8, r8)
 800db40:	46bd      	mov	sp, r7
 800db42:	b002      	add	sp, #8
 800db44:	bd80      	pop	{r7, pc}

0800db46 <LL_ADC_GetCalibrationFactor>:
{
 800db46:	b580      	push	{r7, lr}
 800db48:	b082      	sub	sp, #8
 800db4a:	af00      	add	r7, sp, #0
 800db4c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	22b4      	movs	r2, #180	; 0xb4
 800db52:	589b      	ldr	r3, [r3, r2]
 800db54:	227f      	movs	r2, #127	; 0x7f
 800db56:	4013      	ands	r3, r2
}
 800db58:	0018      	movs	r0, r3
 800db5a:	46bd      	mov	sp, r7
 800db5c:	b002      	add	sp, #8
 800db5e:	bd80      	pop	{r7, pc}

0800db60 <LL_ADC_Enable>:
{
 800db60:	b580      	push	{r7, lr}
 800db62:	b082      	sub	sp, #8
 800db64:	af00      	add	r7, sp, #0
 800db66:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	689b      	ldr	r3, [r3, #8]
 800db6c:	4a04      	ldr	r2, [pc, #16]	; (800db80 <LL_ADC_Enable+0x20>)
 800db6e:	4013      	ands	r3, r2
 800db70:	2201      	movs	r2, #1
 800db72:	431a      	orrs	r2, r3
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	609a      	str	r2, [r3, #8]
}
 800db78:	46c0      	nop			; (mov r8, r8)
 800db7a:	46bd      	mov	sp, r7
 800db7c:	b002      	add	sp, #8
 800db7e:	bd80      	pop	{r7, pc}
 800db80:	7fffffe8 	.word	0x7fffffe8

0800db84 <LL_ADC_Disable>:
{
 800db84:	b580      	push	{r7, lr}
 800db86:	b082      	sub	sp, #8
 800db88:	af00      	add	r7, sp, #0
 800db8a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	689b      	ldr	r3, [r3, #8]
 800db90:	4a04      	ldr	r2, [pc, #16]	; (800dba4 <LL_ADC_Disable+0x20>)
 800db92:	4013      	ands	r3, r2
 800db94:	2202      	movs	r2, #2
 800db96:	431a      	orrs	r2, r3
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	609a      	str	r2, [r3, #8]
}
 800db9c:	46c0      	nop			; (mov r8, r8)
 800db9e:	46bd      	mov	sp, r7
 800dba0:	b002      	add	sp, #8
 800dba2:	bd80      	pop	{r7, pc}
 800dba4:	7fffffe8 	.word	0x7fffffe8

0800dba8 <LL_ADC_IsEnabled>:
{
 800dba8:	b580      	push	{r7, lr}
 800dbaa:	b082      	sub	sp, #8
 800dbac:	af00      	add	r7, sp, #0
 800dbae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	689b      	ldr	r3, [r3, #8]
 800dbb4:	2201      	movs	r2, #1
 800dbb6:	4013      	ands	r3, r2
 800dbb8:	2b01      	cmp	r3, #1
 800dbba:	d101      	bne.n	800dbc0 <LL_ADC_IsEnabled+0x18>
 800dbbc:	2301      	movs	r3, #1
 800dbbe:	e000      	b.n	800dbc2 <LL_ADC_IsEnabled+0x1a>
 800dbc0:	2300      	movs	r3, #0
}
 800dbc2:	0018      	movs	r0, r3
 800dbc4:	46bd      	mov	sp, r7
 800dbc6:	b002      	add	sp, #8
 800dbc8:	bd80      	pop	{r7, pc}
	...

0800dbcc <LL_ADC_StartCalibration>:
{
 800dbcc:	b580      	push	{r7, lr}
 800dbce:	b082      	sub	sp, #8
 800dbd0:	af00      	add	r7, sp, #0
 800dbd2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	689b      	ldr	r3, [r3, #8]
 800dbd8:	4a05      	ldr	r2, [pc, #20]	; (800dbf0 <LL_ADC_StartCalibration+0x24>)
 800dbda:	4013      	ands	r3, r2
 800dbdc:	2280      	movs	r2, #128	; 0x80
 800dbde:	0612      	lsls	r2, r2, #24
 800dbe0:	431a      	orrs	r2, r3
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	609a      	str	r2, [r3, #8]
}
 800dbe6:	46c0      	nop			; (mov r8, r8)
 800dbe8:	46bd      	mov	sp, r7
 800dbea:	b002      	add	sp, #8
 800dbec:	bd80      	pop	{r7, pc}
 800dbee:	46c0      	nop			; (mov r8, r8)
 800dbf0:	7fffffe8 	.word	0x7fffffe8

0800dbf4 <LL_ADC_IsCalibrationOnGoing>:
{
 800dbf4:	b580      	push	{r7, lr}
 800dbf6:	b082      	sub	sp, #8
 800dbf8:	af00      	add	r7, sp, #0
 800dbfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	689b      	ldr	r3, [r3, #8]
 800dc00:	0fdb      	lsrs	r3, r3, #31
 800dc02:	07da      	lsls	r2, r3, #31
 800dc04:	2380      	movs	r3, #128	; 0x80
 800dc06:	061b      	lsls	r3, r3, #24
 800dc08:	429a      	cmp	r2, r3
 800dc0a:	d101      	bne.n	800dc10 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800dc0c:	2301      	movs	r3, #1
 800dc0e:	e000      	b.n	800dc12 <LL_ADC_IsCalibrationOnGoing+0x1e>
 800dc10:	2300      	movs	r3, #0
}
 800dc12:	0018      	movs	r0, r3
 800dc14:	46bd      	mov	sp, r7
 800dc16:	b002      	add	sp, #8
 800dc18:	bd80      	pop	{r7, pc}
	...

0800dc1c <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 800dc1c:	b590      	push	{r4, r7, lr}
 800dc1e:	b08b      	sub	sp, #44	; 0x2c
 800dc20:	af00      	add	r7, sp, #0
 800dc22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800dc24:	2300      	movs	r3, #0
 800dc26:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 800dc28:	2300      	movs	r3, #0
 800dc2a:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	2254      	movs	r2, #84	; 0x54
 800dc30:	5c9b      	ldrb	r3, [r3, r2]
 800dc32:	2b01      	cmp	r3, #1
 800dc34:	d101      	bne.n	800dc3a <HAL_ADCEx_Calibration_Start+0x1e>
 800dc36:	2302      	movs	r3, #2
 800dc38:	e0dd      	b.n	800ddf6 <HAL_ADCEx_Calibration_Start+0x1da>
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	2254      	movs	r2, #84	; 0x54
 800dc3e:	2101      	movs	r1, #1
 800dc40:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800dc42:	231f      	movs	r3, #31
 800dc44:	18fc      	adds	r4, r7, r3
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	0018      	movs	r0, r3
 800dc4a:	f7ff fe63 	bl	800d914 <ADC_Disable>
 800dc4e:	0003      	movs	r3, r0
 800dc50:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	0018      	movs	r0, r3
 800dc58:	f7ff ffa6 	bl	800dba8 <LL_ADC_IsEnabled>
 800dc5c:	1e03      	subs	r3, r0, #0
 800dc5e:	d000      	beq.n	800dc62 <HAL_ADCEx_Calibration_Start+0x46>
 800dc60:	e0bc      	b.n	800dddc <HAL_ADCEx_Calibration_Start+0x1c0>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dc66:	4a66      	ldr	r2, [pc, #408]	; (800de00 <HAL_ADCEx_Calibration_Start+0x1e4>)
 800dc68:	4013      	ands	r3, r2
 800dc6a:	2202      	movs	r2, #2
 800dc6c:	431a      	orrs	r2, r3
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	681b      	ldr	r3, [r3, #0]
 800dc76:	68db      	ldr	r3, [r3, #12]
 800dc78:	4a62      	ldr	r2, [pc, #392]	; (800de04 <HAL_ADCEx_Calibration_Start+0x1e8>)
 800dc7a:	4013      	ands	r3, r2
 800dc7c:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	68da      	ldr	r2, [r3, #12]
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	495f      	ldr	r1, [pc, #380]	; (800de08 <HAL_ADCEx_Calibration_Start+0x1ec>)
 800dc8a:	400a      	ands	r2, r1
 800dc8c:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800dc8e:	2300      	movs	r3, #0
 800dc90:	627b      	str	r3, [r7, #36]	; 0x24
 800dc92:	e02d      	b.n	800dcf0 <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	0018      	movs	r0, r3
 800dc9a:	f7ff ff97 	bl	800dbcc <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800dc9e:	e014      	b.n	800dcca <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	3301      	adds	r3, #1
 800dca4:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	4a58      	ldr	r2, [pc, #352]	; (800de0c <HAL_ADCEx_Calibration_Start+0x1f0>)
 800dcaa:	4293      	cmp	r3, r2
 800dcac:	d90d      	bls.n	800dcca <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dcb2:	2212      	movs	r2, #18
 800dcb4:	4393      	bics	r3, r2
 800dcb6:	2210      	movs	r2, #16
 800dcb8:	431a      	orrs	r2, r3
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	659a      	str	r2, [r3, #88]	; 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	2254      	movs	r2, #84	; 0x54
 800dcc2:	2100      	movs	r1, #0
 800dcc4:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800dcc6:	2301      	movs	r3, #1
 800dcc8:	e095      	b.n	800ddf6 <HAL_ADCEx_Calibration_Start+0x1da>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	0018      	movs	r0, r3
 800dcd0:	f7ff ff90 	bl	800dbf4 <LL_ADC_IsCalibrationOnGoing>
 800dcd4:	1e03      	subs	r3, r0, #0
 800dcd6:	d1e3      	bne.n	800dca0 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	0018      	movs	r0, r3
 800dcde:	f7ff ff32 	bl	800db46 <LL_ADC_GetCalibrationFactor>
 800dce2:	0002      	movs	r2, r0
 800dce4:	6a3b      	ldr	r3, [r7, #32]
 800dce6:	189b      	adds	r3, r3, r2
 800dce8:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800dcea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcec:	3301      	adds	r3, #1
 800dcee:	627b      	str	r3, [r7, #36]	; 0x24
 800dcf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcf2:	2b07      	cmp	r3, #7
 800dcf4:	d9ce      	bls.n	800dc94 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 800dcf6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800dcf8:	6a38      	ldr	r0, [r7, #32]
 800dcfa:	f7f8 fa8d 	bl	8006218 <__udivsi3>
 800dcfe:	0003      	movs	r3, r0
 800dd00:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	0018      	movs	r0, r3
 800dd08:	f7ff ff2a 	bl	800db60 <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	0018      	movs	r0, r3
 800dd12:	f7ff fef8 	bl	800db06 <LL_ADC_GetClock>
 800dd16:	1e03      	subs	r3, r0, #0
 800dd18:	d11b      	bne.n	800dd52 <HAL_ADCEx_Calibration_Start+0x136>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800dd1a:	4b3d      	ldr	r3, [pc, #244]	; (800de10 <HAL_ADCEx_Calibration_Start+0x1f4>)
 800dd1c:	0018      	movs	r0, r3
 800dd1e:	f7ff fee5 	bl	800daec <LL_ADC_GetCommonClock>
 800dd22:	0003      	movs	r3, r0
 800dd24:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 800dd26:	697a      	ldr	r2, [r7, #20]
 800dd28:	23e0      	movs	r3, #224	; 0xe0
 800dd2a:	035b      	lsls	r3, r3, #13
 800dd2c:	429a      	cmp	r2, r3
 800dd2e:	d310      	bcc.n	800dd52 <HAL_ADCEx_Calibration_Start+0x136>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 800dd30:	697b      	ldr	r3, [r7, #20]
 800dd32:	0c9b      	lsrs	r3, r3, #18
 800dd34:	3b03      	subs	r3, #3
 800dd36:	2201      	movs	r2, #1
 800dd38:	409a      	lsls	r2, r3
 800dd3a:	0013      	movs	r3, r2
 800dd3c:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 800dd3e:	68bb      	ldr	r3, [r7, #8]
 800dd40:	085b      	lsrs	r3, r3, #1
 800dd42:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 800dd44:	e002      	b.n	800dd4c <HAL_ADCEx_Calibration_Start+0x130>
        {
          delay_cpu_cycles--;
 800dd46:	68bb      	ldr	r3, [r7, #8]
 800dd48:	3b01      	subs	r3, #1
 800dd4a:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 800dd4c:	68bb      	ldr	r3, [r7, #8]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d1f9      	bne.n	800dd46 <HAL_ADCEx_Calibration_Start+0x12a>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	6a3a      	ldr	r2, [r7, #32]
 800dd58:	0011      	movs	r1, r2
 800dd5a:	0018      	movs	r0, r3
 800dd5c:	f7ff fedf 	bl	800db1e <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	0018      	movs	r0, r3
 800dd66:	f7ff ff0d 	bl	800db84 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800dd6a:	f7fe fae9 	bl	800c340 <HAL_GetTick>
 800dd6e:	0003      	movs	r3, r0
 800dd70:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800dd72:	e01b      	b.n	800ddac <HAL_ADCEx_Calibration_Start+0x190>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800dd74:	f7fe fae4 	bl	800c340 <HAL_GetTick>
 800dd78:	0002      	movs	r2, r0
 800dd7a:	693b      	ldr	r3, [r7, #16]
 800dd7c:	1ad3      	subs	r3, r2, r3
 800dd7e:	2b02      	cmp	r3, #2
 800dd80:	d914      	bls.n	800ddac <HAL_ADCEx_Calibration_Start+0x190>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	0018      	movs	r0, r3
 800dd88:	f7ff ff0e 	bl	800dba8 <LL_ADC_IsEnabled>
 800dd8c:	1e03      	subs	r3, r0, #0
 800dd8e:	d00d      	beq.n	800ddac <HAL_ADCEx_Calibration_Start+0x190>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dd94:	2210      	movs	r2, #16
 800dd96:	431a      	orrs	r2, r3
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dda0:	2201      	movs	r2, #1
 800dda2:	431a      	orrs	r2, r3
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800dda8:	2301      	movs	r3, #1
 800ddaa:	e024      	b.n	800ddf6 <HAL_ADCEx_Calibration_Start+0x1da>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	0018      	movs	r0, r3
 800ddb2:	f7ff fef9 	bl	800dba8 <LL_ADC_IsEnabled>
 800ddb6:	1e03      	subs	r3, r0, #0
 800ddb8:	d1dc      	bne.n	800dd74 <HAL_ADCEx_Calibration_Start+0x158>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	68d9      	ldr	r1, [r3, #12]
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	69ba      	ldr	r2, [r7, #24]
 800ddc6:	430a      	orrs	r2, r1
 800ddc8:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ddce:	2203      	movs	r2, #3
 800ddd0:	4393      	bics	r3, r2
 800ddd2:	2201      	movs	r2, #1
 800ddd4:	431a      	orrs	r2, r3
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	659a      	str	r2, [r3, #88]	; 0x58
 800ddda:	e005      	b.n	800dde8 <HAL_ADCEx_Calibration_Start+0x1cc>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dde0:	2210      	movs	r2, #16
 800dde2:	431a      	orrs	r2, r3
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	2254      	movs	r2, #84	; 0x54
 800ddec:	2100      	movs	r1, #0
 800ddee:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800ddf0:	231f      	movs	r3, #31
 800ddf2:	18fb      	adds	r3, r7, r3
 800ddf4:	781b      	ldrb	r3, [r3, #0]
}
 800ddf6:	0018      	movs	r0, r3
 800ddf8:	46bd      	mov	sp, r7
 800ddfa:	b00b      	add	sp, #44	; 0x2c
 800ddfc:	bd90      	pop	{r4, r7, pc}
 800ddfe:	46c0      	nop			; (mov r8, r8)
 800de00:	fffffefd 	.word	0xfffffefd
 800de04:	00008003 	.word	0x00008003
 800de08:	ffff7ffc 	.word	0xffff7ffc
 800de0c:	0002f1ff 	.word	0x0002f1ff
 800de10:	40012708 	.word	0x40012708

0800de14 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800de14:	b580      	push	{r7, lr}
 800de16:	b082      	sub	sp, #8
 800de18:	af00      	add	r7, sp, #0
 800de1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800de1c:	46c0      	nop			; (mov r8, r8)
 800de1e:	46bd      	mov	sp, r7
 800de20:	b002      	add	sp, #8
 800de22:	bd80      	pop	{r7, pc}

0800de24 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800de24:	b580      	push	{r7, lr}
 800de26:	b082      	sub	sp, #8
 800de28:	af00      	add	r7, sp, #0
 800de2a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800de2c:	46c0      	nop			; (mov r8, r8)
 800de2e:	46bd      	mov	sp, r7
 800de30:	b002      	add	sp, #8
 800de32:	bd80      	pop	{r7, pc}

0800de34 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 800de34:	b580      	push	{r7, lr}
 800de36:	b082      	sub	sp, #8
 800de38:	af00      	add	r7, sp, #0
 800de3a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 800de3c:	46c0      	nop			; (mov r8, r8)
 800de3e:	46bd      	mov	sp, r7
 800de40:	b002      	add	sp, #8
 800de42:	bd80      	pop	{r7, pc}

0800de44 <__NVIC_EnableIRQ>:
{
 800de44:	b580      	push	{r7, lr}
 800de46:	b082      	sub	sp, #8
 800de48:	af00      	add	r7, sp, #0
 800de4a:	0002      	movs	r2, r0
 800de4c:	1dfb      	adds	r3, r7, #7
 800de4e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800de50:	1dfb      	adds	r3, r7, #7
 800de52:	781b      	ldrb	r3, [r3, #0]
 800de54:	2b7f      	cmp	r3, #127	; 0x7f
 800de56:	d809      	bhi.n	800de6c <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800de58:	1dfb      	adds	r3, r7, #7
 800de5a:	781b      	ldrb	r3, [r3, #0]
 800de5c:	001a      	movs	r2, r3
 800de5e:	231f      	movs	r3, #31
 800de60:	401a      	ands	r2, r3
 800de62:	4b04      	ldr	r3, [pc, #16]	; (800de74 <__NVIC_EnableIRQ+0x30>)
 800de64:	2101      	movs	r1, #1
 800de66:	4091      	lsls	r1, r2
 800de68:	000a      	movs	r2, r1
 800de6a:	601a      	str	r2, [r3, #0]
}
 800de6c:	46c0      	nop			; (mov r8, r8)
 800de6e:	46bd      	mov	sp, r7
 800de70:	b002      	add	sp, #8
 800de72:	bd80      	pop	{r7, pc}
 800de74:	e000e100 	.word	0xe000e100

0800de78 <__NVIC_SetPriority>:
{
 800de78:	b590      	push	{r4, r7, lr}
 800de7a:	b083      	sub	sp, #12
 800de7c:	af00      	add	r7, sp, #0
 800de7e:	0002      	movs	r2, r0
 800de80:	6039      	str	r1, [r7, #0]
 800de82:	1dfb      	adds	r3, r7, #7
 800de84:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800de86:	1dfb      	adds	r3, r7, #7
 800de88:	781b      	ldrb	r3, [r3, #0]
 800de8a:	2b7f      	cmp	r3, #127	; 0x7f
 800de8c:	d828      	bhi.n	800dee0 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800de8e:	4a2f      	ldr	r2, [pc, #188]	; (800df4c <__NVIC_SetPriority+0xd4>)
 800de90:	1dfb      	adds	r3, r7, #7
 800de92:	781b      	ldrb	r3, [r3, #0]
 800de94:	b25b      	sxtb	r3, r3
 800de96:	089b      	lsrs	r3, r3, #2
 800de98:	33c0      	adds	r3, #192	; 0xc0
 800de9a:	009b      	lsls	r3, r3, #2
 800de9c:	589b      	ldr	r3, [r3, r2]
 800de9e:	1dfa      	adds	r2, r7, #7
 800dea0:	7812      	ldrb	r2, [r2, #0]
 800dea2:	0011      	movs	r1, r2
 800dea4:	2203      	movs	r2, #3
 800dea6:	400a      	ands	r2, r1
 800dea8:	00d2      	lsls	r2, r2, #3
 800deaa:	21ff      	movs	r1, #255	; 0xff
 800deac:	4091      	lsls	r1, r2
 800deae:	000a      	movs	r2, r1
 800deb0:	43d2      	mvns	r2, r2
 800deb2:	401a      	ands	r2, r3
 800deb4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800deb6:	683b      	ldr	r3, [r7, #0]
 800deb8:	019b      	lsls	r3, r3, #6
 800deba:	22ff      	movs	r2, #255	; 0xff
 800debc:	401a      	ands	r2, r3
 800debe:	1dfb      	adds	r3, r7, #7
 800dec0:	781b      	ldrb	r3, [r3, #0]
 800dec2:	0018      	movs	r0, r3
 800dec4:	2303      	movs	r3, #3
 800dec6:	4003      	ands	r3, r0
 800dec8:	00db      	lsls	r3, r3, #3
 800deca:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800decc:	481f      	ldr	r0, [pc, #124]	; (800df4c <__NVIC_SetPriority+0xd4>)
 800dece:	1dfb      	adds	r3, r7, #7
 800ded0:	781b      	ldrb	r3, [r3, #0]
 800ded2:	b25b      	sxtb	r3, r3
 800ded4:	089b      	lsrs	r3, r3, #2
 800ded6:	430a      	orrs	r2, r1
 800ded8:	33c0      	adds	r3, #192	; 0xc0
 800deda:	009b      	lsls	r3, r3, #2
 800dedc:	501a      	str	r2, [r3, r0]
}
 800dede:	e031      	b.n	800df44 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800dee0:	4a1b      	ldr	r2, [pc, #108]	; (800df50 <__NVIC_SetPriority+0xd8>)
 800dee2:	1dfb      	adds	r3, r7, #7
 800dee4:	781b      	ldrb	r3, [r3, #0]
 800dee6:	0019      	movs	r1, r3
 800dee8:	230f      	movs	r3, #15
 800deea:	400b      	ands	r3, r1
 800deec:	3b08      	subs	r3, #8
 800deee:	089b      	lsrs	r3, r3, #2
 800def0:	3306      	adds	r3, #6
 800def2:	009b      	lsls	r3, r3, #2
 800def4:	18d3      	adds	r3, r2, r3
 800def6:	3304      	adds	r3, #4
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	1dfa      	adds	r2, r7, #7
 800defc:	7812      	ldrb	r2, [r2, #0]
 800defe:	0011      	movs	r1, r2
 800df00:	2203      	movs	r2, #3
 800df02:	400a      	ands	r2, r1
 800df04:	00d2      	lsls	r2, r2, #3
 800df06:	21ff      	movs	r1, #255	; 0xff
 800df08:	4091      	lsls	r1, r2
 800df0a:	000a      	movs	r2, r1
 800df0c:	43d2      	mvns	r2, r2
 800df0e:	401a      	ands	r2, r3
 800df10:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800df12:	683b      	ldr	r3, [r7, #0]
 800df14:	019b      	lsls	r3, r3, #6
 800df16:	22ff      	movs	r2, #255	; 0xff
 800df18:	401a      	ands	r2, r3
 800df1a:	1dfb      	adds	r3, r7, #7
 800df1c:	781b      	ldrb	r3, [r3, #0]
 800df1e:	0018      	movs	r0, r3
 800df20:	2303      	movs	r3, #3
 800df22:	4003      	ands	r3, r0
 800df24:	00db      	lsls	r3, r3, #3
 800df26:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800df28:	4809      	ldr	r0, [pc, #36]	; (800df50 <__NVIC_SetPriority+0xd8>)
 800df2a:	1dfb      	adds	r3, r7, #7
 800df2c:	781b      	ldrb	r3, [r3, #0]
 800df2e:	001c      	movs	r4, r3
 800df30:	230f      	movs	r3, #15
 800df32:	4023      	ands	r3, r4
 800df34:	3b08      	subs	r3, #8
 800df36:	089b      	lsrs	r3, r3, #2
 800df38:	430a      	orrs	r2, r1
 800df3a:	3306      	adds	r3, #6
 800df3c:	009b      	lsls	r3, r3, #2
 800df3e:	18c3      	adds	r3, r0, r3
 800df40:	3304      	adds	r3, #4
 800df42:	601a      	str	r2, [r3, #0]
}
 800df44:	46c0      	nop			; (mov r8, r8)
 800df46:	46bd      	mov	sp, r7
 800df48:	b003      	add	sp, #12
 800df4a:	bd90      	pop	{r4, r7, pc}
 800df4c:	e000e100 	.word	0xe000e100
 800df50:	e000ed00 	.word	0xe000ed00

0800df54 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800df54:	b580      	push	{r7, lr}
 800df56:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800df58:	f3bf 8f4f 	dsb	sy
}
 800df5c:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800df5e:	4b04      	ldr	r3, [pc, #16]	; (800df70 <__NVIC_SystemReset+0x1c>)
 800df60:	4a04      	ldr	r2, [pc, #16]	; (800df74 <__NVIC_SystemReset+0x20>)
 800df62:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800df64:	f3bf 8f4f 	dsb	sy
}
 800df68:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800df6a:	46c0      	nop			; (mov r8, r8)
 800df6c:	e7fd      	b.n	800df6a <__NVIC_SystemReset+0x16>
 800df6e:	46c0      	nop			; (mov r8, r8)
 800df70:	e000ed00 	.word	0xe000ed00
 800df74:	05fa0004 	.word	0x05fa0004

0800df78 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800df78:	b580      	push	{r7, lr}
 800df7a:	b084      	sub	sp, #16
 800df7c:	af00      	add	r7, sp, #0
 800df7e:	60b9      	str	r1, [r7, #8]
 800df80:	607a      	str	r2, [r7, #4]
 800df82:	210f      	movs	r1, #15
 800df84:	187b      	adds	r3, r7, r1
 800df86:	1c02      	adds	r2, r0, #0
 800df88:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800df8a:	68ba      	ldr	r2, [r7, #8]
 800df8c:	187b      	adds	r3, r7, r1
 800df8e:	781b      	ldrb	r3, [r3, #0]
 800df90:	b25b      	sxtb	r3, r3
 800df92:	0011      	movs	r1, r2
 800df94:	0018      	movs	r0, r3
 800df96:	f7ff ff6f 	bl	800de78 <__NVIC_SetPriority>
}
 800df9a:	46c0      	nop			; (mov r8, r8)
 800df9c:	46bd      	mov	sp, r7
 800df9e:	b004      	add	sp, #16
 800dfa0:	bd80      	pop	{r7, pc}

0800dfa2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800dfa2:	b580      	push	{r7, lr}
 800dfa4:	b082      	sub	sp, #8
 800dfa6:	af00      	add	r7, sp, #0
 800dfa8:	0002      	movs	r2, r0
 800dfaa:	1dfb      	adds	r3, r7, #7
 800dfac:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800dfae:	1dfb      	adds	r3, r7, #7
 800dfb0:	781b      	ldrb	r3, [r3, #0]
 800dfb2:	b25b      	sxtb	r3, r3
 800dfb4:	0018      	movs	r0, r3
 800dfb6:	f7ff ff45 	bl	800de44 <__NVIC_EnableIRQ>
}
 800dfba:	46c0      	nop			; (mov r8, r8)
 800dfbc:	46bd      	mov	sp, r7
 800dfbe:	b002      	add	sp, #8
 800dfc0:	bd80      	pop	{r7, pc}

0800dfc2 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800dfc2:	b580      	push	{r7, lr}
 800dfc4:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800dfc6:	f7ff ffc5 	bl	800df54 <__NVIC_SystemReset>

0800dfca <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800dfca:	b580      	push	{r7, lr}
 800dfcc:	b082      	sub	sp, #8
 800dfce:	af00      	add	r7, sp, #0
 800dfd0:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d101      	bne.n	800dfdc <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800dfd8:	2301      	movs	r3, #1
 800dfda:	e015      	b.n	800e008 <HAL_DAC_Init+0x3e>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	791b      	ldrb	r3, [r3, #4]
 800dfe0:	b2db      	uxtb	r3, r3
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d106      	bne.n	800dff4 <HAL_DAC_Init+0x2a>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	2200      	movs	r2, #0
 800dfea:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	0018      	movs	r0, r3
 800dff0:	f7fd fdb6 	bl	800bb60 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	2202      	movs	r2, #2
 800dff8:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	2200      	movs	r2, #0
 800dffe:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	2201      	movs	r2, #1
 800e004:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800e006:	2300      	movs	r3, #0
}
 800e008:	0018      	movs	r0, r3
 800e00a:	46bd      	mov	sp, r7
 800e00c:	b002      	add	sp, #8
 800e00e:	bd80      	pop	{r7, pc}

0800e010 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800e010:	b580      	push	{r7, lr}
 800e012:	b082      	sub	sp, #8
 800e014:	af00      	add	r7, sp, #0
 800e016:	6078      	str	r0, [r7, #4]
 800e018:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d101      	bne.n	800e024 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 800e020:	2301      	movs	r3, #1
 800e022:	e047      	b.n	800e0b4 <HAL_DAC_Start+0xa4>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	795b      	ldrb	r3, [r3, #5]
 800e028:	2b01      	cmp	r3, #1
 800e02a:	d101      	bne.n	800e030 <HAL_DAC_Start+0x20>
 800e02c:	2302      	movs	r3, #2
 800e02e:	e041      	b.n	800e0b4 <HAL_DAC_Start+0xa4>
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	2201      	movs	r2, #1
 800e034:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	2202      	movs	r2, #2
 800e03a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	6819      	ldr	r1, [r3, #0]
 800e042:	683b      	ldr	r3, [r7, #0]
 800e044:	2210      	movs	r2, #16
 800e046:	4013      	ands	r3, r2
 800e048:	2201      	movs	r2, #1
 800e04a:	409a      	lsls	r2, r3
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	430a      	orrs	r2, r1
 800e052:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 800e054:	683b      	ldr	r3, [r7, #0]
 800e056:	2b00      	cmp	r3, #0
 800e058:	d10f      	bne.n	800e07a <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	223e      	movs	r2, #62	; 0x3e
 800e062:	4013      	ands	r3, r2
 800e064:	2b02      	cmp	r3, #2
 800e066:	d11e      	bne.n	800e0a6 <HAL_DAC_Start+0x96>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	685a      	ldr	r2, [r3, #4]
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	2101      	movs	r1, #1
 800e074:	430a      	orrs	r2, r1
 800e076:	605a      	str	r2, [r3, #4]
 800e078:	e015      	b.n	800e0a6 <HAL_DAC_Start+0x96>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	681a      	ldr	r2, [r3, #0]
 800e080:	23f8      	movs	r3, #248	; 0xf8
 800e082:	039b      	lsls	r3, r3, #14
 800e084:	401a      	ands	r2, r3
 800e086:	683b      	ldr	r3, [r7, #0]
 800e088:	2110      	movs	r1, #16
 800e08a:	400b      	ands	r3, r1
 800e08c:	2102      	movs	r1, #2
 800e08e:	4099      	lsls	r1, r3
 800e090:	000b      	movs	r3, r1
 800e092:	429a      	cmp	r2, r3
 800e094:	d107      	bne.n	800e0a6 <HAL_DAC_Start+0x96>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	685a      	ldr	r2, [r3, #4]
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	2102      	movs	r1, #2
 800e0a2:	430a      	orrs	r2, r1
 800e0a4:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	2201      	movs	r2, #1
 800e0aa:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	2200      	movs	r2, #0
 800e0b0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800e0b2:	2300      	movs	r3, #0
}
 800e0b4:	0018      	movs	r0, r3
 800e0b6:	46bd      	mov	sp, r7
 800e0b8:	b002      	add	sp, #8
 800e0ba:	bd80      	pop	{r7, pc}

0800e0bc <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 800e0bc:	b580      	push	{r7, lr}
 800e0be:	b084      	sub	sp, #16
 800e0c0:	af00      	add	r7, sp, #0
 800e0c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	681b      	ldr	r3, [r3, #0]
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0d2:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 800e0d4:	68fa      	ldr	r2, [r7, #12]
 800e0d6:	2380      	movs	r3, #128	; 0x80
 800e0d8:	019b      	lsls	r3, r3, #6
 800e0da:	4013      	ands	r3, r2
 800e0dc:	d01e      	beq.n	800e11c <HAL_DAC_IRQHandler+0x60>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 800e0de:	68ba      	ldr	r2, [r7, #8]
 800e0e0:	2380      	movs	r3, #128	; 0x80
 800e0e2:	019b      	lsls	r3, r3, #6
 800e0e4:	4013      	ands	r3, r2
 800e0e6:	d019      	beq.n	800e11c <HAL_DAC_IRQHandler+0x60>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	2204      	movs	r2, #4
 800e0ec:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	691b      	ldr	r3, [r3, #16]
 800e0f2:	2201      	movs	r2, #1
 800e0f4:	431a      	orrs	r2, r3
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	2280      	movs	r2, #128	; 0x80
 800e100:	0192      	lsls	r2, r2, #6
 800e102:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	681a      	ldr	r2, [r3, #0]
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	4917      	ldr	r1, [pc, #92]	; (800e16c <HAL_DAC_IRQHandler+0xb0>)
 800e110:	400a      	ands	r2, r1
 800e112:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	0018      	movs	r0, r3
 800e118:	f000 f853 	bl	800e1c2 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 800e11c:	68fa      	ldr	r2, [r7, #12]
 800e11e:	2380      	movs	r3, #128	; 0x80
 800e120:	059b      	lsls	r3, r3, #22
 800e122:	4013      	ands	r3, r2
 800e124:	d01e      	beq.n	800e164 <HAL_DAC_IRQHandler+0xa8>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 800e126:	68ba      	ldr	r2, [r7, #8]
 800e128:	2380      	movs	r3, #128	; 0x80
 800e12a:	059b      	lsls	r3, r3, #22
 800e12c:	4013      	ands	r3, r2
 800e12e:	d019      	beq.n	800e164 <HAL_DAC_IRQHandler+0xa8>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	2204      	movs	r2, #4
 800e134:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	691b      	ldr	r3, [r3, #16]
 800e13a:	2202      	movs	r2, #2
 800e13c:	431a      	orrs	r2, r3
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	2280      	movs	r2, #128	; 0x80
 800e148:	0592      	lsls	r2, r2, #22
 800e14a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	681a      	ldr	r2, [r3, #0]
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	4906      	ldr	r1, [pc, #24]	; (800e170 <HAL_DAC_IRQHandler+0xb4>)
 800e158:	400a      	ands	r2, r1
 800e15a:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	0018      	movs	r0, r3
 800e160:	f000 f968 	bl	800e434 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 800e164:	46c0      	nop			; (mov r8, r8)
 800e166:	46bd      	mov	sp, r7
 800e168:	b004      	add	sp, #16
 800e16a:	bd80      	pop	{r7, pc}
 800e16c:	ffffefff 	.word	0xffffefff
 800e170:	efffffff 	.word	0xefffffff

0800e174 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800e174:	b580      	push	{r7, lr}
 800e176:	b086      	sub	sp, #24
 800e178:	af00      	add	r7, sp, #0
 800e17a:	60f8      	str	r0, [r7, #12]
 800e17c:	60b9      	str	r1, [r7, #8]
 800e17e:	607a      	str	r2, [r7, #4]
 800e180:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800e182:	2300      	movs	r3, #0
 800e184:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d101      	bne.n	800e190 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 800e18c:	2301      	movs	r3, #1
 800e18e:	e014      	b.n	800e1ba <HAL_DAC_SetValue+0x46>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800e196:	68bb      	ldr	r3, [r7, #8]
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d105      	bne.n	800e1a8 <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800e19c:	697a      	ldr	r2, [r7, #20]
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	18d3      	adds	r3, r2, r3
 800e1a2:	3308      	adds	r3, #8
 800e1a4:	617b      	str	r3, [r7, #20]
 800e1a6:	e004      	b.n	800e1b2 <HAL_DAC_SetValue+0x3e>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800e1a8:	697a      	ldr	r2, [r7, #20]
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	18d3      	adds	r3, r2, r3
 800e1ae:	3314      	adds	r3, #20
 800e1b0:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800e1b2:	697b      	ldr	r3, [r7, #20]
 800e1b4:	683a      	ldr	r2, [r7, #0]
 800e1b6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800e1b8:	2300      	movs	r3, #0
}
 800e1ba:	0018      	movs	r0, r3
 800e1bc:	46bd      	mov	sp, r7
 800e1be:	b006      	add	sp, #24
 800e1c0:	bd80      	pop	{r7, pc}

0800e1c2 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800e1c2:	b580      	push	{r7, lr}
 800e1c4:	b082      	sub	sp, #8
 800e1c6:	af00      	add	r7, sp, #0
 800e1c8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800e1ca:	46c0      	nop			; (mov r8, r8)
 800e1cc:	46bd      	mov	sp, r7
 800e1ce:	b002      	add	sp, #8
 800e1d0:	bd80      	pop	{r7, pc}
	...

0800e1d4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800e1d4:	b580      	push	{r7, lr}
 800e1d6:	b088      	sub	sp, #32
 800e1d8:	af00      	add	r7, sp, #0
 800e1da:	60f8      	str	r0, [r7, #12]
 800e1dc:	60b9      	str	r1, [r7, #8]
 800e1de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e1e0:	231f      	movs	r3, #31
 800e1e2:	18fb      	adds	r3, r7, r3
 800e1e4:	2200      	movs	r2, #0
 800e1e6:	701a      	strb	r2, [r3, #0]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d002      	beq.n	800e1f4 <HAL_DAC_ConfigChannel+0x20>
 800e1ee:	68bb      	ldr	r3, [r7, #8]
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d101      	bne.n	800e1f8 <HAL_DAC_ConfigChannel+0x24>
  {
    return HAL_ERROR;
 800e1f4:	2301      	movs	r3, #1
 800e1f6:	e115      	b.n	800e424 <HAL_DAC_ConfigChannel+0x250>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	795b      	ldrb	r3, [r3, #5]
 800e1fc:	2b01      	cmp	r3, #1
 800e1fe:	d101      	bne.n	800e204 <HAL_DAC_ConfigChannel+0x30>
 800e200:	2302      	movs	r3, #2
 800e202:	e10f      	b.n	800e424 <HAL_DAC_ConfigChannel+0x250>
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	2201      	movs	r2, #1
 800e208:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	2202      	movs	r2, #2
 800e20e:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800e210:	68bb      	ldr	r3, [r7, #8]
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	2b04      	cmp	r3, #4
 800e216:	d000      	beq.n	800e21a <HAL_DAC_ConfigChannel+0x46>
 800e218:	e07a      	b.n	800e310 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800e21a:	f7fe f891 	bl	800c340 <HAL_GetTick>
 800e21e:	0003      	movs	r3, r0
 800e220:	61bb      	str	r3, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	2b00      	cmp	r3, #0
 800e226:	d13d      	bne.n	800e2a4 <HAL_DAC_ConfigChannel+0xd0>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800e228:	e018      	b.n	800e25c <HAL_DAC_ConfigChannel+0x88>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800e22a:	f7fe f889 	bl	800c340 <HAL_GetTick>
 800e22e:	0002      	movs	r2, r0
 800e230:	69bb      	ldr	r3, [r7, #24]
 800e232:	1ad3      	subs	r3, r2, r3
 800e234:	2b01      	cmp	r3, #1
 800e236:	d911      	bls.n	800e25c <HAL_DAC_ConfigChannel+0x88>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e23e:	2380      	movs	r3, #128	; 0x80
 800e240:	021b      	lsls	r3, r3, #8
 800e242:	4013      	ands	r3, r2
 800e244:	d00a      	beq.n	800e25c <HAL_DAC_ConfigChannel+0x88>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	691b      	ldr	r3, [r3, #16]
 800e24a:	2208      	movs	r2, #8
 800e24c:	431a      	orrs	r2, r3
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	2203      	movs	r2, #3
 800e256:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800e258:	2303      	movs	r3, #3
 800e25a:	e0e3      	b.n	800e424 <HAL_DAC_ConfigChannel+0x250>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e262:	2380      	movs	r3, #128	; 0x80
 800e264:	021b      	lsls	r3, r3, #8
 800e266:	4013      	ands	r3, r2
 800e268:	d1df      	bne.n	800e22a <HAL_DAC_ConfigChannel+0x56>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	68ba      	ldr	r2, [r7, #8]
 800e270:	6992      	ldr	r2, [r2, #24]
 800e272:	641a      	str	r2, [r3, #64]	; 0x40
 800e274:	e020      	b.n	800e2b8 <HAL_DAC_ConfigChannel+0xe4>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800e276:	f7fe f863 	bl	800c340 <HAL_GetTick>
 800e27a:	0002      	movs	r2, r0
 800e27c:	69bb      	ldr	r3, [r7, #24]
 800e27e:	1ad3      	subs	r3, r2, r3
 800e280:	2b01      	cmp	r3, #1
 800e282:	d90f      	bls.n	800e2a4 <HAL_DAC_ConfigChannel+0xd0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	da0a      	bge.n	800e2a4 <HAL_DAC_ConfigChannel+0xd0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	691b      	ldr	r3, [r3, #16]
 800e292:	2208      	movs	r2, #8
 800e294:	431a      	orrs	r2, r3
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800e29a:	68fb      	ldr	r3, [r7, #12]
 800e29c:	2203      	movs	r2, #3
 800e29e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800e2a0:	2303      	movs	r3, #3
 800e2a2:	e0bf      	b.n	800e424 <HAL_DAC_ConfigChannel+0x250>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	dbe3      	blt.n	800e276 <HAL_DAC_ConfigChannel+0xa2>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800e2ae:	68fb      	ldr	r3, [r7, #12]
 800e2b0:	681b      	ldr	r3, [r3, #0]
 800e2b2:	68ba      	ldr	r2, [r7, #8]
 800e2b4:	6992      	ldr	r2, [r2, #24]
 800e2b6:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800e2b8:	68fb      	ldr	r3, [r7, #12]
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e2be:	687a      	ldr	r2, [r7, #4]
 800e2c0:	2110      	movs	r1, #16
 800e2c2:	400a      	ands	r2, r1
 800e2c4:	4959      	ldr	r1, [pc, #356]	; (800e42c <HAL_DAC_ConfigChannel+0x258>)
 800e2c6:	4091      	lsls	r1, r2
 800e2c8:	000a      	movs	r2, r1
 800e2ca:	43d2      	mvns	r2, r2
 800e2cc:	401a      	ands	r2, r3
 800e2ce:	0011      	movs	r1, r2
 800e2d0:	68bb      	ldr	r3, [r7, #8]
 800e2d2:	69da      	ldr	r2, [r3, #28]
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	2010      	movs	r0, #16
 800e2d8:	4003      	ands	r3, r0
 800e2da:	409a      	lsls	r2, r3
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	430a      	orrs	r2, r1
 800e2e2:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e2ea:	687a      	ldr	r2, [r7, #4]
 800e2ec:	2110      	movs	r1, #16
 800e2ee:	400a      	ands	r2, r1
 800e2f0:	21ff      	movs	r1, #255	; 0xff
 800e2f2:	4091      	lsls	r1, r2
 800e2f4:	000a      	movs	r2, r1
 800e2f6:	43d2      	mvns	r2, r2
 800e2f8:	401a      	ands	r2, r3
 800e2fa:	0011      	movs	r1, r2
 800e2fc:	68bb      	ldr	r3, [r7, #8]
 800e2fe:	6a1a      	ldr	r2, [r3, #32]
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	2010      	movs	r0, #16
 800e304:	4003      	ands	r3, r0
 800e306:	409a      	lsls	r2, r3
 800e308:	68fb      	ldr	r3, [r7, #12]
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	430a      	orrs	r2, r1
 800e30e:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800e310:	68bb      	ldr	r3, [r7, #8]
 800e312:	691b      	ldr	r3, [r3, #16]
 800e314:	2b01      	cmp	r3, #1
 800e316:	d11d      	bne.n	800e354 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e31e:	617b      	str	r3, [r7, #20]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	2210      	movs	r2, #16
 800e324:	4013      	ands	r3, r2
 800e326:	221f      	movs	r2, #31
 800e328:	409a      	lsls	r2, r3
 800e32a:	0013      	movs	r3, r2
 800e32c:	43da      	mvns	r2, r3
 800e32e:	697b      	ldr	r3, [r7, #20]
 800e330:	4013      	ands	r3, r2
 800e332:	617b      	str	r3, [r7, #20]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800e334:	68bb      	ldr	r3, [r7, #8]
 800e336:	695b      	ldr	r3, [r3, #20]
 800e338:	613b      	str	r3, [r7, #16]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	2210      	movs	r2, #16
 800e33e:	4013      	ands	r3, r2
 800e340:	693a      	ldr	r2, [r7, #16]
 800e342:	409a      	lsls	r2, r3
 800e344:	0013      	movs	r3, r2
 800e346:	697a      	ldr	r2, [r7, #20]
 800e348:	4313      	orrs	r3, r2
 800e34a:	617b      	str	r3, [r7, #20]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	697a      	ldr	r2, [r7, #20]
 800e352:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800e354:	68fb      	ldr	r3, [r7, #12]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e35a:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	2210      	movs	r2, #16
 800e360:	4013      	ands	r3, r2
 800e362:	2207      	movs	r2, #7
 800e364:	409a      	lsls	r2, r3
 800e366:	0013      	movs	r3, r2
 800e368:	43da      	mvns	r2, r3
 800e36a:	697b      	ldr	r3, [r7, #20]
 800e36c:	4013      	ands	r3, r2
 800e36e:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 800e370:	68bb      	ldr	r3, [r7, #8]
 800e372:	681a      	ldr	r2, [r3, #0]
 800e374:	68bb      	ldr	r3, [r7, #8]
 800e376:	689b      	ldr	r3, [r3, #8]
 800e378:	431a      	orrs	r2, r3
 800e37a:	68bb      	ldr	r3, [r7, #8]
 800e37c:	68db      	ldr	r3, [r3, #12]
 800e37e:	4313      	orrs	r3, r2
 800e380:	613b      	str	r3, [r7, #16]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	2210      	movs	r2, #16
 800e386:	4013      	ands	r3, r2
 800e388:	693a      	ldr	r2, [r7, #16]
 800e38a:	409a      	lsls	r2, r3
 800e38c:	0013      	movs	r3, r2
 800e38e:	697a      	ldr	r2, [r7, #20]
 800e390:	4313      	orrs	r3, r2
 800e392:	617b      	str	r3, [r7, #20]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	697a      	ldr	r2, [r7, #20]
 800e39a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	681a      	ldr	r2, [r3, #0]
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	2110      	movs	r1, #16
 800e3a6:	400b      	ands	r3, r1
 800e3a8:	2180      	movs	r1, #128	; 0x80
 800e3aa:	01c9      	lsls	r1, r1, #7
 800e3ac:	4099      	lsls	r1, r3
 800e3ae:	000b      	movs	r3, r1
 800e3b0:	43d9      	mvns	r1, r3
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	400a      	ands	r2, r1
 800e3b8:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	681b      	ldr	r3, [r3, #0]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	617b      	str	r3, [r7, #20]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	2210      	movs	r2, #16
 800e3c6:	4013      	ands	r3, r2
 800e3c8:	4a19      	ldr	r2, [pc, #100]	; (800e430 <HAL_DAC_ConfigChannel+0x25c>)
 800e3ca:	409a      	lsls	r2, r3
 800e3cc:	0013      	movs	r3, r2
 800e3ce:	43da      	mvns	r2, r3
 800e3d0:	697b      	ldr	r3, [r7, #20]
 800e3d2:	4013      	ands	r3, r2
 800e3d4:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800e3d6:	68bb      	ldr	r3, [r7, #8]
 800e3d8:	685b      	ldr	r3, [r3, #4]
 800e3da:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	2210      	movs	r2, #16
 800e3e0:	4013      	ands	r3, r2
 800e3e2:	693a      	ldr	r2, [r7, #16]
 800e3e4:	409a      	lsls	r2, r3
 800e3e6:	0013      	movs	r3, r2
 800e3e8:	697a      	ldr	r2, [r7, #20]
 800e3ea:	4313      	orrs	r3, r2
 800e3ec:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	681b      	ldr	r3, [r3, #0]
 800e3f2:	697a      	ldr	r2, [r7, #20]
 800e3f4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	681a      	ldr	r2, [r3, #0]
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	2110      	movs	r1, #16
 800e400:	400b      	ands	r3, r1
 800e402:	21c0      	movs	r1, #192	; 0xc0
 800e404:	4099      	lsls	r1, r3
 800e406:	000b      	movs	r3, r1
 800e408:	43d9      	mvns	r1, r3
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	400a      	ands	r2, r1
 800e410:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	2201      	movs	r2, #1
 800e416:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	2200      	movs	r2, #0
 800e41c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800e41e:	231f      	movs	r3, #31
 800e420:	18fb      	adds	r3, r7, r3
 800e422:	781b      	ldrb	r3, [r3, #0]
}
 800e424:	0018      	movs	r0, r3
 800e426:	46bd      	mov	sp, r7
 800e428:	b008      	add	sp, #32
 800e42a:	bd80      	pop	{r7, pc}
 800e42c:	000003ff 	.word	0x000003ff
 800e430:	00000ffe 	.word	0x00000ffe

0800e434 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800e434:	b580      	push	{r7, lr}
 800e436:	b082      	sub	sp, #8
 800e438:	af00      	add	r7, sp, #0
 800e43a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 800e43c:	46c0      	nop			; (mov r8, r8)
 800e43e:	46bd      	mov	sp, r7
 800e440:	b002      	add	sp, #8
 800e442:	bd80      	pop	{r7, pc}

0800e444 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800e444:	b580      	push	{r7, lr}
 800e446:	b082      	sub	sp, #8
 800e448:	af00      	add	r7, sp, #0
 800e44a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d101      	bne.n	800e456 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800e452:	2301      	movs	r3, #1
 800e454:	e091      	b.n	800e57a <HAL_DMA_Init+0x136>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	681b      	ldr	r3, [r3, #0]
 800e45a:	001a      	movs	r2, r3
 800e45c:	4b49      	ldr	r3, [pc, #292]	; (800e584 <HAL_DMA_Init+0x140>)
 800e45e:	429a      	cmp	r2, r3
 800e460:	d810      	bhi.n	800e484 <HAL_DMA_Init+0x40>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	4a48      	ldr	r2, [pc, #288]	; (800e588 <HAL_DMA_Init+0x144>)
 800e468:	4694      	mov	ip, r2
 800e46a:	4463      	add	r3, ip
 800e46c:	2114      	movs	r1, #20
 800e46e:	0018      	movs	r0, r3
 800e470:	f7f7 fed2 	bl	8006218 <__udivsi3>
 800e474:	0003      	movs	r3, r0
 800e476:	009a      	lsls	r2, r3, #2
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	4a43      	ldr	r2, [pc, #268]	; (800e58c <HAL_DMA_Init+0x148>)
 800e480:	641a      	str	r2, [r3, #64]	; 0x40
 800e482:	e00f      	b.n	800e4a4 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	4a41      	ldr	r2, [pc, #260]	; (800e590 <HAL_DMA_Init+0x14c>)
 800e48a:	4694      	mov	ip, r2
 800e48c:	4463      	add	r3, ip
 800e48e:	2114      	movs	r1, #20
 800e490:	0018      	movs	r0, r3
 800e492:	f7f7 fec1 	bl	8006218 <__udivsi3>
 800e496:	0003      	movs	r3, r0
 800e498:	009a      	lsls	r2, r3, #2
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	4a3c      	ldr	r2, [pc, #240]	; (800e594 <HAL_DMA_Init+0x150>)
 800e4a2:	641a      	str	r2, [r3, #64]	; 0x40
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	2225      	movs	r2, #37	; 0x25
 800e4a8:	2102      	movs	r1, #2
 800e4aa:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	681b      	ldr	r3, [r3, #0]
 800e4b0:	681a      	ldr	r2, [r3, #0]
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	4938      	ldr	r1, [pc, #224]	; (800e598 <HAL_DMA_Init+0x154>)
 800e4b8:	400a      	ands	r2, r1
 800e4ba:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	6819      	ldr	r1, [r3, #0]
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	689a      	ldr	r2, [r3, #8]
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	68db      	ldr	r3, [r3, #12]
 800e4ca:	431a      	orrs	r2, r3
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	691b      	ldr	r3, [r3, #16]
 800e4d0:	431a      	orrs	r2, r3
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	695b      	ldr	r3, [r3, #20]
 800e4d6:	431a      	orrs	r2, r3
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	699b      	ldr	r3, [r3, #24]
 800e4dc:	431a      	orrs	r2, r3
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	69db      	ldr	r3, [r3, #28]
 800e4e2:	431a      	orrs	r2, r3
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	6a1b      	ldr	r3, [r3, #32]
 800e4e8:	431a      	orrs	r2, r3
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	430a      	orrs	r2, r1
 800e4f0:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	0018      	movs	r0, r3
 800e4f6:	f000 f9d7 	bl	800e8a8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	689a      	ldr	r2, [r3, #8]
 800e4fe:	2380      	movs	r3, #128	; 0x80
 800e500:	01db      	lsls	r3, r3, #7
 800e502:	429a      	cmp	r2, r3
 800e504:	d102      	bne.n	800e50c <HAL_DMA_Init+0xc8>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	2200      	movs	r2, #0
 800e50a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	685a      	ldr	r2, [r3, #4]
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e514:	217f      	movs	r1, #127	; 0x7f
 800e516:	400a      	ands	r2, r1
 800e518:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e51e:	687a      	ldr	r2, [r7, #4]
 800e520:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800e522:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	685b      	ldr	r3, [r3, #4]
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d011      	beq.n	800e550 <HAL_DMA_Init+0x10c>
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	685b      	ldr	r3, [r3, #4]
 800e530:	2b04      	cmp	r3, #4
 800e532:	d80d      	bhi.n	800e550 <HAL_DMA_Init+0x10c>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	0018      	movs	r0, r3
 800e538:	f000 fa00 	bl	800e93c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e540:	2200      	movs	r2, #0
 800e542:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e548:	687a      	ldr	r2, [r7, #4]
 800e54a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800e54c:	605a      	str	r2, [r3, #4]
 800e54e:	e008      	b.n	800e562 <HAL_DMA_Init+0x11e>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	2200      	movs	r2, #0
 800e554:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	2200      	movs	r2, #0
 800e55a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	2200      	movs	r2, #0
 800e560:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	2200      	movs	r2, #0
 800e566:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	2225      	movs	r2, #37	; 0x25
 800e56c:	2101      	movs	r1, #1
 800e56e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	2224      	movs	r2, #36	; 0x24
 800e574:	2100      	movs	r1, #0
 800e576:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800e578:	2300      	movs	r3, #0
}
 800e57a:	0018      	movs	r0, r3
 800e57c:	46bd      	mov	sp, r7
 800e57e:	b002      	add	sp, #8
 800e580:	bd80      	pop	{r7, pc}
 800e582:	46c0      	nop			; (mov r8, r8)
 800e584:	40020407 	.word	0x40020407
 800e588:	bffdfff8 	.word	0xbffdfff8
 800e58c:	40020000 	.word	0x40020000
 800e590:	bffdfbf8 	.word	0xbffdfbf8
 800e594:	40020400 	.word	0x40020400
 800e598:	ffff800f 	.word	0xffff800f

0800e59c <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800e59c:	b580      	push	{r7, lr}
 800e59e:	b086      	sub	sp, #24
 800e5a0:	af00      	add	r7, sp, #0
 800e5a2:	60f8      	str	r0, [r7, #12]
 800e5a4:	60b9      	str	r1, [r7, #8]
 800e5a6:	607a      	str	r2, [r7, #4]
 800e5a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e5aa:	2317      	movs	r3, #23
 800e5ac:	18fb      	adds	r3, r7, r3
 800e5ae:	2200      	movs	r2, #0
 800e5b0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800e5b2:	68fb      	ldr	r3, [r7, #12]
 800e5b4:	2224      	movs	r2, #36	; 0x24
 800e5b6:	5c9b      	ldrb	r3, [r3, r2]
 800e5b8:	2b01      	cmp	r3, #1
 800e5ba:	d101      	bne.n	800e5c0 <HAL_DMA_Start_IT+0x24>
 800e5bc:	2302      	movs	r3, #2
 800e5be:	e06f      	b.n	800e6a0 <HAL_DMA_Start_IT+0x104>
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	2224      	movs	r2, #36	; 0x24
 800e5c4:	2101      	movs	r1, #1
 800e5c6:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	2225      	movs	r2, #37	; 0x25
 800e5cc:	5c9b      	ldrb	r3, [r3, r2]
 800e5ce:	b2db      	uxtb	r3, r3
 800e5d0:	2b01      	cmp	r3, #1
 800e5d2:	d157      	bne.n	800e684 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	2225      	movs	r2, #37	; 0x25
 800e5d8:	2102      	movs	r1, #2
 800e5da:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	2200      	movs	r2, #0
 800e5e0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	681b      	ldr	r3, [r3, #0]
 800e5e6:	681a      	ldr	r2, [r3, #0]
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	2101      	movs	r1, #1
 800e5ee:	438a      	bics	r2, r1
 800e5f0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800e5f2:	683b      	ldr	r3, [r7, #0]
 800e5f4:	687a      	ldr	r2, [r7, #4]
 800e5f6:	68b9      	ldr	r1, [r7, #8]
 800e5f8:	68f8      	ldr	r0, [r7, #12]
 800e5fa:	f000 f919 	bl	800e830 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800e5fe:	68fb      	ldr	r3, [r7, #12]
 800e600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e602:	2b00      	cmp	r3, #0
 800e604:	d008      	beq.n	800e618 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	681a      	ldr	r2, [r3, #0]
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	210e      	movs	r1, #14
 800e612:	430a      	orrs	r2, r1
 800e614:	601a      	str	r2, [r3, #0]
 800e616:	e00f      	b.n	800e638 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800e618:	68fb      	ldr	r3, [r7, #12]
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	681a      	ldr	r2, [r3, #0]
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	2104      	movs	r1, #4
 800e624:	438a      	bics	r2, r1
 800e626:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	681a      	ldr	r2, [r3, #0]
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	681b      	ldr	r3, [r3, #0]
 800e632:	210a      	movs	r1, #10
 800e634:	430a      	orrs	r2, r1
 800e636:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e63c:	681a      	ldr	r2, [r3, #0]
 800e63e:	2380      	movs	r3, #128	; 0x80
 800e640:	025b      	lsls	r3, r3, #9
 800e642:	4013      	ands	r3, r2
 800e644:	d008      	beq.n	800e658 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e64a:	681a      	ldr	r2, [r3, #0]
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e650:	2180      	movs	r1, #128	; 0x80
 800e652:	0049      	lsls	r1, r1, #1
 800e654:	430a      	orrs	r2, r1
 800e656:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800e658:	68fb      	ldr	r3, [r7, #12]
 800e65a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d008      	beq.n	800e672 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e664:	681a      	ldr	r2, [r3, #0]
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e66a:	2180      	movs	r1, #128	; 0x80
 800e66c:	0049      	lsls	r1, r1, #1
 800e66e:	430a      	orrs	r2, r1
 800e670:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800e672:	68fb      	ldr	r3, [r7, #12]
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	681a      	ldr	r2, [r3, #0]
 800e678:	68fb      	ldr	r3, [r7, #12]
 800e67a:	681b      	ldr	r3, [r3, #0]
 800e67c:	2101      	movs	r1, #1
 800e67e:	430a      	orrs	r2, r1
 800e680:	601a      	str	r2, [r3, #0]
 800e682:	e00a      	b.n	800e69a <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	2280      	movs	r2, #128	; 0x80
 800e688:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	2224      	movs	r2, #36	; 0x24
 800e68e:	2100      	movs	r1, #0
 800e690:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 800e692:	2317      	movs	r3, #23
 800e694:	18fb      	adds	r3, r7, r3
 800e696:	2201      	movs	r2, #1
 800e698:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800e69a:	2317      	movs	r3, #23
 800e69c:	18fb      	adds	r3, r7, r3
 800e69e:	781b      	ldrb	r3, [r3, #0]
}
 800e6a0:	0018      	movs	r0, r3
 800e6a2:	46bd      	mov	sp, r7
 800e6a4:	b006      	add	sp, #24
 800e6a6:	bd80      	pop	{r7, pc}

0800e6a8 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800e6a8:	b580      	push	{r7, lr}
 800e6aa:	b084      	sub	sp, #16
 800e6ac:	af00      	add	r7, sp, #0
 800e6ae:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	60fb      	str	r3, [r7, #12]
#else
  uint32_t flag_it = DMA1->ISR;
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e6c4:	221c      	movs	r2, #28
 800e6c6:	4013      	ands	r3, r2
 800e6c8:	2204      	movs	r2, #4
 800e6ca:	409a      	lsls	r2, r3
 800e6cc:	0013      	movs	r3, r2
 800e6ce:	68fa      	ldr	r2, [r7, #12]
 800e6d0:	4013      	ands	r3, r2
 800e6d2:	d026      	beq.n	800e722 <HAL_DMA_IRQHandler+0x7a>
 800e6d4:	68bb      	ldr	r3, [r7, #8]
 800e6d6:	2204      	movs	r2, #4
 800e6d8:	4013      	ands	r3, r2
 800e6da:	d022      	beq.n	800e722 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	2220      	movs	r2, #32
 800e6e4:	4013      	ands	r3, r2
 800e6e6:	d107      	bne.n	800e6f8 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	681b      	ldr	r3, [r3, #0]
 800e6ec:	681a      	ldr	r2, [r3, #0]
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	2104      	movs	r1, #4
 800e6f4:	438a      	bics	r2, r1
 800e6f6:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e6fc:	221c      	movs	r2, #28
 800e6fe:	401a      	ands	r2, r3
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e704:	2104      	movs	r1, #4
 800e706:	4091      	lsls	r1, r2
 800e708:	000a      	movs	r2, r1
 800e70a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e710:	2b00      	cmp	r3, #0
 800e712:	d100      	bne.n	800e716 <HAL_DMA_IRQHandler+0x6e>
 800e714:	e080      	b.n	800e818 <HAL_DMA_IRQHandler+0x170>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e71a:	687a      	ldr	r2, [r7, #4]
 800e71c:	0010      	movs	r0, r2
 800e71e:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800e720:	e07a      	b.n	800e818 <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e726:	221c      	movs	r2, #28
 800e728:	4013      	ands	r3, r2
 800e72a:	2202      	movs	r2, #2
 800e72c:	409a      	lsls	r2, r3
 800e72e:	0013      	movs	r3, r2
 800e730:	68fa      	ldr	r2, [r7, #12]
 800e732:	4013      	ands	r3, r2
 800e734:	d03c      	beq.n	800e7b0 <HAL_DMA_IRQHandler+0x108>
 800e736:	68bb      	ldr	r3, [r7, #8]
 800e738:	2202      	movs	r2, #2
 800e73a:	4013      	ands	r3, r2
 800e73c:	d038      	beq.n	800e7b0 <HAL_DMA_IRQHandler+0x108>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	681b      	ldr	r3, [r3, #0]
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	2220      	movs	r2, #32
 800e746:	4013      	ands	r3, r2
 800e748:	d10b      	bne.n	800e762 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	681a      	ldr	r2, [r3, #0]
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	210a      	movs	r1, #10
 800e756:	438a      	bics	r2, r1
 800e758:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	2225      	movs	r2, #37	; 0x25
 800e75e:	2101      	movs	r1, #1
 800e760:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	001a      	movs	r2, r3
 800e768:	4b2e      	ldr	r3, [pc, #184]	; (800e824 <HAL_DMA_IRQHandler+0x17c>)
 800e76a:	429a      	cmp	r2, r3
 800e76c:	d909      	bls.n	800e782 <HAL_DMA_IRQHandler+0xda>
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e772:	221c      	movs	r2, #28
 800e774:	401a      	ands	r2, r3
 800e776:	4b2c      	ldr	r3, [pc, #176]	; (800e828 <HAL_DMA_IRQHandler+0x180>)
 800e778:	2102      	movs	r1, #2
 800e77a:	4091      	lsls	r1, r2
 800e77c:	000a      	movs	r2, r1
 800e77e:	605a      	str	r2, [r3, #4]
 800e780:	e008      	b.n	800e794 <HAL_DMA_IRQHandler+0xec>
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e786:	221c      	movs	r2, #28
 800e788:	401a      	ands	r2, r3
 800e78a:	4b28      	ldr	r3, [pc, #160]	; (800e82c <HAL_DMA_IRQHandler+0x184>)
 800e78c:	2102      	movs	r1, #2
 800e78e:	4091      	lsls	r1, r2
 800e790:	000a      	movs	r2, r1
 800e792:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	2224      	movs	r2, #36	; 0x24
 800e798:	2100      	movs	r1, #0
 800e79a:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d039      	beq.n	800e818 <HAL_DMA_IRQHandler+0x170>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e7a8:	687a      	ldr	r2, [r7, #4]
 800e7aa:	0010      	movs	r0, r2
 800e7ac:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800e7ae:	e033      	b.n	800e818 <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e7b4:	221c      	movs	r2, #28
 800e7b6:	4013      	ands	r3, r2
 800e7b8:	2208      	movs	r2, #8
 800e7ba:	409a      	lsls	r2, r3
 800e7bc:	0013      	movs	r3, r2
 800e7be:	68fa      	ldr	r2, [r7, #12]
 800e7c0:	4013      	ands	r3, r2
 800e7c2:	d02a      	beq.n	800e81a <HAL_DMA_IRQHandler+0x172>
 800e7c4:	68bb      	ldr	r3, [r7, #8]
 800e7c6:	2208      	movs	r2, #8
 800e7c8:	4013      	ands	r3, r2
 800e7ca:	d026      	beq.n	800e81a <HAL_DMA_IRQHandler+0x172>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	681a      	ldr	r2, [r3, #0]
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	210e      	movs	r1, #14
 800e7d8:	438a      	bics	r2, r1
 800e7da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e7e0:	221c      	movs	r2, #28
 800e7e2:	401a      	ands	r2, r3
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e7e8:	2101      	movs	r1, #1
 800e7ea:	4091      	lsls	r1, r2
 800e7ec:	000a      	movs	r2, r1
 800e7ee:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	2201      	movs	r2, #1
 800e7f4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	2225      	movs	r2, #37	; 0x25
 800e7fa:	2101      	movs	r1, #1
 800e7fc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	2224      	movs	r2, #36	; 0x24
 800e802:	2100      	movs	r1, #0
 800e804:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d005      	beq.n	800e81a <HAL_DMA_IRQHandler+0x172>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e812:	687a      	ldr	r2, [r7, #4]
 800e814:	0010      	movs	r0, r2
 800e816:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800e818:	46c0      	nop			; (mov r8, r8)
 800e81a:	46c0      	nop			; (mov r8, r8)
}
 800e81c:	46bd      	mov	sp, r7
 800e81e:	b004      	add	sp, #16
 800e820:	bd80      	pop	{r7, pc}
 800e822:	46c0      	nop			; (mov r8, r8)
 800e824:	40020080 	.word	0x40020080
 800e828:	40020400 	.word	0x40020400
 800e82c:	40020000 	.word	0x40020000

0800e830 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800e830:	b580      	push	{r7, lr}
 800e832:	b084      	sub	sp, #16
 800e834:	af00      	add	r7, sp, #0
 800e836:	60f8      	str	r0, [r7, #12]
 800e838:	60b9      	str	r1, [r7, #8]
 800e83a:	607a      	str	r2, [r7, #4]
 800e83c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800e83e:	68fb      	ldr	r3, [r7, #12]
 800e840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e842:	68fa      	ldr	r2, [r7, #12]
 800e844:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800e846:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800e848:	68fb      	ldr	r3, [r7, #12]
 800e84a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	d004      	beq.n	800e85a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e854:	68fa      	ldr	r2, [r7, #12]
 800e856:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800e858:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800e85a:	68fb      	ldr	r3, [r7, #12]
 800e85c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e85e:	221c      	movs	r2, #28
 800e860:	401a      	ands	r2, r3
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e866:	2101      	movs	r1, #1
 800e868:	4091      	lsls	r1, r2
 800e86a:	000a      	movs	r2, r1
 800e86c:	605a      	str	r2, [r3, #4]
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800e86e:	68fb      	ldr	r3, [r7, #12]
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	683a      	ldr	r2, [r7, #0]
 800e874:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	689b      	ldr	r3, [r3, #8]
 800e87a:	2b10      	cmp	r3, #16
 800e87c:	d108      	bne.n	800e890 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	687a      	ldr	r2, [r7, #4]
 800e884:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800e886:	68fb      	ldr	r3, [r7, #12]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	68ba      	ldr	r2, [r7, #8]
 800e88c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800e88e:	e007      	b.n	800e8a0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800e890:	68fb      	ldr	r3, [r7, #12]
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	68ba      	ldr	r2, [r7, #8]
 800e896:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	687a      	ldr	r2, [r7, #4]
 800e89e:	60da      	str	r2, [r3, #12]
}
 800e8a0:	46c0      	nop			; (mov r8, r8)
 800e8a2:	46bd      	mov	sp, r7
 800e8a4:	b004      	add	sp, #16
 800e8a6:	bd80      	pop	{r7, pc}

0800e8a8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800e8a8:	b580      	push	{r7, lr}
 800e8aa:	b084      	sub	sp, #16
 800e8ac:	af00      	add	r7, sp, #0
 800e8ae:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

#if defined(DMA2)
  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	681b      	ldr	r3, [r3, #0]
 800e8b4:	001a      	movs	r2, r3
 800e8b6:	4b1d      	ldr	r3, [pc, #116]	; (800e92c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800e8b8:	429a      	cmp	r2, r3
 800e8ba:	d814      	bhi.n	800e8e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e8c0:	089b      	lsrs	r3, r3, #2
 800e8c2:	009b      	lsls	r3, r3, #2
 800e8c4:	4a1a      	ldr	r2, [pc, #104]	; (800e930 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 800e8c6:	189a      	adds	r2, r3, r2
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	649a      	str	r2, [r3, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	001a      	movs	r2, r3
 800e8d2:	23ff      	movs	r3, #255	; 0xff
 800e8d4:	4013      	ands	r3, r2
 800e8d6:	3b08      	subs	r3, #8
 800e8d8:	2114      	movs	r1, #20
 800e8da:	0018      	movs	r0, r3
 800e8dc:	f7f7 fc9c 	bl	8006218 <__udivsi3>
 800e8e0:	0003      	movs	r3, r0
 800e8e2:	60fb      	str	r3, [r7, #12]
 800e8e4:	e014      	b.n	800e910 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e8ea:	089b      	lsrs	r3, r3, #2
 800e8ec:	009b      	lsls	r3, r3, #2
 800e8ee:	4a11      	ldr	r2, [pc, #68]	; (800e934 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 800e8f0:	189a      	adds	r2, r3, r2
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	649a      	str	r2, [r3, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	001a      	movs	r2, r3
 800e8fc:	23ff      	movs	r3, #255	; 0xff
 800e8fe:	4013      	ands	r3, r2
 800e900:	3b08      	subs	r3, #8
 800e902:	2114      	movs	r1, #20
 800e904:	0018      	movs	r0, r3
 800e906:	f7f7 fc87 	bl	8006218 <__udivsi3>
 800e90a:	0003      	movs	r3, r0
 800e90c:	3307      	adds	r3, #7
 800e90e:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	4a09      	ldr	r2, [pc, #36]	; (800e938 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 800e914:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	221f      	movs	r2, #31
 800e91a:	4013      	ands	r3, r2
 800e91c:	2201      	movs	r2, #1
 800e91e:	409a      	lsls	r2, r3
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	651a      	str	r2, [r3, #80]	; 0x50
}
 800e924:	46c0      	nop			; (mov r8, r8)
 800e926:	46bd      	mov	sp, r7
 800e928:	b004      	add	sp, #16
 800e92a:	bd80      	pop	{r7, pc}
 800e92c:	40020407 	.word	0x40020407
 800e930:	40020800 	.word	0x40020800
 800e934:	4002081c 	.word	0x4002081c
 800e938:	40020880 	.word	0x40020880

0800e93c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800e93c:	b580      	push	{r7, lr}
 800e93e:	b084      	sub	sp, #16
 800e940:	af00      	add	r7, sp, #0
 800e942:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	685b      	ldr	r3, [r3, #4]
 800e948:	227f      	movs	r2, #127	; 0x7f
 800e94a:	4013      	ands	r3, r2
 800e94c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	4a0a      	ldr	r2, [pc, #40]	; (800e97c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800e952:	4694      	mov	ip, r2
 800e954:	4463      	add	r3, ip
 800e956:	009b      	lsls	r3, r3, #2
 800e958:	001a      	movs	r2, r3
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	4a07      	ldr	r2, [pc, #28]	; (800e980 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800e962:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	3b01      	subs	r3, #1
 800e968:	2203      	movs	r2, #3
 800e96a:	4013      	ands	r3, r2
 800e96c:	2201      	movs	r2, #1
 800e96e:	409a      	lsls	r2, r3
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800e974:	46c0      	nop			; (mov r8, r8)
 800e976:	46bd      	mov	sp, r7
 800e978:	b004      	add	sp, #16
 800e97a:	bd80      	pop	{r7, pc}
 800e97c:	1000823f 	.word	0x1000823f
 800e980:	40020940 	.word	0x40020940

0800e984 <HAL_FLASH_Program>:
  *               TypeProgram = FLASH_TYPEPROGRAM_FAST (32-bit).
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800e984:	b5b0      	push	{r4, r5, r7, lr}
 800e986:	b086      	sub	sp, #24
 800e988:	af00      	add	r7, sp, #0
 800e98a:	60f8      	str	r0, [r7, #12]
 800e98c:	60b9      	str	r1, [r7, #8]
 800e98e:	603a      	str	r2, [r7, #0]
 800e990:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800e992:	4b21      	ldr	r3, [pc, #132]	; (800ea18 <HAL_FLASH_Program+0x94>)
 800e994:	781b      	ldrb	r3, [r3, #0]
 800e996:	2b01      	cmp	r3, #1
 800e998:	d101      	bne.n	800e99e <HAL_FLASH_Program+0x1a>
 800e99a:	2302      	movs	r3, #2
 800e99c:	e038      	b.n	800ea10 <HAL_FLASH_Program+0x8c>
 800e99e:	4b1e      	ldr	r3, [pc, #120]	; (800ea18 <HAL_FLASH_Program+0x94>)
 800e9a0:	2201      	movs	r2, #1
 800e9a2:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800e9a4:	4b1c      	ldr	r3, [pc, #112]	; (800ea18 <HAL_FLASH_Program+0x94>)
 800e9a6:	2200      	movs	r2, #0
 800e9a8:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800e9aa:	2517      	movs	r5, #23
 800e9ac:	197c      	adds	r4, r7, r5
 800e9ae:	23fa      	movs	r3, #250	; 0xfa
 800e9b0:	009b      	lsls	r3, r3, #2
 800e9b2:	0018      	movs	r0, r3
 800e9b4:	f000 f87a 	bl	800eaac <FLASH_WaitForLastOperation>
 800e9b8:	0003      	movs	r3, r0
 800e9ba:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 800e9bc:	197b      	adds	r3, r7, r5
 800e9be:	781b      	ldrb	r3, [r3, #0]
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d11f      	bne.n	800ea04 <HAL_FLASH_Program+0x80>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	2b01      	cmp	r3, #1
 800e9c8:	d106      	bne.n	800e9d8 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 800e9ca:	683a      	ldr	r2, [r7, #0]
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	68b9      	ldr	r1, [r7, #8]
 800e9d0:	0008      	movs	r0, r1
 800e9d2:	f000 f8b9 	bl	800eb48 <FLASH_Program_DoubleWord>
 800e9d6:	e005      	b.n	800e9e4 <HAL_FLASH_Program+0x60>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800e9d8:	683a      	ldr	r2, [r7, #0]
 800e9da:	68bb      	ldr	r3, [r7, #8]
 800e9dc:	0011      	movs	r1, r2
 800e9de:	0018      	movs	r0, r3
 800e9e0:	f01a ffce 	bl	8029980 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800e9e4:	2317      	movs	r3, #23
 800e9e6:	18fc      	adds	r4, r7, r3
 800e9e8:	23fa      	movs	r3, #250	; 0xfa
 800e9ea:	009b      	lsls	r3, r3, #2
 800e9ec:	0018      	movs	r0, r3
 800e9ee:	f000 f85d 	bl	800eaac <FLASH_WaitForLastOperation>
 800e9f2:	0003      	movs	r3, r0
 800e9f4:	7023      	strb	r3, [r4, #0]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 800e9f6:	4b09      	ldr	r3, [pc, #36]	; (800ea1c <HAL_FLASH_Program+0x98>)
 800e9f8:	695a      	ldr	r2, [r3, #20]
 800e9fa:	68fb      	ldr	r3, [r7, #12]
 800e9fc:	43d9      	mvns	r1, r3
 800e9fe:	4b07      	ldr	r3, [pc, #28]	; (800ea1c <HAL_FLASH_Program+0x98>)
 800ea00:	400a      	ands	r2, r1
 800ea02:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800ea04:	4b04      	ldr	r3, [pc, #16]	; (800ea18 <HAL_FLASH_Program+0x94>)
 800ea06:	2200      	movs	r2, #0
 800ea08:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 800ea0a:	2317      	movs	r3, #23
 800ea0c:	18fb      	adds	r3, r7, r3
 800ea0e:	781b      	ldrb	r3, [r3, #0]
}
 800ea10:	0018      	movs	r0, r3
 800ea12:	46bd      	mov	sp, r7
 800ea14:	b006      	add	sp, #24
 800ea16:	bdb0      	pop	{r4, r5, r7, pc}
 800ea18:	20000a30 	.word	0x20000a30
 800ea1c:	40022000 	.word	0x40022000

0800ea20 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800ea20:	b580      	push	{r7, lr}
 800ea22:	b082      	sub	sp, #8
 800ea24:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800ea26:	1dfb      	adds	r3, r7, #7
 800ea28:	2200      	movs	r2, #0
 800ea2a:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 800ea2c:	4b0b      	ldr	r3, [pc, #44]	; (800ea5c <HAL_FLASH_Unlock+0x3c>)
 800ea2e:	695b      	ldr	r3, [r3, #20]
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	da0c      	bge.n	800ea4e <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800ea34:	4b09      	ldr	r3, [pc, #36]	; (800ea5c <HAL_FLASH_Unlock+0x3c>)
 800ea36:	4a0a      	ldr	r2, [pc, #40]	; (800ea60 <HAL_FLASH_Unlock+0x40>)
 800ea38:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800ea3a:	4b08      	ldr	r3, [pc, #32]	; (800ea5c <HAL_FLASH_Unlock+0x3c>)
 800ea3c:	4a09      	ldr	r2, [pc, #36]	; (800ea64 <HAL_FLASH_Unlock+0x44>)
 800ea3e:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 800ea40:	4b06      	ldr	r3, [pc, #24]	; (800ea5c <HAL_FLASH_Unlock+0x3c>)
 800ea42:	695b      	ldr	r3, [r3, #20]
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	da02      	bge.n	800ea4e <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 800ea48:	1dfb      	adds	r3, r7, #7
 800ea4a:	2201      	movs	r2, #1
 800ea4c:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 800ea4e:	1dfb      	adds	r3, r7, #7
 800ea50:	781b      	ldrb	r3, [r3, #0]
}
 800ea52:	0018      	movs	r0, r3
 800ea54:	46bd      	mov	sp, r7
 800ea56:	b002      	add	sp, #8
 800ea58:	bd80      	pop	{r7, pc}
 800ea5a:	46c0      	nop			; (mov r8, r8)
 800ea5c:	40022000 	.word	0x40022000
 800ea60:	45670123 	.word	0x45670123
 800ea64:	cdef89ab 	.word	0xcdef89ab

0800ea68 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800ea68:	b580      	push	{r7, lr}
 800ea6a:	b082      	sub	sp, #8
 800ea6c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 800ea6e:	1dfb      	adds	r3, r7, #7
 800ea70:	2201      	movs	r2, #1
 800ea72:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  (void)FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800ea74:	23fa      	movs	r3, #250	; 0xfa
 800ea76:	009b      	lsls	r3, r3, #2
 800ea78:	0018      	movs	r0, r3
 800ea7a:	f000 f817 	bl	800eaac <FLASH_WaitForLastOperation>

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800ea7e:	4b0a      	ldr	r3, [pc, #40]	; (800eaa8 <HAL_FLASH_Lock+0x40>)
 800ea80:	695a      	ldr	r2, [r3, #20]
 800ea82:	4b09      	ldr	r3, [pc, #36]	; (800eaa8 <HAL_FLASH_Lock+0x40>)
 800ea84:	2180      	movs	r1, #128	; 0x80
 800ea86:	0609      	lsls	r1, r1, #24
 800ea88:	430a      	orrs	r2, r1
 800ea8a:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 800ea8c:	4b06      	ldr	r3, [pc, #24]	; (800eaa8 <HAL_FLASH_Lock+0x40>)
 800ea8e:	695b      	ldr	r3, [r3, #20]
 800ea90:	2b00      	cmp	r3, #0
 800ea92:	da02      	bge.n	800ea9a <HAL_FLASH_Lock+0x32>
  {
    status = HAL_OK;
 800ea94:	1dfb      	adds	r3, r7, #7
 800ea96:	2200      	movs	r2, #0
 800ea98:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800ea9a:	1dfb      	adds	r3, r7, #7
 800ea9c:	781b      	ldrb	r3, [r3, #0]
}
 800ea9e:	0018      	movs	r0, r3
 800eaa0:	46bd      	mov	sp, r7
 800eaa2:	b002      	add	sp, #8
 800eaa4:	bd80      	pop	{r7, pc}
 800eaa6:	46c0      	nop			; (mov r8, r8)
 800eaa8:	40022000 	.word	0x40022000

0800eaac <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800eaac:	b580      	push	{r7, lr}
 800eaae:	b084      	sub	sp, #16
 800eab0:	af00      	add	r7, sp, #0
 800eab2:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 800eab4:	f7fd fc44 	bl	800c340 <HAL_GetTick>
 800eab8:	0003      	movs	r3, r0
 800eaba:	60fb      	str	r3, [r7, #12]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

#if defined(FLASH_DBANK_SUPPORT)
  error = (FLASH_SR_BSY1 | FLASH_SR_BSY2);
 800eabc:	23c0      	movs	r3, #192	; 0xc0
 800eabe:	029b      	lsls	r3, r3, #10
 800eac0:	60bb      	str	r3, [r7, #8]
#else
  error = FLASH_SR_BSY1;
#endif /* FLASH_DBANK_SUPPORT */

  while ((FLASH->SR & error) != 0x00U)
 800eac2:	e00c      	b.n	800eade <FLASH_WaitForLastOperation+0x32>
  {
    if(Timeout != HAL_MAX_DELAY)
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	3301      	adds	r3, #1
 800eac8:	d009      	beq.n	800eade <FLASH_WaitForLastOperation+0x32>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 800eaca:	f7fd fc39 	bl	800c340 <HAL_GetTick>
 800eace:	0002      	movs	r2, r0
 800ead0:	68fb      	ldr	r3, [r7, #12]
 800ead2:	1ad3      	subs	r3, r2, r3
 800ead4:	687a      	ldr	r2, [r7, #4]
 800ead6:	429a      	cmp	r2, r3
 800ead8:	d801      	bhi.n	800eade <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 800eada:	2303      	movs	r3, #3
 800eadc:	e028      	b.n	800eb30 <FLASH_WaitForLastOperation+0x84>
  while ((FLASH->SR & error) != 0x00U)
 800eade:	4b16      	ldr	r3, [pc, #88]	; (800eb38 <FLASH_WaitForLastOperation+0x8c>)
 800eae0:	691b      	ldr	r3, [r3, #16]
 800eae2:	68ba      	ldr	r2, [r7, #8]
 800eae4:	4013      	ands	r3, r2
 800eae6:	d1ed      	bne.n	800eac4 <FLASH_WaitForLastOperation+0x18>
      }
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 800eae8:	4b13      	ldr	r3, [pc, #76]	; (800eb38 <FLASH_WaitForLastOperation+0x8c>)
 800eaea:	691b      	ldr	r3, [r3, #16]
 800eaec:	4a13      	ldr	r2, [pc, #76]	; (800eb3c <FLASH_WaitForLastOperation+0x90>)
 800eaee:	4013      	ands	r3, r2
 800eaf0:	60bb      	str	r3, [r7, #8]

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 800eaf2:	4b11      	ldr	r3, [pc, #68]	; (800eb38 <FLASH_WaitForLastOperation+0x8c>)
 800eaf4:	4a12      	ldr	r2, [pc, #72]	; (800eb40 <FLASH_WaitForLastOperation+0x94>)
 800eaf6:	611a      	str	r2, [r3, #16]

  if (error != 0x00U)
 800eaf8:	68bb      	ldr	r3, [r7, #8]
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d011      	beq.n	800eb22 <FLASH_WaitForLastOperation+0x76>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 800eafe:	4b11      	ldr	r3, [pc, #68]	; (800eb44 <FLASH_WaitForLastOperation+0x98>)
 800eb00:	68ba      	ldr	r2, [r7, #8]
 800eb02:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
 800eb04:	2301      	movs	r3, #1
 800eb06:	e013      	b.n	800eb30 <FLASH_WaitForLastOperation+0x84>
  }

  /* Wait for control register to be written */
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
  {
    if(Timeout != HAL_MAX_DELAY)
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	3301      	adds	r3, #1
 800eb0c:	d009      	beq.n	800eb22 <FLASH_WaitForLastOperation+0x76>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 800eb0e:	f7fd fc17 	bl	800c340 <HAL_GetTick>
 800eb12:	0002      	movs	r2, r0
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	1ad3      	subs	r3, r2, r3
 800eb18:	687a      	ldr	r2, [r7, #4]
 800eb1a:	429a      	cmp	r2, r3
 800eb1c:	d801      	bhi.n	800eb22 <FLASH_WaitForLastOperation+0x76>
      {
        return HAL_TIMEOUT;
 800eb1e:	2303      	movs	r3, #3
 800eb20:	e006      	b.n	800eb30 <FLASH_WaitForLastOperation+0x84>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 800eb22:	4b05      	ldr	r3, [pc, #20]	; (800eb38 <FLASH_WaitForLastOperation+0x8c>)
 800eb24:	691a      	ldr	r2, [r3, #16]
 800eb26:	2380      	movs	r3, #128	; 0x80
 800eb28:	02db      	lsls	r3, r3, #11
 800eb2a:	4013      	ands	r3, r2
 800eb2c:	d1ec      	bne.n	800eb08 <FLASH_WaitForLastOperation+0x5c>
      }
    }
  }

  return HAL_OK;
 800eb2e:	2300      	movs	r3, #0
}
 800eb30:	0018      	movs	r0, r3
 800eb32:	46bd      	mov	sp, r7
 800eb34:	b004      	add	sp, #16
 800eb36:	bd80      	pop	{r7, pc}
 800eb38:	40022000 	.word	0x40022000
 800eb3c:	0000c3fa 	.word	0x0000c3fa
 800eb40:	0008c3fb 	.word	0x0008c3fb
 800eb44:	20000a30 	.word	0x20000a30

0800eb48 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800eb48:	b5b0      	push	{r4, r5, r7, lr}
 800eb4a:	b084      	sub	sp, #16
 800eb4c:	af00      	add	r7, sp, #0
 800eb4e:	60f8      	str	r0, [r7, #12]
 800eb50:	603a      	str	r2, [r7, #0]
 800eb52:	607b      	str	r3, [r7, #4]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800eb54:	4b0b      	ldr	r3, [pc, #44]	; (800eb84 <FLASH_Program_DoubleWord+0x3c>)
 800eb56:	695a      	ldr	r2, [r3, #20]
 800eb58:	4b0a      	ldr	r3, [pc, #40]	; (800eb84 <FLASH_Program_DoubleWord+0x3c>)
 800eb5a:	2101      	movs	r1, #1
 800eb5c:	430a      	orrs	r2, r1
 800eb5e:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 800eb60:	68fb      	ldr	r3, [r7, #12]
 800eb62:	683a      	ldr	r2, [r7, #0]
 800eb64:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800eb66:	f3bf 8f6f 	isb	sy
}
 800eb6a:	46c0      	nop			; (mov r8, r8)
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	001c      	movs	r4, r3
 800eb70:	2300      	movs	r3, #0
 800eb72:	001d      	movs	r5, r3
 800eb74:	68fb      	ldr	r3, [r7, #12]
 800eb76:	3304      	adds	r3, #4
 800eb78:	0022      	movs	r2, r4
 800eb7a:	601a      	str	r2, [r3, #0]
}
 800eb7c:	46c0      	nop			; (mov r8, r8)
 800eb7e:	46bd      	mov	sp, r7
 800eb80:	b004      	add	sp, #16
 800eb82:	bdb0      	pop	{r4, r5, r7, pc}
 800eb84:	40022000 	.word	0x40022000

0800eb88 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800eb88:	b5b0      	push	{r4, r5, r7, lr}
 800eb8a:	b084      	sub	sp, #16
 800eb8c:	af00      	add	r7, sp, #0
 800eb8e:	6078      	str	r0, [r7, #4]
 800eb90:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800eb92:	4b33      	ldr	r3, [pc, #204]	; (800ec60 <HAL_FLASHEx_Erase+0xd8>)
 800eb94:	781b      	ldrb	r3, [r3, #0]
 800eb96:	2b01      	cmp	r3, #1
 800eb98:	d101      	bne.n	800eb9e <HAL_FLASHEx_Erase+0x16>
 800eb9a:	2302      	movs	r3, #2
 800eb9c:	e05c      	b.n	800ec58 <HAL_FLASHEx_Erase+0xd0>
 800eb9e:	4b30      	ldr	r3, [pc, #192]	; (800ec60 <HAL_FLASHEx_Erase+0xd8>)
 800eba0:	2201      	movs	r2, #1
 800eba2:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800eba4:	4b2e      	ldr	r3, [pc, #184]	; (800ec60 <HAL_FLASHEx_Erase+0xd8>)
 800eba6:	2200      	movs	r2, #0
 800eba8:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800ebaa:	250f      	movs	r5, #15
 800ebac:	197c      	adds	r4, r7, r5
 800ebae:	23fa      	movs	r3, #250	; 0xfa
 800ebb0:	009b      	lsls	r3, r3, #2
 800ebb2:	0018      	movs	r0, r3
 800ebb4:	f7ff ff7a 	bl	800eaac <FLASH_WaitForLastOperation>
 800ebb8:	0003      	movs	r3, r0
 800ebba:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 800ebbc:	002c      	movs	r4, r5
 800ebbe:	193b      	adds	r3, r7, r4
 800ebc0:	781b      	ldrb	r3, [r3, #0]
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	d142      	bne.n	800ec4c <HAL_FLASHEx_Erase+0xc4>
#if !defined(FLASH_DBANK_SUPPORT)
    /* For single bank product force Banks to Bank 1 */
    pEraseInit->Banks = FLASH_BANK_1;
#endif /* FLASH_DBANK_SUPPORT */

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	2b04      	cmp	r3, #4
 800ebcc:	d10d      	bne.n	800ebea <HAL_FLASHEx_Erase+0x62>
    {
      /* Proceed to Mass Erase */
      FLASH_MassErase(pEraseInit->Banks);
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	685b      	ldr	r3, [r3, #4]
 800ebd2:	0018      	movs	r0, r3
 800ebd4:	f000 f848 	bl	800ec68 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800ebd8:	193c      	adds	r4, r7, r4
 800ebda:	23fa      	movs	r3, #250	; 0xfa
 800ebdc:	009b      	lsls	r3, r3, #2
 800ebde:	0018      	movs	r0, r3
 800ebe0:	f7ff ff64 	bl	800eaac <FLASH_WaitForLastOperation>
 800ebe4:	0003      	movs	r3, r0
 800ebe6:	7023      	strb	r3, [r4, #0]
 800ebe8:	e030      	b.n	800ec4c <HAL_FLASHEx_Erase+0xc4>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800ebea:	683b      	ldr	r3, [r7, #0]
 800ebec:	2201      	movs	r2, #1
 800ebee:	4252      	negs	r2, r2
 800ebf0:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	689b      	ldr	r3, [r3, #8]
 800ebf6:	60bb      	str	r3, [r7, #8]
 800ebf8:	e01a      	b.n	800ec30 <HAL_FLASHEx_Erase+0xa8>
      {
        /* Start erase page */
        FLASH_PageErase(pEraseInit->Banks, index);
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	685b      	ldr	r3, [r3, #4]
 800ebfe:	68ba      	ldr	r2, [r7, #8]
 800ec00:	0011      	movs	r1, r2
 800ec02:	0018      	movs	r0, r3
 800ec04:	f000 f844 	bl	800ec90 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800ec08:	250f      	movs	r5, #15
 800ec0a:	197c      	adds	r4, r7, r5
 800ec0c:	23fa      	movs	r3, #250	; 0xfa
 800ec0e:	009b      	lsls	r3, r3, #2
 800ec10:	0018      	movs	r0, r3
 800ec12:	f7ff ff4b 	bl	800eaac <FLASH_WaitForLastOperation>
 800ec16:	0003      	movs	r3, r0
 800ec18:	7023      	strb	r3, [r4, #0]

        if (status != HAL_OK)
 800ec1a:	197b      	adds	r3, r7, r5
 800ec1c:	781b      	ldrb	r3, [r3, #0]
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	d003      	beq.n	800ec2a <HAL_FLASHEx_Erase+0xa2>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 800ec22:	683b      	ldr	r3, [r7, #0]
 800ec24:	68ba      	ldr	r2, [r7, #8]
 800ec26:	601a      	str	r2, [r3, #0]
          break;
 800ec28:	e00a      	b.n	800ec40 <HAL_FLASHEx_Erase+0xb8>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800ec2a:	68bb      	ldr	r3, [r7, #8]
 800ec2c:	3301      	adds	r3, #1
 800ec2e:	60bb      	str	r3, [r7, #8]
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	689a      	ldr	r2, [r3, #8]
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	68db      	ldr	r3, [r3, #12]
 800ec38:	18d3      	adds	r3, r2, r3
 800ec3a:	68ba      	ldr	r2, [r7, #8]
 800ec3c:	429a      	cmp	r2, r3
 800ec3e:	d3dc      	bcc.n	800ebfa <HAL_FLASHEx_Erase+0x72>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800ec40:	4b08      	ldr	r3, [pc, #32]	; (800ec64 <HAL_FLASHEx_Erase+0xdc>)
 800ec42:	695a      	ldr	r2, [r3, #20]
 800ec44:	4b07      	ldr	r3, [pc, #28]	; (800ec64 <HAL_FLASHEx_Erase+0xdc>)
 800ec46:	2102      	movs	r1, #2
 800ec48:	438a      	bics	r2, r1
 800ec4a:	615a      	str	r2, [r3, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800ec4c:	4b04      	ldr	r3, [pc, #16]	; (800ec60 <HAL_FLASHEx_Erase+0xd8>)
 800ec4e:	2200      	movs	r2, #0
 800ec50:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 800ec52:	230f      	movs	r3, #15
 800ec54:	18fb      	adds	r3, r7, r3
 800ec56:	781b      	ldrb	r3, [r3, #0]
}
 800ec58:	0018      	movs	r0, r3
 800ec5a:	46bd      	mov	sp, r7
 800ec5c:	b004      	add	sp, #16
 800ec5e:	bdb0      	pop	{r4, r5, r7, pc}
 800ec60:	20000a30 	.word	0x20000a30
 800ec64:	40022000 	.word	0x40022000

0800ec68 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased*
  * @note (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800ec68:	b580      	push	{r7, lr}
 800ec6a:	b082      	sub	sp, #8
 800ec6c:	af00      	add	r7, sp, #0
 800ec6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Set the Mass Erase Bit and start bit */
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 800ec70:	4b06      	ldr	r3, [pc, #24]	; (800ec8c <FLASH_MassErase+0x24>)
 800ec72:	695a      	ldr	r2, [r3, #20]
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	431a      	orrs	r2, r3
 800ec78:	4b04      	ldr	r3, [pc, #16]	; (800ec8c <FLASH_MassErase+0x24>)
 800ec7a:	2180      	movs	r1, #128	; 0x80
 800ec7c:	0249      	lsls	r1, r1, #9
 800ec7e:	430a      	orrs	r2, r1
 800ec80:	615a      	str	r2, [r3, #20]
}
 800ec82:	46c0      	nop			; (mov r8, r8)
 800ec84:	46bd      	mov	sp, r7
 800ec86:	b002      	add	sp, #8
 800ec88:	bd80      	pop	{r7, pc}
 800ec8a:	46c0      	nop			; (mov r8, r8)
 800ec8c:	40022000 	.word	0x40022000

0800ec90 <FLASH_PageErase>:
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @note (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Banks, uint32_t Page)
{
 800ec90:	b580      	push	{r7, lr}
 800ec92:	b084      	sub	sp, #16
 800ec94:	af00      	add	r7, sp, #0
 800ec96:	6078      	str	r0, [r7, #4]
 800ec98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 800ec9a:	4b0f      	ldr	r3, [pc, #60]	; (800ecd8 <FLASH_PageErase+0x48>)
 800ec9c:	695b      	ldr	r3, [r3, #20]
 800ec9e:	4a0f      	ldr	r2, [pc, #60]	; (800ecdc <FLASH_PageErase+0x4c>)
 800eca0:	4013      	ands	r3, r2
 800eca2:	60fb      	str	r3, [r7, #12]

#if defined(FLASH_DBANK_SUPPORT)
  /* Check if page has to be erased in bank 1 or 2 */
  if (Banks != FLASH_BANK_1)
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	2b04      	cmp	r3, #4
 800eca8:	d005      	beq.n	800ecb6 <FLASH_PageErase+0x26>
  {
    tmp |= FLASH_CR_BKER;
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	2280      	movs	r2, #128	; 0x80
 800ecae:	0192      	lsls	r2, r2, #6
 800ecb0:	4313      	orrs	r3, r2
 800ecb2:	60fb      	str	r3, [r7, #12]
 800ecb4:	e003      	b.n	800ecbe <FLASH_PageErase+0x2e>
  }
  else
  {
    tmp &= ~FLASH_CR_BKER;
 800ecb6:	68fb      	ldr	r3, [r7, #12]
 800ecb8:	4a09      	ldr	r2, [pc, #36]	; (800ece0 <FLASH_PageErase+0x50>)
 800ecba:	4013      	ands	r3, r2
 800ecbc:	60fb      	str	r3, [r7, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_DBANK_SUPPORT */

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 800ecbe:	683b      	ldr	r3, [r7, #0]
 800ecc0:	00da      	lsls	r2, r3, #3
 800ecc2:	68fb      	ldr	r3, [r7, #12]
 800ecc4:	431a      	orrs	r2, r3
 800ecc6:	4b04      	ldr	r3, [pc, #16]	; (800ecd8 <FLASH_PageErase+0x48>)
 800ecc8:	4906      	ldr	r1, [pc, #24]	; (800ece4 <FLASH_PageErase+0x54>)
 800ecca:	430a      	orrs	r2, r1
 800eccc:	615a      	str	r2, [r3, #20]
}
 800ecce:	46c0      	nop			; (mov r8, r8)
 800ecd0:	46bd      	mov	sp, r7
 800ecd2:	b004      	add	sp, #16
 800ecd4:	bd80      	pop	{r7, pc}
 800ecd6:	46c0      	nop			; (mov r8, r8)
 800ecd8:	40022000 	.word	0x40022000
 800ecdc:	ffffe007 	.word	0xffffe007
 800ece0:	ffffdfff 	.word	0xffffdfff
 800ece4:	00010002 	.word	0x00010002

0800ece8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ece8:	b580      	push	{r7, lr}
 800ecea:	b086      	sub	sp, #24
 800ecec:	af00      	add	r7, sp, #0
 800ecee:	6078      	str	r0, [r7, #4]
 800ecf0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800ecf2:	2300      	movs	r3, #0
 800ecf4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800ecf6:	e14d      	b.n	800ef94 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800ecf8:	683b      	ldr	r3, [r7, #0]
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	2101      	movs	r1, #1
 800ecfe:	697a      	ldr	r2, [r7, #20]
 800ed00:	4091      	lsls	r1, r2
 800ed02:	000a      	movs	r2, r1
 800ed04:	4013      	ands	r3, r2
 800ed06:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800ed08:	68fb      	ldr	r3, [r7, #12]
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d100      	bne.n	800ed10 <HAL_GPIO_Init+0x28>
 800ed0e:	e13e      	b.n	800ef8e <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800ed10:	683b      	ldr	r3, [r7, #0]
 800ed12:	685b      	ldr	r3, [r3, #4]
 800ed14:	2203      	movs	r2, #3
 800ed16:	4013      	ands	r3, r2
 800ed18:	2b01      	cmp	r3, #1
 800ed1a:	d005      	beq.n	800ed28 <HAL_GPIO_Init+0x40>
 800ed1c:	683b      	ldr	r3, [r7, #0]
 800ed1e:	685b      	ldr	r3, [r3, #4]
 800ed20:	2203      	movs	r2, #3
 800ed22:	4013      	ands	r3, r2
 800ed24:	2b02      	cmp	r3, #2
 800ed26:	d130      	bne.n	800ed8a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	689b      	ldr	r3, [r3, #8]
 800ed2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800ed2e:	697b      	ldr	r3, [r7, #20]
 800ed30:	005b      	lsls	r3, r3, #1
 800ed32:	2203      	movs	r2, #3
 800ed34:	409a      	lsls	r2, r3
 800ed36:	0013      	movs	r3, r2
 800ed38:	43da      	mvns	r2, r3
 800ed3a:	693b      	ldr	r3, [r7, #16]
 800ed3c:	4013      	ands	r3, r2
 800ed3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800ed40:	683b      	ldr	r3, [r7, #0]
 800ed42:	68da      	ldr	r2, [r3, #12]
 800ed44:	697b      	ldr	r3, [r7, #20]
 800ed46:	005b      	lsls	r3, r3, #1
 800ed48:	409a      	lsls	r2, r3
 800ed4a:	0013      	movs	r3, r2
 800ed4c:	693a      	ldr	r2, [r7, #16]
 800ed4e:	4313      	orrs	r3, r2
 800ed50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	693a      	ldr	r2, [r7, #16]
 800ed56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	685b      	ldr	r3, [r3, #4]
 800ed5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800ed5e:	2201      	movs	r2, #1
 800ed60:	697b      	ldr	r3, [r7, #20]
 800ed62:	409a      	lsls	r2, r3
 800ed64:	0013      	movs	r3, r2
 800ed66:	43da      	mvns	r2, r3
 800ed68:	693b      	ldr	r3, [r7, #16]
 800ed6a:	4013      	ands	r3, r2
 800ed6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ed6e:	683b      	ldr	r3, [r7, #0]
 800ed70:	685b      	ldr	r3, [r3, #4]
 800ed72:	091b      	lsrs	r3, r3, #4
 800ed74:	2201      	movs	r2, #1
 800ed76:	401a      	ands	r2, r3
 800ed78:	697b      	ldr	r3, [r7, #20]
 800ed7a:	409a      	lsls	r2, r3
 800ed7c:	0013      	movs	r3, r2
 800ed7e:	693a      	ldr	r2, [r7, #16]
 800ed80:	4313      	orrs	r3, r2
 800ed82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	693a      	ldr	r2, [r7, #16]
 800ed88:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800ed8a:	683b      	ldr	r3, [r7, #0]
 800ed8c:	685b      	ldr	r3, [r3, #4]
 800ed8e:	2203      	movs	r2, #3
 800ed90:	4013      	ands	r3, r2
 800ed92:	2b03      	cmp	r3, #3
 800ed94:	d017      	beq.n	800edc6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	68db      	ldr	r3, [r3, #12]
 800ed9a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800ed9c:	697b      	ldr	r3, [r7, #20]
 800ed9e:	005b      	lsls	r3, r3, #1
 800eda0:	2203      	movs	r2, #3
 800eda2:	409a      	lsls	r2, r3
 800eda4:	0013      	movs	r3, r2
 800eda6:	43da      	mvns	r2, r3
 800eda8:	693b      	ldr	r3, [r7, #16]
 800edaa:	4013      	ands	r3, r2
 800edac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800edae:	683b      	ldr	r3, [r7, #0]
 800edb0:	689a      	ldr	r2, [r3, #8]
 800edb2:	697b      	ldr	r3, [r7, #20]
 800edb4:	005b      	lsls	r3, r3, #1
 800edb6:	409a      	lsls	r2, r3
 800edb8:	0013      	movs	r3, r2
 800edba:	693a      	ldr	r2, [r7, #16]
 800edbc:	4313      	orrs	r3, r2
 800edbe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	693a      	ldr	r2, [r7, #16]
 800edc4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800edc6:	683b      	ldr	r3, [r7, #0]
 800edc8:	685b      	ldr	r3, [r3, #4]
 800edca:	2203      	movs	r2, #3
 800edcc:	4013      	ands	r3, r2
 800edce:	2b02      	cmp	r3, #2
 800edd0:	d123      	bne.n	800ee1a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800edd2:	697b      	ldr	r3, [r7, #20]
 800edd4:	08da      	lsrs	r2, r3, #3
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	3208      	adds	r2, #8
 800edda:	0092      	lsls	r2, r2, #2
 800eddc:	58d3      	ldr	r3, [r2, r3]
 800edde:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800ede0:	697b      	ldr	r3, [r7, #20]
 800ede2:	2207      	movs	r2, #7
 800ede4:	4013      	ands	r3, r2
 800ede6:	009b      	lsls	r3, r3, #2
 800ede8:	220f      	movs	r2, #15
 800edea:	409a      	lsls	r2, r3
 800edec:	0013      	movs	r3, r2
 800edee:	43da      	mvns	r2, r3
 800edf0:	693b      	ldr	r3, [r7, #16]
 800edf2:	4013      	ands	r3, r2
 800edf4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800edf6:	683b      	ldr	r3, [r7, #0]
 800edf8:	691a      	ldr	r2, [r3, #16]
 800edfa:	697b      	ldr	r3, [r7, #20]
 800edfc:	2107      	movs	r1, #7
 800edfe:	400b      	ands	r3, r1
 800ee00:	009b      	lsls	r3, r3, #2
 800ee02:	409a      	lsls	r2, r3
 800ee04:	0013      	movs	r3, r2
 800ee06:	693a      	ldr	r2, [r7, #16]
 800ee08:	4313      	orrs	r3, r2
 800ee0a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800ee0c:	697b      	ldr	r3, [r7, #20]
 800ee0e:	08da      	lsrs	r2, r3, #3
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	3208      	adds	r2, #8
 800ee14:	0092      	lsls	r2, r2, #2
 800ee16:	6939      	ldr	r1, [r7, #16]
 800ee18:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800ee20:	697b      	ldr	r3, [r7, #20]
 800ee22:	005b      	lsls	r3, r3, #1
 800ee24:	2203      	movs	r2, #3
 800ee26:	409a      	lsls	r2, r3
 800ee28:	0013      	movs	r3, r2
 800ee2a:	43da      	mvns	r2, r3
 800ee2c:	693b      	ldr	r3, [r7, #16]
 800ee2e:	4013      	ands	r3, r2
 800ee30:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800ee32:	683b      	ldr	r3, [r7, #0]
 800ee34:	685b      	ldr	r3, [r3, #4]
 800ee36:	2203      	movs	r2, #3
 800ee38:	401a      	ands	r2, r3
 800ee3a:	697b      	ldr	r3, [r7, #20]
 800ee3c:	005b      	lsls	r3, r3, #1
 800ee3e:	409a      	lsls	r2, r3
 800ee40:	0013      	movs	r3, r2
 800ee42:	693a      	ldr	r2, [r7, #16]
 800ee44:	4313      	orrs	r3, r2
 800ee46:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	693a      	ldr	r2, [r7, #16]
 800ee4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800ee4e:	683b      	ldr	r3, [r7, #0]
 800ee50:	685a      	ldr	r2, [r3, #4]
 800ee52:	23c0      	movs	r3, #192	; 0xc0
 800ee54:	029b      	lsls	r3, r3, #10
 800ee56:	4013      	ands	r3, r2
 800ee58:	d100      	bne.n	800ee5c <HAL_GPIO_Init+0x174>
 800ee5a:	e098      	b.n	800ef8e <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800ee5c:	4a53      	ldr	r2, [pc, #332]	; (800efac <HAL_GPIO_Init+0x2c4>)
 800ee5e:	697b      	ldr	r3, [r7, #20]
 800ee60:	089b      	lsrs	r3, r3, #2
 800ee62:	3318      	adds	r3, #24
 800ee64:	009b      	lsls	r3, r3, #2
 800ee66:	589b      	ldr	r3, [r3, r2]
 800ee68:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800ee6a:	697b      	ldr	r3, [r7, #20]
 800ee6c:	2203      	movs	r2, #3
 800ee6e:	4013      	ands	r3, r2
 800ee70:	00db      	lsls	r3, r3, #3
 800ee72:	220f      	movs	r2, #15
 800ee74:	409a      	lsls	r2, r3
 800ee76:	0013      	movs	r3, r2
 800ee78:	43da      	mvns	r2, r3
 800ee7a:	693b      	ldr	r3, [r7, #16]
 800ee7c:	4013      	ands	r3, r2
 800ee7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800ee80:	687a      	ldr	r2, [r7, #4]
 800ee82:	23a0      	movs	r3, #160	; 0xa0
 800ee84:	05db      	lsls	r3, r3, #23
 800ee86:	429a      	cmp	r2, r3
 800ee88:	d019      	beq.n	800eebe <HAL_GPIO_Init+0x1d6>
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	4a48      	ldr	r2, [pc, #288]	; (800efb0 <HAL_GPIO_Init+0x2c8>)
 800ee8e:	4293      	cmp	r3, r2
 800ee90:	d013      	beq.n	800eeba <HAL_GPIO_Init+0x1d2>
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	4a47      	ldr	r2, [pc, #284]	; (800efb4 <HAL_GPIO_Init+0x2cc>)
 800ee96:	4293      	cmp	r3, r2
 800ee98:	d00d      	beq.n	800eeb6 <HAL_GPIO_Init+0x1ce>
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	4a46      	ldr	r2, [pc, #280]	; (800efb8 <HAL_GPIO_Init+0x2d0>)
 800ee9e:	4293      	cmp	r3, r2
 800eea0:	d007      	beq.n	800eeb2 <HAL_GPIO_Init+0x1ca>
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	4a45      	ldr	r2, [pc, #276]	; (800efbc <HAL_GPIO_Init+0x2d4>)
 800eea6:	4293      	cmp	r3, r2
 800eea8:	d101      	bne.n	800eeae <HAL_GPIO_Init+0x1c6>
 800eeaa:	2304      	movs	r3, #4
 800eeac:	e008      	b.n	800eec0 <HAL_GPIO_Init+0x1d8>
 800eeae:	2305      	movs	r3, #5
 800eeb0:	e006      	b.n	800eec0 <HAL_GPIO_Init+0x1d8>
 800eeb2:	2303      	movs	r3, #3
 800eeb4:	e004      	b.n	800eec0 <HAL_GPIO_Init+0x1d8>
 800eeb6:	2302      	movs	r3, #2
 800eeb8:	e002      	b.n	800eec0 <HAL_GPIO_Init+0x1d8>
 800eeba:	2301      	movs	r3, #1
 800eebc:	e000      	b.n	800eec0 <HAL_GPIO_Init+0x1d8>
 800eebe:	2300      	movs	r3, #0
 800eec0:	697a      	ldr	r2, [r7, #20]
 800eec2:	2103      	movs	r1, #3
 800eec4:	400a      	ands	r2, r1
 800eec6:	00d2      	lsls	r2, r2, #3
 800eec8:	4093      	lsls	r3, r2
 800eeca:	693a      	ldr	r2, [r7, #16]
 800eecc:	4313      	orrs	r3, r2
 800eece:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800eed0:	4936      	ldr	r1, [pc, #216]	; (800efac <HAL_GPIO_Init+0x2c4>)
 800eed2:	697b      	ldr	r3, [r7, #20]
 800eed4:	089b      	lsrs	r3, r3, #2
 800eed6:	3318      	adds	r3, #24
 800eed8:	009b      	lsls	r3, r3, #2
 800eeda:	693a      	ldr	r2, [r7, #16]
 800eedc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800eede:	4b33      	ldr	r3, [pc, #204]	; (800efac <HAL_GPIO_Init+0x2c4>)
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800eee4:	68fb      	ldr	r3, [r7, #12]
 800eee6:	43da      	mvns	r2, r3
 800eee8:	693b      	ldr	r3, [r7, #16]
 800eeea:	4013      	ands	r3, r2
 800eeec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800eeee:	683b      	ldr	r3, [r7, #0]
 800eef0:	685a      	ldr	r2, [r3, #4]
 800eef2:	2380      	movs	r3, #128	; 0x80
 800eef4:	035b      	lsls	r3, r3, #13
 800eef6:	4013      	ands	r3, r2
 800eef8:	d003      	beq.n	800ef02 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800eefa:	693a      	ldr	r2, [r7, #16]
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	4313      	orrs	r3, r2
 800ef00:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800ef02:	4b2a      	ldr	r3, [pc, #168]	; (800efac <HAL_GPIO_Init+0x2c4>)
 800ef04:	693a      	ldr	r2, [r7, #16]
 800ef06:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800ef08:	4b28      	ldr	r3, [pc, #160]	; (800efac <HAL_GPIO_Init+0x2c4>)
 800ef0a:	685b      	ldr	r3, [r3, #4]
 800ef0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ef0e:	68fb      	ldr	r3, [r7, #12]
 800ef10:	43da      	mvns	r2, r3
 800ef12:	693b      	ldr	r3, [r7, #16]
 800ef14:	4013      	ands	r3, r2
 800ef16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800ef18:	683b      	ldr	r3, [r7, #0]
 800ef1a:	685a      	ldr	r2, [r3, #4]
 800ef1c:	2380      	movs	r3, #128	; 0x80
 800ef1e:	039b      	lsls	r3, r3, #14
 800ef20:	4013      	ands	r3, r2
 800ef22:	d003      	beq.n	800ef2c <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 800ef24:	693a      	ldr	r2, [r7, #16]
 800ef26:	68fb      	ldr	r3, [r7, #12]
 800ef28:	4313      	orrs	r3, r2
 800ef2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800ef2c:	4b1f      	ldr	r3, [pc, #124]	; (800efac <HAL_GPIO_Init+0x2c4>)
 800ef2e:	693a      	ldr	r2, [r7, #16]
 800ef30:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800ef32:	4a1e      	ldr	r2, [pc, #120]	; (800efac <HAL_GPIO_Init+0x2c4>)
 800ef34:	2384      	movs	r3, #132	; 0x84
 800ef36:	58d3      	ldr	r3, [r2, r3]
 800ef38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	43da      	mvns	r2, r3
 800ef3e:	693b      	ldr	r3, [r7, #16]
 800ef40:	4013      	ands	r3, r2
 800ef42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800ef44:	683b      	ldr	r3, [r7, #0]
 800ef46:	685a      	ldr	r2, [r3, #4]
 800ef48:	2380      	movs	r3, #128	; 0x80
 800ef4a:	029b      	lsls	r3, r3, #10
 800ef4c:	4013      	ands	r3, r2
 800ef4e:	d003      	beq.n	800ef58 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800ef50:	693a      	ldr	r2, [r7, #16]
 800ef52:	68fb      	ldr	r3, [r7, #12]
 800ef54:	4313      	orrs	r3, r2
 800ef56:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800ef58:	4914      	ldr	r1, [pc, #80]	; (800efac <HAL_GPIO_Init+0x2c4>)
 800ef5a:	2284      	movs	r2, #132	; 0x84
 800ef5c:	693b      	ldr	r3, [r7, #16]
 800ef5e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800ef60:	4a12      	ldr	r2, [pc, #72]	; (800efac <HAL_GPIO_Init+0x2c4>)
 800ef62:	2380      	movs	r3, #128	; 0x80
 800ef64:	58d3      	ldr	r3, [r2, r3]
 800ef66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ef68:	68fb      	ldr	r3, [r7, #12]
 800ef6a:	43da      	mvns	r2, r3
 800ef6c:	693b      	ldr	r3, [r7, #16]
 800ef6e:	4013      	ands	r3, r2
 800ef70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800ef72:	683b      	ldr	r3, [r7, #0]
 800ef74:	685a      	ldr	r2, [r3, #4]
 800ef76:	2380      	movs	r3, #128	; 0x80
 800ef78:	025b      	lsls	r3, r3, #9
 800ef7a:	4013      	ands	r3, r2
 800ef7c:	d003      	beq.n	800ef86 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800ef7e:	693a      	ldr	r2, [r7, #16]
 800ef80:	68fb      	ldr	r3, [r7, #12]
 800ef82:	4313      	orrs	r3, r2
 800ef84:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800ef86:	4909      	ldr	r1, [pc, #36]	; (800efac <HAL_GPIO_Init+0x2c4>)
 800ef88:	2280      	movs	r2, #128	; 0x80
 800ef8a:	693b      	ldr	r3, [r7, #16]
 800ef8c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800ef8e:	697b      	ldr	r3, [r7, #20]
 800ef90:	3301      	adds	r3, #1
 800ef92:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800ef94:	683b      	ldr	r3, [r7, #0]
 800ef96:	681a      	ldr	r2, [r3, #0]
 800ef98:	697b      	ldr	r3, [r7, #20]
 800ef9a:	40da      	lsrs	r2, r3
 800ef9c:	1e13      	subs	r3, r2, #0
 800ef9e:	d000      	beq.n	800efa2 <HAL_GPIO_Init+0x2ba>
 800efa0:	e6aa      	b.n	800ecf8 <HAL_GPIO_Init+0x10>
  }
}
 800efa2:	46c0      	nop			; (mov r8, r8)
 800efa4:	46c0      	nop			; (mov r8, r8)
 800efa6:	46bd      	mov	sp, r7
 800efa8:	b006      	add	sp, #24
 800efaa:	bd80      	pop	{r7, pc}
 800efac:	40021800 	.word	0x40021800
 800efb0:	50000400 	.word	0x50000400
 800efb4:	50000800 	.word	0x50000800
 800efb8:	50000c00 	.word	0x50000c00
 800efbc:	50001000 	.word	0x50001000

0800efc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800efc0:	b580      	push	{r7, lr}
 800efc2:	b082      	sub	sp, #8
 800efc4:	af00      	add	r7, sp, #0
 800efc6:	6078      	str	r0, [r7, #4]
 800efc8:	0008      	movs	r0, r1
 800efca:	0011      	movs	r1, r2
 800efcc:	1cbb      	adds	r3, r7, #2
 800efce:	1c02      	adds	r2, r0, #0
 800efd0:	801a      	strh	r2, [r3, #0]
 800efd2:	1c7b      	adds	r3, r7, #1
 800efd4:	1c0a      	adds	r2, r1, #0
 800efd6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800efd8:	1c7b      	adds	r3, r7, #1
 800efda:	781b      	ldrb	r3, [r3, #0]
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d004      	beq.n	800efea <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800efe0:	1cbb      	adds	r3, r7, #2
 800efe2:	881a      	ldrh	r2, [r3, #0]
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800efe8:	e003      	b.n	800eff2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800efea:	1cbb      	adds	r3, r7, #2
 800efec:	881a      	ldrh	r2, [r3, #0]
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	629a      	str	r2, [r3, #40]	; 0x28
}
 800eff2:	46c0      	nop			; (mov r8, r8)
 800eff4:	46bd      	mov	sp, r7
 800eff6:	b002      	add	sp, #8
 800eff8:	bd80      	pop	{r7, pc}

0800effa <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800effa:	b580      	push	{r7, lr}
 800effc:	b084      	sub	sp, #16
 800effe:	af00      	add	r7, sp, #0
 800f000:	6078      	str	r0, [r7, #4]
 800f002:	000a      	movs	r2, r1
 800f004:	1cbb      	adds	r3, r7, #2
 800f006:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	695b      	ldr	r3, [r3, #20]
 800f00c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800f00e:	1cbb      	adds	r3, r7, #2
 800f010:	881b      	ldrh	r3, [r3, #0]
 800f012:	68fa      	ldr	r2, [r7, #12]
 800f014:	4013      	ands	r3, r2
 800f016:	041a      	lsls	r2, r3, #16
 800f018:	68fb      	ldr	r3, [r7, #12]
 800f01a:	43db      	mvns	r3, r3
 800f01c:	1cb9      	adds	r1, r7, #2
 800f01e:	8809      	ldrh	r1, [r1, #0]
 800f020:	400b      	ands	r3, r1
 800f022:	431a      	orrs	r2, r3
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	619a      	str	r2, [r3, #24]
}
 800f028:	46c0      	nop			; (mov r8, r8)
 800f02a:	46bd      	mov	sp, r7
 800f02c:	b004      	add	sp, #16
 800f02e:	bd80      	pop	{r7, pc}

0800f030 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800f030:	b580      	push	{r7, lr}
 800f032:	b082      	sub	sp, #8
 800f034:	af00      	add	r7, sp, #0
 800f036:	0002      	movs	r2, r0
 800f038:	1dbb      	adds	r3, r7, #6
 800f03a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 800f03c:	4b10      	ldr	r3, [pc, #64]	; (800f080 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800f03e:	68db      	ldr	r3, [r3, #12]
 800f040:	1dba      	adds	r2, r7, #6
 800f042:	8812      	ldrh	r2, [r2, #0]
 800f044:	4013      	ands	r3, r2
 800f046:	d008      	beq.n	800f05a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 800f048:	4b0d      	ldr	r3, [pc, #52]	; (800f080 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800f04a:	1dba      	adds	r2, r7, #6
 800f04c:	8812      	ldrh	r2, [r2, #0]
 800f04e:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 800f050:	1dbb      	adds	r3, r7, #6
 800f052:	881b      	ldrh	r3, [r3, #0]
 800f054:	0018      	movs	r0, r3
 800f056:	f7f9 fc33 	bl	80088c0 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 800f05a:	4b09      	ldr	r3, [pc, #36]	; (800f080 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800f05c:	691b      	ldr	r3, [r3, #16]
 800f05e:	1dba      	adds	r2, r7, #6
 800f060:	8812      	ldrh	r2, [r2, #0]
 800f062:	4013      	ands	r3, r2
 800f064:	d008      	beq.n	800f078 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800f066:	4b06      	ldr	r3, [pc, #24]	; (800f080 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800f068:	1dba      	adds	r2, r7, #6
 800f06a:	8812      	ldrh	r2, [r2, #0]
 800f06c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800f06e:	1dbb      	adds	r3, r7, #6
 800f070:	881b      	ldrh	r3, [r3, #0]
 800f072:	0018      	movs	r0, r3
 800f074:	f7f9 fbc6 	bl	8008804 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800f078:	46c0      	nop			; (mov r8, r8)
 800f07a:	46bd      	mov	sp, r7
 800f07c:	b002      	add	sp, #8
 800f07e:	bd80      	pop	{r7, pc}
 800f080:	40021800 	.word	0x40021800

0800f084 <PCD_GET_EP_RX_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_RX_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 800f084:	b580      	push	{r7, lr}
 800f086:	b084      	sub	sp, #16
 800f088:	af00      	add	r7, sp, #0
 800f08a:	6078      	str	r0, [r7, #4]
 800f08c:	000a      	movs	r2, r1
 800f08e:	1cbb      	adds	r3, r7, #2
 800f090:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 800f092:	230a      	movs	r3, #10
 800f094:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 800f096:	e002      	b.n	800f09e <PCD_GET_EP_RX_CNT+0x1a>
  {
    count--;
 800f098:	68fb      	ldr	r3, [r7, #12]
 800f09a:	3b01      	subs	r3, #1
 800f09c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800f09e:	68fb      	ldr	r3, [r7, #12]
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d1f9      	bne.n	800f098 <PCD_GET_EP_RX_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 800f0a4:	1cbb      	adds	r3, r7, #2
 800f0a6:	881b      	ldrh	r3, [r3, #0]
 800f0a8:	00db      	lsls	r3, r3, #3
 800f0aa:	4a06      	ldr	r2, [pc, #24]	; (800f0c4 <PCD_GET_EP_RX_CNT+0x40>)
 800f0ac:	4694      	mov	ip, r2
 800f0ae:	4463      	add	r3, ip
 800f0b0:	685b      	ldr	r3, [r3, #4]
 800f0b2:	0c1b      	lsrs	r3, r3, #16
 800f0b4:	b29b      	uxth	r3, r3
 800f0b6:	059b      	lsls	r3, r3, #22
 800f0b8:	0d9b      	lsrs	r3, r3, #22
 800f0ba:	b29b      	uxth	r3, r3
}
 800f0bc:	0018      	movs	r0, r3
 800f0be:	46bd      	mov	sp, r7
 800f0c0:	b004      	add	sp, #16
 800f0c2:	bd80      	pop	{r7, pc}
 800f0c4:	40009800 	.word	0x40009800

0800f0c8 <PCD_GET_EP_DBUF0_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 800f0c8:	b580      	push	{r7, lr}
 800f0ca:	b084      	sub	sp, #16
 800f0cc:	af00      	add	r7, sp, #0
 800f0ce:	6078      	str	r0, [r7, #4]
 800f0d0:	000a      	movs	r2, r1
 800f0d2:	1cbb      	adds	r3, r7, #2
 800f0d4:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 800f0d6:	230a      	movs	r3, #10
 800f0d8:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 800f0da:	e002      	b.n	800f0e2 <PCD_GET_EP_DBUF0_CNT+0x1a>
  {
    count--;
 800f0dc:	68fb      	ldr	r3, [r7, #12]
 800f0de:	3b01      	subs	r3, #1
 800f0e0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800f0e2:	68fb      	ldr	r3, [r7, #12]
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d1f9      	bne.n	800f0dc <PCD_GET_EP_DBUF0_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 800f0e8:	1cbb      	adds	r3, r7, #2
 800f0ea:	881b      	ldrh	r3, [r3, #0]
 800f0ec:	00db      	lsls	r3, r3, #3
 800f0ee:	4a06      	ldr	r2, [pc, #24]	; (800f108 <PCD_GET_EP_DBUF0_CNT+0x40>)
 800f0f0:	4694      	mov	ip, r2
 800f0f2:	4463      	add	r3, ip
 800f0f4:	681b      	ldr	r3, [r3, #0]
 800f0f6:	0c1b      	lsrs	r3, r3, #16
 800f0f8:	b29b      	uxth	r3, r3
 800f0fa:	059b      	lsls	r3, r3, #22
 800f0fc:	0d9b      	lsrs	r3, r3, #22
 800f0fe:	b29b      	uxth	r3, r3
}
 800f100:	0018      	movs	r0, r3
 800f102:	46bd      	mov	sp, r7
 800f104:	b004      	add	sp, #16
 800f106:	bd80      	pop	{r7, pc}
 800f108:	40009800 	.word	0x40009800

0800f10c <PCD_GET_EP_DBUF1_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF1_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 800f10c:	b580      	push	{r7, lr}
 800f10e:	b084      	sub	sp, #16
 800f110:	af00      	add	r7, sp, #0
 800f112:	6078      	str	r0, [r7, #4]
 800f114:	000a      	movs	r2, r1
 800f116:	1cbb      	adds	r3, r7, #2
 800f118:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 800f11a:	230a      	movs	r3, #10
 800f11c:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 800f11e:	e002      	b.n	800f126 <PCD_GET_EP_DBUF1_CNT+0x1a>
  {
    count--;
 800f120:	68fb      	ldr	r3, [r7, #12]
 800f122:	3b01      	subs	r3, #1
 800f124:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800f126:	68fb      	ldr	r3, [r7, #12]
 800f128:	2b00      	cmp	r3, #0
 800f12a:	d1f9      	bne.n	800f120 <PCD_GET_EP_DBUF1_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bEpNum));
 800f12c:	1cbb      	adds	r3, r7, #2
 800f12e:	881b      	ldrh	r3, [r3, #0]
 800f130:	00db      	lsls	r3, r3, #3
 800f132:	4a06      	ldr	r2, [pc, #24]	; (800f14c <PCD_GET_EP_DBUF1_CNT+0x40>)
 800f134:	4694      	mov	ip, r2
 800f136:	4463      	add	r3, ip
 800f138:	685b      	ldr	r3, [r3, #4]
 800f13a:	0c1b      	lsrs	r3, r3, #16
 800f13c:	b29b      	uxth	r3, r3
 800f13e:	059b      	lsls	r3, r3, #22
 800f140:	0d9b      	lsrs	r3, r3, #22
 800f142:	b29b      	uxth	r3, r3
}
 800f144:	0018      	movs	r0, r3
 800f146:	46bd      	mov	sp, r7
 800f148:	b004      	add	sp, #16
 800f14a:	bd80      	pop	{r7, pc}
 800f14c:	40009800 	.word	0x40009800

0800f150 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800f150:	b590      	push	{r4, r7, lr}
 800f152:	b087      	sub	sp, #28
 800f154:	af02      	add	r7, sp, #8
 800f156:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	2b00      	cmp	r3, #0
 800f15c:	d101      	bne.n	800f162 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800f15e:	2301      	movs	r3, #1
 800f160:	e0ea      	b.n	800f338 <HAL_PCD_Init+0x1e8>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	4a76      	ldr	r2, [pc, #472]	; (800f340 <HAL_PCD_Init+0x1f0>)
 800f166:	5c9b      	ldrb	r3, [r3, r2]
 800f168:	b2db      	uxtb	r3, r3
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d108      	bne.n	800f180 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800f16e:	687a      	ldr	r2, [r7, #4]
 800f170:	23a5      	movs	r3, #165	; 0xa5
 800f172:	009b      	lsls	r3, r3, #2
 800f174:	2100      	movs	r1, #0
 800f176:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	0018      	movs	r0, r3
 800f17c:	f011 fdc4 	bl	8020d08 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	4a6f      	ldr	r2, [pc, #444]	; (800f340 <HAL_PCD_Init+0x1f0>)
 800f184:	2103      	movs	r1, #3
 800f186:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	0018      	movs	r0, r3
 800f18e:	f004 fd03 	bl	8013b98 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800f192:	230f      	movs	r3, #15
 800f194:	18fb      	adds	r3, r7, r3
 800f196:	2200      	movs	r2, #0
 800f198:	701a      	strb	r2, [r3, #0]
 800f19a:	e049      	b.n	800f230 <HAL_PCD_Init+0xe0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800f19c:	200f      	movs	r0, #15
 800f19e:	183b      	adds	r3, r7, r0
 800f1a0:	781a      	ldrb	r2, [r3, #0]
 800f1a2:	6879      	ldr	r1, [r7, #4]
 800f1a4:	0013      	movs	r3, r2
 800f1a6:	009b      	lsls	r3, r3, #2
 800f1a8:	189b      	adds	r3, r3, r2
 800f1aa:	00db      	lsls	r3, r3, #3
 800f1ac:	18cb      	adds	r3, r1, r3
 800f1ae:	3315      	adds	r3, #21
 800f1b0:	2201      	movs	r2, #1
 800f1b2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800f1b4:	183b      	adds	r3, r7, r0
 800f1b6:	781a      	ldrb	r2, [r3, #0]
 800f1b8:	6879      	ldr	r1, [r7, #4]
 800f1ba:	0013      	movs	r3, r2
 800f1bc:	009b      	lsls	r3, r3, #2
 800f1be:	189b      	adds	r3, r3, r2
 800f1c0:	00db      	lsls	r3, r3, #3
 800f1c2:	18cb      	adds	r3, r1, r3
 800f1c4:	3314      	adds	r3, #20
 800f1c6:	183a      	adds	r2, r7, r0
 800f1c8:	7812      	ldrb	r2, [r2, #0]
 800f1ca:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800f1cc:	183b      	adds	r3, r7, r0
 800f1ce:	781a      	ldrb	r2, [r3, #0]
 800f1d0:	6879      	ldr	r1, [r7, #4]
 800f1d2:	0013      	movs	r3, r2
 800f1d4:	009b      	lsls	r3, r3, #2
 800f1d6:	189b      	adds	r3, r3, r2
 800f1d8:	00db      	lsls	r3, r3, #3
 800f1da:	18cb      	adds	r3, r1, r3
 800f1dc:	3317      	adds	r3, #23
 800f1de:	2200      	movs	r2, #0
 800f1e0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800f1e2:	183b      	adds	r3, r7, r0
 800f1e4:	781a      	ldrb	r2, [r3, #0]
 800f1e6:	6879      	ldr	r1, [r7, #4]
 800f1e8:	0013      	movs	r3, r2
 800f1ea:	009b      	lsls	r3, r3, #2
 800f1ec:	189b      	adds	r3, r3, r2
 800f1ee:	00db      	lsls	r3, r3, #3
 800f1f0:	18cb      	adds	r3, r1, r3
 800f1f2:	3324      	adds	r3, #36	; 0x24
 800f1f4:	2200      	movs	r2, #0
 800f1f6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800f1f8:	183b      	adds	r3, r7, r0
 800f1fa:	781a      	ldrb	r2, [r3, #0]
 800f1fc:	6879      	ldr	r1, [r7, #4]
 800f1fe:	0013      	movs	r3, r2
 800f200:	009b      	lsls	r3, r3, #2
 800f202:	189b      	adds	r3, r3, r2
 800f204:	00db      	lsls	r3, r3, #3
 800f206:	18cb      	adds	r3, r1, r3
 800f208:	3328      	adds	r3, #40	; 0x28
 800f20a:	2200      	movs	r2, #0
 800f20c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800f20e:	183b      	adds	r3, r7, r0
 800f210:	781b      	ldrb	r3, [r3, #0]
 800f212:	6879      	ldr	r1, [r7, #4]
 800f214:	1c5a      	adds	r2, r3, #1
 800f216:	0013      	movs	r3, r2
 800f218:	009b      	lsls	r3, r3, #2
 800f21a:	189b      	adds	r3, r3, r2
 800f21c:	00db      	lsls	r3, r3, #3
 800f21e:	18cb      	adds	r3, r1, r3
 800f220:	3304      	adds	r3, #4
 800f222:	2200      	movs	r2, #0
 800f224:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800f226:	183b      	adds	r3, r7, r0
 800f228:	781a      	ldrb	r2, [r3, #0]
 800f22a:	183b      	adds	r3, r7, r0
 800f22c:	3201      	adds	r2, #1
 800f22e:	701a      	strb	r2, [r3, #0]
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	791b      	ldrb	r3, [r3, #4]
 800f234:	210f      	movs	r1, #15
 800f236:	187a      	adds	r2, r7, r1
 800f238:	7812      	ldrb	r2, [r2, #0]
 800f23a:	429a      	cmp	r2, r3
 800f23c:	d3ae      	bcc.n	800f19c <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800f23e:	187b      	adds	r3, r7, r1
 800f240:	2200      	movs	r2, #0
 800f242:	701a      	strb	r2, [r3, #0]
 800f244:	e056      	b.n	800f2f4 <HAL_PCD_Init+0x1a4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800f246:	240f      	movs	r4, #15
 800f248:	193b      	adds	r3, r7, r4
 800f24a:	781a      	ldrb	r2, [r3, #0]
 800f24c:	6878      	ldr	r0, [r7, #4]
 800f24e:	2356      	movs	r3, #86	; 0x56
 800f250:	33ff      	adds	r3, #255	; 0xff
 800f252:	0019      	movs	r1, r3
 800f254:	0013      	movs	r3, r2
 800f256:	009b      	lsls	r3, r3, #2
 800f258:	189b      	adds	r3, r3, r2
 800f25a:	00db      	lsls	r3, r3, #3
 800f25c:	18c3      	adds	r3, r0, r3
 800f25e:	185b      	adds	r3, r3, r1
 800f260:	2200      	movs	r2, #0
 800f262:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800f264:	193b      	adds	r3, r7, r4
 800f266:	781a      	ldrb	r2, [r3, #0]
 800f268:	6878      	ldr	r0, [r7, #4]
 800f26a:	23aa      	movs	r3, #170	; 0xaa
 800f26c:	0059      	lsls	r1, r3, #1
 800f26e:	0013      	movs	r3, r2
 800f270:	009b      	lsls	r3, r3, #2
 800f272:	189b      	adds	r3, r3, r2
 800f274:	00db      	lsls	r3, r3, #3
 800f276:	18c3      	adds	r3, r0, r3
 800f278:	185b      	adds	r3, r3, r1
 800f27a:	193a      	adds	r2, r7, r4
 800f27c:	7812      	ldrb	r2, [r2, #0]
 800f27e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800f280:	193b      	adds	r3, r7, r4
 800f282:	781a      	ldrb	r2, [r3, #0]
 800f284:	6878      	ldr	r0, [r7, #4]
 800f286:	2358      	movs	r3, #88	; 0x58
 800f288:	33ff      	adds	r3, #255	; 0xff
 800f28a:	0019      	movs	r1, r3
 800f28c:	0013      	movs	r3, r2
 800f28e:	009b      	lsls	r3, r3, #2
 800f290:	189b      	adds	r3, r3, r2
 800f292:	00db      	lsls	r3, r3, #3
 800f294:	18c3      	adds	r3, r0, r3
 800f296:	185b      	adds	r3, r3, r1
 800f298:	2200      	movs	r2, #0
 800f29a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800f29c:	193b      	adds	r3, r7, r4
 800f29e:	781a      	ldrb	r2, [r3, #0]
 800f2a0:	6878      	ldr	r0, [r7, #4]
 800f2a2:	23b2      	movs	r3, #178	; 0xb2
 800f2a4:	0059      	lsls	r1, r3, #1
 800f2a6:	0013      	movs	r3, r2
 800f2a8:	009b      	lsls	r3, r3, #2
 800f2aa:	189b      	adds	r3, r3, r2
 800f2ac:	00db      	lsls	r3, r3, #3
 800f2ae:	18c3      	adds	r3, r0, r3
 800f2b0:	185b      	adds	r3, r3, r1
 800f2b2:	2200      	movs	r2, #0
 800f2b4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800f2b6:	193b      	adds	r3, r7, r4
 800f2b8:	781a      	ldrb	r2, [r3, #0]
 800f2ba:	6878      	ldr	r0, [r7, #4]
 800f2bc:	23b4      	movs	r3, #180	; 0xb4
 800f2be:	0059      	lsls	r1, r3, #1
 800f2c0:	0013      	movs	r3, r2
 800f2c2:	009b      	lsls	r3, r3, #2
 800f2c4:	189b      	adds	r3, r3, r2
 800f2c6:	00db      	lsls	r3, r3, #3
 800f2c8:	18c3      	adds	r3, r0, r3
 800f2ca:	185b      	adds	r3, r3, r1
 800f2cc:	2200      	movs	r2, #0
 800f2ce:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800f2d0:	193b      	adds	r3, r7, r4
 800f2d2:	781a      	ldrb	r2, [r3, #0]
 800f2d4:	6878      	ldr	r0, [r7, #4]
 800f2d6:	23b6      	movs	r3, #182	; 0xb6
 800f2d8:	0059      	lsls	r1, r3, #1
 800f2da:	0013      	movs	r3, r2
 800f2dc:	009b      	lsls	r3, r3, #2
 800f2de:	189b      	adds	r3, r3, r2
 800f2e0:	00db      	lsls	r3, r3, #3
 800f2e2:	18c3      	adds	r3, r0, r3
 800f2e4:	185b      	adds	r3, r3, r1
 800f2e6:	2200      	movs	r2, #0
 800f2e8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800f2ea:	193b      	adds	r3, r7, r4
 800f2ec:	781a      	ldrb	r2, [r3, #0]
 800f2ee:	193b      	adds	r3, r7, r4
 800f2f0:	3201      	adds	r2, #1
 800f2f2:	701a      	strb	r2, [r3, #0]
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	791b      	ldrb	r3, [r3, #4]
 800f2f8:	220f      	movs	r2, #15
 800f2fa:	18ba      	adds	r2, r7, r2
 800f2fc:	7812      	ldrb	r2, [r2, #0]
 800f2fe:	429a      	cmp	r2, r3
 800f300:	d3a1      	bcc.n	800f246 <HAL_PCD_Init+0xf6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	6818      	ldr	r0, [r3, #0]
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	466a      	mov	r2, sp
 800f30a:	7c19      	ldrb	r1, [r3, #16]
 800f30c:	7011      	strb	r1, [r2, #0]
 800f30e:	6859      	ldr	r1, [r3, #4]
 800f310:	689a      	ldr	r2, [r3, #8]
 800f312:	68db      	ldr	r3, [r3, #12]
 800f314:	f004 fc79 	bl	8013c0a <USB_DevInit>

  hpcd->USB_Address = 0U;
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	2200      	movs	r2, #0
 800f31c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	4a07      	ldr	r2, [pc, #28]	; (800f340 <HAL_PCD_Init+0x1f0>)
 800f322:	2101      	movs	r1, #1
 800f324:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	7b1b      	ldrb	r3, [r3, #12]
 800f32a:	2b01      	cmp	r3, #1
 800f32c:	d103      	bne.n	800f336 <HAL_PCD_Init+0x1e6>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	0018      	movs	r0, r3
 800f332:	f001 fbfb 	bl	8010b2c <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800f336:	2300      	movs	r3, #0
}
 800f338:	0018      	movs	r0, r3
 800f33a:	46bd      	mov	sp, r7
 800f33c:	b005      	add	sp, #20
 800f33e:	bd90      	pop	{r4, r7, pc}
 800f340:	00000295 	.word	0x00000295

0800f344 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800f344:	b580      	push	{r7, lr}
 800f346:	b082      	sub	sp, #8
 800f348:	af00      	add	r7, sp, #0
 800f34a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800f34c:	687a      	ldr	r2, [r7, #4]
 800f34e:	23a5      	movs	r3, #165	; 0xa5
 800f350:	009b      	lsls	r3, r3, #2
 800f352:	5cd3      	ldrb	r3, [r2, r3]
 800f354:	2b01      	cmp	r3, #1
 800f356:	d101      	bne.n	800f35c <HAL_PCD_Start+0x18>
 800f358:	2302      	movs	r3, #2
 800f35a:	e014      	b.n	800f386 <HAL_PCD_Start+0x42>
 800f35c:	687a      	ldr	r2, [r7, #4]
 800f35e:	23a5      	movs	r3, #165	; 0xa5
 800f360:	009b      	lsls	r3, r3, #2
 800f362:	2101      	movs	r1, #1
 800f364:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	0018      	movs	r0, r3
 800f36c:	f004 fc00 	bl	8013b70 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	681b      	ldr	r3, [r3, #0]
 800f374:	0018      	movs	r0, r3
 800f376:	f006 fa0a 	bl	801578e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800f37a:	687a      	ldr	r2, [r7, #4]
 800f37c:	23a5      	movs	r3, #165	; 0xa5
 800f37e:	009b      	lsls	r3, r3, #2
 800f380:	2100      	movs	r1, #0
 800f382:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800f384:	2300      	movs	r3, #0
}
 800f386:	0018      	movs	r0, r3
 800f388:	46bd      	mov	sp, r7
 800f38a:	b002      	add	sp, #8
 800f38c:	bd80      	pop	{r7, pc}
	...

0800f390 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800f390:	b580      	push	{r7, lr}
 800f392:	b084      	sub	sp, #16
 800f394:	af00      	add	r7, sp, #0
 800f396:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	0018      	movs	r0, r3
 800f39e:	f006 fa06 	bl	80157ae <USB_ReadInterrupts>
 800f3a2:	0003      	movs	r3, r0
 800f3a4:	60fb      	str	r3, [r7, #12]

  /* check if this is an USB pending IT */
  if ((SYSCFG->IT_LINE_SR[8] & (0x1U << 2)) == 0U)
 800f3a6:	4a7c      	ldr	r2, [pc, #496]	; (800f598 <HAL_PCD_IRQHandler+0x208>)
 800f3a8:	23a0      	movs	r3, #160	; 0xa0
 800f3aa:	58d3      	ldr	r3, [r2, r3]
 800f3ac:	2204      	movs	r2, #4
 800f3ae:	4013      	ands	r3, r2
 800f3b0:	d100      	bne.n	800f3b4 <HAL_PCD_IRQHandler+0x24>
 800f3b2:	e0ed      	b.n	800f590 <HAL_PCD_IRQHandler+0x200>
  {
    return;
  }

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800f3b4:	68fa      	ldr	r2, [r7, #12]
 800f3b6:	2380      	movs	r3, #128	; 0x80
 800f3b8:	021b      	lsls	r3, r3, #8
 800f3ba:	4013      	ands	r3, r2
 800f3bc:	d004      	beq.n	800f3c8 <HAL_PCD_IRQHandler+0x38>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	0018      	movs	r0, r3
 800f3c2:	f000 fb35 	bl	800fa30 <PCD_EP_ISR_Handler>

    return;
 800f3c6:	e0e4      	b.n	800f592 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800f3c8:	68fa      	ldr	r2, [r7, #12]
 800f3ca:	2380      	movs	r3, #128	; 0x80
 800f3cc:	00db      	lsls	r3, r3, #3
 800f3ce:	4013      	ands	r3, r2
 800f3d0:	d011      	beq.n	800f3f6 <HAL_PCD_IRQHandler+0x66>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	681b      	ldr	r3, [r3, #0]
 800f3d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	496f      	ldr	r1, [pc, #444]	; (800f59c <HAL_PCD_IRQHandler+0x20c>)
 800f3de:	400a      	ands	r2, r1
 800f3e0:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	0018      	movs	r0, r3
 800f3e6:	f011 fd52 	bl	8020e8e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	2100      	movs	r1, #0
 800f3ee:	0018      	movs	r0, r3
 800f3f0:	f000 f8e4 	bl	800f5bc <HAL_PCD_SetAddress>

    return;
 800f3f4:	e0cd      	b.n	800f592 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800f3f6:	68fa      	ldr	r2, [r7, #12]
 800f3f8:	2380      	movs	r3, #128	; 0x80
 800f3fa:	01db      	lsls	r3, r3, #7
 800f3fc:	4013      	ands	r3, r2
 800f3fe:	d008      	beq.n	800f412 <HAL_PCD_IRQHandler+0x82>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	681b      	ldr	r3, [r3, #0]
 800f40a:	4965      	ldr	r1, [pc, #404]	; (800f5a0 <HAL_PCD_IRQHandler+0x210>)
 800f40c:	400a      	ands	r2, r1
 800f40e:	645a      	str	r2, [r3, #68]	; 0x44

    return;
 800f410:	e0bf      	b.n	800f592 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800f412:	68fa      	ldr	r2, [r7, #12]
 800f414:	2380      	movs	r3, #128	; 0x80
 800f416:	019b      	lsls	r3, r3, #6
 800f418:	4013      	ands	r3, r2
 800f41a:	d008      	beq.n	800f42e <HAL_PCD_IRQHandler+0x9e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	681b      	ldr	r3, [r3, #0]
 800f420:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	495f      	ldr	r1, [pc, #380]	; (800f5a4 <HAL_PCD_IRQHandler+0x214>)
 800f428:	400a      	ands	r2, r1
 800f42a:	645a      	str	r2, [r3, #68]	; 0x44

    return;
 800f42c:	e0b1      	b.n	800f592 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800f42e:	68fa      	ldr	r2, [r7, #12]
 800f430:	2380      	movs	r3, #128	; 0x80
 800f432:	015b      	lsls	r3, r3, #5
 800f434:	4013      	ands	r3, r2
 800f436:	d02c      	beq.n	800f492 <HAL_PCD_IRQHandler+0x102>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	681b      	ldr	r3, [r3, #0]
 800f43c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	2104      	movs	r1, #4
 800f444:	438a      	bics	r2, r1
 800f446:	641a      	str	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	681b      	ldr	r3, [r3, #0]
 800f44c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	2108      	movs	r1, #8
 800f454:	438a      	bics	r2, r1
 800f456:	641a      	str	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 800f458:	687a      	ldr	r2, [r7, #4]
 800f45a:	23b3      	movs	r3, #179	; 0xb3
 800f45c:	009b      	lsls	r3, r3, #2
 800f45e:	5cd3      	ldrb	r3, [r2, r3]
 800f460:	2b01      	cmp	r3, #1
 800f462:	d109      	bne.n	800f478 <HAL_PCD_IRQHandler+0xe8>
    {
      hpcd->LPM_State = LPM_L0;
 800f464:	687a      	ldr	r2, [r7, #4]
 800f466:	23b3      	movs	r3, #179	; 0xb3
 800f468:	009b      	lsls	r3, r3, #2
 800f46a:	2100      	movs	r1, #0
 800f46c:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	2100      	movs	r1, #0
 800f472:	0018      	movs	r0, r3
 800f474:	f011 ff8a 	bl	802138c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	0018      	movs	r0, r3
 800f47c:	f011 fd48 	bl	8020f10 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	681b      	ldr	r3, [r3, #0]
 800f48a:	4947      	ldr	r1, [pc, #284]	; (800f5a8 <HAL_PCD_IRQHandler+0x218>)
 800f48c:	400a      	ands	r2, r1
 800f48e:	645a      	str	r2, [r3, #68]	; 0x44

    return;
 800f490:	e07f      	b.n	800f592 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800f492:	68fa      	ldr	r2, [r7, #12]
 800f494:	2380      	movs	r3, #128	; 0x80
 800f496:	011b      	lsls	r3, r3, #4
 800f498:	4013      	ands	r3, r2
 800f49a:	d01c      	beq.n	800f4d6 <HAL_PCD_IRQHandler+0x146>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	681b      	ldr	r3, [r3, #0]
 800f4a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	2108      	movs	r1, #8
 800f4a8:	430a      	orrs	r2, r1
 800f4aa:	641a      	str	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	493d      	ldr	r1, [pc, #244]	; (800f5ac <HAL_PCD_IRQHandler+0x21c>)
 800f4b8:	400a      	ands	r2, r1
 800f4ba:	645a      	str	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	681b      	ldr	r3, [r3, #0]
 800f4c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	681b      	ldr	r3, [r3, #0]
 800f4c6:	2104      	movs	r1, #4
 800f4c8:	430a      	orrs	r2, r1
 800f4ca:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	0018      	movs	r0, r3
 800f4d0:	f011 fd02 	bl	8020ed8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800f4d4:	e05d      	b.n	800f592 <HAL_PCD_IRQHandler+0x202>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	2280      	movs	r2, #128	; 0x80
 800f4da:	4013      	ands	r3, r2
 800f4dc:	d038      	beq.n	800f550 <HAL_PCD_IRQHandler+0x1c0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	4931      	ldr	r1, [pc, #196]	; (800f5b0 <HAL_PCD_IRQHandler+0x220>)
 800f4ea:	400a      	ands	r2, r1
 800f4ec:	645a      	str	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 800f4ee:	687a      	ldr	r2, [r7, #4]
 800f4f0:	23b3      	movs	r3, #179	; 0xb3
 800f4f2:	009b      	lsls	r3, r3, #2
 800f4f4:	5cd3      	ldrb	r3, [r2, r3]
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d125      	bne.n	800f546 <HAL_PCD_IRQHandler+0x1b6>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	681b      	ldr	r3, [r3, #0]
 800f4fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	681b      	ldr	r3, [r3, #0]
 800f504:	2104      	movs	r1, #4
 800f506:	430a      	orrs	r2, r1
 800f508:	641a      	str	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	681b      	ldr	r3, [r3, #0]
 800f50e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	681b      	ldr	r3, [r3, #0]
 800f514:	2108      	movs	r1, #8
 800f516:	430a      	orrs	r2, r1
 800f518:	641a      	str	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 800f51a:	687a      	ldr	r2, [r7, #4]
 800f51c:	23b3      	movs	r3, #179	; 0xb3
 800f51e:	009b      	lsls	r3, r3, #2
 800f520:	2101      	movs	r1, #1
 800f522:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f52a:	089b      	lsrs	r3, r3, #2
 800f52c:	223c      	movs	r2, #60	; 0x3c
 800f52e:	4013      	ands	r3, r2
 800f530:	0019      	movs	r1, r3
 800f532:	687a      	ldr	r2, [r7, #4]
 800f534:	23b4      	movs	r3, #180	; 0xb4
 800f536:	009b      	lsls	r3, r3, #2
 800f538:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	2101      	movs	r1, #1
 800f53e:	0018      	movs	r0, r3
 800f540:	f011 ff24 	bl	802138c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800f544:	e025      	b.n	800f592 <HAL_PCD_IRQHandler+0x202>
      HAL_PCD_SuspendCallback(hpcd);
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	0018      	movs	r0, r3
 800f54a:	f011 fcc5 	bl	8020ed8 <HAL_PCD_SuspendCallback>
    return;
 800f54e:	e020      	b.n	800f592 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800f550:	68fa      	ldr	r2, [r7, #12]
 800f552:	2380      	movs	r3, #128	; 0x80
 800f554:	009b      	lsls	r3, r3, #2
 800f556:	4013      	ands	r3, r2
 800f558:	d00c      	beq.n	800f574 <HAL_PCD_IRQHandler+0x1e4>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	681b      	ldr	r3, [r3, #0]
 800f55e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	681b      	ldr	r3, [r3, #0]
 800f564:	4913      	ldr	r1, [pc, #76]	; (800f5b4 <HAL_PCD_IRQHandler+0x224>)
 800f566:	400a      	ands	r2, r1
 800f568:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	0018      	movs	r0, r3
 800f56e:	f011 fc7f 	bl	8020e70 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800f572:	e00e      	b.n	800f592 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800f574:	68fa      	ldr	r2, [r7, #12]
 800f576:	2380      	movs	r3, #128	; 0x80
 800f578:	005b      	lsls	r3, r3, #1
 800f57a:	4013      	ands	r3, r2
 800f57c:	d009      	beq.n	800f592 <HAL_PCD_IRQHandler+0x202>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	681b      	ldr	r3, [r3, #0]
 800f582:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	681b      	ldr	r3, [r3, #0]
 800f588:	490b      	ldr	r1, [pc, #44]	; (800f5b8 <HAL_PCD_IRQHandler+0x228>)
 800f58a:	400a      	ands	r2, r1
 800f58c:	645a      	str	r2, [r3, #68]	; 0x44

    return;
 800f58e:	e000      	b.n	800f592 <HAL_PCD_IRQHandler+0x202>
    return;
 800f590:	46c0      	nop			; (mov r8, r8)
  }
}
 800f592:	46bd      	mov	sp, r7
 800f594:	b004      	add	sp, #16
 800f596:	bd80      	pop	{r7, pc}
 800f598:	40010000 	.word	0x40010000
 800f59c:	0000fbff 	.word	0x0000fbff
 800f5a0:	0000bfff 	.word	0x0000bfff
 800f5a4:	0000dfff 	.word	0x0000dfff
 800f5a8:	0000efff 	.word	0x0000efff
 800f5ac:	0000f7ff 	.word	0x0000f7ff
 800f5b0:	0000ff7f 	.word	0x0000ff7f
 800f5b4:	0000fdff 	.word	0x0000fdff
 800f5b8:	0000feff 	.word	0x0000feff

0800f5bc <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800f5bc:	b580      	push	{r7, lr}
 800f5be:	b082      	sub	sp, #8
 800f5c0:	af00      	add	r7, sp, #0
 800f5c2:	6078      	str	r0, [r7, #4]
 800f5c4:	000a      	movs	r2, r1
 800f5c6:	1cfb      	adds	r3, r7, #3
 800f5c8:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 800f5ca:	687a      	ldr	r2, [r7, #4]
 800f5cc:	23a5      	movs	r3, #165	; 0xa5
 800f5ce:	009b      	lsls	r3, r3, #2
 800f5d0:	5cd3      	ldrb	r3, [r2, r3]
 800f5d2:	2b01      	cmp	r3, #1
 800f5d4:	d101      	bne.n	800f5da <HAL_PCD_SetAddress+0x1e>
 800f5d6:	2302      	movs	r3, #2
 800f5d8:	e016      	b.n	800f608 <HAL_PCD_SetAddress+0x4c>
 800f5da:	687a      	ldr	r2, [r7, #4]
 800f5dc:	23a5      	movs	r3, #165	; 0xa5
 800f5de:	009b      	lsls	r3, r3, #2
 800f5e0:	2101      	movs	r1, #1
 800f5e2:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	1cfa      	adds	r2, r7, #3
 800f5e8:	7812      	ldrb	r2, [r2, #0]
 800f5ea:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	681a      	ldr	r2, [r3, #0]
 800f5f0:	1cfb      	adds	r3, r7, #3
 800f5f2:	781b      	ldrb	r3, [r3, #0]
 800f5f4:	0019      	movs	r1, r3
 800f5f6:	0010      	movs	r0, r2
 800f5f8:	f006 f8b6 	bl	8015768 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800f5fc:	687a      	ldr	r2, [r7, #4]
 800f5fe:	23a5      	movs	r3, #165	; 0xa5
 800f600:	009b      	lsls	r3, r3, #2
 800f602:	2100      	movs	r1, #0
 800f604:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800f606:	2300      	movs	r3, #0
}
 800f608:	0018      	movs	r0, r3
 800f60a:	46bd      	mov	sp, r7
 800f60c:	b002      	add	sp, #8
 800f60e:	bd80      	pop	{r7, pc}

0800f610 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800f610:	b590      	push	{r4, r7, lr}
 800f612:	b085      	sub	sp, #20
 800f614:	af00      	add	r7, sp, #0
 800f616:	6078      	str	r0, [r7, #4]
 800f618:	000c      	movs	r4, r1
 800f61a:	0010      	movs	r0, r2
 800f61c:	0019      	movs	r1, r3
 800f61e:	1cfb      	adds	r3, r7, #3
 800f620:	1c22      	adds	r2, r4, #0
 800f622:	701a      	strb	r2, [r3, #0]
 800f624:	003b      	movs	r3, r7
 800f626:	1c02      	adds	r2, r0, #0
 800f628:	801a      	strh	r2, [r3, #0]
 800f62a:	1cbb      	adds	r3, r7, #2
 800f62c:	1c0a      	adds	r2, r1, #0
 800f62e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 800f630:	230b      	movs	r3, #11
 800f632:	18fb      	adds	r3, r7, r3
 800f634:	2200      	movs	r2, #0
 800f636:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800f638:	1cfb      	adds	r3, r7, #3
 800f63a:	781b      	ldrb	r3, [r3, #0]
 800f63c:	b25b      	sxtb	r3, r3
 800f63e:	2b00      	cmp	r3, #0
 800f640:	da10      	bge.n	800f664 <HAL_PCD_EP_Open+0x54>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800f642:	1cfb      	adds	r3, r7, #3
 800f644:	781b      	ldrb	r3, [r3, #0]
 800f646:	2207      	movs	r2, #7
 800f648:	401a      	ands	r2, r3
 800f64a:	0013      	movs	r3, r2
 800f64c:	009b      	lsls	r3, r3, #2
 800f64e:	189b      	adds	r3, r3, r2
 800f650:	00db      	lsls	r3, r3, #3
 800f652:	3310      	adds	r3, #16
 800f654:	687a      	ldr	r2, [r7, #4]
 800f656:	18d3      	adds	r3, r2, r3
 800f658:	3304      	adds	r3, #4
 800f65a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800f65c:	68fb      	ldr	r3, [r7, #12]
 800f65e:	2201      	movs	r2, #1
 800f660:	705a      	strb	r2, [r3, #1]
 800f662:	e010      	b.n	800f686 <HAL_PCD_EP_Open+0x76>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800f664:	1cfb      	adds	r3, r7, #3
 800f666:	781b      	ldrb	r3, [r3, #0]
 800f668:	2207      	movs	r2, #7
 800f66a:	401a      	ands	r2, r3
 800f66c:	0013      	movs	r3, r2
 800f66e:	009b      	lsls	r3, r3, #2
 800f670:	189b      	adds	r3, r3, r2
 800f672:	00db      	lsls	r3, r3, #3
 800f674:	3351      	adds	r3, #81	; 0x51
 800f676:	33ff      	adds	r3, #255	; 0xff
 800f678:	687a      	ldr	r2, [r7, #4]
 800f67a:	18d3      	adds	r3, r2, r3
 800f67c:	3304      	adds	r3, #4
 800f67e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800f680:	68fb      	ldr	r3, [r7, #12]
 800f682:	2200      	movs	r2, #0
 800f684:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800f686:	1cfb      	adds	r3, r7, #3
 800f688:	781b      	ldrb	r3, [r3, #0]
 800f68a:	2207      	movs	r2, #7
 800f68c:	4013      	ands	r3, r2
 800f68e:	b2da      	uxtb	r2, r3
 800f690:	68fb      	ldr	r3, [r7, #12]
 800f692:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800f694:	003b      	movs	r3, r7
 800f696:	881a      	ldrh	r2, [r3, #0]
 800f698:	68fb      	ldr	r3, [r7, #12]
 800f69a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800f69c:	68fb      	ldr	r3, [r7, #12]
 800f69e:	1cba      	adds	r2, r7, #2
 800f6a0:	7812      	ldrb	r2, [r2, #0]
 800f6a2:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800f6a4:	1cbb      	adds	r3, r7, #2
 800f6a6:	781b      	ldrb	r3, [r3, #0]
 800f6a8:	2b02      	cmp	r3, #2
 800f6aa:	d102      	bne.n	800f6b2 <HAL_PCD_EP_Open+0xa2>
  {
    ep->data_pid_start = 0U;
 800f6ac:	68fb      	ldr	r3, [r7, #12]
 800f6ae:	2200      	movs	r2, #0
 800f6b0:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800f6b2:	687a      	ldr	r2, [r7, #4]
 800f6b4:	23a5      	movs	r3, #165	; 0xa5
 800f6b6:	009b      	lsls	r3, r3, #2
 800f6b8:	5cd3      	ldrb	r3, [r2, r3]
 800f6ba:	2b01      	cmp	r3, #1
 800f6bc:	d101      	bne.n	800f6c2 <HAL_PCD_EP_Open+0xb2>
 800f6be:	2302      	movs	r3, #2
 800f6c0:	e013      	b.n	800f6ea <HAL_PCD_EP_Open+0xda>
 800f6c2:	687a      	ldr	r2, [r7, #4]
 800f6c4:	23a5      	movs	r3, #165	; 0xa5
 800f6c6:	009b      	lsls	r3, r3, #2
 800f6c8:	2101      	movs	r1, #1
 800f6ca:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	68fa      	ldr	r2, [r7, #12]
 800f6d2:	0011      	movs	r1, r2
 800f6d4:	0018      	movs	r0, r3
 800f6d6:	f004 fac3 	bl	8013c60 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800f6da:	687a      	ldr	r2, [r7, #4]
 800f6dc:	23a5      	movs	r3, #165	; 0xa5
 800f6de:	009b      	lsls	r3, r3, #2
 800f6e0:	2100      	movs	r1, #0
 800f6e2:	54d1      	strb	r1, [r2, r3]

  return ret;
 800f6e4:	230b      	movs	r3, #11
 800f6e6:	18fb      	adds	r3, r7, r3
 800f6e8:	781b      	ldrb	r3, [r3, #0]
}
 800f6ea:	0018      	movs	r0, r3
 800f6ec:	46bd      	mov	sp, r7
 800f6ee:	b005      	add	sp, #20
 800f6f0:	bd90      	pop	{r4, r7, pc}

0800f6f2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800f6f2:	b580      	push	{r7, lr}
 800f6f4:	b084      	sub	sp, #16
 800f6f6:	af00      	add	r7, sp, #0
 800f6f8:	6078      	str	r0, [r7, #4]
 800f6fa:	000a      	movs	r2, r1
 800f6fc:	1cfb      	adds	r3, r7, #3
 800f6fe:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800f700:	1cfb      	adds	r3, r7, #3
 800f702:	781b      	ldrb	r3, [r3, #0]
 800f704:	b25b      	sxtb	r3, r3
 800f706:	2b00      	cmp	r3, #0
 800f708:	da10      	bge.n	800f72c <HAL_PCD_EP_Close+0x3a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800f70a:	1cfb      	adds	r3, r7, #3
 800f70c:	781b      	ldrb	r3, [r3, #0]
 800f70e:	2207      	movs	r2, #7
 800f710:	401a      	ands	r2, r3
 800f712:	0013      	movs	r3, r2
 800f714:	009b      	lsls	r3, r3, #2
 800f716:	189b      	adds	r3, r3, r2
 800f718:	00db      	lsls	r3, r3, #3
 800f71a:	3310      	adds	r3, #16
 800f71c:	687a      	ldr	r2, [r7, #4]
 800f71e:	18d3      	adds	r3, r2, r3
 800f720:	3304      	adds	r3, #4
 800f722:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800f724:	68fb      	ldr	r3, [r7, #12]
 800f726:	2201      	movs	r2, #1
 800f728:	705a      	strb	r2, [r3, #1]
 800f72a:	e010      	b.n	800f74e <HAL_PCD_EP_Close+0x5c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800f72c:	1cfb      	adds	r3, r7, #3
 800f72e:	781b      	ldrb	r3, [r3, #0]
 800f730:	2207      	movs	r2, #7
 800f732:	401a      	ands	r2, r3
 800f734:	0013      	movs	r3, r2
 800f736:	009b      	lsls	r3, r3, #2
 800f738:	189b      	adds	r3, r3, r2
 800f73a:	00db      	lsls	r3, r3, #3
 800f73c:	3351      	adds	r3, #81	; 0x51
 800f73e:	33ff      	adds	r3, #255	; 0xff
 800f740:	687a      	ldr	r2, [r7, #4]
 800f742:	18d3      	adds	r3, r2, r3
 800f744:	3304      	adds	r3, #4
 800f746:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800f748:	68fb      	ldr	r3, [r7, #12]
 800f74a:	2200      	movs	r2, #0
 800f74c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800f74e:	1cfb      	adds	r3, r7, #3
 800f750:	781b      	ldrb	r3, [r3, #0]
 800f752:	2207      	movs	r2, #7
 800f754:	4013      	ands	r3, r2
 800f756:	b2da      	uxtb	r2, r3
 800f758:	68fb      	ldr	r3, [r7, #12]
 800f75a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800f75c:	687a      	ldr	r2, [r7, #4]
 800f75e:	23a5      	movs	r3, #165	; 0xa5
 800f760:	009b      	lsls	r3, r3, #2
 800f762:	5cd3      	ldrb	r3, [r2, r3]
 800f764:	2b01      	cmp	r3, #1
 800f766:	d101      	bne.n	800f76c <HAL_PCD_EP_Close+0x7a>
 800f768:	2302      	movs	r3, #2
 800f76a:	e011      	b.n	800f790 <HAL_PCD_EP_Close+0x9e>
 800f76c:	687a      	ldr	r2, [r7, #4]
 800f76e:	23a5      	movs	r3, #165	; 0xa5
 800f770:	009b      	lsls	r3, r3, #2
 800f772:	2101      	movs	r1, #1
 800f774:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	68fa      	ldr	r2, [r7, #12]
 800f77c:	0011      	movs	r1, r2
 800f77e:	0018      	movs	r0, r3
 800f780:	f004 fda2 	bl	80142c8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800f784:	687a      	ldr	r2, [r7, #4]
 800f786:	23a5      	movs	r3, #165	; 0xa5
 800f788:	009b      	lsls	r3, r3, #2
 800f78a:	2100      	movs	r1, #0
 800f78c:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 800f78e:	2300      	movs	r3, #0
}
 800f790:	0018      	movs	r0, r3
 800f792:	46bd      	mov	sp, r7
 800f794:	b004      	add	sp, #16
 800f796:	bd80      	pop	{r7, pc}

0800f798 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800f798:	b580      	push	{r7, lr}
 800f79a:	b086      	sub	sp, #24
 800f79c:	af00      	add	r7, sp, #0
 800f79e:	60f8      	str	r0, [r7, #12]
 800f7a0:	607a      	str	r2, [r7, #4]
 800f7a2:	603b      	str	r3, [r7, #0]
 800f7a4:	200b      	movs	r0, #11
 800f7a6:	183b      	adds	r3, r7, r0
 800f7a8:	1c0a      	adds	r2, r1, #0
 800f7aa:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800f7ac:	0001      	movs	r1, r0
 800f7ae:	187b      	adds	r3, r7, r1
 800f7b0:	781b      	ldrb	r3, [r3, #0]
 800f7b2:	2207      	movs	r2, #7
 800f7b4:	401a      	ands	r2, r3
 800f7b6:	0013      	movs	r3, r2
 800f7b8:	009b      	lsls	r3, r3, #2
 800f7ba:	189b      	adds	r3, r3, r2
 800f7bc:	00db      	lsls	r3, r3, #3
 800f7be:	3351      	adds	r3, #81	; 0x51
 800f7c0:	33ff      	adds	r3, #255	; 0xff
 800f7c2:	68fa      	ldr	r2, [r7, #12]
 800f7c4:	18d3      	adds	r3, r2, r3
 800f7c6:	3304      	adds	r3, #4
 800f7c8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800f7ca:	697b      	ldr	r3, [r7, #20]
 800f7cc:	687a      	ldr	r2, [r7, #4]
 800f7ce:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800f7d0:	697b      	ldr	r3, [r7, #20]
 800f7d2:	683a      	ldr	r2, [r7, #0]
 800f7d4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800f7d6:	697b      	ldr	r3, [r7, #20]
 800f7d8:	2200      	movs	r2, #0
 800f7da:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800f7dc:	697b      	ldr	r3, [r7, #20]
 800f7de:	2200      	movs	r2, #0
 800f7e0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800f7e2:	187b      	adds	r3, r7, r1
 800f7e4:	781b      	ldrb	r3, [r3, #0]
 800f7e6:	2207      	movs	r2, #7
 800f7e8:	4013      	ands	r3, r2
 800f7ea:	b2da      	uxtb	r2, r3
 800f7ec:	697b      	ldr	r3, [r7, #20]
 800f7ee:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800f7f0:	68fb      	ldr	r3, [r7, #12]
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	697a      	ldr	r2, [r7, #20]
 800f7f6:	0011      	movs	r1, r2
 800f7f8:	0018      	movs	r0, r3
 800f7fa:	f004 fecb 	bl	8014594 <USB_EPStartXfer>

  return HAL_OK;
 800f7fe:	2300      	movs	r3, #0
}
 800f800:	0018      	movs	r0, r3
 800f802:	46bd      	mov	sp, r7
 800f804:	b006      	add	sp, #24
 800f806:	bd80      	pop	{r7, pc}

0800f808 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800f808:	b580      	push	{r7, lr}
 800f80a:	b082      	sub	sp, #8
 800f80c:	af00      	add	r7, sp, #0
 800f80e:	6078      	str	r0, [r7, #4]
 800f810:	000a      	movs	r2, r1
 800f812:	1cfb      	adds	r3, r7, #3
 800f814:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800f816:	1cfb      	adds	r3, r7, #3
 800f818:	781b      	ldrb	r3, [r3, #0]
 800f81a:	2207      	movs	r2, #7
 800f81c:	401a      	ands	r2, r3
 800f81e:	6878      	ldr	r0, [r7, #4]
 800f820:	23b8      	movs	r3, #184	; 0xb8
 800f822:	0059      	lsls	r1, r3, #1
 800f824:	0013      	movs	r3, r2
 800f826:	009b      	lsls	r3, r3, #2
 800f828:	189b      	adds	r3, r3, r2
 800f82a:	00db      	lsls	r3, r3, #3
 800f82c:	18c3      	adds	r3, r0, r3
 800f82e:	185b      	adds	r3, r3, r1
 800f830:	681b      	ldr	r3, [r3, #0]
}
 800f832:	0018      	movs	r0, r3
 800f834:	46bd      	mov	sp, r7
 800f836:	b002      	add	sp, #8
 800f838:	bd80      	pop	{r7, pc}

0800f83a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800f83a:	b580      	push	{r7, lr}
 800f83c:	b086      	sub	sp, #24
 800f83e:	af00      	add	r7, sp, #0
 800f840:	60f8      	str	r0, [r7, #12]
 800f842:	607a      	str	r2, [r7, #4]
 800f844:	603b      	str	r3, [r7, #0]
 800f846:	200b      	movs	r0, #11
 800f848:	183b      	adds	r3, r7, r0
 800f84a:	1c0a      	adds	r2, r1, #0
 800f84c:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800f84e:	183b      	adds	r3, r7, r0
 800f850:	781b      	ldrb	r3, [r3, #0]
 800f852:	2207      	movs	r2, #7
 800f854:	401a      	ands	r2, r3
 800f856:	0013      	movs	r3, r2
 800f858:	009b      	lsls	r3, r3, #2
 800f85a:	189b      	adds	r3, r3, r2
 800f85c:	00db      	lsls	r3, r3, #3
 800f85e:	3310      	adds	r3, #16
 800f860:	68fa      	ldr	r2, [r7, #12]
 800f862:	18d3      	adds	r3, r2, r3
 800f864:	3304      	adds	r3, #4
 800f866:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800f868:	697b      	ldr	r3, [r7, #20]
 800f86a:	687a      	ldr	r2, [r7, #4]
 800f86c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800f86e:	697b      	ldr	r3, [r7, #20]
 800f870:	683a      	ldr	r2, [r7, #0]
 800f872:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800f874:	697b      	ldr	r3, [r7, #20]
 800f876:	2224      	movs	r2, #36	; 0x24
 800f878:	2101      	movs	r1, #1
 800f87a:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 800f87c:	697b      	ldr	r3, [r7, #20]
 800f87e:	683a      	ldr	r2, [r7, #0]
 800f880:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800f882:	697b      	ldr	r3, [r7, #20]
 800f884:	2200      	movs	r2, #0
 800f886:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800f888:	697b      	ldr	r3, [r7, #20]
 800f88a:	2201      	movs	r2, #1
 800f88c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800f88e:	183b      	adds	r3, r7, r0
 800f890:	781b      	ldrb	r3, [r3, #0]
 800f892:	2207      	movs	r2, #7
 800f894:	4013      	ands	r3, r2
 800f896:	b2da      	uxtb	r2, r3
 800f898:	697b      	ldr	r3, [r7, #20]
 800f89a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	697a      	ldr	r2, [r7, #20]
 800f8a2:	0011      	movs	r1, r2
 800f8a4:	0018      	movs	r0, r3
 800f8a6:	f004 fe75 	bl	8014594 <USB_EPStartXfer>

  return HAL_OK;
 800f8aa:	2300      	movs	r3, #0
}
 800f8ac:	0018      	movs	r0, r3
 800f8ae:	46bd      	mov	sp, r7
 800f8b0:	b006      	add	sp, #24
 800f8b2:	bd80      	pop	{r7, pc}

0800f8b4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800f8b4:	b580      	push	{r7, lr}
 800f8b6:	b084      	sub	sp, #16
 800f8b8:	af00      	add	r7, sp, #0
 800f8ba:	6078      	str	r0, [r7, #4]
 800f8bc:	000a      	movs	r2, r1
 800f8be:	1cfb      	adds	r3, r7, #3
 800f8c0:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800f8c2:	1cfb      	adds	r3, r7, #3
 800f8c4:	781b      	ldrb	r3, [r3, #0]
 800f8c6:	2207      	movs	r2, #7
 800f8c8:	4013      	ands	r3, r2
 800f8ca:	687a      	ldr	r2, [r7, #4]
 800f8cc:	7912      	ldrb	r2, [r2, #4]
 800f8ce:	4293      	cmp	r3, r2
 800f8d0:	d901      	bls.n	800f8d6 <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 800f8d2:	2301      	movs	r3, #1
 800f8d4:	e048      	b.n	800f968 <HAL_PCD_EP_SetStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800f8d6:	1cfb      	adds	r3, r7, #3
 800f8d8:	781b      	ldrb	r3, [r3, #0]
 800f8da:	b25b      	sxtb	r3, r3
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	da10      	bge.n	800f902 <HAL_PCD_EP_SetStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800f8e0:	1cfb      	adds	r3, r7, #3
 800f8e2:	781b      	ldrb	r3, [r3, #0]
 800f8e4:	2207      	movs	r2, #7
 800f8e6:	401a      	ands	r2, r3
 800f8e8:	0013      	movs	r3, r2
 800f8ea:	009b      	lsls	r3, r3, #2
 800f8ec:	189b      	adds	r3, r3, r2
 800f8ee:	00db      	lsls	r3, r3, #3
 800f8f0:	3310      	adds	r3, #16
 800f8f2:	687a      	ldr	r2, [r7, #4]
 800f8f4:	18d3      	adds	r3, r2, r3
 800f8f6:	3304      	adds	r3, #4
 800f8f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800f8fa:	68fb      	ldr	r3, [r7, #12]
 800f8fc:	2201      	movs	r2, #1
 800f8fe:	705a      	strb	r2, [r3, #1]
 800f900:	e00e      	b.n	800f920 <HAL_PCD_EP_SetStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800f902:	1cfb      	adds	r3, r7, #3
 800f904:	781a      	ldrb	r2, [r3, #0]
 800f906:	0013      	movs	r3, r2
 800f908:	009b      	lsls	r3, r3, #2
 800f90a:	189b      	adds	r3, r3, r2
 800f90c:	00db      	lsls	r3, r3, #3
 800f90e:	3351      	adds	r3, #81	; 0x51
 800f910:	33ff      	adds	r3, #255	; 0xff
 800f912:	687a      	ldr	r2, [r7, #4]
 800f914:	18d3      	adds	r3, r2, r3
 800f916:	3304      	adds	r3, #4
 800f918:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800f91a:	68fb      	ldr	r3, [r7, #12]
 800f91c:	2200      	movs	r2, #0
 800f91e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800f920:	68fb      	ldr	r3, [r7, #12]
 800f922:	2201      	movs	r2, #1
 800f924:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800f926:	1cfb      	adds	r3, r7, #3
 800f928:	781b      	ldrb	r3, [r3, #0]
 800f92a:	2207      	movs	r2, #7
 800f92c:	4013      	ands	r3, r2
 800f92e:	b2da      	uxtb	r2, r3
 800f930:	68fb      	ldr	r3, [r7, #12]
 800f932:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800f934:	687a      	ldr	r2, [r7, #4]
 800f936:	23a5      	movs	r3, #165	; 0xa5
 800f938:	009b      	lsls	r3, r3, #2
 800f93a:	5cd3      	ldrb	r3, [r2, r3]
 800f93c:	2b01      	cmp	r3, #1
 800f93e:	d101      	bne.n	800f944 <HAL_PCD_EP_SetStall+0x90>
 800f940:	2302      	movs	r3, #2
 800f942:	e011      	b.n	800f968 <HAL_PCD_EP_SetStall+0xb4>
 800f944:	687a      	ldr	r2, [r7, #4]
 800f946:	23a5      	movs	r3, #165	; 0xa5
 800f948:	009b      	lsls	r3, r3, #2
 800f94a:	2101      	movs	r1, #1
 800f94c:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	681b      	ldr	r3, [r3, #0]
 800f952:	68fa      	ldr	r2, [r7, #12]
 800f954:	0011      	movs	r1, r2
 800f956:	0018      	movs	r0, r3
 800f958:	f005 fe32 	bl	80155c0 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800f95c:	687a      	ldr	r2, [r7, #4]
 800f95e:	23a5      	movs	r3, #165	; 0xa5
 800f960:	009b      	lsls	r3, r3, #2
 800f962:	2100      	movs	r1, #0
 800f964:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800f966:	2300      	movs	r3, #0
}
 800f968:	0018      	movs	r0, r3
 800f96a:	46bd      	mov	sp, r7
 800f96c:	b004      	add	sp, #16
 800f96e:	bd80      	pop	{r7, pc}

0800f970 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800f970:	b580      	push	{r7, lr}
 800f972:	b084      	sub	sp, #16
 800f974:	af00      	add	r7, sp, #0
 800f976:	6078      	str	r0, [r7, #4]
 800f978:	000a      	movs	r2, r1
 800f97a:	1cfb      	adds	r3, r7, #3
 800f97c:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800f97e:	1cfb      	adds	r3, r7, #3
 800f980:	781b      	ldrb	r3, [r3, #0]
 800f982:	220f      	movs	r2, #15
 800f984:	4013      	ands	r3, r2
 800f986:	687a      	ldr	r2, [r7, #4]
 800f988:	7912      	ldrb	r2, [r2, #4]
 800f98a:	4293      	cmp	r3, r2
 800f98c:	d901      	bls.n	800f992 <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 800f98e:	2301      	movs	r3, #1
 800f990:	e04a      	b.n	800fa28 <HAL_PCD_EP_ClrStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800f992:	1cfb      	adds	r3, r7, #3
 800f994:	781b      	ldrb	r3, [r3, #0]
 800f996:	b25b      	sxtb	r3, r3
 800f998:	2b00      	cmp	r3, #0
 800f99a:	da10      	bge.n	800f9be <HAL_PCD_EP_ClrStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800f99c:	1cfb      	adds	r3, r7, #3
 800f99e:	781b      	ldrb	r3, [r3, #0]
 800f9a0:	2207      	movs	r2, #7
 800f9a2:	401a      	ands	r2, r3
 800f9a4:	0013      	movs	r3, r2
 800f9a6:	009b      	lsls	r3, r3, #2
 800f9a8:	189b      	adds	r3, r3, r2
 800f9aa:	00db      	lsls	r3, r3, #3
 800f9ac:	3310      	adds	r3, #16
 800f9ae:	687a      	ldr	r2, [r7, #4]
 800f9b0:	18d3      	adds	r3, r2, r3
 800f9b2:	3304      	adds	r3, #4
 800f9b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800f9b6:	68fb      	ldr	r3, [r7, #12]
 800f9b8:	2201      	movs	r2, #1
 800f9ba:	705a      	strb	r2, [r3, #1]
 800f9bc:	e010      	b.n	800f9e0 <HAL_PCD_EP_ClrStall+0x70>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800f9be:	1cfb      	adds	r3, r7, #3
 800f9c0:	781b      	ldrb	r3, [r3, #0]
 800f9c2:	2207      	movs	r2, #7
 800f9c4:	401a      	ands	r2, r3
 800f9c6:	0013      	movs	r3, r2
 800f9c8:	009b      	lsls	r3, r3, #2
 800f9ca:	189b      	adds	r3, r3, r2
 800f9cc:	00db      	lsls	r3, r3, #3
 800f9ce:	3351      	adds	r3, #81	; 0x51
 800f9d0:	33ff      	adds	r3, #255	; 0xff
 800f9d2:	687a      	ldr	r2, [r7, #4]
 800f9d4:	18d3      	adds	r3, r2, r3
 800f9d6:	3304      	adds	r3, #4
 800f9d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800f9da:	68fb      	ldr	r3, [r7, #12]
 800f9dc:	2200      	movs	r2, #0
 800f9de:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800f9e0:	68fb      	ldr	r3, [r7, #12]
 800f9e2:	2200      	movs	r2, #0
 800f9e4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800f9e6:	1cfb      	adds	r3, r7, #3
 800f9e8:	781b      	ldrb	r3, [r3, #0]
 800f9ea:	2207      	movs	r2, #7
 800f9ec:	4013      	ands	r3, r2
 800f9ee:	b2da      	uxtb	r2, r3
 800f9f0:	68fb      	ldr	r3, [r7, #12]
 800f9f2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800f9f4:	687a      	ldr	r2, [r7, #4]
 800f9f6:	23a5      	movs	r3, #165	; 0xa5
 800f9f8:	009b      	lsls	r3, r3, #2
 800f9fa:	5cd3      	ldrb	r3, [r2, r3]
 800f9fc:	2b01      	cmp	r3, #1
 800f9fe:	d101      	bne.n	800fa04 <HAL_PCD_EP_ClrStall+0x94>
 800fa00:	2302      	movs	r3, #2
 800fa02:	e011      	b.n	800fa28 <HAL_PCD_EP_ClrStall+0xb8>
 800fa04:	687a      	ldr	r2, [r7, #4]
 800fa06:	23a5      	movs	r3, #165	; 0xa5
 800fa08:	009b      	lsls	r3, r3, #2
 800fa0a:	2101      	movs	r1, #1
 800fa0c:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	681b      	ldr	r3, [r3, #0]
 800fa12:	68fa      	ldr	r2, [r7, #12]
 800fa14:	0011      	movs	r1, r2
 800fa16:	0018      	movs	r0, r3
 800fa18:	f005 fe14 	bl	8015644 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800fa1c:	687a      	ldr	r2, [r7, #4]
 800fa1e:	23a5      	movs	r3, #165	; 0xa5
 800fa20:	009b      	lsls	r3, r3, #2
 800fa22:	2100      	movs	r1, #0
 800fa24:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800fa26:	2300      	movs	r3, #0
}
 800fa28:	0018      	movs	r0, r3
 800fa2a:	46bd      	mov	sp, r7
 800fa2c:	b004      	add	sp, #16
 800fa2e:	bd80      	pop	{r7, pc}

0800fa30 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800fa30:	b5b0      	push	{r4, r5, r7, lr}
 800fa32:	b08e      	sub	sp, #56	; 0x38
 800fa34:	af00      	add	r7, sp, #0
 800fa36:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800fa38:	e362      	b.n	8010100 <PCD_EP_ISR_Handler+0x6d0>
  {
    wIstr = (uint16_t)hpcd->Instance->ISTR;
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	681b      	ldr	r3, [r3, #0]
 800fa3e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fa40:	2022      	movs	r0, #34	; 0x22
 800fa42:	183b      	adds	r3, r7, r0
 800fa44:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_IDN);
 800fa46:	183b      	adds	r3, r7, r0
 800fa48:	881b      	ldrh	r3, [r3, #0]
 800fa4a:	b2da      	uxtb	r2, r3
 800fa4c:	2421      	movs	r4, #33	; 0x21
 800fa4e:	193b      	adds	r3, r7, r4
 800fa50:	210f      	movs	r1, #15
 800fa52:	400a      	ands	r2, r1
 800fa54:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 800fa56:	193b      	adds	r3, r7, r4
 800fa58:	781b      	ldrb	r3, [r3, #0]
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d000      	beq.n	800fa60 <PCD_EP_ISR_Handler+0x30>
 800fa5e:	e12d      	b.n	800fcbc <PCD_EP_ISR_Handler+0x28c>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800fa60:	183b      	adds	r3, r7, r0
 800fa62:	881b      	ldrh	r3, [r3, #0]
 800fa64:	2210      	movs	r2, #16
 800fa66:	4013      	ands	r3, r2
 800fa68:	d140      	bne.n	800faec <PCD_EP_ISR_Handler+0xbc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	681b      	ldr	r3, [r3, #0]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	4ac6      	ldr	r2, [pc, #792]	; (800fd8c <PCD_EP_ISR_Handler+0x35c>)
 800fa72:	4013      	ands	r3, r2
 800fa74:	60bb      	str	r3, [r7, #8]
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	68ba      	ldr	r2, [r7, #8]
 800fa7c:	2180      	movs	r1, #128	; 0x80
 800fa7e:	0209      	lsls	r1, r1, #8
 800fa80:	430a      	orrs	r2, r1
 800fa82:	601a      	str	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	3314      	adds	r3, #20
 800fa88:	637b      	str	r3, [r7, #52]	; 0x34

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800fa8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fa8c:	781b      	ldrb	r3, [r3, #0]
 800fa8e:	00db      	lsls	r3, r3, #3
 800fa90:	4abf      	ldr	r2, [pc, #764]	; (800fd90 <PCD_EP_ISR_Handler+0x360>)
 800fa92:	4694      	mov	ip, r2
 800fa94:	4463      	add	r3, ip
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	0c1b      	lsrs	r3, r3, #16
 800fa9a:	059b      	lsls	r3, r3, #22
 800fa9c:	0d9a      	lsrs	r2, r3, #22
 800fa9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800faa0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800faa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800faa4:	695a      	ldr	r2, [r3, #20]
 800faa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800faa8:	69db      	ldr	r3, [r3, #28]
 800faaa:	18d2      	adds	r2, r2, r3
 800faac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800faae:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	2100      	movs	r1, #0
 800fab4:	0018      	movs	r0, r3
 800fab6:	f011 f9bd 	bl	8020e34 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	7c5b      	ldrb	r3, [r3, #17]
 800fabe:	b2db      	uxtb	r3, r3
 800fac0:	2b00      	cmp	r3, #0
 800fac2:	d100      	bne.n	800fac6 <PCD_EP_ISR_Handler+0x96>
 800fac4:	e31c      	b.n	8010100 <PCD_EP_ISR_Handler+0x6d0>
 800fac6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fac8:	699b      	ldr	r3, [r3, #24]
 800faca:	2b00      	cmp	r3, #0
 800facc:	d000      	beq.n	800fad0 <PCD_EP_ISR_Handler+0xa0>
 800face:	e317      	b.n	8010100 <PCD_EP_ISR_Handler+0x6d0>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	7c5b      	ldrb	r3, [r3, #17]
 800fad4:	b2db      	uxtb	r3, r3
 800fad6:	2280      	movs	r2, #128	; 0x80
 800fad8:	4252      	negs	r2, r2
 800fada:	4313      	orrs	r3, r2
 800fadc:	b2da      	uxtb	r2, r3
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	681b      	ldr	r3, [r3, #0]
 800fae2:	64da      	str	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	2200      	movs	r2, #0
 800fae8:	745a      	strb	r2, [r3, #17]
 800faea:	e309      	b.n	8010100 <PCD_EP_ISR_Handler+0x6d0>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	3355      	adds	r3, #85	; 0x55
 800faf0:	33ff      	adds	r3, #255	; 0xff
 800faf2:	637b      	str	r3, [r7, #52]	; 0x34
        wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	681a      	ldr	r2, [r3, #0]
 800fafa:	2132      	movs	r1, #50	; 0x32
 800fafc:	187b      	adds	r3, r7, r1
 800fafe:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800fb00:	187b      	adds	r3, r7, r1
 800fb02:	881a      	ldrh	r2, [r3, #0]
 800fb04:	2380      	movs	r3, #128	; 0x80
 800fb06:	011b      	lsls	r3, r3, #4
 800fb08:	4013      	ands	r3, r2
 800fb0a:	d02a      	beq.n	800fb62 <PCD_EP_ISR_Handler+0x132>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	681a      	ldr	r2, [r3, #0]
 800fb10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fb12:	781b      	ldrb	r3, [r3, #0]
 800fb14:	b29b      	uxth	r3, r3
 800fb16:	0019      	movs	r1, r3
 800fb18:	0010      	movs	r0, r2
 800fb1a:	f7ff fab3 	bl	800f084 <PCD_GET_EP_RX_CNT>
 800fb1e:	0003      	movs	r3, r0
 800fb20:	001a      	movs	r2, r3
 800fb22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fb24:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	6818      	ldr	r0, [r3, #0]
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	22a7      	movs	r2, #167	; 0xa7
 800fb2e:	0092      	lsls	r2, r2, #2
 800fb30:	1899      	adds	r1, r3, r2
 800fb32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fb34:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800fb36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fb38:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800fb3a:	b29b      	uxth	r3, r3
 800fb3c:	f005 feba 	bl	80158b4 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	681b      	ldr	r3, [r3, #0]
 800fb44:	681b      	ldr	r3, [r3, #0]
 800fb46:	4a93      	ldr	r2, [pc, #588]	; (800fd94 <PCD_EP_ISR_Handler+0x364>)
 800fb48:	4013      	ands	r3, r2
 800fb4a:	60fb      	str	r3, [r7, #12]
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	68fa      	ldr	r2, [r7, #12]
 800fb52:	2180      	movs	r1, #128	; 0x80
 800fb54:	430a      	orrs	r2, r1
 800fb56:	601a      	str	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	0018      	movs	r0, r3
 800fb5c:	f011 f934 	bl	8020dc8 <HAL_PCD_SetupStageCallback>
 800fb60:	e2ce      	b.n	8010100 <PCD_EP_ISR_Handler+0x6d0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_VTRX) != 0U)
 800fb62:	2332      	movs	r3, #50	; 0x32
 800fb64:	18fb      	adds	r3, r7, r3
 800fb66:	2200      	movs	r2, #0
 800fb68:	5e9b      	ldrsh	r3, [r3, r2]
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	db00      	blt.n	800fb70 <PCD_EP_ISR_Handler+0x140>
 800fb6e:	e2c7      	b.n	8010100 <PCD_EP_ISR_Handler+0x6d0>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	681b      	ldr	r3, [r3, #0]
 800fb74:	681b      	ldr	r3, [r3, #0]
 800fb76:	4a87      	ldr	r2, [pc, #540]	; (800fd94 <PCD_EP_ISR_Handler+0x364>)
 800fb78:	4013      	ands	r3, r2
 800fb7a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	681b      	ldr	r3, [r3, #0]
 800fb80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fb82:	2180      	movs	r1, #128	; 0x80
 800fb84:	430a      	orrs	r2, r1
 800fb86:	601a      	str	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	681a      	ldr	r2, [r3, #0]
 800fb8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fb8e:	781b      	ldrb	r3, [r3, #0]
 800fb90:	b29b      	uxth	r3, r3
 800fb92:	0019      	movs	r1, r3
 800fb94:	0010      	movs	r0, r2
 800fb96:	f7ff fa75 	bl	800f084 <PCD_GET_EP_RX_CNT>
 800fb9a:	0003      	movs	r3, r0
 800fb9c:	001a      	movs	r2, r3
 800fb9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fba0:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800fba2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fba4:	69db      	ldr	r3, [r3, #28]
 800fba6:	2b00      	cmp	r3, #0
 800fba8:	d01a      	beq.n	800fbe0 <PCD_EP_ISR_Handler+0x1b0>
 800fbaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fbac:	695b      	ldr	r3, [r3, #20]
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d016      	beq.n	800fbe0 <PCD_EP_ISR_Handler+0x1b0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	6818      	ldr	r0, [r3, #0]
 800fbb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fbb8:	6959      	ldr	r1, [r3, #20]
 800fbba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fbbc:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800fbbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fbc0:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800fbc2:	b29b      	uxth	r3, r3
 800fbc4:	f005 fe76 	bl	80158b4 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800fbc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fbca:	695a      	ldr	r2, [r3, #20]
 800fbcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fbce:	69db      	ldr	r3, [r3, #28]
 800fbd0:	18d2      	adds	r2, r2, r3
 800fbd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fbd4:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	2100      	movs	r1, #0
 800fbda:	0018      	movs	r0, r3
 800fbdc:	f011 f909 	bl	8020df2 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	681b      	ldr	r3, [r3, #0]
 800fbe4:	681a      	ldr	r2, [r3, #0]
 800fbe6:	2132      	movs	r1, #50	; 0x32
 800fbe8:	187b      	adds	r3, r7, r1
 800fbea:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800fbec:	187b      	adds	r3, r7, r1
 800fbee:	881a      	ldrh	r2, [r3, #0]
 800fbf0:	2380      	movs	r3, #128	; 0x80
 800fbf2:	011b      	lsls	r3, r3, #4
 800fbf4:	4013      	ands	r3, r2
 800fbf6:	d000      	beq.n	800fbfa <PCD_EP_ISR_Handler+0x1ca>
 800fbf8:	e282      	b.n	8010100 <PCD_EP_ISR_Handler+0x6d0>
 800fbfa:	187b      	adds	r3, r7, r1
 800fbfc:	881a      	ldrh	r2, [r3, #0]
 800fbfe:	23c0      	movs	r3, #192	; 0xc0
 800fc00:	019b      	lsls	r3, r3, #6
 800fc02:	401a      	ands	r2, r3
 800fc04:	23c0      	movs	r3, #192	; 0xc0
 800fc06:	019b      	lsls	r3, r3, #6
 800fc08:	429a      	cmp	r2, r3
 800fc0a:	d100      	bne.n	800fc0e <PCD_EP_ISR_Handler+0x1de>
 800fc0c:	e278      	b.n	8010100 <PCD_EP_ISR_Handler+0x6d0>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800fc0e:	4b60      	ldr	r3, [pc, #384]	; (800fd90 <PCD_EP_ISR_Handler+0x360>)
 800fc10:	685a      	ldr	r2, [r3, #4]
 800fc12:	4b5f      	ldr	r3, [pc, #380]	; (800fd90 <PCD_EP_ISR_Handler+0x360>)
 800fc14:	0192      	lsls	r2, r2, #6
 800fc16:	0992      	lsrs	r2, r2, #6
 800fc18:	605a      	str	r2, [r3, #4]
 800fc1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fc1c:	691b      	ldr	r3, [r3, #16]
 800fc1e:	2b3e      	cmp	r3, #62	; 0x3e
 800fc20:	d916      	bls.n	800fc50 <PCD_EP_ISR_Handler+0x220>
 800fc22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fc24:	691b      	ldr	r3, [r3, #16]
 800fc26:	095b      	lsrs	r3, r3, #5
 800fc28:	617b      	str	r3, [r7, #20]
 800fc2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fc2c:	691b      	ldr	r3, [r3, #16]
 800fc2e:	221f      	movs	r2, #31
 800fc30:	4013      	ands	r3, r2
 800fc32:	d102      	bne.n	800fc3a <PCD_EP_ISR_Handler+0x20a>
 800fc34:	697b      	ldr	r3, [r7, #20]
 800fc36:	3b01      	subs	r3, #1
 800fc38:	617b      	str	r3, [r7, #20]
 800fc3a:	4b55      	ldr	r3, [pc, #340]	; (800fd90 <PCD_EP_ISR_Handler+0x360>)
 800fc3c:	685a      	ldr	r2, [r3, #4]
 800fc3e:	697b      	ldr	r3, [r7, #20]
 800fc40:	069b      	lsls	r3, r3, #26
 800fc42:	431a      	orrs	r2, r3
 800fc44:	4b52      	ldr	r3, [pc, #328]	; (800fd90 <PCD_EP_ISR_Handler+0x360>)
 800fc46:	2180      	movs	r1, #128	; 0x80
 800fc48:	0609      	lsls	r1, r1, #24
 800fc4a:	430a      	orrs	r2, r1
 800fc4c:	605a      	str	r2, [r3, #4]
 800fc4e:	e01e      	b.n	800fc8e <PCD_EP_ISR_Handler+0x25e>
 800fc50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fc52:	691b      	ldr	r3, [r3, #16]
 800fc54:	2b00      	cmp	r3, #0
 800fc56:	d107      	bne.n	800fc68 <PCD_EP_ISR_Handler+0x238>
 800fc58:	4b4d      	ldr	r3, [pc, #308]	; (800fd90 <PCD_EP_ISR_Handler+0x360>)
 800fc5a:	685a      	ldr	r2, [r3, #4]
 800fc5c:	4b4c      	ldr	r3, [pc, #304]	; (800fd90 <PCD_EP_ISR_Handler+0x360>)
 800fc5e:	2180      	movs	r1, #128	; 0x80
 800fc60:	0609      	lsls	r1, r1, #24
 800fc62:	430a      	orrs	r2, r1
 800fc64:	605a      	str	r2, [r3, #4]
 800fc66:	e012      	b.n	800fc8e <PCD_EP_ISR_Handler+0x25e>
 800fc68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fc6a:	691b      	ldr	r3, [r3, #16]
 800fc6c:	085b      	lsrs	r3, r3, #1
 800fc6e:	617b      	str	r3, [r7, #20]
 800fc70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fc72:	691b      	ldr	r3, [r3, #16]
 800fc74:	2201      	movs	r2, #1
 800fc76:	4013      	ands	r3, r2
 800fc78:	d002      	beq.n	800fc80 <PCD_EP_ISR_Handler+0x250>
 800fc7a:	697b      	ldr	r3, [r7, #20]
 800fc7c:	3301      	adds	r3, #1
 800fc7e:	617b      	str	r3, [r7, #20]
 800fc80:	4b43      	ldr	r3, [pc, #268]	; (800fd90 <PCD_EP_ISR_Handler+0x360>)
 800fc82:	6859      	ldr	r1, [r3, #4]
 800fc84:	697b      	ldr	r3, [r7, #20]
 800fc86:	069a      	lsls	r2, r3, #26
 800fc88:	4b41      	ldr	r3, [pc, #260]	; (800fd90 <PCD_EP_ISR_Handler+0x360>)
 800fc8a:	430a      	orrs	r2, r1
 800fc8c:	605a      	str	r2, [r3, #4]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	681b      	ldr	r3, [r3, #0]
 800fc94:	4a40      	ldr	r2, [pc, #256]	; (800fd98 <PCD_EP_ISR_Handler+0x368>)
 800fc96:	4013      	ands	r3, r2
 800fc98:	613b      	str	r3, [r7, #16]
 800fc9a:	693b      	ldr	r3, [r7, #16]
 800fc9c:	2280      	movs	r2, #128	; 0x80
 800fc9e:	0152      	lsls	r2, r2, #5
 800fca0:	4053      	eors	r3, r2
 800fca2:	613b      	str	r3, [r7, #16]
 800fca4:	693b      	ldr	r3, [r7, #16]
 800fca6:	2280      	movs	r2, #128	; 0x80
 800fca8:	0192      	lsls	r2, r2, #6
 800fcaa:	4053      	eors	r3, r2
 800fcac:	613b      	str	r3, [r7, #16]
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	681b      	ldr	r3, [r3, #0]
 800fcb2:	693a      	ldr	r2, [r7, #16]
 800fcb4:	4939      	ldr	r1, [pc, #228]	; (800fd9c <PCD_EP_ISR_Handler+0x36c>)
 800fcb6:	430a      	orrs	r2, r1
 800fcb8:	601a      	str	r2, [r3, #0]
 800fcba:	e221      	b.n	8010100 <PCD_EP_ISR_Handler+0x6d0>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	001a      	movs	r2, r3
 800fcc2:	2121      	movs	r1, #33	; 0x21
 800fcc4:	187b      	adds	r3, r7, r1
 800fcc6:	781b      	ldrb	r3, [r3, #0]
 800fcc8:	009b      	lsls	r3, r3, #2
 800fcca:	18d3      	adds	r3, r2, r3
 800fccc:	681a      	ldr	r2, [r3, #0]
 800fcce:	2032      	movs	r0, #50	; 0x32
 800fcd0:	183b      	adds	r3, r7, r0
 800fcd2:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_VTRX) != 0U)
 800fcd4:	183b      	adds	r3, r7, r0
 800fcd6:	2200      	movs	r2, #0
 800fcd8:	5e9b      	ldrsh	r3, [r3, r2]
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	db00      	blt.n	800fce0 <PCD_EP_ISR_Handler+0x2b0>
 800fcde:	e0e2      	b.n	800fea6 <PCD_EP_ISR_Handler+0x476>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	681b      	ldr	r3, [r3, #0]
 800fce4:	001a      	movs	r2, r3
 800fce6:	187b      	adds	r3, r7, r1
 800fce8:	781b      	ldrb	r3, [r3, #0]
 800fcea:	009b      	lsls	r3, r3, #2
 800fcec:	18d3      	adds	r3, r2, r3
 800fcee:	681b      	ldr	r3, [r3, #0]
 800fcf0:	4a28      	ldr	r2, [pc, #160]	; (800fd94 <PCD_EP_ISR_Handler+0x364>)
 800fcf2:	4013      	ands	r3, r2
 800fcf4:	61fb      	str	r3, [r7, #28]
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	681b      	ldr	r3, [r3, #0]
 800fcfa:	001a      	movs	r2, r3
 800fcfc:	0008      	movs	r0, r1
 800fcfe:	187b      	adds	r3, r7, r1
 800fd00:	781b      	ldrb	r3, [r3, #0]
 800fd02:	009b      	lsls	r3, r3, #2
 800fd04:	18d3      	adds	r3, r2, r3
 800fd06:	69fa      	ldr	r2, [r7, #28]
 800fd08:	2180      	movs	r1, #128	; 0x80
 800fd0a:	430a      	orrs	r2, r1
 800fd0c:	601a      	str	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800fd0e:	183b      	adds	r3, r7, r0
 800fd10:	781a      	ldrb	r2, [r3, #0]
 800fd12:	0013      	movs	r3, r2
 800fd14:	009b      	lsls	r3, r3, #2
 800fd16:	189b      	adds	r3, r3, r2
 800fd18:	00db      	lsls	r3, r3, #3
 800fd1a:	3351      	adds	r3, #81	; 0x51
 800fd1c:	33ff      	adds	r3, #255	; 0xff
 800fd1e:	687a      	ldr	r2, [r7, #4]
 800fd20:	18d3      	adds	r3, r2, r3
 800fd22:	3304      	adds	r3, #4
 800fd24:	637b      	str	r3, [r7, #52]	; 0x34

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800fd26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd28:	7b1b      	ldrb	r3, [r3, #12]
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	d11d      	bne.n	800fd6a <PCD_EP_ISR_Handler+0x33a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	681a      	ldr	r2, [r3, #0]
 800fd32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd34:	781b      	ldrb	r3, [r3, #0]
 800fd36:	b29b      	uxth	r3, r3
 800fd38:	2524      	movs	r5, #36	; 0x24
 800fd3a:	197c      	adds	r4, r7, r5
 800fd3c:	0019      	movs	r1, r3
 800fd3e:	0010      	movs	r0, r2
 800fd40:	f7ff f9a0 	bl	800f084 <PCD_GET_EP_RX_CNT>
 800fd44:	0003      	movs	r3, r0
 800fd46:	8023      	strh	r3, [r4, #0]

          if (count != 0U)
 800fd48:	002c      	movs	r4, r5
 800fd4a:	193b      	adds	r3, r7, r4
 800fd4c:	881b      	ldrh	r3, [r3, #0]
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	d100      	bne.n	800fd54 <PCD_EP_ISR_Handler+0x324>
 800fd52:	e080      	b.n	800fe56 <PCD_EP_ISR_Handler+0x426>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	6818      	ldr	r0, [r3, #0]
 800fd58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd5a:	6959      	ldr	r1, [r3, #20]
 800fd5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd5e:	88da      	ldrh	r2, [r3, #6]
 800fd60:	193b      	adds	r3, r7, r4
 800fd62:	881b      	ldrh	r3, [r3, #0]
 800fd64:	f005 fda6 	bl	80158b4 <USB_ReadPMA>
 800fd68:	e075      	b.n	800fe56 <PCD_EP_ISR_Handler+0x426>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800fd6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd6c:	78db      	ldrb	r3, [r3, #3]
 800fd6e:	2b02      	cmp	r3, #2
 800fd70:	d116      	bne.n	800fda0 <PCD_EP_ISR_Handler+0x370>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800fd72:	2324      	movs	r3, #36	; 0x24
 800fd74:	18fc      	adds	r4, r7, r3
 800fd76:	2332      	movs	r3, #50	; 0x32
 800fd78:	18fb      	adds	r3, r7, r3
 800fd7a:	881a      	ldrh	r2, [r3, #0]
 800fd7c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	0018      	movs	r0, r3
 800fd82:	f000 f9cb 	bl	801011c <HAL_PCD_EP_DB_Receive>
 800fd86:	0003      	movs	r3, r0
 800fd88:	8023      	strh	r3, [r4, #0]
 800fd8a:	e064      	b.n	800fe56 <PCD_EP_ISR_Handler+0x426>
 800fd8c:	07ff8f0f 	.word	0x07ff8f0f
 800fd90:	40009800 	.word	0x40009800
 800fd94:	07ff0f8f 	.word	0x07ff0f8f
 800fd98:	07ffbf8f 	.word	0x07ffbf8f
 800fd9c:	00008080 	.word	0x00008080
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	681b      	ldr	r3, [r3, #0]
 800fda4:	001a      	movs	r2, r3
 800fda6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fda8:	781b      	ldrb	r3, [r3, #0]
 800fdaa:	009b      	lsls	r3, r3, #2
 800fdac:	18d3      	adds	r3, r2, r3
 800fdae:	681b      	ldr	r3, [r3, #0]
 800fdb0:	4acb      	ldr	r2, [pc, #812]	; (80100e0 <PCD_EP_ISR_Handler+0x6b0>)
 800fdb2:	4013      	ands	r3, r2
 800fdb4:	61bb      	str	r3, [r7, #24]
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	001a      	movs	r2, r3
 800fdbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fdbe:	781b      	ldrb	r3, [r3, #0]
 800fdc0:	009b      	lsls	r3, r3, #2
 800fdc2:	18d3      	adds	r3, r2, r3
 800fdc4:	69ba      	ldr	r2, [r7, #24]
 800fdc6:	49c7      	ldr	r1, [pc, #796]	; (80100e4 <PCD_EP_ISR_Handler+0x6b4>)
 800fdc8:	430a      	orrs	r2, r1
 800fdca:	601a      	str	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	001a      	movs	r2, r3
 800fdd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fdd4:	781b      	ldrb	r3, [r3, #0]
 800fdd6:	009b      	lsls	r3, r3, #2
 800fdd8:	18d3      	adds	r3, r2, r3
 800fdda:	681a      	ldr	r2, [r3, #0]
 800fddc:	2380      	movs	r3, #128	; 0x80
 800fdde:	01db      	lsls	r3, r3, #7
 800fde0:	4013      	ands	r3, r2
 800fde2:	d01c      	beq.n	800fe1e <PCD_EP_ISR_Handler+0x3ee>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	681a      	ldr	r2, [r3, #0]
 800fde8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fdea:	781b      	ldrb	r3, [r3, #0]
 800fdec:	b29b      	uxth	r3, r3
 800fdee:	2524      	movs	r5, #36	; 0x24
 800fdf0:	197c      	adds	r4, r7, r5
 800fdf2:	0019      	movs	r1, r3
 800fdf4:	0010      	movs	r0, r2
 800fdf6:	f7ff f967 	bl	800f0c8 <PCD_GET_EP_DBUF0_CNT>
 800fdfa:	0003      	movs	r3, r0
 800fdfc:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 800fdfe:	002c      	movs	r4, r5
 800fe00:	193b      	adds	r3, r7, r4
 800fe02:	881b      	ldrh	r3, [r3, #0]
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d026      	beq.n	800fe56 <PCD_EP_ISR_Handler+0x426>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	6818      	ldr	r0, [r3, #0]
 800fe0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe0e:	6959      	ldr	r1, [r3, #20]
 800fe10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe12:	891a      	ldrh	r2, [r3, #8]
 800fe14:	193b      	adds	r3, r7, r4
 800fe16:	881b      	ldrh	r3, [r3, #0]
 800fe18:	f005 fd4c 	bl	80158b4 <USB_ReadPMA>
 800fe1c:	e01b      	b.n	800fe56 <PCD_EP_ISR_Handler+0x426>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	681a      	ldr	r2, [r3, #0]
 800fe22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe24:	781b      	ldrb	r3, [r3, #0]
 800fe26:	b29b      	uxth	r3, r3
 800fe28:	2524      	movs	r5, #36	; 0x24
 800fe2a:	197c      	adds	r4, r7, r5
 800fe2c:	0019      	movs	r1, r3
 800fe2e:	0010      	movs	r0, r2
 800fe30:	f7ff f96c 	bl	800f10c <PCD_GET_EP_DBUF1_CNT>
 800fe34:	0003      	movs	r3, r0
 800fe36:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 800fe38:	002c      	movs	r4, r5
 800fe3a:	193b      	adds	r3, r7, r4
 800fe3c:	881b      	ldrh	r3, [r3, #0]
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	d009      	beq.n	800fe56 <PCD_EP_ISR_Handler+0x426>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	6818      	ldr	r0, [r3, #0]
 800fe46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe48:	6959      	ldr	r1, [r3, #20]
 800fe4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe4c:	895a      	ldrh	r2, [r3, #10]
 800fe4e:	193b      	adds	r3, r7, r4
 800fe50:	881b      	ldrh	r3, [r3, #0]
 800fe52:	f005 fd2f 	bl	80158b4 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800fe56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe58:	69da      	ldr	r2, [r3, #28]
 800fe5a:	2124      	movs	r1, #36	; 0x24
 800fe5c:	187b      	adds	r3, r7, r1
 800fe5e:	881b      	ldrh	r3, [r3, #0]
 800fe60:	18d2      	adds	r2, r2, r3
 800fe62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe64:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800fe66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe68:	695a      	ldr	r2, [r3, #20]
 800fe6a:	187b      	adds	r3, r7, r1
 800fe6c:	881b      	ldrh	r3, [r3, #0]
 800fe6e:	18d2      	adds	r2, r2, r3
 800fe70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe72:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800fe74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe76:	699b      	ldr	r3, [r3, #24]
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d005      	beq.n	800fe88 <PCD_EP_ISR_Handler+0x458>
 800fe7c:	187b      	adds	r3, r7, r1
 800fe7e:	881a      	ldrh	r2, [r3, #0]
 800fe80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe82:	691b      	ldr	r3, [r3, #16]
 800fe84:	429a      	cmp	r2, r3
 800fe86:	d207      	bcs.n	800fe98 <PCD_EP_ISR_Handler+0x468>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800fe88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe8a:	781a      	ldrb	r2, [r3, #0]
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	0011      	movs	r1, r2
 800fe90:	0018      	movs	r0, r3
 800fe92:	f010 ffae 	bl	8020df2 <HAL_PCD_DataOutStageCallback>
 800fe96:	e006      	b.n	800fea6 <PCD_EP_ISR_Handler+0x476>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	681b      	ldr	r3, [r3, #0]
 800fe9c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fe9e:	0011      	movs	r1, r2
 800fea0:	0018      	movs	r0, r3
 800fea2:	f004 fb77 	bl	8014594 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_VTTX) != 0U)
 800fea6:	2032      	movs	r0, #50	; 0x32
 800fea8:	183b      	adds	r3, r7, r0
 800feaa:	881b      	ldrh	r3, [r3, #0]
 800feac:	2280      	movs	r2, #128	; 0x80
 800feae:	4013      	ands	r3, r2
 800feb0:	d100      	bne.n	800feb4 <PCD_EP_ISR_Handler+0x484>
 800feb2:	e125      	b.n	8010100 <PCD_EP_ISR_Handler+0x6d0>
      {
        ep = &hpcd->IN_ep[epindex];
 800feb4:	2121      	movs	r1, #33	; 0x21
 800feb6:	187b      	adds	r3, r7, r1
 800feb8:	781a      	ldrb	r2, [r3, #0]
 800feba:	0013      	movs	r3, r2
 800febc:	009b      	lsls	r3, r3, #2
 800febe:	189b      	adds	r3, r3, r2
 800fec0:	00db      	lsls	r3, r3, #3
 800fec2:	3310      	adds	r3, #16
 800fec4:	687a      	ldr	r2, [r7, #4]
 800fec6:	18d3      	adds	r3, r2, r3
 800fec8:	3304      	adds	r3, #4
 800feca:	637b      	str	r3, [r7, #52]	; 0x34

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	001a      	movs	r2, r3
 800fed2:	187b      	adds	r3, r7, r1
 800fed4:	781b      	ldrb	r3, [r3, #0]
 800fed6:	009b      	lsls	r3, r3, #2
 800fed8:	18d3      	adds	r3, r2, r3
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	4a82      	ldr	r2, [pc, #520]	; (80100e8 <PCD_EP_ISR_Handler+0x6b8>)
 800fede:	4013      	ands	r3, r2
 800fee0:	62bb      	str	r3, [r7, #40]	; 0x28
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	681b      	ldr	r3, [r3, #0]
 800fee6:	001a      	movs	r2, r3
 800fee8:	187b      	adds	r3, r7, r1
 800feea:	781b      	ldrb	r3, [r3, #0]
 800feec:	009b      	lsls	r3, r3, #2
 800feee:	18d3      	adds	r3, r2, r3
 800fef0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fef2:	2180      	movs	r1, #128	; 0x80
 800fef4:	0209      	lsls	r1, r1, #8
 800fef6:	430a      	orrs	r2, r1
 800fef8:	601a      	str	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 800fefa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fefc:	78db      	ldrb	r3, [r3, #3]
 800fefe:	2b01      	cmp	r3, #1
 800ff00:	d000      	beq.n	800ff04 <PCD_EP_ISR_Handler+0x4d4>
 800ff02:	e0a3      	b.n	801004c <PCD_EP_ISR_Handler+0x61c>
        {
          ep->xfer_len = 0U;
 800ff04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff06:	2200      	movs	r2, #0
 800ff08:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800ff0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff0c:	7b1b      	ldrb	r3, [r3, #12]
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	d100      	bne.n	800ff14 <PCD_EP_ISR_Handler+0x4e4>
 800ff12:	e093      	b.n	801003c <PCD_EP_ISR_Handler+0x60c>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800ff14:	183b      	adds	r3, r7, r0
 800ff16:	881b      	ldrh	r3, [r3, #0]
 800ff18:	2240      	movs	r2, #64	; 0x40
 800ff1a:	4013      	ands	r3, r2
 800ff1c:	d047      	beq.n	800ffae <PCD_EP_ISR_Handler+0x57e>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ff1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff20:	785b      	ldrb	r3, [r3, #1]
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	d121      	bne.n	800ff6a <PCD_EP_ISR_Handler+0x53a>
 800ff26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff28:	781b      	ldrb	r3, [r3, #0]
 800ff2a:	00db      	lsls	r3, r3, #3
 800ff2c:	4a6f      	ldr	r2, [pc, #444]	; (80100ec <PCD_EP_ISR_Handler+0x6bc>)
 800ff2e:	4694      	mov	ip, r2
 800ff30:	4463      	add	r3, ip
 800ff32:	681a      	ldr	r2, [r3, #0]
 800ff34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff36:	781b      	ldrb	r3, [r3, #0]
 800ff38:	00db      	lsls	r3, r3, #3
 800ff3a:	496c      	ldr	r1, [pc, #432]	; (80100ec <PCD_EP_ISR_Handler+0x6bc>)
 800ff3c:	468c      	mov	ip, r1
 800ff3e:	4463      	add	r3, ip
 800ff40:	0192      	lsls	r2, r2, #6
 800ff42:	0992      	lsrs	r2, r2, #6
 800ff44:	601a      	str	r2, [r3, #0]
 800ff46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff48:	781b      	ldrb	r3, [r3, #0]
 800ff4a:	00db      	lsls	r3, r3, #3
 800ff4c:	4a67      	ldr	r2, [pc, #412]	; (80100ec <PCD_EP_ISR_Handler+0x6bc>)
 800ff4e:	4694      	mov	ip, r2
 800ff50:	4463      	add	r3, ip
 800ff52:	681a      	ldr	r2, [r3, #0]
 800ff54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff56:	781b      	ldrb	r3, [r3, #0]
 800ff58:	00db      	lsls	r3, r3, #3
 800ff5a:	4964      	ldr	r1, [pc, #400]	; (80100ec <PCD_EP_ISR_Handler+0x6bc>)
 800ff5c:	468c      	mov	ip, r1
 800ff5e:	4463      	add	r3, ip
 800ff60:	2180      	movs	r1, #128	; 0x80
 800ff62:	0609      	lsls	r1, r1, #24
 800ff64:	430a      	orrs	r2, r1
 800ff66:	601a      	str	r2, [r3, #0]
 800ff68:	e068      	b.n	801003c <PCD_EP_ISR_Handler+0x60c>
 800ff6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff6c:	785b      	ldrb	r3, [r3, #1]
 800ff6e:	2b01      	cmp	r3, #1
 800ff70:	d164      	bne.n	801003c <PCD_EP_ISR_Handler+0x60c>
 800ff72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff74:	781b      	ldrb	r3, [r3, #0]
 800ff76:	00db      	lsls	r3, r3, #3
 800ff78:	4a5c      	ldr	r2, [pc, #368]	; (80100ec <PCD_EP_ISR_Handler+0x6bc>)
 800ff7a:	4694      	mov	ip, r2
 800ff7c:	4463      	add	r3, ip
 800ff7e:	681a      	ldr	r2, [r3, #0]
 800ff80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff82:	781b      	ldrb	r3, [r3, #0]
 800ff84:	00db      	lsls	r3, r3, #3
 800ff86:	4959      	ldr	r1, [pc, #356]	; (80100ec <PCD_EP_ISR_Handler+0x6bc>)
 800ff88:	468c      	mov	ip, r1
 800ff8a:	4463      	add	r3, ip
 800ff8c:	0412      	lsls	r2, r2, #16
 800ff8e:	0c12      	lsrs	r2, r2, #16
 800ff90:	601a      	str	r2, [r3, #0]
 800ff92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff94:	781b      	ldrb	r3, [r3, #0]
 800ff96:	00db      	lsls	r3, r3, #3
 800ff98:	4a54      	ldr	r2, [pc, #336]	; (80100ec <PCD_EP_ISR_Handler+0x6bc>)
 800ff9a:	189a      	adds	r2, r3, r2
 800ff9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff9e:	781b      	ldrb	r3, [r3, #0]
 800ffa0:	00db      	lsls	r3, r3, #3
 800ffa2:	4952      	ldr	r1, [pc, #328]	; (80100ec <PCD_EP_ISR_Handler+0x6bc>)
 800ffa4:	468c      	mov	ip, r1
 800ffa6:	4463      	add	r3, ip
 800ffa8:	6812      	ldr	r2, [r2, #0]
 800ffaa:	601a      	str	r2, [r3, #0]
 800ffac:	e046      	b.n	801003c <PCD_EP_ISR_Handler+0x60c>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ffae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ffb0:	785b      	ldrb	r3, [r3, #1]
 800ffb2:	2b00      	cmp	r3, #0
 800ffb4:	d121      	bne.n	800fffa <PCD_EP_ISR_Handler+0x5ca>
 800ffb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ffb8:	781b      	ldrb	r3, [r3, #0]
 800ffba:	00db      	lsls	r3, r3, #3
 800ffbc:	4a4b      	ldr	r2, [pc, #300]	; (80100ec <PCD_EP_ISR_Handler+0x6bc>)
 800ffbe:	4694      	mov	ip, r2
 800ffc0:	4463      	add	r3, ip
 800ffc2:	685a      	ldr	r2, [r3, #4]
 800ffc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ffc6:	781b      	ldrb	r3, [r3, #0]
 800ffc8:	00db      	lsls	r3, r3, #3
 800ffca:	4948      	ldr	r1, [pc, #288]	; (80100ec <PCD_EP_ISR_Handler+0x6bc>)
 800ffcc:	468c      	mov	ip, r1
 800ffce:	4463      	add	r3, ip
 800ffd0:	0192      	lsls	r2, r2, #6
 800ffd2:	0992      	lsrs	r2, r2, #6
 800ffd4:	605a      	str	r2, [r3, #4]
 800ffd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ffd8:	781b      	ldrb	r3, [r3, #0]
 800ffda:	00db      	lsls	r3, r3, #3
 800ffdc:	4a43      	ldr	r2, [pc, #268]	; (80100ec <PCD_EP_ISR_Handler+0x6bc>)
 800ffde:	4694      	mov	ip, r2
 800ffe0:	4463      	add	r3, ip
 800ffe2:	685a      	ldr	r2, [r3, #4]
 800ffe4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ffe6:	781b      	ldrb	r3, [r3, #0]
 800ffe8:	00db      	lsls	r3, r3, #3
 800ffea:	4940      	ldr	r1, [pc, #256]	; (80100ec <PCD_EP_ISR_Handler+0x6bc>)
 800ffec:	468c      	mov	ip, r1
 800ffee:	4463      	add	r3, ip
 800fff0:	2180      	movs	r1, #128	; 0x80
 800fff2:	0609      	lsls	r1, r1, #24
 800fff4:	430a      	orrs	r2, r1
 800fff6:	605a      	str	r2, [r3, #4]
 800fff8:	e020      	b.n	801003c <PCD_EP_ISR_Handler+0x60c>
 800fffa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fffc:	785b      	ldrb	r3, [r3, #1]
 800fffe:	2b01      	cmp	r3, #1
 8010000:	d11c      	bne.n	801003c <PCD_EP_ISR_Handler+0x60c>
 8010002:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010004:	781b      	ldrb	r3, [r3, #0]
 8010006:	00db      	lsls	r3, r3, #3
 8010008:	4a38      	ldr	r2, [pc, #224]	; (80100ec <PCD_EP_ISR_Handler+0x6bc>)
 801000a:	4694      	mov	ip, r2
 801000c:	4463      	add	r3, ip
 801000e:	685a      	ldr	r2, [r3, #4]
 8010010:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010012:	781b      	ldrb	r3, [r3, #0]
 8010014:	00db      	lsls	r3, r3, #3
 8010016:	4935      	ldr	r1, [pc, #212]	; (80100ec <PCD_EP_ISR_Handler+0x6bc>)
 8010018:	468c      	mov	ip, r1
 801001a:	4463      	add	r3, ip
 801001c:	0412      	lsls	r2, r2, #16
 801001e:	0c12      	lsrs	r2, r2, #16
 8010020:	605a      	str	r2, [r3, #4]
 8010022:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010024:	781b      	ldrb	r3, [r3, #0]
 8010026:	00db      	lsls	r3, r3, #3
 8010028:	4a30      	ldr	r2, [pc, #192]	; (80100ec <PCD_EP_ISR_Handler+0x6bc>)
 801002a:	189a      	adds	r2, r3, r2
 801002c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801002e:	781b      	ldrb	r3, [r3, #0]
 8010030:	00db      	lsls	r3, r3, #3
 8010032:	492e      	ldr	r1, [pc, #184]	; (80100ec <PCD_EP_ISR_Handler+0x6bc>)
 8010034:	468c      	mov	ip, r1
 8010036:	4463      	add	r3, ip
 8010038:	6852      	ldr	r2, [r2, #4]
 801003a:	605a      	str	r2, [r3, #4]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 801003c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801003e:	781a      	ldrb	r2, [r3, #0]
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	0011      	movs	r1, r2
 8010044:	0018      	movs	r0, r3
 8010046:	f010 fef5 	bl	8020e34 <HAL_PCD_DataInStageCallback>
 801004a:	e059      	b.n	8010100 <PCD_EP_ISR_Handler+0x6d0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 801004c:	2332      	movs	r3, #50	; 0x32
 801004e:	18fb      	adds	r3, r7, r3
 8010050:	881a      	ldrh	r2, [r3, #0]
 8010052:	2380      	movs	r3, #128	; 0x80
 8010054:	005b      	lsls	r3, r3, #1
 8010056:	4013      	ands	r3, r2
 8010058:	d14a      	bne.n	80100f0 <PCD_EP_ISR_Handler+0x6c0>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 801005a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801005c:	781b      	ldrb	r3, [r3, #0]
 801005e:	00db      	lsls	r3, r3, #3
 8010060:	4a22      	ldr	r2, [pc, #136]	; (80100ec <PCD_EP_ISR_Handler+0x6bc>)
 8010062:	4694      	mov	ip, r2
 8010064:	4463      	add	r3, ip
 8010066:	681b      	ldr	r3, [r3, #0]
 8010068:	0c1b      	lsrs	r3, r3, #16
 801006a:	b29a      	uxth	r2, r3
 801006c:	2126      	movs	r1, #38	; 0x26
 801006e:	187b      	adds	r3, r7, r1
 8010070:	0592      	lsls	r2, r2, #22
 8010072:	0d92      	lsrs	r2, r2, #22
 8010074:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 8010076:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010078:	699a      	ldr	r2, [r3, #24]
 801007a:	187b      	adds	r3, r7, r1
 801007c:	881b      	ldrh	r3, [r3, #0]
 801007e:	429a      	cmp	r2, r3
 8010080:	d907      	bls.n	8010092 <PCD_EP_ISR_Handler+0x662>
            {
              ep->xfer_len -= TxPctSize;
 8010082:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010084:	699a      	ldr	r2, [r3, #24]
 8010086:	187b      	adds	r3, r7, r1
 8010088:	881b      	ldrh	r3, [r3, #0]
 801008a:	1ad2      	subs	r2, r2, r3
 801008c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801008e:	619a      	str	r2, [r3, #24]
 8010090:	e002      	b.n	8010098 <PCD_EP_ISR_Handler+0x668>
            }
            else
            {
              ep->xfer_len = 0U;
 8010092:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010094:	2200      	movs	r2, #0
 8010096:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8010098:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801009a:	699b      	ldr	r3, [r3, #24]
 801009c:	2b00      	cmp	r3, #0
 801009e:	d107      	bne.n	80100b0 <PCD_EP_ISR_Handler+0x680>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80100a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80100a2:	781a      	ldrb	r2, [r3, #0]
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	0011      	movs	r1, r2
 80100a8:	0018      	movs	r0, r3
 80100aa:	f010 fec3 	bl	8020e34 <HAL_PCD_DataInStageCallback>
 80100ae:	e027      	b.n	8010100 <PCD_EP_ISR_Handler+0x6d0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80100b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80100b2:	695a      	ldr	r2, [r3, #20]
 80100b4:	2126      	movs	r1, #38	; 0x26
 80100b6:	187b      	adds	r3, r7, r1
 80100b8:	881b      	ldrh	r3, [r3, #0]
 80100ba:	18d2      	adds	r2, r2, r3
 80100bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80100be:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80100c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80100c2:	69da      	ldr	r2, [r3, #28]
 80100c4:	187b      	adds	r3, r7, r1
 80100c6:	881b      	ldrh	r3, [r3, #0]
 80100c8:	18d2      	adds	r2, r2, r3
 80100ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80100cc:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	681b      	ldr	r3, [r3, #0]
 80100d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80100d4:	0011      	movs	r1, r2
 80100d6:	0018      	movs	r0, r3
 80100d8:	f004 fa5c 	bl	8014594 <USB_EPStartXfer>
 80100dc:	e010      	b.n	8010100 <PCD_EP_ISR_Handler+0x6d0>
 80100de:	46c0      	nop			; (mov r8, r8)
 80100e0:	07ff8f8f 	.word	0x07ff8f8f
 80100e4:	000080c0 	.word	0x000080c0
 80100e8:	07ff8f0f 	.word	0x07ff8f0f
 80100ec:	40009800 	.word	0x40009800
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80100f0:	2332      	movs	r3, #50	; 0x32
 80100f2:	18fb      	adds	r3, r7, r3
 80100f4:	881a      	ldrh	r2, [r3, #0]
 80100f6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	0018      	movs	r0, r3
 80100fc:	f000 f8fa 	bl	80102f4 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	681b      	ldr	r3, [r3, #0]
 8010104:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010106:	2380      	movs	r3, #128	; 0x80
 8010108:	021b      	lsls	r3, r3, #8
 801010a:	4013      	ands	r3, r2
 801010c:	d000      	beq.n	8010110 <PCD_EP_ISR_Handler+0x6e0>
 801010e:	e494      	b.n	800fa3a <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8010110:	2300      	movs	r3, #0
}
 8010112:	0018      	movs	r0, r3
 8010114:	46bd      	mov	sp, r7
 8010116:	b00e      	add	sp, #56	; 0x38
 8010118:	bdb0      	pop	{r4, r5, r7, pc}
 801011a:	46c0      	nop			; (mov r8, r8)

0801011c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 801011c:	b5b0      	push	{r4, r5, r7, lr}
 801011e:	b08a      	sub	sp, #40	; 0x28
 8010120:	af00      	add	r7, sp, #0
 8010122:	60f8      	str	r0, [r7, #12]
 8010124:	60b9      	str	r1, [r7, #8]
 8010126:	1dbb      	adds	r3, r7, #6
 8010128:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 801012a:	1dbb      	adds	r3, r7, #6
 801012c:	881a      	ldrh	r2, [r3, #0]
 801012e:	2380      	movs	r3, #128	; 0x80
 8010130:	01db      	lsls	r3, r3, #7
 8010132:	4013      	ands	r3, r2
 8010134:	d068      	beq.n	8010208 <HAL_PCD_EP_DB_Receive+0xec>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8010136:	68fb      	ldr	r3, [r7, #12]
 8010138:	681a      	ldr	r2, [r3, #0]
 801013a:	68bb      	ldr	r3, [r7, #8]
 801013c:	781b      	ldrb	r3, [r3, #0]
 801013e:	b29b      	uxth	r3, r3
 8010140:	251e      	movs	r5, #30
 8010142:	197c      	adds	r4, r7, r5
 8010144:	0019      	movs	r1, r3
 8010146:	0010      	movs	r0, r2
 8010148:	f7fe ffbe 	bl	800f0c8 <PCD_GET_EP_DBUF0_CNT>
 801014c:	0003      	movs	r3, r0
 801014e:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 8010150:	68bb      	ldr	r3, [r7, #8]
 8010152:	699a      	ldr	r2, [r3, #24]
 8010154:	197b      	adds	r3, r7, r5
 8010156:	881b      	ldrh	r3, [r3, #0]
 8010158:	429a      	cmp	r2, r3
 801015a:	d307      	bcc.n	801016c <HAL_PCD_EP_DB_Receive+0x50>
    {
      ep->xfer_len -= count;
 801015c:	68bb      	ldr	r3, [r7, #8]
 801015e:	699a      	ldr	r2, [r3, #24]
 8010160:	197b      	adds	r3, r7, r5
 8010162:	881b      	ldrh	r3, [r3, #0]
 8010164:	1ad2      	subs	r2, r2, r3
 8010166:	68bb      	ldr	r3, [r7, #8]
 8010168:	619a      	str	r2, [r3, #24]
 801016a:	e002      	b.n	8010172 <HAL_PCD_EP_DB_Receive+0x56>
    }
    else
    {
      ep->xfer_len = 0U;
 801016c:	68bb      	ldr	r3, [r7, #8]
 801016e:	2200      	movs	r2, #0
 8010170:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8010172:	68bb      	ldr	r3, [r7, #8]
 8010174:	699b      	ldr	r3, [r3, #24]
 8010176:	2b00      	cmp	r3, #0
 8010178:	d11a      	bne.n	80101b0 <HAL_PCD_EP_DB_Receive+0x94>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 801017a:	68fb      	ldr	r3, [r7, #12]
 801017c:	681b      	ldr	r3, [r3, #0]
 801017e:	001a      	movs	r2, r3
 8010180:	68bb      	ldr	r3, [r7, #8]
 8010182:	781b      	ldrb	r3, [r3, #0]
 8010184:	009b      	lsls	r3, r3, #2
 8010186:	18d3      	adds	r3, r2, r3
 8010188:	681b      	ldr	r3, [r3, #0]
 801018a:	4a56      	ldr	r2, [pc, #344]	; (80102e4 <HAL_PCD_EP_DB_Receive+0x1c8>)
 801018c:	4013      	ands	r3, r2
 801018e:	61bb      	str	r3, [r7, #24]
 8010190:	69bb      	ldr	r3, [r7, #24]
 8010192:	2280      	movs	r2, #128	; 0x80
 8010194:	0192      	lsls	r2, r2, #6
 8010196:	4053      	eors	r3, r2
 8010198:	61bb      	str	r3, [r7, #24]
 801019a:	68fb      	ldr	r3, [r7, #12]
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	001a      	movs	r2, r3
 80101a0:	68bb      	ldr	r3, [r7, #8]
 80101a2:	781b      	ldrb	r3, [r3, #0]
 80101a4:	009b      	lsls	r3, r3, #2
 80101a6:	18d3      	adds	r3, r2, r3
 80101a8:	69ba      	ldr	r2, [r7, #24]
 80101aa:	494f      	ldr	r1, [pc, #316]	; (80102e8 <HAL_PCD_EP_DB_Receive+0x1cc>)
 80101ac:	430a      	orrs	r2, r1
 80101ae:	601a      	str	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80101b0:	1dbb      	adds	r3, r7, #6
 80101b2:	881b      	ldrh	r3, [r3, #0]
 80101b4:	2240      	movs	r2, #64	; 0x40
 80101b6:	4013      	ands	r3, r2
 80101b8:	d015      	beq.n	80101e6 <HAL_PCD_EP_DB_Receive+0xca>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80101ba:	68fb      	ldr	r3, [r7, #12]
 80101bc:	681b      	ldr	r3, [r3, #0]
 80101be:	001a      	movs	r2, r3
 80101c0:	68bb      	ldr	r3, [r7, #8]
 80101c2:	781b      	ldrb	r3, [r3, #0]
 80101c4:	009b      	lsls	r3, r3, #2
 80101c6:	18d3      	adds	r3, r2, r3
 80101c8:	681b      	ldr	r3, [r3, #0]
 80101ca:	4a48      	ldr	r2, [pc, #288]	; (80102ec <HAL_PCD_EP_DB_Receive+0x1d0>)
 80101cc:	4013      	ands	r3, r2
 80101ce:	617b      	str	r3, [r7, #20]
 80101d0:	68fb      	ldr	r3, [r7, #12]
 80101d2:	681b      	ldr	r3, [r3, #0]
 80101d4:	001a      	movs	r2, r3
 80101d6:	68bb      	ldr	r3, [r7, #8]
 80101d8:	781b      	ldrb	r3, [r3, #0]
 80101da:	009b      	lsls	r3, r3, #2
 80101dc:	18d3      	adds	r3, r2, r3
 80101de:	697a      	ldr	r2, [r7, #20]
 80101e0:	4943      	ldr	r1, [pc, #268]	; (80102f0 <HAL_PCD_EP_DB_Receive+0x1d4>)
 80101e2:	430a      	orrs	r2, r1
 80101e4:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 80101e6:	241e      	movs	r4, #30
 80101e8:	193b      	adds	r3, r7, r4
 80101ea:	881b      	ldrh	r3, [r3, #0]
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d100      	bne.n	80101f2 <HAL_PCD_EP_DB_Receive+0xd6>
 80101f0:	e071      	b.n	80102d6 <HAL_PCD_EP_DB_Receive+0x1ba>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80101f2:	68fb      	ldr	r3, [r7, #12]
 80101f4:	6818      	ldr	r0, [r3, #0]
 80101f6:	68bb      	ldr	r3, [r7, #8]
 80101f8:	6959      	ldr	r1, [r3, #20]
 80101fa:	68bb      	ldr	r3, [r7, #8]
 80101fc:	891a      	ldrh	r2, [r3, #8]
 80101fe:	193b      	adds	r3, r7, r4
 8010200:	881b      	ldrh	r3, [r3, #0]
 8010202:	f005 fb57 	bl	80158b4 <USB_ReadPMA>
 8010206:	e066      	b.n	80102d6 <HAL_PCD_EP_DB_Receive+0x1ba>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8010208:	68fb      	ldr	r3, [r7, #12]
 801020a:	681a      	ldr	r2, [r3, #0]
 801020c:	68bb      	ldr	r3, [r7, #8]
 801020e:	781b      	ldrb	r3, [r3, #0]
 8010210:	b29b      	uxth	r3, r3
 8010212:	251e      	movs	r5, #30
 8010214:	197c      	adds	r4, r7, r5
 8010216:	0019      	movs	r1, r3
 8010218:	0010      	movs	r0, r2
 801021a:	f7fe ff77 	bl	800f10c <PCD_GET_EP_DBUF1_CNT>
 801021e:	0003      	movs	r3, r0
 8010220:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 8010222:	68bb      	ldr	r3, [r7, #8]
 8010224:	699a      	ldr	r2, [r3, #24]
 8010226:	197b      	adds	r3, r7, r5
 8010228:	881b      	ldrh	r3, [r3, #0]
 801022a:	429a      	cmp	r2, r3
 801022c:	d307      	bcc.n	801023e <HAL_PCD_EP_DB_Receive+0x122>
    {
      ep->xfer_len -= count;
 801022e:	68bb      	ldr	r3, [r7, #8]
 8010230:	699a      	ldr	r2, [r3, #24]
 8010232:	197b      	adds	r3, r7, r5
 8010234:	881b      	ldrh	r3, [r3, #0]
 8010236:	1ad2      	subs	r2, r2, r3
 8010238:	68bb      	ldr	r3, [r7, #8]
 801023a:	619a      	str	r2, [r3, #24]
 801023c:	e002      	b.n	8010244 <HAL_PCD_EP_DB_Receive+0x128>
    }
    else
    {
      ep->xfer_len = 0U;
 801023e:	68bb      	ldr	r3, [r7, #8]
 8010240:	2200      	movs	r2, #0
 8010242:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8010244:	68bb      	ldr	r3, [r7, #8]
 8010246:	699b      	ldr	r3, [r3, #24]
 8010248:	2b00      	cmp	r3, #0
 801024a:	d11a      	bne.n	8010282 <HAL_PCD_EP_DB_Receive+0x166>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 801024c:	68fb      	ldr	r3, [r7, #12]
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	001a      	movs	r2, r3
 8010252:	68bb      	ldr	r3, [r7, #8]
 8010254:	781b      	ldrb	r3, [r3, #0]
 8010256:	009b      	lsls	r3, r3, #2
 8010258:	18d3      	adds	r3, r2, r3
 801025a:	681b      	ldr	r3, [r3, #0]
 801025c:	4a21      	ldr	r2, [pc, #132]	; (80102e4 <HAL_PCD_EP_DB_Receive+0x1c8>)
 801025e:	4013      	ands	r3, r2
 8010260:	627b      	str	r3, [r7, #36]	; 0x24
 8010262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010264:	2280      	movs	r2, #128	; 0x80
 8010266:	0192      	lsls	r2, r2, #6
 8010268:	4053      	eors	r3, r2
 801026a:	627b      	str	r3, [r7, #36]	; 0x24
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	001a      	movs	r2, r3
 8010272:	68bb      	ldr	r3, [r7, #8]
 8010274:	781b      	ldrb	r3, [r3, #0]
 8010276:	009b      	lsls	r3, r3, #2
 8010278:	18d3      	adds	r3, r2, r3
 801027a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801027c:	491a      	ldr	r1, [pc, #104]	; (80102e8 <HAL_PCD_EP_DB_Receive+0x1cc>)
 801027e:	430a      	orrs	r2, r1
 8010280:	601a      	str	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8010282:	1dbb      	adds	r3, r7, #6
 8010284:	881b      	ldrh	r3, [r3, #0]
 8010286:	2240      	movs	r2, #64	; 0x40
 8010288:	4013      	ands	r3, r2
 801028a:	d115      	bne.n	80102b8 <HAL_PCD_EP_DB_Receive+0x19c>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 801028c:	68fb      	ldr	r3, [r7, #12]
 801028e:	681b      	ldr	r3, [r3, #0]
 8010290:	001a      	movs	r2, r3
 8010292:	68bb      	ldr	r3, [r7, #8]
 8010294:	781b      	ldrb	r3, [r3, #0]
 8010296:	009b      	lsls	r3, r3, #2
 8010298:	18d3      	adds	r3, r2, r3
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	4a13      	ldr	r2, [pc, #76]	; (80102ec <HAL_PCD_EP_DB_Receive+0x1d0>)
 801029e:	4013      	ands	r3, r2
 80102a0:	623b      	str	r3, [r7, #32]
 80102a2:	68fb      	ldr	r3, [r7, #12]
 80102a4:	681b      	ldr	r3, [r3, #0]
 80102a6:	001a      	movs	r2, r3
 80102a8:	68bb      	ldr	r3, [r7, #8]
 80102aa:	781b      	ldrb	r3, [r3, #0]
 80102ac:	009b      	lsls	r3, r3, #2
 80102ae:	18d3      	adds	r3, r2, r3
 80102b0:	6a3a      	ldr	r2, [r7, #32]
 80102b2:	490f      	ldr	r1, [pc, #60]	; (80102f0 <HAL_PCD_EP_DB_Receive+0x1d4>)
 80102b4:	430a      	orrs	r2, r1
 80102b6:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 80102b8:	241e      	movs	r4, #30
 80102ba:	193b      	adds	r3, r7, r4
 80102bc:	881b      	ldrh	r3, [r3, #0]
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d009      	beq.n	80102d6 <HAL_PCD_EP_DB_Receive+0x1ba>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80102c2:	68fb      	ldr	r3, [r7, #12]
 80102c4:	6818      	ldr	r0, [r3, #0]
 80102c6:	68bb      	ldr	r3, [r7, #8]
 80102c8:	6959      	ldr	r1, [r3, #20]
 80102ca:	68bb      	ldr	r3, [r7, #8]
 80102cc:	895a      	ldrh	r2, [r3, #10]
 80102ce:	193b      	adds	r3, r7, r4
 80102d0:	881b      	ldrh	r3, [r3, #0]
 80102d2:	f005 faef 	bl	80158b4 <USB_ReadPMA>
    }
  }

  return count;
 80102d6:	231e      	movs	r3, #30
 80102d8:	18fb      	adds	r3, r7, r3
 80102da:	881b      	ldrh	r3, [r3, #0]
}
 80102dc:	0018      	movs	r0, r3
 80102de:	46bd      	mov	sp, r7
 80102e0:	b00a      	add	sp, #40	; 0x28
 80102e2:	bdb0      	pop	{r4, r5, r7, pc}
 80102e4:	07ffbf8f 	.word	0x07ffbf8f
 80102e8:	00008080 	.word	0x00008080
 80102ec:	07ff8f8f 	.word	0x07ff8f8f
 80102f0:	000080c0 	.word	0x000080c0

080102f4 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80102f4:	b5b0      	push	{r4, r5, r7, lr}
 80102f6:	b08e      	sub	sp, #56	; 0x38
 80102f8:	af00      	add	r7, sp, #0
 80102fa:	60f8      	str	r0, [r7, #12]
 80102fc:	60b9      	str	r1, [r7, #8]
 80102fe:	1dbb      	adds	r3, r7, #6
 8010300:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8010302:	1dbb      	adds	r3, r7, #6
 8010304:	881b      	ldrh	r3, [r3, #0]
 8010306:	2240      	movs	r2, #64	; 0x40
 8010308:	4013      	ands	r3, r2
 801030a:	d100      	bne.n	801030e <HAL_PCD_EP_DB_Transmit+0x1a>
 801030c:	e1c4      	b.n	8010698 <HAL_PCD_EP_DB_Transmit+0x3a4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 801030e:	68fb      	ldr	r3, [r7, #12]
 8010310:	681a      	ldr	r2, [r3, #0]
 8010312:	68bb      	ldr	r3, [r7, #8]
 8010314:	781b      	ldrb	r3, [r3, #0]
 8010316:	b29b      	uxth	r3, r3
 8010318:	251e      	movs	r5, #30
 801031a:	197c      	adds	r4, r7, r5
 801031c:	0019      	movs	r1, r3
 801031e:	0010      	movs	r0, r2
 8010320:	f7fe fed2 	bl	800f0c8 <PCD_GET_EP_DBUF0_CNT>
 8010324:	0003      	movs	r3, r0
 8010326:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len > TxPctSize)
 8010328:	68bb      	ldr	r3, [r7, #8]
 801032a:	699a      	ldr	r2, [r3, #24]
 801032c:	197b      	adds	r3, r7, r5
 801032e:	881b      	ldrh	r3, [r3, #0]
 8010330:	429a      	cmp	r2, r3
 8010332:	d907      	bls.n	8010344 <HAL_PCD_EP_DB_Transmit+0x50>
    {
      ep->xfer_len -= TxPctSize;
 8010334:	68bb      	ldr	r3, [r7, #8]
 8010336:	699a      	ldr	r2, [r3, #24]
 8010338:	197b      	adds	r3, r7, r5
 801033a:	881b      	ldrh	r3, [r3, #0]
 801033c:	1ad2      	subs	r2, r2, r3
 801033e:	68bb      	ldr	r3, [r7, #8]
 8010340:	619a      	str	r2, [r3, #24]
 8010342:	e002      	b.n	801034a <HAL_PCD_EP_DB_Transmit+0x56>
    }
    else
    {
      ep->xfer_len = 0U;
 8010344:	68bb      	ldr	r3, [r7, #8]
 8010346:	2200      	movs	r2, #0
 8010348:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 801034a:	68bb      	ldr	r3, [r7, #8]
 801034c:	699b      	ldr	r3, [r3, #24]
 801034e:	2b00      	cmp	r3, #0
 8010350:	d000      	beq.n	8010354 <HAL_PCD_EP_DB_Transmit+0x60>
 8010352:	e0b2      	b.n	80104ba <HAL_PCD_EP_DB_Transmit+0x1c6>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8010354:	68bb      	ldr	r3, [r7, #8]
 8010356:	785b      	ldrb	r3, [r3, #1]
 8010358:	2b00      	cmp	r3, #0
 801035a:	d121      	bne.n	80103a0 <HAL_PCD_EP_DB_Transmit+0xac>
 801035c:	68bb      	ldr	r3, [r7, #8]
 801035e:	781b      	ldrb	r3, [r3, #0]
 8010360:	00db      	lsls	r3, r3, #3
 8010362:	4adb      	ldr	r2, [pc, #876]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8010364:	4694      	mov	ip, r2
 8010366:	4463      	add	r3, ip
 8010368:	681a      	ldr	r2, [r3, #0]
 801036a:	68bb      	ldr	r3, [r7, #8]
 801036c:	781b      	ldrb	r3, [r3, #0]
 801036e:	00db      	lsls	r3, r3, #3
 8010370:	49d7      	ldr	r1, [pc, #860]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8010372:	468c      	mov	ip, r1
 8010374:	4463      	add	r3, ip
 8010376:	0192      	lsls	r2, r2, #6
 8010378:	0992      	lsrs	r2, r2, #6
 801037a:	601a      	str	r2, [r3, #0]
 801037c:	68bb      	ldr	r3, [r7, #8]
 801037e:	781b      	ldrb	r3, [r3, #0]
 8010380:	00db      	lsls	r3, r3, #3
 8010382:	4ad3      	ldr	r2, [pc, #844]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8010384:	4694      	mov	ip, r2
 8010386:	4463      	add	r3, ip
 8010388:	681a      	ldr	r2, [r3, #0]
 801038a:	68bb      	ldr	r3, [r7, #8]
 801038c:	781b      	ldrb	r3, [r3, #0]
 801038e:	00db      	lsls	r3, r3, #3
 8010390:	49cf      	ldr	r1, [pc, #828]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8010392:	468c      	mov	ip, r1
 8010394:	4463      	add	r3, ip
 8010396:	2180      	movs	r1, #128	; 0x80
 8010398:	0609      	lsls	r1, r1, #24
 801039a:	430a      	orrs	r2, r1
 801039c:	601a      	str	r2, [r3, #0]
 801039e:	e020      	b.n	80103e2 <HAL_PCD_EP_DB_Transmit+0xee>
 80103a0:	68bb      	ldr	r3, [r7, #8]
 80103a2:	785b      	ldrb	r3, [r3, #1]
 80103a4:	2b01      	cmp	r3, #1
 80103a6:	d11c      	bne.n	80103e2 <HAL_PCD_EP_DB_Transmit+0xee>
 80103a8:	68bb      	ldr	r3, [r7, #8]
 80103aa:	781b      	ldrb	r3, [r3, #0]
 80103ac:	00db      	lsls	r3, r3, #3
 80103ae:	4ac8      	ldr	r2, [pc, #800]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 80103b0:	4694      	mov	ip, r2
 80103b2:	4463      	add	r3, ip
 80103b4:	681a      	ldr	r2, [r3, #0]
 80103b6:	68bb      	ldr	r3, [r7, #8]
 80103b8:	781b      	ldrb	r3, [r3, #0]
 80103ba:	00db      	lsls	r3, r3, #3
 80103bc:	49c4      	ldr	r1, [pc, #784]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 80103be:	468c      	mov	ip, r1
 80103c0:	4463      	add	r3, ip
 80103c2:	0412      	lsls	r2, r2, #16
 80103c4:	0c12      	lsrs	r2, r2, #16
 80103c6:	601a      	str	r2, [r3, #0]
 80103c8:	68bb      	ldr	r3, [r7, #8]
 80103ca:	781b      	ldrb	r3, [r3, #0]
 80103cc:	00db      	lsls	r3, r3, #3
 80103ce:	4ac0      	ldr	r2, [pc, #768]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 80103d0:	189a      	adds	r2, r3, r2
 80103d2:	68bb      	ldr	r3, [r7, #8]
 80103d4:	781b      	ldrb	r3, [r3, #0]
 80103d6:	00db      	lsls	r3, r3, #3
 80103d8:	49bd      	ldr	r1, [pc, #756]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 80103da:	468c      	mov	ip, r1
 80103dc:	4463      	add	r3, ip
 80103de:	6812      	ldr	r2, [r2, #0]
 80103e0:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80103e2:	68bb      	ldr	r3, [r7, #8]
 80103e4:	785b      	ldrb	r3, [r3, #1]
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d121      	bne.n	801042e <HAL_PCD_EP_DB_Transmit+0x13a>
 80103ea:	68bb      	ldr	r3, [r7, #8]
 80103ec:	781b      	ldrb	r3, [r3, #0]
 80103ee:	00db      	lsls	r3, r3, #3
 80103f0:	4ab7      	ldr	r2, [pc, #732]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 80103f2:	4694      	mov	ip, r2
 80103f4:	4463      	add	r3, ip
 80103f6:	685a      	ldr	r2, [r3, #4]
 80103f8:	68bb      	ldr	r3, [r7, #8]
 80103fa:	781b      	ldrb	r3, [r3, #0]
 80103fc:	00db      	lsls	r3, r3, #3
 80103fe:	49b4      	ldr	r1, [pc, #720]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8010400:	468c      	mov	ip, r1
 8010402:	4463      	add	r3, ip
 8010404:	0192      	lsls	r2, r2, #6
 8010406:	0992      	lsrs	r2, r2, #6
 8010408:	605a      	str	r2, [r3, #4]
 801040a:	68bb      	ldr	r3, [r7, #8]
 801040c:	781b      	ldrb	r3, [r3, #0]
 801040e:	00db      	lsls	r3, r3, #3
 8010410:	4aaf      	ldr	r2, [pc, #700]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8010412:	4694      	mov	ip, r2
 8010414:	4463      	add	r3, ip
 8010416:	685a      	ldr	r2, [r3, #4]
 8010418:	68bb      	ldr	r3, [r7, #8]
 801041a:	781b      	ldrb	r3, [r3, #0]
 801041c:	00db      	lsls	r3, r3, #3
 801041e:	49ac      	ldr	r1, [pc, #688]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8010420:	468c      	mov	ip, r1
 8010422:	4463      	add	r3, ip
 8010424:	2180      	movs	r1, #128	; 0x80
 8010426:	0609      	lsls	r1, r1, #24
 8010428:	430a      	orrs	r2, r1
 801042a:	605a      	str	r2, [r3, #4]
 801042c:	e020      	b.n	8010470 <HAL_PCD_EP_DB_Transmit+0x17c>
 801042e:	68bb      	ldr	r3, [r7, #8]
 8010430:	785b      	ldrb	r3, [r3, #1]
 8010432:	2b01      	cmp	r3, #1
 8010434:	d11c      	bne.n	8010470 <HAL_PCD_EP_DB_Transmit+0x17c>
 8010436:	68bb      	ldr	r3, [r7, #8]
 8010438:	781b      	ldrb	r3, [r3, #0]
 801043a:	00db      	lsls	r3, r3, #3
 801043c:	4aa4      	ldr	r2, [pc, #656]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 801043e:	4694      	mov	ip, r2
 8010440:	4463      	add	r3, ip
 8010442:	685a      	ldr	r2, [r3, #4]
 8010444:	68bb      	ldr	r3, [r7, #8]
 8010446:	781b      	ldrb	r3, [r3, #0]
 8010448:	00db      	lsls	r3, r3, #3
 801044a:	49a1      	ldr	r1, [pc, #644]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 801044c:	468c      	mov	ip, r1
 801044e:	4463      	add	r3, ip
 8010450:	0412      	lsls	r2, r2, #16
 8010452:	0c12      	lsrs	r2, r2, #16
 8010454:	605a      	str	r2, [r3, #4]
 8010456:	68bb      	ldr	r3, [r7, #8]
 8010458:	781b      	ldrb	r3, [r3, #0]
 801045a:	00db      	lsls	r3, r3, #3
 801045c:	4a9c      	ldr	r2, [pc, #624]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 801045e:	189a      	adds	r2, r3, r2
 8010460:	68bb      	ldr	r3, [r7, #8]
 8010462:	781b      	ldrb	r3, [r3, #0]
 8010464:	00db      	lsls	r3, r3, #3
 8010466:	499a      	ldr	r1, [pc, #616]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8010468:	468c      	mov	ip, r1
 801046a:	4463      	add	r3, ip
 801046c:	6852      	ldr	r2, [r2, #4]
 801046e:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8010470:	68bb      	ldr	r3, [r7, #8]
 8010472:	781a      	ldrb	r2, [r3, #0]
 8010474:	68fb      	ldr	r3, [r7, #12]
 8010476:	0011      	movs	r1, r2
 8010478:	0018      	movs	r0, r3
 801047a:	f010 fcdb 	bl	8020e34 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 801047e:	1dbb      	adds	r3, r7, #6
 8010480:	881a      	ldrh	r2, [r3, #0]
 8010482:	2380      	movs	r3, #128	; 0x80
 8010484:	01db      	lsls	r3, r3, #7
 8010486:	4013      	ands	r3, r2
 8010488:	d100      	bne.n	801048c <HAL_PCD_EP_DB_Transmit+0x198>
 801048a:	e2d6      	b.n	8010a3a <HAL_PCD_EP_DB_Transmit+0x746>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 801048c:	68fb      	ldr	r3, [r7, #12]
 801048e:	681b      	ldr	r3, [r3, #0]
 8010490:	001a      	movs	r2, r3
 8010492:	68bb      	ldr	r3, [r7, #8]
 8010494:	781b      	ldrb	r3, [r3, #0]
 8010496:	009b      	lsls	r3, r3, #2
 8010498:	18d3      	adds	r3, r2, r3
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	4a8d      	ldr	r2, [pc, #564]	; (80106d4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801049e:	4013      	ands	r3, r2
 80104a0:	637b      	str	r3, [r7, #52]	; 0x34
 80104a2:	68fb      	ldr	r3, [r7, #12]
 80104a4:	681b      	ldr	r3, [r3, #0]
 80104a6:	001a      	movs	r2, r3
 80104a8:	68bb      	ldr	r3, [r7, #8]
 80104aa:	781b      	ldrb	r3, [r3, #0]
 80104ac:	009b      	lsls	r3, r3, #2
 80104ae:	18d3      	adds	r3, r2, r3
 80104b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80104b2:	4989      	ldr	r1, [pc, #548]	; (80106d8 <HAL_PCD_EP_DB_Transmit+0x3e4>)
 80104b4:	430a      	orrs	r2, r1
 80104b6:	601a      	str	r2, [r3, #0]
 80104b8:	e2bf      	b.n	8010a3a <HAL_PCD_EP_DB_Transmit+0x746>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80104ba:	1dbb      	adds	r3, r7, #6
 80104bc:	881a      	ldrh	r2, [r3, #0]
 80104be:	2380      	movs	r3, #128	; 0x80
 80104c0:	01db      	lsls	r3, r3, #7
 80104c2:	4013      	ands	r3, r2
 80104c4:	d015      	beq.n	80104f2 <HAL_PCD_EP_DB_Transmit+0x1fe>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80104c6:	68fb      	ldr	r3, [r7, #12]
 80104c8:	681b      	ldr	r3, [r3, #0]
 80104ca:	001a      	movs	r2, r3
 80104cc:	68bb      	ldr	r3, [r7, #8]
 80104ce:	781b      	ldrb	r3, [r3, #0]
 80104d0:	009b      	lsls	r3, r3, #2
 80104d2:	18d3      	adds	r3, r2, r3
 80104d4:	681b      	ldr	r3, [r3, #0]
 80104d6:	4a7f      	ldr	r2, [pc, #508]	; (80106d4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80104d8:	4013      	ands	r3, r2
 80104da:	62bb      	str	r3, [r7, #40]	; 0x28
 80104dc:	68fb      	ldr	r3, [r7, #12]
 80104de:	681b      	ldr	r3, [r3, #0]
 80104e0:	001a      	movs	r2, r3
 80104e2:	68bb      	ldr	r3, [r7, #8]
 80104e4:	781b      	ldrb	r3, [r3, #0]
 80104e6:	009b      	lsls	r3, r3, #2
 80104e8:	18d3      	adds	r3, r2, r3
 80104ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80104ec:	497a      	ldr	r1, [pc, #488]	; (80106d8 <HAL_PCD_EP_DB_Transmit+0x3e4>)
 80104ee:	430a      	orrs	r2, r1
 80104f0:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80104f2:	68bb      	ldr	r3, [r7, #8]
 80104f4:	2224      	movs	r2, #36	; 0x24
 80104f6:	5c9b      	ldrb	r3, [r3, r2]
 80104f8:	2b01      	cmp	r3, #1
 80104fa:	d000      	beq.n	80104fe <HAL_PCD_EP_DB_Transmit+0x20a>
 80104fc:	e29d      	b.n	8010a3a <HAL_PCD_EP_DB_Transmit+0x746>
      {
        ep->xfer_buff += TxPctSize;
 80104fe:	68bb      	ldr	r3, [r7, #8]
 8010500:	695a      	ldr	r2, [r3, #20]
 8010502:	211e      	movs	r1, #30
 8010504:	187b      	adds	r3, r7, r1
 8010506:	881b      	ldrh	r3, [r3, #0]
 8010508:	18d2      	adds	r2, r2, r3
 801050a:	68bb      	ldr	r3, [r7, #8]
 801050c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 801050e:	68bb      	ldr	r3, [r7, #8]
 8010510:	69da      	ldr	r2, [r3, #28]
 8010512:	187b      	adds	r3, r7, r1
 8010514:	881b      	ldrh	r3, [r3, #0]
 8010516:	18d2      	adds	r2, r2, r3
 8010518:	68bb      	ldr	r3, [r7, #8]
 801051a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 801051c:	68bb      	ldr	r3, [r7, #8]
 801051e:	6a1a      	ldr	r2, [r3, #32]
 8010520:	68bb      	ldr	r3, [r7, #8]
 8010522:	691b      	ldr	r3, [r3, #16]
 8010524:	429a      	cmp	r2, r3
 8010526:	d309      	bcc.n	801053c <HAL_PCD_EP_DB_Transmit+0x248>
        {
          len = ep->maxpacket;
 8010528:	68bb      	ldr	r3, [r7, #8]
 801052a:	691b      	ldr	r3, [r3, #16]
 801052c:	627b      	str	r3, [r7, #36]	; 0x24
          ep->xfer_len_db -= len;
 801052e:	68bb      	ldr	r3, [r7, #8]
 8010530:	6a1a      	ldr	r2, [r3, #32]
 8010532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010534:	1ad2      	subs	r2, r2, r3
 8010536:	68bb      	ldr	r3, [r7, #8]
 8010538:	621a      	str	r2, [r3, #32]
 801053a:	e016      	b.n	801056a <HAL_PCD_EP_DB_Transmit+0x276>
        }
        else if (ep->xfer_len_db == 0U)
 801053c:	68bb      	ldr	r3, [r7, #8]
 801053e:	6a1b      	ldr	r3, [r3, #32]
 8010540:	2b00      	cmp	r3, #0
 8010542:	d108      	bne.n	8010556 <HAL_PCD_EP_DB_Transmit+0x262>
        {
          len = TxPctSize;
 8010544:	231e      	movs	r3, #30
 8010546:	18fb      	adds	r3, r7, r3
 8010548:	881b      	ldrh	r3, [r3, #0]
 801054a:	627b      	str	r3, [r7, #36]	; 0x24
          ep->xfer_fill_db = 0U;
 801054c:	68bb      	ldr	r3, [r7, #8]
 801054e:	2224      	movs	r2, #36	; 0x24
 8010550:	2100      	movs	r1, #0
 8010552:	5499      	strb	r1, [r3, r2]
 8010554:	e009      	b.n	801056a <HAL_PCD_EP_DB_Transmit+0x276>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8010556:	68bb      	ldr	r3, [r7, #8]
 8010558:	2224      	movs	r2, #36	; 0x24
 801055a:	2100      	movs	r1, #0
 801055c:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 801055e:	68bb      	ldr	r3, [r7, #8]
 8010560:	6a1b      	ldr	r3, [r3, #32]
 8010562:	627b      	str	r3, [r7, #36]	; 0x24
          ep->xfer_len_db = 0U;
 8010564:	68bb      	ldr	r3, [r7, #8]
 8010566:	2200      	movs	r2, #0
 8010568:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 801056a:	68bb      	ldr	r3, [r7, #8]
 801056c:	785b      	ldrb	r3, [r3, #1]
 801056e:	2b00      	cmp	r3, #0
 8010570:	d162      	bne.n	8010638 <HAL_PCD_EP_DB_Transmit+0x344>
 8010572:	68bb      	ldr	r3, [r7, #8]
 8010574:	781b      	ldrb	r3, [r3, #0]
 8010576:	00db      	lsls	r3, r3, #3
 8010578:	4a55      	ldr	r2, [pc, #340]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 801057a:	4694      	mov	ip, r2
 801057c:	4463      	add	r3, ip
 801057e:	681a      	ldr	r2, [r3, #0]
 8010580:	68bb      	ldr	r3, [r7, #8]
 8010582:	781b      	ldrb	r3, [r3, #0]
 8010584:	00db      	lsls	r3, r3, #3
 8010586:	4952      	ldr	r1, [pc, #328]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8010588:	468c      	mov	ip, r1
 801058a:	4463      	add	r3, ip
 801058c:	0192      	lsls	r2, r2, #6
 801058e:	0992      	lsrs	r2, r2, #6
 8010590:	601a      	str	r2, [r3, #0]
 8010592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010594:	2b3e      	cmp	r3, #62	; 0x3e
 8010596:	d91e      	bls.n	80105d6 <HAL_PCD_EP_DB_Transmit+0x2e2>
 8010598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801059a:	095b      	lsrs	r3, r3, #5
 801059c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801059e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105a0:	221f      	movs	r2, #31
 80105a2:	4013      	ands	r3, r2
 80105a4:	d102      	bne.n	80105ac <HAL_PCD_EP_DB_Transmit+0x2b8>
 80105a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80105a8:	3b01      	subs	r3, #1
 80105aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80105ac:	68bb      	ldr	r3, [r7, #8]
 80105ae:	781b      	ldrb	r3, [r3, #0]
 80105b0:	00db      	lsls	r3, r3, #3
 80105b2:	4a47      	ldr	r2, [pc, #284]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 80105b4:	4694      	mov	ip, r2
 80105b6:	4463      	add	r3, ip
 80105b8:	681a      	ldr	r2, [r3, #0]
 80105ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80105bc:	069b      	lsls	r3, r3, #26
 80105be:	431a      	orrs	r2, r3
 80105c0:	68bb      	ldr	r3, [r7, #8]
 80105c2:	781b      	ldrb	r3, [r3, #0]
 80105c4:	00db      	lsls	r3, r3, #3
 80105c6:	4942      	ldr	r1, [pc, #264]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 80105c8:	468c      	mov	ip, r1
 80105ca:	4463      	add	r3, ip
 80105cc:	2180      	movs	r1, #128	; 0x80
 80105ce:	0609      	lsls	r1, r1, #24
 80105d0:	430a      	orrs	r2, r1
 80105d2:	601a      	str	r2, [r3, #0]
 80105d4:	e055      	b.n	8010682 <HAL_PCD_EP_DB_Transmit+0x38e>
 80105d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d111      	bne.n	8010600 <HAL_PCD_EP_DB_Transmit+0x30c>
 80105dc:	68bb      	ldr	r3, [r7, #8]
 80105de:	781b      	ldrb	r3, [r3, #0]
 80105e0:	00db      	lsls	r3, r3, #3
 80105e2:	4a3b      	ldr	r2, [pc, #236]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 80105e4:	4694      	mov	ip, r2
 80105e6:	4463      	add	r3, ip
 80105e8:	681a      	ldr	r2, [r3, #0]
 80105ea:	68bb      	ldr	r3, [r7, #8]
 80105ec:	781b      	ldrb	r3, [r3, #0]
 80105ee:	00db      	lsls	r3, r3, #3
 80105f0:	4937      	ldr	r1, [pc, #220]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 80105f2:	468c      	mov	ip, r1
 80105f4:	4463      	add	r3, ip
 80105f6:	2180      	movs	r1, #128	; 0x80
 80105f8:	0609      	lsls	r1, r1, #24
 80105fa:	430a      	orrs	r2, r1
 80105fc:	601a      	str	r2, [r3, #0]
 80105fe:	e040      	b.n	8010682 <HAL_PCD_EP_DB_Transmit+0x38e>
 8010600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010602:	085b      	lsrs	r3, r3, #1
 8010604:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010608:	2201      	movs	r2, #1
 801060a:	4013      	ands	r3, r2
 801060c:	d002      	beq.n	8010614 <HAL_PCD_EP_DB_Transmit+0x320>
 801060e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010610:	3301      	adds	r3, #1
 8010612:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010614:	68bb      	ldr	r3, [r7, #8]
 8010616:	781b      	ldrb	r3, [r3, #0]
 8010618:	00db      	lsls	r3, r3, #3
 801061a:	4a2d      	ldr	r2, [pc, #180]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 801061c:	4694      	mov	ip, r2
 801061e:	4463      	add	r3, ip
 8010620:	6819      	ldr	r1, [r3, #0]
 8010622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010624:	069a      	lsls	r2, r3, #26
 8010626:	68bb      	ldr	r3, [r7, #8]
 8010628:	781b      	ldrb	r3, [r3, #0]
 801062a:	00db      	lsls	r3, r3, #3
 801062c:	4828      	ldr	r0, [pc, #160]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 801062e:	4684      	mov	ip, r0
 8010630:	4463      	add	r3, ip
 8010632:	430a      	orrs	r2, r1
 8010634:	601a      	str	r2, [r3, #0]
 8010636:	e024      	b.n	8010682 <HAL_PCD_EP_DB_Transmit+0x38e>
 8010638:	68bb      	ldr	r3, [r7, #8]
 801063a:	785b      	ldrb	r3, [r3, #1]
 801063c:	2b01      	cmp	r3, #1
 801063e:	d120      	bne.n	8010682 <HAL_PCD_EP_DB_Transmit+0x38e>
 8010640:	68bb      	ldr	r3, [r7, #8]
 8010642:	781b      	ldrb	r3, [r3, #0]
 8010644:	00db      	lsls	r3, r3, #3
 8010646:	4a22      	ldr	r2, [pc, #136]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8010648:	4694      	mov	ip, r2
 801064a:	4463      	add	r3, ip
 801064c:	681a      	ldr	r2, [r3, #0]
 801064e:	68bb      	ldr	r3, [r7, #8]
 8010650:	781b      	ldrb	r3, [r3, #0]
 8010652:	00db      	lsls	r3, r3, #3
 8010654:	491e      	ldr	r1, [pc, #120]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8010656:	468c      	mov	ip, r1
 8010658:	4463      	add	r3, ip
 801065a:	0412      	lsls	r2, r2, #16
 801065c:	0c12      	lsrs	r2, r2, #16
 801065e:	601a      	str	r2, [r3, #0]
 8010660:	68bb      	ldr	r3, [r7, #8]
 8010662:	781b      	ldrb	r3, [r3, #0]
 8010664:	00db      	lsls	r3, r3, #3
 8010666:	4a1a      	ldr	r2, [pc, #104]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8010668:	4694      	mov	ip, r2
 801066a:	4463      	add	r3, ip
 801066c:	6819      	ldr	r1, [r3, #0]
 801066e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010670:	041a      	lsls	r2, r3, #16
 8010672:	68bb      	ldr	r3, [r7, #8]
 8010674:	781b      	ldrb	r3, [r3, #0]
 8010676:	00db      	lsls	r3, r3, #3
 8010678:	4815      	ldr	r0, [pc, #84]	; (80106d0 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 801067a:	4684      	mov	ip, r0
 801067c:	4463      	add	r3, ip
 801067e:	430a      	orrs	r2, r1
 8010680:	601a      	str	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8010682:	68fb      	ldr	r3, [r7, #12]
 8010684:	6818      	ldr	r0, [r3, #0]
 8010686:	68bb      	ldr	r3, [r7, #8]
 8010688:	6959      	ldr	r1, [r3, #20]
 801068a:	68bb      	ldr	r3, [r7, #8]
 801068c:	891a      	ldrh	r2, [r3, #8]
 801068e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010690:	b29b      	uxth	r3, r3
 8010692:	f005 f899 	bl	80157c8 <USB_WritePMA>
 8010696:	e1d0      	b.n	8010a3a <HAL_PCD_EP_DB_Transmit+0x746>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8010698:	68fb      	ldr	r3, [r7, #12]
 801069a:	681a      	ldr	r2, [r3, #0]
 801069c:	68bb      	ldr	r3, [r7, #8]
 801069e:	781b      	ldrb	r3, [r3, #0]
 80106a0:	b29b      	uxth	r3, r3
 80106a2:	251e      	movs	r5, #30
 80106a4:	197c      	adds	r4, r7, r5
 80106a6:	0019      	movs	r1, r3
 80106a8:	0010      	movs	r0, r2
 80106aa:	f7fe fd2f 	bl	800f10c <PCD_GET_EP_DBUF1_CNT>
 80106ae:	0003      	movs	r3, r0
 80106b0:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= TxPctSize)
 80106b2:	68bb      	ldr	r3, [r7, #8]
 80106b4:	699a      	ldr	r2, [r3, #24]
 80106b6:	197b      	adds	r3, r7, r5
 80106b8:	881b      	ldrh	r3, [r3, #0]
 80106ba:	429a      	cmp	r2, r3
 80106bc:	d30e      	bcc.n	80106dc <HAL_PCD_EP_DB_Transmit+0x3e8>
    {
      ep->xfer_len -= TxPctSize;
 80106be:	68bb      	ldr	r3, [r7, #8]
 80106c0:	699a      	ldr	r2, [r3, #24]
 80106c2:	197b      	adds	r3, r7, r5
 80106c4:	881b      	ldrh	r3, [r3, #0]
 80106c6:	1ad2      	subs	r2, r2, r3
 80106c8:	68bb      	ldr	r3, [r7, #8]
 80106ca:	619a      	str	r2, [r3, #24]
 80106cc:	e009      	b.n	80106e2 <HAL_PCD_EP_DB_Transmit+0x3ee>
 80106ce:	46c0      	nop			; (mov r8, r8)
 80106d0:	40009800 	.word	0x40009800
 80106d4:	07ff8f8f 	.word	0x07ff8f8f
 80106d8:	0000c080 	.word	0x0000c080
    }
    else
    {
      ep->xfer_len = 0U;
 80106dc:	68bb      	ldr	r3, [r7, #8]
 80106de:	2200      	movs	r2, #0
 80106e0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80106e2:	68bb      	ldr	r3, [r7, #8]
 80106e4:	699b      	ldr	r3, [r3, #24]
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d000      	beq.n	80106ec <HAL_PCD_EP_DB_Transmit+0x3f8>
 80106ea:	e0b2      	b.n	8010852 <HAL_PCD_EP_DB_Transmit+0x55e>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80106ec:	68bb      	ldr	r3, [r7, #8]
 80106ee:	785b      	ldrb	r3, [r3, #1]
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	d121      	bne.n	8010738 <HAL_PCD_EP_DB_Transmit+0x444>
 80106f4:	68bb      	ldr	r3, [r7, #8]
 80106f6:	781b      	ldrb	r3, [r3, #0]
 80106f8:	00db      	lsls	r3, r3, #3
 80106fa:	4ab5      	ldr	r2, [pc, #724]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 80106fc:	4694      	mov	ip, r2
 80106fe:	4463      	add	r3, ip
 8010700:	681a      	ldr	r2, [r3, #0]
 8010702:	68bb      	ldr	r3, [r7, #8]
 8010704:	781b      	ldrb	r3, [r3, #0]
 8010706:	00db      	lsls	r3, r3, #3
 8010708:	49b1      	ldr	r1, [pc, #708]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 801070a:	468c      	mov	ip, r1
 801070c:	4463      	add	r3, ip
 801070e:	0192      	lsls	r2, r2, #6
 8010710:	0992      	lsrs	r2, r2, #6
 8010712:	601a      	str	r2, [r3, #0]
 8010714:	68bb      	ldr	r3, [r7, #8]
 8010716:	781b      	ldrb	r3, [r3, #0]
 8010718:	00db      	lsls	r3, r3, #3
 801071a:	4aad      	ldr	r2, [pc, #692]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 801071c:	4694      	mov	ip, r2
 801071e:	4463      	add	r3, ip
 8010720:	681a      	ldr	r2, [r3, #0]
 8010722:	68bb      	ldr	r3, [r7, #8]
 8010724:	781b      	ldrb	r3, [r3, #0]
 8010726:	00db      	lsls	r3, r3, #3
 8010728:	49a9      	ldr	r1, [pc, #676]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 801072a:	468c      	mov	ip, r1
 801072c:	4463      	add	r3, ip
 801072e:	2180      	movs	r1, #128	; 0x80
 8010730:	0609      	lsls	r1, r1, #24
 8010732:	430a      	orrs	r2, r1
 8010734:	601a      	str	r2, [r3, #0]
 8010736:	e020      	b.n	801077a <HAL_PCD_EP_DB_Transmit+0x486>
 8010738:	68bb      	ldr	r3, [r7, #8]
 801073a:	785b      	ldrb	r3, [r3, #1]
 801073c:	2b01      	cmp	r3, #1
 801073e:	d11c      	bne.n	801077a <HAL_PCD_EP_DB_Transmit+0x486>
 8010740:	68bb      	ldr	r3, [r7, #8]
 8010742:	781b      	ldrb	r3, [r3, #0]
 8010744:	00db      	lsls	r3, r3, #3
 8010746:	4aa2      	ldr	r2, [pc, #648]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 8010748:	4694      	mov	ip, r2
 801074a:	4463      	add	r3, ip
 801074c:	681a      	ldr	r2, [r3, #0]
 801074e:	68bb      	ldr	r3, [r7, #8]
 8010750:	781b      	ldrb	r3, [r3, #0]
 8010752:	00db      	lsls	r3, r3, #3
 8010754:	499e      	ldr	r1, [pc, #632]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 8010756:	468c      	mov	ip, r1
 8010758:	4463      	add	r3, ip
 801075a:	0412      	lsls	r2, r2, #16
 801075c:	0c12      	lsrs	r2, r2, #16
 801075e:	601a      	str	r2, [r3, #0]
 8010760:	68bb      	ldr	r3, [r7, #8]
 8010762:	781b      	ldrb	r3, [r3, #0]
 8010764:	00db      	lsls	r3, r3, #3
 8010766:	4a9a      	ldr	r2, [pc, #616]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 8010768:	189a      	adds	r2, r3, r2
 801076a:	68bb      	ldr	r3, [r7, #8]
 801076c:	781b      	ldrb	r3, [r3, #0]
 801076e:	00db      	lsls	r3, r3, #3
 8010770:	4997      	ldr	r1, [pc, #604]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 8010772:	468c      	mov	ip, r1
 8010774:	4463      	add	r3, ip
 8010776:	6812      	ldr	r2, [r2, #0]
 8010778:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 801077a:	68bb      	ldr	r3, [r7, #8]
 801077c:	785b      	ldrb	r3, [r3, #1]
 801077e:	2b00      	cmp	r3, #0
 8010780:	d121      	bne.n	80107c6 <HAL_PCD_EP_DB_Transmit+0x4d2>
 8010782:	68bb      	ldr	r3, [r7, #8]
 8010784:	781b      	ldrb	r3, [r3, #0]
 8010786:	00db      	lsls	r3, r3, #3
 8010788:	4a91      	ldr	r2, [pc, #580]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 801078a:	4694      	mov	ip, r2
 801078c:	4463      	add	r3, ip
 801078e:	685a      	ldr	r2, [r3, #4]
 8010790:	68bb      	ldr	r3, [r7, #8]
 8010792:	781b      	ldrb	r3, [r3, #0]
 8010794:	00db      	lsls	r3, r3, #3
 8010796:	498e      	ldr	r1, [pc, #568]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 8010798:	468c      	mov	ip, r1
 801079a:	4463      	add	r3, ip
 801079c:	0192      	lsls	r2, r2, #6
 801079e:	0992      	lsrs	r2, r2, #6
 80107a0:	605a      	str	r2, [r3, #4]
 80107a2:	68bb      	ldr	r3, [r7, #8]
 80107a4:	781b      	ldrb	r3, [r3, #0]
 80107a6:	00db      	lsls	r3, r3, #3
 80107a8:	4a89      	ldr	r2, [pc, #548]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 80107aa:	4694      	mov	ip, r2
 80107ac:	4463      	add	r3, ip
 80107ae:	685a      	ldr	r2, [r3, #4]
 80107b0:	68bb      	ldr	r3, [r7, #8]
 80107b2:	781b      	ldrb	r3, [r3, #0]
 80107b4:	00db      	lsls	r3, r3, #3
 80107b6:	4986      	ldr	r1, [pc, #536]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 80107b8:	468c      	mov	ip, r1
 80107ba:	4463      	add	r3, ip
 80107bc:	2180      	movs	r1, #128	; 0x80
 80107be:	0609      	lsls	r1, r1, #24
 80107c0:	430a      	orrs	r2, r1
 80107c2:	605a      	str	r2, [r3, #4]
 80107c4:	e020      	b.n	8010808 <HAL_PCD_EP_DB_Transmit+0x514>
 80107c6:	68bb      	ldr	r3, [r7, #8]
 80107c8:	785b      	ldrb	r3, [r3, #1]
 80107ca:	2b01      	cmp	r3, #1
 80107cc:	d11c      	bne.n	8010808 <HAL_PCD_EP_DB_Transmit+0x514>
 80107ce:	68bb      	ldr	r3, [r7, #8]
 80107d0:	781b      	ldrb	r3, [r3, #0]
 80107d2:	00db      	lsls	r3, r3, #3
 80107d4:	4a7e      	ldr	r2, [pc, #504]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 80107d6:	4694      	mov	ip, r2
 80107d8:	4463      	add	r3, ip
 80107da:	685a      	ldr	r2, [r3, #4]
 80107dc:	68bb      	ldr	r3, [r7, #8]
 80107de:	781b      	ldrb	r3, [r3, #0]
 80107e0:	00db      	lsls	r3, r3, #3
 80107e2:	497b      	ldr	r1, [pc, #492]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 80107e4:	468c      	mov	ip, r1
 80107e6:	4463      	add	r3, ip
 80107e8:	0412      	lsls	r2, r2, #16
 80107ea:	0c12      	lsrs	r2, r2, #16
 80107ec:	605a      	str	r2, [r3, #4]
 80107ee:	68bb      	ldr	r3, [r7, #8]
 80107f0:	781b      	ldrb	r3, [r3, #0]
 80107f2:	00db      	lsls	r3, r3, #3
 80107f4:	4a76      	ldr	r2, [pc, #472]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 80107f6:	189a      	adds	r2, r3, r2
 80107f8:	68bb      	ldr	r3, [r7, #8]
 80107fa:	781b      	ldrb	r3, [r3, #0]
 80107fc:	00db      	lsls	r3, r3, #3
 80107fe:	4974      	ldr	r1, [pc, #464]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 8010800:	468c      	mov	ip, r1
 8010802:	4463      	add	r3, ip
 8010804:	6852      	ldr	r2, [r2, #4]
 8010806:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8010808:	68bb      	ldr	r3, [r7, #8]
 801080a:	781a      	ldrb	r2, [r3, #0]
 801080c:	68fb      	ldr	r3, [r7, #12]
 801080e:	0011      	movs	r1, r2
 8010810:	0018      	movs	r0, r3
 8010812:	f010 fb0f 	bl	8020e34 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8010816:	1dbb      	adds	r3, r7, #6
 8010818:	881a      	ldrh	r2, [r3, #0]
 801081a:	2380      	movs	r3, #128	; 0x80
 801081c:	01db      	lsls	r3, r3, #7
 801081e:	4013      	ands	r3, r2
 8010820:	d000      	beq.n	8010824 <HAL_PCD_EP_DB_Transmit+0x530>
 8010822:	e10a      	b.n	8010a3a <HAL_PCD_EP_DB_Transmit+0x746>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8010824:	68fb      	ldr	r3, [r7, #12]
 8010826:	681b      	ldr	r3, [r3, #0]
 8010828:	001a      	movs	r2, r3
 801082a:	68bb      	ldr	r3, [r7, #8]
 801082c:	781b      	ldrb	r3, [r3, #0]
 801082e:	009b      	lsls	r3, r3, #2
 8010830:	18d3      	adds	r3, r2, r3
 8010832:	681b      	ldr	r3, [r3, #0]
 8010834:	4a67      	ldr	r2, [pc, #412]	; (80109d4 <HAL_PCD_EP_DB_Transmit+0x6e0>)
 8010836:	4013      	ands	r3, r2
 8010838:	623b      	str	r3, [r7, #32]
 801083a:	68fb      	ldr	r3, [r7, #12]
 801083c:	681b      	ldr	r3, [r3, #0]
 801083e:	001a      	movs	r2, r3
 8010840:	68bb      	ldr	r3, [r7, #8]
 8010842:	781b      	ldrb	r3, [r3, #0]
 8010844:	009b      	lsls	r3, r3, #2
 8010846:	18d3      	adds	r3, r2, r3
 8010848:	6a3a      	ldr	r2, [r7, #32]
 801084a:	4963      	ldr	r1, [pc, #396]	; (80109d8 <HAL_PCD_EP_DB_Transmit+0x6e4>)
 801084c:	430a      	orrs	r2, r1
 801084e:	601a      	str	r2, [r3, #0]
 8010850:	e0f3      	b.n	8010a3a <HAL_PCD_EP_DB_Transmit+0x746>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8010852:	1dbb      	adds	r3, r7, #6
 8010854:	881a      	ldrh	r2, [r3, #0]
 8010856:	2380      	movs	r3, #128	; 0x80
 8010858:	01db      	lsls	r3, r3, #7
 801085a:	4013      	ands	r3, r2
 801085c:	d115      	bne.n	801088a <HAL_PCD_EP_DB_Transmit+0x596>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 801085e:	68fb      	ldr	r3, [r7, #12]
 8010860:	681b      	ldr	r3, [r3, #0]
 8010862:	001a      	movs	r2, r3
 8010864:	68bb      	ldr	r3, [r7, #8]
 8010866:	781b      	ldrb	r3, [r3, #0]
 8010868:	009b      	lsls	r3, r3, #2
 801086a:	18d3      	adds	r3, r2, r3
 801086c:	681b      	ldr	r3, [r3, #0]
 801086e:	4a59      	ldr	r2, [pc, #356]	; (80109d4 <HAL_PCD_EP_DB_Transmit+0x6e0>)
 8010870:	4013      	ands	r3, r2
 8010872:	617b      	str	r3, [r7, #20]
 8010874:	68fb      	ldr	r3, [r7, #12]
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	001a      	movs	r2, r3
 801087a:	68bb      	ldr	r3, [r7, #8]
 801087c:	781b      	ldrb	r3, [r3, #0]
 801087e:	009b      	lsls	r3, r3, #2
 8010880:	18d3      	adds	r3, r2, r3
 8010882:	697a      	ldr	r2, [r7, #20]
 8010884:	4954      	ldr	r1, [pc, #336]	; (80109d8 <HAL_PCD_EP_DB_Transmit+0x6e4>)
 8010886:	430a      	orrs	r2, r1
 8010888:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 801088a:	68bb      	ldr	r3, [r7, #8]
 801088c:	2224      	movs	r2, #36	; 0x24
 801088e:	5c9b      	ldrb	r3, [r3, r2]
 8010890:	2b01      	cmp	r3, #1
 8010892:	d000      	beq.n	8010896 <HAL_PCD_EP_DB_Transmit+0x5a2>
 8010894:	e0d1      	b.n	8010a3a <HAL_PCD_EP_DB_Transmit+0x746>
      {
        ep->xfer_buff += TxPctSize;
 8010896:	68bb      	ldr	r3, [r7, #8]
 8010898:	695a      	ldr	r2, [r3, #20]
 801089a:	211e      	movs	r1, #30
 801089c:	187b      	adds	r3, r7, r1
 801089e:	881b      	ldrh	r3, [r3, #0]
 80108a0:	18d2      	adds	r2, r2, r3
 80108a2:	68bb      	ldr	r3, [r7, #8]
 80108a4:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80108a6:	68bb      	ldr	r3, [r7, #8]
 80108a8:	69da      	ldr	r2, [r3, #28]
 80108aa:	187b      	adds	r3, r7, r1
 80108ac:	881b      	ldrh	r3, [r3, #0]
 80108ae:	18d2      	adds	r2, r2, r3
 80108b0:	68bb      	ldr	r3, [r7, #8]
 80108b2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80108b4:	68bb      	ldr	r3, [r7, #8]
 80108b6:	6a1a      	ldr	r2, [r3, #32]
 80108b8:	68bb      	ldr	r3, [r7, #8]
 80108ba:	691b      	ldr	r3, [r3, #16]
 80108bc:	429a      	cmp	r2, r3
 80108be:	d309      	bcc.n	80108d4 <HAL_PCD_EP_DB_Transmit+0x5e0>
        {
          len = ep->maxpacket;
 80108c0:	68bb      	ldr	r3, [r7, #8]
 80108c2:	691b      	ldr	r3, [r3, #16]
 80108c4:	627b      	str	r3, [r7, #36]	; 0x24
          ep->xfer_len_db -= len;
 80108c6:	68bb      	ldr	r3, [r7, #8]
 80108c8:	6a1a      	ldr	r2, [r3, #32]
 80108ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80108cc:	1ad2      	subs	r2, r2, r3
 80108ce:	68bb      	ldr	r3, [r7, #8]
 80108d0:	621a      	str	r2, [r3, #32]
 80108d2:	e016      	b.n	8010902 <HAL_PCD_EP_DB_Transmit+0x60e>
        }
        else if (ep->xfer_len_db == 0U)
 80108d4:	68bb      	ldr	r3, [r7, #8]
 80108d6:	6a1b      	ldr	r3, [r3, #32]
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d108      	bne.n	80108ee <HAL_PCD_EP_DB_Transmit+0x5fa>
        {
          len = TxPctSize;
 80108dc:	231e      	movs	r3, #30
 80108de:	18fb      	adds	r3, r7, r3
 80108e0:	881b      	ldrh	r3, [r3, #0]
 80108e2:	627b      	str	r3, [r7, #36]	; 0x24
          ep->xfer_fill_db = 0U;
 80108e4:	68bb      	ldr	r3, [r7, #8]
 80108e6:	2224      	movs	r2, #36	; 0x24
 80108e8:	2100      	movs	r1, #0
 80108ea:	5499      	strb	r1, [r3, r2]
 80108ec:	e009      	b.n	8010902 <HAL_PCD_EP_DB_Transmit+0x60e>
        }
        else
        {
          len = ep->xfer_len_db;
 80108ee:	68bb      	ldr	r3, [r7, #8]
 80108f0:	6a1b      	ldr	r3, [r3, #32]
 80108f2:	627b      	str	r3, [r7, #36]	; 0x24
          ep->xfer_len_db = 0U;
 80108f4:	68bb      	ldr	r3, [r7, #8]
 80108f6:	2200      	movs	r2, #0
 80108f8:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80108fa:	68bb      	ldr	r3, [r7, #8]
 80108fc:	2224      	movs	r2, #36	; 0x24
 80108fe:	2100      	movs	r1, #0
 8010900:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8010902:	68bb      	ldr	r3, [r7, #8]
 8010904:	785b      	ldrb	r3, [r3, #1]
 8010906:	2b00      	cmp	r3, #0
 8010908:	d168      	bne.n	80109dc <HAL_PCD_EP_DB_Transmit+0x6e8>
 801090a:	68bb      	ldr	r3, [r7, #8]
 801090c:	781b      	ldrb	r3, [r3, #0]
 801090e:	00db      	lsls	r3, r3, #3
 8010910:	4a2f      	ldr	r2, [pc, #188]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 8010912:	4694      	mov	ip, r2
 8010914:	4463      	add	r3, ip
 8010916:	685a      	ldr	r2, [r3, #4]
 8010918:	68bb      	ldr	r3, [r7, #8]
 801091a:	781b      	ldrb	r3, [r3, #0]
 801091c:	00db      	lsls	r3, r3, #3
 801091e:	492c      	ldr	r1, [pc, #176]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 8010920:	468c      	mov	ip, r1
 8010922:	4463      	add	r3, ip
 8010924:	0192      	lsls	r2, r2, #6
 8010926:	0992      	lsrs	r2, r2, #6
 8010928:	605a      	str	r2, [r3, #4]
 801092a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801092c:	2b3e      	cmp	r3, #62	; 0x3e
 801092e:	d91e      	bls.n	801096e <HAL_PCD_EP_DB_Transmit+0x67a>
 8010930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010932:	095b      	lsrs	r3, r3, #5
 8010934:	61bb      	str	r3, [r7, #24]
 8010936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010938:	221f      	movs	r2, #31
 801093a:	4013      	ands	r3, r2
 801093c:	d102      	bne.n	8010944 <HAL_PCD_EP_DB_Transmit+0x650>
 801093e:	69bb      	ldr	r3, [r7, #24]
 8010940:	3b01      	subs	r3, #1
 8010942:	61bb      	str	r3, [r7, #24]
 8010944:	68bb      	ldr	r3, [r7, #8]
 8010946:	781b      	ldrb	r3, [r3, #0]
 8010948:	00db      	lsls	r3, r3, #3
 801094a:	4a21      	ldr	r2, [pc, #132]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 801094c:	4694      	mov	ip, r2
 801094e:	4463      	add	r3, ip
 8010950:	685a      	ldr	r2, [r3, #4]
 8010952:	69bb      	ldr	r3, [r7, #24]
 8010954:	069b      	lsls	r3, r3, #26
 8010956:	431a      	orrs	r2, r3
 8010958:	68bb      	ldr	r3, [r7, #8]
 801095a:	781b      	ldrb	r3, [r3, #0]
 801095c:	00db      	lsls	r3, r3, #3
 801095e:	491c      	ldr	r1, [pc, #112]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 8010960:	468c      	mov	ip, r1
 8010962:	4463      	add	r3, ip
 8010964:	2180      	movs	r1, #128	; 0x80
 8010966:	0609      	lsls	r1, r1, #24
 8010968:	430a      	orrs	r2, r1
 801096a:	605a      	str	r2, [r3, #4]
 801096c:	e05b      	b.n	8010a26 <HAL_PCD_EP_DB_Transmit+0x732>
 801096e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010970:	2b00      	cmp	r3, #0
 8010972:	d111      	bne.n	8010998 <HAL_PCD_EP_DB_Transmit+0x6a4>
 8010974:	68bb      	ldr	r3, [r7, #8]
 8010976:	781b      	ldrb	r3, [r3, #0]
 8010978:	00db      	lsls	r3, r3, #3
 801097a:	4a15      	ldr	r2, [pc, #84]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 801097c:	4694      	mov	ip, r2
 801097e:	4463      	add	r3, ip
 8010980:	685a      	ldr	r2, [r3, #4]
 8010982:	68bb      	ldr	r3, [r7, #8]
 8010984:	781b      	ldrb	r3, [r3, #0]
 8010986:	00db      	lsls	r3, r3, #3
 8010988:	4911      	ldr	r1, [pc, #68]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 801098a:	468c      	mov	ip, r1
 801098c:	4463      	add	r3, ip
 801098e:	2180      	movs	r1, #128	; 0x80
 8010990:	0609      	lsls	r1, r1, #24
 8010992:	430a      	orrs	r2, r1
 8010994:	605a      	str	r2, [r3, #4]
 8010996:	e046      	b.n	8010a26 <HAL_PCD_EP_DB_Transmit+0x732>
 8010998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801099a:	085b      	lsrs	r3, r3, #1
 801099c:	61bb      	str	r3, [r7, #24]
 801099e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80109a0:	2201      	movs	r2, #1
 80109a2:	4013      	ands	r3, r2
 80109a4:	d002      	beq.n	80109ac <HAL_PCD_EP_DB_Transmit+0x6b8>
 80109a6:	69bb      	ldr	r3, [r7, #24]
 80109a8:	3301      	adds	r3, #1
 80109aa:	61bb      	str	r3, [r7, #24]
 80109ac:	68bb      	ldr	r3, [r7, #8]
 80109ae:	781b      	ldrb	r3, [r3, #0]
 80109b0:	00db      	lsls	r3, r3, #3
 80109b2:	4a07      	ldr	r2, [pc, #28]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 80109b4:	4694      	mov	ip, r2
 80109b6:	4463      	add	r3, ip
 80109b8:	6859      	ldr	r1, [r3, #4]
 80109ba:	69bb      	ldr	r3, [r7, #24]
 80109bc:	069a      	lsls	r2, r3, #26
 80109be:	68bb      	ldr	r3, [r7, #8]
 80109c0:	781b      	ldrb	r3, [r3, #0]
 80109c2:	00db      	lsls	r3, r3, #3
 80109c4:	4802      	ldr	r0, [pc, #8]	; (80109d0 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 80109c6:	4684      	mov	ip, r0
 80109c8:	4463      	add	r3, ip
 80109ca:	430a      	orrs	r2, r1
 80109cc:	605a      	str	r2, [r3, #4]
 80109ce:	e02a      	b.n	8010a26 <HAL_PCD_EP_DB_Transmit+0x732>
 80109d0:	40009800 	.word	0x40009800
 80109d4:	07ff8f8f 	.word	0x07ff8f8f
 80109d8:	0000c080 	.word	0x0000c080
 80109dc:	68bb      	ldr	r3, [r7, #8]
 80109de:	785b      	ldrb	r3, [r3, #1]
 80109e0:	2b01      	cmp	r3, #1
 80109e2:	d120      	bne.n	8010a26 <HAL_PCD_EP_DB_Transmit+0x732>
 80109e4:	68bb      	ldr	r3, [r7, #8]
 80109e6:	781b      	ldrb	r3, [r3, #0]
 80109e8:	00db      	lsls	r3, r3, #3
 80109ea:	4a25      	ldr	r2, [pc, #148]	; (8010a80 <HAL_PCD_EP_DB_Transmit+0x78c>)
 80109ec:	4694      	mov	ip, r2
 80109ee:	4463      	add	r3, ip
 80109f0:	685a      	ldr	r2, [r3, #4]
 80109f2:	68bb      	ldr	r3, [r7, #8]
 80109f4:	781b      	ldrb	r3, [r3, #0]
 80109f6:	00db      	lsls	r3, r3, #3
 80109f8:	4921      	ldr	r1, [pc, #132]	; (8010a80 <HAL_PCD_EP_DB_Transmit+0x78c>)
 80109fa:	468c      	mov	ip, r1
 80109fc:	4463      	add	r3, ip
 80109fe:	0412      	lsls	r2, r2, #16
 8010a00:	0c12      	lsrs	r2, r2, #16
 8010a02:	605a      	str	r2, [r3, #4]
 8010a04:	68bb      	ldr	r3, [r7, #8]
 8010a06:	781b      	ldrb	r3, [r3, #0]
 8010a08:	00db      	lsls	r3, r3, #3
 8010a0a:	4a1d      	ldr	r2, [pc, #116]	; (8010a80 <HAL_PCD_EP_DB_Transmit+0x78c>)
 8010a0c:	4694      	mov	ip, r2
 8010a0e:	4463      	add	r3, ip
 8010a10:	6859      	ldr	r1, [r3, #4]
 8010a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a14:	041a      	lsls	r2, r3, #16
 8010a16:	68bb      	ldr	r3, [r7, #8]
 8010a18:	781b      	ldrb	r3, [r3, #0]
 8010a1a:	00db      	lsls	r3, r3, #3
 8010a1c:	4818      	ldr	r0, [pc, #96]	; (8010a80 <HAL_PCD_EP_DB_Transmit+0x78c>)
 8010a1e:	4684      	mov	ip, r0
 8010a20:	4463      	add	r3, ip
 8010a22:	430a      	orrs	r2, r1
 8010a24:	605a      	str	r2, [r3, #4]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8010a26:	68fb      	ldr	r3, [r7, #12]
 8010a28:	6818      	ldr	r0, [r3, #0]
 8010a2a:	68bb      	ldr	r3, [r7, #8]
 8010a2c:	6959      	ldr	r1, [r3, #20]
 8010a2e:	68bb      	ldr	r3, [r7, #8]
 8010a30:	895a      	ldrh	r2, [r3, #10]
 8010a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a34:	b29b      	uxth	r3, r3
 8010a36:	f004 fec7 	bl	80157c8 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8010a3a:	68fb      	ldr	r3, [r7, #12]
 8010a3c:	681b      	ldr	r3, [r3, #0]
 8010a3e:	001a      	movs	r2, r3
 8010a40:	68bb      	ldr	r3, [r7, #8]
 8010a42:	781b      	ldrb	r3, [r3, #0]
 8010a44:	009b      	lsls	r3, r3, #2
 8010a46:	18d3      	adds	r3, r2, r3
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	4a0e      	ldr	r2, [pc, #56]	; (8010a84 <HAL_PCD_EP_DB_Transmit+0x790>)
 8010a4c:	4013      	ands	r3, r2
 8010a4e:	633b      	str	r3, [r7, #48]	; 0x30
 8010a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a52:	2210      	movs	r2, #16
 8010a54:	4053      	eors	r3, r2
 8010a56:	633b      	str	r3, [r7, #48]	; 0x30
 8010a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a5a:	2220      	movs	r2, #32
 8010a5c:	4053      	eors	r3, r2
 8010a5e:	633b      	str	r3, [r7, #48]	; 0x30
 8010a60:	68fb      	ldr	r3, [r7, #12]
 8010a62:	681b      	ldr	r3, [r3, #0]
 8010a64:	001a      	movs	r2, r3
 8010a66:	68bb      	ldr	r3, [r7, #8]
 8010a68:	781b      	ldrb	r3, [r3, #0]
 8010a6a:	009b      	lsls	r3, r3, #2
 8010a6c:	18d3      	adds	r3, r2, r3
 8010a6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010a70:	4905      	ldr	r1, [pc, #20]	; (8010a88 <HAL_PCD_EP_DB_Transmit+0x794>)
 8010a72:	430a      	orrs	r2, r1
 8010a74:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8010a76:	2300      	movs	r3, #0
}
 8010a78:	0018      	movs	r0, r3
 8010a7a:	46bd      	mov	sp, r7
 8010a7c:	b00e      	add	sp, #56	; 0x38
 8010a7e:	bdb0      	pop	{r4, r5, r7, pc}
 8010a80:	40009800 	.word	0x40009800
 8010a84:	07ff8fbf 	.word	0x07ff8fbf
 8010a88:	00008080 	.word	0x00008080

08010a8c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8010a8c:	b590      	push	{r4, r7, lr}
 8010a8e:	b087      	sub	sp, #28
 8010a90:	af00      	add	r7, sp, #0
 8010a92:	60f8      	str	r0, [r7, #12]
 8010a94:	0008      	movs	r0, r1
 8010a96:	0011      	movs	r1, r2
 8010a98:	607b      	str	r3, [r7, #4]
 8010a9a:	240a      	movs	r4, #10
 8010a9c:	193b      	adds	r3, r7, r4
 8010a9e:	1c02      	adds	r2, r0, #0
 8010aa0:	801a      	strh	r2, [r3, #0]
 8010aa2:	2308      	movs	r3, #8
 8010aa4:	18fb      	adds	r3, r7, r3
 8010aa6:	1c0a      	adds	r2, r1, #0
 8010aa8:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8010aaa:	0021      	movs	r1, r4
 8010aac:	187b      	adds	r3, r7, r1
 8010aae:	881b      	ldrh	r3, [r3, #0]
 8010ab0:	2280      	movs	r2, #128	; 0x80
 8010ab2:	4013      	ands	r3, r2
 8010ab4:	b29b      	uxth	r3, r3
 8010ab6:	2b00      	cmp	r3, #0
 8010ab8:	d00d      	beq.n	8010ad6 <HAL_PCDEx_PMAConfig+0x4a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8010aba:	187b      	adds	r3, r7, r1
 8010abc:	881b      	ldrh	r3, [r3, #0]
 8010abe:	2207      	movs	r2, #7
 8010ac0:	401a      	ands	r2, r3
 8010ac2:	0013      	movs	r3, r2
 8010ac4:	009b      	lsls	r3, r3, #2
 8010ac6:	189b      	adds	r3, r3, r2
 8010ac8:	00db      	lsls	r3, r3, #3
 8010aca:	3310      	adds	r3, #16
 8010acc:	68fa      	ldr	r2, [r7, #12]
 8010ace:	18d3      	adds	r3, r2, r3
 8010ad0:	3304      	adds	r3, #4
 8010ad2:	617b      	str	r3, [r7, #20]
 8010ad4:	e00c      	b.n	8010af0 <HAL_PCDEx_PMAConfig+0x64>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8010ad6:	230a      	movs	r3, #10
 8010ad8:	18fb      	adds	r3, r7, r3
 8010ada:	881a      	ldrh	r2, [r3, #0]
 8010adc:	0013      	movs	r3, r2
 8010ade:	009b      	lsls	r3, r3, #2
 8010ae0:	189b      	adds	r3, r3, r2
 8010ae2:	00db      	lsls	r3, r3, #3
 8010ae4:	3351      	adds	r3, #81	; 0x51
 8010ae6:	33ff      	adds	r3, #255	; 0xff
 8010ae8:	68fa      	ldr	r2, [r7, #12]
 8010aea:	18d3      	adds	r3, r2, r3
 8010aec:	3304      	adds	r3, #4
 8010aee:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8010af0:	2308      	movs	r3, #8
 8010af2:	18fb      	adds	r3, r7, r3
 8010af4:	881b      	ldrh	r3, [r3, #0]
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	d107      	bne.n	8010b0a <HAL_PCDEx_PMAConfig+0x7e>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8010afa:	697b      	ldr	r3, [r7, #20]
 8010afc:	2200      	movs	r2, #0
 8010afe:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8010b00:	687b      	ldr	r3, [r7, #4]
 8010b02:	b29a      	uxth	r2, r3
 8010b04:	697b      	ldr	r3, [r7, #20]
 8010b06:	80da      	strh	r2, [r3, #6]
 8010b08:	e00b      	b.n	8010b22 <HAL_PCDEx_PMAConfig+0x96>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8010b0a:	697b      	ldr	r3, [r7, #20]
 8010b0c:	2201      	movs	r2, #1
 8010b0e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	b29a      	uxth	r2, r3
 8010b14:	697b      	ldr	r3, [r7, #20]
 8010b16:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	0c1b      	lsrs	r3, r3, #16
 8010b1c:	b29a      	uxth	r2, r3
 8010b1e:	697b      	ldr	r3, [r7, #20]
 8010b20:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8010b22:	2300      	movs	r3, #0
}
 8010b24:	0018      	movs	r0, r3
 8010b26:	46bd      	mov	sp, r7
 8010b28:	b007      	add	sp, #28
 8010b2a:	bd90      	pop	{r4, r7, pc}

08010b2c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8010b2c:	b580      	push	{r7, lr}
 8010b2e:	b084      	sub	sp, #16
 8010b30:	af00      	add	r7, sp, #0
 8010b32:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	681b      	ldr	r3, [r3, #0]
 8010b38:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8010b3a:	687a      	ldr	r2, [r7, #4]
 8010b3c:	23b5      	movs	r3, #181	; 0xb5
 8010b3e:	009b      	lsls	r3, r3, #2
 8010b40:	2101      	movs	r1, #1
 8010b42:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8010b44:	687a      	ldr	r2, [r7, #4]
 8010b46:	23b3      	movs	r3, #179	; 0xb3
 8010b48:	009b      	lsls	r3, r3, #2
 8010b4a:	2100      	movs	r1, #0
 8010b4c:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010b52:	2201      	movs	r2, #1
 8010b54:	431a      	orrs	r2, r3
 8010b56:	68fb      	ldr	r3, [r7, #12]
 8010b58:	655a      	str	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8010b5a:	68fb      	ldr	r3, [r7, #12]
 8010b5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010b5e:	2202      	movs	r2, #2
 8010b60:	431a      	orrs	r2, r3
 8010b62:	68fb      	ldr	r3, [r7, #12]
 8010b64:	655a      	str	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8010b66:	2300      	movs	r3, #0
}
 8010b68:	0018      	movs	r0, r3
 8010b6a:	46bd      	mov	sp, r7
 8010b6c:	b004      	add	sp, #16
 8010b6e:	bd80      	pop	{r7, pc}

08010b70 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8010b70:	b580      	push	{r7, lr}
 8010b72:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8010b74:	4b04      	ldr	r3, [pc, #16]	; (8010b88 <HAL_PWREx_EnableVddUSB+0x18>)
 8010b76:	685a      	ldr	r2, [r3, #4]
 8010b78:	4b03      	ldr	r3, [pc, #12]	; (8010b88 <HAL_PWREx_EnableVddUSB+0x18>)
 8010b7a:	2180      	movs	r1, #128	; 0x80
 8010b7c:	00c9      	lsls	r1, r1, #3
 8010b7e:	430a      	orrs	r2, r1
 8010b80:	605a      	str	r2, [r3, #4]
}
 8010b82:	46c0      	nop			; (mov r8, r8)
 8010b84:	46bd      	mov	sp, r7
 8010b86:	bd80      	pop	{r7, pc}
 8010b88:	40007000 	.word	0x40007000

08010b8c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8010b8c:	b580      	push	{r7, lr}
 8010b8e:	b084      	sub	sp, #16
 8010b90:	af00      	add	r7, sp, #0
 8010b92:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8010b94:	4b19      	ldr	r3, [pc, #100]	; (8010bfc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8010b96:	681b      	ldr	r3, [r3, #0]
 8010b98:	4a19      	ldr	r2, [pc, #100]	; (8010c00 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8010b9a:	4013      	ands	r3, r2
 8010b9c:	0019      	movs	r1, r3
 8010b9e:	4b17      	ldr	r3, [pc, #92]	; (8010bfc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8010ba0:	687a      	ldr	r2, [r7, #4]
 8010ba2:	430a      	orrs	r2, r1
 8010ba4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8010ba6:	687a      	ldr	r2, [r7, #4]
 8010ba8:	2380      	movs	r3, #128	; 0x80
 8010baa:	009b      	lsls	r3, r3, #2
 8010bac:	429a      	cmp	r2, r3
 8010bae:	d11f      	bne.n	8010bf0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8010bb0:	4b14      	ldr	r3, [pc, #80]	; (8010c04 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8010bb2:	681a      	ldr	r2, [r3, #0]
 8010bb4:	0013      	movs	r3, r2
 8010bb6:	005b      	lsls	r3, r3, #1
 8010bb8:	189b      	adds	r3, r3, r2
 8010bba:	005b      	lsls	r3, r3, #1
 8010bbc:	4912      	ldr	r1, [pc, #72]	; (8010c08 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8010bbe:	0018      	movs	r0, r3
 8010bc0:	f7f5 fb2a 	bl	8006218 <__udivsi3>
 8010bc4:	0003      	movs	r3, r0
 8010bc6:	3301      	adds	r3, #1
 8010bc8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8010bca:	e008      	b.n	8010bde <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8010bcc:	68fb      	ldr	r3, [r7, #12]
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d003      	beq.n	8010bda <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8010bd2:	68fb      	ldr	r3, [r7, #12]
 8010bd4:	3b01      	subs	r3, #1
 8010bd6:	60fb      	str	r3, [r7, #12]
 8010bd8:	e001      	b.n	8010bde <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8010bda:	2303      	movs	r3, #3
 8010bdc:	e009      	b.n	8010bf2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8010bde:	4b07      	ldr	r3, [pc, #28]	; (8010bfc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8010be0:	695a      	ldr	r2, [r3, #20]
 8010be2:	2380      	movs	r3, #128	; 0x80
 8010be4:	00db      	lsls	r3, r3, #3
 8010be6:	401a      	ands	r2, r3
 8010be8:	2380      	movs	r3, #128	; 0x80
 8010bea:	00db      	lsls	r3, r3, #3
 8010bec:	429a      	cmp	r2, r3
 8010bee:	d0ed      	beq.n	8010bcc <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8010bf0:	2300      	movs	r3, #0
}
 8010bf2:	0018      	movs	r0, r3
 8010bf4:	46bd      	mov	sp, r7
 8010bf6:	b004      	add	sp, #16
 8010bf8:	bd80      	pop	{r7, pc}
 8010bfa:	46c0      	nop			; (mov r8, r8)
 8010bfc:	40007000 	.word	0x40007000
 8010c00:	fffff9ff 	.word	0xfffff9ff
 8010c04:	20000108 	.word	0x20000108
 8010c08:	000f4240 	.word	0x000f4240

08010c0c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8010c0c:	b580      	push	{r7, lr}
 8010c0e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8010c10:	4b03      	ldr	r3, [pc, #12]	; (8010c20 <LL_RCC_GetAPB1Prescaler+0x14>)
 8010c12:	689a      	ldr	r2, [r3, #8]
 8010c14:	23e0      	movs	r3, #224	; 0xe0
 8010c16:	01db      	lsls	r3, r3, #7
 8010c18:	4013      	ands	r3, r2
}
 8010c1a:	0018      	movs	r0, r3
 8010c1c:	46bd      	mov	sp, r7
 8010c1e:	bd80      	pop	{r7, pc}
 8010c20:	40021000 	.word	0x40021000

08010c24 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8010c24:	b580      	push	{r7, lr}
 8010c26:	b088      	sub	sp, #32
 8010c28:	af00      	add	r7, sp, #0
 8010c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d102      	bne.n	8010c38 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8010c32:	2301      	movs	r3, #1
 8010c34:	f000 fb50 	bl	80112d8 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	681b      	ldr	r3, [r3, #0]
 8010c3c:	2201      	movs	r2, #1
 8010c3e:	4013      	ands	r3, r2
 8010c40:	d100      	bne.n	8010c44 <HAL_RCC_OscConfig+0x20>
 8010c42:	e07c      	b.n	8010d3e <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8010c44:	4bc3      	ldr	r3, [pc, #780]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010c46:	689b      	ldr	r3, [r3, #8]
 8010c48:	2238      	movs	r2, #56	; 0x38
 8010c4a:	4013      	ands	r3, r2
 8010c4c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8010c4e:	4bc1      	ldr	r3, [pc, #772]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010c50:	68db      	ldr	r3, [r3, #12]
 8010c52:	2203      	movs	r2, #3
 8010c54:	4013      	ands	r3, r2
 8010c56:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8010c58:	69bb      	ldr	r3, [r7, #24]
 8010c5a:	2b10      	cmp	r3, #16
 8010c5c:	d102      	bne.n	8010c64 <HAL_RCC_OscConfig+0x40>
 8010c5e:	697b      	ldr	r3, [r7, #20]
 8010c60:	2b03      	cmp	r3, #3
 8010c62:	d002      	beq.n	8010c6a <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8010c64:	69bb      	ldr	r3, [r7, #24]
 8010c66:	2b08      	cmp	r3, #8
 8010c68:	d10b      	bne.n	8010c82 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8010c6a:	4bba      	ldr	r3, [pc, #744]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010c6c:	681a      	ldr	r2, [r3, #0]
 8010c6e:	2380      	movs	r3, #128	; 0x80
 8010c70:	029b      	lsls	r3, r3, #10
 8010c72:	4013      	ands	r3, r2
 8010c74:	d062      	beq.n	8010d3c <HAL_RCC_OscConfig+0x118>
 8010c76:	687b      	ldr	r3, [r7, #4]
 8010c78:	685b      	ldr	r3, [r3, #4]
 8010c7a:	2b00      	cmp	r3, #0
 8010c7c:	d15e      	bne.n	8010d3c <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8010c7e:	2301      	movs	r3, #1
 8010c80:	e32a      	b.n	80112d8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	685a      	ldr	r2, [r3, #4]
 8010c86:	2380      	movs	r3, #128	; 0x80
 8010c88:	025b      	lsls	r3, r3, #9
 8010c8a:	429a      	cmp	r2, r3
 8010c8c:	d107      	bne.n	8010c9e <HAL_RCC_OscConfig+0x7a>
 8010c8e:	4bb1      	ldr	r3, [pc, #708]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010c90:	681a      	ldr	r2, [r3, #0]
 8010c92:	4bb0      	ldr	r3, [pc, #704]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010c94:	2180      	movs	r1, #128	; 0x80
 8010c96:	0249      	lsls	r1, r1, #9
 8010c98:	430a      	orrs	r2, r1
 8010c9a:	601a      	str	r2, [r3, #0]
 8010c9c:	e020      	b.n	8010ce0 <HAL_RCC_OscConfig+0xbc>
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	685a      	ldr	r2, [r3, #4]
 8010ca2:	23a0      	movs	r3, #160	; 0xa0
 8010ca4:	02db      	lsls	r3, r3, #11
 8010ca6:	429a      	cmp	r2, r3
 8010ca8:	d10e      	bne.n	8010cc8 <HAL_RCC_OscConfig+0xa4>
 8010caa:	4baa      	ldr	r3, [pc, #680]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010cac:	681a      	ldr	r2, [r3, #0]
 8010cae:	4ba9      	ldr	r3, [pc, #676]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010cb0:	2180      	movs	r1, #128	; 0x80
 8010cb2:	02c9      	lsls	r1, r1, #11
 8010cb4:	430a      	orrs	r2, r1
 8010cb6:	601a      	str	r2, [r3, #0]
 8010cb8:	4ba6      	ldr	r3, [pc, #664]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010cba:	681a      	ldr	r2, [r3, #0]
 8010cbc:	4ba5      	ldr	r3, [pc, #660]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010cbe:	2180      	movs	r1, #128	; 0x80
 8010cc0:	0249      	lsls	r1, r1, #9
 8010cc2:	430a      	orrs	r2, r1
 8010cc4:	601a      	str	r2, [r3, #0]
 8010cc6:	e00b      	b.n	8010ce0 <HAL_RCC_OscConfig+0xbc>
 8010cc8:	4ba2      	ldr	r3, [pc, #648]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010cca:	681a      	ldr	r2, [r3, #0]
 8010ccc:	4ba1      	ldr	r3, [pc, #644]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010cce:	49a2      	ldr	r1, [pc, #648]	; (8010f58 <HAL_RCC_OscConfig+0x334>)
 8010cd0:	400a      	ands	r2, r1
 8010cd2:	601a      	str	r2, [r3, #0]
 8010cd4:	4b9f      	ldr	r3, [pc, #636]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010cd6:	681a      	ldr	r2, [r3, #0]
 8010cd8:	4b9e      	ldr	r3, [pc, #632]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010cda:	49a0      	ldr	r1, [pc, #640]	; (8010f5c <HAL_RCC_OscConfig+0x338>)
 8010cdc:	400a      	ands	r2, r1
 8010cde:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	685b      	ldr	r3, [r3, #4]
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d014      	beq.n	8010d12 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010ce8:	f7fb fb2a 	bl	800c340 <HAL_GetTick>
 8010cec:	0003      	movs	r3, r0
 8010cee:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8010cf0:	e008      	b.n	8010d04 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8010cf2:	f7fb fb25 	bl	800c340 <HAL_GetTick>
 8010cf6:	0002      	movs	r2, r0
 8010cf8:	693b      	ldr	r3, [r7, #16]
 8010cfa:	1ad3      	subs	r3, r2, r3
 8010cfc:	2b64      	cmp	r3, #100	; 0x64
 8010cfe:	d901      	bls.n	8010d04 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8010d00:	2303      	movs	r3, #3
 8010d02:	e2e9      	b.n	80112d8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8010d04:	4b93      	ldr	r3, [pc, #588]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010d06:	681a      	ldr	r2, [r3, #0]
 8010d08:	2380      	movs	r3, #128	; 0x80
 8010d0a:	029b      	lsls	r3, r3, #10
 8010d0c:	4013      	ands	r3, r2
 8010d0e:	d0f0      	beq.n	8010cf2 <HAL_RCC_OscConfig+0xce>
 8010d10:	e015      	b.n	8010d3e <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010d12:	f7fb fb15 	bl	800c340 <HAL_GetTick>
 8010d16:	0003      	movs	r3, r0
 8010d18:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8010d1a:	e008      	b.n	8010d2e <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8010d1c:	f7fb fb10 	bl	800c340 <HAL_GetTick>
 8010d20:	0002      	movs	r2, r0
 8010d22:	693b      	ldr	r3, [r7, #16]
 8010d24:	1ad3      	subs	r3, r2, r3
 8010d26:	2b64      	cmp	r3, #100	; 0x64
 8010d28:	d901      	bls.n	8010d2e <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8010d2a:	2303      	movs	r3, #3
 8010d2c:	e2d4      	b.n	80112d8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8010d2e:	4b89      	ldr	r3, [pc, #548]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010d30:	681a      	ldr	r2, [r3, #0]
 8010d32:	2380      	movs	r3, #128	; 0x80
 8010d34:	029b      	lsls	r3, r3, #10
 8010d36:	4013      	ands	r3, r2
 8010d38:	d1f0      	bne.n	8010d1c <HAL_RCC_OscConfig+0xf8>
 8010d3a:	e000      	b.n	8010d3e <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8010d3c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	681b      	ldr	r3, [r3, #0]
 8010d42:	2202      	movs	r2, #2
 8010d44:	4013      	ands	r3, r2
 8010d46:	d100      	bne.n	8010d4a <HAL_RCC_OscConfig+0x126>
 8010d48:	e099      	b.n	8010e7e <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8010d4a:	4b82      	ldr	r3, [pc, #520]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010d4c:	689b      	ldr	r3, [r3, #8]
 8010d4e:	2238      	movs	r2, #56	; 0x38
 8010d50:	4013      	ands	r3, r2
 8010d52:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8010d54:	4b7f      	ldr	r3, [pc, #508]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010d56:	68db      	ldr	r3, [r3, #12]
 8010d58:	2203      	movs	r2, #3
 8010d5a:	4013      	ands	r3, r2
 8010d5c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8010d5e:	69bb      	ldr	r3, [r7, #24]
 8010d60:	2b10      	cmp	r3, #16
 8010d62:	d102      	bne.n	8010d6a <HAL_RCC_OscConfig+0x146>
 8010d64:	697b      	ldr	r3, [r7, #20]
 8010d66:	2b02      	cmp	r3, #2
 8010d68:	d002      	beq.n	8010d70 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8010d6a:	69bb      	ldr	r3, [r7, #24]
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	d135      	bne.n	8010ddc <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8010d70:	4b78      	ldr	r3, [pc, #480]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010d72:	681a      	ldr	r2, [r3, #0]
 8010d74:	2380      	movs	r3, #128	; 0x80
 8010d76:	00db      	lsls	r3, r3, #3
 8010d78:	4013      	ands	r3, r2
 8010d7a:	d005      	beq.n	8010d88 <HAL_RCC_OscConfig+0x164>
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	68db      	ldr	r3, [r3, #12]
 8010d80:	2b00      	cmp	r3, #0
 8010d82:	d101      	bne.n	8010d88 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8010d84:	2301      	movs	r3, #1
 8010d86:	e2a7      	b.n	80112d8 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010d88:	4b72      	ldr	r3, [pc, #456]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010d8a:	685b      	ldr	r3, [r3, #4]
 8010d8c:	4a74      	ldr	r2, [pc, #464]	; (8010f60 <HAL_RCC_OscConfig+0x33c>)
 8010d8e:	4013      	ands	r3, r2
 8010d90:	0019      	movs	r1, r3
 8010d92:	687b      	ldr	r3, [r7, #4]
 8010d94:	695b      	ldr	r3, [r3, #20]
 8010d96:	021a      	lsls	r2, r3, #8
 8010d98:	4b6e      	ldr	r3, [pc, #440]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010d9a:	430a      	orrs	r2, r1
 8010d9c:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8010d9e:	69bb      	ldr	r3, [r7, #24]
 8010da0:	2b00      	cmp	r3, #0
 8010da2:	d112      	bne.n	8010dca <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8010da4:	4b6b      	ldr	r3, [pc, #428]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010da6:	681b      	ldr	r3, [r3, #0]
 8010da8:	4a6e      	ldr	r2, [pc, #440]	; (8010f64 <HAL_RCC_OscConfig+0x340>)
 8010daa:	4013      	ands	r3, r2
 8010dac:	0019      	movs	r1, r3
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	691a      	ldr	r2, [r3, #16]
 8010db2:	4b68      	ldr	r3, [pc, #416]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010db4:	430a      	orrs	r2, r1
 8010db6:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8010db8:	4b66      	ldr	r3, [pc, #408]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010dba:	681b      	ldr	r3, [r3, #0]
 8010dbc:	0adb      	lsrs	r3, r3, #11
 8010dbe:	2207      	movs	r2, #7
 8010dc0:	4013      	ands	r3, r2
 8010dc2:	4a69      	ldr	r2, [pc, #420]	; (8010f68 <HAL_RCC_OscConfig+0x344>)
 8010dc4:	40da      	lsrs	r2, r3
 8010dc6:	4b69      	ldr	r3, [pc, #420]	; (8010f6c <HAL_RCC_OscConfig+0x348>)
 8010dc8:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8010dca:	4b69      	ldr	r3, [pc, #420]	; (8010f70 <HAL_RCC_OscConfig+0x34c>)
 8010dcc:	681b      	ldr	r3, [r3, #0]
 8010dce:	0018      	movs	r0, r3
 8010dd0:	f7fb f814 	bl	800bdfc <HAL_InitTick>
 8010dd4:	1e03      	subs	r3, r0, #0
 8010dd6:	d051      	beq.n	8010e7c <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8010dd8:	2301      	movs	r3, #1
 8010dda:	e27d      	b.n	80112d8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	68db      	ldr	r3, [r3, #12]
 8010de0:	2b00      	cmp	r3, #0
 8010de2:	d030      	beq.n	8010e46 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8010de4:	4b5b      	ldr	r3, [pc, #364]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010de6:	681b      	ldr	r3, [r3, #0]
 8010de8:	4a5e      	ldr	r2, [pc, #376]	; (8010f64 <HAL_RCC_OscConfig+0x340>)
 8010dea:	4013      	ands	r3, r2
 8010dec:	0019      	movs	r1, r3
 8010dee:	687b      	ldr	r3, [r7, #4]
 8010df0:	691a      	ldr	r2, [r3, #16]
 8010df2:	4b58      	ldr	r3, [pc, #352]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010df4:	430a      	orrs	r2, r1
 8010df6:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8010df8:	4b56      	ldr	r3, [pc, #344]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010dfa:	681a      	ldr	r2, [r3, #0]
 8010dfc:	4b55      	ldr	r3, [pc, #340]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010dfe:	2180      	movs	r1, #128	; 0x80
 8010e00:	0049      	lsls	r1, r1, #1
 8010e02:	430a      	orrs	r2, r1
 8010e04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010e06:	f7fb fa9b 	bl	800c340 <HAL_GetTick>
 8010e0a:	0003      	movs	r3, r0
 8010e0c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8010e0e:	e008      	b.n	8010e22 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8010e10:	f7fb fa96 	bl	800c340 <HAL_GetTick>
 8010e14:	0002      	movs	r2, r0
 8010e16:	693b      	ldr	r3, [r7, #16]
 8010e18:	1ad3      	subs	r3, r2, r3
 8010e1a:	2b02      	cmp	r3, #2
 8010e1c:	d901      	bls.n	8010e22 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8010e1e:	2303      	movs	r3, #3
 8010e20:	e25a      	b.n	80112d8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8010e22:	4b4c      	ldr	r3, [pc, #304]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010e24:	681a      	ldr	r2, [r3, #0]
 8010e26:	2380      	movs	r3, #128	; 0x80
 8010e28:	00db      	lsls	r3, r3, #3
 8010e2a:	4013      	ands	r3, r2
 8010e2c:	d0f0      	beq.n	8010e10 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010e2e:	4b49      	ldr	r3, [pc, #292]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010e30:	685b      	ldr	r3, [r3, #4]
 8010e32:	4a4b      	ldr	r2, [pc, #300]	; (8010f60 <HAL_RCC_OscConfig+0x33c>)
 8010e34:	4013      	ands	r3, r2
 8010e36:	0019      	movs	r1, r3
 8010e38:	687b      	ldr	r3, [r7, #4]
 8010e3a:	695b      	ldr	r3, [r3, #20]
 8010e3c:	021a      	lsls	r2, r3, #8
 8010e3e:	4b45      	ldr	r3, [pc, #276]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010e40:	430a      	orrs	r2, r1
 8010e42:	605a      	str	r2, [r3, #4]
 8010e44:	e01b      	b.n	8010e7e <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8010e46:	4b43      	ldr	r3, [pc, #268]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010e48:	681a      	ldr	r2, [r3, #0]
 8010e4a:	4b42      	ldr	r3, [pc, #264]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010e4c:	4949      	ldr	r1, [pc, #292]	; (8010f74 <HAL_RCC_OscConfig+0x350>)
 8010e4e:	400a      	ands	r2, r1
 8010e50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010e52:	f7fb fa75 	bl	800c340 <HAL_GetTick>
 8010e56:	0003      	movs	r3, r0
 8010e58:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8010e5a:	e008      	b.n	8010e6e <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8010e5c:	f7fb fa70 	bl	800c340 <HAL_GetTick>
 8010e60:	0002      	movs	r2, r0
 8010e62:	693b      	ldr	r3, [r7, #16]
 8010e64:	1ad3      	subs	r3, r2, r3
 8010e66:	2b02      	cmp	r3, #2
 8010e68:	d901      	bls.n	8010e6e <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8010e6a:	2303      	movs	r3, #3
 8010e6c:	e234      	b.n	80112d8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8010e6e:	4b39      	ldr	r3, [pc, #228]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010e70:	681a      	ldr	r2, [r3, #0]
 8010e72:	2380      	movs	r3, #128	; 0x80
 8010e74:	00db      	lsls	r3, r3, #3
 8010e76:	4013      	ands	r3, r2
 8010e78:	d1f0      	bne.n	8010e5c <HAL_RCC_OscConfig+0x238>
 8010e7a:	e000      	b.n	8010e7e <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8010e7c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	681b      	ldr	r3, [r3, #0]
 8010e82:	2208      	movs	r2, #8
 8010e84:	4013      	ands	r3, r2
 8010e86:	d047      	beq.n	8010f18 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8010e88:	4b32      	ldr	r3, [pc, #200]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010e8a:	689b      	ldr	r3, [r3, #8]
 8010e8c:	2238      	movs	r2, #56	; 0x38
 8010e8e:	4013      	ands	r3, r2
 8010e90:	2b18      	cmp	r3, #24
 8010e92:	d10a      	bne.n	8010eaa <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8010e94:	4b2f      	ldr	r3, [pc, #188]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010e96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8010e98:	2202      	movs	r2, #2
 8010e9a:	4013      	ands	r3, r2
 8010e9c:	d03c      	beq.n	8010f18 <HAL_RCC_OscConfig+0x2f4>
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	699b      	ldr	r3, [r3, #24]
 8010ea2:	2b00      	cmp	r3, #0
 8010ea4:	d138      	bne.n	8010f18 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8010ea6:	2301      	movs	r3, #1
 8010ea8:	e216      	b.n	80112d8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	699b      	ldr	r3, [r3, #24]
 8010eae:	2b00      	cmp	r3, #0
 8010eb0:	d019      	beq.n	8010ee6 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8010eb2:	4b28      	ldr	r3, [pc, #160]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010eb4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8010eb6:	4b27      	ldr	r3, [pc, #156]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010eb8:	2101      	movs	r1, #1
 8010eba:	430a      	orrs	r2, r1
 8010ebc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010ebe:	f7fb fa3f 	bl	800c340 <HAL_GetTick>
 8010ec2:	0003      	movs	r3, r0
 8010ec4:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8010ec6:	e008      	b.n	8010eda <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8010ec8:	f7fb fa3a 	bl	800c340 <HAL_GetTick>
 8010ecc:	0002      	movs	r2, r0
 8010ece:	693b      	ldr	r3, [r7, #16]
 8010ed0:	1ad3      	subs	r3, r2, r3
 8010ed2:	2b02      	cmp	r3, #2
 8010ed4:	d901      	bls.n	8010eda <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8010ed6:	2303      	movs	r3, #3
 8010ed8:	e1fe      	b.n	80112d8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8010eda:	4b1e      	ldr	r3, [pc, #120]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010edc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8010ede:	2202      	movs	r2, #2
 8010ee0:	4013      	ands	r3, r2
 8010ee2:	d0f1      	beq.n	8010ec8 <HAL_RCC_OscConfig+0x2a4>
 8010ee4:	e018      	b.n	8010f18 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8010ee6:	4b1b      	ldr	r3, [pc, #108]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010ee8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8010eea:	4b1a      	ldr	r3, [pc, #104]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010eec:	2101      	movs	r1, #1
 8010eee:	438a      	bics	r2, r1
 8010ef0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010ef2:	f7fb fa25 	bl	800c340 <HAL_GetTick>
 8010ef6:	0003      	movs	r3, r0
 8010ef8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8010efa:	e008      	b.n	8010f0e <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8010efc:	f7fb fa20 	bl	800c340 <HAL_GetTick>
 8010f00:	0002      	movs	r2, r0
 8010f02:	693b      	ldr	r3, [r7, #16]
 8010f04:	1ad3      	subs	r3, r2, r3
 8010f06:	2b02      	cmp	r3, #2
 8010f08:	d901      	bls.n	8010f0e <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8010f0a:	2303      	movs	r3, #3
 8010f0c:	e1e4      	b.n	80112d8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8010f0e:	4b11      	ldr	r3, [pc, #68]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010f10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8010f12:	2202      	movs	r2, #2
 8010f14:	4013      	ands	r3, r2
 8010f16:	d1f1      	bne.n	8010efc <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	681b      	ldr	r3, [r3, #0]
 8010f1c:	2204      	movs	r2, #4
 8010f1e:	4013      	ands	r3, r2
 8010f20:	d100      	bne.n	8010f24 <HAL_RCC_OscConfig+0x300>
 8010f22:	e0c7      	b.n	80110b4 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8010f24:	231f      	movs	r3, #31
 8010f26:	18fb      	adds	r3, r7, r3
 8010f28:	2200      	movs	r2, #0
 8010f2a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8010f2c:	4b09      	ldr	r3, [pc, #36]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010f2e:	689b      	ldr	r3, [r3, #8]
 8010f30:	2238      	movs	r2, #56	; 0x38
 8010f32:	4013      	ands	r3, r2
 8010f34:	2b20      	cmp	r3, #32
 8010f36:	d11f      	bne.n	8010f78 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8010f38:	4b06      	ldr	r3, [pc, #24]	; (8010f54 <HAL_RCC_OscConfig+0x330>)
 8010f3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010f3c:	2202      	movs	r2, #2
 8010f3e:	4013      	ands	r3, r2
 8010f40:	d100      	bne.n	8010f44 <HAL_RCC_OscConfig+0x320>
 8010f42:	e0b7      	b.n	80110b4 <HAL_RCC_OscConfig+0x490>
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	689b      	ldr	r3, [r3, #8]
 8010f48:	2b00      	cmp	r3, #0
 8010f4a:	d000      	beq.n	8010f4e <HAL_RCC_OscConfig+0x32a>
 8010f4c:	e0b2      	b.n	80110b4 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8010f4e:	2301      	movs	r3, #1
 8010f50:	e1c2      	b.n	80112d8 <HAL_RCC_OscConfig+0x6b4>
 8010f52:	46c0      	nop			; (mov r8, r8)
 8010f54:	40021000 	.word	0x40021000
 8010f58:	fffeffff 	.word	0xfffeffff
 8010f5c:	fffbffff 	.word	0xfffbffff
 8010f60:	ffff80ff 	.word	0xffff80ff
 8010f64:	ffffc7ff 	.word	0xffffc7ff
 8010f68:	00f42400 	.word	0x00f42400
 8010f6c:	20000108 	.word	0x20000108
 8010f70:	2000010c 	.word	0x2000010c
 8010f74:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8010f78:	4bb5      	ldr	r3, [pc, #724]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 8010f7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8010f7c:	2380      	movs	r3, #128	; 0x80
 8010f7e:	055b      	lsls	r3, r3, #21
 8010f80:	4013      	ands	r3, r2
 8010f82:	d101      	bne.n	8010f88 <HAL_RCC_OscConfig+0x364>
 8010f84:	2301      	movs	r3, #1
 8010f86:	e000      	b.n	8010f8a <HAL_RCC_OscConfig+0x366>
 8010f88:	2300      	movs	r3, #0
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	d011      	beq.n	8010fb2 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8010f8e:	4bb0      	ldr	r3, [pc, #704]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 8010f90:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8010f92:	4baf      	ldr	r3, [pc, #700]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 8010f94:	2180      	movs	r1, #128	; 0x80
 8010f96:	0549      	lsls	r1, r1, #21
 8010f98:	430a      	orrs	r2, r1
 8010f9a:	63da      	str	r2, [r3, #60]	; 0x3c
 8010f9c:	4bac      	ldr	r3, [pc, #688]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 8010f9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8010fa0:	2380      	movs	r3, #128	; 0x80
 8010fa2:	055b      	lsls	r3, r3, #21
 8010fa4:	4013      	ands	r3, r2
 8010fa6:	60fb      	str	r3, [r7, #12]
 8010fa8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8010faa:	231f      	movs	r3, #31
 8010fac:	18fb      	adds	r3, r7, r3
 8010fae:	2201      	movs	r2, #1
 8010fb0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8010fb2:	4ba8      	ldr	r3, [pc, #672]	; (8011254 <HAL_RCC_OscConfig+0x630>)
 8010fb4:	681a      	ldr	r2, [r3, #0]
 8010fb6:	2380      	movs	r3, #128	; 0x80
 8010fb8:	005b      	lsls	r3, r3, #1
 8010fba:	4013      	ands	r3, r2
 8010fbc:	d11a      	bne.n	8010ff4 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8010fbe:	4ba5      	ldr	r3, [pc, #660]	; (8011254 <HAL_RCC_OscConfig+0x630>)
 8010fc0:	681a      	ldr	r2, [r3, #0]
 8010fc2:	4ba4      	ldr	r3, [pc, #656]	; (8011254 <HAL_RCC_OscConfig+0x630>)
 8010fc4:	2180      	movs	r1, #128	; 0x80
 8010fc6:	0049      	lsls	r1, r1, #1
 8010fc8:	430a      	orrs	r2, r1
 8010fca:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8010fcc:	f7fb f9b8 	bl	800c340 <HAL_GetTick>
 8010fd0:	0003      	movs	r3, r0
 8010fd2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8010fd4:	e008      	b.n	8010fe8 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8010fd6:	f7fb f9b3 	bl	800c340 <HAL_GetTick>
 8010fda:	0002      	movs	r2, r0
 8010fdc:	693b      	ldr	r3, [r7, #16]
 8010fde:	1ad3      	subs	r3, r2, r3
 8010fe0:	2b02      	cmp	r3, #2
 8010fe2:	d901      	bls.n	8010fe8 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8010fe4:	2303      	movs	r3, #3
 8010fe6:	e177      	b.n	80112d8 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8010fe8:	4b9a      	ldr	r3, [pc, #616]	; (8011254 <HAL_RCC_OscConfig+0x630>)
 8010fea:	681a      	ldr	r2, [r3, #0]
 8010fec:	2380      	movs	r3, #128	; 0x80
 8010fee:	005b      	lsls	r3, r3, #1
 8010ff0:	4013      	ands	r3, r2
 8010ff2:	d0f0      	beq.n	8010fd6 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8010ff4:	687b      	ldr	r3, [r7, #4]
 8010ff6:	689b      	ldr	r3, [r3, #8]
 8010ff8:	2b01      	cmp	r3, #1
 8010ffa:	d106      	bne.n	801100a <HAL_RCC_OscConfig+0x3e6>
 8010ffc:	4b94      	ldr	r3, [pc, #592]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 8010ffe:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8011000:	4b93      	ldr	r3, [pc, #588]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 8011002:	2101      	movs	r1, #1
 8011004:	430a      	orrs	r2, r1
 8011006:	65da      	str	r2, [r3, #92]	; 0x5c
 8011008:	e01c      	b.n	8011044 <HAL_RCC_OscConfig+0x420>
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	689b      	ldr	r3, [r3, #8]
 801100e:	2b05      	cmp	r3, #5
 8011010:	d10c      	bne.n	801102c <HAL_RCC_OscConfig+0x408>
 8011012:	4b8f      	ldr	r3, [pc, #572]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 8011014:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8011016:	4b8e      	ldr	r3, [pc, #568]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 8011018:	2104      	movs	r1, #4
 801101a:	430a      	orrs	r2, r1
 801101c:	65da      	str	r2, [r3, #92]	; 0x5c
 801101e:	4b8c      	ldr	r3, [pc, #560]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 8011020:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8011022:	4b8b      	ldr	r3, [pc, #556]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 8011024:	2101      	movs	r1, #1
 8011026:	430a      	orrs	r2, r1
 8011028:	65da      	str	r2, [r3, #92]	; 0x5c
 801102a:	e00b      	b.n	8011044 <HAL_RCC_OscConfig+0x420>
 801102c:	4b88      	ldr	r3, [pc, #544]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 801102e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8011030:	4b87      	ldr	r3, [pc, #540]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 8011032:	2101      	movs	r1, #1
 8011034:	438a      	bics	r2, r1
 8011036:	65da      	str	r2, [r3, #92]	; 0x5c
 8011038:	4b85      	ldr	r3, [pc, #532]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 801103a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801103c:	4b84      	ldr	r3, [pc, #528]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 801103e:	2104      	movs	r1, #4
 8011040:	438a      	bics	r2, r1
 8011042:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8011044:	687b      	ldr	r3, [r7, #4]
 8011046:	689b      	ldr	r3, [r3, #8]
 8011048:	2b00      	cmp	r3, #0
 801104a:	d014      	beq.n	8011076 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801104c:	f7fb f978 	bl	800c340 <HAL_GetTick>
 8011050:	0003      	movs	r3, r0
 8011052:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8011054:	e009      	b.n	801106a <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8011056:	f7fb f973 	bl	800c340 <HAL_GetTick>
 801105a:	0002      	movs	r2, r0
 801105c:	693b      	ldr	r3, [r7, #16]
 801105e:	1ad3      	subs	r3, r2, r3
 8011060:	4a7d      	ldr	r2, [pc, #500]	; (8011258 <HAL_RCC_OscConfig+0x634>)
 8011062:	4293      	cmp	r3, r2
 8011064:	d901      	bls.n	801106a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8011066:	2303      	movs	r3, #3
 8011068:	e136      	b.n	80112d8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801106a:	4b79      	ldr	r3, [pc, #484]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 801106c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801106e:	2202      	movs	r2, #2
 8011070:	4013      	ands	r3, r2
 8011072:	d0f0      	beq.n	8011056 <HAL_RCC_OscConfig+0x432>
 8011074:	e013      	b.n	801109e <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011076:	f7fb f963 	bl	800c340 <HAL_GetTick>
 801107a:	0003      	movs	r3, r0
 801107c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 801107e:	e009      	b.n	8011094 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8011080:	f7fb f95e 	bl	800c340 <HAL_GetTick>
 8011084:	0002      	movs	r2, r0
 8011086:	693b      	ldr	r3, [r7, #16]
 8011088:	1ad3      	subs	r3, r2, r3
 801108a:	4a73      	ldr	r2, [pc, #460]	; (8011258 <HAL_RCC_OscConfig+0x634>)
 801108c:	4293      	cmp	r3, r2
 801108e:	d901      	bls.n	8011094 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8011090:	2303      	movs	r3, #3
 8011092:	e121      	b.n	80112d8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8011094:	4b6e      	ldr	r3, [pc, #440]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 8011096:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011098:	2202      	movs	r2, #2
 801109a:	4013      	ands	r3, r2
 801109c:	d1f0      	bne.n	8011080 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 801109e:	231f      	movs	r3, #31
 80110a0:	18fb      	adds	r3, r7, r3
 80110a2:	781b      	ldrb	r3, [r3, #0]
 80110a4:	2b01      	cmp	r3, #1
 80110a6:	d105      	bne.n	80110b4 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80110a8:	4b69      	ldr	r3, [pc, #420]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 80110aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80110ac:	4b68      	ldr	r3, [pc, #416]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 80110ae:	496b      	ldr	r1, [pc, #428]	; (801125c <HAL_RCC_OscConfig+0x638>)
 80110b0:	400a      	ands	r2, r1
 80110b2:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	681b      	ldr	r3, [r3, #0]
 80110b8:	2220      	movs	r2, #32
 80110ba:	4013      	ands	r3, r2
 80110bc:	d039      	beq.n	8011132 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	69db      	ldr	r3, [r3, #28]
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d01b      	beq.n	80110fe <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80110c6:	4b62      	ldr	r3, [pc, #392]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 80110c8:	681a      	ldr	r2, [r3, #0]
 80110ca:	4b61      	ldr	r3, [pc, #388]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 80110cc:	2180      	movs	r1, #128	; 0x80
 80110ce:	03c9      	lsls	r1, r1, #15
 80110d0:	430a      	orrs	r2, r1
 80110d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80110d4:	f7fb f934 	bl	800c340 <HAL_GetTick>
 80110d8:	0003      	movs	r3, r0
 80110da:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80110dc:	e008      	b.n	80110f0 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80110de:	f7fb f92f 	bl	800c340 <HAL_GetTick>
 80110e2:	0002      	movs	r2, r0
 80110e4:	693b      	ldr	r3, [r7, #16]
 80110e6:	1ad3      	subs	r3, r2, r3
 80110e8:	2b02      	cmp	r3, #2
 80110ea:	d901      	bls.n	80110f0 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 80110ec:	2303      	movs	r3, #3
 80110ee:	e0f3      	b.n	80112d8 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80110f0:	4b57      	ldr	r3, [pc, #348]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 80110f2:	681a      	ldr	r2, [r3, #0]
 80110f4:	2380      	movs	r3, #128	; 0x80
 80110f6:	041b      	lsls	r3, r3, #16
 80110f8:	4013      	ands	r3, r2
 80110fa:	d0f0      	beq.n	80110de <HAL_RCC_OscConfig+0x4ba>
 80110fc:	e019      	b.n	8011132 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80110fe:	4b54      	ldr	r3, [pc, #336]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 8011100:	681a      	ldr	r2, [r3, #0]
 8011102:	4b53      	ldr	r3, [pc, #332]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 8011104:	4956      	ldr	r1, [pc, #344]	; (8011260 <HAL_RCC_OscConfig+0x63c>)
 8011106:	400a      	ands	r2, r1
 8011108:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801110a:	f7fb f919 	bl	800c340 <HAL_GetTick>
 801110e:	0003      	movs	r3, r0
 8011110:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8011112:	e008      	b.n	8011126 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8011114:	f7fb f914 	bl	800c340 <HAL_GetTick>
 8011118:	0002      	movs	r2, r0
 801111a:	693b      	ldr	r3, [r7, #16]
 801111c:	1ad3      	subs	r3, r2, r3
 801111e:	2b02      	cmp	r3, #2
 8011120:	d901      	bls.n	8011126 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8011122:	2303      	movs	r3, #3
 8011124:	e0d8      	b.n	80112d8 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8011126:	4b4a      	ldr	r3, [pc, #296]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 8011128:	681a      	ldr	r2, [r3, #0]
 801112a:	2380      	movs	r3, #128	; 0x80
 801112c:	041b      	lsls	r3, r3, #16
 801112e:	4013      	ands	r3, r2
 8011130:	d1f0      	bne.n	8011114 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8011132:	687b      	ldr	r3, [r7, #4]
 8011134:	6a1b      	ldr	r3, [r3, #32]
 8011136:	2b00      	cmp	r3, #0
 8011138:	d100      	bne.n	801113c <HAL_RCC_OscConfig+0x518>
 801113a:	e0cc      	b.n	80112d6 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 801113c:	4b44      	ldr	r3, [pc, #272]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 801113e:	689b      	ldr	r3, [r3, #8]
 8011140:	2238      	movs	r2, #56	; 0x38
 8011142:	4013      	ands	r3, r2
 8011144:	2b10      	cmp	r3, #16
 8011146:	d100      	bne.n	801114a <HAL_RCC_OscConfig+0x526>
 8011148:	e07b      	b.n	8011242 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 801114a:	687b      	ldr	r3, [r7, #4]
 801114c:	6a1b      	ldr	r3, [r3, #32]
 801114e:	2b02      	cmp	r3, #2
 8011150:	d156      	bne.n	8011200 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8011152:	4b3f      	ldr	r3, [pc, #252]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 8011154:	681a      	ldr	r2, [r3, #0]
 8011156:	4b3e      	ldr	r3, [pc, #248]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 8011158:	4942      	ldr	r1, [pc, #264]	; (8011264 <HAL_RCC_OscConfig+0x640>)
 801115a:	400a      	ands	r2, r1
 801115c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801115e:	f7fb f8ef 	bl	800c340 <HAL_GetTick>
 8011162:	0003      	movs	r3, r0
 8011164:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8011166:	e008      	b.n	801117a <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8011168:	f7fb f8ea 	bl	800c340 <HAL_GetTick>
 801116c:	0002      	movs	r2, r0
 801116e:	693b      	ldr	r3, [r7, #16]
 8011170:	1ad3      	subs	r3, r2, r3
 8011172:	2b02      	cmp	r3, #2
 8011174:	d901      	bls.n	801117a <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8011176:	2303      	movs	r3, #3
 8011178:	e0ae      	b.n	80112d8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 801117a:	4b35      	ldr	r3, [pc, #212]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 801117c:	681a      	ldr	r2, [r3, #0]
 801117e:	2380      	movs	r3, #128	; 0x80
 8011180:	049b      	lsls	r3, r3, #18
 8011182:	4013      	ands	r3, r2
 8011184:	d1f0      	bne.n	8011168 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8011186:	4b32      	ldr	r3, [pc, #200]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 8011188:	68db      	ldr	r3, [r3, #12]
 801118a:	4a37      	ldr	r2, [pc, #220]	; (8011268 <HAL_RCC_OscConfig+0x644>)
 801118c:	4013      	ands	r3, r2
 801118e:	0019      	movs	r1, r3
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011194:	687b      	ldr	r3, [r7, #4]
 8011196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011198:	431a      	orrs	r2, r3
 801119a:	687b      	ldr	r3, [r7, #4]
 801119c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801119e:	021b      	lsls	r3, r3, #8
 80111a0:	431a      	orrs	r2, r3
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80111a6:	431a      	orrs	r2, r3
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80111ac:	431a      	orrs	r2, r3
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80111b2:	431a      	orrs	r2, r3
 80111b4:	4b26      	ldr	r3, [pc, #152]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 80111b6:	430a      	orrs	r2, r1
 80111b8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80111ba:	4b25      	ldr	r3, [pc, #148]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 80111bc:	681a      	ldr	r2, [r3, #0]
 80111be:	4b24      	ldr	r3, [pc, #144]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 80111c0:	2180      	movs	r1, #128	; 0x80
 80111c2:	0449      	lsls	r1, r1, #17
 80111c4:	430a      	orrs	r2, r1
 80111c6:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80111c8:	4b21      	ldr	r3, [pc, #132]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 80111ca:	68da      	ldr	r2, [r3, #12]
 80111cc:	4b20      	ldr	r3, [pc, #128]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 80111ce:	2180      	movs	r1, #128	; 0x80
 80111d0:	0549      	lsls	r1, r1, #21
 80111d2:	430a      	orrs	r2, r1
 80111d4:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80111d6:	f7fb f8b3 	bl	800c340 <HAL_GetTick>
 80111da:	0003      	movs	r3, r0
 80111dc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80111de:	e008      	b.n	80111f2 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80111e0:	f7fb f8ae 	bl	800c340 <HAL_GetTick>
 80111e4:	0002      	movs	r2, r0
 80111e6:	693b      	ldr	r3, [r7, #16]
 80111e8:	1ad3      	subs	r3, r2, r3
 80111ea:	2b02      	cmp	r3, #2
 80111ec:	d901      	bls.n	80111f2 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 80111ee:	2303      	movs	r3, #3
 80111f0:	e072      	b.n	80112d8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80111f2:	4b17      	ldr	r3, [pc, #92]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 80111f4:	681a      	ldr	r2, [r3, #0]
 80111f6:	2380      	movs	r3, #128	; 0x80
 80111f8:	049b      	lsls	r3, r3, #18
 80111fa:	4013      	ands	r3, r2
 80111fc:	d0f0      	beq.n	80111e0 <HAL_RCC_OscConfig+0x5bc>
 80111fe:	e06a      	b.n	80112d6 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8011200:	4b13      	ldr	r3, [pc, #76]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 8011202:	681a      	ldr	r2, [r3, #0]
 8011204:	4b12      	ldr	r3, [pc, #72]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 8011206:	4917      	ldr	r1, [pc, #92]	; (8011264 <HAL_RCC_OscConfig+0x640>)
 8011208:	400a      	ands	r2, r1
 801120a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801120c:	f7fb f898 	bl	800c340 <HAL_GetTick>
 8011210:	0003      	movs	r3, r0
 8011212:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8011214:	e008      	b.n	8011228 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8011216:	f7fb f893 	bl	800c340 <HAL_GetTick>
 801121a:	0002      	movs	r2, r0
 801121c:	693b      	ldr	r3, [r7, #16]
 801121e:	1ad3      	subs	r3, r2, r3
 8011220:	2b02      	cmp	r3, #2
 8011222:	d901      	bls.n	8011228 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8011224:	2303      	movs	r3, #3
 8011226:	e057      	b.n	80112d8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8011228:	4b09      	ldr	r3, [pc, #36]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 801122a:	681a      	ldr	r2, [r3, #0]
 801122c:	2380      	movs	r3, #128	; 0x80
 801122e:	049b      	lsls	r3, r3, #18
 8011230:	4013      	ands	r3, r2
 8011232:	d1f0      	bne.n	8011216 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8011234:	4b06      	ldr	r3, [pc, #24]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 8011236:	68da      	ldr	r2, [r3, #12]
 8011238:	4b05      	ldr	r3, [pc, #20]	; (8011250 <HAL_RCC_OscConfig+0x62c>)
 801123a:	490c      	ldr	r1, [pc, #48]	; (801126c <HAL_RCC_OscConfig+0x648>)
 801123c:	400a      	ands	r2, r1
 801123e:	60da      	str	r2, [r3, #12]
 8011240:	e049      	b.n	80112d6 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	6a1b      	ldr	r3, [r3, #32]
 8011246:	2b01      	cmp	r3, #1
 8011248:	d112      	bne.n	8011270 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 801124a:	2301      	movs	r3, #1
 801124c:	e044      	b.n	80112d8 <HAL_RCC_OscConfig+0x6b4>
 801124e:	46c0      	nop			; (mov r8, r8)
 8011250:	40021000 	.word	0x40021000
 8011254:	40007000 	.word	0x40007000
 8011258:	00001388 	.word	0x00001388
 801125c:	efffffff 	.word	0xefffffff
 8011260:	ffbfffff 	.word	0xffbfffff
 8011264:	feffffff 	.word	0xfeffffff
 8011268:	11c1808c 	.word	0x11c1808c
 801126c:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8011270:	4b1b      	ldr	r3, [pc, #108]	; (80112e0 <HAL_RCC_OscConfig+0x6bc>)
 8011272:	68db      	ldr	r3, [r3, #12]
 8011274:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8011276:	697b      	ldr	r3, [r7, #20]
 8011278:	2203      	movs	r2, #3
 801127a:	401a      	ands	r2, r3
 801127c:	687b      	ldr	r3, [r7, #4]
 801127e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011280:	429a      	cmp	r2, r3
 8011282:	d126      	bne.n	80112d2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8011284:	697b      	ldr	r3, [r7, #20]
 8011286:	2270      	movs	r2, #112	; 0x70
 8011288:	401a      	ands	r2, r3
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 801128e:	429a      	cmp	r2, r3
 8011290:	d11f      	bne.n	80112d2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8011292:	697a      	ldr	r2, [r7, #20]
 8011294:	23fe      	movs	r3, #254	; 0xfe
 8011296:	01db      	lsls	r3, r3, #7
 8011298:	401a      	ands	r2, r3
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801129e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80112a0:	429a      	cmp	r2, r3
 80112a2:	d116      	bne.n	80112d2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80112a4:	697a      	ldr	r2, [r7, #20]
 80112a6:	23f8      	movs	r3, #248	; 0xf8
 80112a8:	039b      	lsls	r3, r3, #14
 80112aa:	401a      	ands	r2, r3
 80112ac:	687b      	ldr	r3, [r7, #4]
 80112ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80112b0:	429a      	cmp	r2, r3
 80112b2:	d10e      	bne.n	80112d2 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80112b4:	697a      	ldr	r2, [r7, #20]
 80112b6:	23e0      	movs	r3, #224	; 0xe0
 80112b8:	051b      	lsls	r3, r3, #20
 80112ba:	401a      	ands	r2, r3
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80112c0:	429a      	cmp	r2, r3
 80112c2:	d106      	bne.n	80112d2 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80112c4:	697b      	ldr	r3, [r7, #20]
 80112c6:	0f5b      	lsrs	r3, r3, #29
 80112c8:	075a      	lsls	r2, r3, #29
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80112ce:	429a      	cmp	r2, r3
 80112d0:	d001      	beq.n	80112d6 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 80112d2:	2301      	movs	r3, #1
 80112d4:	e000      	b.n	80112d8 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 80112d6:	2300      	movs	r3, #0
}
 80112d8:	0018      	movs	r0, r3
 80112da:	46bd      	mov	sp, r7
 80112dc:	b008      	add	sp, #32
 80112de:	bd80      	pop	{r7, pc}
 80112e0:	40021000 	.word	0x40021000

080112e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80112e4:	b580      	push	{r7, lr}
 80112e6:	b084      	sub	sp, #16
 80112e8:	af00      	add	r7, sp, #0
 80112ea:	6078      	str	r0, [r7, #4]
 80112ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	2b00      	cmp	r3, #0
 80112f2:	d101      	bne.n	80112f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80112f4:	2301      	movs	r3, #1
 80112f6:	e0e9      	b.n	80114cc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80112f8:	4b76      	ldr	r3, [pc, #472]	; (80114d4 <HAL_RCC_ClockConfig+0x1f0>)
 80112fa:	681b      	ldr	r3, [r3, #0]
 80112fc:	2207      	movs	r2, #7
 80112fe:	4013      	ands	r3, r2
 8011300:	683a      	ldr	r2, [r7, #0]
 8011302:	429a      	cmp	r2, r3
 8011304:	d91e      	bls.n	8011344 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8011306:	4b73      	ldr	r3, [pc, #460]	; (80114d4 <HAL_RCC_ClockConfig+0x1f0>)
 8011308:	681b      	ldr	r3, [r3, #0]
 801130a:	2207      	movs	r2, #7
 801130c:	4393      	bics	r3, r2
 801130e:	0019      	movs	r1, r3
 8011310:	4b70      	ldr	r3, [pc, #448]	; (80114d4 <HAL_RCC_ClockConfig+0x1f0>)
 8011312:	683a      	ldr	r2, [r7, #0]
 8011314:	430a      	orrs	r2, r1
 8011316:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8011318:	f7fb f812 	bl	800c340 <HAL_GetTick>
 801131c:	0003      	movs	r3, r0
 801131e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8011320:	e009      	b.n	8011336 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8011322:	f7fb f80d 	bl	800c340 <HAL_GetTick>
 8011326:	0002      	movs	r2, r0
 8011328:	68fb      	ldr	r3, [r7, #12]
 801132a:	1ad3      	subs	r3, r2, r3
 801132c:	4a6a      	ldr	r2, [pc, #424]	; (80114d8 <HAL_RCC_ClockConfig+0x1f4>)
 801132e:	4293      	cmp	r3, r2
 8011330:	d901      	bls.n	8011336 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8011332:	2303      	movs	r3, #3
 8011334:	e0ca      	b.n	80114cc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8011336:	4b67      	ldr	r3, [pc, #412]	; (80114d4 <HAL_RCC_ClockConfig+0x1f0>)
 8011338:	681b      	ldr	r3, [r3, #0]
 801133a:	2207      	movs	r2, #7
 801133c:	4013      	ands	r3, r2
 801133e:	683a      	ldr	r2, [r7, #0]
 8011340:	429a      	cmp	r2, r3
 8011342:	d1ee      	bne.n	8011322 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8011344:	687b      	ldr	r3, [r7, #4]
 8011346:	681b      	ldr	r3, [r3, #0]
 8011348:	2202      	movs	r2, #2
 801134a:	4013      	ands	r3, r2
 801134c:	d015      	beq.n	801137a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	681b      	ldr	r3, [r3, #0]
 8011352:	2204      	movs	r2, #4
 8011354:	4013      	ands	r3, r2
 8011356:	d006      	beq.n	8011366 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8011358:	4b60      	ldr	r3, [pc, #384]	; (80114dc <HAL_RCC_ClockConfig+0x1f8>)
 801135a:	689a      	ldr	r2, [r3, #8]
 801135c:	4b5f      	ldr	r3, [pc, #380]	; (80114dc <HAL_RCC_ClockConfig+0x1f8>)
 801135e:	21e0      	movs	r1, #224	; 0xe0
 8011360:	01c9      	lsls	r1, r1, #7
 8011362:	430a      	orrs	r2, r1
 8011364:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8011366:	4b5d      	ldr	r3, [pc, #372]	; (80114dc <HAL_RCC_ClockConfig+0x1f8>)
 8011368:	689b      	ldr	r3, [r3, #8]
 801136a:	4a5d      	ldr	r2, [pc, #372]	; (80114e0 <HAL_RCC_ClockConfig+0x1fc>)
 801136c:	4013      	ands	r3, r2
 801136e:	0019      	movs	r1, r3
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	689a      	ldr	r2, [r3, #8]
 8011374:	4b59      	ldr	r3, [pc, #356]	; (80114dc <HAL_RCC_ClockConfig+0x1f8>)
 8011376:	430a      	orrs	r2, r1
 8011378:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	681b      	ldr	r3, [r3, #0]
 801137e:	2201      	movs	r2, #1
 8011380:	4013      	ands	r3, r2
 8011382:	d057      	beq.n	8011434 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8011384:	687b      	ldr	r3, [r7, #4]
 8011386:	685b      	ldr	r3, [r3, #4]
 8011388:	2b01      	cmp	r3, #1
 801138a:	d107      	bne.n	801139c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 801138c:	4b53      	ldr	r3, [pc, #332]	; (80114dc <HAL_RCC_ClockConfig+0x1f8>)
 801138e:	681a      	ldr	r2, [r3, #0]
 8011390:	2380      	movs	r3, #128	; 0x80
 8011392:	029b      	lsls	r3, r3, #10
 8011394:	4013      	ands	r3, r2
 8011396:	d12b      	bne.n	80113f0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8011398:	2301      	movs	r3, #1
 801139a:	e097      	b.n	80114cc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	685b      	ldr	r3, [r3, #4]
 80113a0:	2b02      	cmp	r3, #2
 80113a2:	d107      	bne.n	80113b4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80113a4:	4b4d      	ldr	r3, [pc, #308]	; (80114dc <HAL_RCC_ClockConfig+0x1f8>)
 80113a6:	681a      	ldr	r2, [r3, #0]
 80113a8:	2380      	movs	r3, #128	; 0x80
 80113aa:	049b      	lsls	r3, r3, #18
 80113ac:	4013      	ands	r3, r2
 80113ae:	d11f      	bne.n	80113f0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80113b0:	2301      	movs	r3, #1
 80113b2:	e08b      	b.n	80114cc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	685b      	ldr	r3, [r3, #4]
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	d107      	bne.n	80113cc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80113bc:	4b47      	ldr	r3, [pc, #284]	; (80114dc <HAL_RCC_ClockConfig+0x1f8>)
 80113be:	681a      	ldr	r2, [r3, #0]
 80113c0:	2380      	movs	r3, #128	; 0x80
 80113c2:	00db      	lsls	r3, r3, #3
 80113c4:	4013      	ands	r3, r2
 80113c6:	d113      	bne.n	80113f0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80113c8:	2301      	movs	r3, #1
 80113ca:	e07f      	b.n	80114cc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80113cc:	687b      	ldr	r3, [r7, #4]
 80113ce:	685b      	ldr	r3, [r3, #4]
 80113d0:	2b03      	cmp	r3, #3
 80113d2:	d106      	bne.n	80113e2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80113d4:	4b41      	ldr	r3, [pc, #260]	; (80114dc <HAL_RCC_ClockConfig+0x1f8>)
 80113d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80113d8:	2202      	movs	r2, #2
 80113da:	4013      	ands	r3, r2
 80113dc:	d108      	bne.n	80113f0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80113de:	2301      	movs	r3, #1
 80113e0:	e074      	b.n	80114cc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80113e2:	4b3e      	ldr	r3, [pc, #248]	; (80114dc <HAL_RCC_ClockConfig+0x1f8>)
 80113e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80113e6:	2202      	movs	r2, #2
 80113e8:	4013      	ands	r3, r2
 80113ea:	d101      	bne.n	80113f0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80113ec:	2301      	movs	r3, #1
 80113ee:	e06d      	b.n	80114cc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80113f0:	4b3a      	ldr	r3, [pc, #232]	; (80114dc <HAL_RCC_ClockConfig+0x1f8>)
 80113f2:	689b      	ldr	r3, [r3, #8]
 80113f4:	2207      	movs	r2, #7
 80113f6:	4393      	bics	r3, r2
 80113f8:	0019      	movs	r1, r3
 80113fa:	687b      	ldr	r3, [r7, #4]
 80113fc:	685a      	ldr	r2, [r3, #4]
 80113fe:	4b37      	ldr	r3, [pc, #220]	; (80114dc <HAL_RCC_ClockConfig+0x1f8>)
 8011400:	430a      	orrs	r2, r1
 8011402:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011404:	f7fa ff9c 	bl	800c340 <HAL_GetTick>
 8011408:	0003      	movs	r3, r0
 801140a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801140c:	e009      	b.n	8011422 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 801140e:	f7fa ff97 	bl	800c340 <HAL_GetTick>
 8011412:	0002      	movs	r2, r0
 8011414:	68fb      	ldr	r3, [r7, #12]
 8011416:	1ad3      	subs	r3, r2, r3
 8011418:	4a2f      	ldr	r2, [pc, #188]	; (80114d8 <HAL_RCC_ClockConfig+0x1f4>)
 801141a:	4293      	cmp	r3, r2
 801141c:	d901      	bls.n	8011422 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 801141e:	2303      	movs	r3, #3
 8011420:	e054      	b.n	80114cc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8011422:	4b2e      	ldr	r3, [pc, #184]	; (80114dc <HAL_RCC_ClockConfig+0x1f8>)
 8011424:	689b      	ldr	r3, [r3, #8]
 8011426:	2238      	movs	r2, #56	; 0x38
 8011428:	401a      	ands	r2, r3
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	685b      	ldr	r3, [r3, #4]
 801142e:	00db      	lsls	r3, r3, #3
 8011430:	429a      	cmp	r2, r3
 8011432:	d1ec      	bne.n	801140e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8011434:	4b27      	ldr	r3, [pc, #156]	; (80114d4 <HAL_RCC_ClockConfig+0x1f0>)
 8011436:	681b      	ldr	r3, [r3, #0]
 8011438:	2207      	movs	r2, #7
 801143a:	4013      	ands	r3, r2
 801143c:	683a      	ldr	r2, [r7, #0]
 801143e:	429a      	cmp	r2, r3
 8011440:	d21e      	bcs.n	8011480 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8011442:	4b24      	ldr	r3, [pc, #144]	; (80114d4 <HAL_RCC_ClockConfig+0x1f0>)
 8011444:	681b      	ldr	r3, [r3, #0]
 8011446:	2207      	movs	r2, #7
 8011448:	4393      	bics	r3, r2
 801144a:	0019      	movs	r1, r3
 801144c:	4b21      	ldr	r3, [pc, #132]	; (80114d4 <HAL_RCC_ClockConfig+0x1f0>)
 801144e:	683a      	ldr	r2, [r7, #0]
 8011450:	430a      	orrs	r2, r1
 8011452:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8011454:	f7fa ff74 	bl	800c340 <HAL_GetTick>
 8011458:	0003      	movs	r3, r0
 801145a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 801145c:	e009      	b.n	8011472 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 801145e:	f7fa ff6f 	bl	800c340 <HAL_GetTick>
 8011462:	0002      	movs	r2, r0
 8011464:	68fb      	ldr	r3, [r7, #12]
 8011466:	1ad3      	subs	r3, r2, r3
 8011468:	4a1b      	ldr	r2, [pc, #108]	; (80114d8 <HAL_RCC_ClockConfig+0x1f4>)
 801146a:	4293      	cmp	r3, r2
 801146c:	d901      	bls.n	8011472 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 801146e:	2303      	movs	r3, #3
 8011470:	e02c      	b.n	80114cc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8011472:	4b18      	ldr	r3, [pc, #96]	; (80114d4 <HAL_RCC_ClockConfig+0x1f0>)
 8011474:	681b      	ldr	r3, [r3, #0]
 8011476:	2207      	movs	r2, #7
 8011478:	4013      	ands	r3, r2
 801147a:	683a      	ldr	r2, [r7, #0]
 801147c:	429a      	cmp	r2, r3
 801147e:	d1ee      	bne.n	801145e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	681b      	ldr	r3, [r3, #0]
 8011484:	2204      	movs	r2, #4
 8011486:	4013      	ands	r3, r2
 8011488:	d009      	beq.n	801149e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 801148a:	4b14      	ldr	r3, [pc, #80]	; (80114dc <HAL_RCC_ClockConfig+0x1f8>)
 801148c:	689b      	ldr	r3, [r3, #8]
 801148e:	4a15      	ldr	r2, [pc, #84]	; (80114e4 <HAL_RCC_ClockConfig+0x200>)
 8011490:	4013      	ands	r3, r2
 8011492:	0019      	movs	r1, r3
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	68da      	ldr	r2, [r3, #12]
 8011498:	4b10      	ldr	r3, [pc, #64]	; (80114dc <HAL_RCC_ClockConfig+0x1f8>)
 801149a:	430a      	orrs	r2, r1
 801149c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 801149e:	f000 f829 	bl	80114f4 <HAL_RCC_GetSysClockFreq>
 80114a2:	0001      	movs	r1, r0
 80114a4:	4b0d      	ldr	r3, [pc, #52]	; (80114dc <HAL_RCC_ClockConfig+0x1f8>)
 80114a6:	689b      	ldr	r3, [r3, #8]
 80114a8:	0a1b      	lsrs	r3, r3, #8
 80114aa:	220f      	movs	r2, #15
 80114ac:	401a      	ands	r2, r3
 80114ae:	4b0e      	ldr	r3, [pc, #56]	; (80114e8 <HAL_RCC_ClockConfig+0x204>)
 80114b0:	0092      	lsls	r2, r2, #2
 80114b2:	58d3      	ldr	r3, [r2, r3]
 80114b4:	221f      	movs	r2, #31
 80114b6:	4013      	ands	r3, r2
 80114b8:	000a      	movs	r2, r1
 80114ba:	40da      	lsrs	r2, r3
 80114bc:	4b0b      	ldr	r3, [pc, #44]	; (80114ec <HAL_RCC_ClockConfig+0x208>)
 80114be:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80114c0:	4b0b      	ldr	r3, [pc, #44]	; (80114f0 <HAL_RCC_ClockConfig+0x20c>)
 80114c2:	681b      	ldr	r3, [r3, #0]
 80114c4:	0018      	movs	r0, r3
 80114c6:	f7fa fc99 	bl	800bdfc <HAL_InitTick>
 80114ca:	0003      	movs	r3, r0
}
 80114cc:	0018      	movs	r0, r3
 80114ce:	46bd      	mov	sp, r7
 80114d0:	b004      	add	sp, #16
 80114d2:	bd80      	pop	{r7, pc}
 80114d4:	40022000 	.word	0x40022000
 80114d8:	00001388 	.word	0x00001388
 80114dc:	40021000 	.word	0x40021000
 80114e0:	fffff0ff 	.word	0xfffff0ff
 80114e4:	ffff8fff 	.word	0xffff8fff
 80114e8:	0802ac60 	.word	0x0802ac60
 80114ec:	20000108 	.word	0x20000108
 80114f0:	2000010c 	.word	0x2000010c

080114f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80114f4:	b580      	push	{r7, lr}
 80114f6:	b086      	sub	sp, #24
 80114f8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80114fa:	4b3c      	ldr	r3, [pc, #240]	; (80115ec <HAL_RCC_GetSysClockFreq+0xf8>)
 80114fc:	689b      	ldr	r3, [r3, #8]
 80114fe:	2238      	movs	r2, #56	; 0x38
 8011500:	4013      	ands	r3, r2
 8011502:	d10f      	bne.n	8011524 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8011504:	4b39      	ldr	r3, [pc, #228]	; (80115ec <HAL_RCC_GetSysClockFreq+0xf8>)
 8011506:	681b      	ldr	r3, [r3, #0]
 8011508:	0adb      	lsrs	r3, r3, #11
 801150a:	2207      	movs	r2, #7
 801150c:	4013      	ands	r3, r2
 801150e:	2201      	movs	r2, #1
 8011510:	409a      	lsls	r2, r3
 8011512:	0013      	movs	r3, r2
 8011514:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8011516:	6839      	ldr	r1, [r7, #0]
 8011518:	4835      	ldr	r0, [pc, #212]	; (80115f0 <HAL_RCC_GetSysClockFreq+0xfc>)
 801151a:	f7f4 fe7d 	bl	8006218 <__udivsi3>
 801151e:	0003      	movs	r3, r0
 8011520:	613b      	str	r3, [r7, #16]
 8011522:	e05d      	b.n	80115e0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8011524:	4b31      	ldr	r3, [pc, #196]	; (80115ec <HAL_RCC_GetSysClockFreq+0xf8>)
 8011526:	689b      	ldr	r3, [r3, #8]
 8011528:	2238      	movs	r2, #56	; 0x38
 801152a:	4013      	ands	r3, r2
 801152c:	2b08      	cmp	r3, #8
 801152e:	d102      	bne.n	8011536 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8011530:	4b2f      	ldr	r3, [pc, #188]	; (80115f0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8011532:	613b      	str	r3, [r7, #16]
 8011534:	e054      	b.n	80115e0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8011536:	4b2d      	ldr	r3, [pc, #180]	; (80115ec <HAL_RCC_GetSysClockFreq+0xf8>)
 8011538:	689b      	ldr	r3, [r3, #8]
 801153a:	2238      	movs	r2, #56	; 0x38
 801153c:	4013      	ands	r3, r2
 801153e:	2b10      	cmp	r3, #16
 8011540:	d138      	bne.n	80115b4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8011542:	4b2a      	ldr	r3, [pc, #168]	; (80115ec <HAL_RCC_GetSysClockFreq+0xf8>)
 8011544:	68db      	ldr	r3, [r3, #12]
 8011546:	2203      	movs	r2, #3
 8011548:	4013      	ands	r3, r2
 801154a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 801154c:	4b27      	ldr	r3, [pc, #156]	; (80115ec <HAL_RCC_GetSysClockFreq+0xf8>)
 801154e:	68db      	ldr	r3, [r3, #12]
 8011550:	091b      	lsrs	r3, r3, #4
 8011552:	2207      	movs	r2, #7
 8011554:	4013      	ands	r3, r2
 8011556:	3301      	adds	r3, #1
 8011558:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 801155a:	68fb      	ldr	r3, [r7, #12]
 801155c:	2b03      	cmp	r3, #3
 801155e:	d10d      	bne.n	801157c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8011560:	68b9      	ldr	r1, [r7, #8]
 8011562:	4823      	ldr	r0, [pc, #140]	; (80115f0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8011564:	f7f4 fe58 	bl	8006218 <__udivsi3>
 8011568:	0003      	movs	r3, r0
 801156a:	0019      	movs	r1, r3
 801156c:	4b1f      	ldr	r3, [pc, #124]	; (80115ec <HAL_RCC_GetSysClockFreq+0xf8>)
 801156e:	68db      	ldr	r3, [r3, #12]
 8011570:	0a1b      	lsrs	r3, r3, #8
 8011572:	227f      	movs	r2, #127	; 0x7f
 8011574:	4013      	ands	r3, r2
 8011576:	434b      	muls	r3, r1
 8011578:	617b      	str	r3, [r7, #20]
        break;
 801157a:	e00d      	b.n	8011598 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 801157c:	68b9      	ldr	r1, [r7, #8]
 801157e:	481c      	ldr	r0, [pc, #112]	; (80115f0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8011580:	f7f4 fe4a 	bl	8006218 <__udivsi3>
 8011584:	0003      	movs	r3, r0
 8011586:	0019      	movs	r1, r3
 8011588:	4b18      	ldr	r3, [pc, #96]	; (80115ec <HAL_RCC_GetSysClockFreq+0xf8>)
 801158a:	68db      	ldr	r3, [r3, #12]
 801158c:	0a1b      	lsrs	r3, r3, #8
 801158e:	227f      	movs	r2, #127	; 0x7f
 8011590:	4013      	ands	r3, r2
 8011592:	434b      	muls	r3, r1
 8011594:	617b      	str	r3, [r7, #20]
        break;
 8011596:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8011598:	4b14      	ldr	r3, [pc, #80]	; (80115ec <HAL_RCC_GetSysClockFreq+0xf8>)
 801159a:	68db      	ldr	r3, [r3, #12]
 801159c:	0f5b      	lsrs	r3, r3, #29
 801159e:	2207      	movs	r2, #7
 80115a0:	4013      	ands	r3, r2
 80115a2:	3301      	adds	r3, #1
 80115a4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80115a6:	6879      	ldr	r1, [r7, #4]
 80115a8:	6978      	ldr	r0, [r7, #20]
 80115aa:	f7f4 fe35 	bl	8006218 <__udivsi3>
 80115ae:	0003      	movs	r3, r0
 80115b0:	613b      	str	r3, [r7, #16]
 80115b2:	e015      	b.n	80115e0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80115b4:	4b0d      	ldr	r3, [pc, #52]	; (80115ec <HAL_RCC_GetSysClockFreq+0xf8>)
 80115b6:	689b      	ldr	r3, [r3, #8]
 80115b8:	2238      	movs	r2, #56	; 0x38
 80115ba:	4013      	ands	r3, r2
 80115bc:	2b20      	cmp	r3, #32
 80115be:	d103      	bne.n	80115c8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80115c0:	2380      	movs	r3, #128	; 0x80
 80115c2:	021b      	lsls	r3, r3, #8
 80115c4:	613b      	str	r3, [r7, #16]
 80115c6:	e00b      	b.n	80115e0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80115c8:	4b08      	ldr	r3, [pc, #32]	; (80115ec <HAL_RCC_GetSysClockFreq+0xf8>)
 80115ca:	689b      	ldr	r3, [r3, #8]
 80115cc:	2238      	movs	r2, #56	; 0x38
 80115ce:	4013      	ands	r3, r2
 80115d0:	2b18      	cmp	r3, #24
 80115d2:	d103      	bne.n	80115dc <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80115d4:	23fa      	movs	r3, #250	; 0xfa
 80115d6:	01db      	lsls	r3, r3, #7
 80115d8:	613b      	str	r3, [r7, #16]
 80115da:	e001      	b.n	80115e0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80115dc:	2300      	movs	r3, #0
 80115de:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80115e0:	693b      	ldr	r3, [r7, #16]
}
 80115e2:	0018      	movs	r0, r3
 80115e4:	46bd      	mov	sp, r7
 80115e6:	b006      	add	sp, #24
 80115e8:	bd80      	pop	{r7, pc}
 80115ea:	46c0      	nop			; (mov r8, r8)
 80115ec:	40021000 	.word	0x40021000
 80115f0:	00f42400 	.word	0x00f42400

080115f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80115f4:	b580      	push	{r7, lr}
 80115f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80115f8:	4b02      	ldr	r3, [pc, #8]	; (8011604 <HAL_RCC_GetHCLKFreq+0x10>)
 80115fa:	681b      	ldr	r3, [r3, #0]
}
 80115fc:	0018      	movs	r0, r3
 80115fe:	46bd      	mov	sp, r7
 8011600:	bd80      	pop	{r7, pc}
 8011602:	46c0      	nop			; (mov r8, r8)
 8011604:	20000108 	.word	0x20000108

08011608 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8011608:	b5b0      	push	{r4, r5, r7, lr}
 801160a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 801160c:	f7ff fff2 	bl	80115f4 <HAL_RCC_GetHCLKFreq>
 8011610:	0004      	movs	r4, r0
 8011612:	f7ff fafb 	bl	8010c0c <LL_RCC_GetAPB1Prescaler>
 8011616:	0003      	movs	r3, r0
 8011618:	0b1a      	lsrs	r2, r3, #12
 801161a:	4b05      	ldr	r3, [pc, #20]	; (8011630 <HAL_RCC_GetPCLK1Freq+0x28>)
 801161c:	0092      	lsls	r2, r2, #2
 801161e:	58d3      	ldr	r3, [r2, r3]
 8011620:	221f      	movs	r2, #31
 8011622:	4013      	ands	r3, r2
 8011624:	40dc      	lsrs	r4, r3
 8011626:	0023      	movs	r3, r4
}
 8011628:	0018      	movs	r0, r3
 801162a:	46bd      	mov	sp, r7
 801162c:	bdb0      	pop	{r4, r5, r7, pc}
 801162e:	46c0      	nop			; (mov r8, r8)
 8011630:	0802aca0 	.word	0x0802aca0

08011634 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8011634:	b580      	push	{r7, lr}
 8011636:	b082      	sub	sp, #8
 8011638:	af00      	add	r7, sp, #0
 801163a:	6078      	str	r0, [r7, #4]
 801163c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	2207      	movs	r2, #7
 8011642:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8011644:	4b0e      	ldr	r3, [pc, #56]	; (8011680 <HAL_RCC_GetClockConfig+0x4c>)
 8011646:	689b      	ldr	r3, [r3, #8]
 8011648:	2207      	movs	r2, #7
 801164a:	401a      	ands	r2, r3
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8011650:	4b0b      	ldr	r3, [pc, #44]	; (8011680 <HAL_RCC_GetClockConfig+0x4c>)
 8011652:	689a      	ldr	r2, [r3, #8]
 8011654:	23f0      	movs	r3, #240	; 0xf0
 8011656:	011b      	lsls	r3, r3, #4
 8011658:	401a      	ands	r2, r3
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 801165e:	4b08      	ldr	r3, [pc, #32]	; (8011680 <HAL_RCC_GetClockConfig+0x4c>)
 8011660:	689a      	ldr	r2, [r3, #8]
 8011662:	23e0      	movs	r3, #224	; 0xe0
 8011664:	01db      	lsls	r3, r3, #7
 8011666:	401a      	ands	r2, r3
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 801166c:	4b05      	ldr	r3, [pc, #20]	; (8011684 <HAL_RCC_GetClockConfig+0x50>)
 801166e:	681b      	ldr	r3, [r3, #0]
 8011670:	2207      	movs	r2, #7
 8011672:	401a      	ands	r2, r3
 8011674:	683b      	ldr	r3, [r7, #0]
 8011676:	601a      	str	r2, [r3, #0]
}
 8011678:	46c0      	nop			; (mov r8, r8)
 801167a:	46bd      	mov	sp, r7
 801167c:	b002      	add	sp, #8
 801167e:	bd80      	pop	{r7, pc}
 8011680:	40021000 	.word	0x40021000
 8011684:	40022000 	.word	0x40022000

08011688 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8011688:	b580      	push	{r7, lr}
 801168a:	b086      	sub	sp, #24
 801168c:	af00      	add	r7, sp, #0
 801168e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8011690:	2313      	movs	r3, #19
 8011692:	18fb      	adds	r3, r7, r3
 8011694:	2200      	movs	r2, #0
 8011696:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8011698:	2312      	movs	r3, #18
 801169a:	18fb      	adds	r3, r7, r3
 801169c:	2200      	movs	r2, #0
 801169e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80116a0:	687b      	ldr	r3, [r7, #4]
 80116a2:	681a      	ldr	r2, [r3, #0]
 80116a4:	2380      	movs	r3, #128	; 0x80
 80116a6:	029b      	lsls	r3, r3, #10
 80116a8:	4013      	ands	r3, r2
 80116aa:	d100      	bne.n	80116ae <HAL_RCCEx_PeriphCLKConfig+0x26>
 80116ac:	e0ad      	b.n	801180a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 80116ae:	2011      	movs	r0, #17
 80116b0:	183b      	adds	r3, r7, r0
 80116b2:	2200      	movs	r2, #0
 80116b4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80116b6:	4b47      	ldr	r3, [pc, #284]	; (80117d4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80116b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80116ba:	2380      	movs	r3, #128	; 0x80
 80116bc:	055b      	lsls	r3, r3, #21
 80116be:	4013      	ands	r3, r2
 80116c0:	d110      	bne.n	80116e4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80116c2:	4b44      	ldr	r3, [pc, #272]	; (80117d4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80116c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80116c6:	4b43      	ldr	r3, [pc, #268]	; (80117d4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80116c8:	2180      	movs	r1, #128	; 0x80
 80116ca:	0549      	lsls	r1, r1, #21
 80116cc:	430a      	orrs	r2, r1
 80116ce:	63da      	str	r2, [r3, #60]	; 0x3c
 80116d0:	4b40      	ldr	r3, [pc, #256]	; (80117d4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80116d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80116d4:	2380      	movs	r3, #128	; 0x80
 80116d6:	055b      	lsls	r3, r3, #21
 80116d8:	4013      	ands	r3, r2
 80116da:	60bb      	str	r3, [r7, #8]
 80116dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80116de:	183b      	adds	r3, r7, r0
 80116e0:	2201      	movs	r2, #1
 80116e2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80116e4:	4b3c      	ldr	r3, [pc, #240]	; (80117d8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80116e6:	681a      	ldr	r2, [r3, #0]
 80116e8:	4b3b      	ldr	r3, [pc, #236]	; (80117d8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80116ea:	2180      	movs	r1, #128	; 0x80
 80116ec:	0049      	lsls	r1, r1, #1
 80116ee:	430a      	orrs	r2, r1
 80116f0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80116f2:	f7fa fe25 	bl	800c340 <HAL_GetTick>
 80116f6:	0003      	movs	r3, r0
 80116f8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80116fa:	e00b      	b.n	8011714 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80116fc:	f7fa fe20 	bl	800c340 <HAL_GetTick>
 8011700:	0002      	movs	r2, r0
 8011702:	68fb      	ldr	r3, [r7, #12]
 8011704:	1ad3      	subs	r3, r2, r3
 8011706:	2b02      	cmp	r3, #2
 8011708:	d904      	bls.n	8011714 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 801170a:	2313      	movs	r3, #19
 801170c:	18fb      	adds	r3, r7, r3
 801170e:	2203      	movs	r2, #3
 8011710:	701a      	strb	r2, [r3, #0]
        break;
 8011712:	e005      	b.n	8011720 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8011714:	4b30      	ldr	r3, [pc, #192]	; (80117d8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8011716:	681a      	ldr	r2, [r3, #0]
 8011718:	2380      	movs	r3, #128	; 0x80
 801171a:	005b      	lsls	r3, r3, #1
 801171c:	4013      	ands	r3, r2
 801171e:	d0ed      	beq.n	80116fc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8011720:	2313      	movs	r3, #19
 8011722:	18fb      	adds	r3, r7, r3
 8011724:	781b      	ldrb	r3, [r3, #0]
 8011726:	2b00      	cmp	r3, #0
 8011728:	d15e      	bne.n	80117e8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 801172a:	4b2a      	ldr	r3, [pc, #168]	; (80117d4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 801172c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801172e:	23c0      	movs	r3, #192	; 0xc0
 8011730:	009b      	lsls	r3, r3, #2
 8011732:	4013      	ands	r3, r2
 8011734:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8011736:	697b      	ldr	r3, [r7, #20]
 8011738:	2b00      	cmp	r3, #0
 801173a:	d019      	beq.n	8011770 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011740:	697a      	ldr	r2, [r7, #20]
 8011742:	429a      	cmp	r2, r3
 8011744:	d014      	beq.n	8011770 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8011746:	4b23      	ldr	r3, [pc, #140]	; (80117d4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8011748:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801174a:	4a24      	ldr	r2, [pc, #144]	; (80117dc <HAL_RCCEx_PeriphCLKConfig+0x154>)
 801174c:	4013      	ands	r3, r2
 801174e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8011750:	4b20      	ldr	r3, [pc, #128]	; (80117d4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8011752:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8011754:	4b1f      	ldr	r3, [pc, #124]	; (80117d4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8011756:	2180      	movs	r1, #128	; 0x80
 8011758:	0249      	lsls	r1, r1, #9
 801175a:	430a      	orrs	r2, r1
 801175c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 801175e:	4b1d      	ldr	r3, [pc, #116]	; (80117d4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8011760:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8011762:	4b1c      	ldr	r3, [pc, #112]	; (80117d4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8011764:	491e      	ldr	r1, [pc, #120]	; (80117e0 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8011766:	400a      	ands	r2, r1
 8011768:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 801176a:	4b1a      	ldr	r3, [pc, #104]	; (80117d4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 801176c:	697a      	ldr	r2, [r7, #20]
 801176e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8011770:	697b      	ldr	r3, [r7, #20]
 8011772:	2201      	movs	r2, #1
 8011774:	4013      	ands	r3, r2
 8011776:	d016      	beq.n	80117a6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011778:	f7fa fde2 	bl	800c340 <HAL_GetTick>
 801177c:	0003      	movs	r3, r0
 801177e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8011780:	e00c      	b.n	801179c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8011782:	f7fa fddd 	bl	800c340 <HAL_GetTick>
 8011786:	0002      	movs	r2, r0
 8011788:	68fb      	ldr	r3, [r7, #12]
 801178a:	1ad3      	subs	r3, r2, r3
 801178c:	4a15      	ldr	r2, [pc, #84]	; (80117e4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 801178e:	4293      	cmp	r3, r2
 8011790:	d904      	bls.n	801179c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8011792:	2313      	movs	r3, #19
 8011794:	18fb      	adds	r3, r7, r3
 8011796:	2203      	movs	r2, #3
 8011798:	701a      	strb	r2, [r3, #0]
            break;
 801179a:	e004      	b.n	80117a6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801179c:	4b0d      	ldr	r3, [pc, #52]	; (80117d4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 801179e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80117a0:	2202      	movs	r2, #2
 80117a2:	4013      	ands	r3, r2
 80117a4:	d0ed      	beq.n	8011782 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80117a6:	2313      	movs	r3, #19
 80117a8:	18fb      	adds	r3, r7, r3
 80117aa:	781b      	ldrb	r3, [r3, #0]
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	d10a      	bne.n	80117c6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80117b0:	4b08      	ldr	r3, [pc, #32]	; (80117d4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80117b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80117b4:	4a09      	ldr	r2, [pc, #36]	; (80117dc <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80117b6:	4013      	ands	r3, r2
 80117b8:	0019      	movs	r1, r3
 80117ba:	687b      	ldr	r3, [r7, #4]
 80117bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80117be:	4b05      	ldr	r3, [pc, #20]	; (80117d4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80117c0:	430a      	orrs	r2, r1
 80117c2:	65da      	str	r2, [r3, #92]	; 0x5c
 80117c4:	e016      	b.n	80117f4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80117c6:	2312      	movs	r3, #18
 80117c8:	18fb      	adds	r3, r7, r3
 80117ca:	2213      	movs	r2, #19
 80117cc:	18ba      	adds	r2, r7, r2
 80117ce:	7812      	ldrb	r2, [r2, #0]
 80117d0:	701a      	strb	r2, [r3, #0]
 80117d2:	e00f      	b.n	80117f4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80117d4:	40021000 	.word	0x40021000
 80117d8:	40007000 	.word	0x40007000
 80117dc:	fffffcff 	.word	0xfffffcff
 80117e0:	fffeffff 	.word	0xfffeffff
 80117e4:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80117e8:	2312      	movs	r3, #18
 80117ea:	18fb      	adds	r3, r7, r3
 80117ec:	2213      	movs	r2, #19
 80117ee:	18ba      	adds	r2, r7, r2
 80117f0:	7812      	ldrb	r2, [r2, #0]
 80117f2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80117f4:	2311      	movs	r3, #17
 80117f6:	18fb      	adds	r3, r7, r3
 80117f8:	781b      	ldrb	r3, [r3, #0]
 80117fa:	2b01      	cmp	r3, #1
 80117fc:	d105      	bne.n	801180a <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80117fe:	4bb6      	ldr	r3, [pc, #728]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011800:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8011802:	4bb5      	ldr	r3, [pc, #724]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011804:	49b5      	ldr	r1, [pc, #724]	; (8011adc <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8011806:	400a      	ands	r2, r1
 8011808:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	681b      	ldr	r3, [r3, #0]
 801180e:	2201      	movs	r2, #1
 8011810:	4013      	ands	r3, r2
 8011812:	d009      	beq.n	8011828 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8011814:	4bb0      	ldr	r3, [pc, #704]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011816:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011818:	2203      	movs	r2, #3
 801181a:	4393      	bics	r3, r2
 801181c:	0019      	movs	r1, r3
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	685a      	ldr	r2, [r3, #4]
 8011822:	4bad      	ldr	r3, [pc, #692]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011824:	430a      	orrs	r2, r1
 8011826:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	681b      	ldr	r3, [r3, #0]
 801182c:	2202      	movs	r2, #2
 801182e:	4013      	ands	r3, r2
 8011830:	d009      	beq.n	8011846 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8011832:	4ba9      	ldr	r3, [pc, #676]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011834:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011836:	220c      	movs	r2, #12
 8011838:	4393      	bics	r3, r2
 801183a:	0019      	movs	r1, r3
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	689a      	ldr	r2, [r3, #8]
 8011840:	4ba5      	ldr	r3, [pc, #660]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011842:	430a      	orrs	r2, r1
 8011844:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	681b      	ldr	r3, [r3, #0]
 801184a:	2204      	movs	r2, #4
 801184c:	4013      	ands	r3, r2
 801184e:	d009      	beq.n	8011864 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8011850:	4ba1      	ldr	r3, [pc, #644]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011852:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011854:	2230      	movs	r2, #48	; 0x30
 8011856:	4393      	bics	r3, r2
 8011858:	0019      	movs	r1, r3
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	68da      	ldr	r2, [r3, #12]
 801185e:	4b9e      	ldr	r3, [pc, #632]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011860:	430a      	orrs	r2, r1
 8011862:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8011864:	687b      	ldr	r3, [r7, #4]
 8011866:	681b      	ldr	r3, [r3, #0]
 8011868:	2210      	movs	r2, #16
 801186a:	4013      	ands	r3, r2
 801186c:	d009      	beq.n	8011882 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 801186e:	4b9a      	ldr	r3, [pc, #616]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011870:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011872:	4a9b      	ldr	r2, [pc, #620]	; (8011ae0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8011874:	4013      	ands	r3, r2
 8011876:	0019      	movs	r1, r3
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	691a      	ldr	r2, [r3, #16]
 801187c:	4b96      	ldr	r3, [pc, #600]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 801187e:	430a      	orrs	r2, r1
 8011880:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	681a      	ldr	r2, [r3, #0]
 8011886:	2380      	movs	r3, #128	; 0x80
 8011888:	015b      	lsls	r3, r3, #5
 801188a:	4013      	ands	r3, r2
 801188c:	d009      	beq.n	80118a2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 801188e:	4b92      	ldr	r3, [pc, #584]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011890:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011892:	4a94      	ldr	r2, [pc, #592]	; (8011ae4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8011894:	4013      	ands	r3, r2
 8011896:	0019      	movs	r1, r3
 8011898:	687b      	ldr	r3, [r7, #4]
 801189a:	695a      	ldr	r2, [r3, #20]
 801189c:	4b8e      	ldr	r3, [pc, #568]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 801189e:	430a      	orrs	r2, r1
 80118a0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	681a      	ldr	r2, [r3, #0]
 80118a6:	2380      	movs	r3, #128	; 0x80
 80118a8:	009b      	lsls	r3, r3, #2
 80118aa:	4013      	ands	r3, r2
 80118ac:	d009      	beq.n	80118c2 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80118ae:	4b8a      	ldr	r3, [pc, #552]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80118b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80118b2:	4a8d      	ldr	r2, [pc, #564]	; (8011ae8 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 80118b4:	4013      	ands	r3, r2
 80118b6:	0019      	movs	r1, r3
 80118b8:	687b      	ldr	r3, [r7, #4]
 80118ba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80118bc:	4b86      	ldr	r3, [pc, #536]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80118be:	430a      	orrs	r2, r1
 80118c0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80118c2:	687b      	ldr	r3, [r7, #4]
 80118c4:	681a      	ldr	r2, [r3, #0]
 80118c6:	2380      	movs	r3, #128	; 0x80
 80118c8:	00db      	lsls	r3, r3, #3
 80118ca:	4013      	ands	r3, r2
 80118cc:	d009      	beq.n	80118e2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80118ce:	4b82      	ldr	r3, [pc, #520]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80118d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80118d2:	4a86      	ldr	r2, [pc, #536]	; (8011aec <HAL_RCCEx_PeriphCLKConfig+0x464>)
 80118d4:	4013      	ands	r3, r2
 80118d6:	0019      	movs	r1, r3
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118dc:	4b7e      	ldr	r3, [pc, #504]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80118de:	430a      	orrs	r2, r1
 80118e0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80118e2:	687b      	ldr	r3, [r7, #4]
 80118e4:	681b      	ldr	r3, [r3, #0]
 80118e6:	2220      	movs	r2, #32
 80118e8:	4013      	ands	r3, r2
 80118ea:	d009      	beq.n	8011900 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80118ec:	4b7a      	ldr	r3, [pc, #488]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80118ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80118f0:	4a7f      	ldr	r2, [pc, #508]	; (8011af0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80118f2:	4013      	ands	r3, r2
 80118f4:	0019      	movs	r1, r3
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	699a      	ldr	r2, [r3, #24]
 80118fa:	4b77      	ldr	r3, [pc, #476]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80118fc:	430a      	orrs	r2, r1
 80118fe:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8011900:	687b      	ldr	r3, [r7, #4]
 8011902:	681b      	ldr	r3, [r3, #0]
 8011904:	2240      	movs	r2, #64	; 0x40
 8011906:	4013      	ands	r3, r2
 8011908:	d009      	beq.n	801191e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 801190a:	4b73      	ldr	r3, [pc, #460]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 801190c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801190e:	4a79      	ldr	r2, [pc, #484]	; (8011af4 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8011910:	4013      	ands	r3, r2
 8011912:	0019      	movs	r1, r3
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	69da      	ldr	r2, [r3, #28]
 8011918:	4b6f      	ldr	r3, [pc, #444]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 801191a:	430a      	orrs	r2, r1
 801191c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	681a      	ldr	r2, [r3, #0]
 8011922:	2380      	movs	r3, #128	; 0x80
 8011924:	01db      	lsls	r3, r3, #7
 8011926:	4013      	ands	r3, r2
 8011928:	d015      	beq.n	8011956 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 801192a:	4b6b      	ldr	r3, [pc, #428]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 801192c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801192e:	009b      	lsls	r3, r3, #2
 8011930:	0899      	lsrs	r1, r3, #2
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011936:	4b68      	ldr	r3, [pc, #416]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011938:	430a      	orrs	r2, r1
 801193a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 801193c:	687b      	ldr	r3, [r7, #4]
 801193e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011940:	2380      	movs	r3, #128	; 0x80
 8011942:	05db      	lsls	r3, r3, #23
 8011944:	429a      	cmp	r2, r3
 8011946:	d106      	bne.n	8011956 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8011948:	4b63      	ldr	r3, [pc, #396]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 801194a:	68da      	ldr	r2, [r3, #12]
 801194c:	4b62      	ldr	r3, [pc, #392]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 801194e:	2180      	movs	r1, #128	; 0x80
 8011950:	0249      	lsls	r1, r1, #9
 8011952:	430a      	orrs	r2, r1
 8011954:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	681a      	ldr	r2, [r3, #0]
 801195a:	2380      	movs	r3, #128	; 0x80
 801195c:	031b      	lsls	r3, r3, #12
 801195e:	4013      	ands	r3, r2
 8011960:	d009      	beq.n	8011976 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8011962:	4b5d      	ldr	r3, [pc, #372]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011964:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011966:	2240      	movs	r2, #64	; 0x40
 8011968:	4393      	bics	r3, r2
 801196a:	0019      	movs	r1, r3
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8011970:	4b59      	ldr	r3, [pc, #356]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011972:	430a      	orrs	r2, r1
 8011974:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	681a      	ldr	r2, [r3, #0]
 801197a:	2380      	movs	r3, #128	; 0x80
 801197c:	039b      	lsls	r3, r3, #14
 801197e:	4013      	ands	r3, r2
 8011980:	d016      	beq.n	80119b0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8011982:	4b55      	ldr	r3, [pc, #340]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011984:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011986:	4a5c      	ldr	r2, [pc, #368]	; (8011af8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8011988:	4013      	ands	r3, r2
 801198a:	0019      	movs	r1, r3
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011990:	4b51      	ldr	r3, [pc, #324]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011992:	430a      	orrs	r2, r1
 8011994:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801199a:	2380      	movs	r3, #128	; 0x80
 801199c:	03db      	lsls	r3, r3, #15
 801199e:	429a      	cmp	r2, r3
 80119a0:	d106      	bne.n	80119b0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80119a2:	4b4d      	ldr	r3, [pc, #308]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80119a4:	68da      	ldr	r2, [r3, #12]
 80119a6:	4b4c      	ldr	r3, [pc, #304]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80119a8:	2180      	movs	r1, #128	; 0x80
 80119aa:	0449      	lsls	r1, r1, #17
 80119ac:	430a      	orrs	r2, r1
 80119ae:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	681a      	ldr	r2, [r3, #0]
 80119b4:	2380      	movs	r3, #128	; 0x80
 80119b6:	03db      	lsls	r3, r3, #15
 80119b8:	4013      	ands	r3, r2
 80119ba:	d016      	beq.n	80119ea <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80119bc:	4b46      	ldr	r3, [pc, #280]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80119be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80119c0:	4a4e      	ldr	r2, [pc, #312]	; (8011afc <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80119c2:	4013      	ands	r3, r2
 80119c4:	0019      	movs	r1, r3
 80119c6:	687b      	ldr	r3, [r7, #4]
 80119c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80119ca:	4b43      	ldr	r3, [pc, #268]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80119cc:	430a      	orrs	r2, r1
 80119ce:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80119d4:	2380      	movs	r3, #128	; 0x80
 80119d6:	045b      	lsls	r3, r3, #17
 80119d8:	429a      	cmp	r2, r3
 80119da:	d106      	bne.n	80119ea <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80119dc:	4b3e      	ldr	r3, [pc, #248]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80119de:	68da      	ldr	r2, [r3, #12]
 80119e0:	4b3d      	ldr	r3, [pc, #244]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80119e2:	2180      	movs	r1, #128	; 0x80
 80119e4:	0449      	lsls	r1, r1, #17
 80119e6:	430a      	orrs	r2, r1
 80119e8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	681a      	ldr	r2, [r3, #0]
 80119ee:	2380      	movs	r3, #128	; 0x80
 80119f0:	011b      	lsls	r3, r3, #4
 80119f2:	4013      	ands	r3, r2
 80119f4:	d014      	beq.n	8011a20 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80119f6:	4b38      	ldr	r3, [pc, #224]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80119f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80119fa:	2203      	movs	r2, #3
 80119fc:	4393      	bics	r3, r2
 80119fe:	0019      	movs	r1, r3
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	6a1a      	ldr	r2, [r3, #32]
 8011a04:	4b34      	ldr	r3, [pc, #208]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011a06:	430a      	orrs	r2, r1
 8011a08:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8011a0a:	687b      	ldr	r3, [r7, #4]
 8011a0c:	6a1b      	ldr	r3, [r3, #32]
 8011a0e:	2b01      	cmp	r3, #1
 8011a10:	d106      	bne.n	8011a20 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8011a12:	4b31      	ldr	r3, [pc, #196]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011a14:	68da      	ldr	r2, [r3, #12]
 8011a16:	4b30      	ldr	r3, [pc, #192]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011a18:	2180      	movs	r1, #128	; 0x80
 8011a1a:	0249      	lsls	r1, r1, #9
 8011a1c:	430a      	orrs	r2, r1
 8011a1e:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	681a      	ldr	r2, [r3, #0]
 8011a24:	2380      	movs	r3, #128	; 0x80
 8011a26:	019b      	lsls	r3, r3, #6
 8011a28:	4013      	ands	r3, r2
 8011a2a:	d014      	beq.n	8011a56 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8011a2c:	4b2a      	ldr	r3, [pc, #168]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011a2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011a30:	220c      	movs	r2, #12
 8011a32:	4393      	bics	r3, r2
 8011a34:	0019      	movs	r1, r3
 8011a36:	687b      	ldr	r3, [r7, #4]
 8011a38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011a3a:	4b27      	ldr	r3, [pc, #156]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011a3c:	430a      	orrs	r2, r1
 8011a3e:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011a44:	2b04      	cmp	r3, #4
 8011a46:	d106      	bne.n	8011a56 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8011a48:	4b23      	ldr	r3, [pc, #140]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011a4a:	68da      	ldr	r2, [r3, #12]
 8011a4c:	4b22      	ldr	r3, [pc, #136]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011a4e:	2180      	movs	r1, #128	; 0x80
 8011a50:	0249      	lsls	r1, r1, #9
 8011a52:	430a      	orrs	r2, r1
 8011a54:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8011a56:	687b      	ldr	r3, [r7, #4]
 8011a58:	681a      	ldr	r2, [r3, #0]
 8011a5a:	2380      	movs	r3, #128	; 0x80
 8011a5c:	045b      	lsls	r3, r3, #17
 8011a5e:	4013      	ands	r3, r2
 8011a60:	d016      	beq.n	8011a90 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8011a62:	4b1d      	ldr	r3, [pc, #116]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011a64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011a66:	4a22      	ldr	r2, [pc, #136]	; (8011af0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8011a68:	4013      	ands	r3, r2
 8011a6a:	0019      	movs	r1, r3
 8011a6c:	687b      	ldr	r3, [r7, #4]
 8011a6e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011a70:	4b19      	ldr	r3, [pc, #100]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011a72:	430a      	orrs	r2, r1
 8011a74:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8011a76:	687b      	ldr	r3, [r7, #4]
 8011a78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011a7a:	2380      	movs	r3, #128	; 0x80
 8011a7c:	019b      	lsls	r3, r3, #6
 8011a7e:	429a      	cmp	r2, r3
 8011a80:	d106      	bne.n	8011a90 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8011a82:	4b15      	ldr	r3, [pc, #84]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011a84:	68da      	ldr	r2, [r3, #12]
 8011a86:	4b14      	ldr	r3, [pc, #80]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011a88:	2180      	movs	r1, #128	; 0x80
 8011a8a:	0449      	lsls	r1, r1, #17
 8011a8c:	430a      	orrs	r2, r1
 8011a8e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	681a      	ldr	r2, [r3, #0]
 8011a94:	2380      	movs	r3, #128	; 0x80
 8011a96:	049b      	lsls	r3, r3, #18
 8011a98:	4013      	ands	r3, r2
 8011a9a:	d016      	beq.n	8011aca <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8011a9c:	4b0e      	ldr	r3, [pc, #56]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011a9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011aa0:	4a10      	ldr	r2, [pc, #64]	; (8011ae4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8011aa2:	4013      	ands	r3, r2
 8011aa4:	0019      	movs	r1, r3
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8011aaa:	4b0b      	ldr	r3, [pc, #44]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011aac:	430a      	orrs	r2, r1
 8011aae:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8011ab4:	2380      	movs	r3, #128	; 0x80
 8011ab6:	005b      	lsls	r3, r3, #1
 8011ab8:	429a      	cmp	r2, r3
 8011aba:	d106      	bne.n	8011aca <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8011abc:	4b06      	ldr	r3, [pc, #24]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011abe:	68da      	ldr	r2, [r3, #12]
 8011ac0:	4b05      	ldr	r3, [pc, #20]	; (8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8011ac2:	2180      	movs	r1, #128	; 0x80
 8011ac4:	0449      	lsls	r1, r1, #17
 8011ac6:	430a      	orrs	r2, r1
 8011ac8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8011aca:	2312      	movs	r3, #18
 8011acc:	18fb      	adds	r3, r7, r3
 8011ace:	781b      	ldrb	r3, [r3, #0]
}
 8011ad0:	0018      	movs	r0, r3
 8011ad2:	46bd      	mov	sp, r7
 8011ad4:	b006      	add	sp, #24
 8011ad6:	bd80      	pop	{r7, pc}
 8011ad8:	40021000 	.word	0x40021000
 8011adc:	efffffff 	.word	0xefffffff
 8011ae0:	fffff3ff 	.word	0xfffff3ff
 8011ae4:	fffffcff 	.word	0xfffffcff
 8011ae8:	fff3ffff 	.word	0xfff3ffff
 8011aec:	ffcfffff 	.word	0xffcfffff
 8011af0:	ffffcfff 	.word	0xffffcfff
 8011af4:	ffff3fff 	.word	0xffff3fff
 8011af8:	ffbfffff 	.word	0xffbfffff
 8011afc:	feffffff 	.word	0xfeffffff

08011b00 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8011b00:	b580      	push	{r7, lr}
 8011b02:	b084      	sub	sp, #16
 8011b04:	af00      	add	r7, sp, #0
 8011b06:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	2b00      	cmp	r3, #0
 8011b0c:	d101      	bne.n	8011b12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8011b0e:	2301      	movs	r3, #1
 8011b10:	e0a8      	b.n	8011c64 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8011b12:	687b      	ldr	r3, [r7, #4]
 8011b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011b16:	2b00      	cmp	r3, #0
 8011b18:	d109      	bne.n	8011b2e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	685a      	ldr	r2, [r3, #4]
 8011b1e:	2382      	movs	r3, #130	; 0x82
 8011b20:	005b      	lsls	r3, r3, #1
 8011b22:	429a      	cmp	r2, r3
 8011b24:	d009      	beq.n	8011b3a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8011b26:	687b      	ldr	r3, [r7, #4]
 8011b28:	2200      	movs	r2, #0
 8011b2a:	61da      	str	r2, [r3, #28]
 8011b2c:	e005      	b.n	8011b3a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8011b2e:	687b      	ldr	r3, [r7, #4]
 8011b30:	2200      	movs	r2, #0
 8011b32:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8011b34:	687b      	ldr	r3, [r7, #4]
 8011b36:	2200      	movs	r2, #0
 8011b38:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8011b3a:	687b      	ldr	r3, [r7, #4]
 8011b3c:	2200      	movs	r2, #0
 8011b3e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	225d      	movs	r2, #93	; 0x5d
 8011b44:	5c9b      	ldrb	r3, [r3, r2]
 8011b46:	b2db      	uxtb	r3, r3
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d107      	bne.n	8011b5c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	225c      	movs	r2, #92	; 0x5c
 8011b50:	2100      	movs	r1, #0
 8011b52:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	0018      	movs	r0, r3
 8011b58:	f7fa f84e 	bl	800bbf8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	225d      	movs	r2, #93	; 0x5d
 8011b60:	2102      	movs	r1, #2
 8011b62:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	681b      	ldr	r3, [r3, #0]
 8011b68:	681a      	ldr	r2, [r3, #0]
 8011b6a:	687b      	ldr	r3, [r7, #4]
 8011b6c:	681b      	ldr	r3, [r3, #0]
 8011b6e:	2140      	movs	r1, #64	; 0x40
 8011b70:	438a      	bics	r2, r1
 8011b72:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	68da      	ldr	r2, [r3, #12]
 8011b78:	23e0      	movs	r3, #224	; 0xe0
 8011b7a:	00db      	lsls	r3, r3, #3
 8011b7c:	429a      	cmp	r2, r3
 8011b7e:	d902      	bls.n	8011b86 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8011b80:	2300      	movs	r3, #0
 8011b82:	60fb      	str	r3, [r7, #12]
 8011b84:	e002      	b.n	8011b8c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8011b86:	2380      	movs	r3, #128	; 0x80
 8011b88:	015b      	lsls	r3, r3, #5
 8011b8a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	68da      	ldr	r2, [r3, #12]
 8011b90:	23f0      	movs	r3, #240	; 0xf0
 8011b92:	011b      	lsls	r3, r3, #4
 8011b94:	429a      	cmp	r2, r3
 8011b96:	d008      	beq.n	8011baa <HAL_SPI_Init+0xaa>
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	68da      	ldr	r2, [r3, #12]
 8011b9c:	23e0      	movs	r3, #224	; 0xe0
 8011b9e:	00db      	lsls	r3, r3, #3
 8011ba0:	429a      	cmp	r2, r3
 8011ba2:	d002      	beq.n	8011baa <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	2200      	movs	r2, #0
 8011ba8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8011baa:	687b      	ldr	r3, [r7, #4]
 8011bac:	685a      	ldr	r2, [r3, #4]
 8011bae:	2382      	movs	r3, #130	; 0x82
 8011bb0:	005b      	lsls	r3, r3, #1
 8011bb2:	401a      	ands	r2, r3
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	6899      	ldr	r1, [r3, #8]
 8011bb8:	2384      	movs	r3, #132	; 0x84
 8011bba:	021b      	lsls	r3, r3, #8
 8011bbc:	400b      	ands	r3, r1
 8011bbe:	431a      	orrs	r2, r3
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	691b      	ldr	r3, [r3, #16]
 8011bc4:	2102      	movs	r1, #2
 8011bc6:	400b      	ands	r3, r1
 8011bc8:	431a      	orrs	r2, r3
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	695b      	ldr	r3, [r3, #20]
 8011bce:	2101      	movs	r1, #1
 8011bd0:	400b      	ands	r3, r1
 8011bd2:	431a      	orrs	r2, r3
 8011bd4:	687b      	ldr	r3, [r7, #4]
 8011bd6:	6999      	ldr	r1, [r3, #24]
 8011bd8:	2380      	movs	r3, #128	; 0x80
 8011bda:	009b      	lsls	r3, r3, #2
 8011bdc:	400b      	ands	r3, r1
 8011bde:	431a      	orrs	r2, r3
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	69db      	ldr	r3, [r3, #28]
 8011be4:	2138      	movs	r1, #56	; 0x38
 8011be6:	400b      	ands	r3, r1
 8011be8:	431a      	orrs	r2, r3
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	6a1b      	ldr	r3, [r3, #32]
 8011bee:	2180      	movs	r1, #128	; 0x80
 8011bf0:	400b      	ands	r3, r1
 8011bf2:	431a      	orrs	r2, r3
 8011bf4:	0011      	movs	r1, r2
 8011bf6:	687b      	ldr	r3, [r7, #4]
 8011bf8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011bfa:	2380      	movs	r3, #128	; 0x80
 8011bfc:	019b      	lsls	r3, r3, #6
 8011bfe:	401a      	ands	r2, r3
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	681b      	ldr	r3, [r3, #0]
 8011c04:	430a      	orrs	r2, r1
 8011c06:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	699b      	ldr	r3, [r3, #24]
 8011c0c:	0c1b      	lsrs	r3, r3, #16
 8011c0e:	2204      	movs	r2, #4
 8011c10:	401a      	ands	r2, r3
 8011c12:	687b      	ldr	r3, [r7, #4]
 8011c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011c16:	2110      	movs	r1, #16
 8011c18:	400b      	ands	r3, r1
 8011c1a:	431a      	orrs	r2, r3
 8011c1c:	687b      	ldr	r3, [r7, #4]
 8011c1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011c20:	2108      	movs	r1, #8
 8011c22:	400b      	ands	r3, r1
 8011c24:	431a      	orrs	r2, r3
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	68d9      	ldr	r1, [r3, #12]
 8011c2a:	23f0      	movs	r3, #240	; 0xf0
 8011c2c:	011b      	lsls	r3, r3, #4
 8011c2e:	400b      	ands	r3, r1
 8011c30:	431a      	orrs	r2, r3
 8011c32:	0011      	movs	r1, r2
 8011c34:	68fa      	ldr	r2, [r7, #12]
 8011c36:	2380      	movs	r3, #128	; 0x80
 8011c38:	015b      	lsls	r3, r3, #5
 8011c3a:	401a      	ands	r2, r3
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	681b      	ldr	r3, [r3, #0]
 8011c40:	430a      	orrs	r2, r1
 8011c42:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8011c44:	687b      	ldr	r3, [r7, #4]
 8011c46:	681b      	ldr	r3, [r3, #0]
 8011c48:	69da      	ldr	r2, [r3, #28]
 8011c4a:	687b      	ldr	r3, [r7, #4]
 8011c4c:	681b      	ldr	r3, [r3, #0]
 8011c4e:	4907      	ldr	r1, [pc, #28]	; (8011c6c <HAL_SPI_Init+0x16c>)
 8011c50:	400a      	ands	r2, r1
 8011c52:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8011c54:	687b      	ldr	r3, [r7, #4]
 8011c56:	2200      	movs	r2, #0
 8011c58:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	225d      	movs	r2, #93	; 0x5d
 8011c5e:	2101      	movs	r1, #1
 8011c60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8011c62:	2300      	movs	r3, #0
}
 8011c64:	0018      	movs	r0, r3
 8011c66:	46bd      	mov	sp, r7
 8011c68:	b004      	add	sp, #16
 8011c6a:	bd80      	pop	{r7, pc}
 8011c6c:	fffff7ff 	.word	0xfffff7ff

08011c70 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8011c70:	b580      	push	{r7, lr}
 8011c72:	b088      	sub	sp, #32
 8011c74:	af00      	add	r7, sp, #0
 8011c76:	60f8      	str	r0, [r7, #12]
 8011c78:	60b9      	str	r1, [r7, #8]
 8011c7a:	603b      	str	r3, [r7, #0]
 8011c7c:	1dbb      	adds	r3, r7, #6
 8011c7e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8011c80:	231f      	movs	r3, #31
 8011c82:	18fb      	adds	r3, r7, r3
 8011c84:	2200      	movs	r2, #0
 8011c86:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8011c88:	68fb      	ldr	r3, [r7, #12]
 8011c8a:	225c      	movs	r2, #92	; 0x5c
 8011c8c:	5c9b      	ldrb	r3, [r3, r2]
 8011c8e:	2b01      	cmp	r3, #1
 8011c90:	d101      	bne.n	8011c96 <HAL_SPI_Transmit+0x26>
 8011c92:	2302      	movs	r3, #2
 8011c94:	e147      	b.n	8011f26 <HAL_SPI_Transmit+0x2b6>
 8011c96:	68fb      	ldr	r3, [r7, #12]
 8011c98:	225c      	movs	r2, #92	; 0x5c
 8011c9a:	2101      	movs	r1, #1
 8011c9c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8011c9e:	f7fa fb4f 	bl	800c340 <HAL_GetTick>
 8011ca2:	0003      	movs	r3, r0
 8011ca4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8011ca6:	2316      	movs	r3, #22
 8011ca8:	18fb      	adds	r3, r7, r3
 8011caa:	1dba      	adds	r2, r7, #6
 8011cac:	8812      	ldrh	r2, [r2, #0]
 8011cae:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8011cb0:	68fb      	ldr	r3, [r7, #12]
 8011cb2:	225d      	movs	r2, #93	; 0x5d
 8011cb4:	5c9b      	ldrb	r3, [r3, r2]
 8011cb6:	b2db      	uxtb	r3, r3
 8011cb8:	2b01      	cmp	r3, #1
 8011cba:	d004      	beq.n	8011cc6 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8011cbc:	231f      	movs	r3, #31
 8011cbe:	18fb      	adds	r3, r7, r3
 8011cc0:	2202      	movs	r2, #2
 8011cc2:	701a      	strb	r2, [r3, #0]
    goto error;
 8011cc4:	e128      	b.n	8011f18 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8011cc6:	68bb      	ldr	r3, [r7, #8]
 8011cc8:	2b00      	cmp	r3, #0
 8011cca:	d003      	beq.n	8011cd4 <HAL_SPI_Transmit+0x64>
 8011ccc:	1dbb      	adds	r3, r7, #6
 8011cce:	881b      	ldrh	r3, [r3, #0]
 8011cd0:	2b00      	cmp	r3, #0
 8011cd2:	d104      	bne.n	8011cde <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8011cd4:	231f      	movs	r3, #31
 8011cd6:	18fb      	adds	r3, r7, r3
 8011cd8:	2201      	movs	r2, #1
 8011cda:	701a      	strb	r2, [r3, #0]
    goto error;
 8011cdc:	e11c      	b.n	8011f18 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8011cde:	68fb      	ldr	r3, [r7, #12]
 8011ce0:	225d      	movs	r2, #93	; 0x5d
 8011ce2:	2103      	movs	r1, #3
 8011ce4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011ce6:	68fb      	ldr	r3, [r7, #12]
 8011ce8:	2200      	movs	r2, #0
 8011cea:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8011cec:	68fb      	ldr	r3, [r7, #12]
 8011cee:	68ba      	ldr	r2, [r7, #8]
 8011cf0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8011cf2:	68fb      	ldr	r3, [r7, #12]
 8011cf4:	1dba      	adds	r2, r7, #6
 8011cf6:	8812      	ldrh	r2, [r2, #0]
 8011cf8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8011cfa:	68fb      	ldr	r3, [r7, #12]
 8011cfc:	1dba      	adds	r2, r7, #6
 8011cfe:	8812      	ldrh	r2, [r2, #0]
 8011d00:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8011d02:	68fb      	ldr	r3, [r7, #12]
 8011d04:	2200      	movs	r2, #0
 8011d06:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8011d08:	68fb      	ldr	r3, [r7, #12]
 8011d0a:	2244      	movs	r2, #68	; 0x44
 8011d0c:	2100      	movs	r1, #0
 8011d0e:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8011d10:	68fb      	ldr	r3, [r7, #12]
 8011d12:	2246      	movs	r2, #70	; 0x46
 8011d14:	2100      	movs	r1, #0
 8011d16:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8011d18:	68fb      	ldr	r3, [r7, #12]
 8011d1a:	2200      	movs	r2, #0
 8011d1c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8011d1e:	68fb      	ldr	r3, [r7, #12]
 8011d20:	2200      	movs	r2, #0
 8011d22:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8011d24:	68fb      	ldr	r3, [r7, #12]
 8011d26:	689a      	ldr	r2, [r3, #8]
 8011d28:	2380      	movs	r3, #128	; 0x80
 8011d2a:	021b      	lsls	r3, r3, #8
 8011d2c:	429a      	cmp	r2, r3
 8011d2e:	d110      	bne.n	8011d52 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8011d30:	68fb      	ldr	r3, [r7, #12]
 8011d32:	681b      	ldr	r3, [r3, #0]
 8011d34:	681a      	ldr	r2, [r3, #0]
 8011d36:	68fb      	ldr	r3, [r7, #12]
 8011d38:	681b      	ldr	r3, [r3, #0]
 8011d3a:	2140      	movs	r1, #64	; 0x40
 8011d3c:	438a      	bics	r2, r1
 8011d3e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8011d40:	68fb      	ldr	r3, [r7, #12]
 8011d42:	681b      	ldr	r3, [r3, #0]
 8011d44:	681a      	ldr	r2, [r3, #0]
 8011d46:	68fb      	ldr	r3, [r7, #12]
 8011d48:	681b      	ldr	r3, [r3, #0]
 8011d4a:	2180      	movs	r1, #128	; 0x80
 8011d4c:	01c9      	lsls	r1, r1, #7
 8011d4e:	430a      	orrs	r2, r1
 8011d50:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8011d52:	68fb      	ldr	r3, [r7, #12]
 8011d54:	681b      	ldr	r3, [r3, #0]
 8011d56:	681b      	ldr	r3, [r3, #0]
 8011d58:	2240      	movs	r2, #64	; 0x40
 8011d5a:	4013      	ands	r3, r2
 8011d5c:	2b40      	cmp	r3, #64	; 0x40
 8011d5e:	d007      	beq.n	8011d70 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8011d60:	68fb      	ldr	r3, [r7, #12]
 8011d62:	681b      	ldr	r3, [r3, #0]
 8011d64:	681a      	ldr	r2, [r3, #0]
 8011d66:	68fb      	ldr	r3, [r7, #12]
 8011d68:	681b      	ldr	r3, [r3, #0]
 8011d6a:	2140      	movs	r1, #64	; 0x40
 8011d6c:	430a      	orrs	r2, r1
 8011d6e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8011d70:	68fb      	ldr	r3, [r7, #12]
 8011d72:	68da      	ldr	r2, [r3, #12]
 8011d74:	23e0      	movs	r3, #224	; 0xe0
 8011d76:	00db      	lsls	r3, r3, #3
 8011d78:	429a      	cmp	r2, r3
 8011d7a:	d952      	bls.n	8011e22 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011d7c:	68fb      	ldr	r3, [r7, #12]
 8011d7e:	685b      	ldr	r3, [r3, #4]
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	d004      	beq.n	8011d8e <HAL_SPI_Transmit+0x11e>
 8011d84:	2316      	movs	r3, #22
 8011d86:	18fb      	adds	r3, r7, r3
 8011d88:	881b      	ldrh	r3, [r3, #0]
 8011d8a:	2b01      	cmp	r3, #1
 8011d8c:	d143      	bne.n	8011e16 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011d8e:	68fb      	ldr	r3, [r7, #12]
 8011d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011d92:	881a      	ldrh	r2, [r3, #0]
 8011d94:	68fb      	ldr	r3, [r7, #12]
 8011d96:	681b      	ldr	r3, [r3, #0]
 8011d98:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8011d9a:	68fb      	ldr	r3, [r7, #12]
 8011d9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011d9e:	1c9a      	adds	r2, r3, #2
 8011da0:	68fb      	ldr	r3, [r7, #12]
 8011da2:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8011da4:	68fb      	ldr	r3, [r7, #12]
 8011da6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011da8:	b29b      	uxth	r3, r3
 8011daa:	3b01      	subs	r3, #1
 8011dac:	b29a      	uxth	r2, r3
 8011dae:	68fb      	ldr	r3, [r7, #12]
 8011db0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8011db2:	e030      	b.n	8011e16 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8011db4:	68fb      	ldr	r3, [r7, #12]
 8011db6:	681b      	ldr	r3, [r3, #0]
 8011db8:	689b      	ldr	r3, [r3, #8]
 8011dba:	2202      	movs	r2, #2
 8011dbc:	4013      	ands	r3, r2
 8011dbe:	2b02      	cmp	r3, #2
 8011dc0:	d112      	bne.n	8011de8 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011dc2:	68fb      	ldr	r3, [r7, #12]
 8011dc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011dc6:	881a      	ldrh	r2, [r3, #0]
 8011dc8:	68fb      	ldr	r3, [r7, #12]
 8011dca:	681b      	ldr	r3, [r3, #0]
 8011dcc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8011dce:	68fb      	ldr	r3, [r7, #12]
 8011dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011dd2:	1c9a      	adds	r2, r3, #2
 8011dd4:	68fb      	ldr	r3, [r7, #12]
 8011dd6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8011dd8:	68fb      	ldr	r3, [r7, #12]
 8011dda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011ddc:	b29b      	uxth	r3, r3
 8011dde:	3b01      	subs	r3, #1
 8011de0:	b29a      	uxth	r2, r3
 8011de2:	68fb      	ldr	r3, [r7, #12]
 8011de4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8011de6:	e016      	b.n	8011e16 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011de8:	f7fa faaa 	bl	800c340 <HAL_GetTick>
 8011dec:	0002      	movs	r2, r0
 8011dee:	69bb      	ldr	r3, [r7, #24]
 8011df0:	1ad3      	subs	r3, r2, r3
 8011df2:	683a      	ldr	r2, [r7, #0]
 8011df4:	429a      	cmp	r2, r3
 8011df6:	d802      	bhi.n	8011dfe <HAL_SPI_Transmit+0x18e>
 8011df8:	683b      	ldr	r3, [r7, #0]
 8011dfa:	3301      	adds	r3, #1
 8011dfc:	d102      	bne.n	8011e04 <HAL_SPI_Transmit+0x194>
 8011dfe:	683b      	ldr	r3, [r7, #0]
 8011e00:	2b00      	cmp	r3, #0
 8011e02:	d108      	bne.n	8011e16 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8011e04:	231f      	movs	r3, #31
 8011e06:	18fb      	adds	r3, r7, r3
 8011e08:	2203      	movs	r2, #3
 8011e0a:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8011e0c:	68fb      	ldr	r3, [r7, #12]
 8011e0e:	225d      	movs	r2, #93	; 0x5d
 8011e10:	2101      	movs	r1, #1
 8011e12:	5499      	strb	r1, [r3, r2]
          goto error;
 8011e14:	e080      	b.n	8011f18 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8011e16:	68fb      	ldr	r3, [r7, #12]
 8011e18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011e1a:	b29b      	uxth	r3, r3
 8011e1c:	2b00      	cmp	r3, #0
 8011e1e:	d1c9      	bne.n	8011db4 <HAL_SPI_Transmit+0x144>
 8011e20:	e053      	b.n	8011eca <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011e22:	68fb      	ldr	r3, [r7, #12]
 8011e24:	685b      	ldr	r3, [r3, #4]
 8011e26:	2b00      	cmp	r3, #0
 8011e28:	d004      	beq.n	8011e34 <HAL_SPI_Transmit+0x1c4>
 8011e2a:	2316      	movs	r3, #22
 8011e2c:	18fb      	adds	r3, r7, r3
 8011e2e:	881b      	ldrh	r3, [r3, #0]
 8011e30:	2b01      	cmp	r3, #1
 8011e32:	d145      	bne.n	8011ec0 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8011e34:	68fb      	ldr	r3, [r7, #12]
 8011e36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011e38:	68fb      	ldr	r3, [r7, #12]
 8011e3a:	681b      	ldr	r3, [r3, #0]
 8011e3c:	330c      	adds	r3, #12
 8011e3e:	7812      	ldrb	r2, [r2, #0]
 8011e40:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8011e42:	68fb      	ldr	r3, [r7, #12]
 8011e44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011e46:	1c5a      	adds	r2, r3, #1
 8011e48:	68fb      	ldr	r3, [r7, #12]
 8011e4a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8011e4c:	68fb      	ldr	r3, [r7, #12]
 8011e4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011e50:	b29b      	uxth	r3, r3
 8011e52:	3b01      	subs	r3, #1
 8011e54:	b29a      	uxth	r2, r3
 8011e56:	68fb      	ldr	r3, [r7, #12]
 8011e58:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8011e5a:	e031      	b.n	8011ec0 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8011e5c:	68fb      	ldr	r3, [r7, #12]
 8011e5e:	681b      	ldr	r3, [r3, #0]
 8011e60:	689b      	ldr	r3, [r3, #8]
 8011e62:	2202      	movs	r2, #2
 8011e64:	4013      	ands	r3, r2
 8011e66:	2b02      	cmp	r3, #2
 8011e68:	d113      	bne.n	8011e92 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8011e6a:	68fb      	ldr	r3, [r7, #12]
 8011e6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011e6e:	68fb      	ldr	r3, [r7, #12]
 8011e70:	681b      	ldr	r3, [r3, #0]
 8011e72:	330c      	adds	r3, #12
 8011e74:	7812      	ldrb	r2, [r2, #0]
 8011e76:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8011e78:	68fb      	ldr	r3, [r7, #12]
 8011e7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011e7c:	1c5a      	adds	r2, r3, #1
 8011e7e:	68fb      	ldr	r3, [r7, #12]
 8011e80:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8011e82:	68fb      	ldr	r3, [r7, #12]
 8011e84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011e86:	b29b      	uxth	r3, r3
 8011e88:	3b01      	subs	r3, #1
 8011e8a:	b29a      	uxth	r2, r3
 8011e8c:	68fb      	ldr	r3, [r7, #12]
 8011e8e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8011e90:	e016      	b.n	8011ec0 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011e92:	f7fa fa55 	bl	800c340 <HAL_GetTick>
 8011e96:	0002      	movs	r2, r0
 8011e98:	69bb      	ldr	r3, [r7, #24]
 8011e9a:	1ad3      	subs	r3, r2, r3
 8011e9c:	683a      	ldr	r2, [r7, #0]
 8011e9e:	429a      	cmp	r2, r3
 8011ea0:	d802      	bhi.n	8011ea8 <HAL_SPI_Transmit+0x238>
 8011ea2:	683b      	ldr	r3, [r7, #0]
 8011ea4:	3301      	adds	r3, #1
 8011ea6:	d102      	bne.n	8011eae <HAL_SPI_Transmit+0x23e>
 8011ea8:	683b      	ldr	r3, [r7, #0]
 8011eaa:	2b00      	cmp	r3, #0
 8011eac:	d108      	bne.n	8011ec0 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8011eae:	231f      	movs	r3, #31
 8011eb0:	18fb      	adds	r3, r7, r3
 8011eb2:	2203      	movs	r2, #3
 8011eb4:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8011eb6:	68fb      	ldr	r3, [r7, #12]
 8011eb8:	225d      	movs	r2, #93	; 0x5d
 8011eba:	2101      	movs	r1, #1
 8011ebc:	5499      	strb	r1, [r3, r2]
          goto error;
 8011ebe:	e02b      	b.n	8011f18 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8011ec0:	68fb      	ldr	r3, [r7, #12]
 8011ec2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011ec4:	b29b      	uxth	r3, r3
 8011ec6:	2b00      	cmp	r3, #0
 8011ec8:	d1c8      	bne.n	8011e5c <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8011eca:	69ba      	ldr	r2, [r7, #24]
 8011ecc:	6839      	ldr	r1, [r7, #0]
 8011ece:	68fb      	ldr	r3, [r7, #12]
 8011ed0:	0018      	movs	r0, r3
 8011ed2:	f000 f95d 	bl	8012190 <SPI_EndRxTxTransaction>
 8011ed6:	1e03      	subs	r3, r0, #0
 8011ed8:	d002      	beq.n	8011ee0 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8011eda:	68fb      	ldr	r3, [r7, #12]
 8011edc:	2220      	movs	r2, #32
 8011ede:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8011ee0:	68fb      	ldr	r3, [r7, #12]
 8011ee2:	689b      	ldr	r3, [r3, #8]
 8011ee4:	2b00      	cmp	r3, #0
 8011ee6:	d10a      	bne.n	8011efe <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011ee8:	2300      	movs	r3, #0
 8011eea:	613b      	str	r3, [r7, #16]
 8011eec:	68fb      	ldr	r3, [r7, #12]
 8011eee:	681b      	ldr	r3, [r3, #0]
 8011ef0:	68db      	ldr	r3, [r3, #12]
 8011ef2:	613b      	str	r3, [r7, #16]
 8011ef4:	68fb      	ldr	r3, [r7, #12]
 8011ef6:	681b      	ldr	r3, [r3, #0]
 8011ef8:	689b      	ldr	r3, [r3, #8]
 8011efa:	613b      	str	r3, [r7, #16]
 8011efc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8011efe:	68fb      	ldr	r3, [r7, #12]
 8011f00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8011f02:	2b00      	cmp	r3, #0
 8011f04:	d004      	beq.n	8011f10 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8011f06:	231f      	movs	r3, #31
 8011f08:	18fb      	adds	r3, r7, r3
 8011f0a:	2201      	movs	r2, #1
 8011f0c:	701a      	strb	r2, [r3, #0]
 8011f0e:	e003      	b.n	8011f18 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8011f10:	68fb      	ldr	r3, [r7, #12]
 8011f12:	225d      	movs	r2, #93	; 0x5d
 8011f14:	2101      	movs	r1, #1
 8011f16:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8011f18:	68fb      	ldr	r3, [r7, #12]
 8011f1a:	225c      	movs	r2, #92	; 0x5c
 8011f1c:	2100      	movs	r1, #0
 8011f1e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8011f20:	231f      	movs	r3, #31
 8011f22:	18fb      	adds	r3, r7, r3
 8011f24:	781b      	ldrb	r3, [r3, #0]
}
 8011f26:	0018      	movs	r0, r3
 8011f28:	46bd      	mov	sp, r7
 8011f2a:	b008      	add	sp, #32
 8011f2c:	bd80      	pop	{r7, pc}
	...

08011f30 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8011f30:	b580      	push	{r7, lr}
 8011f32:	b088      	sub	sp, #32
 8011f34:	af00      	add	r7, sp, #0
 8011f36:	60f8      	str	r0, [r7, #12]
 8011f38:	60b9      	str	r1, [r7, #8]
 8011f3a:	603b      	str	r3, [r7, #0]
 8011f3c:	1dfb      	adds	r3, r7, #7
 8011f3e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8011f40:	f7fa f9fe 	bl	800c340 <HAL_GetTick>
 8011f44:	0002      	movs	r2, r0
 8011f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011f48:	1a9b      	subs	r3, r3, r2
 8011f4a:	683a      	ldr	r2, [r7, #0]
 8011f4c:	18d3      	adds	r3, r2, r3
 8011f4e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8011f50:	f7fa f9f6 	bl	800c340 <HAL_GetTick>
 8011f54:	0003      	movs	r3, r0
 8011f56:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8011f58:	4b3a      	ldr	r3, [pc, #232]	; (8012044 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8011f5a:	681b      	ldr	r3, [r3, #0]
 8011f5c:	015b      	lsls	r3, r3, #5
 8011f5e:	0d1b      	lsrs	r3, r3, #20
 8011f60:	69fa      	ldr	r2, [r7, #28]
 8011f62:	4353      	muls	r3, r2
 8011f64:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8011f66:	e058      	b.n	801201a <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8011f68:	683b      	ldr	r3, [r7, #0]
 8011f6a:	3301      	adds	r3, #1
 8011f6c:	d055      	beq.n	801201a <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8011f6e:	f7fa f9e7 	bl	800c340 <HAL_GetTick>
 8011f72:	0002      	movs	r2, r0
 8011f74:	69bb      	ldr	r3, [r7, #24]
 8011f76:	1ad3      	subs	r3, r2, r3
 8011f78:	69fa      	ldr	r2, [r7, #28]
 8011f7a:	429a      	cmp	r2, r3
 8011f7c:	d902      	bls.n	8011f84 <SPI_WaitFlagStateUntilTimeout+0x54>
 8011f7e:	69fb      	ldr	r3, [r7, #28]
 8011f80:	2b00      	cmp	r3, #0
 8011f82:	d142      	bne.n	801200a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8011f84:	68fb      	ldr	r3, [r7, #12]
 8011f86:	681b      	ldr	r3, [r3, #0]
 8011f88:	685a      	ldr	r2, [r3, #4]
 8011f8a:	68fb      	ldr	r3, [r7, #12]
 8011f8c:	681b      	ldr	r3, [r3, #0]
 8011f8e:	21e0      	movs	r1, #224	; 0xe0
 8011f90:	438a      	bics	r2, r1
 8011f92:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8011f94:	68fb      	ldr	r3, [r7, #12]
 8011f96:	685a      	ldr	r2, [r3, #4]
 8011f98:	2382      	movs	r3, #130	; 0x82
 8011f9a:	005b      	lsls	r3, r3, #1
 8011f9c:	429a      	cmp	r2, r3
 8011f9e:	d113      	bne.n	8011fc8 <SPI_WaitFlagStateUntilTimeout+0x98>
 8011fa0:	68fb      	ldr	r3, [r7, #12]
 8011fa2:	689a      	ldr	r2, [r3, #8]
 8011fa4:	2380      	movs	r3, #128	; 0x80
 8011fa6:	021b      	lsls	r3, r3, #8
 8011fa8:	429a      	cmp	r2, r3
 8011faa:	d005      	beq.n	8011fb8 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8011fac:	68fb      	ldr	r3, [r7, #12]
 8011fae:	689a      	ldr	r2, [r3, #8]
 8011fb0:	2380      	movs	r3, #128	; 0x80
 8011fb2:	00db      	lsls	r3, r3, #3
 8011fb4:	429a      	cmp	r2, r3
 8011fb6:	d107      	bne.n	8011fc8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8011fb8:	68fb      	ldr	r3, [r7, #12]
 8011fba:	681b      	ldr	r3, [r3, #0]
 8011fbc:	681a      	ldr	r2, [r3, #0]
 8011fbe:	68fb      	ldr	r3, [r7, #12]
 8011fc0:	681b      	ldr	r3, [r3, #0]
 8011fc2:	2140      	movs	r1, #64	; 0x40
 8011fc4:	438a      	bics	r2, r1
 8011fc6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8011fc8:	68fb      	ldr	r3, [r7, #12]
 8011fca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011fcc:	2380      	movs	r3, #128	; 0x80
 8011fce:	019b      	lsls	r3, r3, #6
 8011fd0:	429a      	cmp	r2, r3
 8011fd2:	d110      	bne.n	8011ff6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8011fd4:	68fb      	ldr	r3, [r7, #12]
 8011fd6:	681b      	ldr	r3, [r3, #0]
 8011fd8:	681a      	ldr	r2, [r3, #0]
 8011fda:	68fb      	ldr	r3, [r7, #12]
 8011fdc:	681b      	ldr	r3, [r3, #0]
 8011fde:	491a      	ldr	r1, [pc, #104]	; (8012048 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8011fe0:	400a      	ands	r2, r1
 8011fe2:	601a      	str	r2, [r3, #0]
 8011fe4:	68fb      	ldr	r3, [r7, #12]
 8011fe6:	681b      	ldr	r3, [r3, #0]
 8011fe8:	681a      	ldr	r2, [r3, #0]
 8011fea:	68fb      	ldr	r3, [r7, #12]
 8011fec:	681b      	ldr	r3, [r3, #0]
 8011fee:	2180      	movs	r1, #128	; 0x80
 8011ff0:	0189      	lsls	r1, r1, #6
 8011ff2:	430a      	orrs	r2, r1
 8011ff4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8011ff6:	68fb      	ldr	r3, [r7, #12]
 8011ff8:	225d      	movs	r2, #93	; 0x5d
 8011ffa:	2101      	movs	r1, #1
 8011ffc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8011ffe:	68fb      	ldr	r3, [r7, #12]
 8012000:	225c      	movs	r2, #92	; 0x5c
 8012002:	2100      	movs	r1, #0
 8012004:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8012006:	2303      	movs	r3, #3
 8012008:	e017      	b.n	801203a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 801200a:	697b      	ldr	r3, [r7, #20]
 801200c:	2b00      	cmp	r3, #0
 801200e:	d101      	bne.n	8012014 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8012010:	2300      	movs	r3, #0
 8012012:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8012014:	697b      	ldr	r3, [r7, #20]
 8012016:	3b01      	subs	r3, #1
 8012018:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 801201a:	68fb      	ldr	r3, [r7, #12]
 801201c:	681b      	ldr	r3, [r3, #0]
 801201e:	689b      	ldr	r3, [r3, #8]
 8012020:	68ba      	ldr	r2, [r7, #8]
 8012022:	4013      	ands	r3, r2
 8012024:	68ba      	ldr	r2, [r7, #8]
 8012026:	1ad3      	subs	r3, r2, r3
 8012028:	425a      	negs	r2, r3
 801202a:	4153      	adcs	r3, r2
 801202c:	b2db      	uxtb	r3, r3
 801202e:	001a      	movs	r2, r3
 8012030:	1dfb      	adds	r3, r7, #7
 8012032:	781b      	ldrb	r3, [r3, #0]
 8012034:	429a      	cmp	r2, r3
 8012036:	d197      	bne.n	8011f68 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8012038:	2300      	movs	r3, #0
}
 801203a:	0018      	movs	r0, r3
 801203c:	46bd      	mov	sp, r7
 801203e:	b008      	add	sp, #32
 8012040:	bd80      	pop	{r7, pc}
 8012042:	46c0      	nop			; (mov r8, r8)
 8012044:	20000108 	.word	0x20000108
 8012048:	ffffdfff 	.word	0xffffdfff

0801204c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 801204c:	b580      	push	{r7, lr}
 801204e:	b08a      	sub	sp, #40	; 0x28
 8012050:	af00      	add	r7, sp, #0
 8012052:	60f8      	str	r0, [r7, #12]
 8012054:	60b9      	str	r1, [r7, #8]
 8012056:	607a      	str	r2, [r7, #4]
 8012058:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 801205a:	2317      	movs	r3, #23
 801205c:	18fb      	adds	r3, r7, r3
 801205e:	2200      	movs	r2, #0
 8012060:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8012062:	f7fa f96d 	bl	800c340 <HAL_GetTick>
 8012066:	0002      	movs	r2, r0
 8012068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801206a:	1a9b      	subs	r3, r3, r2
 801206c:	683a      	ldr	r2, [r7, #0]
 801206e:	18d3      	adds	r3, r2, r3
 8012070:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8012072:	f7fa f965 	bl	800c340 <HAL_GetTick>
 8012076:	0003      	movs	r3, r0
 8012078:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 801207a:	68fb      	ldr	r3, [r7, #12]
 801207c:	681b      	ldr	r3, [r3, #0]
 801207e:	330c      	adds	r3, #12
 8012080:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8012082:	4b41      	ldr	r3, [pc, #260]	; (8012188 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8012084:	681a      	ldr	r2, [r3, #0]
 8012086:	0013      	movs	r3, r2
 8012088:	009b      	lsls	r3, r3, #2
 801208a:	189b      	adds	r3, r3, r2
 801208c:	00da      	lsls	r2, r3, #3
 801208e:	1ad3      	subs	r3, r2, r3
 8012090:	0d1b      	lsrs	r3, r3, #20
 8012092:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012094:	4353      	muls	r3, r2
 8012096:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8012098:	e068      	b.n	801216c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 801209a:	68ba      	ldr	r2, [r7, #8]
 801209c:	23c0      	movs	r3, #192	; 0xc0
 801209e:	00db      	lsls	r3, r3, #3
 80120a0:	429a      	cmp	r2, r3
 80120a2:	d10a      	bne.n	80120ba <SPI_WaitFifoStateUntilTimeout+0x6e>
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	2b00      	cmp	r3, #0
 80120a8:	d107      	bne.n	80120ba <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80120aa:	69fb      	ldr	r3, [r7, #28]
 80120ac:	781b      	ldrb	r3, [r3, #0]
 80120ae:	b2da      	uxtb	r2, r3
 80120b0:	2117      	movs	r1, #23
 80120b2:	187b      	adds	r3, r7, r1
 80120b4:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80120b6:	187b      	adds	r3, r7, r1
 80120b8:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80120ba:	683b      	ldr	r3, [r7, #0]
 80120bc:	3301      	adds	r3, #1
 80120be:	d055      	beq.n	801216c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80120c0:	f7fa f93e 	bl	800c340 <HAL_GetTick>
 80120c4:	0002      	movs	r2, r0
 80120c6:	6a3b      	ldr	r3, [r7, #32]
 80120c8:	1ad3      	subs	r3, r2, r3
 80120ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80120cc:	429a      	cmp	r2, r3
 80120ce:	d902      	bls.n	80120d6 <SPI_WaitFifoStateUntilTimeout+0x8a>
 80120d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80120d2:	2b00      	cmp	r3, #0
 80120d4:	d142      	bne.n	801215c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80120d6:	68fb      	ldr	r3, [r7, #12]
 80120d8:	681b      	ldr	r3, [r3, #0]
 80120da:	685a      	ldr	r2, [r3, #4]
 80120dc:	68fb      	ldr	r3, [r7, #12]
 80120de:	681b      	ldr	r3, [r3, #0]
 80120e0:	21e0      	movs	r1, #224	; 0xe0
 80120e2:	438a      	bics	r2, r1
 80120e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80120e6:	68fb      	ldr	r3, [r7, #12]
 80120e8:	685a      	ldr	r2, [r3, #4]
 80120ea:	2382      	movs	r3, #130	; 0x82
 80120ec:	005b      	lsls	r3, r3, #1
 80120ee:	429a      	cmp	r2, r3
 80120f0:	d113      	bne.n	801211a <SPI_WaitFifoStateUntilTimeout+0xce>
 80120f2:	68fb      	ldr	r3, [r7, #12]
 80120f4:	689a      	ldr	r2, [r3, #8]
 80120f6:	2380      	movs	r3, #128	; 0x80
 80120f8:	021b      	lsls	r3, r3, #8
 80120fa:	429a      	cmp	r2, r3
 80120fc:	d005      	beq.n	801210a <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80120fe:	68fb      	ldr	r3, [r7, #12]
 8012100:	689a      	ldr	r2, [r3, #8]
 8012102:	2380      	movs	r3, #128	; 0x80
 8012104:	00db      	lsls	r3, r3, #3
 8012106:	429a      	cmp	r2, r3
 8012108:	d107      	bne.n	801211a <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 801210a:	68fb      	ldr	r3, [r7, #12]
 801210c:	681b      	ldr	r3, [r3, #0]
 801210e:	681a      	ldr	r2, [r3, #0]
 8012110:	68fb      	ldr	r3, [r7, #12]
 8012112:	681b      	ldr	r3, [r3, #0]
 8012114:	2140      	movs	r1, #64	; 0x40
 8012116:	438a      	bics	r2, r1
 8012118:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 801211a:	68fb      	ldr	r3, [r7, #12]
 801211c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801211e:	2380      	movs	r3, #128	; 0x80
 8012120:	019b      	lsls	r3, r3, #6
 8012122:	429a      	cmp	r2, r3
 8012124:	d110      	bne.n	8012148 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8012126:	68fb      	ldr	r3, [r7, #12]
 8012128:	681b      	ldr	r3, [r3, #0]
 801212a:	681a      	ldr	r2, [r3, #0]
 801212c:	68fb      	ldr	r3, [r7, #12]
 801212e:	681b      	ldr	r3, [r3, #0]
 8012130:	4916      	ldr	r1, [pc, #88]	; (801218c <SPI_WaitFifoStateUntilTimeout+0x140>)
 8012132:	400a      	ands	r2, r1
 8012134:	601a      	str	r2, [r3, #0]
 8012136:	68fb      	ldr	r3, [r7, #12]
 8012138:	681b      	ldr	r3, [r3, #0]
 801213a:	681a      	ldr	r2, [r3, #0]
 801213c:	68fb      	ldr	r3, [r7, #12]
 801213e:	681b      	ldr	r3, [r3, #0]
 8012140:	2180      	movs	r1, #128	; 0x80
 8012142:	0189      	lsls	r1, r1, #6
 8012144:	430a      	orrs	r2, r1
 8012146:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8012148:	68fb      	ldr	r3, [r7, #12]
 801214a:	225d      	movs	r2, #93	; 0x5d
 801214c:	2101      	movs	r1, #1
 801214e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8012150:	68fb      	ldr	r3, [r7, #12]
 8012152:	225c      	movs	r2, #92	; 0x5c
 8012154:	2100      	movs	r1, #0
 8012156:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8012158:	2303      	movs	r3, #3
 801215a:	e010      	b.n	801217e <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 801215c:	69bb      	ldr	r3, [r7, #24]
 801215e:	2b00      	cmp	r3, #0
 8012160:	d101      	bne.n	8012166 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8012162:	2300      	movs	r3, #0
 8012164:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8012166:	69bb      	ldr	r3, [r7, #24]
 8012168:	3b01      	subs	r3, #1
 801216a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 801216c:	68fb      	ldr	r3, [r7, #12]
 801216e:	681b      	ldr	r3, [r3, #0]
 8012170:	689b      	ldr	r3, [r3, #8]
 8012172:	68ba      	ldr	r2, [r7, #8]
 8012174:	4013      	ands	r3, r2
 8012176:	687a      	ldr	r2, [r7, #4]
 8012178:	429a      	cmp	r2, r3
 801217a:	d18e      	bne.n	801209a <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 801217c:	2300      	movs	r3, #0
}
 801217e:	0018      	movs	r0, r3
 8012180:	46bd      	mov	sp, r7
 8012182:	b00a      	add	sp, #40	; 0x28
 8012184:	bd80      	pop	{r7, pc}
 8012186:	46c0      	nop			; (mov r8, r8)
 8012188:	20000108 	.word	0x20000108
 801218c:	ffffdfff 	.word	0xffffdfff

08012190 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8012190:	b580      	push	{r7, lr}
 8012192:	b086      	sub	sp, #24
 8012194:	af02      	add	r7, sp, #8
 8012196:	60f8      	str	r0, [r7, #12]
 8012198:	60b9      	str	r1, [r7, #8]
 801219a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 801219c:	68ba      	ldr	r2, [r7, #8]
 801219e:	23c0      	movs	r3, #192	; 0xc0
 80121a0:	0159      	lsls	r1, r3, #5
 80121a2:	68f8      	ldr	r0, [r7, #12]
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	9300      	str	r3, [sp, #0]
 80121a8:	0013      	movs	r3, r2
 80121aa:	2200      	movs	r2, #0
 80121ac:	f7ff ff4e 	bl	801204c <SPI_WaitFifoStateUntilTimeout>
 80121b0:	1e03      	subs	r3, r0, #0
 80121b2:	d007      	beq.n	80121c4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80121b4:	68fb      	ldr	r3, [r7, #12]
 80121b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80121b8:	2220      	movs	r2, #32
 80121ba:	431a      	orrs	r2, r3
 80121bc:	68fb      	ldr	r3, [r7, #12]
 80121be:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80121c0:	2303      	movs	r3, #3
 80121c2:	e027      	b.n	8012214 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80121c4:	68ba      	ldr	r2, [r7, #8]
 80121c6:	68f8      	ldr	r0, [r7, #12]
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	9300      	str	r3, [sp, #0]
 80121cc:	0013      	movs	r3, r2
 80121ce:	2200      	movs	r2, #0
 80121d0:	2180      	movs	r1, #128	; 0x80
 80121d2:	f7ff fead 	bl	8011f30 <SPI_WaitFlagStateUntilTimeout>
 80121d6:	1e03      	subs	r3, r0, #0
 80121d8:	d007      	beq.n	80121ea <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80121da:	68fb      	ldr	r3, [r7, #12]
 80121dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80121de:	2220      	movs	r2, #32
 80121e0:	431a      	orrs	r2, r3
 80121e2:	68fb      	ldr	r3, [r7, #12]
 80121e4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80121e6:	2303      	movs	r3, #3
 80121e8:	e014      	b.n	8012214 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80121ea:	68ba      	ldr	r2, [r7, #8]
 80121ec:	23c0      	movs	r3, #192	; 0xc0
 80121ee:	00d9      	lsls	r1, r3, #3
 80121f0:	68f8      	ldr	r0, [r7, #12]
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	9300      	str	r3, [sp, #0]
 80121f6:	0013      	movs	r3, r2
 80121f8:	2200      	movs	r2, #0
 80121fa:	f7ff ff27 	bl	801204c <SPI_WaitFifoStateUntilTimeout>
 80121fe:	1e03      	subs	r3, r0, #0
 8012200:	d007      	beq.n	8012212 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012202:	68fb      	ldr	r3, [r7, #12]
 8012204:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012206:	2220      	movs	r2, #32
 8012208:	431a      	orrs	r2, r3
 801220a:	68fb      	ldr	r3, [r7, #12]
 801220c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 801220e:	2303      	movs	r3, #3
 8012210:	e000      	b.n	8012214 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8012212:	2300      	movs	r3, #0
}
 8012214:	0018      	movs	r0, r3
 8012216:	46bd      	mov	sp, r7
 8012218:	b004      	add	sp, #16
 801221a:	bd80      	pop	{r7, pc}

0801221c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801221c:	b580      	push	{r7, lr}
 801221e:	b082      	sub	sp, #8
 8012220:	af00      	add	r7, sp, #0
 8012222:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	2b00      	cmp	r3, #0
 8012228:	d101      	bne.n	801222e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 801222a:	2301      	movs	r3, #1
 801222c:	e04a      	b.n	80122c4 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801222e:	687b      	ldr	r3, [r7, #4]
 8012230:	223d      	movs	r2, #61	; 0x3d
 8012232:	5c9b      	ldrb	r3, [r3, r2]
 8012234:	b2db      	uxtb	r3, r3
 8012236:	2b00      	cmp	r3, #0
 8012238:	d107      	bne.n	801224a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801223a:	687b      	ldr	r3, [r7, #4]
 801223c:	223c      	movs	r2, #60	; 0x3c
 801223e:	2100      	movs	r1, #0
 8012240:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8012242:	687b      	ldr	r3, [r7, #4]
 8012244:	0018      	movs	r0, r3
 8012246:	f7f9 fd75 	bl	800bd34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801224a:	687b      	ldr	r3, [r7, #4]
 801224c:	223d      	movs	r2, #61	; 0x3d
 801224e:	2102      	movs	r1, #2
 8012250:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012252:	687b      	ldr	r3, [r7, #4]
 8012254:	681a      	ldr	r2, [r3, #0]
 8012256:	687b      	ldr	r3, [r7, #4]
 8012258:	3304      	adds	r3, #4
 801225a:	0019      	movs	r1, r3
 801225c:	0010      	movs	r0, r2
 801225e:	f000 fca5 	bl	8012bac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8012262:	687b      	ldr	r3, [r7, #4]
 8012264:	2248      	movs	r2, #72	; 0x48
 8012266:	2101      	movs	r1, #1
 8012268:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801226a:	687b      	ldr	r3, [r7, #4]
 801226c:	223e      	movs	r2, #62	; 0x3e
 801226e:	2101      	movs	r1, #1
 8012270:	5499      	strb	r1, [r3, r2]
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	223f      	movs	r2, #63	; 0x3f
 8012276:	2101      	movs	r1, #1
 8012278:	5499      	strb	r1, [r3, r2]
 801227a:	687b      	ldr	r3, [r7, #4]
 801227c:	2240      	movs	r2, #64	; 0x40
 801227e:	2101      	movs	r1, #1
 8012280:	5499      	strb	r1, [r3, r2]
 8012282:	687b      	ldr	r3, [r7, #4]
 8012284:	2241      	movs	r2, #65	; 0x41
 8012286:	2101      	movs	r1, #1
 8012288:	5499      	strb	r1, [r3, r2]
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	2242      	movs	r2, #66	; 0x42
 801228e:	2101      	movs	r1, #1
 8012290:	5499      	strb	r1, [r3, r2]
 8012292:	687b      	ldr	r3, [r7, #4]
 8012294:	2243      	movs	r2, #67	; 0x43
 8012296:	2101      	movs	r1, #1
 8012298:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	2244      	movs	r2, #68	; 0x44
 801229e:	2101      	movs	r1, #1
 80122a0:	5499      	strb	r1, [r3, r2]
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	2245      	movs	r2, #69	; 0x45
 80122a6:	2101      	movs	r1, #1
 80122a8:	5499      	strb	r1, [r3, r2]
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	2246      	movs	r2, #70	; 0x46
 80122ae:	2101      	movs	r1, #1
 80122b0:	5499      	strb	r1, [r3, r2]
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	2247      	movs	r2, #71	; 0x47
 80122b6:	2101      	movs	r1, #1
 80122b8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	223d      	movs	r2, #61	; 0x3d
 80122be:	2101      	movs	r1, #1
 80122c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80122c2:	2300      	movs	r3, #0
}
 80122c4:	0018      	movs	r0, r3
 80122c6:	46bd      	mov	sp, r7
 80122c8:	b002      	add	sp, #8
 80122ca:	bd80      	pop	{r7, pc}

080122cc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80122cc:	b580      	push	{r7, lr}
 80122ce:	b084      	sub	sp, #16
 80122d0:	af00      	add	r7, sp, #0
 80122d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80122d4:	687b      	ldr	r3, [r7, #4]
 80122d6:	223d      	movs	r2, #61	; 0x3d
 80122d8:	5c9b      	ldrb	r3, [r3, r2]
 80122da:	b2db      	uxtb	r3, r3
 80122dc:	2b01      	cmp	r3, #1
 80122de:	d001      	beq.n	80122e4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80122e0:	2301      	movs	r3, #1
 80122e2:	e03f      	b.n	8012364 <HAL_TIM_Base_Start+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	223d      	movs	r2, #61	; 0x3d
 80122e8:	2102      	movs	r1, #2
 80122ea:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80122ec:	687b      	ldr	r3, [r7, #4]
 80122ee:	681b      	ldr	r3, [r3, #0]
 80122f0:	4a1e      	ldr	r2, [pc, #120]	; (801236c <HAL_TIM_Base_Start+0xa0>)
 80122f2:	4293      	cmp	r3, r2
 80122f4:	d014      	beq.n	8012320 <HAL_TIM_Base_Start+0x54>
 80122f6:	687b      	ldr	r3, [r7, #4]
 80122f8:	681a      	ldr	r2, [r3, #0]
 80122fa:	2380      	movs	r3, #128	; 0x80
 80122fc:	05db      	lsls	r3, r3, #23
 80122fe:	429a      	cmp	r2, r3
 8012300:	d00e      	beq.n	8012320 <HAL_TIM_Base_Start+0x54>
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	681b      	ldr	r3, [r3, #0]
 8012306:	4a1a      	ldr	r2, [pc, #104]	; (8012370 <HAL_TIM_Base_Start+0xa4>)
 8012308:	4293      	cmp	r3, r2
 801230a:	d009      	beq.n	8012320 <HAL_TIM_Base_Start+0x54>
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	681b      	ldr	r3, [r3, #0]
 8012310:	4a18      	ldr	r2, [pc, #96]	; (8012374 <HAL_TIM_Base_Start+0xa8>)
 8012312:	4293      	cmp	r3, r2
 8012314:	d004      	beq.n	8012320 <HAL_TIM_Base_Start+0x54>
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	681b      	ldr	r3, [r3, #0]
 801231a:	4a17      	ldr	r2, [pc, #92]	; (8012378 <HAL_TIM_Base_Start+0xac>)
 801231c:	4293      	cmp	r3, r2
 801231e:	d116      	bne.n	801234e <HAL_TIM_Base_Start+0x82>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012320:	687b      	ldr	r3, [r7, #4]
 8012322:	681b      	ldr	r3, [r3, #0]
 8012324:	689b      	ldr	r3, [r3, #8]
 8012326:	4a15      	ldr	r2, [pc, #84]	; (801237c <HAL_TIM_Base_Start+0xb0>)
 8012328:	4013      	ands	r3, r2
 801232a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801232c:	68fb      	ldr	r3, [r7, #12]
 801232e:	2b06      	cmp	r3, #6
 8012330:	d016      	beq.n	8012360 <HAL_TIM_Base_Start+0x94>
 8012332:	68fa      	ldr	r2, [r7, #12]
 8012334:	2380      	movs	r3, #128	; 0x80
 8012336:	025b      	lsls	r3, r3, #9
 8012338:	429a      	cmp	r2, r3
 801233a:	d011      	beq.n	8012360 <HAL_TIM_Base_Start+0x94>
    {
      __HAL_TIM_ENABLE(htim);
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	681b      	ldr	r3, [r3, #0]
 8012340:	681a      	ldr	r2, [r3, #0]
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	681b      	ldr	r3, [r3, #0]
 8012346:	2101      	movs	r1, #1
 8012348:	430a      	orrs	r2, r1
 801234a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801234c:	e008      	b.n	8012360 <HAL_TIM_Base_Start+0x94>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	681b      	ldr	r3, [r3, #0]
 8012352:	681a      	ldr	r2, [r3, #0]
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	681b      	ldr	r3, [r3, #0]
 8012358:	2101      	movs	r1, #1
 801235a:	430a      	orrs	r2, r1
 801235c:	601a      	str	r2, [r3, #0]
 801235e:	e000      	b.n	8012362 <HAL_TIM_Base_Start+0x96>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012360:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8012362:	2300      	movs	r3, #0
}
 8012364:	0018      	movs	r0, r3
 8012366:	46bd      	mov	sp, r7
 8012368:	b004      	add	sp, #16
 801236a:	bd80      	pop	{r7, pc}
 801236c:	40012c00 	.word	0x40012c00
 8012370:	40000400 	.word	0x40000400
 8012374:	40000800 	.word	0x40000800
 8012378:	40014000 	.word	0x40014000
 801237c:	00010007 	.word	0x00010007

08012380 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8012380:	b580      	push	{r7, lr}
 8012382:	b084      	sub	sp, #16
 8012384:	af00      	add	r7, sp, #0
 8012386:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	223d      	movs	r2, #61	; 0x3d
 801238c:	5c9b      	ldrb	r3, [r3, r2]
 801238e:	b2db      	uxtb	r3, r3
 8012390:	2b01      	cmp	r3, #1
 8012392:	d001      	beq.n	8012398 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8012394:	2301      	movs	r3, #1
 8012396:	e047      	b.n	8012428 <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	223d      	movs	r2, #61	; 0x3d
 801239c:	2102      	movs	r1, #2
 801239e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80123a0:	687b      	ldr	r3, [r7, #4]
 80123a2:	681b      	ldr	r3, [r3, #0]
 80123a4:	68da      	ldr	r2, [r3, #12]
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	681b      	ldr	r3, [r3, #0]
 80123aa:	2101      	movs	r1, #1
 80123ac:	430a      	orrs	r2, r1
 80123ae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80123b0:	687b      	ldr	r3, [r7, #4]
 80123b2:	681b      	ldr	r3, [r3, #0]
 80123b4:	4a1e      	ldr	r2, [pc, #120]	; (8012430 <HAL_TIM_Base_Start_IT+0xb0>)
 80123b6:	4293      	cmp	r3, r2
 80123b8:	d014      	beq.n	80123e4 <HAL_TIM_Base_Start_IT+0x64>
 80123ba:	687b      	ldr	r3, [r7, #4]
 80123bc:	681a      	ldr	r2, [r3, #0]
 80123be:	2380      	movs	r3, #128	; 0x80
 80123c0:	05db      	lsls	r3, r3, #23
 80123c2:	429a      	cmp	r2, r3
 80123c4:	d00e      	beq.n	80123e4 <HAL_TIM_Base_Start_IT+0x64>
 80123c6:	687b      	ldr	r3, [r7, #4]
 80123c8:	681b      	ldr	r3, [r3, #0]
 80123ca:	4a1a      	ldr	r2, [pc, #104]	; (8012434 <HAL_TIM_Base_Start_IT+0xb4>)
 80123cc:	4293      	cmp	r3, r2
 80123ce:	d009      	beq.n	80123e4 <HAL_TIM_Base_Start_IT+0x64>
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	681b      	ldr	r3, [r3, #0]
 80123d4:	4a18      	ldr	r2, [pc, #96]	; (8012438 <HAL_TIM_Base_Start_IT+0xb8>)
 80123d6:	4293      	cmp	r3, r2
 80123d8:	d004      	beq.n	80123e4 <HAL_TIM_Base_Start_IT+0x64>
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	681b      	ldr	r3, [r3, #0]
 80123de:	4a17      	ldr	r2, [pc, #92]	; (801243c <HAL_TIM_Base_Start_IT+0xbc>)
 80123e0:	4293      	cmp	r3, r2
 80123e2:	d116      	bne.n	8012412 <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	681b      	ldr	r3, [r3, #0]
 80123e8:	689b      	ldr	r3, [r3, #8]
 80123ea:	4a15      	ldr	r2, [pc, #84]	; (8012440 <HAL_TIM_Base_Start_IT+0xc0>)
 80123ec:	4013      	ands	r3, r2
 80123ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80123f0:	68fb      	ldr	r3, [r7, #12]
 80123f2:	2b06      	cmp	r3, #6
 80123f4:	d016      	beq.n	8012424 <HAL_TIM_Base_Start_IT+0xa4>
 80123f6:	68fa      	ldr	r2, [r7, #12]
 80123f8:	2380      	movs	r3, #128	; 0x80
 80123fa:	025b      	lsls	r3, r3, #9
 80123fc:	429a      	cmp	r2, r3
 80123fe:	d011      	beq.n	8012424 <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	681b      	ldr	r3, [r3, #0]
 8012404:	681a      	ldr	r2, [r3, #0]
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	681b      	ldr	r3, [r3, #0]
 801240a:	2101      	movs	r1, #1
 801240c:	430a      	orrs	r2, r1
 801240e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012410:	e008      	b.n	8012424 <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012412:	687b      	ldr	r3, [r7, #4]
 8012414:	681b      	ldr	r3, [r3, #0]
 8012416:	681a      	ldr	r2, [r3, #0]
 8012418:	687b      	ldr	r3, [r7, #4]
 801241a:	681b      	ldr	r3, [r3, #0]
 801241c:	2101      	movs	r1, #1
 801241e:	430a      	orrs	r2, r1
 8012420:	601a      	str	r2, [r3, #0]
 8012422:	e000      	b.n	8012426 <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012424:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8012426:	2300      	movs	r3, #0
}
 8012428:	0018      	movs	r0, r3
 801242a:	46bd      	mov	sp, r7
 801242c:	b004      	add	sp, #16
 801242e:	bd80      	pop	{r7, pc}
 8012430:	40012c00 	.word	0x40012c00
 8012434:	40000400 	.word	0x40000400
 8012438:	40000800 	.word	0x40000800
 801243c:	40014000 	.word	0x40014000
 8012440:	00010007 	.word	0x00010007

08012444 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8012444:	b580      	push	{r7, lr}
 8012446:	b082      	sub	sp, #8
 8012448:	af00      	add	r7, sp, #0
 801244a:	6078      	str	r0, [r7, #4]
 801244c:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	2b00      	cmp	r3, #0
 8012452:	d101      	bne.n	8012458 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8012454:	2301      	movs	r3, #1
 8012456:	e042      	b.n	80124de <HAL_TIM_OnePulse_Init+0x9a>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012458:	687b      	ldr	r3, [r7, #4]
 801245a:	223d      	movs	r2, #61	; 0x3d
 801245c:	5c9b      	ldrb	r3, [r3, r2]
 801245e:	b2db      	uxtb	r3, r3
 8012460:	2b00      	cmp	r3, #0
 8012462:	d107      	bne.n	8012474 <HAL_TIM_OnePulse_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012464:	687b      	ldr	r3, [r7, #4]
 8012466:	223c      	movs	r2, #60	; 0x3c
 8012468:	2100      	movs	r1, #0
 801246a:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	0018      	movs	r0, r3
 8012470:	f7f9 fc86 	bl	800bd80 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012474:	687b      	ldr	r3, [r7, #4]
 8012476:	223d      	movs	r2, #61	; 0x3d
 8012478:	2102      	movs	r1, #2
 801247a:	5499      	strb	r1, [r3, r2]

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	681a      	ldr	r2, [r3, #0]
 8012480:	687b      	ldr	r3, [r7, #4]
 8012482:	3304      	adds	r3, #4
 8012484:	0019      	movs	r1, r3
 8012486:	0010      	movs	r0, r2
 8012488:	f000 fb90 	bl	8012bac <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 801248c:	687b      	ldr	r3, [r7, #4]
 801248e:	681b      	ldr	r3, [r3, #0]
 8012490:	681a      	ldr	r2, [r3, #0]
 8012492:	687b      	ldr	r3, [r7, #4]
 8012494:	681b      	ldr	r3, [r3, #0]
 8012496:	2108      	movs	r1, #8
 8012498:	438a      	bics	r2, r1
 801249a:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 801249c:	687b      	ldr	r3, [r7, #4]
 801249e:	681b      	ldr	r3, [r3, #0]
 80124a0:	6819      	ldr	r1, [r3, #0]
 80124a2:	687b      	ldr	r3, [r7, #4]
 80124a4:	681b      	ldr	r3, [r3, #0]
 80124a6:	683a      	ldr	r2, [r7, #0]
 80124a8:	430a      	orrs	r2, r1
 80124aa:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80124ac:	687b      	ldr	r3, [r7, #4]
 80124ae:	2248      	movs	r2, #72	; 0x48
 80124b0:	2101      	movs	r1, #1
 80124b2:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80124b4:	687b      	ldr	r3, [r7, #4]
 80124b6:	223e      	movs	r2, #62	; 0x3e
 80124b8:	2101      	movs	r1, #1
 80124ba:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80124bc:	687b      	ldr	r3, [r7, #4]
 80124be:	223f      	movs	r2, #63	; 0x3f
 80124c0:	2101      	movs	r1, #1
 80124c2:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80124c4:	687b      	ldr	r3, [r7, #4]
 80124c6:	2244      	movs	r2, #68	; 0x44
 80124c8:	2101      	movs	r1, #1
 80124ca:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	2245      	movs	r2, #69	; 0x45
 80124d0:	2101      	movs	r1, #1
 80124d2:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80124d4:	687b      	ldr	r3, [r7, #4]
 80124d6:	223d      	movs	r2, #61	; 0x3d
 80124d8:	2101      	movs	r1, #1
 80124da:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80124dc:	2300      	movs	r3, #0
}
 80124de:	0018      	movs	r0, r3
 80124e0:	46bd      	mov	sp, r7
 80124e2:	b002      	add	sp, #8
 80124e4:	bd80      	pop	{r7, pc}
	...

080124e8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80124e8:	b580      	push	{r7, lr}
 80124ea:	b086      	sub	sp, #24
 80124ec:	af00      	add	r7, sp, #0
 80124ee:	6078      	str	r0, [r7, #4]
 80124f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80124f2:	687b      	ldr	r3, [r7, #4]
 80124f4:	2b00      	cmp	r3, #0
 80124f6:	d101      	bne.n	80124fc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80124f8:	2301      	movs	r3, #1
 80124fa:	e090      	b.n	801261e <HAL_TIM_Encoder_Init+0x136>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80124fc:	687b      	ldr	r3, [r7, #4]
 80124fe:	223d      	movs	r2, #61	; 0x3d
 8012500:	5c9b      	ldrb	r3, [r3, r2]
 8012502:	b2db      	uxtb	r3, r3
 8012504:	2b00      	cmp	r3, #0
 8012506:	d107      	bne.n	8012518 <HAL_TIM_Encoder_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012508:	687b      	ldr	r3, [r7, #4]
 801250a:	223c      	movs	r2, #60	; 0x3c
 801250c:	2100      	movs	r1, #0
 801250e:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8012510:	687b      	ldr	r3, [r7, #4]
 8012512:	0018      	movs	r0, r3
 8012514:	f7f9 fbbc 	bl	800bc90 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012518:	687b      	ldr	r3, [r7, #4]
 801251a:	223d      	movs	r2, #61	; 0x3d
 801251c:	2102      	movs	r1, #2
 801251e:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	681b      	ldr	r3, [r3, #0]
 8012524:	689a      	ldr	r2, [r3, #8]
 8012526:	687b      	ldr	r3, [r7, #4]
 8012528:	681b      	ldr	r3, [r3, #0]
 801252a:	493f      	ldr	r1, [pc, #252]	; (8012628 <HAL_TIM_Encoder_Init+0x140>)
 801252c:	400a      	ands	r2, r1
 801252e:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012530:	687b      	ldr	r3, [r7, #4]
 8012532:	681a      	ldr	r2, [r3, #0]
 8012534:	687b      	ldr	r3, [r7, #4]
 8012536:	3304      	adds	r3, #4
 8012538:	0019      	movs	r1, r3
 801253a:	0010      	movs	r0, r2
 801253c:	f000 fb36 	bl	8012bac <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8012540:	687b      	ldr	r3, [r7, #4]
 8012542:	681b      	ldr	r3, [r3, #0]
 8012544:	689b      	ldr	r3, [r3, #8]
 8012546:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8012548:	687b      	ldr	r3, [r7, #4]
 801254a:	681b      	ldr	r3, [r3, #0]
 801254c:	699b      	ldr	r3, [r3, #24]
 801254e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8012550:	687b      	ldr	r3, [r7, #4]
 8012552:	681b      	ldr	r3, [r3, #0]
 8012554:	6a1b      	ldr	r3, [r3, #32]
 8012556:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8012558:	683b      	ldr	r3, [r7, #0]
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	697a      	ldr	r2, [r7, #20]
 801255e:	4313      	orrs	r3, r2
 8012560:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8012562:	693b      	ldr	r3, [r7, #16]
 8012564:	4a31      	ldr	r2, [pc, #196]	; (801262c <HAL_TIM_Encoder_Init+0x144>)
 8012566:	4013      	ands	r3, r2
 8012568:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 801256a:	683b      	ldr	r3, [r7, #0]
 801256c:	689a      	ldr	r2, [r3, #8]
 801256e:	683b      	ldr	r3, [r7, #0]
 8012570:	699b      	ldr	r3, [r3, #24]
 8012572:	021b      	lsls	r3, r3, #8
 8012574:	4313      	orrs	r3, r2
 8012576:	693a      	ldr	r2, [r7, #16]
 8012578:	4313      	orrs	r3, r2
 801257a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 801257c:	693b      	ldr	r3, [r7, #16]
 801257e:	4a2c      	ldr	r2, [pc, #176]	; (8012630 <HAL_TIM_Encoder_Init+0x148>)
 8012580:	4013      	ands	r3, r2
 8012582:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8012584:	693b      	ldr	r3, [r7, #16]
 8012586:	4a2b      	ldr	r2, [pc, #172]	; (8012634 <HAL_TIM_Encoder_Init+0x14c>)
 8012588:	4013      	ands	r3, r2
 801258a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 801258c:	683b      	ldr	r3, [r7, #0]
 801258e:	68da      	ldr	r2, [r3, #12]
 8012590:	683b      	ldr	r3, [r7, #0]
 8012592:	69db      	ldr	r3, [r3, #28]
 8012594:	021b      	lsls	r3, r3, #8
 8012596:	4313      	orrs	r3, r2
 8012598:	693a      	ldr	r2, [r7, #16]
 801259a:	4313      	orrs	r3, r2
 801259c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 801259e:	683b      	ldr	r3, [r7, #0]
 80125a0:	691b      	ldr	r3, [r3, #16]
 80125a2:	011a      	lsls	r2, r3, #4
 80125a4:	683b      	ldr	r3, [r7, #0]
 80125a6:	6a1b      	ldr	r3, [r3, #32]
 80125a8:	031b      	lsls	r3, r3, #12
 80125aa:	4313      	orrs	r3, r2
 80125ac:	693a      	ldr	r2, [r7, #16]
 80125ae:	4313      	orrs	r3, r2
 80125b0:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80125b2:	68fb      	ldr	r3, [r7, #12]
 80125b4:	2222      	movs	r2, #34	; 0x22
 80125b6:	4393      	bics	r3, r2
 80125b8:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80125ba:	68fb      	ldr	r3, [r7, #12]
 80125bc:	2288      	movs	r2, #136	; 0x88
 80125be:	4393      	bics	r3, r2
 80125c0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80125c2:	683b      	ldr	r3, [r7, #0]
 80125c4:	685a      	ldr	r2, [r3, #4]
 80125c6:	683b      	ldr	r3, [r7, #0]
 80125c8:	695b      	ldr	r3, [r3, #20]
 80125ca:	011b      	lsls	r3, r3, #4
 80125cc:	4313      	orrs	r3, r2
 80125ce:	68fa      	ldr	r2, [r7, #12]
 80125d0:	4313      	orrs	r3, r2
 80125d2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80125d4:	687b      	ldr	r3, [r7, #4]
 80125d6:	681b      	ldr	r3, [r3, #0]
 80125d8:	697a      	ldr	r2, [r7, #20]
 80125da:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80125dc:	687b      	ldr	r3, [r7, #4]
 80125de:	681b      	ldr	r3, [r3, #0]
 80125e0:	693a      	ldr	r2, [r7, #16]
 80125e2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	681b      	ldr	r3, [r3, #0]
 80125e8:	68fa      	ldr	r2, [r7, #12]
 80125ea:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80125ec:	687b      	ldr	r3, [r7, #4]
 80125ee:	2248      	movs	r2, #72	; 0x48
 80125f0:	2101      	movs	r1, #1
 80125f2:	5499      	strb	r1, [r3, r2]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	223e      	movs	r2, #62	; 0x3e
 80125f8:	2101      	movs	r1, #1
 80125fa:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80125fc:	687b      	ldr	r3, [r7, #4]
 80125fe:	223f      	movs	r2, #63	; 0x3f
 8012600:	2101      	movs	r1, #1
 8012602:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	2244      	movs	r2, #68	; 0x44
 8012608:	2101      	movs	r1, #1
 801260a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	2245      	movs	r2, #69	; 0x45
 8012610:	2101      	movs	r1, #1
 8012612:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	223d      	movs	r2, #61	; 0x3d
 8012618:	2101      	movs	r1, #1
 801261a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801261c:	2300      	movs	r3, #0
}
 801261e:	0018      	movs	r0, r3
 8012620:	46bd      	mov	sp, r7
 8012622:	b006      	add	sp, #24
 8012624:	bd80      	pop	{r7, pc}
 8012626:	46c0      	nop			; (mov r8, r8)
 8012628:	fffebff8 	.word	0xfffebff8
 801262c:	fffffcfc 	.word	0xfffffcfc
 8012630:	fffff3f3 	.word	0xfffff3f3
 8012634:	ffff0f0f 	.word	0xffff0f0f

08012638 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012638:	b590      	push	{r4, r7, lr}
 801263a:	b085      	sub	sp, #20
 801263c:	af00      	add	r7, sp, #0
 801263e:	6078      	str	r0, [r7, #4]
 8012640:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8012642:	200f      	movs	r0, #15
 8012644:	183b      	adds	r3, r7, r0
 8012646:	687a      	ldr	r2, [r7, #4]
 8012648:	213e      	movs	r1, #62	; 0x3e
 801264a:	5c52      	ldrb	r2, [r2, r1]
 801264c:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 801264e:	230e      	movs	r3, #14
 8012650:	18fb      	adds	r3, r7, r3
 8012652:	687a      	ldr	r2, [r7, #4]
 8012654:	213f      	movs	r1, #63	; 0x3f
 8012656:	5c52      	ldrb	r2, [r2, r1]
 8012658:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 801265a:	240d      	movs	r4, #13
 801265c:	193b      	adds	r3, r7, r4
 801265e:	687a      	ldr	r2, [r7, #4]
 8012660:	2144      	movs	r1, #68	; 0x44
 8012662:	5c52      	ldrb	r2, [r2, r1]
 8012664:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8012666:	230c      	movs	r3, #12
 8012668:	18fb      	adds	r3, r7, r3
 801266a:	687a      	ldr	r2, [r7, #4]
 801266c:	2145      	movs	r1, #69	; 0x45
 801266e:	5c52      	ldrb	r2, [r2, r1]
 8012670:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8012672:	683b      	ldr	r3, [r7, #0]
 8012674:	2b00      	cmp	r3, #0
 8012676:	d112      	bne.n	801269e <HAL_TIM_Encoder_Start_IT+0x66>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8012678:	183b      	adds	r3, r7, r0
 801267a:	781b      	ldrb	r3, [r3, #0]
 801267c:	2b01      	cmp	r3, #1
 801267e:	d103      	bne.n	8012688 <HAL_TIM_Encoder_Start_IT+0x50>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8012680:	193b      	adds	r3, r7, r4
 8012682:	781b      	ldrb	r3, [r3, #0]
 8012684:	2b01      	cmp	r3, #1
 8012686:	d001      	beq.n	801268c <HAL_TIM_Encoder_Start_IT+0x54>
    {
      return HAL_ERROR;
 8012688:	2301      	movs	r3, #1
 801268a:	e095      	b.n	80127b8 <HAL_TIM_Encoder_Start_IT+0x180>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 801268c:	687b      	ldr	r3, [r7, #4]
 801268e:	223e      	movs	r2, #62	; 0x3e
 8012690:	2102      	movs	r1, #2
 8012692:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8012694:	687b      	ldr	r3, [r7, #4]
 8012696:	2244      	movs	r2, #68	; 0x44
 8012698:	2102      	movs	r1, #2
 801269a:	5499      	strb	r1, [r3, r2]
 801269c:	e03d      	b.n	801271a <HAL_TIM_Encoder_Start_IT+0xe2>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 801269e:	683b      	ldr	r3, [r7, #0]
 80126a0:	2b04      	cmp	r3, #4
 80126a2:	d114      	bne.n	80126ce <HAL_TIM_Encoder_Start_IT+0x96>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80126a4:	230e      	movs	r3, #14
 80126a6:	18fb      	adds	r3, r7, r3
 80126a8:	781b      	ldrb	r3, [r3, #0]
 80126aa:	2b01      	cmp	r3, #1
 80126ac:	d104      	bne.n	80126b8 <HAL_TIM_Encoder_Start_IT+0x80>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80126ae:	230c      	movs	r3, #12
 80126b0:	18fb      	adds	r3, r7, r3
 80126b2:	781b      	ldrb	r3, [r3, #0]
 80126b4:	2b01      	cmp	r3, #1
 80126b6:	d001      	beq.n	80126bc <HAL_TIM_Encoder_Start_IT+0x84>
    {
      return HAL_ERROR;
 80126b8:	2301      	movs	r3, #1
 80126ba:	e07d      	b.n	80127b8 <HAL_TIM_Encoder_Start_IT+0x180>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	223f      	movs	r2, #63	; 0x3f
 80126c0:	2102      	movs	r1, #2
 80126c2:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	2245      	movs	r2, #69	; 0x45
 80126c8:	2102      	movs	r1, #2
 80126ca:	5499      	strb	r1, [r3, r2]
 80126cc:	e025      	b.n	801271a <HAL_TIM_Encoder_Start_IT+0xe2>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80126ce:	230f      	movs	r3, #15
 80126d0:	18fb      	adds	r3, r7, r3
 80126d2:	781b      	ldrb	r3, [r3, #0]
 80126d4:	2b01      	cmp	r3, #1
 80126d6:	d10e      	bne.n	80126f6 <HAL_TIM_Encoder_Start_IT+0xbe>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80126d8:	230e      	movs	r3, #14
 80126da:	18fb      	adds	r3, r7, r3
 80126dc:	781b      	ldrb	r3, [r3, #0]
 80126de:	2b01      	cmp	r3, #1
 80126e0:	d109      	bne.n	80126f6 <HAL_TIM_Encoder_Start_IT+0xbe>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80126e2:	230d      	movs	r3, #13
 80126e4:	18fb      	adds	r3, r7, r3
 80126e6:	781b      	ldrb	r3, [r3, #0]
 80126e8:	2b01      	cmp	r3, #1
 80126ea:	d104      	bne.n	80126f6 <HAL_TIM_Encoder_Start_IT+0xbe>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80126ec:	230c      	movs	r3, #12
 80126ee:	18fb      	adds	r3, r7, r3
 80126f0:	781b      	ldrb	r3, [r3, #0]
 80126f2:	2b01      	cmp	r3, #1
 80126f4:	d001      	beq.n	80126fa <HAL_TIM_Encoder_Start_IT+0xc2>
    {
      return HAL_ERROR;
 80126f6:	2301      	movs	r3, #1
 80126f8:	e05e      	b.n	80127b8 <HAL_TIM_Encoder_Start_IT+0x180>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	223e      	movs	r2, #62	; 0x3e
 80126fe:	2102      	movs	r1, #2
 8012700:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	223f      	movs	r2, #63	; 0x3f
 8012706:	2102      	movs	r1, #2
 8012708:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 801270a:	687b      	ldr	r3, [r7, #4]
 801270c:	2244      	movs	r2, #68	; 0x44
 801270e:	2102      	movs	r1, #2
 8012710:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8012712:	687b      	ldr	r3, [r7, #4]
 8012714:	2245      	movs	r2, #69	; 0x45
 8012716:	2102      	movs	r1, #2
 8012718:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 801271a:	683b      	ldr	r3, [r7, #0]
 801271c:	2b00      	cmp	r3, #0
 801271e:	d003      	beq.n	8012728 <HAL_TIM_Encoder_Start_IT+0xf0>
 8012720:	683b      	ldr	r3, [r7, #0]
 8012722:	2b04      	cmp	r3, #4
 8012724:	d010      	beq.n	8012748 <HAL_TIM_Encoder_Start_IT+0x110>
 8012726:	e01f      	b.n	8012768 <HAL_TIM_Encoder_Start_IT+0x130>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8012728:	687b      	ldr	r3, [r7, #4]
 801272a:	681b      	ldr	r3, [r3, #0]
 801272c:	2201      	movs	r2, #1
 801272e:	2100      	movs	r1, #0
 8012730:	0018      	movs	r0, r3
 8012732:	f000 fb6f 	bl	8012e14 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8012736:	687b      	ldr	r3, [r7, #4]
 8012738:	681b      	ldr	r3, [r3, #0]
 801273a:	68da      	ldr	r2, [r3, #12]
 801273c:	687b      	ldr	r3, [r7, #4]
 801273e:	681b      	ldr	r3, [r3, #0]
 8012740:	2102      	movs	r1, #2
 8012742:	430a      	orrs	r2, r1
 8012744:	60da      	str	r2, [r3, #12]
      break;
 8012746:	e02e      	b.n	80127a6 <HAL_TIM_Encoder_Start_IT+0x16e>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8012748:	687b      	ldr	r3, [r7, #4]
 801274a:	681b      	ldr	r3, [r3, #0]
 801274c:	2201      	movs	r2, #1
 801274e:	2104      	movs	r1, #4
 8012750:	0018      	movs	r0, r3
 8012752:	f000 fb5f 	bl	8012e14 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8012756:	687b      	ldr	r3, [r7, #4]
 8012758:	681b      	ldr	r3, [r3, #0]
 801275a:	68da      	ldr	r2, [r3, #12]
 801275c:	687b      	ldr	r3, [r7, #4]
 801275e:	681b      	ldr	r3, [r3, #0]
 8012760:	2104      	movs	r1, #4
 8012762:	430a      	orrs	r2, r1
 8012764:	60da      	str	r2, [r3, #12]
      break;
 8012766:	e01e      	b.n	80127a6 <HAL_TIM_Encoder_Start_IT+0x16e>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8012768:	687b      	ldr	r3, [r7, #4]
 801276a:	681b      	ldr	r3, [r3, #0]
 801276c:	2201      	movs	r2, #1
 801276e:	2100      	movs	r1, #0
 8012770:	0018      	movs	r0, r3
 8012772:	f000 fb4f 	bl	8012e14 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8012776:	687b      	ldr	r3, [r7, #4]
 8012778:	681b      	ldr	r3, [r3, #0]
 801277a:	2201      	movs	r2, #1
 801277c:	2104      	movs	r1, #4
 801277e:	0018      	movs	r0, r3
 8012780:	f000 fb48 	bl	8012e14 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	681b      	ldr	r3, [r3, #0]
 8012788:	68da      	ldr	r2, [r3, #12]
 801278a:	687b      	ldr	r3, [r7, #4]
 801278c:	681b      	ldr	r3, [r3, #0]
 801278e:	2102      	movs	r1, #2
 8012790:	430a      	orrs	r2, r1
 8012792:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8012794:	687b      	ldr	r3, [r7, #4]
 8012796:	681b      	ldr	r3, [r3, #0]
 8012798:	68da      	ldr	r2, [r3, #12]
 801279a:	687b      	ldr	r3, [r7, #4]
 801279c:	681b      	ldr	r3, [r3, #0]
 801279e:	2104      	movs	r1, #4
 80127a0:	430a      	orrs	r2, r1
 80127a2:	60da      	str	r2, [r3, #12]
      break;
 80127a4:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80127a6:	687b      	ldr	r3, [r7, #4]
 80127a8:	681b      	ldr	r3, [r3, #0]
 80127aa:	681a      	ldr	r2, [r3, #0]
 80127ac:	687b      	ldr	r3, [r7, #4]
 80127ae:	681b      	ldr	r3, [r3, #0]
 80127b0:	2101      	movs	r1, #1
 80127b2:	430a      	orrs	r2, r1
 80127b4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80127b6:	2300      	movs	r3, #0
}
 80127b8:	0018      	movs	r0, r3
 80127ba:	46bd      	mov	sp, r7
 80127bc:	b005      	add	sp, #20
 80127be:	bd90      	pop	{r4, r7, pc}

080127c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80127c0:	b580      	push	{r7, lr}
 80127c2:	b084      	sub	sp, #16
 80127c4:	af00      	add	r7, sp, #0
 80127c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	681b      	ldr	r3, [r3, #0]
 80127cc:	68db      	ldr	r3, [r3, #12]
 80127ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80127d0:	687b      	ldr	r3, [r7, #4]
 80127d2:	681b      	ldr	r3, [r3, #0]
 80127d4:	691b      	ldr	r3, [r3, #16]
 80127d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80127d8:	68bb      	ldr	r3, [r7, #8]
 80127da:	2202      	movs	r2, #2
 80127dc:	4013      	ands	r3, r2
 80127de:	d021      	beq.n	8012824 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80127e0:	68fb      	ldr	r3, [r7, #12]
 80127e2:	2202      	movs	r2, #2
 80127e4:	4013      	ands	r3, r2
 80127e6:	d01d      	beq.n	8012824 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80127e8:	687b      	ldr	r3, [r7, #4]
 80127ea:	681b      	ldr	r3, [r3, #0]
 80127ec:	2203      	movs	r2, #3
 80127ee:	4252      	negs	r2, r2
 80127f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	2201      	movs	r2, #1
 80127f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80127f8:	687b      	ldr	r3, [r7, #4]
 80127fa:	681b      	ldr	r3, [r3, #0]
 80127fc:	699b      	ldr	r3, [r3, #24]
 80127fe:	2203      	movs	r2, #3
 8012800:	4013      	ands	r3, r2
 8012802:	d004      	beq.n	801280e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8012804:	687b      	ldr	r3, [r7, #4]
 8012806:	0018      	movs	r0, r3
 8012808:	f7f6 f8c0 	bl	800898c <HAL_TIM_IC_CaptureCallback>
 801280c:	e007      	b.n	801281e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801280e:	687b      	ldr	r3, [r7, #4]
 8012810:	0018      	movs	r0, r3
 8012812:	f000 f9b3 	bl	8012b7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012816:	687b      	ldr	r3, [r7, #4]
 8012818:	0018      	movs	r0, r3
 801281a:	f000 f9b7 	bl	8012b8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	2200      	movs	r2, #0
 8012822:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8012824:	68bb      	ldr	r3, [r7, #8]
 8012826:	2204      	movs	r2, #4
 8012828:	4013      	ands	r3, r2
 801282a:	d022      	beq.n	8012872 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 801282c:	68fb      	ldr	r3, [r7, #12]
 801282e:	2204      	movs	r2, #4
 8012830:	4013      	ands	r3, r2
 8012832:	d01e      	beq.n	8012872 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8012834:	687b      	ldr	r3, [r7, #4]
 8012836:	681b      	ldr	r3, [r3, #0]
 8012838:	2205      	movs	r2, #5
 801283a:	4252      	negs	r2, r2
 801283c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801283e:	687b      	ldr	r3, [r7, #4]
 8012840:	2202      	movs	r2, #2
 8012842:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	681b      	ldr	r3, [r3, #0]
 8012848:	699a      	ldr	r2, [r3, #24]
 801284a:	23c0      	movs	r3, #192	; 0xc0
 801284c:	009b      	lsls	r3, r3, #2
 801284e:	4013      	ands	r3, r2
 8012850:	d004      	beq.n	801285c <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012852:	687b      	ldr	r3, [r7, #4]
 8012854:	0018      	movs	r0, r3
 8012856:	f7f6 f899 	bl	800898c <HAL_TIM_IC_CaptureCallback>
 801285a:	e007      	b.n	801286c <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	0018      	movs	r0, r3
 8012860:	f000 f98c 	bl	8012b7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	0018      	movs	r0, r3
 8012868:	f000 f990 	bl	8012b8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801286c:	687b      	ldr	r3, [r7, #4]
 801286e:	2200      	movs	r2, #0
 8012870:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8012872:	68bb      	ldr	r3, [r7, #8]
 8012874:	2208      	movs	r2, #8
 8012876:	4013      	ands	r3, r2
 8012878:	d021      	beq.n	80128be <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801287a:	68fb      	ldr	r3, [r7, #12]
 801287c:	2208      	movs	r2, #8
 801287e:	4013      	ands	r3, r2
 8012880:	d01d      	beq.n	80128be <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8012882:	687b      	ldr	r3, [r7, #4]
 8012884:	681b      	ldr	r3, [r3, #0]
 8012886:	2209      	movs	r2, #9
 8012888:	4252      	negs	r2, r2
 801288a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	2204      	movs	r2, #4
 8012890:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8012892:	687b      	ldr	r3, [r7, #4]
 8012894:	681b      	ldr	r3, [r3, #0]
 8012896:	69db      	ldr	r3, [r3, #28]
 8012898:	2203      	movs	r2, #3
 801289a:	4013      	ands	r3, r2
 801289c:	d004      	beq.n	80128a8 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801289e:	687b      	ldr	r3, [r7, #4]
 80128a0:	0018      	movs	r0, r3
 80128a2:	f7f6 f873 	bl	800898c <HAL_TIM_IC_CaptureCallback>
 80128a6:	e007      	b.n	80128b8 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	0018      	movs	r0, r3
 80128ac:	f000 f966 	bl	8012b7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80128b0:	687b      	ldr	r3, [r7, #4]
 80128b2:	0018      	movs	r0, r3
 80128b4:	f000 f96a 	bl	8012b8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	2200      	movs	r2, #0
 80128bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80128be:	68bb      	ldr	r3, [r7, #8]
 80128c0:	2210      	movs	r2, #16
 80128c2:	4013      	ands	r3, r2
 80128c4:	d022      	beq.n	801290c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80128c6:	68fb      	ldr	r3, [r7, #12]
 80128c8:	2210      	movs	r2, #16
 80128ca:	4013      	ands	r3, r2
 80128cc:	d01e      	beq.n	801290c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80128ce:	687b      	ldr	r3, [r7, #4]
 80128d0:	681b      	ldr	r3, [r3, #0]
 80128d2:	2211      	movs	r2, #17
 80128d4:	4252      	negs	r2, r2
 80128d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	2208      	movs	r2, #8
 80128dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	681b      	ldr	r3, [r3, #0]
 80128e2:	69da      	ldr	r2, [r3, #28]
 80128e4:	23c0      	movs	r3, #192	; 0xc0
 80128e6:	009b      	lsls	r3, r3, #2
 80128e8:	4013      	ands	r3, r2
 80128ea:	d004      	beq.n	80128f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80128ec:	687b      	ldr	r3, [r7, #4]
 80128ee:	0018      	movs	r0, r3
 80128f0:	f7f6 f84c 	bl	800898c <HAL_TIM_IC_CaptureCallback>
 80128f4:	e007      	b.n	8012906 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80128f6:	687b      	ldr	r3, [r7, #4]
 80128f8:	0018      	movs	r0, r3
 80128fa:	f000 f93f 	bl	8012b7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80128fe:	687b      	ldr	r3, [r7, #4]
 8012900:	0018      	movs	r0, r3
 8012902:	f000 f943 	bl	8012b8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012906:	687b      	ldr	r3, [r7, #4]
 8012908:	2200      	movs	r2, #0
 801290a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 801290c:	68bb      	ldr	r3, [r7, #8]
 801290e:	2201      	movs	r2, #1
 8012910:	4013      	ands	r3, r2
 8012912:	d00c      	beq.n	801292e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8012914:	68fb      	ldr	r3, [r7, #12]
 8012916:	2201      	movs	r2, #1
 8012918:	4013      	ands	r3, r2
 801291a:	d008      	beq.n	801292e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	681b      	ldr	r3, [r3, #0]
 8012920:	2202      	movs	r2, #2
 8012922:	4252      	negs	r2, r2
 8012924:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	0018      	movs	r0, r3
 801292a:	f7f9 f853 	bl	800b9d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801292e:	68bb      	ldr	r3, [r7, #8]
 8012930:	2280      	movs	r2, #128	; 0x80
 8012932:	4013      	ands	r3, r2
 8012934:	d104      	bne.n	8012940 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8012936:	68ba      	ldr	r2, [r7, #8]
 8012938:	2380      	movs	r3, #128	; 0x80
 801293a:	019b      	lsls	r3, r3, #6
 801293c:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801293e:	d00b      	beq.n	8012958 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8012940:	68fb      	ldr	r3, [r7, #12]
 8012942:	2280      	movs	r2, #128	; 0x80
 8012944:	4013      	ands	r3, r2
 8012946:	d007      	beq.n	8012958 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	681b      	ldr	r3, [r3, #0]
 801294c:	4a1e      	ldr	r2, [pc, #120]	; (80129c8 <HAL_TIM_IRQHandler+0x208>)
 801294e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	0018      	movs	r0, r3
 8012954:	f000 fb00 	bl	8012f58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8012958:	68ba      	ldr	r2, [r7, #8]
 801295a:	2380      	movs	r3, #128	; 0x80
 801295c:	005b      	lsls	r3, r3, #1
 801295e:	4013      	ands	r3, r2
 8012960:	d00b      	beq.n	801297a <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8012962:	68fb      	ldr	r3, [r7, #12]
 8012964:	2280      	movs	r2, #128	; 0x80
 8012966:	4013      	ands	r3, r2
 8012968:	d007      	beq.n	801297a <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 801296a:	687b      	ldr	r3, [r7, #4]
 801296c:	681b      	ldr	r3, [r3, #0]
 801296e:	4a17      	ldr	r2, [pc, #92]	; (80129cc <HAL_TIM_IRQHandler+0x20c>)
 8012970:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	0018      	movs	r0, r3
 8012976:	f000 faf7 	bl	8012f68 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 801297a:	68bb      	ldr	r3, [r7, #8]
 801297c:	2240      	movs	r2, #64	; 0x40
 801297e:	4013      	ands	r3, r2
 8012980:	d00c      	beq.n	801299c <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8012982:	68fb      	ldr	r3, [r7, #12]
 8012984:	2240      	movs	r2, #64	; 0x40
 8012986:	4013      	ands	r3, r2
 8012988:	d008      	beq.n	801299c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 801298a:	687b      	ldr	r3, [r7, #4]
 801298c:	681b      	ldr	r3, [r3, #0]
 801298e:	2241      	movs	r2, #65	; 0x41
 8012990:	4252      	negs	r2, r2
 8012992:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	0018      	movs	r0, r3
 8012998:	f000 f900 	bl	8012b9c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 801299c:	68bb      	ldr	r3, [r7, #8]
 801299e:	2220      	movs	r2, #32
 80129a0:	4013      	ands	r3, r2
 80129a2:	d00c      	beq.n	80129be <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80129a4:	68fb      	ldr	r3, [r7, #12]
 80129a6:	2220      	movs	r2, #32
 80129a8:	4013      	ands	r3, r2
 80129aa:	d008      	beq.n	80129be <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	681b      	ldr	r3, [r3, #0]
 80129b0:	2221      	movs	r2, #33	; 0x21
 80129b2:	4252      	negs	r2, r2
 80129b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80129b6:	687b      	ldr	r3, [r7, #4]
 80129b8:	0018      	movs	r0, r3
 80129ba:	f000 fac5 	bl	8012f48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80129be:	46c0      	nop			; (mov r8, r8)
 80129c0:	46bd      	mov	sp, r7
 80129c2:	b004      	add	sp, #16
 80129c4:	bd80      	pop	{r7, pc}
 80129c6:	46c0      	nop			; (mov r8, r8)
 80129c8:	ffffdf7f 	.word	0xffffdf7f
 80129cc:	fffffeff 	.word	0xfffffeff

080129d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80129d0:	b580      	push	{r7, lr}
 80129d2:	b084      	sub	sp, #16
 80129d4:	af00      	add	r7, sp, #0
 80129d6:	6078      	str	r0, [r7, #4]
 80129d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80129da:	230f      	movs	r3, #15
 80129dc:	18fb      	adds	r3, r7, r3
 80129de:	2200      	movs	r2, #0
 80129e0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80129e2:	687b      	ldr	r3, [r7, #4]
 80129e4:	223c      	movs	r2, #60	; 0x3c
 80129e6:	5c9b      	ldrb	r3, [r3, r2]
 80129e8:	2b01      	cmp	r3, #1
 80129ea:	d101      	bne.n	80129f0 <HAL_TIM_ConfigClockSource+0x20>
 80129ec:	2302      	movs	r3, #2
 80129ee:	e0bc      	b.n	8012b6a <HAL_TIM_ConfigClockSource+0x19a>
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	223c      	movs	r2, #60	; 0x3c
 80129f4:	2101      	movs	r1, #1
 80129f6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80129f8:	687b      	ldr	r3, [r7, #4]
 80129fa:	223d      	movs	r2, #61	; 0x3d
 80129fc:	2102      	movs	r1, #2
 80129fe:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8012a00:	687b      	ldr	r3, [r7, #4]
 8012a02:	681b      	ldr	r3, [r3, #0]
 8012a04:	689b      	ldr	r3, [r3, #8]
 8012a06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8012a08:	68bb      	ldr	r3, [r7, #8]
 8012a0a:	4a5a      	ldr	r2, [pc, #360]	; (8012b74 <HAL_TIM_ConfigClockSource+0x1a4>)
 8012a0c:	4013      	ands	r3, r2
 8012a0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012a10:	68bb      	ldr	r3, [r7, #8]
 8012a12:	4a59      	ldr	r2, [pc, #356]	; (8012b78 <HAL_TIM_ConfigClockSource+0x1a8>)
 8012a14:	4013      	ands	r3, r2
 8012a16:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	681b      	ldr	r3, [r3, #0]
 8012a1c:	68ba      	ldr	r2, [r7, #8]
 8012a1e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8012a20:	683b      	ldr	r3, [r7, #0]
 8012a22:	681b      	ldr	r3, [r3, #0]
 8012a24:	2280      	movs	r2, #128	; 0x80
 8012a26:	0192      	lsls	r2, r2, #6
 8012a28:	4293      	cmp	r3, r2
 8012a2a:	d040      	beq.n	8012aae <HAL_TIM_ConfigClockSource+0xde>
 8012a2c:	2280      	movs	r2, #128	; 0x80
 8012a2e:	0192      	lsls	r2, r2, #6
 8012a30:	4293      	cmp	r3, r2
 8012a32:	d900      	bls.n	8012a36 <HAL_TIM_ConfigClockSource+0x66>
 8012a34:	e088      	b.n	8012b48 <HAL_TIM_ConfigClockSource+0x178>
 8012a36:	2280      	movs	r2, #128	; 0x80
 8012a38:	0152      	lsls	r2, r2, #5
 8012a3a:	4293      	cmp	r3, r2
 8012a3c:	d100      	bne.n	8012a40 <HAL_TIM_ConfigClockSource+0x70>
 8012a3e:	e088      	b.n	8012b52 <HAL_TIM_ConfigClockSource+0x182>
 8012a40:	2280      	movs	r2, #128	; 0x80
 8012a42:	0152      	lsls	r2, r2, #5
 8012a44:	4293      	cmp	r3, r2
 8012a46:	d900      	bls.n	8012a4a <HAL_TIM_ConfigClockSource+0x7a>
 8012a48:	e07e      	b.n	8012b48 <HAL_TIM_ConfigClockSource+0x178>
 8012a4a:	2b70      	cmp	r3, #112	; 0x70
 8012a4c:	d018      	beq.n	8012a80 <HAL_TIM_ConfigClockSource+0xb0>
 8012a4e:	d900      	bls.n	8012a52 <HAL_TIM_ConfigClockSource+0x82>
 8012a50:	e07a      	b.n	8012b48 <HAL_TIM_ConfigClockSource+0x178>
 8012a52:	2b60      	cmp	r3, #96	; 0x60
 8012a54:	d04f      	beq.n	8012af6 <HAL_TIM_ConfigClockSource+0x126>
 8012a56:	d900      	bls.n	8012a5a <HAL_TIM_ConfigClockSource+0x8a>
 8012a58:	e076      	b.n	8012b48 <HAL_TIM_ConfigClockSource+0x178>
 8012a5a:	2b50      	cmp	r3, #80	; 0x50
 8012a5c:	d03b      	beq.n	8012ad6 <HAL_TIM_ConfigClockSource+0x106>
 8012a5e:	d900      	bls.n	8012a62 <HAL_TIM_ConfigClockSource+0x92>
 8012a60:	e072      	b.n	8012b48 <HAL_TIM_ConfigClockSource+0x178>
 8012a62:	2b40      	cmp	r3, #64	; 0x40
 8012a64:	d057      	beq.n	8012b16 <HAL_TIM_ConfigClockSource+0x146>
 8012a66:	d900      	bls.n	8012a6a <HAL_TIM_ConfigClockSource+0x9a>
 8012a68:	e06e      	b.n	8012b48 <HAL_TIM_ConfigClockSource+0x178>
 8012a6a:	2b30      	cmp	r3, #48	; 0x30
 8012a6c:	d063      	beq.n	8012b36 <HAL_TIM_ConfigClockSource+0x166>
 8012a6e:	d86b      	bhi.n	8012b48 <HAL_TIM_ConfigClockSource+0x178>
 8012a70:	2b20      	cmp	r3, #32
 8012a72:	d060      	beq.n	8012b36 <HAL_TIM_ConfigClockSource+0x166>
 8012a74:	d868      	bhi.n	8012b48 <HAL_TIM_ConfigClockSource+0x178>
 8012a76:	2b00      	cmp	r3, #0
 8012a78:	d05d      	beq.n	8012b36 <HAL_TIM_ConfigClockSource+0x166>
 8012a7a:	2b10      	cmp	r3, #16
 8012a7c:	d05b      	beq.n	8012b36 <HAL_TIM_ConfigClockSource+0x166>
 8012a7e:	e063      	b.n	8012b48 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8012a84:	683b      	ldr	r3, [r7, #0]
 8012a86:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8012a88:	683b      	ldr	r3, [r7, #0]
 8012a8a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8012a8c:	683b      	ldr	r3, [r7, #0]
 8012a8e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8012a90:	f000 f9a0 	bl	8012dd4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8012a94:	687b      	ldr	r3, [r7, #4]
 8012a96:	681b      	ldr	r3, [r3, #0]
 8012a98:	689b      	ldr	r3, [r3, #8]
 8012a9a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8012a9c:	68bb      	ldr	r3, [r7, #8]
 8012a9e:	2277      	movs	r2, #119	; 0x77
 8012aa0:	4313      	orrs	r3, r2
 8012aa2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	681b      	ldr	r3, [r3, #0]
 8012aa8:	68ba      	ldr	r2, [r7, #8]
 8012aaa:	609a      	str	r2, [r3, #8]
      break;
 8012aac:	e052      	b.n	8012b54 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8012ab2:	683b      	ldr	r3, [r7, #0]
 8012ab4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8012ab6:	683b      	ldr	r3, [r7, #0]
 8012ab8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8012aba:	683b      	ldr	r3, [r7, #0]
 8012abc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8012abe:	f000 f989 	bl	8012dd4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8012ac2:	687b      	ldr	r3, [r7, #4]
 8012ac4:	681b      	ldr	r3, [r3, #0]
 8012ac6:	689a      	ldr	r2, [r3, #8]
 8012ac8:	687b      	ldr	r3, [r7, #4]
 8012aca:	681b      	ldr	r3, [r3, #0]
 8012acc:	2180      	movs	r1, #128	; 0x80
 8012ace:	01c9      	lsls	r1, r1, #7
 8012ad0:	430a      	orrs	r2, r1
 8012ad2:	609a      	str	r2, [r3, #8]
      break;
 8012ad4:	e03e      	b.n	8012b54 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8012ada:	683b      	ldr	r3, [r7, #0]
 8012adc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8012ade:	683b      	ldr	r3, [r7, #0]
 8012ae0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012ae2:	001a      	movs	r2, r3
 8012ae4:	f000 f8fa 	bl	8012cdc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	681b      	ldr	r3, [r3, #0]
 8012aec:	2150      	movs	r1, #80	; 0x50
 8012aee:	0018      	movs	r0, r3
 8012af0:	f000 f954 	bl	8012d9c <TIM_ITRx_SetConfig>
      break;
 8012af4:	e02e      	b.n	8012b54 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8012af6:	687b      	ldr	r3, [r7, #4]
 8012af8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8012afa:	683b      	ldr	r3, [r7, #0]
 8012afc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8012afe:	683b      	ldr	r3, [r7, #0]
 8012b00:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8012b02:	001a      	movs	r2, r3
 8012b04:	f000 f918 	bl	8012d38 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	681b      	ldr	r3, [r3, #0]
 8012b0c:	2160      	movs	r1, #96	; 0x60
 8012b0e:	0018      	movs	r0, r3
 8012b10:	f000 f944 	bl	8012d9c <TIM_ITRx_SetConfig>
      break;
 8012b14:	e01e      	b.n	8012b54 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8012b1a:	683b      	ldr	r3, [r7, #0]
 8012b1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8012b1e:	683b      	ldr	r3, [r7, #0]
 8012b20:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012b22:	001a      	movs	r2, r3
 8012b24:	f000 f8da 	bl	8012cdc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	681b      	ldr	r3, [r3, #0]
 8012b2c:	2140      	movs	r1, #64	; 0x40
 8012b2e:	0018      	movs	r0, r3
 8012b30:	f000 f934 	bl	8012d9c <TIM_ITRx_SetConfig>
      break;
 8012b34:	e00e      	b.n	8012b54 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	681a      	ldr	r2, [r3, #0]
 8012b3a:	683b      	ldr	r3, [r7, #0]
 8012b3c:	681b      	ldr	r3, [r3, #0]
 8012b3e:	0019      	movs	r1, r3
 8012b40:	0010      	movs	r0, r2
 8012b42:	f000 f92b 	bl	8012d9c <TIM_ITRx_SetConfig>
      break;
 8012b46:	e005      	b.n	8012b54 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8012b48:	230f      	movs	r3, #15
 8012b4a:	18fb      	adds	r3, r7, r3
 8012b4c:	2201      	movs	r2, #1
 8012b4e:	701a      	strb	r2, [r3, #0]
      break;
 8012b50:	e000      	b.n	8012b54 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8012b52:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	223d      	movs	r2, #61	; 0x3d
 8012b58:	2101      	movs	r1, #1
 8012b5a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8012b5c:	687b      	ldr	r3, [r7, #4]
 8012b5e:	223c      	movs	r2, #60	; 0x3c
 8012b60:	2100      	movs	r1, #0
 8012b62:	5499      	strb	r1, [r3, r2]

  return status;
 8012b64:	230f      	movs	r3, #15
 8012b66:	18fb      	adds	r3, r7, r3
 8012b68:	781b      	ldrb	r3, [r3, #0]
}
 8012b6a:	0018      	movs	r0, r3
 8012b6c:	46bd      	mov	sp, r7
 8012b6e:	b004      	add	sp, #16
 8012b70:	bd80      	pop	{r7, pc}
 8012b72:	46c0      	nop			; (mov r8, r8)
 8012b74:	ffceff88 	.word	0xffceff88
 8012b78:	ffff00ff 	.word	0xffff00ff

08012b7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8012b7c:	b580      	push	{r7, lr}
 8012b7e:	b082      	sub	sp, #8
 8012b80:	af00      	add	r7, sp, #0
 8012b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8012b84:	46c0      	nop			; (mov r8, r8)
 8012b86:	46bd      	mov	sp, r7
 8012b88:	b002      	add	sp, #8
 8012b8a:	bd80      	pop	{r7, pc}

08012b8c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8012b8c:	b580      	push	{r7, lr}
 8012b8e:	b082      	sub	sp, #8
 8012b90:	af00      	add	r7, sp, #0
 8012b92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8012b94:	46c0      	nop			; (mov r8, r8)
 8012b96:	46bd      	mov	sp, r7
 8012b98:	b002      	add	sp, #8
 8012b9a:	bd80      	pop	{r7, pc}

08012b9c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8012b9c:	b580      	push	{r7, lr}
 8012b9e:	b082      	sub	sp, #8
 8012ba0:	af00      	add	r7, sp, #0
 8012ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8012ba4:	46c0      	nop			; (mov r8, r8)
 8012ba6:	46bd      	mov	sp, r7
 8012ba8:	b002      	add	sp, #8
 8012baa:	bd80      	pop	{r7, pc}

08012bac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8012bac:	b580      	push	{r7, lr}
 8012bae:	b084      	sub	sp, #16
 8012bb0:	af00      	add	r7, sp, #0
 8012bb2:	6078      	str	r0, [r7, #4]
 8012bb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8012bb6:	687b      	ldr	r3, [r7, #4]
 8012bb8:	681b      	ldr	r3, [r3, #0]
 8012bba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8012bbc:	687b      	ldr	r3, [r7, #4]
 8012bbe:	4a3f      	ldr	r2, [pc, #252]	; (8012cbc <TIM_Base_SetConfig+0x110>)
 8012bc0:	4293      	cmp	r3, r2
 8012bc2:	d00c      	beq.n	8012bde <TIM_Base_SetConfig+0x32>
 8012bc4:	687a      	ldr	r2, [r7, #4]
 8012bc6:	2380      	movs	r3, #128	; 0x80
 8012bc8:	05db      	lsls	r3, r3, #23
 8012bca:	429a      	cmp	r2, r3
 8012bcc:	d007      	beq.n	8012bde <TIM_Base_SetConfig+0x32>
 8012bce:	687b      	ldr	r3, [r7, #4]
 8012bd0:	4a3b      	ldr	r2, [pc, #236]	; (8012cc0 <TIM_Base_SetConfig+0x114>)
 8012bd2:	4293      	cmp	r3, r2
 8012bd4:	d003      	beq.n	8012bde <TIM_Base_SetConfig+0x32>
 8012bd6:	687b      	ldr	r3, [r7, #4]
 8012bd8:	4a3a      	ldr	r2, [pc, #232]	; (8012cc4 <TIM_Base_SetConfig+0x118>)
 8012bda:	4293      	cmp	r3, r2
 8012bdc:	d108      	bne.n	8012bf0 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8012bde:	68fb      	ldr	r3, [r7, #12]
 8012be0:	2270      	movs	r2, #112	; 0x70
 8012be2:	4393      	bics	r3, r2
 8012be4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8012be6:	683b      	ldr	r3, [r7, #0]
 8012be8:	685b      	ldr	r3, [r3, #4]
 8012bea:	68fa      	ldr	r2, [r7, #12]
 8012bec:	4313      	orrs	r3, r2
 8012bee:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8012bf0:	687b      	ldr	r3, [r7, #4]
 8012bf2:	4a32      	ldr	r2, [pc, #200]	; (8012cbc <TIM_Base_SetConfig+0x110>)
 8012bf4:	4293      	cmp	r3, r2
 8012bf6:	d01c      	beq.n	8012c32 <TIM_Base_SetConfig+0x86>
 8012bf8:	687a      	ldr	r2, [r7, #4]
 8012bfa:	2380      	movs	r3, #128	; 0x80
 8012bfc:	05db      	lsls	r3, r3, #23
 8012bfe:	429a      	cmp	r2, r3
 8012c00:	d017      	beq.n	8012c32 <TIM_Base_SetConfig+0x86>
 8012c02:	687b      	ldr	r3, [r7, #4]
 8012c04:	4a2e      	ldr	r2, [pc, #184]	; (8012cc0 <TIM_Base_SetConfig+0x114>)
 8012c06:	4293      	cmp	r3, r2
 8012c08:	d013      	beq.n	8012c32 <TIM_Base_SetConfig+0x86>
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	4a2d      	ldr	r2, [pc, #180]	; (8012cc4 <TIM_Base_SetConfig+0x118>)
 8012c0e:	4293      	cmp	r3, r2
 8012c10:	d00f      	beq.n	8012c32 <TIM_Base_SetConfig+0x86>
 8012c12:	687b      	ldr	r3, [r7, #4]
 8012c14:	4a2c      	ldr	r2, [pc, #176]	; (8012cc8 <TIM_Base_SetConfig+0x11c>)
 8012c16:	4293      	cmp	r3, r2
 8012c18:	d00b      	beq.n	8012c32 <TIM_Base_SetConfig+0x86>
 8012c1a:	687b      	ldr	r3, [r7, #4]
 8012c1c:	4a2b      	ldr	r2, [pc, #172]	; (8012ccc <TIM_Base_SetConfig+0x120>)
 8012c1e:	4293      	cmp	r3, r2
 8012c20:	d007      	beq.n	8012c32 <TIM_Base_SetConfig+0x86>
 8012c22:	687b      	ldr	r3, [r7, #4]
 8012c24:	4a2a      	ldr	r2, [pc, #168]	; (8012cd0 <TIM_Base_SetConfig+0x124>)
 8012c26:	4293      	cmp	r3, r2
 8012c28:	d003      	beq.n	8012c32 <TIM_Base_SetConfig+0x86>
 8012c2a:	687b      	ldr	r3, [r7, #4]
 8012c2c:	4a29      	ldr	r2, [pc, #164]	; (8012cd4 <TIM_Base_SetConfig+0x128>)
 8012c2e:	4293      	cmp	r3, r2
 8012c30:	d108      	bne.n	8012c44 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8012c32:	68fb      	ldr	r3, [r7, #12]
 8012c34:	4a28      	ldr	r2, [pc, #160]	; (8012cd8 <TIM_Base_SetConfig+0x12c>)
 8012c36:	4013      	ands	r3, r2
 8012c38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8012c3a:	683b      	ldr	r3, [r7, #0]
 8012c3c:	68db      	ldr	r3, [r3, #12]
 8012c3e:	68fa      	ldr	r2, [r7, #12]
 8012c40:	4313      	orrs	r3, r2
 8012c42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8012c44:	68fb      	ldr	r3, [r7, #12]
 8012c46:	2280      	movs	r2, #128	; 0x80
 8012c48:	4393      	bics	r3, r2
 8012c4a:	001a      	movs	r2, r3
 8012c4c:	683b      	ldr	r3, [r7, #0]
 8012c4e:	695b      	ldr	r3, [r3, #20]
 8012c50:	4313      	orrs	r3, r2
 8012c52:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8012c54:	687b      	ldr	r3, [r7, #4]
 8012c56:	68fa      	ldr	r2, [r7, #12]
 8012c58:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8012c5a:	683b      	ldr	r3, [r7, #0]
 8012c5c:	689a      	ldr	r2, [r3, #8]
 8012c5e:	687b      	ldr	r3, [r7, #4]
 8012c60:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8012c62:	683b      	ldr	r3, [r7, #0]
 8012c64:	681a      	ldr	r2, [r3, #0]
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8012c6a:	687b      	ldr	r3, [r7, #4]
 8012c6c:	4a13      	ldr	r2, [pc, #76]	; (8012cbc <TIM_Base_SetConfig+0x110>)
 8012c6e:	4293      	cmp	r3, r2
 8012c70:	d00b      	beq.n	8012c8a <TIM_Base_SetConfig+0xde>
 8012c72:	687b      	ldr	r3, [r7, #4]
 8012c74:	4a15      	ldr	r2, [pc, #84]	; (8012ccc <TIM_Base_SetConfig+0x120>)
 8012c76:	4293      	cmp	r3, r2
 8012c78:	d007      	beq.n	8012c8a <TIM_Base_SetConfig+0xde>
 8012c7a:	687b      	ldr	r3, [r7, #4]
 8012c7c:	4a14      	ldr	r2, [pc, #80]	; (8012cd0 <TIM_Base_SetConfig+0x124>)
 8012c7e:	4293      	cmp	r3, r2
 8012c80:	d003      	beq.n	8012c8a <TIM_Base_SetConfig+0xde>
 8012c82:	687b      	ldr	r3, [r7, #4]
 8012c84:	4a13      	ldr	r2, [pc, #76]	; (8012cd4 <TIM_Base_SetConfig+0x128>)
 8012c86:	4293      	cmp	r3, r2
 8012c88:	d103      	bne.n	8012c92 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8012c8a:	683b      	ldr	r3, [r7, #0]
 8012c8c:	691a      	ldr	r2, [r3, #16]
 8012c8e:	687b      	ldr	r3, [r7, #4]
 8012c90:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8012c92:	687b      	ldr	r3, [r7, #4]
 8012c94:	2201      	movs	r2, #1
 8012c96:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	691b      	ldr	r3, [r3, #16]
 8012c9c:	2201      	movs	r2, #1
 8012c9e:	4013      	ands	r3, r2
 8012ca0:	2b01      	cmp	r3, #1
 8012ca2:	d106      	bne.n	8012cb2 <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	691b      	ldr	r3, [r3, #16]
 8012ca8:	2201      	movs	r2, #1
 8012caa:	4393      	bics	r3, r2
 8012cac:	001a      	movs	r2, r3
 8012cae:	687b      	ldr	r3, [r7, #4]
 8012cb0:	611a      	str	r2, [r3, #16]
  }
}
 8012cb2:	46c0      	nop			; (mov r8, r8)
 8012cb4:	46bd      	mov	sp, r7
 8012cb6:	b004      	add	sp, #16
 8012cb8:	bd80      	pop	{r7, pc}
 8012cba:	46c0      	nop			; (mov r8, r8)
 8012cbc:	40012c00 	.word	0x40012c00
 8012cc0:	40000400 	.word	0x40000400
 8012cc4:	40000800 	.word	0x40000800
 8012cc8:	40002000 	.word	0x40002000
 8012ccc:	40014000 	.word	0x40014000
 8012cd0:	40014400 	.word	0x40014400
 8012cd4:	40014800 	.word	0x40014800
 8012cd8:	fffffcff 	.word	0xfffffcff

08012cdc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012cdc:	b580      	push	{r7, lr}
 8012cde:	b086      	sub	sp, #24
 8012ce0:	af00      	add	r7, sp, #0
 8012ce2:	60f8      	str	r0, [r7, #12]
 8012ce4:	60b9      	str	r1, [r7, #8]
 8012ce6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8012ce8:	68fb      	ldr	r3, [r7, #12]
 8012cea:	6a1b      	ldr	r3, [r3, #32]
 8012cec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012cee:	68fb      	ldr	r3, [r7, #12]
 8012cf0:	6a1b      	ldr	r3, [r3, #32]
 8012cf2:	2201      	movs	r2, #1
 8012cf4:	4393      	bics	r3, r2
 8012cf6:	001a      	movs	r2, r3
 8012cf8:	68fb      	ldr	r3, [r7, #12]
 8012cfa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012cfc:	68fb      	ldr	r3, [r7, #12]
 8012cfe:	699b      	ldr	r3, [r3, #24]
 8012d00:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8012d02:	693b      	ldr	r3, [r7, #16]
 8012d04:	22f0      	movs	r2, #240	; 0xf0
 8012d06:	4393      	bics	r3, r2
 8012d08:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	011b      	lsls	r3, r3, #4
 8012d0e:	693a      	ldr	r2, [r7, #16]
 8012d10:	4313      	orrs	r3, r2
 8012d12:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8012d14:	697b      	ldr	r3, [r7, #20]
 8012d16:	220a      	movs	r2, #10
 8012d18:	4393      	bics	r3, r2
 8012d1a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8012d1c:	697a      	ldr	r2, [r7, #20]
 8012d1e:	68bb      	ldr	r3, [r7, #8]
 8012d20:	4313      	orrs	r3, r2
 8012d22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8012d24:	68fb      	ldr	r3, [r7, #12]
 8012d26:	693a      	ldr	r2, [r7, #16]
 8012d28:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012d2a:	68fb      	ldr	r3, [r7, #12]
 8012d2c:	697a      	ldr	r2, [r7, #20]
 8012d2e:	621a      	str	r2, [r3, #32]
}
 8012d30:	46c0      	nop			; (mov r8, r8)
 8012d32:	46bd      	mov	sp, r7
 8012d34:	b006      	add	sp, #24
 8012d36:	bd80      	pop	{r7, pc}

08012d38 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012d38:	b580      	push	{r7, lr}
 8012d3a:	b086      	sub	sp, #24
 8012d3c:	af00      	add	r7, sp, #0
 8012d3e:	60f8      	str	r0, [r7, #12]
 8012d40:	60b9      	str	r1, [r7, #8]
 8012d42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8012d44:	68fb      	ldr	r3, [r7, #12]
 8012d46:	6a1b      	ldr	r3, [r3, #32]
 8012d48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012d4a:	68fb      	ldr	r3, [r7, #12]
 8012d4c:	6a1b      	ldr	r3, [r3, #32]
 8012d4e:	2210      	movs	r2, #16
 8012d50:	4393      	bics	r3, r2
 8012d52:	001a      	movs	r2, r3
 8012d54:	68fb      	ldr	r3, [r7, #12]
 8012d56:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012d58:	68fb      	ldr	r3, [r7, #12]
 8012d5a:	699b      	ldr	r3, [r3, #24]
 8012d5c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8012d5e:	693b      	ldr	r3, [r7, #16]
 8012d60:	4a0d      	ldr	r2, [pc, #52]	; (8012d98 <TIM_TI2_ConfigInputStage+0x60>)
 8012d62:	4013      	ands	r3, r2
 8012d64:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	031b      	lsls	r3, r3, #12
 8012d6a:	693a      	ldr	r2, [r7, #16]
 8012d6c:	4313      	orrs	r3, r2
 8012d6e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8012d70:	697b      	ldr	r3, [r7, #20]
 8012d72:	22a0      	movs	r2, #160	; 0xa0
 8012d74:	4393      	bics	r3, r2
 8012d76:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8012d78:	68bb      	ldr	r3, [r7, #8]
 8012d7a:	011b      	lsls	r3, r3, #4
 8012d7c:	697a      	ldr	r2, [r7, #20]
 8012d7e:	4313      	orrs	r3, r2
 8012d80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8012d82:	68fb      	ldr	r3, [r7, #12]
 8012d84:	693a      	ldr	r2, [r7, #16]
 8012d86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012d88:	68fb      	ldr	r3, [r7, #12]
 8012d8a:	697a      	ldr	r2, [r7, #20]
 8012d8c:	621a      	str	r2, [r3, #32]
}
 8012d8e:	46c0      	nop			; (mov r8, r8)
 8012d90:	46bd      	mov	sp, r7
 8012d92:	b006      	add	sp, #24
 8012d94:	bd80      	pop	{r7, pc}
 8012d96:	46c0      	nop			; (mov r8, r8)
 8012d98:	ffff0fff 	.word	0xffff0fff

08012d9c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8012d9c:	b580      	push	{r7, lr}
 8012d9e:	b084      	sub	sp, #16
 8012da0:	af00      	add	r7, sp, #0
 8012da2:	6078      	str	r0, [r7, #4]
 8012da4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8012da6:	687b      	ldr	r3, [r7, #4]
 8012da8:	689b      	ldr	r3, [r3, #8]
 8012daa:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8012dac:	68fb      	ldr	r3, [r7, #12]
 8012dae:	4a08      	ldr	r2, [pc, #32]	; (8012dd0 <TIM_ITRx_SetConfig+0x34>)
 8012db0:	4013      	ands	r3, r2
 8012db2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8012db4:	683a      	ldr	r2, [r7, #0]
 8012db6:	68fb      	ldr	r3, [r7, #12]
 8012db8:	4313      	orrs	r3, r2
 8012dba:	2207      	movs	r2, #7
 8012dbc:	4313      	orrs	r3, r2
 8012dbe:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012dc0:	687b      	ldr	r3, [r7, #4]
 8012dc2:	68fa      	ldr	r2, [r7, #12]
 8012dc4:	609a      	str	r2, [r3, #8]
}
 8012dc6:	46c0      	nop			; (mov r8, r8)
 8012dc8:	46bd      	mov	sp, r7
 8012dca:	b004      	add	sp, #16
 8012dcc:	bd80      	pop	{r7, pc}
 8012dce:	46c0      	nop			; (mov r8, r8)
 8012dd0:	ffcfff8f 	.word	0xffcfff8f

08012dd4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8012dd4:	b580      	push	{r7, lr}
 8012dd6:	b086      	sub	sp, #24
 8012dd8:	af00      	add	r7, sp, #0
 8012dda:	60f8      	str	r0, [r7, #12]
 8012ddc:	60b9      	str	r1, [r7, #8]
 8012dde:	607a      	str	r2, [r7, #4]
 8012de0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8012de2:	68fb      	ldr	r3, [r7, #12]
 8012de4:	689b      	ldr	r3, [r3, #8]
 8012de6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012de8:	697b      	ldr	r3, [r7, #20]
 8012dea:	4a09      	ldr	r2, [pc, #36]	; (8012e10 <TIM_ETR_SetConfig+0x3c>)
 8012dec:	4013      	ands	r3, r2
 8012dee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8012df0:	683b      	ldr	r3, [r7, #0]
 8012df2:	021a      	lsls	r2, r3, #8
 8012df4:	687b      	ldr	r3, [r7, #4]
 8012df6:	431a      	orrs	r2, r3
 8012df8:	68bb      	ldr	r3, [r7, #8]
 8012dfa:	4313      	orrs	r3, r2
 8012dfc:	697a      	ldr	r2, [r7, #20]
 8012dfe:	4313      	orrs	r3, r2
 8012e00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012e02:	68fb      	ldr	r3, [r7, #12]
 8012e04:	697a      	ldr	r2, [r7, #20]
 8012e06:	609a      	str	r2, [r3, #8]
}
 8012e08:	46c0      	nop			; (mov r8, r8)
 8012e0a:	46bd      	mov	sp, r7
 8012e0c:	b006      	add	sp, #24
 8012e0e:	bd80      	pop	{r7, pc}
 8012e10:	ffff00ff 	.word	0xffff00ff

08012e14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8012e14:	b580      	push	{r7, lr}
 8012e16:	b086      	sub	sp, #24
 8012e18:	af00      	add	r7, sp, #0
 8012e1a:	60f8      	str	r0, [r7, #12]
 8012e1c:	60b9      	str	r1, [r7, #8]
 8012e1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8012e20:	68bb      	ldr	r3, [r7, #8]
 8012e22:	221f      	movs	r2, #31
 8012e24:	4013      	ands	r3, r2
 8012e26:	2201      	movs	r2, #1
 8012e28:	409a      	lsls	r2, r3
 8012e2a:	0013      	movs	r3, r2
 8012e2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8012e2e:	68fb      	ldr	r3, [r7, #12]
 8012e30:	6a1b      	ldr	r3, [r3, #32]
 8012e32:	697a      	ldr	r2, [r7, #20]
 8012e34:	43d2      	mvns	r2, r2
 8012e36:	401a      	ands	r2, r3
 8012e38:	68fb      	ldr	r3, [r7, #12]
 8012e3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8012e3c:	68fb      	ldr	r3, [r7, #12]
 8012e3e:	6a1a      	ldr	r2, [r3, #32]
 8012e40:	68bb      	ldr	r3, [r7, #8]
 8012e42:	211f      	movs	r1, #31
 8012e44:	400b      	ands	r3, r1
 8012e46:	6879      	ldr	r1, [r7, #4]
 8012e48:	4099      	lsls	r1, r3
 8012e4a:	000b      	movs	r3, r1
 8012e4c:	431a      	orrs	r2, r3
 8012e4e:	68fb      	ldr	r3, [r7, #12]
 8012e50:	621a      	str	r2, [r3, #32]
}
 8012e52:	46c0      	nop			; (mov r8, r8)
 8012e54:	46bd      	mov	sp, r7
 8012e56:	b006      	add	sp, #24
 8012e58:	bd80      	pop	{r7, pc}
	...

08012e5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8012e5c:	b580      	push	{r7, lr}
 8012e5e:	b084      	sub	sp, #16
 8012e60:	af00      	add	r7, sp, #0
 8012e62:	6078      	str	r0, [r7, #4]
 8012e64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	223c      	movs	r2, #60	; 0x3c
 8012e6a:	5c9b      	ldrb	r3, [r3, r2]
 8012e6c:	2b01      	cmp	r3, #1
 8012e6e:	d101      	bne.n	8012e74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8012e70:	2302      	movs	r3, #2
 8012e72:	e05a      	b.n	8012f2a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8012e74:	687b      	ldr	r3, [r7, #4]
 8012e76:	223c      	movs	r2, #60	; 0x3c
 8012e78:	2101      	movs	r1, #1
 8012e7a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012e7c:	687b      	ldr	r3, [r7, #4]
 8012e7e:	223d      	movs	r2, #61	; 0x3d
 8012e80:	2102      	movs	r1, #2
 8012e82:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	681b      	ldr	r3, [r3, #0]
 8012e88:	685b      	ldr	r3, [r3, #4]
 8012e8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	681b      	ldr	r3, [r3, #0]
 8012e90:	689b      	ldr	r3, [r3, #8]
 8012e92:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	681b      	ldr	r3, [r3, #0]
 8012e98:	4a26      	ldr	r2, [pc, #152]	; (8012f34 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8012e9a:	4293      	cmp	r3, r2
 8012e9c:	d108      	bne.n	8012eb0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8012e9e:	68fb      	ldr	r3, [r7, #12]
 8012ea0:	4a25      	ldr	r2, [pc, #148]	; (8012f38 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8012ea2:	4013      	ands	r3, r2
 8012ea4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8012ea6:	683b      	ldr	r3, [r7, #0]
 8012ea8:	685b      	ldr	r3, [r3, #4]
 8012eaa:	68fa      	ldr	r2, [r7, #12]
 8012eac:	4313      	orrs	r3, r2
 8012eae:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8012eb0:	68fb      	ldr	r3, [r7, #12]
 8012eb2:	2270      	movs	r2, #112	; 0x70
 8012eb4:	4393      	bics	r3, r2
 8012eb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8012eb8:	683b      	ldr	r3, [r7, #0]
 8012eba:	681b      	ldr	r3, [r3, #0]
 8012ebc:	68fa      	ldr	r2, [r7, #12]
 8012ebe:	4313      	orrs	r3, r2
 8012ec0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8012ec2:	687b      	ldr	r3, [r7, #4]
 8012ec4:	681b      	ldr	r3, [r3, #0]
 8012ec6:	68fa      	ldr	r2, [r7, #12]
 8012ec8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012eca:	687b      	ldr	r3, [r7, #4]
 8012ecc:	681b      	ldr	r3, [r3, #0]
 8012ece:	4a19      	ldr	r2, [pc, #100]	; (8012f34 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8012ed0:	4293      	cmp	r3, r2
 8012ed2:	d014      	beq.n	8012efe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	681a      	ldr	r2, [r3, #0]
 8012ed8:	2380      	movs	r3, #128	; 0x80
 8012eda:	05db      	lsls	r3, r3, #23
 8012edc:	429a      	cmp	r2, r3
 8012ede:	d00e      	beq.n	8012efe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012ee0:	687b      	ldr	r3, [r7, #4]
 8012ee2:	681b      	ldr	r3, [r3, #0]
 8012ee4:	4a15      	ldr	r2, [pc, #84]	; (8012f3c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8012ee6:	4293      	cmp	r3, r2
 8012ee8:	d009      	beq.n	8012efe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	681b      	ldr	r3, [r3, #0]
 8012eee:	4a14      	ldr	r2, [pc, #80]	; (8012f40 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8012ef0:	4293      	cmp	r3, r2
 8012ef2:	d004      	beq.n	8012efe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012ef4:	687b      	ldr	r3, [r7, #4]
 8012ef6:	681b      	ldr	r3, [r3, #0]
 8012ef8:	4a12      	ldr	r2, [pc, #72]	; (8012f44 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8012efa:	4293      	cmp	r3, r2
 8012efc:	d10c      	bne.n	8012f18 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8012efe:	68bb      	ldr	r3, [r7, #8]
 8012f00:	2280      	movs	r2, #128	; 0x80
 8012f02:	4393      	bics	r3, r2
 8012f04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8012f06:	683b      	ldr	r3, [r7, #0]
 8012f08:	689b      	ldr	r3, [r3, #8]
 8012f0a:	68ba      	ldr	r2, [r7, #8]
 8012f0c:	4313      	orrs	r3, r2
 8012f0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8012f10:	687b      	ldr	r3, [r7, #4]
 8012f12:	681b      	ldr	r3, [r3, #0]
 8012f14:	68ba      	ldr	r2, [r7, #8]
 8012f16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	223d      	movs	r2, #61	; 0x3d
 8012f1c:	2101      	movs	r1, #1
 8012f1e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8012f20:	687b      	ldr	r3, [r7, #4]
 8012f22:	223c      	movs	r2, #60	; 0x3c
 8012f24:	2100      	movs	r1, #0
 8012f26:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8012f28:	2300      	movs	r3, #0
}
 8012f2a:	0018      	movs	r0, r3
 8012f2c:	46bd      	mov	sp, r7
 8012f2e:	b004      	add	sp, #16
 8012f30:	bd80      	pop	{r7, pc}
 8012f32:	46c0      	nop			; (mov r8, r8)
 8012f34:	40012c00 	.word	0x40012c00
 8012f38:	ff0fffff 	.word	0xff0fffff
 8012f3c:	40000400 	.word	0x40000400
 8012f40:	40000800 	.word	0x40000800
 8012f44:	40014000 	.word	0x40014000

08012f48 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8012f48:	b580      	push	{r7, lr}
 8012f4a:	b082      	sub	sp, #8
 8012f4c:	af00      	add	r7, sp, #0
 8012f4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8012f50:	46c0      	nop			; (mov r8, r8)
 8012f52:	46bd      	mov	sp, r7
 8012f54:	b002      	add	sp, #8
 8012f56:	bd80      	pop	{r7, pc}

08012f58 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8012f58:	b580      	push	{r7, lr}
 8012f5a:	b082      	sub	sp, #8
 8012f5c:	af00      	add	r7, sp, #0
 8012f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8012f60:	46c0      	nop			; (mov r8, r8)
 8012f62:	46bd      	mov	sp, r7
 8012f64:	b002      	add	sp, #8
 8012f66:	bd80      	pop	{r7, pc}

08012f68 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8012f68:	b580      	push	{r7, lr}
 8012f6a:	b082      	sub	sp, #8
 8012f6c:	af00      	add	r7, sp, #0
 8012f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8012f70:	46c0      	nop			; (mov r8, r8)
 8012f72:	46bd      	mov	sp, r7
 8012f74:	b002      	add	sp, #8
 8012f76:	bd80      	pop	{r7, pc}

08012f78 <LL_DMA_ConfigTransfer>:
{
 8012f78:	b580      	push	{r7, lr}
 8012f7a:	b086      	sub	sp, #24
 8012f7c:	af00      	add	r7, sp, #0
 8012f7e:	60f8      	str	r0, [r7, #12]
 8012f80:	60b9      	str	r1, [r7, #8]
 8012f82:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8012f84:	68fb      	ldr	r3, [r7, #12]
 8012f86:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8012f88:	4a0c      	ldr	r2, [pc, #48]	; (8012fbc <LL_DMA_ConfigTransfer+0x44>)
 8012f8a:	68bb      	ldr	r3, [r7, #8]
 8012f8c:	18d3      	adds	r3, r2, r3
 8012f8e:	781b      	ldrb	r3, [r3, #0]
 8012f90:	001a      	movs	r2, r3
 8012f92:	697b      	ldr	r3, [r7, #20]
 8012f94:	18d3      	adds	r3, r2, r3
 8012f96:	681b      	ldr	r3, [r3, #0]
 8012f98:	4a09      	ldr	r2, [pc, #36]	; (8012fc0 <LL_DMA_ConfigTransfer+0x48>)
 8012f9a:	4013      	ands	r3, r2
 8012f9c:	0019      	movs	r1, r3
 8012f9e:	4a07      	ldr	r2, [pc, #28]	; (8012fbc <LL_DMA_ConfigTransfer+0x44>)
 8012fa0:	68bb      	ldr	r3, [r7, #8]
 8012fa2:	18d3      	adds	r3, r2, r3
 8012fa4:	781b      	ldrb	r3, [r3, #0]
 8012fa6:	001a      	movs	r2, r3
 8012fa8:	697b      	ldr	r3, [r7, #20]
 8012faa:	18d3      	adds	r3, r2, r3
 8012fac:	687a      	ldr	r2, [r7, #4]
 8012fae:	430a      	orrs	r2, r1
 8012fb0:	601a      	str	r2, [r3, #0]
}
 8012fb2:	46c0      	nop			; (mov r8, r8)
 8012fb4:	46bd      	mov	sp, r7
 8012fb6:	b006      	add	sp, #24
 8012fb8:	bd80      	pop	{r7, pc}
 8012fba:	46c0      	nop			; (mov r8, r8)
 8012fbc:	0802acc0 	.word	0x0802acc0
 8012fc0:	ffff800f 	.word	0xffff800f

08012fc4 <LL_DMA_SetDataLength>:
{
 8012fc4:	b580      	push	{r7, lr}
 8012fc6:	b086      	sub	sp, #24
 8012fc8:	af00      	add	r7, sp, #0
 8012fca:	60f8      	str	r0, [r7, #12]
 8012fcc:	60b9      	str	r1, [r7, #8]
 8012fce:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8012fd0:	68fb      	ldr	r3, [r7, #12]
 8012fd2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8012fd4:	4a0b      	ldr	r2, [pc, #44]	; (8013004 <LL_DMA_SetDataLength+0x40>)
 8012fd6:	68bb      	ldr	r3, [r7, #8]
 8012fd8:	18d3      	adds	r3, r2, r3
 8012fda:	781b      	ldrb	r3, [r3, #0]
 8012fdc:	001a      	movs	r2, r3
 8012fde:	697b      	ldr	r3, [r7, #20]
 8012fe0:	18d3      	adds	r3, r2, r3
 8012fe2:	685b      	ldr	r3, [r3, #4]
 8012fe4:	0c1b      	lsrs	r3, r3, #16
 8012fe6:	0419      	lsls	r1, r3, #16
 8012fe8:	4a06      	ldr	r2, [pc, #24]	; (8013004 <LL_DMA_SetDataLength+0x40>)
 8012fea:	68bb      	ldr	r3, [r7, #8]
 8012fec:	18d3      	adds	r3, r2, r3
 8012fee:	781b      	ldrb	r3, [r3, #0]
 8012ff0:	001a      	movs	r2, r3
 8012ff2:	697b      	ldr	r3, [r7, #20]
 8012ff4:	18d3      	adds	r3, r2, r3
 8012ff6:	687a      	ldr	r2, [r7, #4]
 8012ff8:	430a      	orrs	r2, r1
 8012ffa:	605a      	str	r2, [r3, #4]
}
 8012ffc:	46c0      	nop			; (mov r8, r8)
 8012ffe:	46bd      	mov	sp, r7
 8013000:	b006      	add	sp, #24
 8013002:	bd80      	pop	{r7, pc}
 8013004:	0802acc0 	.word	0x0802acc0

08013008 <LL_DMA_SetMemoryAddress>:
{
 8013008:	b580      	push	{r7, lr}
 801300a:	b086      	sub	sp, #24
 801300c:	af00      	add	r7, sp, #0
 801300e:	60f8      	str	r0, [r7, #12]
 8013010:	60b9      	str	r1, [r7, #8]
 8013012:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8013014:	68fb      	ldr	r3, [r7, #12]
 8013016:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8013018:	4a06      	ldr	r2, [pc, #24]	; (8013034 <LL_DMA_SetMemoryAddress+0x2c>)
 801301a:	68bb      	ldr	r3, [r7, #8]
 801301c:	18d3      	adds	r3, r2, r3
 801301e:	781b      	ldrb	r3, [r3, #0]
 8013020:	001a      	movs	r2, r3
 8013022:	697b      	ldr	r3, [r7, #20]
 8013024:	18d3      	adds	r3, r2, r3
 8013026:	687a      	ldr	r2, [r7, #4]
 8013028:	60da      	str	r2, [r3, #12]
}
 801302a:	46c0      	nop			; (mov r8, r8)
 801302c:	46bd      	mov	sp, r7
 801302e:	b006      	add	sp, #24
 8013030:	bd80      	pop	{r7, pc}
 8013032:	46c0      	nop			; (mov r8, r8)
 8013034:	0802acc0 	.word	0x0802acc0

08013038 <LL_DMA_SetPeriphAddress>:
{
 8013038:	b580      	push	{r7, lr}
 801303a:	b086      	sub	sp, #24
 801303c:	af00      	add	r7, sp, #0
 801303e:	60f8      	str	r0, [r7, #12]
 8013040:	60b9      	str	r1, [r7, #8]
 8013042:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8013044:	68fb      	ldr	r3, [r7, #12]
 8013046:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 8013048:	4a06      	ldr	r2, [pc, #24]	; (8013064 <LL_DMA_SetPeriphAddress+0x2c>)
 801304a:	68bb      	ldr	r3, [r7, #8]
 801304c:	18d3      	adds	r3, r2, r3
 801304e:	781b      	ldrb	r3, [r3, #0]
 8013050:	001a      	movs	r2, r3
 8013052:	697b      	ldr	r3, [r7, #20]
 8013054:	18d3      	adds	r3, r2, r3
 8013056:	687a      	ldr	r2, [r7, #4]
 8013058:	609a      	str	r2, [r3, #8]
}
 801305a:	46c0      	nop			; (mov r8, r8)
 801305c:	46bd      	mov	sp, r7
 801305e:	b006      	add	sp, #24
 8013060:	bd80      	pop	{r7, pc}
 8013062:	46c0      	nop			; (mov r8, r8)
 8013064:	0802acc0 	.word	0x0802acc0

08013068 <LL_DMA_SetPeriphRequest>:
{
 8013068:	b580      	push	{r7, lr}
 801306a:	b086      	sub	sp, #24
 801306c:	af00      	add	r7, sp, #0
 801306e:	60f8      	str	r0, [r7, #12]
 8013070:	60b9      	str	r1, [r7, #8]
 8013072:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
 8013074:	68fb      	ldr	r3, [r7, #12]
 8013076:	0a9b      	lsrs	r3, r3, #10
 8013078:	4a0f      	ldr	r2, [pc, #60]	; (80130b8 <LL_DMA_SetPeriphRequest+0x50>)
 801307a:	405a      	eors	r2, r3
 801307c:	0013      	movs	r3, r2
 801307e:	00db      	lsls	r3, r3, #3
 8013080:	1a9b      	subs	r3, r3, r2
 8013082:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8013084:	68ba      	ldr	r2, [r7, #8]
 8013086:	697b      	ldr	r3, [r7, #20]
 8013088:	18d3      	adds	r3, r2, r3
 801308a:	009b      	lsls	r3, r3, #2
 801308c:	4a0b      	ldr	r2, [pc, #44]	; (80130bc <LL_DMA_SetPeriphRequest+0x54>)
 801308e:	4694      	mov	ip, r2
 8013090:	4463      	add	r3, ip
 8013092:	681b      	ldr	r3, [r3, #0]
 8013094:	227f      	movs	r2, #127	; 0x7f
 8013096:	4393      	bics	r3, r2
 8013098:	0019      	movs	r1, r3
 801309a:	68ba      	ldr	r2, [r7, #8]
 801309c:	697b      	ldr	r3, [r7, #20]
 801309e:	18d3      	adds	r3, r2, r3
 80130a0:	009b      	lsls	r3, r3, #2
 80130a2:	4a06      	ldr	r2, [pc, #24]	; (80130bc <LL_DMA_SetPeriphRequest+0x54>)
 80130a4:	4694      	mov	ip, r2
 80130a6:	4463      	add	r3, ip
 80130a8:	687a      	ldr	r2, [r7, #4]
 80130aa:	430a      	orrs	r2, r1
 80130ac:	601a      	str	r2, [r3, #0]
}
 80130ae:	46c0      	nop			; (mov r8, r8)
 80130b0:	46bd      	mov	sp, r7
 80130b2:	b006      	add	sp, #24
 80130b4:	bd80      	pop	{r7, pc}
 80130b6:	46c0      	nop			; (mov r8, r8)
 80130b8:	00100080 	.word	0x00100080
 80130bc:	40020800 	.word	0x40020800

080130c0 <LL_DMA_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DMA registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)
{
 80130c0:	b580      	push	{r7, lr}
 80130c2:	b084      	sub	sp, #16
 80130c4:	af00      	add	r7, sp, #0
 80130c6:	60f8      	str	r0, [r7, #12]
 80130c8:	60b9      	str	r1, [r7, #8]
 80130ca:	607a      	str	r2, [r7, #4]
   * - MemoryOrM2MDstIncMode:  DMA_CCR_MINC bit
   * - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits
   * - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits
   * - Priority:               DMA_CCR_PL[1:0] bits
   */
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	689a      	ldr	r2, [r3, #8]
                        DMA_InitStruct->Mode                   | \
 80130d0:	687b      	ldr	r3, [r7, #4]
 80130d2:	68db      	ldr	r3, [r3, #12]
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 80130d4:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 80130d6:	687b      	ldr	r3, [r7, #4]
 80130d8:	691b      	ldr	r3, [r3, #16]
                        DMA_InitStruct->Mode                   | \
 80130da:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 80130dc:	687b      	ldr	r3, [r7, #4]
 80130de:	695b      	ldr	r3, [r3, #20]
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 80130e0:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 80130e2:	687b      	ldr	r3, [r7, #4]
 80130e4:	699b      	ldr	r3, [r3, #24]
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 80130e6:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstDataSize | \
 80130e8:	687b      	ldr	r3, [r7, #4]
 80130ea:	69db      	ldr	r3, [r3, #28]
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 80130ec:	431a      	orrs	r2, r3
                        DMA_InitStruct->Priority);
 80130ee:	687b      	ldr	r3, [r7, #4]
 80130f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 80130f2:	431a      	orrs	r2, r3
 80130f4:	68b9      	ldr	r1, [r7, #8]
 80130f6:	68fb      	ldr	r3, [r7, #12]
 80130f8:	0018      	movs	r0, r3
 80130fa:	f7ff ff3d 	bl	8012f78 <LL_DMA_ConfigTransfer>

  /*-------------------------- DMAx CMAR Configuration -------------------------
   * Configure the memory or destination base address with parameter :
   * - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits
   */
  LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress);
 80130fe:	687b      	ldr	r3, [r7, #4]
 8013100:	685a      	ldr	r2, [r3, #4]
 8013102:	68b9      	ldr	r1, [r7, #8]
 8013104:	68fb      	ldr	r3, [r7, #12]
 8013106:	0018      	movs	r0, r3
 8013108:	f7ff ff7e 	bl	8013008 <LL_DMA_SetMemoryAddress>

  /*-------------------------- DMAx CPAR Configuration -------------------------
   * Configure the peripheral or source base address with parameter :
   * - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits
   */
  LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress);
 801310c:	687b      	ldr	r3, [r7, #4]
 801310e:	681a      	ldr	r2, [r3, #0]
 8013110:	68b9      	ldr	r1, [r7, #8]
 8013112:	68fb      	ldr	r3, [r7, #12]
 8013114:	0018      	movs	r0, r3
 8013116:	f7ff ff8f 	bl	8013038 <LL_DMA_SetPeriphAddress>

  /*--------------------------- DMAx CNDTR Configuration -----------------------
   * Configure the peripheral base address with parameter :
   * - NbData: DMA_CNDTR_NDT[15:0] bits
   */
  LL_DMA_SetDataLength(DMAx, Channel, DMA_InitStruct->NbData);
 801311a:	687b      	ldr	r3, [r7, #4]
 801311c:	6a1a      	ldr	r2, [r3, #32]
 801311e:	68b9      	ldr	r1, [r7, #8]
 8013120:	68fb      	ldr	r3, [r7, #12]
 8013122:	0018      	movs	r0, r3
 8013124:	f7ff ff4e 	bl	8012fc4 <LL_DMA_SetDataLength>

  /*--------------------------- DMAMUXx CCR Configuration ----------------------
   * Configure the DMA request for DMA Channels on DMAMUX Channel x with parameter :
   * - PeriphRequest: DMA_CxCR[7:0] bits
   */
  LL_DMA_SetPeriphRequest(DMAx, Channel, DMA_InitStruct->PeriphRequest);
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801312c:	68b9      	ldr	r1, [r7, #8]
 801312e:	68fb      	ldr	r3, [r7, #12]
 8013130:	0018      	movs	r0, r3
 8013132:	f7ff ff99 	bl	8013068 <LL_DMA_SetPeriphRequest>

  return SUCCESS;
 8013136:	2300      	movs	r3, #0
}
 8013138:	0018      	movs	r0, r3
 801313a:	46bd      	mov	sp, r7
 801313c:	b004      	add	sp, #16
 801313e:	bd80      	pop	{r7, pc}

08013140 <LL_DMA_StructInit>:
  * @brief  Set each @ref LL_DMA_InitTypeDef field to default value.
  * @param  DMA_InitStruct Pointer to a @ref LL_DMA_InitTypeDef structure.
  * @retval None
  */
void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)
{
 8013140:	b580      	push	{r7, lr}
 8013142:	b082      	sub	sp, #8
 8013144:	af00      	add	r7, sp, #0
 8013146:	6078      	str	r0, [r7, #4]
  /* Set DMA_InitStruct fields to default values */
  DMA_InitStruct->PeriphOrM2MSrcAddress  = 0x00000000U;
 8013148:	687b      	ldr	r3, [r7, #4]
 801314a:	2200      	movs	r2, #0
 801314c:	601a      	str	r2, [r3, #0]
  DMA_InitStruct->MemoryOrM2MDstAddress  = 0x00000000U;
 801314e:	687b      	ldr	r3, [r7, #4]
 8013150:	2200      	movs	r2, #0
 8013152:	605a      	str	r2, [r3, #4]
  DMA_InitStruct->Direction              = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 8013154:	687b      	ldr	r3, [r7, #4]
 8013156:	2200      	movs	r2, #0
 8013158:	609a      	str	r2, [r3, #8]
  DMA_InitStruct->Mode                   = LL_DMA_MODE_NORMAL;
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	2200      	movs	r2, #0
 801315e:	60da      	str	r2, [r3, #12]
  DMA_InitStruct->PeriphOrM2MSrcIncMode  = LL_DMA_PERIPH_NOINCREMENT;
 8013160:	687b      	ldr	r3, [r7, #4]
 8013162:	2200      	movs	r2, #0
 8013164:	611a      	str	r2, [r3, #16]
  DMA_InitStruct->MemoryOrM2MDstIncMode  = LL_DMA_MEMORY_NOINCREMENT;
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	2200      	movs	r2, #0
 801316a:	615a      	str	r2, [r3, #20]
  DMA_InitStruct->PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 801316c:	687b      	ldr	r3, [r7, #4]
 801316e:	2200      	movs	r2, #0
 8013170:	619a      	str	r2, [r3, #24]
  DMA_InitStruct->MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	2200      	movs	r2, #0
 8013176:	61da      	str	r2, [r3, #28]
  DMA_InitStruct->NbData                 = 0x00000000U;
 8013178:	687b      	ldr	r3, [r7, #4]
 801317a:	2200      	movs	r2, #0
 801317c:	621a      	str	r2, [r3, #32]
  DMA_InitStruct->PeriphRequest          = LL_DMAMUX_REQ_MEM2MEM;
 801317e:	687b      	ldr	r3, [r7, #4]
 8013180:	2200      	movs	r2, #0
 8013182:	625a      	str	r2, [r3, #36]	; 0x24
  DMA_InitStruct->Priority               = LL_DMA_PRIORITY_LOW;
 8013184:	687b      	ldr	r3, [r7, #4]
 8013186:	2200      	movs	r2, #0
 8013188:	629a      	str	r2, [r3, #40]	; 0x28
}
 801318a:	46c0      	nop			; (mov r8, r8)
 801318c:	46bd      	mov	sp, r7
 801318e:	b002      	add	sp, #8
 8013190:	bd80      	pop	{r7, pc}

08013192 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8013192:	b580      	push	{r7, lr}
 8013194:	b084      	sub	sp, #16
 8013196:	af00      	add	r7, sp, #0
 8013198:	60f8      	str	r0, [r7, #12]
 801319a:	60b9      	str	r1, [r7, #8]
 801319c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 801319e:	68fb      	ldr	r3, [r7, #12]
 80131a0:	6819      	ldr	r1, [r3, #0]
 80131a2:	68bb      	ldr	r3, [r7, #8]
 80131a4:	435b      	muls	r3, r3
 80131a6:	001a      	movs	r2, r3
 80131a8:	0013      	movs	r3, r2
 80131aa:	005b      	lsls	r3, r3, #1
 80131ac:	189b      	adds	r3, r3, r2
 80131ae:	43db      	mvns	r3, r3
 80131b0:	400b      	ands	r3, r1
 80131b2:	001a      	movs	r2, r3
 80131b4:	68bb      	ldr	r3, [r7, #8]
 80131b6:	435b      	muls	r3, r3
 80131b8:	6879      	ldr	r1, [r7, #4]
 80131ba:	434b      	muls	r3, r1
 80131bc:	431a      	orrs	r2, r3
 80131be:	68fb      	ldr	r3, [r7, #12]
 80131c0:	601a      	str	r2, [r3, #0]
}
 80131c2:	46c0      	nop			; (mov r8, r8)
 80131c4:	46bd      	mov	sp, r7
 80131c6:	b004      	add	sp, #16
 80131c8:	bd80      	pop	{r7, pc}

080131ca <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80131ca:	b580      	push	{r7, lr}
 80131cc:	b084      	sub	sp, #16
 80131ce:	af00      	add	r7, sp, #0
 80131d0:	60f8      	str	r0, [r7, #12]
 80131d2:	60b9      	str	r1, [r7, #8]
 80131d4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80131d6:	68fb      	ldr	r3, [r7, #12]
 80131d8:	685b      	ldr	r3, [r3, #4]
 80131da:	68ba      	ldr	r2, [r7, #8]
 80131dc:	43d2      	mvns	r2, r2
 80131de:	401a      	ands	r2, r3
 80131e0:	68bb      	ldr	r3, [r7, #8]
 80131e2:	6879      	ldr	r1, [r7, #4]
 80131e4:	434b      	muls	r3, r1
 80131e6:	431a      	orrs	r2, r3
 80131e8:	68fb      	ldr	r3, [r7, #12]
 80131ea:	605a      	str	r2, [r3, #4]
}
 80131ec:	46c0      	nop			; (mov r8, r8)
 80131ee:	46bd      	mov	sp, r7
 80131f0:	b004      	add	sp, #16
 80131f2:	bd80      	pop	{r7, pc}

080131f4 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80131f4:	b580      	push	{r7, lr}
 80131f6:	b084      	sub	sp, #16
 80131f8:	af00      	add	r7, sp, #0
 80131fa:	60f8      	str	r0, [r7, #12]
 80131fc:	60b9      	str	r1, [r7, #8]
 80131fe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8013200:	68fb      	ldr	r3, [r7, #12]
 8013202:	6899      	ldr	r1, [r3, #8]
 8013204:	68bb      	ldr	r3, [r7, #8]
 8013206:	435b      	muls	r3, r3
 8013208:	001a      	movs	r2, r3
 801320a:	0013      	movs	r3, r2
 801320c:	005b      	lsls	r3, r3, #1
 801320e:	189b      	adds	r3, r3, r2
 8013210:	43db      	mvns	r3, r3
 8013212:	400b      	ands	r3, r1
 8013214:	001a      	movs	r2, r3
 8013216:	68bb      	ldr	r3, [r7, #8]
 8013218:	435b      	muls	r3, r3
 801321a:	6879      	ldr	r1, [r7, #4]
 801321c:	434b      	muls	r3, r1
 801321e:	431a      	orrs	r2, r3
 8013220:	68fb      	ldr	r3, [r7, #12]
 8013222:	609a      	str	r2, [r3, #8]
}
 8013224:	46c0      	nop			; (mov r8, r8)
 8013226:	46bd      	mov	sp, r7
 8013228:	b004      	add	sp, #16
 801322a:	bd80      	pop	{r7, pc}

0801322c <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 801322c:	b580      	push	{r7, lr}
 801322e:	b084      	sub	sp, #16
 8013230:	af00      	add	r7, sp, #0
 8013232:	60f8      	str	r0, [r7, #12]
 8013234:	60b9      	str	r1, [r7, #8]
 8013236:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8013238:	68fb      	ldr	r3, [r7, #12]
 801323a:	68d9      	ldr	r1, [r3, #12]
 801323c:	68bb      	ldr	r3, [r7, #8]
 801323e:	435b      	muls	r3, r3
 8013240:	001a      	movs	r2, r3
 8013242:	0013      	movs	r3, r2
 8013244:	005b      	lsls	r3, r3, #1
 8013246:	189b      	adds	r3, r3, r2
 8013248:	43db      	mvns	r3, r3
 801324a:	400b      	ands	r3, r1
 801324c:	001a      	movs	r2, r3
 801324e:	68bb      	ldr	r3, [r7, #8]
 8013250:	435b      	muls	r3, r3
 8013252:	6879      	ldr	r1, [r7, #4]
 8013254:	434b      	muls	r3, r1
 8013256:	431a      	orrs	r2, r3
 8013258:	68fb      	ldr	r3, [r7, #12]
 801325a:	60da      	str	r2, [r3, #12]
}
 801325c:	46c0      	nop			; (mov r8, r8)
 801325e:	46bd      	mov	sp, r7
 8013260:	b004      	add	sp, #16
 8013262:	bd80      	pop	{r7, pc}

08013264 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8013264:	b580      	push	{r7, lr}
 8013266:	b084      	sub	sp, #16
 8013268:	af00      	add	r7, sp, #0
 801326a:	60f8      	str	r0, [r7, #12]
 801326c:	60b9      	str	r1, [r7, #8]
 801326e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8013270:	68fb      	ldr	r3, [r7, #12]
 8013272:	6a19      	ldr	r1, [r3, #32]
 8013274:	68bb      	ldr	r3, [r7, #8]
 8013276:	435b      	muls	r3, r3
 8013278:	68ba      	ldr	r2, [r7, #8]
 801327a:	4353      	muls	r3, r2
 801327c:	68ba      	ldr	r2, [r7, #8]
 801327e:	435a      	muls	r2, r3
 8013280:	0013      	movs	r3, r2
 8013282:	011b      	lsls	r3, r3, #4
 8013284:	1a9b      	subs	r3, r3, r2
 8013286:	43db      	mvns	r3, r3
 8013288:	400b      	ands	r3, r1
 801328a:	001a      	movs	r2, r3
 801328c:	68bb      	ldr	r3, [r7, #8]
 801328e:	435b      	muls	r3, r3
 8013290:	68b9      	ldr	r1, [r7, #8]
 8013292:	434b      	muls	r3, r1
 8013294:	68b9      	ldr	r1, [r7, #8]
 8013296:	434b      	muls	r3, r1
 8013298:	6879      	ldr	r1, [r7, #4]
 801329a:	434b      	muls	r3, r1
 801329c:	431a      	orrs	r2, r3
 801329e:	68fb      	ldr	r3, [r7, #12]
 80132a0:	621a      	str	r2, [r3, #32]
             ((((Pin * Pin) * Pin) * Pin) * Alternate));
}
 80132a2:	46c0      	nop			; (mov r8, r8)
 80132a4:	46bd      	mov	sp, r7
 80132a6:	b004      	add	sp, #16
 80132a8:	bd80      	pop	{r7, pc}

080132aa <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80132aa:	b580      	push	{r7, lr}
 80132ac:	b084      	sub	sp, #16
 80132ae:	af00      	add	r7, sp, #0
 80132b0:	60f8      	str	r0, [r7, #12]
 80132b2:	60b9      	str	r1, [r7, #8]
 80132b4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 80132b6:	68fb      	ldr	r3, [r7, #12]
 80132b8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80132ba:	68bb      	ldr	r3, [r7, #8]
 80132bc:	0a1b      	lsrs	r3, r3, #8
 80132be:	68ba      	ldr	r2, [r7, #8]
 80132c0:	0a12      	lsrs	r2, r2, #8
 80132c2:	4353      	muls	r3, r2
 80132c4:	68ba      	ldr	r2, [r7, #8]
 80132c6:	0a12      	lsrs	r2, r2, #8
 80132c8:	4353      	muls	r3, r2
 80132ca:	68ba      	ldr	r2, [r7, #8]
 80132cc:	0a12      	lsrs	r2, r2, #8
 80132ce:	435a      	muls	r2, r3
 80132d0:	0013      	movs	r3, r2
 80132d2:	011b      	lsls	r3, r3, #4
 80132d4:	1a9b      	subs	r3, r3, r2
 80132d6:	43db      	mvns	r3, r3
 80132d8:	400b      	ands	r3, r1
 80132da:	001a      	movs	r2, r3
 80132dc:	68bb      	ldr	r3, [r7, #8]
 80132de:	0a1b      	lsrs	r3, r3, #8
 80132e0:	68b9      	ldr	r1, [r7, #8]
 80132e2:	0a09      	lsrs	r1, r1, #8
 80132e4:	434b      	muls	r3, r1
 80132e6:	68b9      	ldr	r1, [r7, #8]
 80132e8:	0a09      	lsrs	r1, r1, #8
 80132ea:	434b      	muls	r3, r1
 80132ec:	68b9      	ldr	r1, [r7, #8]
 80132ee:	0a09      	lsrs	r1, r1, #8
 80132f0:	434b      	muls	r3, r1
 80132f2:	6879      	ldr	r1, [r7, #4]
 80132f4:	434b      	muls	r3, r1
 80132f6:	431a      	orrs	r2, r3
 80132f8:	68fb      	ldr	r3, [r7, #12]
 80132fa:	625a      	str	r2, [r3, #36]	; 0x24
             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
}
 80132fc:	46c0      	nop			; (mov r8, r8)
 80132fe:	46bd      	mov	sp, r7
 8013300:	b004      	add	sp, #16
 8013302:	bd80      	pop	{r7, pc}

08013304 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8013304:	b580      	push	{r7, lr}
 8013306:	b084      	sub	sp, #16
 8013308:	af00      	add	r7, sp, #0
 801330a:	6078      	str	r0, [r7, #4]
 801330c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 801330e:	2300      	movs	r3, #0
 8013310:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8013312:	e047      	b.n	80133a4 <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8013314:	683b      	ldr	r3, [r7, #0]
 8013316:	681b      	ldr	r3, [r3, #0]
 8013318:	2101      	movs	r1, #1
 801331a:	68fa      	ldr	r2, [r7, #12]
 801331c:	4091      	lsls	r1, r2
 801331e:	000a      	movs	r2, r1
 8013320:	4013      	ands	r3, r2
 8013322:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 8013324:	68bb      	ldr	r3, [r7, #8]
 8013326:	2b00      	cmp	r3, #0
 8013328:	d039      	beq.n	801339e <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 801332a:	683b      	ldr	r3, [r7, #0]
 801332c:	685b      	ldr	r3, [r3, #4]
 801332e:	2b01      	cmp	r3, #1
 8013330:	d003      	beq.n	801333a <LL_GPIO_Init+0x36>
 8013332:	683b      	ldr	r3, [r7, #0]
 8013334:	685b      	ldr	r3, [r3, #4]
 8013336:	2b02      	cmp	r3, #2
 8013338:	d10d      	bne.n	8013356 <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 801333a:	683b      	ldr	r3, [r7, #0]
 801333c:	689a      	ldr	r2, [r3, #8]
 801333e:	68b9      	ldr	r1, [r7, #8]
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	0018      	movs	r0, r3
 8013344:	f7ff ff56 	bl	80131f4 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8013348:	683b      	ldr	r3, [r7, #0]
 801334a:	68da      	ldr	r2, [r3, #12]
 801334c:	68b9      	ldr	r1, [r7, #8]
 801334e:	687b      	ldr	r3, [r7, #4]
 8013350:	0018      	movs	r0, r3
 8013352:	f7ff ff3a 	bl	80131ca <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8013356:	683b      	ldr	r3, [r7, #0]
 8013358:	691a      	ldr	r2, [r3, #16]
 801335a:	68b9      	ldr	r1, [r7, #8]
 801335c:	687b      	ldr	r3, [r7, #4]
 801335e:	0018      	movs	r0, r3
 8013360:	f7ff ff64 	bl	801322c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8013364:	683b      	ldr	r3, [r7, #0]
 8013366:	685b      	ldr	r3, [r3, #4]
 8013368:	2b02      	cmp	r3, #2
 801336a:	d111      	bne.n	8013390 <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 801336c:	68bb      	ldr	r3, [r7, #8]
 801336e:	2bff      	cmp	r3, #255	; 0xff
 8013370:	d807      	bhi.n	8013382 <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8013372:	683b      	ldr	r3, [r7, #0]
 8013374:	695a      	ldr	r2, [r3, #20]
 8013376:	68b9      	ldr	r1, [r7, #8]
 8013378:	687b      	ldr	r3, [r7, #4]
 801337a:	0018      	movs	r0, r3
 801337c:	f7ff ff72 	bl	8013264 <LL_GPIO_SetAFPin_0_7>
 8013380:	e006      	b.n	8013390 <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8013382:	683b      	ldr	r3, [r7, #0]
 8013384:	695a      	ldr	r2, [r3, #20]
 8013386:	68b9      	ldr	r1, [r7, #8]
 8013388:	687b      	ldr	r3, [r7, #4]
 801338a:	0018      	movs	r0, r3
 801338c:	f7ff ff8d 	bl	80132aa <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8013390:	683b      	ldr	r3, [r7, #0]
 8013392:	685a      	ldr	r2, [r3, #4]
 8013394:	68b9      	ldr	r1, [r7, #8]
 8013396:	687b      	ldr	r3, [r7, #4]
 8013398:	0018      	movs	r0, r3
 801339a:	f7ff fefa 	bl	8013192 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 801339e:	68fb      	ldr	r3, [r7, #12]
 80133a0:	3301      	adds	r3, #1
 80133a2:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80133a4:	683b      	ldr	r3, [r7, #0]
 80133a6:	681a      	ldr	r2, [r3, #0]
 80133a8:	68fb      	ldr	r3, [r7, #12]
 80133aa:	40da      	lsrs	r2, r3
 80133ac:	1e13      	subs	r3, r2, #0
 80133ae:	d1b1      	bne.n	8013314 <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 80133b0:	2300      	movs	r3, #0
}
 80133b2:	0018      	movs	r0, r3
 80133b4:	46bd      	mov	sp, r7
 80133b6:	b004      	add	sp, #16
 80133b8:	bd80      	pop	{r7, pc}

080133ba <LL_LPUART_IsEnabled>:
{
 80133ba:	b580      	push	{r7, lr}
 80133bc:	b082      	sub	sp, #8
 80133be:	af00      	add	r7, sp, #0
 80133c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 80133c2:	687b      	ldr	r3, [r7, #4]
 80133c4:	681b      	ldr	r3, [r3, #0]
 80133c6:	2201      	movs	r2, #1
 80133c8:	4013      	ands	r3, r2
 80133ca:	2b01      	cmp	r3, #1
 80133cc:	d101      	bne.n	80133d2 <LL_LPUART_IsEnabled+0x18>
 80133ce:	2301      	movs	r3, #1
 80133d0:	e000      	b.n	80133d4 <LL_LPUART_IsEnabled+0x1a>
 80133d2:	2300      	movs	r3, #0
}
 80133d4:	0018      	movs	r0, r3
 80133d6:	46bd      	mov	sp, r7
 80133d8:	b002      	add	sp, #8
 80133da:	bd80      	pop	{r7, pc}

080133dc <LL_LPUART_SetPrescaler>:
{
 80133dc:	b580      	push	{r7, lr}
 80133de:	b082      	sub	sp, #8
 80133e0:	af00      	add	r7, sp, #0
 80133e2:	6078      	str	r0, [r7, #4]
 80133e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPUARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 80133e6:	687b      	ldr	r3, [r7, #4]
 80133e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80133ea:	220f      	movs	r2, #15
 80133ec:	4393      	bics	r3, r2
 80133ee:	683a      	ldr	r2, [r7, #0]
 80133f0:	b292      	uxth	r2, r2
 80133f2:	431a      	orrs	r2, r3
 80133f4:	687b      	ldr	r3, [r7, #4]
 80133f6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80133f8:	46c0      	nop			; (mov r8, r8)
 80133fa:	46bd      	mov	sp, r7
 80133fc:	b002      	add	sp, #8
 80133fe:	bd80      	pop	{r7, pc}

08013400 <LL_LPUART_SetStopBitsLength>:
{
 8013400:	b580      	push	{r7, lr}
 8013402:	b082      	sub	sp, #8
 8013404:	af00      	add	r7, sp, #0
 8013406:	6078      	str	r0, [r7, #4]
 8013408:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPUARTx->CR2, USART_CR2_STOP, StopBits);
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	685b      	ldr	r3, [r3, #4]
 801340e:	4a05      	ldr	r2, [pc, #20]	; (8013424 <LL_LPUART_SetStopBitsLength+0x24>)
 8013410:	401a      	ands	r2, r3
 8013412:	683b      	ldr	r3, [r7, #0]
 8013414:	431a      	orrs	r2, r3
 8013416:	687b      	ldr	r3, [r7, #4]
 8013418:	605a      	str	r2, [r3, #4]
}
 801341a:	46c0      	nop			; (mov r8, r8)
 801341c:	46bd      	mov	sp, r7
 801341e:	b002      	add	sp, #8
 8013420:	bd80      	pop	{r7, pc}
 8013422:	46c0      	nop			; (mov r8, r8)
 8013424:	ffffcfff 	.word	0xffffcfff

08013428 <LL_LPUART_SetHWFlowCtrl>:
{
 8013428:	b580      	push	{r7, lr}
 801342a:	b082      	sub	sp, #8
 801342c:	af00      	add	r7, sp, #0
 801342e:	6078      	str	r0, [r7, #4]
 8013430:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPUARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	689b      	ldr	r3, [r3, #8]
 8013436:	4a05      	ldr	r2, [pc, #20]	; (801344c <LL_LPUART_SetHWFlowCtrl+0x24>)
 8013438:	401a      	ands	r2, r3
 801343a:	683b      	ldr	r3, [r7, #0]
 801343c:	431a      	orrs	r2, r3
 801343e:	687b      	ldr	r3, [r7, #4]
 8013440:	609a      	str	r2, [r3, #8]
}
 8013442:	46c0      	nop			; (mov r8, r8)
 8013444:	46bd      	mov	sp, r7
 8013446:	b002      	add	sp, #8
 8013448:	bd80      	pop	{r7, pc}
 801344a:	46c0      	nop			; (mov r8, r8)
 801344c:	fffffcff 	.word	0xfffffcff

08013450 <LL_LPUART_SetBaudRate>:
{
 8013450:	b5b0      	push	{r4, r5, r7, lr}
 8013452:	b08c      	sub	sp, #48	; 0x30
 8013454:	af00      	add	r7, sp, #0
 8013456:	62f8      	str	r0, [r7, #44]	; 0x2c
 8013458:	62b9      	str	r1, [r7, #40]	; 0x28
 801345a:	627a      	str	r2, [r7, #36]	; 0x24
 801345c:	623b      	str	r3, [r7, #32]
  if (BaudRate != 0U)
 801345e:	6a3b      	ldr	r3, [r7, #32]
 8013460:	2b00      	cmp	r3, #0
 8013462:	d030      	beq.n	80134c6 <LL_LPUART_SetBaudRate+0x76>
    LPUARTx->BRR = __LL_LPUART_DIV(PeriphClk, PrescalerValue, BaudRate);
 8013464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013466:	61bb      	str	r3, [r7, #24]
 8013468:	2300      	movs	r3, #0
 801346a:	61fb      	str	r3, [r7, #28]
 801346c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801346e:	b29b      	uxth	r3, r3
 8013470:	001a      	movs	r2, r3
 8013472:	4b17      	ldr	r3, [pc, #92]	; (80134d0 <LL_LPUART_SetBaudRate+0x80>)
 8013474:	0052      	lsls	r2, r2, #1
 8013476:	5ad3      	ldrh	r3, [r2, r3]
 8013478:	613b      	str	r3, [r7, #16]
 801347a:	2300      	movs	r3, #0
 801347c:	617b      	str	r3, [r7, #20]
 801347e:	693a      	ldr	r2, [r7, #16]
 8013480:	697b      	ldr	r3, [r7, #20]
 8013482:	69b8      	ldr	r0, [r7, #24]
 8013484:	69f9      	ldr	r1, [r7, #28]
 8013486:	f7f3 f87b 	bl	8006580 <__aeabi_uldivmod>
 801348a:	0002      	movs	r2, r0
 801348c:	000b      	movs	r3, r1
 801348e:	0e11      	lsrs	r1, r2, #24
 8013490:	021d      	lsls	r5, r3, #8
 8013492:	430d      	orrs	r5, r1
 8013494:	0214      	lsls	r4, r2, #8
 8013496:	6a3b      	ldr	r3, [r7, #32]
 8013498:	085b      	lsrs	r3, r3, #1
 801349a:	60bb      	str	r3, [r7, #8]
 801349c:	2300      	movs	r3, #0
 801349e:	60fb      	str	r3, [r7, #12]
 80134a0:	68b8      	ldr	r0, [r7, #8]
 80134a2:	68f9      	ldr	r1, [r7, #12]
 80134a4:	1900      	adds	r0, r0, r4
 80134a6:	4169      	adcs	r1, r5
 80134a8:	6a3b      	ldr	r3, [r7, #32]
 80134aa:	603b      	str	r3, [r7, #0]
 80134ac:	2300      	movs	r3, #0
 80134ae:	607b      	str	r3, [r7, #4]
 80134b0:	683a      	ldr	r2, [r7, #0]
 80134b2:	687b      	ldr	r3, [r7, #4]
 80134b4:	f7f3 f864 	bl	8006580 <__aeabi_uldivmod>
 80134b8:	0002      	movs	r2, r0
 80134ba:	000b      	movs	r3, r1
 80134bc:	0013      	movs	r3, r2
 80134be:	031b      	lsls	r3, r3, #12
 80134c0:	0b1a      	lsrs	r2, r3, #12
 80134c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80134c4:	60da      	str	r2, [r3, #12]
}
 80134c6:	46c0      	nop			; (mov r8, r8)
 80134c8:	46bd      	mov	sp, r7
 80134ca:	b00c      	add	sp, #48	; 0x30
 80134cc:	bdb0      	pop	{r4, r5, r7, pc}
 80134ce:	46c0      	nop			; (mov r8, r8)
 80134d0:	0802acc8 	.word	0x0802acc8

080134d4 <LL_LPUART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: LPUART registers are initialized according to LPUART_InitStruct content
  *          - ERROR: Problem occurred during LPUART Registers initialization
  */
ErrorStatus LL_LPUART_Init(USART_TypeDef *LPUARTx, const LL_LPUART_InitTypeDef *LPUART_InitStruct)
{
 80134d4:	b580      	push	{r7, lr}
 80134d6:	b084      	sub	sp, #16
 80134d8:	af00      	add	r7, sp, #0
 80134da:	6078      	str	r0, [r7, #4]
 80134dc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80134de:	230f      	movs	r3, #15
 80134e0:	18fb      	adds	r3, r7, r3
 80134e2:	2201      	movs	r2, #1
 80134e4:	701a      	strb	r2, [r3, #0]
#if defined(LPUART2)
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80134e6:	2300      	movs	r3, #0
 80134e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_LPUART_DIRECTION(LPUART_InitStruct->TransferDirection));
  assert_param(IS_LL_LPUART_HWCONTROL(LPUART_InitStruct->HardwareFlowControl));

  /* LPUART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers. Otherwise (LPUART not in Disabled state) => return ERROR */
  if (LL_LPUART_IsEnabled(LPUARTx) == 0U)
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	0018      	movs	r0, r3
 80134ee:	f7ff ff64 	bl	80133ba <LL_LPUART_IsEnabled>
 80134f2:	1e03      	subs	r3, r0, #0
 80134f4:	d14d      	bne.n	8013592 <LL_LPUART_Init+0xbe>
     * Configure LPUARTx CR1 (LPUART Word Length, Parity and Transfer Direction bits) with parameters:
     * - DataWidth:          USART_CR1_M bits according to LPUART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to LPUART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to LPUART_InitStruct->TransferDirection value
     */
    MODIFY_REG(LPUARTx->CR1,
 80134f6:	687b      	ldr	r3, [r7, #4]
 80134f8:	681b      	ldr	r3, [r3, #0]
 80134fa:	4a29      	ldr	r2, [pc, #164]	; (80135a0 <LL_LPUART_Init+0xcc>)
 80134fc:	401a      	ands	r2, r3
 80134fe:	683b      	ldr	r3, [r7, #0]
 8013500:	6899      	ldr	r1, [r3, #8]
 8013502:	683b      	ldr	r3, [r7, #0]
 8013504:	691b      	ldr	r3, [r3, #16]
 8013506:	4319      	orrs	r1, r3
 8013508:	683b      	ldr	r3, [r7, #0]
 801350a:	695b      	ldr	r3, [r3, #20]
 801350c:	430b      	orrs	r3, r1
 801350e:	431a      	orrs	r2, r3
 8013510:	687b      	ldr	r3, [r7, #4]
 8013512:	601a      	str	r2, [r3, #0]

    /*---------------------------- LPUART CR2 Configuration -----------------------
     * Configure LPUARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to LPUART_InitStruct->StopBits value.
     */
    LL_LPUART_SetStopBitsLength(LPUARTx, LPUART_InitStruct->StopBits);
 8013514:	683b      	ldr	r3, [r7, #0]
 8013516:	68da      	ldr	r2, [r3, #12]
 8013518:	687b      	ldr	r3, [r7, #4]
 801351a:	0011      	movs	r1, r2
 801351c:	0018      	movs	r0, r3
 801351e:	f7ff ff6f 	bl	8013400 <LL_LPUART_SetStopBitsLength>
    /*---------------------------- LPUART CR3 Configuration -----------------------
     * Configure LPUARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according
     *   to LPUART_InitStruct->HardwareFlowControl value.
     */
    LL_LPUART_SetHWFlowCtrl(LPUARTx, LPUART_InitStruct->HardwareFlowControl);
 8013522:	683b      	ldr	r3, [r7, #0]
 8013524:	699a      	ldr	r2, [r3, #24]
 8013526:	687b      	ldr	r3, [r7, #4]
 8013528:	0011      	movs	r1, r2
 801352a:	0018      	movs	r0, r3
 801352c:	f7ff ff7c 	bl	8013428 <LL_LPUART_SetHWFlowCtrl>

    /*---------------------------- LPUART BRR Configuration -----------------------
     * Retrieve Clock frequency used for LPUART Peripheral
     */
#if defined(LPUART2)
    if (LPUARTx == LPUART1)
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	4a1c      	ldr	r2, [pc, #112]	; (80135a4 <LL_LPUART_Init+0xd0>)
 8013534:	4293      	cmp	r3, r2
 8013536:	d107      	bne.n	8013548 <LL_LPUART_Init+0x74>
    {
      periphclk = LL_RCC_GetLPUARTClockFreq(LL_RCC_LPUART1_CLKSOURCE);
 8013538:	23c0      	movs	r3, #192	; 0xc0
 801353a:	011b      	lsls	r3, r3, #4
 801353c:	0018      	movs	r0, r3
 801353e:	f000 f8bf 	bl	80136c0 <LL_RCC_GetLPUARTClockFreq>
 8013542:	0003      	movs	r3, r0
 8013544:	60bb      	str	r3, [r7, #8]
 8013546:	e00a      	b.n	801355e <LL_LPUART_Init+0x8a>
    }
    else if (LPUARTx == LPUART2)
 8013548:	687b      	ldr	r3, [r7, #4]
 801354a:	4a17      	ldr	r2, [pc, #92]	; (80135a8 <LL_LPUART_Init+0xd4>)
 801354c:	4293      	cmp	r3, r2
 801354e:	d106      	bne.n	801355e <LL_LPUART_Init+0x8a>
    {
      periphclk = LL_RCC_GetLPUARTClockFreq(LL_RCC_LPUART2_CLKSOURCE);
 8013550:	23c0      	movs	r3, #192	; 0xc0
 8013552:	009b      	lsls	r3, r3, #2
 8013554:	0018      	movs	r0, r3
 8013556:	f000 f8b3 	bl	80136c0 <LL_RCC_GetLPUARTClockFreq>
 801355a:	0003      	movs	r3, r0
 801355c:	60bb      	str	r3, [r7, #8]
    /* Configure the LPUART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 801355e:	68bb      	ldr	r3, [r7, #8]
 8013560:	2b00      	cmp	r3, #0
 8013562:	d00f      	beq.n	8013584 <LL_LPUART_Init+0xb0>
        && (LPUART_InitStruct->BaudRate != 0U))
 8013564:	683b      	ldr	r3, [r7, #0]
 8013566:	685b      	ldr	r3, [r3, #4]
 8013568:	2b00      	cmp	r3, #0
 801356a:	d00b      	beq.n	8013584 <LL_LPUART_Init+0xb0>
    {
      status = SUCCESS;
 801356c:	230f      	movs	r3, #15
 801356e:	18fb      	adds	r3, r7, r3
 8013570:	2200      	movs	r2, #0
 8013572:	701a      	strb	r2, [r3, #0]
      LL_LPUART_SetBaudRate(LPUARTx,
                            periphclk,
                            LPUART_InitStruct->PrescalerValue,
 8013574:	683b      	ldr	r3, [r7, #0]
 8013576:	681a      	ldr	r2, [r3, #0]
                            LPUART_InitStruct->BaudRate);
 8013578:	683b      	ldr	r3, [r7, #0]
 801357a:	685b      	ldr	r3, [r3, #4]
      LL_LPUART_SetBaudRate(LPUARTx,
 801357c:	68b9      	ldr	r1, [r7, #8]
 801357e:	6878      	ldr	r0, [r7, #4]
 8013580:	f7ff ff66 	bl	8013450 <LL_LPUART_SetBaudRate>

    /*---------------------------- LPUART PRESC Configuration -----------------------
     * Configure LPUARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: LPUART_PRESC_PRESCALER bits according to LPUART_InitStruct->PrescalerValue value.
     */
    LL_LPUART_SetPrescaler(LPUARTx, LPUART_InitStruct->PrescalerValue);
 8013584:	683b      	ldr	r3, [r7, #0]
 8013586:	681a      	ldr	r2, [r3, #0]
 8013588:	687b      	ldr	r3, [r7, #4]
 801358a:	0011      	movs	r1, r2
 801358c:	0018      	movs	r0, r3
 801358e:	f7ff ff25 	bl	80133dc <LL_LPUART_SetPrescaler>
  }

  return (status);
 8013592:	230f      	movs	r3, #15
 8013594:	18fb      	adds	r3, r7, r3
 8013596:	781b      	ldrb	r3, [r3, #0]
}
 8013598:	0018      	movs	r0, r3
 801359a:	46bd      	mov	sp, r7
 801359c:	b004      	add	sp, #16
 801359e:	bd80      	pop	{r7, pc}
 80135a0:	efffe9f3 	.word	0xefffe9f3
 80135a4:	40008000 	.word	0x40008000
 80135a8:	40008400 	.word	0x40008400

080135ac <LL_RCC_HSI_IsReady>:
{
 80135ac:	b580      	push	{r7, lr}
 80135ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80135b0:	4b07      	ldr	r3, [pc, #28]	; (80135d0 <LL_RCC_HSI_IsReady+0x24>)
 80135b2:	681a      	ldr	r2, [r3, #0]
 80135b4:	2380      	movs	r3, #128	; 0x80
 80135b6:	00db      	lsls	r3, r3, #3
 80135b8:	401a      	ands	r2, r3
 80135ba:	2380      	movs	r3, #128	; 0x80
 80135bc:	00db      	lsls	r3, r3, #3
 80135be:	429a      	cmp	r2, r3
 80135c0:	d101      	bne.n	80135c6 <LL_RCC_HSI_IsReady+0x1a>
 80135c2:	2301      	movs	r3, #1
 80135c4:	e000      	b.n	80135c8 <LL_RCC_HSI_IsReady+0x1c>
 80135c6:	2300      	movs	r3, #0
}
 80135c8:	0018      	movs	r0, r3
 80135ca:	46bd      	mov	sp, r7
 80135cc:	bd80      	pop	{r7, pc}
 80135ce:	46c0      	nop			; (mov r8, r8)
 80135d0:	40021000 	.word	0x40021000

080135d4 <LL_RCC_LSE_IsReady>:
{
 80135d4:	b580      	push	{r7, lr}
 80135d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80135d8:	4b05      	ldr	r3, [pc, #20]	; (80135f0 <LL_RCC_LSE_IsReady+0x1c>)
 80135da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80135dc:	2202      	movs	r2, #2
 80135de:	4013      	ands	r3, r2
 80135e0:	2b02      	cmp	r3, #2
 80135e2:	d101      	bne.n	80135e8 <LL_RCC_LSE_IsReady+0x14>
 80135e4:	2301      	movs	r3, #1
 80135e6:	e000      	b.n	80135ea <LL_RCC_LSE_IsReady+0x16>
 80135e8:	2300      	movs	r3, #0
}
 80135ea:	0018      	movs	r0, r3
 80135ec:	46bd      	mov	sp, r7
 80135ee:	bd80      	pop	{r7, pc}
 80135f0:	40021000 	.word	0x40021000

080135f4 <LL_RCC_GetSysClkSource>:
{
 80135f4:	b580      	push	{r7, lr}
 80135f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80135f8:	4b03      	ldr	r3, [pc, #12]	; (8013608 <LL_RCC_GetSysClkSource+0x14>)
 80135fa:	689b      	ldr	r3, [r3, #8]
 80135fc:	2238      	movs	r2, #56	; 0x38
 80135fe:	4013      	ands	r3, r2
}
 8013600:	0018      	movs	r0, r3
 8013602:	46bd      	mov	sp, r7
 8013604:	bd80      	pop	{r7, pc}
 8013606:	46c0      	nop			; (mov r8, r8)
 8013608:	40021000 	.word	0x40021000

0801360c <LL_RCC_GetAHBPrescaler>:
{
 801360c:	b580      	push	{r7, lr}
 801360e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8013610:	4b03      	ldr	r3, [pc, #12]	; (8013620 <LL_RCC_GetAHBPrescaler+0x14>)
 8013612:	689a      	ldr	r2, [r3, #8]
 8013614:	23f0      	movs	r3, #240	; 0xf0
 8013616:	011b      	lsls	r3, r3, #4
 8013618:	4013      	ands	r3, r2
}
 801361a:	0018      	movs	r0, r3
 801361c:	46bd      	mov	sp, r7
 801361e:	bd80      	pop	{r7, pc}
 8013620:	40021000 	.word	0x40021000

08013624 <LL_RCC_GetAPB1Prescaler>:
{
 8013624:	b580      	push	{r7, lr}
 8013626:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8013628:	4b03      	ldr	r3, [pc, #12]	; (8013638 <LL_RCC_GetAPB1Prescaler+0x14>)
 801362a:	689a      	ldr	r2, [r3, #8]
 801362c:	23e0      	movs	r3, #224	; 0xe0
 801362e:	01db      	lsls	r3, r3, #7
 8013630:	4013      	ands	r3, r2
}
 8013632:	0018      	movs	r0, r3
 8013634:	46bd      	mov	sp, r7
 8013636:	bd80      	pop	{r7, pc}
 8013638:	40021000 	.word	0x40021000

0801363c <LL_RCC_GetLPUARTClockSource>:
  *         @arg @ref LL_RCC_LPUART2_CLKSOURCE_HSI (*)
  *         @arg @ref LL_RCC_LPUART2_CLKSOURCE_LSE (*)
  * (*) feature not available on all devices
  */
__STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)
{
 801363c:	b580      	push	{r7, lr}
 801363e:	b082      	sub	sp, #8
 8013640:	af00      	add	r7, sp, #0
 8013642:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx) | (LPUARTx << 16U));
 8013644:	4b05      	ldr	r3, [pc, #20]	; (801365c <LL_RCC_GetLPUARTClockSource+0x20>)
 8013646:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013648:	687a      	ldr	r2, [r7, #4]
 801364a:	401a      	ands	r2, r3
 801364c:	687b      	ldr	r3, [r7, #4]
 801364e:	041b      	lsls	r3, r3, #16
 8013650:	4313      	orrs	r3, r2
}
 8013652:	0018      	movs	r0, r3
 8013654:	46bd      	mov	sp, r7
 8013656:	b002      	add	sp, #8
 8013658:	bd80      	pop	{r7, pc}
 801365a:	46c0      	nop			; (mov r8, r8)
 801365c:	40021000 	.word	0x40021000

08013660 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8013660:	b580      	push	{r7, lr}
 8013662:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8013664:	4b03      	ldr	r3, [pc, #12]	; (8013674 <LL_RCC_PLL_GetN+0x14>)
 8013666:	68db      	ldr	r3, [r3, #12]
 8013668:	0a1b      	lsrs	r3, r3, #8
 801366a:	227f      	movs	r2, #127	; 0x7f
 801366c:	4013      	ands	r3, r2
}
 801366e:	0018      	movs	r0, r3
 8013670:	46bd      	mov	sp, r7
 8013672:	bd80      	pop	{r7, pc}
 8013674:	40021000 	.word	0x40021000

08013678 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8013678:	b580      	push	{r7, lr}
 801367a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 801367c:	4b03      	ldr	r3, [pc, #12]	; (801368c <LL_RCC_PLL_GetR+0x14>)
 801367e:	68db      	ldr	r3, [r3, #12]
 8013680:	0f5b      	lsrs	r3, r3, #29
 8013682:	075b      	lsls	r3, r3, #29
}
 8013684:	0018      	movs	r0, r3
 8013686:	46bd      	mov	sp, r7
 8013688:	bd80      	pop	{r7, pc}
 801368a:	46c0      	nop			; (mov r8, r8)
 801368c:	40021000 	.word	0x40021000

08013690 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8013690:	b580      	push	{r7, lr}
 8013692:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8013694:	4b03      	ldr	r3, [pc, #12]	; (80136a4 <LL_RCC_PLL_GetMainSource+0x14>)
 8013696:	68db      	ldr	r3, [r3, #12]
 8013698:	2203      	movs	r2, #3
 801369a:	4013      	ands	r3, r2
}
 801369c:	0018      	movs	r0, r3
 801369e:	46bd      	mov	sp, r7
 80136a0:	bd80      	pop	{r7, pc}
 80136a2:	46c0      	nop			; (mov r8, r8)
 80136a4:	40021000 	.word	0x40021000

080136a8 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80136a8:	b580      	push	{r7, lr}
 80136aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80136ac:	4b03      	ldr	r3, [pc, #12]	; (80136bc <LL_RCC_PLL_GetDivider+0x14>)
 80136ae:	68db      	ldr	r3, [r3, #12]
 80136b0:	2270      	movs	r2, #112	; 0x70
 80136b2:	4013      	ands	r3, r2
}
 80136b4:	0018      	movs	r0, r3
 80136b6:	46bd      	mov	sp, r7
 80136b8:	bd80      	pop	{r7, pc}
 80136ba:	46c0      	nop			; (mov r8, r8)
 80136bc:	40021000 	.word	0x40021000

080136c0 <LL_RCC_GetLPUARTClockFreq>:
  * @retval LPUART clock frequency (in Hz)
  *         @arg @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  * (*) feature not available on all devices
  */
uint32_t LL_RCC_GetLPUARTClockFreq(uint32_t LPUARTxSource)
{
 80136c0:	b580      	push	{r7, lr}
 80136c2:	b084      	sub	sp, #16
 80136c4:	af00      	add	r7, sp, #0
 80136c6:	6078      	str	r0, [r7, #4]
  uint32_t lpuart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80136c8:	2300      	movs	r3, #0
 80136ca:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_LPUART_CLKSOURCE(LPUARTxSource));

  if (LPUARTxSource == LL_RCC_LPUART1_CLKSOURCE)
 80136cc:	687a      	ldr	r2, [r7, #4]
 80136ce:	23c0      	movs	r3, #192	; 0xc0
 80136d0:	011b      	lsls	r3, r3, #4
 80136d2:	429a      	cmp	r2, r3
 80136d4:	d134      	bne.n	8013740 <LL_RCC_GetLPUARTClockFreq+0x80>
  {
    /* LPUART1CLK clock frequency */
    switch (LL_RCC_GetLPUARTClockSource(LPUARTxSource))
 80136d6:	687b      	ldr	r3, [r7, #4]
 80136d8:	0018      	movs	r0, r3
 80136da:	f7ff ffaf 	bl	801363c <LL_RCC_GetLPUARTClockSource>
 80136de:	0003      	movs	r3, r0
 80136e0:	4a3a      	ldr	r2, [pc, #232]	; (80137cc <LL_RCC_GetLPUARTClockFreq+0x10c>)
 80136e2:	4293      	cmp	r3, r2
 80136e4:	d016      	beq.n	8013714 <LL_RCC_GetLPUARTClockFreq+0x54>
 80136e6:	4a39      	ldr	r2, [pc, #228]	; (80137cc <LL_RCC_GetLPUARTClockFreq+0x10c>)
 80136e8:	4293      	cmp	r3, r2
 80136ea:	d81c      	bhi.n	8013726 <LL_RCC_GetLPUARTClockFreq+0x66>
 80136ec:	4a38      	ldr	r2, [pc, #224]	; (80137d0 <LL_RCC_GetLPUARTClockFreq+0x110>)
 80136ee:	4293      	cmp	r3, r2
 80136f0:	d003      	beq.n	80136fa <LL_RCC_GetLPUARTClockFreq+0x3a>
 80136f2:	4a38      	ldr	r2, [pc, #224]	; (80137d4 <LL_RCC_GetLPUARTClockFreq+0x114>)
 80136f4:	4293      	cmp	r3, r2
 80136f6:	d005      	beq.n	8013704 <LL_RCC_GetLPUARTClockFreq+0x44>
 80136f8:	e015      	b.n	8013726 <LL_RCC_GetLPUARTClockFreq+0x66>
    {
      case LL_RCC_LPUART1_CLKSOURCE_SYSCLK: /* LPUART1 Clock is System Clock */
        lpuart_frequency = RCC_GetSystemClockFreq();
 80136fa:	f000 f875 	bl	80137e8 <RCC_GetSystemClockFreq>
 80136fe:	0003      	movs	r3, r0
 8013700:	60fb      	str	r3, [r7, #12]
        break;
 8013702:	e05e      	b.n	80137c2 <LL_RCC_GetLPUARTClockFreq+0x102>

      case LL_RCC_LPUART1_CLKSOURCE_HSI:    /* LPUART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 8013704:	f7ff ff52 	bl	80135ac <LL_RCC_HSI_IsReady>
 8013708:	0003      	movs	r3, r0
 801370a:	2b01      	cmp	r3, #1
 801370c:	d152      	bne.n	80137b4 <LL_RCC_GetLPUARTClockFreq+0xf4>
        {
          lpuart_frequency = HSI_VALUE;
 801370e:	4b32      	ldr	r3, [pc, #200]	; (80137d8 <LL_RCC_GetLPUARTClockFreq+0x118>)
 8013710:	60fb      	str	r3, [r7, #12]
        }
        break;
 8013712:	e04f      	b.n	80137b4 <LL_RCC_GetLPUARTClockFreq+0xf4>

      case LL_RCC_LPUART1_CLKSOURCE_LSE:    /* LPUART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 8013714:	f7ff ff5e 	bl	80135d4 <LL_RCC_LSE_IsReady>
 8013718:	0003      	movs	r3, r0
 801371a:	2b01      	cmp	r3, #1
 801371c:	d14c      	bne.n	80137b8 <LL_RCC_GetLPUARTClockFreq+0xf8>
        {
          lpuart_frequency = LSE_VALUE;
 801371e:	2380      	movs	r3, #128	; 0x80
 8013720:	021b      	lsls	r3, r3, #8
 8013722:	60fb      	str	r3, [r7, #12]
        }
        break;
 8013724:	e048      	b.n	80137b8 <LL_RCC_GetLPUARTClockFreq+0xf8>

      case LL_RCC_LPUART1_CLKSOURCE_PCLK1:  /* LPUART1 Clock is PCLK1 */
      default:
        lpuart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8013726:	f000 f85f 	bl	80137e8 <RCC_GetSystemClockFreq>
 801372a:	0003      	movs	r3, r0
 801372c:	0018      	movs	r0, r3
 801372e:	f000 f887 	bl	8013840 <RCC_GetHCLKClockFreq>
 8013732:	0003      	movs	r3, r0
 8013734:	0018      	movs	r0, r3
 8013736:	f000 f89b 	bl	8013870 <RCC_GetPCLK1ClockFreq>
 801373a:	0003      	movs	r3, r0
 801373c:	60fb      	str	r3, [r7, #12]
        break;
 801373e:	e040      	b.n	80137c2 <LL_RCC_GetLPUARTClockFreq+0x102>
    }
  }
#if defined(LPUART2)
  else if (LPUARTxSource == LL_RCC_LPUART2_CLKSOURCE)
 8013740:	687a      	ldr	r2, [r7, #4]
 8013742:	23c0      	movs	r3, #192	; 0xc0
 8013744:	009b      	lsls	r3, r3, #2
 8013746:	429a      	cmp	r2, r3
 8013748:	d13b      	bne.n	80137c2 <LL_RCC_GetLPUARTClockFreq+0x102>
  {
    /* LPUART2CLK clock frequency */
    switch (LL_RCC_GetLPUARTClockSource(LPUARTxSource))
 801374a:	687b      	ldr	r3, [r7, #4]
 801374c:	0018      	movs	r0, r3
 801374e:	f7ff ff75 	bl	801363c <LL_RCC_GetLPUARTClockSource>
 8013752:	0003      	movs	r3, r0
 8013754:	4a21      	ldr	r2, [pc, #132]	; (80137dc <LL_RCC_GetLPUARTClockFreq+0x11c>)
 8013756:	4293      	cmp	r3, r2
 8013758:	d016      	beq.n	8013788 <LL_RCC_GetLPUARTClockFreq+0xc8>
 801375a:	4a20      	ldr	r2, [pc, #128]	; (80137dc <LL_RCC_GetLPUARTClockFreq+0x11c>)
 801375c:	4293      	cmp	r3, r2
 801375e:	d81c      	bhi.n	801379a <LL_RCC_GetLPUARTClockFreq+0xda>
 8013760:	4a1f      	ldr	r2, [pc, #124]	; (80137e0 <LL_RCC_GetLPUARTClockFreq+0x120>)
 8013762:	4293      	cmp	r3, r2
 8013764:	d003      	beq.n	801376e <LL_RCC_GetLPUARTClockFreq+0xae>
 8013766:	4a1f      	ldr	r2, [pc, #124]	; (80137e4 <LL_RCC_GetLPUARTClockFreq+0x124>)
 8013768:	4293      	cmp	r3, r2
 801376a:	d005      	beq.n	8013778 <LL_RCC_GetLPUARTClockFreq+0xb8>
 801376c:	e015      	b.n	801379a <LL_RCC_GetLPUARTClockFreq+0xda>
    {
      case LL_RCC_LPUART2_CLKSOURCE_SYSCLK: /* LPUART2 Clock is System Clock */
        lpuart_frequency = RCC_GetSystemClockFreq();
 801376e:	f000 f83b 	bl	80137e8 <RCC_GetSystemClockFreq>
 8013772:	0003      	movs	r3, r0
 8013774:	60fb      	str	r3, [r7, #12]
        break;
 8013776:	e024      	b.n	80137c2 <LL_RCC_GetLPUARTClockFreq+0x102>

      case LL_RCC_LPUART2_CLKSOURCE_HSI:    /* LPUART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 8013778:	f7ff ff18 	bl	80135ac <LL_RCC_HSI_IsReady>
 801377c:	0003      	movs	r3, r0
 801377e:	2b01      	cmp	r3, #1
 8013780:	d11c      	bne.n	80137bc <LL_RCC_GetLPUARTClockFreq+0xfc>
        {
          lpuart_frequency = HSI_VALUE;
 8013782:	4b15      	ldr	r3, [pc, #84]	; (80137d8 <LL_RCC_GetLPUARTClockFreq+0x118>)
 8013784:	60fb      	str	r3, [r7, #12]
        }
        break;
 8013786:	e019      	b.n	80137bc <LL_RCC_GetLPUARTClockFreq+0xfc>

      case LL_RCC_LPUART2_CLKSOURCE_LSE:    /* LPUART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 8013788:	f7ff ff24 	bl	80135d4 <LL_RCC_LSE_IsReady>
 801378c:	0003      	movs	r3, r0
 801378e:	2b01      	cmp	r3, #1
 8013790:	d116      	bne.n	80137c0 <LL_RCC_GetLPUARTClockFreq+0x100>
        {
          lpuart_frequency = LSE_VALUE;
 8013792:	2380      	movs	r3, #128	; 0x80
 8013794:	021b      	lsls	r3, r3, #8
 8013796:	60fb      	str	r3, [r7, #12]
        }
        break;
 8013798:	e012      	b.n	80137c0 <LL_RCC_GetLPUARTClockFreq+0x100>

      case LL_RCC_LPUART2_CLKSOURCE_PCLK1:  /* LPUART2 Clock is PCLK1 */
      default:
        lpuart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 801379a:	f000 f825 	bl	80137e8 <RCC_GetSystemClockFreq>
 801379e:	0003      	movs	r3, r0
 80137a0:	0018      	movs	r0, r3
 80137a2:	f000 f84d 	bl	8013840 <RCC_GetHCLKClockFreq>
 80137a6:	0003      	movs	r3, r0
 80137a8:	0018      	movs	r0, r3
 80137aa:	f000 f861 	bl	8013870 <RCC_GetPCLK1ClockFreq>
 80137ae:	0003      	movs	r3, r0
 80137b0:	60fb      	str	r3, [r7, #12]
        break;
 80137b2:	e006      	b.n	80137c2 <LL_RCC_GetLPUARTClockFreq+0x102>
        break;
 80137b4:	46c0      	nop			; (mov r8, r8)
 80137b6:	e004      	b.n	80137c2 <LL_RCC_GetLPUARTClockFreq+0x102>
        break;
 80137b8:	46c0      	nop			; (mov r8, r8)
 80137ba:	e002      	b.n	80137c2 <LL_RCC_GetLPUARTClockFreq+0x102>
        break;
 80137bc:	46c0      	nop			; (mov r8, r8)
 80137be:	e000      	b.n	80137c2 <LL_RCC_GetLPUARTClockFreq+0x102>
        break;
 80137c0:	46c0      	nop			; (mov r8, r8)
  else
  {
    /*nothing to do*/
  }

  return lpuart_frequency;
 80137c2:	68fb      	ldr	r3, [r7, #12]
}
 80137c4:	0018      	movs	r0, r3
 80137c6:	46bd      	mov	sp, r7
 80137c8:	b004      	add	sp, #16
 80137ca:	bd80      	pop	{r7, pc}
 80137cc:	0c000c00 	.word	0x0c000c00
 80137d0:	0c000400 	.word	0x0c000400
 80137d4:	0c000800 	.word	0x0c000800
 80137d8:	00f42400 	.word	0x00f42400
 80137dc:	03000300 	.word	0x03000300
 80137e0:	03000100 	.word	0x03000100
 80137e4:	03000200 	.word	0x03000200

080137e8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 80137e8:	b580      	push	{r7, lr}
 80137ea:	b082      	sub	sp, #8
 80137ec:	af00      	add	r7, sp, #0
  uint32_t frequency;
  uint32_t hsidiv;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80137ee:	f7ff ff01 	bl	80135f4 <LL_RCC_GetSysClkSource>
 80137f2:	0003      	movs	r3, r0
 80137f4:	2b08      	cmp	r3, #8
 80137f6:	d002      	beq.n	80137fe <RCC_GetSystemClockFreq+0x16>
 80137f8:	2b10      	cmp	r3, #16
 80137fa:	d003      	beq.n	8013804 <RCC_GetSystemClockFreq+0x1c>
 80137fc:	e007      	b.n	801380e <RCC_GetSystemClockFreq+0x26>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80137fe:	4b0e      	ldr	r3, [pc, #56]	; (8013838 <RCC_GetSystemClockFreq+0x50>)
 8013800:	607b      	str	r3, [r7, #4]
      break;
 8013802:	e014      	b.n	801382e <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8013804:	f000 f84a 	bl	801389c <RCC_PLL_GetFreqDomain_SYS>
 8013808:	0003      	movs	r3, r0
 801380a:	607b      	str	r3, [r7, #4]
      break;
 801380c:	e00f      	b.n	801382e <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
    default:
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 801380e:	4b0b      	ldr	r3, [pc, #44]	; (801383c <RCC_GetSystemClockFreq+0x54>)
 8013810:	681b      	ldr	r3, [r3, #0]
 8013812:	0adb      	lsrs	r3, r3, #11
 8013814:	2207      	movs	r2, #7
 8013816:	4013      	ands	r3, r2
 8013818:	2201      	movs	r2, #1
 801381a:	409a      	lsls	r2, r3
 801381c:	0013      	movs	r3, r2
 801381e:	603b      	str	r3, [r7, #0]
      frequency = (HSI_VALUE / hsidiv);
 8013820:	6839      	ldr	r1, [r7, #0]
 8013822:	4805      	ldr	r0, [pc, #20]	; (8013838 <RCC_GetSystemClockFreq+0x50>)
 8013824:	f7f2 fcf8 	bl	8006218 <__udivsi3>
 8013828:	0003      	movs	r3, r0
 801382a:	607b      	str	r3, [r7, #4]
      break;
 801382c:	46c0      	nop			; (mov r8, r8)
  }

  return frequency;
 801382e:	687b      	ldr	r3, [r7, #4]
}
 8013830:	0018      	movs	r0, r3
 8013832:	46bd      	mov	sp, r7
 8013834:	b002      	add	sp, #8
 8013836:	bd80      	pop	{r7, pc}
 8013838:	00f42400 	.word	0x00f42400
 801383c:	40021000 	.word	0x40021000

08013840 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8013840:	b580      	push	{r7, lr}
 8013842:	b082      	sub	sp, #8
 8013844:	af00      	add	r7, sp, #0
 8013846:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8013848:	f7ff fee0 	bl	801360c <LL_RCC_GetAHBPrescaler>
 801384c:	0003      	movs	r3, r0
 801384e:	0a1b      	lsrs	r3, r3, #8
 8013850:	220f      	movs	r2, #15
 8013852:	401a      	ands	r2, r3
 8013854:	4b05      	ldr	r3, [pc, #20]	; (801386c <RCC_GetHCLKClockFreq+0x2c>)
 8013856:	0092      	lsls	r2, r2, #2
 8013858:	58d3      	ldr	r3, [r2, r3]
 801385a:	221f      	movs	r2, #31
 801385c:	4013      	ands	r3, r2
 801385e:	687a      	ldr	r2, [r7, #4]
 8013860:	40da      	lsrs	r2, r3
 8013862:	0013      	movs	r3, r2
}
 8013864:	0018      	movs	r0, r3
 8013866:	46bd      	mov	sp, r7
 8013868:	b002      	add	sp, #8
 801386a:	bd80      	pop	{r7, pc}
 801386c:	0802ac60 	.word	0x0802ac60

08013870 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8013870:	b580      	push	{r7, lr}
 8013872:	b082      	sub	sp, #8
 8013874:	af00      	add	r7, sp, #0
 8013876:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8013878:	f7ff fed4 	bl	8013624 <LL_RCC_GetAPB1Prescaler>
 801387c:	0003      	movs	r3, r0
 801387e:	0b1a      	lsrs	r2, r3, #12
 8013880:	4b05      	ldr	r3, [pc, #20]	; (8013898 <RCC_GetPCLK1ClockFreq+0x28>)
 8013882:	0092      	lsls	r2, r2, #2
 8013884:	58d3      	ldr	r3, [r2, r3]
 8013886:	221f      	movs	r2, #31
 8013888:	4013      	ands	r3, r2
 801388a:	687a      	ldr	r2, [r7, #4]
 801388c:	40da      	lsrs	r2, r3
 801388e:	0013      	movs	r3, r2
}
 8013890:	0018      	movs	r0, r3
 8013892:	46bd      	mov	sp, r7
 8013894:	b002      	add	sp, #8
 8013896:	bd80      	pop	{r7, pc}
 8013898:	0802aca0 	.word	0x0802aca0

0801389c <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 801389c:	b590      	push	{r4, r7, lr}
 801389e:	b083      	sub	sp, #12
 80138a0:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80138a2:	f7ff fef5 	bl	8013690 <LL_RCC_PLL_GetMainSource>
 80138a6:	0003      	movs	r3, r0
 80138a8:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 80138aa:	683b      	ldr	r3, [r7, #0]
 80138ac:	2b02      	cmp	r3, #2
 80138ae:	d003      	beq.n	80138b8 <RCC_PLL_GetFreqDomain_SYS+0x1c>
 80138b0:	683b      	ldr	r3, [r7, #0]
 80138b2:	2b03      	cmp	r3, #3
 80138b4:	d003      	beq.n	80138be <RCC_PLL_GetFreqDomain_SYS+0x22>
 80138b6:	e005      	b.n	80138c4 <RCC_PLL_GetFreqDomain_SYS+0x28>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80138b8:	4b13      	ldr	r3, [pc, #76]	; (8013908 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 80138ba:	607b      	str	r3, [r7, #4]
      break;
 80138bc:	e005      	b.n	80138ca <RCC_PLL_GetFreqDomain_SYS+0x2e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80138be:	4b12      	ldr	r3, [pc, #72]	; (8013908 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 80138c0:	607b      	str	r3, [r7, #4]
      break;
 80138c2:	e002      	b.n	80138ca <RCC_PLL_GetFreqDomain_SYS+0x2e>

    default:
      pllinputfreq = HSI_VALUE;
 80138c4:	4b10      	ldr	r3, [pc, #64]	; (8013908 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 80138c6:	607b      	str	r3, [r7, #4]
      break;
 80138c8:	46c0      	nop			; (mov r8, r8)
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80138ca:	f7ff fec9 	bl	8013660 <LL_RCC_PLL_GetN>
 80138ce:	0002      	movs	r2, r0
 80138d0:	687b      	ldr	r3, [r7, #4]
 80138d2:	4353      	muls	r3, r2
 80138d4:	001c      	movs	r4, r3
 80138d6:	f7ff fee7 	bl	80136a8 <LL_RCC_PLL_GetDivider>
 80138da:	0003      	movs	r3, r0
 80138dc:	091b      	lsrs	r3, r3, #4
 80138de:	3301      	adds	r3, #1
 80138e0:	0019      	movs	r1, r3
 80138e2:	0020      	movs	r0, r4
 80138e4:	f7f2 fc98 	bl	8006218 <__udivsi3>
 80138e8:	0003      	movs	r3, r0
 80138ea:	001c      	movs	r4, r3
 80138ec:	f7ff fec4 	bl	8013678 <LL_RCC_PLL_GetR>
 80138f0:	0003      	movs	r3, r0
 80138f2:	0f5b      	lsrs	r3, r3, #29
 80138f4:	3301      	adds	r3, #1
 80138f6:	0019      	movs	r1, r3
 80138f8:	0020      	movs	r0, r4
 80138fa:	f7f2 fc8d 	bl	8006218 <__udivsi3>
 80138fe:	0003      	movs	r3, r0
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8013900:	0018      	movs	r0, r3
 8013902:	46bd      	mov	sp, r7
 8013904:	b003      	add	sp, #12
 8013906:	bd90      	pop	{r4, r7, pc}
 8013908:	00f42400 	.word	0x00f42400

0801390c <LL_TIM_SetPrescaler>:
{
 801390c:	b580      	push	{r7, lr}
 801390e:	b082      	sub	sp, #8
 8013910:	af00      	add	r7, sp, #0
 8013912:	6078      	str	r0, [r7, #4]
 8013914:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	683a      	ldr	r2, [r7, #0]
 801391a:	629a      	str	r2, [r3, #40]	; 0x28
}
 801391c:	46c0      	nop			; (mov r8, r8)
 801391e:	46bd      	mov	sp, r7
 8013920:	b002      	add	sp, #8
 8013922:	bd80      	pop	{r7, pc}

08013924 <LL_TIM_SetAutoReload>:
{
 8013924:	b580      	push	{r7, lr}
 8013926:	b082      	sub	sp, #8
 8013928:	af00      	add	r7, sp, #0
 801392a:	6078      	str	r0, [r7, #4]
 801392c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 801392e:	687b      	ldr	r3, [r7, #4]
 8013930:	683a      	ldr	r2, [r7, #0]
 8013932:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8013934:	46c0      	nop			; (mov r8, r8)
 8013936:	46bd      	mov	sp, r7
 8013938:	b002      	add	sp, #8
 801393a:	bd80      	pop	{r7, pc}

0801393c <LL_TIM_SetRepetitionCounter>:
{
 801393c:	b580      	push	{r7, lr}
 801393e:	b082      	sub	sp, #8
 8013940:	af00      	add	r7, sp, #0
 8013942:	6078      	str	r0, [r7, #4]
 8013944:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8013946:	687b      	ldr	r3, [r7, #4]
 8013948:	683a      	ldr	r2, [r7, #0]
 801394a:	631a      	str	r2, [r3, #48]	; 0x30
}
 801394c:	46c0      	nop			; (mov r8, r8)
 801394e:	46bd      	mov	sp, r7
 8013950:	b002      	add	sp, #8
 8013952:	bd80      	pop	{r7, pc}

08013954 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8013954:	b580      	push	{r7, lr}
 8013956:	b082      	sub	sp, #8
 8013958:	af00      	add	r7, sp, #0
 801395a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 801395c:	687b      	ldr	r3, [r7, #4]
 801395e:	695b      	ldr	r3, [r3, #20]
 8013960:	2201      	movs	r2, #1
 8013962:	431a      	orrs	r2, r3
 8013964:	687b      	ldr	r3, [r7, #4]
 8013966:	615a      	str	r2, [r3, #20]
}
 8013968:	46c0      	nop			; (mov r8, r8)
 801396a:	46bd      	mov	sp, r7
 801396c:	b002      	add	sp, #8
 801396e:	bd80      	pop	{r7, pc}

08013970 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8013970:	b580      	push	{r7, lr}
 8013972:	b084      	sub	sp, #16
 8013974:	af00      	add	r7, sp, #0
 8013976:	6078      	str	r0, [r7, #4]
 8013978:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 801397a:	687b      	ldr	r3, [r7, #4]
 801397c:	681b      	ldr	r3, [r3, #0]
 801397e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8013980:	687b      	ldr	r3, [r7, #4]
 8013982:	4a39      	ldr	r2, [pc, #228]	; (8013a68 <LL_TIM_Init+0xf8>)
 8013984:	4293      	cmp	r3, r2
 8013986:	d00c      	beq.n	80139a2 <LL_TIM_Init+0x32>
 8013988:	687a      	ldr	r2, [r7, #4]
 801398a:	2380      	movs	r3, #128	; 0x80
 801398c:	05db      	lsls	r3, r3, #23
 801398e:	429a      	cmp	r2, r3
 8013990:	d007      	beq.n	80139a2 <LL_TIM_Init+0x32>
 8013992:	687b      	ldr	r3, [r7, #4]
 8013994:	4a35      	ldr	r2, [pc, #212]	; (8013a6c <LL_TIM_Init+0xfc>)
 8013996:	4293      	cmp	r3, r2
 8013998:	d003      	beq.n	80139a2 <LL_TIM_Init+0x32>
 801399a:	687b      	ldr	r3, [r7, #4]
 801399c:	4a34      	ldr	r2, [pc, #208]	; (8013a70 <LL_TIM_Init+0x100>)
 801399e:	4293      	cmp	r3, r2
 80139a0:	d107      	bne.n	80139b2 <LL_TIM_Init+0x42>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80139a2:	68fb      	ldr	r3, [r7, #12]
 80139a4:	2270      	movs	r2, #112	; 0x70
 80139a6:	4393      	bics	r3, r2
 80139a8:	001a      	movs	r2, r3
 80139aa:	683b      	ldr	r3, [r7, #0]
 80139ac:	685b      	ldr	r3, [r3, #4]
 80139ae:	4313      	orrs	r3, r2
 80139b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80139b2:	687b      	ldr	r3, [r7, #4]
 80139b4:	4a2c      	ldr	r2, [pc, #176]	; (8013a68 <LL_TIM_Init+0xf8>)
 80139b6:	4293      	cmp	r3, r2
 80139b8:	d01c      	beq.n	80139f4 <LL_TIM_Init+0x84>
 80139ba:	687a      	ldr	r2, [r7, #4]
 80139bc:	2380      	movs	r3, #128	; 0x80
 80139be:	05db      	lsls	r3, r3, #23
 80139c0:	429a      	cmp	r2, r3
 80139c2:	d017      	beq.n	80139f4 <LL_TIM_Init+0x84>
 80139c4:	687b      	ldr	r3, [r7, #4]
 80139c6:	4a29      	ldr	r2, [pc, #164]	; (8013a6c <LL_TIM_Init+0xfc>)
 80139c8:	4293      	cmp	r3, r2
 80139ca:	d013      	beq.n	80139f4 <LL_TIM_Init+0x84>
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	4a28      	ldr	r2, [pc, #160]	; (8013a70 <LL_TIM_Init+0x100>)
 80139d0:	4293      	cmp	r3, r2
 80139d2:	d00f      	beq.n	80139f4 <LL_TIM_Init+0x84>
 80139d4:	687b      	ldr	r3, [r7, #4]
 80139d6:	4a27      	ldr	r2, [pc, #156]	; (8013a74 <LL_TIM_Init+0x104>)
 80139d8:	4293      	cmp	r3, r2
 80139da:	d00b      	beq.n	80139f4 <LL_TIM_Init+0x84>
 80139dc:	687b      	ldr	r3, [r7, #4]
 80139de:	4a26      	ldr	r2, [pc, #152]	; (8013a78 <LL_TIM_Init+0x108>)
 80139e0:	4293      	cmp	r3, r2
 80139e2:	d007      	beq.n	80139f4 <LL_TIM_Init+0x84>
 80139e4:	687b      	ldr	r3, [r7, #4]
 80139e6:	4a25      	ldr	r2, [pc, #148]	; (8013a7c <LL_TIM_Init+0x10c>)
 80139e8:	4293      	cmp	r3, r2
 80139ea:	d003      	beq.n	80139f4 <LL_TIM_Init+0x84>
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	4a24      	ldr	r2, [pc, #144]	; (8013a80 <LL_TIM_Init+0x110>)
 80139f0:	4293      	cmp	r3, r2
 80139f2:	d106      	bne.n	8013a02 <LL_TIM_Init+0x92>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80139f4:	68fb      	ldr	r3, [r7, #12]
 80139f6:	4a23      	ldr	r2, [pc, #140]	; (8013a84 <LL_TIM_Init+0x114>)
 80139f8:	401a      	ands	r2, r3
 80139fa:	683b      	ldr	r3, [r7, #0]
 80139fc:	68db      	ldr	r3, [r3, #12]
 80139fe:	4313      	orrs	r3, r2
 8013a00:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8013a02:	687b      	ldr	r3, [r7, #4]
 8013a04:	68fa      	ldr	r2, [r7, #12]
 8013a06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8013a08:	683b      	ldr	r3, [r7, #0]
 8013a0a:	689a      	ldr	r2, [r3, #8]
 8013a0c:	687b      	ldr	r3, [r7, #4]
 8013a0e:	0011      	movs	r1, r2
 8013a10:	0018      	movs	r0, r3
 8013a12:	f7ff ff87 	bl	8013924 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8013a16:	683b      	ldr	r3, [r7, #0]
 8013a18:	881b      	ldrh	r3, [r3, #0]
 8013a1a:	001a      	movs	r2, r3
 8013a1c:	687b      	ldr	r3, [r7, #4]
 8013a1e:	0011      	movs	r1, r2
 8013a20:	0018      	movs	r0, r3
 8013a22:	f7ff ff73 	bl	801390c <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8013a26:	687b      	ldr	r3, [r7, #4]
 8013a28:	4a0f      	ldr	r2, [pc, #60]	; (8013a68 <LL_TIM_Init+0xf8>)
 8013a2a:	4293      	cmp	r3, r2
 8013a2c:	d00b      	beq.n	8013a46 <LL_TIM_Init+0xd6>
 8013a2e:	687b      	ldr	r3, [r7, #4]
 8013a30:	4a11      	ldr	r2, [pc, #68]	; (8013a78 <LL_TIM_Init+0x108>)
 8013a32:	4293      	cmp	r3, r2
 8013a34:	d007      	beq.n	8013a46 <LL_TIM_Init+0xd6>
 8013a36:	687b      	ldr	r3, [r7, #4]
 8013a38:	4a10      	ldr	r2, [pc, #64]	; (8013a7c <LL_TIM_Init+0x10c>)
 8013a3a:	4293      	cmp	r3, r2
 8013a3c:	d003      	beq.n	8013a46 <LL_TIM_Init+0xd6>
 8013a3e:	687b      	ldr	r3, [r7, #4]
 8013a40:	4a0f      	ldr	r2, [pc, #60]	; (8013a80 <LL_TIM_Init+0x110>)
 8013a42:	4293      	cmp	r3, r2
 8013a44:	d106      	bne.n	8013a54 <LL_TIM_Init+0xe4>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8013a46:	683b      	ldr	r3, [r7, #0]
 8013a48:	691a      	ldr	r2, [r3, #16]
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	0011      	movs	r1, r2
 8013a4e:	0018      	movs	r0, r3
 8013a50:	f7ff ff74 	bl	801393c <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8013a54:	687b      	ldr	r3, [r7, #4]
 8013a56:	0018      	movs	r0, r3
 8013a58:	f7ff ff7c 	bl	8013954 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8013a5c:	2300      	movs	r3, #0
}
 8013a5e:	0018      	movs	r0, r3
 8013a60:	46bd      	mov	sp, r7
 8013a62:	b004      	add	sp, #16
 8013a64:	bd80      	pop	{r7, pc}
 8013a66:	46c0      	nop			; (mov r8, r8)
 8013a68:	40012c00 	.word	0x40012c00
 8013a6c:	40000400 	.word	0x40000400
 8013a70:	40000800 	.word	0x40000800
 8013a74:	40002000 	.word	0x40002000
 8013a78:	40014000 	.word	0x40014000
 8013a7c:	40014400 	.word	0x40014400
 8013a80:	40014800 	.word	0x40014800
 8013a84:	fffffcff 	.word	0xfffffcff

08013a88 <LL_UCPD_Disable>:
  * @rmtoll CFG1          UCPDEN           LL_UCPD_Disable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_Disable(UCPD_TypeDef *UCPDx)
{
 8013a88:	b580      	push	{r7, lr}
 8013a8a:	b082      	sub	sp, #8
 8013a8c:	af00      	add	r7, sp, #0
 8013a8e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 8013a90:	687b      	ldr	r3, [r7, #4]
 8013a92:	681b      	ldr	r3, [r3, #0]
 8013a94:	005b      	lsls	r3, r3, #1
 8013a96:	085a      	lsrs	r2, r3, #1
 8013a98:	687b      	ldr	r3, [r7, #4]
 8013a9a:	601a      	str	r2, [r3, #0]
}
 8013a9c:	46c0      	nop			; (mov r8, r8)
 8013a9e:	46bd      	mov	sp, r7
 8013aa0:	b002      	add	sp, #8
 8013aa2:	bd80      	pop	{r7, pc}

08013aa4 <LL_APB1_GRP1_EnableClock>:
{
 8013aa4:	b580      	push	{r7, lr}
 8013aa6:	b084      	sub	sp, #16
 8013aa8:	af00      	add	r7, sp, #0
 8013aaa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR1, Periphs);
 8013aac:	4b07      	ldr	r3, [pc, #28]	; (8013acc <LL_APB1_GRP1_EnableClock+0x28>)
 8013aae:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8013ab0:	4b06      	ldr	r3, [pc, #24]	; (8013acc <LL_APB1_GRP1_EnableClock+0x28>)
 8013ab2:	687a      	ldr	r2, [r7, #4]
 8013ab4:	430a      	orrs	r2, r1
 8013ab6:	63da      	str	r2, [r3, #60]	; 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8013ab8:	4b04      	ldr	r3, [pc, #16]	; (8013acc <LL_APB1_GRP1_EnableClock+0x28>)
 8013aba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013abc:	687a      	ldr	r2, [r7, #4]
 8013abe:	4013      	ands	r3, r2
 8013ac0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8013ac2:	68fb      	ldr	r3, [r7, #12]
}
 8013ac4:	46c0      	nop			; (mov r8, r8)
 8013ac6:	46bd      	mov	sp, r7
 8013ac8:	b004      	add	sp, #16
 8013aca:	bd80      	pop	{r7, pc}
 8013acc:	40021000 	.word	0x40021000

08013ad0 <LL_UCPD_Init>:
  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure that contains
  *         the configuration information for the UCPD peripheral.
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_UCPD_Init(UCPD_TypeDef *UCPDx, LL_UCPD_InitTypeDef *UCPD_InitStruct)
{
 8013ad0:	b580      	push	{r7, lr}
 8013ad2:	b082      	sub	sp, #8
 8013ad4:	af00      	add	r7, sp, #0
 8013ad6:	6078      	str	r0, [r7, #4]
 8013ad8:	6039      	str	r1, [r7, #0]
  /* Check the ucpd Instance UCPDx*/
  assert_param(IS_UCPD_ALL_INSTANCE(UCPDx));

  if (UCPD1 == UCPDx)
 8013ada:	687b      	ldr	r3, [r7, #4]
 8013adc:	4a16      	ldr	r2, [pc, #88]	; (8013b38 <LL_UCPD_Init+0x68>)
 8013ade:	4293      	cmp	r3, r2
 8013ae0:	d104      	bne.n	8013aec <LL_UCPD_Init+0x1c>
  {
    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD1);
 8013ae2:	2380      	movs	r3, #128	; 0x80
 8013ae4:	049b      	lsls	r3, r3, #18
 8013ae6:	0018      	movs	r0, r3
 8013ae8:	f7ff ffdc 	bl	8013aa4 <LL_APB1_GRP1_EnableClock>
  }

  if (UCPD2 == UCPDx)
 8013aec:	687b      	ldr	r3, [r7, #4]
 8013aee:	4a13      	ldr	r2, [pc, #76]	; (8013b3c <LL_UCPD_Init+0x6c>)
 8013af0:	4293      	cmp	r3, r2
 8013af2:	d104      	bne.n	8013afe <LL_UCPD_Init+0x2e>
  {
    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD2);
 8013af4:	2380      	movs	r3, #128	; 0x80
 8013af6:	04db      	lsls	r3, r3, #19
 8013af8:	0018      	movs	r0, r3
 8013afa:	f7ff ffd3 	bl	8013aa4 <LL_APB1_GRP1_EnableClock>
  }

  LL_UCPD_Disable(UCPDx);
 8013afe:	687b      	ldr	r3, [r7, #4]
 8013b00:	0018      	movs	r0, r3
 8013b02:	f7ff ffc1 	bl	8013a88 <LL_UCPD_Disable>

  /*---------------------------- UCPDx CFG1 Configuration ------------------------*/
  MODIFY_REG(UCPDx->CFG1,
 8013b06:	687b      	ldr	r3, [r7, #4]
 8013b08:	681b      	ldr	r3, [r3, #0]
 8013b0a:	4a0d      	ldr	r2, [pc, #52]	; (8013b40 <LL_UCPD_Init+0x70>)
 8013b0c:	401a      	ands	r2, r3
 8013b0e:	683b      	ldr	r3, [r7, #0]
 8013b10:	6819      	ldr	r1, [r3, #0]
 8013b12:	683b      	ldr	r3, [r7, #0]
 8013b14:	685b      	ldr	r3, [r3, #4]
 8013b16:	02db      	lsls	r3, r3, #11
 8013b18:	4319      	orrs	r1, r3
 8013b1a:	683b      	ldr	r3, [r7, #0]
 8013b1c:	689b      	ldr	r3, [r3, #8]
 8013b1e:	019b      	lsls	r3, r3, #6
 8013b20:	4319      	orrs	r1, r3
 8013b22:	683b      	ldr	r3, [r7, #0]
 8013b24:	68db      	ldr	r3, [r3, #12]
 8013b26:	430b      	orrs	r3, r1
 8013b28:	431a      	orrs	r2, r3
 8013b2a:	687b      	ldr	r3, [r7, #4]
 8013b2c:	601a      	str	r2, [r3, #0]
             UCPD_CFG1_PSC_UCPDCLK | UCPD_CFG1_TRANSWIN | UCPD_CFG1_IFRGAP | UCPD_CFG1_HBITCLKDIV,
             UCPD_InitStruct->psc_ucpdclk | (UCPD_InitStruct->transwin  << UCPD_CFG1_TRANSWIN_Pos) |
             (UCPD_InitStruct->IfrGap << UCPD_CFG1_IFRGAP_Pos) | UCPD_InitStruct->HbitClockDiv);

  return SUCCESS;
 8013b2e:	2300      	movs	r3, #0
}
 8013b30:	0018      	movs	r0, r3
 8013b32:	46bd      	mov	sp, r7
 8013b34:	b002      	add	sp, #8
 8013b36:	bd80      	pop	{r7, pc}
 8013b38:	4000a000 	.word	0x4000a000
 8013b3c:	4000a400 	.word	0x4000a400
 8013b40:	fff10000 	.word	0xfff10000

08013b44 <LL_UCPD_StructInit>:
  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure
  *         whose fields will be set to default values.
  * @retval None
  */
void LL_UCPD_StructInit(LL_UCPD_InitTypeDef *UCPD_InitStruct)
{
 8013b44:	b580      	push	{r7, lr}
 8013b46:	b082      	sub	sp, #8
 8013b48:	af00      	add	r7, sp, #0
 8013b4a:	6078      	str	r0, [r7, #4]
  /* Set UCPD_InitStruct fields to default values */
  UCPD_InitStruct->psc_ucpdclk  = LL_UCPD_PSC_DIV2;
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	2280      	movs	r2, #128	; 0x80
 8013b50:	0292      	lsls	r2, r2, #10
 8013b52:	601a      	str	r2, [r3, #0]
  UCPD_InitStruct->transwin     = 0x7;   /* Divide by 8                     */
 8013b54:	687b      	ldr	r3, [r7, #4]
 8013b56:	2207      	movs	r2, #7
 8013b58:	605a      	str	r2, [r3, #4]
  UCPD_InitStruct->IfrGap       = 0x10;  /* Divide by 17                    */
 8013b5a:	687b      	ldr	r3, [r7, #4]
 8013b5c:	2210      	movs	r2, #16
 8013b5e:	609a      	str	r2, [r3, #8]
  UCPD_InitStruct->HbitClockDiv = 0x0D;  /* Divide by 14 to produce HBITCLK */
 8013b60:	687b      	ldr	r3, [r7, #4]
 8013b62:	220d      	movs	r2, #13
 8013b64:	60da      	str	r2, [r3, #12]
}
 8013b66:	46c0      	nop			; (mov r8, r8)
 8013b68:	46bd      	mov	sp, r7
 8013b6a:	b002      	add	sp, #8
 8013b6c:	bd80      	pop	{r7, pc}
	...

08013b70 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
{
 8013b70:	b580      	push	{r7, lr}
 8013b72:	b084      	sub	sp, #16
 8013b74:	af00      	add	r7, sp, #0
 8013b76:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8013b78:	687b      	ldr	r3, [r7, #4]
 8013b7a:	2200      	movs	r2, #0
 8013b7c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8013b7e:	4b05      	ldr	r3, [pc, #20]	; (8013b94 <USB_EnableGlobalInt+0x24>)
 8013b80:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = winterruptmask;
 8013b82:	687b      	ldr	r3, [r7, #4]
 8013b84:	68fa      	ldr	r2, [r7, #12]
 8013b86:	641a      	str	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8013b88:	2300      	movs	r3, #0
}
 8013b8a:	0018      	movs	r0, r3
 8013b8c:	46bd      	mov	sp, r7
 8013b8e:	b004      	add	sp, #16
 8013b90:	bd80      	pop	{r7, pc}
 8013b92:	46c0      	nop			; (mov r8, r8)
 8013b94:	0000bf80 	.word	0x0000bf80

08013b98 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 8013b98:	b580      	push	{r7, lr}
 8013b9a:	b084      	sub	sp, #16
 8013b9c:	af00      	add	r7, sp, #0
 8013b9e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8013ba0:	4b06      	ldr	r3, [pc, #24]	; (8013bbc <USB_DisableGlobalInt+0x24>)
 8013ba2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8013ba4:	687b      	ldr	r3, [r7, #4]
 8013ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013ba8:	68fa      	ldr	r2, [r7, #12]
 8013baa:	43d2      	mvns	r2, r2
 8013bac:	401a      	ands	r2, r3
 8013bae:	687b      	ldr	r3, [r7, #4]
 8013bb0:	641a      	str	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8013bb2:	2300      	movs	r3, #0
}
 8013bb4:	0018      	movs	r0, r3
 8013bb6:	46bd      	mov	sp, r7
 8013bb8:	b004      	add	sp, #16
 8013bba:	bd80      	pop	{r7, pc}
 8013bbc:	0000bf80 	.word	0x0000bf80

08013bc0 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 8013bc0:	b580      	push	{r7, lr}
 8013bc2:	b082      	sub	sp, #8
 8013bc4:	af00      	add	r7, sp, #0
 8013bc6:	6078      	str	r0, [r7, #4]
 8013bc8:	000a      	movs	r2, r1
 8013bca:	1cfb      	adds	r3, r7, #3
 8013bcc:	701a      	strb	r2, [r3, #0]
  if (mode == USB_DEVICE_MODE)
 8013bce:	1cfb      	adds	r3, r7, #3
 8013bd0:	781b      	ldrb	r3, [r3, #0]
 8013bd2:	2b00      	cmp	r3, #0
 8013bd4:	d106      	bne.n	8013be4 <USB_SetCurrentMode+0x24>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 8013bd6:	687b      	ldr	r3, [r7, #4]
 8013bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013bda:	005b      	lsls	r3, r3, #1
 8013bdc:	085a      	lsrs	r2, r3, #1
 8013bde:	687b      	ldr	r3, [r7, #4]
 8013be0:	641a      	str	r2, [r3, #64]	; 0x40
 8013be2:	e00d      	b.n	8013c00 <USB_SetCurrentMode+0x40>
  }
  else if (mode == USB_HOST_MODE)
 8013be4:	1cfb      	adds	r3, r7, #3
 8013be6:	781b      	ldrb	r3, [r3, #0]
 8013be8:	2b01      	cmp	r3, #1
 8013bea:	d107      	bne.n	8013bfc <USB_SetCurrentMode+0x3c>
  {
    USBx->CNTR |= USB_CNTR_HOST;
 8013bec:	687b      	ldr	r3, [r7, #4]
 8013bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013bf0:	2280      	movs	r2, #128	; 0x80
 8013bf2:	0612      	lsls	r2, r2, #24
 8013bf4:	431a      	orrs	r2, r3
 8013bf6:	687b      	ldr	r3, [r7, #4]
 8013bf8:	641a      	str	r2, [r3, #64]	; 0x40
 8013bfa:	e001      	b.n	8013c00 <USB_SetCurrentMode+0x40>
  }
  else
  {
    return HAL_ERROR;
 8013bfc:	2301      	movs	r3, #1
 8013bfe:	e000      	b.n	8013c02 <USB_SetCurrentMode+0x42>
  }

  return HAL_OK;
 8013c00:	2300      	movs	r3, #0
}
 8013c02:	0018      	movs	r0, r3
 8013c04:	46bd      	mov	sp, r7
 8013c06:	b002      	add	sp, #8
 8013c08:	bd80      	pop	{r7, pc}

08013c0a <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 8013c0a:	b084      	sub	sp, #16
 8013c0c:	b5b0      	push	{r4, r5, r7, lr}
 8013c0e:	b084      	sub	sp, #16
 8013c10:	af00      	add	r7, sp, #0
 8013c12:	6078      	str	r0, [r7, #4]
 8013c14:	2004      	movs	r0, #4
 8013c16:	2420      	movs	r4, #32
 8013c18:	1900      	adds	r0, r0, r4
 8013c1a:	19c0      	adds	r0, r0, r7
 8013c1c:	6001      	str	r1, [r0, #0]
 8013c1e:	6042      	str	r2, [r0, #4]
 8013c20:	6083      	str	r3, [r0, #8]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 8013c22:	687b      	ldr	r3, [r7, #4]
 8013c24:	2201      	movs	r2, #1
 8013c26:	641a      	str	r2, [r3, #64]	; 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 8013c28:	687b      	ldr	r3, [r7, #4]
 8013c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013c2c:	2201      	movs	r2, #1
 8013c2e:	4393      	bics	r3, r2
 8013c30:	001a      	movs	r2, r3
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 8013c36:	250f      	movs	r5, #15
 8013c38:	197c      	adds	r4, r7, r5
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	2100      	movs	r1, #0
 8013c3e:	0018      	movs	r0, r3
 8013c40:	f7ff ffbe 	bl	8013bc0 <USB_SetCurrentMode>
 8013c44:	0003      	movs	r3, r0
 8013c46:	7023      	strb	r3, [r4, #0]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8013c48:	687b      	ldr	r3, [r7, #4]
 8013c4a:	2200      	movs	r2, #0
 8013c4c:	645a      	str	r2, [r3, #68]	; 0x44

  return ret;
 8013c4e:	197b      	adds	r3, r7, r5
 8013c50:	781b      	ldrb	r3, [r3, #0]
}
 8013c52:	0018      	movs	r0, r3
 8013c54:	46bd      	mov	sp, r7
 8013c56:	b004      	add	sp, #16
 8013c58:	bcb0      	pop	{r4, r5, r7}
 8013c5a:	bc08      	pop	{r3}
 8013c5c:	b004      	add	sp, #16
 8013c5e:	4718      	bx	r3

08013c60 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8013c60:	b580      	push	{r7, lr}
 8013c62:	b09e      	sub	sp, #120	; 0x78
 8013c64:	af00      	add	r7, sp, #0
 8013c66:	6078      	str	r0, [r7, #4]
 8013c68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8013c6a:	2377      	movs	r3, #119	; 0x77
 8013c6c:	18fb      	adds	r3, r7, r3
 8013c6e:	2200      	movs	r2, #0
 8013c70:	701a      	strb	r2, [r3, #0]
  uint32_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8013c72:	687a      	ldr	r2, [r7, #4]
 8013c74:	683b      	ldr	r3, [r7, #0]
 8013c76:	781b      	ldrb	r3, [r3, #0]
 8013c78:	009b      	lsls	r3, r3, #2
 8013c7a:	18d3      	adds	r3, r2, r3
 8013c7c:	681b      	ldr	r3, [r3, #0]
 8013c7e:	4adc      	ldr	r2, [pc, #880]	; (8013ff0 <USB_ActivateEndpoint+0x390>)
 8013c80:	4013      	ands	r3, r2
 8013c82:	673b      	str	r3, [r7, #112]	; 0x70

  /* initialize Endpoint */
  switch (ep->type)
 8013c84:	683b      	ldr	r3, [r7, #0]
 8013c86:	78db      	ldrb	r3, [r3, #3]
 8013c88:	2b03      	cmp	r3, #3
 8013c8a:	d00e      	beq.n	8013caa <USB_ActivateEndpoint+0x4a>
 8013c8c:	dc19      	bgt.n	8013cc2 <USB_ActivateEndpoint+0x62>
 8013c8e:	2b02      	cmp	r3, #2
 8013c90:	d01c      	beq.n	8013ccc <USB_ActivateEndpoint+0x6c>
 8013c92:	dc16      	bgt.n	8013cc2 <USB_ActivateEndpoint+0x62>
 8013c94:	2b00      	cmp	r3, #0
 8013c96:	d002      	beq.n	8013c9e <USB_ActivateEndpoint+0x3e>
 8013c98:	2b01      	cmp	r3, #1
 8013c9a:	d00c      	beq.n	8013cb6 <USB_ActivateEndpoint+0x56>
 8013c9c:	e011      	b.n	8013cc2 <USB_ActivateEndpoint+0x62>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8013c9e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8013ca0:	2280      	movs	r2, #128	; 0x80
 8013ca2:	0092      	lsls	r2, r2, #2
 8013ca4:	4313      	orrs	r3, r2
 8013ca6:	673b      	str	r3, [r7, #112]	; 0x70
      break;
 8013ca8:	e011      	b.n	8013cce <USB_ActivateEndpoint+0x6e>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8013caa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8013cac:	22c0      	movs	r2, #192	; 0xc0
 8013cae:	00d2      	lsls	r2, r2, #3
 8013cb0:	4313      	orrs	r3, r2
 8013cb2:	673b      	str	r3, [r7, #112]	; 0x70
      break;
 8013cb4:	e00b      	b.n	8013cce <USB_ActivateEndpoint+0x6e>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8013cb6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8013cb8:	2280      	movs	r2, #128	; 0x80
 8013cba:	00d2      	lsls	r2, r2, #3
 8013cbc:	4313      	orrs	r3, r2
 8013cbe:	673b      	str	r3, [r7, #112]	; 0x70
      break;
 8013cc0:	e005      	b.n	8013cce <USB_ActivateEndpoint+0x6e>

    default:
      ret = HAL_ERROR;
 8013cc2:	2377      	movs	r3, #119	; 0x77
 8013cc4:	18fb      	adds	r3, r7, r3
 8013cc6:	2201      	movs	r2, #1
 8013cc8:	701a      	strb	r2, [r3, #0]
      break;
 8013cca:	e000      	b.n	8013cce <USB_ActivateEndpoint+0x6e>
      break;
 8013ccc:	46c0      	nop			; (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 8013cce:	687a      	ldr	r2, [r7, #4]
 8013cd0:	683b      	ldr	r3, [r7, #0]
 8013cd2:	781b      	ldrb	r3, [r3, #0]
 8013cd4:	009b      	lsls	r3, r3, #2
 8013cd6:	18d3      	adds	r3, r2, r3
 8013cd8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8013cda:	49c6      	ldr	r1, [pc, #792]	; (8013ff4 <USB_ActivateEndpoint+0x394>)
 8013cdc:	430a      	orrs	r2, r1
 8013cde:	601a      	str	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8013ce0:	687a      	ldr	r2, [r7, #4]
 8013ce2:	683b      	ldr	r3, [r7, #0]
 8013ce4:	781b      	ldrb	r3, [r3, #0]
 8013ce6:	009b      	lsls	r3, r3, #2
 8013ce8:	18d3      	adds	r3, r2, r3
 8013cea:	681b      	ldr	r3, [r3, #0]
 8013cec:	4ac2      	ldr	r2, [pc, #776]	; (8013ff8 <USB_ActivateEndpoint+0x398>)
 8013cee:	4013      	ands	r3, r2
 8013cf0:	683a      	ldr	r2, [r7, #0]
 8013cf2:	7812      	ldrb	r2, [r2, #0]
 8013cf4:	4313      	orrs	r3, r2
 8013cf6:	66bb      	str	r3, [r7, #104]	; 0x68
 8013cf8:	687a      	ldr	r2, [r7, #4]
 8013cfa:	683b      	ldr	r3, [r7, #0]
 8013cfc:	781b      	ldrb	r3, [r3, #0]
 8013cfe:	009b      	lsls	r3, r3, #2
 8013d00:	18d3      	adds	r3, r2, r3
 8013d02:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8013d04:	49bb      	ldr	r1, [pc, #748]	; (8013ff4 <USB_ActivateEndpoint+0x394>)
 8013d06:	430a      	orrs	r2, r1
 8013d08:	601a      	str	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 8013d0a:	683b      	ldr	r3, [r7, #0]
 8013d0c:	7b1b      	ldrb	r3, [r3, #12]
 8013d0e:	2b00      	cmp	r3, #0
 8013d10:	d000      	beq.n	8013d14 <USB_ActivateEndpoint+0xb4>
 8013d12:	e155      	b.n	8013fc0 <USB_ActivateEndpoint+0x360>
  {
    if (ep->is_in != 0U)
 8013d14:	683b      	ldr	r3, [r7, #0]
 8013d16:	785b      	ldrb	r3, [r3, #1]
 8013d18:	2b00      	cmp	r3, #0
 8013d1a:	d06e      	beq.n	8013dfa <USB_ActivateEndpoint+0x19a>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8013d1c:	683b      	ldr	r3, [r7, #0]
 8013d1e:	781b      	ldrb	r3, [r3, #0]
 8013d20:	00db      	lsls	r3, r3, #3
 8013d22:	4ab6      	ldr	r2, [pc, #728]	; (8013ffc <USB_ActivateEndpoint+0x39c>)
 8013d24:	4694      	mov	ip, r2
 8013d26:	4463      	add	r3, ip
 8013d28:	681a      	ldr	r2, [r3, #0]
 8013d2a:	683b      	ldr	r3, [r7, #0]
 8013d2c:	781b      	ldrb	r3, [r3, #0]
 8013d2e:	00db      	lsls	r3, r3, #3
 8013d30:	49b2      	ldr	r1, [pc, #712]	; (8013ffc <USB_ActivateEndpoint+0x39c>)
 8013d32:	468c      	mov	ip, r1
 8013d34:	4463      	add	r3, ip
 8013d36:	0c12      	lsrs	r2, r2, #16
 8013d38:	0412      	lsls	r2, r2, #16
 8013d3a:	601a      	str	r2, [r3, #0]
 8013d3c:	683b      	ldr	r3, [r7, #0]
 8013d3e:	781b      	ldrb	r3, [r3, #0]
 8013d40:	00db      	lsls	r3, r3, #3
 8013d42:	4aae      	ldr	r2, [pc, #696]	; (8013ffc <USB_ActivateEndpoint+0x39c>)
 8013d44:	4694      	mov	ip, r2
 8013d46:	4463      	add	r3, ip
 8013d48:	6819      	ldr	r1, [r3, #0]
 8013d4a:	683b      	ldr	r3, [r7, #0]
 8013d4c:	88db      	ldrh	r3, [r3, #6]
 8013d4e:	089b      	lsrs	r3, r3, #2
 8013d50:	b29b      	uxth	r3, r3
 8013d52:	009a      	lsls	r2, r3, #2
 8013d54:	683b      	ldr	r3, [r7, #0]
 8013d56:	781b      	ldrb	r3, [r3, #0]
 8013d58:	00db      	lsls	r3, r3, #3
 8013d5a:	48a8      	ldr	r0, [pc, #672]	; (8013ffc <USB_ActivateEndpoint+0x39c>)
 8013d5c:	4684      	mov	ip, r0
 8013d5e:	4463      	add	r3, ip
 8013d60:	430a      	orrs	r2, r1
 8013d62:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8013d64:	687a      	ldr	r2, [r7, #4]
 8013d66:	683b      	ldr	r3, [r7, #0]
 8013d68:	781b      	ldrb	r3, [r3, #0]
 8013d6a:	009b      	lsls	r3, r3, #2
 8013d6c:	18d3      	adds	r3, r2, r3
 8013d6e:	681b      	ldr	r3, [r3, #0]
 8013d70:	61bb      	str	r3, [r7, #24]
 8013d72:	69bb      	ldr	r3, [r7, #24]
 8013d74:	2240      	movs	r2, #64	; 0x40
 8013d76:	4013      	ands	r3, r2
 8013d78:	d011      	beq.n	8013d9e <USB_ActivateEndpoint+0x13e>
 8013d7a:	687a      	ldr	r2, [r7, #4]
 8013d7c:	683b      	ldr	r3, [r7, #0]
 8013d7e:	781b      	ldrb	r3, [r3, #0]
 8013d80:	009b      	lsls	r3, r3, #2
 8013d82:	18d3      	adds	r3, r2, r3
 8013d84:	681b      	ldr	r3, [r3, #0]
 8013d86:	4a9c      	ldr	r2, [pc, #624]	; (8013ff8 <USB_ActivateEndpoint+0x398>)
 8013d88:	4013      	ands	r3, r2
 8013d8a:	617b      	str	r3, [r7, #20]
 8013d8c:	687a      	ldr	r2, [r7, #4]
 8013d8e:	683b      	ldr	r3, [r7, #0]
 8013d90:	781b      	ldrb	r3, [r3, #0]
 8013d92:	009b      	lsls	r3, r3, #2
 8013d94:	18d3      	adds	r3, r2, r3
 8013d96:	697a      	ldr	r2, [r7, #20]
 8013d98:	4999      	ldr	r1, [pc, #612]	; (8014000 <USB_ActivateEndpoint+0x3a0>)
 8013d9a:	430a      	orrs	r2, r1
 8013d9c:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8013d9e:	683b      	ldr	r3, [r7, #0]
 8013da0:	78db      	ldrb	r3, [r3, #3]
 8013da2:	2b01      	cmp	r3, #1
 8013da4:	d016      	beq.n	8013dd4 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8013da6:	687a      	ldr	r2, [r7, #4]
 8013da8:	683b      	ldr	r3, [r7, #0]
 8013daa:	781b      	ldrb	r3, [r3, #0]
 8013dac:	009b      	lsls	r3, r3, #2
 8013dae:	18d3      	adds	r3, r2, r3
 8013db0:	681b      	ldr	r3, [r3, #0]
 8013db2:	4a94      	ldr	r2, [pc, #592]	; (8014004 <USB_ActivateEndpoint+0x3a4>)
 8013db4:	4013      	ands	r3, r2
 8013db6:	60fb      	str	r3, [r7, #12]
 8013db8:	68fb      	ldr	r3, [r7, #12]
 8013dba:	2220      	movs	r2, #32
 8013dbc:	4053      	eors	r3, r2
 8013dbe:	60fb      	str	r3, [r7, #12]
 8013dc0:	687a      	ldr	r2, [r7, #4]
 8013dc2:	683b      	ldr	r3, [r7, #0]
 8013dc4:	781b      	ldrb	r3, [r3, #0]
 8013dc6:	009b      	lsls	r3, r3, #2
 8013dc8:	18d3      	adds	r3, r2, r3
 8013dca:	68fa      	ldr	r2, [r7, #12]
 8013dcc:	4989      	ldr	r1, [pc, #548]	; (8013ff4 <USB_ActivateEndpoint+0x394>)
 8013dce:	430a      	orrs	r2, r1
 8013dd0:	601a      	str	r2, [r3, #0]
 8013dd2:	e261      	b.n	8014298 <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8013dd4:	687a      	ldr	r2, [r7, #4]
 8013dd6:	683b      	ldr	r3, [r7, #0]
 8013dd8:	781b      	ldrb	r3, [r3, #0]
 8013dda:	009b      	lsls	r3, r3, #2
 8013ddc:	18d3      	adds	r3, r2, r3
 8013dde:	681b      	ldr	r3, [r3, #0]
 8013de0:	4a88      	ldr	r2, [pc, #544]	; (8014004 <USB_ActivateEndpoint+0x3a4>)
 8013de2:	4013      	ands	r3, r2
 8013de4:	613b      	str	r3, [r7, #16]
 8013de6:	687a      	ldr	r2, [r7, #4]
 8013de8:	683b      	ldr	r3, [r7, #0]
 8013dea:	781b      	ldrb	r3, [r3, #0]
 8013dec:	009b      	lsls	r3, r3, #2
 8013dee:	18d3      	adds	r3, r2, r3
 8013df0:	693a      	ldr	r2, [r7, #16]
 8013df2:	4980      	ldr	r1, [pc, #512]	; (8013ff4 <USB_ActivateEndpoint+0x394>)
 8013df4:	430a      	orrs	r2, r1
 8013df6:	601a      	str	r2, [r3, #0]
 8013df8:	e24e      	b.n	8014298 <USB_ActivateEndpoint+0x638>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8013dfa:	683b      	ldr	r3, [r7, #0]
 8013dfc:	781b      	ldrb	r3, [r3, #0]
 8013dfe:	00db      	lsls	r3, r3, #3
 8013e00:	4a7e      	ldr	r2, [pc, #504]	; (8013ffc <USB_ActivateEndpoint+0x39c>)
 8013e02:	4694      	mov	ip, r2
 8013e04:	4463      	add	r3, ip
 8013e06:	685a      	ldr	r2, [r3, #4]
 8013e08:	683b      	ldr	r3, [r7, #0]
 8013e0a:	781b      	ldrb	r3, [r3, #0]
 8013e0c:	00db      	lsls	r3, r3, #3
 8013e0e:	497b      	ldr	r1, [pc, #492]	; (8013ffc <USB_ActivateEndpoint+0x39c>)
 8013e10:	468c      	mov	ip, r1
 8013e12:	4463      	add	r3, ip
 8013e14:	0c12      	lsrs	r2, r2, #16
 8013e16:	0412      	lsls	r2, r2, #16
 8013e18:	605a      	str	r2, [r3, #4]
 8013e1a:	683b      	ldr	r3, [r7, #0]
 8013e1c:	781b      	ldrb	r3, [r3, #0]
 8013e1e:	00db      	lsls	r3, r3, #3
 8013e20:	4a76      	ldr	r2, [pc, #472]	; (8013ffc <USB_ActivateEndpoint+0x39c>)
 8013e22:	4694      	mov	ip, r2
 8013e24:	4463      	add	r3, ip
 8013e26:	6859      	ldr	r1, [r3, #4]
 8013e28:	683b      	ldr	r3, [r7, #0]
 8013e2a:	88db      	ldrh	r3, [r3, #6]
 8013e2c:	089b      	lsrs	r3, r3, #2
 8013e2e:	b29b      	uxth	r3, r3
 8013e30:	009a      	lsls	r2, r3, #2
 8013e32:	683b      	ldr	r3, [r7, #0]
 8013e34:	781b      	ldrb	r3, [r3, #0]
 8013e36:	00db      	lsls	r3, r3, #3
 8013e38:	4870      	ldr	r0, [pc, #448]	; (8013ffc <USB_ActivateEndpoint+0x39c>)
 8013e3a:	4684      	mov	ip, r0
 8013e3c:	4463      	add	r3, ip
 8013e3e:	430a      	orrs	r2, r1
 8013e40:	605a      	str	r2, [r3, #4]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8013e42:	683b      	ldr	r3, [r7, #0]
 8013e44:	781b      	ldrb	r3, [r3, #0]
 8013e46:	00db      	lsls	r3, r3, #3
 8013e48:	4a6c      	ldr	r2, [pc, #432]	; (8013ffc <USB_ActivateEndpoint+0x39c>)
 8013e4a:	4694      	mov	ip, r2
 8013e4c:	4463      	add	r3, ip
 8013e4e:	685a      	ldr	r2, [r3, #4]
 8013e50:	683b      	ldr	r3, [r7, #0]
 8013e52:	781b      	ldrb	r3, [r3, #0]
 8013e54:	00db      	lsls	r3, r3, #3
 8013e56:	4969      	ldr	r1, [pc, #420]	; (8013ffc <USB_ActivateEndpoint+0x39c>)
 8013e58:	468c      	mov	ip, r1
 8013e5a:	4463      	add	r3, ip
 8013e5c:	0192      	lsls	r2, r2, #6
 8013e5e:	0992      	lsrs	r2, r2, #6
 8013e60:	605a      	str	r2, [r3, #4]
 8013e62:	683b      	ldr	r3, [r7, #0]
 8013e64:	691b      	ldr	r3, [r3, #16]
 8013e66:	2b3e      	cmp	r3, #62	; 0x3e
 8013e68:	d920      	bls.n	8013eac <USB_ActivateEndpoint+0x24c>
 8013e6a:	683b      	ldr	r3, [r7, #0]
 8013e6c:	691b      	ldr	r3, [r3, #16]
 8013e6e:	095b      	lsrs	r3, r3, #5
 8013e70:	66fb      	str	r3, [r7, #108]	; 0x6c
 8013e72:	683b      	ldr	r3, [r7, #0]
 8013e74:	691b      	ldr	r3, [r3, #16]
 8013e76:	221f      	movs	r2, #31
 8013e78:	4013      	ands	r3, r2
 8013e7a:	d102      	bne.n	8013e82 <USB_ActivateEndpoint+0x222>
 8013e7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013e7e:	3b01      	subs	r3, #1
 8013e80:	66fb      	str	r3, [r7, #108]	; 0x6c
 8013e82:	683b      	ldr	r3, [r7, #0]
 8013e84:	781b      	ldrb	r3, [r3, #0]
 8013e86:	00db      	lsls	r3, r3, #3
 8013e88:	4a5c      	ldr	r2, [pc, #368]	; (8013ffc <USB_ActivateEndpoint+0x39c>)
 8013e8a:	4694      	mov	ip, r2
 8013e8c:	4463      	add	r3, ip
 8013e8e:	685a      	ldr	r2, [r3, #4]
 8013e90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013e92:	069b      	lsls	r3, r3, #26
 8013e94:	431a      	orrs	r2, r3
 8013e96:	683b      	ldr	r3, [r7, #0]
 8013e98:	781b      	ldrb	r3, [r3, #0]
 8013e9a:	00db      	lsls	r3, r3, #3
 8013e9c:	4957      	ldr	r1, [pc, #348]	; (8013ffc <USB_ActivateEndpoint+0x39c>)
 8013e9e:	468c      	mov	ip, r1
 8013ea0:	4463      	add	r3, ip
 8013ea2:	2180      	movs	r1, #128	; 0x80
 8013ea4:	0609      	lsls	r1, r1, #24
 8013ea6:	430a      	orrs	r2, r1
 8013ea8:	605a      	str	r2, [r3, #4]
 8013eaa:	e032      	b.n	8013f12 <USB_ActivateEndpoint+0x2b2>
 8013eac:	683b      	ldr	r3, [r7, #0]
 8013eae:	691b      	ldr	r3, [r3, #16]
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	d111      	bne.n	8013ed8 <USB_ActivateEndpoint+0x278>
 8013eb4:	683b      	ldr	r3, [r7, #0]
 8013eb6:	781b      	ldrb	r3, [r3, #0]
 8013eb8:	00db      	lsls	r3, r3, #3
 8013eba:	4a50      	ldr	r2, [pc, #320]	; (8013ffc <USB_ActivateEndpoint+0x39c>)
 8013ebc:	4694      	mov	ip, r2
 8013ebe:	4463      	add	r3, ip
 8013ec0:	685a      	ldr	r2, [r3, #4]
 8013ec2:	683b      	ldr	r3, [r7, #0]
 8013ec4:	781b      	ldrb	r3, [r3, #0]
 8013ec6:	00db      	lsls	r3, r3, #3
 8013ec8:	494c      	ldr	r1, [pc, #304]	; (8013ffc <USB_ActivateEndpoint+0x39c>)
 8013eca:	468c      	mov	ip, r1
 8013ecc:	4463      	add	r3, ip
 8013ece:	2180      	movs	r1, #128	; 0x80
 8013ed0:	0609      	lsls	r1, r1, #24
 8013ed2:	430a      	orrs	r2, r1
 8013ed4:	605a      	str	r2, [r3, #4]
 8013ed6:	e01c      	b.n	8013f12 <USB_ActivateEndpoint+0x2b2>
 8013ed8:	683b      	ldr	r3, [r7, #0]
 8013eda:	691b      	ldr	r3, [r3, #16]
 8013edc:	085b      	lsrs	r3, r3, #1
 8013ede:	66fb      	str	r3, [r7, #108]	; 0x6c
 8013ee0:	683b      	ldr	r3, [r7, #0]
 8013ee2:	691b      	ldr	r3, [r3, #16]
 8013ee4:	2201      	movs	r2, #1
 8013ee6:	4013      	ands	r3, r2
 8013ee8:	d002      	beq.n	8013ef0 <USB_ActivateEndpoint+0x290>
 8013eea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013eec:	3301      	adds	r3, #1
 8013eee:	66fb      	str	r3, [r7, #108]	; 0x6c
 8013ef0:	683b      	ldr	r3, [r7, #0]
 8013ef2:	781b      	ldrb	r3, [r3, #0]
 8013ef4:	00db      	lsls	r3, r3, #3
 8013ef6:	4a41      	ldr	r2, [pc, #260]	; (8013ffc <USB_ActivateEndpoint+0x39c>)
 8013ef8:	4694      	mov	ip, r2
 8013efa:	4463      	add	r3, ip
 8013efc:	6859      	ldr	r1, [r3, #4]
 8013efe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013f00:	069a      	lsls	r2, r3, #26
 8013f02:	683b      	ldr	r3, [r7, #0]
 8013f04:	781b      	ldrb	r3, [r3, #0]
 8013f06:	00db      	lsls	r3, r3, #3
 8013f08:	483c      	ldr	r0, [pc, #240]	; (8013ffc <USB_ActivateEndpoint+0x39c>)
 8013f0a:	4684      	mov	ip, r0
 8013f0c:	4463      	add	r3, ip
 8013f0e:	430a      	orrs	r2, r1
 8013f10:	605a      	str	r2, [r3, #4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8013f12:	687a      	ldr	r2, [r7, #4]
 8013f14:	683b      	ldr	r3, [r7, #0]
 8013f16:	781b      	ldrb	r3, [r3, #0]
 8013f18:	009b      	lsls	r3, r3, #2
 8013f1a:	18d3      	adds	r3, r2, r3
 8013f1c:	681b      	ldr	r3, [r3, #0]
 8013f1e:	62bb      	str	r3, [r7, #40]	; 0x28
 8013f20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013f22:	2380      	movs	r3, #128	; 0x80
 8013f24:	01db      	lsls	r3, r3, #7
 8013f26:	4013      	ands	r3, r2
 8013f28:	d011      	beq.n	8013f4e <USB_ActivateEndpoint+0x2ee>
 8013f2a:	687a      	ldr	r2, [r7, #4]
 8013f2c:	683b      	ldr	r3, [r7, #0]
 8013f2e:	781b      	ldrb	r3, [r3, #0]
 8013f30:	009b      	lsls	r3, r3, #2
 8013f32:	18d3      	adds	r3, r2, r3
 8013f34:	681b      	ldr	r3, [r3, #0]
 8013f36:	4a30      	ldr	r2, [pc, #192]	; (8013ff8 <USB_ActivateEndpoint+0x398>)
 8013f38:	4013      	ands	r3, r2
 8013f3a:	627b      	str	r3, [r7, #36]	; 0x24
 8013f3c:	687a      	ldr	r2, [r7, #4]
 8013f3e:	683b      	ldr	r3, [r7, #0]
 8013f40:	781b      	ldrb	r3, [r3, #0]
 8013f42:	009b      	lsls	r3, r3, #2
 8013f44:	18d3      	adds	r3, r2, r3
 8013f46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013f48:	492f      	ldr	r1, [pc, #188]	; (8014008 <USB_ActivateEndpoint+0x3a8>)
 8013f4a:	430a      	orrs	r2, r1
 8013f4c:	601a      	str	r2, [r3, #0]

      if (ep->num == 0U)
 8013f4e:	683b      	ldr	r3, [r7, #0]
 8013f50:	781b      	ldrb	r3, [r3, #0]
 8013f52:	2b00      	cmp	r3, #0
 8013f54:	d11c      	bne.n	8013f90 <USB_ActivateEndpoint+0x330>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8013f56:	687a      	ldr	r2, [r7, #4]
 8013f58:	683b      	ldr	r3, [r7, #0]
 8013f5a:	781b      	ldrb	r3, [r3, #0]
 8013f5c:	009b      	lsls	r3, r3, #2
 8013f5e:	18d3      	adds	r3, r2, r3
 8013f60:	681b      	ldr	r3, [r3, #0]
 8013f62:	4a2a      	ldr	r2, [pc, #168]	; (801400c <USB_ActivateEndpoint+0x3ac>)
 8013f64:	4013      	ands	r3, r2
 8013f66:	61fb      	str	r3, [r7, #28]
 8013f68:	69fb      	ldr	r3, [r7, #28]
 8013f6a:	2280      	movs	r2, #128	; 0x80
 8013f6c:	0152      	lsls	r2, r2, #5
 8013f6e:	4053      	eors	r3, r2
 8013f70:	61fb      	str	r3, [r7, #28]
 8013f72:	69fb      	ldr	r3, [r7, #28]
 8013f74:	2280      	movs	r2, #128	; 0x80
 8013f76:	0192      	lsls	r2, r2, #6
 8013f78:	4053      	eors	r3, r2
 8013f7a:	61fb      	str	r3, [r7, #28]
 8013f7c:	687a      	ldr	r2, [r7, #4]
 8013f7e:	683b      	ldr	r3, [r7, #0]
 8013f80:	781b      	ldrb	r3, [r3, #0]
 8013f82:	009b      	lsls	r3, r3, #2
 8013f84:	18d3      	adds	r3, r2, r3
 8013f86:	69fa      	ldr	r2, [r7, #28]
 8013f88:	491a      	ldr	r1, [pc, #104]	; (8013ff4 <USB_ActivateEndpoint+0x394>)
 8013f8a:	430a      	orrs	r2, r1
 8013f8c:	601a      	str	r2, [r3, #0]
 8013f8e:	e183      	b.n	8014298 <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8013f90:	687a      	ldr	r2, [r7, #4]
 8013f92:	683b      	ldr	r3, [r7, #0]
 8013f94:	781b      	ldrb	r3, [r3, #0]
 8013f96:	009b      	lsls	r3, r3, #2
 8013f98:	18d3      	adds	r3, r2, r3
 8013f9a:	681b      	ldr	r3, [r3, #0]
 8013f9c:	4a1b      	ldr	r2, [pc, #108]	; (801400c <USB_ActivateEndpoint+0x3ac>)
 8013f9e:	4013      	ands	r3, r2
 8013fa0:	623b      	str	r3, [r7, #32]
 8013fa2:	6a3b      	ldr	r3, [r7, #32]
 8013fa4:	2280      	movs	r2, #128	; 0x80
 8013fa6:	0192      	lsls	r2, r2, #6
 8013fa8:	4053      	eors	r3, r2
 8013faa:	623b      	str	r3, [r7, #32]
 8013fac:	687a      	ldr	r2, [r7, #4]
 8013fae:	683b      	ldr	r3, [r7, #0]
 8013fb0:	781b      	ldrb	r3, [r3, #0]
 8013fb2:	009b      	lsls	r3, r3, #2
 8013fb4:	18d3      	adds	r3, r2, r3
 8013fb6:	6a3a      	ldr	r2, [r7, #32]
 8013fb8:	490e      	ldr	r1, [pc, #56]	; (8013ff4 <USB_ActivateEndpoint+0x394>)
 8013fba:	430a      	orrs	r2, r1
 8013fbc:	601a      	str	r2, [r3, #0]
 8013fbe:	e16b      	b.n	8014298 <USB_ActivateEndpoint+0x638>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8013fc0:	683b      	ldr	r3, [r7, #0]
 8013fc2:	78db      	ldrb	r3, [r3, #3]
 8013fc4:	2b02      	cmp	r3, #2
 8013fc6:	d125      	bne.n	8014014 <USB_ActivateEndpoint+0x3b4>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8013fc8:	687a      	ldr	r2, [r7, #4]
 8013fca:	683b      	ldr	r3, [r7, #0]
 8013fcc:	781b      	ldrb	r3, [r3, #0]
 8013fce:	009b      	lsls	r3, r3, #2
 8013fd0:	18d3      	adds	r3, r2, r3
 8013fd2:	681b      	ldr	r3, [r3, #0]
 8013fd4:	4a08      	ldr	r2, [pc, #32]	; (8013ff8 <USB_ActivateEndpoint+0x398>)
 8013fd6:	4013      	ands	r3, r2
 8013fd8:	663b      	str	r3, [r7, #96]	; 0x60
 8013fda:	687a      	ldr	r2, [r7, #4]
 8013fdc:	683b      	ldr	r3, [r7, #0]
 8013fde:	781b      	ldrb	r3, [r3, #0]
 8013fe0:	009b      	lsls	r3, r3, #2
 8013fe2:	18d3      	adds	r3, r2, r3
 8013fe4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8013fe6:	490a      	ldr	r1, [pc, #40]	; (8014010 <USB_ActivateEndpoint+0x3b0>)
 8013fe8:	430a      	orrs	r2, r1
 8013fea:	601a      	str	r2, [r3, #0]
 8013fec:	e024      	b.n	8014038 <USB_ActivateEndpoint+0x3d8>
 8013fee:	46c0      	nop			; (mov r8, r8)
 8013ff0:	07ff898f 	.word	0x07ff898f
 8013ff4:	00008080 	.word	0x00008080
 8013ff8:	07ff8f8f 	.word	0x07ff8f8f
 8013ffc:	40009800 	.word	0x40009800
 8014000:	000080c0 	.word	0x000080c0
 8014004:	07ff8fbf 	.word	0x07ff8fbf
 8014008:	0000c080 	.word	0x0000c080
 801400c:	07ffbf8f 	.word	0x07ffbf8f
 8014010:	00008180 	.word	0x00008180
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8014014:	687a      	ldr	r2, [r7, #4]
 8014016:	683b      	ldr	r3, [r7, #0]
 8014018:	781b      	ldrb	r3, [r3, #0]
 801401a:	009b      	lsls	r3, r3, #2
 801401c:	18d3      	adds	r3, r2, r3
 801401e:	681b      	ldr	r3, [r3, #0]
 8014020:	4aa1      	ldr	r2, [pc, #644]	; (80142a8 <USB_ActivateEndpoint+0x648>)
 8014022:	4013      	ands	r3, r2
 8014024:	667b      	str	r3, [r7, #100]	; 0x64
 8014026:	687a      	ldr	r2, [r7, #4]
 8014028:	683b      	ldr	r3, [r7, #0]
 801402a:	781b      	ldrb	r3, [r3, #0]
 801402c:	009b      	lsls	r3, r3, #2
 801402e:	18d3      	adds	r3, r2, r3
 8014030:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8014032:	499e      	ldr	r1, [pc, #632]	; (80142ac <USB_ActivateEndpoint+0x64c>)
 8014034:	430a      	orrs	r2, r1
 8014036:	601a      	str	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8014038:	683b      	ldr	r3, [r7, #0]
 801403a:	781b      	ldrb	r3, [r3, #0]
 801403c:	00db      	lsls	r3, r3, #3
 801403e:	4a9c      	ldr	r2, [pc, #624]	; (80142b0 <USB_ActivateEndpoint+0x650>)
 8014040:	4694      	mov	ip, r2
 8014042:	4463      	add	r3, ip
 8014044:	681a      	ldr	r2, [r3, #0]
 8014046:	683b      	ldr	r3, [r7, #0]
 8014048:	781b      	ldrb	r3, [r3, #0]
 801404a:	00db      	lsls	r3, r3, #3
 801404c:	4998      	ldr	r1, [pc, #608]	; (80142b0 <USB_ActivateEndpoint+0x650>)
 801404e:	468c      	mov	ip, r1
 8014050:	4463      	add	r3, ip
 8014052:	0c12      	lsrs	r2, r2, #16
 8014054:	0412      	lsls	r2, r2, #16
 8014056:	601a      	str	r2, [r3, #0]
 8014058:	683b      	ldr	r3, [r7, #0]
 801405a:	781b      	ldrb	r3, [r3, #0]
 801405c:	00db      	lsls	r3, r3, #3
 801405e:	4a94      	ldr	r2, [pc, #592]	; (80142b0 <USB_ActivateEndpoint+0x650>)
 8014060:	4694      	mov	ip, r2
 8014062:	4463      	add	r3, ip
 8014064:	6819      	ldr	r1, [r3, #0]
 8014066:	683b      	ldr	r3, [r7, #0]
 8014068:	891b      	ldrh	r3, [r3, #8]
 801406a:	089b      	lsrs	r3, r3, #2
 801406c:	b29b      	uxth	r3, r3
 801406e:	009a      	lsls	r2, r3, #2
 8014070:	683b      	ldr	r3, [r7, #0]
 8014072:	781b      	ldrb	r3, [r3, #0]
 8014074:	00db      	lsls	r3, r3, #3
 8014076:	488e      	ldr	r0, [pc, #568]	; (80142b0 <USB_ActivateEndpoint+0x650>)
 8014078:	4684      	mov	ip, r0
 801407a:	4463      	add	r3, ip
 801407c:	430a      	orrs	r2, r1
 801407e:	601a      	str	r2, [r3, #0]
 8014080:	683b      	ldr	r3, [r7, #0]
 8014082:	781b      	ldrb	r3, [r3, #0]
 8014084:	00db      	lsls	r3, r3, #3
 8014086:	4a8a      	ldr	r2, [pc, #552]	; (80142b0 <USB_ActivateEndpoint+0x650>)
 8014088:	4694      	mov	ip, r2
 801408a:	4463      	add	r3, ip
 801408c:	685a      	ldr	r2, [r3, #4]
 801408e:	683b      	ldr	r3, [r7, #0]
 8014090:	781b      	ldrb	r3, [r3, #0]
 8014092:	00db      	lsls	r3, r3, #3
 8014094:	4986      	ldr	r1, [pc, #536]	; (80142b0 <USB_ActivateEndpoint+0x650>)
 8014096:	468c      	mov	ip, r1
 8014098:	4463      	add	r3, ip
 801409a:	0c12      	lsrs	r2, r2, #16
 801409c:	0412      	lsls	r2, r2, #16
 801409e:	605a      	str	r2, [r3, #4]
 80140a0:	683b      	ldr	r3, [r7, #0]
 80140a2:	781b      	ldrb	r3, [r3, #0]
 80140a4:	00db      	lsls	r3, r3, #3
 80140a6:	4a82      	ldr	r2, [pc, #520]	; (80142b0 <USB_ActivateEndpoint+0x650>)
 80140a8:	4694      	mov	ip, r2
 80140aa:	4463      	add	r3, ip
 80140ac:	6859      	ldr	r1, [r3, #4]
 80140ae:	683b      	ldr	r3, [r7, #0]
 80140b0:	895b      	ldrh	r3, [r3, #10]
 80140b2:	089b      	lsrs	r3, r3, #2
 80140b4:	b29b      	uxth	r3, r3
 80140b6:	009a      	lsls	r2, r3, #2
 80140b8:	683b      	ldr	r3, [r7, #0]
 80140ba:	781b      	ldrb	r3, [r3, #0]
 80140bc:	00db      	lsls	r3, r3, #3
 80140be:	487c      	ldr	r0, [pc, #496]	; (80142b0 <USB_ActivateEndpoint+0x650>)
 80140c0:	4684      	mov	ip, r0
 80140c2:	4463      	add	r3, ip
 80140c4:	430a      	orrs	r2, r1
 80140c6:	605a      	str	r2, [r3, #4]

    if (ep->is_in == 0U)
 80140c8:	683b      	ldr	r3, [r7, #0]
 80140ca:	785b      	ldrb	r3, [r3, #1]
 80140cc:	2b00      	cmp	r3, #0
 80140ce:	d169      	bne.n	80141a4 <USB_ActivateEndpoint+0x544>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80140d0:	687a      	ldr	r2, [r7, #4]
 80140d2:	683b      	ldr	r3, [r7, #0]
 80140d4:	781b      	ldrb	r3, [r3, #0]
 80140d6:	009b      	lsls	r3, r3, #2
 80140d8:	18d3      	adds	r3, r2, r3
 80140da:	681b      	ldr	r3, [r3, #0]
 80140dc:	643b      	str	r3, [r7, #64]	; 0x40
 80140de:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80140e0:	2380      	movs	r3, #128	; 0x80
 80140e2:	01db      	lsls	r3, r3, #7
 80140e4:	4013      	ands	r3, r2
 80140e6:	d011      	beq.n	801410c <USB_ActivateEndpoint+0x4ac>
 80140e8:	687a      	ldr	r2, [r7, #4]
 80140ea:	683b      	ldr	r3, [r7, #0]
 80140ec:	781b      	ldrb	r3, [r3, #0]
 80140ee:	009b      	lsls	r3, r3, #2
 80140f0:	18d3      	adds	r3, r2, r3
 80140f2:	681b      	ldr	r3, [r3, #0]
 80140f4:	4a6f      	ldr	r2, [pc, #444]	; (80142b4 <USB_ActivateEndpoint+0x654>)
 80140f6:	4013      	ands	r3, r2
 80140f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80140fa:	687a      	ldr	r2, [r7, #4]
 80140fc:	683b      	ldr	r3, [r7, #0]
 80140fe:	781b      	ldrb	r3, [r3, #0]
 8014100:	009b      	lsls	r3, r3, #2
 8014102:	18d3      	adds	r3, r2, r3
 8014104:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8014106:	496c      	ldr	r1, [pc, #432]	; (80142b8 <USB_ActivateEndpoint+0x658>)
 8014108:	430a      	orrs	r2, r1
 801410a:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801410c:	687a      	ldr	r2, [r7, #4]
 801410e:	683b      	ldr	r3, [r7, #0]
 8014110:	781b      	ldrb	r3, [r3, #0]
 8014112:	009b      	lsls	r3, r3, #2
 8014114:	18d3      	adds	r3, r2, r3
 8014116:	681b      	ldr	r3, [r3, #0]
 8014118:	63bb      	str	r3, [r7, #56]	; 0x38
 801411a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801411c:	2240      	movs	r2, #64	; 0x40
 801411e:	4013      	ands	r3, r2
 8014120:	d011      	beq.n	8014146 <USB_ActivateEndpoint+0x4e6>
 8014122:	687a      	ldr	r2, [r7, #4]
 8014124:	683b      	ldr	r3, [r7, #0]
 8014126:	781b      	ldrb	r3, [r3, #0]
 8014128:	009b      	lsls	r3, r3, #2
 801412a:	18d3      	adds	r3, r2, r3
 801412c:	681b      	ldr	r3, [r3, #0]
 801412e:	4a61      	ldr	r2, [pc, #388]	; (80142b4 <USB_ActivateEndpoint+0x654>)
 8014130:	4013      	ands	r3, r2
 8014132:	637b      	str	r3, [r7, #52]	; 0x34
 8014134:	687a      	ldr	r2, [r7, #4]
 8014136:	683b      	ldr	r3, [r7, #0]
 8014138:	781b      	ldrb	r3, [r3, #0]
 801413a:	009b      	lsls	r3, r3, #2
 801413c:	18d3      	adds	r3, r2, r3
 801413e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014140:	495e      	ldr	r1, [pc, #376]	; (80142bc <USB_ActivateEndpoint+0x65c>)
 8014142:	430a      	orrs	r2, r1
 8014144:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8014146:	687a      	ldr	r2, [r7, #4]
 8014148:	683b      	ldr	r3, [r7, #0]
 801414a:	781b      	ldrb	r3, [r3, #0]
 801414c:	009b      	lsls	r3, r3, #2
 801414e:	18d3      	adds	r3, r2, r3
 8014150:	681b      	ldr	r3, [r3, #0]
 8014152:	4a5b      	ldr	r2, [pc, #364]	; (80142c0 <USB_ActivateEndpoint+0x660>)
 8014154:	4013      	ands	r3, r2
 8014156:	633b      	str	r3, [r7, #48]	; 0x30
 8014158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801415a:	2280      	movs	r2, #128	; 0x80
 801415c:	0152      	lsls	r2, r2, #5
 801415e:	4053      	eors	r3, r2
 8014160:	633b      	str	r3, [r7, #48]	; 0x30
 8014162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014164:	2280      	movs	r2, #128	; 0x80
 8014166:	0192      	lsls	r2, r2, #6
 8014168:	4053      	eors	r3, r2
 801416a:	633b      	str	r3, [r7, #48]	; 0x30
 801416c:	687a      	ldr	r2, [r7, #4]
 801416e:	683b      	ldr	r3, [r7, #0]
 8014170:	781b      	ldrb	r3, [r3, #0]
 8014172:	009b      	lsls	r3, r3, #2
 8014174:	18d3      	adds	r3, r2, r3
 8014176:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014178:	494c      	ldr	r1, [pc, #304]	; (80142ac <USB_ActivateEndpoint+0x64c>)
 801417a:	430a      	orrs	r2, r1
 801417c:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801417e:	687a      	ldr	r2, [r7, #4]
 8014180:	683b      	ldr	r3, [r7, #0]
 8014182:	781b      	ldrb	r3, [r3, #0]
 8014184:	009b      	lsls	r3, r3, #2
 8014186:	18d3      	adds	r3, r2, r3
 8014188:	681b      	ldr	r3, [r3, #0]
 801418a:	4a4e      	ldr	r2, [pc, #312]	; (80142c4 <USB_ActivateEndpoint+0x664>)
 801418c:	4013      	ands	r3, r2
 801418e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8014190:	687a      	ldr	r2, [r7, #4]
 8014192:	683b      	ldr	r3, [r7, #0]
 8014194:	781b      	ldrb	r3, [r3, #0]
 8014196:	009b      	lsls	r3, r3, #2
 8014198:	18d3      	adds	r3, r2, r3
 801419a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801419c:	4943      	ldr	r1, [pc, #268]	; (80142ac <USB_ActivateEndpoint+0x64c>)
 801419e:	430a      	orrs	r2, r1
 80141a0:	601a      	str	r2, [r3, #0]
 80141a2:	e079      	b.n	8014298 <USB_ActivateEndpoint+0x638>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80141a4:	687a      	ldr	r2, [r7, #4]
 80141a6:	683b      	ldr	r3, [r7, #0]
 80141a8:	781b      	ldrb	r3, [r3, #0]
 80141aa:	009b      	lsls	r3, r3, #2
 80141ac:	18d3      	adds	r3, r2, r3
 80141ae:	681b      	ldr	r3, [r3, #0]
 80141b0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80141b2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80141b4:	2380      	movs	r3, #128	; 0x80
 80141b6:	01db      	lsls	r3, r3, #7
 80141b8:	4013      	ands	r3, r2
 80141ba:	d011      	beq.n	80141e0 <USB_ActivateEndpoint+0x580>
 80141bc:	687a      	ldr	r2, [r7, #4]
 80141be:	683b      	ldr	r3, [r7, #0]
 80141c0:	781b      	ldrb	r3, [r3, #0]
 80141c2:	009b      	lsls	r3, r3, #2
 80141c4:	18d3      	adds	r3, r2, r3
 80141c6:	681b      	ldr	r3, [r3, #0]
 80141c8:	4a3a      	ldr	r2, [pc, #232]	; (80142b4 <USB_ActivateEndpoint+0x654>)
 80141ca:	4013      	ands	r3, r2
 80141cc:	65bb      	str	r3, [r7, #88]	; 0x58
 80141ce:	687a      	ldr	r2, [r7, #4]
 80141d0:	683b      	ldr	r3, [r7, #0]
 80141d2:	781b      	ldrb	r3, [r3, #0]
 80141d4:	009b      	lsls	r3, r3, #2
 80141d6:	18d3      	adds	r3, r2, r3
 80141d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80141da:	4937      	ldr	r1, [pc, #220]	; (80142b8 <USB_ActivateEndpoint+0x658>)
 80141dc:	430a      	orrs	r2, r1
 80141de:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80141e0:	687a      	ldr	r2, [r7, #4]
 80141e2:	683b      	ldr	r3, [r7, #0]
 80141e4:	781b      	ldrb	r3, [r3, #0]
 80141e6:	009b      	lsls	r3, r3, #2
 80141e8:	18d3      	adds	r3, r2, r3
 80141ea:	681b      	ldr	r3, [r3, #0]
 80141ec:	657b      	str	r3, [r7, #84]	; 0x54
 80141ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80141f0:	2240      	movs	r2, #64	; 0x40
 80141f2:	4013      	ands	r3, r2
 80141f4:	d011      	beq.n	801421a <USB_ActivateEndpoint+0x5ba>
 80141f6:	687a      	ldr	r2, [r7, #4]
 80141f8:	683b      	ldr	r3, [r7, #0]
 80141fa:	781b      	ldrb	r3, [r3, #0]
 80141fc:	009b      	lsls	r3, r3, #2
 80141fe:	18d3      	adds	r3, r2, r3
 8014200:	681b      	ldr	r3, [r3, #0]
 8014202:	4a2c      	ldr	r2, [pc, #176]	; (80142b4 <USB_ActivateEndpoint+0x654>)
 8014204:	4013      	ands	r3, r2
 8014206:	653b      	str	r3, [r7, #80]	; 0x50
 8014208:	687a      	ldr	r2, [r7, #4]
 801420a:	683b      	ldr	r3, [r7, #0]
 801420c:	781b      	ldrb	r3, [r3, #0]
 801420e:	009b      	lsls	r3, r3, #2
 8014210:	18d3      	adds	r3, r2, r3
 8014212:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8014214:	4929      	ldr	r1, [pc, #164]	; (80142bc <USB_ActivateEndpoint+0x65c>)
 8014216:	430a      	orrs	r2, r1
 8014218:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 801421a:	683b      	ldr	r3, [r7, #0]
 801421c:	78db      	ldrb	r3, [r3, #3]
 801421e:	2b01      	cmp	r3, #1
 8014220:	d016      	beq.n	8014250 <USB_ActivateEndpoint+0x5f0>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8014222:	687a      	ldr	r2, [r7, #4]
 8014224:	683b      	ldr	r3, [r7, #0]
 8014226:	781b      	ldrb	r3, [r3, #0]
 8014228:	009b      	lsls	r3, r3, #2
 801422a:	18d3      	adds	r3, r2, r3
 801422c:	681b      	ldr	r3, [r3, #0]
 801422e:	4a25      	ldr	r2, [pc, #148]	; (80142c4 <USB_ActivateEndpoint+0x664>)
 8014230:	4013      	ands	r3, r2
 8014232:	64bb      	str	r3, [r7, #72]	; 0x48
 8014234:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014236:	2220      	movs	r2, #32
 8014238:	4053      	eors	r3, r2
 801423a:	64bb      	str	r3, [r7, #72]	; 0x48
 801423c:	687a      	ldr	r2, [r7, #4]
 801423e:	683b      	ldr	r3, [r7, #0]
 8014240:	781b      	ldrb	r3, [r3, #0]
 8014242:	009b      	lsls	r3, r3, #2
 8014244:	18d3      	adds	r3, r2, r3
 8014246:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8014248:	4918      	ldr	r1, [pc, #96]	; (80142ac <USB_ActivateEndpoint+0x64c>)
 801424a:	430a      	orrs	r2, r1
 801424c:	601a      	str	r2, [r3, #0]
 801424e:	e011      	b.n	8014274 <USB_ActivateEndpoint+0x614>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8014250:	687a      	ldr	r2, [r7, #4]
 8014252:	683b      	ldr	r3, [r7, #0]
 8014254:	781b      	ldrb	r3, [r3, #0]
 8014256:	009b      	lsls	r3, r3, #2
 8014258:	18d3      	adds	r3, r2, r3
 801425a:	681b      	ldr	r3, [r3, #0]
 801425c:	4a19      	ldr	r2, [pc, #100]	; (80142c4 <USB_ActivateEndpoint+0x664>)
 801425e:	4013      	ands	r3, r2
 8014260:	64fb      	str	r3, [r7, #76]	; 0x4c
 8014262:	687a      	ldr	r2, [r7, #4]
 8014264:	683b      	ldr	r3, [r7, #0]
 8014266:	781b      	ldrb	r3, [r3, #0]
 8014268:	009b      	lsls	r3, r3, #2
 801426a:	18d3      	adds	r3, r2, r3
 801426c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801426e:	490f      	ldr	r1, [pc, #60]	; (80142ac <USB_ActivateEndpoint+0x64c>)
 8014270:	430a      	orrs	r2, r1
 8014272:	601a      	str	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8014274:	687a      	ldr	r2, [r7, #4]
 8014276:	683b      	ldr	r3, [r7, #0]
 8014278:	781b      	ldrb	r3, [r3, #0]
 801427a:	009b      	lsls	r3, r3, #2
 801427c:	18d3      	adds	r3, r2, r3
 801427e:	681b      	ldr	r3, [r3, #0]
 8014280:	4a0f      	ldr	r2, [pc, #60]	; (80142c0 <USB_ActivateEndpoint+0x660>)
 8014282:	4013      	ands	r3, r2
 8014284:	647b      	str	r3, [r7, #68]	; 0x44
 8014286:	687a      	ldr	r2, [r7, #4]
 8014288:	683b      	ldr	r3, [r7, #0]
 801428a:	781b      	ldrb	r3, [r3, #0]
 801428c:	009b      	lsls	r3, r3, #2
 801428e:	18d3      	adds	r3, r2, r3
 8014290:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8014292:	4906      	ldr	r1, [pc, #24]	; (80142ac <USB_ActivateEndpoint+0x64c>)
 8014294:	430a      	orrs	r2, r1
 8014296:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8014298:	2377      	movs	r3, #119	; 0x77
 801429a:	18fb      	adds	r3, r7, r3
 801429c:	781b      	ldrb	r3, [r3, #0]
}
 801429e:	0018      	movs	r0, r3
 80142a0:	46bd      	mov	sp, r7
 80142a2:	b01e      	add	sp, #120	; 0x78
 80142a4:	bd80      	pop	{r7, pc}
 80142a6:	46c0      	nop			; (mov r8, r8)
 80142a8:	07ff8e8f 	.word	0x07ff8e8f
 80142ac:	00008080 	.word	0x00008080
 80142b0:	40009800 	.word	0x40009800
 80142b4:	07ff8f8f 	.word	0x07ff8f8f
 80142b8:	0000c080 	.word	0x0000c080
 80142bc:	000080c0 	.word	0x000080c0
 80142c0:	07ffbf8f 	.word	0x07ffbf8f
 80142c4:	07ff8fbf 	.word	0x07ff8fbf

080142c8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 80142c8:	b580      	push	{r7, lr}
 80142ca:	b096      	sub	sp, #88	; 0x58
 80142cc:	af00      	add	r7, sp, #0
 80142ce:	6078      	str	r0, [r7, #4]
 80142d0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80142d2:	683b      	ldr	r3, [r7, #0]
 80142d4:	7b1b      	ldrb	r3, [r3, #12]
 80142d6:	2b00      	cmp	r3, #0
 80142d8:	d164      	bne.n	80143a4 <USB_DeactivateEndpoint+0xdc>
  {
    if (ep->is_in != 0U)
 80142da:	683b      	ldr	r3, [r7, #0]
 80142dc:	785b      	ldrb	r3, [r3, #1]
 80142de:	2b00      	cmp	r3, #0
 80142e0:	d02f      	beq.n	8014342 <USB_DeactivateEndpoint+0x7a>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80142e2:	687a      	ldr	r2, [r7, #4]
 80142e4:	683b      	ldr	r3, [r7, #0]
 80142e6:	781b      	ldrb	r3, [r3, #0]
 80142e8:	009b      	lsls	r3, r3, #2
 80142ea:	18d3      	adds	r3, r2, r3
 80142ec:	681b      	ldr	r3, [r3, #0]
 80142ee:	613b      	str	r3, [r7, #16]
 80142f0:	693b      	ldr	r3, [r7, #16]
 80142f2:	2240      	movs	r2, #64	; 0x40
 80142f4:	4013      	ands	r3, r2
 80142f6:	d011      	beq.n	801431c <USB_DeactivateEndpoint+0x54>
 80142f8:	687a      	ldr	r2, [r7, #4]
 80142fa:	683b      	ldr	r3, [r7, #0]
 80142fc:	781b      	ldrb	r3, [r3, #0]
 80142fe:	009b      	lsls	r3, r3, #2
 8014300:	18d3      	adds	r3, r2, r3
 8014302:	681b      	ldr	r3, [r3, #0]
 8014304:	4a9d      	ldr	r2, [pc, #628]	; (801457c <USB_DeactivateEndpoint+0x2b4>)
 8014306:	4013      	ands	r3, r2
 8014308:	60fb      	str	r3, [r7, #12]
 801430a:	687a      	ldr	r2, [r7, #4]
 801430c:	683b      	ldr	r3, [r7, #0]
 801430e:	781b      	ldrb	r3, [r3, #0]
 8014310:	009b      	lsls	r3, r3, #2
 8014312:	18d3      	adds	r3, r2, r3
 8014314:	68fa      	ldr	r2, [r7, #12]
 8014316:	499a      	ldr	r1, [pc, #616]	; (8014580 <USB_DeactivateEndpoint+0x2b8>)
 8014318:	430a      	orrs	r2, r1
 801431a:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801431c:	687a      	ldr	r2, [r7, #4]
 801431e:	683b      	ldr	r3, [r7, #0]
 8014320:	781b      	ldrb	r3, [r3, #0]
 8014322:	009b      	lsls	r3, r3, #2
 8014324:	18d3      	adds	r3, r2, r3
 8014326:	681b      	ldr	r3, [r3, #0]
 8014328:	4a96      	ldr	r2, [pc, #600]	; (8014584 <USB_DeactivateEndpoint+0x2bc>)
 801432a:	4013      	ands	r3, r2
 801432c:	60bb      	str	r3, [r7, #8]
 801432e:	687a      	ldr	r2, [r7, #4]
 8014330:	683b      	ldr	r3, [r7, #0]
 8014332:	781b      	ldrb	r3, [r3, #0]
 8014334:	009b      	lsls	r3, r3, #2
 8014336:	18d3      	adds	r3, r2, r3
 8014338:	68ba      	ldr	r2, [r7, #8]
 801433a:	4993      	ldr	r1, [pc, #588]	; (8014588 <USB_DeactivateEndpoint+0x2c0>)
 801433c:	430a      	orrs	r2, r1
 801433e:	601a      	str	r2, [r3, #0]
 8014340:	e117      	b.n	8014572 <USB_DeactivateEndpoint+0x2aa>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8014342:	687a      	ldr	r2, [r7, #4]
 8014344:	683b      	ldr	r3, [r7, #0]
 8014346:	781b      	ldrb	r3, [r3, #0]
 8014348:	009b      	lsls	r3, r3, #2
 801434a:	18d3      	adds	r3, r2, r3
 801434c:	681b      	ldr	r3, [r3, #0]
 801434e:	61fb      	str	r3, [r7, #28]
 8014350:	69fa      	ldr	r2, [r7, #28]
 8014352:	2380      	movs	r3, #128	; 0x80
 8014354:	01db      	lsls	r3, r3, #7
 8014356:	4013      	ands	r3, r2
 8014358:	d011      	beq.n	801437e <USB_DeactivateEndpoint+0xb6>
 801435a:	687a      	ldr	r2, [r7, #4]
 801435c:	683b      	ldr	r3, [r7, #0]
 801435e:	781b      	ldrb	r3, [r3, #0]
 8014360:	009b      	lsls	r3, r3, #2
 8014362:	18d3      	adds	r3, r2, r3
 8014364:	681b      	ldr	r3, [r3, #0]
 8014366:	4a85      	ldr	r2, [pc, #532]	; (801457c <USB_DeactivateEndpoint+0x2b4>)
 8014368:	4013      	ands	r3, r2
 801436a:	61bb      	str	r3, [r7, #24]
 801436c:	687a      	ldr	r2, [r7, #4]
 801436e:	683b      	ldr	r3, [r7, #0]
 8014370:	781b      	ldrb	r3, [r3, #0]
 8014372:	009b      	lsls	r3, r3, #2
 8014374:	18d3      	adds	r3, r2, r3
 8014376:	69ba      	ldr	r2, [r7, #24]
 8014378:	4984      	ldr	r1, [pc, #528]	; (801458c <USB_DeactivateEndpoint+0x2c4>)
 801437a:	430a      	orrs	r2, r1
 801437c:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801437e:	687a      	ldr	r2, [r7, #4]
 8014380:	683b      	ldr	r3, [r7, #0]
 8014382:	781b      	ldrb	r3, [r3, #0]
 8014384:	009b      	lsls	r3, r3, #2
 8014386:	18d3      	adds	r3, r2, r3
 8014388:	681b      	ldr	r3, [r3, #0]
 801438a:	4a81      	ldr	r2, [pc, #516]	; (8014590 <USB_DeactivateEndpoint+0x2c8>)
 801438c:	4013      	ands	r3, r2
 801438e:	617b      	str	r3, [r7, #20]
 8014390:	687a      	ldr	r2, [r7, #4]
 8014392:	683b      	ldr	r3, [r7, #0]
 8014394:	781b      	ldrb	r3, [r3, #0]
 8014396:	009b      	lsls	r3, r3, #2
 8014398:	18d3      	adds	r3, r2, r3
 801439a:	697a      	ldr	r2, [r7, #20]
 801439c:	497a      	ldr	r1, [pc, #488]	; (8014588 <USB_DeactivateEndpoint+0x2c0>)
 801439e:	430a      	orrs	r2, r1
 80143a0:	601a      	str	r2, [r3, #0]
 80143a2:	e0e6      	b.n	8014572 <USB_DeactivateEndpoint+0x2aa>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80143a4:	683b      	ldr	r3, [r7, #0]
 80143a6:	785b      	ldrb	r3, [r3, #1]
 80143a8:	2b00      	cmp	r3, #0
 80143aa:	d171      	bne.n	8014490 <USB_DeactivateEndpoint+0x1c8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80143ac:	687a      	ldr	r2, [r7, #4]
 80143ae:	683b      	ldr	r3, [r7, #0]
 80143b0:	781b      	ldrb	r3, [r3, #0]
 80143b2:	009b      	lsls	r3, r3, #2
 80143b4:	18d3      	adds	r3, r2, r3
 80143b6:	681b      	ldr	r3, [r3, #0]
 80143b8:	63bb      	str	r3, [r7, #56]	; 0x38
 80143ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80143bc:	2380      	movs	r3, #128	; 0x80
 80143be:	01db      	lsls	r3, r3, #7
 80143c0:	4013      	ands	r3, r2
 80143c2:	d011      	beq.n	80143e8 <USB_DeactivateEndpoint+0x120>
 80143c4:	687a      	ldr	r2, [r7, #4]
 80143c6:	683b      	ldr	r3, [r7, #0]
 80143c8:	781b      	ldrb	r3, [r3, #0]
 80143ca:	009b      	lsls	r3, r3, #2
 80143cc:	18d3      	adds	r3, r2, r3
 80143ce:	681b      	ldr	r3, [r3, #0]
 80143d0:	4a6a      	ldr	r2, [pc, #424]	; (801457c <USB_DeactivateEndpoint+0x2b4>)
 80143d2:	4013      	ands	r3, r2
 80143d4:	637b      	str	r3, [r7, #52]	; 0x34
 80143d6:	687a      	ldr	r2, [r7, #4]
 80143d8:	683b      	ldr	r3, [r7, #0]
 80143da:	781b      	ldrb	r3, [r3, #0]
 80143dc:	009b      	lsls	r3, r3, #2
 80143de:	18d3      	adds	r3, r2, r3
 80143e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80143e2:	496a      	ldr	r1, [pc, #424]	; (801458c <USB_DeactivateEndpoint+0x2c4>)
 80143e4:	430a      	orrs	r2, r1
 80143e6:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80143e8:	687a      	ldr	r2, [r7, #4]
 80143ea:	683b      	ldr	r3, [r7, #0]
 80143ec:	781b      	ldrb	r3, [r3, #0]
 80143ee:	009b      	lsls	r3, r3, #2
 80143f0:	18d3      	adds	r3, r2, r3
 80143f2:	681b      	ldr	r3, [r3, #0]
 80143f4:	633b      	str	r3, [r7, #48]	; 0x30
 80143f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80143f8:	2240      	movs	r2, #64	; 0x40
 80143fa:	4013      	ands	r3, r2
 80143fc:	d011      	beq.n	8014422 <USB_DeactivateEndpoint+0x15a>
 80143fe:	687a      	ldr	r2, [r7, #4]
 8014400:	683b      	ldr	r3, [r7, #0]
 8014402:	781b      	ldrb	r3, [r3, #0]
 8014404:	009b      	lsls	r3, r3, #2
 8014406:	18d3      	adds	r3, r2, r3
 8014408:	681b      	ldr	r3, [r3, #0]
 801440a:	4a5c      	ldr	r2, [pc, #368]	; (801457c <USB_DeactivateEndpoint+0x2b4>)
 801440c:	4013      	ands	r3, r2
 801440e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8014410:	687a      	ldr	r2, [r7, #4]
 8014412:	683b      	ldr	r3, [r7, #0]
 8014414:	781b      	ldrb	r3, [r3, #0]
 8014416:	009b      	lsls	r3, r3, #2
 8014418:	18d3      	adds	r3, r2, r3
 801441a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801441c:	4958      	ldr	r1, [pc, #352]	; (8014580 <USB_DeactivateEndpoint+0x2b8>)
 801441e:	430a      	orrs	r2, r1
 8014420:	601a      	str	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8014422:	687a      	ldr	r2, [r7, #4]
 8014424:	683b      	ldr	r3, [r7, #0]
 8014426:	781b      	ldrb	r3, [r3, #0]
 8014428:	009b      	lsls	r3, r3, #2
 801442a:	18d3      	adds	r3, r2, r3
 801442c:	681b      	ldr	r3, [r3, #0]
 801442e:	4a53      	ldr	r2, [pc, #332]	; (801457c <USB_DeactivateEndpoint+0x2b4>)
 8014430:	4013      	ands	r3, r2
 8014432:	62bb      	str	r3, [r7, #40]	; 0x28
 8014434:	687a      	ldr	r2, [r7, #4]
 8014436:	683b      	ldr	r3, [r7, #0]
 8014438:	781b      	ldrb	r3, [r3, #0]
 801443a:	009b      	lsls	r3, r3, #2
 801443c:	18d3      	adds	r3, r2, r3
 801443e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014440:	494f      	ldr	r1, [pc, #316]	; (8014580 <USB_DeactivateEndpoint+0x2b8>)
 8014442:	430a      	orrs	r2, r1
 8014444:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8014446:	687a      	ldr	r2, [r7, #4]
 8014448:	683b      	ldr	r3, [r7, #0]
 801444a:	781b      	ldrb	r3, [r3, #0]
 801444c:	009b      	lsls	r3, r3, #2
 801444e:	18d3      	adds	r3, r2, r3
 8014450:	681b      	ldr	r3, [r3, #0]
 8014452:	4a4f      	ldr	r2, [pc, #316]	; (8014590 <USB_DeactivateEndpoint+0x2c8>)
 8014454:	4013      	ands	r3, r2
 8014456:	627b      	str	r3, [r7, #36]	; 0x24
 8014458:	687a      	ldr	r2, [r7, #4]
 801445a:	683b      	ldr	r3, [r7, #0]
 801445c:	781b      	ldrb	r3, [r3, #0]
 801445e:	009b      	lsls	r3, r3, #2
 8014460:	18d3      	adds	r3, r2, r3
 8014462:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014464:	4948      	ldr	r1, [pc, #288]	; (8014588 <USB_DeactivateEndpoint+0x2c0>)
 8014466:	430a      	orrs	r2, r1
 8014468:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801446a:	687a      	ldr	r2, [r7, #4]
 801446c:	683b      	ldr	r3, [r7, #0]
 801446e:	781b      	ldrb	r3, [r3, #0]
 8014470:	009b      	lsls	r3, r3, #2
 8014472:	18d3      	adds	r3, r2, r3
 8014474:	681b      	ldr	r3, [r3, #0]
 8014476:	4a43      	ldr	r2, [pc, #268]	; (8014584 <USB_DeactivateEndpoint+0x2bc>)
 8014478:	4013      	ands	r3, r2
 801447a:	623b      	str	r3, [r7, #32]
 801447c:	687a      	ldr	r2, [r7, #4]
 801447e:	683b      	ldr	r3, [r7, #0]
 8014480:	781b      	ldrb	r3, [r3, #0]
 8014482:	009b      	lsls	r3, r3, #2
 8014484:	18d3      	adds	r3, r2, r3
 8014486:	6a3a      	ldr	r2, [r7, #32]
 8014488:	493f      	ldr	r1, [pc, #252]	; (8014588 <USB_DeactivateEndpoint+0x2c0>)
 801448a:	430a      	orrs	r2, r1
 801448c:	601a      	str	r2, [r3, #0]
 801448e:	e070      	b.n	8014572 <USB_DeactivateEndpoint+0x2aa>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8014490:	687a      	ldr	r2, [r7, #4]
 8014492:	683b      	ldr	r3, [r7, #0]
 8014494:	781b      	ldrb	r3, [r3, #0]
 8014496:	009b      	lsls	r3, r3, #2
 8014498:	18d3      	adds	r3, r2, r3
 801449a:	681b      	ldr	r3, [r3, #0]
 801449c:	657b      	str	r3, [r7, #84]	; 0x54
 801449e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80144a0:	2380      	movs	r3, #128	; 0x80
 80144a2:	01db      	lsls	r3, r3, #7
 80144a4:	4013      	ands	r3, r2
 80144a6:	d011      	beq.n	80144cc <USB_DeactivateEndpoint+0x204>
 80144a8:	687a      	ldr	r2, [r7, #4]
 80144aa:	683b      	ldr	r3, [r7, #0]
 80144ac:	781b      	ldrb	r3, [r3, #0]
 80144ae:	009b      	lsls	r3, r3, #2
 80144b0:	18d3      	adds	r3, r2, r3
 80144b2:	681b      	ldr	r3, [r3, #0]
 80144b4:	4a31      	ldr	r2, [pc, #196]	; (801457c <USB_DeactivateEndpoint+0x2b4>)
 80144b6:	4013      	ands	r3, r2
 80144b8:	653b      	str	r3, [r7, #80]	; 0x50
 80144ba:	687a      	ldr	r2, [r7, #4]
 80144bc:	683b      	ldr	r3, [r7, #0]
 80144be:	781b      	ldrb	r3, [r3, #0]
 80144c0:	009b      	lsls	r3, r3, #2
 80144c2:	18d3      	adds	r3, r2, r3
 80144c4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80144c6:	4931      	ldr	r1, [pc, #196]	; (801458c <USB_DeactivateEndpoint+0x2c4>)
 80144c8:	430a      	orrs	r2, r1
 80144ca:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80144cc:	687a      	ldr	r2, [r7, #4]
 80144ce:	683b      	ldr	r3, [r7, #0]
 80144d0:	781b      	ldrb	r3, [r3, #0]
 80144d2:	009b      	lsls	r3, r3, #2
 80144d4:	18d3      	adds	r3, r2, r3
 80144d6:	681b      	ldr	r3, [r3, #0]
 80144d8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80144da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80144dc:	2240      	movs	r2, #64	; 0x40
 80144de:	4013      	ands	r3, r2
 80144e0:	d011      	beq.n	8014506 <USB_DeactivateEndpoint+0x23e>
 80144e2:	687a      	ldr	r2, [r7, #4]
 80144e4:	683b      	ldr	r3, [r7, #0]
 80144e6:	781b      	ldrb	r3, [r3, #0]
 80144e8:	009b      	lsls	r3, r3, #2
 80144ea:	18d3      	adds	r3, r2, r3
 80144ec:	681b      	ldr	r3, [r3, #0]
 80144ee:	4a23      	ldr	r2, [pc, #140]	; (801457c <USB_DeactivateEndpoint+0x2b4>)
 80144f0:	4013      	ands	r3, r2
 80144f2:	64bb      	str	r3, [r7, #72]	; 0x48
 80144f4:	687a      	ldr	r2, [r7, #4]
 80144f6:	683b      	ldr	r3, [r7, #0]
 80144f8:	781b      	ldrb	r3, [r3, #0]
 80144fa:	009b      	lsls	r3, r3, #2
 80144fc:	18d3      	adds	r3, r2, r3
 80144fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8014500:	491f      	ldr	r1, [pc, #124]	; (8014580 <USB_DeactivateEndpoint+0x2b8>)
 8014502:	430a      	orrs	r2, r1
 8014504:	601a      	str	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8014506:	687a      	ldr	r2, [r7, #4]
 8014508:	683b      	ldr	r3, [r7, #0]
 801450a:	781b      	ldrb	r3, [r3, #0]
 801450c:	009b      	lsls	r3, r3, #2
 801450e:	18d3      	adds	r3, r2, r3
 8014510:	681b      	ldr	r3, [r3, #0]
 8014512:	4a1a      	ldr	r2, [pc, #104]	; (801457c <USB_DeactivateEndpoint+0x2b4>)
 8014514:	4013      	ands	r3, r2
 8014516:	647b      	str	r3, [r7, #68]	; 0x44
 8014518:	687a      	ldr	r2, [r7, #4]
 801451a:	683b      	ldr	r3, [r7, #0]
 801451c:	781b      	ldrb	r3, [r3, #0]
 801451e:	009b      	lsls	r3, r3, #2
 8014520:	18d3      	adds	r3, r2, r3
 8014522:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8014524:	4919      	ldr	r1, [pc, #100]	; (801458c <USB_DeactivateEndpoint+0x2c4>)
 8014526:	430a      	orrs	r2, r1
 8014528:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801452a:	687a      	ldr	r2, [r7, #4]
 801452c:	683b      	ldr	r3, [r7, #0]
 801452e:	781b      	ldrb	r3, [r3, #0]
 8014530:	009b      	lsls	r3, r3, #2
 8014532:	18d3      	adds	r3, r2, r3
 8014534:	681b      	ldr	r3, [r3, #0]
 8014536:	4a13      	ldr	r2, [pc, #76]	; (8014584 <USB_DeactivateEndpoint+0x2bc>)
 8014538:	4013      	ands	r3, r2
 801453a:	643b      	str	r3, [r7, #64]	; 0x40
 801453c:	687a      	ldr	r2, [r7, #4]
 801453e:	683b      	ldr	r3, [r7, #0]
 8014540:	781b      	ldrb	r3, [r3, #0]
 8014542:	009b      	lsls	r3, r3, #2
 8014544:	18d3      	adds	r3, r2, r3
 8014546:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8014548:	490f      	ldr	r1, [pc, #60]	; (8014588 <USB_DeactivateEndpoint+0x2c0>)
 801454a:	430a      	orrs	r2, r1
 801454c:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801454e:	687a      	ldr	r2, [r7, #4]
 8014550:	683b      	ldr	r3, [r7, #0]
 8014552:	781b      	ldrb	r3, [r3, #0]
 8014554:	009b      	lsls	r3, r3, #2
 8014556:	18d3      	adds	r3, r2, r3
 8014558:	681b      	ldr	r3, [r3, #0]
 801455a:	4a0d      	ldr	r2, [pc, #52]	; (8014590 <USB_DeactivateEndpoint+0x2c8>)
 801455c:	4013      	ands	r3, r2
 801455e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8014560:	687a      	ldr	r2, [r7, #4]
 8014562:	683b      	ldr	r3, [r7, #0]
 8014564:	781b      	ldrb	r3, [r3, #0]
 8014566:	009b      	lsls	r3, r3, #2
 8014568:	18d3      	adds	r3, r2, r3
 801456a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801456c:	4906      	ldr	r1, [pc, #24]	; (8014588 <USB_DeactivateEndpoint+0x2c0>)
 801456e:	430a      	orrs	r2, r1
 8014570:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8014572:	2300      	movs	r3, #0
}
 8014574:	0018      	movs	r0, r3
 8014576:	46bd      	mov	sp, r7
 8014578:	b016      	add	sp, #88	; 0x58
 801457a:	bd80      	pop	{r7, pc}
 801457c:	07ff8f8f 	.word	0x07ff8f8f
 8014580:	000080c0 	.word	0x000080c0
 8014584:	07ff8fbf 	.word	0x07ff8fbf
 8014588:	00008080 	.word	0x00008080
 801458c:	0000c080 	.word	0x0000c080
 8014590:	07ffbf8f 	.word	0x07ffbf8f

08014594 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8014594:	b590      	push	{r4, r7, lr}
 8014596:	b097      	sub	sp, #92	; 0x5c
 8014598:	af00      	add	r7, sp, #0
 801459a:	6078      	str	r0, [r7, #4]
 801459c:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 801459e:	683b      	ldr	r3, [r7, #0]
 80145a0:	785b      	ldrb	r3, [r3, #1]
 80145a2:	2b01      	cmp	r3, #1
 80145a4:	d001      	beq.n	80145aa <USB_EPStartXfer+0x16>
 80145a6:	f000 fcbf 	bl	8014f28 <USB_EPStartXfer+0x994>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80145aa:	683b      	ldr	r3, [r7, #0]
 80145ac:	699a      	ldr	r2, [r3, #24]
 80145ae:	683b      	ldr	r3, [r7, #0]
 80145b0:	691b      	ldr	r3, [r3, #16]
 80145b2:	429a      	cmp	r2, r3
 80145b4:	d903      	bls.n	80145be <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 80145b6:	683b      	ldr	r3, [r7, #0]
 80145b8:	691b      	ldr	r3, [r3, #16]
 80145ba:	657b      	str	r3, [r7, #84]	; 0x54
 80145bc:	e002      	b.n	80145c4 <USB_EPStartXfer+0x30>
    }
    else
    {
      len = ep->xfer_len;
 80145be:	683b      	ldr	r3, [r7, #0]
 80145c0:	699b      	ldr	r3, [r3, #24]
 80145c2:	657b      	str	r3, [r7, #84]	; 0x54
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80145c4:	683b      	ldr	r3, [r7, #0]
 80145c6:	7b1b      	ldrb	r3, [r3, #12]
 80145c8:	2b00      	cmp	r3, #0
 80145ca:	d12b      	bne.n	8014624 <USB_EPStartXfer+0x90>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80145cc:	683b      	ldr	r3, [r7, #0]
 80145ce:	6959      	ldr	r1, [r3, #20]
 80145d0:	683b      	ldr	r3, [r7, #0]
 80145d2:	88da      	ldrh	r2, [r3, #6]
 80145d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80145d6:	b29b      	uxth	r3, r3
 80145d8:	6878      	ldr	r0, [r7, #4]
 80145da:	f001 f8f5 	bl	80157c8 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80145de:	683b      	ldr	r3, [r7, #0]
 80145e0:	781b      	ldrb	r3, [r3, #0]
 80145e2:	00db      	lsls	r3, r3, #3
 80145e4:	4ace      	ldr	r2, [pc, #824]	; (8014920 <USB_EPStartXfer+0x38c>)
 80145e6:	4694      	mov	ip, r2
 80145e8:	4463      	add	r3, ip
 80145ea:	681a      	ldr	r2, [r3, #0]
 80145ec:	683b      	ldr	r3, [r7, #0]
 80145ee:	781b      	ldrb	r3, [r3, #0]
 80145f0:	00db      	lsls	r3, r3, #3
 80145f2:	49cb      	ldr	r1, [pc, #812]	; (8014920 <USB_EPStartXfer+0x38c>)
 80145f4:	468c      	mov	ip, r1
 80145f6:	4463      	add	r3, ip
 80145f8:	0412      	lsls	r2, r2, #16
 80145fa:	0c12      	lsrs	r2, r2, #16
 80145fc:	601a      	str	r2, [r3, #0]
 80145fe:	683b      	ldr	r3, [r7, #0]
 8014600:	781b      	ldrb	r3, [r3, #0]
 8014602:	00db      	lsls	r3, r3, #3
 8014604:	4ac6      	ldr	r2, [pc, #792]	; (8014920 <USB_EPStartXfer+0x38c>)
 8014606:	4694      	mov	ip, r2
 8014608:	4463      	add	r3, ip
 801460a:	6819      	ldr	r1, [r3, #0]
 801460c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801460e:	041a      	lsls	r2, r3, #16
 8014610:	683b      	ldr	r3, [r7, #0]
 8014612:	781b      	ldrb	r3, [r3, #0]
 8014614:	00db      	lsls	r3, r3, #3
 8014616:	48c2      	ldr	r0, [pc, #776]	; (8014920 <USB_EPStartXfer+0x38c>)
 8014618:	4684      	mov	ip, r0
 801461a:	4463      	add	r3, ip
 801461c:	430a      	orrs	r2, r1
 801461e:	601a      	str	r2, [r3, #0]
 8014620:	f000 fc67 	bl	8014ef2 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8014624:	683b      	ldr	r3, [r7, #0]
 8014626:	78db      	ldrb	r3, [r3, #3]
 8014628:	2b02      	cmp	r3, #2
 801462a:	d000      	beq.n	801462e <USB_EPStartXfer+0x9a>
 801462c:	e31a      	b.n	8014c64 <USB_EPStartXfer+0x6d0>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 801462e:	683b      	ldr	r3, [r7, #0]
 8014630:	6a1a      	ldr	r2, [r3, #32]
 8014632:	683b      	ldr	r3, [r7, #0]
 8014634:	691b      	ldr	r3, [r3, #16]
 8014636:	429a      	cmp	r2, r3
 8014638:	d800      	bhi.n	801463c <USB_EPStartXfer+0xa8>
 801463a:	e2c7      	b.n	8014bcc <USB_EPStartXfer+0x638>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 801463c:	687a      	ldr	r2, [r7, #4]
 801463e:	683b      	ldr	r3, [r7, #0]
 8014640:	781b      	ldrb	r3, [r3, #0]
 8014642:	009b      	lsls	r3, r3, #2
 8014644:	18d3      	adds	r3, r2, r3
 8014646:	681b      	ldr	r3, [r3, #0]
 8014648:	4ab6      	ldr	r2, [pc, #728]	; (8014924 <USB_EPStartXfer+0x390>)
 801464a:	4013      	ands	r3, r2
 801464c:	613b      	str	r3, [r7, #16]
 801464e:	687a      	ldr	r2, [r7, #4]
 8014650:	683b      	ldr	r3, [r7, #0]
 8014652:	781b      	ldrb	r3, [r3, #0]
 8014654:	009b      	lsls	r3, r3, #2
 8014656:	18d3      	adds	r3, r2, r3
 8014658:	693a      	ldr	r2, [r7, #16]
 801465a:	49b3      	ldr	r1, [pc, #716]	; (8014928 <USB_EPStartXfer+0x394>)
 801465c:	430a      	orrs	r2, r1
 801465e:	601a      	str	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8014660:	683b      	ldr	r3, [r7, #0]
 8014662:	6a1a      	ldr	r2, [r3, #32]
 8014664:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014666:	1ad2      	subs	r2, r2, r3
 8014668:	683b      	ldr	r3, [r7, #0]
 801466a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 801466c:	687a      	ldr	r2, [r7, #4]
 801466e:	683b      	ldr	r3, [r7, #0]
 8014670:	781b      	ldrb	r3, [r3, #0]
 8014672:	009b      	lsls	r3, r3, #2
 8014674:	18d3      	adds	r3, r2, r3
 8014676:	681b      	ldr	r3, [r3, #0]
 8014678:	2240      	movs	r2, #64	; 0x40
 801467a:	4013      	ands	r3, r2
 801467c:	d100      	bne.n	8014680 <USB_EPStartXfer+0xec>
 801467e:	e155      	b.n	801492c <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8014680:	683b      	ldr	r3, [r7, #0]
 8014682:	785b      	ldrb	r3, [r3, #1]
 8014684:	2b00      	cmp	r3, #0
 8014686:	d162      	bne.n	801474e <USB_EPStartXfer+0x1ba>
 8014688:	683b      	ldr	r3, [r7, #0]
 801468a:	781b      	ldrb	r3, [r3, #0]
 801468c:	00db      	lsls	r3, r3, #3
 801468e:	4aa4      	ldr	r2, [pc, #656]	; (8014920 <USB_EPStartXfer+0x38c>)
 8014690:	4694      	mov	ip, r2
 8014692:	4463      	add	r3, ip
 8014694:	685a      	ldr	r2, [r3, #4]
 8014696:	683b      	ldr	r3, [r7, #0]
 8014698:	781b      	ldrb	r3, [r3, #0]
 801469a:	00db      	lsls	r3, r3, #3
 801469c:	49a0      	ldr	r1, [pc, #640]	; (8014920 <USB_EPStartXfer+0x38c>)
 801469e:	468c      	mov	ip, r1
 80146a0:	4463      	add	r3, ip
 80146a2:	0192      	lsls	r2, r2, #6
 80146a4:	0992      	lsrs	r2, r2, #6
 80146a6:	605a      	str	r2, [r3, #4]
 80146a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80146aa:	2b3e      	cmp	r3, #62	; 0x3e
 80146ac:	d91e      	bls.n	80146ec <USB_EPStartXfer+0x158>
 80146ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80146b0:	095b      	lsrs	r3, r3, #5
 80146b2:	653b      	str	r3, [r7, #80]	; 0x50
 80146b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80146b6:	221f      	movs	r2, #31
 80146b8:	4013      	ands	r3, r2
 80146ba:	d102      	bne.n	80146c2 <USB_EPStartXfer+0x12e>
 80146bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80146be:	3b01      	subs	r3, #1
 80146c0:	653b      	str	r3, [r7, #80]	; 0x50
 80146c2:	683b      	ldr	r3, [r7, #0]
 80146c4:	781b      	ldrb	r3, [r3, #0]
 80146c6:	00db      	lsls	r3, r3, #3
 80146c8:	4a95      	ldr	r2, [pc, #596]	; (8014920 <USB_EPStartXfer+0x38c>)
 80146ca:	4694      	mov	ip, r2
 80146cc:	4463      	add	r3, ip
 80146ce:	685a      	ldr	r2, [r3, #4]
 80146d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80146d2:	069b      	lsls	r3, r3, #26
 80146d4:	431a      	orrs	r2, r3
 80146d6:	683b      	ldr	r3, [r7, #0]
 80146d8:	781b      	ldrb	r3, [r3, #0]
 80146da:	00db      	lsls	r3, r3, #3
 80146dc:	4990      	ldr	r1, [pc, #576]	; (8014920 <USB_EPStartXfer+0x38c>)
 80146de:	468c      	mov	ip, r1
 80146e0:	4463      	add	r3, ip
 80146e2:	2180      	movs	r1, #128	; 0x80
 80146e4:	0609      	lsls	r1, r1, #24
 80146e6:	430a      	orrs	r2, r1
 80146e8:	605a      	str	r2, [r3, #4]
 80146ea:	e055      	b.n	8014798 <USB_EPStartXfer+0x204>
 80146ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80146ee:	2b00      	cmp	r3, #0
 80146f0:	d111      	bne.n	8014716 <USB_EPStartXfer+0x182>
 80146f2:	683b      	ldr	r3, [r7, #0]
 80146f4:	781b      	ldrb	r3, [r3, #0]
 80146f6:	00db      	lsls	r3, r3, #3
 80146f8:	4a89      	ldr	r2, [pc, #548]	; (8014920 <USB_EPStartXfer+0x38c>)
 80146fa:	4694      	mov	ip, r2
 80146fc:	4463      	add	r3, ip
 80146fe:	685a      	ldr	r2, [r3, #4]
 8014700:	683b      	ldr	r3, [r7, #0]
 8014702:	781b      	ldrb	r3, [r3, #0]
 8014704:	00db      	lsls	r3, r3, #3
 8014706:	4986      	ldr	r1, [pc, #536]	; (8014920 <USB_EPStartXfer+0x38c>)
 8014708:	468c      	mov	ip, r1
 801470a:	4463      	add	r3, ip
 801470c:	2180      	movs	r1, #128	; 0x80
 801470e:	0609      	lsls	r1, r1, #24
 8014710:	430a      	orrs	r2, r1
 8014712:	605a      	str	r2, [r3, #4]
 8014714:	e040      	b.n	8014798 <USB_EPStartXfer+0x204>
 8014716:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014718:	085b      	lsrs	r3, r3, #1
 801471a:	653b      	str	r3, [r7, #80]	; 0x50
 801471c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801471e:	2201      	movs	r2, #1
 8014720:	4013      	ands	r3, r2
 8014722:	d002      	beq.n	801472a <USB_EPStartXfer+0x196>
 8014724:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014726:	3301      	adds	r3, #1
 8014728:	653b      	str	r3, [r7, #80]	; 0x50
 801472a:	683b      	ldr	r3, [r7, #0]
 801472c:	781b      	ldrb	r3, [r3, #0]
 801472e:	00db      	lsls	r3, r3, #3
 8014730:	4a7b      	ldr	r2, [pc, #492]	; (8014920 <USB_EPStartXfer+0x38c>)
 8014732:	4694      	mov	ip, r2
 8014734:	4463      	add	r3, ip
 8014736:	6859      	ldr	r1, [r3, #4]
 8014738:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801473a:	069a      	lsls	r2, r3, #26
 801473c:	683b      	ldr	r3, [r7, #0]
 801473e:	781b      	ldrb	r3, [r3, #0]
 8014740:	00db      	lsls	r3, r3, #3
 8014742:	4877      	ldr	r0, [pc, #476]	; (8014920 <USB_EPStartXfer+0x38c>)
 8014744:	4684      	mov	ip, r0
 8014746:	4463      	add	r3, ip
 8014748:	430a      	orrs	r2, r1
 801474a:	605a      	str	r2, [r3, #4]
 801474c:	e024      	b.n	8014798 <USB_EPStartXfer+0x204>
 801474e:	683b      	ldr	r3, [r7, #0]
 8014750:	785b      	ldrb	r3, [r3, #1]
 8014752:	2b01      	cmp	r3, #1
 8014754:	d120      	bne.n	8014798 <USB_EPStartXfer+0x204>
 8014756:	683b      	ldr	r3, [r7, #0]
 8014758:	781b      	ldrb	r3, [r3, #0]
 801475a:	00db      	lsls	r3, r3, #3
 801475c:	4a70      	ldr	r2, [pc, #448]	; (8014920 <USB_EPStartXfer+0x38c>)
 801475e:	4694      	mov	ip, r2
 8014760:	4463      	add	r3, ip
 8014762:	685a      	ldr	r2, [r3, #4]
 8014764:	683b      	ldr	r3, [r7, #0]
 8014766:	781b      	ldrb	r3, [r3, #0]
 8014768:	00db      	lsls	r3, r3, #3
 801476a:	496d      	ldr	r1, [pc, #436]	; (8014920 <USB_EPStartXfer+0x38c>)
 801476c:	468c      	mov	ip, r1
 801476e:	4463      	add	r3, ip
 8014770:	0412      	lsls	r2, r2, #16
 8014772:	0c12      	lsrs	r2, r2, #16
 8014774:	605a      	str	r2, [r3, #4]
 8014776:	683b      	ldr	r3, [r7, #0]
 8014778:	781b      	ldrb	r3, [r3, #0]
 801477a:	00db      	lsls	r3, r3, #3
 801477c:	4a68      	ldr	r2, [pc, #416]	; (8014920 <USB_EPStartXfer+0x38c>)
 801477e:	4694      	mov	ip, r2
 8014780:	4463      	add	r3, ip
 8014782:	6859      	ldr	r1, [r3, #4]
 8014784:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014786:	041a      	lsls	r2, r3, #16
 8014788:	683b      	ldr	r3, [r7, #0]
 801478a:	781b      	ldrb	r3, [r3, #0]
 801478c:	00db      	lsls	r3, r3, #3
 801478e:	4864      	ldr	r0, [pc, #400]	; (8014920 <USB_EPStartXfer+0x38c>)
 8014790:	4684      	mov	ip, r0
 8014792:	4463      	add	r3, ip
 8014794:	430a      	orrs	r2, r1
 8014796:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 8014798:	201a      	movs	r0, #26
 801479a:	183b      	adds	r3, r7, r0
 801479c:	683a      	ldr	r2, [r7, #0]
 801479e:	8952      	ldrh	r2, [r2, #10]
 80147a0:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80147a2:	683b      	ldr	r3, [r7, #0]
 80147a4:	6959      	ldr	r1, [r3, #20]
 80147a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80147a8:	b29c      	uxth	r4, r3
 80147aa:	183b      	adds	r3, r7, r0
 80147ac:	881a      	ldrh	r2, [r3, #0]
 80147ae:	6878      	ldr	r0, [r7, #4]
 80147b0:	0023      	movs	r3, r4
 80147b2:	f001 f809 	bl	80157c8 <USB_WritePMA>
            ep->xfer_buff += len;
 80147b6:	683b      	ldr	r3, [r7, #0]
 80147b8:	695a      	ldr	r2, [r3, #20]
 80147ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80147bc:	18d2      	adds	r2, r2, r3
 80147be:	683b      	ldr	r3, [r7, #0]
 80147c0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80147c2:	683b      	ldr	r3, [r7, #0]
 80147c4:	6a1a      	ldr	r2, [r3, #32]
 80147c6:	683b      	ldr	r3, [r7, #0]
 80147c8:	691b      	ldr	r3, [r3, #16]
 80147ca:	429a      	cmp	r2, r3
 80147cc:	d906      	bls.n	80147dc <USB_EPStartXfer+0x248>
            {
              ep->xfer_len_db -= len;
 80147ce:	683b      	ldr	r3, [r7, #0]
 80147d0:	6a1a      	ldr	r2, [r3, #32]
 80147d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80147d4:	1ad2      	subs	r2, r2, r3
 80147d6:	683b      	ldr	r3, [r7, #0]
 80147d8:	621a      	str	r2, [r3, #32]
 80147da:	e005      	b.n	80147e8 <USB_EPStartXfer+0x254>
            }
            else
            {
              len = ep->xfer_len_db;
 80147dc:	683b      	ldr	r3, [r7, #0]
 80147de:	6a1b      	ldr	r3, [r3, #32]
 80147e0:	657b      	str	r3, [r7, #84]	; 0x54
              ep->xfer_len_db = 0U;
 80147e2:	683b      	ldr	r3, [r7, #0]
 80147e4:	2200      	movs	r2, #0
 80147e6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80147e8:	683b      	ldr	r3, [r7, #0]
 80147ea:	785b      	ldrb	r3, [r3, #1]
 80147ec:	2b00      	cmp	r3, #0
 80147ee:	d162      	bne.n	80148b6 <USB_EPStartXfer+0x322>
 80147f0:	683b      	ldr	r3, [r7, #0]
 80147f2:	781b      	ldrb	r3, [r3, #0]
 80147f4:	00db      	lsls	r3, r3, #3
 80147f6:	4a4a      	ldr	r2, [pc, #296]	; (8014920 <USB_EPStartXfer+0x38c>)
 80147f8:	4694      	mov	ip, r2
 80147fa:	4463      	add	r3, ip
 80147fc:	681a      	ldr	r2, [r3, #0]
 80147fe:	683b      	ldr	r3, [r7, #0]
 8014800:	781b      	ldrb	r3, [r3, #0]
 8014802:	00db      	lsls	r3, r3, #3
 8014804:	4946      	ldr	r1, [pc, #280]	; (8014920 <USB_EPStartXfer+0x38c>)
 8014806:	468c      	mov	ip, r1
 8014808:	4463      	add	r3, ip
 801480a:	0192      	lsls	r2, r2, #6
 801480c:	0992      	lsrs	r2, r2, #6
 801480e:	601a      	str	r2, [r3, #0]
 8014810:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014812:	2b3e      	cmp	r3, #62	; 0x3e
 8014814:	d91e      	bls.n	8014854 <USB_EPStartXfer+0x2c0>
 8014816:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014818:	095b      	lsrs	r3, r3, #5
 801481a:	64fb      	str	r3, [r7, #76]	; 0x4c
 801481c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801481e:	221f      	movs	r2, #31
 8014820:	4013      	ands	r3, r2
 8014822:	d102      	bne.n	801482a <USB_EPStartXfer+0x296>
 8014824:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014826:	3b01      	subs	r3, #1
 8014828:	64fb      	str	r3, [r7, #76]	; 0x4c
 801482a:	683b      	ldr	r3, [r7, #0]
 801482c:	781b      	ldrb	r3, [r3, #0]
 801482e:	00db      	lsls	r3, r3, #3
 8014830:	4a3b      	ldr	r2, [pc, #236]	; (8014920 <USB_EPStartXfer+0x38c>)
 8014832:	4694      	mov	ip, r2
 8014834:	4463      	add	r3, ip
 8014836:	681a      	ldr	r2, [r3, #0]
 8014838:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801483a:	069b      	lsls	r3, r3, #26
 801483c:	431a      	orrs	r2, r3
 801483e:	683b      	ldr	r3, [r7, #0]
 8014840:	781b      	ldrb	r3, [r3, #0]
 8014842:	00db      	lsls	r3, r3, #3
 8014844:	4936      	ldr	r1, [pc, #216]	; (8014920 <USB_EPStartXfer+0x38c>)
 8014846:	468c      	mov	ip, r1
 8014848:	4463      	add	r3, ip
 801484a:	2180      	movs	r1, #128	; 0x80
 801484c:	0609      	lsls	r1, r1, #24
 801484e:	430a      	orrs	r2, r1
 8014850:	601a      	str	r2, [r3, #0]
 8014852:	e055      	b.n	8014900 <USB_EPStartXfer+0x36c>
 8014854:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014856:	2b00      	cmp	r3, #0
 8014858:	d111      	bne.n	801487e <USB_EPStartXfer+0x2ea>
 801485a:	683b      	ldr	r3, [r7, #0]
 801485c:	781b      	ldrb	r3, [r3, #0]
 801485e:	00db      	lsls	r3, r3, #3
 8014860:	4a2f      	ldr	r2, [pc, #188]	; (8014920 <USB_EPStartXfer+0x38c>)
 8014862:	4694      	mov	ip, r2
 8014864:	4463      	add	r3, ip
 8014866:	681a      	ldr	r2, [r3, #0]
 8014868:	683b      	ldr	r3, [r7, #0]
 801486a:	781b      	ldrb	r3, [r3, #0]
 801486c:	00db      	lsls	r3, r3, #3
 801486e:	492c      	ldr	r1, [pc, #176]	; (8014920 <USB_EPStartXfer+0x38c>)
 8014870:	468c      	mov	ip, r1
 8014872:	4463      	add	r3, ip
 8014874:	2180      	movs	r1, #128	; 0x80
 8014876:	0609      	lsls	r1, r1, #24
 8014878:	430a      	orrs	r2, r1
 801487a:	601a      	str	r2, [r3, #0]
 801487c:	e040      	b.n	8014900 <USB_EPStartXfer+0x36c>
 801487e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014880:	085b      	lsrs	r3, r3, #1
 8014882:	64fb      	str	r3, [r7, #76]	; 0x4c
 8014884:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014886:	2201      	movs	r2, #1
 8014888:	4013      	ands	r3, r2
 801488a:	d002      	beq.n	8014892 <USB_EPStartXfer+0x2fe>
 801488c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801488e:	3301      	adds	r3, #1
 8014890:	64fb      	str	r3, [r7, #76]	; 0x4c
 8014892:	683b      	ldr	r3, [r7, #0]
 8014894:	781b      	ldrb	r3, [r3, #0]
 8014896:	00db      	lsls	r3, r3, #3
 8014898:	4a21      	ldr	r2, [pc, #132]	; (8014920 <USB_EPStartXfer+0x38c>)
 801489a:	4694      	mov	ip, r2
 801489c:	4463      	add	r3, ip
 801489e:	6819      	ldr	r1, [r3, #0]
 80148a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80148a2:	069a      	lsls	r2, r3, #26
 80148a4:	683b      	ldr	r3, [r7, #0]
 80148a6:	781b      	ldrb	r3, [r3, #0]
 80148a8:	00db      	lsls	r3, r3, #3
 80148aa:	481d      	ldr	r0, [pc, #116]	; (8014920 <USB_EPStartXfer+0x38c>)
 80148ac:	4684      	mov	ip, r0
 80148ae:	4463      	add	r3, ip
 80148b0:	430a      	orrs	r2, r1
 80148b2:	601a      	str	r2, [r3, #0]
 80148b4:	e024      	b.n	8014900 <USB_EPStartXfer+0x36c>
 80148b6:	683b      	ldr	r3, [r7, #0]
 80148b8:	785b      	ldrb	r3, [r3, #1]
 80148ba:	2b01      	cmp	r3, #1
 80148bc:	d120      	bne.n	8014900 <USB_EPStartXfer+0x36c>
 80148be:	683b      	ldr	r3, [r7, #0]
 80148c0:	781b      	ldrb	r3, [r3, #0]
 80148c2:	00db      	lsls	r3, r3, #3
 80148c4:	4a16      	ldr	r2, [pc, #88]	; (8014920 <USB_EPStartXfer+0x38c>)
 80148c6:	4694      	mov	ip, r2
 80148c8:	4463      	add	r3, ip
 80148ca:	681a      	ldr	r2, [r3, #0]
 80148cc:	683b      	ldr	r3, [r7, #0]
 80148ce:	781b      	ldrb	r3, [r3, #0]
 80148d0:	00db      	lsls	r3, r3, #3
 80148d2:	4913      	ldr	r1, [pc, #76]	; (8014920 <USB_EPStartXfer+0x38c>)
 80148d4:	468c      	mov	ip, r1
 80148d6:	4463      	add	r3, ip
 80148d8:	0412      	lsls	r2, r2, #16
 80148da:	0c12      	lsrs	r2, r2, #16
 80148dc:	601a      	str	r2, [r3, #0]
 80148de:	683b      	ldr	r3, [r7, #0]
 80148e0:	781b      	ldrb	r3, [r3, #0]
 80148e2:	00db      	lsls	r3, r3, #3
 80148e4:	4a0e      	ldr	r2, [pc, #56]	; (8014920 <USB_EPStartXfer+0x38c>)
 80148e6:	4694      	mov	ip, r2
 80148e8:	4463      	add	r3, ip
 80148ea:	6819      	ldr	r1, [r3, #0]
 80148ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80148ee:	041a      	lsls	r2, r3, #16
 80148f0:	683b      	ldr	r3, [r7, #0]
 80148f2:	781b      	ldrb	r3, [r3, #0]
 80148f4:	00db      	lsls	r3, r3, #3
 80148f6:	480a      	ldr	r0, [pc, #40]	; (8014920 <USB_EPStartXfer+0x38c>)
 80148f8:	4684      	mov	ip, r0
 80148fa:	4463      	add	r3, ip
 80148fc:	430a      	orrs	r2, r1
 80148fe:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8014900:	201a      	movs	r0, #26
 8014902:	183b      	adds	r3, r7, r0
 8014904:	683a      	ldr	r2, [r7, #0]
 8014906:	8912      	ldrh	r2, [r2, #8]
 8014908:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801490a:	683b      	ldr	r3, [r7, #0]
 801490c:	6959      	ldr	r1, [r3, #20]
 801490e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014910:	b29c      	uxth	r4, r3
 8014912:	183b      	adds	r3, r7, r0
 8014914:	881a      	ldrh	r2, [r3, #0]
 8014916:	6878      	ldr	r0, [r7, #4]
 8014918:	0023      	movs	r3, r4
 801491a:	f000 ff55 	bl	80157c8 <USB_WritePMA>
 801491e:	e2e8      	b.n	8014ef2 <USB_EPStartXfer+0x95e>
 8014920:	40009800 	.word	0x40009800
 8014924:	07ff8f8f 	.word	0x07ff8f8f
 8014928:	00008180 	.word	0x00008180
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801492c:	683b      	ldr	r3, [r7, #0]
 801492e:	785b      	ldrb	r3, [r3, #1]
 8014930:	2b00      	cmp	r3, #0
 8014932:	d162      	bne.n	80149fa <USB_EPStartXfer+0x466>
 8014934:	683b      	ldr	r3, [r7, #0]
 8014936:	781b      	ldrb	r3, [r3, #0]
 8014938:	00db      	lsls	r3, r3, #3
 801493a:	4ac7      	ldr	r2, [pc, #796]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 801493c:	4694      	mov	ip, r2
 801493e:	4463      	add	r3, ip
 8014940:	681a      	ldr	r2, [r3, #0]
 8014942:	683b      	ldr	r3, [r7, #0]
 8014944:	781b      	ldrb	r3, [r3, #0]
 8014946:	00db      	lsls	r3, r3, #3
 8014948:	49c3      	ldr	r1, [pc, #780]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 801494a:	468c      	mov	ip, r1
 801494c:	4463      	add	r3, ip
 801494e:	0192      	lsls	r2, r2, #6
 8014950:	0992      	lsrs	r2, r2, #6
 8014952:	601a      	str	r2, [r3, #0]
 8014954:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014956:	2b3e      	cmp	r3, #62	; 0x3e
 8014958:	d91e      	bls.n	8014998 <USB_EPStartXfer+0x404>
 801495a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801495c:	095b      	lsrs	r3, r3, #5
 801495e:	64bb      	str	r3, [r7, #72]	; 0x48
 8014960:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014962:	221f      	movs	r2, #31
 8014964:	4013      	ands	r3, r2
 8014966:	d102      	bne.n	801496e <USB_EPStartXfer+0x3da>
 8014968:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801496a:	3b01      	subs	r3, #1
 801496c:	64bb      	str	r3, [r7, #72]	; 0x48
 801496e:	683b      	ldr	r3, [r7, #0]
 8014970:	781b      	ldrb	r3, [r3, #0]
 8014972:	00db      	lsls	r3, r3, #3
 8014974:	4ab8      	ldr	r2, [pc, #736]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 8014976:	4694      	mov	ip, r2
 8014978:	4463      	add	r3, ip
 801497a:	681a      	ldr	r2, [r3, #0]
 801497c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801497e:	069b      	lsls	r3, r3, #26
 8014980:	431a      	orrs	r2, r3
 8014982:	683b      	ldr	r3, [r7, #0]
 8014984:	781b      	ldrb	r3, [r3, #0]
 8014986:	00db      	lsls	r3, r3, #3
 8014988:	49b3      	ldr	r1, [pc, #716]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 801498a:	468c      	mov	ip, r1
 801498c:	4463      	add	r3, ip
 801498e:	2180      	movs	r1, #128	; 0x80
 8014990:	0609      	lsls	r1, r1, #24
 8014992:	430a      	orrs	r2, r1
 8014994:	601a      	str	r2, [r3, #0]
 8014996:	e055      	b.n	8014a44 <USB_EPStartXfer+0x4b0>
 8014998:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801499a:	2b00      	cmp	r3, #0
 801499c:	d111      	bne.n	80149c2 <USB_EPStartXfer+0x42e>
 801499e:	683b      	ldr	r3, [r7, #0]
 80149a0:	781b      	ldrb	r3, [r3, #0]
 80149a2:	00db      	lsls	r3, r3, #3
 80149a4:	4aac      	ldr	r2, [pc, #688]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 80149a6:	4694      	mov	ip, r2
 80149a8:	4463      	add	r3, ip
 80149aa:	681a      	ldr	r2, [r3, #0]
 80149ac:	683b      	ldr	r3, [r7, #0]
 80149ae:	781b      	ldrb	r3, [r3, #0]
 80149b0:	00db      	lsls	r3, r3, #3
 80149b2:	49a9      	ldr	r1, [pc, #676]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 80149b4:	468c      	mov	ip, r1
 80149b6:	4463      	add	r3, ip
 80149b8:	2180      	movs	r1, #128	; 0x80
 80149ba:	0609      	lsls	r1, r1, #24
 80149bc:	430a      	orrs	r2, r1
 80149be:	601a      	str	r2, [r3, #0]
 80149c0:	e040      	b.n	8014a44 <USB_EPStartXfer+0x4b0>
 80149c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80149c4:	085b      	lsrs	r3, r3, #1
 80149c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80149c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80149ca:	2201      	movs	r2, #1
 80149cc:	4013      	ands	r3, r2
 80149ce:	d002      	beq.n	80149d6 <USB_EPStartXfer+0x442>
 80149d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80149d2:	3301      	adds	r3, #1
 80149d4:	64bb      	str	r3, [r7, #72]	; 0x48
 80149d6:	683b      	ldr	r3, [r7, #0]
 80149d8:	781b      	ldrb	r3, [r3, #0]
 80149da:	00db      	lsls	r3, r3, #3
 80149dc:	4a9e      	ldr	r2, [pc, #632]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 80149de:	4694      	mov	ip, r2
 80149e0:	4463      	add	r3, ip
 80149e2:	6819      	ldr	r1, [r3, #0]
 80149e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80149e6:	069a      	lsls	r2, r3, #26
 80149e8:	683b      	ldr	r3, [r7, #0]
 80149ea:	781b      	ldrb	r3, [r3, #0]
 80149ec:	00db      	lsls	r3, r3, #3
 80149ee:	489a      	ldr	r0, [pc, #616]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 80149f0:	4684      	mov	ip, r0
 80149f2:	4463      	add	r3, ip
 80149f4:	430a      	orrs	r2, r1
 80149f6:	601a      	str	r2, [r3, #0]
 80149f8:	e024      	b.n	8014a44 <USB_EPStartXfer+0x4b0>
 80149fa:	683b      	ldr	r3, [r7, #0]
 80149fc:	785b      	ldrb	r3, [r3, #1]
 80149fe:	2b01      	cmp	r3, #1
 8014a00:	d120      	bne.n	8014a44 <USB_EPStartXfer+0x4b0>
 8014a02:	683b      	ldr	r3, [r7, #0]
 8014a04:	781b      	ldrb	r3, [r3, #0]
 8014a06:	00db      	lsls	r3, r3, #3
 8014a08:	4a93      	ldr	r2, [pc, #588]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 8014a0a:	4694      	mov	ip, r2
 8014a0c:	4463      	add	r3, ip
 8014a0e:	681a      	ldr	r2, [r3, #0]
 8014a10:	683b      	ldr	r3, [r7, #0]
 8014a12:	781b      	ldrb	r3, [r3, #0]
 8014a14:	00db      	lsls	r3, r3, #3
 8014a16:	4990      	ldr	r1, [pc, #576]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 8014a18:	468c      	mov	ip, r1
 8014a1a:	4463      	add	r3, ip
 8014a1c:	0412      	lsls	r2, r2, #16
 8014a1e:	0c12      	lsrs	r2, r2, #16
 8014a20:	601a      	str	r2, [r3, #0]
 8014a22:	683b      	ldr	r3, [r7, #0]
 8014a24:	781b      	ldrb	r3, [r3, #0]
 8014a26:	00db      	lsls	r3, r3, #3
 8014a28:	4a8b      	ldr	r2, [pc, #556]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 8014a2a:	4694      	mov	ip, r2
 8014a2c:	4463      	add	r3, ip
 8014a2e:	6819      	ldr	r1, [r3, #0]
 8014a30:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014a32:	041a      	lsls	r2, r3, #16
 8014a34:	683b      	ldr	r3, [r7, #0]
 8014a36:	781b      	ldrb	r3, [r3, #0]
 8014a38:	00db      	lsls	r3, r3, #3
 8014a3a:	4887      	ldr	r0, [pc, #540]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 8014a3c:	4684      	mov	ip, r0
 8014a3e:	4463      	add	r3, ip
 8014a40:	430a      	orrs	r2, r1
 8014a42:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8014a44:	201a      	movs	r0, #26
 8014a46:	183b      	adds	r3, r7, r0
 8014a48:	683a      	ldr	r2, [r7, #0]
 8014a4a:	8912      	ldrh	r2, [r2, #8]
 8014a4c:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8014a4e:	683b      	ldr	r3, [r7, #0]
 8014a50:	6959      	ldr	r1, [r3, #20]
 8014a52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014a54:	b29c      	uxth	r4, r3
 8014a56:	183b      	adds	r3, r7, r0
 8014a58:	881a      	ldrh	r2, [r3, #0]
 8014a5a:	6878      	ldr	r0, [r7, #4]
 8014a5c:	0023      	movs	r3, r4
 8014a5e:	f000 feb3 	bl	80157c8 <USB_WritePMA>
            ep->xfer_buff += len;
 8014a62:	683b      	ldr	r3, [r7, #0]
 8014a64:	695a      	ldr	r2, [r3, #20]
 8014a66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014a68:	18d2      	adds	r2, r2, r3
 8014a6a:	683b      	ldr	r3, [r7, #0]
 8014a6c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8014a6e:	683b      	ldr	r3, [r7, #0]
 8014a70:	6a1a      	ldr	r2, [r3, #32]
 8014a72:	683b      	ldr	r3, [r7, #0]
 8014a74:	691b      	ldr	r3, [r3, #16]
 8014a76:	429a      	cmp	r2, r3
 8014a78:	d906      	bls.n	8014a88 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8014a7a:	683b      	ldr	r3, [r7, #0]
 8014a7c:	6a1a      	ldr	r2, [r3, #32]
 8014a7e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014a80:	1ad2      	subs	r2, r2, r3
 8014a82:	683b      	ldr	r3, [r7, #0]
 8014a84:	621a      	str	r2, [r3, #32]
 8014a86:	e005      	b.n	8014a94 <USB_EPStartXfer+0x500>
            }
            else
            {
              len = ep->xfer_len_db;
 8014a88:	683b      	ldr	r3, [r7, #0]
 8014a8a:	6a1b      	ldr	r3, [r3, #32]
 8014a8c:	657b      	str	r3, [r7, #84]	; 0x54
              ep->xfer_len_db = 0U;
 8014a8e:	683b      	ldr	r3, [r7, #0]
 8014a90:	2200      	movs	r2, #0
 8014a92:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8014a94:	683b      	ldr	r3, [r7, #0]
 8014a96:	785b      	ldrb	r3, [r3, #1]
 8014a98:	2b00      	cmp	r3, #0
 8014a9a:	d162      	bne.n	8014b62 <USB_EPStartXfer+0x5ce>
 8014a9c:	683b      	ldr	r3, [r7, #0]
 8014a9e:	781b      	ldrb	r3, [r3, #0]
 8014aa0:	00db      	lsls	r3, r3, #3
 8014aa2:	4a6d      	ldr	r2, [pc, #436]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 8014aa4:	4694      	mov	ip, r2
 8014aa6:	4463      	add	r3, ip
 8014aa8:	685a      	ldr	r2, [r3, #4]
 8014aaa:	683b      	ldr	r3, [r7, #0]
 8014aac:	781b      	ldrb	r3, [r3, #0]
 8014aae:	00db      	lsls	r3, r3, #3
 8014ab0:	4969      	ldr	r1, [pc, #420]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 8014ab2:	468c      	mov	ip, r1
 8014ab4:	4463      	add	r3, ip
 8014ab6:	0192      	lsls	r2, r2, #6
 8014ab8:	0992      	lsrs	r2, r2, #6
 8014aba:	605a      	str	r2, [r3, #4]
 8014abc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014abe:	2b3e      	cmp	r3, #62	; 0x3e
 8014ac0:	d91e      	bls.n	8014b00 <USB_EPStartXfer+0x56c>
 8014ac2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014ac4:	095b      	lsrs	r3, r3, #5
 8014ac6:	647b      	str	r3, [r7, #68]	; 0x44
 8014ac8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014aca:	221f      	movs	r2, #31
 8014acc:	4013      	ands	r3, r2
 8014ace:	d102      	bne.n	8014ad6 <USB_EPStartXfer+0x542>
 8014ad0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014ad2:	3b01      	subs	r3, #1
 8014ad4:	647b      	str	r3, [r7, #68]	; 0x44
 8014ad6:	683b      	ldr	r3, [r7, #0]
 8014ad8:	781b      	ldrb	r3, [r3, #0]
 8014ada:	00db      	lsls	r3, r3, #3
 8014adc:	4a5e      	ldr	r2, [pc, #376]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 8014ade:	4694      	mov	ip, r2
 8014ae0:	4463      	add	r3, ip
 8014ae2:	685a      	ldr	r2, [r3, #4]
 8014ae4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014ae6:	069b      	lsls	r3, r3, #26
 8014ae8:	431a      	orrs	r2, r3
 8014aea:	683b      	ldr	r3, [r7, #0]
 8014aec:	781b      	ldrb	r3, [r3, #0]
 8014aee:	00db      	lsls	r3, r3, #3
 8014af0:	4959      	ldr	r1, [pc, #356]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 8014af2:	468c      	mov	ip, r1
 8014af4:	4463      	add	r3, ip
 8014af6:	2180      	movs	r1, #128	; 0x80
 8014af8:	0609      	lsls	r1, r1, #24
 8014afa:	430a      	orrs	r2, r1
 8014afc:	605a      	str	r2, [r3, #4]
 8014afe:	e055      	b.n	8014bac <USB_EPStartXfer+0x618>
 8014b00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014b02:	2b00      	cmp	r3, #0
 8014b04:	d111      	bne.n	8014b2a <USB_EPStartXfer+0x596>
 8014b06:	683b      	ldr	r3, [r7, #0]
 8014b08:	781b      	ldrb	r3, [r3, #0]
 8014b0a:	00db      	lsls	r3, r3, #3
 8014b0c:	4a52      	ldr	r2, [pc, #328]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 8014b0e:	4694      	mov	ip, r2
 8014b10:	4463      	add	r3, ip
 8014b12:	685a      	ldr	r2, [r3, #4]
 8014b14:	683b      	ldr	r3, [r7, #0]
 8014b16:	781b      	ldrb	r3, [r3, #0]
 8014b18:	00db      	lsls	r3, r3, #3
 8014b1a:	494f      	ldr	r1, [pc, #316]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 8014b1c:	468c      	mov	ip, r1
 8014b1e:	4463      	add	r3, ip
 8014b20:	2180      	movs	r1, #128	; 0x80
 8014b22:	0609      	lsls	r1, r1, #24
 8014b24:	430a      	orrs	r2, r1
 8014b26:	605a      	str	r2, [r3, #4]
 8014b28:	e040      	b.n	8014bac <USB_EPStartXfer+0x618>
 8014b2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014b2c:	085b      	lsrs	r3, r3, #1
 8014b2e:	647b      	str	r3, [r7, #68]	; 0x44
 8014b30:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014b32:	2201      	movs	r2, #1
 8014b34:	4013      	ands	r3, r2
 8014b36:	d002      	beq.n	8014b3e <USB_EPStartXfer+0x5aa>
 8014b38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014b3a:	3301      	adds	r3, #1
 8014b3c:	647b      	str	r3, [r7, #68]	; 0x44
 8014b3e:	683b      	ldr	r3, [r7, #0]
 8014b40:	781b      	ldrb	r3, [r3, #0]
 8014b42:	00db      	lsls	r3, r3, #3
 8014b44:	4a44      	ldr	r2, [pc, #272]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 8014b46:	4694      	mov	ip, r2
 8014b48:	4463      	add	r3, ip
 8014b4a:	6859      	ldr	r1, [r3, #4]
 8014b4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014b4e:	069a      	lsls	r2, r3, #26
 8014b50:	683b      	ldr	r3, [r7, #0]
 8014b52:	781b      	ldrb	r3, [r3, #0]
 8014b54:	00db      	lsls	r3, r3, #3
 8014b56:	4840      	ldr	r0, [pc, #256]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 8014b58:	4684      	mov	ip, r0
 8014b5a:	4463      	add	r3, ip
 8014b5c:	430a      	orrs	r2, r1
 8014b5e:	605a      	str	r2, [r3, #4]
 8014b60:	e024      	b.n	8014bac <USB_EPStartXfer+0x618>
 8014b62:	683b      	ldr	r3, [r7, #0]
 8014b64:	785b      	ldrb	r3, [r3, #1]
 8014b66:	2b01      	cmp	r3, #1
 8014b68:	d120      	bne.n	8014bac <USB_EPStartXfer+0x618>
 8014b6a:	683b      	ldr	r3, [r7, #0]
 8014b6c:	781b      	ldrb	r3, [r3, #0]
 8014b6e:	00db      	lsls	r3, r3, #3
 8014b70:	4a39      	ldr	r2, [pc, #228]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 8014b72:	4694      	mov	ip, r2
 8014b74:	4463      	add	r3, ip
 8014b76:	685a      	ldr	r2, [r3, #4]
 8014b78:	683b      	ldr	r3, [r7, #0]
 8014b7a:	781b      	ldrb	r3, [r3, #0]
 8014b7c:	00db      	lsls	r3, r3, #3
 8014b7e:	4936      	ldr	r1, [pc, #216]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 8014b80:	468c      	mov	ip, r1
 8014b82:	4463      	add	r3, ip
 8014b84:	0412      	lsls	r2, r2, #16
 8014b86:	0c12      	lsrs	r2, r2, #16
 8014b88:	605a      	str	r2, [r3, #4]
 8014b8a:	683b      	ldr	r3, [r7, #0]
 8014b8c:	781b      	ldrb	r3, [r3, #0]
 8014b8e:	00db      	lsls	r3, r3, #3
 8014b90:	4a31      	ldr	r2, [pc, #196]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 8014b92:	4694      	mov	ip, r2
 8014b94:	4463      	add	r3, ip
 8014b96:	6859      	ldr	r1, [r3, #4]
 8014b98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014b9a:	041a      	lsls	r2, r3, #16
 8014b9c:	683b      	ldr	r3, [r7, #0]
 8014b9e:	781b      	ldrb	r3, [r3, #0]
 8014ba0:	00db      	lsls	r3, r3, #3
 8014ba2:	482d      	ldr	r0, [pc, #180]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 8014ba4:	4684      	mov	ip, r0
 8014ba6:	4463      	add	r3, ip
 8014ba8:	430a      	orrs	r2, r1
 8014baa:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 8014bac:	201a      	movs	r0, #26
 8014bae:	183b      	adds	r3, r7, r0
 8014bb0:	683a      	ldr	r2, [r7, #0]
 8014bb2:	8952      	ldrh	r2, [r2, #10]
 8014bb4:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8014bb6:	683b      	ldr	r3, [r7, #0]
 8014bb8:	6959      	ldr	r1, [r3, #20]
 8014bba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014bbc:	b29c      	uxth	r4, r3
 8014bbe:	183b      	adds	r3, r7, r0
 8014bc0:	881a      	ldrh	r2, [r3, #0]
 8014bc2:	6878      	ldr	r0, [r7, #4]
 8014bc4:	0023      	movs	r3, r4
 8014bc6:	f000 fdff 	bl	80157c8 <USB_WritePMA>
 8014bca:	e192      	b.n	8014ef2 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8014bcc:	683b      	ldr	r3, [r7, #0]
 8014bce:	6a1b      	ldr	r3, [r3, #32]
 8014bd0:	657b      	str	r3, [r7, #84]	; 0x54

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8014bd2:	687a      	ldr	r2, [r7, #4]
 8014bd4:	683b      	ldr	r3, [r7, #0]
 8014bd6:	781b      	ldrb	r3, [r3, #0]
 8014bd8:	009b      	lsls	r3, r3, #2
 8014bda:	18d3      	adds	r3, r2, r3
 8014bdc:	681b      	ldr	r3, [r3, #0]
 8014bde:	4a1f      	ldr	r2, [pc, #124]	; (8014c5c <USB_EPStartXfer+0x6c8>)
 8014be0:	4013      	ands	r3, r2
 8014be2:	617b      	str	r3, [r7, #20]
 8014be4:	687a      	ldr	r2, [r7, #4]
 8014be6:	683b      	ldr	r3, [r7, #0]
 8014be8:	781b      	ldrb	r3, [r3, #0]
 8014bea:	009b      	lsls	r3, r3, #2
 8014bec:	18d3      	adds	r3, r2, r3
 8014bee:	697a      	ldr	r2, [r7, #20]
 8014bf0:	491b      	ldr	r1, [pc, #108]	; (8014c60 <USB_EPStartXfer+0x6cc>)
 8014bf2:	430a      	orrs	r2, r1
 8014bf4:	601a      	str	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8014bf6:	683b      	ldr	r3, [r7, #0]
 8014bf8:	781b      	ldrb	r3, [r3, #0]
 8014bfa:	00db      	lsls	r3, r3, #3
 8014bfc:	4a16      	ldr	r2, [pc, #88]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 8014bfe:	4694      	mov	ip, r2
 8014c00:	4463      	add	r3, ip
 8014c02:	681a      	ldr	r2, [r3, #0]
 8014c04:	683b      	ldr	r3, [r7, #0]
 8014c06:	781b      	ldrb	r3, [r3, #0]
 8014c08:	00db      	lsls	r3, r3, #3
 8014c0a:	4913      	ldr	r1, [pc, #76]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 8014c0c:	468c      	mov	ip, r1
 8014c0e:	4463      	add	r3, ip
 8014c10:	0412      	lsls	r2, r2, #16
 8014c12:	0c12      	lsrs	r2, r2, #16
 8014c14:	601a      	str	r2, [r3, #0]
 8014c16:	683b      	ldr	r3, [r7, #0]
 8014c18:	781b      	ldrb	r3, [r3, #0]
 8014c1a:	00db      	lsls	r3, r3, #3
 8014c1c:	4a0e      	ldr	r2, [pc, #56]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 8014c1e:	4694      	mov	ip, r2
 8014c20:	4463      	add	r3, ip
 8014c22:	6819      	ldr	r1, [r3, #0]
 8014c24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014c26:	041a      	lsls	r2, r3, #16
 8014c28:	683b      	ldr	r3, [r7, #0]
 8014c2a:	781b      	ldrb	r3, [r3, #0]
 8014c2c:	00db      	lsls	r3, r3, #3
 8014c2e:	480a      	ldr	r0, [pc, #40]	; (8014c58 <USB_EPStartXfer+0x6c4>)
 8014c30:	4684      	mov	ip, r0
 8014c32:	4463      	add	r3, ip
 8014c34:	430a      	orrs	r2, r1
 8014c36:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8014c38:	201a      	movs	r0, #26
 8014c3a:	183b      	adds	r3, r7, r0
 8014c3c:	683a      	ldr	r2, [r7, #0]
 8014c3e:	8912      	ldrh	r2, [r2, #8]
 8014c40:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8014c42:	683b      	ldr	r3, [r7, #0]
 8014c44:	6959      	ldr	r1, [r3, #20]
 8014c46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014c48:	b29c      	uxth	r4, r3
 8014c4a:	183b      	adds	r3, r7, r0
 8014c4c:	881a      	ldrh	r2, [r3, #0]
 8014c4e:	6878      	ldr	r0, [r7, #4]
 8014c50:	0023      	movs	r3, r4
 8014c52:	f000 fdb9 	bl	80157c8 <USB_WritePMA>
 8014c56:	e14c      	b.n	8014ef2 <USB_EPStartXfer+0x95e>
 8014c58:	40009800 	.word	0x40009800
 8014c5c:	07ff8e8f 	.word	0x07ff8e8f
 8014c60:	00008080 	.word	0x00008080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8014c64:	683b      	ldr	r3, [r7, #0]
 8014c66:	6a1a      	ldr	r2, [r3, #32]
 8014c68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014c6a:	1ad2      	subs	r2, r2, r3
 8014c6c:	683b      	ldr	r3, [r7, #0]
 8014c6e:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8014c70:	687a      	ldr	r2, [r7, #4]
 8014c72:	683b      	ldr	r3, [r7, #0]
 8014c74:	781b      	ldrb	r3, [r3, #0]
 8014c76:	009b      	lsls	r3, r3, #2
 8014c78:	18d3      	adds	r3, r2, r3
 8014c7a:	681b      	ldr	r3, [r3, #0]
 8014c7c:	2240      	movs	r2, #64	; 0x40
 8014c7e:	4013      	ands	r3, r2
 8014c80:	d100      	bne.n	8014c84 <USB_EPStartXfer+0x6f0>
 8014c82:	e09b      	b.n	8014dbc <USB_EPStartXfer+0x828>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8014c84:	683b      	ldr	r3, [r7, #0]
 8014c86:	785b      	ldrb	r3, [r3, #1]
 8014c88:	2b00      	cmp	r3, #0
 8014c8a:	d162      	bne.n	8014d52 <USB_EPStartXfer+0x7be>
 8014c8c:	683b      	ldr	r3, [r7, #0]
 8014c8e:	781b      	ldrb	r3, [r3, #0]
 8014c90:	00db      	lsls	r3, r3, #3
 8014c92:	4ad6      	ldr	r2, [pc, #856]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014c94:	4694      	mov	ip, r2
 8014c96:	4463      	add	r3, ip
 8014c98:	685a      	ldr	r2, [r3, #4]
 8014c9a:	683b      	ldr	r3, [r7, #0]
 8014c9c:	781b      	ldrb	r3, [r3, #0]
 8014c9e:	00db      	lsls	r3, r3, #3
 8014ca0:	49d2      	ldr	r1, [pc, #840]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014ca2:	468c      	mov	ip, r1
 8014ca4:	4463      	add	r3, ip
 8014ca6:	0192      	lsls	r2, r2, #6
 8014ca8:	0992      	lsrs	r2, r2, #6
 8014caa:	605a      	str	r2, [r3, #4]
 8014cac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014cae:	2b3e      	cmp	r3, #62	; 0x3e
 8014cb0:	d91e      	bls.n	8014cf0 <USB_EPStartXfer+0x75c>
 8014cb2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014cb4:	095b      	lsrs	r3, r3, #5
 8014cb6:	643b      	str	r3, [r7, #64]	; 0x40
 8014cb8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014cba:	221f      	movs	r2, #31
 8014cbc:	4013      	ands	r3, r2
 8014cbe:	d102      	bne.n	8014cc6 <USB_EPStartXfer+0x732>
 8014cc0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014cc2:	3b01      	subs	r3, #1
 8014cc4:	643b      	str	r3, [r7, #64]	; 0x40
 8014cc6:	683b      	ldr	r3, [r7, #0]
 8014cc8:	781b      	ldrb	r3, [r3, #0]
 8014cca:	00db      	lsls	r3, r3, #3
 8014ccc:	4ac7      	ldr	r2, [pc, #796]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014cce:	4694      	mov	ip, r2
 8014cd0:	4463      	add	r3, ip
 8014cd2:	685a      	ldr	r2, [r3, #4]
 8014cd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014cd6:	069b      	lsls	r3, r3, #26
 8014cd8:	431a      	orrs	r2, r3
 8014cda:	683b      	ldr	r3, [r7, #0]
 8014cdc:	781b      	ldrb	r3, [r3, #0]
 8014cde:	00db      	lsls	r3, r3, #3
 8014ce0:	49c2      	ldr	r1, [pc, #776]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014ce2:	468c      	mov	ip, r1
 8014ce4:	4463      	add	r3, ip
 8014ce6:	2180      	movs	r1, #128	; 0x80
 8014ce8:	0609      	lsls	r1, r1, #24
 8014cea:	430a      	orrs	r2, r1
 8014cec:	605a      	str	r2, [r3, #4]
 8014cee:	e055      	b.n	8014d9c <USB_EPStartXfer+0x808>
 8014cf0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014cf2:	2b00      	cmp	r3, #0
 8014cf4:	d111      	bne.n	8014d1a <USB_EPStartXfer+0x786>
 8014cf6:	683b      	ldr	r3, [r7, #0]
 8014cf8:	781b      	ldrb	r3, [r3, #0]
 8014cfa:	00db      	lsls	r3, r3, #3
 8014cfc:	4abb      	ldr	r2, [pc, #748]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014cfe:	4694      	mov	ip, r2
 8014d00:	4463      	add	r3, ip
 8014d02:	685a      	ldr	r2, [r3, #4]
 8014d04:	683b      	ldr	r3, [r7, #0]
 8014d06:	781b      	ldrb	r3, [r3, #0]
 8014d08:	00db      	lsls	r3, r3, #3
 8014d0a:	49b8      	ldr	r1, [pc, #736]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014d0c:	468c      	mov	ip, r1
 8014d0e:	4463      	add	r3, ip
 8014d10:	2180      	movs	r1, #128	; 0x80
 8014d12:	0609      	lsls	r1, r1, #24
 8014d14:	430a      	orrs	r2, r1
 8014d16:	605a      	str	r2, [r3, #4]
 8014d18:	e040      	b.n	8014d9c <USB_EPStartXfer+0x808>
 8014d1a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014d1c:	085b      	lsrs	r3, r3, #1
 8014d1e:	643b      	str	r3, [r7, #64]	; 0x40
 8014d20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014d22:	2201      	movs	r2, #1
 8014d24:	4013      	ands	r3, r2
 8014d26:	d002      	beq.n	8014d2e <USB_EPStartXfer+0x79a>
 8014d28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014d2a:	3301      	adds	r3, #1
 8014d2c:	643b      	str	r3, [r7, #64]	; 0x40
 8014d2e:	683b      	ldr	r3, [r7, #0]
 8014d30:	781b      	ldrb	r3, [r3, #0]
 8014d32:	00db      	lsls	r3, r3, #3
 8014d34:	4aad      	ldr	r2, [pc, #692]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014d36:	4694      	mov	ip, r2
 8014d38:	4463      	add	r3, ip
 8014d3a:	6859      	ldr	r1, [r3, #4]
 8014d3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014d3e:	069a      	lsls	r2, r3, #26
 8014d40:	683b      	ldr	r3, [r7, #0]
 8014d42:	781b      	ldrb	r3, [r3, #0]
 8014d44:	00db      	lsls	r3, r3, #3
 8014d46:	48a9      	ldr	r0, [pc, #676]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014d48:	4684      	mov	ip, r0
 8014d4a:	4463      	add	r3, ip
 8014d4c:	430a      	orrs	r2, r1
 8014d4e:	605a      	str	r2, [r3, #4]
 8014d50:	e024      	b.n	8014d9c <USB_EPStartXfer+0x808>
 8014d52:	683b      	ldr	r3, [r7, #0]
 8014d54:	785b      	ldrb	r3, [r3, #1]
 8014d56:	2b01      	cmp	r3, #1
 8014d58:	d120      	bne.n	8014d9c <USB_EPStartXfer+0x808>
 8014d5a:	683b      	ldr	r3, [r7, #0]
 8014d5c:	781b      	ldrb	r3, [r3, #0]
 8014d5e:	00db      	lsls	r3, r3, #3
 8014d60:	4aa2      	ldr	r2, [pc, #648]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014d62:	4694      	mov	ip, r2
 8014d64:	4463      	add	r3, ip
 8014d66:	685a      	ldr	r2, [r3, #4]
 8014d68:	683b      	ldr	r3, [r7, #0]
 8014d6a:	781b      	ldrb	r3, [r3, #0]
 8014d6c:	00db      	lsls	r3, r3, #3
 8014d6e:	499f      	ldr	r1, [pc, #636]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014d70:	468c      	mov	ip, r1
 8014d72:	4463      	add	r3, ip
 8014d74:	0412      	lsls	r2, r2, #16
 8014d76:	0c12      	lsrs	r2, r2, #16
 8014d78:	605a      	str	r2, [r3, #4]
 8014d7a:	683b      	ldr	r3, [r7, #0]
 8014d7c:	781b      	ldrb	r3, [r3, #0]
 8014d7e:	00db      	lsls	r3, r3, #3
 8014d80:	4a9a      	ldr	r2, [pc, #616]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014d82:	4694      	mov	ip, r2
 8014d84:	4463      	add	r3, ip
 8014d86:	6859      	ldr	r1, [r3, #4]
 8014d88:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014d8a:	041a      	lsls	r2, r3, #16
 8014d8c:	683b      	ldr	r3, [r7, #0]
 8014d8e:	781b      	ldrb	r3, [r3, #0]
 8014d90:	00db      	lsls	r3, r3, #3
 8014d92:	4896      	ldr	r0, [pc, #600]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014d94:	4684      	mov	ip, r0
 8014d96:	4463      	add	r3, ip
 8014d98:	430a      	orrs	r2, r1
 8014d9a:	605a      	str	r2, [r3, #4]
          pmabuffer = ep->pmaaddr1;
 8014d9c:	201a      	movs	r0, #26
 8014d9e:	183b      	adds	r3, r7, r0
 8014da0:	683a      	ldr	r2, [r7, #0]
 8014da2:	8952      	ldrh	r2, [r2, #10]
 8014da4:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8014da6:	683b      	ldr	r3, [r7, #0]
 8014da8:	6959      	ldr	r1, [r3, #20]
 8014daa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014dac:	b29c      	uxth	r4, r3
 8014dae:	183b      	adds	r3, r7, r0
 8014db0:	881a      	ldrh	r2, [r3, #0]
 8014db2:	6878      	ldr	r0, [r7, #4]
 8014db4:	0023      	movs	r3, r4
 8014db6:	f000 fd07 	bl	80157c8 <USB_WritePMA>
 8014dba:	e09a      	b.n	8014ef2 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8014dbc:	683b      	ldr	r3, [r7, #0]
 8014dbe:	785b      	ldrb	r3, [r3, #1]
 8014dc0:	2b00      	cmp	r3, #0
 8014dc2:	d162      	bne.n	8014e8a <USB_EPStartXfer+0x8f6>
 8014dc4:	683b      	ldr	r3, [r7, #0]
 8014dc6:	781b      	ldrb	r3, [r3, #0]
 8014dc8:	00db      	lsls	r3, r3, #3
 8014dca:	4a88      	ldr	r2, [pc, #544]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014dcc:	4694      	mov	ip, r2
 8014dce:	4463      	add	r3, ip
 8014dd0:	681a      	ldr	r2, [r3, #0]
 8014dd2:	683b      	ldr	r3, [r7, #0]
 8014dd4:	781b      	ldrb	r3, [r3, #0]
 8014dd6:	00db      	lsls	r3, r3, #3
 8014dd8:	4984      	ldr	r1, [pc, #528]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014dda:	468c      	mov	ip, r1
 8014ddc:	4463      	add	r3, ip
 8014dde:	0192      	lsls	r2, r2, #6
 8014de0:	0992      	lsrs	r2, r2, #6
 8014de2:	601a      	str	r2, [r3, #0]
 8014de4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014de6:	2b3e      	cmp	r3, #62	; 0x3e
 8014de8:	d91e      	bls.n	8014e28 <USB_EPStartXfer+0x894>
 8014dea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014dec:	095b      	lsrs	r3, r3, #5
 8014dee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8014df0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014df2:	221f      	movs	r2, #31
 8014df4:	4013      	ands	r3, r2
 8014df6:	d102      	bne.n	8014dfe <USB_EPStartXfer+0x86a>
 8014df8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014dfa:	3b01      	subs	r3, #1
 8014dfc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8014dfe:	683b      	ldr	r3, [r7, #0]
 8014e00:	781b      	ldrb	r3, [r3, #0]
 8014e02:	00db      	lsls	r3, r3, #3
 8014e04:	4a79      	ldr	r2, [pc, #484]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014e06:	4694      	mov	ip, r2
 8014e08:	4463      	add	r3, ip
 8014e0a:	681a      	ldr	r2, [r3, #0]
 8014e0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014e0e:	069b      	lsls	r3, r3, #26
 8014e10:	431a      	orrs	r2, r3
 8014e12:	683b      	ldr	r3, [r7, #0]
 8014e14:	781b      	ldrb	r3, [r3, #0]
 8014e16:	00db      	lsls	r3, r3, #3
 8014e18:	4974      	ldr	r1, [pc, #464]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014e1a:	468c      	mov	ip, r1
 8014e1c:	4463      	add	r3, ip
 8014e1e:	2180      	movs	r1, #128	; 0x80
 8014e20:	0609      	lsls	r1, r1, #24
 8014e22:	430a      	orrs	r2, r1
 8014e24:	601a      	str	r2, [r3, #0]
 8014e26:	e055      	b.n	8014ed4 <USB_EPStartXfer+0x940>
 8014e28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014e2a:	2b00      	cmp	r3, #0
 8014e2c:	d111      	bne.n	8014e52 <USB_EPStartXfer+0x8be>
 8014e2e:	683b      	ldr	r3, [r7, #0]
 8014e30:	781b      	ldrb	r3, [r3, #0]
 8014e32:	00db      	lsls	r3, r3, #3
 8014e34:	4a6d      	ldr	r2, [pc, #436]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014e36:	4694      	mov	ip, r2
 8014e38:	4463      	add	r3, ip
 8014e3a:	681a      	ldr	r2, [r3, #0]
 8014e3c:	683b      	ldr	r3, [r7, #0]
 8014e3e:	781b      	ldrb	r3, [r3, #0]
 8014e40:	00db      	lsls	r3, r3, #3
 8014e42:	496a      	ldr	r1, [pc, #424]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014e44:	468c      	mov	ip, r1
 8014e46:	4463      	add	r3, ip
 8014e48:	2180      	movs	r1, #128	; 0x80
 8014e4a:	0609      	lsls	r1, r1, #24
 8014e4c:	430a      	orrs	r2, r1
 8014e4e:	601a      	str	r2, [r3, #0]
 8014e50:	e040      	b.n	8014ed4 <USB_EPStartXfer+0x940>
 8014e52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014e54:	085b      	lsrs	r3, r3, #1
 8014e56:	63fb      	str	r3, [r7, #60]	; 0x3c
 8014e58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014e5a:	2201      	movs	r2, #1
 8014e5c:	4013      	ands	r3, r2
 8014e5e:	d002      	beq.n	8014e66 <USB_EPStartXfer+0x8d2>
 8014e60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014e62:	3301      	adds	r3, #1
 8014e64:	63fb      	str	r3, [r7, #60]	; 0x3c
 8014e66:	683b      	ldr	r3, [r7, #0]
 8014e68:	781b      	ldrb	r3, [r3, #0]
 8014e6a:	00db      	lsls	r3, r3, #3
 8014e6c:	4a5f      	ldr	r2, [pc, #380]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014e6e:	4694      	mov	ip, r2
 8014e70:	4463      	add	r3, ip
 8014e72:	6819      	ldr	r1, [r3, #0]
 8014e74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014e76:	069a      	lsls	r2, r3, #26
 8014e78:	683b      	ldr	r3, [r7, #0]
 8014e7a:	781b      	ldrb	r3, [r3, #0]
 8014e7c:	00db      	lsls	r3, r3, #3
 8014e7e:	485b      	ldr	r0, [pc, #364]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014e80:	4684      	mov	ip, r0
 8014e82:	4463      	add	r3, ip
 8014e84:	430a      	orrs	r2, r1
 8014e86:	601a      	str	r2, [r3, #0]
 8014e88:	e024      	b.n	8014ed4 <USB_EPStartXfer+0x940>
 8014e8a:	683b      	ldr	r3, [r7, #0]
 8014e8c:	785b      	ldrb	r3, [r3, #1]
 8014e8e:	2b01      	cmp	r3, #1
 8014e90:	d120      	bne.n	8014ed4 <USB_EPStartXfer+0x940>
 8014e92:	683b      	ldr	r3, [r7, #0]
 8014e94:	781b      	ldrb	r3, [r3, #0]
 8014e96:	00db      	lsls	r3, r3, #3
 8014e98:	4a54      	ldr	r2, [pc, #336]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014e9a:	4694      	mov	ip, r2
 8014e9c:	4463      	add	r3, ip
 8014e9e:	681a      	ldr	r2, [r3, #0]
 8014ea0:	683b      	ldr	r3, [r7, #0]
 8014ea2:	781b      	ldrb	r3, [r3, #0]
 8014ea4:	00db      	lsls	r3, r3, #3
 8014ea6:	4951      	ldr	r1, [pc, #324]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014ea8:	468c      	mov	ip, r1
 8014eaa:	4463      	add	r3, ip
 8014eac:	0412      	lsls	r2, r2, #16
 8014eae:	0c12      	lsrs	r2, r2, #16
 8014eb0:	601a      	str	r2, [r3, #0]
 8014eb2:	683b      	ldr	r3, [r7, #0]
 8014eb4:	781b      	ldrb	r3, [r3, #0]
 8014eb6:	00db      	lsls	r3, r3, #3
 8014eb8:	4a4c      	ldr	r2, [pc, #304]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014eba:	4694      	mov	ip, r2
 8014ebc:	4463      	add	r3, ip
 8014ebe:	6819      	ldr	r1, [r3, #0]
 8014ec0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014ec2:	041a      	lsls	r2, r3, #16
 8014ec4:	683b      	ldr	r3, [r7, #0]
 8014ec6:	781b      	ldrb	r3, [r3, #0]
 8014ec8:	00db      	lsls	r3, r3, #3
 8014eca:	4848      	ldr	r0, [pc, #288]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014ecc:	4684      	mov	ip, r0
 8014ece:	4463      	add	r3, ip
 8014ed0:	430a      	orrs	r2, r1
 8014ed2:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8014ed4:	201a      	movs	r0, #26
 8014ed6:	183b      	adds	r3, r7, r0
 8014ed8:	683a      	ldr	r2, [r7, #0]
 8014eda:	8912      	ldrh	r2, [r2, #8]
 8014edc:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8014ede:	683b      	ldr	r3, [r7, #0]
 8014ee0:	6959      	ldr	r1, [r3, #20]
 8014ee2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014ee4:	b29c      	uxth	r4, r3
 8014ee6:	183b      	adds	r3, r7, r0
 8014ee8:	881a      	ldrh	r2, [r3, #0]
 8014eea:	6878      	ldr	r0, [r7, #4]
 8014eec:	0023      	movs	r3, r4
 8014eee:	f000 fc6b 	bl	80157c8 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8014ef2:	687a      	ldr	r2, [r7, #4]
 8014ef4:	683b      	ldr	r3, [r7, #0]
 8014ef6:	781b      	ldrb	r3, [r3, #0]
 8014ef8:	009b      	lsls	r3, r3, #2
 8014efa:	18d3      	adds	r3, r2, r3
 8014efc:	681b      	ldr	r3, [r3, #0]
 8014efe:	4a3c      	ldr	r2, [pc, #240]	; (8014ff0 <USB_EPStartXfer+0xa5c>)
 8014f00:	4013      	ands	r3, r2
 8014f02:	60fb      	str	r3, [r7, #12]
 8014f04:	68fb      	ldr	r3, [r7, #12]
 8014f06:	2210      	movs	r2, #16
 8014f08:	4053      	eors	r3, r2
 8014f0a:	60fb      	str	r3, [r7, #12]
 8014f0c:	68fb      	ldr	r3, [r7, #12]
 8014f0e:	2220      	movs	r2, #32
 8014f10:	4053      	eors	r3, r2
 8014f12:	60fb      	str	r3, [r7, #12]
 8014f14:	687a      	ldr	r2, [r7, #4]
 8014f16:	683b      	ldr	r3, [r7, #0]
 8014f18:	781b      	ldrb	r3, [r3, #0]
 8014f1a:	009b      	lsls	r3, r3, #2
 8014f1c:	18d3      	adds	r3, r2, r3
 8014f1e:	68fa      	ldr	r2, [r7, #12]
 8014f20:	4934      	ldr	r1, [pc, #208]	; (8014ff4 <USB_EPStartXfer+0xa60>)
 8014f22:	430a      	orrs	r2, r1
 8014f24:	601a      	str	r2, [r3, #0]
 8014f26:	e340      	b.n	80155aa <USB_EPStartXfer+0x1016>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8014f28:	683b      	ldr	r3, [r7, #0]
 8014f2a:	7b1b      	ldrb	r3, [r3, #12]
 8014f2c:	2b00      	cmp	r3, #0
 8014f2e:	d000      	beq.n	8014f32 <USB_EPStartXfer+0x99e>
 8014f30:	e07e      	b.n	8015030 <USB_EPStartXfer+0xa9c>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8014f32:	683b      	ldr	r3, [r7, #0]
 8014f34:	699a      	ldr	r2, [r3, #24]
 8014f36:	683b      	ldr	r3, [r7, #0]
 8014f38:	691b      	ldr	r3, [r3, #16]
 8014f3a:	429a      	cmp	r2, r3
 8014f3c:	d909      	bls.n	8014f52 <USB_EPStartXfer+0x9be>
      {
        len = ep->maxpacket;
 8014f3e:	683b      	ldr	r3, [r7, #0]
 8014f40:	691b      	ldr	r3, [r3, #16]
 8014f42:	657b      	str	r3, [r7, #84]	; 0x54
        ep->xfer_len -= len;
 8014f44:	683b      	ldr	r3, [r7, #0]
 8014f46:	699a      	ldr	r2, [r3, #24]
 8014f48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014f4a:	1ad2      	subs	r2, r2, r3
 8014f4c:	683b      	ldr	r3, [r7, #0]
 8014f4e:	619a      	str	r2, [r3, #24]
 8014f50:	e005      	b.n	8014f5e <USB_EPStartXfer+0x9ca>
      }
      else
      {
        len = ep->xfer_len;
 8014f52:	683b      	ldr	r3, [r7, #0]
 8014f54:	699b      	ldr	r3, [r3, #24]
 8014f56:	657b      	str	r3, [r7, #84]	; 0x54
        ep->xfer_len = 0U;
 8014f58:	683b      	ldr	r3, [r7, #0]
 8014f5a:	2200      	movs	r2, #0
 8014f5c:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8014f5e:	683b      	ldr	r3, [r7, #0]
 8014f60:	781b      	ldrb	r3, [r3, #0]
 8014f62:	00db      	lsls	r3, r3, #3
 8014f64:	4a21      	ldr	r2, [pc, #132]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014f66:	4694      	mov	ip, r2
 8014f68:	4463      	add	r3, ip
 8014f6a:	685a      	ldr	r2, [r3, #4]
 8014f6c:	683b      	ldr	r3, [r7, #0]
 8014f6e:	781b      	ldrb	r3, [r3, #0]
 8014f70:	00db      	lsls	r3, r3, #3
 8014f72:	491e      	ldr	r1, [pc, #120]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014f74:	468c      	mov	ip, r1
 8014f76:	4463      	add	r3, ip
 8014f78:	0192      	lsls	r2, r2, #6
 8014f7a:	0992      	lsrs	r2, r2, #6
 8014f7c:	605a      	str	r2, [r3, #4]
 8014f7e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014f80:	2b3e      	cmp	r3, #62	; 0x3e
 8014f82:	d91e      	bls.n	8014fc2 <USB_EPStartXfer+0xa2e>
 8014f84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014f86:	095b      	lsrs	r3, r3, #5
 8014f88:	63bb      	str	r3, [r7, #56]	; 0x38
 8014f8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014f8c:	221f      	movs	r2, #31
 8014f8e:	4013      	ands	r3, r2
 8014f90:	d102      	bne.n	8014f98 <USB_EPStartXfer+0xa04>
 8014f92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014f94:	3b01      	subs	r3, #1
 8014f96:	63bb      	str	r3, [r7, #56]	; 0x38
 8014f98:	683b      	ldr	r3, [r7, #0]
 8014f9a:	781b      	ldrb	r3, [r3, #0]
 8014f9c:	00db      	lsls	r3, r3, #3
 8014f9e:	4a13      	ldr	r2, [pc, #76]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014fa0:	4694      	mov	ip, r2
 8014fa2:	4463      	add	r3, ip
 8014fa4:	685a      	ldr	r2, [r3, #4]
 8014fa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014fa8:	069b      	lsls	r3, r3, #26
 8014faa:	431a      	orrs	r2, r3
 8014fac:	683b      	ldr	r3, [r7, #0]
 8014fae:	781b      	ldrb	r3, [r3, #0]
 8014fb0:	00db      	lsls	r3, r3, #3
 8014fb2:	490e      	ldr	r1, [pc, #56]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014fb4:	468c      	mov	ip, r1
 8014fb6:	4463      	add	r3, ip
 8014fb8:	2180      	movs	r1, #128	; 0x80
 8014fba:	0609      	lsls	r1, r1, #24
 8014fbc:	430a      	orrs	r2, r1
 8014fbe:	605a      	str	r2, [r3, #4]
 8014fc0:	e2d7      	b.n	8015572 <USB_EPStartXfer+0xfde>
 8014fc2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014fc4:	2b00      	cmp	r3, #0
 8014fc6:	d117      	bne.n	8014ff8 <USB_EPStartXfer+0xa64>
 8014fc8:	683b      	ldr	r3, [r7, #0]
 8014fca:	781b      	ldrb	r3, [r3, #0]
 8014fcc:	00db      	lsls	r3, r3, #3
 8014fce:	4a07      	ldr	r2, [pc, #28]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014fd0:	4694      	mov	ip, r2
 8014fd2:	4463      	add	r3, ip
 8014fd4:	685a      	ldr	r2, [r3, #4]
 8014fd6:	683b      	ldr	r3, [r7, #0]
 8014fd8:	781b      	ldrb	r3, [r3, #0]
 8014fda:	00db      	lsls	r3, r3, #3
 8014fdc:	4903      	ldr	r1, [pc, #12]	; (8014fec <USB_EPStartXfer+0xa58>)
 8014fde:	468c      	mov	ip, r1
 8014fe0:	4463      	add	r3, ip
 8014fe2:	2180      	movs	r1, #128	; 0x80
 8014fe4:	0609      	lsls	r1, r1, #24
 8014fe6:	430a      	orrs	r2, r1
 8014fe8:	605a      	str	r2, [r3, #4]
 8014fea:	e2c2      	b.n	8015572 <USB_EPStartXfer+0xfde>
 8014fec:	40009800 	.word	0x40009800
 8014ff0:	07ff8fbf 	.word	0x07ff8fbf
 8014ff4:	00008080 	.word	0x00008080
 8014ff8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014ffa:	085b      	lsrs	r3, r3, #1
 8014ffc:	63bb      	str	r3, [r7, #56]	; 0x38
 8014ffe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015000:	2201      	movs	r2, #1
 8015002:	4013      	ands	r3, r2
 8015004:	d002      	beq.n	801500c <USB_EPStartXfer+0xa78>
 8015006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015008:	3301      	adds	r3, #1
 801500a:	63bb      	str	r3, [r7, #56]	; 0x38
 801500c:	683b      	ldr	r3, [r7, #0]
 801500e:	781b      	ldrb	r3, [r3, #0]
 8015010:	00db      	lsls	r3, r3, #3
 8015012:	4ac4      	ldr	r2, [pc, #784]	; (8015324 <USB_EPStartXfer+0xd90>)
 8015014:	4694      	mov	ip, r2
 8015016:	4463      	add	r3, ip
 8015018:	6859      	ldr	r1, [r3, #4]
 801501a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801501c:	069a      	lsls	r2, r3, #26
 801501e:	683b      	ldr	r3, [r7, #0]
 8015020:	781b      	ldrb	r3, [r3, #0]
 8015022:	00db      	lsls	r3, r3, #3
 8015024:	48bf      	ldr	r0, [pc, #764]	; (8015324 <USB_EPStartXfer+0xd90>)
 8015026:	4684      	mov	ip, r0
 8015028:	4463      	add	r3, ip
 801502a:	430a      	orrs	r2, r1
 801502c:	605a      	str	r2, [r3, #4]
 801502e:	e2a0      	b.n	8015572 <USB_EPStartXfer+0xfde>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8015030:	683b      	ldr	r3, [r7, #0]
 8015032:	78db      	ldrb	r3, [r3, #3]
 8015034:	2b02      	cmp	r3, #2
 8015036:	d000      	beq.n	801503a <USB_EPStartXfer+0xaa6>
 8015038:	e15f      	b.n	80152fa <USB_EPStartXfer+0xd66>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 801503a:	683b      	ldr	r3, [r7, #0]
 801503c:	785b      	ldrb	r3, [r3, #1]
 801503e:	2b00      	cmp	r3, #0
 8015040:	d168      	bne.n	8015114 <USB_EPStartXfer+0xb80>
 8015042:	683b      	ldr	r3, [r7, #0]
 8015044:	781b      	ldrb	r3, [r3, #0]
 8015046:	00db      	lsls	r3, r3, #3
 8015048:	4ab6      	ldr	r2, [pc, #728]	; (8015324 <USB_EPStartXfer+0xd90>)
 801504a:	4694      	mov	ip, r2
 801504c:	4463      	add	r3, ip
 801504e:	681a      	ldr	r2, [r3, #0]
 8015050:	683b      	ldr	r3, [r7, #0]
 8015052:	781b      	ldrb	r3, [r3, #0]
 8015054:	00db      	lsls	r3, r3, #3
 8015056:	49b3      	ldr	r1, [pc, #716]	; (8015324 <USB_EPStartXfer+0xd90>)
 8015058:	468c      	mov	ip, r1
 801505a:	4463      	add	r3, ip
 801505c:	0192      	lsls	r2, r2, #6
 801505e:	0992      	lsrs	r2, r2, #6
 8015060:	601a      	str	r2, [r3, #0]
 8015062:	683b      	ldr	r3, [r7, #0]
 8015064:	691b      	ldr	r3, [r3, #16]
 8015066:	2b3e      	cmp	r3, #62	; 0x3e
 8015068:	d920      	bls.n	80150ac <USB_EPStartXfer+0xb18>
 801506a:	683b      	ldr	r3, [r7, #0]
 801506c:	691b      	ldr	r3, [r3, #16]
 801506e:	095b      	lsrs	r3, r3, #5
 8015070:	637b      	str	r3, [r7, #52]	; 0x34
 8015072:	683b      	ldr	r3, [r7, #0]
 8015074:	691b      	ldr	r3, [r3, #16]
 8015076:	221f      	movs	r2, #31
 8015078:	4013      	ands	r3, r2
 801507a:	d102      	bne.n	8015082 <USB_EPStartXfer+0xaee>
 801507c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801507e:	3b01      	subs	r3, #1
 8015080:	637b      	str	r3, [r7, #52]	; 0x34
 8015082:	683b      	ldr	r3, [r7, #0]
 8015084:	781b      	ldrb	r3, [r3, #0]
 8015086:	00db      	lsls	r3, r3, #3
 8015088:	4aa6      	ldr	r2, [pc, #664]	; (8015324 <USB_EPStartXfer+0xd90>)
 801508a:	4694      	mov	ip, r2
 801508c:	4463      	add	r3, ip
 801508e:	681a      	ldr	r2, [r3, #0]
 8015090:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015092:	069b      	lsls	r3, r3, #26
 8015094:	431a      	orrs	r2, r3
 8015096:	683b      	ldr	r3, [r7, #0]
 8015098:	781b      	ldrb	r3, [r3, #0]
 801509a:	00db      	lsls	r3, r3, #3
 801509c:	49a1      	ldr	r1, [pc, #644]	; (8015324 <USB_EPStartXfer+0xd90>)
 801509e:	468c      	mov	ip, r1
 80150a0:	4463      	add	r3, ip
 80150a2:	2180      	movs	r1, #128	; 0x80
 80150a4:	0609      	lsls	r1, r1, #24
 80150a6:	430a      	orrs	r2, r1
 80150a8:	601a      	str	r2, [r3, #0]
 80150aa:	e059      	b.n	8015160 <USB_EPStartXfer+0xbcc>
 80150ac:	683b      	ldr	r3, [r7, #0]
 80150ae:	691b      	ldr	r3, [r3, #16]
 80150b0:	2b00      	cmp	r3, #0
 80150b2:	d111      	bne.n	80150d8 <USB_EPStartXfer+0xb44>
 80150b4:	683b      	ldr	r3, [r7, #0]
 80150b6:	781b      	ldrb	r3, [r3, #0]
 80150b8:	00db      	lsls	r3, r3, #3
 80150ba:	4a9a      	ldr	r2, [pc, #616]	; (8015324 <USB_EPStartXfer+0xd90>)
 80150bc:	4694      	mov	ip, r2
 80150be:	4463      	add	r3, ip
 80150c0:	681a      	ldr	r2, [r3, #0]
 80150c2:	683b      	ldr	r3, [r7, #0]
 80150c4:	781b      	ldrb	r3, [r3, #0]
 80150c6:	00db      	lsls	r3, r3, #3
 80150c8:	4996      	ldr	r1, [pc, #600]	; (8015324 <USB_EPStartXfer+0xd90>)
 80150ca:	468c      	mov	ip, r1
 80150cc:	4463      	add	r3, ip
 80150ce:	2180      	movs	r1, #128	; 0x80
 80150d0:	0609      	lsls	r1, r1, #24
 80150d2:	430a      	orrs	r2, r1
 80150d4:	601a      	str	r2, [r3, #0]
 80150d6:	e043      	b.n	8015160 <USB_EPStartXfer+0xbcc>
 80150d8:	683b      	ldr	r3, [r7, #0]
 80150da:	691b      	ldr	r3, [r3, #16]
 80150dc:	085b      	lsrs	r3, r3, #1
 80150de:	637b      	str	r3, [r7, #52]	; 0x34
 80150e0:	683b      	ldr	r3, [r7, #0]
 80150e2:	691b      	ldr	r3, [r3, #16]
 80150e4:	2201      	movs	r2, #1
 80150e6:	4013      	ands	r3, r2
 80150e8:	d002      	beq.n	80150f0 <USB_EPStartXfer+0xb5c>
 80150ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80150ec:	3301      	adds	r3, #1
 80150ee:	637b      	str	r3, [r7, #52]	; 0x34
 80150f0:	683b      	ldr	r3, [r7, #0]
 80150f2:	781b      	ldrb	r3, [r3, #0]
 80150f4:	00db      	lsls	r3, r3, #3
 80150f6:	4a8b      	ldr	r2, [pc, #556]	; (8015324 <USB_EPStartXfer+0xd90>)
 80150f8:	4694      	mov	ip, r2
 80150fa:	4463      	add	r3, ip
 80150fc:	6819      	ldr	r1, [r3, #0]
 80150fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015100:	069a      	lsls	r2, r3, #26
 8015102:	683b      	ldr	r3, [r7, #0]
 8015104:	781b      	ldrb	r3, [r3, #0]
 8015106:	00db      	lsls	r3, r3, #3
 8015108:	4886      	ldr	r0, [pc, #536]	; (8015324 <USB_EPStartXfer+0xd90>)
 801510a:	4684      	mov	ip, r0
 801510c:	4463      	add	r3, ip
 801510e:	430a      	orrs	r2, r1
 8015110:	601a      	str	r2, [r3, #0]
 8015112:	e025      	b.n	8015160 <USB_EPStartXfer+0xbcc>
 8015114:	683b      	ldr	r3, [r7, #0]
 8015116:	785b      	ldrb	r3, [r3, #1]
 8015118:	2b01      	cmp	r3, #1
 801511a:	d121      	bne.n	8015160 <USB_EPStartXfer+0xbcc>
 801511c:	683b      	ldr	r3, [r7, #0]
 801511e:	781b      	ldrb	r3, [r3, #0]
 8015120:	00db      	lsls	r3, r3, #3
 8015122:	4a80      	ldr	r2, [pc, #512]	; (8015324 <USB_EPStartXfer+0xd90>)
 8015124:	4694      	mov	ip, r2
 8015126:	4463      	add	r3, ip
 8015128:	681a      	ldr	r2, [r3, #0]
 801512a:	683b      	ldr	r3, [r7, #0]
 801512c:	781b      	ldrb	r3, [r3, #0]
 801512e:	00db      	lsls	r3, r3, #3
 8015130:	497c      	ldr	r1, [pc, #496]	; (8015324 <USB_EPStartXfer+0xd90>)
 8015132:	468c      	mov	ip, r1
 8015134:	4463      	add	r3, ip
 8015136:	0412      	lsls	r2, r2, #16
 8015138:	0c12      	lsrs	r2, r2, #16
 801513a:	601a      	str	r2, [r3, #0]
 801513c:	683b      	ldr	r3, [r7, #0]
 801513e:	781b      	ldrb	r3, [r3, #0]
 8015140:	00db      	lsls	r3, r3, #3
 8015142:	4a78      	ldr	r2, [pc, #480]	; (8015324 <USB_EPStartXfer+0xd90>)
 8015144:	4694      	mov	ip, r2
 8015146:	4463      	add	r3, ip
 8015148:	6819      	ldr	r1, [r3, #0]
 801514a:	683b      	ldr	r3, [r7, #0]
 801514c:	691b      	ldr	r3, [r3, #16]
 801514e:	041a      	lsls	r2, r3, #16
 8015150:	683b      	ldr	r3, [r7, #0]
 8015152:	781b      	ldrb	r3, [r3, #0]
 8015154:	00db      	lsls	r3, r3, #3
 8015156:	4873      	ldr	r0, [pc, #460]	; (8015324 <USB_EPStartXfer+0xd90>)
 8015158:	4684      	mov	ip, r0
 801515a:	4463      	add	r3, ip
 801515c:	430a      	orrs	r2, r1
 801515e:	601a      	str	r2, [r3, #0]
 8015160:	683b      	ldr	r3, [r7, #0]
 8015162:	785b      	ldrb	r3, [r3, #1]
 8015164:	2b00      	cmp	r3, #0
 8015166:	d168      	bne.n	801523a <USB_EPStartXfer+0xca6>
 8015168:	683b      	ldr	r3, [r7, #0]
 801516a:	781b      	ldrb	r3, [r3, #0]
 801516c:	00db      	lsls	r3, r3, #3
 801516e:	4a6d      	ldr	r2, [pc, #436]	; (8015324 <USB_EPStartXfer+0xd90>)
 8015170:	4694      	mov	ip, r2
 8015172:	4463      	add	r3, ip
 8015174:	685a      	ldr	r2, [r3, #4]
 8015176:	683b      	ldr	r3, [r7, #0]
 8015178:	781b      	ldrb	r3, [r3, #0]
 801517a:	00db      	lsls	r3, r3, #3
 801517c:	4969      	ldr	r1, [pc, #420]	; (8015324 <USB_EPStartXfer+0xd90>)
 801517e:	468c      	mov	ip, r1
 8015180:	4463      	add	r3, ip
 8015182:	0192      	lsls	r2, r2, #6
 8015184:	0992      	lsrs	r2, r2, #6
 8015186:	605a      	str	r2, [r3, #4]
 8015188:	683b      	ldr	r3, [r7, #0]
 801518a:	691b      	ldr	r3, [r3, #16]
 801518c:	2b3e      	cmp	r3, #62	; 0x3e
 801518e:	d920      	bls.n	80151d2 <USB_EPStartXfer+0xc3e>
 8015190:	683b      	ldr	r3, [r7, #0]
 8015192:	691b      	ldr	r3, [r3, #16]
 8015194:	095b      	lsrs	r3, r3, #5
 8015196:	633b      	str	r3, [r7, #48]	; 0x30
 8015198:	683b      	ldr	r3, [r7, #0]
 801519a:	691b      	ldr	r3, [r3, #16]
 801519c:	221f      	movs	r2, #31
 801519e:	4013      	ands	r3, r2
 80151a0:	d102      	bne.n	80151a8 <USB_EPStartXfer+0xc14>
 80151a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80151a4:	3b01      	subs	r3, #1
 80151a6:	633b      	str	r3, [r7, #48]	; 0x30
 80151a8:	683b      	ldr	r3, [r7, #0]
 80151aa:	781b      	ldrb	r3, [r3, #0]
 80151ac:	00db      	lsls	r3, r3, #3
 80151ae:	4a5d      	ldr	r2, [pc, #372]	; (8015324 <USB_EPStartXfer+0xd90>)
 80151b0:	4694      	mov	ip, r2
 80151b2:	4463      	add	r3, ip
 80151b4:	685a      	ldr	r2, [r3, #4]
 80151b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80151b8:	069b      	lsls	r3, r3, #26
 80151ba:	431a      	orrs	r2, r3
 80151bc:	683b      	ldr	r3, [r7, #0]
 80151be:	781b      	ldrb	r3, [r3, #0]
 80151c0:	00db      	lsls	r3, r3, #3
 80151c2:	4958      	ldr	r1, [pc, #352]	; (8015324 <USB_EPStartXfer+0xd90>)
 80151c4:	468c      	mov	ip, r1
 80151c6:	4463      	add	r3, ip
 80151c8:	2180      	movs	r1, #128	; 0x80
 80151ca:	0609      	lsls	r1, r1, #24
 80151cc:	430a      	orrs	r2, r1
 80151ce:	605a      	str	r2, [r3, #4]
 80151d0:	e059      	b.n	8015286 <USB_EPStartXfer+0xcf2>
 80151d2:	683b      	ldr	r3, [r7, #0]
 80151d4:	691b      	ldr	r3, [r3, #16]
 80151d6:	2b00      	cmp	r3, #0
 80151d8:	d111      	bne.n	80151fe <USB_EPStartXfer+0xc6a>
 80151da:	683b      	ldr	r3, [r7, #0]
 80151dc:	781b      	ldrb	r3, [r3, #0]
 80151de:	00db      	lsls	r3, r3, #3
 80151e0:	4a50      	ldr	r2, [pc, #320]	; (8015324 <USB_EPStartXfer+0xd90>)
 80151e2:	4694      	mov	ip, r2
 80151e4:	4463      	add	r3, ip
 80151e6:	685a      	ldr	r2, [r3, #4]
 80151e8:	683b      	ldr	r3, [r7, #0]
 80151ea:	781b      	ldrb	r3, [r3, #0]
 80151ec:	00db      	lsls	r3, r3, #3
 80151ee:	494d      	ldr	r1, [pc, #308]	; (8015324 <USB_EPStartXfer+0xd90>)
 80151f0:	468c      	mov	ip, r1
 80151f2:	4463      	add	r3, ip
 80151f4:	2180      	movs	r1, #128	; 0x80
 80151f6:	0609      	lsls	r1, r1, #24
 80151f8:	430a      	orrs	r2, r1
 80151fa:	605a      	str	r2, [r3, #4]
 80151fc:	e043      	b.n	8015286 <USB_EPStartXfer+0xcf2>
 80151fe:	683b      	ldr	r3, [r7, #0]
 8015200:	691b      	ldr	r3, [r3, #16]
 8015202:	085b      	lsrs	r3, r3, #1
 8015204:	633b      	str	r3, [r7, #48]	; 0x30
 8015206:	683b      	ldr	r3, [r7, #0]
 8015208:	691b      	ldr	r3, [r3, #16]
 801520a:	2201      	movs	r2, #1
 801520c:	4013      	ands	r3, r2
 801520e:	d002      	beq.n	8015216 <USB_EPStartXfer+0xc82>
 8015210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015212:	3301      	adds	r3, #1
 8015214:	633b      	str	r3, [r7, #48]	; 0x30
 8015216:	683b      	ldr	r3, [r7, #0]
 8015218:	781b      	ldrb	r3, [r3, #0]
 801521a:	00db      	lsls	r3, r3, #3
 801521c:	4a41      	ldr	r2, [pc, #260]	; (8015324 <USB_EPStartXfer+0xd90>)
 801521e:	4694      	mov	ip, r2
 8015220:	4463      	add	r3, ip
 8015222:	6859      	ldr	r1, [r3, #4]
 8015224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015226:	069a      	lsls	r2, r3, #26
 8015228:	683b      	ldr	r3, [r7, #0]
 801522a:	781b      	ldrb	r3, [r3, #0]
 801522c:	00db      	lsls	r3, r3, #3
 801522e:	483d      	ldr	r0, [pc, #244]	; (8015324 <USB_EPStartXfer+0xd90>)
 8015230:	4684      	mov	ip, r0
 8015232:	4463      	add	r3, ip
 8015234:	430a      	orrs	r2, r1
 8015236:	605a      	str	r2, [r3, #4]
 8015238:	e025      	b.n	8015286 <USB_EPStartXfer+0xcf2>
 801523a:	683b      	ldr	r3, [r7, #0]
 801523c:	785b      	ldrb	r3, [r3, #1]
 801523e:	2b01      	cmp	r3, #1
 8015240:	d121      	bne.n	8015286 <USB_EPStartXfer+0xcf2>
 8015242:	683b      	ldr	r3, [r7, #0]
 8015244:	781b      	ldrb	r3, [r3, #0]
 8015246:	00db      	lsls	r3, r3, #3
 8015248:	4a36      	ldr	r2, [pc, #216]	; (8015324 <USB_EPStartXfer+0xd90>)
 801524a:	4694      	mov	ip, r2
 801524c:	4463      	add	r3, ip
 801524e:	685a      	ldr	r2, [r3, #4]
 8015250:	683b      	ldr	r3, [r7, #0]
 8015252:	781b      	ldrb	r3, [r3, #0]
 8015254:	00db      	lsls	r3, r3, #3
 8015256:	4933      	ldr	r1, [pc, #204]	; (8015324 <USB_EPStartXfer+0xd90>)
 8015258:	468c      	mov	ip, r1
 801525a:	4463      	add	r3, ip
 801525c:	0412      	lsls	r2, r2, #16
 801525e:	0c12      	lsrs	r2, r2, #16
 8015260:	605a      	str	r2, [r3, #4]
 8015262:	683b      	ldr	r3, [r7, #0]
 8015264:	781b      	ldrb	r3, [r3, #0]
 8015266:	00db      	lsls	r3, r3, #3
 8015268:	4a2e      	ldr	r2, [pc, #184]	; (8015324 <USB_EPStartXfer+0xd90>)
 801526a:	4694      	mov	ip, r2
 801526c:	4463      	add	r3, ip
 801526e:	6859      	ldr	r1, [r3, #4]
 8015270:	683b      	ldr	r3, [r7, #0]
 8015272:	691b      	ldr	r3, [r3, #16]
 8015274:	041a      	lsls	r2, r3, #16
 8015276:	683b      	ldr	r3, [r7, #0]
 8015278:	781b      	ldrb	r3, [r3, #0]
 801527a:	00db      	lsls	r3, r3, #3
 801527c:	4829      	ldr	r0, [pc, #164]	; (8015324 <USB_EPStartXfer+0xd90>)
 801527e:	4684      	mov	ip, r0
 8015280:	4463      	add	r3, ip
 8015282:	430a      	orrs	r2, r1
 8015284:	605a      	str	r2, [r3, #4]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8015286:	683b      	ldr	r3, [r7, #0]
 8015288:	69db      	ldr	r3, [r3, #28]
 801528a:	2b00      	cmp	r3, #0
 801528c:	d100      	bne.n	8015290 <USB_EPStartXfer+0xcfc>
 801528e:	e170      	b.n	8015572 <USB_EPStartXfer+0xfde>
        {
          /* update last value to check if there is blocking state */
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 8015290:	687a      	ldr	r2, [r7, #4]
 8015292:	683b      	ldr	r3, [r7, #0]
 8015294:	781b      	ldrb	r3, [r3, #0]
 8015296:	009b      	lsls	r3, r3, #2
 8015298:	18d3      	adds	r3, r2, r3
 801529a:	681a      	ldr	r2, [r3, #0]
 801529c:	2126      	movs	r1, #38	; 0x26
 801529e:	187b      	adds	r3, r7, r1
 80152a0:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80152a2:	187b      	adds	r3, r7, r1
 80152a4:	881a      	ldrh	r2, [r3, #0]
 80152a6:	2380      	movs	r3, #128	; 0x80
 80152a8:	01db      	lsls	r3, r3, #7
 80152aa:	4013      	ands	r3, r2
 80152ac:	d004      	beq.n	80152b8 <USB_EPStartXfer+0xd24>
 80152ae:	187b      	adds	r3, r7, r1
 80152b0:	881b      	ldrh	r3, [r3, #0]
 80152b2:	2240      	movs	r2, #64	; 0x40
 80152b4:	4013      	ands	r3, r2
 80152b6:	d10d      	bne.n	80152d4 <USB_EPStartXfer+0xd40>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80152b8:	2126      	movs	r1, #38	; 0x26
 80152ba:	187b      	adds	r3, r7, r1
 80152bc:	881a      	ldrh	r2, [r3, #0]
 80152be:	2380      	movs	r3, #128	; 0x80
 80152c0:	01db      	lsls	r3, r3, #7
 80152c2:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80152c4:	d000      	beq.n	80152c8 <USB_EPStartXfer+0xd34>
 80152c6:	e154      	b.n	8015572 <USB_EPStartXfer+0xfde>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80152c8:	187b      	adds	r3, r7, r1
 80152ca:	881b      	ldrh	r3, [r3, #0]
 80152cc:	2240      	movs	r2, #64	; 0x40
 80152ce:	4013      	ands	r3, r2
 80152d0:	d000      	beq.n	80152d4 <USB_EPStartXfer+0xd40>
 80152d2:	e14e      	b.n	8015572 <USB_EPStartXfer+0xfde>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80152d4:	687a      	ldr	r2, [r7, #4]
 80152d6:	683b      	ldr	r3, [r7, #0]
 80152d8:	781b      	ldrb	r3, [r3, #0]
 80152da:	009b      	lsls	r3, r3, #2
 80152dc:	18d3      	adds	r3, r2, r3
 80152de:	681b      	ldr	r3, [r3, #0]
 80152e0:	4a11      	ldr	r2, [pc, #68]	; (8015328 <USB_EPStartXfer+0xd94>)
 80152e2:	4013      	ands	r3, r2
 80152e4:	623b      	str	r3, [r7, #32]
 80152e6:	687a      	ldr	r2, [r7, #4]
 80152e8:	683b      	ldr	r3, [r7, #0]
 80152ea:	781b      	ldrb	r3, [r3, #0]
 80152ec:	009b      	lsls	r3, r3, #2
 80152ee:	18d3      	adds	r3, r2, r3
 80152f0:	6a3a      	ldr	r2, [r7, #32]
 80152f2:	490e      	ldr	r1, [pc, #56]	; (801532c <USB_EPStartXfer+0xd98>)
 80152f4:	430a      	orrs	r2, r1
 80152f6:	601a      	str	r2, [r3, #0]
 80152f8:	e13b      	b.n	8015572 <USB_EPStartXfer+0xfde>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80152fa:	683b      	ldr	r3, [r7, #0]
 80152fc:	78db      	ldrb	r3, [r3, #3]
 80152fe:	2b01      	cmp	r3, #1
 8015300:	d000      	beq.n	8015304 <USB_EPStartXfer+0xd70>
 8015302:	e134      	b.n	801556e <USB_EPStartXfer+0xfda>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8015304:	683b      	ldr	r3, [r7, #0]
 8015306:	699a      	ldr	r2, [r3, #24]
 8015308:	683b      	ldr	r3, [r7, #0]
 801530a:	691b      	ldr	r3, [r3, #16]
 801530c:	429a      	cmp	r2, r3
 801530e:	d90f      	bls.n	8015330 <USB_EPStartXfer+0xd9c>
        {
          len = ep->maxpacket;
 8015310:	683b      	ldr	r3, [r7, #0]
 8015312:	691b      	ldr	r3, [r3, #16]
 8015314:	657b      	str	r3, [r7, #84]	; 0x54
          ep->xfer_len -= len;
 8015316:	683b      	ldr	r3, [r7, #0]
 8015318:	699a      	ldr	r2, [r3, #24]
 801531a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801531c:	1ad2      	subs	r2, r2, r3
 801531e:	683b      	ldr	r3, [r7, #0]
 8015320:	619a      	str	r2, [r3, #24]
 8015322:	e00b      	b.n	801533c <USB_EPStartXfer+0xda8>
 8015324:	40009800 	.word	0x40009800
 8015328:	07ff8f8f 	.word	0x07ff8f8f
 801532c:	000080c0 	.word	0x000080c0
        }
        else
        {
          len = ep->xfer_len;
 8015330:	683b      	ldr	r3, [r7, #0]
 8015332:	699b      	ldr	r3, [r3, #24]
 8015334:	657b      	str	r3, [r7, #84]	; 0x54
          ep->xfer_len = 0U;
 8015336:	683b      	ldr	r3, [r7, #0]
 8015338:	2200      	movs	r2, #0
 801533a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 801533c:	683b      	ldr	r3, [r7, #0]
 801533e:	785b      	ldrb	r3, [r3, #1]
 8015340:	2b00      	cmp	r3, #0
 8015342:	d162      	bne.n	801540a <USB_EPStartXfer+0xe76>
 8015344:	683b      	ldr	r3, [r7, #0]
 8015346:	781b      	ldrb	r3, [r3, #0]
 8015348:	00db      	lsls	r3, r3, #3
 801534a:	4a9a      	ldr	r2, [pc, #616]	; (80155b4 <USB_EPStartXfer+0x1020>)
 801534c:	4694      	mov	ip, r2
 801534e:	4463      	add	r3, ip
 8015350:	681a      	ldr	r2, [r3, #0]
 8015352:	683b      	ldr	r3, [r7, #0]
 8015354:	781b      	ldrb	r3, [r3, #0]
 8015356:	00db      	lsls	r3, r3, #3
 8015358:	4996      	ldr	r1, [pc, #600]	; (80155b4 <USB_EPStartXfer+0x1020>)
 801535a:	468c      	mov	ip, r1
 801535c:	4463      	add	r3, ip
 801535e:	0192      	lsls	r2, r2, #6
 8015360:	0992      	lsrs	r2, r2, #6
 8015362:	601a      	str	r2, [r3, #0]
 8015364:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015366:	2b3e      	cmp	r3, #62	; 0x3e
 8015368:	d91e      	bls.n	80153a8 <USB_EPStartXfer+0xe14>
 801536a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801536c:	095b      	lsrs	r3, r3, #5
 801536e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015370:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015372:	221f      	movs	r2, #31
 8015374:	4013      	ands	r3, r2
 8015376:	d102      	bne.n	801537e <USB_EPStartXfer+0xdea>
 8015378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801537a:	3b01      	subs	r3, #1
 801537c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801537e:	683b      	ldr	r3, [r7, #0]
 8015380:	781b      	ldrb	r3, [r3, #0]
 8015382:	00db      	lsls	r3, r3, #3
 8015384:	4a8b      	ldr	r2, [pc, #556]	; (80155b4 <USB_EPStartXfer+0x1020>)
 8015386:	4694      	mov	ip, r2
 8015388:	4463      	add	r3, ip
 801538a:	681a      	ldr	r2, [r3, #0]
 801538c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801538e:	069b      	lsls	r3, r3, #26
 8015390:	431a      	orrs	r2, r3
 8015392:	683b      	ldr	r3, [r7, #0]
 8015394:	781b      	ldrb	r3, [r3, #0]
 8015396:	00db      	lsls	r3, r3, #3
 8015398:	4986      	ldr	r1, [pc, #536]	; (80155b4 <USB_EPStartXfer+0x1020>)
 801539a:	468c      	mov	ip, r1
 801539c:	4463      	add	r3, ip
 801539e:	2180      	movs	r1, #128	; 0x80
 80153a0:	0609      	lsls	r1, r1, #24
 80153a2:	430a      	orrs	r2, r1
 80153a4:	601a      	str	r2, [r3, #0]
 80153a6:	e055      	b.n	8015454 <USB_EPStartXfer+0xec0>
 80153a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80153aa:	2b00      	cmp	r3, #0
 80153ac:	d111      	bne.n	80153d2 <USB_EPStartXfer+0xe3e>
 80153ae:	683b      	ldr	r3, [r7, #0]
 80153b0:	781b      	ldrb	r3, [r3, #0]
 80153b2:	00db      	lsls	r3, r3, #3
 80153b4:	4a7f      	ldr	r2, [pc, #508]	; (80155b4 <USB_EPStartXfer+0x1020>)
 80153b6:	4694      	mov	ip, r2
 80153b8:	4463      	add	r3, ip
 80153ba:	681a      	ldr	r2, [r3, #0]
 80153bc:	683b      	ldr	r3, [r7, #0]
 80153be:	781b      	ldrb	r3, [r3, #0]
 80153c0:	00db      	lsls	r3, r3, #3
 80153c2:	497c      	ldr	r1, [pc, #496]	; (80155b4 <USB_EPStartXfer+0x1020>)
 80153c4:	468c      	mov	ip, r1
 80153c6:	4463      	add	r3, ip
 80153c8:	2180      	movs	r1, #128	; 0x80
 80153ca:	0609      	lsls	r1, r1, #24
 80153cc:	430a      	orrs	r2, r1
 80153ce:	601a      	str	r2, [r3, #0]
 80153d0:	e040      	b.n	8015454 <USB_EPStartXfer+0xec0>
 80153d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80153d4:	085b      	lsrs	r3, r3, #1
 80153d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80153d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80153da:	2201      	movs	r2, #1
 80153dc:	4013      	ands	r3, r2
 80153de:	d002      	beq.n	80153e6 <USB_EPStartXfer+0xe52>
 80153e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80153e2:	3301      	adds	r3, #1
 80153e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80153e6:	683b      	ldr	r3, [r7, #0]
 80153e8:	781b      	ldrb	r3, [r3, #0]
 80153ea:	00db      	lsls	r3, r3, #3
 80153ec:	4a71      	ldr	r2, [pc, #452]	; (80155b4 <USB_EPStartXfer+0x1020>)
 80153ee:	4694      	mov	ip, r2
 80153f0:	4463      	add	r3, ip
 80153f2:	6819      	ldr	r1, [r3, #0]
 80153f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80153f6:	069a      	lsls	r2, r3, #26
 80153f8:	683b      	ldr	r3, [r7, #0]
 80153fa:	781b      	ldrb	r3, [r3, #0]
 80153fc:	00db      	lsls	r3, r3, #3
 80153fe:	486d      	ldr	r0, [pc, #436]	; (80155b4 <USB_EPStartXfer+0x1020>)
 8015400:	4684      	mov	ip, r0
 8015402:	4463      	add	r3, ip
 8015404:	430a      	orrs	r2, r1
 8015406:	601a      	str	r2, [r3, #0]
 8015408:	e024      	b.n	8015454 <USB_EPStartXfer+0xec0>
 801540a:	683b      	ldr	r3, [r7, #0]
 801540c:	785b      	ldrb	r3, [r3, #1]
 801540e:	2b01      	cmp	r3, #1
 8015410:	d120      	bne.n	8015454 <USB_EPStartXfer+0xec0>
 8015412:	683b      	ldr	r3, [r7, #0]
 8015414:	781b      	ldrb	r3, [r3, #0]
 8015416:	00db      	lsls	r3, r3, #3
 8015418:	4a66      	ldr	r2, [pc, #408]	; (80155b4 <USB_EPStartXfer+0x1020>)
 801541a:	4694      	mov	ip, r2
 801541c:	4463      	add	r3, ip
 801541e:	681a      	ldr	r2, [r3, #0]
 8015420:	683b      	ldr	r3, [r7, #0]
 8015422:	781b      	ldrb	r3, [r3, #0]
 8015424:	00db      	lsls	r3, r3, #3
 8015426:	4963      	ldr	r1, [pc, #396]	; (80155b4 <USB_EPStartXfer+0x1020>)
 8015428:	468c      	mov	ip, r1
 801542a:	4463      	add	r3, ip
 801542c:	0412      	lsls	r2, r2, #16
 801542e:	0c12      	lsrs	r2, r2, #16
 8015430:	601a      	str	r2, [r3, #0]
 8015432:	683b      	ldr	r3, [r7, #0]
 8015434:	781b      	ldrb	r3, [r3, #0]
 8015436:	00db      	lsls	r3, r3, #3
 8015438:	4a5e      	ldr	r2, [pc, #376]	; (80155b4 <USB_EPStartXfer+0x1020>)
 801543a:	4694      	mov	ip, r2
 801543c:	4463      	add	r3, ip
 801543e:	6819      	ldr	r1, [r3, #0]
 8015440:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015442:	041a      	lsls	r2, r3, #16
 8015444:	683b      	ldr	r3, [r7, #0]
 8015446:	781b      	ldrb	r3, [r3, #0]
 8015448:	00db      	lsls	r3, r3, #3
 801544a:	485a      	ldr	r0, [pc, #360]	; (80155b4 <USB_EPStartXfer+0x1020>)
 801544c:	4684      	mov	ip, r0
 801544e:	4463      	add	r3, ip
 8015450:	430a      	orrs	r2, r1
 8015452:	601a      	str	r2, [r3, #0]
 8015454:	683b      	ldr	r3, [r7, #0]
 8015456:	785b      	ldrb	r3, [r3, #1]
 8015458:	2b00      	cmp	r3, #0
 801545a:	d162      	bne.n	8015522 <USB_EPStartXfer+0xf8e>
 801545c:	683b      	ldr	r3, [r7, #0]
 801545e:	781b      	ldrb	r3, [r3, #0]
 8015460:	00db      	lsls	r3, r3, #3
 8015462:	4a54      	ldr	r2, [pc, #336]	; (80155b4 <USB_EPStartXfer+0x1020>)
 8015464:	4694      	mov	ip, r2
 8015466:	4463      	add	r3, ip
 8015468:	685a      	ldr	r2, [r3, #4]
 801546a:	683b      	ldr	r3, [r7, #0]
 801546c:	781b      	ldrb	r3, [r3, #0]
 801546e:	00db      	lsls	r3, r3, #3
 8015470:	4950      	ldr	r1, [pc, #320]	; (80155b4 <USB_EPStartXfer+0x1020>)
 8015472:	468c      	mov	ip, r1
 8015474:	4463      	add	r3, ip
 8015476:	0192      	lsls	r2, r2, #6
 8015478:	0992      	lsrs	r2, r2, #6
 801547a:	605a      	str	r2, [r3, #4]
 801547c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801547e:	2b3e      	cmp	r3, #62	; 0x3e
 8015480:	d91e      	bls.n	80154c0 <USB_EPStartXfer+0xf2c>
 8015482:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015484:	095b      	lsrs	r3, r3, #5
 8015486:	62bb      	str	r3, [r7, #40]	; 0x28
 8015488:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801548a:	221f      	movs	r2, #31
 801548c:	4013      	ands	r3, r2
 801548e:	d102      	bne.n	8015496 <USB_EPStartXfer+0xf02>
 8015490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015492:	3b01      	subs	r3, #1
 8015494:	62bb      	str	r3, [r7, #40]	; 0x28
 8015496:	683b      	ldr	r3, [r7, #0]
 8015498:	781b      	ldrb	r3, [r3, #0]
 801549a:	00db      	lsls	r3, r3, #3
 801549c:	4a45      	ldr	r2, [pc, #276]	; (80155b4 <USB_EPStartXfer+0x1020>)
 801549e:	4694      	mov	ip, r2
 80154a0:	4463      	add	r3, ip
 80154a2:	685a      	ldr	r2, [r3, #4]
 80154a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80154a6:	069b      	lsls	r3, r3, #26
 80154a8:	431a      	orrs	r2, r3
 80154aa:	683b      	ldr	r3, [r7, #0]
 80154ac:	781b      	ldrb	r3, [r3, #0]
 80154ae:	00db      	lsls	r3, r3, #3
 80154b0:	4940      	ldr	r1, [pc, #256]	; (80155b4 <USB_EPStartXfer+0x1020>)
 80154b2:	468c      	mov	ip, r1
 80154b4:	4463      	add	r3, ip
 80154b6:	2180      	movs	r1, #128	; 0x80
 80154b8:	0609      	lsls	r1, r1, #24
 80154ba:	430a      	orrs	r2, r1
 80154bc:	605a      	str	r2, [r3, #4]
 80154be:	e058      	b.n	8015572 <USB_EPStartXfer+0xfde>
 80154c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80154c2:	2b00      	cmp	r3, #0
 80154c4:	d111      	bne.n	80154ea <USB_EPStartXfer+0xf56>
 80154c6:	683b      	ldr	r3, [r7, #0]
 80154c8:	781b      	ldrb	r3, [r3, #0]
 80154ca:	00db      	lsls	r3, r3, #3
 80154cc:	4a39      	ldr	r2, [pc, #228]	; (80155b4 <USB_EPStartXfer+0x1020>)
 80154ce:	4694      	mov	ip, r2
 80154d0:	4463      	add	r3, ip
 80154d2:	685a      	ldr	r2, [r3, #4]
 80154d4:	683b      	ldr	r3, [r7, #0]
 80154d6:	781b      	ldrb	r3, [r3, #0]
 80154d8:	00db      	lsls	r3, r3, #3
 80154da:	4936      	ldr	r1, [pc, #216]	; (80155b4 <USB_EPStartXfer+0x1020>)
 80154dc:	468c      	mov	ip, r1
 80154de:	4463      	add	r3, ip
 80154e0:	2180      	movs	r1, #128	; 0x80
 80154e2:	0609      	lsls	r1, r1, #24
 80154e4:	430a      	orrs	r2, r1
 80154e6:	605a      	str	r2, [r3, #4]
 80154e8:	e043      	b.n	8015572 <USB_EPStartXfer+0xfde>
 80154ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80154ec:	085b      	lsrs	r3, r3, #1
 80154ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80154f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80154f2:	2201      	movs	r2, #1
 80154f4:	4013      	ands	r3, r2
 80154f6:	d002      	beq.n	80154fe <USB_EPStartXfer+0xf6a>
 80154f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80154fa:	3301      	adds	r3, #1
 80154fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80154fe:	683b      	ldr	r3, [r7, #0]
 8015500:	781b      	ldrb	r3, [r3, #0]
 8015502:	00db      	lsls	r3, r3, #3
 8015504:	4a2b      	ldr	r2, [pc, #172]	; (80155b4 <USB_EPStartXfer+0x1020>)
 8015506:	4694      	mov	ip, r2
 8015508:	4463      	add	r3, ip
 801550a:	6859      	ldr	r1, [r3, #4]
 801550c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801550e:	069a      	lsls	r2, r3, #26
 8015510:	683b      	ldr	r3, [r7, #0]
 8015512:	781b      	ldrb	r3, [r3, #0]
 8015514:	00db      	lsls	r3, r3, #3
 8015516:	4827      	ldr	r0, [pc, #156]	; (80155b4 <USB_EPStartXfer+0x1020>)
 8015518:	4684      	mov	ip, r0
 801551a:	4463      	add	r3, ip
 801551c:	430a      	orrs	r2, r1
 801551e:	605a      	str	r2, [r3, #4]
 8015520:	e027      	b.n	8015572 <USB_EPStartXfer+0xfde>
 8015522:	683b      	ldr	r3, [r7, #0]
 8015524:	785b      	ldrb	r3, [r3, #1]
 8015526:	2b01      	cmp	r3, #1
 8015528:	d123      	bne.n	8015572 <USB_EPStartXfer+0xfde>
 801552a:	683b      	ldr	r3, [r7, #0]
 801552c:	781b      	ldrb	r3, [r3, #0]
 801552e:	00db      	lsls	r3, r3, #3
 8015530:	4a20      	ldr	r2, [pc, #128]	; (80155b4 <USB_EPStartXfer+0x1020>)
 8015532:	4694      	mov	ip, r2
 8015534:	4463      	add	r3, ip
 8015536:	685a      	ldr	r2, [r3, #4]
 8015538:	683b      	ldr	r3, [r7, #0]
 801553a:	781b      	ldrb	r3, [r3, #0]
 801553c:	00db      	lsls	r3, r3, #3
 801553e:	491d      	ldr	r1, [pc, #116]	; (80155b4 <USB_EPStartXfer+0x1020>)
 8015540:	468c      	mov	ip, r1
 8015542:	4463      	add	r3, ip
 8015544:	0412      	lsls	r2, r2, #16
 8015546:	0c12      	lsrs	r2, r2, #16
 8015548:	605a      	str	r2, [r3, #4]
 801554a:	683b      	ldr	r3, [r7, #0]
 801554c:	781b      	ldrb	r3, [r3, #0]
 801554e:	00db      	lsls	r3, r3, #3
 8015550:	4a18      	ldr	r2, [pc, #96]	; (80155b4 <USB_EPStartXfer+0x1020>)
 8015552:	4694      	mov	ip, r2
 8015554:	4463      	add	r3, ip
 8015556:	6859      	ldr	r1, [r3, #4]
 8015558:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801555a:	041a      	lsls	r2, r3, #16
 801555c:	683b      	ldr	r3, [r7, #0]
 801555e:	781b      	ldrb	r3, [r3, #0]
 8015560:	00db      	lsls	r3, r3, #3
 8015562:	4814      	ldr	r0, [pc, #80]	; (80155b4 <USB_EPStartXfer+0x1020>)
 8015564:	4684      	mov	ip, r0
 8015566:	4463      	add	r3, ip
 8015568:	430a      	orrs	r2, r1
 801556a:	605a      	str	r2, [r3, #4]
 801556c:	e001      	b.n	8015572 <USB_EPStartXfer+0xfde>
      }
      else
      {
        return HAL_ERROR;
 801556e:	2301      	movs	r3, #1
 8015570:	e01c      	b.n	80155ac <USB_EPStartXfer+0x1018>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8015572:	687a      	ldr	r2, [r7, #4]
 8015574:	683b      	ldr	r3, [r7, #0]
 8015576:	781b      	ldrb	r3, [r3, #0]
 8015578:	009b      	lsls	r3, r3, #2
 801557a:	18d3      	adds	r3, r2, r3
 801557c:	681b      	ldr	r3, [r3, #0]
 801557e:	4a0e      	ldr	r2, [pc, #56]	; (80155b8 <USB_EPStartXfer+0x1024>)
 8015580:	4013      	ands	r3, r2
 8015582:	61fb      	str	r3, [r7, #28]
 8015584:	69fb      	ldr	r3, [r7, #28]
 8015586:	2280      	movs	r2, #128	; 0x80
 8015588:	0152      	lsls	r2, r2, #5
 801558a:	4053      	eors	r3, r2
 801558c:	61fb      	str	r3, [r7, #28]
 801558e:	69fb      	ldr	r3, [r7, #28]
 8015590:	2280      	movs	r2, #128	; 0x80
 8015592:	0192      	lsls	r2, r2, #6
 8015594:	4053      	eors	r3, r2
 8015596:	61fb      	str	r3, [r7, #28]
 8015598:	687a      	ldr	r2, [r7, #4]
 801559a:	683b      	ldr	r3, [r7, #0]
 801559c:	781b      	ldrb	r3, [r3, #0]
 801559e:	009b      	lsls	r3, r3, #2
 80155a0:	18d3      	adds	r3, r2, r3
 80155a2:	69fa      	ldr	r2, [r7, #28]
 80155a4:	4905      	ldr	r1, [pc, #20]	; (80155bc <USB_EPStartXfer+0x1028>)
 80155a6:	430a      	orrs	r2, r1
 80155a8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80155aa:	2300      	movs	r3, #0
}
 80155ac:	0018      	movs	r0, r3
 80155ae:	46bd      	mov	sp, r7
 80155b0:	b017      	add	sp, #92	; 0x5c
 80155b2:	bd90      	pop	{r4, r7, pc}
 80155b4:	40009800 	.word	0x40009800
 80155b8:	07ffbf8f 	.word	0x07ffbf8f
 80155bc:	00008080 	.word	0x00008080

080155c0 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 80155c0:	b580      	push	{r7, lr}
 80155c2:	b084      	sub	sp, #16
 80155c4:	af00      	add	r7, sp, #0
 80155c6:	6078      	str	r0, [r7, #4]
 80155c8:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80155ca:	683b      	ldr	r3, [r7, #0]
 80155cc:	785b      	ldrb	r3, [r3, #1]
 80155ce:	2b00      	cmp	r3, #0
 80155d0:	d016      	beq.n	8015600 <USB_EPSetStall+0x40>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80155d2:	687a      	ldr	r2, [r7, #4]
 80155d4:	683b      	ldr	r3, [r7, #0]
 80155d6:	781b      	ldrb	r3, [r3, #0]
 80155d8:	009b      	lsls	r3, r3, #2
 80155da:	18d3      	adds	r3, r2, r3
 80155dc:	681b      	ldr	r3, [r3, #0]
 80155de:	4a16      	ldr	r2, [pc, #88]	; (8015638 <USB_EPSetStall+0x78>)
 80155e0:	4013      	ands	r3, r2
 80155e2:	60bb      	str	r3, [r7, #8]
 80155e4:	68bb      	ldr	r3, [r7, #8]
 80155e6:	2210      	movs	r2, #16
 80155e8:	4053      	eors	r3, r2
 80155ea:	60bb      	str	r3, [r7, #8]
 80155ec:	687a      	ldr	r2, [r7, #4]
 80155ee:	683b      	ldr	r3, [r7, #0]
 80155f0:	781b      	ldrb	r3, [r3, #0]
 80155f2:	009b      	lsls	r3, r3, #2
 80155f4:	18d3      	adds	r3, r2, r3
 80155f6:	68ba      	ldr	r2, [r7, #8]
 80155f8:	4910      	ldr	r1, [pc, #64]	; (801563c <USB_EPSetStall+0x7c>)
 80155fa:	430a      	orrs	r2, r1
 80155fc:	601a      	str	r2, [r3, #0]
 80155fe:	e016      	b.n	801562e <USB_EPSetStall+0x6e>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8015600:	687a      	ldr	r2, [r7, #4]
 8015602:	683b      	ldr	r3, [r7, #0]
 8015604:	781b      	ldrb	r3, [r3, #0]
 8015606:	009b      	lsls	r3, r3, #2
 8015608:	18d3      	adds	r3, r2, r3
 801560a:	681b      	ldr	r3, [r3, #0]
 801560c:	4a0c      	ldr	r2, [pc, #48]	; (8015640 <USB_EPSetStall+0x80>)
 801560e:	4013      	ands	r3, r2
 8015610:	60fb      	str	r3, [r7, #12]
 8015612:	68fb      	ldr	r3, [r7, #12]
 8015614:	2280      	movs	r2, #128	; 0x80
 8015616:	0152      	lsls	r2, r2, #5
 8015618:	4053      	eors	r3, r2
 801561a:	60fb      	str	r3, [r7, #12]
 801561c:	687a      	ldr	r2, [r7, #4]
 801561e:	683b      	ldr	r3, [r7, #0]
 8015620:	781b      	ldrb	r3, [r3, #0]
 8015622:	009b      	lsls	r3, r3, #2
 8015624:	18d3      	adds	r3, r2, r3
 8015626:	68fa      	ldr	r2, [r7, #12]
 8015628:	4904      	ldr	r1, [pc, #16]	; (801563c <USB_EPSetStall+0x7c>)
 801562a:	430a      	orrs	r2, r1
 801562c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 801562e:	2300      	movs	r3, #0
}
 8015630:	0018      	movs	r0, r3
 8015632:	46bd      	mov	sp, r7
 8015634:	b004      	add	sp, #16
 8015636:	bd80      	pop	{r7, pc}
 8015638:	07ff8fbf 	.word	0x07ff8fbf
 801563c:	00008080 	.word	0x00008080
 8015640:	07ffbf8f 	.word	0x07ffbf8f

08015644 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8015644:	b580      	push	{r7, lr}
 8015646:	b088      	sub	sp, #32
 8015648:	af00      	add	r7, sp, #0
 801564a:	6078      	str	r0, [r7, #4]
 801564c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 801564e:	683b      	ldr	r3, [r7, #0]
 8015650:	7b1b      	ldrb	r3, [r3, #12]
 8015652:	2b00      	cmp	r3, #0
 8015654:	d000      	beq.n	8015658 <USB_EPClearStall+0x14>
 8015656:	e075      	b.n	8015744 <USB_EPClearStall+0x100>
  {
    if (ep->is_in != 0U)
 8015658:	683b      	ldr	r3, [r7, #0]
 801565a:	785b      	ldrb	r3, [r3, #1]
 801565c:	2b00      	cmp	r3, #0
 801565e:	d037      	beq.n	80156d0 <USB_EPClearStall+0x8c>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8015660:	687a      	ldr	r2, [r7, #4]
 8015662:	683b      	ldr	r3, [r7, #0]
 8015664:	781b      	ldrb	r3, [r3, #0]
 8015666:	009b      	lsls	r3, r3, #2
 8015668:	18d3      	adds	r3, r2, r3
 801566a:	681b      	ldr	r3, [r3, #0]
 801566c:	613b      	str	r3, [r7, #16]
 801566e:	693b      	ldr	r3, [r7, #16]
 8015670:	2240      	movs	r2, #64	; 0x40
 8015672:	4013      	ands	r3, r2
 8015674:	d011      	beq.n	801569a <USB_EPClearStall+0x56>
 8015676:	687a      	ldr	r2, [r7, #4]
 8015678:	683b      	ldr	r3, [r7, #0]
 801567a:	781b      	ldrb	r3, [r3, #0]
 801567c:	009b      	lsls	r3, r3, #2
 801567e:	18d3      	adds	r3, r2, r3
 8015680:	681b      	ldr	r3, [r3, #0]
 8015682:	4a33      	ldr	r2, [pc, #204]	; (8015750 <USB_EPClearStall+0x10c>)
 8015684:	4013      	ands	r3, r2
 8015686:	60fb      	str	r3, [r7, #12]
 8015688:	687a      	ldr	r2, [r7, #4]
 801568a:	683b      	ldr	r3, [r7, #0]
 801568c:	781b      	ldrb	r3, [r3, #0]
 801568e:	009b      	lsls	r3, r3, #2
 8015690:	18d3      	adds	r3, r2, r3
 8015692:	68fa      	ldr	r2, [r7, #12]
 8015694:	492f      	ldr	r1, [pc, #188]	; (8015754 <USB_EPClearStall+0x110>)
 8015696:	430a      	orrs	r2, r1
 8015698:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 801569a:	683b      	ldr	r3, [r7, #0]
 801569c:	78db      	ldrb	r3, [r3, #3]
 801569e:	2b01      	cmp	r3, #1
 80156a0:	d050      	beq.n	8015744 <USB_EPClearStall+0x100>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80156a2:	687a      	ldr	r2, [r7, #4]
 80156a4:	683b      	ldr	r3, [r7, #0]
 80156a6:	781b      	ldrb	r3, [r3, #0]
 80156a8:	009b      	lsls	r3, r3, #2
 80156aa:	18d3      	adds	r3, r2, r3
 80156ac:	681b      	ldr	r3, [r3, #0]
 80156ae:	4a2a      	ldr	r2, [pc, #168]	; (8015758 <USB_EPClearStall+0x114>)
 80156b0:	4013      	ands	r3, r2
 80156b2:	60bb      	str	r3, [r7, #8]
 80156b4:	68bb      	ldr	r3, [r7, #8]
 80156b6:	2220      	movs	r2, #32
 80156b8:	4053      	eors	r3, r2
 80156ba:	60bb      	str	r3, [r7, #8]
 80156bc:	687a      	ldr	r2, [r7, #4]
 80156be:	683b      	ldr	r3, [r7, #0]
 80156c0:	781b      	ldrb	r3, [r3, #0]
 80156c2:	009b      	lsls	r3, r3, #2
 80156c4:	18d3      	adds	r3, r2, r3
 80156c6:	68ba      	ldr	r2, [r7, #8]
 80156c8:	4924      	ldr	r1, [pc, #144]	; (801575c <USB_EPClearStall+0x118>)
 80156ca:	430a      	orrs	r2, r1
 80156cc:	601a      	str	r2, [r3, #0]
 80156ce:	e039      	b.n	8015744 <USB_EPClearStall+0x100>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80156d0:	687a      	ldr	r2, [r7, #4]
 80156d2:	683b      	ldr	r3, [r7, #0]
 80156d4:	781b      	ldrb	r3, [r3, #0]
 80156d6:	009b      	lsls	r3, r3, #2
 80156d8:	18d3      	adds	r3, r2, r3
 80156da:	681b      	ldr	r3, [r3, #0]
 80156dc:	61fb      	str	r3, [r7, #28]
 80156de:	69fa      	ldr	r2, [r7, #28]
 80156e0:	2380      	movs	r3, #128	; 0x80
 80156e2:	01db      	lsls	r3, r3, #7
 80156e4:	4013      	ands	r3, r2
 80156e6:	d011      	beq.n	801570c <USB_EPClearStall+0xc8>
 80156e8:	687a      	ldr	r2, [r7, #4]
 80156ea:	683b      	ldr	r3, [r7, #0]
 80156ec:	781b      	ldrb	r3, [r3, #0]
 80156ee:	009b      	lsls	r3, r3, #2
 80156f0:	18d3      	adds	r3, r2, r3
 80156f2:	681b      	ldr	r3, [r3, #0]
 80156f4:	4a16      	ldr	r2, [pc, #88]	; (8015750 <USB_EPClearStall+0x10c>)
 80156f6:	4013      	ands	r3, r2
 80156f8:	61bb      	str	r3, [r7, #24]
 80156fa:	687a      	ldr	r2, [r7, #4]
 80156fc:	683b      	ldr	r3, [r7, #0]
 80156fe:	781b      	ldrb	r3, [r3, #0]
 8015700:	009b      	lsls	r3, r3, #2
 8015702:	18d3      	adds	r3, r2, r3
 8015704:	69ba      	ldr	r2, [r7, #24]
 8015706:	4916      	ldr	r1, [pc, #88]	; (8015760 <USB_EPClearStall+0x11c>)
 8015708:	430a      	orrs	r2, r1
 801570a:	601a      	str	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801570c:	687a      	ldr	r2, [r7, #4]
 801570e:	683b      	ldr	r3, [r7, #0]
 8015710:	781b      	ldrb	r3, [r3, #0]
 8015712:	009b      	lsls	r3, r3, #2
 8015714:	18d3      	adds	r3, r2, r3
 8015716:	681b      	ldr	r3, [r3, #0]
 8015718:	4a12      	ldr	r2, [pc, #72]	; (8015764 <USB_EPClearStall+0x120>)
 801571a:	4013      	ands	r3, r2
 801571c:	617b      	str	r3, [r7, #20]
 801571e:	697b      	ldr	r3, [r7, #20]
 8015720:	2280      	movs	r2, #128	; 0x80
 8015722:	0152      	lsls	r2, r2, #5
 8015724:	4053      	eors	r3, r2
 8015726:	617b      	str	r3, [r7, #20]
 8015728:	697b      	ldr	r3, [r7, #20]
 801572a:	2280      	movs	r2, #128	; 0x80
 801572c:	0192      	lsls	r2, r2, #6
 801572e:	4053      	eors	r3, r2
 8015730:	617b      	str	r3, [r7, #20]
 8015732:	687a      	ldr	r2, [r7, #4]
 8015734:	683b      	ldr	r3, [r7, #0]
 8015736:	781b      	ldrb	r3, [r3, #0]
 8015738:	009b      	lsls	r3, r3, #2
 801573a:	18d3      	adds	r3, r2, r3
 801573c:	697a      	ldr	r2, [r7, #20]
 801573e:	4907      	ldr	r1, [pc, #28]	; (801575c <USB_EPClearStall+0x118>)
 8015740:	430a      	orrs	r2, r1
 8015742:	601a      	str	r2, [r3, #0]
    }
  }

  return HAL_OK;
 8015744:	2300      	movs	r3, #0
}
 8015746:	0018      	movs	r0, r3
 8015748:	46bd      	mov	sp, r7
 801574a:	b008      	add	sp, #32
 801574c:	bd80      	pop	{r7, pc}
 801574e:	46c0      	nop			; (mov r8, r8)
 8015750:	07ff8f8f 	.word	0x07ff8f8f
 8015754:	000080c0 	.word	0x000080c0
 8015758:	07ff8fbf 	.word	0x07ff8fbf
 801575c:	00008080 	.word	0x00008080
 8015760:	0000c080 	.word	0x0000c080
 8015764:	07ffbf8f 	.word	0x07ffbf8f

08015768 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
{
 8015768:	b580      	push	{r7, lr}
 801576a:	b082      	sub	sp, #8
 801576c:	af00      	add	r7, sp, #0
 801576e:	6078      	str	r0, [r7, #4]
 8015770:	000a      	movs	r2, r1
 8015772:	1cfb      	adds	r3, r7, #3
 8015774:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 8015776:	1cfb      	adds	r3, r7, #3
 8015778:	781b      	ldrb	r3, [r3, #0]
 801577a:	2b00      	cmp	r3, #0
 801577c:	d102      	bne.n	8015784 <USB_SetDevAddress+0x1c>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 801577e:	687b      	ldr	r3, [r7, #4]
 8015780:	2280      	movs	r2, #128	; 0x80
 8015782:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8015784:	2300      	movs	r3, #0
}
 8015786:	0018      	movs	r0, r3
 8015788:	46bd      	mov	sp, r7
 801578a:	b002      	add	sp, #8
 801578c:	bd80      	pop	{r7, pc}

0801578e <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_DRD_TypeDef *USBx)
{
 801578e:	b580      	push	{r7, lr}
 8015790:	b082      	sub	sp, #8
 8015792:	af00      	add	r7, sp, #0
 8015794:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 8015796:	687b      	ldr	r3, [r7, #4]
 8015798:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801579a:	2280      	movs	r2, #128	; 0x80
 801579c:	0212      	lsls	r2, r2, #8
 801579e:	431a      	orrs	r2, r3
 80157a0:	687b      	ldr	r3, [r7, #4]
 80157a2:	659a      	str	r2, [r3, #88]	; 0x58

  return HAL_OK;
 80157a4:	2300      	movs	r3, #0
}
 80157a6:	0018      	movs	r0, r3
 80157a8:	46bd      	mov	sp, r7
 80157aa:	b002      	add	sp, #8
 80157ac:	bd80      	pop	{r7, pc}

080157ae <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
 80157ae:	b580      	push	{r7, lr}
 80157b0:	b084      	sub	sp, #16
 80157b2:	af00      	add	r7, sp, #0
 80157b4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80157b6:	687b      	ldr	r3, [r7, #4]
 80157b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80157ba:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80157bc:	68fb      	ldr	r3, [r7, #12]
}
 80157be:	0018      	movs	r0, r3
 80157c0:	46bd      	mov	sp, r7
 80157c2:	b004      	add	sp, #16
 80157c4:	bd80      	pop	{r7, pc}
	...

080157c8 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80157c8:	b580      	push	{r7, lr}
 80157ca:	b08a      	sub	sp, #40	; 0x28
 80157cc:	af00      	add	r7, sp, #0
 80157ce:	60f8      	str	r0, [r7, #12]
 80157d0:	60b9      	str	r1, [r7, #8]
 80157d2:	0019      	movs	r1, r3
 80157d4:	1dbb      	adds	r3, r7, #6
 80157d6:	801a      	strh	r2, [r3, #0]
 80157d8:	1d3b      	adds	r3, r7, #4
 80157da:	1c0a      	adds	r2, r1, #0
 80157dc:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t WrVal;
  uint32_t count;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 80157de:	1d3b      	adds	r3, r7, #4
 80157e0:	881b      	ldrh	r3, [r3, #0]
 80157e2:	3303      	adds	r3, #3
 80157e4:	089b      	lsrs	r3, r3, #2
 80157e6:	61bb      	str	r3, [r7, #24]
  /* Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 80157e8:	2016      	movs	r0, #22
 80157ea:	183b      	adds	r3, r7, r0
 80157ec:	1d3a      	adds	r2, r7, #4
 80157ee:	8812      	ldrh	r2, [r2, #0]
 80157f0:	2103      	movs	r1, #3
 80157f2:	400a      	ands	r2, r1
 80157f4:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 80157f6:	68bb      	ldr	r3, [r7, #8]
 80157f8:	613b      	str	r3, [r7, #16]

  /* Check if there is a remaining byte */
  if (remaining_bytes != 0U)
 80157fa:	183b      	adds	r3, r7, r0
 80157fc:	881b      	ldrh	r3, [r3, #0]
 80157fe:	2b00      	cmp	r3, #0
 8015800:	d002      	beq.n	8015808 <USB_WritePMA+0x40>
  {
    NbWords--;
 8015802:	69bb      	ldr	r3, [r7, #24]
 8015804:	3b01      	subs	r3, #1
 8015806:	61bb      	str	r3, [r7, #24]
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 8015808:	1dbb      	adds	r3, r7, #6
 801580a:	881b      	ldrh	r3, [r3, #0]
 801580c:	4a28      	ldr	r2, [pc, #160]	; (80158b0 <USB_WritePMA+0xe8>)
 801580e:	4694      	mov	ip, r2
 8015810:	4463      	add	r3, ip
 8015812:	61fb      	str	r3, [r7, #28]

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 8015814:	69bb      	ldr	r3, [r7, #24]
 8015816:	623b      	str	r3, [r7, #32]
 8015818:	e01f      	b.n	801585a <USB_WritePMA+0x92>
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 801581a:	693b      	ldr	r3, [r7, #16]
 801581c:	781a      	ldrb	r2, [r3, #0]
 801581e:	7859      	ldrb	r1, [r3, #1]
 8015820:	0209      	lsls	r1, r1, #8
 8015822:	430a      	orrs	r2, r1
 8015824:	7899      	ldrb	r1, [r3, #2]
 8015826:	0409      	lsls	r1, r1, #16
 8015828:	430a      	orrs	r2, r1
 801582a:	78db      	ldrb	r3, [r3, #3]
 801582c:	061b      	lsls	r3, r3, #24
 801582e:	4313      	orrs	r3, r2
 8015830:	001a      	movs	r2, r3
 8015832:	69fb      	ldr	r3, [r7, #28]
 8015834:	601a      	str	r2, [r3, #0]
    pdwVal++;
 8015836:	69fb      	ldr	r3, [r7, #28]
 8015838:	3304      	adds	r3, #4
 801583a:	61fb      	str	r3, [r7, #28]
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
 801583c:	693b      	ldr	r3, [r7, #16]
 801583e:	3301      	adds	r3, #1
 8015840:	613b      	str	r3, [r7, #16]
    pBuf++;
 8015842:	693b      	ldr	r3, [r7, #16]
 8015844:	3301      	adds	r3, #1
 8015846:	613b      	str	r3, [r7, #16]
    pBuf++;
 8015848:	693b      	ldr	r3, [r7, #16]
 801584a:	3301      	adds	r3, #1
 801584c:	613b      	str	r3, [r7, #16]
    pBuf++;
 801584e:	693b      	ldr	r3, [r7, #16]
 8015850:	3301      	adds	r3, #1
 8015852:	613b      	str	r3, [r7, #16]
  for (count = NbWords; count != 0U; count--)
 8015854:	6a3b      	ldr	r3, [r7, #32]
 8015856:	3b01      	subs	r3, #1
 8015858:	623b      	str	r3, [r7, #32]
 801585a:	6a3b      	ldr	r3, [r7, #32]
 801585c:	2b00      	cmp	r3, #0
 801585e:	d1dc      	bne.n	801581a <USB_WritePMA+0x52>
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 8015860:	2316      	movs	r3, #22
 8015862:	18fb      	adds	r3, r7, r3
 8015864:	881b      	ldrh	r3, [r3, #0]
 8015866:	2b00      	cmp	r3, #0
 8015868:	d01e      	beq.n	80158a8 <USB_WritePMA+0xe0>
  {
    WrVal = 0U;
 801586a:	2300      	movs	r3, #0
 801586c:	627b      	str	r3, [r7, #36]	; 0x24

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 801586e:	693b      	ldr	r3, [r7, #16]
 8015870:	781b      	ldrb	r3, [r3, #0]
 8015872:	001a      	movs	r2, r3
 8015874:	6a3b      	ldr	r3, [r7, #32]
 8015876:	00db      	lsls	r3, r3, #3
 8015878:	409a      	lsls	r2, r3
 801587a:	0013      	movs	r3, r2
 801587c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801587e:	4313      	orrs	r3, r2
 8015880:	627b      	str	r3, [r7, #36]	; 0x24
      count++;
 8015882:	6a3b      	ldr	r3, [r7, #32]
 8015884:	3301      	adds	r3, #1
 8015886:	623b      	str	r3, [r7, #32]
      pBuf++;
 8015888:	693b      	ldr	r3, [r7, #16]
 801588a:	3301      	adds	r3, #1
 801588c:	613b      	str	r3, [r7, #16]
      remaining_bytes--;
 801588e:	2116      	movs	r1, #22
 8015890:	187b      	adds	r3, r7, r1
 8015892:	881a      	ldrh	r2, [r3, #0]
 8015894:	187b      	adds	r3, r7, r1
 8015896:	3a01      	subs	r2, #1
 8015898:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 801589a:	187b      	adds	r3, r7, r1
 801589c:	881b      	ldrh	r3, [r3, #0]
 801589e:	2b00      	cmp	r3, #0
 80158a0:	d1e5      	bne.n	801586e <USB_WritePMA+0xa6>

    *pdwVal = WrVal;
 80158a2:	69fb      	ldr	r3, [r7, #28]
 80158a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80158a6:	601a      	str	r2, [r3, #0]
  }
}
 80158a8:	46c0      	nop			; (mov r8, r8)
 80158aa:	46bd      	mov	sp, r7
 80158ac:	b00a      	add	sp, #40	; 0x28
 80158ae:	bd80      	pop	{r7, pc}
 80158b0:	40009800 	.word	0x40009800

080158b4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80158b4:	b590      	push	{r4, r7, lr}
 80158b6:	b08b      	sub	sp, #44	; 0x2c
 80158b8:	af00      	add	r7, sp, #0
 80158ba:	60f8      	str	r0, [r7, #12]
 80158bc:	60b9      	str	r1, [r7, #8]
 80158be:	0019      	movs	r1, r3
 80158c0:	1dbb      	adds	r3, r7, #6
 80158c2:	801a      	strh	r2, [r3, #0]
 80158c4:	1d3b      	adds	r3, r7, #4
 80158c6:	1c0a      	adds	r2, r1, #0
 80158c8:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t count;
  uint32_t RdVal;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 80158ca:	1d3b      	adds	r3, r7, #4
 80158cc:	881b      	ldrh	r3, [r3, #0]
 80158ce:	3303      	adds	r3, #3
 80158d0:	089b      	lsrs	r3, r3, #2
 80158d2:	61fb      	str	r3, [r7, #28]
  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 80158d4:	201a      	movs	r0, #26
 80158d6:	183b      	adds	r3, r7, r0
 80158d8:	1d3a      	adds	r2, r7, #4
 80158da:	8812      	ldrh	r2, [r2, #0]
 80158dc:	2103      	movs	r1, #3
 80158de:	400a      	ands	r2, r1
 80158e0:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 80158e2:	68bb      	ldr	r3, [r7, #8]
 80158e4:	617b      	str	r3, [r7, #20]

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 80158e6:	1dbb      	adds	r3, r7, #6
 80158e8:	881b      	ldrh	r3, [r3, #0]
 80158ea:	4a39      	ldr	r2, [pc, #228]	; (80159d0 <USB_ReadPMA+0x11c>)
 80158ec:	4694      	mov	ip, r2
 80158ee:	4463      	add	r3, ip
 80158f0:	623b      	str	r3, [r7, #32]

  /* if nbre of byte is not word aligned decrement the nbre of word*/
  if (remaining_bytes != 0U)
 80158f2:	183b      	adds	r3, r7, r0
 80158f4:	881b      	ldrh	r3, [r3, #0]
 80158f6:	2b00      	cmp	r3, #0
 80158f8:	d002      	beq.n	8015900 <USB_ReadPMA+0x4c>
  {
    NbWords--;
 80158fa:	69fb      	ldr	r3, [r7, #28]
 80158fc:	3b01      	subs	r3, #1
 80158fe:	61fb      	str	r3, [r7, #28]
  }

  /*Read the Calculated Word From the PMA related Buffer*/
  for (count = NbWords; count != 0U; count--)
 8015900:	69fb      	ldr	r3, [r7, #28]
 8015902:	627b      	str	r3, [r7, #36]	; 0x24
 8015904:	e03c      	b.n	8015980 <USB_ReadPMA+0xcc>
  {
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 8015906:	6a3b      	ldr	r3, [r7, #32]
 8015908:	681a      	ldr	r2, [r3, #0]
 801590a:	697b      	ldr	r3, [r7, #20]
 801590c:	21ff      	movs	r1, #255	; 0xff
 801590e:	4011      	ands	r1, r2
 8015910:	000c      	movs	r4, r1
 8015912:	7819      	ldrb	r1, [r3, #0]
 8015914:	2000      	movs	r0, #0
 8015916:	4001      	ands	r1, r0
 8015918:	1c08      	adds	r0, r1, #0
 801591a:	1c21      	adds	r1, r4, #0
 801591c:	4301      	orrs	r1, r0
 801591e:	7019      	strb	r1, [r3, #0]
 8015920:	0a11      	lsrs	r1, r2, #8
 8015922:	20ff      	movs	r0, #255	; 0xff
 8015924:	4001      	ands	r1, r0
 8015926:	000c      	movs	r4, r1
 8015928:	7859      	ldrb	r1, [r3, #1]
 801592a:	2000      	movs	r0, #0
 801592c:	4001      	ands	r1, r0
 801592e:	1c08      	adds	r0, r1, #0
 8015930:	1c21      	adds	r1, r4, #0
 8015932:	4301      	orrs	r1, r0
 8015934:	7059      	strb	r1, [r3, #1]
 8015936:	0c11      	lsrs	r1, r2, #16
 8015938:	20ff      	movs	r0, #255	; 0xff
 801593a:	4001      	ands	r1, r0
 801593c:	000c      	movs	r4, r1
 801593e:	7899      	ldrb	r1, [r3, #2]
 8015940:	2000      	movs	r0, #0
 8015942:	4001      	ands	r1, r0
 8015944:	1c08      	adds	r0, r1, #0
 8015946:	1c21      	adds	r1, r4, #0
 8015948:	4301      	orrs	r1, r0
 801594a:	7099      	strb	r1, [r3, #2]
 801594c:	0e10      	lsrs	r0, r2, #24
 801594e:	78da      	ldrb	r2, [r3, #3]
 8015950:	2100      	movs	r1, #0
 8015952:	400a      	ands	r2, r1
 8015954:	1c11      	adds	r1, r2, #0
 8015956:	1c02      	adds	r2, r0, #0
 8015958:	430a      	orrs	r2, r1
 801595a:	70da      	strb	r2, [r3, #3]

    pdwVal++;
 801595c:	6a3b      	ldr	r3, [r7, #32]
 801595e:	3304      	adds	r3, #4
 8015960:	623b      	str	r3, [r7, #32]
    pBuf++;
 8015962:	697b      	ldr	r3, [r7, #20]
 8015964:	3301      	adds	r3, #1
 8015966:	617b      	str	r3, [r7, #20]
    pBuf++;
 8015968:	697b      	ldr	r3, [r7, #20]
 801596a:	3301      	adds	r3, #1
 801596c:	617b      	str	r3, [r7, #20]
    pBuf++;
 801596e:	697b      	ldr	r3, [r7, #20]
 8015970:	3301      	adds	r3, #1
 8015972:	617b      	str	r3, [r7, #20]
    pBuf++;
 8015974:	697b      	ldr	r3, [r7, #20]
 8015976:	3301      	adds	r3, #1
 8015978:	617b      	str	r3, [r7, #20]
  for (count = NbWords; count != 0U; count--)
 801597a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801597c:	3b01      	subs	r3, #1
 801597e:	627b      	str	r3, [r7, #36]	; 0x24
 8015980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015982:	2b00      	cmp	r3, #0
 8015984:	d1bf      	bne.n	8015906 <USB_ReadPMA+0x52>
  }

  /*When Number of data is not word aligned, read the remaining byte*/
  if (remaining_bytes != 0U)
 8015986:	231a      	movs	r3, #26
 8015988:	18fb      	adds	r3, r7, r3
 801598a:	881b      	ldrh	r3, [r3, #0]
 801598c:	2b00      	cmp	r3, #0
 801598e:	d01b      	beq.n	80159c8 <USB_ReadPMA+0x114>
  {
    RdVal = *(__IO uint32_t *)pdwVal;
 8015990:	6a3b      	ldr	r3, [r7, #32]
 8015992:	681b      	ldr	r3, [r3, #0]
 8015994:	613b      	str	r3, [r7, #16]

    do
    {
      *(uint8_t *)pBuf = (uint8_t)(RdVal >> (8U * (uint8_t)(count)));
 8015996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015998:	b2db      	uxtb	r3, r3
 801599a:	00db      	lsls	r3, r3, #3
 801599c:	693a      	ldr	r2, [r7, #16]
 801599e:	40da      	lsrs	r2, r3
 80159a0:	0013      	movs	r3, r2
 80159a2:	b2da      	uxtb	r2, r3
 80159a4:	697b      	ldr	r3, [r7, #20]
 80159a6:	701a      	strb	r2, [r3, #0]
      count++;
 80159a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80159aa:	3301      	adds	r3, #1
 80159ac:	627b      	str	r3, [r7, #36]	; 0x24
      pBuf++;
 80159ae:	697b      	ldr	r3, [r7, #20]
 80159b0:	3301      	adds	r3, #1
 80159b2:	617b      	str	r3, [r7, #20]
      remaining_bytes--;
 80159b4:	211a      	movs	r1, #26
 80159b6:	187b      	adds	r3, r7, r1
 80159b8:	881a      	ldrh	r2, [r3, #0]
 80159ba:	187b      	adds	r3, r7, r1
 80159bc:	3a01      	subs	r2, #1
 80159be:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 80159c0:	187b      	adds	r3, r7, r1
 80159c2:	881b      	ldrh	r3, [r3, #0]
 80159c4:	2b00      	cmp	r3, #0
 80159c6:	d1e6      	bne.n	8015996 <USB_ReadPMA+0xe2>
  }
}
 80159c8:	46c0      	nop			; (mov r8, r8)
 80159ca:	46bd      	mov	sp, r7
 80159cc:	b00b      	add	sp, #44	; 0x2c
 80159ce:	bd90      	pop	{r4, r7, pc}
 80159d0:	40009800 	.word	0x40009800

080159d4 <USBPD_TRACE_Init>:

/** @addtogroup USBPD_CORE_TRACE_Exported_Functions
  * @{
  */
void USBPD_TRACE_Init(void)
{
 80159d4:	b580      	push	{r7, lr}
 80159d6:	af00      	add	r7, sp, #0
    'T', 'R', 'A', 'C', 'E', ' ', 'O', 'V', 'E', 'R', '_', 'F', 'L', 'O', 'W', /* Data */
    TLV_EOF, TLV_EOF, TLV_EOF, TLV_EOF                                         /* Buffer end */
  };

  /* initialize tracer module */
  TRACER_EMB_Init();
 80159d8:	f00f fe06 	bl	80255e8 <TRACER_EMB_Init>

  /* Initialize PE trace */
  USBPD_PE_SetTrace(USBPD_TRACE_Add, 3u);
 80159dc:	4b06      	ldr	r3, [pc, #24]	; (80159f8 <USBPD_TRACE_Init+0x24>)
 80159de:	2103      	movs	r1, #3
 80159e0:	0018      	movs	r0, r3
 80159e2:	f7eb fd75 	bl	80014d0 <USBPD_PE_SetTrace>

  /* Initialize the overflow detection */
  (void)TRACER_EMB_EnableOverFlow(OverFlow_String, (uint8_t)sizeof(OverFlow_String));
 80159e6:	4b05      	ldr	r3, [pc, #20]	; (80159fc <USBPD_TRACE_Init+0x28>)
 80159e8:	2123      	movs	r1, #35	; 0x23
 80159ea:	0018      	movs	r0, r3
 80159ec:	f00f fe88 	bl	8025700 <TRACER_EMB_EnableOverFlow>
#else
  return;
#endif /* _TRACE */
}
 80159f0:	46c0      	nop			; (mov r8, r8)
 80159f2:	46bd      	mov	sp, r7
 80159f4:	bd80      	pop	{r7, pc}
 80159f6:	46c0      	nop			; (mov r8, r8)
 80159f8:	08015a01 	.word	0x08015a01
 80159fc:	0802ace0 	.word	0x0802ace0

08015a00 <USBPD_TRACE_Add>:
  /* Nothing to do */
  return;
}

void  USBPD_TRACE_Add(TRACE_EVENT Type, uint8_t PortNum, uint8_t Sop, uint8_t *Ptr, uint32_t Size)
{
 8015a00:	b5b0      	push	{r4, r5, r7, lr}
 8015a02:	b086      	sub	sp, #24
 8015a04:	af00      	add	r7, sp, #0
 8015a06:	0004      	movs	r4, r0
 8015a08:	0008      	movs	r0, r1
 8015a0a:	0011      	movs	r1, r2
 8015a0c:	603b      	str	r3, [r7, #0]
 8015a0e:	1dfb      	adds	r3, r7, #7
 8015a10:	1c22      	adds	r2, r4, #0
 8015a12:	701a      	strb	r2, [r3, #0]
 8015a14:	1dbb      	adds	r3, r7, #6
 8015a16:	1c02      	adds	r2, r0, #0
 8015a18:	701a      	strb	r2, [r3, #0]
 8015a1a:	1d7b      	adds	r3, r7, #5
 8015a1c:	1c0a      	adds	r2, r1, #0
 8015a1e:	701a      	strb	r2, [r3, #0]
  uint32_t _time;
  int32_t _allocation;
  uint16_t index;

  /*  Get trace timing */
  _time = HAL_GetTick();
 8015a20:	f7f6 fc8e 	bl	800c340 <HAL_GetTick>
 8015a24:	0003      	movs	r3, r0
 8015a26:	613b      	str	r3, [r7, #16]

  TRACER_EMB_Lock();
 8015a28:	f00f fece 	bl	80257c8 <TRACER_EMB_Lock>

  /* Data are encapsulate inside a TLV string*/
  /* Allocate buffer Size */
  _allocation = TRACER_EMB_AllocateBufer(Size + TRACE_SIZE_HEADER_TRACE +
 8015a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015a2e:	3314      	adds	r3, #20
 8015a30:	0018      	movs	r0, r3
 8015a32:	f00f ff63 	bl	80258fc <TRACER_EMB_AllocateBufer>
 8015a36:	0003      	movs	r3, r0
 8015a38:	60fb      	str	r3, [r7, #12]
                                         TLV_HEADER_SIZE + TLV_SOF_SIZE + TLV_EOF_SIZE);

  /* Check allocation */
  if (_allocation  != -1)
 8015a3a:	68fb      	ldr	r3, [r7, #12]
 8015a3c:	3301      	adds	r3, #1
 8015a3e:	d100      	bne.n	8015a42 <USBPD_TRACE_Add+0x42>
 8015a40:	e11d      	b.n	8015c7e <USBPD_TRACE_Add+0x27e>
  {
    uint16_t _writepos = (uint16_t)_allocation;
 8015a42:	2314      	movs	r3, #20
 8015a44:	18fb      	adds	r3, r7, r3
 8015a46:	68fa      	ldr	r2, [r7, #12]
 8015a48:	801a      	strh	r2, [r3, #0]

    /* Copy SOF bytes */
    for (index = 0u; index < TLV_SOF_SIZE; index++)
 8015a4a:	2316      	movs	r3, #22
 8015a4c:	18fb      	adds	r3, r7, r3
 8015a4e:	2200      	movs	r2, #0
 8015a50:	801a      	strh	r2, [r3, #0]
 8015a52:	e011      	b.n	8015a78 <USBPD_TRACE_Add+0x78>
    {
      TRACER_EMB_WRITE_DATA(_writepos, TLV_SOF);
 8015a54:	2414      	movs	r4, #20
 8015a56:	193b      	adds	r3, r7, r4
 8015a58:	881b      	ldrh	r3, [r3, #0]
 8015a5a:	21fd      	movs	r1, #253	; 0xfd
 8015a5c:	0018      	movs	r0, r3
 8015a5e:	f00f fe29 	bl	80256b4 <TRACER_EMB_WriteData>
 8015a62:	193b      	adds	r3, r7, r4
 8015a64:	193a      	adds	r2, r7, r4
 8015a66:	8812      	ldrh	r2, [r2, #0]
 8015a68:	3201      	adds	r2, #1
 8015a6a:	801a      	strh	r2, [r3, #0]
    for (index = 0u; index < TLV_SOF_SIZE; index++)
 8015a6c:	2116      	movs	r1, #22
 8015a6e:	187b      	adds	r3, r7, r1
 8015a70:	881a      	ldrh	r2, [r3, #0]
 8015a72:	187b      	adds	r3, r7, r1
 8015a74:	3201      	adds	r2, #1
 8015a76:	801a      	strh	r2, [r3, #0]
 8015a78:	2516      	movs	r5, #22
 8015a7a:	197b      	adds	r3, r7, r5
 8015a7c:	881b      	ldrh	r3, [r3, #0]
 8015a7e:	2b03      	cmp	r3, #3
 8015a80:	d9e8      	bls.n	8015a54 <USBPD_TRACE_Add+0x54>
    }
    /* Copy the TAG */
    TRACER_EMB_WRITE_DATA(_writepos, TRACE_SET_TAG_ID((PortNum + 1u), DEBUG_STACK_MESSAGE));
 8015a82:	1dbb      	adds	r3, r7, #6
 8015a84:	781b      	ldrb	r3, [r3, #0]
 8015a86:	3301      	adds	r3, #1
 8015a88:	b2db      	uxtb	r3, r3
 8015a8a:	015b      	lsls	r3, r3, #5
 8015a8c:	b2db      	uxtb	r3, r3
 8015a8e:	2212      	movs	r2, #18
 8015a90:	4313      	orrs	r3, r2
 8015a92:	b2da      	uxtb	r2, r3
 8015a94:	2414      	movs	r4, #20
 8015a96:	193b      	adds	r3, r7, r4
 8015a98:	881b      	ldrh	r3, [r3, #0]
 8015a9a:	0011      	movs	r1, r2
 8015a9c:	0018      	movs	r0, r3
 8015a9e:	f00f fe09 	bl	80256b4 <TRACER_EMB_WriteData>
 8015aa2:	0021      	movs	r1, r4
 8015aa4:	187b      	adds	r3, r7, r1
 8015aa6:	187a      	adds	r2, r7, r1
 8015aa8:	8812      	ldrh	r2, [r2, #0]
 8015aaa:	3201      	adds	r2, #1
 8015aac:	801a      	strh	r2, [r3, #0]
    /* Copy the LENGTH */
    TRACER_EMB_WRITE_DATA(_writepos, (uint8_t)((Size + TRACE_SIZE_HEADER_TRACE) >> 8u));
 8015aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015ab0:	3309      	adds	r3, #9
 8015ab2:	0a1b      	lsrs	r3, r3, #8
 8015ab4:	b2da      	uxtb	r2, r3
 8015ab6:	000c      	movs	r4, r1
 8015ab8:	187b      	adds	r3, r7, r1
 8015aba:	881b      	ldrh	r3, [r3, #0]
 8015abc:	0011      	movs	r1, r2
 8015abe:	0018      	movs	r0, r3
 8015ac0:	f00f fdf8 	bl	80256b4 <TRACER_EMB_WriteData>
 8015ac4:	0021      	movs	r1, r4
 8015ac6:	187b      	adds	r3, r7, r1
 8015ac8:	187a      	adds	r2, r7, r1
 8015aca:	8812      	ldrh	r2, [r2, #0]
 8015acc:	3201      	adds	r2, #1
 8015ace:	801a      	strh	r2, [r3, #0]
    TRACER_EMB_WRITE_DATA(_writepos, (uint8_t)(Size + TRACE_SIZE_HEADER_TRACE));
 8015ad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015ad2:	b2db      	uxtb	r3, r3
 8015ad4:	3309      	adds	r3, #9
 8015ad6:	b2da      	uxtb	r2, r3
 8015ad8:	000c      	movs	r4, r1
 8015ada:	187b      	adds	r3, r7, r1
 8015adc:	881b      	ldrh	r3, [r3, #0]
 8015ade:	0011      	movs	r1, r2
 8015ae0:	0018      	movs	r0, r3
 8015ae2:	f00f fde7 	bl	80256b4 <TRACER_EMB_WriteData>
 8015ae6:	0021      	movs	r1, r4
 8015ae8:	187b      	adds	r3, r7, r1
 8015aea:	187a      	adds	r2, r7, r1
 8015aec:	8812      	ldrh	r2, [r2, #0]
 8015aee:	3201      	adds	r2, #1
 8015af0:	801a      	strh	r2, [r3, #0]

    /* Trace type */
    TRACER_EMB_WRITE_DATA(_writepos, (uint8_t)Type);
 8015af2:	1dfb      	adds	r3, r7, #7
 8015af4:	781a      	ldrb	r2, [r3, #0]
 8015af6:	000c      	movs	r4, r1
 8015af8:	187b      	adds	r3, r7, r1
 8015afa:	881b      	ldrh	r3, [r3, #0]
 8015afc:	0011      	movs	r1, r2
 8015afe:	0018      	movs	r0, r3
 8015b00:	f00f fdd8 	bl	80256b4 <TRACER_EMB_WriteData>
 8015b04:	0021      	movs	r1, r4
 8015b06:	187b      	adds	r3, r7, r1
 8015b08:	187a      	adds	r2, r7, r1
 8015b0a:	8812      	ldrh	r2, [r2, #0]
 8015b0c:	3201      	adds	r2, #1
 8015b0e:	801a      	strh	r2, [r3, #0]

    TRACER_EMB_WRITE_DATA(_writepos, (uint8_t)_time);
 8015b10:	693b      	ldr	r3, [r7, #16]
 8015b12:	b2da      	uxtb	r2, r3
 8015b14:	000c      	movs	r4, r1
 8015b16:	187b      	adds	r3, r7, r1
 8015b18:	881b      	ldrh	r3, [r3, #0]
 8015b1a:	0011      	movs	r1, r2
 8015b1c:	0018      	movs	r0, r3
 8015b1e:	f00f fdc9 	bl	80256b4 <TRACER_EMB_WriteData>
 8015b22:	0021      	movs	r1, r4
 8015b24:	187b      	adds	r3, r7, r1
 8015b26:	187a      	adds	r2, r7, r1
 8015b28:	8812      	ldrh	r2, [r2, #0]
 8015b2a:	3201      	adds	r2, #1
 8015b2c:	801a      	strh	r2, [r3, #0]
    TRACER_EMB_WRITE_DATA(_writepos, (uint8_t)(_time >> 8u));
 8015b2e:	693b      	ldr	r3, [r7, #16]
 8015b30:	0a1b      	lsrs	r3, r3, #8
 8015b32:	b2da      	uxtb	r2, r3
 8015b34:	000c      	movs	r4, r1
 8015b36:	187b      	adds	r3, r7, r1
 8015b38:	881b      	ldrh	r3, [r3, #0]
 8015b3a:	0011      	movs	r1, r2
 8015b3c:	0018      	movs	r0, r3
 8015b3e:	f00f fdb9 	bl	80256b4 <TRACER_EMB_WriteData>
 8015b42:	0021      	movs	r1, r4
 8015b44:	187b      	adds	r3, r7, r1
 8015b46:	187a      	adds	r2, r7, r1
 8015b48:	8812      	ldrh	r2, [r2, #0]
 8015b4a:	3201      	adds	r2, #1
 8015b4c:	801a      	strh	r2, [r3, #0]
    TRACER_EMB_WRITE_DATA(_writepos, (uint8_t)(_time >> 16u));
 8015b4e:	693b      	ldr	r3, [r7, #16]
 8015b50:	0c1b      	lsrs	r3, r3, #16
 8015b52:	b2da      	uxtb	r2, r3
 8015b54:	000c      	movs	r4, r1
 8015b56:	187b      	adds	r3, r7, r1
 8015b58:	881b      	ldrh	r3, [r3, #0]
 8015b5a:	0011      	movs	r1, r2
 8015b5c:	0018      	movs	r0, r3
 8015b5e:	f00f fda9 	bl	80256b4 <TRACER_EMB_WriteData>
 8015b62:	0021      	movs	r1, r4
 8015b64:	187b      	adds	r3, r7, r1
 8015b66:	187a      	adds	r2, r7, r1
 8015b68:	8812      	ldrh	r2, [r2, #0]
 8015b6a:	3201      	adds	r2, #1
 8015b6c:	801a      	strh	r2, [r3, #0]
    TRACER_EMB_WRITE_DATA(_writepos, (uint8_t)(_time >> 24u));
 8015b6e:	693b      	ldr	r3, [r7, #16]
 8015b70:	0e1b      	lsrs	r3, r3, #24
 8015b72:	b2da      	uxtb	r2, r3
 8015b74:	000c      	movs	r4, r1
 8015b76:	187b      	adds	r3, r7, r1
 8015b78:	881b      	ldrh	r3, [r3, #0]
 8015b7a:	0011      	movs	r1, r2
 8015b7c:	0018      	movs	r0, r3
 8015b7e:	f00f fd99 	bl	80256b4 <TRACER_EMB_WriteData>
 8015b82:	0021      	movs	r1, r4
 8015b84:	187b      	adds	r3, r7, r1
 8015b86:	187a      	adds	r2, r7, r1
 8015b88:	8812      	ldrh	r2, [r2, #0]
 8015b8a:	3201      	adds	r2, #1
 8015b8c:	801a      	strh	r2, [r3, #0]

    TRACER_EMB_WRITE_DATA(_writepos, PortNum);
 8015b8e:	1dbb      	adds	r3, r7, #6
 8015b90:	781a      	ldrb	r2, [r3, #0]
 8015b92:	000c      	movs	r4, r1
 8015b94:	187b      	adds	r3, r7, r1
 8015b96:	881b      	ldrh	r3, [r3, #0]
 8015b98:	0011      	movs	r1, r2
 8015b9a:	0018      	movs	r0, r3
 8015b9c:	f00f fd8a 	bl	80256b4 <TRACER_EMB_WriteData>
 8015ba0:	0021      	movs	r1, r4
 8015ba2:	187b      	adds	r3, r7, r1
 8015ba4:	187a      	adds	r2, r7, r1
 8015ba6:	8812      	ldrh	r2, [r2, #0]
 8015ba8:	3201      	adds	r2, #1
 8015baa:	801a      	strh	r2, [r3, #0]
    TRACER_EMB_WRITE_DATA(_writepos, Sop);
 8015bac:	1d7b      	adds	r3, r7, #5
 8015bae:	781a      	ldrb	r2, [r3, #0]
 8015bb0:	000c      	movs	r4, r1
 8015bb2:	187b      	adds	r3, r7, r1
 8015bb4:	881b      	ldrh	r3, [r3, #0]
 8015bb6:	0011      	movs	r1, r2
 8015bb8:	0018      	movs	r0, r3
 8015bba:	f00f fd7b 	bl	80256b4 <TRACER_EMB_WriteData>
 8015bbe:	0021      	movs	r1, r4
 8015bc0:	187b      	adds	r3, r7, r1
 8015bc2:	187a      	adds	r2, r7, r1
 8015bc4:	8812      	ldrh	r2, [r2, #0]
 8015bc6:	3201      	adds	r2, #1
 8015bc8:	801a      	strh	r2, [r3, #0]

    TRACER_EMB_WRITE_DATA(_writepos, (uint8_t)(Size >> 8u));
 8015bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015bcc:	0a1b      	lsrs	r3, r3, #8
 8015bce:	b2da      	uxtb	r2, r3
 8015bd0:	000c      	movs	r4, r1
 8015bd2:	187b      	adds	r3, r7, r1
 8015bd4:	881b      	ldrh	r3, [r3, #0]
 8015bd6:	0011      	movs	r1, r2
 8015bd8:	0018      	movs	r0, r3
 8015bda:	f00f fd6b 	bl	80256b4 <TRACER_EMB_WriteData>
 8015bde:	0021      	movs	r1, r4
 8015be0:	187b      	adds	r3, r7, r1
 8015be2:	187a      	adds	r2, r7, r1
 8015be4:	8812      	ldrh	r2, [r2, #0]
 8015be6:	3201      	adds	r2, #1
 8015be8:	801a      	strh	r2, [r3, #0]
    TRACER_EMB_WRITE_DATA(_writepos, (uint8_t)Size);
 8015bea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015bec:	b2da      	uxtb	r2, r3
 8015bee:	000c      	movs	r4, r1
 8015bf0:	187b      	adds	r3, r7, r1
 8015bf2:	881b      	ldrh	r3, [r3, #0]
 8015bf4:	0011      	movs	r1, r2
 8015bf6:	0018      	movs	r0, r3
 8015bf8:	f00f fd5c 	bl	80256b4 <TRACER_EMB_WriteData>
 8015bfc:	193b      	adds	r3, r7, r4
 8015bfe:	193a      	adds	r2, r7, r4
 8015c00:	8812      	ldrh	r2, [r2, #0]
 8015c02:	3201      	adds	r2, #1
 8015c04:	801a      	strh	r2, [r3, #0]

    /* initialize the Ptr for Read/Write */
    for (index = 0u; index < Size; index++)
 8015c06:	197b      	adds	r3, r7, r5
 8015c08:	2200      	movs	r2, #0
 8015c0a:	801a      	strh	r2, [r3, #0]
 8015c0c:	e016      	b.n	8015c3c <USBPD_TRACE_Add+0x23c>
    {
      TRACER_EMB_WRITE_DATA(_writepos, Ptr[index]);
 8015c0e:	2416      	movs	r4, #22
 8015c10:	193b      	adds	r3, r7, r4
 8015c12:	881b      	ldrh	r3, [r3, #0]
 8015c14:	683a      	ldr	r2, [r7, #0]
 8015c16:	18d3      	adds	r3, r2, r3
 8015c18:	781a      	ldrb	r2, [r3, #0]
 8015c1a:	2514      	movs	r5, #20
 8015c1c:	197b      	adds	r3, r7, r5
 8015c1e:	881b      	ldrh	r3, [r3, #0]
 8015c20:	0011      	movs	r1, r2
 8015c22:	0018      	movs	r0, r3
 8015c24:	f00f fd46 	bl	80256b4 <TRACER_EMB_WriteData>
 8015c28:	197b      	adds	r3, r7, r5
 8015c2a:	197a      	adds	r2, r7, r5
 8015c2c:	8812      	ldrh	r2, [r2, #0]
 8015c2e:	3201      	adds	r2, #1
 8015c30:	801a      	strh	r2, [r3, #0]
    for (index = 0u; index < Size; index++)
 8015c32:	193b      	adds	r3, r7, r4
 8015c34:	881a      	ldrh	r2, [r3, #0]
 8015c36:	193b      	adds	r3, r7, r4
 8015c38:	3201      	adds	r2, #1
 8015c3a:	801a      	strh	r2, [r3, #0]
 8015c3c:	2116      	movs	r1, #22
 8015c3e:	187b      	adds	r3, r7, r1
 8015c40:	881b      	ldrh	r3, [r3, #0]
 8015c42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015c44:	429a      	cmp	r2, r3
 8015c46:	d8e2      	bhi.n	8015c0e <USBPD_TRACE_Add+0x20e>
    }

    /* Copy EOF bytes */
    for (index = 0u; index < TLV_EOF_SIZE; index++)
 8015c48:	187b      	adds	r3, r7, r1
 8015c4a:	2200      	movs	r2, #0
 8015c4c:	801a      	strh	r2, [r3, #0]
 8015c4e:	e011      	b.n	8015c74 <USBPD_TRACE_Add+0x274>
    {
      TRACER_EMB_WRITE_DATA(_writepos, TLV_EOF);
 8015c50:	2414      	movs	r4, #20
 8015c52:	193b      	adds	r3, r7, r4
 8015c54:	881b      	ldrh	r3, [r3, #0]
 8015c56:	21a5      	movs	r1, #165	; 0xa5
 8015c58:	0018      	movs	r0, r3
 8015c5a:	f00f fd2b 	bl	80256b4 <TRACER_EMB_WriteData>
 8015c5e:	193b      	adds	r3, r7, r4
 8015c60:	193a      	adds	r2, r7, r4
 8015c62:	8812      	ldrh	r2, [r2, #0]
 8015c64:	3201      	adds	r2, #1
 8015c66:	801a      	strh	r2, [r3, #0]
    for (index = 0u; index < TLV_EOF_SIZE; index++)
 8015c68:	2116      	movs	r1, #22
 8015c6a:	187b      	adds	r3, r7, r1
 8015c6c:	881a      	ldrh	r2, [r3, #0]
 8015c6e:	187b      	adds	r3, r7, r1
 8015c70:	3201      	adds	r2, #1
 8015c72:	801a      	strh	r2, [r3, #0]
 8015c74:	2316      	movs	r3, #22
 8015c76:	18fb      	adds	r3, r7, r3
 8015c78:	881b      	ldrh	r3, [r3, #0]
 8015c7a:	2b03      	cmp	r3, #3
 8015c7c:	d9e8      	bls.n	8015c50 <USBPD_TRACE_Add+0x250>
    }
  }

  TRACER_EMB_UnLock();
 8015c7e:	f00f fdc1 	bl	8025804 <TRACER_EMB_UnLock>

  TRACER_EMB_SendData();
 8015c82:	f00f fddd 	bl	8025840 <TRACER_EMB_SendData>
#else
  return;
#endif /* _TRACE */
}
 8015c86:	46c0      	nop			; (mov r8, r8)
 8015c88:	46bd      	mov	sp, r7
 8015c8a:	b006      	add	sp, #24
 8015c8c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08015c90 <__NVIC_EnableIRQ>:
{
 8015c90:	b580      	push	{r7, lr}
 8015c92:	b082      	sub	sp, #8
 8015c94:	af00      	add	r7, sp, #0
 8015c96:	0002      	movs	r2, r0
 8015c98:	1dfb      	adds	r3, r7, #7
 8015c9a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8015c9c:	1dfb      	adds	r3, r7, #7
 8015c9e:	781b      	ldrb	r3, [r3, #0]
 8015ca0:	2b7f      	cmp	r3, #127	; 0x7f
 8015ca2:	d809      	bhi.n	8015cb8 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8015ca4:	1dfb      	adds	r3, r7, #7
 8015ca6:	781b      	ldrb	r3, [r3, #0]
 8015ca8:	001a      	movs	r2, r3
 8015caa:	231f      	movs	r3, #31
 8015cac:	401a      	ands	r2, r3
 8015cae:	4b04      	ldr	r3, [pc, #16]	; (8015cc0 <__NVIC_EnableIRQ+0x30>)
 8015cb0:	2101      	movs	r1, #1
 8015cb2:	4091      	lsls	r1, r2
 8015cb4:	000a      	movs	r2, r1
 8015cb6:	601a      	str	r2, [r3, #0]
}
 8015cb8:	46c0      	nop			; (mov r8, r8)
 8015cba:	46bd      	mov	sp, r7
 8015cbc:	b002      	add	sp, #8
 8015cbe:	bd80      	pop	{r7, pc}
 8015cc0:	e000e100 	.word	0xe000e100

08015cc4 <__NVIC_SetPriority>:
{
 8015cc4:	b590      	push	{r4, r7, lr}
 8015cc6:	b083      	sub	sp, #12
 8015cc8:	af00      	add	r7, sp, #0
 8015cca:	0002      	movs	r2, r0
 8015ccc:	6039      	str	r1, [r7, #0]
 8015cce:	1dfb      	adds	r3, r7, #7
 8015cd0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8015cd2:	1dfb      	adds	r3, r7, #7
 8015cd4:	781b      	ldrb	r3, [r3, #0]
 8015cd6:	2b7f      	cmp	r3, #127	; 0x7f
 8015cd8:	d828      	bhi.n	8015d2c <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8015cda:	4a2f      	ldr	r2, [pc, #188]	; (8015d98 <__NVIC_SetPriority+0xd4>)
 8015cdc:	1dfb      	adds	r3, r7, #7
 8015cde:	781b      	ldrb	r3, [r3, #0]
 8015ce0:	b25b      	sxtb	r3, r3
 8015ce2:	089b      	lsrs	r3, r3, #2
 8015ce4:	33c0      	adds	r3, #192	; 0xc0
 8015ce6:	009b      	lsls	r3, r3, #2
 8015ce8:	589b      	ldr	r3, [r3, r2]
 8015cea:	1dfa      	adds	r2, r7, #7
 8015cec:	7812      	ldrb	r2, [r2, #0]
 8015cee:	0011      	movs	r1, r2
 8015cf0:	2203      	movs	r2, #3
 8015cf2:	400a      	ands	r2, r1
 8015cf4:	00d2      	lsls	r2, r2, #3
 8015cf6:	21ff      	movs	r1, #255	; 0xff
 8015cf8:	4091      	lsls	r1, r2
 8015cfa:	000a      	movs	r2, r1
 8015cfc:	43d2      	mvns	r2, r2
 8015cfe:	401a      	ands	r2, r3
 8015d00:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8015d02:	683b      	ldr	r3, [r7, #0]
 8015d04:	019b      	lsls	r3, r3, #6
 8015d06:	22ff      	movs	r2, #255	; 0xff
 8015d08:	401a      	ands	r2, r3
 8015d0a:	1dfb      	adds	r3, r7, #7
 8015d0c:	781b      	ldrb	r3, [r3, #0]
 8015d0e:	0018      	movs	r0, r3
 8015d10:	2303      	movs	r3, #3
 8015d12:	4003      	ands	r3, r0
 8015d14:	00db      	lsls	r3, r3, #3
 8015d16:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8015d18:	481f      	ldr	r0, [pc, #124]	; (8015d98 <__NVIC_SetPriority+0xd4>)
 8015d1a:	1dfb      	adds	r3, r7, #7
 8015d1c:	781b      	ldrb	r3, [r3, #0]
 8015d1e:	b25b      	sxtb	r3, r3
 8015d20:	089b      	lsrs	r3, r3, #2
 8015d22:	430a      	orrs	r2, r1
 8015d24:	33c0      	adds	r3, #192	; 0xc0
 8015d26:	009b      	lsls	r3, r3, #2
 8015d28:	501a      	str	r2, [r3, r0]
}
 8015d2a:	e031      	b.n	8015d90 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8015d2c:	4a1b      	ldr	r2, [pc, #108]	; (8015d9c <__NVIC_SetPriority+0xd8>)
 8015d2e:	1dfb      	adds	r3, r7, #7
 8015d30:	781b      	ldrb	r3, [r3, #0]
 8015d32:	0019      	movs	r1, r3
 8015d34:	230f      	movs	r3, #15
 8015d36:	400b      	ands	r3, r1
 8015d38:	3b08      	subs	r3, #8
 8015d3a:	089b      	lsrs	r3, r3, #2
 8015d3c:	3306      	adds	r3, #6
 8015d3e:	009b      	lsls	r3, r3, #2
 8015d40:	18d3      	adds	r3, r2, r3
 8015d42:	3304      	adds	r3, #4
 8015d44:	681b      	ldr	r3, [r3, #0]
 8015d46:	1dfa      	adds	r2, r7, #7
 8015d48:	7812      	ldrb	r2, [r2, #0]
 8015d4a:	0011      	movs	r1, r2
 8015d4c:	2203      	movs	r2, #3
 8015d4e:	400a      	ands	r2, r1
 8015d50:	00d2      	lsls	r2, r2, #3
 8015d52:	21ff      	movs	r1, #255	; 0xff
 8015d54:	4091      	lsls	r1, r2
 8015d56:	000a      	movs	r2, r1
 8015d58:	43d2      	mvns	r2, r2
 8015d5a:	401a      	ands	r2, r3
 8015d5c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8015d5e:	683b      	ldr	r3, [r7, #0]
 8015d60:	019b      	lsls	r3, r3, #6
 8015d62:	22ff      	movs	r2, #255	; 0xff
 8015d64:	401a      	ands	r2, r3
 8015d66:	1dfb      	adds	r3, r7, #7
 8015d68:	781b      	ldrb	r3, [r3, #0]
 8015d6a:	0018      	movs	r0, r3
 8015d6c:	2303      	movs	r3, #3
 8015d6e:	4003      	ands	r3, r0
 8015d70:	00db      	lsls	r3, r3, #3
 8015d72:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8015d74:	4809      	ldr	r0, [pc, #36]	; (8015d9c <__NVIC_SetPriority+0xd8>)
 8015d76:	1dfb      	adds	r3, r7, #7
 8015d78:	781b      	ldrb	r3, [r3, #0]
 8015d7a:	001c      	movs	r4, r3
 8015d7c:	230f      	movs	r3, #15
 8015d7e:	4023      	ands	r3, r4
 8015d80:	3b08      	subs	r3, #8
 8015d82:	089b      	lsrs	r3, r3, #2
 8015d84:	430a      	orrs	r2, r1
 8015d86:	3306      	adds	r3, #6
 8015d88:	009b      	lsls	r3, r3, #2
 8015d8a:	18c3      	adds	r3, r0, r3
 8015d8c:	3304      	adds	r3, #4
 8015d8e:	601a      	str	r2, [r3, #0]
}
 8015d90:	46c0      	nop			; (mov r8, r8)
 8015d92:	46bd      	mov	sp, r7
 8015d94:	b003      	add	sp, #12
 8015d96:	bd90      	pop	{r4, r7, pc}
 8015d98:	e000e100 	.word	0xe000e100
 8015d9c:	e000ed00 	.word	0xe000ed00

08015da0 <LL_UCPD_Enable>:
{
 8015da0:	b580      	push	{r7, lr}
 8015da2:	b082      	sub	sp, #8
 8015da4:	af00      	add	r7, sp, #0
 8015da6:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 8015da8:	687b      	ldr	r3, [r7, #4]
 8015daa:	681b      	ldr	r3, [r3, #0]
 8015dac:	2280      	movs	r2, #128	; 0x80
 8015dae:	0612      	lsls	r2, r2, #24
 8015db0:	431a      	orrs	r2, r3
 8015db2:	687b      	ldr	r3, [r7, #4]
 8015db4:	601a      	str	r2, [r3, #0]
}
 8015db6:	46c0      	nop			; (mov r8, r8)
 8015db8:	46bd      	mov	sp, r7
 8015dba:	b002      	add	sp, #8
 8015dbc:	bd80      	pop	{r7, pc}
	...

08015dc0 <LL_UCPD_SetRxOrderSet>:
  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT1
  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT2
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_SetRxOrderSet(UCPD_TypeDef *UCPDx, uint32_t OrderSet)
{
 8015dc0:	b580      	push	{r7, lr}
 8015dc2:	b082      	sub	sp, #8
 8015dc4:	af00      	add	r7, sp, #0
 8015dc6:	6078      	str	r0, [r7, #4]
 8015dc8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_RXORDSETEN, OrderSet);
 8015dca:	687b      	ldr	r3, [r7, #4]
 8015dcc:	681b      	ldr	r3, [r3, #0]
 8015dce:	4a05      	ldr	r2, [pc, #20]	; (8015de4 <LL_UCPD_SetRxOrderSet+0x24>)
 8015dd0:	401a      	ands	r2, r3
 8015dd2:	683b      	ldr	r3, [r7, #0]
 8015dd4:	431a      	orrs	r2, r3
 8015dd6:	687b      	ldr	r3, [r7, #4]
 8015dd8:	601a      	str	r2, [r3, #0]
}
 8015dda:	46c0      	nop			; (mov r8, r8)
 8015ddc:	46bd      	mov	sp, r7
 8015dde:	b002      	add	sp, #8
 8015de0:	bd80      	pop	{r7, pc}
 8015de2:	46c0      	nop			; (mov r8, r8)
 8015de4:	e00fffff 	.word	0xe00fffff

08015de8 <LL_UCPD_SetccEnable>:
  *         @arg @ref LL_UCPD_CCENABLE_CC2
  *         @arg @ref LL_UCPD_CCENABLE_CC1CC2
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_SetccEnable(UCPD_TypeDef *UCPDx, uint32_t CCEnable)
{
 8015de8:	b580      	push	{r7, lr}
 8015dea:	b082      	sub	sp, #8
 8015dec:	af00      	add	r7, sp, #0
 8015dee:	6078      	str	r0, [r7, #4]
 8015df0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 8015df2:	687b      	ldr	r3, [r7, #4]
 8015df4:	68db      	ldr	r3, [r3, #12]
 8015df6:	4a05      	ldr	r2, [pc, #20]	; (8015e0c <LL_UCPD_SetccEnable+0x24>)
 8015df8:	401a      	ands	r2, r3
 8015dfa:	683b      	ldr	r3, [r7, #0]
 8015dfc:	431a      	orrs	r2, r3
 8015dfe:	687b      	ldr	r3, [r7, #4]
 8015e00:	60da      	str	r2, [r3, #12]
}
 8015e02:	46c0      	nop			; (mov r8, r8)
 8015e04:	46bd      	mov	sp, r7
 8015e06:	b002      	add	sp, #8
 8015e08:	bd80      	pop	{r7, pc}
 8015e0a:	46c0      	nop			; (mov r8, r8)
 8015e0c:	fffff3ff 	.word	0xfffff3ff

08015e10 <LL_UCPD_EnableIT_TypeCEventCC2>:
  * @rmtoll IMR          TYPECEVT2IE        LL_UCPD_EnableIT_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 8015e10:	b580      	push	{r7, lr}
 8015e12:	b082      	sub	sp, #8
 8015e14:	af00      	add	r7, sp, #0
 8015e16:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT2IE);
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	691b      	ldr	r3, [r3, #16]
 8015e1c:	2280      	movs	r2, #128	; 0x80
 8015e1e:	0212      	lsls	r2, r2, #8
 8015e20:	431a      	orrs	r2, r3
 8015e22:	687b      	ldr	r3, [r7, #4]
 8015e24:	611a      	str	r2, [r3, #16]
}
 8015e26:	46c0      	nop			; (mov r8, r8)
 8015e28:	46bd      	mov	sp, r7
 8015e2a:	b002      	add	sp, #8
 8015e2c:	bd80      	pop	{r7, pc}

08015e2e <LL_UCPD_EnableIT_TypeCEventCC1>:
  * @rmtoll IMR          TYPECEVT1IE        LL_UCPD_EnableIT_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 8015e2e:	b580      	push	{r7, lr}
 8015e30:	b082      	sub	sp, #8
 8015e32:	af00      	add	r7, sp, #0
 8015e34:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT1IE);
 8015e36:	687b      	ldr	r3, [r7, #4]
 8015e38:	691b      	ldr	r3, [r3, #16]
 8015e3a:	2280      	movs	r2, #128	; 0x80
 8015e3c:	01d2      	lsls	r2, r2, #7
 8015e3e:	431a      	orrs	r2, r3
 8015e40:	687b      	ldr	r3, [r7, #4]
 8015e42:	611a      	str	r2, [r3, #16]
}
 8015e44:	46c0      	nop			; (mov r8, r8)
 8015e46:	46bd      	mov	sp, r7
 8015e48:	b002      	add	sp, #8
 8015e4a:	bd80      	pop	{r7, pc}

08015e4c <CAD_Init>:
  * @param  pParams       Pointer on PD params based on @ref USBPD_ParamsTypeDef
  * @param  WakeUp        Wake-up callback function used for waking up CAD
  * @retval None
  */
void CAD_Init(uint8_t PortNum, USBPD_SettingsTypeDef *pSettings, USBPD_ParamsTypeDef *pParams,  void (*WakeUp)(void))
{
 8015e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015e4e:	b08b      	sub	sp, #44	; 0x2c
 8015e50:	af00      	add	r7, sp, #0
 8015e52:	60b9      	str	r1, [r7, #8]
 8015e54:	607a      	str	r2, [r7, #4]
 8015e56:	603b      	str	r3, [r7, #0]
 8015e58:	240f      	movs	r4, #15
 8015e5a:	193b      	adds	r3, r7, r4
 8015e5c:	1c02      	adds	r2, r0, #0
 8015e5e:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8015e60:	193b      	adds	r3, r7, r4
 8015e62:	781a      	ldrb	r2, [r3, #0]
 8015e64:	0013      	movs	r3, r2
 8015e66:	005b      	lsls	r3, r3, #1
 8015e68:	189b      	adds	r3, r3, r2
 8015e6a:	009b      	lsls	r3, r3, #2
 8015e6c:	4a65      	ldr	r2, [pc, #404]	; (8016004 <CAD_Init+0x1b8>)
 8015e6e:	189b      	adds	r3, r3, r2
 8015e70:	627b      	str	r3, [r7, #36]	; 0x24
  LL_UCPD_InitTypeDef settings;

  Ports[PortNum].params = pParams;
 8015e72:	193b      	adds	r3, r7, r4
 8015e74:	781a      	ldrb	r2, [r3, #0]
 8015e76:	4964      	ldr	r1, [pc, #400]	; (8016008 <CAD_Init+0x1bc>)
 8015e78:	0013      	movs	r3, r2
 8015e7a:	011b      	lsls	r3, r3, #4
 8015e7c:	1a9b      	subs	r3, r3, r2
 8015e7e:	009b      	lsls	r3, r3, #2
 8015e80:	18cb      	adds	r3, r1, r3
 8015e82:	3310      	adds	r3, #16
 8015e84:	687a      	ldr	r2, [r7, #4]
 8015e86:	601a      	str	r2, [r3, #0]
  Ports[PortNum].settings = pSettings;
 8015e88:	193b      	adds	r3, r7, r4
 8015e8a:	781a      	ldrb	r2, [r3, #0]
 8015e8c:	495e      	ldr	r1, [pc, #376]	; (8016008 <CAD_Init+0x1bc>)
 8015e8e:	0013      	movs	r3, r2
 8015e90:	011b      	lsls	r3, r3, #4
 8015e92:	1a9b      	subs	r3, r3, r2
 8015e94:	009b      	lsls	r3, r3, #2
 8015e96:	18cb      	adds	r3, r1, r3
 8015e98:	330c      	adds	r3, #12
 8015e9a:	68ba      	ldr	r2, [r7, #8]
 8015e9c:	601a      	str	r2, [r3, #0]
  Ports[PortNum].params->RpResistor = Ports[PortNum].settings->CAD_DefaultResistor;
 8015e9e:	193b      	adds	r3, r7, r4
 8015ea0:	781a      	ldrb	r2, [r3, #0]
 8015ea2:	4959      	ldr	r1, [pc, #356]	; (8016008 <CAD_Init+0x1bc>)
 8015ea4:	0013      	movs	r3, r2
 8015ea6:	011b      	lsls	r3, r3, #4
 8015ea8:	1a9b      	subs	r3, r3, r2
 8015eaa:	009b      	lsls	r3, r3, #2
 8015eac:	18cb      	adds	r3, r1, r3
 8015eae:	330c      	adds	r3, #12
 8015eb0:	6819      	ldr	r1, [r3, #0]
 8015eb2:	193b      	adds	r3, r7, r4
 8015eb4:	781a      	ldrb	r2, [r3, #0]
 8015eb6:	4854      	ldr	r0, [pc, #336]	; (8016008 <CAD_Init+0x1bc>)
 8015eb8:	0013      	movs	r3, r2
 8015eba:	011b      	lsls	r3, r3, #4
 8015ebc:	1a9b      	subs	r3, r3, r2
 8015ebe:	009b      	lsls	r3, r3, #2
 8015ec0:	18c3      	adds	r3, r0, r3
 8015ec2:	3310      	adds	r3, #16
 8015ec4:	681b      	ldr	r3, [r3, #0]
 8015ec6:	794a      	ldrb	r2, [r1, #5]
 8015ec8:	0612      	lsls	r2, r2, #24
 8015eca:	0f92      	lsrs	r2, r2, #30
 8015ecc:	b2d2      	uxtb	r2, r2
 8015ece:	2103      	movs	r1, #3
 8015ed0:	400a      	ands	r2, r1
 8015ed2:	0010      	movs	r0, r2
 8015ed4:	789a      	ldrb	r2, [r3, #2]
 8015ed6:	2103      	movs	r1, #3
 8015ed8:	438a      	bics	r2, r1
 8015eda:	1c11      	adds	r1, r2, #0
 8015edc:	1c02      	adds	r2, r0, #0
 8015ede:	430a      	orrs	r2, r1
 8015ee0:	709a      	strb	r2, [r3, #2]
  Ports[PortNum].params->SNKExposedRP_AtAttach = vRd_Undefined;
 8015ee2:	193b      	adds	r3, r7, r4
 8015ee4:	781a      	ldrb	r2, [r3, #0]
 8015ee6:	4948      	ldr	r1, [pc, #288]	; (8016008 <CAD_Init+0x1bc>)
 8015ee8:	0013      	movs	r3, r2
 8015eea:	011b      	lsls	r3, r3, #4
 8015eec:	1a9b      	subs	r3, r3, r2
 8015eee:	009b      	lsls	r3, r3, #2
 8015ef0:	18cb      	adds	r3, r1, r3
 8015ef2:	3310      	adds	r3, #16
 8015ef4:	681b      	ldr	r3, [r3, #0]
 8015ef6:	789a      	ldrb	r2, [r3, #2]
 8015ef8:	210c      	movs	r1, #12
 8015efa:	438a      	bics	r2, r1
 8015efc:	709a      	strb	r2, [r3, #2]

  memset(_handle, 0, sizeof(CAD_HW_HandleTypeDef));
 8015efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f00:	220c      	movs	r2, #12
 8015f02:	2100      	movs	r1, #0
 8015f04:	0018      	movs	r0, r3
 8015f06:	f011 fbfb 	bl	8027700 <memset>

  Ports[PortNum].USBPD_CAD_WakeUp = WakeUp;
 8015f0a:	193b      	adds	r3, r7, r4
 8015f0c:	781a      	ldrb	r2, [r3, #0]
 8015f0e:	493e      	ldr	r1, [pc, #248]	; (8016008 <CAD_Init+0x1bc>)
 8015f10:	0013      	movs	r3, r2
 8015f12:	011b      	lsls	r3, r3, #4
 8015f14:	1a9b      	subs	r3, r3, r2
 8015f16:	009b      	lsls	r3, r3, #2
 8015f18:	18cb      	adds	r3, r1, r3
 8015f1a:	332c      	adds	r3, #44	; 0x2c
 8015f1c:	683a      	ldr	r2, [r7, #0]
 8015f1e:	601a      	str	r2, [r3, #0]

  /* Initialize the USBPD_IP */
  Ports[PortNum].husbpd = USBPD_HW_GetUSPDInstance(PortNum);
 8015f20:	0025      	movs	r5, r4
 8015f22:	193b      	adds	r3, r7, r4
 8015f24:	781c      	ldrb	r4, [r3, #0]
 8015f26:	197b      	adds	r3, r7, r5
 8015f28:	781b      	ldrb	r3, [r3, #0]
 8015f2a:	0018      	movs	r0, r3
 8015f2c:	f000 fc42 	bl	80167b4 <USBPD_HW_GetUSPDInstance>
 8015f30:	0001      	movs	r1, r0
 8015f32:	4a35      	ldr	r2, [pc, #212]	; (8016008 <CAD_Init+0x1bc>)
 8015f34:	0023      	movs	r3, r4
 8015f36:	011b      	lsls	r3, r3, #4
 8015f38:	1b1b      	subs	r3, r3, r4
 8015f3a:	009b      	lsls	r3, r3, #2
 8015f3c:	5099      	str	r1, [r3, r2]

  /* Initialize usbpd */
  LL_UCPD_StructInit(&settings);
 8015f3e:	2614      	movs	r6, #20
 8015f40:	19bb      	adds	r3, r7, r6
 8015f42:	0018      	movs	r0, r3
 8015f44:	f7fd fdfe 	bl	8013b44 <LL_UCPD_StructInit>
  (void)LL_UCPD_Init(Ports[PortNum].husbpd, &settings);
 8015f48:	002c      	movs	r4, r5
 8015f4a:	193b      	adds	r3, r7, r4
 8015f4c:	781a      	ldrb	r2, [r3, #0]
 8015f4e:	492e      	ldr	r1, [pc, #184]	; (8016008 <CAD_Init+0x1bc>)
 8015f50:	0013      	movs	r3, r2
 8015f52:	011b      	lsls	r3, r3, #4
 8015f54:	1a9b      	subs	r3, r3, r2
 8015f56:	009b      	lsls	r3, r3, #2
 8015f58:	585b      	ldr	r3, [r3, r1]
 8015f5a:	19ba      	adds	r2, r7, r6
 8015f5c:	0011      	movs	r1, r2
 8015f5e:	0018      	movs	r0, r3
 8015f60:	f7fd fdb6 	bl	8013ad0 <LL_UCPD_Init>
  LL_UCPD_SetRxOrderSet(Ports[PortNum].husbpd,
 8015f64:	193b      	adds	r3, r7, r4
 8015f66:	781a      	ldrb	r2, [r3, #0]
 8015f68:	4927      	ldr	r1, [pc, #156]	; (8016008 <CAD_Init+0x1bc>)
 8015f6a:	0013      	movs	r3, r2
 8015f6c:	011b      	lsls	r3, r3, #4
 8015f6e:	1a9b      	subs	r3, r3, r2
 8015f70:	009b      	lsls	r3, r3, #2
 8015f72:	585b      	ldr	r3, [r3, r1]
 8015f74:	22f8      	movs	r2, #248	; 0xf8
 8015f76:	0452      	lsls	r2, r2, #17
 8015f78:	0011      	movs	r1, r2
 8015f7a:	0018      	movs	r0, r3
 8015f7c:	f7ff ff20 	bl	8015dc0 <LL_UCPD_SetRxOrderSet>
                        LL_UCPD_ORDERSET_SOP | LL_UCPD_ORDERSET_SOP1 | LL_UCPD_ORDERSET_SOP2 |
                        LL_UCPD_ORDERSET_CABLERST | LL_UCPD_ORDERSET_HARDRST);
  /* Controls whether pull-ups and pull-downs controls related to ANAMODE and ANASUBMODE
     should be applied to CC1 and CC2 analog PHYs */
  /* Should be done when UCPDEN is 1 */
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8015f80:	193b      	adds	r3, r7, r4
 8015f82:	781a      	ldrb	r2, [r3, #0]
 8015f84:	4920      	ldr	r1, [pc, #128]	; (8016008 <CAD_Init+0x1bc>)
 8015f86:	0013      	movs	r3, r2
 8015f88:	011b      	lsls	r3, r3, #4
 8015f8a:	1a9b      	subs	r3, r3, r2
 8015f8c:	009b      	lsls	r3, r3, #2
 8015f8e:	585b      	ldr	r3, [r3, r1]
 8015f90:	22c0      	movs	r2, #192	; 0xc0
 8015f92:	0112      	lsls	r2, r2, #4
 8015f94:	0011      	movs	r1, r2
 8015f96:	0018      	movs	r0, r3
 8015f98:	f7ff ff26 	bl	8015de8 <LL_UCPD_SetccEnable>
  LL_UCPD_WakeUpEnable(Ports[PortNum].husbpd);
#endif /* _LOW_POWER */


  /* Init power */
  BSP_USBPD_PWR_Init(PortNum);
 8015f9c:	193b      	adds	r3, r7, r4
 8015f9e:	781b      	ldrb	r3, [r3, #0]
 8015fa0:	0018      	movs	r0, r3
 8015fa2:	f009 fb7d 	bl	801f6a0 <BSP_USBPD_PWR_Init>
#ifdef USBPD_PWR_CAPTIVE_CABLE_ENABLED
  BSP_USBPD_PWR_CaptiveCablePreConfig(PortNum);
#endif /* USBPD_PWR_CAPTIVE_CABLE_ENABLED */

  /* Enable USBPD IP */
  LL_UCPD_Enable(Ports[PortNum].husbpd);
 8015fa6:	193b      	adds	r3, r7, r4
 8015fa8:	781a      	ldrb	r2, [r3, #0]
 8015faa:	4917      	ldr	r1, [pc, #92]	; (8016008 <CAD_Init+0x1bc>)
 8015fac:	0013      	movs	r3, r2
 8015fae:	011b      	lsls	r3, r3, #4
 8015fb0:	1a9b      	subs	r3, r3, r2
 8015fb2:	009b      	lsls	r3, r3, #2
 8015fb4:	585b      	ldr	r3, [r3, r1]
 8015fb6:	0018      	movs	r0, r3
 8015fb8:	f7ff fef2 	bl	8015da0 <LL_UCPD_Enable>
#if defined(_DRP)
  else
#endif /* _DRP */
#if defined(_SNK) || defined(_DRP)
  {
    USBPDM1_AssertRd(PortNum);
 8015fbc:	193b      	adds	r3, r7, r4
 8015fbe:	781b      	ldrb	r3, [r3, #0]
 8015fc0:	0018      	movs	r0, r3
 8015fc2:	f001 fdc1 	bl	8017b48 <USBPDM1_AssertRd>
    }
    else
#endif /* _SRC */
    {
#if defined(_SNK)
      _handle->CAD_PtrStateMachine = CAD_StateMachine_SNK;
 8015fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015fc8:	4a10      	ldr	r2, [pc, #64]	; (801600c <CAD_Init+0x1c0>)
 8015fca:	609a      	str	r2, [r3, #8]
      _handle->CAD_Accessory_SNK = Ports[PortNum].settings->CAD_AccesorySupport;
 8015fcc:	193b      	adds	r3, r7, r4
 8015fce:	781a      	ldrb	r2, [r3, #0]
 8015fd0:	490d      	ldr	r1, [pc, #52]	; (8016008 <CAD_Init+0x1bc>)
 8015fd2:	0013      	movs	r3, r2
 8015fd4:	011b      	lsls	r3, r3, #4
 8015fd6:	1a9b      	subs	r3, r3, r2
 8015fd8:	009b      	lsls	r3, r3, #2
 8015fda:	18cb      	adds	r3, r1, r3
 8015fdc:	330c      	adds	r3, #12
 8015fde:	681b      	ldr	r3, [r3, #0]
 8015fe0:	795b      	ldrb	r3, [r3, #5]
 8015fe2:	06db      	lsls	r3, r3, #27
 8015fe4:	0fdb      	lsrs	r3, r3, #31
 8015fe6:	b2da      	uxtb	r2, r3
 8015fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015fea:	01d0      	lsls	r0, r2, #7
 8015fec:	785a      	ldrb	r2, [r3, #1]
 8015fee:	217f      	movs	r1, #127	; 0x7f
 8015ff0:	400a      	ands	r2, r1
 8015ff2:	1c11      	adds	r1, r2, #0
 8015ff4:	1c02      	adds	r2, r0, #0
 8015ff6:	430a      	orrs	r2, r1
 8015ff8:	705a      	strb	r2, [r3, #1]
    _handle->CAD_VPD_SNK = Ports[PortNum].settings->CAD_VPDSupport;
#endif /* USBPDCORE_VPD */
#endif /* _SNK */
  }
#endif  /* USBPDCORE_LIB_NO_PD */
}
 8015ffa:	46c0      	nop			; (mov r8, r8)
 8015ffc:	46bd      	mov	sp, r7
 8015ffe:	b00b      	add	sp, #44	; 0x2c
 8016000:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016002:	46c0      	nop			; (mov r8, r8)
 8016004:	20000a4c 	.word	0x20000a4c
 8016008:	20000a64 	.word	0x20000a64
 801600c:	0801610d 	.word	0x0801610d

08016010 <CAD_Enter_ErrorRecovery>:
  * @brief  function to force CAD state machine into error recovery state
  * @param  PortNum Index of current used port
  * @retval None
  */
void CAD_Enter_ErrorRecovery(uint8_t PortNum)
{
 8016010:	b580      	push	{r7, lr}
 8016012:	b082      	sub	sp, #8
 8016014:	af00      	add	r7, sp, #0
 8016016:	0002      	movs	r2, r0
 8016018:	1dfb      	adds	r3, r7, #7
 801601a:	701a      	strb	r2, [r3, #0]
  /* remove the ucpd resistor */
  USBPDM1_EnterErrorRecovery(PortNum);
 801601c:	1dfb      	adds	r3, r7, #7
 801601e:	781b      	ldrb	r3, [r3, #0]
 8016020:	0018      	movs	r0, r3
 8016022:	f001 fe41 	bl	8017ca8 <USBPDM1_EnterErrorRecovery>
  /* set the error recovery flag to allow the stack to switch into errorRecovery Flag */
  CAD_HW_Handles[PortNum].CAD_ErrorRecoveryflag = USBPD_TRUE;
 8016026:	1dfb      	adds	r3, r7, #7
 8016028:	7819      	ldrb	r1, [r3, #0]
 801602a:	4a0c      	ldr	r2, [pc, #48]	; (801605c <CAD_Enter_ErrorRecovery+0x4c>)
 801602c:	000b      	movs	r3, r1
 801602e:	005b      	lsls	r3, r3, #1
 8016030:	185b      	adds	r3, r3, r1
 8016032:	009b      	lsls	r3, r3, #2
 8016034:	5c99      	ldrb	r1, [r3, r2]
 8016036:	2080      	movs	r0, #128	; 0x80
 8016038:	4240      	negs	r0, r0
 801603a:	4301      	orrs	r1, r0
 801603c:	5499      	strb	r1, [r3, r2]
  Ports[PortNum].USBPD_CAD_WakeUp();
 801603e:	1dfb      	adds	r3, r7, #7
 8016040:	781a      	ldrb	r2, [r3, #0]
 8016042:	4907      	ldr	r1, [pc, #28]	; (8016060 <CAD_Enter_ErrorRecovery+0x50>)
 8016044:	0013      	movs	r3, r2
 8016046:	011b      	lsls	r3, r3, #4
 8016048:	1a9b      	subs	r3, r3, r2
 801604a:	009b      	lsls	r3, r3, #2
 801604c:	18cb      	adds	r3, r1, r3
 801604e:	332c      	adds	r3, #44	; 0x2c
 8016050:	681b      	ldr	r3, [r3, #0]
 8016052:	4798      	blx	r3
}
 8016054:	46c0      	nop			; (mov r8, r8)
 8016056:	46bd      	mov	sp, r7
 8016058:	b002      	add	sp, #8
 801605a:	bd80      	pop	{r7, pc}
 801605c:	20000a4c 	.word	0x20000a4c
 8016060:	20000a64 	.word	0x20000a64

08016064 <CAD_SRC_Set_ResistorRp>:
  * @param  PortNum Index of current used port
  * @param  RpValue RP value to set in devices based on @ref CAD_RP_Source_Current_Adv_Typedef
  * @retval 0 success else error
  */
uint32_t CAD_SRC_Set_ResistorRp(uint8_t PortNum, CAD_RP_Source_Current_Adv_Typedef RpValue)
{
 8016064:	b580      	push	{r7, lr}
 8016066:	b082      	sub	sp, #8
 8016068:	af00      	add	r7, sp, #0
 801606a:	0002      	movs	r2, r0
 801606c:	6039      	str	r1, [r7, #0]
 801606e:	1dfb      	adds	r3, r7, #7
 8016070:	701a      	strb	r2, [r3, #0]
  /* update the information about the default resistor value presented in detach mode */
  Ports[PortNum].params->RpResistor = RpValue;
 8016072:	1dfb      	adds	r3, r7, #7
 8016074:	781a      	ldrb	r2, [r3, #0]
 8016076:	4919      	ldr	r1, [pc, #100]	; (80160dc <CAD_SRC_Set_ResistorRp+0x78>)
 8016078:	0013      	movs	r3, r2
 801607a:	011b      	lsls	r3, r3, #4
 801607c:	1a9b      	subs	r3, r3, r2
 801607e:	009b      	lsls	r3, r3, #2
 8016080:	18cb      	adds	r3, r1, r3
 8016082:	3310      	adds	r3, #16
 8016084:	681b      	ldr	r3, [r3, #0]
 8016086:	683a      	ldr	r2, [r7, #0]
 8016088:	1c11      	adds	r1, r2, #0
 801608a:	2203      	movs	r2, #3
 801608c:	400a      	ands	r2, r1
 801608e:	b2d2      	uxtb	r2, r2
 8016090:	2103      	movs	r1, #3
 8016092:	400a      	ands	r2, r1
 8016094:	0010      	movs	r0, r2
 8016096:	789a      	ldrb	r2, [r3, #2]
 8016098:	2103      	movs	r1, #3
 801609a:	438a      	bics	r2, r1
 801609c:	1c11      	adds	r1, r2, #0
 801609e:	1c02      	adds	r2, r0, #0
 80160a0:	430a      	orrs	r2, r1
 80160a2:	709a      	strb	r2, [r3, #2]

  /* inform state machine about a resistor update */
  CAD_HW_Handles[PortNum].CAD_ResistorUpdateflag = USBPD_TRUE;
 80160a4:	1dfb      	adds	r3, r7, #7
 80160a6:	781a      	ldrb	r2, [r3, #0]
 80160a8:	490d      	ldr	r1, [pc, #52]	; (80160e0 <CAD_SRC_Set_ResistorRp+0x7c>)
 80160aa:	0013      	movs	r3, r2
 80160ac:	005b      	lsls	r3, r3, #1
 80160ae:	189b      	adds	r3, r3, r2
 80160b0:	009b      	lsls	r3, r3, #2
 80160b2:	18cb      	adds	r3, r1, r3
 80160b4:	785a      	ldrb	r2, [r3, #1]
 80160b6:	2101      	movs	r1, #1
 80160b8:	430a      	orrs	r2, r1
 80160ba:	705a      	strb	r2, [r3, #1]
  Ports[PortNum].USBPD_CAD_WakeUp();
 80160bc:	1dfb      	adds	r3, r7, #7
 80160be:	781a      	ldrb	r2, [r3, #0]
 80160c0:	4906      	ldr	r1, [pc, #24]	; (80160dc <CAD_SRC_Set_ResistorRp+0x78>)
 80160c2:	0013      	movs	r3, r2
 80160c4:	011b      	lsls	r3, r3, #4
 80160c6:	1a9b      	subs	r3, r3, r2
 80160c8:	009b      	lsls	r3, r3, #2
 80160ca:	18cb      	adds	r3, r1, r3
 80160cc:	332c      	adds	r3, #44	; 0x2c
 80160ce:	681b      	ldr	r3, [r3, #0]
 80160d0:	4798      	blx	r3
  return 0;
 80160d2:	2300      	movs	r3, #0
}
 80160d4:	0018      	movs	r0, r3
 80160d6:	46bd      	mov	sp, r7
 80160d8:	b002      	add	sp, #8
 80160da:	bd80      	pop	{r7, pc}
 80160dc:	20000a64 	.word	0x20000a64
 80160e0:	20000a4c 	.word	0x20000a4c

080160e4 <CAD_Set_ResistorRp>:

/* Keep for legacy */
uint32_t CAD_Set_ResistorRp(uint8_t PortNum, CAD_RP_Source_Current_Adv_Typedef RpValue)
{
 80160e4:	b580      	push	{r7, lr}
 80160e6:	b082      	sub	sp, #8
 80160e8:	af00      	add	r7, sp, #0
 80160ea:	0002      	movs	r2, r0
 80160ec:	6039      	str	r1, [r7, #0]
 80160ee:	1dfb      	adds	r3, r7, #7
 80160f0:	701a      	strb	r2, [r3, #0]
  return CAD_SRC_Set_ResistorRp(PortNum, RpValue);
 80160f2:	683a      	ldr	r2, [r7, #0]
 80160f4:	1dfb      	adds	r3, r7, #7
 80160f6:	781b      	ldrb	r3, [r3, #0]
 80160f8:	0011      	movs	r1, r2
 80160fa:	0018      	movs	r0, r3
 80160fc:	f7ff ffb2 	bl	8016064 <CAD_SRC_Set_ResistorRp>
 8016100:	0003      	movs	r3, r0
}
 8016102:	0018      	movs	r0, r3
 8016104:	46bd      	mov	sp, r7
 8016106:	b002      	add	sp, #8
 8016108:	bd80      	pop	{r7, pc}
	...

0801610c <CAD_StateMachine_SNK>:
  * @retval Timeout value
  */
#if defined(_SNK)
/* function to handle SNK and SNK  + ACCESSORY OPTION */
uint32_t CAD_StateMachine_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 801610c:	b580      	push	{r7, lr}
 801610e:	b086      	sub	sp, #24
 8016110:	af00      	add	r7, sp, #0
 8016112:	60b9      	str	r1, [r7, #8]
 8016114:	607a      	str	r2, [r7, #4]
 8016116:	210f      	movs	r1, #15
 8016118:	187b      	adds	r3, r7, r1
 801611a:	1c02      	adds	r2, r0, #0
 801611c:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 801611e:	187b      	adds	r3, r7, r1
 8016120:	781a      	ldrb	r2, [r3, #0]
 8016122:	0013      	movs	r3, r2
 8016124:	005b      	lsls	r3, r3, #1
 8016126:	189b      	adds	r3, r3, r2
 8016128:	009b      	lsls	r3, r3, #2
 801612a:	4a1b      	ldr	r2, [pc, #108]	; (8016198 <CAD_StateMachine_SNK+0x8c>)
 801612c:	189b      	adds	r3, r3, r2
 801612e:	613b      	str	r3, [r7, #16]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8016130:	2302      	movs	r3, #2
 8016132:	617b      	str	r3, [r7, #20]
#if defined(USBPDM1_VCC_FEATURE_ENABLED)
  BSP_USBPD_PWR_VCCSetState(PortNum, 1);
#endif /* USBPDM1_VCC_FEATURE_ENABLED */

  /*Check CAD STATE*/
  switch (_handle->cstate)
 8016134:	693b      	ldr	r3, [r7, #16]
 8016136:	785b      	ldrb	r3, [r3, #1]
 8016138:	069b      	lsls	r3, r3, #26
 801613a:	0edb      	lsrs	r3, r3, #27
 801613c:	b2db      	uxtb	r3, r3
 801613e:	2b03      	cmp	r3, #3
 8016140:	d019      	beq.n	8016176 <CAD_StateMachine_SNK+0x6a>
 8016142:	dc23      	bgt.n	801618c <CAD_StateMachine_SNK+0x80>
 8016144:	2b01      	cmp	r3, #1
 8016146:	d002      	beq.n	801614e <CAD_StateMachine_SNK+0x42>
 8016148:	2b02      	cmp	r3, #2
 801614a:	d009      	beq.n	8016160 <CAD_StateMachine_SNK+0x54>
#endif /* USBPDCORE_VPD */
#endif /* _ACCESSORY_SNK */

    default:
    {
      break;
 801614c:	e01e      	b.n	801618c <CAD_StateMachine_SNK+0x80>
      _timing = ManageStateDetached_SNK(PortNum);
 801614e:	230f      	movs	r3, #15
 8016150:	18fb      	adds	r3, r7, r3
 8016152:	781b      	ldrb	r3, [r3, #0]
 8016154:	0018      	movs	r0, r3
 8016156:	f000 f9c5 	bl	80164e4 <ManageStateDetached_SNK>
 801615a:	0003      	movs	r3, r0
 801615c:	617b      	str	r3, [r7, #20]
      break;
 801615e:	e016      	b.n	801618e <CAD_StateMachine_SNK+0x82>
      _timing = ManageStateAttachedWait_SNK(PortNum, pEvent, pCCXX);
 8016160:	687a      	ldr	r2, [r7, #4]
 8016162:	68b9      	ldr	r1, [r7, #8]
 8016164:	230f      	movs	r3, #15
 8016166:	18fb      	adds	r3, r7, r3
 8016168:	781b      	ldrb	r3, [r3, #0]
 801616a:	0018      	movs	r0, r3
 801616c:	f000 fa0c 	bl	8016588 <ManageStateAttachedWait_SNK>
 8016170:	0003      	movs	r3, r0
 8016172:	617b      	str	r3, [r7, #20]
      break;
 8016174:	e00b      	b.n	801618e <CAD_StateMachine_SNK+0x82>
      _timing = ManageStateAttached_SNK(PortNum, pEvent, pCCXX);
 8016176:	687a      	ldr	r2, [r7, #4]
 8016178:	68b9      	ldr	r1, [r7, #8]
 801617a:	230f      	movs	r3, #15
 801617c:	18fb      	adds	r3, r7, r3
 801617e:	781b      	ldrb	r3, [r3, #0]
 8016180:	0018      	movs	r0, r3
 8016182:	f000 fa8f 	bl	80166a4 <ManageStateAttached_SNK>
 8016186:	0003      	movs	r3, r0
 8016188:	617b      	str	r3, [r7, #20]
      break;
 801618a:	e000      	b.n	801618e <CAD_StateMachine_SNK+0x82>
      break;
 801618c:	46c0      	nop			; (mov r8, r8)
      BSP_USBPD_PWR_VCCSetState(PortNum, 0);
      break;
  }
#endif /* USBPDM1_VCC_FEATURE_ENABLED */

  return _timing;
 801618e:	697b      	ldr	r3, [r7, #20]
}
 8016190:	0018      	movs	r0, r3
 8016192:	46bd      	mov	sp, r7
 8016194:	b006      	add	sp, #24
 8016196:	bd80      	pop	{r7, pc}
 8016198:	20000a4c 	.word	0x20000a4c

0801619c <CAD_StateMachine>:
}
#endif /* _DRP */

#if !defined(USBPDCORE_LIB_NO_PD)
uint32_t CAD_StateMachine(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 801619c:	b590      	push	{r4, r7, lr}
 801619e:	b089      	sub	sp, #36	; 0x24
 80161a0:	af02      	add	r7, sp, #8
 80161a2:	60b9      	str	r1, [r7, #8]
 80161a4:	607a      	str	r2, [r7, #4]
 80161a6:	210f      	movs	r1, #15
 80161a8:	187b      	adds	r3, r7, r1
 80161aa:	1c02      	adds	r2, r0, #0
 80161ac:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 80161ae:	187b      	adds	r3, r7, r1
 80161b0:	781a      	ldrb	r2, [r3, #0]
 80161b2:	0013      	movs	r3, r2
 80161b4:	005b      	lsls	r3, r3, #1
 80161b6:	189b      	adds	r3, r3, r2
 80161b8:	009b      	lsls	r3, r3, #2
 80161ba:	4a7a      	ldr	r2, [pc, #488]	; (80163a4 <CAD_StateMachine+0x208>)
 80161bc:	189b      	adds	r3, r3, r2
 80161be:	613b      	str	r3, [r7, #16]
  uint32_t _timing = CAD_DEFAULT_TIME;
 80161c0:	2302      	movs	r3, #2
 80161c2:	617b      	str	r3, [r7, #20]

  /* set by default event to none */
  *pEvent = USBPD_CAD_EVENT_NONE;
 80161c4:	68bb      	ldr	r3, [r7, #8]
 80161c6:	2200      	movs	r2, #0
 80161c8:	701a      	strb	r2, [r3, #0]

  if (USBPD_TRUE == Ports[PortNum].params->PE_SwapOngoing)
 80161ca:	187b      	adds	r3, r7, r1
 80161cc:	781a      	ldrb	r2, [r3, #0]
 80161ce:	4976      	ldr	r1, [pc, #472]	; (80163a8 <CAD_StateMachine+0x20c>)
 80161d0:	0013      	movs	r3, r2
 80161d2:	011b      	lsls	r3, r3, #4
 80161d4:	1a9b      	subs	r3, r3, r2
 80161d6:	009b      	lsls	r3, r3, #2
 80161d8:	18cb      	adds	r3, r1, r3
 80161da:	3310      	adds	r3, #16
 80161dc:	681b      	ldr	r3, [r3, #0]
 80161de:	781b      	ldrb	r3, [r3, #0]
 80161e0:	2210      	movs	r2, #16
 80161e2:	4013      	ands	r3, r2
 80161e4:	b2db      	uxtb	r3, r3
 80161e6:	2b00      	cmp	r3, #0
 80161e8:	d001      	beq.n	80161ee <CAD_StateMachine+0x52>
  {
    return _timing;
 80161ea:	697b      	ldr	r3, [r7, #20]
 80161ec:	e0d6      	b.n	801639c <CAD_StateMachine+0x200>
  }

  if (_handle->CAD_ErrorRecoveryflag == USBPD_TRUE)
 80161ee:	693b      	ldr	r3, [r7, #16]
 80161f0:	781b      	ldrb	r3, [r3, #0]
 80161f2:	227f      	movs	r2, #127	; 0x7f
 80161f4:	4393      	bics	r3, r2
 80161f6:	b2db      	uxtb	r3, r3
 80161f8:	2b00      	cmp	r3, #0
 80161fa:	d01b      	beq.n	8016234 <CAD_StateMachine+0x98>
  {
    /* Force the state error recovery */
    _handle->CAD_ErrorRecoveryflag = USBPD_FALSE;
 80161fc:	693b      	ldr	r3, [r7, #16]
 80161fe:	781a      	ldrb	r2, [r3, #0]
 8016200:	217f      	movs	r1, #127	; 0x7f
 8016202:	400a      	ands	r2, r1
 8016204:	701a      	strb	r2, [r3, #0]
    _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY;
 8016206:	693b      	ldr	r3, [r7, #16]
 8016208:	785a      	ldrb	r2, [r3, #1]
 801620a:	213e      	movs	r1, #62	; 0x3e
 801620c:	438a      	bics	r2, r1
 801620e:	1c11      	adds	r1, r2, #0
 8016210:	2218      	movs	r2, #24
 8016212:	430a      	orrs	r2, r1
 8016214:	705a      	strb	r2, [r3, #1]
#if defined(_TRACE)
    USBPD_TRACE_Add(USBPD_TRACE_CAD_LOW, PortNum, (uint8_t)_handle->cstate, NULL, 0);
 8016216:	693b      	ldr	r3, [r7, #16]
 8016218:	785b      	ldrb	r3, [r3, #1]
 801621a:	069b      	lsls	r3, r3, #26
 801621c:	0edb      	lsrs	r3, r3, #27
 801621e:	b2db      	uxtb	r3, r3
 8016220:	001a      	movs	r2, r3
 8016222:	230f      	movs	r3, #15
 8016224:	18fb      	adds	r3, r7, r3
 8016226:	7819      	ldrb	r1, [r3, #0]
 8016228:	2300      	movs	r3, #0
 801622a:	9300      	str	r3, [sp, #0]
 801622c:	2300      	movs	r3, #0
 801622e:	2005      	movs	r0, #5
 8016230:	f7ff fbe6 	bl	8015a00 <USBPD_TRACE_Add>
#endif /* _TRACE */
  }

  switch (_handle->cstate)
 8016234:	693b      	ldr	r3, [r7, #16]
 8016236:	785b      	ldrb	r3, [r3, #1]
 8016238:	069b      	lsls	r3, r3, #26
 801623a:	0edb      	lsrs	r3, r3, #27
 801623c:	b2db      	uxtb	r3, r3
 801623e:	2b0d      	cmp	r3, #13
 8016240:	d05c      	beq.n	80162fc <CAD_StateMachine+0x160>
 8016242:	dc72      	bgt.n	801632a <CAD_StateMachine+0x18e>
 8016244:	2b00      	cmp	r3, #0
 8016246:	d002      	beq.n	801624e <CAD_StateMachine+0xb2>
 8016248:	2b0c      	cmp	r3, #12
 801624a:	d02b      	beq.n	80162a4 <CAD_StateMachine+0x108>
 801624c:	e06d      	b.n	801632a <CAD_StateMachine+0x18e>
  {
    case USBPD_CAD_STATE_RESET:
    {
#if !defined(_LOW_POWER) && !defined(USBPDM1_VCC_FEATURE_ENABLED)
      LL_UCPD_EnableIT_TypeCEventCC2(Ports[PortNum].husbpd);
 801624e:	240f      	movs	r4, #15
 8016250:	193b      	adds	r3, r7, r4
 8016252:	781a      	ldrb	r2, [r3, #0]
 8016254:	4954      	ldr	r1, [pc, #336]	; (80163a8 <CAD_StateMachine+0x20c>)
 8016256:	0013      	movs	r3, r2
 8016258:	011b      	lsls	r3, r3, #4
 801625a:	1a9b      	subs	r3, r3, r2
 801625c:	009b      	lsls	r3, r3, #2
 801625e:	585b      	ldr	r3, [r3, r1]
 8016260:	0018      	movs	r0, r3
 8016262:	f7ff fdd5 	bl	8015e10 <LL_UCPD_EnableIT_TypeCEventCC2>
      LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
 8016266:	193b      	adds	r3, r7, r4
 8016268:	781a      	ldrb	r2, [r3, #0]
 801626a:	494f      	ldr	r1, [pc, #316]	; (80163a8 <CAD_StateMachine+0x20c>)
 801626c:	0013      	movs	r3, r2
 801626e:	011b      	lsls	r3, r3, #4
 8016270:	1a9b      	subs	r3, r3, r2
 8016272:	009b      	lsls	r3, r3, #2
 8016274:	585b      	ldr	r3, [r3, r1]
 8016276:	0018      	movs	r0, r3
 8016278:	f7ff fdd9 	bl	8015e2e <LL_UCPD_EnableIT_TypeCEventCC1>
        LL_UCPD_EnableIT_TypeCEventCC2(Ports[PortNum].husbpd);
        LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
      }
#endif /* !_LOW_POWER && !USBPDM1_VCC_FEATURE_ENABLED */

      if (0 == PortNum)
 801627c:	193b      	adds	r3, r7, r4
 801627e:	781b      	ldrb	r3, [r3, #0]
 8016280:	2b00      	cmp	r3, #0
 8016282:	d106      	bne.n	8016292 <CAD_StateMachine+0xf6>
      {
        UCPD_INSTANCE0_ENABLEIRQ;
 8016284:	2102      	movs	r1, #2
 8016286:	2008      	movs	r0, #8
 8016288:	f7ff fd1c 	bl	8015cc4 <__NVIC_SetPriority>
 801628c:	2008      	movs	r0, #8
 801628e:	f7ff fcff 	bl	8015c90 <__NVIC_EnableIRQ>
      }
#endif /* USBPD_PORT_COUNT > 1 */
#if defined(_DRP) || defined(_ACCESSORY_SNK)
      _handle->CAD_tToggle_start = HAL_GetTick();
#endif /* _DRP || _ACCESSORY_SNK */
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 8016292:	693b      	ldr	r3, [r7, #16]
 8016294:	785a      	ldrb	r2, [r3, #1]
 8016296:	213e      	movs	r1, #62	; 0x3e
 8016298:	438a      	bics	r2, r1
 801629a:	1c11      	adds	r1, r2, #0
 801629c:	2202      	movs	r2, #2
 801629e:	430a      	orrs	r2, r1
 80162a0:	705a      	strb	r2, [r3, #1]
      break;
 80162a2:	e04f      	b.n	8016344 <CAD_StateMachine+0x1a8>

    case USBPD_CAD_STATE_ERRORRECOVERY :
    {
      /* Remove the resistor */
      /* Enter recovery = Switch to SRC with no resistor */
      USBPDM1_EnterErrorRecovery(PortNum);
 80162a4:	240f      	movs	r4, #15
 80162a6:	193b      	adds	r3, r7, r4
 80162a8:	781b      	ldrb	r3, [r3, #0]
 80162aa:	0018      	movs	r0, r3
 80162ac:	f001 fcfc 	bl	8017ca8 <USBPDM1_EnterErrorRecovery>

      /* forward detach event to DPM */
      Ports[PortNum].CCx = CCNONE;
 80162b0:	193b      	adds	r3, r7, r4
 80162b2:	781a      	ldrb	r2, [r3, #0]
 80162b4:	493c      	ldr	r1, [pc, #240]	; (80163a8 <CAD_StateMachine+0x20c>)
 80162b6:	0013      	movs	r3, r2
 80162b8:	011b      	lsls	r3, r3, #4
 80162ba:	1a9b      	subs	r3, r3, r2
 80162bc:	009b      	lsls	r3, r3, #2
 80162be:	18cb      	adds	r3, r1, r3
 80162c0:	3334      	adds	r3, #52	; 0x34
 80162c2:	2200      	movs	r2, #0
 80162c4:	601a      	str	r2, [r3, #0]
      *pCCXX = CCNONE;
 80162c6:	687b      	ldr	r3, [r7, #4]
 80162c8:	2200      	movs	r2, #0
 80162ca:	601a      	str	r2, [r3, #0]
      _handle->cc = CCNONE;
 80162cc:	693b      	ldr	r3, [r7, #16]
 80162ce:	781a      	ldrb	r2, [r3, #0]
 80162d0:	2103      	movs	r1, #3
 80162d2:	438a      	bics	r2, r1
 80162d4:	701a      	strb	r2, [r3, #0]
      *pEvent = USBPD_CAD_EVENT_DETACHED;
 80162d6:	68bb      	ldr	r3, [r7, #8]
 80162d8:	2201      	movs	r2, #1
 80162da:	701a      	strb	r2, [r3, #0]

      /* start tErrorRecovery timeout */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 80162dc:	f7f6 f830 	bl	800c340 <HAL_GetTick>
 80162e0:	0002      	movs	r2, r0
 80162e2:	693b      	ldr	r3, [r7, #16]
 80162e4:	605a      	str	r2, [r3, #4]
      _timing = CAD_TERROR_RECOVERY_TIME;
 80162e6:	231a      	movs	r3, #26
 80162e8:	617b      	str	r3, [r7, #20]
      _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY_EXIT;
 80162ea:	693b      	ldr	r3, [r7, #16]
 80162ec:	785a      	ldrb	r2, [r3, #1]
 80162ee:	213e      	movs	r1, #62	; 0x3e
 80162f0:	438a      	bics	r2, r1
 80162f2:	1c11      	adds	r1, r2, #0
 80162f4:	221a      	movs	r2, #26
 80162f6:	430a      	orrs	r2, r1
 80162f8:	705a      	strb	r2, [r3, #1]
      break;
 80162fa:	e023      	b.n	8016344 <CAD_StateMachine+0x1a8>
    }

    case USBPD_CAD_STATE_ERRORRECOVERY_EXIT :
    {
      if ((HAL_GetTick() - _handle->CAD_tDebounce_start) >  CAD_TERROR_RECOVERY_TIME)
 80162fc:	f7f6 f820 	bl	800c340 <HAL_GetTick>
 8016300:	0002      	movs	r2, r0
 8016302:	693b      	ldr	r3, [r7, #16]
 8016304:	685b      	ldr	r3, [r3, #4]
 8016306:	1ad3      	subs	r3, r2, r3
 8016308:	2b1a      	cmp	r3, #26
 801630a:	d91a      	bls.n	8016342 <CAD_StateMachine+0x1a6>
#if defined(_DRP)
        else
#endif /* _DRP */
#if defined(_SNK) || defined(_DRP)
        {
          USBPDM1_AssertRd(PortNum);
 801630c:	230f      	movs	r3, #15
 801630e:	18fb      	adds	r3, r7, r3
 8016310:	781b      	ldrb	r3, [r3, #0]
 8016312:	0018      	movs	r0, r3
 8016314:	f001 fc18 	bl	8017b48 <USBPDM1_AssertRd>
#endif /* _SNK || _DRP */
        /* switch to state detach */
#if defined(_DRP) || defined(_ACCESSORY_SNK)
        _handle->CAD_tToggle_start = HAL_GetTick();
#endif /* _DRP || _ACCESSORY_SNK */
        _handle->cstate = USBPD_CAD_STATE_DETACHED;
 8016318:	693b      	ldr	r3, [r7, #16]
 801631a:	785a      	ldrb	r2, [r3, #1]
 801631c:	213e      	movs	r1, #62	; 0x3e
 801631e:	438a      	bics	r2, r1
 8016320:	1c11      	adds	r1, r2, #0
 8016322:	2202      	movs	r2, #2
 8016324:	430a      	orrs	r2, r1
 8016326:	705a      	strb	r2, [r3, #1]
      }
      break;
 8016328:	e00b      	b.n	8016342 <CAD_StateMachine+0x1a6>
    }

    default:
    {
      /* call the state machine corresponding to the port SNK or SRC or DRP */
      _timing = _handle->CAD_PtrStateMachine(PortNum, pEvent, pCCXX);
 801632a:	693b      	ldr	r3, [r7, #16]
 801632c:	689b      	ldr	r3, [r3, #8]
 801632e:	687c      	ldr	r4, [r7, #4]
 8016330:	68b9      	ldr	r1, [r7, #8]
 8016332:	220f      	movs	r2, #15
 8016334:	18ba      	adds	r2, r7, r2
 8016336:	7810      	ldrb	r0, [r2, #0]
 8016338:	0022      	movs	r2, r4
 801633a:	4798      	blx	r3
 801633c:	0003      	movs	r3, r0
 801633e:	617b      	str	r3, [r7, #20]
      break;
 8016340:	e000      	b.n	8016344 <CAD_StateMachine+0x1a8>
      break;
 8016342:	46c0      	nop			; (mov r8, r8)
    }
  }

#if defined(_TRACE)
  if (_handle->cstate != _handle->pstate)
 8016344:	693b      	ldr	r3, [r7, #16]
 8016346:	785b      	ldrb	r3, [r3, #1]
 8016348:	069b      	lsls	r3, r3, #26
 801634a:	0edb      	lsrs	r3, r3, #27
 801634c:	b2da      	uxtb	r2, r3
 801634e:	693b      	ldr	r3, [r7, #16]
 8016350:	789b      	ldrb	r3, [r3, #2]
 8016352:	069b      	lsls	r3, r3, #26
 8016354:	0edb      	lsrs	r3, r3, #27
 8016356:	b2db      	uxtb	r3, r3
 8016358:	429a      	cmp	r2, r3
 801635a:	d01e      	beq.n	801639a <CAD_StateMachine+0x1fe>
  {
    _handle->pstate = _handle->cstate;
 801635c:	693b      	ldr	r3, [r7, #16]
 801635e:	785b      	ldrb	r3, [r3, #1]
 8016360:	069b      	lsls	r3, r3, #26
 8016362:	0edb      	lsrs	r3, r3, #27
 8016364:	b2da      	uxtb	r2, r3
 8016366:	693b      	ldr	r3, [r7, #16]
 8016368:	211f      	movs	r1, #31
 801636a:	400a      	ands	r2, r1
 801636c:	1890      	adds	r0, r2, r2
 801636e:	789a      	ldrb	r2, [r3, #2]
 8016370:	213e      	movs	r1, #62	; 0x3e
 8016372:	438a      	bics	r2, r1
 8016374:	1c11      	adds	r1, r2, #0
 8016376:	1c02      	adds	r2, r0, #0
 8016378:	430a      	orrs	r2, r1
 801637a:	709a      	strb	r2, [r3, #2]
    USBPD_TRACE_Add(USBPD_TRACE_CAD_LOW, PortNum, (uint8_t)_handle->cstate, NULL, 0);
 801637c:	693b      	ldr	r3, [r7, #16]
 801637e:	785b      	ldrb	r3, [r3, #1]
 8016380:	069b      	lsls	r3, r3, #26
 8016382:	0edb      	lsrs	r3, r3, #27
 8016384:	b2db      	uxtb	r3, r3
 8016386:	001a      	movs	r2, r3
 8016388:	230f      	movs	r3, #15
 801638a:	18fb      	adds	r3, r7, r3
 801638c:	7819      	ldrb	r1, [r3, #0]
 801638e:	2300      	movs	r3, #0
 8016390:	9300      	str	r3, [sp, #0]
 8016392:	2300      	movs	r3, #0
 8016394:	2005      	movs	r0, #5
 8016396:	f7ff fb33 	bl	8015a00 <USBPD_TRACE_Add>
    }
#endif /* CAD_DEBUG_TRACE */
  }
#endif /* _TRACE */

  return _timing;
 801639a:	697b      	ldr	r3, [r7, #20]
}
 801639c:	0018      	movs	r0, r3
 801639e:	46bd      	mov	sp, r7
 80163a0:	b007      	add	sp, #28
 80163a2:	bd90      	pop	{r4, r7, pc}
 80163a4:	20000a4c 	.word	0x20000a4c
 80163a8:	20000a64 	.word	0x20000a64

080163ac <CAD_Check_HW_SNK>:
  * @param  PortNum                     port
  * @retval none
  */
#if defined(_DRP) || defined(_SNK)
void CAD_Check_HW_SNK(uint8_t PortNum)
{
 80163ac:	b580      	push	{r7, lr}
 80163ae:	b086      	sub	sp, #24
 80163b0:	af00      	add	r7, sp, #0
 80163b2:	0002      	movs	r2, r0
 80163b4:	1dfb      	adds	r3, r7, #7
 80163b6:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 80163b8:	1dfb      	adds	r3, r7, #7
 80163ba:	781a      	ldrb	r2, [r3, #0]
 80163bc:	0013      	movs	r3, r2
 80163be:	005b      	lsls	r3, r3, #1
 80163c0:	189b      	adds	r3, r3, r2
 80163c2:	009b      	lsls	r3, r3, #2
 80163c4:	4a45      	ldr	r2, [pc, #276]	; (80164dc <CAD_Check_HW_SNK+0x130>)
 80163c6:	189b      	adds	r3, r3, r2
 80163c8:	617b      	str	r3, [r7, #20]
  CC2_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2;

  /* Disable the C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS);
#else
  CC1_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1;
 80163ca:	1dfb      	adds	r3, r7, #7
 80163cc:	781a      	ldrb	r2, [r3, #0]
 80163ce:	4944      	ldr	r1, [pc, #272]	; (80164e0 <CAD_Check_HW_SNK+0x134>)
 80163d0:	0013      	movs	r3, r2
 80163d2:	011b      	lsls	r3, r3, #4
 80163d4:	1a9b      	subs	r3, r3, r2
 80163d6:	009b      	lsls	r3, r3, #2
 80163d8:	585b      	ldr	r3, [r3, r1]
 80163da:	695a      	ldr	r2, [r3, #20]
 80163dc:	23c0      	movs	r3, #192	; 0xc0
 80163de:	029b      	lsls	r3, r3, #10
 80163e0:	4013      	ands	r3, r2
 80163e2:	613b      	str	r3, [r7, #16]
  CC2_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2;
 80163e4:	1dfb      	adds	r3, r7, #7
 80163e6:	781a      	ldrb	r2, [r3, #0]
 80163e8:	493d      	ldr	r1, [pc, #244]	; (80164e0 <CAD_Check_HW_SNK+0x134>)
 80163ea:	0013      	movs	r3, r2
 80163ec:	011b      	lsls	r3, r3, #4
 80163ee:	1a9b      	subs	r3, r3, r2
 80163f0:	009b      	lsls	r3, r3, #2
 80163f2:	585b      	ldr	r3, [r3, r1]
 80163f4:	695a      	ldr	r2, [r3, #20]
 80163f6:	23c0      	movs	r3, #192	; 0xc0
 80163f8:	031b      	lsls	r3, r3, #12
 80163fa:	4013      	ands	r3, r2
 80163fc:	60fb      	str	r3, [r7, #12]
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  _handle->cc  = CCNONE;
 80163fe:	697b      	ldr	r3, [r7, #20]
 8016400:	781a      	ldrb	r2, [r3, #0]
 8016402:	2103      	movs	r1, #3
 8016404:	438a      	bics	r2, r1
 8016406:	701a      	strb	r2, [r3, #0]
  _handle->CurrentHWcondition     = HW_Detachment;
 8016408:	697b      	ldr	r3, [r7, #20]
 801640a:	781a      	ldrb	r2, [r3, #0]
 801640c:	211c      	movs	r1, #28
 801640e:	438a      	bics	r2, r1
 8016410:	701a      	strb	r2, [r3, #0]

  if ((CC1_value != LL_UCPD_SNK_CC1_VOPEN) && (CC2_value == LL_UCPD_SNK_CC2_VOPEN))
 8016412:	693b      	ldr	r3, [r7, #16]
 8016414:	2b00      	cmp	r3, #0
 8016416:	d02c      	beq.n	8016472 <CAD_Check_HW_SNK+0xc6>
 8016418:	68fb      	ldr	r3, [r7, #12]
 801641a:	2b00      	cmp	r3, #0
 801641c:	d129      	bne.n	8016472 <CAD_Check_HW_SNK+0xc6>
  {
    _handle->CurrentHWcondition = HW_Attachment;
 801641e:	697b      	ldr	r3, [r7, #20]
 8016420:	781a      	ldrb	r2, [r3, #0]
 8016422:	211c      	movs	r1, #28
 8016424:	438a      	bics	r2, r1
 8016426:	1c11      	adds	r1, r2, #0
 8016428:	2204      	movs	r2, #4
 801642a:	430a      	orrs	r2, r1
 801642c:	701a      	strb	r2, [r3, #0]
    _handle->cc = CC1;
 801642e:	697b      	ldr	r3, [r7, #20]
 8016430:	781a      	ldrb	r2, [r3, #0]
 8016432:	2103      	movs	r1, #3
 8016434:	438a      	bics	r2, r1
 8016436:	1c11      	adds	r1, r2, #0
 8016438:	2201      	movs	r2, #1
 801643a:	430a      	orrs	r2, r1
 801643c:	701a      	strb	r2, [r3, #0]
    Ports[PortNum].params->SNKExposedRP_AtAttach = CC1_value >> UCPD_SR_TYPEC_VSTATE_CC1_Pos;
 801643e:	693b      	ldr	r3, [r7, #16]
 8016440:	0c18      	lsrs	r0, r3, #16
 8016442:	1dfb      	adds	r3, r7, #7
 8016444:	781a      	ldrb	r2, [r3, #0]
 8016446:	4926      	ldr	r1, [pc, #152]	; (80164e0 <CAD_Check_HW_SNK+0x134>)
 8016448:	0013      	movs	r3, r2
 801644a:	011b      	lsls	r3, r3, #4
 801644c:	1a9b      	subs	r3, r3, r2
 801644e:	009b      	lsls	r3, r3, #2
 8016450:	18cb      	adds	r3, r1, r3
 8016452:	3310      	adds	r3, #16
 8016454:	681b      	ldr	r3, [r3, #0]
 8016456:	1c01      	adds	r1, r0, #0
 8016458:	2203      	movs	r2, #3
 801645a:	400a      	ands	r2, r1
 801645c:	b2d2      	uxtb	r2, r2
 801645e:	2103      	movs	r1, #3
 8016460:	400a      	ands	r2, r1
 8016462:	0090      	lsls	r0, r2, #2
 8016464:	789a      	ldrb	r2, [r3, #2]
 8016466:	210c      	movs	r1, #12
 8016468:	438a      	bics	r2, r1
 801646a:	1c11      	adds	r1, r2, #0
 801646c:	1c02      	adds	r2, r0, #0
 801646e:	430a      	orrs	r2, r1
 8016470:	709a      	strb	r2, [r3, #2]
  }

  if ((CC1_value == LL_UCPD_SNK_CC1_VOPEN) && (CC2_value != LL_UCPD_SNK_CC2_VOPEN))
 8016472:	693b      	ldr	r3, [r7, #16]
 8016474:	2b00      	cmp	r3, #0
 8016476:	d12c      	bne.n	80164d2 <CAD_Check_HW_SNK+0x126>
 8016478:	68fb      	ldr	r3, [r7, #12]
 801647a:	2b00      	cmp	r3, #0
 801647c:	d029      	beq.n	80164d2 <CAD_Check_HW_SNK+0x126>
  {
    _handle->CurrentHWcondition = HW_Attachment;
 801647e:	697b      	ldr	r3, [r7, #20]
 8016480:	781a      	ldrb	r2, [r3, #0]
 8016482:	211c      	movs	r1, #28
 8016484:	438a      	bics	r2, r1
 8016486:	1c11      	adds	r1, r2, #0
 8016488:	2204      	movs	r2, #4
 801648a:	430a      	orrs	r2, r1
 801648c:	701a      	strb	r2, [r3, #0]
    _handle->cc = CC2;
 801648e:	697b      	ldr	r3, [r7, #20]
 8016490:	781a      	ldrb	r2, [r3, #0]
 8016492:	2103      	movs	r1, #3
 8016494:	438a      	bics	r2, r1
 8016496:	1c11      	adds	r1, r2, #0
 8016498:	2202      	movs	r2, #2
 801649a:	430a      	orrs	r2, r1
 801649c:	701a      	strb	r2, [r3, #0]
    Ports[PortNum].params->SNKExposedRP_AtAttach = CC2_value >> UCPD_SR_TYPEC_VSTATE_CC2_Pos;;
 801649e:	68fb      	ldr	r3, [r7, #12]
 80164a0:	0c98      	lsrs	r0, r3, #18
 80164a2:	1dfb      	adds	r3, r7, #7
 80164a4:	781a      	ldrb	r2, [r3, #0]
 80164a6:	490e      	ldr	r1, [pc, #56]	; (80164e0 <CAD_Check_HW_SNK+0x134>)
 80164a8:	0013      	movs	r3, r2
 80164aa:	011b      	lsls	r3, r3, #4
 80164ac:	1a9b      	subs	r3, r3, r2
 80164ae:	009b      	lsls	r3, r3, #2
 80164b0:	18cb      	adds	r3, r1, r3
 80164b2:	3310      	adds	r3, #16
 80164b4:	681b      	ldr	r3, [r3, #0]
 80164b6:	1c01      	adds	r1, r0, #0
 80164b8:	2203      	movs	r2, #3
 80164ba:	400a      	ands	r2, r1
 80164bc:	b2d2      	uxtb	r2, r2
 80164be:	2103      	movs	r1, #3
 80164c0:	400a      	ands	r2, r1
 80164c2:	0090      	lsls	r0, r2, #2
 80164c4:	789a      	ldrb	r2, [r3, #2]
 80164c6:	210c      	movs	r1, #12
 80164c8:	438a      	bics	r2, r1
 80164ca:	1c11      	adds	r1, r2, #0
 80164cc:	1c02      	adds	r2, r0, #0
 80164ce:	430a      	orrs	r2, r1
 80164d0:	709a      	strb	r2, [r3, #2]
  }
}
 80164d2:	46c0      	nop			; (mov r8, r8)
 80164d4:	46bd      	mov	sp, r7
 80164d6:	b006      	add	sp, #24
 80164d8:	bd80      	pop	{r7, pc}
 80164da:	46c0      	nop			; (mov r8, r8)
 80164dc:	20000a4c 	.word	0x20000a4c
 80164e0:	20000a64 	.word	0x20000a64

080164e4 <ManageStateDetached_SNK>:
}
#endif /* _DRP || _SRC */

#if defined(_DRP) || defined(_SNK)
static uint32_t ManageStateDetached_SNK(uint8_t PortNum)
{
 80164e4:	b580      	push	{r7, lr}
 80164e6:	b084      	sub	sp, #16
 80164e8:	af00      	add	r7, sp, #0
 80164ea:	0002      	movs	r2, r0
 80164ec:	1dfb      	adds	r3, r7, #7
 80164ee:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 80164f0:	1dfb      	adds	r3, r7, #7
 80164f2:	781a      	ldrb	r2, [r3, #0]
 80164f4:	0013      	movs	r3, r2
 80164f6:	005b      	lsls	r3, r3, #1
 80164f8:	189b      	adds	r3, r3, r2
 80164fa:	009b      	lsls	r3, r3, #2
 80164fc:	4a21      	ldr	r2, [pc, #132]	; (8016584 <ManageStateDetached_SNK+0xa0>)
 80164fe:	189b      	adds	r3, r3, r2
 8016500:	60bb      	str	r3, [r7, #8]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8016502:	2302      	movs	r3, #2
 8016504:	60fb      	str	r3, [r7, #12]

  CAD_Check_HW_SNK(PortNum);
 8016506:	1dfb      	adds	r3, r7, #7
 8016508:	781b      	ldrb	r3, [r3, #0]
 801650a:	0018      	movs	r0, r3
 801650c:	f7ff ff4e 	bl	80163ac <CAD_Check_HW_SNK>
  /* Change the status on the basis of the HW event given by CAD_Check_HW() */
  if (_handle->CurrentHWcondition == HW_Detachment)
 8016510:	68bb      	ldr	r3, [r7, #8]
 8016512:	781b      	ldrb	r3, [r3, #0]
 8016514:	221c      	movs	r2, #28
 8016516:	4013      	ands	r3, r2
 8016518:	b2db      	uxtb	r3, r3
 801651a:	2b00      	cmp	r3, #0
 801651c:	d103      	bne.n	8016526 <ManageStateDetached_SNK+0x42>
    /* value returned by a SRC or a SINK */
    _timing = CAD_DETACH_POLLING; /* 100ms in the sink cases */
#elif defined(USBPDM1_VCC_FEATURE_ENABLED)
    _timing = CAD_DEFAULT_TIME;
#else
    _timing = CAD_INFINITE_TIME;
 801651e:	2301      	movs	r3, #1
 8016520:	425b      	negs	r3, r3
 8016522:	60fb      	str	r3, [r7, #12]
 8016524:	e029      	b.n	801657a <ManageStateDetached_SNK+0x96>
#endif /* _ACCESSORY_SNK */
  }
  else
  {
    /* Get the time of this event */
    _handle->CAD_tDebounce_start = HAL_GetTick();
 8016526:	f7f5 ff0b 	bl	800c340 <HAL_GetTick>
 801652a:	0002      	movs	r2, r0
 801652c:	68bb      	ldr	r3, [r7, #8]
 801652e:	605a      	str	r2, [r3, #4]
    _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 8016530:	68bb      	ldr	r3, [r7, #8]
 8016532:	785a      	ldrb	r2, [r3, #1]
 8016534:	213e      	movs	r1, #62	; 0x3e
 8016536:	438a      	bics	r2, r1
 8016538:	1c11      	adds	r1, r2, #0
 801653a:	2204      	movs	r2, #4
 801653c:	430a      	orrs	r2, r1
 801653e:	705a      	strb	r2, [r3, #1]

    /* Temporary patch for test TD.PD 4.5.2 + rework for Patch TP.PD.C.E5 */
    HAL_Delay(1);
 8016540:	2001      	movs	r0, #1
 8016542:	f7f5 ff07 	bl	800c354 <HAL_Delay>
    CAD_Check_HW_SNK(PortNum);
 8016546:	1dfb      	adds	r3, r7, #7
 8016548:	781b      	ldrb	r3, [r3, #0]
 801654a:	0018      	movs	r0, r3
 801654c:	f7ff ff2e 	bl	80163ac <CAD_Check_HW_SNK>

    if (_handle->CurrentHWcondition == HW_Detachment)
 8016550:	68bb      	ldr	r3, [r7, #8]
 8016552:	781b      	ldrb	r3, [r3, #0]
 8016554:	221c      	movs	r2, #28
 8016556:	4013      	ands	r3, r2
 8016558:	b2db      	uxtb	r3, r3
 801655a:	2b00      	cmp	r3, #0
 801655c:	d108      	bne.n	8016570 <ManageStateDetached_SNK+0x8c>
    {
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 801655e:	68bb      	ldr	r3, [r7, #8]
 8016560:	785a      	ldrb	r2, [r3, #1]
 8016562:	213e      	movs	r1, #62	; 0x3e
 8016564:	438a      	bics	r2, r1
 8016566:	1c11      	adds	r1, r2, #0
 8016568:	2202      	movs	r2, #2
 801656a:	430a      	orrs	r2, r1
 801656c:	705a      	strb	r2, [r3, #1]
 801656e:	e004      	b.n	801657a <ManageStateDetached_SNK+0x96>
    }
    else
    {
      BSP_USBPD_PWR_VBUSInit(PortNum);
 8016570:	1dfb      	adds	r3, r7, #7
 8016572:	781b      	ldrb	r3, [r3, #0]
 8016574:	0018      	movs	r0, r3
 8016576:	f009 f8a5 	bl	801f6c4 <BSP_USBPD_PWR_VBUSInit>
    }
  }
  return _timing;
 801657a:	68fb      	ldr	r3, [r7, #12]
}
 801657c:	0018      	movs	r0, r3
 801657e:	46bd      	mov	sp, r7
 8016580:	b004      	add	sp, #16
 8016582:	bd80      	pop	{r7, pc}
 8016584:	20000a4c 	.word	0x20000a4c

08016588 <ManageStateAttachedWait_SNK>:
}
#endif /* _SRC || _DRP */

#if defined(_SNK) || defined(_DRP)
static uint32_t ManageStateAttachedWait_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 8016588:	b590      	push	{r4, r7, lr}
 801658a:	b089      	sub	sp, #36	; 0x24
 801658c:	af00      	add	r7, sp, #0
 801658e:	60b9      	str	r1, [r7, #8]
 8016590:	607a      	str	r2, [r7, #4]
 8016592:	240f      	movs	r4, #15
 8016594:	193b      	adds	r3, r7, r4
 8016596:	1c02      	adds	r2, r0, #0
 8016598:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 801659a:	193b      	adds	r3, r7, r4
 801659c:	781a      	ldrb	r2, [r3, #0]
 801659e:	0013      	movs	r3, r2
 80165a0:	005b      	lsls	r3, r3, #1
 80165a2:	189b      	adds	r3, r3, r2
 80165a4:	009b      	lsls	r3, r3, #2
 80165a6:	4a3e      	ldr	r2, [pc, #248]	; (80166a0 <ManageStateAttachedWait_SNK+0x118>)
 80165a8:	189b      	adds	r3, r3, r2
 80165aa:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = CAD_DEFAULT_TIME;
 80165ac:	2302      	movs	r3, #2
 80165ae:	61fb      	str	r3, [r7, #28]

  uint32_t CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 80165b0:	f7f5 fec6 	bl	800c340 <HAL_GetTick>
 80165b4:	0002      	movs	r2, r0
 80165b6:	69bb      	ldr	r3, [r7, #24]
 80165b8:	685b      	ldr	r3, [r3, #4]
 80165ba:	1ad3      	subs	r3, r2, r3
 80165bc:	617b      	str	r3, [r7, #20]
  CAD_Check_HW_SNK(PortNum);
 80165be:	193b      	adds	r3, r7, r4
 80165c0:	781b      	ldrb	r3, [r3, #0]
 80165c2:	0018      	movs	r0, r3
 80165c4:	f7ff fef2 	bl	80163ac <CAD_Check_HW_SNK>
  if (_handle->CurrentHWcondition == HW_Attachment)
 80165c8:	69bb      	ldr	r3, [r7, #24]
 80165ca:	781b      	ldrb	r3, [r3, #0]
 80165cc:	221c      	movs	r2, #28
 80165ce:	4013      	ands	r3, r2
 80165d0:	b2db      	uxtb	r3, r3
 80165d2:	2b04      	cmp	r3, #4
 80165d4:	d130      	bne.n	8016638 <ManageStateAttachedWait_SNK+0xb0>
  {
    if (CAD_tDebounce > CAD_TCCDEBOUCE_THRESHOLD)
 80165d6:	697b      	ldr	r3, [r7, #20]
 80165d8:	2b78      	cmp	r3, #120	; 0x78
 80165da:	d927      	bls.n	801662c <ManageStateAttachedWait_SNK+0xa4>
    {
      if (USBPD_TRUE == USBPD_PWR_IF_GetVBUSStatus(PortNum, USBPD_PWR_VSAFE5V)) /* Check if Vbus is on */
 80165dc:	193b      	adds	r3, r7, r4
 80165de:	781b      	ldrb	r3, [r3, #0]
 80165e0:	2101      	movs	r1, #1
 80165e2:	0018      	movs	r0, r3
 80165e4:	f007 fd74 	bl	801e0d0 <USBPD_PWR_IF_GetVBUSStatus>
 80165e8:	0003      	movs	r3, r0
 80165ea:	2b01      	cmp	r3, #1
 80165ec:	d11e      	bne.n	801662c <ManageStateAttachedWait_SNK+0xa4>
      {
        HW_SignalAttachement(PortNum, _handle->cc);
 80165ee:	69bb      	ldr	r3, [r7, #24]
 80165f0:	781b      	ldrb	r3, [r3, #0]
 80165f2:	079b      	lsls	r3, r3, #30
 80165f4:	0f9b      	lsrs	r3, r3, #30
 80165f6:	b2db      	uxtb	r3, r3
 80165f8:	001a      	movs	r2, r3
 80165fa:	193b      	adds	r3, r7, r4
 80165fc:	781b      	ldrb	r3, [r3, #0]
 80165fe:	0011      	movs	r1, r2
 8016600:	0018      	movs	r0, r3
 8016602:	f001 fbf3 	bl	8017dec <HW_SignalAttachement>
        _handle->cstate = USBPD_CAD_STATE_ATTACHED;
 8016606:	69bb      	ldr	r3, [r7, #24]
 8016608:	785a      	ldrb	r2, [r3, #1]
 801660a:	213e      	movs	r1, #62	; 0x3e
 801660c:	438a      	bics	r2, r1
 801660e:	1c11      	adds	r1, r2, #0
 8016610:	2206      	movs	r2, #6
 8016612:	430a      	orrs	r2, r1
 8016614:	705a      	strb	r2, [r3, #1]
        *pEvent = USBPD_CAD_EVENT_ATTACHED;
 8016616:	68bb      	ldr	r3, [r7, #8]
 8016618:	2202      	movs	r2, #2
 801661a:	701a      	strb	r2, [r3, #0]
        *pCCXX = _handle->cc;
 801661c:	69bb      	ldr	r3, [r7, #24]
 801661e:	781b      	ldrb	r3, [r3, #0]
 8016620:	079b      	lsls	r3, r3, #30
 8016622:	0f9b      	lsrs	r3, r3, #30
 8016624:	b2db      	uxtb	r3, r3
 8016626:	001a      	movs	r2, r3
 8016628:	687b      	ldr	r3, [r7, #4]
 801662a:	601a      	str	r2, [r3, #0]
      }
    }
    _handle->CAD_tDebounce_flag = USBPD_FALSE;
 801662c:	69bb      	ldr	r3, [r7, #24]
 801662e:	781a      	ldrb	r2, [r3, #0]
 8016630:	2120      	movs	r1, #32
 8016632:	438a      	bics	r2, r1
 8016634:	701a      	strb	r2, [r3, #0]
 8016636:	e02e      	b.n	8016696 <ManageStateAttachedWait_SNK+0x10e>
  }
  else
  {
    /* start counting of CAD_tDebounce */
    if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 8016638:	69bb      	ldr	r3, [r7, #24]
 801663a:	781b      	ldrb	r3, [r3, #0]
 801663c:	2220      	movs	r2, #32
 801663e:	4013      	ands	r3, r2
 8016640:	b2db      	uxtb	r3, r3
 8016642:	2b00      	cmp	r3, #0
 8016644:	d10c      	bne.n	8016660 <ManageStateAttachedWait_SNK+0xd8>
    {
      _handle->CAD_tDebounce_start = HAL_GetTick();
 8016646:	f7f5 fe7b 	bl	800c340 <HAL_GetTick>
 801664a:	0002      	movs	r2, r0
 801664c:	69bb      	ldr	r3, [r7, #24]
 801664e:	605a      	str	r2, [r3, #4]
      _handle->CAD_tDebounce_flag = USBPD_TRUE;
 8016650:	69bb      	ldr	r3, [r7, #24]
 8016652:	781a      	ldrb	r2, [r3, #0]
 8016654:	2120      	movs	r1, #32
 8016656:	430a      	orrs	r2, r1
 8016658:	701a      	strb	r2, [r3, #0]
      _timing = CAD_TPDDEBOUCE_THRESHOLD;
 801665a:	230c      	movs	r3, #12
 801665c:	61fb      	str	r3, [r7, #28]
 801665e:	e01a      	b.n	8016696 <ManageStateAttachedWait_SNK+0x10e>
    }
    else /* CAD_tDebounce already running */
    {
      /* evaluate CAD_tDebounce */
      if ((HAL_GetTick() - _handle->CAD_tDebounce_start > CAD_TPDDEBOUCE_THRESHOLD))
 8016660:	f7f5 fe6e 	bl	800c340 <HAL_GetTick>
 8016664:	0002      	movs	r2, r0
 8016666:	69bb      	ldr	r3, [r7, #24]
 8016668:	685b      	ldr	r3, [r3, #4]
 801666a:	1ad3      	subs	r3, r2, r3
 801666c:	2b0c      	cmp	r3, #12
 801666e:	d912      	bls.n	8016696 <ManageStateAttachedWait_SNK+0x10e>
      {
        _handle->CAD_tDebounce_flag = USBPD_FALSE;
 8016670:	69bb      	ldr	r3, [r7, #24]
 8016672:	781a      	ldrb	r2, [r3, #0]
 8016674:	2120      	movs	r1, #32
 8016676:	438a      	bics	r2, r1
 8016678:	701a      	strb	r2, [r3, #0]
        _handle->cstate             = USBPD_CAD_STATE_DETACHED;
 801667a:	69bb      	ldr	r3, [r7, #24]
 801667c:	785a      	ldrb	r2, [r3, #1]
 801667e:	213e      	movs	r1, #62	; 0x3e
 8016680:	438a      	bics	r2, r1
 8016682:	1c11      	adds	r1, r2, #0
 8016684:	2202      	movs	r2, #2
 8016686:	430a      	orrs	r2, r1
 8016688:	705a      	strb	r2, [r3, #1]
        BSP_USBPD_PWR_VBUSDeInit(PortNum);
 801668a:	230f      	movs	r3, #15
 801668c:	18fb      	adds	r3, r7, r3
 801668e:	781b      	ldrb	r3, [r3, #0]
 8016690:	0018      	movs	r0, r3
 8016692:	f009 f835 	bl	801f700 <BSP_USBPD_PWR_VBUSDeInit>
        }
#endif /* _ACCESSORY_SNK */
      }
    }
  }
  return _timing;
 8016696:	69fb      	ldr	r3, [r7, #28]
}
 8016698:	0018      	movs	r0, r3
 801669a:	46bd      	mov	sp, r7
 801669c:	b009      	add	sp, #36	; 0x24
 801669e:	bd90      	pop	{r4, r7, pc}
 80166a0:	20000a4c 	.word	0x20000a4c

080166a4 <ManageStateAttached_SNK>:

static uint32_t ManageStateAttached_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 80166a4:	b590      	push	{r4, r7, lr}
 80166a6:	b089      	sub	sp, #36	; 0x24
 80166a8:	af00      	add	r7, sp, #0
 80166aa:	60b9      	str	r1, [r7, #8]
 80166ac:	607a      	str	r2, [r7, #4]
 80166ae:	210f      	movs	r1, #15
 80166b0:	187b      	adds	r3, r7, r1
 80166b2:	1c02      	adds	r2, r0, #0
 80166b4:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 80166b6:	0008      	movs	r0, r1
 80166b8:	183b      	adds	r3, r7, r0
 80166ba:	781a      	ldrb	r2, [r3, #0]
 80166bc:	0013      	movs	r3, r2
 80166be:	005b      	lsls	r3, r3, #1
 80166c0:	189b      	adds	r3, r3, r2
 80166c2:	009b      	lsls	r3, r3, #2
 80166c4:	4a2e      	ldr	r2, [pc, #184]	; (8016780 <ManageStateAttached_SNK+0xdc>)
 80166c6:	189b      	adds	r3, r3, r2
 80166c8:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = CAD_DEFAULT_TIME;
 80166ca:	2302      	movs	r3, #2
 80166cc:	61fb      	str	r3, [r7, #28]

  uint32_t ccx;
  uint32_t comp = (Ports[PortNum].CCx == CC1) ? LL_UCPD_SNK_CC1_VOPEN : LL_UCPD_SNK_CC2_VOPEN;
 80166ce:	2300      	movs	r3, #0
 80166d0:	617b      	str	r3, [r7, #20]
  {
    __DSB();
  };
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 80166d2:	183b      	adds	r3, r7, r0
 80166d4:	781a      	ldrb	r2, [r3, #0]
 80166d6:	492b      	ldr	r1, [pc, #172]	; (8016784 <ManageStateAttached_SNK+0xe0>)
 80166d8:	0013      	movs	r3, r2
 80166da:	011b      	lsls	r3, r3, #4
 80166dc:	1a9b      	subs	r3, r3, r2
 80166de:	009b      	lsls	r3, r3, #2
 80166e0:	18cb      	adds	r3, r1, r3
 80166e2:	3334      	adds	r3, #52	; 0x34
 80166e4:	681b      	ldr	r3, [r3, #0]
         : (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 80166e6:	2b01      	cmp	r3, #1
 80166e8:	d10c      	bne.n	8016704 <ManageStateAttached_SNK+0x60>
  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 80166ea:	183b      	adds	r3, r7, r0
 80166ec:	781a      	ldrb	r2, [r3, #0]
 80166ee:	4925      	ldr	r1, [pc, #148]	; (8016784 <ManageStateAttached_SNK+0xe0>)
 80166f0:	0013      	movs	r3, r2
 80166f2:	011b      	lsls	r3, r3, #4
 80166f4:	1a9b      	subs	r3, r3, r2
 80166f6:	009b      	lsls	r3, r3, #2
 80166f8:	585b      	ldr	r3, [r3, r1]
 80166fa:	695a      	ldr	r2, [r3, #20]
         : (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 80166fc:	23c0      	movs	r3, #192	; 0xc0
 80166fe:	029b      	lsls	r3, r3, #10
 8016700:	4013      	ands	r3, r2
 8016702:	e00c      	b.n	801671e <ManageStateAttached_SNK+0x7a>
 8016704:	230f      	movs	r3, #15
 8016706:	18fb      	adds	r3, r7, r3
 8016708:	781a      	ldrb	r2, [r3, #0]
 801670a:	491e      	ldr	r1, [pc, #120]	; (8016784 <ManageStateAttached_SNK+0xe0>)
 801670c:	0013      	movs	r3, r2
 801670e:	011b      	lsls	r3, r3, #4
 8016710:	1a9b      	subs	r3, r3, r2
 8016712:	009b      	lsls	r3, r3, #2
 8016714:	585b      	ldr	r3, [r3, r1]
 8016716:	695a      	ldr	r2, [r3, #20]
 8016718:	23c0      	movs	r3, #192	; 0xc0
 801671a:	031b      	lsls	r3, r3, #12
 801671c:	4013      	ands	r3, r2
  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 801671e:	613b      	str	r3, [r7, #16]
  if ((USBPD_TRUE == USBPD_PWR_IF_GetVBUSStatus(PortNum,
 8016720:	240f      	movs	r4, #15
 8016722:	193b      	adds	r3, r7, r4
 8016724:	781b      	ldrb	r3, [r3, #0]
 8016726:	2102      	movs	r1, #2
 8016728:	0018      	movs	r0, r3
 801672a:	f007 fcd1 	bl	801e0d0 <USBPD_PWR_IF_GetVBUSStatus>
 801672e:	0003      	movs	r3, r0
 8016730:	2b01      	cmp	r3, #1
 8016732:	d11e      	bne.n	8016772 <ManageStateAttached_SNK+0xce>
                                                USBPD_PWR_SNKDETACH)) /* Check if Vbus is below disconnect threshold */
      &&
 8016734:	697a      	ldr	r2, [r7, #20]
 8016736:	693b      	ldr	r3, [r7, #16]
 8016738:	429a      	cmp	r2, r3
 801673a:	d11a      	bne.n	8016772 <ManageStateAttached_SNK+0xce>
      (comp == ccx)                                                   /* Confirm that there is no RP */
     )
  {
    HW_SignalDetachment(PortNum);
 801673c:	193b      	adds	r3, r7, r4
 801673e:	781b      	ldrb	r3, [r3, #0]
 8016740:	0018      	movs	r0, r3
 8016742:	f001 fcb5 	bl	80180b0 <HW_SignalDetachment>
    /* Restart the toggle time */
    _handle->CurrentHWcondition = HW_Detachment;
 8016746:	69bb      	ldr	r3, [r7, #24]
 8016748:	781a      	ldrb	r2, [r3, #0]
 801674a:	211c      	movs	r1, #28
 801674c:	438a      	bics	r2, r1
 801674e:	701a      	strb	r2, [r3, #0]
    _handle->cstate             = USBPD_CAD_STATE_DETACHED;
 8016750:	69bb      	ldr	r3, [r7, #24]
 8016752:	785a      	ldrb	r2, [r3, #1]
 8016754:	213e      	movs	r1, #62	; 0x3e
 8016756:	438a      	bics	r2, r1
 8016758:	1c11      	adds	r1, r2, #0
 801675a:	2202      	movs	r2, #2
 801675c:	430a      	orrs	r2, r1
 801675e:	705a      	strb	r2, [r3, #1]
    if (USBPD_TRUE ==  _handle->CAD_Accessory_SNK)
    {
      _handle->CAD_tToggle_start = HAL_GetTick();
    }
#endif /* _ACCESSORY_SNK */
    *pEvent = USBPD_CAD_EVENT_DETACHED;
 8016760:	68bb      	ldr	r3, [r7, #8]
 8016762:	2201      	movs	r2, #1
 8016764:	701a      	strb	r2, [r3, #0]
    *pCCXX = CCNONE;
 8016766:	687b      	ldr	r3, [r7, #4]
 8016768:	2200      	movs	r2, #0
 801676a:	601a      	str	r2, [r3, #0]
    _timing = 0;
 801676c:	2300      	movs	r3, #0
 801676e:	61fb      	str	r3, [r7, #28]
 8016770:	e001      	b.n	8016776 <ManageStateAttached_SNK+0xd2>
  }
  else
  {
    _timing = CAD_VBUS_POLLING_TIME;
 8016772:	230a      	movs	r3, #10
 8016774:	61fb      	str	r3, [r7, #28]
#if defined(_LOW_POWER) || defined(USBPDM1_VCC_FEATURE_ENABLED)
  /* Disable type C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS);
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  return _timing;
 8016776:	69fb      	ldr	r3, [r7, #28]
}
 8016778:	0018      	movs	r0, r3
 801677a:	46bd      	mov	sp, r7
 801677c:	b009      	add	sp, #36	; 0x24
 801677e:	bd90      	pop	{r4, r7, pc}
 8016780:	20000a4c 	.word	0x20000a4c
 8016784:	20000a64 	.word	0x20000a64

08016788 <LL_AHB1_GRP1_EnableClock>:
{
 8016788:	b580      	push	{r7, lr}
 801678a:	b084      	sub	sp, #16
 801678c:	af00      	add	r7, sp, #0
 801678e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8016790:	4b07      	ldr	r3, [pc, #28]	; (80167b0 <LL_AHB1_GRP1_EnableClock+0x28>)
 8016792:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8016794:	4b06      	ldr	r3, [pc, #24]	; (80167b0 <LL_AHB1_GRP1_EnableClock+0x28>)
 8016796:	687a      	ldr	r2, [r7, #4]
 8016798:	430a      	orrs	r2, r1
 801679a:	639a      	str	r2, [r3, #56]	; 0x38
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 801679c:	4b04      	ldr	r3, [pc, #16]	; (80167b0 <LL_AHB1_GRP1_EnableClock+0x28>)
 801679e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80167a0:	687a      	ldr	r2, [r7, #4]
 80167a2:	4013      	ands	r3, r2
 80167a4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80167a6:	68fb      	ldr	r3, [r7, #12]
}
 80167a8:	46c0      	nop			; (mov r8, r8)
 80167aa:	46bd      	mov	sp, r7
 80167ac:	b004      	add	sp, #16
 80167ae:	bd80      	pop	{r7, pc}
 80167b0:	40021000 	.word	0x40021000

080167b4 <USBPD_HW_GetUSPDInstance>:
/* Variable containing ADC conversions results */
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

UCPD_TypeDef *USBPD_HW_GetUSPDInstance(uint8_t PortNum)
{
 80167b4:	b580      	push	{r7, lr}
 80167b6:	b082      	sub	sp, #8
 80167b8:	af00      	add	r7, sp, #0
 80167ba:	0002      	movs	r2, r0
 80167bc:	1dfb      	adds	r3, r7, #7
 80167be:	701a      	strb	r2, [r3, #0]
#if defined(UCPD_INSTANCE0) && defined(UCPD_INSTANCE1)
  return PortNum == 0u ? UCPD_INSTANCE0 : UCPD_INSTANCE1;
#else
  return UCPD_INSTANCE0;
 80167c0:	4b02      	ldr	r3, [pc, #8]	; (80167cc <USBPD_HW_GetUSPDInstance+0x18>)
#endif /* UCPD_INSTANCE0 && UCPD_INSTANCE1 */
}
 80167c2:	0018      	movs	r0, r3
 80167c4:	46bd      	mov	sp, r7
 80167c6:	b002      	add	sp, #8
 80167c8:	bd80      	pop	{r7, pc}
 80167ca:	46c0      	nop			; (mov r8, r8)
 80167cc:	4000a000 	.word	0x4000a000

080167d0 <USBPD_HW_Init_DMARxInstance>:

DMA_Channel_TypeDef *USBPD_HW_Init_DMARxInstance(uint8_t PortNum)
{
 80167d0:	b590      	push	{r4, r7, lr}
 80167d2:	b08f      	sub	sp, #60	; 0x3c
 80167d4:	af00      	add	r7, sp, #0
 80167d6:	0002      	movs	r2, r0
 80167d8:	1dfb      	adds	r3, r7, #7
 80167da:	701a      	strb	r2, [r3, #0]
  LL_DMA_InitTypeDef DMA_InitStruct;

  /* Initialise the DMA */
  LL_DMA_StructInit(&DMA_InitStruct);
 80167dc:	240c      	movs	r4, #12
 80167de:	193b      	adds	r3, r7, r4
 80167e0:	0018      	movs	r0, r3
 80167e2:	f7fc fcad 	bl	8013140 <LL_DMA_StructInit>
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 80167e6:	193b      	adds	r3, r7, r4
 80167e8:	2200      	movs	r2, #0
 80167ea:	609a      	str	r2, [r3, #8]
  DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 80167ec:	193b      	adds	r3, r7, r4
 80167ee:	2200      	movs	r2, #0
 80167f0:	60da      	str	r2, [r3, #12]
  DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 80167f2:	193b      	adds	r3, r7, r4
 80167f4:	2200      	movs	r2, #0
 80167f6:	611a      	str	r2, [r3, #16]
  DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 80167f8:	193b      	adds	r3, r7, r4
 80167fa:	2280      	movs	r2, #128	; 0x80
 80167fc:	615a      	str	r2, [r3, #20]
  DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 80167fe:	193b      	adds	r3, r7, r4
 8016800:	2200      	movs	r2, #0
 8016802:	619a      	str	r2, [r3, #24]
  DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 8016804:	193b      	adds	r3, r7, r4
 8016806:	2200      	movs	r2, #0
 8016808:	61da      	str	r2, [r3, #28]
  DMA_InitStruct.NbData = 0;
 801680a:	193b      	adds	r3, r7, r4
 801680c:	2200      	movs	r2, #0
 801680e:	621a      	str	r2, [r3, #32]
  DMA_InitStruct.MemoryOrM2MDstAddress = 0x0;
 8016810:	193b      	adds	r3, r7, r4
 8016812:	2200      	movs	r2, #0
 8016814:	605a      	str	r2, [r3, #4]
  DMA_InitStruct.PeriphOrM2MSrcAddress = 0x0;
 8016816:	193b      	adds	r3, r7, r4
 8016818:	2200      	movs	r2, #0
 801681a:	601a      	str	r2, [r3, #0]
  DMA_InitStruct.Priority = LL_DMA_PRIORITY_HIGH;
 801681c:	193b      	adds	r3, r7, r4
 801681e:	2280      	movs	r2, #128	; 0x80
 8016820:	0192      	lsls	r2, r2, #6
 8016822:	629a      	str	r2, [r3, #40]	; 0x28

  switch (PortNum)
 8016824:	1dfb      	adds	r3, r7, #7
 8016826:	781b      	ldrb	r3, [r3, #0]
 8016828:	2b00      	cmp	r3, #0
 801682a:	d10c      	bne.n	8016846 <USBPD_HW_Init_DMARxInstance+0x76>
  {
    case 0 :
      /* Enable the clock */
      UCPDDMA_INSTANCE0_CLOCKENABLE_RX;
 801682c:	2001      	movs	r0, #1
 801682e:	f7ff ffab 	bl	8016788 <LL_AHB1_GRP1_EnableClock>

      /* Initialise the DMA */
      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE0_REQUEST_RX;
 8016832:	193b      	adds	r3, r7, r4
 8016834:	223a      	movs	r2, #58	; 0x3a
 8016836:	625a      	str	r2, [r3, #36]	; 0x24

      (void)LL_DMA_Init(UCPDDMA_INSTANCE0_DMA_RX, UCPDDMA_INSTANCE0_LL_CHANNEL_RX, &DMA_InitStruct);
 8016838:	193b      	adds	r3, r7, r4
 801683a:	4806      	ldr	r0, [pc, #24]	; (8016854 <USBPD_HW_Init_DMARxInstance+0x84>)
 801683c:	001a      	movs	r2, r3
 801683e:	2100      	movs	r1, #0
 8016840:	f7fc fc3e 	bl	80130c0 <LL_DMA_Init>
      break;
 8016844:	e000      	b.n	8016848 <USBPD_HW_Init_DMARxInstance+0x78>

      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_RX, UCPDDMA_INSTANCE1_LL_CHANNEL_RX, &DMA_InitStruct);
      break;
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 8016846:	46c0      	nop			; (mov r8, r8)
  }

#if defined(UCPD_INSTANCE1)
  return (PortNum == 0u) ? UCPDDMA_INSTANCE0_CHANNEL_RX : UCPDDMA_INSTANCE1_CHANNEL_RX;
#else
  return UCPDDMA_INSTANCE0_CHANNEL_RX;
 8016848:	4b03      	ldr	r3, [pc, #12]	; (8016858 <USBPD_HW_Init_DMARxInstance+0x88>)
#endif /* UCPD_INSTANCE1 */
}
 801684a:	0018      	movs	r0, r3
 801684c:	46bd      	mov	sp, r7
 801684e:	b00f      	add	sp, #60	; 0x3c
 8016850:	bd90      	pop	{r4, r7, pc}
 8016852:	46c0      	nop			; (mov r8, r8)
 8016854:	40020000 	.word	0x40020000
 8016858:	40020008 	.word	0x40020008

0801685c <USBPD_HW_DeInit_DMARxInstance>:

void USBPD_HW_DeInit_DMARxInstance(uint8_t PortNum)
{
 801685c:	b580      	push	{r7, lr}
 801685e:	b082      	sub	sp, #8
 8016860:	af00      	add	r7, sp, #0
 8016862:	0002      	movs	r2, r0
 8016864:	1dfb      	adds	r3, r7, #7
 8016866:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
}
 8016868:	46c0      	nop			; (mov r8, r8)
 801686a:	46bd      	mov	sp, r7
 801686c:	b002      	add	sp, #8
 801686e:	bd80      	pop	{r7, pc}

08016870 <USBPD_HW_Init_DMATxInstance>:

DMA_Channel_TypeDef *USBPD_HW_Init_DMATxInstance(uint8_t PortNum)
{
 8016870:	b590      	push	{r4, r7, lr}
 8016872:	b08f      	sub	sp, #60	; 0x3c
 8016874:	af00      	add	r7, sp, #0
 8016876:	0002      	movs	r2, r0
 8016878:	1dfb      	adds	r3, r7, #7
 801687a:	701a      	strb	r2, [r3, #0]
  LL_DMA_InitTypeDef DMA_InitStruct;

  /* Initialise the DMA */
  LL_DMA_StructInit(&DMA_InitStruct);
 801687c:	240c      	movs	r4, #12
 801687e:	193b      	adds	r3, r7, r4
 8016880:	0018      	movs	r0, r3
 8016882:	f7fc fc5d 	bl	8013140 <LL_DMA_StructInit>
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_MEMORY_TO_PERIPH;
 8016886:	193b      	adds	r3, r7, r4
 8016888:	2210      	movs	r2, #16
 801688a:	609a      	str	r2, [r3, #8]
  DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 801688c:	193b      	adds	r3, r7, r4
 801688e:	2200      	movs	r2, #0
 8016890:	60da      	str	r2, [r3, #12]
  DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 8016892:	193b      	adds	r3, r7, r4
 8016894:	2200      	movs	r2, #0
 8016896:	611a      	str	r2, [r3, #16]
  DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 8016898:	193b      	adds	r3, r7, r4
 801689a:	2280      	movs	r2, #128	; 0x80
 801689c:	615a      	str	r2, [r3, #20]
  DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 801689e:	193b      	adds	r3, r7, r4
 80168a0:	2200      	movs	r2, #0
 80168a2:	619a      	str	r2, [r3, #24]
  DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 80168a4:	193b      	adds	r3, r7, r4
 80168a6:	2200      	movs	r2, #0
 80168a8:	61da      	str	r2, [r3, #28]
  DMA_InitStruct.NbData = 0;
 80168aa:	193b      	adds	r3, r7, r4
 80168ac:	2200      	movs	r2, #0
 80168ae:	621a      	str	r2, [r3, #32]
  DMA_InitStruct.MemoryOrM2MDstAddress = 0x0;
 80168b0:	193b      	adds	r3, r7, r4
 80168b2:	2200      	movs	r2, #0
 80168b4:	605a      	str	r2, [r3, #4]
  DMA_InitStruct.PeriphOrM2MSrcAddress = 0x0;
 80168b6:	193b      	adds	r3, r7, r4
 80168b8:	2200      	movs	r2, #0
 80168ba:	601a      	str	r2, [r3, #0]

  switch (PortNum)
 80168bc:	1dfb      	adds	r3, r7, #7
 80168be:	781b      	ldrb	r3, [r3, #0]
 80168c0:	2b00      	cmp	r3, #0
 80168c2:	d110      	bne.n	80168e6 <USBPD_HW_Init_DMATxInstance+0x76>
  {
    case 0 :
      /* Enable the clock */
      UCPDDMA_INSTANCE0_CLOCKENABLE_TX;
 80168c4:	2001      	movs	r0, #1
 80168c6:	f7ff ff5f 	bl	8016788 <LL_AHB1_GRP1_EnableClock>

      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE0_REQUEST_TX;
 80168ca:	193b      	adds	r3, r7, r4
 80168cc:	223b      	movs	r2, #59	; 0x3b
 80168ce:	625a      	str	r2, [r3, #36]	; 0x24
      DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
 80168d0:	193b      	adds	r3, r7, r4
 80168d2:	2280      	movs	r2, #128	; 0x80
 80168d4:	0152      	lsls	r2, r2, #5
 80168d6:	629a      	str	r2, [r3, #40]	; 0x28
      (void)LL_DMA_Init(UCPDDMA_INSTANCE0_DMA_TX, UCPDDMA_INSTANCE0_LL_CHANNEL_TX, &DMA_InitStruct);
 80168d8:	193b      	adds	r3, r7, r4
 80168da:	4806      	ldr	r0, [pc, #24]	; (80168f4 <USBPD_HW_Init_DMATxInstance+0x84>)
 80168dc:	001a      	movs	r2, r3
 80168de:	2101      	movs	r1, #1
 80168e0:	f7fc fbee 	bl	80130c0 <LL_DMA_Init>
      break;
 80168e4:	e000      	b.n	80168e8 <USBPD_HW_Init_DMATxInstance+0x78>
      DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_TX, UCPDDMA_INSTANCE1_LL_CHANNEL_TX, &DMA_InitStruct);
      break;
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 80168e6:	46c0      	nop			; (mov r8, r8)
  }

#if defined(UCPD_INSTANCE1)
  return (PortNum == 0u) ? UCPDDMA_INSTANCE0_CHANNEL_TX : UCPDDMA_INSTANCE1_CHANNEL_TX;
#else
  return UCPDDMA_INSTANCE0_CHANNEL_TX;
 80168e8:	4b03      	ldr	r3, [pc, #12]	; (80168f8 <USBPD_HW_Init_DMATxInstance+0x88>)
#endif /* UCPD_INSTANCE1 */
}
 80168ea:	0018      	movs	r0, r3
 80168ec:	46bd      	mov	sp, r7
 80168ee:	b00f      	add	sp, #60	; 0x3c
 80168f0:	bd90      	pop	{r4, r7, pc}
 80168f2:	46c0      	nop			; (mov r8, r8)
 80168f4:	40020000 	.word	0x40020000
 80168f8:	4002001c 	.word	0x4002001c

080168fc <USBPD_HW_DeInit_DMATxInstance>:

void USBPD_HW_DeInit_DMATxInstance(uint8_t PortNum)
{
 80168fc:	b580      	push	{r7, lr}
 80168fe:	b082      	sub	sp, #8
 8016900:	af00      	add	r7, sp, #0
 8016902:	0002      	movs	r2, r0
 8016904:	1dfb      	adds	r3, r7, #7
 8016906:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
}
 8016908:	46c0      	nop			; (mov r8, r8)
 801690a:	46bd      	mov	sp, r7
 801690c:	b002      	add	sp, #8
 801690e:	bd80      	pop	{r7, pc}

08016910 <USBPD_HW_SetFRSSignalling>:
  (void)PortNum;
  return LL_UCPD_RESISTOR_3_0A;
}

void USBPD_HW_SetFRSSignalling(uint8_t PortNum, uint8_t cc)
{
 8016910:	b580      	push	{r7, lr}
 8016912:	b082      	sub	sp, #8
 8016914:	af00      	add	r7, sp, #0
 8016916:	0002      	movs	r2, r0
 8016918:	1dfb      	adds	r3, r7, #7
 801691a:	701a      	strb	r2, [r3, #0]
 801691c:	1dbb      	adds	r3, r7, #6
 801691e:	1c0a      	adds	r2, r1, #0
 8016920:	701a      	strb	r2, [r3, #0]
      }
      break;
    }
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 8016922:	46c0      	nop			; (mov r8, r8)
  }
}
 8016924:	46c0      	nop			; (mov r8, r8)
 8016926:	46bd      	mov	sp, r7
 8016928:	b002      	add	sp, #8
 801692a:	bd80      	pop	{r7, pc}

0801692c <LL_UCPD_ClearFlag_TypeCEventCC2>:
  * @rmtoll IIMR          TYPECEVT2IE        LL_UCPD_ClearFlag_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 801692c:	b580      	push	{r7, lr}
 801692e:	b082      	sub	sp, #8
 8016930:	af00      	add	r7, sp, #0
 8016932:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT2CF);
 8016934:	687b      	ldr	r3, [r7, #4]
 8016936:	699b      	ldr	r3, [r3, #24]
 8016938:	2280      	movs	r2, #128	; 0x80
 801693a:	0212      	lsls	r2, r2, #8
 801693c:	431a      	orrs	r2, r3
 801693e:	687b      	ldr	r3, [r7, #4]
 8016940:	619a      	str	r2, [r3, #24]
}
 8016942:	46c0      	nop			; (mov r8, r8)
 8016944:	46bd      	mov	sp, r7
 8016946:	b002      	add	sp, #8
 8016948:	bd80      	pop	{r7, pc}

0801694a <LL_UCPD_ClearFlag_TypeCEventCC1>:
  * @rmtoll IIMR          TYPECEVT1IE        LL_UCPD_ClearFlag_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 801694a:	b580      	push	{r7, lr}
 801694c:	b082      	sub	sp, #8
 801694e:	af00      	add	r7, sp, #0
 8016950:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT1CF);
 8016952:	687b      	ldr	r3, [r7, #4]
 8016954:	699b      	ldr	r3, [r3, #24]
 8016956:	2280      	movs	r2, #128	; 0x80
 8016958:	01d2      	lsls	r2, r2, #7
 801695a:	431a      	orrs	r2, r3
 801695c:	687b      	ldr	r3, [r7, #4]
 801695e:	619a      	str	r2, [r3, #24]
}
 8016960:	46c0      	nop			; (mov r8, r8)
 8016962:	46bd      	mov	sp, r7
 8016964:	b002      	add	sp, #8
 8016966:	bd80      	pop	{r7, pc}

08016968 <LL_UCPD_ClearFlag_RxMsgEnd>:
  * @rmtoll ICR          RXMSGENDIE         LL_UCPD_ClearFlag_RxMsgEnd
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxMsgEnd(UCPD_TypeDef *UCPDx)
{
 8016968:	b580      	push	{r7, lr}
 801696a:	b082      	sub	sp, #8
 801696c:	af00      	add	r7, sp, #0
 801696e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXMSGENDCF);
 8016970:	687b      	ldr	r3, [r7, #4]
 8016972:	699b      	ldr	r3, [r3, #24]
 8016974:	2280      	movs	r2, #128	; 0x80
 8016976:	0152      	lsls	r2, r2, #5
 8016978:	431a      	orrs	r2, r3
 801697a:	687b      	ldr	r3, [r7, #4]
 801697c:	619a      	str	r2, [r3, #24]
}
 801697e:	46c0      	nop			; (mov r8, r8)
 8016980:	46bd      	mov	sp, r7
 8016982:	b002      	add	sp, #8
 8016984:	bd80      	pop	{r7, pc}

08016986 <LL_UCPD_ClearFlag_RxOvr>:
  * @rmtoll ICR          RXOVRIE         LL_UCPD_ClearFlag_RxOvr
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOvr(UCPD_TypeDef *UCPDx)
{
 8016986:	b580      	push	{r7, lr}
 8016988:	b082      	sub	sp, #8
 801698a:	af00      	add	r7, sp, #0
 801698c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXOVRCF);
 801698e:	687b      	ldr	r3, [r7, #4]
 8016990:	699b      	ldr	r3, [r3, #24]
 8016992:	2280      	movs	r2, #128	; 0x80
 8016994:	0112      	lsls	r2, r2, #4
 8016996:	431a      	orrs	r2, r3
 8016998:	687b      	ldr	r3, [r7, #4]
 801699a:	619a      	str	r2, [r3, #24]
}
 801699c:	46c0      	nop			; (mov r8, r8)
 801699e:	46bd      	mov	sp, r7
 80169a0:	b002      	add	sp, #8
 80169a2:	bd80      	pop	{r7, pc}

080169a4 <LL_UCPD_ClearFlag_RxHRST>:
  * @rmtoll ICR          RXHRSTDETIE         LL_UCPD_ClearFlag_RxHRST
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxHRST(UCPD_TypeDef *UCPDx)
{
 80169a4:	b580      	push	{r7, lr}
 80169a6:	b082      	sub	sp, #8
 80169a8:	af00      	add	r7, sp, #0
 80169aa:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXHRSTDETCF);
 80169ac:	687b      	ldr	r3, [r7, #4]
 80169ae:	699b      	ldr	r3, [r3, #24]
 80169b0:	2280      	movs	r2, #128	; 0x80
 80169b2:	00d2      	lsls	r2, r2, #3
 80169b4:	431a      	orrs	r2, r3
 80169b6:	687b      	ldr	r3, [r7, #4]
 80169b8:	619a      	str	r2, [r3, #24]
}
 80169ba:	46c0      	nop			; (mov r8, r8)
 80169bc:	46bd      	mov	sp, r7
 80169be:	b002      	add	sp, #8
 80169c0:	bd80      	pop	{r7, pc}

080169c2 <LL_UCPD_ClearFlag_RxOrderSet>:
  * @rmtoll ICR          RXORDDETIE         LL_UCPD_ClearFlag_RxOrderSet
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOrderSet(UCPD_TypeDef *UCPDx)
{
 80169c2:	b580      	push	{r7, lr}
 80169c4:	b082      	sub	sp, #8
 80169c6:	af00      	add	r7, sp, #0
 80169c8:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXORDDETCF);
 80169ca:	687b      	ldr	r3, [r7, #4]
 80169cc:	699b      	ldr	r3, [r3, #24]
 80169ce:	2280      	movs	r2, #128	; 0x80
 80169d0:	0092      	lsls	r2, r2, #2
 80169d2:	431a      	orrs	r2, r3
 80169d4:	687b      	ldr	r3, [r7, #4]
 80169d6:	619a      	str	r2, [r3, #24]
}
 80169d8:	46c0      	nop			; (mov r8, r8)
 80169da:	46bd      	mov	sp, r7
 80169dc:	b002      	add	sp, #8
 80169de:	bd80      	pop	{r7, pc}

080169e0 <LL_UCPD_ClearFlag_TxUND>:
  * @rmtoll ICR          TXUNDIE         LL_UCPD_ClearFlag_TxUND
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxUND(UCPD_TypeDef *UCPDx)
{
 80169e0:	b580      	push	{r7, lr}
 80169e2:	b082      	sub	sp, #8
 80169e4:	af00      	add	r7, sp, #0
 80169e6:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXUNDCF);
 80169e8:	687b      	ldr	r3, [r7, #4]
 80169ea:	699b      	ldr	r3, [r3, #24]
 80169ec:	2240      	movs	r2, #64	; 0x40
 80169ee:	431a      	orrs	r2, r3
 80169f0:	687b      	ldr	r3, [r7, #4]
 80169f2:	619a      	str	r2, [r3, #24]
}
 80169f4:	46c0      	nop			; (mov r8, r8)
 80169f6:	46bd      	mov	sp, r7
 80169f8:	b002      	add	sp, #8
 80169fa:	bd80      	pop	{r7, pc}

080169fc <LL_UCPD_ClearFlag_TxHRSTSENT>:
  * @rmtoll ICR          HRSTSENTIE         LL_UCPD_ClearFlag_TxHRSTSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTSENT(UCPD_TypeDef *UCPDx)
{
 80169fc:	b580      	push	{r7, lr}
 80169fe:	b082      	sub	sp, #8
 8016a00:	af00      	add	r7, sp, #0
 8016a02:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTSENTCF);
 8016a04:	687b      	ldr	r3, [r7, #4]
 8016a06:	699b      	ldr	r3, [r3, #24]
 8016a08:	2220      	movs	r2, #32
 8016a0a:	431a      	orrs	r2, r3
 8016a0c:	687b      	ldr	r3, [r7, #4]
 8016a0e:	619a      	str	r2, [r3, #24]
}
 8016a10:	46c0      	nop			; (mov r8, r8)
 8016a12:	46bd      	mov	sp, r7
 8016a14:	b002      	add	sp, #8
 8016a16:	bd80      	pop	{r7, pc}

08016a18 <LL_UCPD_ClearFlag_TxHRSTDISC>:
  * @rmtoll ICR          HRSTDISCIE         LL_UCPD_ClearFlag_TxHRSTDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTDISC(UCPD_TypeDef *UCPDx)
{
 8016a18:	b580      	push	{r7, lr}
 8016a1a:	b082      	sub	sp, #8
 8016a1c:	af00      	add	r7, sp, #0
 8016a1e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTDISCCF);
 8016a20:	687b      	ldr	r3, [r7, #4]
 8016a22:	699b      	ldr	r3, [r3, #24]
 8016a24:	2210      	movs	r2, #16
 8016a26:	431a      	orrs	r2, r3
 8016a28:	687b      	ldr	r3, [r7, #4]
 8016a2a:	619a      	str	r2, [r3, #24]
}
 8016a2c:	46c0      	nop			; (mov r8, r8)
 8016a2e:	46bd      	mov	sp, r7
 8016a30:	b002      	add	sp, #8
 8016a32:	bd80      	pop	{r7, pc}

08016a34 <LL_UCPD_ClearFlag_TxMSGABT>:
  * @rmtoll ICR          TXMSGABTIE         LL_UCPD_ClearFlag_TxMSGABT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGABT(UCPD_TypeDef *UCPDx)
{
 8016a34:	b580      	push	{r7, lr}
 8016a36:	b082      	sub	sp, #8
 8016a38:	af00      	add	r7, sp, #0
 8016a3a:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGABTCF);
 8016a3c:	687b      	ldr	r3, [r7, #4]
 8016a3e:	699b      	ldr	r3, [r3, #24]
 8016a40:	2208      	movs	r2, #8
 8016a42:	431a      	orrs	r2, r3
 8016a44:	687b      	ldr	r3, [r7, #4]
 8016a46:	619a      	str	r2, [r3, #24]
}
 8016a48:	46c0      	nop			; (mov r8, r8)
 8016a4a:	46bd      	mov	sp, r7
 8016a4c:	b002      	add	sp, #8
 8016a4e:	bd80      	pop	{r7, pc}

08016a50 <LL_UCPD_ClearFlag_TxMSGSENT>:
  * @rmtoll ICR          TXMSGSENTIE         LL_UCPD_ClearFlag_TxMSGSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGSENT(UCPD_TypeDef *UCPDx)
{
 8016a50:	b580      	push	{r7, lr}
 8016a52:	b082      	sub	sp, #8
 8016a54:	af00      	add	r7, sp, #0
 8016a56:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGSENTCF);
 8016a58:	687b      	ldr	r3, [r7, #4]
 8016a5a:	699b      	ldr	r3, [r3, #24]
 8016a5c:	2204      	movs	r2, #4
 8016a5e:	431a      	orrs	r2, r3
 8016a60:	687b      	ldr	r3, [r7, #4]
 8016a62:	619a      	str	r2, [r3, #24]
}
 8016a64:	46c0      	nop			; (mov r8, r8)
 8016a66:	46bd      	mov	sp, r7
 8016a68:	b002      	add	sp, #8
 8016a6a:	bd80      	pop	{r7, pc}

08016a6c <LL_UCPD_ClearFlag_TxMSGDISC>:
  * @rmtoll ICR          TXMSGDISCIE         LL_UCPD_ClearFlag_TxMSGDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGDISC(UCPD_TypeDef *UCPDx)
{
 8016a6c:	b580      	push	{r7, lr}
 8016a6e:	b082      	sub	sp, #8
 8016a70:	af00      	add	r7, sp, #0
 8016a72:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGDISCCF);
 8016a74:	687b      	ldr	r3, [r7, #4]
 8016a76:	699b      	ldr	r3, [r3, #24]
 8016a78:	2202      	movs	r2, #2
 8016a7a:	431a      	orrs	r2, r3
 8016a7c:	687b      	ldr	r3, [r7, #4]
 8016a7e:	619a      	str	r2, [r3, #24]
}
 8016a80:	46c0      	nop			; (mov r8, r8)
 8016a82:	46bd      	mov	sp, r7
 8016a84:	b002      	add	sp, #8
 8016a86:	bd80      	pop	{r7, pc}

08016a88 <USBPD_PORT0_IRQHandler>:
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
void PORTx_IRQHandler(uint8_t PortNum);

void USBPD_PORT0_IRQHandler(void)
{
 8016a88:	b580      	push	{r7, lr}
 8016a8a:	af00      	add	r7, sp, #0
  PORTx_IRQHandler(USBPD_PORT_0);
 8016a8c:	2000      	movs	r0, #0
 8016a8e:	f000 f803 	bl	8016a98 <PORTx_IRQHandler>
}
 8016a92:	46c0      	nop			; (mov r8, r8)
 8016a94:	46bd      	mov	sp, r7
 8016a96:	bd80      	pop	{r7, pc}

08016a98 <PORTx_IRQHandler>:
{
  PORTx_IRQHandler(USBPD_PORT_1);
}

void PORTx_IRQHandler(uint8_t PortNum)
{
 8016a98:	b580      	push	{r7, lr}
 8016a9a:	b084      	sub	sp, #16
 8016a9c:	af00      	add	r7, sp, #0
 8016a9e:	0002      	movs	r2, r0
 8016aa0:	1dfb      	adds	r3, r7, #7
 8016aa2:	701a      	strb	r2, [r3, #0]
  UCPD_TypeDef *hucpd = Ports[PortNum].husbpd;
 8016aa4:	1dfb      	adds	r3, r7, #7
 8016aa6:	781a      	ldrb	r2, [r3, #0]
 8016aa8:	49a6      	ldr	r1, [pc, #664]	; (8016d44 <PORTx_IRQHandler+0x2ac>)
 8016aaa:	0013      	movs	r3, r2
 8016aac:	011b      	lsls	r3, r3, #4
 8016aae:	1a9b      	subs	r3, r3, r2
 8016ab0:	009b      	lsls	r3, r3, #2
 8016ab2:	585b      	ldr	r3, [r3, r1]
 8016ab4:	60fb      	str	r3, [r7, #12]
  uint32_t _interrupt = LL_UCPD_ReadReg(hucpd, SR);
 8016ab6:	68fb      	ldr	r3, [r7, #12]
 8016ab8:	695b      	ldr	r3, [r3, #20]
 8016aba:	60bb      	str	r3, [r7, #8]
  static uint8_t ovrflag[2] = {0, 0};

  if ((hucpd->IMR & _interrupt) != 0u)
 8016abc:	68fb      	ldr	r3, [r7, #12]
 8016abe:	691b      	ldr	r3, [r3, #16]
 8016ac0:	68ba      	ldr	r2, [r7, #8]
 8016ac2:	4013      	ands	r3, r2
 8016ac4:	d100      	bne.n	8016ac8 <PORTx_IRQHandler+0x30>
 8016ac6:	e1fc      	b.n	8016ec2 <PORTx_IRQHandler+0x42a>
  {
    /* TXIS no need to enable it all the transfer are done by DMA */
    if (UCPD_SR_TXMSGDISC == (_interrupt & UCPD_SR_TXMSGDISC))
 8016ac8:	68bb      	ldr	r3, [r7, #8]
 8016aca:	2202      	movs	r2, #2
 8016acc:	4013      	ands	r3, r2
 8016ace:	d03c      	beq.n	8016b4a <PORTx_IRQHandler+0xb2>
    {
      /* Message has been discarded */
      LL_UCPD_ClearFlag_TxMSGDISC(hucpd);
 8016ad0:	68fb      	ldr	r3, [r7, #12]
 8016ad2:	0018      	movs	r0, r3
 8016ad4:	f7ff ffca 	bl	8016a6c <LL_UCPD_ClearFlag_TxMSGDISC>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8016ad8:	1dfb      	adds	r3, r7, #7
 8016ada:	781a      	ldrb	r2, [r3, #0]
 8016adc:	4999      	ldr	r1, [pc, #612]	; (8016d44 <PORTx_IRQHandler+0x2ac>)
 8016ade:	0013      	movs	r3, r2
 8016ae0:	011b      	lsls	r3, r3, #4
 8016ae2:	1a9b      	subs	r3, r3, r2
 8016ae4:	009b      	lsls	r3, r3, #2
 8016ae6:	18cb      	adds	r3, r1, r3
 8016ae8:	3304      	adds	r3, #4
 8016aea:	681b      	ldr	r3, [r3, #0]
 8016aec:	6819      	ldr	r1, [r3, #0]
 8016aee:	1dfb      	adds	r3, r7, #7
 8016af0:	781a      	ldrb	r2, [r3, #0]
 8016af2:	4894      	ldr	r0, [pc, #592]	; (8016d44 <PORTx_IRQHandler+0x2ac>)
 8016af4:	0013      	movs	r3, r2
 8016af6:	011b      	lsls	r3, r3, #4
 8016af8:	1a9b      	subs	r3, r3, r2
 8016afa:	009b      	lsls	r3, r3, #2
 8016afc:	18c3      	adds	r3, r0, r3
 8016afe:	3304      	adds	r3, #4
 8016b00:	681b      	ldr	r3, [r3, #0]
 8016b02:	2201      	movs	r2, #1
 8016b04:	4391      	bics	r1, r2
 8016b06:	000a      	movs	r2, r1
 8016b08:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 8016b0a:	46c0      	nop			; (mov r8, r8)
 8016b0c:	1dfb      	adds	r3, r7, #7
 8016b0e:	781a      	ldrb	r2, [r3, #0]
 8016b10:	498c      	ldr	r1, [pc, #560]	; (8016d44 <PORTx_IRQHandler+0x2ac>)
 8016b12:	0013      	movs	r3, r2
 8016b14:	011b      	lsls	r3, r3, #4
 8016b16:	1a9b      	subs	r3, r3, r2
 8016b18:	009b      	lsls	r3, r3, #2
 8016b1a:	18cb      	adds	r3, r1, r3
 8016b1c:	3304      	adds	r3, #4
 8016b1e:	681b      	ldr	r3, [r3, #0]
 8016b20:	681b      	ldr	r3, [r3, #0]
 8016b22:	2201      	movs	r2, #1
 8016b24:	4013      	ands	r3, r2
 8016b26:	2b01      	cmp	r3, #1
 8016b28:	d0f0      	beq.n	8016b0c <PORTx_IRQHandler+0x74>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 1);
 8016b2a:	1dfb      	adds	r3, r7, #7
 8016b2c:	781a      	ldrb	r2, [r3, #0]
 8016b2e:	4985      	ldr	r1, [pc, #532]	; (8016d44 <PORTx_IRQHandler+0x2ac>)
 8016b30:	0013      	movs	r3, r2
 8016b32:	011b      	lsls	r3, r3, #4
 8016b34:	1a9b      	subs	r3, r3, r2
 8016b36:	009b      	lsls	r3, r3, #2
 8016b38:	18cb      	adds	r3, r1, r3
 8016b3a:	3314      	adds	r3, #20
 8016b3c:	681b      	ldr	r3, [r3, #0]
 8016b3e:	1dfa      	adds	r2, r7, #7
 8016b40:	7812      	ldrb	r2, [r2, #0]
 8016b42:	2101      	movs	r1, #1
 8016b44:	0010      	movs	r0, r2
 8016b46:	4798      	blx	r3
      return;
 8016b48:	e1bb      	b.n	8016ec2 <PORTx_IRQHandler+0x42a>
    }

    if (UCPD_SR_TXMSGSENT == (_interrupt & UCPD_SR_TXMSGSENT))
 8016b4a:	68bb      	ldr	r3, [r7, #8]
 8016b4c:	2204      	movs	r2, #4
 8016b4e:	4013      	ands	r3, r2
 8016b50:	d03c      	beq.n	8016bcc <PORTx_IRQHandler+0x134>
    {
      /* Message has been fully transferred */
      LL_UCPD_ClearFlag_TxMSGSENT(hucpd);
 8016b52:	68fb      	ldr	r3, [r7, #12]
 8016b54:	0018      	movs	r0, r3
 8016b56:	f7ff ff7b 	bl	8016a50 <LL_UCPD_ClearFlag_TxMSGSENT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8016b5a:	1dfb      	adds	r3, r7, #7
 8016b5c:	781a      	ldrb	r2, [r3, #0]
 8016b5e:	4979      	ldr	r1, [pc, #484]	; (8016d44 <PORTx_IRQHandler+0x2ac>)
 8016b60:	0013      	movs	r3, r2
 8016b62:	011b      	lsls	r3, r3, #4
 8016b64:	1a9b      	subs	r3, r3, r2
 8016b66:	009b      	lsls	r3, r3, #2
 8016b68:	18cb      	adds	r3, r1, r3
 8016b6a:	3304      	adds	r3, #4
 8016b6c:	681b      	ldr	r3, [r3, #0]
 8016b6e:	6819      	ldr	r1, [r3, #0]
 8016b70:	1dfb      	adds	r3, r7, #7
 8016b72:	781a      	ldrb	r2, [r3, #0]
 8016b74:	4873      	ldr	r0, [pc, #460]	; (8016d44 <PORTx_IRQHandler+0x2ac>)
 8016b76:	0013      	movs	r3, r2
 8016b78:	011b      	lsls	r3, r3, #4
 8016b7a:	1a9b      	subs	r3, r3, r2
 8016b7c:	009b      	lsls	r3, r3, #2
 8016b7e:	18c3      	adds	r3, r0, r3
 8016b80:	3304      	adds	r3, #4
 8016b82:	681b      	ldr	r3, [r3, #0]
 8016b84:	2201      	movs	r2, #1
 8016b86:	4391      	bics	r1, r2
 8016b88:	000a      	movs	r2, r1
 8016b8a:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 8016b8c:	46c0      	nop			; (mov r8, r8)
 8016b8e:	1dfb      	adds	r3, r7, #7
 8016b90:	781a      	ldrb	r2, [r3, #0]
 8016b92:	496c      	ldr	r1, [pc, #432]	; (8016d44 <PORTx_IRQHandler+0x2ac>)
 8016b94:	0013      	movs	r3, r2
 8016b96:	011b      	lsls	r3, r3, #4
 8016b98:	1a9b      	subs	r3, r3, r2
 8016b9a:	009b      	lsls	r3, r3, #2
 8016b9c:	18cb      	adds	r3, r1, r3
 8016b9e:	3304      	adds	r3, #4
 8016ba0:	681b      	ldr	r3, [r3, #0]
 8016ba2:	681b      	ldr	r3, [r3, #0]
 8016ba4:	2201      	movs	r2, #1
 8016ba6:	4013      	ands	r3, r2
 8016ba8:	2b01      	cmp	r3, #1
 8016baa:	d0f0      	beq.n	8016b8e <PORTx_IRQHandler+0xf6>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 0);
 8016bac:	1dfb      	adds	r3, r7, #7
 8016bae:	781a      	ldrb	r2, [r3, #0]
 8016bb0:	4964      	ldr	r1, [pc, #400]	; (8016d44 <PORTx_IRQHandler+0x2ac>)
 8016bb2:	0013      	movs	r3, r2
 8016bb4:	011b      	lsls	r3, r3, #4
 8016bb6:	1a9b      	subs	r3, r3, r2
 8016bb8:	009b      	lsls	r3, r3, #2
 8016bba:	18cb      	adds	r3, r1, r3
 8016bbc:	3314      	adds	r3, #20
 8016bbe:	681b      	ldr	r3, [r3, #0]
 8016bc0:	1dfa      	adds	r2, r7, #7
 8016bc2:	7812      	ldrb	r2, [r2, #0]
 8016bc4:	2100      	movs	r1, #0
 8016bc6:	0010      	movs	r0, r2
 8016bc8:	4798      	blx	r3

#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */
      return;
 8016bca:	e17a      	b.n	8016ec2 <PORTx_IRQHandler+0x42a>
    }

    if (UCPD_SR_TXMSGABT == (_interrupt & UCPD_SR_TXMSGABT))
 8016bcc:	68bb      	ldr	r3, [r7, #8]
 8016bce:	2208      	movs	r2, #8
 8016bd0:	4013      	ands	r3, r2
 8016bd2:	d03c      	beq.n	8016c4e <PORTx_IRQHandler+0x1b6>
    {
      LL_UCPD_ClearFlag_TxMSGABT(hucpd);
 8016bd4:	68fb      	ldr	r3, [r7, #12]
 8016bd6:	0018      	movs	r0, r3
 8016bd8:	f7ff ff2c 	bl	8016a34 <LL_UCPD_ClearFlag_TxMSGABT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8016bdc:	1dfb      	adds	r3, r7, #7
 8016bde:	781a      	ldrb	r2, [r3, #0]
 8016be0:	4958      	ldr	r1, [pc, #352]	; (8016d44 <PORTx_IRQHandler+0x2ac>)
 8016be2:	0013      	movs	r3, r2
 8016be4:	011b      	lsls	r3, r3, #4
 8016be6:	1a9b      	subs	r3, r3, r2
 8016be8:	009b      	lsls	r3, r3, #2
 8016bea:	18cb      	adds	r3, r1, r3
 8016bec:	3304      	adds	r3, #4
 8016bee:	681b      	ldr	r3, [r3, #0]
 8016bf0:	6819      	ldr	r1, [r3, #0]
 8016bf2:	1dfb      	adds	r3, r7, #7
 8016bf4:	781a      	ldrb	r2, [r3, #0]
 8016bf6:	4853      	ldr	r0, [pc, #332]	; (8016d44 <PORTx_IRQHandler+0x2ac>)
 8016bf8:	0013      	movs	r3, r2
 8016bfa:	011b      	lsls	r3, r3, #4
 8016bfc:	1a9b      	subs	r3, r3, r2
 8016bfe:	009b      	lsls	r3, r3, #2
 8016c00:	18c3      	adds	r3, r0, r3
 8016c02:	3304      	adds	r3, #4
 8016c04:	681b      	ldr	r3, [r3, #0]
 8016c06:	2201      	movs	r2, #1
 8016c08:	4391      	bics	r1, r2
 8016c0a:	000a      	movs	r2, r1
 8016c0c:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 8016c0e:	46c0      	nop			; (mov r8, r8)
 8016c10:	1dfb      	adds	r3, r7, #7
 8016c12:	781a      	ldrb	r2, [r3, #0]
 8016c14:	494b      	ldr	r1, [pc, #300]	; (8016d44 <PORTx_IRQHandler+0x2ac>)
 8016c16:	0013      	movs	r3, r2
 8016c18:	011b      	lsls	r3, r3, #4
 8016c1a:	1a9b      	subs	r3, r3, r2
 8016c1c:	009b      	lsls	r3, r3, #2
 8016c1e:	18cb      	adds	r3, r1, r3
 8016c20:	3304      	adds	r3, #4
 8016c22:	681b      	ldr	r3, [r3, #0]
 8016c24:	681b      	ldr	r3, [r3, #0]
 8016c26:	2201      	movs	r2, #1
 8016c28:	4013      	ands	r3, r2
 8016c2a:	2b01      	cmp	r3, #1
 8016c2c:	d0f0      	beq.n	8016c10 <PORTx_IRQHandler+0x178>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 2);
 8016c2e:	1dfb      	adds	r3, r7, #7
 8016c30:	781a      	ldrb	r2, [r3, #0]
 8016c32:	4944      	ldr	r1, [pc, #272]	; (8016d44 <PORTx_IRQHandler+0x2ac>)
 8016c34:	0013      	movs	r3, r2
 8016c36:	011b      	lsls	r3, r3, #4
 8016c38:	1a9b      	subs	r3, r3, r2
 8016c3a:	009b      	lsls	r3, r3, #2
 8016c3c:	18cb      	adds	r3, r1, r3
 8016c3e:	3314      	adds	r3, #20
 8016c40:	681b      	ldr	r3, [r3, #0]
 8016c42:	1dfa      	adds	r2, r7, #7
 8016c44:	7812      	ldrb	r2, [r2, #0]
 8016c46:	2102      	movs	r1, #2
 8016c48:	0010      	movs	r0, r2
 8016c4a:	4798      	blx	r3
      return;
 8016c4c:	e139      	b.n	8016ec2 <PORTx_IRQHandler+0x42a>
    }

    /* HRSTDISC : hard reset sending has been discarded */
    if (UCPD_SR_HRSTDISC == (_interrupt & UCPD_SR_HRSTDISC))
 8016c4e:	68bb      	ldr	r3, [r7, #8]
 8016c50:	2210      	movs	r2, #16
 8016c52:	4013      	ands	r3, r2
 8016c54:	d004      	beq.n	8016c60 <PORTx_IRQHandler+0x1c8>
    {
      LL_UCPD_ClearFlag_TxHRSTDISC(hucpd);
 8016c56:	68fb      	ldr	r3, [r7, #12]
 8016c58:	0018      	movs	r0, r3
 8016c5a:	f7ff fedd 	bl	8016a18 <LL_UCPD_ClearFlag_TxHRSTDISC>
      return;
 8016c5e:	e130      	b.n	8016ec2 <PORTx_IRQHandler+0x42a>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_HRSTSENT == (_interrupt & UCPD_SR_HRSTSENT))
 8016c60:	68bb      	ldr	r3, [r7, #8]
 8016c62:	2220      	movs	r2, #32
 8016c64:	4013      	ands	r3, r2
 8016c66:	d013      	beq.n	8016c90 <PORTx_IRQHandler+0x1f8>
    {
      /* Answer not expected by the stack */
      LL_UCPD_ClearFlag_TxHRSTSENT(hucpd);
 8016c68:	68fb      	ldr	r3, [r7, #12]
 8016c6a:	0018      	movs	r0, r3
 8016c6c:	f7ff fec6 	bl	80169fc <LL_UCPD_ClearFlag_TxHRSTSENT>
      Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted(PortNum, USBPD_SOPTYPE_HARD_RESET);
 8016c70:	1dfb      	adds	r3, r7, #7
 8016c72:	781a      	ldrb	r2, [r3, #0]
 8016c74:	4933      	ldr	r1, [pc, #204]	; (8016d44 <PORTx_IRQHandler+0x2ac>)
 8016c76:	0013      	movs	r3, r2
 8016c78:	011b      	lsls	r3, r3, #4
 8016c7a:	1a9b      	subs	r3, r3, r2
 8016c7c:	009b      	lsls	r3, r3, #2
 8016c7e:	18cb      	adds	r3, r1, r3
 8016c80:	3324      	adds	r3, #36	; 0x24
 8016c82:	681b      	ldr	r3, [r3, #0]
 8016c84:	1dfa      	adds	r2, r7, #7
 8016c86:	7812      	ldrb	r2, [r2, #0]
 8016c88:	2105      	movs	r1, #5
 8016c8a:	0010      	movs	r0, r2
 8016c8c:	4798      	blx	r3
      return;
 8016c8e:	e118      	b.n	8016ec2 <PORTx_IRQHandler+0x42a>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_TXUND == (_interrupt & UCPD_SR_TXUND))
 8016c90:	68bb      	ldr	r3, [r7, #8]
 8016c92:	2240      	movs	r2, #64	; 0x40
 8016c94:	4013      	ands	r3, r2
 8016c96:	d004      	beq.n	8016ca2 <PORTx_IRQHandler+0x20a>
    {
      /* Nothing to do.
         The port partner checks the message integrity with CRC, so PRL will repeat the sending.
         Can be used for debugging purpose */
      LL_UCPD_ClearFlag_TxUND(hucpd);
 8016c98:	68fb      	ldr	r3, [r7, #12]
 8016c9a:	0018      	movs	r0, r3
 8016c9c:	f7ff fea0 	bl	80169e0 <LL_UCPD_ClearFlag_TxUND>
      return;
 8016ca0:	e10f      	b.n	8016ec2 <PORTx_IRQHandler+0x42a>
    }

    /* RXNE : not needed the stack only perform transfer by DMA */
    /* RXORDDET: not needed so stack will not enabled this interrupt */
    if (UCPD_SR_RXORDDET == (_interrupt & UCPD_SR_RXORDDET))
 8016ca2:	68ba      	ldr	r2, [r7, #8]
 8016ca4:	2380      	movs	r3, #128	; 0x80
 8016ca6:	009b      	lsls	r3, r3, #2
 8016ca8:	4013      	ands	r3, r2
 8016caa:	d023      	beq.n	8016cf4 <PORTx_IRQHandler+0x25c>
    {
      if (LL_UCPD_RXORDSET_CABLE_RESET == hucpd->RX_ORDSET)
 8016cac:	68fb      	ldr	r3, [r7, #12]
 8016cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016cb0:	2b05      	cmp	r3, #5
 8016cb2:	d10e      	bne.n	8016cd2 <PORTx_IRQHandler+0x23a>
      {
        /* Cable reset detected */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 8016cb4:	1dfb      	adds	r3, r7, #7
 8016cb6:	781a      	ldrb	r2, [r3, #0]
 8016cb8:	4922      	ldr	r1, [pc, #136]	; (8016d44 <PORTx_IRQHandler+0x2ac>)
 8016cba:	0013      	movs	r3, r2
 8016cbc:	011b      	lsls	r3, r3, #4
 8016cbe:	1a9b      	subs	r3, r3, r2
 8016cc0:	009b      	lsls	r3, r3, #2
 8016cc2:	18cb      	adds	r3, r1, r3
 8016cc4:	331c      	adds	r3, #28
 8016cc6:	681b      	ldr	r3, [r3, #0]
 8016cc8:	1dfa      	adds	r2, r7, #7
 8016cca:	7812      	ldrb	r2, [r2, #0]
 8016ccc:	2106      	movs	r1, #6
 8016cce:	0010      	movs	r0, r2
 8016cd0:	4798      	blx	r3
      }
      LL_UCPD_ClearFlag_RxOrderSet(hucpd);
 8016cd2:	68fb      	ldr	r3, [r7, #12]
 8016cd4:	0018      	movs	r0, r3
 8016cd6:	f7ff fe74 	bl	80169c2 <LL_UCPD_ClearFlag_RxOrderSet>
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */

      /* Forbid message sending */
      Ports[PortNum].RXStatus = USBPD_TRUE;
 8016cda:	1dfb      	adds	r3, r7, #7
 8016cdc:	781a      	ldrb	r2, [r3, #0]
 8016cde:	4919      	ldr	r1, [pc, #100]	; (8016d44 <PORTx_IRQHandler+0x2ac>)
 8016ce0:	2038      	movs	r0, #56	; 0x38
 8016ce2:	0013      	movs	r3, r2
 8016ce4:	011b      	lsls	r3, r3, #4
 8016ce6:	1a9b      	subs	r3, r3, r2
 8016ce8:	009b      	lsls	r3, r3, #2
 8016cea:	18cb      	adds	r3, r1, r3
 8016cec:	181b      	adds	r3, r3, r0
 8016cee:	2201      	movs	r2, #1
 8016cf0:	701a      	strb	r2, [r3, #0]
      return;
 8016cf2:	e0e6      	b.n	8016ec2 <PORTx_IRQHandler+0x42a>
    }

    /* Check RXHRSTDET */
    if (UCPD_SR_RXHRSTDET == (_interrupt & UCPD_SR_RXHRSTDET))
 8016cf4:	68ba      	ldr	r2, [r7, #8]
 8016cf6:	2380      	movs	r3, #128	; 0x80
 8016cf8:	00db      	lsls	r3, r3, #3
 8016cfa:	4013      	ands	r3, r2
 8016cfc:	d013      	beq.n	8016d26 <PORTx_IRQHandler+0x28e>
    {
      Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_HARD_RESET);
 8016cfe:	1dfb      	adds	r3, r7, #7
 8016d00:	781a      	ldrb	r2, [r3, #0]
 8016d02:	4910      	ldr	r1, [pc, #64]	; (8016d44 <PORTx_IRQHandler+0x2ac>)
 8016d04:	0013      	movs	r3, r2
 8016d06:	011b      	lsls	r3, r3, #4
 8016d08:	1a9b      	subs	r3, r3, r2
 8016d0a:	009b      	lsls	r3, r3, #2
 8016d0c:	18cb      	adds	r3, r1, r3
 8016d0e:	331c      	adds	r3, #28
 8016d10:	681b      	ldr	r3, [r3, #0]
 8016d12:	1dfa      	adds	r2, r7, #7
 8016d14:	7812      	ldrb	r2, [r2, #0]
 8016d16:	2105      	movs	r1, #5
 8016d18:	0010      	movs	r0, r2
 8016d1a:	4798      	blx	r3
      LL_UCPD_ClearFlag_RxHRST(hucpd);
 8016d1c:	68fb      	ldr	r3, [r7, #12]
 8016d1e:	0018      	movs	r0, r3
 8016d20:	f7ff fe40 	bl	80169a4 <LL_UCPD_ClearFlag_RxHRST>
      return;
 8016d24:	e0cd      	b.n	8016ec2 <PORTx_IRQHandler+0x42a>
    }

    /* Check RXOVR */
    if (UCPD_SR_RXOVR == (_interrupt & UCPD_SR_RXOVR))
 8016d26:	68ba      	ldr	r2, [r7, #8]
 8016d28:	2380      	movs	r3, #128	; 0x80
 8016d2a:	011b      	lsls	r3, r3, #4
 8016d2c:	4013      	ands	r3, r2
 8016d2e:	d00d      	beq.n	8016d4c <PORTx_IRQHandler+0x2b4>
    {
      /* Nothing to do, the message will be discarded and port Partner will try sending again. */
      ovrflag[PortNum] = 1;
 8016d30:	1dfb      	adds	r3, r7, #7
 8016d32:	781b      	ldrb	r3, [r3, #0]
 8016d34:	4a04      	ldr	r2, [pc, #16]	; (8016d48 <PORTx_IRQHandler+0x2b0>)
 8016d36:	2101      	movs	r1, #1
 8016d38:	54d1      	strb	r1, [r2, r3]
      LL_UCPD_ClearFlag_RxOvr(hucpd);
 8016d3a:	68fb      	ldr	r3, [r7, #12]
 8016d3c:	0018      	movs	r0, r3
 8016d3e:	f7ff fe22 	bl	8016986 <LL_UCPD_ClearFlag_RxOvr>
      return;
 8016d42:	e0be      	b.n	8016ec2 <PORTx_IRQHandler+0x42a>
 8016d44:	20000a64 	.word	0x20000a64
 8016d48:	20000a58 	.word	0x20000a58
    }

    /* Check RXMSGEND an Rx message has been received */
    if (UCPD_SR_RXMSGEND == (_interrupt & UCPD_SR_RXMSGEND))
 8016d4c:	68ba      	ldr	r2, [r7, #8]
 8016d4e:	2380      	movs	r3, #128	; 0x80
 8016d50:	015b      	lsls	r3, r3, #5
 8016d52:	4013      	ands	r3, r2
 8016d54:	d100      	bne.n	8016d58 <PORTx_IRQHandler+0x2c0>
 8016d56:	e096      	b.n	8016e86 <PORTx_IRQHandler+0x3ee>
    {
      Ports[PortNum].RXStatus = USBPD_FALSE;
 8016d58:	1dfb      	adds	r3, r7, #7
 8016d5a:	781a      	ldrb	r2, [r3, #0]
 8016d5c:	495a      	ldr	r1, [pc, #360]	; (8016ec8 <PORTx_IRQHandler+0x430>)
 8016d5e:	2038      	movs	r0, #56	; 0x38
 8016d60:	0013      	movs	r3, r2
 8016d62:	011b      	lsls	r3, r3, #4
 8016d64:	1a9b      	subs	r3, r3, r2
 8016d66:	009b      	lsls	r3, r3, #2
 8016d68:	18cb      	adds	r3, r1, r3
 8016d6a:	181b      	adds	r3, r3, r0
 8016d6c:	2200      	movs	r2, #0
 8016d6e:	701a      	strb	r2, [r3, #0]

      /* For DMA mode, add a check to ensure the number of data received matches
         the number of data received by UCPD */
      LL_UCPD_ClearFlag_RxMsgEnd(hucpd);
 8016d70:	68fb      	ldr	r3, [r7, #12]
 8016d72:	0018      	movs	r0, r3
 8016d74:	f7ff fdf8 	bl	8016968 <LL_UCPD_ClearFlag_RxMsgEnd>

      /* Disable DMA */
      CLEAR_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 8016d78:	1dfb      	adds	r3, r7, #7
 8016d7a:	781a      	ldrb	r2, [r3, #0]
 8016d7c:	4952      	ldr	r1, [pc, #328]	; (8016ec8 <PORTx_IRQHandler+0x430>)
 8016d7e:	0013      	movs	r3, r2
 8016d80:	011b      	lsls	r3, r3, #4
 8016d82:	1a9b      	subs	r3, r3, r2
 8016d84:	009b      	lsls	r3, r3, #2
 8016d86:	18cb      	adds	r3, r1, r3
 8016d88:	3308      	adds	r3, #8
 8016d8a:	681b      	ldr	r3, [r3, #0]
 8016d8c:	6819      	ldr	r1, [r3, #0]
 8016d8e:	1dfb      	adds	r3, r7, #7
 8016d90:	781a      	ldrb	r2, [r3, #0]
 8016d92:	484d      	ldr	r0, [pc, #308]	; (8016ec8 <PORTx_IRQHandler+0x430>)
 8016d94:	0013      	movs	r3, r2
 8016d96:	011b      	lsls	r3, r3, #4
 8016d98:	1a9b      	subs	r3, r3, r2
 8016d9a:	009b      	lsls	r3, r3, #2
 8016d9c:	18c3      	adds	r3, r0, r3
 8016d9e:	3308      	adds	r3, #8
 8016da0:	681b      	ldr	r3, [r3, #0]
 8016da2:	2201      	movs	r2, #1
 8016da4:	4391      	bics	r1, r2
 8016da6:	000a      	movs	r2, r1
 8016da8:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmarx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 8016daa:	46c0      	nop			; (mov r8, r8)
 8016dac:	1dfb      	adds	r3, r7, #7
 8016dae:	781a      	ldrb	r2, [r3, #0]
 8016db0:	4945      	ldr	r1, [pc, #276]	; (8016ec8 <PORTx_IRQHandler+0x430>)
 8016db2:	0013      	movs	r3, r2
 8016db4:	011b      	lsls	r3, r3, #4
 8016db6:	1a9b      	subs	r3, r3, r2
 8016db8:	009b      	lsls	r3, r3, #2
 8016dba:	18cb      	adds	r3, r1, r3
 8016dbc:	3308      	adds	r3, #8
 8016dbe:	681b      	ldr	r3, [r3, #0]
 8016dc0:	681b      	ldr	r3, [r3, #0]
 8016dc2:	2201      	movs	r2, #1
 8016dc4:	4013      	ands	r3, r2
 8016dc6:	2b01      	cmp	r3, #1
 8016dc8:	d0f0      	beq.n	8016dac <PORTx_IRQHandler+0x314>

      /* Ready for next transaction */
      WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 8016dca:	1dfb      	adds	r3, r7, #7
 8016dcc:	781a      	ldrb	r2, [r3, #0]
 8016dce:	493e      	ldr	r1, [pc, #248]	; (8016ec8 <PORTx_IRQHandler+0x430>)
 8016dd0:	0013      	movs	r3, r2
 8016dd2:	011b      	lsls	r3, r3, #4
 8016dd4:	1a9b      	subs	r3, r3, r2
 8016dd6:	009b      	lsls	r3, r3, #2
 8016dd8:	18cb      	adds	r3, r1, r3
 8016dda:	3330      	adds	r3, #48	; 0x30
 8016ddc:	6818      	ldr	r0, [r3, #0]
 8016dde:	1dfb      	adds	r3, r7, #7
 8016de0:	781a      	ldrb	r2, [r3, #0]
 8016de2:	4939      	ldr	r1, [pc, #228]	; (8016ec8 <PORTx_IRQHandler+0x430>)
 8016de4:	0013      	movs	r3, r2
 8016de6:	011b      	lsls	r3, r3, #4
 8016de8:	1a9b      	subs	r3, r3, r2
 8016dea:	009b      	lsls	r3, r3, #2
 8016dec:	18cb      	adds	r3, r1, r3
 8016dee:	3308      	adds	r3, #8
 8016df0:	681b      	ldr	r3, [r3, #0]
 8016df2:	0002      	movs	r2, r0
 8016df4:	60da      	str	r2, [r3, #12]
      WRITE_REG(Ports[PortNum].hdmarx->CNDTR, SIZE_MAX_PD_TRANSACTION_UNCHUNK);
 8016df6:	1dfb      	adds	r3, r7, #7
 8016df8:	781a      	ldrb	r2, [r3, #0]
 8016dfa:	4933      	ldr	r1, [pc, #204]	; (8016ec8 <PORTx_IRQHandler+0x430>)
 8016dfc:	0013      	movs	r3, r2
 8016dfe:	011b      	lsls	r3, r3, #4
 8016e00:	1a9b      	subs	r3, r3, r2
 8016e02:	009b      	lsls	r3, r3, #2
 8016e04:	18cb      	adds	r3, r1, r3
 8016e06:	3308      	adds	r3, #8
 8016e08:	681b      	ldr	r3, [r3, #0]
 8016e0a:	2284      	movs	r2, #132	; 0x84
 8016e0c:	0052      	lsls	r2, r2, #1
 8016e0e:	605a      	str	r2, [r3, #4]

      /* Enable the DMA */
      SET_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 8016e10:	1dfb      	adds	r3, r7, #7
 8016e12:	781a      	ldrb	r2, [r3, #0]
 8016e14:	492c      	ldr	r1, [pc, #176]	; (8016ec8 <PORTx_IRQHandler+0x430>)
 8016e16:	0013      	movs	r3, r2
 8016e18:	011b      	lsls	r3, r3, #4
 8016e1a:	1a9b      	subs	r3, r3, r2
 8016e1c:	009b      	lsls	r3, r3, #2
 8016e1e:	18cb      	adds	r3, r1, r3
 8016e20:	3308      	adds	r3, #8
 8016e22:	681b      	ldr	r3, [r3, #0]
 8016e24:	6819      	ldr	r1, [r3, #0]
 8016e26:	1dfb      	adds	r3, r7, #7
 8016e28:	781a      	ldrb	r2, [r3, #0]
 8016e2a:	4827      	ldr	r0, [pc, #156]	; (8016ec8 <PORTx_IRQHandler+0x430>)
 8016e2c:	0013      	movs	r3, r2
 8016e2e:	011b      	lsls	r3, r3, #4
 8016e30:	1a9b      	subs	r3, r3, r2
 8016e32:	009b      	lsls	r3, r3, #2
 8016e34:	18c3      	adds	r3, r0, r3
 8016e36:	3308      	adds	r3, #8
 8016e38:	681b      	ldr	r3, [r3, #0]
 8016e3a:	2201      	movs	r2, #1
 8016e3c:	430a      	orrs	r2, r1
 8016e3e:	601a      	str	r2, [r3, #0]
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */

      if (((_interrupt & UCPD_SR_RXERR) == 0u) && (ovrflag[PortNum] == 0u))
 8016e40:	68ba      	ldr	r2, [r7, #8]
 8016e42:	2380      	movs	r3, #128	; 0x80
 8016e44:	019b      	lsls	r3, r3, #6
 8016e46:	4013      	ands	r3, r2
 8016e48:	d117      	bne.n	8016e7a <PORTx_IRQHandler+0x3e2>
 8016e4a:	1dfb      	adds	r3, r7, #7
 8016e4c:	781b      	ldrb	r3, [r3, #0]
 8016e4e:	4a1f      	ldr	r2, [pc, #124]	; (8016ecc <PORTx_IRQHandler+0x434>)
 8016e50:	5cd3      	ldrb	r3, [r2, r3]
 8016e52:	2b00      	cmp	r3, #0
 8016e54:	d111      	bne.n	8016e7a <PORTx_IRQHandler+0x3e2>
      {
        /* Rx message has been received without error */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed(PortNum, hucpd->RX_ORDSET & UCPD_RX_ORDSET_RXORDSET);
 8016e56:	1dfb      	adds	r3, r7, #7
 8016e58:	781a      	ldrb	r2, [r3, #0]
 8016e5a:	491b      	ldr	r1, [pc, #108]	; (8016ec8 <PORTx_IRQHandler+0x430>)
 8016e5c:	0013      	movs	r3, r2
 8016e5e:	011b      	lsls	r3, r3, #4
 8016e60:	1a9b      	subs	r3, r3, r2
 8016e62:	009b      	lsls	r3, r3, #2
 8016e64:	18cb      	adds	r3, r1, r3
 8016e66:	3320      	adds	r3, #32
 8016e68:	681a      	ldr	r2, [r3, #0]
 8016e6a:	68fb      	ldr	r3, [r7, #12]
 8016e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016e6e:	2107      	movs	r1, #7
 8016e70:	4019      	ands	r1, r3
 8016e72:	1dfb      	adds	r3, r7, #7
 8016e74:	781b      	ldrb	r3, [r3, #0]
 8016e76:	0018      	movs	r0, r3
 8016e78:	4790      	blx	r2
      }
      ovrflag[PortNum] = 0;
 8016e7a:	1dfb      	adds	r3, r7, #7
 8016e7c:	781b      	ldrb	r3, [r3, #0]
 8016e7e:	4a13      	ldr	r2, [pc, #76]	; (8016ecc <PORTx_IRQHandler+0x434>)
 8016e80:	2100      	movs	r1, #0
 8016e82:	54d1      	strb	r1, [r2, r3]
      return;
 8016e84:	e01d      	b.n	8016ec2 <PORTx_IRQHandler+0x42a>
    }

    /* Check TYPECEVT1IE/TYPECEVT1IE || check TYPECEVT2IE/TYPECEVT2IE */
    if ((UCPD_SR_TYPECEVT1 == (_interrupt & UCPD_SR_TYPECEVT1))
 8016e86:	68ba      	ldr	r2, [r7, #8]
 8016e88:	2380      	movs	r3, #128	; 0x80
 8016e8a:	01db      	lsls	r3, r3, #7
 8016e8c:	4013      	ands	r3, r2
 8016e8e:	d104      	bne.n	8016e9a <PORTx_IRQHandler+0x402>
        || (UCPD_SR_TYPECEVT2 == (_interrupt & UCPD_SR_TYPECEVT2)))
 8016e90:	68ba      	ldr	r2, [r7, #8]
 8016e92:	2380      	movs	r3, #128	; 0x80
 8016e94:	021b      	lsls	r3, r3, #8
 8016e96:	4013      	ands	r3, r2
 8016e98:	d013      	beq.n	8016ec2 <PORTx_IRQHandler+0x42a>
    {
      /* Clear both interrupt */
      LL_UCPD_ClearFlag_TypeCEventCC1(hucpd);
 8016e9a:	68fb      	ldr	r3, [r7, #12]
 8016e9c:	0018      	movs	r0, r3
 8016e9e:	f7ff fd54 	bl	801694a <LL_UCPD_ClearFlag_TypeCEventCC1>
      LL_UCPD_ClearFlag_TypeCEventCC2(hucpd);
 8016ea2:	68fb      	ldr	r3, [r7, #12]
 8016ea4:	0018      	movs	r0, r3
 8016ea6:	f7ff fd41 	bl	801692c <LL_UCPD_ClearFlag_TypeCEventCC2>
      Ports[PortNum].USBPD_CAD_WakeUp();
 8016eaa:	1dfb      	adds	r3, r7, #7
 8016eac:	781a      	ldrb	r2, [r3, #0]
 8016eae:	4906      	ldr	r1, [pc, #24]	; (8016ec8 <PORTx_IRQHandler+0x430>)
 8016eb0:	0013      	movs	r3, r2
 8016eb2:	011b      	lsls	r3, r3, #4
 8016eb4:	1a9b      	subs	r3, r3, r2
 8016eb6:	009b      	lsls	r3, r3, #2
 8016eb8:	18cb      	adds	r3, r1, r3
 8016eba:	332c      	adds	r3, #44	; 0x2c
 8016ebc:	681b      	ldr	r3, [r3, #0]
 8016ebe:	4798      	blx	r3
      /* Wakeup CAD to check the detection event */
      return;
 8016ec0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
#endif /* _FRS */
  }
}
 8016ec2:	46bd      	mov	sp, r7
 8016ec4:	b004      	add	sp, #16
 8016ec6:	bd80      	pop	{r7, pc}
 8016ec8:	20000a64 	.word	0x20000a64
 8016ecc:	20000a58 	.word	0x20000a58

08016ed0 <USBPD_PHY_Init>:
  * @param  SupportedSOP  bit field of the supported SOP
  * @retval status        @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_Init(uint8_t PortNum, const USBPD_PHY_Callbacks *pCallbacks, uint8_t *pRxBuffer,
                                   USBPD_PortPowerRole_TypeDef PowerRole, uint32_t SupportedSOP)
{
 8016ed0:	b590      	push	{r4, r7, lr}
 8016ed2:	b085      	sub	sp, #20
 8016ed4:	af00      	add	r7, sp, #0
 8016ed6:	60b9      	str	r1, [r7, #8]
 8016ed8:	607a      	str	r2, [r7, #4]
 8016eda:	603b      	str	r3, [r7, #0]
 8016edc:	240f      	movs	r4, #15
 8016ede:	193b      	adds	r3, r7, r4
 8016ee0:	1c02      	adds	r2, r0, #0
 8016ee2:	701a      	strb	r2, [r3, #0]
  (void)PowerRole;

  /* set all callbacks */
  Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted            = pCallbacks->USBPD_PHY_TxCompleted;
 8016ee4:	193b      	adds	r3, r7, r4
 8016ee6:	781a      	ldrb	r2, [r3, #0]
 8016ee8:	68bb      	ldr	r3, [r7, #8]
 8016eea:	6919      	ldr	r1, [r3, #16]
 8016eec:	4830      	ldr	r0, [pc, #192]	; (8016fb0 <USBPD_PHY_Init+0xe0>)
 8016eee:	0013      	movs	r3, r2
 8016ef0:	011b      	lsls	r3, r3, #4
 8016ef2:	1a9b      	subs	r3, r3, r2
 8016ef4:	009b      	lsls	r3, r3, #2
 8016ef6:	18c3      	adds	r3, r0, r3
 8016ef8:	3314      	adds	r3, #20
 8016efa:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_BistCompleted          = pCallbacks->USBPD_PHY_BistCompleted;
 8016efc:	193b      	adds	r3, r7, r4
 8016efe:	781a      	ldrb	r2, [r3, #0]
 8016f00:	68bb      	ldr	r3, [r7, #8]
 8016f02:	68d9      	ldr	r1, [r3, #12]
 8016f04:	482a      	ldr	r0, [pc, #168]	; (8016fb0 <USBPD_PHY_Init+0xe0>)
 8016f06:	0013      	movs	r3, r2
 8016f08:	011b      	lsls	r3, r3, #4
 8016f0a:	1a9b      	subs	r3, r3, r2
 8016f0c:	009b      	lsls	r3, r3, #2
 8016f0e:	18c3      	adds	r3, r0, r3
 8016f10:	3318      	adds	r3, #24
 8016f12:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication     = pCallbacks->USBPD_PHY_ResetIndication;
 8016f14:	193b      	adds	r3, r7, r4
 8016f16:	781a      	ldrb	r2, [r3, #0]
 8016f18:	68bb      	ldr	r3, [r7, #8]
 8016f1a:	6859      	ldr	r1, [r3, #4]
 8016f1c:	4824      	ldr	r0, [pc, #144]	; (8016fb0 <USBPD_PHY_Init+0xe0>)
 8016f1e:	0013      	movs	r3, r2
 8016f20:	011b      	lsls	r3, r3, #4
 8016f22:	1a9b      	subs	r3, r3, r2
 8016f24:	009b      	lsls	r3, r3, #2
 8016f26:	18c3      	adds	r3, r0, r3
 8016f28:	331c      	adds	r3, #28
 8016f2a:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed           = PHY_Rx_Completed;
 8016f2c:	193b      	adds	r3, r7, r4
 8016f2e:	781a      	ldrb	r2, [r3, #0]
 8016f30:	491f      	ldr	r1, [pc, #124]	; (8016fb0 <USBPD_PHY_Init+0xe0>)
 8016f32:	0013      	movs	r3, r2
 8016f34:	011b      	lsls	r3, r3, #4
 8016f36:	1a9b      	subs	r3, r3, r2
 8016f38:	009b      	lsls	r3, r3, #2
 8016f3a:	18cb      	adds	r3, r1, r3
 8016f3c:	3320      	adds	r3, #32
 8016f3e:	4a1d      	ldr	r2, [pc, #116]	; (8016fb4 <USBPD_PHY_Init+0xe4>)
 8016f40:	601a      	str	r2, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted  = pCallbacks->USBPD_PHY_ResetCompleted;
 8016f42:	193b      	adds	r3, r7, r4
 8016f44:	781a      	ldrb	r2, [r3, #0]
 8016f46:	68bb      	ldr	r3, [r7, #8]
 8016f48:	6899      	ldr	r1, [r3, #8]
 8016f4a:	4819      	ldr	r0, [pc, #100]	; (8016fb0 <USBPD_PHY_Init+0xe0>)
 8016f4c:	0013      	movs	r3, r2
 8016f4e:	011b      	lsls	r3, r3, #4
 8016f50:	1a9b      	subs	r3, r3, r2
 8016f52:	009b      	lsls	r3, r3, #2
 8016f54:	18c3      	adds	r3, r0, r3
 8016f56:	3324      	adds	r3, #36	; 0x24
 8016f58:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_TX_FRSReception        = pCallbacks->USBPD_PHY_FastRoleSwapReception;
 8016f5a:	193b      	adds	r3, r7, r4
 8016f5c:	781a      	ldrb	r2, [r3, #0]
 8016f5e:	68bb      	ldr	r3, [r7, #8]
 8016f60:	6959      	ldr	r1, [r3, #20]
 8016f62:	4813      	ldr	r0, [pc, #76]	; (8016fb0 <USBPD_PHY_Init+0xe0>)
 8016f64:	0013      	movs	r3, r2
 8016f66:	011b      	lsls	r3, r3, #4
 8016f68:	1a9b      	subs	r3, r3, r2
 8016f6a:	009b      	lsls	r3, r3, #2
 8016f6c:	18c3      	adds	r3, r0, r3
 8016f6e:	3328      	adds	r3, #40	; 0x28
 8016f70:	6019      	str	r1, [r3, #0]
  /* Initialize the hardware for the port */
  Ports[PortNum].ptr_RxBuff = pRxBuffer;
 8016f72:	193b      	adds	r3, r7, r4
 8016f74:	781a      	ldrb	r2, [r3, #0]
 8016f76:	490e      	ldr	r1, [pc, #56]	; (8016fb0 <USBPD_PHY_Init+0xe0>)
 8016f78:	0013      	movs	r3, r2
 8016f7a:	011b      	lsls	r3, r3, #4
 8016f7c:	1a9b      	subs	r3, r3, r2
 8016f7e:	009b      	lsls	r3, r3, #2
 8016f80:	18cb      	adds	r3, r1, r3
 8016f82:	3330      	adds	r3, #48	; 0x30
 8016f84:	687a      	ldr	r2, [r7, #4]
 8016f86:	601a      	str	r2, [r3, #0]

  /* Initialize port related functionalities inside this layer */
  PHY_Ports[PortNum].SupportedSOP = SupportedSOP;
 8016f88:	193b      	adds	r3, r7, r4
 8016f8a:	781b      	ldrb	r3, [r3, #0]
 8016f8c:	4a0a      	ldr	r2, [pc, #40]	; (8016fb8 <USBPD_PHY_Init+0xe8>)
 8016f8e:	00db      	lsls	r3, r3, #3
 8016f90:	18d3      	adds	r3, r2, r3
 8016f92:	3304      	adds	r3, #4
 8016f94:	6a3a      	ldr	r2, [r7, #32]
 8016f96:	601a      	str	r2, [r3, #0]
  PHY_Ports[PortNum].USBPD_PHY_MessageReceived = pCallbacks->USBPD_PHY_MessageReceived;
 8016f98:	193b      	adds	r3, r7, r4
 8016f9a:	781a      	ldrb	r2, [r3, #0]
 8016f9c:	68bb      	ldr	r3, [r7, #8]
 8016f9e:	6819      	ldr	r1, [r3, #0]
 8016fa0:	4b05      	ldr	r3, [pc, #20]	; (8016fb8 <USBPD_PHY_Init+0xe8>)
 8016fa2:	00d2      	lsls	r2, r2, #3
 8016fa4:	50d1      	str	r1, [r2, r3]

  return USBPD_OK;
 8016fa6:	2300      	movs	r3, #0
}
 8016fa8:	0018      	movs	r0, r3
 8016faa:	46bd      	mov	sp, r7
 8016fac:	b005      	add	sp, #20
 8016fae:	bd90      	pop	{r4, r7, pc}
 8016fb0:	20000a64 	.word	0x20000a64
 8016fb4:	080171a1 	.word	0x080171a1
 8016fb8:	20000a5c 	.word	0x20000a5c

08016fbc <USBPD_PHY_GetRetryTimerValue>:
  * @note   time used to determine when the protocol layer must re-send a message not acknowledged by a goodCRC
  * @param  PortNum    Number of the port.
  * @retval retry counter value in us.
  */
uint16_t USBPD_PHY_GetRetryTimerValue(uint8_t PortNum)
{
 8016fbc:	b580      	push	{r7, lr}
 8016fbe:	b082      	sub	sp, #8
 8016fc0:	af00      	add	r7, sp, #0
 8016fc2:	0002      	movs	r2, r0
 8016fc4:	1dfb      	adds	r3, r7, #7
 8016fc6:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
  return 905u;
 8016fc8:	4b02      	ldr	r3, [pc, #8]	; (8016fd4 <USBPD_PHY_GetRetryTimerValue+0x18>)
}
 8016fca:	0018      	movs	r0, r3
 8016fcc:	46bd      	mov	sp, r7
 8016fce:	b002      	add	sp, #8
 8016fd0:	bd80      	pop	{r7, pc}
 8016fd2:	46c0      	nop			; (mov r8, r8)
 8016fd4:	00000389 	.word	0x00000389

08016fd8 <USBPD_PHY_GetMinGOODCRCTimerValue>:
  * @note   time used to guarantee the min time of 26us between two PD message.
  * @param  PortNum    Number of the port.
  * @retval value in us.
  */
uint16_t USBPD_PHY_GetMinGOODCRCTimerValue(uint8_t PortNum)
{
 8016fd8:	b580      	push	{r7, lr}
 8016fda:	b082      	sub	sp, #8
 8016fdc:	af00      	add	r7, sp, #0
 8016fde:	0002      	movs	r2, r0
 8016fe0:	1dfb      	adds	r3, r7, #7
 8016fe2:	701a      	strb	r2, [r3, #0]
  return 30u;
 8016fe4:	231e      	movs	r3, #30
}
 8016fe6:	0018      	movs	r0, r3
 8016fe8:	46bd      	mov	sp, r7
 8016fea:	b002      	add	sp, #8
 8016fec:	bd80      	pop	{r7, pc}

08016fee <USBPD_PHY_Reset>:
  * @brief  Reset the PHY of a specified port.
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_Reset(uint8_t PortNum)
{
 8016fee:	b580      	push	{r7, lr}
 8016ff0:	b082      	sub	sp, #8
 8016ff2:	af00      	add	r7, sp, #0
 8016ff4:	0002      	movs	r2, r0
 8016ff6:	1dfb      	adds	r3, r7, #7
 8016ff8:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
  /* reset PHY layer   */
  /* reset HW_IF layer */
}
 8016ffa:	46c0      	nop			; (mov r8, r8)
 8016ffc:	46bd      	mov	sp, r7
 8016ffe:	b002      	add	sp, #8
 8017000:	bd80      	pop	{r7, pc}

08017002 <USBPD_PHY_ResetRequest>:
  * @param  PortNum Number of the port
  * @param  Type    Type of reset (hard or cable reset) @ref USBPD_SOPTYPE_HARD_RESET or @ref USBPD_SOPTYPE_CABLE_RESET
  * @retval status  @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_ResetRequest(uint8_t PortNum, USBPD_SOPType_TypeDef Type)
{
 8017002:	b580      	push	{r7, lr}
 8017004:	b082      	sub	sp, #8
 8017006:	af00      	add	r7, sp, #0
 8017008:	0002      	movs	r2, r0
 801700a:	1dfb      	adds	r3, r7, #7
 801700c:	701a      	strb	r2, [r3, #0]
 801700e:	1dbb      	adds	r3, r7, #6
 8017010:	1c0a      	adds	r2, r1, #0
 8017012:	701a      	strb	r2, [r3, #0]
  /* Send the requested reset */
  return USBPD_PHY_SendMessage(PortNum, Type, NULL, 0);
 8017014:	1dbb      	adds	r3, r7, #6
 8017016:	7819      	ldrb	r1, [r3, #0]
 8017018:	1dfb      	adds	r3, r7, #7
 801701a:	7818      	ldrb	r0, [r3, #0]
 801701c:	2300      	movs	r3, #0
 801701e:	2200      	movs	r2, #0
 8017020:	f000 f805 	bl	801702e <USBPD_PHY_SendMessage>
 8017024:	0003      	movs	r3, r0
}
 8017026:	0018      	movs	r0, r3
 8017028:	46bd      	mov	sp, r7
 801702a:	b002      	add	sp, #8
 801702c:	bd80      	pop	{r7, pc}

0801702e <USBPD_PHY_SendMessage>:
  * @param  pBuffer   Pointer to the buffer to be transmitted
  * @param  Size      Size of the buffer (bytes)
  * @retval status    @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_SendMessage(uint8_t PortNum, USBPD_SOPType_TypeDef Type, uint8_t *pBuffer, uint16_t Size)
{
 801702e:	b590      	push	{r4, r7, lr}
 8017030:	b083      	sub	sp, #12
 8017032:	af00      	add	r7, sp, #0
 8017034:	0004      	movs	r4, r0
 8017036:	0008      	movs	r0, r1
 8017038:	603a      	str	r2, [r7, #0]
 801703a:	0019      	movs	r1, r3
 801703c:	1dfb      	adds	r3, r7, #7
 801703e:	1c22      	adds	r2, r4, #0
 8017040:	701a      	strb	r2, [r3, #0]
 8017042:	1dbb      	adds	r3, r7, #6
 8017044:	1c02      	adds	r2, r0, #0
 8017046:	701a      	strb	r2, [r3, #0]
 8017048:	1d3b      	adds	r3, r7, #4
 801704a:	1c0a      	adds	r2, r1, #0
 801704c:	801a      	strh	r2, [r3, #0]
  /* Trace to track message */
  return USBPD_HW_IF_SendBuffer(PortNum, Type, pBuffer,  Size);
 801704e:	1d3b      	adds	r3, r7, #4
 8017050:	881c      	ldrh	r4, [r3, #0]
 8017052:	683a      	ldr	r2, [r7, #0]
 8017054:	1dbb      	adds	r3, r7, #6
 8017056:	7819      	ldrb	r1, [r3, #0]
 8017058:	1dfb      	adds	r3, r7, #7
 801705a:	7818      	ldrb	r0, [r3, #0]
 801705c:	0023      	movs	r3, r4
 801705e:	f000 fb2f 	bl	80176c0 <USBPD_HW_IF_SendBuffer>
 8017062:	0003      	movs	r3, r0
}
 8017064:	0018      	movs	r0, r3
 8017066:	46bd      	mov	sp, r7
 8017068:	b003      	add	sp, #12
 801706a:	bd90      	pop	{r4, r7, pc}

0801706c <USBPD_PHY_Send_BIST_Pattern>:
  * @brief  Send BIST pattern.
  * @param  PortNum   Number of the port
  * @retval status    @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_Send_BIST_Pattern(uint8_t PortNum)
{
 801706c:	b580      	push	{r7, lr}
 801706e:	b082      	sub	sp, #8
 8017070:	af00      	add	r7, sp, #0
 8017072:	0002      	movs	r2, r0
 8017074:	1dfb      	adds	r3, r7, #7
 8017076:	701a      	strb	r2, [r3, #0]
  /* Call the low-level function (HW_IF) to accomplish the BIST Carrier Mode Transmission */
  USBPD_HW_IF_Send_BIST_Pattern(PortNum);
 8017078:	1dfb      	adds	r3, r7, #7
 801707a:	781b      	ldrb	r3, [r3, #0]
 801707c:	0018      	movs	r0, r3
 801707e:	f000 fc7d 	bl	801797c <USBPD_HW_IF_Send_BIST_Pattern>
  return USBPD_OK;
 8017082:	2300      	movs	r3, #0
}
 8017084:	0018      	movs	r0, r3
 8017086:	46bd      	mov	sp, r7
 8017088:	b002      	add	sp, #8
 801708a:	bd80      	pop	{r7, pc}

0801708c <USBPD_PHY_ExitTransmit>:
  * @param  PortNum port number value
  * @param  mode    SOP BIST MODE 2
  * @retval USBPD   status
  */
USBPD_StatusTypeDef USBPD_PHY_ExitTransmit(uint8_t PortNum, USBPD_SOPType_TypeDef mode)
{
 801708c:	b580      	push	{r7, lr}
 801708e:	b082      	sub	sp, #8
 8017090:	af00      	add	r7, sp, #0
 8017092:	0002      	movs	r2, r0
 8017094:	1dfb      	adds	r3, r7, #7
 8017096:	701a      	strb	r2, [r3, #0]
 8017098:	1dbb      	adds	r3, r7, #6
 801709a:	1c0a      	adds	r2, r1, #0
 801709c:	701a      	strb	r2, [r3, #0]
  if (USBPD_SOPTYPE_BIST_MODE_2 == mode)
 801709e:	1dbb      	adds	r3, r7, #6
 80170a0:	781b      	ldrb	r3, [r3, #0]
 80170a2:	2b07      	cmp	r3, #7
 80170a4:	d104      	bne.n	80170b0 <USBPD_PHY_ExitTransmit+0x24>
  {
    USBPD_HW_IF_StopBISTMode2(PortNum);
 80170a6:	1dfb      	adds	r3, r7, #7
 80170a8:	781b      	ldrb	r3, [r3, #0]
 80170aa:	0018      	movs	r0, r3
 80170ac:	f000 fad0 	bl	8017650 <USBPD_HW_IF_StopBISTMode2>
  }
  return USBPD_OK;
 80170b0:	2300      	movs	r3, #0
}
 80170b2:	0018      	movs	r0, r3
 80170b4:	46bd      	mov	sp, r7
 80170b6:	b002      	add	sp, #8
 80170b8:	bd80      	pop	{r7, pc}

080170ba <USBPD_PHY_SetResistor_SinkTxNG>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port
  * @retval None
  */
void USBPD_PHY_SetResistor_SinkTxNG(uint8_t PortNum)
{
 80170ba:	b580      	push	{r7, lr}
 80170bc:	b082      	sub	sp, #8
 80170be:	af00      	add	r7, sp, #0
 80170c0:	0002      	movs	r2, r0
 80170c2:	1dfb      	adds	r3, r7, #7
 80170c4:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_SetResistor_SinkTxNG(PortNum);
 80170c6:	1dfb      	adds	r3, r7, #7
 80170c8:	781b      	ldrb	r3, [r3, #0]
 80170ca:	0018      	movs	r0, r3
 80170cc:	f001 f87e 	bl	80181cc <USBPD_HW_IF_SetResistor_SinkTxNG>
}
 80170d0:	46c0      	nop			; (mov r8, r8)
 80170d2:	46bd      	mov	sp, r7
 80170d4:	b002      	add	sp, #8
 80170d6:	bd80      	pop	{r7, pc}

080170d8 <USBPD_PHY_SetResistor_SinkTxOK>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port.
  * @retval none.
  */
void USBPD_PHY_SetResistor_SinkTxOK(uint8_t PortNum)
{
 80170d8:	b580      	push	{r7, lr}
 80170da:	b082      	sub	sp, #8
 80170dc:	af00      	add	r7, sp, #0
 80170de:	0002      	movs	r2, r0
 80170e0:	1dfb      	adds	r3, r7, #7
 80170e2:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_SetResistor_SinkTxOK(PortNum);
 80170e4:	1dfb      	adds	r3, r7, #7
 80170e6:	781b      	ldrb	r3, [r3, #0]
 80170e8:	0018      	movs	r0, r3
 80170ea:	f001 f889 	bl	8018200 <USBPD_HW_IF_SetResistor_SinkTxOK>
}
 80170ee:	46c0      	nop			; (mov r8, r8)
 80170f0:	46bd      	mov	sp, r7
 80170f2:	b002      	add	sp, #8
 80170f4:	bd80      	pop	{r7, pc}
	...

080170f8 <USBPD_PHY_SOPSupported>:
  * @param  PortNum  Number of the port.
  * @param  SOPSupported  List of the supported SOP
  * @retval None.
  */
void USBPD_PHY_SOPSupported(uint8_t PortNum, uint32_t SOPSupported)
{
 80170f8:	b580      	push	{r7, lr}
 80170fa:	b082      	sub	sp, #8
 80170fc:	af00      	add	r7, sp, #0
 80170fe:	0002      	movs	r2, r0
 8017100:	6039      	str	r1, [r7, #0]
 8017102:	1dfb      	adds	r3, r7, #7
 8017104:	701a      	strb	r2, [r3, #0]
  PHY_Ports[PortNum].SupportedSOP = SOPSupported;
 8017106:	1dfb      	adds	r3, r7, #7
 8017108:	781b      	ldrb	r3, [r3, #0]
 801710a:	4a05      	ldr	r2, [pc, #20]	; (8017120 <USBPD_PHY_SOPSupported+0x28>)
 801710c:	00db      	lsls	r3, r3, #3
 801710e:	18d3      	adds	r3, r2, r3
 8017110:	3304      	adds	r3, #4
 8017112:	683a      	ldr	r2, [r7, #0]
 8017114:	601a      	str	r2, [r3, #0]
}
 8017116:	46c0      	nop			; (mov r8, r8)
 8017118:	46bd      	mov	sp, r7
 801711a:	b002      	add	sp, #8
 801711c:	bd80      	pop	{r7, pc}
 801711e:	46c0      	nop			; (mov r8, r8)
 8017120:	20000a5c 	.word	0x20000a5c

08017124 <USBPD_PHY_IsResistor_SinkTxOk>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port.
  * @retval USBPD_TRUE or USBPD_FALSE
  */
uint8_t USBPD_PHY_IsResistor_SinkTxOk(uint8_t PortNum)
{
 8017124:	b580      	push	{r7, lr}
 8017126:	b082      	sub	sp, #8
 8017128:	af00      	add	r7, sp, #0
 801712a:	0002      	movs	r2, r0
 801712c:	1dfb      	adds	r3, r7, #7
 801712e:	701a      	strb	r2, [r3, #0]
  return USBPD_HW_IF_IsResistor_SinkTxOk(PortNum);
 8017130:	1dfb      	adds	r3, r7, #7
 8017132:	781b      	ldrb	r3, [r3, #0]
 8017134:	0018      	movs	r0, r3
 8017136:	f001 f87d 	bl	8018234 <USBPD_HW_IF_IsResistor_SinkTxOk>
 801713a:	0003      	movs	r3, r0
}
 801713c:	0018      	movs	r0, r3
 801713e:	46bd      	mov	sp, r7
 8017140:	b002      	add	sp, #8
 8017142:	bd80      	pop	{r7, pc}

08017144 <USBPD_PHY_FastRoleSwapSignalling>:
  * @brief  function to generate an FRS signalling
  * @param  PortNum  Number of the port.
  * @retval None.
  */
void USBPD_PHY_FastRoleSwapSignalling(uint8_t PortNum)
{
 8017144:	b580      	push	{r7, lr}
 8017146:	b082      	sub	sp, #8
 8017148:	af00      	add	r7, sp, #0
 801714a:	0002      	movs	r2, r0
 801714c:	1dfb      	adds	r3, r7, #7
 801714e:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_FastRoleSwapSignalling(PortNum);
 8017150:	1dfb      	adds	r3, r7, #7
 8017152:	781b      	ldrb	r3, [r3, #0]
 8017154:	0018      	movs	r0, r3
 8017156:	f001 f8b1 	bl	80182bc <USBPD_HW_IF_FastRoleSwapSignalling>
}
 801715a:	46c0      	nop			; (mov r8, r8)
 801715c:	46bd      	mov	sp, r7
 801715e:	b002      	add	sp, #8
 8017160:	bd80      	pop	{r7, pc}

08017162 <USBPD_PHY_EnableRX>:
  * @brief  function used to enable RX
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_EnableRX(uint8_t PortNum)
{
 8017162:	b580      	push	{r7, lr}
 8017164:	b082      	sub	sp, #8
 8017166:	af00      	add	r7, sp, #0
 8017168:	0002      	movs	r2, r0
 801716a:	1dfb      	adds	r3, r7, #7
 801716c:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_EnableRX(PortNum);
 801716e:	1dfb      	adds	r3, r7, #7
 8017170:	781b      	ldrb	r3, [r3, #0]
 8017172:	0018      	movs	r0, r3
 8017174:	f000 fe0a 	bl	8017d8c <USBPD_HW_IF_EnableRX>
}
 8017178:	46c0      	nop			; (mov r8, r8)
 801717a:	46bd      	mov	sp, r7
 801717c:	b002      	add	sp, #8
 801717e:	bd80      	pop	{r7, pc}

08017180 <USBPD_PHY_DisableRX>:
  * @brief  function used to disable RX
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_DisableRX(uint8_t PortNum)
{
 8017180:	b580      	push	{r7, lr}
 8017182:	b082      	sub	sp, #8
 8017184:	af00      	add	r7, sp, #0
 8017186:	0002      	movs	r2, r0
 8017188:	1dfb      	adds	r3, r7, #7
 801718a:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_DisableRX(PortNum);
 801718c:	1dfb      	adds	r3, r7, #7
 801718e:	781b      	ldrb	r3, [r3, #0]
 8017190:	0018      	movs	r0, r3
 8017192:	f000 fe13 	bl	8017dbc <USBPD_HW_IF_DisableRX>
}
 8017196:	46c0      	nop			; (mov r8, r8)
 8017198:	46bd      	mov	sp, r7
 801719a:	b002      	add	sp, #8
 801719c:	bd80      	pop	{r7, pc}
	...

080171a0 <PHY_Rx_Completed>:
  * @param  PortNum   Number of the port.
  * @param  MsgType   SOP Message Type
  * @retval None.
  */
void PHY_Rx_Completed(uint8_t PortNum, uint32_t MsgType)
{
 80171a0:	b590      	push	{r4, r7, lr}
 80171a2:	b085      	sub	sp, #20
 80171a4:	af00      	add	r7, sp, #0
 80171a6:	0002      	movs	r2, r0
 80171a8:	6039      	str	r1, [r7, #0]
 80171aa:	1dfb      	adds	r3, r7, #7
 80171ac:	701a      	strb	r2, [r3, #0]
  const USBPD_SOPType_TypeDef tab_sop_value[] =
 80171ae:	2008      	movs	r0, #8
 80171b0:	183b      	adds	r3, r7, r0
 80171b2:	4a2e      	ldr	r2, [pc, #184]	; (801726c <PHY_Rx_Completed+0xcc>)
 80171b4:	6811      	ldr	r1, [r2, #0]
 80171b6:	6019      	str	r1, [r3, #0]
 80171b8:	8892      	ldrh	r2, [r2, #4]
 80171ba:	809a      	strh	r2, [r3, #4]
    USBPD_SOPTYPE_SOP, USBPD_SOPTYPE_SOP1, USBPD_SOPTYPE_SOP2,
    USBPD_SOPTYPE_SOP1_DEBUG, USBPD_SOPTYPE_SOP2_DEBUG, USBPD_SOPTYPE_CABLE_RESET
  };
  USBPD_SOPType_TypeDef _msgtype;

  _msgtype = tab_sop_value[MsgType];
 80171bc:	240f      	movs	r4, #15
 80171be:	193b      	adds	r3, r7, r4
 80171c0:	1839      	adds	r1, r7, r0
 80171c2:	683a      	ldr	r2, [r7, #0]
 80171c4:	188a      	adds	r2, r1, r2
 80171c6:	7812      	ldrb	r2, [r2, #0]
 80171c8:	701a      	strb	r2, [r3, #0]

  /* check if the message must be forwarded to usbpd stack */
  switch (_msgtype)
 80171ca:	193b      	adds	r3, r7, r4
 80171cc:	781b      	ldrb	r3, [r3, #0]
 80171ce:	2b04      	cmp	r3, #4
 80171d0:	dc02      	bgt.n	80171d8 <PHY_Rx_Completed+0x38>
 80171d2:	2b00      	cmp	r3, #0
 80171d4:	da1d      	bge.n	8017212 <PHY_Rx_Completed+0x72>
                        2u + (header_rx.b.NumberOfDataObjects * 4u));
      }
#endif /* DEBUG_NOTFWD */
      break;
    default :
      break;
 80171d6:	e040      	b.n	801725a <PHY_Rx_Completed+0xba>
  switch (_msgtype)
 80171d8:	2b06      	cmp	r3, #6
 80171da:	d13e      	bne.n	801725a <PHY_Rx_Completed+0xba>
      if (0x1Eu == (PHY_Ports[PortNum].SupportedSOP & 0x1Eu))
 80171dc:	1dfb      	adds	r3, r7, #7
 80171de:	781b      	ldrb	r3, [r3, #0]
 80171e0:	4a23      	ldr	r2, [pc, #140]	; (8017270 <PHY_Rx_Completed+0xd0>)
 80171e2:	00db      	lsls	r3, r3, #3
 80171e4:	18d3      	adds	r3, r2, r3
 80171e6:	3304      	adds	r3, #4
 80171e8:	681b      	ldr	r3, [r3, #0]
 80171ea:	221e      	movs	r2, #30
 80171ec:	4013      	ands	r3, r2
 80171ee:	2b1e      	cmp	r3, #30
 80171f0:	d135      	bne.n	801725e <PHY_Rx_Completed+0xbe>
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 80171f2:	1dfb      	adds	r3, r7, #7
 80171f4:	781a      	ldrb	r2, [r3, #0]
 80171f6:	491f      	ldr	r1, [pc, #124]	; (8017274 <PHY_Rx_Completed+0xd4>)
 80171f8:	0013      	movs	r3, r2
 80171fa:	011b      	lsls	r3, r3, #4
 80171fc:	1a9b      	subs	r3, r3, r2
 80171fe:	009b      	lsls	r3, r3, #2
 8017200:	18cb      	adds	r3, r1, r3
 8017202:	331c      	adds	r3, #28
 8017204:	681b      	ldr	r3, [r3, #0]
 8017206:	1dfa      	adds	r2, r7, #7
 8017208:	7812      	ldrb	r2, [r2, #0]
 801720a:	2106      	movs	r1, #6
 801720c:	0010      	movs	r0, r2
 801720e:	4798      	blx	r3
      break;
 8017210:	e025      	b.n	801725e <PHY_Rx_Completed+0xbe>
      if (!((uint8_t)(0x1u << _msgtype) != (PHY_Ports[PortNum].SupportedSOP & (uint8_t)(0x1u << _msgtype))))
 8017212:	240f      	movs	r4, #15
 8017214:	193b      	adds	r3, r7, r4
 8017216:	781b      	ldrb	r3, [r3, #0]
 8017218:	2201      	movs	r2, #1
 801721a:	409a      	lsls	r2, r3
 801721c:	0013      	movs	r3, r2
 801721e:	b2db      	uxtb	r3, r3
 8017220:	0018      	movs	r0, r3
 8017222:	1dfb      	adds	r3, r7, #7
 8017224:	781b      	ldrb	r3, [r3, #0]
 8017226:	4a12      	ldr	r2, [pc, #72]	; (8017270 <PHY_Rx_Completed+0xd0>)
 8017228:	00db      	lsls	r3, r3, #3
 801722a:	18d3      	adds	r3, r2, r3
 801722c:	3304      	adds	r3, #4
 801722e:	681b      	ldr	r3, [r3, #0]
 8017230:	193a      	adds	r2, r7, r4
 8017232:	7812      	ldrb	r2, [r2, #0]
 8017234:	2101      	movs	r1, #1
 8017236:	4091      	lsls	r1, r2
 8017238:	000a      	movs	r2, r1
 801723a:	b2d2      	uxtb	r2, r2
 801723c:	4013      	ands	r3, r2
 801723e:	4298      	cmp	r0, r3
 8017240:	d10f      	bne.n	8017262 <PHY_Rx_Completed+0xc2>
        PHY_Ports[PortNum].USBPD_PHY_MessageReceived(PortNum, _msgtype);
 8017242:	1dfb      	adds	r3, r7, #7
 8017244:	781a      	ldrb	r2, [r3, #0]
 8017246:	4b0a      	ldr	r3, [pc, #40]	; (8017270 <PHY_Rx_Completed+0xd0>)
 8017248:	00d2      	lsls	r2, r2, #3
 801724a:	58d3      	ldr	r3, [r2, r3]
 801724c:	193a      	adds	r2, r7, r4
 801724e:	7811      	ldrb	r1, [r2, #0]
 8017250:	1dfa      	adds	r2, r7, #7
 8017252:	7812      	ldrb	r2, [r2, #0]
 8017254:	0010      	movs	r0, r2
 8017256:	4798      	blx	r3
      break;
 8017258:	e003      	b.n	8017262 <PHY_Rx_Completed+0xc2>
      break;
 801725a:	46c0      	nop			; (mov r8, r8)
 801725c:	e002      	b.n	8017264 <PHY_Rx_Completed+0xc4>
      break;
 801725e:	46c0      	nop			; (mov r8, r8)
 8017260:	e000      	b.n	8017264 <PHY_Rx_Completed+0xc4>
      break;
 8017262:	46c0      	nop			; (mov r8, r8)
  }
}
 8017264:	46c0      	nop			; (mov r8, r8)
 8017266:	46bd      	mov	sp, r7
 8017268:	b005      	add	sp, #20
 801726a:	bd90      	pop	{r4, r7, pc}
 801726c:	08029d04 	.word	0x08029d04
 8017270:	20000a5c 	.word	0x20000a5c
 8017274:	20000a64 	.word	0x20000a64

08017278 <LL_AHB1_GRP1_EnableClock>:
{
 8017278:	b580      	push	{r7, lr}
 801727a:	b084      	sub	sp, #16
 801727c:	af00      	add	r7, sp, #0
 801727e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8017280:	4b07      	ldr	r3, [pc, #28]	; (80172a0 <LL_AHB1_GRP1_EnableClock+0x28>)
 8017282:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8017284:	4b06      	ldr	r3, [pc, #24]	; (80172a0 <LL_AHB1_GRP1_EnableClock+0x28>)
 8017286:	687a      	ldr	r2, [r7, #4]
 8017288:	430a      	orrs	r2, r1
 801728a:	639a      	str	r2, [r3, #56]	; 0x38
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 801728c:	4b04      	ldr	r3, [pc, #16]	; (80172a0 <LL_AHB1_GRP1_EnableClock+0x28>)
 801728e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017290:	687a      	ldr	r2, [r7, #4]
 8017292:	4013      	ands	r3, r2
 8017294:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8017296:	68fb      	ldr	r3, [r7, #12]
}
 8017298:	46c0      	nop			; (mov r8, r8)
 801729a:	46bd      	mov	sp, r7
 801729c:	b004      	add	sp, #16
 801729e:	bd80      	pop	{r7, pc}
 80172a0:	40021000 	.word	0x40021000

080172a4 <LL_APB1_GRP1_EnableClock>:
{
 80172a4:	b580      	push	{r7, lr}
 80172a6:	b084      	sub	sp, #16
 80172a8:	af00      	add	r7, sp, #0
 80172aa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR1, Periphs);
 80172ac:	4b07      	ldr	r3, [pc, #28]	; (80172cc <LL_APB1_GRP1_EnableClock+0x28>)
 80172ae:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80172b0:	4b06      	ldr	r3, [pc, #24]	; (80172cc <LL_APB1_GRP1_EnableClock+0x28>)
 80172b2:	687a      	ldr	r2, [r7, #4]
 80172b4:	430a      	orrs	r2, r1
 80172b6:	63da      	str	r2, [r3, #60]	; 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 80172b8:	4b04      	ldr	r3, [pc, #16]	; (80172cc <LL_APB1_GRP1_EnableClock+0x28>)
 80172ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80172bc:	687a      	ldr	r2, [r7, #4]
 80172be:	4013      	ands	r3, r2
 80172c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80172c2:	68fb      	ldr	r3, [r7, #12]
}
 80172c4:	46c0      	nop			; (mov r8, r8)
 80172c6:	46bd      	mov	sp, r7
 80172c8:	b004      	add	sp, #16
 80172ca:	bd80      	pop	{r7, pc}
 80172cc:	40021000 	.word	0x40021000

080172d0 <LL_APB2_GRP1_EnableClock>:
{
 80172d0:	b580      	push	{r7, lr}
 80172d2:	b084      	sub	sp, #16
 80172d4:	af00      	add	r7, sp, #0
 80172d6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR2, Periphs);
 80172d8:	4b07      	ldr	r3, [pc, #28]	; (80172f8 <LL_APB2_GRP1_EnableClock+0x28>)
 80172da:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80172dc:	4b06      	ldr	r3, [pc, #24]	; (80172f8 <LL_APB2_GRP1_EnableClock+0x28>)
 80172de:	687a      	ldr	r2, [r7, #4]
 80172e0:	430a      	orrs	r2, r1
 80172e2:	641a      	str	r2, [r3, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 80172e4:	4b04      	ldr	r3, [pc, #16]	; (80172f8 <LL_APB2_GRP1_EnableClock+0x28>)
 80172e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80172e8:	687a      	ldr	r2, [r7, #4]
 80172ea:	4013      	ands	r3, r2
 80172ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80172ee:	68fb      	ldr	r3, [r7, #12]
}
 80172f0:	46c0      	nop			; (mov r8, r8)
 80172f2:	46bd      	mov	sp, r7
 80172f4:	b004      	add	sp, #16
 80172f6:	bd80      	pop	{r7, pc}
 80172f8:	40021000 	.word	0x40021000

080172fc <LL_UCPD_Enable>:
{
 80172fc:	b580      	push	{r7, lr}
 80172fe:	b082      	sub	sp, #8
 8017300:	af00      	add	r7, sp, #0
 8017302:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 8017304:	687b      	ldr	r3, [r7, #4]
 8017306:	681b      	ldr	r3, [r3, #0]
 8017308:	2280      	movs	r2, #128	; 0x80
 801730a:	0612      	lsls	r2, r2, #24
 801730c:	431a      	orrs	r2, r3
 801730e:	687b      	ldr	r3, [r7, #4]
 8017310:	601a      	str	r2, [r3, #0]
}
 8017312:	46c0      	nop			; (mov r8, r8)
 8017314:	46bd      	mov	sp, r7
 8017316:	b002      	add	sp, #8
 8017318:	bd80      	pop	{r7, pc}

0801731a <LL_UCPD_Disable>:
{
 801731a:	b580      	push	{r7, lr}
 801731c:	b082      	sub	sp, #8
 801731e:	af00      	add	r7, sp, #0
 8017320:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 8017322:	687b      	ldr	r3, [r7, #4]
 8017324:	681b      	ldr	r3, [r3, #0]
 8017326:	005b      	lsls	r3, r3, #1
 8017328:	085a      	lsrs	r2, r3, #1
 801732a:	687b      	ldr	r3, [r7, #4]
 801732c:	601a      	str	r2, [r3, #0]
}
 801732e:	46c0      	nop			; (mov r8, r8)
 8017330:	46bd      	mov	sp, r7
 8017332:	b002      	add	sp, #8
 8017334:	bd80      	pop	{r7, pc}
	...

08017338 <LL_UCPD_TypeCDetectionCC2Enable>:
{
 8017338:	b580      	push	{r7, lr}
 801733a:	b082      	sub	sp, #8
 801733c:	af00      	add	r7, sp, #0
 801733e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 8017340:	687b      	ldr	r3, [r7, #4]
 8017342:	68db      	ldr	r3, [r3, #12]
 8017344:	4a03      	ldr	r2, [pc, #12]	; (8017354 <LL_UCPD_TypeCDetectionCC2Enable+0x1c>)
 8017346:	401a      	ands	r2, r3
 8017348:	687b      	ldr	r3, [r7, #4]
 801734a:	60da      	str	r2, [r3, #12]
}
 801734c:	46c0      	nop			; (mov r8, r8)
 801734e:	46bd      	mov	sp, r7
 8017350:	b002      	add	sp, #8
 8017352:	bd80      	pop	{r7, pc}
 8017354:	ffdfffff 	.word	0xffdfffff

08017358 <LL_UCPD_TypeCDetectionCC2Disable>:
{
 8017358:	b580      	push	{r7, lr}
 801735a:	b082      	sub	sp, #8
 801735c:	af00      	add	r7, sp, #0
 801735e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 8017360:	687b      	ldr	r3, [r7, #4]
 8017362:	68db      	ldr	r3, [r3, #12]
 8017364:	2280      	movs	r2, #128	; 0x80
 8017366:	0392      	lsls	r2, r2, #14
 8017368:	431a      	orrs	r2, r3
 801736a:	687b      	ldr	r3, [r7, #4]
 801736c:	60da      	str	r2, [r3, #12]
}
 801736e:	46c0      	nop			; (mov r8, r8)
 8017370:	46bd      	mov	sp, r7
 8017372:	b002      	add	sp, #8
 8017374:	bd80      	pop	{r7, pc}
	...

08017378 <LL_UCPD_TypeCDetectionCC1Enable>:
{
 8017378:	b580      	push	{r7, lr}
 801737a:	b082      	sub	sp, #8
 801737c:	af00      	add	r7, sp, #0
 801737e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 8017380:	687b      	ldr	r3, [r7, #4]
 8017382:	68db      	ldr	r3, [r3, #12]
 8017384:	4a03      	ldr	r2, [pc, #12]	; (8017394 <LL_UCPD_TypeCDetectionCC1Enable+0x1c>)
 8017386:	401a      	ands	r2, r3
 8017388:	687b      	ldr	r3, [r7, #4]
 801738a:	60da      	str	r2, [r3, #12]
}
 801738c:	46c0      	nop			; (mov r8, r8)
 801738e:	46bd      	mov	sp, r7
 8017390:	b002      	add	sp, #8
 8017392:	bd80      	pop	{r7, pc}
 8017394:	ffefffff 	.word	0xffefffff

08017398 <LL_UCPD_TypeCDetectionCC1Disable>:
{
 8017398:	b580      	push	{r7, lr}
 801739a:	b082      	sub	sp, #8
 801739c:	af00      	add	r7, sp, #0
 801739e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 80173a0:	687b      	ldr	r3, [r7, #4]
 80173a2:	68db      	ldr	r3, [r3, #12]
 80173a4:	2280      	movs	r2, #128	; 0x80
 80173a6:	0352      	lsls	r2, r2, #13
 80173a8:	431a      	orrs	r2, r3
 80173aa:	687b      	ldr	r3, [r7, #4]
 80173ac:	60da      	str	r2, [r3, #12]
}
 80173ae:	46c0      	nop			; (mov r8, r8)
 80173b0:	46bd      	mov	sp, r7
 80173b2:	b002      	add	sp, #8
 80173b4:	bd80      	pop	{r7, pc}

080173b6 <LL_UCPD_SignalFRSTX>:
{
 80173b6:	b580      	push	{r7, lr}
 80173b8:	b082      	sub	sp, #8
 80173ba:	af00      	add	r7, sp, #0
 80173bc:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_FRSTX);
 80173be:	687b      	ldr	r3, [r7, #4]
 80173c0:	68db      	ldr	r3, [r3, #12]
 80173c2:	2280      	movs	r2, #128	; 0x80
 80173c4:	0292      	lsls	r2, r2, #10
 80173c6:	431a      	orrs	r2, r3
 80173c8:	687b      	ldr	r3, [r7, #4]
 80173ca:	60da      	str	r2, [r3, #12]
}
 80173cc:	46c0      	nop			; (mov r8, r8)
 80173ce:	46bd      	mov	sp, r7
 80173d0:	b002      	add	sp, #8
 80173d2:	bd80      	pop	{r7, pc}

080173d4 <LL_UCPD_FRSDetectionEnable>:
{
 80173d4:	b580      	push	{r7, lr}
 80173d6:	b082      	sub	sp, #8
 80173d8:	af00      	add	r7, sp, #0
 80173da:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 80173dc:	687b      	ldr	r3, [r7, #4]
 80173de:	68db      	ldr	r3, [r3, #12]
 80173e0:	2280      	movs	r2, #128	; 0x80
 80173e2:	0252      	lsls	r2, r2, #9
 80173e4:	431a      	orrs	r2, r3
 80173e6:	687b      	ldr	r3, [r7, #4]
 80173e8:	60da      	str	r2, [r3, #12]
}
 80173ea:	46c0      	nop			; (mov r8, r8)
 80173ec:	46bd      	mov	sp, r7
 80173ee:	b002      	add	sp, #8
 80173f0:	bd80      	pop	{r7, pc}
	...

080173f4 <LL_UCPD_FRSDetectionDisable>:
{
 80173f4:	b580      	push	{r7, lr}
 80173f6:	b082      	sub	sp, #8
 80173f8:	af00      	add	r7, sp, #0
 80173fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 80173fc:	687b      	ldr	r3, [r7, #4]
 80173fe:	68db      	ldr	r3, [r3, #12]
 8017400:	4a03      	ldr	r2, [pc, #12]	; (8017410 <LL_UCPD_FRSDetectionDisable+0x1c>)
 8017402:	401a      	ands	r2, r3
 8017404:	687b      	ldr	r3, [r7, #4]
 8017406:	60da      	str	r2, [r3, #12]
}
 8017408:	46c0      	nop			; (mov r8, r8)
 801740a:	46bd      	mov	sp, r7
 801740c:	b002      	add	sp, #8
 801740e:	bd80      	pop	{r7, pc}
 8017410:	fffeffff 	.word	0xfffeffff

08017414 <LL_UCPD_SetccEnable>:
{
 8017414:	b580      	push	{r7, lr}
 8017416:	b082      	sub	sp, #8
 8017418:	af00      	add	r7, sp, #0
 801741a:	6078      	str	r0, [r7, #4]
 801741c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 801741e:	687b      	ldr	r3, [r7, #4]
 8017420:	68db      	ldr	r3, [r3, #12]
 8017422:	4a05      	ldr	r2, [pc, #20]	; (8017438 <LL_UCPD_SetccEnable+0x24>)
 8017424:	401a      	ands	r2, r3
 8017426:	683b      	ldr	r3, [r7, #0]
 8017428:	431a      	orrs	r2, r3
 801742a:	687b      	ldr	r3, [r7, #4]
 801742c:	60da      	str	r2, [r3, #12]
}
 801742e:	46c0      	nop			; (mov r8, r8)
 8017430:	46bd      	mov	sp, r7
 8017432:	b002      	add	sp, #8
 8017434:	bd80      	pop	{r7, pc}
 8017436:	46c0      	nop			; (mov r8, r8)
 8017438:	fffff3ff 	.word	0xfffff3ff

0801743c <LL_UCPD_SetSNKRole>:
{
 801743c:	b580      	push	{r7, lr}
 801743e:	b082      	sub	sp, #8
 8017440:	af00      	add	r7, sp, #0
 8017442:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 8017444:	687b      	ldr	r3, [r7, #4]
 8017446:	68db      	ldr	r3, [r3, #12]
 8017448:	2280      	movs	r2, #128	; 0x80
 801744a:	0092      	lsls	r2, r2, #2
 801744c:	431a      	orrs	r2, r3
 801744e:	687b      	ldr	r3, [r7, #4]
 8017450:	60da      	str	r2, [r3, #12]
}
 8017452:	46c0      	nop			; (mov r8, r8)
 8017454:	46bd      	mov	sp, r7
 8017456:	b002      	add	sp, #8
 8017458:	bd80      	pop	{r7, pc}
	...

0801745c <LL_UCPD_SetSRCRole>:
{
 801745c:	b580      	push	{r7, lr}
 801745e:	b082      	sub	sp, #8
 8017460:	af00      	add	r7, sp, #0
 8017462:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 8017464:	687b      	ldr	r3, [r7, #4]
 8017466:	68db      	ldr	r3, [r3, #12]
 8017468:	4a03      	ldr	r2, [pc, #12]	; (8017478 <LL_UCPD_SetSRCRole+0x1c>)
 801746a:	401a      	ands	r2, r3
 801746c:	687b      	ldr	r3, [r7, #4]
 801746e:	60da      	str	r2, [r3, #12]
}
 8017470:	46c0      	nop			; (mov r8, r8)
 8017472:	46bd      	mov	sp, r7
 8017474:	b002      	add	sp, #8
 8017476:	bd80      	pop	{r7, pc}
 8017478:	fffffdff 	.word	0xfffffdff

0801747c <LL_UCPD_SetRpResistor>:
{
 801747c:	b580      	push	{r7, lr}
 801747e:	b082      	sub	sp, #8
 8017480:	af00      	add	r7, sp, #0
 8017482:	6078      	str	r0, [r7, #4]
 8017484:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_ANASUBMODE,  Resistor);
 8017486:	687b      	ldr	r3, [r7, #4]
 8017488:	68db      	ldr	r3, [r3, #12]
 801748a:	4a05      	ldr	r2, [pc, #20]	; (80174a0 <LL_UCPD_SetRpResistor+0x24>)
 801748c:	401a      	ands	r2, r3
 801748e:	683b      	ldr	r3, [r7, #0]
 8017490:	431a      	orrs	r2, r3
 8017492:	687b      	ldr	r3, [r7, #4]
 8017494:	60da      	str	r2, [r3, #12]
}
 8017496:	46c0      	nop			; (mov r8, r8)
 8017498:	46bd      	mov	sp, r7
 801749a:	b002      	add	sp, #8
 801749c:	bd80      	pop	{r7, pc}
 801749e:	46c0      	nop			; (mov r8, r8)
 80174a0:	fffffe7f 	.word	0xfffffe7f

080174a4 <LL_UCPD_SetCCPin>:
{
 80174a4:	b580      	push	{r7, lr}
 80174a6:	b082      	sub	sp, #8
 80174a8:	af00      	add	r7, sp, #0
 80174aa:	6078      	str	r0, [r7, #4]
 80174ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_PHYCCSEL,  CCPin);
 80174ae:	687b      	ldr	r3, [r7, #4]
 80174b0:	68db      	ldr	r3, [r3, #12]
 80174b2:	2240      	movs	r2, #64	; 0x40
 80174b4:	4393      	bics	r3, r2
 80174b6:	001a      	movs	r2, r3
 80174b8:	683b      	ldr	r3, [r7, #0]
 80174ba:	431a      	orrs	r2, r3
 80174bc:	687b      	ldr	r3, [r7, #4]
 80174be:	60da      	str	r2, [r3, #12]
}
 80174c0:	46c0      	nop			; (mov r8, r8)
 80174c2:	46bd      	mov	sp, r7
 80174c4:	b002      	add	sp, #8
 80174c6:	bd80      	pop	{r7, pc}

080174c8 <LL_UCPD_RxEnable>:
{
 80174c8:	b580      	push	{r7, lr}
 80174ca:	b082      	sub	sp, #8
 80174cc:	af00      	add	r7, sp, #0
 80174ce:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 80174d0:	687b      	ldr	r3, [r7, #4]
 80174d2:	68db      	ldr	r3, [r3, #12]
 80174d4:	2220      	movs	r2, #32
 80174d6:	431a      	orrs	r2, r3
 80174d8:	687b      	ldr	r3, [r7, #4]
 80174da:	60da      	str	r2, [r3, #12]
}
 80174dc:	46c0      	nop			; (mov r8, r8)
 80174de:	46bd      	mov	sp, r7
 80174e0:	b002      	add	sp, #8
 80174e2:	bd80      	pop	{r7, pc}

080174e4 <LL_UCPD_RxDisable>:
{
 80174e4:	b580      	push	{r7, lr}
 80174e6:	b082      	sub	sp, #8
 80174e8:	af00      	add	r7, sp, #0
 80174ea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 80174ec:	687b      	ldr	r3, [r7, #4]
 80174ee:	68db      	ldr	r3, [r3, #12]
 80174f0:	2220      	movs	r2, #32
 80174f2:	4393      	bics	r3, r2
 80174f4:	001a      	movs	r2, r3
 80174f6:	687b      	ldr	r3, [r7, #4]
 80174f8:	60da      	str	r2, [r3, #12]
}
 80174fa:	46c0      	nop			; (mov r8, r8)
 80174fc:	46bd      	mov	sp, r7
 80174fe:	b002      	add	sp, #8
 8017500:	bd80      	pop	{r7, pc}

08017502 <LL_UCPD_SetRxMode>:
{
 8017502:	b580      	push	{r7, lr}
 8017504:	b082      	sub	sp, #8
 8017506:	af00      	add	r7, sp, #0
 8017508:	6078      	str	r0, [r7, #4]
 801750a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_RXMODE, RxMode);
 801750c:	687b      	ldr	r3, [r7, #4]
 801750e:	68db      	ldr	r3, [r3, #12]
 8017510:	2210      	movs	r2, #16
 8017512:	4393      	bics	r3, r2
 8017514:	001a      	movs	r2, r3
 8017516:	683b      	ldr	r3, [r7, #0]
 8017518:	431a      	orrs	r2, r3
 801751a:	687b      	ldr	r3, [r7, #4]
 801751c:	60da      	str	r2, [r3, #12]
}
 801751e:	46c0      	nop			; (mov r8, r8)
 8017520:	46bd      	mov	sp, r7
 8017522:	b002      	add	sp, #8
 8017524:	bd80      	pop	{r7, pc}

08017526 <LL_UCPD_SendHardReset>:
{
 8017526:	b580      	push	{r7, lr}
 8017528:	b082      	sub	sp, #8
 801752a:	af00      	add	r7, sp, #0
 801752c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_TXHRST);
 801752e:	687b      	ldr	r3, [r7, #4]
 8017530:	68db      	ldr	r3, [r3, #12]
 8017532:	2208      	movs	r2, #8
 8017534:	431a      	orrs	r2, r3
 8017536:	687b      	ldr	r3, [r7, #4]
 8017538:	60da      	str	r2, [r3, #12]
}
 801753a:	46c0      	nop			; (mov r8, r8)
 801753c:	46bd      	mov	sp, r7
 801753e:	b002      	add	sp, #8
 8017540:	bd80      	pop	{r7, pc}

08017542 <LL_UCPD_SendMessage>:
{
 8017542:	b580      	push	{r7, lr}
 8017544:	b082      	sub	sp, #8
 8017546:	af00      	add	r7, sp, #0
 8017548:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_TXSEND);
 801754a:	687b      	ldr	r3, [r7, #4]
 801754c:	68db      	ldr	r3, [r3, #12]
 801754e:	2204      	movs	r2, #4
 8017550:	431a      	orrs	r2, r3
 8017552:	687b      	ldr	r3, [r7, #4]
 8017554:	60da      	str	r2, [r3, #12]
}
 8017556:	46c0      	nop			; (mov r8, r8)
 8017558:	46bd      	mov	sp, r7
 801755a:	b002      	add	sp, #8
 801755c:	bd80      	pop	{r7, pc}

0801755e <LL_UCPD_SetTxMode>:
{
 801755e:	b580      	push	{r7, lr}
 8017560:	b082      	sub	sp, #8
 8017562:	af00      	add	r7, sp, #0
 8017564:	6078      	str	r0, [r7, #4]
 8017566:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_TXMODE, TxMode);
 8017568:	687b      	ldr	r3, [r7, #4]
 801756a:	68db      	ldr	r3, [r3, #12]
 801756c:	2203      	movs	r2, #3
 801756e:	4393      	bics	r3, r2
 8017570:	001a      	movs	r2, r3
 8017572:	683b      	ldr	r3, [r7, #0]
 8017574:	431a      	orrs	r2, r3
 8017576:	687b      	ldr	r3, [r7, #4]
 8017578:	60da      	str	r2, [r3, #12]
}
 801757a:	46c0      	nop			; (mov r8, r8)
 801757c:	46bd      	mov	sp, r7
 801757e:	b002      	add	sp, #8
 8017580:	bd80      	pop	{r7, pc}

08017582 <LL_UCPD_RxDMAEnable>:
  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMAEnable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDMAEnable(UCPD_TypeDef *UCPDx)
{
 8017582:	b580      	push	{r7, lr}
 8017584:	b082      	sub	sp, #8
 8017586:	af00      	add	r7, sp, #0
 8017588:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
 801758a:	687b      	ldr	r3, [r7, #4]
 801758c:	681b      	ldr	r3, [r3, #0]
 801758e:	2280      	movs	r2, #128	; 0x80
 8017590:	05d2      	lsls	r2, r2, #23
 8017592:	431a      	orrs	r2, r3
 8017594:	687b      	ldr	r3, [r7, #4]
 8017596:	601a      	str	r2, [r3, #0]
}
 8017598:	46c0      	nop			; (mov r8, r8)
 801759a:	46bd      	mov	sp, r7
 801759c:	b002      	add	sp, #8
 801759e:	bd80      	pop	{r7, pc}

080175a0 <LL_UCPD_RxDMADisable>:
  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMADisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDMADisable(UCPD_TypeDef *UCPDx)
{
 80175a0:	b580      	push	{r7, lr}
 80175a2:	b082      	sub	sp, #8
 80175a4:	af00      	add	r7, sp, #0
 80175a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
 80175a8:	687b      	ldr	r3, [r7, #4]
 80175aa:	681b      	ldr	r3, [r3, #0]
 80175ac:	4a03      	ldr	r2, [pc, #12]	; (80175bc <LL_UCPD_RxDMADisable+0x1c>)
 80175ae:	401a      	ands	r2, r3
 80175b0:	687b      	ldr	r3, [r7, #4]
 80175b2:	601a      	str	r2, [r3, #0]
}
 80175b4:	46c0      	nop			; (mov r8, r8)
 80175b6:	46bd      	mov	sp, r7
 80175b8:	b002      	add	sp, #8
 80175ba:	bd80      	pop	{r7, pc}
 80175bc:	bfffffff 	.word	0xbfffffff

080175c0 <LL_UCPD_TxDMAEnable>:
  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMAEnable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_TxDMAEnable(UCPD_TypeDef *UCPDx)
{
 80175c0:	b580      	push	{r7, lr}
 80175c2:	b082      	sub	sp, #8
 80175c4:	af00      	add	r7, sp, #0
 80175c6:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
 80175c8:	687b      	ldr	r3, [r7, #4]
 80175ca:	681b      	ldr	r3, [r3, #0]
 80175cc:	2280      	movs	r2, #128	; 0x80
 80175ce:	0592      	lsls	r2, r2, #22
 80175d0:	431a      	orrs	r2, r3
 80175d2:	687b      	ldr	r3, [r7, #4]
 80175d4:	601a      	str	r2, [r3, #0]
}
 80175d6:	46c0      	nop			; (mov r8, r8)
 80175d8:	46bd      	mov	sp, r7
 80175da:	b002      	add	sp, #8
 80175dc:	bd80      	pop	{r7, pc}
	...

080175e0 <LL_UCPD_TxDMADisable>:
  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMADisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_TxDMADisable(UCPD_TypeDef *UCPDx)
{
 80175e0:	b580      	push	{r7, lr}
 80175e2:	b082      	sub	sp, #8
 80175e4:	af00      	add	r7, sp, #0
 80175e6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
 80175e8:	687b      	ldr	r3, [r7, #4]
 80175ea:	681b      	ldr	r3, [r3, #0]
 80175ec:	4a03      	ldr	r2, [pc, #12]	; (80175fc <LL_UCPD_TxDMADisable+0x1c>)
 80175ee:	401a      	ands	r2, r3
 80175f0:	687b      	ldr	r3, [r7, #4]
 80175f2:	601a      	str	r2, [r3, #0]
}
 80175f4:	46c0      	nop			; (mov r8, r8)
 80175f6:	46bd      	mov	sp, r7
 80175f8:	b002      	add	sp, #8
 80175fa:	bd80      	pop	{r7, pc}
 80175fc:	dfffffff 	.word	0xdfffffff

08017600 <LL_UCPD_WriteTxOrderSet>:
  *         @arg @ref LL_UCPD_ORDERED_SET_SOP1_DEBUG
  *         @arg @ref LL_UCPD_ORDERED_SET_SOP2_DEBUG
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_WriteTxOrderSet(UCPD_TypeDef *UCPDx, uint32_t TxOrderSet)
{
 8017600:	b580      	push	{r7, lr}
 8017602:	b082      	sub	sp, #8
 8017604:	af00      	add	r7, sp, #0
 8017606:	6078      	str	r0, [r7, #4]
 8017608:	6039      	str	r1, [r7, #0]
  WRITE_REG(UCPDx->TX_ORDSET, TxOrderSet);
 801760a:	687b      	ldr	r3, [r7, #4]
 801760c:	683a      	ldr	r2, [r7, #0]
 801760e:	61da      	str	r2, [r3, #28]
}
 8017610:	46c0      	nop			; (mov r8, r8)
 8017612:	46bd      	mov	sp, r7
 8017614:	b002      	add	sp, #8
 8017616:	bd80      	pop	{r7, pc}

08017618 <LL_UCPD_WriteTxPaySize>:
  * @param  UCPDx UCPD Instance
  * @param  TxPaySize
  * @retval None.
  */
__STATIC_INLINE void LL_UCPD_WriteTxPaySize(UCPD_TypeDef *UCPDx, uint32_t TxPaySize)
{
 8017618:	b580      	push	{r7, lr}
 801761a:	b082      	sub	sp, #8
 801761c:	af00      	add	r7, sp, #0
 801761e:	6078      	str	r0, [r7, #4]
 8017620:	6039      	str	r1, [r7, #0]
  WRITE_REG(UCPDx->TX_PAYSZ, TxPaySize);
 8017622:	687b      	ldr	r3, [r7, #4]
 8017624:	683a      	ldr	r2, [r7, #0]
 8017626:	621a      	str	r2, [r3, #32]
}
 8017628:	46c0      	nop			; (mov r8, r8)
 801762a:	46bd      	mov	sp, r7
 801762c:	b002      	add	sp, #8
 801762e:	bd80      	pop	{r7, pc}

08017630 <USBPD_HW_IF_GlobalHwInit>:

/* Private functions ---------------------------------------------------------*/


void USBPD_HW_IF_GlobalHwInit(void)
{
 8017630:	b580      	push	{r7, lr}
 8017632:	af00      	add	r7, sp, #0
  /* PWR register access (for disabling dead battery feature) */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8017634:	2380      	movs	r3, #128	; 0x80
 8017636:	055b      	lsls	r3, r3, #21
 8017638:	0018      	movs	r0, r3
 801763a:	f7ff fe33 	bl	80172a4 <LL_APB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_CRC);
 801763e:	2380      	movs	r3, #128	; 0x80
 8017640:	015b      	lsls	r3, r3, #5
 8017642:	0018      	movs	r0, r3
 8017644:	f7ff fe18 	bl	8017278 <LL_AHB1_GRP1_EnableClock>
}
 8017648:	46c0      	nop			; (mov r8, r8)
 801764a:	46bd      	mov	sp, r7
 801764c:	bd80      	pop	{r7, pc}
	...

08017650 <USBPD_HW_IF_StopBISTMode2>:

#if !defined(USBPDCORE_LIB_NO_PD)
void USBPD_HW_IF_StopBISTMode2(uint8_t PortNum)
{
 8017650:	b580      	push	{r7, lr}
 8017652:	b084      	sub	sp, #16
 8017654:	af00      	add	r7, sp, #0
 8017656:	0002      	movs	r2, r0
 8017658:	1dfb      	adds	r3, r7, #7
 801765a:	701a      	strb	r2, [r3, #0]
  uint32_t  _cr = READ_REG(Ports[PortNum].husbpd->CR) & ~(UCPD_CR_TXMODE | UCPD_CR_TXSEND);
 801765c:	1dfb      	adds	r3, r7, #7
 801765e:	781a      	ldrb	r2, [r3, #0]
 8017660:	4916      	ldr	r1, [pc, #88]	; (80176bc <USBPD_HW_IF_StopBISTMode2+0x6c>)
 8017662:	0013      	movs	r3, r2
 8017664:	011b      	lsls	r3, r3, #4
 8017666:	1a9b      	subs	r3, r3, r2
 8017668:	009b      	lsls	r3, r3, #2
 801766a:	585b      	ldr	r3, [r3, r1]
 801766c:	68db      	ldr	r3, [r3, #12]
 801766e:	2207      	movs	r2, #7
 8017670:	4393      	bics	r3, r2
 8017672:	60fb      	str	r3, [r7, #12]

  LL_UCPD_Disable(Ports[PortNum].husbpd);
 8017674:	1dfb      	adds	r3, r7, #7
 8017676:	781a      	ldrb	r2, [r3, #0]
 8017678:	4910      	ldr	r1, [pc, #64]	; (80176bc <USBPD_HW_IF_StopBISTMode2+0x6c>)
 801767a:	0013      	movs	r3, r2
 801767c:	011b      	lsls	r3, r3, #4
 801767e:	1a9b      	subs	r3, r3, r2
 8017680:	009b      	lsls	r3, r3, #2
 8017682:	585b      	ldr	r3, [r3, r1]
 8017684:	0018      	movs	r0, r3
 8017686:	f7ff fe48 	bl	801731a <LL_UCPD_Disable>
  LL_UCPD_Enable(Ports[PortNum].husbpd);
 801768a:	1dfb      	adds	r3, r7, #7
 801768c:	781a      	ldrb	r2, [r3, #0]
 801768e:	490b      	ldr	r1, [pc, #44]	; (80176bc <USBPD_HW_IF_StopBISTMode2+0x6c>)
 8017690:	0013      	movs	r3, r2
 8017692:	011b      	lsls	r3, r3, #4
 8017694:	1a9b      	subs	r3, r3, r2
 8017696:	009b      	lsls	r3, r3, #2
 8017698:	585b      	ldr	r3, [r3, r1]
 801769a:	0018      	movs	r0, r3
 801769c:	f7ff fe2e 	bl	80172fc <LL_UCPD_Enable>

  Ports[PortNum].husbpd->CR = _cr;
 80176a0:	1dfb      	adds	r3, r7, #7
 80176a2:	781a      	ldrb	r2, [r3, #0]
 80176a4:	4905      	ldr	r1, [pc, #20]	; (80176bc <USBPD_HW_IF_StopBISTMode2+0x6c>)
 80176a6:	0013      	movs	r3, r2
 80176a8:	011b      	lsls	r3, r3, #4
 80176aa:	1a9b      	subs	r3, r3, r2
 80176ac:	009b      	lsls	r3, r3, #2
 80176ae:	585b      	ldr	r3, [r3, r1]
 80176b0:	68fa      	ldr	r2, [r7, #12]
 80176b2:	60da      	str	r2, [r3, #12]
}
 80176b4:	46c0      	nop			; (mov r8, r8)
 80176b6:	46bd      	mov	sp, r7
 80176b8:	b004      	add	sp, #16
 80176ba:	bd80      	pop	{r7, pc}
 80176bc:	20000a64 	.word	0x20000a64

080176c0 <USBPD_HW_IF_SendBuffer>:

USBPD_StatusTypeDef USBPD_HW_IF_SendBuffer(uint8_t PortNum, USBPD_SOPType_TypeDef Type, uint8_t *pBuffer, uint32_t Size)
{
 80176c0:	b590      	push	{r4, r7, lr}
 80176c2:	b08b      	sub	sp, #44	; 0x2c
 80176c4:	af00      	add	r7, sp, #0
 80176c6:	60ba      	str	r2, [r7, #8]
 80176c8:	607b      	str	r3, [r7, #4]
 80176ca:	240f      	movs	r4, #15
 80176cc:	193b      	adds	r3, r7, r4
 80176ce:	1c02      	adds	r2, r0, #0
 80176d0:	701a      	strb	r2, [r3, #0]
 80176d2:	200e      	movs	r0, #14
 80176d4:	183b      	adds	r3, r7, r0
 80176d6:	1c0a      	adds	r2, r1, #0
 80176d8:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_OK;
 80176da:	2327      	movs	r3, #39	; 0x27
 80176dc:	18fb      	adds	r3, r7, r3
 80176de:	2200      	movs	r2, #0
 80176e0:	701a      	strb	r2, [r3, #0]

  if (USBPD_SOPTYPE_HARD_RESET == Type)
 80176e2:	183b      	adds	r3, r7, r0
 80176e4:	781b      	ldrb	r3, [r3, #0]
 80176e6:	2b05      	cmp	r3, #5
 80176e8:	d10b      	bne.n	8017702 <USBPD_HW_IF_SendBuffer+0x42>
  {
    LL_UCPD_SendHardReset(Ports[PortNum].husbpd);
 80176ea:	193b      	adds	r3, r7, r4
 80176ec:	781a      	ldrb	r2, [r3, #0]
 80176ee:	499e      	ldr	r1, [pc, #632]	; (8017968 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80176f0:	0013      	movs	r3, r2
 80176f2:	011b      	lsls	r3, r3, #4
 80176f4:	1a9b      	subs	r3, r3, r2
 80176f6:	009b      	lsls	r3, r3, #2
 80176f8:	585b      	ldr	r3, [r3, r1]
 80176fa:	0018      	movs	r0, r3
 80176fc:	f7ff ff13 	bl	8017526 <LL_UCPD_SendHardReset>
 8017700:	e12a      	b.n	8017958 <USBPD_HW_IF_SendBuffer+0x298>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017702:	f3ef 8310 	mrs	r3, PRIMASK
 8017706:	61fb      	str	r3, [r7, #28]
  return(result);
 8017708:	69fb      	ldr	r3, [r7, #28]
  }
  else
  {
    PHY_ENTER_CRITICAL_SECTION()
 801770a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801770c:	b672      	cpsid	i
}
 801770e:	46c0      	nop			; (mov r8, r8)

    /* If RX is ongoing or if a DMA transfer is active then discard the buffer sending */
    if ((Ports[PortNum].RXStatus == USBPD_TRUE) || ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN))
 8017710:	240f      	movs	r4, #15
 8017712:	193b      	adds	r3, r7, r4
 8017714:	781a      	ldrb	r2, [r3, #0]
 8017716:	4994      	ldr	r1, [pc, #592]	; (8017968 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017718:	2038      	movs	r0, #56	; 0x38
 801771a:	0013      	movs	r3, r2
 801771c:	011b      	lsls	r3, r3, #4
 801771e:	1a9b      	subs	r3, r3, r2
 8017720:	009b      	lsls	r3, r3, #2
 8017722:	18cb      	adds	r3, r1, r3
 8017724:	181b      	adds	r3, r3, r0
 8017726:	781b      	ldrb	r3, [r3, #0]
 8017728:	b2db      	uxtb	r3, r3
 801772a:	2b01      	cmp	r3, #1
 801772c:	d00e      	beq.n	801774c <USBPD_HW_IF_SendBuffer+0x8c>
 801772e:	193b      	adds	r3, r7, r4
 8017730:	781a      	ldrb	r2, [r3, #0]
 8017732:	498d      	ldr	r1, [pc, #564]	; (8017968 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017734:	0013      	movs	r3, r2
 8017736:	011b      	lsls	r3, r3, #4
 8017738:	1a9b      	subs	r3, r3, r2
 801773a:	009b      	lsls	r3, r3, #2
 801773c:	18cb      	adds	r3, r1, r3
 801773e:	3304      	adds	r3, #4
 8017740:	681b      	ldr	r3, [r3, #0]
 8017742:	681b      	ldr	r3, [r3, #0]
 8017744:	2201      	movs	r2, #1
 8017746:	4013      	ands	r3, r2
 8017748:	2b01      	cmp	r3, #1
 801774a:	d10a      	bne.n	8017762 <USBPD_HW_IF_SendBuffer+0xa2>
 801774c:	6a3b      	ldr	r3, [r7, #32]
 801774e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017750:	69bb      	ldr	r3, [r7, #24]
 8017752:	f383 8810 	msr	PRIMASK, r3
}
 8017756:	46c0      	nop			; (mov r8, r8)
    {
      PHY_LEAVE_CRITICAL_SECTION()
      _status = USBPD_ERROR;
 8017758:	2327      	movs	r3, #39	; 0x27
 801775a:	18fb      	adds	r3, r7, r3
 801775c:	2202      	movs	r2, #2
 801775e:	701a      	strb	r2, [r3, #0]
 8017760:	e0fa      	b.n	8017958 <USBPD_HW_IF_SendBuffer+0x298>
 8017762:	6a3b      	ldr	r3, [r7, #32]
 8017764:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017766:	697b      	ldr	r3, [r7, #20]
 8017768:	f383 8810 	msr	PRIMASK, r3
}
 801776c:	46c0      	nop			; (mov r8, r8)
    }
    else
    {
      PHY_LEAVE_CRITICAL_SECTION()

      switch (Type)
 801776e:	230e      	movs	r3, #14
 8017770:	18fb      	adds	r3, r7, r3
 8017772:	781b      	ldrb	r3, [r3, #0]
 8017774:	2b07      	cmp	r3, #7
 8017776:	d871      	bhi.n	801785c <USBPD_HW_IF_SendBuffer+0x19c>
 8017778:	009a      	lsls	r2, r3, #2
 801777a:	4b7c      	ldr	r3, [pc, #496]	; (801796c <USBPD_HW_IF_SendBuffer+0x2ac>)
 801777c:	18d3      	adds	r3, r2, r3
 801777e:	681b      	ldr	r3, [r3, #0]
 8017780:	469f      	mov	pc, r3
      {
        case USBPD_SOPTYPE_SOP :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP);
 8017782:	240f      	movs	r4, #15
 8017784:	193b      	adds	r3, r7, r4
 8017786:	781a      	ldrb	r2, [r3, #0]
 8017788:	4977      	ldr	r1, [pc, #476]	; (8017968 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801778a:	0013      	movs	r3, r2
 801778c:	011b      	lsls	r3, r3, #4
 801778e:	1a9b      	subs	r3, r3, r2
 8017790:	009b      	lsls	r3, r3, #2
 8017792:	585b      	ldr	r3, [r3, r1]
 8017794:	4a76      	ldr	r2, [pc, #472]	; (8017970 <USBPD_HW_IF_SendBuffer+0x2b0>)
 8017796:	0011      	movs	r1, r2
 8017798:	0018      	movs	r0, r3
 801779a:	f7ff ff31 	bl	8017600 <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 801779e:	193b      	adds	r3, r7, r4
 80177a0:	781a      	ldrb	r2, [r3, #0]
 80177a2:	4971      	ldr	r1, [pc, #452]	; (8017968 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80177a4:	0013      	movs	r3, r2
 80177a6:	011b      	lsls	r3, r3, #4
 80177a8:	1a9b      	subs	r3, r3, r2
 80177aa:	009b      	lsls	r3, r3, #2
 80177ac:	585b      	ldr	r3, [r3, r1]
 80177ae:	2100      	movs	r1, #0
 80177b0:	0018      	movs	r0, r3
 80177b2:	f7ff fed4 	bl	801755e <LL_UCPD_SetTxMode>
          break;
 80177b6:	e056      	b.n	8017866 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_SOP1 :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP1);
 80177b8:	240f      	movs	r4, #15
 80177ba:	193b      	adds	r3, r7, r4
 80177bc:	781a      	ldrb	r2, [r3, #0]
 80177be:	496a      	ldr	r1, [pc, #424]	; (8017968 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80177c0:	0013      	movs	r3, r2
 80177c2:	011b      	lsls	r3, r3, #4
 80177c4:	1a9b      	subs	r3, r3, r2
 80177c6:	009b      	lsls	r3, r3, #2
 80177c8:	585b      	ldr	r3, [r3, r1]
 80177ca:	4a6a      	ldr	r2, [pc, #424]	; (8017974 <USBPD_HW_IF_SendBuffer+0x2b4>)
 80177cc:	0011      	movs	r1, r2
 80177ce:	0018      	movs	r0, r3
 80177d0:	f7ff ff16 	bl	8017600 <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 80177d4:	193b      	adds	r3, r7, r4
 80177d6:	781a      	ldrb	r2, [r3, #0]
 80177d8:	4963      	ldr	r1, [pc, #396]	; (8017968 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80177da:	0013      	movs	r3, r2
 80177dc:	011b      	lsls	r3, r3, #4
 80177de:	1a9b      	subs	r3, r3, r2
 80177e0:	009b      	lsls	r3, r3, #2
 80177e2:	585b      	ldr	r3, [r3, r1]
 80177e4:	2100      	movs	r1, #0
 80177e6:	0018      	movs	r0, r3
 80177e8:	f7ff feb9 	bl	801755e <LL_UCPD_SetTxMode>
          break;
 80177ec:	e03b      	b.n	8017866 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_SOP2 :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP2);
 80177ee:	240f      	movs	r4, #15
 80177f0:	193b      	adds	r3, r7, r4
 80177f2:	781a      	ldrb	r2, [r3, #0]
 80177f4:	495c      	ldr	r1, [pc, #368]	; (8017968 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80177f6:	0013      	movs	r3, r2
 80177f8:	011b      	lsls	r3, r3, #4
 80177fa:	1a9b      	subs	r3, r3, r2
 80177fc:	009b      	lsls	r3, r3, #2
 80177fe:	585b      	ldr	r3, [r3, r1]
 8017800:	4a5d      	ldr	r2, [pc, #372]	; (8017978 <USBPD_HW_IF_SendBuffer+0x2b8>)
 8017802:	0011      	movs	r1, r2
 8017804:	0018      	movs	r0, r3
 8017806:	f7ff fefb 	bl	8017600 <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 801780a:	193b      	adds	r3, r7, r4
 801780c:	781a      	ldrb	r2, [r3, #0]
 801780e:	4956      	ldr	r1, [pc, #344]	; (8017968 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017810:	0013      	movs	r3, r2
 8017812:	011b      	lsls	r3, r3, #4
 8017814:	1a9b      	subs	r3, r3, r2
 8017816:	009b      	lsls	r3, r3, #2
 8017818:	585b      	ldr	r3, [r3, r1]
 801781a:	2100      	movs	r1, #0
 801781c:	0018      	movs	r0, r3
 801781e:	f7ff fe9e 	bl	801755e <LL_UCPD_SetTxMode>
          break;
 8017822:	e020      	b.n	8017866 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_CABLE_RESET :
        {
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_CABLE_RESET);
 8017824:	230f      	movs	r3, #15
 8017826:	18fb      	adds	r3, r7, r3
 8017828:	781a      	ldrb	r2, [r3, #0]
 801782a:	494f      	ldr	r1, [pc, #316]	; (8017968 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801782c:	0013      	movs	r3, r2
 801782e:	011b      	lsls	r3, r3, #4
 8017830:	1a9b      	subs	r3, r3, r2
 8017832:	009b      	lsls	r3, r3, #2
 8017834:	585b      	ldr	r3, [r3, r1]
 8017836:	2101      	movs	r1, #1
 8017838:	0018      	movs	r0, r3
 801783a:	f7ff fe90 	bl	801755e <LL_UCPD_SetTxMode>
          break;
 801783e:	e012      	b.n	8017866 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_BIST_MODE_2 :
        {
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_BIST_CARRIER2);
 8017840:	230f      	movs	r3, #15
 8017842:	18fb      	adds	r3, r7, r3
 8017844:	781a      	ldrb	r2, [r3, #0]
 8017846:	4948      	ldr	r1, [pc, #288]	; (8017968 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017848:	0013      	movs	r3, r2
 801784a:	011b      	lsls	r3, r3, #4
 801784c:	1a9b      	subs	r3, r3, r2
 801784e:	009b      	lsls	r3, r3, #2
 8017850:	585b      	ldr	r3, [r3, r1]
 8017852:	2102      	movs	r1, #2
 8017854:	0018      	movs	r0, r3
 8017856:	f7ff fe82 	bl	801755e <LL_UCPD_SetTxMode>
          break;
 801785a:	e004      	b.n	8017866 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        default :
          _status = USBPD_ERROR;
 801785c:	2327      	movs	r3, #39	; 0x27
 801785e:	18fb      	adds	r3, r7, r3
 8017860:	2202      	movs	r2, #2
 8017862:	701a      	strb	r2, [r3, #0]
          break;
 8017864:	46c0      	nop			; (mov r8, r8)
      }

      if (USBPD_OK == _status)
 8017866:	2327      	movs	r3, #39	; 0x27
 8017868:	18fb      	adds	r3, r7, r3
 801786a:	781b      	ldrb	r3, [r3, #0]
 801786c:	2b00      	cmp	r3, #0
 801786e:	d173      	bne.n	8017958 <USBPD_HW_IF_SendBuffer+0x298>
      {
#if defined(_LOW_POWER)
        UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */
        CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8017870:	200f      	movs	r0, #15
 8017872:	183b      	adds	r3, r7, r0
 8017874:	781a      	ldrb	r2, [r3, #0]
 8017876:	493c      	ldr	r1, [pc, #240]	; (8017968 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017878:	0013      	movs	r3, r2
 801787a:	011b      	lsls	r3, r3, #4
 801787c:	1a9b      	subs	r3, r3, r2
 801787e:	009b      	lsls	r3, r3, #2
 8017880:	18cb      	adds	r3, r1, r3
 8017882:	3304      	adds	r3, #4
 8017884:	681b      	ldr	r3, [r3, #0]
 8017886:	6819      	ldr	r1, [r3, #0]
 8017888:	183b      	adds	r3, r7, r0
 801788a:	781a      	ldrb	r2, [r3, #0]
 801788c:	4836      	ldr	r0, [pc, #216]	; (8017968 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801788e:	0013      	movs	r3, r2
 8017890:	011b      	lsls	r3, r3, #4
 8017892:	1a9b      	subs	r3, r3, r2
 8017894:	009b      	lsls	r3, r3, #2
 8017896:	18c3      	adds	r3, r0, r3
 8017898:	3304      	adds	r3, #4
 801789a:	681b      	ldr	r3, [r3, #0]
 801789c:	2201      	movs	r2, #1
 801789e:	4391      	bics	r1, r2
 80178a0:	000a      	movs	r2, r1
 80178a2:	601a      	str	r2, [r3, #0]
        while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 80178a4:	46c0      	nop			; (mov r8, r8)
 80178a6:	200f      	movs	r0, #15
 80178a8:	183b      	adds	r3, r7, r0
 80178aa:	781a      	ldrb	r2, [r3, #0]
 80178ac:	492e      	ldr	r1, [pc, #184]	; (8017968 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80178ae:	0013      	movs	r3, r2
 80178b0:	011b      	lsls	r3, r3, #4
 80178b2:	1a9b      	subs	r3, r3, r2
 80178b4:	009b      	lsls	r3, r3, #2
 80178b6:	18cb      	adds	r3, r1, r3
 80178b8:	3304      	adds	r3, #4
 80178ba:	681b      	ldr	r3, [r3, #0]
 80178bc:	681b      	ldr	r3, [r3, #0]
 80178be:	2201      	movs	r2, #1
 80178c0:	4013      	ands	r3, r2
 80178c2:	2b01      	cmp	r3, #1
 80178c4:	d0ef      	beq.n	80178a6 <USBPD_HW_IF_SendBuffer+0x1e6>

        WRITE_REG(Ports[PortNum].hdmatx->CMAR, (uint32_t)pBuffer);
 80178c6:	0004      	movs	r4, r0
 80178c8:	193b      	adds	r3, r7, r4
 80178ca:	781a      	ldrb	r2, [r3, #0]
 80178cc:	4926      	ldr	r1, [pc, #152]	; (8017968 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80178ce:	0013      	movs	r3, r2
 80178d0:	011b      	lsls	r3, r3, #4
 80178d2:	1a9b      	subs	r3, r3, r2
 80178d4:	009b      	lsls	r3, r3, #2
 80178d6:	18cb      	adds	r3, r1, r3
 80178d8:	3304      	adds	r3, #4
 80178da:	681b      	ldr	r3, [r3, #0]
 80178dc:	68ba      	ldr	r2, [r7, #8]
 80178de:	60da      	str	r2, [r3, #12]
        WRITE_REG(Ports[PortNum].hdmatx->CNDTR, Size);
 80178e0:	193b      	adds	r3, r7, r4
 80178e2:	781a      	ldrb	r2, [r3, #0]
 80178e4:	4920      	ldr	r1, [pc, #128]	; (8017968 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80178e6:	0013      	movs	r3, r2
 80178e8:	011b      	lsls	r3, r3, #4
 80178ea:	1a9b      	subs	r3, r3, r2
 80178ec:	009b      	lsls	r3, r3, #2
 80178ee:	18cb      	adds	r3, r1, r3
 80178f0:	3304      	adds	r3, #4
 80178f2:	681b      	ldr	r3, [r3, #0]
 80178f4:	687a      	ldr	r2, [r7, #4]
 80178f6:	605a      	str	r2, [r3, #4]
        SET_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 80178f8:	193b      	adds	r3, r7, r4
 80178fa:	781a      	ldrb	r2, [r3, #0]
 80178fc:	491a      	ldr	r1, [pc, #104]	; (8017968 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80178fe:	0013      	movs	r3, r2
 8017900:	011b      	lsls	r3, r3, #4
 8017902:	1a9b      	subs	r3, r3, r2
 8017904:	009b      	lsls	r3, r3, #2
 8017906:	18cb      	adds	r3, r1, r3
 8017908:	3304      	adds	r3, #4
 801790a:	681b      	ldr	r3, [r3, #0]
 801790c:	6819      	ldr	r1, [r3, #0]
 801790e:	193b      	adds	r3, r7, r4
 8017910:	781a      	ldrb	r2, [r3, #0]
 8017912:	4815      	ldr	r0, [pc, #84]	; (8017968 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017914:	0013      	movs	r3, r2
 8017916:	011b      	lsls	r3, r3, #4
 8017918:	1a9b      	subs	r3, r3, r2
 801791a:	009b      	lsls	r3, r3, #2
 801791c:	18c3      	adds	r3, r0, r3
 801791e:	3304      	adds	r3, #4
 8017920:	681b      	ldr	r3, [r3, #0]
 8017922:	2201      	movs	r2, #1
 8017924:	430a      	orrs	r2, r1
 8017926:	601a      	str	r2, [r3, #0]

        LL_UCPD_WriteTxPaySize(Ports[PortNum].husbpd, Size);
 8017928:	193b      	adds	r3, r7, r4
 801792a:	781a      	ldrb	r2, [r3, #0]
 801792c:	490e      	ldr	r1, [pc, #56]	; (8017968 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801792e:	0013      	movs	r3, r2
 8017930:	011b      	lsls	r3, r3, #4
 8017932:	1a9b      	subs	r3, r3, r2
 8017934:	009b      	lsls	r3, r3, #2
 8017936:	585b      	ldr	r3, [r3, r1]
 8017938:	687a      	ldr	r2, [r7, #4]
 801793a:	0011      	movs	r1, r2
 801793c:	0018      	movs	r0, r3
 801793e:	f7ff fe6b 	bl	8017618 <LL_UCPD_WriteTxPaySize>
        LL_UCPD_SendMessage(Ports[PortNum].husbpd);
 8017942:	193b      	adds	r3, r7, r4
 8017944:	781a      	ldrb	r2, [r3, #0]
 8017946:	4908      	ldr	r1, [pc, #32]	; (8017968 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8017948:	0013      	movs	r3, r2
 801794a:	011b      	lsls	r3, r3, #4
 801794c:	1a9b      	subs	r3, r3, r2
 801794e:	009b      	lsls	r3, r3, #2
 8017950:	585b      	ldr	r3, [r3, r1]
 8017952:	0018      	movs	r0, r3
 8017954:	f7ff fdf5 	bl	8017542 <LL_UCPD_SendMessage>
      }
    }
  }
  return _status;
 8017958:	2327      	movs	r3, #39	; 0x27
 801795a:	18fb      	adds	r3, r7, r3
 801795c:	781b      	ldrb	r3, [r3, #0]
}
 801795e:	0018      	movs	r0, r3
 8017960:	46bd      	mov	sp, r7
 8017962:	b00b      	add	sp, #44	; 0x2c
 8017964:	bd90      	pop	{r4, r7, pc}
 8017966:	46c0      	nop			; (mov r8, r8)
 8017968:	20000a64 	.word	0x20000a64
 801796c:	0802ad04 	.word	0x0802ad04
 8017970:	0008e318 	.word	0x0008e318
 8017974:	00031b18 	.word	0x00031b18
 8017978:	000360d8 	.word	0x000360d8

0801797c <USBPD_HW_IF_Send_BIST_Pattern>:

void USBPD_HW_IF_Send_BIST_Pattern(uint8_t PortNum)
{
 801797c:	b580      	push	{r7, lr}
 801797e:	b082      	sub	sp, #8
 8017980:	af00      	add	r7, sp, #0
 8017982:	0002      	movs	r2, r0
 8017984:	1dfb      	adds	r3, r7, #7
 8017986:	701a      	strb	r2, [r3, #0]
  LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_BIST_CARRIER2);
 8017988:	1dfb      	adds	r3, r7, #7
 801798a:	781a      	ldrb	r2, [r3, #0]
 801798c:	490c      	ldr	r1, [pc, #48]	; (80179c0 <USBPD_HW_IF_Send_BIST_Pattern+0x44>)
 801798e:	0013      	movs	r3, r2
 8017990:	011b      	lsls	r3, r3, #4
 8017992:	1a9b      	subs	r3, r3, r2
 8017994:	009b      	lsls	r3, r3, #2
 8017996:	585b      	ldr	r3, [r3, r1]
 8017998:	2102      	movs	r1, #2
 801799a:	0018      	movs	r0, r3
 801799c:	f7ff fddf 	bl	801755e <LL_UCPD_SetTxMode>
  LL_UCPD_SendMessage(Ports[PortNum].husbpd);
 80179a0:	1dfb      	adds	r3, r7, #7
 80179a2:	781a      	ldrb	r2, [r3, #0]
 80179a4:	4906      	ldr	r1, [pc, #24]	; (80179c0 <USBPD_HW_IF_Send_BIST_Pattern+0x44>)
 80179a6:	0013      	movs	r3, r2
 80179a8:	011b      	lsls	r3, r3, #4
 80179aa:	1a9b      	subs	r3, r3, r2
 80179ac:	009b      	lsls	r3, r3, #2
 80179ae:	585b      	ldr	r3, [r3, r1]
 80179b0:	0018      	movs	r0, r3
 80179b2:	f7ff fdc6 	bl	8017542 <LL_UCPD_SendMessage>
}
 80179b6:	46c0      	nop			; (mov r8, r8)
 80179b8:	46bd      	mov	sp, r7
 80179ba:	b002      	add	sp, #8
 80179bc:	bd80      	pop	{r7, pc}
 80179be:	46c0      	nop			; (mov r8, r8)
 80179c0:	20000a64 	.word	0x20000a64

080179c4 <USBPDM1_AssertRp>:
#endif /* !USBPDCORE_LIB_NO_PD */

void USBPDM1_AssertRp(uint8_t PortNum)
{
 80179c4:	b580      	push	{r7, lr}
 80179c6:	b082      	sub	sp, #8
 80179c8:	af00      	add	r7, sp, #0
 80179ca:	0002      	movs	r2, r0
 80179cc:	1dfb      	adds	r3, r7, #7
 80179ce:	701a      	strb	r2, [r3, #0]
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80179d0:	2001      	movs	r0, #1
 80179d2:	f7ff fc7d 	bl	80172d0 <LL_APB2_GRP1_EnableClock>
  switch (Ports[PortNum].params->RpResistor)
 80179d6:	1dfb      	adds	r3, r7, #7
 80179d8:	781a      	ldrb	r2, [r3, #0]
 80179da:	4953      	ldr	r1, [pc, #332]	; (8017b28 <USBPDM1_AssertRp+0x164>)
 80179dc:	0013      	movs	r3, r2
 80179de:	011b      	lsls	r3, r3, #4
 80179e0:	1a9b      	subs	r3, r3, r2
 80179e2:	009b      	lsls	r3, r3, #2
 80179e4:	18cb      	adds	r3, r1, r3
 80179e6:	3310      	adds	r3, #16
 80179e8:	681b      	ldr	r3, [r3, #0]
 80179ea:	789b      	ldrb	r3, [r3, #2]
 80179ec:	079b      	lsls	r3, r3, #30
 80179ee:	0f9b      	lsrs	r3, r3, #30
 80179f0:	b2db      	uxtb	r3, r3
 80179f2:	2b02      	cmp	r3, #2
 80179f4:	d021      	beq.n	8017a3a <USBPDM1_AssertRp+0x76>
 80179f6:	dc2f      	bgt.n	8017a58 <USBPDM1_AssertRp+0x94>
 80179f8:	2b00      	cmp	r3, #0
 80179fa:	d002      	beq.n	8017a02 <USBPDM1_AssertRp+0x3e>
 80179fc:	2b01      	cmp	r3, #1
 80179fe:	d00d      	beq.n	8017a1c <USBPDM1_AssertRp+0x58>
      break;
    case vRp_3_0A:
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
      break;
    default:
      break;
 8017a00:	e02a      	b.n	8017a58 <USBPDM1_AssertRp+0x94>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_DEFAULT);
 8017a02:	1dfb      	adds	r3, r7, #7
 8017a04:	781a      	ldrb	r2, [r3, #0]
 8017a06:	4948      	ldr	r1, [pc, #288]	; (8017b28 <USBPDM1_AssertRp+0x164>)
 8017a08:	0013      	movs	r3, r2
 8017a0a:	011b      	lsls	r3, r3, #4
 8017a0c:	1a9b      	subs	r3, r3, r2
 8017a0e:	009b      	lsls	r3, r3, #2
 8017a10:	585b      	ldr	r3, [r3, r1]
 8017a12:	2180      	movs	r1, #128	; 0x80
 8017a14:	0018      	movs	r0, r3
 8017a16:	f7ff fd31 	bl	801747c <LL_UCPD_SetRpResistor>
      break;
 8017a1a:	e01e      	b.n	8017a5a <USBPDM1_AssertRp+0x96>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_1_5A);
 8017a1c:	1dfb      	adds	r3, r7, #7
 8017a1e:	781a      	ldrb	r2, [r3, #0]
 8017a20:	4941      	ldr	r1, [pc, #260]	; (8017b28 <USBPDM1_AssertRp+0x164>)
 8017a22:	0013      	movs	r3, r2
 8017a24:	011b      	lsls	r3, r3, #4
 8017a26:	1a9b      	subs	r3, r3, r2
 8017a28:	009b      	lsls	r3, r3, #2
 8017a2a:	585b      	ldr	r3, [r3, r1]
 8017a2c:	2280      	movs	r2, #128	; 0x80
 8017a2e:	0052      	lsls	r2, r2, #1
 8017a30:	0011      	movs	r1, r2
 8017a32:	0018      	movs	r0, r3
 8017a34:	f7ff fd22 	bl	801747c <LL_UCPD_SetRpResistor>
      break;
 8017a38:	e00f      	b.n	8017a5a <USBPDM1_AssertRp+0x96>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
 8017a3a:	1dfb      	adds	r3, r7, #7
 8017a3c:	781a      	ldrb	r2, [r3, #0]
 8017a3e:	493a      	ldr	r1, [pc, #232]	; (8017b28 <USBPDM1_AssertRp+0x164>)
 8017a40:	0013      	movs	r3, r2
 8017a42:	011b      	lsls	r3, r3, #4
 8017a44:	1a9b      	subs	r3, r3, r2
 8017a46:	009b      	lsls	r3, r3, #2
 8017a48:	585b      	ldr	r3, [r3, r1]
 8017a4a:	22c0      	movs	r2, #192	; 0xc0
 8017a4c:	0052      	lsls	r2, r2, #1
 8017a4e:	0011      	movs	r1, r2
 8017a50:	0018      	movs	r0, r3
 8017a52:	f7ff fd13 	bl	801747c <LL_UCPD_SetRpResistor>
      break;
 8017a56:	e000      	b.n	8017a5a <USBPDM1_AssertRp+0x96>
      break;
 8017a58:	46c0      	nop			; (mov r8, r8)
  }
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 8017a5a:	1dfb      	adds	r3, r7, #7
 8017a5c:	781a      	ldrb	r2, [r3, #0]
 8017a5e:	4932      	ldr	r1, [pc, #200]	; (8017b28 <USBPDM1_AssertRp+0x164>)
 8017a60:	0013      	movs	r3, r2
 8017a62:	011b      	lsls	r3, r3, #4
 8017a64:	1a9b      	subs	r3, r3, r2
 8017a66:	009b      	lsls	r3, r3, #2
 8017a68:	585b      	ldr	r3, [r3, r1]
 8017a6a:	2100      	movs	r1, #0
 8017a6c:	0018      	movs	r0, r3
 8017a6e:	f7ff fcd1 	bl	8017414 <LL_UCPD_SetccEnable>
  LL_UCPD_SetSRCRole(Ports[PortNum].husbpd);
 8017a72:	1dfb      	adds	r3, r7, #7
 8017a74:	781a      	ldrb	r2, [r3, #0]
 8017a76:	492c      	ldr	r1, [pc, #176]	; (8017b28 <USBPDM1_AssertRp+0x164>)
 8017a78:	0013      	movs	r3, r2
 8017a7a:	011b      	lsls	r3, r3, #4
 8017a7c:	1a9b      	subs	r3, r3, r2
 8017a7e:	009b      	lsls	r3, r3, #2
 8017a80:	585b      	ldr	r3, [r3, r1]
 8017a82:	0018      	movs	r0, r3
 8017a84:	f7ff fcea 	bl	801745c <LL_UCPD_SetSRCRole>
  if (CCNONE == Ports[PortNum].CCx)
 8017a88:	1dfb      	adds	r3, r7, #7
 8017a8a:	781a      	ldrb	r2, [r3, #0]
 8017a8c:	4926      	ldr	r1, [pc, #152]	; (8017b28 <USBPDM1_AssertRp+0x164>)
 8017a8e:	0013      	movs	r3, r2
 8017a90:	011b      	lsls	r3, r3, #4
 8017a92:	1a9b      	subs	r3, r3, r2
 8017a94:	009b      	lsls	r3, r3, #2
 8017a96:	18cb      	adds	r3, r1, r3
 8017a98:	3334      	adds	r3, #52	; 0x34
 8017a9a:	681b      	ldr	r3, [r3, #0]
 8017a9c:	2b00      	cmp	r3, #0
 8017a9e:	d10e      	bne.n	8017abe <USBPDM1_AssertRp+0xfa>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8017aa0:	1dfb      	adds	r3, r7, #7
 8017aa2:	781a      	ldrb	r2, [r3, #0]
 8017aa4:	4920      	ldr	r1, [pc, #128]	; (8017b28 <USBPDM1_AssertRp+0x164>)
 8017aa6:	0013      	movs	r3, r2
 8017aa8:	011b      	lsls	r3, r3, #4
 8017aaa:	1a9b      	subs	r3, r3, r2
 8017aac:	009b      	lsls	r3, r3, #2
 8017aae:	585b      	ldr	r3, [r3, r1]
 8017ab0:	22c0      	movs	r2, #192	; 0xc0
 8017ab2:	0112      	lsls	r2, r2, #4
 8017ab4:	0011      	movs	r1, r2
 8017ab6:	0018      	movs	r0, r3
 8017ab8:	f7ff fcac 	bl	8017414 <LL_UCPD_SetccEnable>
 8017abc:	e01b      	b.n	8017af6 <USBPDM1_AssertRp+0x132>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8017abe:	1dfb      	adds	r3, r7, #7
 8017ac0:	781a      	ldrb	r2, [r3, #0]
 8017ac2:	4919      	ldr	r1, [pc, #100]	; (8017b28 <USBPDM1_AssertRp+0x164>)
 8017ac4:	0013      	movs	r3, r2
 8017ac6:	011b      	lsls	r3, r3, #4
 8017ac8:	1a9b      	subs	r3, r3, r2
 8017aca:	009b      	lsls	r3, r3, #2
 8017acc:	5858      	ldr	r0, [r3, r1]
                        (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCENABLE_CC1 : LL_UCPD_CCENABLE_CC2);
 8017ace:	1dfb      	adds	r3, r7, #7
 8017ad0:	781a      	ldrb	r2, [r3, #0]
 8017ad2:	4915      	ldr	r1, [pc, #84]	; (8017b28 <USBPDM1_AssertRp+0x164>)
 8017ad4:	0013      	movs	r3, r2
 8017ad6:	011b      	lsls	r3, r3, #4
 8017ad8:	1a9b      	subs	r3, r3, r2
 8017ada:	009b      	lsls	r3, r3, #2
 8017adc:	18cb      	adds	r3, r1, r3
 8017ade:	3334      	adds	r3, #52	; 0x34
 8017ae0:	681b      	ldr	r3, [r3, #0]
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8017ae2:	2b01      	cmp	r3, #1
 8017ae4:	d102      	bne.n	8017aec <USBPDM1_AssertRp+0x128>
 8017ae6:	2380      	movs	r3, #128	; 0x80
 8017ae8:	00db      	lsls	r3, r3, #3
 8017aea:	e001      	b.n	8017af0 <USBPDM1_AssertRp+0x12c>
 8017aec:	2380      	movs	r3, #128	; 0x80
 8017aee:	011b      	lsls	r3, r3, #4
 8017af0:	0019      	movs	r1, r3
 8017af2:	f7ff fc8f 	bl	8017414 <LL_UCPD_SetccEnable>
  }
  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 8017af6:	4b0d      	ldr	r3, [pc, #52]	; (8017b2c <USBPDM1_AssertRp+0x168>)
 8017af8:	6819      	ldr	r1, [r3, #0]
 8017afa:	1dfb      	adds	r3, r7, #7
 8017afc:	781a      	ldrb	r2, [r3, #0]
 8017afe:	480a      	ldr	r0, [pc, #40]	; (8017b28 <USBPDM1_AssertRp+0x164>)
 8017b00:	0013      	movs	r3, r2
 8017b02:	011b      	lsls	r3, r3, #4
 8017b04:	1a9b      	subs	r3, r3, r2
 8017b06:	009b      	lsls	r3, r3, #2
 8017b08:	581b      	ldr	r3, [r3, r0]
 8017b0a:	4a09      	ldr	r2, [pc, #36]	; (8017b30 <USBPDM1_AssertRp+0x16c>)
 8017b0c:	4293      	cmp	r3, r2
 8017b0e:	d102      	bne.n	8017b16 <USBPDM1_AssertRp+0x152>
 8017b10:	2380      	movs	r3, #128	; 0x80
 8017b12:	009b      	lsls	r3, r3, #2
 8017b14:	e001      	b.n	8017b1a <USBPDM1_AssertRp+0x156>
 8017b16:	2380      	movs	r3, #128	; 0x80
 8017b18:	00db      	lsls	r3, r3, #3
 8017b1a:	4a04      	ldr	r2, [pc, #16]	; (8017b2c <USBPDM1_AssertRp+0x168>)
 8017b1c:	430b      	orrs	r3, r1
 8017b1e:	6013      	str	r3, [r2, #0]

#if defined(TCPP0203_SUPPORT)
  BSP_USBPD_PWR_SetRole(PortNum, POWER_ROLE_SOURCE);
#endif /* TCPP0203_SUPPORT */
}
 8017b20:	46c0      	nop			; (mov r8, r8)
 8017b22:	46bd      	mov	sp, r7
 8017b24:	b002      	add	sp, #8
 8017b26:	bd80      	pop	{r7, pc}
 8017b28:	20000a64 	.word	0x20000a64
 8017b2c:	40010000 	.word	0x40010000
 8017b30:	4000a000 	.word	0x4000a000

08017b34 <USBPDM1_DeAssertRp>:

void USBPDM1_DeAssertRp(uint8_t PortNum)
{
 8017b34:	b580      	push	{r7, lr}
 8017b36:	b082      	sub	sp, #8
 8017b38:	af00      	add	r7, sp, #0
 8017b3a:	0002      	movs	r2, r0
 8017b3c:	1dfb      	adds	r3, r7, #7
 8017b3e:	701a      	strb	r2, [r3, #0]
  /* not needed on STM32G0xx, so nothing to do, keep only for compatibility */
  UNUSED(PortNum);
}
 8017b40:	46c0      	nop			; (mov r8, r8)
 8017b42:	46bd      	mov	sp, r7
 8017b44:	b002      	add	sp, #8
 8017b46:	bd80      	pop	{r7, pc}

08017b48 <USBPDM1_AssertRd>:

void USBPDM1_AssertRd(uint8_t PortNum)
{
 8017b48:	b580      	push	{r7, lr}
 8017b4a:	b082      	sub	sp, #8
 8017b4c:	af00      	add	r7, sp, #0
 8017b4e:	0002      	movs	r2, r0
 8017b50:	1dfb      	adds	r3, r7, #7
 8017b52:	701a      	strb	r2, [r3, #0]
  LL_UCPD_TypeCDetectionCC2Disable(Ports[PortNum].husbpd);
 8017b54:	1dfb      	adds	r3, r7, #7
 8017b56:	781a      	ldrb	r2, [r3, #0]
 8017b58:	494b      	ldr	r1, [pc, #300]	; (8017c88 <USBPDM1_AssertRd+0x140>)
 8017b5a:	0013      	movs	r3, r2
 8017b5c:	011b      	lsls	r3, r3, #4
 8017b5e:	1a9b      	subs	r3, r3, r2
 8017b60:	009b      	lsls	r3, r3, #2
 8017b62:	585b      	ldr	r3, [r3, r1]
 8017b64:	0018      	movs	r0, r3
 8017b66:	f7ff fbf7 	bl	8017358 <LL_UCPD_TypeCDetectionCC2Disable>
  LL_UCPD_TypeCDetectionCC1Disable(Ports[PortNum].husbpd);
 8017b6a:	1dfb      	adds	r3, r7, #7
 8017b6c:	781a      	ldrb	r2, [r3, #0]
 8017b6e:	4946      	ldr	r1, [pc, #280]	; (8017c88 <USBPDM1_AssertRd+0x140>)
 8017b70:	0013      	movs	r3, r2
 8017b72:	011b      	lsls	r3, r3, #4
 8017b74:	1a9b      	subs	r3, r3, r2
 8017b76:	009b      	lsls	r3, r3, #2
 8017b78:	585b      	ldr	r3, [r3, r1]
 8017b7a:	0018      	movs	r0, r3
 8017b7c:	f7ff fc0c 	bl	8017398 <LL_UCPD_TypeCDetectionCC1Disable>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8017b80:	2001      	movs	r0, #1
 8017b82:	f7ff fba5 	bl	80172d0 <LL_APB2_GRP1_EnableClock>
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 8017b86:	1dfb      	adds	r3, r7, #7
 8017b88:	781a      	ldrb	r2, [r3, #0]
 8017b8a:	493f      	ldr	r1, [pc, #252]	; (8017c88 <USBPDM1_AssertRd+0x140>)
 8017b8c:	0013      	movs	r3, r2
 8017b8e:	011b      	lsls	r3, r3, #4
 8017b90:	1a9b      	subs	r3, r3, r2
 8017b92:	009b      	lsls	r3, r3, #2
 8017b94:	585b      	ldr	r3, [r3, r1]
 8017b96:	2100      	movs	r1, #0
 8017b98:	0018      	movs	r0, r3
 8017b9a:	f7ff fc3b 	bl	8017414 <LL_UCPD_SetccEnable>
  LL_UCPD_SetSNKRole(Ports[PortNum].husbpd);
 8017b9e:	1dfb      	adds	r3, r7, #7
 8017ba0:	781a      	ldrb	r2, [r3, #0]
 8017ba2:	4939      	ldr	r1, [pc, #228]	; (8017c88 <USBPDM1_AssertRd+0x140>)
 8017ba4:	0013      	movs	r3, r2
 8017ba6:	011b      	lsls	r3, r3, #4
 8017ba8:	1a9b      	subs	r3, r3, r2
 8017baa:	009b      	lsls	r3, r3, #2
 8017bac:	585b      	ldr	r3, [r3, r1]
 8017bae:	0018      	movs	r0, r3
 8017bb0:	f7ff fc44 	bl	801743c <LL_UCPD_SetSNKRole>
  if (CCNONE == Ports[PortNum].CCx)
 8017bb4:	1dfb      	adds	r3, r7, #7
 8017bb6:	781a      	ldrb	r2, [r3, #0]
 8017bb8:	4933      	ldr	r1, [pc, #204]	; (8017c88 <USBPDM1_AssertRd+0x140>)
 8017bba:	0013      	movs	r3, r2
 8017bbc:	011b      	lsls	r3, r3, #4
 8017bbe:	1a9b      	subs	r3, r3, r2
 8017bc0:	009b      	lsls	r3, r3, #2
 8017bc2:	18cb      	adds	r3, r1, r3
 8017bc4:	3334      	adds	r3, #52	; 0x34
 8017bc6:	681b      	ldr	r3, [r3, #0]
 8017bc8:	2b00      	cmp	r3, #0
 8017bca:	d10e      	bne.n	8017bea <USBPDM1_AssertRd+0xa2>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8017bcc:	1dfb      	adds	r3, r7, #7
 8017bce:	781a      	ldrb	r2, [r3, #0]
 8017bd0:	492d      	ldr	r1, [pc, #180]	; (8017c88 <USBPDM1_AssertRd+0x140>)
 8017bd2:	0013      	movs	r3, r2
 8017bd4:	011b      	lsls	r3, r3, #4
 8017bd6:	1a9b      	subs	r3, r3, r2
 8017bd8:	009b      	lsls	r3, r3, #2
 8017bda:	585b      	ldr	r3, [r3, r1]
 8017bdc:	22c0      	movs	r2, #192	; 0xc0
 8017bde:	0112      	lsls	r2, r2, #4
 8017be0:	0011      	movs	r1, r2
 8017be2:	0018      	movs	r0, r3
 8017be4:	f7ff fc16 	bl	8017414 <LL_UCPD_SetccEnable>
 8017be8:	e01b      	b.n	8017c22 <USBPDM1_AssertRd+0xda>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8017bea:	1dfb      	adds	r3, r7, #7
 8017bec:	781a      	ldrb	r2, [r3, #0]
 8017bee:	4926      	ldr	r1, [pc, #152]	; (8017c88 <USBPDM1_AssertRd+0x140>)
 8017bf0:	0013      	movs	r3, r2
 8017bf2:	011b      	lsls	r3, r3, #4
 8017bf4:	1a9b      	subs	r3, r3, r2
 8017bf6:	009b      	lsls	r3, r3, #2
 8017bf8:	5858      	ldr	r0, [r3, r1]
                        (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCENABLE_CC1 : LL_UCPD_CCENABLE_CC2);
 8017bfa:	1dfb      	adds	r3, r7, #7
 8017bfc:	781a      	ldrb	r2, [r3, #0]
 8017bfe:	4922      	ldr	r1, [pc, #136]	; (8017c88 <USBPDM1_AssertRd+0x140>)
 8017c00:	0013      	movs	r3, r2
 8017c02:	011b      	lsls	r3, r3, #4
 8017c04:	1a9b      	subs	r3, r3, r2
 8017c06:	009b      	lsls	r3, r3, #2
 8017c08:	18cb      	adds	r3, r1, r3
 8017c0a:	3334      	adds	r3, #52	; 0x34
 8017c0c:	681b      	ldr	r3, [r3, #0]
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8017c0e:	2b01      	cmp	r3, #1
 8017c10:	d102      	bne.n	8017c18 <USBPDM1_AssertRd+0xd0>
 8017c12:	2380      	movs	r3, #128	; 0x80
 8017c14:	00db      	lsls	r3, r3, #3
 8017c16:	e001      	b.n	8017c1c <USBPDM1_AssertRd+0xd4>
 8017c18:	2380      	movs	r3, #128	; 0x80
 8017c1a:	011b      	lsls	r3, r3, #4
 8017c1c:	0019      	movs	r1, r3
 8017c1e:	f7ff fbf9 	bl	8017414 <LL_UCPD_SetccEnable>
  }

  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 8017c22:	4b1a      	ldr	r3, [pc, #104]	; (8017c8c <USBPDM1_AssertRd+0x144>)
 8017c24:	6819      	ldr	r1, [r3, #0]
 8017c26:	1dfb      	adds	r3, r7, #7
 8017c28:	781a      	ldrb	r2, [r3, #0]
 8017c2a:	4817      	ldr	r0, [pc, #92]	; (8017c88 <USBPDM1_AssertRd+0x140>)
 8017c2c:	0013      	movs	r3, r2
 8017c2e:	011b      	lsls	r3, r3, #4
 8017c30:	1a9b      	subs	r3, r3, r2
 8017c32:	009b      	lsls	r3, r3, #2
 8017c34:	581b      	ldr	r3, [r3, r0]
 8017c36:	4a16      	ldr	r2, [pc, #88]	; (8017c90 <USBPDM1_AssertRd+0x148>)
 8017c38:	4293      	cmp	r3, r2
 8017c3a:	d102      	bne.n	8017c42 <USBPDM1_AssertRd+0xfa>
 8017c3c:	2380      	movs	r3, #128	; 0x80
 8017c3e:	009b      	lsls	r3, r3, #2
 8017c40:	e001      	b.n	8017c46 <USBPDM1_AssertRd+0xfe>
 8017c42:	2380      	movs	r3, #128	; 0x80
 8017c44:	00db      	lsls	r3, r3, #3
 8017c46:	4a11      	ldr	r2, [pc, #68]	; (8017c8c <USBPDM1_AssertRd+0x144>)
 8017c48:	430b      	orrs	r3, r1
 8017c4a:	6013      	str	r3, [r2, #0]
  HAL_Delay(1);
 8017c4c:	2001      	movs	r0, #1
 8017c4e:	f7f4 fb81 	bl	800c354 <HAL_Delay>

#ifndef _LOW_POWER
  LL_UCPD_TypeCDetectionCC2Enable(Ports[PortNum].husbpd);
 8017c52:	1dfb      	adds	r3, r7, #7
 8017c54:	781a      	ldrb	r2, [r3, #0]
 8017c56:	490c      	ldr	r1, [pc, #48]	; (8017c88 <USBPDM1_AssertRd+0x140>)
 8017c58:	0013      	movs	r3, r2
 8017c5a:	011b      	lsls	r3, r3, #4
 8017c5c:	1a9b      	subs	r3, r3, r2
 8017c5e:	009b      	lsls	r3, r3, #2
 8017c60:	585b      	ldr	r3, [r3, r1]
 8017c62:	0018      	movs	r0, r3
 8017c64:	f7ff fb68 	bl	8017338 <LL_UCPD_TypeCDetectionCC2Enable>
  LL_UCPD_TypeCDetectionCC1Enable(Ports[PortNum].husbpd);
 8017c68:	1dfb      	adds	r3, r7, #7
 8017c6a:	781a      	ldrb	r2, [r3, #0]
 8017c6c:	4906      	ldr	r1, [pc, #24]	; (8017c88 <USBPDM1_AssertRd+0x140>)
 8017c6e:	0013      	movs	r3, r2
 8017c70:	011b      	lsls	r3, r3, #4
 8017c72:	1a9b      	subs	r3, r3, r2
 8017c74:	009b      	lsls	r3, r3, #2
 8017c76:	585b      	ldr	r3, [r3, r1]
 8017c78:	0018      	movs	r0, r3
 8017c7a:	f7ff fb7d 	bl	8017378 <LL_UCPD_TypeCDetectionCC1Enable>
#endif /* _LOW_POWER */

#if defined(TCPP0203_SUPPORT)
  BSP_USBPD_PWR_SetRole(PortNum, POWER_ROLE_SINK);
#endif /* TCPP0203_SUPPORT */
}
 8017c7e:	46c0      	nop			; (mov r8, r8)
 8017c80:	46bd      	mov	sp, r7
 8017c82:	b002      	add	sp, #8
 8017c84:	bd80      	pop	{r7, pc}
 8017c86:	46c0      	nop			; (mov r8, r8)
 8017c88:	20000a64 	.word	0x20000a64
 8017c8c:	40010000 	.word	0x40010000
 8017c90:	4000a000 	.word	0x4000a000

08017c94 <USBPDM1_DeAssertRd>:

void USBPDM1_DeAssertRd(uint8_t PortNum)
{
 8017c94:	b580      	push	{r7, lr}
 8017c96:	b082      	sub	sp, #8
 8017c98:	af00      	add	r7, sp, #0
 8017c9a:	0002      	movs	r2, r0
 8017c9c:	1dfb      	adds	r3, r7, #7
 8017c9e:	701a      	strb	r2, [r3, #0]
  /* not needed on STM32G0xx, so nothing to do, keep only for compatibility */
  UNUSED(PortNum);
}
 8017ca0:	46c0      	nop			; (mov r8, r8)
 8017ca2:	46bd      	mov	sp, r7
 8017ca4:	b002      	add	sp, #8
 8017ca6:	bd80      	pop	{r7, pc}

08017ca8 <USBPDM1_EnterErrorRecovery>:

void USBPDM1_EnterErrorRecovery(uint8_t PortNum)
{
 8017ca8:	b580      	push	{r7, lr}
 8017caa:	b082      	sub	sp, #8
 8017cac:	af00      	add	r7, sp, #0
 8017cae:	0002      	movs	r2, r0
 8017cb0:	1dfb      	adds	r3, r7, #7
 8017cb2:	701a      	strb	r2, [r3, #0]
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8017cb4:	2001      	movs	r0, #1
 8017cb6:	f7ff fb0b 	bl	80172d0 <LL_APB2_GRP1_EnableClock>
  LL_UCPD_SetSRCRole(Ports[PortNum].husbpd);
 8017cba:	1dfb      	adds	r3, r7, #7
 8017cbc:	781a      	ldrb	r2, [r3, #0]
 8017cbe:	4930      	ldr	r1, [pc, #192]	; (8017d80 <USBPDM1_EnterErrorRecovery+0xd8>)
 8017cc0:	0013      	movs	r3, r2
 8017cc2:	011b      	lsls	r3, r3, #4
 8017cc4:	1a9b      	subs	r3, r3, r2
 8017cc6:	009b      	lsls	r3, r3, #2
 8017cc8:	585b      	ldr	r3, [r3, r1]
 8017cca:	0018      	movs	r0, r3
 8017ccc:	f7ff fbc6 	bl	801745c <LL_UCPD_SetSRCRole>
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_NONE);
 8017cd0:	1dfb      	adds	r3, r7, #7
 8017cd2:	781a      	ldrb	r2, [r3, #0]
 8017cd4:	492a      	ldr	r1, [pc, #168]	; (8017d80 <USBPDM1_EnterErrorRecovery+0xd8>)
 8017cd6:	0013      	movs	r3, r2
 8017cd8:	011b      	lsls	r3, r3, #4
 8017cda:	1a9b      	subs	r3, r3, r2
 8017cdc:	009b      	lsls	r3, r3, #2
 8017cde:	585b      	ldr	r3, [r3, r1]
 8017ce0:	2100      	movs	r1, #0
 8017ce2:	0018      	movs	r0, r3
 8017ce4:	f7ff fbca 	bl	801747c <LL_UCPD_SetRpResistor>
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 8017ce8:	1dfb      	adds	r3, r7, #7
 8017cea:	781a      	ldrb	r2, [r3, #0]
 8017cec:	4924      	ldr	r1, [pc, #144]	; (8017d80 <USBPDM1_EnterErrorRecovery+0xd8>)
 8017cee:	0013      	movs	r3, r2
 8017cf0:	011b      	lsls	r3, r3, #4
 8017cf2:	1a9b      	subs	r3, r3, r2
 8017cf4:	009b      	lsls	r3, r3, #2
 8017cf6:	585b      	ldr	r3, [r3, r1]
 8017cf8:	2100      	movs	r1, #0
 8017cfa:	0018      	movs	r0, r3
 8017cfc:	f7ff fb8a 	bl	8017414 <LL_UCPD_SetccEnable>
  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 8017d00:	4b20      	ldr	r3, [pc, #128]	; (8017d84 <USBPDM1_EnterErrorRecovery+0xdc>)
 8017d02:	6819      	ldr	r1, [r3, #0]
 8017d04:	1dfb      	adds	r3, r7, #7
 8017d06:	781a      	ldrb	r2, [r3, #0]
 8017d08:	481d      	ldr	r0, [pc, #116]	; (8017d80 <USBPDM1_EnterErrorRecovery+0xd8>)
 8017d0a:	0013      	movs	r3, r2
 8017d0c:	011b      	lsls	r3, r3, #4
 8017d0e:	1a9b      	subs	r3, r3, r2
 8017d10:	009b      	lsls	r3, r3, #2
 8017d12:	581b      	ldr	r3, [r3, r0]
 8017d14:	4a1c      	ldr	r2, [pc, #112]	; (8017d88 <USBPDM1_EnterErrorRecovery+0xe0>)
 8017d16:	4293      	cmp	r3, r2
 8017d18:	d102      	bne.n	8017d20 <USBPDM1_EnterErrorRecovery+0x78>
 8017d1a:	2380      	movs	r3, #128	; 0x80
 8017d1c:	009b      	lsls	r3, r3, #2
 8017d1e:	e001      	b.n	8017d24 <USBPDM1_EnterErrorRecovery+0x7c>
 8017d20:	2380      	movs	r3, #128	; 0x80
 8017d22:	00db      	lsls	r3, r3, #3
 8017d24:	4a17      	ldr	r2, [pc, #92]	; (8017d84 <USBPDM1_EnterErrorRecovery+0xdc>)
 8017d26:	430b      	orrs	r3, r1
 8017d28:	6013      	str	r3, [r2, #0]
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8017d2a:	1dfb      	adds	r3, r7, #7
 8017d2c:	781a      	ldrb	r2, [r3, #0]
 8017d2e:	4914      	ldr	r1, [pc, #80]	; (8017d80 <USBPDM1_EnterErrorRecovery+0xd8>)
 8017d30:	0013      	movs	r3, r2
 8017d32:	011b      	lsls	r3, r3, #4
 8017d34:	1a9b      	subs	r3, r3, r2
 8017d36:	009b      	lsls	r3, r3, #2
 8017d38:	585b      	ldr	r3, [r3, r1]
 8017d3a:	0018      	movs	r0, r3
 8017d3c:	f7ff fbd2 	bl	80174e4 <LL_UCPD_RxDisable>

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 8017d40:	1dfb      	adds	r3, r7, #7
 8017d42:	781a      	ldrb	r2, [r3, #0]
 8017d44:	490e      	ldr	r1, [pc, #56]	; (8017d80 <USBPDM1_EnterErrorRecovery+0xd8>)
 8017d46:	0013      	movs	r3, r2
 8017d48:	011b      	lsls	r3, r3, #4
 8017d4a:	1a9b      	subs	r3, r3, r2
 8017d4c:	009b      	lsls	r3, r3, #2
 8017d4e:	18cb      	adds	r3, r1, r3
 8017d50:	330c      	adds	r3, #12
 8017d52:	681b      	ldr	r3, [r3, #0]
 8017d54:	7a1b      	ldrb	r3, [r3, #8]
 8017d56:	2202      	movs	r2, #2
 8017d58:	4013      	ands	r3, r2
 8017d5a:	b2db      	uxtb	r3, r3
 8017d5c:	2b00      	cmp	r3, #0
 8017d5e:	d00a      	beq.n	8017d76 <USBPDM1_EnterErrorRecovery+0xce>
  {
    /* Set GPIO to disallow the FRSTX handling */
    LL_UCPD_FRSDetectionDisable(Ports[PortNum].husbpd);
 8017d60:	1dfb      	adds	r3, r7, #7
 8017d62:	781a      	ldrb	r2, [r3, #0]
 8017d64:	4906      	ldr	r1, [pc, #24]	; (8017d80 <USBPDM1_EnterErrorRecovery+0xd8>)
 8017d66:	0013      	movs	r3, r2
 8017d68:	011b      	lsls	r3, r3, #4
 8017d6a:	1a9b      	subs	r3, r3, r2
 8017d6c:	009b      	lsls	r3, r3, #2
 8017d6e:	585b      	ldr	r3, [r3, r1]
 8017d70:	0018      	movs	r0, r3
 8017d72:	f7ff fb3f 	bl	80173f4 <LL_UCPD_FRSDetectionDisable>
  }
#endif /* USBPD_REV30_SUPPORT */
}
 8017d76:	46c0      	nop			; (mov r8, r8)
 8017d78:	46bd      	mov	sp, r7
 8017d7a:	b002      	add	sp, #8
 8017d7c:	bd80      	pop	{r7, pc}
 8017d7e:	46c0      	nop			; (mov r8, r8)
 8017d80:	20000a64 	.word	0x20000a64
 8017d84:	40010000 	.word	0x40010000
 8017d88:	4000a000 	.word	0x4000a000

08017d8c <USBPD_HW_IF_EnableRX>:
             UCPD_IMR_RXORDDETIE | UCPD_IMR_RXHRSTDETIE | UCPD_IMR_RXOVRIE | UCPD_IMR_RXMSGENDIE);
  LL_UCPD_RxDMAEnable(Ports[PortNum].husbpd);
}

void USBPD_HW_IF_EnableRX(uint8_t PortNum)
{
 8017d8c:	b580      	push	{r7, lr}
 8017d8e:	b082      	sub	sp, #8
 8017d90:	af00      	add	r7, sp, #0
 8017d92:	0002      	movs	r2, r0
 8017d94:	1dfb      	adds	r3, r7, #7
 8017d96:	701a      	strb	r2, [r3, #0]
  LL_UCPD_RxEnable(Ports[PortNum].husbpd);
 8017d98:	1dfb      	adds	r3, r7, #7
 8017d9a:	781a      	ldrb	r2, [r3, #0]
 8017d9c:	4906      	ldr	r1, [pc, #24]	; (8017db8 <USBPD_HW_IF_EnableRX+0x2c>)
 8017d9e:	0013      	movs	r3, r2
 8017da0:	011b      	lsls	r3, r3, #4
 8017da2:	1a9b      	subs	r3, r3, r2
 8017da4:	009b      	lsls	r3, r3, #2
 8017da6:	585b      	ldr	r3, [r3, r1]
 8017da8:	0018      	movs	r0, r3
 8017daa:	f7ff fb8d 	bl	80174c8 <LL_UCPD_RxEnable>
}
 8017dae:	46c0      	nop			; (mov r8, r8)
 8017db0:	46bd      	mov	sp, r7
 8017db2:	b002      	add	sp, #8
 8017db4:	bd80      	pop	{r7, pc}
 8017db6:	46c0      	nop			; (mov r8, r8)
 8017db8:	20000a64 	.word	0x20000a64

08017dbc <USBPD_HW_IF_DisableRX>:

void USBPD_HW_IF_DisableRX(uint8_t PortNum)
{
 8017dbc:	b580      	push	{r7, lr}
 8017dbe:	b082      	sub	sp, #8
 8017dc0:	af00      	add	r7, sp, #0
 8017dc2:	0002      	movs	r2, r0
 8017dc4:	1dfb      	adds	r3, r7, #7
 8017dc6:	701a      	strb	r2, [r3, #0]
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8017dc8:	1dfb      	adds	r3, r7, #7
 8017dca:	781a      	ldrb	r2, [r3, #0]
 8017dcc:	4906      	ldr	r1, [pc, #24]	; (8017de8 <USBPD_HW_IF_DisableRX+0x2c>)
 8017dce:	0013      	movs	r3, r2
 8017dd0:	011b      	lsls	r3, r3, #4
 8017dd2:	1a9b      	subs	r3, r3, r2
 8017dd4:	009b      	lsls	r3, r3, #2
 8017dd6:	585b      	ldr	r3, [r3, r1]
 8017dd8:	0018      	movs	r0, r3
 8017dda:	f7ff fb83 	bl	80174e4 <LL_UCPD_RxDisable>
}
 8017dde:	46c0      	nop			; (mov r8, r8)
 8017de0:	46bd      	mov	sp, r7
 8017de2:	b002      	add	sp, #8
 8017de4:	bd80      	pop	{r7, pc}
 8017de6:	46c0      	nop			; (mov r8, r8)
 8017de8:	20000a64 	.word	0x20000a64

08017dec <HW_SignalAttachement>:

void HW_SignalAttachement(uint8_t PortNum, CCxPin_TypeDef cc)
{
 8017dec:	b590      	push	{r4, r7, lr}
 8017dee:	b085      	sub	sp, #20
 8017df0:	af00      	add	r7, sp, #0
 8017df2:	0002      	movs	r2, r0
 8017df4:	6039      	str	r1, [r7, #0]
 8017df6:	1dfb      	adds	r3, r7, #7
 8017df8:	701a      	strb	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  uint32_t _temp;

  /* Init timer to detect the reception of goodCRC */
  USBPD_TIM_Init();
 8017dfa:	f000 fc65 	bl	80186c8 <USBPD_TIM_Init>

  /* Prepare ucpd to handle PD message
            RX message start listen
            TX prepare the DMA to be transfer ready
            Detection listen only the line corresponding CC=Rd for SRC/SNK */
  Ports[PortNum].hdmatx = USBPD_HW_Init_DMATxInstance(PortNum);
 8017dfe:	1dfb      	adds	r3, r7, #7
 8017e00:	781c      	ldrb	r4, [r3, #0]
 8017e02:	1dfb      	adds	r3, r7, #7
 8017e04:	781b      	ldrb	r3, [r3, #0]
 8017e06:	0018      	movs	r0, r3
 8017e08:	f7fe fd32 	bl	8016870 <USBPD_HW_Init_DMATxInstance>
 8017e0c:	0001      	movs	r1, r0
 8017e0e:	4aa6      	ldr	r2, [pc, #664]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8017e10:	0023      	movs	r3, r4
 8017e12:	011b      	lsls	r3, r3, #4
 8017e14:	1b1b      	subs	r3, r3, r4
 8017e16:	009b      	lsls	r3, r3, #2
 8017e18:	18d3      	adds	r3, r2, r3
 8017e1a:	3304      	adds	r3, #4
 8017e1c:	6019      	str	r1, [r3, #0]
  Ports[PortNum].hdmarx = USBPD_HW_Init_DMARxInstance(PortNum);
 8017e1e:	1dfb      	adds	r3, r7, #7
 8017e20:	781c      	ldrb	r4, [r3, #0]
 8017e22:	1dfb      	adds	r3, r7, #7
 8017e24:	781b      	ldrb	r3, [r3, #0]
 8017e26:	0018      	movs	r0, r3
 8017e28:	f7fe fcd2 	bl	80167d0 <USBPD_HW_Init_DMARxInstance>
 8017e2c:	0001      	movs	r1, r0
 8017e2e:	4a9e      	ldr	r2, [pc, #632]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8017e30:	0023      	movs	r3, r4
 8017e32:	011b      	lsls	r3, r3, #4
 8017e34:	1b1b      	subs	r3, r3, r4
 8017e36:	009b      	lsls	r3, r3, #2
 8017e38:	18d3      	adds	r3, r2, r3
 8017e3a:	3308      	adds	r3, #8
 8017e3c:	6019      	str	r1, [r3, #0]

  /* Set the RX dma to allow reception */
  _temp = (uint32_t)&Ports[PortNum].husbpd->RXDR;
 8017e3e:	1dfb      	adds	r3, r7, #7
 8017e40:	781a      	ldrb	r2, [r3, #0]
 8017e42:	4999      	ldr	r1, [pc, #612]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8017e44:	0013      	movs	r3, r2
 8017e46:	011b      	lsls	r3, r3, #4
 8017e48:	1a9b      	subs	r3, r3, r2
 8017e4a:	009b      	lsls	r3, r3, #2
 8017e4c:	585b      	ldr	r3, [r3, r1]
 8017e4e:	3330      	adds	r3, #48	; 0x30
 8017e50:	60fb      	str	r3, [r7, #12]
  WRITE_REG(Ports[PortNum].hdmarx->CPAR, _temp);
 8017e52:	1dfb      	adds	r3, r7, #7
 8017e54:	781a      	ldrb	r2, [r3, #0]
 8017e56:	4994      	ldr	r1, [pc, #592]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8017e58:	0013      	movs	r3, r2
 8017e5a:	011b      	lsls	r3, r3, #4
 8017e5c:	1a9b      	subs	r3, r3, r2
 8017e5e:	009b      	lsls	r3, r3, #2
 8017e60:	18cb      	adds	r3, r1, r3
 8017e62:	3308      	adds	r3, #8
 8017e64:	681b      	ldr	r3, [r3, #0]
 8017e66:	68fa      	ldr	r2, [r7, #12]
 8017e68:	609a      	str	r2, [r3, #8]
  WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 8017e6a:	1dfb      	adds	r3, r7, #7
 8017e6c:	781a      	ldrb	r2, [r3, #0]
 8017e6e:	498e      	ldr	r1, [pc, #568]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8017e70:	0013      	movs	r3, r2
 8017e72:	011b      	lsls	r3, r3, #4
 8017e74:	1a9b      	subs	r3, r3, r2
 8017e76:	009b      	lsls	r3, r3, #2
 8017e78:	18cb      	adds	r3, r1, r3
 8017e7a:	3330      	adds	r3, #48	; 0x30
 8017e7c:	6818      	ldr	r0, [r3, #0]
 8017e7e:	1dfb      	adds	r3, r7, #7
 8017e80:	781a      	ldrb	r2, [r3, #0]
 8017e82:	4989      	ldr	r1, [pc, #548]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8017e84:	0013      	movs	r3, r2
 8017e86:	011b      	lsls	r3, r3, #4
 8017e88:	1a9b      	subs	r3, r3, r2
 8017e8a:	009b      	lsls	r3, r3, #2
 8017e8c:	18cb      	adds	r3, r1, r3
 8017e8e:	3308      	adds	r3, #8
 8017e90:	681b      	ldr	r3, [r3, #0]
 8017e92:	0002      	movs	r2, r0
 8017e94:	60da      	str	r2, [r3, #12]
  Ports[PortNum].hdmarx->CNDTR = SIZE_MAX_PD_TRANSACTION_UNCHUNK;
 8017e96:	1dfb      	adds	r3, r7, #7
 8017e98:	781a      	ldrb	r2, [r3, #0]
 8017e9a:	4983      	ldr	r1, [pc, #524]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8017e9c:	0013      	movs	r3, r2
 8017e9e:	011b      	lsls	r3, r3, #4
 8017ea0:	1a9b      	subs	r3, r3, r2
 8017ea2:	009b      	lsls	r3, r3, #2
 8017ea4:	18cb      	adds	r3, r1, r3
 8017ea6:	3308      	adds	r3, #8
 8017ea8:	681b      	ldr	r3, [r3, #0]
 8017eaa:	2284      	movs	r2, #132	; 0x84
 8017eac:	0052      	lsls	r2, r2, #1
 8017eae:	605a      	str	r2, [r3, #4]
  Ports[PortNum].hdmarx->CCR |= DMA_CCR_EN;
 8017eb0:	1dfb      	adds	r3, r7, #7
 8017eb2:	781a      	ldrb	r2, [r3, #0]
 8017eb4:	497c      	ldr	r1, [pc, #496]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8017eb6:	0013      	movs	r3, r2
 8017eb8:	011b      	lsls	r3, r3, #4
 8017eba:	1a9b      	subs	r3, r3, r2
 8017ebc:	009b      	lsls	r3, r3, #2
 8017ebe:	18cb      	adds	r3, r1, r3
 8017ec0:	3308      	adds	r3, #8
 8017ec2:	681b      	ldr	r3, [r3, #0]
 8017ec4:	6819      	ldr	r1, [r3, #0]
 8017ec6:	1dfb      	adds	r3, r7, #7
 8017ec8:	781a      	ldrb	r2, [r3, #0]
 8017eca:	4877      	ldr	r0, [pc, #476]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8017ecc:	0013      	movs	r3, r2
 8017ece:	011b      	lsls	r3, r3, #4
 8017ed0:	1a9b      	subs	r3, r3, r2
 8017ed2:	009b      	lsls	r3, r3, #2
 8017ed4:	18c3      	adds	r3, r0, r3
 8017ed6:	3308      	adds	r3, #8
 8017ed8:	681b      	ldr	r3, [r3, #0]
 8017eda:	2201      	movs	r2, #1
 8017edc:	430a      	orrs	r2, r1
 8017ede:	601a      	str	r2, [r3, #0]

  /* Set the TX dma only UCPD address */
  _temp = (uint32_t)&Ports[PortNum].husbpd->TXDR;
 8017ee0:	1dfb      	adds	r3, r7, #7
 8017ee2:	781a      	ldrb	r2, [r3, #0]
 8017ee4:	4970      	ldr	r1, [pc, #448]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8017ee6:	0013      	movs	r3, r2
 8017ee8:	011b      	lsls	r3, r3, #4
 8017eea:	1a9b      	subs	r3, r3, r2
 8017eec:	009b      	lsls	r3, r3, #2
 8017eee:	585b      	ldr	r3, [r3, r1]
 8017ef0:	3324      	adds	r3, #36	; 0x24
 8017ef2:	60fb      	str	r3, [r7, #12]
  Ports[PortNum].hdmatx->CPAR = _temp;
 8017ef4:	1dfb      	adds	r3, r7, #7
 8017ef6:	781a      	ldrb	r2, [r3, #0]
 8017ef8:	496b      	ldr	r1, [pc, #428]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8017efa:	0013      	movs	r3, r2
 8017efc:	011b      	lsls	r3, r3, #4
 8017efe:	1a9b      	subs	r3, r3, r2
 8017f00:	009b      	lsls	r3, r3, #2
 8017f02:	18cb      	adds	r3, r1, r3
 8017f04:	3304      	adds	r3, #4
 8017f06:	681b      	ldr	r3, [r3, #0]
 8017f08:	68fa      	ldr	r2, [r7, #12]
 8017f0a:	609a      	str	r2, [r3, #8]
  /* disabled non Rd line set CC line enable */
#define INTERRUPT_MASK  UCPD_IMR_TXMSGDISCIE | UCPD_IMR_TXMSGSENTIE | UCPD_IMR_HRSTDISCIE  | UCPD_IMR_HRSTSENTIE |  \
  UCPD_IMR_TXMSGABTIE  | UCPD_IMR_TXUNDIE     | UCPD_IMR_RXORDDETIE  | UCPD_IMR_RXHRSTDETIE | \
  UCPD_IMR_RXOVRIE     | UCPD_IMR_RXMSGENDIE

  MODIFY_REG(Ports[PortNum].husbpd->IMR, INTERRUPT_MASK, INTERRUPT_MASK);
 8017f0c:	1dfb      	adds	r3, r7, #7
 8017f0e:	781a      	ldrb	r2, [r3, #0]
 8017f10:	4965      	ldr	r1, [pc, #404]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8017f12:	0013      	movs	r3, r2
 8017f14:	011b      	lsls	r3, r3, #4
 8017f16:	1a9b      	subs	r3, r3, r2
 8017f18:	009b      	lsls	r3, r3, #2
 8017f1a:	585b      	ldr	r3, [r3, r1]
 8017f1c:	6919      	ldr	r1, [r3, #16]
 8017f1e:	1dfb      	adds	r3, r7, #7
 8017f20:	781a      	ldrb	r2, [r3, #0]
 8017f22:	4861      	ldr	r0, [pc, #388]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8017f24:	0013      	movs	r3, r2
 8017f26:	011b      	lsls	r3, r3, #4
 8017f28:	1a9b      	subs	r3, r3, r2
 8017f2a:	009b      	lsls	r3, r3, #2
 8017f2c:	581b      	ldr	r3, [r3, r0]
 8017f2e:	4a5f      	ldr	r2, [pc, #380]	; (80180ac <HW_SignalAttachement+0x2c0>)
 8017f30:	430a      	orrs	r2, r1
 8017f32:	611a      	str	r2, [r3, #16]
#endif /* !USBPDCORE_LIB_NO_PD */

  /* Handle CC enable */
  Ports[PortNum].CCx = cc;
 8017f34:	1dfb      	adds	r3, r7, #7
 8017f36:	781a      	ldrb	r2, [r3, #0]
 8017f38:	495b      	ldr	r1, [pc, #364]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8017f3a:	0013      	movs	r3, r2
 8017f3c:	011b      	lsls	r3, r3, #4
 8017f3e:	1a9b      	subs	r3, r3, r2
 8017f40:	009b      	lsls	r3, r3, #2
 8017f42:	18cb      	adds	r3, r1, r3
 8017f44:	3334      	adds	r3, #52	; 0x34
 8017f46:	683a      	ldr	r2, [r7, #0]
 8017f48:	601a      	str	r2, [r3, #0]

#if !defined(USBPDCORE_LIB_NO_PD)
  /* Set CC pin for PD message */
  LL_UCPD_SetCCPin(Ports[PortNum].husbpd, (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCPIN_CC1 : LL_UCPD_CCPIN_CC2);
 8017f4a:	1dfb      	adds	r3, r7, #7
 8017f4c:	781a      	ldrb	r2, [r3, #0]
 8017f4e:	4956      	ldr	r1, [pc, #344]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8017f50:	0013      	movs	r3, r2
 8017f52:	011b      	lsls	r3, r3, #4
 8017f54:	1a9b      	subs	r3, r3, r2
 8017f56:	009b      	lsls	r3, r3, #2
 8017f58:	5858      	ldr	r0, [r3, r1]
 8017f5a:	1dfb      	adds	r3, r7, #7
 8017f5c:	781a      	ldrb	r2, [r3, #0]
 8017f5e:	4952      	ldr	r1, [pc, #328]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8017f60:	0013      	movs	r3, r2
 8017f62:	011b      	lsls	r3, r3, #4
 8017f64:	1a9b      	subs	r3, r3, r2
 8017f66:	009b      	lsls	r3, r3, #2
 8017f68:	18cb      	adds	r3, r1, r3
 8017f6a:	3334      	adds	r3, #52	; 0x34
 8017f6c:	681b      	ldr	r3, [r3, #0]
 8017f6e:	2b01      	cmp	r3, #1
 8017f70:	d101      	bne.n	8017f76 <HW_SignalAttachement+0x18a>
 8017f72:	2300      	movs	r3, #0
 8017f74:	e000      	b.n	8017f78 <HW_SignalAttachement+0x18c>
 8017f76:	2340      	movs	r3, #64	; 0x40
 8017f78:	0019      	movs	r1, r3
 8017f7a:	f7ff fa93 	bl	80174a4 <LL_UCPD_SetCCPin>
  /* Initialize Vconn management */
  (void)BSP_USBPD_PWR_VCONNInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 8017f7e:	1dfb      	adds	r3, r7, #7
 8017f80:	781a      	ldrb	r2, [r3, #0]
 8017f82:	4949      	ldr	r1, [pc, #292]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8017f84:	0013      	movs	r3, r2
 8017f86:	011b      	lsls	r3, r3, #4
 8017f88:	1a9b      	subs	r3, r3, r2
 8017f8a:	009b      	lsls	r3, r3, #2
 8017f8c:	18cb      	adds	r3, r1, r3
 8017f8e:	330c      	adds	r3, #12
 8017f90:	681b      	ldr	r3, [r3, #0]
 8017f92:	7a1b      	ldrb	r3, [r3, #8]
 8017f94:	2202      	movs	r2, #2
 8017f96:	4013      	ands	r3, r2
 8017f98:	b2db      	uxtb	r3, r3
 8017f9a:	2b00      	cmp	r3, #0
 8017f9c:	d034      	beq.n	8018008 <HW_SignalAttachement+0x21c>
  {
    /* Set GPIO to allow the FRSTX handling */
    USBPD_HW_SetFRSSignalling(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
 8017f9e:	1dfb      	adds	r3, r7, #7
 8017fa0:	781a      	ldrb	r2, [r3, #0]
 8017fa2:	4941      	ldr	r1, [pc, #260]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8017fa4:	0013      	movs	r3, r2
 8017fa6:	011b      	lsls	r3, r3, #4
 8017fa8:	1a9b      	subs	r3, r3, r2
 8017faa:	009b      	lsls	r3, r3, #2
 8017fac:	18cb      	adds	r3, r1, r3
 8017fae:	3334      	adds	r3, #52	; 0x34
 8017fb0:	681b      	ldr	r3, [r3, #0]
 8017fb2:	2b01      	cmp	r3, #1
 8017fb4:	d101      	bne.n	8017fba <HW_SignalAttachement+0x1ce>
 8017fb6:	2301      	movs	r3, #1
 8017fb8:	e000      	b.n	8017fbc <HW_SignalAttachement+0x1d0>
 8017fba:	2302      	movs	r3, #2
 8017fbc:	1dfa      	adds	r2, r7, #7
 8017fbe:	7812      	ldrb	r2, [r2, #0]
 8017fc0:	0019      	movs	r1, r3
 8017fc2:	0010      	movs	r0, r2
 8017fc4:	f7fe fca4 	bl	8016910 <USBPD_HW_SetFRSSignalling>
    LL_UCPD_FRSDetectionEnable(Ports[PortNum].husbpd);
 8017fc8:	1dfb      	adds	r3, r7, #7
 8017fca:	781a      	ldrb	r2, [r3, #0]
 8017fcc:	4936      	ldr	r1, [pc, #216]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8017fce:	0013      	movs	r3, r2
 8017fd0:	011b      	lsls	r3, r3, #4
 8017fd2:	1a9b      	subs	r3, r3, r2
 8017fd4:	009b      	lsls	r3, r3, #2
 8017fd6:	585b      	ldr	r3, [r3, r1]
 8017fd8:	0018      	movs	r0, r3
 8017fda:	f7ff f9fb 	bl	80173d4 <LL_UCPD_FRSDetectionEnable>
    Ports[PortNum].husbpd->IMR |= UCPD_IMR_FRSEVTIE;
 8017fde:	1dfb      	adds	r3, r7, #7
 8017fe0:	781a      	ldrb	r2, [r3, #0]
 8017fe2:	4931      	ldr	r1, [pc, #196]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8017fe4:	0013      	movs	r3, r2
 8017fe6:	011b      	lsls	r3, r3, #4
 8017fe8:	1a9b      	subs	r3, r3, r2
 8017fea:	009b      	lsls	r3, r3, #2
 8017fec:	585b      	ldr	r3, [r3, r1]
 8017fee:	6919      	ldr	r1, [r3, #16]
 8017ff0:	1dfb      	adds	r3, r7, #7
 8017ff2:	781a      	ldrb	r2, [r3, #0]
 8017ff4:	482c      	ldr	r0, [pc, #176]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8017ff6:	0013      	movs	r3, r2
 8017ff8:	011b      	lsls	r3, r3, #4
 8017ffa:	1a9b      	subs	r3, r3, r2
 8017ffc:	009b      	lsls	r3, r3, #2
 8017ffe:	581b      	ldr	r3, [r3, r0]
 8018000:	2280      	movs	r2, #128	; 0x80
 8018002:	0352      	lsls	r2, r2, #13
 8018004:	430a      	orrs	r2, r1
 8018006:	611a      	str	r2, [r3, #16]
  }
#endif /* USBPD_REV30_SUPPORT */

  /* Disable the Resistor on Vconn PIN */
  if (Ports[PortNum].CCx == CC1)
 8018008:	1dfb      	adds	r3, r7, #7
 801800a:	781a      	ldrb	r2, [r3, #0]
 801800c:	4926      	ldr	r1, [pc, #152]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 801800e:	0013      	movs	r3, r2
 8018010:	011b      	lsls	r3, r3, #4
 8018012:	1a9b      	subs	r3, r3, r2
 8018014:	009b      	lsls	r3, r3, #2
 8018016:	18cb      	adds	r3, r1, r3
 8018018:	3334      	adds	r3, #52	; 0x34
 801801a:	681b      	ldr	r3, [r3, #0]
 801801c:	2b01      	cmp	r3, #1
 801801e:	d10e      	bne.n	801803e <HW_SignalAttachement+0x252>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1);
 8018020:	1dfb      	adds	r3, r7, #7
 8018022:	781a      	ldrb	r2, [r3, #0]
 8018024:	4920      	ldr	r1, [pc, #128]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8018026:	0013      	movs	r3, r2
 8018028:	011b      	lsls	r3, r3, #4
 801802a:	1a9b      	subs	r3, r3, r2
 801802c:	009b      	lsls	r3, r3, #2
 801802e:	585b      	ldr	r3, [r3, r1]
 8018030:	2280      	movs	r2, #128	; 0x80
 8018032:	00d2      	lsls	r2, r2, #3
 8018034:	0011      	movs	r1, r2
 8018036:	0018      	movs	r0, r3
 8018038:	f7ff f9ec 	bl	8017414 <LL_UCPD_SetccEnable>
 801803c:	e00d      	b.n	801805a <HW_SignalAttachement+0x26e>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC2);
 801803e:	1dfb      	adds	r3, r7, #7
 8018040:	781a      	ldrb	r2, [r3, #0]
 8018042:	4919      	ldr	r1, [pc, #100]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8018044:	0013      	movs	r3, r2
 8018046:	011b      	lsls	r3, r3, #4
 8018048:	1a9b      	subs	r3, r3, r2
 801804a:	009b      	lsls	r3, r3, #2
 801804c:	585b      	ldr	r3, [r3, r1]
 801804e:	2280      	movs	r2, #128	; 0x80
 8018050:	0112      	lsls	r2, r2, #4
 8018052:	0011      	movs	r1, r2
 8018054:	0018      	movs	r0, r3
 8018056:	f7ff f9dd 	bl	8017414 <LL_UCPD_SetccEnable>
  }

  /* Prepare the rx processing */
  LL_UCPD_SetRxMode(Ports[PortNum].husbpd, LL_UCPD_RXMODE_NORMAL);
 801805a:	1dfb      	adds	r3, r7, #7
 801805c:	781a      	ldrb	r2, [r3, #0]
 801805e:	4912      	ldr	r1, [pc, #72]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8018060:	0013      	movs	r3, r2
 8018062:	011b      	lsls	r3, r3, #4
 8018064:	1a9b      	subs	r3, r3, r2
 8018066:	009b      	lsls	r3, r3, #2
 8018068:	585b      	ldr	r3, [r3, r1]
 801806a:	2100      	movs	r1, #0
 801806c:	0018      	movs	r0, r3
 801806e:	f7ff fa48 	bl	8017502 <LL_UCPD_SetRxMode>
  LL_UCPD_RxDMAEnable(Ports[PortNum].husbpd);
 8018072:	1dfb      	adds	r3, r7, #7
 8018074:	781a      	ldrb	r2, [r3, #0]
 8018076:	490c      	ldr	r1, [pc, #48]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 8018078:	0013      	movs	r3, r2
 801807a:	011b      	lsls	r3, r3, #4
 801807c:	1a9b      	subs	r3, r3, r2
 801807e:	009b      	lsls	r3, r3, #2
 8018080:	585b      	ldr	r3, [r3, r1]
 8018082:	0018      	movs	r0, r3
 8018084:	f7ff fa7d 	bl	8017582 <LL_UCPD_RxDMAEnable>
  LL_UCPD_TxDMAEnable(Ports[PortNum].husbpd);
 8018088:	1dfb      	adds	r3, r7, #7
 801808a:	781a      	ldrb	r2, [r3, #0]
 801808c:	4906      	ldr	r1, [pc, #24]	; (80180a8 <HW_SignalAttachement+0x2bc>)
 801808e:	0013      	movs	r3, r2
 8018090:	011b      	lsls	r3, r3, #4
 8018092:	1a9b      	subs	r3, r3, r2
 8018094:	009b      	lsls	r3, r3, #2
 8018096:	585b      	ldr	r3, [r3, r1]
 8018098:	0018      	movs	r0, r3
 801809a:	f7ff fa91 	bl	80175c0 <LL_UCPD_TxDMAEnable>
#endif /* !USBPDCORE_LIB_NO_PD */
}
 801809e:	46c0      	nop			; (mov r8, r8)
 80180a0:	46bd      	mov	sp, r7
 80180a2:	b005      	add	sp, #20
 80180a4:	bd90      	pop	{r4, r7, pc}
 80180a6:	46c0      	nop			; (mov r8, r8)
 80180a8:	20000a64 	.word	0x20000a64
 80180ac:	00001e7e 	.word	0x00001e7e

080180b0 <HW_SignalDetachment>:


void HW_SignalDetachment(uint8_t PortNum)
{
 80180b0:	b580      	push	{r7, lr}
 80180b2:	b082      	sub	sp, #8
 80180b4:	af00      	add	r7, sp, #0
 80180b6:	0002      	movs	r2, r0
 80180b8:	1dfb      	adds	r3, r7, #7
 80180ba:	701a      	strb	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  /* stop DMA RX/TX */
  LL_UCPD_RxDMADisable(Ports[PortNum].husbpd);
 80180bc:	1dfb      	adds	r3, r7, #7
 80180be:	781a      	ldrb	r2, [r3, #0]
 80180c0:	4941      	ldr	r1, [pc, #260]	; (80181c8 <HW_SignalDetachment+0x118>)
 80180c2:	0013      	movs	r3, r2
 80180c4:	011b      	lsls	r3, r3, #4
 80180c6:	1a9b      	subs	r3, r3, r2
 80180c8:	009b      	lsls	r3, r3, #2
 80180ca:	585b      	ldr	r3, [r3, r1]
 80180cc:	0018      	movs	r0, r3
 80180ce:	f7ff fa67 	bl	80175a0 <LL_UCPD_RxDMADisable>
  LL_UCPD_TxDMADisable(Ports[PortNum].husbpd);
 80180d2:	1dfb      	adds	r3, r7, #7
 80180d4:	781a      	ldrb	r2, [r3, #0]
 80180d6:	493c      	ldr	r1, [pc, #240]	; (80181c8 <HW_SignalDetachment+0x118>)
 80180d8:	0013      	movs	r3, r2
 80180da:	011b      	lsls	r3, r3, #4
 80180dc:	1a9b      	subs	r3, r3, r2
 80180de:	009b      	lsls	r3, r3, #2
 80180e0:	585b      	ldr	r3, [r3, r1]
 80180e2:	0018      	movs	r0, r3
 80180e4:	f7ff fa7c 	bl	80175e0 <LL_UCPD_TxDMADisable>
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 80180e8:	1dfb      	adds	r3, r7, #7
 80180ea:	781a      	ldrb	r2, [r3, #0]
 80180ec:	4936      	ldr	r1, [pc, #216]	; (80181c8 <HW_SignalDetachment+0x118>)
 80180ee:	0013      	movs	r3, r2
 80180f0:	011b      	lsls	r3, r3, #4
 80180f2:	1a9b      	subs	r3, r3, r2
 80180f4:	009b      	lsls	r3, r3, #2
 80180f6:	585b      	ldr	r3, [r3, r1]
 80180f8:	0018      	movs	r0, r3
 80180fa:	f7ff f9f3 	bl	80174e4 <LL_UCPD_RxDisable>

#if !defined(_LOW_POWER) && !defined(USBPDM1_VCC_FEATURE_ENABLED)
  /* Enable only detection interrupt */
  WRITE_REG(Ports[PortNum].husbpd->IMR, UCPD_IMR_TYPECEVT1IE | UCPD_IMR_TYPECEVT2IE);
 80180fe:	1dfb      	adds	r3, r7, #7
 8018100:	781a      	ldrb	r2, [r3, #0]
 8018102:	4931      	ldr	r1, [pc, #196]	; (80181c8 <HW_SignalDetachment+0x118>)
 8018104:	0013      	movs	r3, r2
 8018106:	011b      	lsls	r3, r3, #4
 8018108:	1a9b      	subs	r3, r3, r2
 801810a:	009b      	lsls	r3, r3, #2
 801810c:	585b      	ldr	r3, [r3, r1]
 801810e:	22c0      	movs	r2, #192	; 0xc0
 8018110:	0212      	lsls	r2, r2, #8
 8018112:	611a      	str	r2, [r3, #16]
    /* Enable detection interrupt */
    WRITE_REG(Ports[PortNum].husbpd->IMR, UCPD_IMR_TYPECEVT1IE | UCPD_IMR_TYPECEVT2IE);
  }
#endif /* !_LOW_POWER && !USBPDM1_VCC_FEATURE_ENABLED */

  USBPD_HW_DeInit_DMATxInstance(PortNum);
 8018114:	1dfb      	adds	r3, r7, #7
 8018116:	781b      	ldrb	r3, [r3, #0]
 8018118:	0018      	movs	r0, r3
 801811a:	f7fe fbef 	bl	80168fc <USBPD_HW_DeInit_DMATxInstance>
  USBPD_HW_DeInit_DMARxInstance(PortNum);
 801811e:	1dfb      	adds	r3, r7, #7
 8018120:	781b      	ldrb	r3, [r3, #0]
 8018122:	0018      	movs	r0, r3
 8018124:	f7fe fb9a 	bl	801685c <USBPD_HW_DeInit_DMARxInstance>

  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8018128:	1dfb      	adds	r3, r7, #7
 801812a:	781a      	ldrb	r2, [r3, #0]
 801812c:	4926      	ldr	r1, [pc, #152]	; (80181c8 <HW_SignalDetachment+0x118>)
 801812e:	0013      	movs	r3, r2
 8018130:	011b      	lsls	r3, r3, #4
 8018132:	1a9b      	subs	r3, r3, r2
 8018134:	009b      	lsls	r3, r3, #2
 8018136:	585b      	ldr	r3, [r3, r1]
 8018138:	22c0      	movs	r2, #192	; 0xc0
 801813a:	0112      	lsls	r2, r2, #4
 801813c:	0011      	movs	r1, r2
 801813e:	0018      	movs	r0, r3
 8018140:	f7ff f968 	bl	8017414 <LL_UCPD_SetccEnable>

  if (USBPD_PORTPOWERROLE_SNK == Ports[PortNum].params->PE_PowerRole)
 8018144:	1dfb      	adds	r3, r7, #7
 8018146:	781a      	ldrb	r2, [r3, #0]
 8018148:	491f      	ldr	r1, [pc, #124]	; (80181c8 <HW_SignalDetachment+0x118>)
 801814a:	0013      	movs	r3, r2
 801814c:	011b      	lsls	r3, r3, #4
 801814e:	1a9b      	subs	r3, r3, r2
 8018150:	009b      	lsls	r3, r3, #2
 8018152:	18cb      	adds	r3, r1, r3
 8018154:	3310      	adds	r3, #16
 8018156:	681b      	ldr	r3, [r3, #0]
 8018158:	781b      	ldrb	r3, [r3, #0]
 801815a:	2204      	movs	r2, #4
 801815c:	4013      	ands	r3, r2
 801815e:	b2db      	uxtb	r3, r3
 8018160:	2b00      	cmp	r3, #0
 8018162:	d104      	bne.n	801816e <HW_SignalDetachment+0xbe>
#if defined(_VCONN_SUPPORT)
    /* DeInitialize Vconn management */
    (void)BSP_USBPD_PWR_VCONNDeInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */
    /* DeInitialise VBUS power */
    (void)BSP_USBPD_PWR_VBUSDeInit(PortNum);
 8018164:	1dfb      	adds	r3, r7, #7
 8018166:	781b      	ldrb	r3, [r3, #0]
 8018168:	0018      	movs	r0, r3
 801816a:	f007 fac9 	bl	801f700 <BSP_USBPD_PWR_VBUSDeInit>
  }

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 801816e:	1dfb      	adds	r3, r7, #7
 8018170:	781a      	ldrb	r2, [r3, #0]
 8018172:	4915      	ldr	r1, [pc, #84]	; (80181c8 <HW_SignalDetachment+0x118>)
 8018174:	0013      	movs	r3, r2
 8018176:	011b      	lsls	r3, r3, #4
 8018178:	1a9b      	subs	r3, r3, r2
 801817a:	009b      	lsls	r3, r3, #2
 801817c:	18cb      	adds	r3, r1, r3
 801817e:	330c      	adds	r3, #12
 8018180:	681b      	ldr	r3, [r3, #0]
 8018182:	7a1b      	ldrb	r3, [r3, #8]
 8018184:	2202      	movs	r2, #2
 8018186:	4013      	ands	r3, r2
 8018188:	b2db      	uxtb	r3, r3
 801818a:	2b00      	cmp	r3, #0
 801818c:	d00a      	beq.n	80181a4 <HW_SignalDetachment+0xf4>
  {
    /* Set GPIO to disallow the FRSTX handling */
    LL_UCPD_FRSDetectionDisable(Ports[PortNum].husbpd);
 801818e:	1dfb      	adds	r3, r7, #7
 8018190:	781a      	ldrb	r2, [r3, #0]
 8018192:	490d      	ldr	r1, [pc, #52]	; (80181c8 <HW_SignalDetachment+0x118>)
 8018194:	0013      	movs	r3, r2
 8018196:	011b      	lsls	r3, r3, #4
 8018198:	1a9b      	subs	r3, r3, r2
 801819a:	009b      	lsls	r3, r3, #2
 801819c:	585b      	ldr	r3, [r3, r1]
 801819e:	0018      	movs	r0, r3
 80181a0:	f7ff f928 	bl	80173f4 <LL_UCPD_FRSDetectionDisable>
  }
#endif /* USBPD_REV30_SUPPORT */

#endif /* !USBPDCORE_LIB_NO_PD */
  Ports[PortNum].CCx = CCNONE;
 80181a4:	1dfb      	adds	r3, r7, #7
 80181a6:	781a      	ldrb	r2, [r3, #0]
 80181a8:	4907      	ldr	r1, [pc, #28]	; (80181c8 <HW_SignalDetachment+0x118>)
 80181aa:	0013      	movs	r3, r2
 80181ac:	011b      	lsls	r3, r3, #4
 80181ae:	1a9b      	subs	r3, r3, r2
 80181b0:	009b      	lsls	r3, r3, #2
 80181b2:	18cb      	adds	r3, r1, r3
 80181b4:	3334      	adds	r3, #52	; 0x34
 80181b6:	2200      	movs	r2, #0
 80181b8:	601a      	str	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  /* DeInit timer to detect the reception of goodCRC */
  USBPD_TIM_DeInit();
 80181ba:	f000 fb25 	bl	8018808 <USBPD_TIM_DeInit>
#endif /* !USBPDCORE_LIB_NO_PD */
}
 80181be:	46c0      	nop			; (mov r8, r8)
 80181c0:	46bd      	mov	sp, r7
 80181c2:	b002      	add	sp, #8
 80181c4:	bd80      	pop	{r7, pc}
 80181c6:	46c0      	nop			; (mov r8, r8)
 80181c8:	20000a64 	.word	0x20000a64

080181cc <USBPD_HW_IF_SetResistor_SinkTxNG>:

void USBPD_HW_IF_SetResistor_SinkTxNG(uint8_t PortNum)
{
 80181cc:	b580      	push	{r7, lr}
 80181ce:	b082      	sub	sp, #8
 80181d0:	af00      	add	r7, sp, #0
 80181d2:	0002      	movs	r2, r0
 80181d4:	1dfb      	adds	r3, r7, #7
 80181d6:	701a      	strb	r2, [r3, #0]
  /* set the resistor SinkTxNG 1.5A5V */
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_1_5A);
 80181d8:	1dfb      	adds	r3, r7, #7
 80181da:	781a      	ldrb	r2, [r3, #0]
 80181dc:	4907      	ldr	r1, [pc, #28]	; (80181fc <USBPD_HW_IF_SetResistor_SinkTxNG+0x30>)
 80181de:	0013      	movs	r3, r2
 80181e0:	011b      	lsls	r3, r3, #4
 80181e2:	1a9b      	subs	r3, r3, r2
 80181e4:	009b      	lsls	r3, r3, #2
 80181e6:	585b      	ldr	r3, [r3, r1]
 80181e8:	2280      	movs	r2, #128	; 0x80
 80181ea:	0052      	lsls	r2, r2, #1
 80181ec:	0011      	movs	r1, r2
 80181ee:	0018      	movs	r0, r3
 80181f0:	f7ff f944 	bl	801747c <LL_UCPD_SetRpResistor>
}
 80181f4:	46c0      	nop			; (mov r8, r8)
 80181f6:	46bd      	mov	sp, r7
 80181f8:	b002      	add	sp, #8
 80181fa:	bd80      	pop	{r7, pc}
 80181fc:	20000a64 	.word	0x20000a64

08018200 <USBPD_HW_IF_SetResistor_SinkTxOK>:

void USBPD_HW_IF_SetResistor_SinkTxOK(uint8_t PortNum)
{
 8018200:	b580      	push	{r7, lr}
 8018202:	b082      	sub	sp, #8
 8018204:	af00      	add	r7, sp, #0
 8018206:	0002      	movs	r2, r0
 8018208:	1dfb      	adds	r3, r7, #7
 801820a:	701a      	strb	r2, [r3, #0]
  /* set the resistor SinkTxNG 3.0A5V */
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
 801820c:	1dfb      	adds	r3, r7, #7
 801820e:	781a      	ldrb	r2, [r3, #0]
 8018210:	4907      	ldr	r1, [pc, #28]	; (8018230 <USBPD_HW_IF_SetResistor_SinkTxOK+0x30>)
 8018212:	0013      	movs	r3, r2
 8018214:	011b      	lsls	r3, r3, #4
 8018216:	1a9b      	subs	r3, r3, r2
 8018218:	009b      	lsls	r3, r3, #2
 801821a:	585b      	ldr	r3, [r3, r1]
 801821c:	22c0      	movs	r2, #192	; 0xc0
 801821e:	0052      	lsls	r2, r2, #1
 8018220:	0011      	movs	r1, r2
 8018222:	0018      	movs	r0, r3
 8018224:	f7ff f92a 	bl	801747c <LL_UCPD_SetRpResistor>
}
 8018228:	46c0      	nop			; (mov r8, r8)
 801822a:	46bd      	mov	sp, r7
 801822c:	b002      	add	sp, #8
 801822e:	bd80      	pop	{r7, pc}
 8018230:	20000a64 	.word	0x20000a64

08018234 <USBPD_HW_IF_IsResistor_SinkTxOk>:

uint8_t USBPD_HW_IF_IsResistor_SinkTxOk(uint8_t PortNum)
{
 8018234:	b580      	push	{r7, lr}
 8018236:	b082      	sub	sp, #8
 8018238:	af00      	add	r7, sp, #0
 801823a:	0002      	movs	r2, r0
 801823c:	1dfb      	adds	r3, r7, #7
 801823e:	701a      	strb	r2, [r3, #0]

  /* Disable type C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, (UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS));
#endif /* _LOW_POWER */

  switch (Ports[PortNum].CCx)
 8018240:	1dfb      	adds	r3, r7, #7
 8018242:	781a      	ldrb	r2, [r3, #0]
 8018244:	491c      	ldr	r1, [pc, #112]	; (80182b8 <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 8018246:	0013      	movs	r3, r2
 8018248:	011b      	lsls	r3, r3, #4
 801824a:	1a9b      	subs	r3, r3, r2
 801824c:	009b      	lsls	r3, r3, #2
 801824e:	18cb      	adds	r3, r1, r3
 8018250:	3334      	adds	r3, #52	; 0x34
 8018252:	681b      	ldr	r3, [r3, #0]
 8018254:	2b01      	cmp	r3, #1
 8018256:	d002      	beq.n	801825e <USBPD_HW_IF_IsResistor_SinkTxOk+0x2a>
 8018258:	2b02      	cmp	r3, #2
 801825a:	d012      	beq.n	8018282 <USBPD_HW_IF_IsResistor_SinkTxOk+0x4e>
      {
        return USBPD_TRUE;
      }
      break;
    default:
      break;
 801825c:	e026      	b.n	80182ac <USBPD_HW_IF_IsResistor_SinkTxOk+0x78>
      if ((Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) == LL_UCPD_SNK_CC1_VRP30A)
 801825e:	1dfb      	adds	r3, r7, #7
 8018260:	781a      	ldrb	r2, [r3, #0]
 8018262:	4915      	ldr	r1, [pc, #84]	; (80182b8 <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 8018264:	0013      	movs	r3, r2
 8018266:	011b      	lsls	r3, r3, #4
 8018268:	1a9b      	subs	r3, r3, r2
 801826a:	009b      	lsls	r3, r3, #2
 801826c:	585b      	ldr	r3, [r3, r1]
 801826e:	695a      	ldr	r2, [r3, #20]
 8018270:	23c0      	movs	r3, #192	; 0xc0
 8018272:	029b      	lsls	r3, r3, #10
 8018274:	401a      	ands	r2, r3
 8018276:	23c0      	movs	r3, #192	; 0xc0
 8018278:	029b      	lsls	r3, r3, #10
 801827a:	429a      	cmp	r2, r3
 801827c:	d113      	bne.n	80182a6 <USBPD_HW_IF_IsResistor_SinkTxOk+0x72>
        return USBPD_TRUE;
 801827e:	2301      	movs	r3, #1
 8018280:	e015      	b.n	80182ae <USBPD_HW_IF_IsResistor_SinkTxOk+0x7a>
      if ((Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2) == LL_UCPD_SNK_CC2_VRP30A)
 8018282:	1dfb      	adds	r3, r7, #7
 8018284:	781a      	ldrb	r2, [r3, #0]
 8018286:	490c      	ldr	r1, [pc, #48]	; (80182b8 <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 8018288:	0013      	movs	r3, r2
 801828a:	011b      	lsls	r3, r3, #4
 801828c:	1a9b      	subs	r3, r3, r2
 801828e:	009b      	lsls	r3, r3, #2
 8018290:	585b      	ldr	r3, [r3, r1]
 8018292:	695a      	ldr	r2, [r3, #20]
 8018294:	23c0      	movs	r3, #192	; 0xc0
 8018296:	031b      	lsls	r3, r3, #12
 8018298:	401a      	ands	r2, r3
 801829a:	23c0      	movs	r3, #192	; 0xc0
 801829c:	031b      	lsls	r3, r3, #12
 801829e:	429a      	cmp	r2, r3
 80182a0:	d103      	bne.n	80182aa <USBPD_HW_IF_IsResistor_SinkTxOk+0x76>
        return USBPD_TRUE;
 80182a2:	2301      	movs	r3, #1
 80182a4:	e003      	b.n	80182ae <USBPD_HW_IF_IsResistor_SinkTxOk+0x7a>
      break;
 80182a6:	46c0      	nop			; (mov r8, r8)
 80182a8:	e000      	b.n	80182ac <USBPD_HW_IF_IsResistor_SinkTxOk+0x78>
      break;
 80182aa:	46c0      	nop			; (mov r8, r8)
  }

  return USBPD_FALSE;
 80182ac:	2300      	movs	r3, #0
}
 80182ae:	0018      	movs	r0, r3
 80182b0:	46bd      	mov	sp, r7
 80182b2:	b002      	add	sp, #8
 80182b4:	bd80      	pop	{r7, pc}
 80182b6:	46c0      	nop			; (mov r8, r8)
 80182b8:	20000a64 	.word	0x20000a64

080182bc <USBPD_HW_IF_FastRoleSwapSignalling>:

void USBPD_HW_IF_FastRoleSwapSignalling(uint8_t PortNum)
{
 80182bc:	b580      	push	{r7, lr}
 80182be:	b082      	sub	sp, #8
 80182c0:	af00      	add	r7, sp, #0
 80182c2:	0002      	movs	r2, r0
 80182c4:	1dfb      	adds	r3, r7, #7
 80182c6:	701a      	strb	r2, [r3, #0]
  LL_UCPD_SignalFRSTX(Ports[PortNum].husbpd);
 80182c8:	1dfb      	adds	r3, r7, #7
 80182ca:	781a      	ldrb	r2, [r3, #0]
 80182cc:	4906      	ldr	r1, [pc, #24]	; (80182e8 <USBPD_HW_IF_FastRoleSwapSignalling+0x2c>)
 80182ce:	0013      	movs	r3, r2
 80182d0:	011b      	lsls	r3, r3, #4
 80182d2:	1a9b      	subs	r3, r3, r2
 80182d4:	009b      	lsls	r3, r3, #2
 80182d6:	585b      	ldr	r3, [r3, r1]
 80182d8:	0018      	movs	r0, r3
 80182da:	f7ff f86c 	bl	80173b6 <LL_UCPD_SignalFRSTX>
}
 80182de:	46c0      	nop			; (mov r8, r8)
 80182e0:	46bd      	mov	sp, r7
 80182e2:	b002      	add	sp, #8
 80182e4:	bd80      	pop	{r7, pc}
 80182e6:	46c0      	nop			; (mov r8, r8)
 80182e8:	20000a64 	.word	0x20000a64

080182ec <HW_IF_PWR_GetVoltage>:
  UNUSED(voltage);
  return USBPD_OK;
}

uint16_t HW_IF_PWR_GetVoltage(uint8_t PortNum)
{
 80182ec:	b580      	push	{r7, lr}
 80182ee:	b084      	sub	sp, #16
 80182f0:	af00      	add	r7, sp, #0
 80182f2:	0002      	movs	r2, r0
 80182f4:	1dfb      	adds	r3, r7, #7
 80182f6:	701a      	strb	r2, [r3, #0]
  uint32_t _voltage;
  BSP_USBPD_PWR_VBUSGetVoltage(PortNum, &_voltage);
 80182f8:	1dfb      	adds	r3, r7, #7
 80182fa:	781b      	ldrb	r3, [r3, #0]
 80182fc:	220c      	movs	r2, #12
 80182fe:	18ba      	adds	r2, r7, r2
 8018300:	0011      	movs	r1, r2
 8018302:	0018      	movs	r0, r3
 8018304:	f007 fa1a 	bl	801f73c <BSP_USBPD_PWR_VBUSGetVoltage>
  return (uint16_t)_voltage;
 8018308:	68fb      	ldr	r3, [r7, #12]
 801830a:	b29b      	uxth	r3, r3
}
 801830c:	0018      	movs	r0, r3
 801830e:	46bd      	mov	sp, r7
 8018310:	b004      	add	sp, #16
 8018312:	bd80      	pop	{r7, pc}

08018314 <HW_IF_PWR_GetCurrent>:

int16_t HW_IF_PWR_GetCurrent(uint8_t PortNum)
{
 8018314:	b580      	push	{r7, lr}
 8018316:	b084      	sub	sp, #16
 8018318:	af00      	add	r7, sp, #0
 801831a:	0002      	movs	r2, r0
 801831c:	1dfb      	adds	r3, r7, #7
 801831e:	701a      	strb	r2, [r3, #0]
  int32_t _current;
  BSP_USBPD_PWR_VBUSGetCurrent(PortNum, &_current);
 8018320:	1dfb      	adds	r3, r7, #7
 8018322:	781b      	ldrb	r3, [r3, #0]
 8018324:	220c      	movs	r2, #12
 8018326:	18ba      	adds	r2, r7, r2
 8018328:	0011      	movs	r1, r2
 801832a:	0018      	movs	r0, r3
 801832c:	f007 fa42 	bl	801f7b4 <BSP_USBPD_PWR_VBUSGetCurrent>
  return (int16_t)_current;
 8018330:	68fb      	ldr	r3, [r7, #12]
 8018332:	b21b      	sxth	r3, r3
}
 8018334:	0018      	movs	r0, r3
 8018336:	46bd      	mov	sp, r7
 8018338:	b004      	add	sp, #16
 801833a:	bd80      	pop	{r7, pc}

0801833c <LL_APB2_GRP1_EnableClock>:
{
 801833c:	b580      	push	{r7, lr}
 801833e:	b084      	sub	sp, #16
 8018340:	af00      	add	r7, sp, #0
 8018342:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR2, Periphs);
 8018344:	4b07      	ldr	r3, [pc, #28]	; (8018364 <LL_APB2_GRP1_EnableClock+0x28>)
 8018346:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8018348:	4b06      	ldr	r3, [pc, #24]	; (8018364 <LL_APB2_GRP1_EnableClock+0x28>)
 801834a:	687a      	ldr	r2, [r7, #4]
 801834c:	430a      	orrs	r2, r1
 801834e:	641a      	str	r2, [r3, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8018350:	4b04      	ldr	r3, [pc, #16]	; (8018364 <LL_APB2_GRP1_EnableClock+0x28>)
 8018352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018354:	687a      	ldr	r2, [r7, #4]
 8018356:	4013      	ands	r3, r2
 8018358:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 801835a:	68fb      	ldr	r3, [r7, #12]
}
 801835c:	46c0      	nop			; (mov r8, r8)
 801835e:	46bd      	mov	sp, r7
 8018360:	b004      	add	sp, #16
 8018362:	bd80      	pop	{r7, pc}
 8018364:	40021000 	.word	0x40021000

08018368 <LL_APB2_GRP1_DisableClock>:
{
 8018368:	b580      	push	{r7, lr}
 801836a:	b082      	sub	sp, #8
 801836c:	af00      	add	r7, sp, #0
 801836e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APBENR2, Periphs);
 8018370:	4b05      	ldr	r3, [pc, #20]	; (8018388 <LL_APB2_GRP1_DisableClock+0x20>)
 8018372:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8018374:	687b      	ldr	r3, [r7, #4]
 8018376:	43d9      	mvns	r1, r3
 8018378:	4b03      	ldr	r3, [pc, #12]	; (8018388 <LL_APB2_GRP1_DisableClock+0x20>)
 801837a:	400a      	ands	r2, r1
 801837c:	641a      	str	r2, [r3, #64]	; 0x40
}
 801837e:	46c0      	nop			; (mov r8, r8)
 8018380:	46bd      	mov	sp, r7
 8018382:	b002      	add	sp, #8
 8018384:	bd80      	pop	{r7, pc}
 8018386:	46c0      	nop			; (mov r8, r8)
 8018388:	40021000 	.word	0x40021000

0801838c <LL_TIM_EnableCounter>:
{
 801838c:	b580      	push	{r7, lr}
 801838e:	b082      	sub	sp, #8
 8018390:	af00      	add	r7, sp, #0
 8018392:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8018394:	687b      	ldr	r3, [r7, #4]
 8018396:	681b      	ldr	r3, [r3, #0]
 8018398:	2201      	movs	r2, #1
 801839a:	431a      	orrs	r2, r3
 801839c:	687b      	ldr	r3, [r7, #4]
 801839e:	601a      	str	r2, [r3, #0]
}
 80183a0:	46c0      	nop			; (mov r8, r8)
 80183a2:	46bd      	mov	sp, r7
 80183a4:	b002      	add	sp, #8
 80183a6:	bd80      	pop	{r7, pc}

080183a8 <LL_TIM_SetCounterMode>:
{
 80183a8:	b580      	push	{r7, lr}
 80183aa:	b082      	sub	sp, #8
 80183ac:	af00      	add	r7, sp, #0
 80183ae:	6078      	str	r0, [r7, #4]
 80183b0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
 80183b2:	687b      	ldr	r3, [r7, #4]
 80183b4:	681b      	ldr	r3, [r3, #0]
 80183b6:	2270      	movs	r2, #112	; 0x70
 80183b8:	4393      	bics	r3, r2
 80183ba:	001a      	movs	r2, r3
 80183bc:	683b      	ldr	r3, [r7, #0]
 80183be:	431a      	orrs	r2, r3
 80183c0:	687b      	ldr	r3, [r7, #4]
 80183c2:	601a      	str	r2, [r3, #0]
}
 80183c4:	46c0      	nop			; (mov r8, r8)
 80183c6:	46bd      	mov	sp, r7
 80183c8:	b002      	add	sp, #8
 80183ca:	bd80      	pop	{r7, pc}

080183cc <LL_TIM_SetPrescaler>:
{
 80183cc:	b580      	push	{r7, lr}
 80183ce:	b082      	sub	sp, #8
 80183d0:	af00      	add	r7, sp, #0
 80183d2:	6078      	str	r0, [r7, #4]
 80183d4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80183d6:	687b      	ldr	r3, [r7, #4]
 80183d8:	683a      	ldr	r2, [r7, #0]
 80183da:	629a      	str	r2, [r3, #40]	; 0x28
}
 80183dc:	46c0      	nop			; (mov r8, r8)
 80183de:	46bd      	mov	sp, r7
 80183e0:	b002      	add	sp, #8
 80183e2:	bd80      	pop	{r7, pc}

080183e4 <LL_TIM_GetPrescaler>:
{
 80183e4:	b580      	push	{r7, lr}
 80183e6:	b082      	sub	sp, #8
 80183e8:	af00      	add	r7, sp, #0
 80183ea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->PSC));
 80183ec:	687b      	ldr	r3, [r7, #4]
 80183ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 80183f0:	0018      	movs	r0, r3
 80183f2:	46bd      	mov	sp, r7
 80183f4:	b002      	add	sp, #8
 80183f6:	bd80      	pop	{r7, pc}

080183f8 <LL_TIM_SetAutoReload>:
{
 80183f8:	b580      	push	{r7, lr}
 80183fa:	b082      	sub	sp, #8
 80183fc:	af00      	add	r7, sp, #0
 80183fe:	6078      	str	r0, [r7, #4]
 8018400:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8018402:	687b      	ldr	r3, [r7, #4]
 8018404:	683a      	ldr	r2, [r7, #0]
 8018406:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8018408:	46c0      	nop			; (mov r8, r8)
 801840a:	46bd      	mov	sp, r7
 801840c:	b002      	add	sp, #8
 801840e:	bd80      	pop	{r7, pc}

08018410 <LL_TIM_OC_SetMode>:
{
 8018410:	b580      	push	{r7, lr}
 8018412:	b086      	sub	sp, #24
 8018414:	af00      	add	r7, sp, #0
 8018416:	60f8      	str	r0, [r7, #12]
 8018418:	60b9      	str	r1, [r7, #8]
 801841a:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 801841c:	68bb      	ldr	r3, [r7, #8]
 801841e:	2b01      	cmp	r3, #1
 8018420:	d02c      	beq.n	801847c <LL_TIM_OC_SetMode+0x6c>
 8018422:	68bb      	ldr	r3, [r7, #8]
 8018424:	2b04      	cmp	r3, #4
 8018426:	d027      	beq.n	8018478 <LL_TIM_OC_SetMode+0x68>
 8018428:	68bb      	ldr	r3, [r7, #8]
 801842a:	2b10      	cmp	r3, #16
 801842c:	d022      	beq.n	8018474 <LL_TIM_OC_SetMode+0x64>
 801842e:	68bb      	ldr	r3, [r7, #8]
 8018430:	2b40      	cmp	r3, #64	; 0x40
 8018432:	d01d      	beq.n	8018470 <LL_TIM_OC_SetMode+0x60>
 8018434:	68ba      	ldr	r2, [r7, #8]
 8018436:	2380      	movs	r3, #128	; 0x80
 8018438:	005b      	lsls	r3, r3, #1
 801843a:	429a      	cmp	r2, r3
 801843c:	d016      	beq.n	801846c <LL_TIM_OC_SetMode+0x5c>
 801843e:	68ba      	ldr	r2, [r7, #8]
 8018440:	2380      	movs	r3, #128	; 0x80
 8018442:	00db      	lsls	r3, r3, #3
 8018444:	429a      	cmp	r2, r3
 8018446:	d00f      	beq.n	8018468 <LL_TIM_OC_SetMode+0x58>
 8018448:	68ba      	ldr	r2, [r7, #8]
 801844a:	2380      	movs	r3, #128	; 0x80
 801844c:	015b      	lsls	r3, r3, #5
 801844e:	429a      	cmp	r2, r3
 8018450:	d008      	beq.n	8018464 <LL_TIM_OC_SetMode+0x54>
 8018452:	68ba      	ldr	r2, [r7, #8]
 8018454:	2380      	movs	r3, #128	; 0x80
 8018456:	025b      	lsls	r3, r3, #9
 8018458:	429a      	cmp	r2, r3
 801845a:	d101      	bne.n	8018460 <LL_TIM_OC_SetMode+0x50>
 801845c:	2307      	movs	r3, #7
 801845e:	e00e      	b.n	801847e <LL_TIM_OC_SetMode+0x6e>
 8018460:	2308      	movs	r3, #8
 8018462:	e00c      	b.n	801847e <LL_TIM_OC_SetMode+0x6e>
 8018464:	2306      	movs	r3, #6
 8018466:	e00a      	b.n	801847e <LL_TIM_OC_SetMode+0x6e>
 8018468:	2305      	movs	r3, #5
 801846a:	e008      	b.n	801847e <LL_TIM_OC_SetMode+0x6e>
 801846c:	2304      	movs	r3, #4
 801846e:	e006      	b.n	801847e <LL_TIM_OC_SetMode+0x6e>
 8018470:	2303      	movs	r3, #3
 8018472:	e004      	b.n	801847e <LL_TIM_OC_SetMode+0x6e>
 8018474:	2302      	movs	r3, #2
 8018476:	e002      	b.n	801847e <LL_TIM_OC_SetMode+0x6e>
 8018478:	2301      	movs	r3, #1
 801847a:	e000      	b.n	801847e <LL_TIM_OC_SetMode+0x6e>
 801847c:	2300      	movs	r3, #0
 801847e:	2017      	movs	r0, #23
 8018480:	183a      	adds	r2, r7, r0
 8018482:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8018484:	68fb      	ldr	r3, [r7, #12]
 8018486:	3318      	adds	r3, #24
 8018488:	0019      	movs	r1, r3
 801848a:	183b      	adds	r3, r7, r0
 801848c:	781b      	ldrb	r3, [r3, #0]
 801848e:	4a0e      	ldr	r2, [pc, #56]	; (80184c8 <LL_TIM_OC_SetMode+0xb8>)
 8018490:	5cd3      	ldrb	r3, [r2, r3]
 8018492:	18cb      	adds	r3, r1, r3
 8018494:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8018496:	693b      	ldr	r3, [r7, #16]
 8018498:	681b      	ldr	r3, [r3, #0]
 801849a:	183a      	adds	r2, r7, r0
 801849c:	7812      	ldrb	r2, [r2, #0]
 801849e:	490b      	ldr	r1, [pc, #44]	; (80184cc <LL_TIM_OC_SetMode+0xbc>)
 80184a0:	5c8a      	ldrb	r2, [r1, r2]
 80184a2:	0011      	movs	r1, r2
 80184a4:	4a0a      	ldr	r2, [pc, #40]	; (80184d0 <LL_TIM_OC_SetMode+0xc0>)
 80184a6:	408a      	lsls	r2, r1
 80184a8:	43d2      	mvns	r2, r2
 80184aa:	401a      	ands	r2, r3
 80184ac:	183b      	adds	r3, r7, r0
 80184ae:	781b      	ldrb	r3, [r3, #0]
 80184b0:	4906      	ldr	r1, [pc, #24]	; (80184cc <LL_TIM_OC_SetMode+0xbc>)
 80184b2:	5ccb      	ldrb	r3, [r1, r3]
 80184b4:	0019      	movs	r1, r3
 80184b6:	687b      	ldr	r3, [r7, #4]
 80184b8:	408b      	lsls	r3, r1
 80184ba:	431a      	orrs	r2, r3
 80184bc:	693b      	ldr	r3, [r7, #16]
 80184be:	601a      	str	r2, [r3, #0]
}
 80184c0:	46c0      	nop			; (mov r8, r8)
 80184c2:	46bd      	mov	sp, r7
 80184c4:	b006      	add	sp, #24
 80184c6:	bd80      	pop	{r7, pc}
 80184c8:	0802ad24 	.word	0x0802ad24
 80184cc:	0802ad30 	.word	0x0802ad30
 80184d0:	00010073 	.word	0x00010073

080184d4 <LL_TIM_OC_SetPolarity>:
{
 80184d4:	b580      	push	{r7, lr}
 80184d6:	b086      	sub	sp, #24
 80184d8:	af00      	add	r7, sp, #0
 80184da:	60f8      	str	r0, [r7, #12]
 80184dc:	60b9      	str	r1, [r7, #8]
 80184de:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80184e0:	68bb      	ldr	r3, [r7, #8]
 80184e2:	2b01      	cmp	r3, #1
 80184e4:	d02c      	beq.n	8018540 <LL_TIM_OC_SetPolarity+0x6c>
 80184e6:	68bb      	ldr	r3, [r7, #8]
 80184e8:	2b04      	cmp	r3, #4
 80184ea:	d027      	beq.n	801853c <LL_TIM_OC_SetPolarity+0x68>
 80184ec:	68bb      	ldr	r3, [r7, #8]
 80184ee:	2b10      	cmp	r3, #16
 80184f0:	d022      	beq.n	8018538 <LL_TIM_OC_SetPolarity+0x64>
 80184f2:	68bb      	ldr	r3, [r7, #8]
 80184f4:	2b40      	cmp	r3, #64	; 0x40
 80184f6:	d01d      	beq.n	8018534 <LL_TIM_OC_SetPolarity+0x60>
 80184f8:	68ba      	ldr	r2, [r7, #8]
 80184fa:	2380      	movs	r3, #128	; 0x80
 80184fc:	005b      	lsls	r3, r3, #1
 80184fe:	429a      	cmp	r2, r3
 8018500:	d016      	beq.n	8018530 <LL_TIM_OC_SetPolarity+0x5c>
 8018502:	68ba      	ldr	r2, [r7, #8]
 8018504:	2380      	movs	r3, #128	; 0x80
 8018506:	00db      	lsls	r3, r3, #3
 8018508:	429a      	cmp	r2, r3
 801850a:	d00f      	beq.n	801852c <LL_TIM_OC_SetPolarity+0x58>
 801850c:	68ba      	ldr	r2, [r7, #8]
 801850e:	2380      	movs	r3, #128	; 0x80
 8018510:	015b      	lsls	r3, r3, #5
 8018512:	429a      	cmp	r2, r3
 8018514:	d008      	beq.n	8018528 <LL_TIM_OC_SetPolarity+0x54>
 8018516:	68ba      	ldr	r2, [r7, #8]
 8018518:	2380      	movs	r3, #128	; 0x80
 801851a:	025b      	lsls	r3, r3, #9
 801851c:	429a      	cmp	r2, r3
 801851e:	d101      	bne.n	8018524 <LL_TIM_OC_SetPolarity+0x50>
 8018520:	2307      	movs	r3, #7
 8018522:	e00e      	b.n	8018542 <LL_TIM_OC_SetPolarity+0x6e>
 8018524:	2308      	movs	r3, #8
 8018526:	e00c      	b.n	8018542 <LL_TIM_OC_SetPolarity+0x6e>
 8018528:	2306      	movs	r3, #6
 801852a:	e00a      	b.n	8018542 <LL_TIM_OC_SetPolarity+0x6e>
 801852c:	2305      	movs	r3, #5
 801852e:	e008      	b.n	8018542 <LL_TIM_OC_SetPolarity+0x6e>
 8018530:	2304      	movs	r3, #4
 8018532:	e006      	b.n	8018542 <LL_TIM_OC_SetPolarity+0x6e>
 8018534:	2303      	movs	r3, #3
 8018536:	e004      	b.n	8018542 <LL_TIM_OC_SetPolarity+0x6e>
 8018538:	2302      	movs	r3, #2
 801853a:	e002      	b.n	8018542 <LL_TIM_OC_SetPolarity+0x6e>
 801853c:	2301      	movs	r3, #1
 801853e:	e000      	b.n	8018542 <LL_TIM_OC_SetPolarity+0x6e>
 8018540:	2300      	movs	r3, #0
 8018542:	2017      	movs	r0, #23
 8018544:	183a      	adds	r2, r7, r0
 8018546:	7013      	strb	r3, [r2, #0]
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 8018548:	68fb      	ldr	r3, [r7, #12]
 801854a:	6a1b      	ldr	r3, [r3, #32]
 801854c:	183a      	adds	r2, r7, r0
 801854e:	7812      	ldrb	r2, [r2, #0]
 8018550:	490a      	ldr	r1, [pc, #40]	; (801857c <LL_TIM_OC_SetPolarity+0xa8>)
 8018552:	5c8a      	ldrb	r2, [r1, r2]
 8018554:	0011      	movs	r1, r2
 8018556:	2202      	movs	r2, #2
 8018558:	408a      	lsls	r2, r1
 801855a:	43d2      	mvns	r2, r2
 801855c:	401a      	ands	r2, r3
 801855e:	183b      	adds	r3, r7, r0
 8018560:	781b      	ldrb	r3, [r3, #0]
 8018562:	4906      	ldr	r1, [pc, #24]	; (801857c <LL_TIM_OC_SetPolarity+0xa8>)
 8018564:	5ccb      	ldrb	r3, [r1, r3]
 8018566:	0019      	movs	r1, r3
 8018568:	687b      	ldr	r3, [r7, #4]
 801856a:	408b      	lsls	r3, r1
 801856c:	431a      	orrs	r2, r3
 801856e:	68fb      	ldr	r3, [r7, #12]
 8018570:	621a      	str	r2, [r3, #32]
}
 8018572:	46c0      	nop			; (mov r8, r8)
 8018574:	46bd      	mov	sp, r7
 8018576:	b006      	add	sp, #24
 8018578:	bd80      	pop	{r7, pc}
 801857a:	46c0      	nop			; (mov r8, r8)
 801857c:	0802ad3c 	.word	0x0802ad3c

08018580 <LL_TIM_OC_SetCompareCH1>:
{
 8018580:	b580      	push	{r7, lr}
 8018582:	b082      	sub	sp, #8
 8018584:	af00      	add	r7, sp, #0
 8018586:	6078      	str	r0, [r7, #4]
 8018588:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 801858a:	687b      	ldr	r3, [r7, #4]
 801858c:	683a      	ldr	r2, [r7, #0]
 801858e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8018590:	46c0      	nop			; (mov r8, r8)
 8018592:	46bd      	mov	sp, r7
 8018594:	b002      	add	sp, #8
 8018596:	bd80      	pop	{r7, pc}

08018598 <LL_TIM_OC_SetCompareCH2>:
{
 8018598:	b580      	push	{r7, lr}
 801859a:	b082      	sub	sp, #8
 801859c:	af00      	add	r7, sp, #0
 801859e:	6078      	str	r0, [r7, #4]
 80185a0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80185a2:	687b      	ldr	r3, [r7, #4]
 80185a4:	683a      	ldr	r2, [r7, #0]
 80185a6:	639a      	str	r2, [r3, #56]	; 0x38
}
 80185a8:	46c0      	nop			; (mov r8, r8)
 80185aa:	46bd      	mov	sp, r7
 80185ac:	b002      	add	sp, #8
 80185ae:	bd80      	pop	{r7, pc}

080185b0 <LL_TIM_OC_SetCompareCH3>:
{
 80185b0:	b580      	push	{r7, lr}
 80185b2:	b082      	sub	sp, #8
 80185b4:	af00      	add	r7, sp, #0
 80185b6:	6078      	str	r0, [r7, #4]
 80185b8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80185ba:	687b      	ldr	r3, [r7, #4]
 80185bc:	683a      	ldr	r2, [r7, #0]
 80185be:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80185c0:	46c0      	nop			; (mov r8, r8)
 80185c2:	46bd      	mov	sp, r7
 80185c4:	b002      	add	sp, #8
 80185c6:	bd80      	pop	{r7, pc}

080185c8 <LL_TIM_OC_SetCompareCH4>:
{
 80185c8:	b580      	push	{r7, lr}
 80185ca:	b082      	sub	sp, #8
 80185cc:	af00      	add	r7, sp, #0
 80185ce:	6078      	str	r0, [r7, #4]
 80185d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80185d2:	687b      	ldr	r3, [r7, #4]
 80185d4:	683a      	ldr	r2, [r7, #0]
 80185d6:	641a      	str	r2, [r3, #64]	; 0x40
}
 80185d8:	46c0      	nop			; (mov r8, r8)
 80185da:	46bd      	mov	sp, r7
 80185dc:	b002      	add	sp, #8
 80185de:	bd80      	pop	{r7, pc}

080185e0 <LL_TIM_ClearFlag_CC1>:
{
 80185e0:	b580      	push	{r7, lr}
 80185e2:	b082      	sub	sp, #8
 80185e4:	af00      	add	r7, sp, #0
 80185e6:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80185e8:	687b      	ldr	r3, [r7, #4]
 80185ea:	2203      	movs	r2, #3
 80185ec:	4252      	negs	r2, r2
 80185ee:	611a      	str	r2, [r3, #16]
}
 80185f0:	46c0      	nop			; (mov r8, r8)
 80185f2:	46bd      	mov	sp, r7
 80185f4:	b002      	add	sp, #8
 80185f6:	bd80      	pop	{r7, pc}

080185f8 <LL_TIM_IsActiveFlag_CC1>:
{
 80185f8:	b580      	push	{r7, lr}
 80185fa:	b082      	sub	sp, #8
 80185fc:	af00      	add	r7, sp, #0
 80185fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8018600:	687b      	ldr	r3, [r7, #4]
 8018602:	691b      	ldr	r3, [r3, #16]
 8018604:	2202      	movs	r2, #2
 8018606:	4013      	ands	r3, r2
 8018608:	2b02      	cmp	r3, #2
 801860a:	d101      	bne.n	8018610 <LL_TIM_IsActiveFlag_CC1+0x18>
 801860c:	2301      	movs	r3, #1
 801860e:	e000      	b.n	8018612 <LL_TIM_IsActiveFlag_CC1+0x1a>
 8018610:	2300      	movs	r3, #0
}
 8018612:	0018      	movs	r0, r3
 8018614:	46bd      	mov	sp, r7
 8018616:	b002      	add	sp, #8
 8018618:	bd80      	pop	{r7, pc}

0801861a <LL_TIM_ClearFlag_CC2>:
{
 801861a:	b580      	push	{r7, lr}
 801861c:	b082      	sub	sp, #8
 801861e:	af00      	add	r7, sp, #0
 8018620:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
 8018622:	687b      	ldr	r3, [r7, #4]
 8018624:	2205      	movs	r2, #5
 8018626:	4252      	negs	r2, r2
 8018628:	611a      	str	r2, [r3, #16]
}
 801862a:	46c0      	nop			; (mov r8, r8)
 801862c:	46bd      	mov	sp, r7
 801862e:	b002      	add	sp, #8
 8018630:	bd80      	pop	{r7, pc}

08018632 <LL_TIM_IsActiveFlag_CC2>:
{
 8018632:	b580      	push	{r7, lr}
 8018634:	b082      	sub	sp, #8
 8018636:	af00      	add	r7, sp, #0
 8018638:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
 801863a:	687b      	ldr	r3, [r7, #4]
 801863c:	691b      	ldr	r3, [r3, #16]
 801863e:	2204      	movs	r2, #4
 8018640:	4013      	ands	r3, r2
 8018642:	2b04      	cmp	r3, #4
 8018644:	d101      	bne.n	801864a <LL_TIM_IsActiveFlag_CC2+0x18>
 8018646:	2301      	movs	r3, #1
 8018648:	e000      	b.n	801864c <LL_TIM_IsActiveFlag_CC2+0x1a>
 801864a:	2300      	movs	r3, #0
}
 801864c:	0018      	movs	r0, r3
 801864e:	46bd      	mov	sp, r7
 8018650:	b002      	add	sp, #8
 8018652:	bd80      	pop	{r7, pc}

08018654 <LL_TIM_ClearFlag_CC3>:
{
 8018654:	b580      	push	{r7, lr}
 8018656:	b082      	sub	sp, #8
 8018658:	af00      	add	r7, sp, #0
 801865a:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
 801865c:	687b      	ldr	r3, [r7, #4]
 801865e:	2209      	movs	r2, #9
 8018660:	4252      	negs	r2, r2
 8018662:	611a      	str	r2, [r3, #16]
}
 8018664:	46c0      	nop			; (mov r8, r8)
 8018666:	46bd      	mov	sp, r7
 8018668:	b002      	add	sp, #8
 801866a:	bd80      	pop	{r7, pc}

0801866c <LL_TIM_IsActiveFlag_CC3>:
{
 801866c:	b580      	push	{r7, lr}
 801866e:	b082      	sub	sp, #8
 8018670:	af00      	add	r7, sp, #0
 8018672:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
 8018674:	687b      	ldr	r3, [r7, #4]
 8018676:	691b      	ldr	r3, [r3, #16]
 8018678:	2208      	movs	r2, #8
 801867a:	4013      	ands	r3, r2
 801867c:	2b08      	cmp	r3, #8
 801867e:	d101      	bne.n	8018684 <LL_TIM_IsActiveFlag_CC3+0x18>
 8018680:	2301      	movs	r3, #1
 8018682:	e000      	b.n	8018686 <LL_TIM_IsActiveFlag_CC3+0x1a>
 8018684:	2300      	movs	r3, #0
}
 8018686:	0018      	movs	r0, r3
 8018688:	46bd      	mov	sp, r7
 801868a:	b002      	add	sp, #8
 801868c:	bd80      	pop	{r7, pc}

0801868e <LL_TIM_ClearFlag_CC4>:
{
 801868e:	b580      	push	{r7, lr}
 8018690:	b082      	sub	sp, #8
 8018692:	af00      	add	r7, sp, #0
 8018694:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
 8018696:	687b      	ldr	r3, [r7, #4]
 8018698:	2211      	movs	r2, #17
 801869a:	4252      	negs	r2, r2
 801869c:	611a      	str	r2, [r3, #16]
}
 801869e:	46c0      	nop			; (mov r8, r8)
 80186a0:	46bd      	mov	sp, r7
 80186a2:	b002      	add	sp, #8
 80186a4:	bd80      	pop	{r7, pc}

080186a6 <LL_TIM_IsActiveFlag_CC4>:
{
 80186a6:	b580      	push	{r7, lr}
 80186a8:	b082      	sub	sp, #8
 80186aa:	af00      	add	r7, sp, #0
 80186ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
 80186ae:	687b      	ldr	r3, [r7, #4]
 80186b0:	691b      	ldr	r3, [r3, #16]
 80186b2:	2210      	movs	r2, #16
 80186b4:	4013      	ands	r3, r2
 80186b6:	2b10      	cmp	r3, #16
 80186b8:	d101      	bne.n	80186be <LL_TIM_IsActiveFlag_CC4+0x18>
 80186ba:	2301      	movs	r3, #1
 80186bc:	e000      	b.n	80186c0 <LL_TIM_IsActiveFlag_CC4+0x1a>
 80186be:	2300      	movs	r3, #0
}
 80186c0:	0018      	movs	r0, r3
 80186c2:	46bd      	mov	sp, r7
 80186c4:	b002      	add	sp, #8
 80186c6:	bd80      	pop	{r7, pc}

080186c8 <USBPD_TIM_Init>:
/**
  * @brief  Initialize a timer to manage timing in us
  * @retval None
  */
void USBPD_TIM_Init(void)
{
 80186c8:	b5b0      	push	{r4, r5, r7, lr}
 80186ca:	af00      	add	r7, sp, #0
  if (0 == timer_initcounter)
 80186cc:	4b48      	ldr	r3, [pc, #288]	; (80187f0 <USBPD_TIM_Init+0x128>)
 80186ce:	781b      	ldrb	r3, [r3, #0]
 80186d0:	b25b      	sxtb	r3, r3
 80186d2:	2b00      	cmp	r3, #0
 80186d4:	d000      	beq.n	80186d8 <USBPD_TIM_Init+0x10>
 80186d6:	e07e      	b.n	80187d6 <USBPD_TIM_Init+0x10e>
  {
    TIMX_CLK_ENABLE;
 80186d8:	2380      	movs	r3, #128	; 0x80
 80186da:	011b      	lsls	r3, r3, #4
 80186dc:	0018      	movs	r0, r3
 80186de:	f7ff fe2d 	bl	801833c <LL_APB2_GRP1_EnableClock>
    /***************************/
    /* Time base configuration */
    /***************************/
    /* Counter mode: select up-counting mode */
    LL_TIM_SetCounterMode(TIMX, LL_TIM_COUNTERMODE_UP);
 80186e2:	4b44      	ldr	r3, [pc, #272]	; (80187f4 <USBPD_TIM_Init+0x12c>)
 80186e4:	2100      	movs	r1, #0
 80186e6:	0018      	movs	r0, r3
 80186e8:	f7ff fe5e 	bl	80183a8 <LL_TIM_SetCounterMode>

    /* Set the pre-scaler value to have TIMx counter clock equal to 1 MHz */
    LL_TIM_SetPrescaler(TIMX, __LL_TIM_CALC_PSC(SystemCoreClock, 1000000u));
 80186ec:	4b42      	ldr	r3, [pc, #264]	; (80187f8 <USBPD_TIM_Init+0x130>)
 80186ee:	681b      	ldr	r3, [r3, #0]
 80186f0:	4a42      	ldr	r2, [pc, #264]	; (80187fc <USBPD_TIM_Init+0x134>)
 80186f2:	4293      	cmp	r3, r2
 80186f4:	d90b      	bls.n	801870e <USBPD_TIM_Init+0x46>
 80186f6:	4b40      	ldr	r3, [pc, #256]	; (80187f8 <USBPD_TIM_Init+0x130>)
 80186f8:	681b      	ldr	r3, [r3, #0]
 80186fa:	4a41      	ldr	r2, [pc, #260]	; (8018800 <USBPD_TIM_Init+0x138>)
 80186fc:	4694      	mov	ip, r2
 80186fe:	4463      	add	r3, ip
 8018700:	4940      	ldr	r1, [pc, #256]	; (8018804 <USBPD_TIM_Init+0x13c>)
 8018702:	0018      	movs	r0, r3
 8018704:	f7ed fd88 	bl	8006218 <__udivsi3>
 8018708:	0003      	movs	r3, r0
 801870a:	3b01      	subs	r3, #1
 801870c:	e000      	b.n	8018710 <USBPD_TIM_Init+0x48>
 801870e:	2300      	movs	r3, #0
 8018710:	4a38      	ldr	r2, [pc, #224]	; (80187f4 <USBPD_TIM_Init+0x12c>)
 8018712:	0019      	movs	r1, r3
 8018714:	0010      	movs	r0, r2
 8018716:	f7ff fe59 	bl	80183cc <LL_TIM_SetPrescaler>

    /* Set the auto-reload value to have a counter frequency of 100Hz */
    LL_TIM_SetAutoReload(TIMX, __LL_TIM_CALC_ARR(SystemCoreClock, LL_TIM_GetPrescaler(TIMX), 100u));
 801871a:	4b37      	ldr	r3, [pc, #220]	; (80187f8 <USBPD_TIM_Init+0x130>)
 801871c:	681c      	ldr	r4, [r3, #0]
 801871e:	4b35      	ldr	r3, [pc, #212]	; (80187f4 <USBPD_TIM_Init+0x12c>)
 8018720:	0018      	movs	r0, r3
 8018722:	f7ff fe5f 	bl	80183e4 <LL_TIM_GetPrescaler>
 8018726:	0003      	movs	r3, r0
 8018728:	3301      	adds	r3, #1
 801872a:	0019      	movs	r1, r3
 801872c:	0020      	movs	r0, r4
 801872e:	f7ed fd73 	bl	8006218 <__udivsi3>
 8018732:	0003      	movs	r3, r0
 8018734:	2b63      	cmp	r3, #99	; 0x63
 8018736:	d910      	bls.n	801875a <USBPD_TIM_Init+0x92>
 8018738:	4b2f      	ldr	r3, [pc, #188]	; (80187f8 <USBPD_TIM_Init+0x130>)
 801873a:	681c      	ldr	r4, [r3, #0]
 801873c:	4b2d      	ldr	r3, [pc, #180]	; (80187f4 <USBPD_TIM_Init+0x12c>)
 801873e:	0018      	movs	r0, r3
 8018740:	f7ff fe50 	bl	80183e4 <LL_TIM_GetPrescaler>
 8018744:	0003      	movs	r3, r0
 8018746:	3301      	adds	r3, #1
 8018748:	2264      	movs	r2, #100	; 0x64
 801874a:	4353      	muls	r3, r2
 801874c:	0019      	movs	r1, r3
 801874e:	0020      	movs	r0, r4
 8018750:	f7ed fd62 	bl	8006218 <__udivsi3>
 8018754:	0003      	movs	r3, r0
 8018756:	3b01      	subs	r3, #1
 8018758:	e000      	b.n	801875c <USBPD_TIM_Init+0x94>
 801875a:	2300      	movs	r3, #0
 801875c:	4a25      	ldr	r2, [pc, #148]	; (80187f4 <USBPD_TIM_Init+0x12c>)
 801875e:	0019      	movs	r1, r3
 8018760:	0010      	movs	r0, r2
 8018762:	f7ff fe49 	bl	80183f8 <LL_TIM_SetAutoReload>

    /*********************************/
    /* Output waveform configuration */
    /*********************************/
    /* Set output compare mode: TOGGLE */
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH1, LL_TIM_OCMODE_TOGGLE);
 8018766:	4b23      	ldr	r3, [pc, #140]	; (80187f4 <USBPD_TIM_Init+0x12c>)
 8018768:	2230      	movs	r2, #48	; 0x30
 801876a:	2101      	movs	r1, #1
 801876c:	0018      	movs	r0, r3
 801876e:	f7ff fe4f 	bl	8018410 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH2, LL_TIM_OCMODE_TOGGLE);
 8018772:	4b20      	ldr	r3, [pc, #128]	; (80187f4 <USBPD_TIM_Init+0x12c>)
 8018774:	2230      	movs	r2, #48	; 0x30
 8018776:	2110      	movs	r1, #16
 8018778:	0018      	movs	r0, r3
 801877a:	f7ff fe49 	bl	8018410 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH3, LL_TIM_OCMODE_TOGGLE);
 801877e:	2380      	movs	r3, #128	; 0x80
 8018780:	005b      	lsls	r3, r3, #1
 8018782:	481c      	ldr	r0, [pc, #112]	; (80187f4 <USBPD_TIM_Init+0x12c>)
 8018784:	2230      	movs	r2, #48	; 0x30
 8018786:	0019      	movs	r1, r3
 8018788:	f7ff fe42 	bl	8018410 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH4, LL_TIM_OCMODE_TOGGLE);
 801878c:	2380      	movs	r3, #128	; 0x80
 801878e:	015b      	lsls	r3, r3, #5
 8018790:	4818      	ldr	r0, [pc, #96]	; (80187f4 <USBPD_TIM_Init+0x12c>)
 8018792:	2230      	movs	r2, #48	; 0x30
 8018794:	0019      	movs	r1, r3
 8018796:	f7ff fe3b 	bl	8018410 <LL_TIM_OC_SetMode>

    /* Set output channel polarity: OC is active high */
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH1, LL_TIM_OCPOLARITY_HIGH);
 801879a:	4b16      	ldr	r3, [pc, #88]	; (80187f4 <USBPD_TIM_Init+0x12c>)
 801879c:	2200      	movs	r2, #0
 801879e:	2101      	movs	r1, #1
 80187a0:	0018      	movs	r0, r3
 80187a2:	f7ff fe97 	bl	80184d4 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH2, LL_TIM_OCPOLARITY_HIGH);
 80187a6:	4b13      	ldr	r3, [pc, #76]	; (80187f4 <USBPD_TIM_Init+0x12c>)
 80187a8:	2200      	movs	r2, #0
 80187aa:	2110      	movs	r1, #16
 80187ac:	0018      	movs	r0, r3
 80187ae:	f7ff fe91 	bl	80184d4 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH3, LL_TIM_OCPOLARITY_HIGH);
 80187b2:	2380      	movs	r3, #128	; 0x80
 80187b4:	005b      	lsls	r3, r3, #1
 80187b6:	480f      	ldr	r0, [pc, #60]	; (80187f4 <USBPD_TIM_Init+0x12c>)
 80187b8:	2200      	movs	r2, #0
 80187ba:	0019      	movs	r1, r3
 80187bc:	f7ff fe8a 	bl	80184d4 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH4, LL_TIM_OCPOLARITY_HIGH);
 80187c0:	2380      	movs	r3, #128	; 0x80
 80187c2:	015b      	lsls	r3, r3, #5
 80187c4:	480b      	ldr	r0, [pc, #44]	; (80187f4 <USBPD_TIM_Init+0x12c>)
 80187c6:	2200      	movs	r2, #0
 80187c8:	0019      	movs	r1, r3
 80187ca:	f7ff fe83 	bl	80184d4 <LL_TIM_OC_SetPolarity>

    /* Enable counter */
    LL_TIM_EnableCounter(TIMX);
 80187ce:	4b09      	ldr	r3, [pc, #36]	; (80187f4 <USBPD_TIM_Init+0x12c>)
 80187d0:	0018      	movs	r0, r3
 80187d2:	f7ff fddb 	bl	801838c <LL_TIM_EnableCounter>
  }

  /* Enable the timer counter */
  timer_initcounter++;
 80187d6:	4b06      	ldr	r3, [pc, #24]	; (80187f0 <USBPD_TIM_Init+0x128>)
 80187d8:	781b      	ldrb	r3, [r3, #0]
 80187da:	b25b      	sxtb	r3, r3
 80187dc:	b2db      	uxtb	r3, r3
 80187de:	3301      	adds	r3, #1
 80187e0:	b2db      	uxtb	r3, r3
 80187e2:	b25a      	sxtb	r2, r3
 80187e4:	4b02      	ldr	r3, [pc, #8]	; (80187f0 <USBPD_TIM_Init+0x128>)
 80187e6:	701a      	strb	r2, [r3, #0]
}
 80187e8:	46c0      	nop			; (mov r8, r8)
 80187ea:	46bd      	mov	sp, r7
 80187ec:	bdb0      	pop	{r4, r5, r7, pc}
 80187ee:	46c0      	nop			; (mov r8, r8)
 80187f0:	20000aa0 	.word	0x20000aa0
 80187f4:	40012c00 	.word	0x40012c00
 80187f8:	20000108 	.word	0x20000108
 80187fc:	000f423f 	.word	0x000f423f
 8018800:	0007a120 	.word	0x0007a120
 8018804:	000f4240 	.word	0x000f4240

08018808 <USBPD_TIM_DeInit>:
/**
  * @brief  UnInitialize a timer to manage timing in us
  * @retval None
  */
void USBPD_TIM_DeInit(void)
{
 8018808:	b580      	push	{r7, lr}
 801880a:	af00      	add	r7, sp, #0
  timer_initcounter--;
 801880c:	4b0a      	ldr	r3, [pc, #40]	; (8018838 <USBPD_TIM_DeInit+0x30>)
 801880e:	781b      	ldrb	r3, [r3, #0]
 8018810:	b25b      	sxtb	r3, r3
 8018812:	b2db      	uxtb	r3, r3
 8018814:	3b01      	subs	r3, #1
 8018816:	b2db      	uxtb	r3, r3
 8018818:	b25a      	sxtb	r2, r3
 801881a:	4b07      	ldr	r3, [pc, #28]	; (8018838 <USBPD_TIM_DeInit+0x30>)
 801881c:	701a      	strb	r2, [r3, #0]
  if (0 == timer_initcounter)
 801881e:	4b06      	ldr	r3, [pc, #24]	; (8018838 <USBPD_TIM_DeInit+0x30>)
 8018820:	781b      	ldrb	r3, [r3, #0]
 8018822:	b25b      	sxtb	r3, r3
 8018824:	2b00      	cmp	r3, #0
 8018826:	d104      	bne.n	8018832 <USBPD_TIM_DeInit+0x2a>
  {
    TIMX_CLK_DISABLE;
 8018828:	2380      	movs	r3, #128	; 0x80
 801882a:	011b      	lsls	r3, r3, #4
 801882c:	0018      	movs	r0, r3
 801882e:	f7ff fd9b 	bl	8018368 <LL_APB2_GRP1_DisableClock>
  }
}
 8018832:	46c0      	nop			; (mov r8, r8)
 8018834:	46bd      	mov	sp, r7
 8018836:	bd80      	pop	{r7, pc}
 8018838:	20000aa0 	.word	0x20000aa0

0801883c <USBPD_TIM_Start>:
  * @param  timer id @TIM_identifier
  * @param  time in us
  * @retval None
  */
void USBPD_TIM_Start(TIM_identifier Id, uint32_t TimeUs)
{
 801883c:	b580      	push	{r7, lr}
 801883e:	b082      	sub	sp, #8
 8018840:	af00      	add	r7, sp, #0
 8018842:	0002      	movs	r2, r0
 8018844:	6039      	str	r1, [r7, #0]
 8018846:	1dfb      	adds	r3, r7, #7
 8018848:	701a      	strb	r2, [r3, #0]
  /* Positionne l'evenement pour sa detection */
  switch (Id)
 801884a:	1dfb      	adds	r3, r7, #7
 801884c:	781b      	ldrb	r3, [r3, #0]
 801884e:	2b03      	cmp	r3, #3
 8018850:	d044      	beq.n	80188dc <USBPD_TIM_Start+0xa0>
 8018852:	dc57      	bgt.n	8018904 <USBPD_TIM_Start+0xc8>
 8018854:	2b02      	cmp	r3, #2
 8018856:	d02d      	beq.n	80188b4 <USBPD_TIM_Start+0x78>
 8018858:	dc54      	bgt.n	8018904 <USBPD_TIM_Start+0xc8>
 801885a:	2b00      	cmp	r3, #0
 801885c:	d002      	beq.n	8018864 <USBPD_TIM_Start+0x28>
 801885e:	2b01      	cmp	r3, #1
 8018860:	d014      	beq.n	801888c <USBPD_TIM_Start+0x50>
      break;
    case TIM_PORT1_RETRY:
      TIMX_CHANNEL4_SETEVENT;
      break;
    default:
      break;
 8018862:	e04f      	b.n	8018904 <USBPD_TIM_Start+0xc8>
      TIMX_CHANNEL1_SETEVENT;
 8018864:	4b2a      	ldr	r3, [pc, #168]	; (8018910 <USBPD_TIM_Start+0xd4>)
 8018866:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8018868:	683b      	ldr	r3, [r7, #0]
 801886a:	18d3      	adds	r3, r2, r3
 801886c:	4929      	ldr	r1, [pc, #164]	; (8018914 <USBPD_TIM_Start+0xd8>)
 801886e:	0018      	movs	r0, r3
 8018870:	f7ed fd58 	bl	8006324 <__aeabi_uidivmod>
 8018874:	000b      	movs	r3, r1
 8018876:	001a      	movs	r2, r3
 8018878:	4b25      	ldr	r3, [pc, #148]	; (8018910 <USBPD_TIM_Start+0xd4>)
 801887a:	0011      	movs	r1, r2
 801887c:	0018      	movs	r0, r3
 801887e:	f7ff fe7f 	bl	8018580 <LL_TIM_OC_SetCompareCH1>
 8018882:	4b23      	ldr	r3, [pc, #140]	; (8018910 <USBPD_TIM_Start+0xd4>)
 8018884:	0018      	movs	r0, r3
 8018886:	f7ff feab 	bl	80185e0 <LL_TIM_ClearFlag_CC1>
      break;
 801888a:	e03c      	b.n	8018906 <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL2_SETEVENT;
 801888c:	4b20      	ldr	r3, [pc, #128]	; (8018910 <USBPD_TIM_Start+0xd4>)
 801888e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8018890:	683b      	ldr	r3, [r7, #0]
 8018892:	18d3      	adds	r3, r2, r3
 8018894:	491f      	ldr	r1, [pc, #124]	; (8018914 <USBPD_TIM_Start+0xd8>)
 8018896:	0018      	movs	r0, r3
 8018898:	f7ed fd44 	bl	8006324 <__aeabi_uidivmod>
 801889c:	000b      	movs	r3, r1
 801889e:	001a      	movs	r2, r3
 80188a0:	4b1b      	ldr	r3, [pc, #108]	; (8018910 <USBPD_TIM_Start+0xd4>)
 80188a2:	0011      	movs	r1, r2
 80188a4:	0018      	movs	r0, r3
 80188a6:	f7ff fe77 	bl	8018598 <LL_TIM_OC_SetCompareCH2>
 80188aa:	4b19      	ldr	r3, [pc, #100]	; (8018910 <USBPD_TIM_Start+0xd4>)
 80188ac:	0018      	movs	r0, r3
 80188ae:	f7ff feb4 	bl	801861a <LL_TIM_ClearFlag_CC2>
      break;
 80188b2:	e028      	b.n	8018906 <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL3_SETEVENT;
 80188b4:	4b16      	ldr	r3, [pc, #88]	; (8018910 <USBPD_TIM_Start+0xd4>)
 80188b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80188b8:	683b      	ldr	r3, [r7, #0]
 80188ba:	18d3      	adds	r3, r2, r3
 80188bc:	4915      	ldr	r1, [pc, #84]	; (8018914 <USBPD_TIM_Start+0xd8>)
 80188be:	0018      	movs	r0, r3
 80188c0:	f7ed fd30 	bl	8006324 <__aeabi_uidivmod>
 80188c4:	000b      	movs	r3, r1
 80188c6:	001a      	movs	r2, r3
 80188c8:	4b11      	ldr	r3, [pc, #68]	; (8018910 <USBPD_TIM_Start+0xd4>)
 80188ca:	0011      	movs	r1, r2
 80188cc:	0018      	movs	r0, r3
 80188ce:	f7ff fe6f 	bl	80185b0 <LL_TIM_OC_SetCompareCH3>
 80188d2:	4b0f      	ldr	r3, [pc, #60]	; (8018910 <USBPD_TIM_Start+0xd4>)
 80188d4:	0018      	movs	r0, r3
 80188d6:	f7ff febd 	bl	8018654 <LL_TIM_ClearFlag_CC3>
      break;
 80188da:	e014      	b.n	8018906 <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL4_SETEVENT;
 80188dc:	4b0c      	ldr	r3, [pc, #48]	; (8018910 <USBPD_TIM_Start+0xd4>)
 80188de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80188e0:	683b      	ldr	r3, [r7, #0]
 80188e2:	18d3      	adds	r3, r2, r3
 80188e4:	490b      	ldr	r1, [pc, #44]	; (8018914 <USBPD_TIM_Start+0xd8>)
 80188e6:	0018      	movs	r0, r3
 80188e8:	f7ed fd1c 	bl	8006324 <__aeabi_uidivmod>
 80188ec:	000b      	movs	r3, r1
 80188ee:	001a      	movs	r2, r3
 80188f0:	4b07      	ldr	r3, [pc, #28]	; (8018910 <USBPD_TIM_Start+0xd4>)
 80188f2:	0011      	movs	r1, r2
 80188f4:	0018      	movs	r0, r3
 80188f6:	f7ff fe67 	bl	80185c8 <LL_TIM_OC_SetCompareCH4>
 80188fa:	4b05      	ldr	r3, [pc, #20]	; (8018910 <USBPD_TIM_Start+0xd4>)
 80188fc:	0018      	movs	r0, r3
 80188fe:	f7ff fec6 	bl	801868e <LL_TIM_ClearFlag_CC4>
      break;
 8018902:	e000      	b.n	8018906 <USBPD_TIM_Start+0xca>
      break;
 8018904:	46c0      	nop			; (mov r8, r8)
  }
}
 8018906:	46c0      	nop			; (mov r8, r8)
 8018908:	46bd      	mov	sp, r7
 801890a:	b002      	add	sp, #8
 801890c:	bd80      	pop	{r7, pc}
 801890e:	46c0      	nop			; (mov r8, r8)
 8018910:	40012c00 	.word	0x40012c00
 8018914:	00002710 	.word	0x00002710

08018918 <USBPD_TIM_IsExpired>:
  * @brief  check timer expiration
  * @param  timer id @TIM_identifier
  * @retval None
  */
uint32_t USBPD_TIM_IsExpired(TIM_identifier Id)
{
 8018918:	b580      	push	{r7, lr}
 801891a:	b084      	sub	sp, #16
 801891c:	af00      	add	r7, sp, #0
 801891e:	0002      	movs	r2, r0
 8018920:	1dfb      	adds	r3, r7, #7
 8018922:	701a      	strb	r2, [r3, #0]
  uint32_t _expired = 1u;
 8018924:	2301      	movs	r3, #1
 8018926:	60fb      	str	r3, [r7, #12]
  switch (Id)
 8018928:	1dfb      	adds	r3, r7, #7
 801892a:	781b      	ldrb	r3, [r3, #0]
 801892c:	2b03      	cmp	r3, #3
 801892e:	d01d      	beq.n	801896c <USBPD_TIM_IsExpired+0x54>
 8018930:	dc23      	bgt.n	801897a <USBPD_TIM_IsExpired+0x62>
 8018932:	2b02      	cmp	r3, #2
 8018934:	d013      	beq.n	801895e <USBPD_TIM_IsExpired+0x46>
 8018936:	dc20      	bgt.n	801897a <USBPD_TIM_IsExpired+0x62>
 8018938:	2b00      	cmp	r3, #0
 801893a:	d002      	beq.n	8018942 <USBPD_TIM_IsExpired+0x2a>
 801893c:	2b01      	cmp	r3, #1
 801893e:	d007      	beq.n	8018950 <USBPD_TIM_IsExpired+0x38>
      break;
    case TIM_PORT1_RETRY:
      _expired = TIMX_CHANNEL4_GETFLAG(TIMX);
      break;
    default:
      break;
 8018940:	e01b      	b.n	801897a <USBPD_TIM_IsExpired+0x62>
      _expired = TIMX_CHANNEL1_GETFLAG(TIMX);
 8018942:	4b11      	ldr	r3, [pc, #68]	; (8018988 <USBPD_TIM_IsExpired+0x70>)
 8018944:	0018      	movs	r0, r3
 8018946:	f7ff fe57 	bl	80185f8 <LL_TIM_IsActiveFlag_CC1>
 801894a:	0003      	movs	r3, r0
 801894c:	60fb      	str	r3, [r7, #12]
      break;
 801894e:	e015      	b.n	801897c <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL2_GETFLAG(TIMX);
 8018950:	4b0d      	ldr	r3, [pc, #52]	; (8018988 <USBPD_TIM_IsExpired+0x70>)
 8018952:	0018      	movs	r0, r3
 8018954:	f7ff fe6d 	bl	8018632 <LL_TIM_IsActiveFlag_CC2>
 8018958:	0003      	movs	r3, r0
 801895a:	60fb      	str	r3, [r7, #12]
      break;
 801895c:	e00e      	b.n	801897c <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL3_GETFLAG(TIMX);
 801895e:	4b0a      	ldr	r3, [pc, #40]	; (8018988 <USBPD_TIM_IsExpired+0x70>)
 8018960:	0018      	movs	r0, r3
 8018962:	f7ff fe83 	bl	801866c <LL_TIM_IsActiveFlag_CC3>
 8018966:	0003      	movs	r3, r0
 8018968:	60fb      	str	r3, [r7, #12]
      break;
 801896a:	e007      	b.n	801897c <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL4_GETFLAG(TIMX);
 801896c:	4b06      	ldr	r3, [pc, #24]	; (8018988 <USBPD_TIM_IsExpired+0x70>)
 801896e:	0018      	movs	r0, r3
 8018970:	f7ff fe99 	bl	80186a6 <LL_TIM_IsActiveFlag_CC4>
 8018974:	0003      	movs	r3, r0
 8018976:	60fb      	str	r3, [r7, #12]
      break;
 8018978:	e000      	b.n	801897c <USBPD_TIM_IsExpired+0x64>
      break;
 801897a:	46c0      	nop			; (mov r8, r8)
  }
  return _expired;
 801897c:	68fb      	ldr	r3, [r7, #12]
}
 801897e:	0018      	movs	r0, r3
 8018980:	46bd      	mov	sp, r7
 8018982:	b004      	add	sp, #16
 8018984:	bd80      	pop	{r7, pc}
 8018986:	46c0      	nop			; (mov r8, r8)
 8018988:	40012c00 	.word	0x40012c00

0801898c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801898c:	b580      	push	{r7, lr}
 801898e:	b084      	sub	sp, #16
 8018990:	af00      	add	r7, sp, #0
 8018992:	6078      	str	r0, [r7, #4]
 8018994:	000a      	movs	r2, r1
 8018996:	1cfb      	adds	r3, r7, #3
 8018998:	701a      	strb	r2, [r3, #0]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 801899a:	2387      	movs	r3, #135	; 0x87
 801899c:	009b      	lsls	r3, r3, #2
 801899e:	0018      	movs	r0, r3
 80189a0:	f008 fd2e 	bl	8021400 <USBD_static_malloc>
 80189a4:	0003      	movs	r3, r0
 80189a6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80189a8:	68fb      	ldr	r3, [r7, #12]
 80189aa:	2b00      	cmp	r3, #0
 80189ac:	d10a      	bne.n	80189c4 <USBD_CDC_Init+0x38>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80189ae:	687a      	ldr	r2, [r7, #4]
 80189b0:	23b5      	movs	r3, #181	; 0xb5
 80189b2:	009b      	lsls	r3, r3, #2
 80189b4:	58d2      	ldr	r2, [r2, r3]
 80189b6:	687b      	ldr	r3, [r7, #4]
 80189b8:	32b0      	adds	r2, #176	; 0xb0
 80189ba:	0092      	lsls	r2, r2, #2
 80189bc:	2100      	movs	r1, #0
 80189be:	50d1      	str	r1, [r2, r3]
    return (uint8_t)USBD_EMEM;
 80189c0:	2302      	movs	r3, #2
 80189c2:	e0e9      	b.n	8018b98 <USBD_CDC_Init+0x20c>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80189c4:	2387      	movs	r3, #135	; 0x87
 80189c6:	009a      	lsls	r2, r3, #2
 80189c8:	68fb      	ldr	r3, [r7, #12]
 80189ca:	2100      	movs	r1, #0
 80189cc:	0018      	movs	r0, r3
 80189ce:	f00e fe97 	bl	8027700 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80189d2:	687a      	ldr	r2, [r7, #4]
 80189d4:	23b5      	movs	r3, #181	; 0xb5
 80189d6:	009b      	lsls	r3, r3, #2
 80189d8:	58d2      	ldr	r2, [r2, r3]
 80189da:	687b      	ldr	r3, [r7, #4]
 80189dc:	32b0      	adds	r2, #176	; 0xb0
 80189de:	0092      	lsls	r2, r2, #2
 80189e0:	68f9      	ldr	r1, [r7, #12]
 80189e2:	50d1      	str	r1, [r2, r3]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80189e4:	687a      	ldr	r2, [r7, #4]
 80189e6:	23b5      	movs	r3, #181	; 0xb5
 80189e8:	009b      	lsls	r3, r3, #2
 80189ea:	58d2      	ldr	r2, [r2, r3]
 80189ec:	687b      	ldr	r3, [r7, #4]
 80189ee:	32b0      	adds	r2, #176	; 0xb0
 80189f0:	0092      	lsls	r2, r2, #2
 80189f2:	58d1      	ldr	r1, [r2, r3]
 80189f4:	687a      	ldr	r2, [r7, #4]
 80189f6:	23af      	movs	r3, #175	; 0xaf
 80189f8:	009b      	lsls	r3, r3, #2
 80189fa:	50d1      	str	r1, [r2, r3]
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80189fc:	687b      	ldr	r3, [r7, #4]
 80189fe:	7c1b      	ldrb	r3, [r3, #16]
 8018a00:	2b00      	cmp	r3, #0
 8018a02:	d13c      	bne.n	8018a7e <USBD_CDC_Init+0xf2>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8018a04:	4b66      	ldr	r3, [pc, #408]	; (8018ba0 <USBD_CDC_Init+0x214>)
 8018a06:	7819      	ldrb	r1, [r3, #0]
 8018a08:	2380      	movs	r3, #128	; 0x80
 8018a0a:	009b      	lsls	r3, r3, #2
 8018a0c:	6878      	ldr	r0, [r7, #4]
 8018a0e:	2202      	movs	r2, #2
 8018a10:	f008 fb33 	bl	802107a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8018a14:	4b62      	ldr	r3, [pc, #392]	; (8018ba0 <USBD_CDC_Init+0x214>)
 8018a16:	781b      	ldrb	r3, [r3, #0]
 8018a18:	001a      	movs	r2, r3
 8018a1a:	230f      	movs	r3, #15
 8018a1c:	401a      	ands	r2, r3
 8018a1e:	6879      	ldr	r1, [r7, #4]
 8018a20:	0013      	movs	r3, r2
 8018a22:	009b      	lsls	r3, r3, #2
 8018a24:	189b      	adds	r3, r3, r2
 8018a26:	009b      	lsls	r3, r3, #2
 8018a28:	18cb      	adds	r3, r1, r3
 8018a2a:	3324      	adds	r3, #36	; 0x24
 8018a2c:	2201      	movs	r2, #1
 8018a2e:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8018a30:	4b5c      	ldr	r3, [pc, #368]	; (8018ba4 <USBD_CDC_Init+0x218>)
 8018a32:	7819      	ldrb	r1, [r3, #0]
 8018a34:	2380      	movs	r3, #128	; 0x80
 8018a36:	009b      	lsls	r3, r3, #2
 8018a38:	6878      	ldr	r0, [r7, #4]
 8018a3a:	2202      	movs	r2, #2
 8018a3c:	f008 fb1d 	bl	802107a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8018a40:	4b58      	ldr	r3, [pc, #352]	; (8018ba4 <USBD_CDC_Init+0x218>)
 8018a42:	781b      	ldrb	r3, [r3, #0]
 8018a44:	001a      	movs	r2, r3
 8018a46:	230f      	movs	r3, #15
 8018a48:	401a      	ands	r2, r3
 8018a4a:	6878      	ldr	r0, [r7, #4]
 8018a4c:	23b2      	movs	r3, #178	; 0xb2
 8018a4e:	0059      	lsls	r1, r3, #1
 8018a50:	0013      	movs	r3, r2
 8018a52:	009b      	lsls	r3, r3, #2
 8018a54:	189b      	adds	r3, r3, r2
 8018a56:	009b      	lsls	r3, r3, #2
 8018a58:	18c3      	adds	r3, r0, r3
 8018a5a:	185b      	adds	r3, r3, r1
 8018a5c:	2201      	movs	r2, #1
 8018a5e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8018a60:	4b51      	ldr	r3, [pc, #324]	; (8018ba8 <USBD_CDC_Init+0x21c>)
 8018a62:	781b      	ldrb	r3, [r3, #0]
 8018a64:	001a      	movs	r2, r3
 8018a66:	230f      	movs	r3, #15
 8018a68:	401a      	ands	r2, r3
 8018a6a:	6879      	ldr	r1, [r7, #4]
 8018a6c:	0013      	movs	r3, r2
 8018a6e:	009b      	lsls	r3, r3, #2
 8018a70:	189b      	adds	r3, r3, r2
 8018a72:	009b      	lsls	r3, r3, #2
 8018a74:	18cb      	adds	r3, r1, r3
 8018a76:	3326      	adds	r3, #38	; 0x26
 8018a78:	2210      	movs	r2, #16
 8018a7a:	801a      	strh	r2, [r3, #0]
 8018a7c:	e039      	b.n	8018af2 <USBD_CDC_Init+0x166>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8018a7e:	4b48      	ldr	r3, [pc, #288]	; (8018ba0 <USBD_CDC_Init+0x214>)
 8018a80:	7819      	ldrb	r1, [r3, #0]
 8018a82:	6878      	ldr	r0, [r7, #4]
 8018a84:	2340      	movs	r3, #64	; 0x40
 8018a86:	2202      	movs	r2, #2
 8018a88:	f008 faf7 	bl	802107a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8018a8c:	4b44      	ldr	r3, [pc, #272]	; (8018ba0 <USBD_CDC_Init+0x214>)
 8018a8e:	781b      	ldrb	r3, [r3, #0]
 8018a90:	001a      	movs	r2, r3
 8018a92:	230f      	movs	r3, #15
 8018a94:	401a      	ands	r2, r3
 8018a96:	6879      	ldr	r1, [r7, #4]
 8018a98:	0013      	movs	r3, r2
 8018a9a:	009b      	lsls	r3, r3, #2
 8018a9c:	189b      	adds	r3, r3, r2
 8018a9e:	009b      	lsls	r3, r3, #2
 8018aa0:	18cb      	adds	r3, r1, r3
 8018aa2:	3324      	adds	r3, #36	; 0x24
 8018aa4:	2201      	movs	r2, #1
 8018aa6:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8018aa8:	4b3e      	ldr	r3, [pc, #248]	; (8018ba4 <USBD_CDC_Init+0x218>)
 8018aaa:	7819      	ldrb	r1, [r3, #0]
 8018aac:	6878      	ldr	r0, [r7, #4]
 8018aae:	2340      	movs	r3, #64	; 0x40
 8018ab0:	2202      	movs	r2, #2
 8018ab2:	f008 fae2 	bl	802107a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8018ab6:	4b3b      	ldr	r3, [pc, #236]	; (8018ba4 <USBD_CDC_Init+0x218>)
 8018ab8:	781b      	ldrb	r3, [r3, #0]
 8018aba:	001a      	movs	r2, r3
 8018abc:	230f      	movs	r3, #15
 8018abe:	401a      	ands	r2, r3
 8018ac0:	6878      	ldr	r0, [r7, #4]
 8018ac2:	23b2      	movs	r3, #178	; 0xb2
 8018ac4:	0059      	lsls	r1, r3, #1
 8018ac6:	0013      	movs	r3, r2
 8018ac8:	009b      	lsls	r3, r3, #2
 8018aca:	189b      	adds	r3, r3, r2
 8018acc:	009b      	lsls	r3, r3, #2
 8018ace:	18c3      	adds	r3, r0, r3
 8018ad0:	185b      	adds	r3, r3, r1
 8018ad2:	2201      	movs	r2, #1
 8018ad4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8018ad6:	4b34      	ldr	r3, [pc, #208]	; (8018ba8 <USBD_CDC_Init+0x21c>)
 8018ad8:	781b      	ldrb	r3, [r3, #0]
 8018ada:	001a      	movs	r2, r3
 8018adc:	230f      	movs	r3, #15
 8018ade:	401a      	ands	r2, r3
 8018ae0:	6879      	ldr	r1, [r7, #4]
 8018ae2:	0013      	movs	r3, r2
 8018ae4:	009b      	lsls	r3, r3, #2
 8018ae6:	189b      	adds	r3, r3, r2
 8018ae8:	009b      	lsls	r3, r3, #2
 8018aea:	18cb      	adds	r3, r1, r3
 8018aec:	3326      	adds	r3, #38	; 0x26
 8018aee:	2210      	movs	r2, #16
 8018af0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8018af2:	4b2d      	ldr	r3, [pc, #180]	; (8018ba8 <USBD_CDC_Init+0x21c>)
 8018af4:	7819      	ldrb	r1, [r3, #0]
 8018af6:	6878      	ldr	r0, [r7, #4]
 8018af8:	2308      	movs	r3, #8
 8018afa:	2203      	movs	r2, #3
 8018afc:	f008 fabd 	bl	802107a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8018b00:	4b29      	ldr	r3, [pc, #164]	; (8018ba8 <USBD_CDC_Init+0x21c>)
 8018b02:	781b      	ldrb	r3, [r3, #0]
 8018b04:	001a      	movs	r2, r3
 8018b06:	230f      	movs	r3, #15
 8018b08:	401a      	ands	r2, r3
 8018b0a:	6879      	ldr	r1, [r7, #4]
 8018b0c:	0013      	movs	r3, r2
 8018b0e:	009b      	lsls	r3, r3, #2
 8018b10:	189b      	adds	r3, r3, r2
 8018b12:	009b      	lsls	r3, r3, #2
 8018b14:	18cb      	adds	r3, r1, r3
 8018b16:	3324      	adds	r3, #36	; 0x24
 8018b18:	2201      	movs	r2, #1
 8018b1a:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8018b1c:	68fa      	ldr	r2, [r7, #12]
 8018b1e:	2381      	movs	r3, #129	; 0x81
 8018b20:	009b      	lsls	r3, r3, #2
 8018b22:	2100      	movs	r1, #0
 8018b24:	50d1      	str	r1, [r2, r3]

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8018b26:	687a      	ldr	r2, [r7, #4]
 8018b28:	23b5      	movs	r3, #181	; 0xb5
 8018b2a:	009b      	lsls	r3, r3, #2
 8018b2c:	58d3      	ldr	r3, [r2, r3]
 8018b2e:	687a      	ldr	r2, [r7, #4]
 8018b30:	33b0      	adds	r3, #176	; 0xb0
 8018b32:	009b      	lsls	r3, r3, #2
 8018b34:	18d3      	adds	r3, r2, r3
 8018b36:	3304      	adds	r3, #4
 8018b38:	681b      	ldr	r3, [r3, #0]
 8018b3a:	681b      	ldr	r3, [r3, #0]
 8018b3c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8018b3e:	68fa      	ldr	r2, [r7, #12]
 8018b40:	2385      	movs	r3, #133	; 0x85
 8018b42:	009b      	lsls	r3, r3, #2
 8018b44:	2100      	movs	r1, #0
 8018b46:	50d1      	str	r1, [r2, r3]
  hcdc->RxState = 0U;
 8018b48:	68fa      	ldr	r2, [r7, #12]
 8018b4a:	2386      	movs	r3, #134	; 0x86
 8018b4c:	009b      	lsls	r3, r3, #2
 8018b4e:	2100      	movs	r1, #0
 8018b50:	50d1      	str	r1, [r2, r3]

  if (hcdc->RxBuffer == NULL)
 8018b52:	68fa      	ldr	r2, [r7, #12]
 8018b54:	2381      	movs	r3, #129	; 0x81
 8018b56:	009b      	lsls	r3, r3, #2
 8018b58:	58d3      	ldr	r3, [r2, r3]
 8018b5a:	2b00      	cmp	r3, #0
 8018b5c:	d101      	bne.n	8018b62 <USBD_CDC_Init+0x1d6>
  {
    return (uint8_t)USBD_EMEM;
 8018b5e:	2302      	movs	r3, #2
 8018b60:	e01a      	b.n	8018b98 <USBD_CDC_Init+0x20c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8018b62:	687b      	ldr	r3, [r7, #4]
 8018b64:	7c1b      	ldrb	r3, [r3, #16]
 8018b66:	2b00      	cmp	r3, #0
 8018b68:	d10b      	bne.n	8018b82 <USBD_CDC_Init+0x1f6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8018b6a:	4b0e      	ldr	r3, [pc, #56]	; (8018ba4 <USBD_CDC_Init+0x218>)
 8018b6c:	7819      	ldrb	r1, [r3, #0]
 8018b6e:	68fa      	ldr	r2, [r7, #12]
 8018b70:	2381      	movs	r3, #129	; 0x81
 8018b72:	009b      	lsls	r3, r3, #2
 8018b74:	58d2      	ldr	r2, [r2, r3]
 8018b76:	2380      	movs	r3, #128	; 0x80
 8018b78:	009b      	lsls	r3, r3, #2
 8018b7a:	6878      	ldr	r0, [r7, #4]
 8018b7c:	f008 fbc0 	bl	8021300 <USBD_LL_PrepareReceive>
 8018b80:	e009      	b.n	8018b96 <USBD_CDC_Init+0x20a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8018b82:	4b08      	ldr	r3, [pc, #32]	; (8018ba4 <USBD_CDC_Init+0x218>)
 8018b84:	7819      	ldrb	r1, [r3, #0]
 8018b86:	68fa      	ldr	r2, [r7, #12]
 8018b88:	2381      	movs	r3, #129	; 0x81
 8018b8a:	009b      	lsls	r3, r3, #2
 8018b8c:	58d2      	ldr	r2, [r2, r3]
 8018b8e:	6878      	ldr	r0, [r7, #4]
 8018b90:	2340      	movs	r3, #64	; 0x40
 8018b92:	f008 fbb5 	bl	8021300 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8018b96:	2300      	movs	r3, #0
}
 8018b98:	0018      	movs	r0, r3
 8018b9a:	46bd      	mov	sp, r7
 8018b9c:	b004      	add	sp, #16
 8018b9e:	bd80      	pop	{r7, pc}
 8018ba0:	2000019b 	.word	0x2000019b
 8018ba4:	2000019c 	.word	0x2000019c
 8018ba8:	2000019d 	.word	0x2000019d

08018bac <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8018bac:	b580      	push	{r7, lr}
 8018bae:	b082      	sub	sp, #8
 8018bb0:	af00      	add	r7, sp, #0
 8018bb2:	6078      	str	r0, [r7, #4]
 8018bb4:	000a      	movs	r2, r1
 8018bb6:	1cfb      	adds	r3, r7, #3
 8018bb8:	701a      	strb	r2, [r3, #0]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8018bba:	4b41      	ldr	r3, [pc, #260]	; (8018cc0 <USBD_CDC_DeInit+0x114>)
 8018bbc:	781a      	ldrb	r2, [r3, #0]
 8018bbe:	687b      	ldr	r3, [r7, #4]
 8018bc0:	0011      	movs	r1, r2
 8018bc2:	0018      	movs	r0, r3
 8018bc4:	f008 fa90 	bl	80210e8 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8018bc8:	4b3d      	ldr	r3, [pc, #244]	; (8018cc0 <USBD_CDC_DeInit+0x114>)
 8018bca:	781b      	ldrb	r3, [r3, #0]
 8018bcc:	001a      	movs	r2, r3
 8018bce:	230f      	movs	r3, #15
 8018bd0:	401a      	ands	r2, r3
 8018bd2:	6879      	ldr	r1, [r7, #4]
 8018bd4:	0013      	movs	r3, r2
 8018bd6:	009b      	lsls	r3, r3, #2
 8018bd8:	189b      	adds	r3, r3, r2
 8018bda:	009b      	lsls	r3, r3, #2
 8018bdc:	18cb      	adds	r3, r1, r3
 8018bde:	3324      	adds	r3, #36	; 0x24
 8018be0:	2200      	movs	r2, #0
 8018be2:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8018be4:	4b37      	ldr	r3, [pc, #220]	; (8018cc4 <USBD_CDC_DeInit+0x118>)
 8018be6:	781a      	ldrb	r2, [r3, #0]
 8018be8:	687b      	ldr	r3, [r7, #4]
 8018bea:	0011      	movs	r1, r2
 8018bec:	0018      	movs	r0, r3
 8018bee:	f008 fa7b 	bl	80210e8 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8018bf2:	4b34      	ldr	r3, [pc, #208]	; (8018cc4 <USBD_CDC_DeInit+0x118>)
 8018bf4:	781b      	ldrb	r3, [r3, #0]
 8018bf6:	001a      	movs	r2, r3
 8018bf8:	230f      	movs	r3, #15
 8018bfa:	401a      	ands	r2, r3
 8018bfc:	6878      	ldr	r0, [r7, #4]
 8018bfe:	23b2      	movs	r3, #178	; 0xb2
 8018c00:	0059      	lsls	r1, r3, #1
 8018c02:	0013      	movs	r3, r2
 8018c04:	009b      	lsls	r3, r3, #2
 8018c06:	189b      	adds	r3, r3, r2
 8018c08:	009b      	lsls	r3, r3, #2
 8018c0a:	18c3      	adds	r3, r0, r3
 8018c0c:	185b      	adds	r3, r3, r1
 8018c0e:	2200      	movs	r2, #0
 8018c10:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8018c12:	4b2d      	ldr	r3, [pc, #180]	; (8018cc8 <USBD_CDC_DeInit+0x11c>)
 8018c14:	781a      	ldrb	r2, [r3, #0]
 8018c16:	687b      	ldr	r3, [r7, #4]
 8018c18:	0011      	movs	r1, r2
 8018c1a:	0018      	movs	r0, r3
 8018c1c:	f008 fa64 	bl	80210e8 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8018c20:	4b29      	ldr	r3, [pc, #164]	; (8018cc8 <USBD_CDC_DeInit+0x11c>)
 8018c22:	781b      	ldrb	r3, [r3, #0]
 8018c24:	001a      	movs	r2, r3
 8018c26:	230f      	movs	r3, #15
 8018c28:	401a      	ands	r2, r3
 8018c2a:	6879      	ldr	r1, [r7, #4]
 8018c2c:	0013      	movs	r3, r2
 8018c2e:	009b      	lsls	r3, r3, #2
 8018c30:	189b      	adds	r3, r3, r2
 8018c32:	009b      	lsls	r3, r3, #2
 8018c34:	18cb      	adds	r3, r1, r3
 8018c36:	3324      	adds	r3, #36	; 0x24
 8018c38:	2200      	movs	r2, #0
 8018c3a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8018c3c:	4b22      	ldr	r3, [pc, #136]	; (8018cc8 <USBD_CDC_DeInit+0x11c>)
 8018c3e:	781b      	ldrb	r3, [r3, #0]
 8018c40:	001a      	movs	r2, r3
 8018c42:	230f      	movs	r3, #15
 8018c44:	401a      	ands	r2, r3
 8018c46:	6879      	ldr	r1, [r7, #4]
 8018c48:	0013      	movs	r3, r2
 8018c4a:	009b      	lsls	r3, r3, #2
 8018c4c:	189b      	adds	r3, r3, r2
 8018c4e:	009b      	lsls	r3, r3, #2
 8018c50:	18cb      	adds	r3, r1, r3
 8018c52:	3326      	adds	r3, #38	; 0x26
 8018c54:	2200      	movs	r2, #0
 8018c56:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8018c58:	687a      	ldr	r2, [r7, #4]
 8018c5a:	23b5      	movs	r3, #181	; 0xb5
 8018c5c:	009b      	lsls	r3, r3, #2
 8018c5e:	58d2      	ldr	r2, [r2, r3]
 8018c60:	687b      	ldr	r3, [r7, #4]
 8018c62:	32b0      	adds	r2, #176	; 0xb0
 8018c64:	0092      	lsls	r2, r2, #2
 8018c66:	58d3      	ldr	r3, [r2, r3]
 8018c68:	2b00      	cmp	r3, #0
 8018c6a:	d024      	beq.n	8018cb6 <USBD_CDC_DeInit+0x10a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8018c6c:	687a      	ldr	r2, [r7, #4]
 8018c6e:	23b5      	movs	r3, #181	; 0xb5
 8018c70:	009b      	lsls	r3, r3, #2
 8018c72:	58d3      	ldr	r3, [r2, r3]
 8018c74:	687a      	ldr	r2, [r7, #4]
 8018c76:	33b0      	adds	r3, #176	; 0xb0
 8018c78:	009b      	lsls	r3, r3, #2
 8018c7a:	18d3      	adds	r3, r2, r3
 8018c7c:	3304      	adds	r3, #4
 8018c7e:	681b      	ldr	r3, [r3, #0]
 8018c80:	685b      	ldr	r3, [r3, #4]
 8018c82:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8018c84:	687a      	ldr	r2, [r7, #4]
 8018c86:	23b5      	movs	r3, #181	; 0xb5
 8018c88:	009b      	lsls	r3, r3, #2
 8018c8a:	58d2      	ldr	r2, [r2, r3]
 8018c8c:	687b      	ldr	r3, [r7, #4]
 8018c8e:	32b0      	adds	r2, #176	; 0xb0
 8018c90:	0092      	lsls	r2, r2, #2
 8018c92:	58d3      	ldr	r3, [r2, r3]
 8018c94:	0018      	movs	r0, r3
 8018c96:	f008 fbbf 	bl	8021418 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8018c9a:	687a      	ldr	r2, [r7, #4]
 8018c9c:	23b5      	movs	r3, #181	; 0xb5
 8018c9e:	009b      	lsls	r3, r3, #2
 8018ca0:	58d2      	ldr	r2, [r2, r3]
 8018ca2:	687b      	ldr	r3, [r7, #4]
 8018ca4:	32b0      	adds	r2, #176	; 0xb0
 8018ca6:	0092      	lsls	r2, r2, #2
 8018ca8:	2100      	movs	r1, #0
 8018caa:	50d1      	str	r1, [r2, r3]
    pdev->pClassData = NULL;
 8018cac:	687a      	ldr	r2, [r7, #4]
 8018cae:	23af      	movs	r3, #175	; 0xaf
 8018cb0:	009b      	lsls	r3, r3, #2
 8018cb2:	2100      	movs	r1, #0
 8018cb4:	50d1      	str	r1, [r2, r3]
  }

  return (uint8_t)USBD_OK;
 8018cb6:	2300      	movs	r3, #0
}
 8018cb8:	0018      	movs	r0, r3
 8018cba:	46bd      	mov	sp, r7
 8018cbc:	b002      	add	sp, #8
 8018cbe:	bd80      	pop	{r7, pc}
 8018cc0:	2000019b 	.word	0x2000019b
 8018cc4:	2000019c 	.word	0x2000019c
 8018cc8:	2000019d 	.word	0x2000019d

08018ccc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8018ccc:	b580      	push	{r7, lr}
 8018cce:	b086      	sub	sp, #24
 8018cd0:	af00      	add	r7, sp, #0
 8018cd2:	6078      	str	r0, [r7, #4]
 8018cd4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8018cd6:	687a      	ldr	r2, [r7, #4]
 8018cd8:	23b5      	movs	r3, #181	; 0xb5
 8018cda:	009b      	lsls	r3, r3, #2
 8018cdc:	58d2      	ldr	r2, [r2, r3]
 8018cde:	687b      	ldr	r3, [r7, #4]
 8018ce0:	32b0      	adds	r2, #176	; 0xb0
 8018ce2:	0092      	lsls	r2, r2, #2
 8018ce4:	58d3      	ldr	r3, [r2, r3]
 8018ce6:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8018ce8:	230d      	movs	r3, #13
 8018cea:	18fb      	adds	r3, r7, r3
 8018cec:	2200      	movs	r2, #0
 8018cee:	701a      	strb	r2, [r3, #0]
  uint16_t status_info = 0U;
 8018cf0:	230a      	movs	r3, #10
 8018cf2:	18fb      	adds	r3, r7, r3
 8018cf4:	2200      	movs	r2, #0
 8018cf6:	801a      	strh	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8018cf8:	2317      	movs	r3, #23
 8018cfa:	18fb      	adds	r3, r7, r3
 8018cfc:	2200      	movs	r2, #0
 8018cfe:	701a      	strb	r2, [r3, #0]

  if (hcdc == NULL)
 8018d00:	693b      	ldr	r3, [r7, #16]
 8018d02:	2b00      	cmp	r3, #0
 8018d04:	d101      	bne.n	8018d0a <USBD_CDC_Setup+0x3e>
  {
    return (uint8_t)USBD_FAIL;
 8018d06:	2303      	movs	r3, #3
 8018d08:	e0d1      	b.n	8018eae <USBD_CDC_Setup+0x1e2>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8018d0a:	683b      	ldr	r3, [r7, #0]
 8018d0c:	781b      	ldrb	r3, [r3, #0]
 8018d0e:	001a      	movs	r2, r3
 8018d10:	2360      	movs	r3, #96	; 0x60
 8018d12:	4013      	ands	r3, r2
 8018d14:	d05b      	beq.n	8018dce <USBD_CDC_Setup+0x102>
 8018d16:	2b20      	cmp	r3, #32
 8018d18:	d000      	beq.n	8018d1c <USBD_CDC_Setup+0x50>
 8018d1a:	e0ba      	b.n	8018e92 <USBD_CDC_Setup+0x1c6>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8018d1c:	683b      	ldr	r3, [r7, #0]
 8018d1e:	88db      	ldrh	r3, [r3, #6]
 8018d20:	2b00      	cmp	r3, #0
 8018d22:	d043      	beq.n	8018dac <USBD_CDC_Setup+0xe0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8018d24:	683b      	ldr	r3, [r7, #0]
 8018d26:	781b      	ldrb	r3, [r3, #0]
 8018d28:	b25b      	sxtb	r3, r3
 8018d2a:	2b00      	cmp	r3, #0
 8018d2c:	da22      	bge.n	8018d74 <USBD_CDC_Setup+0xa8>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8018d2e:	687a      	ldr	r2, [r7, #4]
 8018d30:	23b5      	movs	r3, #181	; 0xb5
 8018d32:	009b      	lsls	r3, r3, #2
 8018d34:	58d3      	ldr	r3, [r2, r3]
 8018d36:	687a      	ldr	r2, [r7, #4]
 8018d38:	33b0      	adds	r3, #176	; 0xb0
 8018d3a:	009b      	lsls	r3, r3, #2
 8018d3c:	18d3      	adds	r3, r2, r3
 8018d3e:	3304      	adds	r3, #4
 8018d40:	681b      	ldr	r3, [r3, #0]
 8018d42:	689b      	ldr	r3, [r3, #8]
 8018d44:	683a      	ldr	r2, [r7, #0]
 8018d46:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8018d48:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8018d4a:	683a      	ldr	r2, [r7, #0]
 8018d4c:	88d2      	ldrh	r2, [r2, #6]
 8018d4e:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8018d50:	683b      	ldr	r3, [r7, #0]
 8018d52:	88db      	ldrh	r3, [r3, #6]
 8018d54:	220e      	movs	r2, #14
 8018d56:	18ba      	adds	r2, r7, r2
 8018d58:	b299      	uxth	r1, r3
 8018d5a:	2907      	cmp	r1, #7
 8018d5c:	d900      	bls.n	8018d60 <USBD_CDC_Setup+0x94>
 8018d5e:	2307      	movs	r3, #7
 8018d60:	8013      	strh	r3, [r2, #0]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8018d62:	6939      	ldr	r1, [r7, #16]
 8018d64:	230e      	movs	r3, #14
 8018d66:	18fb      	adds	r3, r7, r3
 8018d68:	881a      	ldrh	r2, [r3, #0]
 8018d6a:	687b      	ldr	r3, [r7, #4]
 8018d6c:	0018      	movs	r0, r3
 8018d6e:	f001 ff8b 	bl	801ac88 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8018d72:	e099      	b.n	8018ea8 <USBD_CDC_Setup+0x1dc>
          hcdc->CmdOpCode = req->bRequest;
 8018d74:	683b      	ldr	r3, [r7, #0]
 8018d76:	7859      	ldrb	r1, [r3, #1]
 8018d78:	693a      	ldr	r2, [r7, #16]
 8018d7a:	2380      	movs	r3, #128	; 0x80
 8018d7c:	009b      	lsls	r3, r3, #2
 8018d7e:	54d1      	strb	r1, [r2, r3]
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8018d80:	683b      	ldr	r3, [r7, #0]
 8018d82:	88db      	ldrh	r3, [r3, #6]
 8018d84:	2b3f      	cmp	r3, #63	; 0x3f
 8018d86:	d803      	bhi.n	8018d90 <USBD_CDC_Setup+0xc4>
 8018d88:	683b      	ldr	r3, [r7, #0]
 8018d8a:	88db      	ldrh	r3, [r3, #6]
 8018d8c:	b2da      	uxtb	r2, r3
 8018d8e:	e000      	b.n	8018d92 <USBD_CDC_Setup+0xc6>
 8018d90:	2240      	movs	r2, #64	; 0x40
 8018d92:	693b      	ldr	r3, [r7, #16]
 8018d94:	4948      	ldr	r1, [pc, #288]	; (8018eb8 <USBD_CDC_Setup+0x1ec>)
 8018d96:	545a      	strb	r2, [r3, r1]
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8018d98:	6939      	ldr	r1, [r7, #16]
 8018d9a:	693b      	ldr	r3, [r7, #16]
 8018d9c:	4a46      	ldr	r2, [pc, #280]	; (8018eb8 <USBD_CDC_Setup+0x1ec>)
 8018d9e:	5c9b      	ldrb	r3, [r3, r2]
 8018da0:	001a      	movs	r2, r3
 8018da2:	687b      	ldr	r3, [r7, #4]
 8018da4:	0018      	movs	r0, r3
 8018da6:	f001 ff9c 	bl	801ace2 <USBD_CtlPrepareRx>
      break;
 8018daa:	e07d      	b.n	8018ea8 <USBD_CDC_Setup+0x1dc>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8018dac:	687a      	ldr	r2, [r7, #4]
 8018dae:	23b5      	movs	r3, #181	; 0xb5
 8018db0:	009b      	lsls	r3, r3, #2
 8018db2:	58d3      	ldr	r3, [r2, r3]
 8018db4:	687a      	ldr	r2, [r7, #4]
 8018db6:	33b0      	adds	r3, #176	; 0xb0
 8018db8:	009b      	lsls	r3, r3, #2
 8018dba:	18d3      	adds	r3, r2, r3
 8018dbc:	3304      	adds	r3, #4
 8018dbe:	681b      	ldr	r3, [r3, #0]
 8018dc0:	689b      	ldr	r3, [r3, #8]
 8018dc2:	683a      	ldr	r2, [r7, #0]
 8018dc4:	7850      	ldrb	r0, [r2, #1]
 8018dc6:	6839      	ldr	r1, [r7, #0]
 8018dc8:	2200      	movs	r2, #0
 8018dca:	4798      	blx	r3
      break;
 8018dcc:	e06c      	b.n	8018ea8 <USBD_CDC_Setup+0x1dc>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8018dce:	683b      	ldr	r3, [r7, #0]
 8018dd0:	785b      	ldrb	r3, [r3, #1]
 8018dd2:	2b0b      	cmp	r3, #11
 8018dd4:	d03c      	beq.n	8018e50 <USBD_CDC_Setup+0x184>
 8018dd6:	dc4d      	bgt.n	8018e74 <USBD_CDC_Setup+0x1a8>
 8018dd8:	2b0a      	cmp	r3, #10
 8018dda:	d01f      	beq.n	8018e1c <USBD_CDC_Setup+0x150>
 8018ddc:	dc4a      	bgt.n	8018e74 <USBD_CDC_Setup+0x1a8>
 8018dde:	2b00      	cmp	r3, #0
 8018de0:	d002      	beq.n	8018de8 <USBD_CDC_Setup+0x11c>
 8018de2:	2b01      	cmp	r3, #1
 8018de4:	d051      	beq.n	8018e8a <USBD_CDC_Setup+0x1be>
 8018de6:	e045      	b.n	8018e74 <USBD_CDC_Setup+0x1a8>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8018de8:	687a      	ldr	r2, [r7, #4]
 8018dea:	23a7      	movs	r3, #167	; 0xa7
 8018dec:	009b      	lsls	r3, r3, #2
 8018dee:	5cd3      	ldrb	r3, [r2, r3]
 8018df0:	b2db      	uxtb	r3, r3
 8018df2:	2b03      	cmp	r3, #3
 8018df4:	d107      	bne.n	8018e06 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8018df6:	230a      	movs	r3, #10
 8018df8:	18f9      	adds	r1, r7, r3
 8018dfa:	687b      	ldr	r3, [r7, #4]
 8018dfc:	2202      	movs	r2, #2
 8018dfe:	0018      	movs	r0, r3
 8018e00:	f001 ff42 	bl	801ac88 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8018e04:	e044      	b.n	8018e90 <USBD_CDC_Setup+0x1c4>
            USBD_CtlError(pdev, req);
 8018e06:	683a      	ldr	r2, [r7, #0]
 8018e08:	687b      	ldr	r3, [r7, #4]
 8018e0a:	0011      	movs	r1, r2
 8018e0c:	0018      	movs	r0, r3
 8018e0e:	f001 feb3 	bl	801ab78 <USBD_CtlError>
            ret = USBD_FAIL;
 8018e12:	2317      	movs	r3, #23
 8018e14:	18fb      	adds	r3, r7, r3
 8018e16:	2203      	movs	r2, #3
 8018e18:	701a      	strb	r2, [r3, #0]
          break;
 8018e1a:	e039      	b.n	8018e90 <USBD_CDC_Setup+0x1c4>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8018e1c:	687a      	ldr	r2, [r7, #4]
 8018e1e:	23a7      	movs	r3, #167	; 0xa7
 8018e20:	009b      	lsls	r3, r3, #2
 8018e22:	5cd3      	ldrb	r3, [r2, r3]
 8018e24:	b2db      	uxtb	r3, r3
 8018e26:	2b03      	cmp	r3, #3
 8018e28:	d107      	bne.n	8018e3a <USBD_CDC_Setup+0x16e>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8018e2a:	230d      	movs	r3, #13
 8018e2c:	18f9      	adds	r1, r7, r3
 8018e2e:	687b      	ldr	r3, [r7, #4]
 8018e30:	2201      	movs	r2, #1
 8018e32:	0018      	movs	r0, r3
 8018e34:	f001 ff28 	bl	801ac88 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8018e38:	e02a      	b.n	8018e90 <USBD_CDC_Setup+0x1c4>
            USBD_CtlError(pdev, req);
 8018e3a:	683a      	ldr	r2, [r7, #0]
 8018e3c:	687b      	ldr	r3, [r7, #4]
 8018e3e:	0011      	movs	r1, r2
 8018e40:	0018      	movs	r0, r3
 8018e42:	f001 fe99 	bl	801ab78 <USBD_CtlError>
            ret = USBD_FAIL;
 8018e46:	2317      	movs	r3, #23
 8018e48:	18fb      	adds	r3, r7, r3
 8018e4a:	2203      	movs	r2, #3
 8018e4c:	701a      	strb	r2, [r3, #0]
          break;
 8018e4e:	e01f      	b.n	8018e90 <USBD_CDC_Setup+0x1c4>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8018e50:	687a      	ldr	r2, [r7, #4]
 8018e52:	23a7      	movs	r3, #167	; 0xa7
 8018e54:	009b      	lsls	r3, r3, #2
 8018e56:	5cd3      	ldrb	r3, [r2, r3]
 8018e58:	b2db      	uxtb	r3, r3
 8018e5a:	2b03      	cmp	r3, #3
 8018e5c:	d017      	beq.n	8018e8e <USBD_CDC_Setup+0x1c2>
          {
            USBD_CtlError(pdev, req);
 8018e5e:	683a      	ldr	r2, [r7, #0]
 8018e60:	687b      	ldr	r3, [r7, #4]
 8018e62:	0011      	movs	r1, r2
 8018e64:	0018      	movs	r0, r3
 8018e66:	f001 fe87 	bl	801ab78 <USBD_CtlError>
            ret = USBD_FAIL;
 8018e6a:	2317      	movs	r3, #23
 8018e6c:	18fb      	adds	r3, r7, r3
 8018e6e:	2203      	movs	r2, #3
 8018e70:	701a      	strb	r2, [r3, #0]
          }
          break;
 8018e72:	e00c      	b.n	8018e8e <USBD_CDC_Setup+0x1c2>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8018e74:	683a      	ldr	r2, [r7, #0]
 8018e76:	687b      	ldr	r3, [r7, #4]
 8018e78:	0011      	movs	r1, r2
 8018e7a:	0018      	movs	r0, r3
 8018e7c:	f001 fe7c 	bl	801ab78 <USBD_CtlError>
          ret = USBD_FAIL;
 8018e80:	2317      	movs	r3, #23
 8018e82:	18fb      	adds	r3, r7, r3
 8018e84:	2203      	movs	r2, #3
 8018e86:	701a      	strb	r2, [r3, #0]
          break;
 8018e88:	e002      	b.n	8018e90 <USBD_CDC_Setup+0x1c4>
          break;
 8018e8a:	46c0      	nop			; (mov r8, r8)
 8018e8c:	e00c      	b.n	8018ea8 <USBD_CDC_Setup+0x1dc>
          break;
 8018e8e:	46c0      	nop			; (mov r8, r8)
      }
      break;
 8018e90:	e00a      	b.n	8018ea8 <USBD_CDC_Setup+0x1dc>

    default:
      USBD_CtlError(pdev, req);
 8018e92:	683a      	ldr	r2, [r7, #0]
 8018e94:	687b      	ldr	r3, [r7, #4]
 8018e96:	0011      	movs	r1, r2
 8018e98:	0018      	movs	r0, r3
 8018e9a:	f001 fe6d 	bl	801ab78 <USBD_CtlError>
      ret = USBD_FAIL;
 8018e9e:	2317      	movs	r3, #23
 8018ea0:	18fb      	adds	r3, r7, r3
 8018ea2:	2203      	movs	r2, #3
 8018ea4:	701a      	strb	r2, [r3, #0]
      break;
 8018ea6:	46c0      	nop			; (mov r8, r8)
  }

  return (uint8_t)ret;
 8018ea8:	2317      	movs	r3, #23
 8018eaa:	18fb      	adds	r3, r7, r3
 8018eac:	781b      	ldrb	r3, [r3, #0]
}
 8018eae:	0018      	movs	r0, r3
 8018eb0:	46bd      	mov	sp, r7
 8018eb2:	b006      	add	sp, #24
 8018eb4:	bd80      	pop	{r7, pc}
 8018eb6:	46c0      	nop			; (mov r8, r8)
 8018eb8:	00000201 	.word	0x00000201

08018ebc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8018ebc:	b590      	push	{r4, r7, lr}
 8018ebe:	b085      	sub	sp, #20
 8018ec0:	af00      	add	r7, sp, #0
 8018ec2:	6078      	str	r0, [r7, #4]
 8018ec4:	000a      	movs	r2, r1
 8018ec6:	1cfb      	adds	r3, r7, #3
 8018ec8:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8018eca:	687a      	ldr	r2, [r7, #4]
 8018ecc:	23b2      	movs	r3, #178	; 0xb2
 8018ece:	009b      	lsls	r3, r3, #2
 8018ed0:	58d3      	ldr	r3, [r2, r3]
 8018ed2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8018ed4:	687a      	ldr	r2, [r7, #4]
 8018ed6:	23b5      	movs	r3, #181	; 0xb5
 8018ed8:	009b      	lsls	r3, r3, #2
 8018eda:	58d2      	ldr	r2, [r2, r3]
 8018edc:	687b      	ldr	r3, [r7, #4]
 8018ede:	32b0      	adds	r2, #176	; 0xb0
 8018ee0:	0092      	lsls	r2, r2, #2
 8018ee2:	58d3      	ldr	r3, [r2, r3]
 8018ee4:	2b00      	cmp	r3, #0
 8018ee6:	d101      	bne.n	8018eec <USBD_CDC_DataIn+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8018ee8:	2303      	movs	r3, #3
 8018eea:	e072      	b.n	8018fd2 <USBD_CDC_DataIn+0x116>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8018eec:	687a      	ldr	r2, [r7, #4]
 8018eee:	23b5      	movs	r3, #181	; 0xb5
 8018ef0:	009b      	lsls	r3, r3, #2
 8018ef2:	58d2      	ldr	r2, [r2, r3]
 8018ef4:	687b      	ldr	r3, [r7, #4]
 8018ef6:	32b0      	adds	r2, #176	; 0xb0
 8018ef8:	0092      	lsls	r2, r2, #2
 8018efa:	58d3      	ldr	r3, [r2, r3]
 8018efc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8018efe:	1cfb      	adds	r3, r7, #3
 8018f00:	781b      	ldrb	r3, [r3, #0]
 8018f02:	220f      	movs	r2, #15
 8018f04:	401a      	ands	r2, r3
 8018f06:	6879      	ldr	r1, [r7, #4]
 8018f08:	0013      	movs	r3, r2
 8018f0a:	009b      	lsls	r3, r3, #2
 8018f0c:	189b      	adds	r3, r3, r2
 8018f0e:	009b      	lsls	r3, r3, #2
 8018f10:	18cb      	adds	r3, r1, r3
 8018f12:	3318      	adds	r3, #24
 8018f14:	681b      	ldr	r3, [r3, #0]
 8018f16:	2b00      	cmp	r3, #0
 8018f18:	d031      	beq.n	8018f7e <USBD_CDC_DataIn+0xc2>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8018f1a:	1cfb      	adds	r3, r7, #3
 8018f1c:	781b      	ldrb	r3, [r3, #0]
 8018f1e:	220f      	movs	r2, #15
 8018f20:	401a      	ands	r2, r3
 8018f22:	6879      	ldr	r1, [r7, #4]
 8018f24:	0013      	movs	r3, r2
 8018f26:	009b      	lsls	r3, r3, #2
 8018f28:	189b      	adds	r3, r3, r2
 8018f2a:	009b      	lsls	r3, r3, #2
 8018f2c:	18cb      	adds	r3, r1, r3
 8018f2e:	3318      	adds	r3, #24
 8018f30:	6818      	ldr	r0, [r3, #0]
 8018f32:	1cfb      	adds	r3, r7, #3
 8018f34:	781b      	ldrb	r3, [r3, #0]
 8018f36:	220f      	movs	r2, #15
 8018f38:	401a      	ands	r2, r3
 8018f3a:	68f9      	ldr	r1, [r7, #12]
 8018f3c:	0013      	movs	r3, r2
 8018f3e:	009b      	lsls	r3, r3, #2
 8018f40:	189b      	adds	r3, r3, r2
 8018f42:	00db      	lsls	r3, r3, #3
 8018f44:	18cb      	adds	r3, r1, r3
 8018f46:	3324      	adds	r3, #36	; 0x24
 8018f48:	681b      	ldr	r3, [r3, #0]
 8018f4a:	0019      	movs	r1, r3
 8018f4c:	f7ed f9ea 	bl	8006324 <__aeabi_uidivmod>
 8018f50:	1e0b      	subs	r3, r1, #0
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8018f52:	d114      	bne.n	8018f7e <USBD_CDC_DataIn+0xc2>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8018f54:	1cfb      	adds	r3, r7, #3
 8018f56:	781b      	ldrb	r3, [r3, #0]
 8018f58:	220f      	movs	r2, #15
 8018f5a:	401a      	ands	r2, r3
 8018f5c:	6879      	ldr	r1, [r7, #4]
 8018f5e:	0013      	movs	r3, r2
 8018f60:	009b      	lsls	r3, r3, #2
 8018f62:	189b      	adds	r3, r3, r2
 8018f64:	009b      	lsls	r3, r3, #2
 8018f66:	18cb      	adds	r3, r1, r3
 8018f68:	3318      	adds	r3, #24
 8018f6a:	2200      	movs	r2, #0
 8018f6c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8018f6e:	1cfb      	adds	r3, r7, #3
 8018f70:	7819      	ldrb	r1, [r3, #0]
 8018f72:	6878      	ldr	r0, [r7, #4]
 8018f74:	2300      	movs	r3, #0
 8018f76:	2200      	movs	r2, #0
 8018f78:	f008 f992 	bl	80212a0 <USBD_LL_Transmit>
 8018f7c:	e028      	b.n	8018fd0 <USBD_CDC_DataIn+0x114>
  }
  else
  {
    hcdc->TxState = 0U;
 8018f7e:	68ba      	ldr	r2, [r7, #8]
 8018f80:	2385      	movs	r3, #133	; 0x85
 8018f82:	009b      	lsls	r3, r3, #2
 8018f84:	2100      	movs	r1, #0
 8018f86:	50d1      	str	r1, [r2, r3]

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8018f88:	687a      	ldr	r2, [r7, #4]
 8018f8a:	23b5      	movs	r3, #181	; 0xb5
 8018f8c:	009b      	lsls	r3, r3, #2
 8018f8e:	58d3      	ldr	r3, [r2, r3]
 8018f90:	687a      	ldr	r2, [r7, #4]
 8018f92:	33b0      	adds	r3, #176	; 0xb0
 8018f94:	009b      	lsls	r3, r3, #2
 8018f96:	18d3      	adds	r3, r2, r3
 8018f98:	3304      	adds	r3, #4
 8018f9a:	681b      	ldr	r3, [r3, #0]
 8018f9c:	691b      	ldr	r3, [r3, #16]
 8018f9e:	2b00      	cmp	r3, #0
 8018fa0:	d016      	beq.n	8018fd0 <USBD_CDC_DataIn+0x114>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8018fa2:	687a      	ldr	r2, [r7, #4]
 8018fa4:	23b5      	movs	r3, #181	; 0xb5
 8018fa6:	009b      	lsls	r3, r3, #2
 8018fa8:	58d3      	ldr	r3, [r2, r3]
 8018faa:	687a      	ldr	r2, [r7, #4]
 8018fac:	33b0      	adds	r3, #176	; 0xb0
 8018fae:	009b      	lsls	r3, r3, #2
 8018fb0:	18d3      	adds	r3, r2, r3
 8018fb2:	3304      	adds	r3, #4
 8018fb4:	681b      	ldr	r3, [r3, #0]
 8018fb6:	691c      	ldr	r4, [r3, #16]
 8018fb8:	68ba      	ldr	r2, [r7, #8]
 8018fba:	2382      	movs	r3, #130	; 0x82
 8018fbc:	009b      	lsls	r3, r3, #2
 8018fbe:	58d0      	ldr	r0, [r2, r3]
 8018fc0:	68bb      	ldr	r3, [r7, #8]
 8018fc2:	2284      	movs	r2, #132	; 0x84
 8018fc4:	0092      	lsls	r2, r2, #2
 8018fc6:	1899      	adds	r1, r3, r2
 8018fc8:	1cfb      	adds	r3, r7, #3
 8018fca:	781b      	ldrb	r3, [r3, #0]
 8018fcc:	001a      	movs	r2, r3
 8018fce:	47a0      	blx	r4
    }
  }

  return (uint8_t)USBD_OK;
 8018fd0:	2300      	movs	r3, #0
}
 8018fd2:	0018      	movs	r0, r3
 8018fd4:	46bd      	mov	sp, r7
 8018fd6:	b005      	add	sp, #20
 8018fd8:	bd90      	pop	{r4, r7, pc}

08018fda <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8018fda:	b580      	push	{r7, lr}
 8018fdc:	b084      	sub	sp, #16
 8018fde:	af00      	add	r7, sp, #0
 8018fe0:	6078      	str	r0, [r7, #4]
 8018fe2:	000a      	movs	r2, r1
 8018fe4:	1cfb      	adds	r3, r7, #3
 8018fe6:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8018fe8:	687a      	ldr	r2, [r7, #4]
 8018fea:	23b5      	movs	r3, #181	; 0xb5
 8018fec:	009b      	lsls	r3, r3, #2
 8018fee:	58d2      	ldr	r2, [r2, r3]
 8018ff0:	687b      	ldr	r3, [r7, #4]
 8018ff2:	32b0      	adds	r2, #176	; 0xb0
 8018ff4:	0092      	lsls	r2, r2, #2
 8018ff6:	58d3      	ldr	r3, [r2, r3]
 8018ff8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8018ffa:	687a      	ldr	r2, [r7, #4]
 8018ffc:	23b5      	movs	r3, #181	; 0xb5
 8018ffe:	009b      	lsls	r3, r3, #2
 8019000:	58d2      	ldr	r2, [r2, r3]
 8019002:	687b      	ldr	r3, [r7, #4]
 8019004:	32b0      	adds	r2, #176	; 0xb0
 8019006:	0092      	lsls	r2, r2, #2
 8019008:	58d3      	ldr	r3, [r2, r3]
 801900a:	2b00      	cmp	r3, #0
 801900c:	d101      	bne.n	8019012 <USBD_CDC_DataOut+0x38>
  {
    return (uint8_t)USBD_FAIL;
 801900e:	2303      	movs	r3, #3
 8019010:	e022      	b.n	8019058 <USBD_CDC_DataOut+0x7e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8019012:	1cfb      	adds	r3, r7, #3
 8019014:	781a      	ldrb	r2, [r3, #0]
 8019016:	687b      	ldr	r3, [r7, #4]
 8019018:	0011      	movs	r1, r2
 801901a:	0018      	movs	r0, r3
 801901c:	f008 f9a0 	bl	8021360 <USBD_LL_GetRxDataSize>
 8019020:	0001      	movs	r1, r0
 8019022:	68fa      	ldr	r2, [r7, #12]
 8019024:	2383      	movs	r3, #131	; 0x83
 8019026:	009b      	lsls	r3, r3, #2
 8019028:	50d1      	str	r1, [r2, r3]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801902a:	687a      	ldr	r2, [r7, #4]
 801902c:	23b5      	movs	r3, #181	; 0xb5
 801902e:	009b      	lsls	r3, r3, #2
 8019030:	58d3      	ldr	r3, [r2, r3]
 8019032:	687a      	ldr	r2, [r7, #4]
 8019034:	33b0      	adds	r3, #176	; 0xb0
 8019036:	009b      	lsls	r3, r3, #2
 8019038:	18d3      	adds	r3, r2, r3
 801903a:	3304      	adds	r3, #4
 801903c:	681b      	ldr	r3, [r3, #0]
 801903e:	68da      	ldr	r2, [r3, #12]
 8019040:	68f9      	ldr	r1, [r7, #12]
 8019042:	2381      	movs	r3, #129	; 0x81
 8019044:	009b      	lsls	r3, r3, #2
 8019046:	58c8      	ldr	r0, [r1, r3]
 8019048:	68fb      	ldr	r3, [r7, #12]
 801904a:	2183      	movs	r1, #131	; 0x83
 801904c:	0089      	lsls	r1, r1, #2
 801904e:	468c      	mov	ip, r1
 8019050:	4463      	add	r3, ip
 8019052:	0019      	movs	r1, r3
 8019054:	4790      	blx	r2

  return (uint8_t)USBD_OK;
 8019056:	2300      	movs	r3, #0
}
 8019058:	0018      	movs	r0, r3
 801905a:	46bd      	mov	sp, r7
 801905c:	b004      	add	sp, #16
 801905e:	bd80      	pop	{r7, pc}

08019060 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8019060:	b590      	push	{r4, r7, lr}
 8019062:	b085      	sub	sp, #20
 8019064:	af00      	add	r7, sp, #0
 8019066:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8019068:	687a      	ldr	r2, [r7, #4]
 801906a:	23b5      	movs	r3, #181	; 0xb5
 801906c:	009b      	lsls	r3, r3, #2
 801906e:	58d2      	ldr	r2, [r2, r3]
 8019070:	687b      	ldr	r3, [r7, #4]
 8019072:	32b0      	adds	r2, #176	; 0xb0
 8019074:	0092      	lsls	r2, r2, #2
 8019076:	58d3      	ldr	r3, [r2, r3]
 8019078:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801907a:	68fb      	ldr	r3, [r7, #12]
 801907c:	2b00      	cmp	r3, #0
 801907e:	d101      	bne.n	8019084 <USBD_CDC_EP0_RxReady+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8019080:	2303      	movs	r3, #3
 8019082:	e02c      	b.n	80190de <USBD_CDC_EP0_RxReady+0x7e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8019084:	687a      	ldr	r2, [r7, #4]
 8019086:	23b5      	movs	r3, #181	; 0xb5
 8019088:	009b      	lsls	r3, r3, #2
 801908a:	58d3      	ldr	r3, [r2, r3]
 801908c:	687a      	ldr	r2, [r7, #4]
 801908e:	33b0      	adds	r3, #176	; 0xb0
 8019090:	009b      	lsls	r3, r3, #2
 8019092:	18d3      	adds	r3, r2, r3
 8019094:	3304      	adds	r3, #4
 8019096:	681b      	ldr	r3, [r3, #0]
 8019098:	2b00      	cmp	r3, #0
 801909a:	d01f      	beq.n	80190dc <USBD_CDC_EP0_RxReady+0x7c>
 801909c:	68fa      	ldr	r2, [r7, #12]
 801909e:	2380      	movs	r3, #128	; 0x80
 80190a0:	009b      	lsls	r3, r3, #2
 80190a2:	5cd3      	ldrb	r3, [r2, r3]
 80190a4:	2bff      	cmp	r3, #255	; 0xff
 80190a6:	d019      	beq.n	80190dc <USBD_CDC_EP0_RxReady+0x7c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80190a8:	687a      	ldr	r2, [r7, #4]
 80190aa:	23b5      	movs	r3, #181	; 0xb5
 80190ac:	009b      	lsls	r3, r3, #2
 80190ae:	58d3      	ldr	r3, [r2, r3]
 80190b0:	687a      	ldr	r2, [r7, #4]
 80190b2:	33b0      	adds	r3, #176	; 0xb0
 80190b4:	009b      	lsls	r3, r3, #2
 80190b6:	18d3      	adds	r3, r2, r3
 80190b8:	3304      	adds	r3, #4
 80190ba:	681b      	ldr	r3, [r3, #0]
 80190bc:	689b      	ldr	r3, [r3, #8]
 80190be:	68f9      	ldr	r1, [r7, #12]
 80190c0:	2280      	movs	r2, #128	; 0x80
 80190c2:	0092      	lsls	r2, r2, #2
 80190c4:	5c88      	ldrb	r0, [r1, r2]
                                                                     (uint8_t *)hcdc->data,
 80190c6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80190c8:	68fa      	ldr	r2, [r7, #12]
 80190ca:	4c07      	ldr	r4, [pc, #28]	; (80190e8 <USBD_CDC_EP0_RxReady+0x88>)
 80190cc:	5d12      	ldrb	r2, [r2, r4]
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80190ce:	b292      	uxth	r2, r2
 80190d0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80190d2:	68fa      	ldr	r2, [r7, #12]
 80190d4:	2380      	movs	r3, #128	; 0x80
 80190d6:	009b      	lsls	r3, r3, #2
 80190d8:	21ff      	movs	r1, #255	; 0xff
 80190da:	54d1      	strb	r1, [r2, r3]
  }

  return (uint8_t)USBD_OK;
 80190dc:	2300      	movs	r3, #0
}
 80190de:	0018      	movs	r0, r3
 80190e0:	46bd      	mov	sp, r7
 80190e2:	b005      	add	sp, #20
 80190e4:	bd90      	pop	{r4, r7, pc}
 80190e6:	46c0      	nop			; (mov r8, r8)
 80190e8:	00000201 	.word	0x00000201

080190ec <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80190ec:	b580      	push	{r7, lr}
 80190ee:	b086      	sub	sp, #24
 80190f0:	af00      	add	r7, sp, #0
 80190f2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80190f4:	4b20      	ldr	r3, [pc, #128]	; (8019178 <USBD_CDC_GetFSCfgDesc+0x8c>)
 80190f6:	2182      	movs	r1, #130	; 0x82
 80190f8:	0018      	movs	r0, r3
 80190fa:	f000 fd9c 	bl	8019c36 <USBD_GetEpDesc>
 80190fe:	0003      	movs	r3, r0
 8019100:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8019102:	4b1d      	ldr	r3, [pc, #116]	; (8019178 <USBD_CDC_GetFSCfgDesc+0x8c>)
 8019104:	2101      	movs	r1, #1
 8019106:	0018      	movs	r0, r3
 8019108:	f000 fd95 	bl	8019c36 <USBD_GetEpDesc>
 801910c:	0003      	movs	r3, r0
 801910e:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8019110:	4b19      	ldr	r3, [pc, #100]	; (8019178 <USBD_CDC_GetFSCfgDesc+0x8c>)
 8019112:	2181      	movs	r1, #129	; 0x81
 8019114:	0018      	movs	r0, r3
 8019116:	f000 fd8e 	bl	8019c36 <USBD_GetEpDesc>
 801911a:	0003      	movs	r3, r0
 801911c:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 801911e:	697b      	ldr	r3, [r7, #20]
 8019120:	2b00      	cmp	r3, #0
 8019122:	d002      	beq.n	801912a <USBD_CDC_GetFSCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8019124:	697b      	ldr	r3, [r7, #20]
 8019126:	2210      	movs	r2, #16
 8019128:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801912a:	693b      	ldr	r3, [r7, #16]
 801912c:	2b00      	cmp	r3, #0
 801912e:	d00b      	beq.n	8019148 <USBD_CDC_GetFSCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8019130:	693b      	ldr	r3, [r7, #16]
 8019132:	791a      	ldrb	r2, [r3, #4]
 8019134:	2100      	movs	r1, #0
 8019136:	400a      	ands	r2, r1
 8019138:	1c11      	adds	r1, r2, #0
 801913a:	2240      	movs	r2, #64	; 0x40
 801913c:	430a      	orrs	r2, r1
 801913e:	711a      	strb	r2, [r3, #4]
 8019140:	795a      	ldrb	r2, [r3, #5]
 8019142:	2100      	movs	r1, #0
 8019144:	400a      	ands	r2, r1
 8019146:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8019148:	68fb      	ldr	r3, [r7, #12]
 801914a:	2b00      	cmp	r3, #0
 801914c:	d00b      	beq.n	8019166 <USBD_CDC_GetFSCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801914e:	68fb      	ldr	r3, [r7, #12]
 8019150:	791a      	ldrb	r2, [r3, #4]
 8019152:	2100      	movs	r1, #0
 8019154:	400a      	ands	r2, r1
 8019156:	1c11      	adds	r1, r2, #0
 8019158:	2240      	movs	r2, #64	; 0x40
 801915a:	430a      	orrs	r2, r1
 801915c:	711a      	strb	r2, [r3, #4]
 801915e:	795a      	ldrb	r2, [r3, #5]
 8019160:	2100      	movs	r1, #0
 8019162:	400a      	ands	r2, r1
 8019164:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8019166:	687b      	ldr	r3, [r7, #4]
 8019168:	2243      	movs	r2, #67	; 0x43
 801916a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801916c:	4b02      	ldr	r3, [pc, #8]	; (8019178 <USBD_CDC_GetFSCfgDesc+0x8c>)
}
 801916e:	0018      	movs	r0, r3
 8019170:	46bd      	mov	sp, r7
 8019172:	b006      	add	sp, #24
 8019174:	bd80      	pop	{r7, pc}
 8019176:	46c0      	nop			; (mov r8, r8)
 8019178:	20000158 	.word	0x20000158

0801917c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 801917c:	b580      	push	{r7, lr}
 801917e:	b086      	sub	sp, #24
 8019180:	af00      	add	r7, sp, #0
 8019182:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8019184:	4b20      	ldr	r3, [pc, #128]	; (8019208 <USBD_CDC_GetHSCfgDesc+0x8c>)
 8019186:	2182      	movs	r1, #130	; 0x82
 8019188:	0018      	movs	r0, r3
 801918a:	f000 fd54 	bl	8019c36 <USBD_GetEpDesc>
 801918e:	0003      	movs	r3, r0
 8019190:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8019192:	4b1d      	ldr	r3, [pc, #116]	; (8019208 <USBD_CDC_GetHSCfgDesc+0x8c>)
 8019194:	2101      	movs	r1, #1
 8019196:	0018      	movs	r0, r3
 8019198:	f000 fd4d 	bl	8019c36 <USBD_GetEpDesc>
 801919c:	0003      	movs	r3, r0
 801919e:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80191a0:	4b19      	ldr	r3, [pc, #100]	; (8019208 <USBD_CDC_GetHSCfgDesc+0x8c>)
 80191a2:	2181      	movs	r1, #129	; 0x81
 80191a4:	0018      	movs	r0, r3
 80191a6:	f000 fd46 	bl	8019c36 <USBD_GetEpDesc>
 80191aa:	0003      	movs	r3, r0
 80191ac:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 80191ae:	697b      	ldr	r3, [r7, #20]
 80191b0:	2b00      	cmp	r3, #0
 80191b2:	d002      	beq.n	80191ba <USBD_CDC_GetHSCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80191b4:	697b      	ldr	r3, [r7, #20]
 80191b6:	2210      	movs	r2, #16
 80191b8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80191ba:	693b      	ldr	r3, [r7, #16]
 80191bc:	2b00      	cmp	r3, #0
 80191be:	d00b      	beq.n	80191d8 <USBD_CDC_GetHSCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80191c0:	693b      	ldr	r3, [r7, #16]
 80191c2:	791a      	ldrb	r2, [r3, #4]
 80191c4:	2100      	movs	r1, #0
 80191c6:	400a      	ands	r2, r1
 80191c8:	711a      	strb	r2, [r3, #4]
 80191ca:	795a      	ldrb	r2, [r3, #5]
 80191cc:	2100      	movs	r1, #0
 80191ce:	400a      	ands	r2, r1
 80191d0:	1c11      	adds	r1, r2, #0
 80191d2:	2202      	movs	r2, #2
 80191d4:	430a      	orrs	r2, r1
 80191d6:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80191d8:	68fb      	ldr	r3, [r7, #12]
 80191da:	2b00      	cmp	r3, #0
 80191dc:	d00b      	beq.n	80191f6 <USBD_CDC_GetHSCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80191de:	68fb      	ldr	r3, [r7, #12]
 80191e0:	791a      	ldrb	r2, [r3, #4]
 80191e2:	2100      	movs	r1, #0
 80191e4:	400a      	ands	r2, r1
 80191e6:	711a      	strb	r2, [r3, #4]
 80191e8:	795a      	ldrb	r2, [r3, #5]
 80191ea:	2100      	movs	r1, #0
 80191ec:	400a      	ands	r2, r1
 80191ee:	1c11      	adds	r1, r2, #0
 80191f0:	2202      	movs	r2, #2
 80191f2:	430a      	orrs	r2, r1
 80191f4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80191f6:	687b      	ldr	r3, [r7, #4]
 80191f8:	2243      	movs	r2, #67	; 0x43
 80191fa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80191fc:	4b02      	ldr	r3, [pc, #8]	; (8019208 <USBD_CDC_GetHSCfgDesc+0x8c>)
}
 80191fe:	0018      	movs	r0, r3
 8019200:	46bd      	mov	sp, r7
 8019202:	b006      	add	sp, #24
 8019204:	bd80      	pop	{r7, pc}
 8019206:	46c0      	nop			; (mov r8, r8)
 8019208:	20000158 	.word	0x20000158

0801920c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 801920c:	b580      	push	{r7, lr}
 801920e:	b086      	sub	sp, #24
 8019210:	af00      	add	r7, sp, #0
 8019212:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8019214:	4b20      	ldr	r3, [pc, #128]	; (8019298 <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 8019216:	2182      	movs	r1, #130	; 0x82
 8019218:	0018      	movs	r0, r3
 801921a:	f000 fd0c 	bl	8019c36 <USBD_GetEpDesc>
 801921e:	0003      	movs	r3, r0
 8019220:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8019222:	4b1d      	ldr	r3, [pc, #116]	; (8019298 <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 8019224:	2101      	movs	r1, #1
 8019226:	0018      	movs	r0, r3
 8019228:	f000 fd05 	bl	8019c36 <USBD_GetEpDesc>
 801922c:	0003      	movs	r3, r0
 801922e:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8019230:	4b19      	ldr	r3, [pc, #100]	; (8019298 <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 8019232:	2181      	movs	r1, #129	; 0x81
 8019234:	0018      	movs	r0, r3
 8019236:	f000 fcfe 	bl	8019c36 <USBD_GetEpDesc>
 801923a:	0003      	movs	r3, r0
 801923c:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 801923e:	697b      	ldr	r3, [r7, #20]
 8019240:	2b00      	cmp	r3, #0
 8019242:	d002      	beq.n	801924a <USBD_CDC_GetOtherSpeedCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8019244:	697b      	ldr	r3, [r7, #20]
 8019246:	2210      	movs	r2, #16
 8019248:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801924a:	693b      	ldr	r3, [r7, #16]
 801924c:	2b00      	cmp	r3, #0
 801924e:	d00b      	beq.n	8019268 <USBD_CDC_GetOtherSpeedCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8019250:	693b      	ldr	r3, [r7, #16]
 8019252:	791a      	ldrb	r2, [r3, #4]
 8019254:	2100      	movs	r1, #0
 8019256:	400a      	ands	r2, r1
 8019258:	1c11      	adds	r1, r2, #0
 801925a:	2240      	movs	r2, #64	; 0x40
 801925c:	430a      	orrs	r2, r1
 801925e:	711a      	strb	r2, [r3, #4]
 8019260:	795a      	ldrb	r2, [r3, #5]
 8019262:	2100      	movs	r1, #0
 8019264:	400a      	ands	r2, r1
 8019266:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8019268:	68fb      	ldr	r3, [r7, #12]
 801926a:	2b00      	cmp	r3, #0
 801926c:	d00b      	beq.n	8019286 <USBD_CDC_GetOtherSpeedCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801926e:	68fb      	ldr	r3, [r7, #12]
 8019270:	791a      	ldrb	r2, [r3, #4]
 8019272:	2100      	movs	r1, #0
 8019274:	400a      	ands	r2, r1
 8019276:	1c11      	adds	r1, r2, #0
 8019278:	2240      	movs	r2, #64	; 0x40
 801927a:	430a      	orrs	r2, r1
 801927c:	711a      	strb	r2, [r3, #4]
 801927e:	795a      	ldrb	r2, [r3, #5]
 8019280:	2100      	movs	r1, #0
 8019282:	400a      	ands	r2, r1
 8019284:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8019286:	687b      	ldr	r3, [r7, #4]
 8019288:	2243      	movs	r2, #67	; 0x43
 801928a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801928c:	4b02      	ldr	r3, [pc, #8]	; (8019298 <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
}
 801928e:	0018      	movs	r0, r3
 8019290:	46bd      	mov	sp, r7
 8019292:	b006      	add	sp, #24
 8019294:	bd80      	pop	{r7, pc}
 8019296:	46c0      	nop			; (mov r8, r8)
 8019298:	20000158 	.word	0x20000158

0801929c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 801929c:	b580      	push	{r7, lr}
 801929e:	b082      	sub	sp, #8
 80192a0:	af00      	add	r7, sp, #0
 80192a2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80192a4:	687b      	ldr	r3, [r7, #4]
 80192a6:	220a      	movs	r2, #10
 80192a8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80192aa:	4b02      	ldr	r3, [pc, #8]	; (80192b4 <USBD_CDC_GetDeviceQualifierDescriptor+0x18>)
}
 80192ac:	0018      	movs	r0, r3
 80192ae:	46bd      	mov	sp, r7
 80192b0:	b002      	add	sp, #8
 80192b2:	bd80      	pop	{r7, pc}
 80192b4:	20000114 	.word	0x20000114

080192b8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80192b8:	b580      	push	{r7, lr}
 80192ba:	b082      	sub	sp, #8
 80192bc:	af00      	add	r7, sp, #0
 80192be:	6078      	str	r0, [r7, #4]
 80192c0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80192c2:	683b      	ldr	r3, [r7, #0]
 80192c4:	2b00      	cmp	r3, #0
 80192c6:	d101      	bne.n	80192cc <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80192c8:	2303      	movs	r3, #3
 80192ca:	e00b      	b.n	80192e4 <USBD_CDC_RegisterInterface+0x2c>
  }

  pdev->pUserData[pdev->classId] = fops;
 80192cc:	687a      	ldr	r2, [r7, #4]
 80192ce:	23b5      	movs	r3, #181	; 0xb5
 80192d0:	009b      	lsls	r3, r3, #2
 80192d2:	58d3      	ldr	r3, [r2, r3]
 80192d4:	687a      	ldr	r2, [r7, #4]
 80192d6:	33b0      	adds	r3, #176	; 0xb0
 80192d8:	009b      	lsls	r3, r3, #2
 80192da:	18d3      	adds	r3, r2, r3
 80192dc:	3304      	adds	r3, #4
 80192de:	683a      	ldr	r2, [r7, #0]
 80192e0:	601a      	str	r2, [r3, #0]

  return (uint8_t)USBD_OK;
 80192e2:	2300      	movs	r3, #0
}
 80192e4:	0018      	movs	r0, r3
 80192e6:	46bd      	mov	sp, r7
 80192e8:	b002      	add	sp, #8
 80192ea:	bd80      	pop	{r7, pc}

080192ec <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80192ec:	b580      	push	{r7, lr}
 80192ee:	b086      	sub	sp, #24
 80192f0:	af00      	add	r7, sp, #0
 80192f2:	60f8      	str	r0, [r7, #12]
 80192f4:	60b9      	str	r1, [r7, #8]
 80192f6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80192f8:	68fa      	ldr	r2, [r7, #12]
 80192fa:	23b5      	movs	r3, #181	; 0xb5
 80192fc:	009b      	lsls	r3, r3, #2
 80192fe:	58d2      	ldr	r2, [r2, r3]
 8019300:	68fb      	ldr	r3, [r7, #12]
 8019302:	32b0      	adds	r2, #176	; 0xb0
 8019304:	0092      	lsls	r2, r2, #2
 8019306:	58d3      	ldr	r3, [r2, r3]
 8019308:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 801930a:	697b      	ldr	r3, [r7, #20]
 801930c:	2b00      	cmp	r3, #0
 801930e:	d101      	bne.n	8019314 <USBD_CDC_SetTxBuffer+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8019310:	2303      	movs	r3, #3
 8019312:	e00a      	b.n	801932a <USBD_CDC_SetTxBuffer+0x3e>
  }

  hcdc->TxBuffer = pbuff;
 8019314:	697a      	ldr	r2, [r7, #20]
 8019316:	2382      	movs	r3, #130	; 0x82
 8019318:	009b      	lsls	r3, r3, #2
 801931a:	68b9      	ldr	r1, [r7, #8]
 801931c:	50d1      	str	r1, [r2, r3]
  hcdc->TxLength = length;
 801931e:	697a      	ldr	r2, [r7, #20]
 8019320:	2384      	movs	r3, #132	; 0x84
 8019322:	009b      	lsls	r3, r3, #2
 8019324:	6879      	ldr	r1, [r7, #4]
 8019326:	50d1      	str	r1, [r2, r3]

  return (uint8_t)USBD_OK;
 8019328:	2300      	movs	r3, #0
}
 801932a:	0018      	movs	r0, r3
 801932c:	46bd      	mov	sp, r7
 801932e:	b006      	add	sp, #24
 8019330:	bd80      	pop	{r7, pc}

08019332 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8019332:	b580      	push	{r7, lr}
 8019334:	b084      	sub	sp, #16
 8019336:	af00      	add	r7, sp, #0
 8019338:	6078      	str	r0, [r7, #4]
 801933a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801933c:	687a      	ldr	r2, [r7, #4]
 801933e:	23b5      	movs	r3, #181	; 0xb5
 8019340:	009b      	lsls	r3, r3, #2
 8019342:	58d2      	ldr	r2, [r2, r3]
 8019344:	687b      	ldr	r3, [r7, #4]
 8019346:	32b0      	adds	r2, #176	; 0xb0
 8019348:	0092      	lsls	r2, r2, #2
 801934a:	58d3      	ldr	r3, [r2, r3]
 801934c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801934e:	68fb      	ldr	r3, [r7, #12]
 8019350:	2b00      	cmp	r3, #0
 8019352:	d101      	bne.n	8019358 <USBD_CDC_SetRxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8019354:	2303      	movs	r3, #3
 8019356:	e005      	b.n	8019364 <USBD_CDC_SetRxBuffer+0x32>
  }

  hcdc->RxBuffer = pbuff;
 8019358:	68fa      	ldr	r2, [r7, #12]
 801935a:	2381      	movs	r3, #129	; 0x81
 801935c:	009b      	lsls	r3, r3, #2
 801935e:	6839      	ldr	r1, [r7, #0]
 8019360:	50d1      	str	r1, [r2, r3]

  return (uint8_t)USBD_OK;
 8019362:	2300      	movs	r3, #0
}
 8019364:	0018      	movs	r0, r3
 8019366:	46bd      	mov	sp, r7
 8019368:	b004      	add	sp, #16
 801936a:	bd80      	pop	{r7, pc}

0801936c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 801936c:	b590      	push	{r4, r7, lr}
 801936e:	b085      	sub	sp, #20
 8019370:	af00      	add	r7, sp, #0
 8019372:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8019374:	687a      	ldr	r2, [r7, #4]
 8019376:	23b5      	movs	r3, #181	; 0xb5
 8019378:	009b      	lsls	r3, r3, #2
 801937a:	58d2      	ldr	r2, [r2, r3]
 801937c:	687b      	ldr	r3, [r7, #4]
 801937e:	32b0      	adds	r2, #176	; 0xb0
 8019380:	0092      	lsls	r2, r2, #2
 8019382:	58d3      	ldr	r3, [r2, r3]
 8019384:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8019386:	230f      	movs	r3, #15
 8019388:	18fb      	adds	r3, r7, r3
 801938a:	2201      	movs	r2, #1
 801938c:	701a      	strb	r2, [r3, #0]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 801938e:	68bb      	ldr	r3, [r7, #8]
 8019390:	2b00      	cmp	r3, #0
 8019392:	d101      	bne.n	8019398 <USBD_CDC_TransmitPacket+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8019394:	2303      	movs	r3, #3
 8019396:	e030      	b.n	80193fa <USBD_CDC_TransmitPacket+0x8e>
  }

  if (hcdc->TxState == 0U)
 8019398:	68ba      	ldr	r2, [r7, #8]
 801939a:	2385      	movs	r3, #133	; 0x85
 801939c:	009b      	lsls	r3, r3, #2
 801939e:	58d3      	ldr	r3, [r2, r3]
 80193a0:	2b00      	cmp	r3, #0
 80193a2:	d127      	bne.n	80193f4 <USBD_CDC_TransmitPacket+0x88>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80193a4:	68ba      	ldr	r2, [r7, #8]
 80193a6:	2385      	movs	r3, #133	; 0x85
 80193a8:	009b      	lsls	r3, r3, #2
 80193aa:	2101      	movs	r1, #1
 80193ac:	50d1      	str	r1, [r2, r3]

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80193ae:	4b15      	ldr	r3, [pc, #84]	; (8019404 <USBD_CDC_TransmitPacket+0x98>)
 80193b0:	781b      	ldrb	r3, [r3, #0]
 80193b2:	001a      	movs	r2, r3
 80193b4:	230f      	movs	r3, #15
 80193b6:	401a      	ands	r2, r3
 80193b8:	68b9      	ldr	r1, [r7, #8]
 80193ba:	2384      	movs	r3, #132	; 0x84
 80193bc:	009b      	lsls	r3, r3, #2
 80193be:	58c9      	ldr	r1, [r1, r3]
 80193c0:	6878      	ldr	r0, [r7, #4]
 80193c2:	0013      	movs	r3, r2
 80193c4:	009b      	lsls	r3, r3, #2
 80193c6:	189b      	adds	r3, r3, r2
 80193c8:	009b      	lsls	r3, r3, #2
 80193ca:	18c3      	adds	r3, r0, r3
 80193cc:	3318      	adds	r3, #24
 80193ce:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80193d0:	4b0c      	ldr	r3, [pc, #48]	; (8019404 <USBD_CDC_TransmitPacket+0x98>)
 80193d2:	7819      	ldrb	r1, [r3, #0]
 80193d4:	68ba      	ldr	r2, [r7, #8]
 80193d6:	2382      	movs	r3, #130	; 0x82
 80193d8:	009b      	lsls	r3, r3, #2
 80193da:	58d4      	ldr	r4, [r2, r3]
 80193dc:	68ba      	ldr	r2, [r7, #8]
 80193de:	2384      	movs	r3, #132	; 0x84
 80193e0:	009b      	lsls	r3, r3, #2
 80193e2:	58d3      	ldr	r3, [r2, r3]
 80193e4:	6878      	ldr	r0, [r7, #4]
 80193e6:	0022      	movs	r2, r4
 80193e8:	f007 ff5a 	bl	80212a0 <USBD_LL_Transmit>

    ret = USBD_OK;
 80193ec:	230f      	movs	r3, #15
 80193ee:	18fb      	adds	r3, r7, r3
 80193f0:	2200      	movs	r2, #0
 80193f2:	701a      	strb	r2, [r3, #0]
  }

  return (uint8_t)ret;
 80193f4:	230f      	movs	r3, #15
 80193f6:	18fb      	adds	r3, r7, r3
 80193f8:	781b      	ldrb	r3, [r3, #0]
}
 80193fa:	0018      	movs	r0, r3
 80193fc:	46bd      	mov	sp, r7
 80193fe:	b005      	add	sp, #20
 8019400:	bd90      	pop	{r4, r7, pc}
 8019402:	46c0      	nop			; (mov r8, r8)
 8019404:	2000019b 	.word	0x2000019b

08019408 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8019408:	b580      	push	{r7, lr}
 801940a:	b084      	sub	sp, #16
 801940c:	af00      	add	r7, sp, #0
 801940e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8019410:	687a      	ldr	r2, [r7, #4]
 8019412:	23b5      	movs	r3, #181	; 0xb5
 8019414:	009b      	lsls	r3, r3, #2
 8019416:	58d2      	ldr	r2, [r2, r3]
 8019418:	687b      	ldr	r3, [r7, #4]
 801941a:	32b0      	adds	r2, #176	; 0xb0
 801941c:	0092      	lsls	r2, r2, #2
 801941e:	58d3      	ldr	r3, [r2, r3]
 8019420:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8019422:	687a      	ldr	r2, [r7, #4]
 8019424:	23b5      	movs	r3, #181	; 0xb5
 8019426:	009b      	lsls	r3, r3, #2
 8019428:	58d2      	ldr	r2, [r2, r3]
 801942a:	687b      	ldr	r3, [r7, #4]
 801942c:	32b0      	adds	r2, #176	; 0xb0
 801942e:	0092      	lsls	r2, r2, #2
 8019430:	58d3      	ldr	r3, [r2, r3]
 8019432:	2b00      	cmp	r3, #0
 8019434:	d101      	bne.n	801943a <USBD_CDC_ReceivePacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8019436:	2303      	movs	r3, #3
 8019438:	e01a      	b.n	8019470 <USBD_CDC_ReceivePacket+0x68>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801943a:	687b      	ldr	r3, [r7, #4]
 801943c:	7c1b      	ldrb	r3, [r3, #16]
 801943e:	2b00      	cmp	r3, #0
 8019440:	d10b      	bne.n	801945a <USBD_CDC_ReceivePacket+0x52>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8019442:	4b0d      	ldr	r3, [pc, #52]	; (8019478 <USBD_CDC_ReceivePacket+0x70>)
 8019444:	7819      	ldrb	r1, [r3, #0]
 8019446:	68fa      	ldr	r2, [r7, #12]
 8019448:	2381      	movs	r3, #129	; 0x81
 801944a:	009b      	lsls	r3, r3, #2
 801944c:	58d2      	ldr	r2, [r2, r3]
 801944e:	2380      	movs	r3, #128	; 0x80
 8019450:	009b      	lsls	r3, r3, #2
 8019452:	6878      	ldr	r0, [r7, #4]
 8019454:	f007 ff54 	bl	8021300 <USBD_LL_PrepareReceive>
 8019458:	e009      	b.n	801946e <USBD_CDC_ReceivePacket+0x66>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801945a:	4b07      	ldr	r3, [pc, #28]	; (8019478 <USBD_CDC_ReceivePacket+0x70>)
 801945c:	7819      	ldrb	r1, [r3, #0]
 801945e:	68fa      	ldr	r2, [r7, #12]
 8019460:	2381      	movs	r3, #129	; 0x81
 8019462:	009b      	lsls	r3, r3, #2
 8019464:	58d2      	ldr	r2, [r2, r3]
 8019466:	6878      	ldr	r0, [r7, #4]
 8019468:	2340      	movs	r3, #64	; 0x40
 801946a:	f007 ff49 	bl	8021300 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801946e:	2300      	movs	r3, #0
}
 8019470:	0018      	movs	r0, r3
 8019472:	46bd      	mov	sp, r7
 8019474:	b004      	add	sp, #16
 8019476:	bd80      	pop	{r7, pc}
 8019478:	2000019c 	.word	0x2000019c

0801947c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 801947c:	b5b0      	push	{r4, r5, r7, lr}
 801947e:	b086      	sub	sp, #24
 8019480:	af00      	add	r7, sp, #0
 8019482:	60f8      	str	r0, [r7, #12]
 8019484:	60b9      	str	r1, [r7, #8]
 8019486:	1dfb      	adds	r3, r7, #7
 8019488:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801948a:	68fb      	ldr	r3, [r7, #12]
 801948c:	2b00      	cmp	r3, #0
 801948e:	d101      	bne.n	8019494 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8019490:	2303      	movs	r3, #3
 8019492:	e029      	b.n	80194e8 <USBD_Init+0x6c>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8019494:	68fa      	ldr	r2, [r7, #12]
 8019496:	23ae      	movs	r3, #174	; 0xae
 8019498:	009b      	lsls	r3, r3, #2
 801949a:	2100      	movs	r1, #0
 801949c:	50d1      	str	r1, [r2, r3]
  pdev->pUserData[0] = NULL;
 801949e:	68fa      	ldr	r2, [r7, #12]
 80194a0:	23b1      	movs	r3, #177	; 0xb1
 80194a2:	009b      	lsls	r3, r3, #2
 80194a4:	2100      	movs	r1, #0
 80194a6:	50d1      	str	r1, [r2, r3]
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80194a8:	68fa      	ldr	r2, [r7, #12]
 80194aa:	23b4      	movs	r3, #180	; 0xb4
 80194ac:	009b      	lsls	r3, r3, #2
 80194ae:	2100      	movs	r1, #0
 80194b0:	50d1      	str	r1, [r2, r3]

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80194b2:	68bb      	ldr	r3, [r7, #8]
 80194b4:	2b00      	cmp	r3, #0
 80194b6:	d004      	beq.n	80194c2 <USBD_Init+0x46>
  {
    pdev->pDesc = pdesc;
 80194b8:	68fa      	ldr	r2, [r7, #12]
 80194ba:	23ad      	movs	r3, #173	; 0xad
 80194bc:	009b      	lsls	r3, r3, #2
 80194be:	68b9      	ldr	r1, [r7, #8]
 80194c0:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80194c2:	68fa      	ldr	r2, [r7, #12]
 80194c4:	23a7      	movs	r3, #167	; 0xa7
 80194c6:	009b      	lsls	r3, r3, #2
 80194c8:	2101      	movs	r1, #1
 80194ca:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 80194cc:	68fb      	ldr	r3, [r7, #12]
 80194ce:	1dfa      	adds	r2, r7, #7
 80194d0:	7812      	ldrb	r2, [r2, #0]
 80194d2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80194d4:	2517      	movs	r5, #23
 80194d6:	197c      	adds	r4, r7, r5
 80194d8:	68fb      	ldr	r3, [r7, #12]
 80194da:	0018      	movs	r0, r3
 80194dc:	f007 fd36 	bl	8020f4c <USBD_LL_Init>
 80194e0:	0003      	movs	r3, r0
 80194e2:	7023      	strb	r3, [r4, #0]

  return ret;
 80194e4:	197b      	adds	r3, r7, r5
 80194e6:	781b      	ldrb	r3, [r3, #0]
}
 80194e8:	0018      	movs	r0, r3
 80194ea:	46bd      	mov	sp, r7
 80194ec:	b006      	add	sp, #24
 80194ee:	bdb0      	pop	{r4, r5, r7, pc}

080194f0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80194f0:	b580      	push	{r7, lr}
 80194f2:	b084      	sub	sp, #16
 80194f4:	af00      	add	r7, sp, #0
 80194f6:	6078      	str	r0, [r7, #4]
 80194f8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80194fa:	230e      	movs	r3, #14
 80194fc:	18fb      	adds	r3, r7, r3
 80194fe:	2200      	movs	r2, #0
 8019500:	801a      	strh	r2, [r3, #0]

  if (pclass == NULL)
 8019502:	683b      	ldr	r3, [r7, #0]
 8019504:	2b00      	cmp	r3, #0
 8019506:	d101      	bne.n	801950c <USBD_RegisterClass+0x1c>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8019508:	2303      	movs	r3, #3
 801950a:	e02b      	b.n	8019564 <USBD_RegisterClass+0x74>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 801950c:	687a      	ldr	r2, [r7, #4]
 801950e:	23ae      	movs	r3, #174	; 0xae
 8019510:	009b      	lsls	r3, r3, #2
 8019512:	6839      	ldr	r1, [r7, #0]
 8019514:	50d1      	str	r1, [r2, r3]
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8019516:	687a      	ldr	r2, [r7, #4]
 8019518:	23b5      	movs	r3, #181	; 0xb5
 801951a:	009b      	lsls	r3, r3, #2
 801951c:	58d2      	ldr	r2, [r2, r3]
 801951e:	687b      	ldr	r3, [r7, #4]
 8019520:	32ae      	adds	r2, #174	; 0xae
 8019522:	0092      	lsls	r2, r2, #2
 8019524:	58d3      	ldr	r3, [r2, r3]
 8019526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8019528:	2b00      	cmp	r3, #0
 801952a:	d011      	beq.n	8019550 <USBD_RegisterClass+0x60>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 801952c:	687a      	ldr	r2, [r7, #4]
 801952e:	23b5      	movs	r3, #181	; 0xb5
 8019530:	009b      	lsls	r3, r3, #2
 8019532:	58d2      	ldr	r2, [r2, r3]
 8019534:	687b      	ldr	r3, [r7, #4]
 8019536:	32ae      	adds	r2, #174	; 0xae
 8019538:	0092      	lsls	r2, r2, #2
 801953a:	58d3      	ldr	r3, [r2, r3]
 801953c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801953e:	220e      	movs	r2, #14
 8019540:	18ba      	adds	r2, r7, r2
 8019542:	0010      	movs	r0, r2
 8019544:	4798      	blx	r3
 8019546:	0001      	movs	r1, r0
 8019548:	687a      	ldr	r2, [r7, #4]
 801954a:	23b4      	movs	r3, #180	; 0xb4
 801954c:	009b      	lsls	r3, r3, #2
 801954e:	50d1      	str	r1, [r2, r3]
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8019550:	687a      	ldr	r2, [r7, #4]
 8019552:	23b6      	movs	r3, #182	; 0xb6
 8019554:	009b      	lsls	r3, r3, #2
 8019556:	58d3      	ldr	r3, [r2, r3]
 8019558:	1c59      	adds	r1, r3, #1
 801955a:	687a      	ldr	r2, [r7, #4]
 801955c:	23b6      	movs	r3, #182	; 0xb6
 801955e:	009b      	lsls	r3, r3, #2
 8019560:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 8019562:	2300      	movs	r3, #0
}
 8019564:	0018      	movs	r0, r3
 8019566:	46bd      	mov	sp, r7
 8019568:	b004      	add	sp, #16
 801956a:	bd80      	pop	{r7, pc}

0801956c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 801956c:	b580      	push	{r7, lr}
 801956e:	b082      	sub	sp, #8
 8019570:	af00      	add	r7, sp, #0
 8019572:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8019574:	687b      	ldr	r3, [r7, #4]
 8019576:	0018      	movs	r0, r3
 8019578:	f007 fd5a 	bl	8021030 <USBD_LL_Start>
 801957c:	0003      	movs	r3, r0
}
 801957e:	0018      	movs	r0, r3
 8019580:	46bd      	mov	sp, r7
 8019582:	b002      	add	sp, #8
 8019584:	bd80      	pop	{r7, pc}

08019586 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8019586:	b580      	push	{r7, lr}
 8019588:	b082      	sub	sp, #8
 801958a:	af00      	add	r7, sp, #0
 801958c:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801958e:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8019590:	0018      	movs	r0, r3
 8019592:	46bd      	mov	sp, r7
 8019594:	b002      	add	sp, #8
 8019596:	bd80      	pop	{r7, pc}

08019598 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8019598:	b590      	push	{r4, r7, lr}
 801959a:	b085      	sub	sp, #20
 801959c:	af00      	add	r7, sp, #0
 801959e:	6078      	str	r0, [r7, #4]
 80195a0:	000a      	movs	r2, r1
 80195a2:	1cfb      	adds	r3, r7, #3
 80195a4:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80195a6:	210f      	movs	r1, #15
 80195a8:	187b      	adds	r3, r7, r1
 80195aa:	2200      	movs	r2, #0
 80195ac:	701a      	strb	r2, [r3, #0]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80195ae:	687a      	ldr	r2, [r7, #4]
 80195b0:	23ae      	movs	r3, #174	; 0xae
 80195b2:	009b      	lsls	r3, r3, #2
 80195b4:	58d3      	ldr	r3, [r2, r3]
 80195b6:	2b00      	cmp	r3, #0
 80195b8:	d00c      	beq.n	80195d4 <USBD_SetClassConfig+0x3c>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80195ba:	687a      	ldr	r2, [r7, #4]
 80195bc:	23ae      	movs	r3, #174	; 0xae
 80195be:	009b      	lsls	r3, r3, #2
 80195c0:	58d3      	ldr	r3, [r2, r3]
 80195c2:	681b      	ldr	r3, [r3, #0]
 80195c4:	187c      	adds	r4, r7, r1
 80195c6:	1cfa      	adds	r2, r7, #3
 80195c8:	7811      	ldrb	r1, [r2, #0]
 80195ca:	687a      	ldr	r2, [r7, #4]
 80195cc:	0010      	movs	r0, r2
 80195ce:	4798      	blx	r3
 80195d0:	0003      	movs	r3, r0
 80195d2:	7023      	strb	r3, [r4, #0]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80195d4:	230f      	movs	r3, #15
 80195d6:	18fb      	adds	r3, r7, r3
 80195d8:	781b      	ldrb	r3, [r3, #0]
}
 80195da:	0018      	movs	r0, r3
 80195dc:	46bd      	mov	sp, r7
 80195de:	b005      	add	sp, #20
 80195e0:	bd90      	pop	{r4, r7, pc}

080195e2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80195e2:	b590      	push	{r4, r7, lr}
 80195e4:	b085      	sub	sp, #20
 80195e6:	af00      	add	r7, sp, #0
 80195e8:	6078      	str	r0, [r7, #4]
 80195ea:	000a      	movs	r2, r1
 80195ec:	1cfb      	adds	r3, r7, #3
 80195ee:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80195f0:	240f      	movs	r4, #15
 80195f2:	193b      	adds	r3, r7, r4
 80195f4:	2200      	movs	r2, #0
 80195f6:	701a      	strb	r2, [r3, #0]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80195f8:	687a      	ldr	r2, [r7, #4]
 80195fa:	23ae      	movs	r3, #174	; 0xae
 80195fc:	009b      	lsls	r3, r3, #2
 80195fe:	58d3      	ldr	r3, [r2, r3]
 8019600:	685b      	ldr	r3, [r3, #4]
 8019602:	1cfa      	adds	r2, r7, #3
 8019604:	7811      	ldrb	r1, [r2, #0]
 8019606:	687a      	ldr	r2, [r7, #4]
 8019608:	0010      	movs	r0, r2
 801960a:	4798      	blx	r3
 801960c:	1e03      	subs	r3, r0, #0
 801960e:	d002      	beq.n	8019616 <USBD_ClrClassConfig+0x34>
  {
    ret = USBD_FAIL;
 8019610:	193b      	adds	r3, r7, r4
 8019612:	2203      	movs	r2, #3
 8019614:	701a      	strb	r2, [r3, #0]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8019616:	230f      	movs	r3, #15
 8019618:	18fb      	adds	r3, r7, r3
 801961a:	781b      	ldrb	r3, [r3, #0]
}
 801961c:	0018      	movs	r0, r3
 801961e:	46bd      	mov	sp, r7
 8019620:	b005      	add	sp, #20
 8019622:	bd90      	pop	{r4, r7, pc}

08019624 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8019624:	b590      	push	{r4, r7, lr}
 8019626:	b085      	sub	sp, #20
 8019628:	af00      	add	r7, sp, #0
 801962a:	6078      	str	r0, [r7, #4]
 801962c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801962e:	687b      	ldr	r3, [r7, #4]
 8019630:	4a30      	ldr	r2, [pc, #192]	; (80196f4 <USBD_LL_SetupStage+0xd0>)
 8019632:	4694      	mov	ip, r2
 8019634:	4463      	add	r3, ip
 8019636:	683a      	ldr	r2, [r7, #0]
 8019638:	0011      	movs	r1, r2
 801963a:	0018      	movs	r0, r3
 801963c:	f001 fa5f 	bl	801aafe <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8019640:	687a      	ldr	r2, [r7, #4]
 8019642:	23a5      	movs	r3, #165	; 0xa5
 8019644:	009b      	lsls	r3, r3, #2
 8019646:	2101      	movs	r1, #1
 8019648:	50d1      	str	r1, [r2, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 801964a:	687a      	ldr	r2, [r7, #4]
 801964c:	23ac      	movs	r3, #172	; 0xac
 801964e:	009b      	lsls	r3, r3, #2
 8019650:	5ad3      	ldrh	r3, [r2, r3]
 8019652:	0019      	movs	r1, r3
 8019654:	687a      	ldr	r2, [r7, #4]
 8019656:	23a6      	movs	r3, #166	; 0xa6
 8019658:	009b      	lsls	r3, r3, #2
 801965a:	50d1      	str	r1, [r2, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 801965c:	687b      	ldr	r3, [r7, #4]
 801965e:	4a25      	ldr	r2, [pc, #148]	; (80196f4 <USBD_LL_SetupStage+0xd0>)
 8019660:	5c9b      	ldrb	r3, [r3, r2]
 8019662:	001a      	movs	r2, r3
 8019664:	231f      	movs	r3, #31
 8019666:	4013      	ands	r3, r2
 8019668:	2b02      	cmp	r3, #2
 801966a:	d01f      	beq.n	80196ac <USBD_LL_SetupStage+0x88>
 801966c:	d82b      	bhi.n	80196c6 <USBD_LL_SetupStage+0xa2>
 801966e:	2b00      	cmp	r3, #0
 8019670:	d002      	beq.n	8019678 <USBD_LL_SetupStage+0x54>
 8019672:	2b01      	cmp	r3, #1
 8019674:	d00d      	beq.n	8019692 <USBD_LL_SetupStage+0x6e>
 8019676:	e026      	b.n	80196c6 <USBD_LL_SetupStage+0xa2>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8019678:	687b      	ldr	r3, [r7, #4]
 801967a:	4a1e      	ldr	r2, [pc, #120]	; (80196f4 <USBD_LL_SetupStage+0xd0>)
 801967c:	189a      	adds	r2, r3, r2
 801967e:	230f      	movs	r3, #15
 8019680:	18fc      	adds	r4, r7, r3
 8019682:	687b      	ldr	r3, [r7, #4]
 8019684:	0011      	movs	r1, r2
 8019686:	0018      	movs	r0, r3
 8019688:	f000 fb5e 	bl	8019d48 <USBD_StdDevReq>
 801968c:	0003      	movs	r3, r0
 801968e:	7023      	strb	r3, [r4, #0]
      break;
 8019690:	e029      	b.n	80196e6 <USBD_LL_SetupStage+0xc2>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8019692:	687b      	ldr	r3, [r7, #4]
 8019694:	4a17      	ldr	r2, [pc, #92]	; (80196f4 <USBD_LL_SetupStage+0xd0>)
 8019696:	189a      	adds	r2, r3, r2
 8019698:	230f      	movs	r3, #15
 801969a:	18fc      	adds	r4, r7, r3
 801969c:	687b      	ldr	r3, [r7, #4]
 801969e:	0011      	movs	r1, r2
 80196a0:	0018      	movs	r0, r3
 80196a2:	f000 fbcf 	bl	8019e44 <USBD_StdItfReq>
 80196a6:	0003      	movs	r3, r0
 80196a8:	7023      	strb	r3, [r4, #0]
      break;
 80196aa:	e01c      	b.n	80196e6 <USBD_LL_SetupStage+0xc2>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80196ac:	687b      	ldr	r3, [r7, #4]
 80196ae:	4a11      	ldr	r2, [pc, #68]	; (80196f4 <USBD_LL_SetupStage+0xd0>)
 80196b0:	189a      	adds	r2, r3, r2
 80196b2:	230f      	movs	r3, #15
 80196b4:	18fc      	adds	r4, r7, r3
 80196b6:	687b      	ldr	r3, [r7, #4]
 80196b8:	0011      	movs	r1, r2
 80196ba:	0018      	movs	r0, r3
 80196bc:	f000 fc4f 	bl	8019f5e <USBD_StdEPReq>
 80196c0:	0003      	movs	r3, r0
 80196c2:	7023      	strb	r3, [r4, #0]
      break;
 80196c4:	e00f      	b.n	80196e6 <USBD_LL_SetupStage+0xc2>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80196c6:	687b      	ldr	r3, [r7, #4]
 80196c8:	4a0a      	ldr	r2, [pc, #40]	; (80196f4 <USBD_LL_SetupStage+0xd0>)
 80196ca:	5c9b      	ldrb	r3, [r3, r2]
 80196cc:	227f      	movs	r2, #127	; 0x7f
 80196ce:	4393      	bics	r3, r2
 80196d0:	b2da      	uxtb	r2, r3
 80196d2:	230f      	movs	r3, #15
 80196d4:	18fc      	adds	r4, r7, r3
 80196d6:	687b      	ldr	r3, [r7, #4]
 80196d8:	0011      	movs	r1, r2
 80196da:	0018      	movs	r0, r3
 80196dc:	f007 fd2f 	bl	802113e <USBD_LL_StallEP>
 80196e0:	0003      	movs	r3, r0
 80196e2:	7023      	strb	r3, [r4, #0]
      break;
 80196e4:	46c0      	nop			; (mov r8, r8)
  }

  return ret;
 80196e6:	230f      	movs	r3, #15
 80196e8:	18fb      	adds	r3, r7, r3
 80196ea:	781b      	ldrb	r3, [r3, #0]
}
 80196ec:	0018      	movs	r0, r3
 80196ee:	46bd      	mov	sp, r7
 80196f0:	b005      	add	sp, #20
 80196f2:	bd90      	pop	{r4, r7, pc}
 80196f4:	000002aa 	.word	0x000002aa

080196f8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80196f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80196fa:	b087      	sub	sp, #28
 80196fc:	af00      	add	r7, sp, #0
 80196fe:	60f8      	str	r0, [r7, #12]
 8019700:	607a      	str	r2, [r7, #4]
 8019702:	200b      	movs	r0, #11
 8019704:	183b      	adds	r3, r7, r0
 8019706:	1c0a      	adds	r2, r1, #0
 8019708:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 801970a:	2317      	movs	r3, #23
 801970c:	18fb      	adds	r3, r7, r3
 801970e:	2200      	movs	r2, #0
 8019710:	701a      	strb	r2, [r3, #0]
  uint8_t idx;

  if (epnum == 0U)
 8019712:	183b      	adds	r3, r7, r0
 8019714:	781b      	ldrb	r3, [r3, #0]
 8019716:	2b00      	cmp	r3, #0
 8019718:	d000      	beq.n	801971c <USBD_LL_DataOutStage+0x24>
 801971a:	e084      	b.n	8019826 <USBD_LL_DataOutStage+0x12e>
  {
    pep = &pdev->ep_out[0];
 801971c:	68fb      	ldr	r3, [r7, #12]
 801971e:	3355      	adds	r3, #85	; 0x55
 8019720:	33ff      	adds	r3, #255	; 0xff
 8019722:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8019724:	68fa      	ldr	r2, [r7, #12]
 8019726:	23a5      	movs	r3, #165	; 0xa5
 8019728:	009b      	lsls	r3, r3, #2
 801972a:	58d3      	ldr	r3, [r2, r3]
 801972c:	2b03      	cmp	r3, #3
 801972e:	d000      	beq.n	8019732 <USBD_LL_DataOutStage+0x3a>
 8019730:	e0c0      	b.n	80198b4 <USBD_LL_DataOutStage+0x1bc>
    {
      if (pep->rem_length > pep->maxpacket)
 8019732:	693b      	ldr	r3, [r7, #16]
 8019734:	689a      	ldr	r2, [r3, #8]
 8019736:	693b      	ldr	r3, [r7, #16]
 8019738:	68db      	ldr	r3, [r3, #12]
 801973a:	429a      	cmp	r2, r3
 801973c:	d914      	bls.n	8019768 <USBD_LL_DataOutStage+0x70>
      {
        pep->rem_length -= pep->maxpacket;
 801973e:	693b      	ldr	r3, [r7, #16]
 8019740:	689a      	ldr	r2, [r3, #8]
 8019742:	693b      	ldr	r3, [r7, #16]
 8019744:	68db      	ldr	r3, [r3, #12]
 8019746:	1ad2      	subs	r2, r2, r3
 8019748:	693b      	ldr	r3, [r7, #16]
 801974a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801974c:	693b      	ldr	r3, [r7, #16]
 801974e:	68d9      	ldr	r1, [r3, #12]
 8019750:	693b      	ldr	r3, [r7, #16]
 8019752:	689a      	ldr	r2, [r3, #8]
 8019754:	000b      	movs	r3, r1
 8019756:	4293      	cmp	r3, r2
 8019758:	d900      	bls.n	801975c <USBD_LL_DataOutStage+0x64>
 801975a:	0013      	movs	r3, r2
 801975c:	6879      	ldr	r1, [r7, #4]
 801975e:	68f8      	ldr	r0, [r7, #12]
 8019760:	001a      	movs	r2, r3
 8019762:	f001 fade 	bl	801ad22 <USBD_CtlContinueRx>
 8019766:	e0a5      	b.n	80198b4 <USBD_LL_DataOutStage+0x1bc>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8019768:	68fb      	ldr	r3, [r7, #12]
 801976a:	4a55      	ldr	r2, [pc, #340]	; (80198c0 <USBD_LL_DataOutStage+0x1c8>)
 801976c:	5c9b      	ldrb	r3, [r3, r2]
 801976e:	001a      	movs	r2, r3
 8019770:	231f      	movs	r3, #31
 8019772:	4013      	ands	r3, r2
 8019774:	2b02      	cmp	r3, #2
 8019776:	d018      	beq.n	80197aa <USBD_LL_DataOutStage+0xb2>
 8019778:	d825      	bhi.n	80197c6 <USBD_LL_DataOutStage+0xce>
 801977a:	2b00      	cmp	r3, #0
 801977c:	d002      	beq.n	8019784 <USBD_LL_DataOutStage+0x8c>
 801977e:	2b01      	cmp	r3, #1
 8019780:	d005      	beq.n	801978e <USBD_LL_DataOutStage+0x96>
 8019782:	e020      	b.n	80197c6 <USBD_LL_DataOutStage+0xce>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8019784:	2316      	movs	r3, #22
 8019786:	18fb      	adds	r3, r7, r3
 8019788:	2200      	movs	r2, #0
 801978a:	701a      	strb	r2, [r3, #0]
            break;
 801978c:	e020      	b.n	80197d0 <USBD_LL_DataOutStage+0xd8>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 801978e:	68fb      	ldr	r3, [r7, #12]
 8019790:	4a4c      	ldr	r2, [pc, #304]	; (80198c4 <USBD_LL_DataOutStage+0x1cc>)
 8019792:	5a9b      	ldrh	r3, [r3, r2]
 8019794:	b2da      	uxtb	r2, r3
 8019796:	2316      	movs	r3, #22
 8019798:	18fc      	adds	r4, r7, r3
 801979a:	68fb      	ldr	r3, [r7, #12]
 801979c:	0011      	movs	r1, r2
 801979e:	0018      	movs	r0, r3
 80197a0:	f000 fa31 	bl	8019c06 <USBD_CoreFindIF>
 80197a4:	0003      	movs	r3, r0
 80197a6:	7023      	strb	r3, [r4, #0]
            break;
 80197a8:	e012      	b.n	80197d0 <USBD_LL_DataOutStage+0xd8>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80197aa:	68fb      	ldr	r3, [r7, #12]
 80197ac:	4a45      	ldr	r2, [pc, #276]	; (80198c4 <USBD_LL_DataOutStage+0x1cc>)
 80197ae:	5a9b      	ldrh	r3, [r3, r2]
 80197b0:	b2da      	uxtb	r2, r3
 80197b2:	2316      	movs	r3, #22
 80197b4:	18fc      	adds	r4, r7, r3
 80197b6:	68fb      	ldr	r3, [r7, #12]
 80197b8:	0011      	movs	r1, r2
 80197ba:	0018      	movs	r0, r3
 80197bc:	f000 fa2f 	bl	8019c1e <USBD_CoreFindEP>
 80197c0:	0003      	movs	r3, r0
 80197c2:	7023      	strb	r3, [r4, #0]
            break;
 80197c4:	e004      	b.n	80197d0 <USBD_LL_DataOutStage+0xd8>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80197c6:	2316      	movs	r3, #22
 80197c8:	18fb      	adds	r3, r7, r3
 80197ca:	2200      	movs	r2, #0
 80197cc:	701a      	strb	r2, [r3, #0]
            break;
 80197ce:	46c0      	nop			; (mov r8, r8)
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80197d0:	2116      	movs	r1, #22
 80197d2:	187b      	adds	r3, r7, r1
 80197d4:	781b      	ldrb	r3, [r3, #0]
 80197d6:	2b00      	cmp	r3, #0
 80197d8:	d120      	bne.n	801981c <USBD_LL_DataOutStage+0x124>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80197da:	68fa      	ldr	r2, [r7, #12]
 80197dc:	23a7      	movs	r3, #167	; 0xa7
 80197de:	009b      	lsls	r3, r3, #2
 80197e0:	5cd3      	ldrb	r3, [r2, r3]
 80197e2:	b2db      	uxtb	r3, r3
 80197e4:	2b03      	cmp	r3, #3
 80197e6:	d119      	bne.n	801981c <USBD_LL_DataOutStage+0x124>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80197e8:	187b      	adds	r3, r7, r1
 80197ea:	781a      	ldrb	r2, [r3, #0]
 80197ec:	68fb      	ldr	r3, [r7, #12]
 80197ee:	32ae      	adds	r2, #174	; 0xae
 80197f0:	0092      	lsls	r2, r2, #2
 80197f2:	58d3      	ldr	r3, [r2, r3]
 80197f4:	691b      	ldr	r3, [r3, #16]
 80197f6:	2b00      	cmp	r3, #0
 80197f8:	d010      	beq.n	801981c <USBD_LL_DataOutStage+0x124>
            {
              pdev->classId = idx;
 80197fa:	0008      	movs	r0, r1
 80197fc:	187b      	adds	r3, r7, r1
 80197fe:	7819      	ldrb	r1, [r3, #0]
 8019800:	68fa      	ldr	r2, [r7, #12]
 8019802:	23b5      	movs	r3, #181	; 0xb5
 8019804:	009b      	lsls	r3, r3, #2
 8019806:	50d1      	str	r1, [r2, r3]
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8019808:	183b      	adds	r3, r7, r0
 801980a:	781a      	ldrb	r2, [r3, #0]
 801980c:	68fb      	ldr	r3, [r7, #12]
 801980e:	32ae      	adds	r2, #174	; 0xae
 8019810:	0092      	lsls	r2, r2, #2
 8019812:	58d3      	ldr	r3, [r2, r3]
 8019814:	691b      	ldr	r3, [r3, #16]
 8019816:	68fa      	ldr	r2, [r7, #12]
 8019818:	0010      	movs	r0, r2
 801981a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 801981c:	68fb      	ldr	r3, [r7, #12]
 801981e:	0018      	movs	r0, r3
 8019820:	f001 fa90 	bl	801ad44 <USBD_CtlSendStatus>
 8019824:	e046      	b.n	80198b4 <USBD_LL_DataOutStage+0x1bc>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8019826:	260b      	movs	r6, #11
 8019828:	19bb      	adds	r3, r7, r6
 801982a:	781b      	ldrb	r3, [r3, #0]
 801982c:	227f      	movs	r2, #127	; 0x7f
 801982e:	4013      	ands	r3, r2
 8019830:	b2da      	uxtb	r2, r3
 8019832:	2516      	movs	r5, #22
 8019834:	197c      	adds	r4, r7, r5
 8019836:	68fb      	ldr	r3, [r7, #12]
 8019838:	0011      	movs	r1, r2
 801983a:	0018      	movs	r0, r3
 801983c:	f000 f9ef 	bl	8019c1e <USBD_CoreFindEP>
 8019840:	0003      	movs	r3, r0
 8019842:	7023      	strb	r3, [r4, #0]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8019844:	0029      	movs	r1, r5
 8019846:	187b      	adds	r3, r7, r1
 8019848:	781b      	ldrb	r3, [r3, #0]
 801984a:	2bff      	cmp	r3, #255	; 0xff
 801984c:	d032      	beq.n	80198b4 <USBD_LL_DataOutStage+0x1bc>
 801984e:	187b      	adds	r3, r7, r1
 8019850:	781b      	ldrb	r3, [r3, #0]
 8019852:	2b00      	cmp	r3, #0
 8019854:	d12e      	bne.n	80198b4 <USBD_LL_DataOutStage+0x1bc>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8019856:	68fa      	ldr	r2, [r7, #12]
 8019858:	23a7      	movs	r3, #167	; 0xa7
 801985a:	009b      	lsls	r3, r3, #2
 801985c:	5cd3      	ldrb	r3, [r2, r3]
 801985e:	b2db      	uxtb	r3, r3
 8019860:	2b03      	cmp	r3, #3
 8019862:	d11f      	bne.n	80198a4 <USBD_LL_DataOutStage+0x1ac>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8019864:	187b      	adds	r3, r7, r1
 8019866:	781a      	ldrb	r2, [r3, #0]
 8019868:	68fb      	ldr	r3, [r7, #12]
 801986a:	32ae      	adds	r2, #174	; 0xae
 801986c:	0092      	lsls	r2, r2, #2
 801986e:	58d3      	ldr	r3, [r2, r3]
 8019870:	699b      	ldr	r3, [r3, #24]
 8019872:	2b00      	cmp	r3, #0
 8019874:	d016      	beq.n	80198a4 <USBD_LL_DataOutStage+0x1ac>
        {
          pdev->classId = idx;
 8019876:	0008      	movs	r0, r1
 8019878:	187b      	adds	r3, r7, r1
 801987a:	7819      	ldrb	r1, [r3, #0]
 801987c:	68fa      	ldr	r2, [r7, #12]
 801987e:	23b5      	movs	r3, #181	; 0xb5
 8019880:	009b      	lsls	r3, r3, #2
 8019882:	50d1      	str	r1, [r2, r3]
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8019884:	183b      	adds	r3, r7, r0
 8019886:	781a      	ldrb	r2, [r3, #0]
 8019888:	68fb      	ldr	r3, [r7, #12]
 801988a:	32ae      	adds	r2, #174	; 0xae
 801988c:	0092      	lsls	r2, r2, #2
 801988e:	58d3      	ldr	r3, [r2, r3]
 8019890:	699b      	ldr	r3, [r3, #24]
 8019892:	2217      	movs	r2, #23
 8019894:	18bc      	adds	r4, r7, r2
 8019896:	19ba      	adds	r2, r7, r6
 8019898:	7811      	ldrb	r1, [r2, #0]
 801989a:	68fa      	ldr	r2, [r7, #12]
 801989c:	0010      	movs	r0, r2
 801989e:	4798      	blx	r3
 80198a0:	0003      	movs	r3, r0
 80198a2:	7023      	strb	r3, [r4, #0]
        }
      }
      if (ret != USBD_OK)
 80198a4:	2217      	movs	r2, #23
 80198a6:	18bb      	adds	r3, r7, r2
 80198a8:	781b      	ldrb	r3, [r3, #0]
 80198aa:	2b00      	cmp	r3, #0
 80198ac:	d002      	beq.n	80198b4 <USBD_LL_DataOutStage+0x1bc>
      {
        return ret;
 80198ae:	18bb      	adds	r3, r7, r2
 80198b0:	781b      	ldrb	r3, [r3, #0]
 80198b2:	e000      	b.n	80198b6 <USBD_LL_DataOutStage+0x1be>
      }
    }
  }

  return USBD_OK;
 80198b4:	2300      	movs	r3, #0
}
 80198b6:	0018      	movs	r0, r3
 80198b8:	46bd      	mov	sp, r7
 80198ba:	b007      	add	sp, #28
 80198bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80198be:	46c0      	nop			; (mov r8, r8)
 80198c0:	000002aa 	.word	0x000002aa
 80198c4:	000002ae 	.word	0x000002ae

080198c8 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80198c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80198ca:	b087      	sub	sp, #28
 80198cc:	af00      	add	r7, sp, #0
 80198ce:	60f8      	str	r0, [r7, #12]
 80198d0:	607a      	str	r2, [r7, #4]
 80198d2:	200b      	movs	r0, #11
 80198d4:	183b      	adds	r3, r7, r0
 80198d6:	1c0a      	adds	r2, r1, #0
 80198d8:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80198da:	183b      	adds	r3, r7, r0
 80198dc:	781b      	ldrb	r3, [r3, #0]
 80198de:	2b00      	cmp	r3, #0
 80198e0:	d000      	beq.n	80198e4 <USBD_LL_DataInStage+0x1c>
 80198e2:	e07d      	b.n	80199e0 <USBD_LL_DataInStage+0x118>
  {
    pep = &pdev->ep_in[0];
 80198e4:	68fb      	ldr	r3, [r7, #12]
 80198e6:	3314      	adds	r3, #20
 80198e8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80198ea:	68fa      	ldr	r2, [r7, #12]
 80198ec:	23a5      	movs	r3, #165	; 0xa5
 80198ee:	009b      	lsls	r3, r3, #2
 80198f0:	58d3      	ldr	r3, [r2, r3]
 80198f2:	2b02      	cmp	r3, #2
 80198f4:	d164      	bne.n	80199c0 <USBD_LL_DataInStage+0xf8>
    {
      if (pep->rem_length > pep->maxpacket)
 80198f6:	693b      	ldr	r3, [r7, #16]
 80198f8:	689a      	ldr	r2, [r3, #8]
 80198fa:	693b      	ldr	r3, [r7, #16]
 80198fc:	68db      	ldr	r3, [r3, #12]
 80198fe:	429a      	cmp	r2, r3
 8019900:	d914      	bls.n	801992c <USBD_LL_DataInStage+0x64>
      {
        pep->rem_length -= pep->maxpacket;
 8019902:	693b      	ldr	r3, [r7, #16]
 8019904:	689a      	ldr	r2, [r3, #8]
 8019906:	693b      	ldr	r3, [r7, #16]
 8019908:	68db      	ldr	r3, [r3, #12]
 801990a:	1ad2      	subs	r2, r2, r3
 801990c:	693b      	ldr	r3, [r7, #16]
 801990e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8019910:	693b      	ldr	r3, [r7, #16]
 8019912:	689a      	ldr	r2, [r3, #8]
 8019914:	6879      	ldr	r1, [r7, #4]
 8019916:	68fb      	ldr	r3, [r7, #12]
 8019918:	0018      	movs	r0, r3
 801991a:	f001 f9d1 	bl	801acc0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801991e:	68f8      	ldr	r0, [r7, #12]
 8019920:	2300      	movs	r3, #0
 8019922:	2200      	movs	r2, #0
 8019924:	2100      	movs	r1, #0
 8019926:	f007 fceb 	bl	8021300 <USBD_LL_PrepareReceive>
 801992a:	e049      	b.n	80199c0 <USBD_LL_DataInStage+0xf8>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 801992c:	693b      	ldr	r3, [r7, #16]
 801992e:	68da      	ldr	r2, [r3, #12]
 8019930:	693b      	ldr	r3, [r7, #16]
 8019932:	689b      	ldr	r3, [r3, #8]
 8019934:	429a      	cmp	r2, r3
 8019936:	d11f      	bne.n	8019978 <USBD_LL_DataInStage+0xb0>
            (pep->total_length >= pep->maxpacket) &&
 8019938:	693b      	ldr	r3, [r7, #16]
 801993a:	685a      	ldr	r2, [r3, #4]
 801993c:	693b      	ldr	r3, [r7, #16]
 801993e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8019940:	429a      	cmp	r2, r3
 8019942:	d319      	bcc.n	8019978 <USBD_LL_DataInStage+0xb0>
            (pep->total_length < pdev->ep0_data_len))
 8019944:	693b      	ldr	r3, [r7, #16]
 8019946:	685a      	ldr	r2, [r3, #4]
 8019948:	68f9      	ldr	r1, [r7, #12]
 801994a:	23a6      	movs	r3, #166	; 0xa6
 801994c:	009b      	lsls	r3, r3, #2
 801994e:	58cb      	ldr	r3, [r1, r3]
            (pep->total_length >= pep->maxpacket) &&
 8019950:	429a      	cmp	r2, r3
 8019952:	d211      	bcs.n	8019978 <USBD_LL_DataInStage+0xb0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8019954:	68fb      	ldr	r3, [r7, #12]
 8019956:	2200      	movs	r2, #0
 8019958:	2100      	movs	r1, #0
 801995a:	0018      	movs	r0, r3
 801995c:	f001 f9b0 	bl	801acc0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8019960:	68fa      	ldr	r2, [r7, #12]
 8019962:	23a6      	movs	r3, #166	; 0xa6
 8019964:	009b      	lsls	r3, r3, #2
 8019966:	2100      	movs	r1, #0
 8019968:	50d1      	str	r1, [r2, r3]

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801996a:	68f8      	ldr	r0, [r7, #12]
 801996c:	2300      	movs	r3, #0
 801996e:	2200      	movs	r2, #0
 8019970:	2100      	movs	r1, #0
 8019972:	f007 fcc5 	bl	8021300 <USBD_LL_PrepareReceive>
 8019976:	e023      	b.n	80199c0 <USBD_LL_DataInStage+0xf8>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8019978:	68fa      	ldr	r2, [r7, #12]
 801997a:	23a7      	movs	r3, #167	; 0xa7
 801997c:	009b      	lsls	r3, r3, #2
 801997e:	5cd3      	ldrb	r3, [r2, r3]
 8019980:	b2db      	uxtb	r3, r3
 8019982:	2b03      	cmp	r3, #3
 8019984:	d113      	bne.n	80199ae <USBD_LL_DataInStage+0xe6>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8019986:	68fa      	ldr	r2, [r7, #12]
 8019988:	23ae      	movs	r3, #174	; 0xae
 801998a:	009b      	lsls	r3, r3, #2
 801998c:	58d3      	ldr	r3, [r2, r3]
 801998e:	68db      	ldr	r3, [r3, #12]
 8019990:	2b00      	cmp	r3, #0
 8019992:	d00c      	beq.n	80199ae <USBD_LL_DataInStage+0xe6>
            {
              pdev->classId = 0U;
 8019994:	68fa      	ldr	r2, [r7, #12]
 8019996:	23b5      	movs	r3, #181	; 0xb5
 8019998:	009b      	lsls	r3, r3, #2
 801999a:	2100      	movs	r1, #0
 801999c:	50d1      	str	r1, [r2, r3]
              pdev->pClass[0]->EP0_TxSent(pdev);
 801999e:	68fa      	ldr	r2, [r7, #12]
 80199a0:	23ae      	movs	r3, #174	; 0xae
 80199a2:	009b      	lsls	r3, r3, #2
 80199a4:	58d3      	ldr	r3, [r2, r3]
 80199a6:	68db      	ldr	r3, [r3, #12]
 80199a8:	68fa      	ldr	r2, [r7, #12]
 80199aa:	0010      	movs	r0, r2
 80199ac:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80199ae:	68fb      	ldr	r3, [r7, #12]
 80199b0:	2180      	movs	r1, #128	; 0x80
 80199b2:	0018      	movs	r0, r3
 80199b4:	f007 fbc3 	bl	802113e <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80199b8:	68fb      	ldr	r3, [r7, #12]
 80199ba:	0018      	movs	r0, r3
 80199bc:	f001 f9d6 	bl	801ad6c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 80199c0:	68fa      	ldr	r2, [r7, #12]
 80199c2:	23a8      	movs	r3, #168	; 0xa8
 80199c4:	009b      	lsls	r3, r3, #2
 80199c6:	5cd3      	ldrb	r3, [r2, r3]
 80199c8:	2b00      	cmp	r3, #0
 80199ca:	d050      	beq.n	8019a6e <USBD_LL_DataInStage+0x1a6>
    {
      (void)USBD_RunTestMode(pdev);
 80199cc:	68fb      	ldr	r3, [r7, #12]
 80199ce:	0018      	movs	r0, r3
 80199d0:	f7ff fdd9 	bl	8019586 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80199d4:	68fa      	ldr	r2, [r7, #12]
 80199d6:	23a8      	movs	r3, #168	; 0xa8
 80199d8:	009b      	lsls	r3, r3, #2
 80199da:	2100      	movs	r1, #0
 80199dc:	54d1      	strb	r1, [r2, r3]
 80199de:	e046      	b.n	8019a6e <USBD_LL_DataInStage+0x1a6>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80199e0:	260b      	movs	r6, #11
 80199e2:	19bb      	adds	r3, r7, r6
 80199e4:	781b      	ldrb	r3, [r3, #0]
 80199e6:	2280      	movs	r2, #128	; 0x80
 80199e8:	4252      	negs	r2, r2
 80199ea:	4313      	orrs	r3, r2
 80199ec:	b2da      	uxtb	r2, r3
 80199ee:	2517      	movs	r5, #23
 80199f0:	197c      	adds	r4, r7, r5
 80199f2:	68fb      	ldr	r3, [r7, #12]
 80199f4:	0011      	movs	r1, r2
 80199f6:	0018      	movs	r0, r3
 80199f8:	f000 f911 	bl	8019c1e <USBD_CoreFindEP>
 80199fc:	0003      	movs	r3, r0
 80199fe:	7023      	strb	r3, [r4, #0]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8019a00:	0029      	movs	r1, r5
 8019a02:	187b      	adds	r3, r7, r1
 8019a04:	781b      	ldrb	r3, [r3, #0]
 8019a06:	2bff      	cmp	r3, #255	; 0xff
 8019a08:	d031      	beq.n	8019a6e <USBD_LL_DataInStage+0x1a6>
 8019a0a:	187b      	adds	r3, r7, r1
 8019a0c:	781b      	ldrb	r3, [r3, #0]
 8019a0e:	2b00      	cmp	r3, #0
 8019a10:	d12d      	bne.n	8019a6e <USBD_LL_DataInStage+0x1a6>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8019a12:	68fa      	ldr	r2, [r7, #12]
 8019a14:	23a7      	movs	r3, #167	; 0xa7
 8019a16:	009b      	lsls	r3, r3, #2
 8019a18:	5cd3      	ldrb	r3, [r2, r3]
 8019a1a:	b2db      	uxtb	r3, r3
 8019a1c:	2b03      	cmp	r3, #3
 8019a1e:	d126      	bne.n	8019a6e <USBD_LL_DataInStage+0x1a6>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8019a20:	187b      	adds	r3, r7, r1
 8019a22:	781a      	ldrb	r2, [r3, #0]
 8019a24:	68fb      	ldr	r3, [r7, #12]
 8019a26:	32ae      	adds	r2, #174	; 0xae
 8019a28:	0092      	lsls	r2, r2, #2
 8019a2a:	58d3      	ldr	r3, [r2, r3]
 8019a2c:	695b      	ldr	r3, [r3, #20]
 8019a2e:	2b00      	cmp	r3, #0
 8019a30:	d01d      	beq.n	8019a6e <USBD_LL_DataInStage+0x1a6>
        {
          pdev->classId = idx;
 8019a32:	0008      	movs	r0, r1
 8019a34:	187b      	adds	r3, r7, r1
 8019a36:	7819      	ldrb	r1, [r3, #0]
 8019a38:	68fa      	ldr	r2, [r7, #12]
 8019a3a:	23b5      	movs	r3, #181	; 0xb5
 8019a3c:	009b      	lsls	r3, r3, #2
 8019a3e:	50d1      	str	r1, [r2, r3]
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8019a40:	183b      	adds	r3, r7, r0
 8019a42:	781a      	ldrb	r2, [r3, #0]
 8019a44:	68fb      	ldr	r3, [r7, #12]
 8019a46:	32ae      	adds	r2, #174	; 0xae
 8019a48:	0092      	lsls	r2, r2, #2
 8019a4a:	58d3      	ldr	r3, [r2, r3]
 8019a4c:	695b      	ldr	r3, [r3, #20]
 8019a4e:	2516      	movs	r5, #22
 8019a50:	197c      	adds	r4, r7, r5
 8019a52:	19ba      	adds	r2, r7, r6
 8019a54:	7811      	ldrb	r1, [r2, #0]
 8019a56:	68fa      	ldr	r2, [r7, #12]
 8019a58:	0010      	movs	r0, r2
 8019a5a:	4798      	blx	r3
 8019a5c:	0003      	movs	r3, r0
 8019a5e:	7023      	strb	r3, [r4, #0]

          if (ret != USBD_OK)
 8019a60:	197b      	adds	r3, r7, r5
 8019a62:	781b      	ldrb	r3, [r3, #0]
 8019a64:	2b00      	cmp	r3, #0
 8019a66:	d002      	beq.n	8019a6e <USBD_LL_DataInStage+0x1a6>
          {
            return ret;
 8019a68:	197b      	adds	r3, r7, r5
 8019a6a:	781b      	ldrb	r3, [r3, #0]
 8019a6c:	e000      	b.n	8019a70 <USBD_LL_DataInStage+0x1a8>
        }
      }
    }
  }

  return USBD_OK;
 8019a6e:	2300      	movs	r3, #0
}
 8019a70:	0018      	movs	r0, r3
 8019a72:	46bd      	mov	sp, r7
 8019a74:	b007      	add	sp, #28
 8019a76:	bdf0      	pop	{r4, r5, r6, r7, pc}

08019a78 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8019a78:	b590      	push	{r4, r7, lr}
 8019a7a:	b085      	sub	sp, #20
 8019a7c:	af00      	add	r7, sp, #0
 8019a7e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8019a80:	240f      	movs	r4, #15
 8019a82:	193b      	adds	r3, r7, r4
 8019a84:	2200      	movs	r2, #0
 8019a86:	701a      	strb	r2, [r3, #0]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8019a88:	687a      	ldr	r2, [r7, #4]
 8019a8a:	23a7      	movs	r3, #167	; 0xa7
 8019a8c:	009b      	lsls	r3, r3, #2
 8019a8e:	2101      	movs	r1, #1
 8019a90:	54d1      	strb	r1, [r2, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 8019a92:	687a      	ldr	r2, [r7, #4]
 8019a94:	23a5      	movs	r3, #165	; 0xa5
 8019a96:	009b      	lsls	r3, r3, #2
 8019a98:	2100      	movs	r1, #0
 8019a9a:	50d1      	str	r1, [r2, r3]
  pdev->dev_config = 0U;
 8019a9c:	687b      	ldr	r3, [r7, #4]
 8019a9e:	2200      	movs	r2, #0
 8019aa0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8019aa2:	687a      	ldr	r2, [r7, #4]
 8019aa4:	23a9      	movs	r3, #169	; 0xa9
 8019aa6:	009b      	lsls	r3, r3, #2
 8019aa8:	2100      	movs	r1, #0
 8019aaa:	50d1      	str	r1, [r2, r3]
  pdev->dev_test_mode = 0U;
 8019aac:	687a      	ldr	r2, [r7, #4]
 8019aae:	23a8      	movs	r3, #168	; 0xa8
 8019ab0:	009b      	lsls	r3, r3, #2
 8019ab2:	2100      	movs	r1, #0
 8019ab4:	54d1      	strb	r1, [r2, r3]
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8019ab6:	687a      	ldr	r2, [r7, #4]
 8019ab8:	23ae      	movs	r3, #174	; 0xae
 8019aba:	009b      	lsls	r3, r3, #2
 8019abc:	58d3      	ldr	r3, [r2, r3]
 8019abe:	2b00      	cmp	r3, #0
 8019ac0:	d016      	beq.n	8019af0 <USBD_LL_Reset+0x78>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8019ac2:	687a      	ldr	r2, [r7, #4]
 8019ac4:	23ae      	movs	r3, #174	; 0xae
 8019ac6:	009b      	lsls	r3, r3, #2
 8019ac8:	58d3      	ldr	r3, [r2, r3]
 8019aca:	685b      	ldr	r3, [r3, #4]
 8019acc:	2b00      	cmp	r3, #0
 8019ace:	d00f      	beq.n	8019af0 <USBD_LL_Reset+0x78>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8019ad0:	687a      	ldr	r2, [r7, #4]
 8019ad2:	23ae      	movs	r3, #174	; 0xae
 8019ad4:	009b      	lsls	r3, r3, #2
 8019ad6:	58d3      	ldr	r3, [r2, r3]
 8019ad8:	685a      	ldr	r2, [r3, #4]
 8019ada:	687b      	ldr	r3, [r7, #4]
 8019adc:	685b      	ldr	r3, [r3, #4]
 8019ade:	b2d9      	uxtb	r1, r3
 8019ae0:	687b      	ldr	r3, [r7, #4]
 8019ae2:	0018      	movs	r0, r3
 8019ae4:	4790      	blx	r2
 8019ae6:	1e03      	subs	r3, r0, #0
 8019ae8:	d002      	beq.n	8019af0 <USBD_LL_Reset+0x78>
      {
        ret = USBD_FAIL;
 8019aea:	193b      	adds	r3, r7, r4
 8019aec:	2203      	movs	r2, #3
 8019aee:	701a      	strb	r2, [r3, #0]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8019af0:	6878      	ldr	r0, [r7, #4]
 8019af2:	2340      	movs	r3, #64	; 0x40
 8019af4:	2200      	movs	r2, #0
 8019af6:	2100      	movs	r1, #0
 8019af8:	f007 fabf 	bl	802107a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8019afc:	687a      	ldr	r2, [r7, #4]
 8019afe:	23b2      	movs	r3, #178	; 0xb2
 8019b00:	005b      	lsls	r3, r3, #1
 8019b02:	2101      	movs	r1, #1
 8019b04:	52d1      	strh	r1, [r2, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8019b06:	687a      	ldr	r2, [r7, #4]
 8019b08:	23b0      	movs	r3, #176	; 0xb0
 8019b0a:	005b      	lsls	r3, r3, #1
 8019b0c:	2140      	movs	r1, #64	; 0x40
 8019b0e:	50d1      	str	r1, [r2, r3]

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8019b10:	6878      	ldr	r0, [r7, #4]
 8019b12:	2340      	movs	r3, #64	; 0x40
 8019b14:	2200      	movs	r2, #0
 8019b16:	2180      	movs	r1, #128	; 0x80
 8019b18:	f007 faaf 	bl	802107a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8019b1c:	687b      	ldr	r3, [r7, #4]
 8019b1e:	2201      	movs	r2, #1
 8019b20:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8019b22:	687b      	ldr	r3, [r7, #4]
 8019b24:	2240      	movs	r2, #64	; 0x40
 8019b26:	621a      	str	r2, [r3, #32]

  return ret;
 8019b28:	230f      	movs	r3, #15
 8019b2a:	18fb      	adds	r3, r7, r3
 8019b2c:	781b      	ldrb	r3, [r3, #0]
}
 8019b2e:	0018      	movs	r0, r3
 8019b30:	46bd      	mov	sp, r7
 8019b32:	b005      	add	sp, #20
 8019b34:	bd90      	pop	{r4, r7, pc}

08019b36 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8019b36:	b580      	push	{r7, lr}
 8019b38:	b082      	sub	sp, #8
 8019b3a:	af00      	add	r7, sp, #0
 8019b3c:	6078      	str	r0, [r7, #4]
 8019b3e:	000a      	movs	r2, r1
 8019b40:	1cfb      	adds	r3, r7, #3
 8019b42:	701a      	strb	r2, [r3, #0]
  pdev->dev_speed = speed;
 8019b44:	687b      	ldr	r3, [r7, #4]
 8019b46:	1cfa      	adds	r2, r7, #3
 8019b48:	7812      	ldrb	r2, [r2, #0]
 8019b4a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8019b4c:	2300      	movs	r3, #0
}
 8019b4e:	0018      	movs	r0, r3
 8019b50:	46bd      	mov	sp, r7
 8019b52:	b002      	add	sp, #8
 8019b54:	bd80      	pop	{r7, pc}
	...

08019b58 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8019b58:	b580      	push	{r7, lr}
 8019b5a:	b082      	sub	sp, #8
 8019b5c:	af00      	add	r7, sp, #0
 8019b5e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8019b60:	687a      	ldr	r2, [r7, #4]
 8019b62:	23a7      	movs	r3, #167	; 0xa7
 8019b64:	009b      	lsls	r3, r3, #2
 8019b66:	5cd3      	ldrb	r3, [r2, r3]
 8019b68:	b2d9      	uxtb	r1, r3
 8019b6a:	687b      	ldr	r3, [r7, #4]
 8019b6c:	4a05      	ldr	r2, [pc, #20]	; (8019b84 <USBD_LL_Suspend+0x2c>)
 8019b6e:	5499      	strb	r1, [r3, r2]
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8019b70:	687a      	ldr	r2, [r7, #4]
 8019b72:	23a7      	movs	r3, #167	; 0xa7
 8019b74:	009b      	lsls	r3, r3, #2
 8019b76:	2104      	movs	r1, #4
 8019b78:	54d1      	strb	r1, [r2, r3]

  return USBD_OK;
 8019b7a:	2300      	movs	r3, #0
}
 8019b7c:	0018      	movs	r0, r3
 8019b7e:	46bd      	mov	sp, r7
 8019b80:	b002      	add	sp, #8
 8019b82:	bd80      	pop	{r7, pc}
 8019b84:	0000029d 	.word	0x0000029d

08019b88 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8019b88:	b580      	push	{r7, lr}
 8019b8a:	b082      	sub	sp, #8
 8019b8c:	af00      	add	r7, sp, #0
 8019b8e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8019b90:	687a      	ldr	r2, [r7, #4]
 8019b92:	23a7      	movs	r3, #167	; 0xa7
 8019b94:	009b      	lsls	r3, r3, #2
 8019b96:	5cd3      	ldrb	r3, [r2, r3]
 8019b98:	b2db      	uxtb	r3, r3
 8019b9a:	2b04      	cmp	r3, #4
 8019b9c:	d107      	bne.n	8019bae <USBD_LL_Resume+0x26>
  {
    pdev->dev_state = pdev->dev_old_state;
 8019b9e:	687b      	ldr	r3, [r7, #4]
 8019ba0:	4a05      	ldr	r2, [pc, #20]	; (8019bb8 <USBD_LL_Resume+0x30>)
 8019ba2:	5c9b      	ldrb	r3, [r3, r2]
 8019ba4:	b2d9      	uxtb	r1, r3
 8019ba6:	687a      	ldr	r2, [r7, #4]
 8019ba8:	23a7      	movs	r3, #167	; 0xa7
 8019baa:	009b      	lsls	r3, r3, #2
 8019bac:	54d1      	strb	r1, [r2, r3]
  }

  return USBD_OK;
 8019bae:	2300      	movs	r3, #0
}
 8019bb0:	0018      	movs	r0, r3
 8019bb2:	46bd      	mov	sp, r7
 8019bb4:	b002      	add	sp, #8
 8019bb6:	bd80      	pop	{r7, pc}
 8019bb8:	0000029d 	.word	0x0000029d

08019bbc <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8019bbc:	b580      	push	{r7, lr}
 8019bbe:	b082      	sub	sp, #8
 8019bc0:	af00      	add	r7, sp, #0
 8019bc2:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8019bc4:	687a      	ldr	r2, [r7, #4]
 8019bc6:	23a7      	movs	r3, #167	; 0xa7
 8019bc8:	009b      	lsls	r3, r3, #2
 8019bca:	5cd3      	ldrb	r3, [r2, r3]
 8019bcc:	b2db      	uxtb	r3, r3
 8019bce:	2b03      	cmp	r3, #3
 8019bd0:	d114      	bne.n	8019bfc <USBD_LL_SOF+0x40>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8019bd2:	687a      	ldr	r2, [r7, #4]
 8019bd4:	23ae      	movs	r3, #174	; 0xae
 8019bd6:	009b      	lsls	r3, r3, #2
 8019bd8:	58d3      	ldr	r3, [r2, r3]
 8019bda:	2b00      	cmp	r3, #0
 8019bdc:	d00e      	beq.n	8019bfc <USBD_LL_SOF+0x40>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8019bde:	687a      	ldr	r2, [r7, #4]
 8019be0:	23ae      	movs	r3, #174	; 0xae
 8019be2:	009b      	lsls	r3, r3, #2
 8019be4:	58d3      	ldr	r3, [r2, r3]
 8019be6:	69db      	ldr	r3, [r3, #28]
 8019be8:	2b00      	cmp	r3, #0
 8019bea:	d007      	beq.n	8019bfc <USBD_LL_SOF+0x40>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8019bec:	687a      	ldr	r2, [r7, #4]
 8019bee:	23ae      	movs	r3, #174	; 0xae
 8019bf0:	009b      	lsls	r3, r3, #2
 8019bf2:	58d3      	ldr	r3, [r2, r3]
 8019bf4:	69db      	ldr	r3, [r3, #28]
 8019bf6:	687a      	ldr	r2, [r7, #4]
 8019bf8:	0010      	movs	r0, r2
 8019bfa:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8019bfc:	2300      	movs	r3, #0
}
 8019bfe:	0018      	movs	r0, r3
 8019c00:	46bd      	mov	sp, r7
 8019c02:	b002      	add	sp, #8
 8019c04:	bd80      	pop	{r7, pc}

08019c06 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8019c06:	b580      	push	{r7, lr}
 8019c08:	b082      	sub	sp, #8
 8019c0a:	af00      	add	r7, sp, #0
 8019c0c:	6078      	str	r0, [r7, #4]
 8019c0e:	000a      	movs	r2, r1
 8019c10:	1cfb      	adds	r3, r7, #3
 8019c12:	701a      	strb	r2, [r3, #0]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8019c14:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8019c16:	0018      	movs	r0, r3
 8019c18:	46bd      	mov	sp, r7
 8019c1a:	b002      	add	sp, #8
 8019c1c:	bd80      	pop	{r7, pc}

08019c1e <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8019c1e:	b580      	push	{r7, lr}
 8019c20:	b082      	sub	sp, #8
 8019c22:	af00      	add	r7, sp, #0
 8019c24:	6078      	str	r0, [r7, #4]
 8019c26:	000a      	movs	r2, r1
 8019c28:	1cfb      	adds	r3, r7, #3
 8019c2a:	701a      	strb	r2, [r3, #0]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8019c2c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8019c2e:	0018      	movs	r0, r3
 8019c30:	46bd      	mov	sp, r7
 8019c32:	b002      	add	sp, #8
 8019c34:	bd80      	pop	{r7, pc}

08019c36 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8019c36:	b580      	push	{r7, lr}
 8019c38:	b086      	sub	sp, #24
 8019c3a:	af00      	add	r7, sp, #0
 8019c3c:	6078      	str	r0, [r7, #4]
 8019c3e:	000a      	movs	r2, r1
 8019c40:	1cfb      	adds	r3, r7, #3
 8019c42:	701a      	strb	r2, [r3, #0]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8019c44:	687b      	ldr	r3, [r7, #4]
 8019c46:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8019c48:	687b      	ldr	r3, [r7, #4]
 8019c4a:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8019c4c:	2300      	movs	r3, #0
 8019c4e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8019c50:	68fb      	ldr	r3, [r7, #12]
 8019c52:	789a      	ldrb	r2, [r3, #2]
 8019c54:	78db      	ldrb	r3, [r3, #3]
 8019c56:	021b      	lsls	r3, r3, #8
 8019c58:	4313      	orrs	r3, r2
 8019c5a:	b29a      	uxth	r2, r3
 8019c5c:	68fb      	ldr	r3, [r7, #12]
 8019c5e:	781b      	ldrb	r3, [r3, #0]
 8019c60:	b29b      	uxth	r3, r3
 8019c62:	429a      	cmp	r2, r3
 8019c64:	d92a      	bls.n	8019cbc <USBD_GetEpDesc+0x86>
  {
    ptr = desc->bLength;
 8019c66:	68fb      	ldr	r3, [r7, #12]
 8019c68:	781b      	ldrb	r3, [r3, #0]
 8019c6a:	b29a      	uxth	r2, r3
 8019c6c:	230a      	movs	r3, #10
 8019c6e:	18fb      	adds	r3, r7, r3
 8019c70:	801a      	strh	r2, [r3, #0]

    while (ptr < desc->wTotalLength)
 8019c72:	e016      	b.n	8019ca2 <USBD_GetEpDesc+0x6c>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8019c74:	230a      	movs	r3, #10
 8019c76:	18fa      	adds	r2, r7, r3
 8019c78:	697b      	ldr	r3, [r7, #20]
 8019c7a:	0011      	movs	r1, r2
 8019c7c:	0018      	movs	r0, r3
 8019c7e:	f000 f822 	bl	8019cc6 <USBD_GetNextDesc>
 8019c82:	0003      	movs	r3, r0
 8019c84:	617b      	str	r3, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8019c86:	697b      	ldr	r3, [r7, #20]
 8019c88:	785b      	ldrb	r3, [r3, #1]
 8019c8a:	2b05      	cmp	r3, #5
 8019c8c:	d109      	bne.n	8019ca2 <USBD_GetEpDesc+0x6c>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8019c8e:	697b      	ldr	r3, [r7, #20]
 8019c90:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8019c92:	693b      	ldr	r3, [r7, #16]
 8019c94:	789b      	ldrb	r3, [r3, #2]
 8019c96:	1cfa      	adds	r2, r7, #3
 8019c98:	7812      	ldrb	r2, [r2, #0]
 8019c9a:	429a      	cmp	r2, r3
 8019c9c:	d00d      	beq.n	8019cba <USBD_GetEpDesc+0x84>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8019c9e:	2300      	movs	r3, #0
 8019ca0:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8019ca2:	68fb      	ldr	r3, [r7, #12]
 8019ca4:	789a      	ldrb	r2, [r3, #2]
 8019ca6:	78db      	ldrb	r3, [r3, #3]
 8019ca8:	021b      	lsls	r3, r3, #8
 8019caa:	4313      	orrs	r3, r2
 8019cac:	b29a      	uxth	r2, r3
 8019cae:	230a      	movs	r3, #10
 8019cb0:	18fb      	adds	r3, r7, r3
 8019cb2:	881b      	ldrh	r3, [r3, #0]
 8019cb4:	429a      	cmp	r2, r3
 8019cb6:	d8dd      	bhi.n	8019c74 <USBD_GetEpDesc+0x3e>
 8019cb8:	e000      	b.n	8019cbc <USBD_GetEpDesc+0x86>
          break;
 8019cba:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }

  return (void *)pEpDesc;
 8019cbc:	693b      	ldr	r3, [r7, #16]
}
 8019cbe:	0018      	movs	r0, r3
 8019cc0:	46bd      	mov	sp, r7
 8019cc2:	b006      	add	sp, #24
 8019cc4:	bd80      	pop	{r7, pc}

08019cc6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8019cc6:	b580      	push	{r7, lr}
 8019cc8:	b084      	sub	sp, #16
 8019cca:	af00      	add	r7, sp, #0
 8019ccc:	6078      	str	r0, [r7, #4]
 8019cce:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8019cd0:	687b      	ldr	r3, [r7, #4]
 8019cd2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8019cd4:	683b      	ldr	r3, [r7, #0]
 8019cd6:	881a      	ldrh	r2, [r3, #0]
 8019cd8:	68fb      	ldr	r3, [r7, #12]
 8019cda:	781b      	ldrb	r3, [r3, #0]
 8019cdc:	b29b      	uxth	r3, r3
 8019cde:	18d3      	adds	r3, r2, r3
 8019ce0:	b29a      	uxth	r2, r3
 8019ce2:	683b      	ldr	r3, [r7, #0]
 8019ce4:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8019ce6:	68fb      	ldr	r3, [r7, #12]
 8019ce8:	781b      	ldrb	r3, [r3, #0]
 8019cea:	001a      	movs	r2, r3
 8019cec:	687b      	ldr	r3, [r7, #4]
 8019cee:	189b      	adds	r3, r3, r2
 8019cf0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8019cf2:	68fb      	ldr	r3, [r7, #12]
}
 8019cf4:	0018      	movs	r0, r3
 8019cf6:	46bd      	mov	sp, r7
 8019cf8:	b004      	add	sp, #16
 8019cfa:	bd80      	pop	{r7, pc}

08019cfc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8019cfc:	b580      	push	{r7, lr}
 8019cfe:	b086      	sub	sp, #24
 8019d00:	af00      	add	r7, sp, #0
 8019d02:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8019d04:	687b      	ldr	r3, [r7, #4]
 8019d06:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8019d08:	697b      	ldr	r3, [r7, #20]
 8019d0a:	781a      	ldrb	r2, [r3, #0]
 8019d0c:	2112      	movs	r1, #18
 8019d0e:	187b      	adds	r3, r7, r1
 8019d10:	801a      	strh	r2, [r3, #0]
  _pbuff++;
 8019d12:	697b      	ldr	r3, [r7, #20]
 8019d14:	3301      	adds	r3, #1
 8019d16:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8019d18:	697b      	ldr	r3, [r7, #20]
 8019d1a:	781a      	ldrb	r2, [r3, #0]
 8019d1c:	2010      	movs	r0, #16
 8019d1e:	183b      	adds	r3, r7, r0
 8019d20:	801a      	strh	r2, [r3, #0]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8019d22:	183b      	adds	r3, r7, r0
 8019d24:	881b      	ldrh	r3, [r3, #0]
 8019d26:	021b      	lsls	r3, r3, #8
 8019d28:	b21a      	sxth	r2, r3
 8019d2a:	187b      	adds	r3, r7, r1
 8019d2c:	2100      	movs	r1, #0
 8019d2e:	5e5b      	ldrsh	r3, [r3, r1]
 8019d30:	4313      	orrs	r3, r2
 8019d32:	b21a      	sxth	r2, r3
 8019d34:	210e      	movs	r1, #14
 8019d36:	187b      	adds	r3, r7, r1
 8019d38:	801a      	strh	r2, [r3, #0]

  return _SwapVal;
 8019d3a:	187b      	adds	r3, r7, r1
 8019d3c:	881b      	ldrh	r3, [r3, #0]
}
 8019d3e:	0018      	movs	r0, r3
 8019d40:	46bd      	mov	sp, r7
 8019d42:	b006      	add	sp, #24
 8019d44:	bd80      	pop	{r7, pc}
	...

08019d48 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8019d48:	b590      	push	{r4, r7, lr}
 8019d4a:	b085      	sub	sp, #20
 8019d4c:	af00      	add	r7, sp, #0
 8019d4e:	6078      	str	r0, [r7, #4]
 8019d50:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8019d52:	230f      	movs	r3, #15
 8019d54:	18fb      	adds	r3, r7, r3
 8019d56:	2200      	movs	r2, #0
 8019d58:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8019d5a:	683b      	ldr	r3, [r7, #0]
 8019d5c:	781b      	ldrb	r3, [r3, #0]
 8019d5e:	001a      	movs	r2, r3
 8019d60:	2360      	movs	r3, #96	; 0x60
 8019d62:	4013      	ands	r3, r2
 8019d64:	2b40      	cmp	r3, #64	; 0x40
 8019d66:	d004      	beq.n	8019d72 <USBD_StdDevReq+0x2a>
 8019d68:	d85b      	bhi.n	8019e22 <USBD_StdDevReq+0xda>
 8019d6a:	2b00      	cmp	r3, #0
 8019d6c:	d013      	beq.n	8019d96 <USBD_StdDevReq+0x4e>
 8019d6e:	2b20      	cmp	r3, #32
 8019d70:	d157      	bne.n	8019e22 <USBD_StdDevReq+0xda>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8019d72:	687a      	ldr	r2, [r7, #4]
 8019d74:	23b5      	movs	r3, #181	; 0xb5
 8019d76:	009b      	lsls	r3, r3, #2
 8019d78:	58d2      	ldr	r2, [r2, r3]
 8019d7a:	687b      	ldr	r3, [r7, #4]
 8019d7c:	32ae      	adds	r2, #174	; 0xae
 8019d7e:	0092      	lsls	r2, r2, #2
 8019d80:	58d3      	ldr	r3, [r2, r3]
 8019d82:	689b      	ldr	r3, [r3, #8]
 8019d84:	220f      	movs	r2, #15
 8019d86:	18bc      	adds	r4, r7, r2
 8019d88:	6839      	ldr	r1, [r7, #0]
 8019d8a:	687a      	ldr	r2, [r7, #4]
 8019d8c:	0010      	movs	r0, r2
 8019d8e:	4798      	blx	r3
 8019d90:	0003      	movs	r3, r0
 8019d92:	7023      	strb	r3, [r4, #0]
      break;
 8019d94:	e04c      	b.n	8019e30 <USBD_StdDevReq+0xe8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8019d96:	683b      	ldr	r3, [r7, #0]
 8019d98:	785b      	ldrb	r3, [r3, #1]
 8019d9a:	2b09      	cmp	r3, #9
 8019d9c:	d839      	bhi.n	8019e12 <USBD_StdDevReq+0xca>
 8019d9e:	009a      	lsls	r2, r3, #2
 8019da0:	4b27      	ldr	r3, [pc, #156]	; (8019e40 <USBD_StdDevReq+0xf8>)
 8019da2:	18d3      	adds	r3, r2, r3
 8019da4:	681b      	ldr	r3, [r3, #0]
 8019da6:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8019da8:	683a      	ldr	r2, [r7, #0]
 8019daa:	687b      	ldr	r3, [r7, #4]
 8019dac:	0011      	movs	r1, r2
 8019dae:	0018      	movs	r0, r3
 8019db0:	f000 fada 	bl	801a368 <USBD_GetDescriptor>
          break;
 8019db4:	e034      	b.n	8019e20 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8019db6:	683a      	ldr	r2, [r7, #0]
 8019db8:	687b      	ldr	r3, [r7, #4]
 8019dba:	0011      	movs	r1, r2
 8019dbc:	0018      	movs	r0, r3
 8019dbe:	f000 fcad 	bl	801a71c <USBD_SetAddress>
          break;
 8019dc2:	e02d      	b.n	8019e20 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8019dc4:	230f      	movs	r3, #15
 8019dc6:	18fc      	adds	r4, r7, r3
 8019dc8:	683a      	ldr	r2, [r7, #0]
 8019dca:	687b      	ldr	r3, [r7, #4]
 8019dcc:	0011      	movs	r1, r2
 8019dce:	0018      	movs	r0, r3
 8019dd0:	f000 fcfa 	bl	801a7c8 <USBD_SetConfig>
 8019dd4:	0003      	movs	r3, r0
 8019dd6:	7023      	strb	r3, [r4, #0]
          break;
 8019dd8:	e022      	b.n	8019e20 <USBD_StdDevReq+0xd8>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8019dda:	683a      	ldr	r2, [r7, #0]
 8019ddc:	687b      	ldr	r3, [r7, #4]
 8019dde:	0011      	movs	r1, r2
 8019de0:	0018      	movs	r0, r3
 8019de2:	f000 fdbf 	bl	801a964 <USBD_GetConfig>
          break;
 8019de6:	e01b      	b.n	8019e20 <USBD_StdDevReq+0xd8>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8019de8:	683a      	ldr	r2, [r7, #0]
 8019dea:	687b      	ldr	r3, [r7, #4]
 8019dec:	0011      	movs	r1, r2
 8019dee:	0018      	movs	r0, r3
 8019df0:	f000 fdf4 	bl	801a9dc <USBD_GetStatus>
          break;
 8019df4:	e014      	b.n	8019e20 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8019df6:	683a      	ldr	r2, [r7, #0]
 8019df8:	687b      	ldr	r3, [r7, #4]
 8019dfa:	0011      	movs	r1, r2
 8019dfc:	0018      	movs	r0, r3
 8019dfe:	f000 fe28 	bl	801aa52 <USBD_SetFeature>
          break;
 8019e02:	e00d      	b.n	8019e20 <USBD_StdDevReq+0xd8>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8019e04:	683a      	ldr	r2, [r7, #0]
 8019e06:	687b      	ldr	r3, [r7, #4]
 8019e08:	0011      	movs	r1, r2
 8019e0a:	0018      	movs	r0, r3
 8019e0c:	f000 fe50 	bl	801aab0 <USBD_ClrFeature>
          break;
 8019e10:	e006      	b.n	8019e20 <USBD_StdDevReq+0xd8>

        default:
          USBD_CtlError(pdev, req);
 8019e12:	683a      	ldr	r2, [r7, #0]
 8019e14:	687b      	ldr	r3, [r7, #4]
 8019e16:	0011      	movs	r1, r2
 8019e18:	0018      	movs	r0, r3
 8019e1a:	f000 fead 	bl	801ab78 <USBD_CtlError>
          break;
 8019e1e:	46c0      	nop			; (mov r8, r8)
      }
      break;
 8019e20:	e006      	b.n	8019e30 <USBD_StdDevReq+0xe8>

    default:
      USBD_CtlError(pdev, req);
 8019e22:	683a      	ldr	r2, [r7, #0]
 8019e24:	687b      	ldr	r3, [r7, #4]
 8019e26:	0011      	movs	r1, r2
 8019e28:	0018      	movs	r0, r3
 8019e2a:	f000 fea5 	bl	801ab78 <USBD_CtlError>
      break;
 8019e2e:	46c0      	nop			; (mov r8, r8)
  }

  return ret;
 8019e30:	230f      	movs	r3, #15
 8019e32:	18fb      	adds	r3, r7, r3
 8019e34:	781b      	ldrb	r3, [r3, #0]
}
 8019e36:	0018      	movs	r0, r3
 8019e38:	46bd      	mov	sp, r7
 8019e3a:	b005      	add	sp, #20
 8019e3c:	bd90      	pop	{r4, r7, pc}
 8019e3e:	46c0      	nop			; (mov r8, r8)
 8019e40:	0802ad48 	.word	0x0802ad48

08019e44 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8019e44:	b5b0      	push	{r4, r5, r7, lr}
 8019e46:	b084      	sub	sp, #16
 8019e48:	af00      	add	r7, sp, #0
 8019e4a:	6078      	str	r0, [r7, #4]
 8019e4c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8019e4e:	230f      	movs	r3, #15
 8019e50:	18fb      	adds	r3, r7, r3
 8019e52:	2200      	movs	r2, #0
 8019e54:	701a      	strb	r2, [r3, #0]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8019e56:	683b      	ldr	r3, [r7, #0]
 8019e58:	781b      	ldrb	r3, [r3, #0]
 8019e5a:	001a      	movs	r2, r3
 8019e5c:	2360      	movs	r3, #96	; 0x60
 8019e5e:	4013      	ands	r3, r2
 8019e60:	2b40      	cmp	r3, #64	; 0x40
 8019e62:	d005      	beq.n	8019e70 <USBD_StdItfReq+0x2c>
 8019e64:	d900      	bls.n	8019e68 <USBD_StdItfReq+0x24>
 8019e66:	e06c      	b.n	8019f42 <USBD_StdItfReq+0xfe>
 8019e68:	2b00      	cmp	r3, #0
 8019e6a:	d001      	beq.n	8019e70 <USBD_StdItfReq+0x2c>
 8019e6c:	2b20      	cmp	r3, #32
 8019e6e:	d168      	bne.n	8019f42 <USBD_StdItfReq+0xfe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8019e70:	687a      	ldr	r2, [r7, #4]
 8019e72:	23a7      	movs	r3, #167	; 0xa7
 8019e74:	009b      	lsls	r3, r3, #2
 8019e76:	5cd3      	ldrb	r3, [r2, r3]
 8019e78:	b2db      	uxtb	r3, r3
 8019e7a:	3b01      	subs	r3, #1
 8019e7c:	2b02      	cmp	r3, #2
 8019e7e:	d857      	bhi.n	8019f30 <USBD_StdItfReq+0xec>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8019e80:	683b      	ldr	r3, [r7, #0]
 8019e82:	889b      	ldrh	r3, [r3, #4]
 8019e84:	b2db      	uxtb	r3, r3
 8019e86:	2b01      	cmp	r3, #1
 8019e88:	d84b      	bhi.n	8019f22 <USBD_StdItfReq+0xde>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8019e8a:	683b      	ldr	r3, [r7, #0]
 8019e8c:	889b      	ldrh	r3, [r3, #4]
 8019e8e:	b2da      	uxtb	r2, r3
 8019e90:	250e      	movs	r5, #14
 8019e92:	197c      	adds	r4, r7, r5
 8019e94:	687b      	ldr	r3, [r7, #4]
 8019e96:	0011      	movs	r1, r2
 8019e98:	0018      	movs	r0, r3
 8019e9a:	f7ff feb4 	bl	8019c06 <USBD_CoreFindIF>
 8019e9e:	0003      	movs	r3, r0
 8019ea0:	7023      	strb	r3, [r4, #0]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8019ea2:	0029      	movs	r1, r5
 8019ea4:	187b      	adds	r3, r7, r1
 8019ea6:	781b      	ldrb	r3, [r3, #0]
 8019ea8:	2bff      	cmp	r3, #255	; 0xff
 8019eaa:	d028      	beq.n	8019efe <USBD_StdItfReq+0xba>
 8019eac:	187b      	adds	r3, r7, r1
 8019eae:	781b      	ldrb	r3, [r3, #0]
 8019eb0:	2b00      	cmp	r3, #0
 8019eb2:	d124      	bne.n	8019efe <USBD_StdItfReq+0xba>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8019eb4:	187b      	adds	r3, r7, r1
 8019eb6:	781a      	ldrb	r2, [r3, #0]
 8019eb8:	687b      	ldr	r3, [r7, #4]
 8019eba:	32ae      	adds	r2, #174	; 0xae
 8019ebc:	0092      	lsls	r2, r2, #2
 8019ebe:	58d3      	ldr	r3, [r2, r3]
 8019ec0:	689b      	ldr	r3, [r3, #8]
 8019ec2:	2b00      	cmp	r3, #0
 8019ec4:	d016      	beq.n	8019ef4 <USBD_StdItfReq+0xb0>
              {
                pdev->classId = idx;
 8019ec6:	0008      	movs	r0, r1
 8019ec8:	187b      	adds	r3, r7, r1
 8019eca:	7819      	ldrb	r1, [r3, #0]
 8019ecc:	687a      	ldr	r2, [r7, #4]
 8019ece:	23b5      	movs	r3, #181	; 0xb5
 8019ed0:	009b      	lsls	r3, r3, #2
 8019ed2:	50d1      	str	r1, [r2, r3]
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8019ed4:	183b      	adds	r3, r7, r0
 8019ed6:	781a      	ldrb	r2, [r3, #0]
 8019ed8:	687b      	ldr	r3, [r7, #4]
 8019eda:	32ae      	adds	r2, #174	; 0xae
 8019edc:	0092      	lsls	r2, r2, #2
 8019ede:	58d3      	ldr	r3, [r2, r3]
 8019ee0:	689b      	ldr	r3, [r3, #8]
 8019ee2:	220f      	movs	r2, #15
 8019ee4:	18bc      	adds	r4, r7, r2
 8019ee6:	6839      	ldr	r1, [r7, #0]
 8019ee8:	687a      	ldr	r2, [r7, #4]
 8019eea:	0010      	movs	r0, r2
 8019eec:	4798      	blx	r3
 8019eee:	0003      	movs	r3, r0
 8019ef0:	7023      	strb	r3, [r4, #0]
              if (pdev->pClass[idx]->Setup != NULL)
 8019ef2:	e008      	b.n	8019f06 <USBD_StdItfReq+0xc2>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8019ef4:	230f      	movs	r3, #15
 8019ef6:	18fb      	adds	r3, r7, r3
 8019ef8:	2203      	movs	r2, #3
 8019efa:	701a      	strb	r2, [r3, #0]
              if (pdev->pClass[idx]->Setup != NULL)
 8019efc:	e003      	b.n	8019f06 <USBD_StdItfReq+0xc2>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8019efe:	230f      	movs	r3, #15
 8019f00:	18fb      	adds	r3, r7, r3
 8019f02:	2203      	movs	r2, #3
 8019f04:	701a      	strb	r2, [r3, #0]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8019f06:	683b      	ldr	r3, [r7, #0]
 8019f08:	88db      	ldrh	r3, [r3, #6]
 8019f0a:	2b00      	cmp	r3, #0
 8019f0c:	d117      	bne.n	8019f3e <USBD_StdItfReq+0xfa>
 8019f0e:	230f      	movs	r3, #15
 8019f10:	18fb      	adds	r3, r7, r3
 8019f12:	781b      	ldrb	r3, [r3, #0]
 8019f14:	2b00      	cmp	r3, #0
 8019f16:	d112      	bne.n	8019f3e <USBD_StdItfReq+0xfa>
            {
              (void)USBD_CtlSendStatus(pdev);
 8019f18:	687b      	ldr	r3, [r7, #4]
 8019f1a:	0018      	movs	r0, r3
 8019f1c:	f000 ff12 	bl	801ad44 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8019f20:	e00d      	b.n	8019f3e <USBD_StdItfReq+0xfa>
            USBD_CtlError(pdev, req);
 8019f22:	683a      	ldr	r2, [r7, #0]
 8019f24:	687b      	ldr	r3, [r7, #4]
 8019f26:	0011      	movs	r1, r2
 8019f28:	0018      	movs	r0, r3
 8019f2a:	f000 fe25 	bl	801ab78 <USBD_CtlError>
          break;
 8019f2e:	e006      	b.n	8019f3e <USBD_StdItfReq+0xfa>

        default:
          USBD_CtlError(pdev, req);
 8019f30:	683a      	ldr	r2, [r7, #0]
 8019f32:	687b      	ldr	r3, [r7, #4]
 8019f34:	0011      	movs	r1, r2
 8019f36:	0018      	movs	r0, r3
 8019f38:	f000 fe1e 	bl	801ab78 <USBD_CtlError>
          break;
 8019f3c:	e000      	b.n	8019f40 <USBD_StdItfReq+0xfc>
          break;
 8019f3e:	46c0      	nop			; (mov r8, r8)
      }
      break;
 8019f40:	e006      	b.n	8019f50 <USBD_StdItfReq+0x10c>

    default:
      USBD_CtlError(pdev, req);
 8019f42:	683a      	ldr	r2, [r7, #0]
 8019f44:	687b      	ldr	r3, [r7, #4]
 8019f46:	0011      	movs	r1, r2
 8019f48:	0018      	movs	r0, r3
 8019f4a:	f000 fe15 	bl	801ab78 <USBD_CtlError>
      break;
 8019f4e:	46c0      	nop			; (mov r8, r8)
  }

  return ret;
 8019f50:	230f      	movs	r3, #15
 8019f52:	18fb      	adds	r3, r7, r3
 8019f54:	781b      	ldrb	r3, [r3, #0]
}
 8019f56:	0018      	movs	r0, r3
 8019f58:	46bd      	mov	sp, r7
 8019f5a:	b004      	add	sp, #16
 8019f5c:	bdb0      	pop	{r4, r5, r7, pc}

08019f5e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8019f5e:	b5b0      	push	{r4, r5, r7, lr}
 8019f60:	b084      	sub	sp, #16
 8019f62:	af00      	add	r7, sp, #0
 8019f64:	6078      	str	r0, [r7, #4]
 8019f66:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8019f68:	230f      	movs	r3, #15
 8019f6a:	18fb      	adds	r3, r7, r3
 8019f6c:	2200      	movs	r2, #0
 8019f6e:	701a      	strb	r2, [r3, #0]

  ep_addr = LOBYTE(req->wIndex);
 8019f70:	683b      	ldr	r3, [r7, #0]
 8019f72:	889a      	ldrh	r2, [r3, #4]
 8019f74:	230e      	movs	r3, #14
 8019f76:	18fb      	adds	r3, r7, r3
 8019f78:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8019f7a:	683b      	ldr	r3, [r7, #0]
 8019f7c:	781b      	ldrb	r3, [r3, #0]
 8019f7e:	001a      	movs	r2, r3
 8019f80:	2360      	movs	r3, #96	; 0x60
 8019f82:	4013      	ands	r3, r2
 8019f84:	2b40      	cmp	r3, #64	; 0x40
 8019f86:	d006      	beq.n	8019f96 <USBD_StdEPReq+0x38>
 8019f88:	d900      	bls.n	8019f8c <USBD_StdEPReq+0x2e>
 8019f8a:	e1de      	b.n	801a34a <USBD_StdEPReq+0x3ec>
 8019f8c:	2b00      	cmp	r3, #0
 8019f8e:	d039      	beq.n	801a004 <USBD_StdEPReq+0xa6>
 8019f90:	2b20      	cmp	r3, #32
 8019f92:	d000      	beq.n	8019f96 <USBD_StdEPReq+0x38>
 8019f94:	e1d9      	b.n	801a34a <USBD_StdEPReq+0x3ec>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8019f96:	250d      	movs	r5, #13
 8019f98:	197c      	adds	r4, r7, r5
 8019f9a:	230e      	movs	r3, #14
 8019f9c:	18fb      	adds	r3, r7, r3
 8019f9e:	781a      	ldrb	r2, [r3, #0]
 8019fa0:	687b      	ldr	r3, [r7, #4]
 8019fa2:	0011      	movs	r1, r2
 8019fa4:	0018      	movs	r0, r3
 8019fa6:	f7ff fe3a 	bl	8019c1e <USBD_CoreFindEP>
 8019faa:	0003      	movs	r3, r0
 8019fac:	7023      	strb	r3, [r4, #0]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8019fae:	197b      	adds	r3, r7, r5
 8019fb0:	781b      	ldrb	r3, [r3, #0]
 8019fb2:	2bff      	cmp	r3, #255	; 0xff
 8019fb4:	d100      	bne.n	8019fb8 <USBD_StdEPReq+0x5a>
 8019fb6:	e1cf      	b.n	801a358 <USBD_StdEPReq+0x3fa>
 8019fb8:	197b      	adds	r3, r7, r5
 8019fba:	781b      	ldrb	r3, [r3, #0]
 8019fbc:	2b00      	cmp	r3, #0
 8019fbe:	d000      	beq.n	8019fc2 <USBD_StdEPReq+0x64>
 8019fc0:	e1ca      	b.n	801a358 <USBD_StdEPReq+0x3fa>
      {
        pdev->classId = idx;
 8019fc2:	197b      	adds	r3, r7, r5
 8019fc4:	7819      	ldrb	r1, [r3, #0]
 8019fc6:	687a      	ldr	r2, [r7, #4]
 8019fc8:	23b5      	movs	r3, #181	; 0xb5
 8019fca:	009b      	lsls	r3, r3, #2
 8019fcc:	50d1      	str	r1, [r2, r3]
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8019fce:	0029      	movs	r1, r5
 8019fd0:	187b      	adds	r3, r7, r1
 8019fd2:	781a      	ldrb	r2, [r3, #0]
 8019fd4:	687b      	ldr	r3, [r7, #4]
 8019fd6:	32ae      	adds	r2, #174	; 0xae
 8019fd8:	0092      	lsls	r2, r2, #2
 8019fda:	58d3      	ldr	r3, [r2, r3]
 8019fdc:	689b      	ldr	r3, [r3, #8]
 8019fde:	2b00      	cmp	r3, #0
 8019fe0:	d100      	bne.n	8019fe4 <USBD_StdEPReq+0x86>
 8019fe2:	e1b9      	b.n	801a358 <USBD_StdEPReq+0x3fa>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8019fe4:	187b      	adds	r3, r7, r1
 8019fe6:	781a      	ldrb	r2, [r3, #0]
 8019fe8:	687b      	ldr	r3, [r7, #4]
 8019fea:	32ae      	adds	r2, #174	; 0xae
 8019fec:	0092      	lsls	r2, r2, #2
 8019fee:	58d3      	ldr	r3, [r2, r3]
 8019ff0:	689b      	ldr	r3, [r3, #8]
 8019ff2:	220f      	movs	r2, #15
 8019ff4:	18bc      	adds	r4, r7, r2
 8019ff6:	6839      	ldr	r1, [r7, #0]
 8019ff8:	687a      	ldr	r2, [r7, #4]
 8019ffa:	0010      	movs	r0, r2
 8019ffc:	4798      	blx	r3
 8019ffe:	0003      	movs	r3, r0
 801a000:	7023      	strb	r3, [r4, #0]
        }
      }
      break;
 801a002:	e1a9      	b.n	801a358 <USBD_StdEPReq+0x3fa>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801a004:	683b      	ldr	r3, [r7, #0]
 801a006:	785b      	ldrb	r3, [r3, #1]
 801a008:	2b03      	cmp	r3, #3
 801a00a:	d007      	beq.n	801a01c <USBD_StdEPReq+0xbe>
 801a00c:	dd00      	ble.n	801a010 <USBD_StdEPReq+0xb2>
 801a00e:	e194      	b.n	801a33a <USBD_StdEPReq+0x3dc>
 801a010:	2b00      	cmp	r3, #0
 801a012:	d100      	bne.n	801a016 <USBD_StdEPReq+0xb8>
 801a014:	e0c9      	b.n	801a1aa <USBD_StdEPReq+0x24c>
 801a016:	2b01      	cmp	r3, #1
 801a018:	d04d      	beq.n	801a0b6 <USBD_StdEPReq+0x158>
 801a01a:	e18e      	b.n	801a33a <USBD_StdEPReq+0x3dc>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801a01c:	687a      	ldr	r2, [r7, #4]
 801a01e:	23a7      	movs	r3, #167	; 0xa7
 801a020:	009b      	lsls	r3, r3, #2
 801a022:	5cd3      	ldrb	r3, [r2, r3]
 801a024:	b2db      	uxtb	r3, r3
 801a026:	2b02      	cmp	r3, #2
 801a028:	d002      	beq.n	801a030 <USBD_StdEPReq+0xd2>
 801a02a:	2b03      	cmp	r3, #3
 801a02c:	d01e      	beq.n	801a06c <USBD_StdEPReq+0x10e>
 801a02e:	e03a      	b.n	801a0a6 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801a030:	220e      	movs	r2, #14
 801a032:	18bb      	adds	r3, r7, r2
 801a034:	781b      	ldrb	r3, [r3, #0]
 801a036:	2b00      	cmp	r3, #0
 801a038:	d011      	beq.n	801a05e <USBD_StdEPReq+0x100>
 801a03a:	18bb      	adds	r3, r7, r2
 801a03c:	781b      	ldrb	r3, [r3, #0]
 801a03e:	2b80      	cmp	r3, #128	; 0x80
 801a040:	d00d      	beq.n	801a05e <USBD_StdEPReq+0x100>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801a042:	18bb      	adds	r3, r7, r2
 801a044:	781a      	ldrb	r2, [r3, #0]
 801a046:	687b      	ldr	r3, [r7, #4]
 801a048:	0011      	movs	r1, r2
 801a04a:	0018      	movs	r0, r3
 801a04c:	f007 f877 	bl	802113e <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801a050:	687b      	ldr	r3, [r7, #4]
 801a052:	2180      	movs	r1, #128	; 0x80
 801a054:	0018      	movs	r0, r3
 801a056:	f007 f872 	bl	802113e <USBD_LL_StallEP>
 801a05a:	46c0      	nop			; (mov r8, r8)
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801a05c:	e02a      	b.n	801a0b4 <USBD_StdEPReq+0x156>
                USBD_CtlError(pdev, req);
 801a05e:	683a      	ldr	r2, [r7, #0]
 801a060:	687b      	ldr	r3, [r7, #4]
 801a062:	0011      	movs	r1, r2
 801a064:	0018      	movs	r0, r3
 801a066:	f000 fd87 	bl	801ab78 <USBD_CtlError>
              break;
 801a06a:	e023      	b.n	801a0b4 <USBD_StdEPReq+0x156>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801a06c:	683b      	ldr	r3, [r7, #0]
 801a06e:	885b      	ldrh	r3, [r3, #2]
 801a070:	2b00      	cmp	r3, #0
 801a072:	d113      	bne.n	801a09c <USBD_StdEPReq+0x13e>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 801a074:	220e      	movs	r2, #14
 801a076:	18bb      	adds	r3, r7, r2
 801a078:	781b      	ldrb	r3, [r3, #0]
 801a07a:	2b00      	cmp	r3, #0
 801a07c:	d00e      	beq.n	801a09c <USBD_StdEPReq+0x13e>
 801a07e:	18bb      	adds	r3, r7, r2
 801a080:	781b      	ldrb	r3, [r3, #0]
 801a082:	2b80      	cmp	r3, #128	; 0x80
 801a084:	d00a      	beq.n	801a09c <USBD_StdEPReq+0x13e>
 801a086:	683b      	ldr	r3, [r7, #0]
 801a088:	88db      	ldrh	r3, [r3, #6]
 801a08a:	2b00      	cmp	r3, #0
 801a08c:	d106      	bne.n	801a09c <USBD_StdEPReq+0x13e>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 801a08e:	18bb      	adds	r3, r7, r2
 801a090:	781a      	ldrb	r2, [r3, #0]
 801a092:	687b      	ldr	r3, [r7, #4]
 801a094:	0011      	movs	r1, r2
 801a096:	0018      	movs	r0, r3
 801a098:	f007 f851 	bl	802113e <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 801a09c:	687b      	ldr	r3, [r7, #4]
 801a09e:	0018      	movs	r0, r3
 801a0a0:	f000 fe50 	bl	801ad44 <USBD_CtlSendStatus>

              break;
 801a0a4:	e006      	b.n	801a0b4 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 801a0a6:	683a      	ldr	r2, [r7, #0]
 801a0a8:	687b      	ldr	r3, [r7, #4]
 801a0aa:	0011      	movs	r1, r2
 801a0ac:	0018      	movs	r0, r3
 801a0ae:	f000 fd63 	bl	801ab78 <USBD_CtlError>
              break;
 801a0b2:	46c0      	nop			; (mov r8, r8)
          }
          break;
 801a0b4:	e148      	b.n	801a348 <USBD_StdEPReq+0x3ea>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801a0b6:	687a      	ldr	r2, [r7, #4]
 801a0b8:	23a7      	movs	r3, #167	; 0xa7
 801a0ba:	009b      	lsls	r3, r3, #2
 801a0bc:	5cd3      	ldrb	r3, [r2, r3]
 801a0be:	b2db      	uxtb	r3, r3
 801a0c0:	2b02      	cmp	r3, #2
 801a0c2:	d002      	beq.n	801a0ca <USBD_StdEPReq+0x16c>
 801a0c4:	2b03      	cmp	r3, #3
 801a0c6:	d01e      	beq.n	801a106 <USBD_StdEPReq+0x1a8>
 801a0c8:	e066      	b.n	801a198 <USBD_StdEPReq+0x23a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801a0ca:	220e      	movs	r2, #14
 801a0cc:	18bb      	adds	r3, r7, r2
 801a0ce:	781b      	ldrb	r3, [r3, #0]
 801a0d0:	2b00      	cmp	r3, #0
 801a0d2:	d011      	beq.n	801a0f8 <USBD_StdEPReq+0x19a>
 801a0d4:	18bb      	adds	r3, r7, r2
 801a0d6:	781b      	ldrb	r3, [r3, #0]
 801a0d8:	2b80      	cmp	r3, #128	; 0x80
 801a0da:	d00d      	beq.n	801a0f8 <USBD_StdEPReq+0x19a>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801a0dc:	18bb      	adds	r3, r7, r2
 801a0de:	781a      	ldrb	r2, [r3, #0]
 801a0e0:	687b      	ldr	r3, [r7, #4]
 801a0e2:	0011      	movs	r1, r2
 801a0e4:	0018      	movs	r0, r3
 801a0e6:	f007 f82a 	bl	802113e <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801a0ea:	687b      	ldr	r3, [r7, #4]
 801a0ec:	2180      	movs	r1, #128	; 0x80
 801a0ee:	0018      	movs	r0, r3
 801a0f0:	f007 f825 	bl	802113e <USBD_LL_StallEP>
 801a0f4:	46c0      	nop			; (mov r8, r8)
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801a0f6:	e057      	b.n	801a1a8 <USBD_StdEPReq+0x24a>
                USBD_CtlError(pdev, req);
 801a0f8:	683a      	ldr	r2, [r7, #0]
 801a0fa:	687b      	ldr	r3, [r7, #4]
 801a0fc:	0011      	movs	r1, r2
 801a0fe:	0018      	movs	r0, r3
 801a100:	f000 fd3a 	bl	801ab78 <USBD_CtlError>
              break;
 801a104:	e050      	b.n	801a1a8 <USBD_StdEPReq+0x24a>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801a106:	683b      	ldr	r3, [r7, #0]
 801a108:	885b      	ldrh	r3, [r3, #2]
 801a10a:	2b00      	cmp	r3, #0
 801a10c:	d14b      	bne.n	801a1a6 <USBD_StdEPReq+0x248>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 801a10e:	210e      	movs	r1, #14
 801a110:	187b      	adds	r3, r7, r1
 801a112:	781b      	ldrb	r3, [r3, #0]
 801a114:	227f      	movs	r2, #127	; 0x7f
 801a116:	4013      	ands	r3, r2
 801a118:	d006      	beq.n	801a128 <USBD_StdEPReq+0x1ca>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801a11a:	187b      	adds	r3, r7, r1
 801a11c:	781a      	ldrb	r2, [r3, #0]
 801a11e:	687b      	ldr	r3, [r7, #4]
 801a120:	0011      	movs	r1, r2
 801a122:	0018      	movs	r0, r3
 801a124:	f007 f836 	bl	8021194 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 801a128:	687b      	ldr	r3, [r7, #4]
 801a12a:	0018      	movs	r0, r3
 801a12c:	f000 fe0a 	bl	801ad44 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 801a130:	250d      	movs	r5, #13
 801a132:	197c      	adds	r4, r7, r5
 801a134:	230e      	movs	r3, #14
 801a136:	18fb      	adds	r3, r7, r3
 801a138:	781a      	ldrb	r2, [r3, #0]
 801a13a:	687b      	ldr	r3, [r7, #4]
 801a13c:	0011      	movs	r1, r2
 801a13e:	0018      	movs	r0, r3
 801a140:	f7ff fd6d 	bl	8019c1e <USBD_CoreFindEP>
 801a144:	0003      	movs	r3, r0
 801a146:	7023      	strb	r3, [r4, #0]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801a148:	197b      	adds	r3, r7, r5
 801a14a:	781b      	ldrb	r3, [r3, #0]
 801a14c:	2bff      	cmp	r3, #255	; 0xff
 801a14e:	d02a      	beq.n	801a1a6 <USBD_StdEPReq+0x248>
 801a150:	197b      	adds	r3, r7, r5
 801a152:	781b      	ldrb	r3, [r3, #0]
 801a154:	2b00      	cmp	r3, #0
 801a156:	d126      	bne.n	801a1a6 <USBD_StdEPReq+0x248>
                {
                  pdev->classId = idx;
 801a158:	197b      	adds	r3, r7, r5
 801a15a:	7819      	ldrb	r1, [r3, #0]
 801a15c:	687a      	ldr	r2, [r7, #4]
 801a15e:	23b5      	movs	r3, #181	; 0xb5
 801a160:	009b      	lsls	r3, r3, #2
 801a162:	50d1      	str	r1, [r2, r3]
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 801a164:	0029      	movs	r1, r5
 801a166:	187b      	adds	r3, r7, r1
 801a168:	781a      	ldrb	r2, [r3, #0]
 801a16a:	687b      	ldr	r3, [r7, #4]
 801a16c:	32ae      	adds	r2, #174	; 0xae
 801a16e:	0092      	lsls	r2, r2, #2
 801a170:	58d3      	ldr	r3, [r2, r3]
 801a172:	689b      	ldr	r3, [r3, #8]
 801a174:	2b00      	cmp	r3, #0
 801a176:	d016      	beq.n	801a1a6 <USBD_StdEPReq+0x248>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801a178:	187b      	adds	r3, r7, r1
 801a17a:	781a      	ldrb	r2, [r3, #0]
 801a17c:	687b      	ldr	r3, [r7, #4]
 801a17e:	32ae      	adds	r2, #174	; 0xae
 801a180:	0092      	lsls	r2, r2, #2
 801a182:	58d3      	ldr	r3, [r2, r3]
 801a184:	689b      	ldr	r3, [r3, #8]
 801a186:	220f      	movs	r2, #15
 801a188:	18bc      	adds	r4, r7, r2
 801a18a:	6839      	ldr	r1, [r7, #0]
 801a18c:	687a      	ldr	r2, [r7, #4]
 801a18e:	0010      	movs	r0, r2
 801a190:	4798      	blx	r3
 801a192:	0003      	movs	r3, r0
 801a194:	7023      	strb	r3, [r4, #0]
                  }
                }
              }
              break;
 801a196:	e006      	b.n	801a1a6 <USBD_StdEPReq+0x248>

            default:
              USBD_CtlError(pdev, req);
 801a198:	683a      	ldr	r2, [r7, #0]
 801a19a:	687b      	ldr	r3, [r7, #4]
 801a19c:	0011      	movs	r1, r2
 801a19e:	0018      	movs	r0, r3
 801a1a0:	f000 fcea 	bl	801ab78 <USBD_CtlError>
              break;
 801a1a4:	e000      	b.n	801a1a8 <USBD_StdEPReq+0x24a>
              break;
 801a1a6:	46c0      	nop			; (mov r8, r8)
          }
          break;
 801a1a8:	e0ce      	b.n	801a348 <USBD_StdEPReq+0x3ea>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801a1aa:	687a      	ldr	r2, [r7, #4]
 801a1ac:	23a7      	movs	r3, #167	; 0xa7
 801a1ae:	009b      	lsls	r3, r3, #2
 801a1b0:	5cd3      	ldrb	r3, [r2, r3]
 801a1b2:	b2db      	uxtb	r3, r3
 801a1b4:	2b02      	cmp	r3, #2
 801a1b6:	d002      	beq.n	801a1be <USBD_StdEPReq+0x260>
 801a1b8:	2b03      	cmp	r3, #3
 801a1ba:	d03c      	beq.n	801a236 <USBD_StdEPReq+0x2d8>
 801a1bc:	e0b5      	b.n	801a32a <USBD_StdEPReq+0x3cc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801a1be:	220e      	movs	r2, #14
 801a1c0:	18bb      	adds	r3, r7, r2
 801a1c2:	781b      	ldrb	r3, [r3, #0]
 801a1c4:	2b00      	cmp	r3, #0
 801a1c6:	d00a      	beq.n	801a1de <USBD_StdEPReq+0x280>
 801a1c8:	18bb      	adds	r3, r7, r2
 801a1ca:	781b      	ldrb	r3, [r3, #0]
 801a1cc:	2b80      	cmp	r3, #128	; 0x80
 801a1ce:	d006      	beq.n	801a1de <USBD_StdEPReq+0x280>
              {
                USBD_CtlError(pdev, req);
 801a1d0:	683a      	ldr	r2, [r7, #0]
 801a1d2:	687b      	ldr	r3, [r7, #4]
 801a1d4:	0011      	movs	r1, r2
 801a1d6:	0018      	movs	r0, r3
 801a1d8:	f000 fcce 	bl	801ab78 <USBD_CtlError>
                break;
 801a1dc:	e0ac      	b.n	801a338 <USBD_StdEPReq+0x3da>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801a1de:	220e      	movs	r2, #14
 801a1e0:	18bb      	adds	r3, r7, r2
 801a1e2:	781b      	ldrb	r3, [r3, #0]
 801a1e4:	b25b      	sxtb	r3, r3
 801a1e6:	2b00      	cmp	r3, #0
 801a1e8:	da0c      	bge.n	801a204 <USBD_StdEPReq+0x2a6>
 801a1ea:	18bb      	adds	r3, r7, r2
 801a1ec:	781b      	ldrb	r3, [r3, #0]
 801a1ee:	227f      	movs	r2, #127	; 0x7f
 801a1f0:	401a      	ands	r2, r3
 801a1f2:	0013      	movs	r3, r2
 801a1f4:	009b      	lsls	r3, r3, #2
 801a1f6:	189b      	adds	r3, r3, r2
 801a1f8:	009b      	lsls	r3, r3, #2
 801a1fa:	3310      	adds	r3, #16
 801a1fc:	687a      	ldr	r2, [r7, #4]
 801a1fe:	18d3      	adds	r3, r2, r3
 801a200:	3304      	adds	r3, #4
 801a202:	e00d      	b.n	801a220 <USBD_StdEPReq+0x2c2>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801a204:	230e      	movs	r3, #14
 801a206:	18fb      	adds	r3, r7, r3
 801a208:	781b      	ldrb	r3, [r3, #0]
 801a20a:	227f      	movs	r2, #127	; 0x7f
 801a20c:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801a20e:	0013      	movs	r3, r2
 801a210:	009b      	lsls	r3, r3, #2
 801a212:	189b      	adds	r3, r3, r2
 801a214:	009b      	lsls	r3, r3, #2
 801a216:	3351      	adds	r3, #81	; 0x51
 801a218:	33ff      	adds	r3, #255	; 0xff
 801a21a:	687a      	ldr	r2, [r7, #4]
 801a21c:	18d3      	adds	r3, r2, r3
 801a21e:	3304      	adds	r3, #4
 801a220:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801a222:	68bb      	ldr	r3, [r7, #8]
 801a224:	2200      	movs	r2, #0
 801a226:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801a228:	68b9      	ldr	r1, [r7, #8]
 801a22a:	687b      	ldr	r3, [r7, #4]
 801a22c:	2202      	movs	r2, #2
 801a22e:	0018      	movs	r0, r3
 801a230:	f000 fd2a 	bl	801ac88 <USBD_CtlSendData>
              break;
 801a234:	e080      	b.n	801a338 <USBD_StdEPReq+0x3da>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 801a236:	220e      	movs	r2, #14
 801a238:	18bb      	adds	r3, r7, r2
 801a23a:	781b      	ldrb	r3, [r3, #0]
 801a23c:	b25b      	sxtb	r3, r3
 801a23e:	2b00      	cmp	r3, #0
 801a240:	da14      	bge.n	801a26c <USBD_StdEPReq+0x30e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801a242:	18bb      	adds	r3, r7, r2
 801a244:	781b      	ldrb	r3, [r3, #0]
 801a246:	220f      	movs	r2, #15
 801a248:	401a      	ands	r2, r3
 801a24a:	6879      	ldr	r1, [r7, #4]
 801a24c:	0013      	movs	r3, r2
 801a24e:	009b      	lsls	r3, r3, #2
 801a250:	189b      	adds	r3, r3, r2
 801a252:	009b      	lsls	r3, r3, #2
 801a254:	18cb      	adds	r3, r1, r3
 801a256:	3324      	adds	r3, #36	; 0x24
 801a258:	881b      	ldrh	r3, [r3, #0]
 801a25a:	2b00      	cmp	r3, #0
 801a25c:	d11e      	bne.n	801a29c <USBD_StdEPReq+0x33e>
                {
                  USBD_CtlError(pdev, req);
 801a25e:	683a      	ldr	r2, [r7, #0]
 801a260:	687b      	ldr	r3, [r7, #4]
 801a262:	0011      	movs	r1, r2
 801a264:	0018      	movs	r0, r3
 801a266:	f000 fc87 	bl	801ab78 <USBD_CtlError>
                  break;
 801a26a:	e065      	b.n	801a338 <USBD_StdEPReq+0x3da>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801a26c:	230e      	movs	r3, #14
 801a26e:	18fb      	adds	r3, r7, r3
 801a270:	781b      	ldrb	r3, [r3, #0]
 801a272:	220f      	movs	r2, #15
 801a274:	401a      	ands	r2, r3
 801a276:	6878      	ldr	r0, [r7, #4]
 801a278:	23b2      	movs	r3, #178	; 0xb2
 801a27a:	0059      	lsls	r1, r3, #1
 801a27c:	0013      	movs	r3, r2
 801a27e:	009b      	lsls	r3, r3, #2
 801a280:	189b      	adds	r3, r3, r2
 801a282:	009b      	lsls	r3, r3, #2
 801a284:	18c3      	adds	r3, r0, r3
 801a286:	185b      	adds	r3, r3, r1
 801a288:	881b      	ldrh	r3, [r3, #0]
 801a28a:	2b00      	cmp	r3, #0
 801a28c:	d106      	bne.n	801a29c <USBD_StdEPReq+0x33e>
                {
                  USBD_CtlError(pdev, req);
 801a28e:	683a      	ldr	r2, [r7, #0]
 801a290:	687b      	ldr	r3, [r7, #4]
 801a292:	0011      	movs	r1, r2
 801a294:	0018      	movs	r0, r3
 801a296:	f000 fc6f 	bl	801ab78 <USBD_CtlError>
                  break;
 801a29a:	e04d      	b.n	801a338 <USBD_StdEPReq+0x3da>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801a29c:	220e      	movs	r2, #14
 801a29e:	18bb      	adds	r3, r7, r2
 801a2a0:	781b      	ldrb	r3, [r3, #0]
 801a2a2:	b25b      	sxtb	r3, r3
 801a2a4:	2b00      	cmp	r3, #0
 801a2a6:	da0c      	bge.n	801a2c2 <USBD_StdEPReq+0x364>
 801a2a8:	18bb      	adds	r3, r7, r2
 801a2aa:	781b      	ldrb	r3, [r3, #0]
 801a2ac:	227f      	movs	r2, #127	; 0x7f
 801a2ae:	401a      	ands	r2, r3
 801a2b0:	0013      	movs	r3, r2
 801a2b2:	009b      	lsls	r3, r3, #2
 801a2b4:	189b      	adds	r3, r3, r2
 801a2b6:	009b      	lsls	r3, r3, #2
 801a2b8:	3310      	adds	r3, #16
 801a2ba:	687a      	ldr	r2, [r7, #4]
 801a2bc:	18d3      	adds	r3, r2, r3
 801a2be:	3304      	adds	r3, #4
 801a2c0:	e00d      	b.n	801a2de <USBD_StdEPReq+0x380>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801a2c2:	230e      	movs	r3, #14
 801a2c4:	18fb      	adds	r3, r7, r3
 801a2c6:	781b      	ldrb	r3, [r3, #0]
 801a2c8:	227f      	movs	r2, #127	; 0x7f
 801a2ca:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801a2cc:	0013      	movs	r3, r2
 801a2ce:	009b      	lsls	r3, r3, #2
 801a2d0:	189b      	adds	r3, r3, r2
 801a2d2:	009b      	lsls	r3, r3, #2
 801a2d4:	3351      	adds	r3, #81	; 0x51
 801a2d6:	33ff      	adds	r3, #255	; 0xff
 801a2d8:	687a      	ldr	r2, [r7, #4]
 801a2da:	18d3      	adds	r3, r2, r3
 801a2dc:	3304      	adds	r3, #4
 801a2de:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801a2e0:	220e      	movs	r2, #14
 801a2e2:	18bb      	adds	r3, r7, r2
 801a2e4:	781b      	ldrb	r3, [r3, #0]
 801a2e6:	2b00      	cmp	r3, #0
 801a2e8:	d003      	beq.n	801a2f2 <USBD_StdEPReq+0x394>
 801a2ea:	18bb      	adds	r3, r7, r2
 801a2ec:	781b      	ldrb	r3, [r3, #0]
 801a2ee:	2b80      	cmp	r3, #128	; 0x80
 801a2f0:	d103      	bne.n	801a2fa <USBD_StdEPReq+0x39c>
              {
                pep->status = 0x0000U;
 801a2f2:	68bb      	ldr	r3, [r7, #8]
 801a2f4:	2200      	movs	r2, #0
 801a2f6:	601a      	str	r2, [r3, #0]
 801a2f8:	e010      	b.n	801a31c <USBD_StdEPReq+0x3be>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 801a2fa:	230e      	movs	r3, #14
 801a2fc:	18fb      	adds	r3, r7, r3
 801a2fe:	781a      	ldrb	r2, [r3, #0]
 801a300:	687b      	ldr	r3, [r7, #4]
 801a302:	0011      	movs	r1, r2
 801a304:	0018      	movs	r0, r3
 801a306:	f006 ff70 	bl	80211ea <USBD_LL_IsStallEP>
 801a30a:	1e03      	subs	r3, r0, #0
 801a30c:	d003      	beq.n	801a316 <USBD_StdEPReq+0x3b8>
              {
                pep->status = 0x0001U;
 801a30e:	68bb      	ldr	r3, [r7, #8]
 801a310:	2201      	movs	r2, #1
 801a312:	601a      	str	r2, [r3, #0]
 801a314:	e002      	b.n	801a31c <USBD_StdEPReq+0x3be>
              }
              else
              {
                pep->status = 0x0000U;
 801a316:	68bb      	ldr	r3, [r7, #8]
 801a318:	2200      	movs	r2, #0
 801a31a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801a31c:	68b9      	ldr	r1, [r7, #8]
 801a31e:	687b      	ldr	r3, [r7, #4]
 801a320:	2202      	movs	r2, #2
 801a322:	0018      	movs	r0, r3
 801a324:	f000 fcb0 	bl	801ac88 <USBD_CtlSendData>
              break;
 801a328:	e006      	b.n	801a338 <USBD_StdEPReq+0x3da>

            default:
              USBD_CtlError(pdev, req);
 801a32a:	683a      	ldr	r2, [r7, #0]
 801a32c:	687b      	ldr	r3, [r7, #4]
 801a32e:	0011      	movs	r1, r2
 801a330:	0018      	movs	r0, r3
 801a332:	f000 fc21 	bl	801ab78 <USBD_CtlError>
              break;
 801a336:	46c0      	nop			; (mov r8, r8)
          }
          break;
 801a338:	e006      	b.n	801a348 <USBD_StdEPReq+0x3ea>

        default:
          USBD_CtlError(pdev, req);
 801a33a:	683a      	ldr	r2, [r7, #0]
 801a33c:	687b      	ldr	r3, [r7, #4]
 801a33e:	0011      	movs	r1, r2
 801a340:	0018      	movs	r0, r3
 801a342:	f000 fc19 	bl	801ab78 <USBD_CtlError>
          break;
 801a346:	46c0      	nop			; (mov r8, r8)
      }
      break;
 801a348:	e007      	b.n	801a35a <USBD_StdEPReq+0x3fc>

    default:
      USBD_CtlError(pdev, req);
 801a34a:	683a      	ldr	r2, [r7, #0]
 801a34c:	687b      	ldr	r3, [r7, #4]
 801a34e:	0011      	movs	r1, r2
 801a350:	0018      	movs	r0, r3
 801a352:	f000 fc11 	bl	801ab78 <USBD_CtlError>
      break;
 801a356:	e000      	b.n	801a35a <USBD_StdEPReq+0x3fc>
      break;
 801a358:	46c0      	nop			; (mov r8, r8)
  }

  return ret;
 801a35a:	230f      	movs	r3, #15
 801a35c:	18fb      	adds	r3, r7, r3
 801a35e:	781b      	ldrb	r3, [r3, #0]
}
 801a360:	0018      	movs	r0, r3
 801a362:	46bd      	mov	sp, r7
 801a364:	b004      	add	sp, #16
 801a366:	bdb0      	pop	{r4, r5, r7, pc}

0801a368 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801a368:	b580      	push	{r7, lr}
 801a36a:	b084      	sub	sp, #16
 801a36c:	af00      	add	r7, sp, #0
 801a36e:	6078      	str	r0, [r7, #4]
 801a370:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801a372:	2308      	movs	r3, #8
 801a374:	18fb      	adds	r3, r7, r3
 801a376:	2200      	movs	r2, #0
 801a378:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 801a37a:	2300      	movs	r3, #0
 801a37c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801a37e:	230b      	movs	r3, #11
 801a380:	18fb      	adds	r3, r7, r3
 801a382:	2200      	movs	r2, #0
 801a384:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 801a386:	683b      	ldr	r3, [r7, #0]
 801a388:	885b      	ldrh	r3, [r3, #2]
 801a38a:	0a1b      	lsrs	r3, r3, #8
 801a38c:	b29b      	uxth	r3, r3
 801a38e:	2b0f      	cmp	r3, #15
 801a390:	d900      	bls.n	801a394 <USBD_GetDescriptor+0x2c>
 801a392:	e17b      	b.n	801a68c <USBD_GetDescriptor+0x324>
 801a394:	009a      	lsls	r2, r3, #2
 801a396:	4bdd      	ldr	r3, [pc, #884]	; (801a70c <USBD_GetDescriptor+0x3a4>)
 801a398:	18d3      	adds	r3, r2, r3
 801a39a:	681b      	ldr	r3, [r3, #0]
 801a39c:	469f      	mov	pc, r3
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 801a39e:	687a      	ldr	r2, [r7, #4]
 801a3a0:	23ad      	movs	r3, #173	; 0xad
 801a3a2:	009b      	lsls	r3, r3, #2
 801a3a4:	58d3      	ldr	r3, [r2, r3]
 801a3a6:	69db      	ldr	r3, [r3, #28]
 801a3a8:	2b00      	cmp	r3, #0
 801a3aa:	d00d      	beq.n	801a3c8 <USBD_GetDescriptor+0x60>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 801a3ac:	687a      	ldr	r2, [r7, #4]
 801a3ae:	23ad      	movs	r3, #173	; 0xad
 801a3b0:	009b      	lsls	r3, r3, #2
 801a3b2:	58d3      	ldr	r3, [r2, r3]
 801a3b4:	69db      	ldr	r3, [r3, #28]
 801a3b6:	687a      	ldr	r2, [r7, #4]
 801a3b8:	7c12      	ldrb	r2, [r2, #16]
 801a3ba:	2108      	movs	r1, #8
 801a3bc:	1879      	adds	r1, r7, r1
 801a3be:	0010      	movs	r0, r2
 801a3c0:	4798      	blx	r3
 801a3c2:	0003      	movs	r3, r0
 801a3c4:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801a3c6:	e16e      	b.n	801a6a6 <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 801a3c8:	683a      	ldr	r2, [r7, #0]
 801a3ca:	687b      	ldr	r3, [r7, #4]
 801a3cc:	0011      	movs	r1, r2
 801a3ce:	0018      	movs	r0, r3
 801a3d0:	f000 fbd2 	bl	801ab78 <USBD_CtlError>
        err++;
 801a3d4:	210b      	movs	r1, #11
 801a3d6:	187b      	adds	r3, r7, r1
 801a3d8:	781a      	ldrb	r2, [r3, #0]
 801a3da:	187b      	adds	r3, r7, r1
 801a3dc:	3201      	adds	r2, #1
 801a3de:	701a      	strb	r2, [r3, #0]
      break;
 801a3e0:	e161      	b.n	801a6a6 <USBD_GetDescriptor+0x33e>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801a3e2:	687a      	ldr	r2, [r7, #4]
 801a3e4:	23ad      	movs	r3, #173	; 0xad
 801a3e6:	009b      	lsls	r3, r3, #2
 801a3e8:	58d3      	ldr	r3, [r2, r3]
 801a3ea:	681b      	ldr	r3, [r3, #0]
 801a3ec:	687a      	ldr	r2, [r7, #4]
 801a3ee:	7c12      	ldrb	r2, [r2, #16]
 801a3f0:	2108      	movs	r1, #8
 801a3f2:	1879      	adds	r1, r7, r1
 801a3f4:	0010      	movs	r0, r2
 801a3f6:	4798      	blx	r3
 801a3f8:	0003      	movs	r3, r0
 801a3fa:	60fb      	str	r3, [r7, #12]
      break;
 801a3fc:	e153      	b.n	801a6a6 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801a3fe:	687b      	ldr	r3, [r7, #4]
 801a400:	7c1b      	ldrb	r3, [r3, #16]
 801a402:	2b00      	cmp	r3, #0
 801a404:	d10f      	bne.n	801a426 <USBD_GetDescriptor+0xbe>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 801a406:	687a      	ldr	r2, [r7, #4]
 801a408:	23ae      	movs	r3, #174	; 0xae
 801a40a:	009b      	lsls	r3, r3, #2
 801a40c:	58d3      	ldr	r3, [r2, r3]
 801a40e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801a410:	2208      	movs	r2, #8
 801a412:	18ba      	adds	r2, r7, r2
 801a414:	0010      	movs	r0, r2
 801a416:	4798      	blx	r3
 801a418:	0003      	movs	r3, r0
 801a41a:	60fb      	str	r3, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801a41c:	68fb      	ldr	r3, [r7, #12]
 801a41e:	3301      	adds	r3, #1
 801a420:	2202      	movs	r2, #2
 801a422:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801a424:	e13f      	b.n	801a6a6 <USBD_GetDescriptor+0x33e>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 801a426:	687a      	ldr	r2, [r7, #4]
 801a428:	23ae      	movs	r3, #174	; 0xae
 801a42a:	009b      	lsls	r3, r3, #2
 801a42c:	58d3      	ldr	r3, [r2, r3]
 801a42e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801a430:	2208      	movs	r2, #8
 801a432:	18ba      	adds	r2, r7, r2
 801a434:	0010      	movs	r0, r2
 801a436:	4798      	blx	r3
 801a438:	0003      	movs	r3, r0
 801a43a:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801a43c:	68fb      	ldr	r3, [r7, #12]
 801a43e:	3301      	adds	r3, #1
 801a440:	2202      	movs	r2, #2
 801a442:	701a      	strb	r2, [r3, #0]
      break;
 801a444:	e12f      	b.n	801a6a6 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 801a446:	683b      	ldr	r3, [r7, #0]
 801a448:	885b      	ldrh	r3, [r3, #2]
 801a44a:	b2db      	uxtb	r3, r3
 801a44c:	2b05      	cmp	r3, #5
 801a44e:	d900      	bls.n	801a452 <USBD_GetDescriptor+0xea>
 801a450:	e0d0      	b.n	801a5f4 <USBD_GetDescriptor+0x28c>
 801a452:	009a      	lsls	r2, r3, #2
 801a454:	4bae      	ldr	r3, [pc, #696]	; (801a710 <USBD_GetDescriptor+0x3a8>)
 801a456:	18d3      	adds	r3, r2, r3
 801a458:	681b      	ldr	r3, [r3, #0]
 801a45a:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 801a45c:	687a      	ldr	r2, [r7, #4]
 801a45e:	23ad      	movs	r3, #173	; 0xad
 801a460:	009b      	lsls	r3, r3, #2
 801a462:	58d3      	ldr	r3, [r2, r3]
 801a464:	685b      	ldr	r3, [r3, #4]
 801a466:	2b00      	cmp	r3, #0
 801a468:	d00d      	beq.n	801a486 <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801a46a:	687a      	ldr	r2, [r7, #4]
 801a46c:	23ad      	movs	r3, #173	; 0xad
 801a46e:	009b      	lsls	r3, r3, #2
 801a470:	58d3      	ldr	r3, [r2, r3]
 801a472:	685b      	ldr	r3, [r3, #4]
 801a474:	687a      	ldr	r2, [r7, #4]
 801a476:	7c12      	ldrb	r2, [r2, #16]
 801a478:	2108      	movs	r1, #8
 801a47a:	1879      	adds	r1, r7, r1
 801a47c:	0010      	movs	r0, r2
 801a47e:	4798      	blx	r3
 801a480:	0003      	movs	r3, r0
 801a482:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801a484:	e0c3      	b.n	801a60e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 801a486:	683a      	ldr	r2, [r7, #0]
 801a488:	687b      	ldr	r3, [r7, #4]
 801a48a:	0011      	movs	r1, r2
 801a48c:	0018      	movs	r0, r3
 801a48e:	f000 fb73 	bl	801ab78 <USBD_CtlError>
            err++;
 801a492:	210b      	movs	r1, #11
 801a494:	187b      	adds	r3, r7, r1
 801a496:	781a      	ldrb	r2, [r3, #0]
 801a498:	187b      	adds	r3, r7, r1
 801a49a:	3201      	adds	r2, #1
 801a49c:	701a      	strb	r2, [r3, #0]
          break;
 801a49e:	e0b6      	b.n	801a60e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 801a4a0:	687a      	ldr	r2, [r7, #4]
 801a4a2:	23ad      	movs	r3, #173	; 0xad
 801a4a4:	009b      	lsls	r3, r3, #2
 801a4a6:	58d3      	ldr	r3, [r2, r3]
 801a4a8:	689b      	ldr	r3, [r3, #8]
 801a4aa:	2b00      	cmp	r3, #0
 801a4ac:	d00d      	beq.n	801a4ca <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 801a4ae:	687a      	ldr	r2, [r7, #4]
 801a4b0:	23ad      	movs	r3, #173	; 0xad
 801a4b2:	009b      	lsls	r3, r3, #2
 801a4b4:	58d3      	ldr	r3, [r2, r3]
 801a4b6:	689b      	ldr	r3, [r3, #8]
 801a4b8:	687a      	ldr	r2, [r7, #4]
 801a4ba:	7c12      	ldrb	r2, [r2, #16]
 801a4bc:	2108      	movs	r1, #8
 801a4be:	1879      	adds	r1, r7, r1
 801a4c0:	0010      	movs	r0, r2
 801a4c2:	4798      	blx	r3
 801a4c4:	0003      	movs	r3, r0
 801a4c6:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801a4c8:	e0a1      	b.n	801a60e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 801a4ca:	683a      	ldr	r2, [r7, #0]
 801a4cc:	687b      	ldr	r3, [r7, #4]
 801a4ce:	0011      	movs	r1, r2
 801a4d0:	0018      	movs	r0, r3
 801a4d2:	f000 fb51 	bl	801ab78 <USBD_CtlError>
            err++;
 801a4d6:	210b      	movs	r1, #11
 801a4d8:	187b      	adds	r3, r7, r1
 801a4da:	781a      	ldrb	r2, [r3, #0]
 801a4dc:	187b      	adds	r3, r7, r1
 801a4de:	3201      	adds	r2, #1
 801a4e0:	701a      	strb	r2, [r3, #0]
          break;
 801a4e2:	e094      	b.n	801a60e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 801a4e4:	687a      	ldr	r2, [r7, #4]
 801a4e6:	23ad      	movs	r3, #173	; 0xad
 801a4e8:	009b      	lsls	r3, r3, #2
 801a4ea:	58d3      	ldr	r3, [r2, r3]
 801a4ec:	68db      	ldr	r3, [r3, #12]
 801a4ee:	2b00      	cmp	r3, #0
 801a4f0:	d00d      	beq.n	801a50e <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 801a4f2:	687a      	ldr	r2, [r7, #4]
 801a4f4:	23ad      	movs	r3, #173	; 0xad
 801a4f6:	009b      	lsls	r3, r3, #2
 801a4f8:	58d3      	ldr	r3, [r2, r3]
 801a4fa:	68db      	ldr	r3, [r3, #12]
 801a4fc:	687a      	ldr	r2, [r7, #4]
 801a4fe:	7c12      	ldrb	r2, [r2, #16]
 801a500:	2108      	movs	r1, #8
 801a502:	1879      	adds	r1, r7, r1
 801a504:	0010      	movs	r0, r2
 801a506:	4798      	blx	r3
 801a508:	0003      	movs	r3, r0
 801a50a:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801a50c:	e07f      	b.n	801a60e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 801a50e:	683a      	ldr	r2, [r7, #0]
 801a510:	687b      	ldr	r3, [r7, #4]
 801a512:	0011      	movs	r1, r2
 801a514:	0018      	movs	r0, r3
 801a516:	f000 fb2f 	bl	801ab78 <USBD_CtlError>
            err++;
 801a51a:	210b      	movs	r1, #11
 801a51c:	187b      	adds	r3, r7, r1
 801a51e:	781a      	ldrb	r2, [r3, #0]
 801a520:	187b      	adds	r3, r7, r1
 801a522:	3201      	adds	r2, #1
 801a524:	701a      	strb	r2, [r3, #0]
          break;
 801a526:	e072      	b.n	801a60e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801a528:	687a      	ldr	r2, [r7, #4]
 801a52a:	23ad      	movs	r3, #173	; 0xad
 801a52c:	009b      	lsls	r3, r3, #2
 801a52e:	58d3      	ldr	r3, [r2, r3]
 801a530:	691b      	ldr	r3, [r3, #16]
 801a532:	2b00      	cmp	r3, #0
 801a534:	d00d      	beq.n	801a552 <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 801a536:	687a      	ldr	r2, [r7, #4]
 801a538:	23ad      	movs	r3, #173	; 0xad
 801a53a:	009b      	lsls	r3, r3, #2
 801a53c:	58d3      	ldr	r3, [r2, r3]
 801a53e:	691b      	ldr	r3, [r3, #16]
 801a540:	687a      	ldr	r2, [r7, #4]
 801a542:	7c12      	ldrb	r2, [r2, #16]
 801a544:	2108      	movs	r1, #8
 801a546:	1879      	adds	r1, r7, r1
 801a548:	0010      	movs	r0, r2
 801a54a:	4798      	blx	r3
 801a54c:	0003      	movs	r3, r0
 801a54e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801a550:	e05d      	b.n	801a60e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 801a552:	683a      	ldr	r2, [r7, #0]
 801a554:	687b      	ldr	r3, [r7, #4]
 801a556:	0011      	movs	r1, r2
 801a558:	0018      	movs	r0, r3
 801a55a:	f000 fb0d 	bl	801ab78 <USBD_CtlError>
            err++;
 801a55e:	210b      	movs	r1, #11
 801a560:	187b      	adds	r3, r7, r1
 801a562:	781a      	ldrb	r2, [r3, #0]
 801a564:	187b      	adds	r3, r7, r1
 801a566:	3201      	adds	r2, #1
 801a568:	701a      	strb	r2, [r3, #0]
          break;
 801a56a:	e050      	b.n	801a60e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 801a56c:	687a      	ldr	r2, [r7, #4]
 801a56e:	23ad      	movs	r3, #173	; 0xad
 801a570:	009b      	lsls	r3, r3, #2
 801a572:	58d3      	ldr	r3, [r2, r3]
 801a574:	695b      	ldr	r3, [r3, #20]
 801a576:	2b00      	cmp	r3, #0
 801a578:	d00d      	beq.n	801a596 <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801a57a:	687a      	ldr	r2, [r7, #4]
 801a57c:	23ad      	movs	r3, #173	; 0xad
 801a57e:	009b      	lsls	r3, r3, #2
 801a580:	58d3      	ldr	r3, [r2, r3]
 801a582:	695b      	ldr	r3, [r3, #20]
 801a584:	687a      	ldr	r2, [r7, #4]
 801a586:	7c12      	ldrb	r2, [r2, #16]
 801a588:	2108      	movs	r1, #8
 801a58a:	1879      	adds	r1, r7, r1
 801a58c:	0010      	movs	r0, r2
 801a58e:	4798      	blx	r3
 801a590:	0003      	movs	r3, r0
 801a592:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801a594:	e03b      	b.n	801a60e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 801a596:	683a      	ldr	r2, [r7, #0]
 801a598:	687b      	ldr	r3, [r7, #4]
 801a59a:	0011      	movs	r1, r2
 801a59c:	0018      	movs	r0, r3
 801a59e:	f000 faeb 	bl	801ab78 <USBD_CtlError>
            err++;
 801a5a2:	210b      	movs	r1, #11
 801a5a4:	187b      	adds	r3, r7, r1
 801a5a6:	781a      	ldrb	r2, [r3, #0]
 801a5a8:	187b      	adds	r3, r7, r1
 801a5aa:	3201      	adds	r2, #1
 801a5ac:	701a      	strb	r2, [r3, #0]
          break;
 801a5ae:	e02e      	b.n	801a60e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 801a5b0:	687a      	ldr	r2, [r7, #4]
 801a5b2:	23ad      	movs	r3, #173	; 0xad
 801a5b4:	009b      	lsls	r3, r3, #2
 801a5b6:	58d3      	ldr	r3, [r2, r3]
 801a5b8:	699b      	ldr	r3, [r3, #24]
 801a5ba:	2b00      	cmp	r3, #0
 801a5bc:	d00d      	beq.n	801a5da <USBD_GetDescriptor+0x272>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801a5be:	687a      	ldr	r2, [r7, #4]
 801a5c0:	23ad      	movs	r3, #173	; 0xad
 801a5c2:	009b      	lsls	r3, r3, #2
 801a5c4:	58d3      	ldr	r3, [r2, r3]
 801a5c6:	699b      	ldr	r3, [r3, #24]
 801a5c8:	687a      	ldr	r2, [r7, #4]
 801a5ca:	7c12      	ldrb	r2, [r2, #16]
 801a5cc:	2108      	movs	r1, #8
 801a5ce:	1879      	adds	r1, r7, r1
 801a5d0:	0010      	movs	r0, r2
 801a5d2:	4798      	blx	r3
 801a5d4:	0003      	movs	r3, r0
 801a5d6:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801a5d8:	e019      	b.n	801a60e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 801a5da:	683a      	ldr	r2, [r7, #0]
 801a5dc:	687b      	ldr	r3, [r7, #4]
 801a5de:	0011      	movs	r1, r2
 801a5e0:	0018      	movs	r0, r3
 801a5e2:	f000 fac9 	bl	801ab78 <USBD_CtlError>
            err++;
 801a5e6:	210b      	movs	r1, #11
 801a5e8:	187b      	adds	r3, r7, r1
 801a5ea:	781a      	ldrb	r2, [r3, #0]
 801a5ec:	187b      	adds	r3, r7, r1
 801a5ee:	3201      	adds	r2, #1
 801a5f0:	701a      	strb	r2, [r3, #0]
          break;
 801a5f2:	e00c      	b.n	801a60e <USBD_GetDescriptor+0x2a6>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 801a5f4:	683a      	ldr	r2, [r7, #0]
 801a5f6:	687b      	ldr	r3, [r7, #4]
 801a5f8:	0011      	movs	r1, r2
 801a5fa:	0018      	movs	r0, r3
 801a5fc:	f000 fabc 	bl	801ab78 <USBD_CtlError>
          err++;
 801a600:	210b      	movs	r1, #11
 801a602:	187b      	adds	r3, r7, r1
 801a604:	781a      	ldrb	r2, [r3, #0]
 801a606:	187b      	adds	r3, r7, r1
 801a608:	3201      	adds	r2, #1
 801a60a:	701a      	strb	r2, [r3, #0]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 801a60c:	46c0      	nop			; (mov r8, r8)
      }
      break;
 801a60e:	e04a      	b.n	801a6a6 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801a610:	687b      	ldr	r3, [r7, #4]
 801a612:	7c1b      	ldrb	r3, [r3, #16]
 801a614:	2b00      	cmp	r3, #0
 801a616:	d10b      	bne.n	801a630 <USBD_GetDescriptor+0x2c8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 801a618:	687a      	ldr	r2, [r7, #4]
 801a61a:	23ae      	movs	r3, #174	; 0xae
 801a61c:	009b      	lsls	r3, r3, #2
 801a61e:	58d3      	ldr	r3, [r2, r3]
 801a620:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801a622:	2208      	movs	r2, #8
 801a624:	18ba      	adds	r2, r7, r2
 801a626:	0010      	movs	r0, r2
 801a628:	4798      	blx	r3
 801a62a:	0003      	movs	r3, r0
 801a62c:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801a62e:	e03a      	b.n	801a6a6 <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 801a630:	683a      	ldr	r2, [r7, #0]
 801a632:	687b      	ldr	r3, [r7, #4]
 801a634:	0011      	movs	r1, r2
 801a636:	0018      	movs	r0, r3
 801a638:	f000 fa9e 	bl	801ab78 <USBD_CtlError>
        err++;
 801a63c:	210b      	movs	r1, #11
 801a63e:	187b      	adds	r3, r7, r1
 801a640:	781a      	ldrb	r2, [r3, #0]
 801a642:	187b      	adds	r3, r7, r1
 801a644:	3201      	adds	r2, #1
 801a646:	701a      	strb	r2, [r3, #0]
      break;
 801a648:	e02d      	b.n	801a6a6 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801a64a:	687b      	ldr	r3, [r7, #4]
 801a64c:	7c1b      	ldrb	r3, [r3, #16]
 801a64e:	2b00      	cmp	r3, #0
 801a650:	d10f      	bne.n	801a672 <USBD_GetDescriptor+0x30a>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801a652:	687a      	ldr	r2, [r7, #4]
 801a654:	23ae      	movs	r3, #174	; 0xae
 801a656:	009b      	lsls	r3, r3, #2
 801a658:	58d3      	ldr	r3, [r2, r3]
 801a65a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801a65c:	2208      	movs	r2, #8
 801a65e:	18ba      	adds	r2, r7, r2
 801a660:	0010      	movs	r0, r2
 801a662:	4798      	blx	r3
 801a664:	0003      	movs	r3, r0
 801a666:	60fb      	str	r3, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801a668:	68fb      	ldr	r3, [r7, #12]
 801a66a:	3301      	adds	r3, #1
 801a66c:	2207      	movs	r2, #7
 801a66e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801a670:	e019      	b.n	801a6a6 <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 801a672:	683a      	ldr	r2, [r7, #0]
 801a674:	687b      	ldr	r3, [r7, #4]
 801a676:	0011      	movs	r1, r2
 801a678:	0018      	movs	r0, r3
 801a67a:	f000 fa7d 	bl	801ab78 <USBD_CtlError>
        err++;
 801a67e:	210b      	movs	r1, #11
 801a680:	187b      	adds	r3, r7, r1
 801a682:	781a      	ldrb	r2, [r3, #0]
 801a684:	187b      	adds	r3, r7, r1
 801a686:	3201      	adds	r2, #1
 801a688:	701a      	strb	r2, [r3, #0]
      break;
 801a68a:	e00c      	b.n	801a6a6 <USBD_GetDescriptor+0x33e>

    default:
      USBD_CtlError(pdev, req);
 801a68c:	683a      	ldr	r2, [r7, #0]
 801a68e:	687b      	ldr	r3, [r7, #4]
 801a690:	0011      	movs	r1, r2
 801a692:	0018      	movs	r0, r3
 801a694:	f000 fa70 	bl	801ab78 <USBD_CtlError>
      err++;
 801a698:	210b      	movs	r1, #11
 801a69a:	187b      	adds	r3, r7, r1
 801a69c:	781a      	ldrb	r2, [r3, #0]
 801a69e:	187b      	adds	r3, r7, r1
 801a6a0:	3201      	adds	r2, #1
 801a6a2:	701a      	strb	r2, [r3, #0]
      break;
 801a6a4:	46c0      	nop			; (mov r8, r8)
  }

  if (err != 0U)
 801a6a6:	230b      	movs	r3, #11
 801a6a8:	18fb      	adds	r3, r7, r3
 801a6aa:	781b      	ldrb	r3, [r3, #0]
 801a6ac:	2b00      	cmp	r3, #0
 801a6ae:	d131      	bne.n	801a714 <USBD_GetDescriptor+0x3ac>
  {
    return;
  }

  if (req->wLength != 0U)
 801a6b0:	683b      	ldr	r3, [r7, #0]
 801a6b2:	88db      	ldrh	r3, [r3, #6]
 801a6b4:	2b00      	cmp	r3, #0
 801a6b6:	d023      	beq.n	801a700 <USBD_GetDescriptor+0x398>
  {
    if (len != 0U)
 801a6b8:	2108      	movs	r1, #8
 801a6ba:	187b      	adds	r3, r7, r1
 801a6bc:	881b      	ldrh	r3, [r3, #0]
 801a6be:	2b00      	cmp	r3, #0
 801a6c0:	d017      	beq.n	801a6f2 <USBD_GetDescriptor+0x38a>
    {
      len = MIN(len, req->wLength);
 801a6c2:	683b      	ldr	r3, [r7, #0]
 801a6c4:	88da      	ldrh	r2, [r3, #6]
 801a6c6:	187b      	adds	r3, r7, r1
 801a6c8:	881b      	ldrh	r3, [r3, #0]
 801a6ca:	1c18      	adds	r0, r3, #0
 801a6cc:	1c11      	adds	r1, r2, #0
 801a6ce:	b28a      	uxth	r2, r1
 801a6d0:	b283      	uxth	r3, r0
 801a6d2:	429a      	cmp	r2, r3
 801a6d4:	d900      	bls.n	801a6d8 <USBD_GetDescriptor+0x370>
 801a6d6:	1c01      	adds	r1, r0, #0
 801a6d8:	b28a      	uxth	r2, r1
 801a6da:	2108      	movs	r1, #8
 801a6dc:	187b      	adds	r3, r7, r1
 801a6de:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801a6e0:	187b      	adds	r3, r7, r1
 801a6e2:	881b      	ldrh	r3, [r3, #0]
 801a6e4:	001a      	movs	r2, r3
 801a6e6:	68f9      	ldr	r1, [r7, #12]
 801a6e8:	687b      	ldr	r3, [r7, #4]
 801a6ea:	0018      	movs	r0, r3
 801a6ec:	f000 facc 	bl	801ac88 <USBD_CtlSendData>
 801a6f0:	e011      	b.n	801a716 <USBD_GetDescriptor+0x3ae>
    }
    else
    {
      USBD_CtlError(pdev, req);
 801a6f2:	683a      	ldr	r2, [r7, #0]
 801a6f4:	687b      	ldr	r3, [r7, #4]
 801a6f6:	0011      	movs	r1, r2
 801a6f8:	0018      	movs	r0, r3
 801a6fa:	f000 fa3d 	bl	801ab78 <USBD_CtlError>
 801a6fe:	e00a      	b.n	801a716 <USBD_GetDescriptor+0x3ae>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801a700:	687b      	ldr	r3, [r7, #4]
 801a702:	0018      	movs	r0, r3
 801a704:	f000 fb1e 	bl	801ad44 <USBD_CtlSendStatus>
 801a708:	e005      	b.n	801a716 <USBD_GetDescriptor+0x3ae>
 801a70a:	46c0      	nop			; (mov r8, r8)
 801a70c:	0802ad70 	.word	0x0802ad70
 801a710:	0802adb0 	.word	0x0802adb0
    return;
 801a714:	46c0      	nop			; (mov r8, r8)
  }
}
 801a716:	46bd      	mov	sp, r7
 801a718:	b004      	add	sp, #16
 801a71a:	bd80      	pop	{r7, pc}

0801a71c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801a71c:	b590      	push	{r4, r7, lr}
 801a71e:	b085      	sub	sp, #20
 801a720:	af00      	add	r7, sp, #0
 801a722:	6078      	str	r0, [r7, #4]
 801a724:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801a726:	683b      	ldr	r3, [r7, #0]
 801a728:	889b      	ldrh	r3, [r3, #4]
 801a72a:	2b00      	cmp	r3, #0
 801a72c:	d13e      	bne.n	801a7ac <USBD_SetAddress+0x90>
 801a72e:	683b      	ldr	r3, [r7, #0]
 801a730:	88db      	ldrh	r3, [r3, #6]
 801a732:	2b00      	cmp	r3, #0
 801a734:	d13a      	bne.n	801a7ac <USBD_SetAddress+0x90>
 801a736:	683b      	ldr	r3, [r7, #0]
 801a738:	885b      	ldrh	r3, [r3, #2]
 801a73a:	2b7f      	cmp	r3, #127	; 0x7f
 801a73c:	d836      	bhi.n	801a7ac <USBD_SetAddress+0x90>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801a73e:	683b      	ldr	r3, [r7, #0]
 801a740:	885b      	ldrh	r3, [r3, #2]
 801a742:	b2da      	uxtb	r2, r3
 801a744:	230f      	movs	r3, #15
 801a746:	18fb      	adds	r3, r7, r3
 801a748:	217f      	movs	r1, #127	; 0x7f
 801a74a:	400a      	ands	r2, r1
 801a74c:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801a74e:	687a      	ldr	r2, [r7, #4]
 801a750:	23a7      	movs	r3, #167	; 0xa7
 801a752:	009b      	lsls	r3, r3, #2
 801a754:	5cd3      	ldrb	r3, [r2, r3]
 801a756:	b2db      	uxtb	r3, r3
 801a758:	2b03      	cmp	r3, #3
 801a75a:	d106      	bne.n	801a76a <USBD_SetAddress+0x4e>
    {
      USBD_CtlError(pdev, req);
 801a75c:	683a      	ldr	r2, [r7, #0]
 801a75e:	687b      	ldr	r3, [r7, #4]
 801a760:	0011      	movs	r1, r2
 801a762:	0018      	movs	r0, r3
 801a764:	f000 fa08 	bl	801ab78 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801a768:	e027      	b.n	801a7ba <USBD_SetAddress+0x9e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801a76a:	687b      	ldr	r3, [r7, #4]
 801a76c:	240f      	movs	r4, #15
 801a76e:	193a      	adds	r2, r7, r4
 801a770:	4914      	ldr	r1, [pc, #80]	; (801a7c4 <USBD_SetAddress+0xa8>)
 801a772:	7812      	ldrb	r2, [r2, #0]
 801a774:	545a      	strb	r2, [r3, r1]
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801a776:	193b      	adds	r3, r7, r4
 801a778:	781a      	ldrb	r2, [r3, #0]
 801a77a:	687b      	ldr	r3, [r7, #4]
 801a77c:	0011      	movs	r1, r2
 801a77e:	0018      	movs	r0, r3
 801a780:	f006 fd63 	bl	802124a <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801a784:	687b      	ldr	r3, [r7, #4]
 801a786:	0018      	movs	r0, r3
 801a788:	f000 fadc 	bl	801ad44 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801a78c:	193b      	adds	r3, r7, r4
 801a78e:	781b      	ldrb	r3, [r3, #0]
 801a790:	2b00      	cmp	r3, #0
 801a792:	d005      	beq.n	801a7a0 <USBD_SetAddress+0x84>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801a794:	687a      	ldr	r2, [r7, #4]
 801a796:	23a7      	movs	r3, #167	; 0xa7
 801a798:	009b      	lsls	r3, r3, #2
 801a79a:	2102      	movs	r1, #2
 801a79c:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801a79e:	e00c      	b.n	801a7ba <USBD_SetAddress+0x9e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801a7a0:	687a      	ldr	r2, [r7, #4]
 801a7a2:	23a7      	movs	r3, #167	; 0xa7
 801a7a4:	009b      	lsls	r3, r3, #2
 801a7a6:	2101      	movs	r1, #1
 801a7a8:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801a7aa:	e006      	b.n	801a7ba <USBD_SetAddress+0x9e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801a7ac:	683a      	ldr	r2, [r7, #0]
 801a7ae:	687b      	ldr	r3, [r7, #4]
 801a7b0:	0011      	movs	r1, r2
 801a7b2:	0018      	movs	r0, r3
 801a7b4:	f000 f9e0 	bl	801ab78 <USBD_CtlError>
  }
}
 801a7b8:	46c0      	nop			; (mov r8, r8)
 801a7ba:	46c0      	nop			; (mov r8, r8)
 801a7bc:	46bd      	mov	sp, r7
 801a7be:	b005      	add	sp, #20
 801a7c0:	bd90      	pop	{r4, r7, pc}
 801a7c2:	46c0      	nop			; (mov r8, r8)
 801a7c4:	0000029e 	.word	0x0000029e

0801a7c8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801a7c8:	b5b0      	push	{r4, r5, r7, lr}
 801a7ca:	b084      	sub	sp, #16
 801a7cc:	af00      	add	r7, sp, #0
 801a7ce:	6078      	str	r0, [r7, #4]
 801a7d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801a7d2:	230f      	movs	r3, #15
 801a7d4:	18fb      	adds	r3, r7, r3
 801a7d6:	2200      	movs	r2, #0
 801a7d8:	701a      	strb	r2, [r3, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801a7da:	683b      	ldr	r3, [r7, #0]
 801a7dc:	885b      	ldrh	r3, [r3, #2]
 801a7de:	b2da      	uxtb	r2, r3
 801a7e0:	4b5f      	ldr	r3, [pc, #380]	; (801a960 <USBD_SetConfig+0x198>)
 801a7e2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 801a7e4:	4b5e      	ldr	r3, [pc, #376]	; (801a960 <USBD_SetConfig+0x198>)
 801a7e6:	781b      	ldrb	r3, [r3, #0]
 801a7e8:	2b01      	cmp	r3, #1
 801a7ea:	d907      	bls.n	801a7fc <USBD_SetConfig+0x34>
  {
    USBD_CtlError(pdev, req);
 801a7ec:	683a      	ldr	r2, [r7, #0]
 801a7ee:	687b      	ldr	r3, [r7, #4]
 801a7f0:	0011      	movs	r1, r2
 801a7f2:	0018      	movs	r0, r3
 801a7f4:	f000 f9c0 	bl	801ab78 <USBD_CtlError>
    return USBD_FAIL;
 801a7f8:	2303      	movs	r3, #3
 801a7fa:	e0ac      	b.n	801a956 <USBD_SetConfig+0x18e>
  }

  switch (pdev->dev_state)
 801a7fc:	687a      	ldr	r2, [r7, #4]
 801a7fe:	23a7      	movs	r3, #167	; 0xa7
 801a800:	009b      	lsls	r3, r3, #2
 801a802:	5cd3      	ldrb	r3, [r2, r3]
 801a804:	b2db      	uxtb	r3, r3
 801a806:	2b02      	cmp	r3, #2
 801a808:	d002      	beq.n	801a810 <USBD_SetConfig+0x48>
 801a80a:	2b03      	cmp	r3, #3
 801a80c:	d033      	beq.n	801a876 <USBD_SetConfig+0xae>
 801a80e:	e08d      	b.n	801a92c <USBD_SetConfig+0x164>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801a810:	4b53      	ldr	r3, [pc, #332]	; (801a960 <USBD_SetConfig+0x198>)
 801a812:	781b      	ldrb	r3, [r3, #0]
 801a814:	2b00      	cmp	r3, #0
 801a816:	d029      	beq.n	801a86c <USBD_SetConfig+0xa4>
      {
        pdev->dev_config = cfgidx;
 801a818:	4b51      	ldr	r3, [pc, #324]	; (801a960 <USBD_SetConfig+0x198>)
 801a81a:	781b      	ldrb	r3, [r3, #0]
 801a81c:	001a      	movs	r2, r3
 801a81e:	687b      	ldr	r3, [r7, #4]
 801a820:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 801a822:	4b4f      	ldr	r3, [pc, #316]	; (801a960 <USBD_SetConfig+0x198>)
 801a824:	781a      	ldrb	r2, [r3, #0]
 801a826:	250f      	movs	r5, #15
 801a828:	197c      	adds	r4, r7, r5
 801a82a:	687b      	ldr	r3, [r7, #4]
 801a82c:	0011      	movs	r1, r2
 801a82e:	0018      	movs	r0, r3
 801a830:	f7fe feb2 	bl	8019598 <USBD_SetClassConfig>
 801a834:	0003      	movs	r3, r0
 801a836:	7023      	strb	r3, [r4, #0]

        if (ret != USBD_OK)
 801a838:	197b      	adds	r3, r7, r5
 801a83a:	781b      	ldrb	r3, [r3, #0]
 801a83c:	2b00      	cmp	r3, #0
 801a83e:	d00b      	beq.n	801a858 <USBD_SetConfig+0x90>
        {
          USBD_CtlError(pdev, req);
 801a840:	683a      	ldr	r2, [r7, #0]
 801a842:	687b      	ldr	r3, [r7, #4]
 801a844:	0011      	movs	r1, r2
 801a846:	0018      	movs	r0, r3
 801a848:	f000 f996 	bl	801ab78 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801a84c:	687a      	ldr	r2, [r7, #4]
 801a84e:	23a7      	movs	r3, #167	; 0xa7
 801a850:	009b      	lsls	r3, r3, #2
 801a852:	2102      	movs	r1, #2
 801a854:	54d1      	strb	r1, [r2, r3]
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801a856:	e07b      	b.n	801a950 <USBD_SetConfig+0x188>
          (void)USBD_CtlSendStatus(pdev);
 801a858:	687b      	ldr	r3, [r7, #4]
 801a85a:	0018      	movs	r0, r3
 801a85c:	f000 fa72 	bl	801ad44 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801a860:	687a      	ldr	r2, [r7, #4]
 801a862:	23a7      	movs	r3, #167	; 0xa7
 801a864:	009b      	lsls	r3, r3, #2
 801a866:	2103      	movs	r1, #3
 801a868:	54d1      	strb	r1, [r2, r3]
      break;
 801a86a:	e071      	b.n	801a950 <USBD_SetConfig+0x188>
        (void)USBD_CtlSendStatus(pdev);
 801a86c:	687b      	ldr	r3, [r7, #4]
 801a86e:	0018      	movs	r0, r3
 801a870:	f000 fa68 	bl	801ad44 <USBD_CtlSendStatus>
      break;
 801a874:	e06c      	b.n	801a950 <USBD_SetConfig+0x188>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 801a876:	4b3a      	ldr	r3, [pc, #232]	; (801a960 <USBD_SetConfig+0x198>)
 801a878:	781b      	ldrb	r3, [r3, #0]
 801a87a:	2b00      	cmp	r3, #0
 801a87c:	d115      	bne.n	801a8aa <USBD_SetConfig+0xe2>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801a87e:	687a      	ldr	r2, [r7, #4]
 801a880:	23a7      	movs	r3, #167	; 0xa7
 801a882:	009b      	lsls	r3, r3, #2
 801a884:	2102      	movs	r1, #2
 801a886:	54d1      	strb	r1, [r2, r3]
        pdev->dev_config = cfgidx;
 801a888:	4b35      	ldr	r3, [pc, #212]	; (801a960 <USBD_SetConfig+0x198>)
 801a88a:	781b      	ldrb	r3, [r3, #0]
 801a88c:	001a      	movs	r2, r3
 801a88e:	687b      	ldr	r3, [r7, #4]
 801a890:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801a892:	4b33      	ldr	r3, [pc, #204]	; (801a960 <USBD_SetConfig+0x198>)
 801a894:	781a      	ldrb	r2, [r3, #0]
 801a896:	687b      	ldr	r3, [r7, #4]
 801a898:	0011      	movs	r1, r2
 801a89a:	0018      	movs	r0, r3
 801a89c:	f7fe fea1 	bl	80195e2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801a8a0:	687b      	ldr	r3, [r7, #4]
 801a8a2:	0018      	movs	r0, r3
 801a8a4:	f000 fa4e 	bl	801ad44 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801a8a8:	e052      	b.n	801a950 <USBD_SetConfig+0x188>
      else if (cfgidx != pdev->dev_config)
 801a8aa:	4b2d      	ldr	r3, [pc, #180]	; (801a960 <USBD_SetConfig+0x198>)
 801a8ac:	781b      	ldrb	r3, [r3, #0]
 801a8ae:	001a      	movs	r2, r3
 801a8b0:	687b      	ldr	r3, [r7, #4]
 801a8b2:	685b      	ldr	r3, [r3, #4]
 801a8b4:	429a      	cmp	r2, r3
 801a8b6:	d034      	beq.n	801a922 <USBD_SetConfig+0x15a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801a8b8:	687b      	ldr	r3, [r7, #4]
 801a8ba:	685b      	ldr	r3, [r3, #4]
 801a8bc:	b2da      	uxtb	r2, r3
 801a8be:	687b      	ldr	r3, [r7, #4]
 801a8c0:	0011      	movs	r1, r2
 801a8c2:	0018      	movs	r0, r3
 801a8c4:	f7fe fe8d 	bl	80195e2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801a8c8:	4b25      	ldr	r3, [pc, #148]	; (801a960 <USBD_SetConfig+0x198>)
 801a8ca:	781b      	ldrb	r3, [r3, #0]
 801a8cc:	001a      	movs	r2, r3
 801a8ce:	687b      	ldr	r3, [r7, #4]
 801a8d0:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 801a8d2:	4b23      	ldr	r3, [pc, #140]	; (801a960 <USBD_SetConfig+0x198>)
 801a8d4:	781a      	ldrb	r2, [r3, #0]
 801a8d6:	250f      	movs	r5, #15
 801a8d8:	197c      	adds	r4, r7, r5
 801a8da:	687b      	ldr	r3, [r7, #4]
 801a8dc:	0011      	movs	r1, r2
 801a8de:	0018      	movs	r0, r3
 801a8e0:	f7fe fe5a 	bl	8019598 <USBD_SetClassConfig>
 801a8e4:	0003      	movs	r3, r0
 801a8e6:	7023      	strb	r3, [r4, #0]
        if (ret != USBD_OK)
 801a8e8:	197b      	adds	r3, r7, r5
 801a8ea:	781b      	ldrb	r3, [r3, #0]
 801a8ec:	2b00      	cmp	r3, #0
 801a8ee:	d013      	beq.n	801a918 <USBD_SetConfig+0x150>
          USBD_CtlError(pdev, req);
 801a8f0:	683a      	ldr	r2, [r7, #0]
 801a8f2:	687b      	ldr	r3, [r7, #4]
 801a8f4:	0011      	movs	r1, r2
 801a8f6:	0018      	movs	r0, r3
 801a8f8:	f000 f93e 	bl	801ab78 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801a8fc:	687b      	ldr	r3, [r7, #4]
 801a8fe:	685b      	ldr	r3, [r3, #4]
 801a900:	b2da      	uxtb	r2, r3
 801a902:	687b      	ldr	r3, [r7, #4]
 801a904:	0011      	movs	r1, r2
 801a906:	0018      	movs	r0, r3
 801a908:	f7fe fe6b 	bl	80195e2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801a90c:	687a      	ldr	r2, [r7, #4]
 801a90e:	23a7      	movs	r3, #167	; 0xa7
 801a910:	009b      	lsls	r3, r3, #2
 801a912:	2102      	movs	r1, #2
 801a914:	54d1      	strb	r1, [r2, r3]
      break;
 801a916:	e01b      	b.n	801a950 <USBD_SetConfig+0x188>
          (void)USBD_CtlSendStatus(pdev);
 801a918:	687b      	ldr	r3, [r7, #4]
 801a91a:	0018      	movs	r0, r3
 801a91c:	f000 fa12 	bl	801ad44 <USBD_CtlSendStatus>
      break;
 801a920:	e016      	b.n	801a950 <USBD_SetConfig+0x188>
        (void)USBD_CtlSendStatus(pdev);
 801a922:	687b      	ldr	r3, [r7, #4]
 801a924:	0018      	movs	r0, r3
 801a926:	f000 fa0d 	bl	801ad44 <USBD_CtlSendStatus>
      break;
 801a92a:	e011      	b.n	801a950 <USBD_SetConfig+0x188>

    default:
      USBD_CtlError(pdev, req);
 801a92c:	683a      	ldr	r2, [r7, #0]
 801a92e:	687b      	ldr	r3, [r7, #4]
 801a930:	0011      	movs	r1, r2
 801a932:	0018      	movs	r0, r3
 801a934:	f000 f920 	bl	801ab78 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801a938:	4b09      	ldr	r3, [pc, #36]	; (801a960 <USBD_SetConfig+0x198>)
 801a93a:	781a      	ldrb	r2, [r3, #0]
 801a93c:	687b      	ldr	r3, [r7, #4]
 801a93e:	0011      	movs	r1, r2
 801a940:	0018      	movs	r0, r3
 801a942:	f7fe fe4e 	bl	80195e2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801a946:	230f      	movs	r3, #15
 801a948:	18fb      	adds	r3, r7, r3
 801a94a:	2203      	movs	r2, #3
 801a94c:	701a      	strb	r2, [r3, #0]
      break;
 801a94e:	46c0      	nop			; (mov r8, r8)
  }

  return ret;
 801a950:	230f      	movs	r3, #15
 801a952:	18fb      	adds	r3, r7, r3
 801a954:	781b      	ldrb	r3, [r3, #0]
}
 801a956:	0018      	movs	r0, r3
 801a958:	46bd      	mov	sp, r7
 801a95a:	b004      	add	sp, #16
 801a95c:	bdb0      	pop	{r4, r5, r7, pc}
 801a95e:	46c0      	nop			; (mov r8, r8)
 801a960:	20000aa1 	.word	0x20000aa1

0801a964 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801a964:	b580      	push	{r7, lr}
 801a966:	b082      	sub	sp, #8
 801a968:	af00      	add	r7, sp, #0
 801a96a:	6078      	str	r0, [r7, #4]
 801a96c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801a96e:	683b      	ldr	r3, [r7, #0]
 801a970:	88db      	ldrh	r3, [r3, #6]
 801a972:	2b01      	cmp	r3, #1
 801a974:	d006      	beq.n	801a984 <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 801a976:	683a      	ldr	r2, [r7, #0]
 801a978:	687b      	ldr	r3, [r7, #4]
 801a97a:	0011      	movs	r1, r2
 801a97c:	0018      	movs	r0, r3
 801a97e:	f000 f8fb 	bl	801ab78 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801a982:	e027      	b.n	801a9d4 <USBD_GetConfig+0x70>
    switch (pdev->dev_state)
 801a984:	687a      	ldr	r2, [r7, #4]
 801a986:	23a7      	movs	r3, #167	; 0xa7
 801a988:	009b      	lsls	r3, r3, #2
 801a98a:	5cd3      	ldrb	r3, [r2, r3]
 801a98c:	b2db      	uxtb	r3, r3
 801a98e:	2b02      	cmp	r3, #2
 801a990:	dc02      	bgt.n	801a998 <USBD_GetConfig+0x34>
 801a992:	2b00      	cmp	r3, #0
 801a994:	dc03      	bgt.n	801a99e <USBD_GetConfig+0x3a>
 801a996:	e016      	b.n	801a9c6 <USBD_GetConfig+0x62>
 801a998:	2b03      	cmp	r3, #3
 801a99a:	d00c      	beq.n	801a9b6 <USBD_GetConfig+0x52>
 801a99c:	e013      	b.n	801a9c6 <USBD_GetConfig+0x62>
        pdev->dev_default_config = 0U;
 801a99e:	687b      	ldr	r3, [r7, #4]
 801a9a0:	2200      	movs	r2, #0
 801a9a2:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801a9a4:	687b      	ldr	r3, [r7, #4]
 801a9a6:	3308      	adds	r3, #8
 801a9a8:	0019      	movs	r1, r3
 801a9aa:	687b      	ldr	r3, [r7, #4]
 801a9ac:	2201      	movs	r2, #1
 801a9ae:	0018      	movs	r0, r3
 801a9b0:	f000 f96a 	bl	801ac88 <USBD_CtlSendData>
        break;
 801a9b4:	e00e      	b.n	801a9d4 <USBD_GetConfig+0x70>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801a9b6:	687b      	ldr	r3, [r7, #4]
 801a9b8:	1d19      	adds	r1, r3, #4
 801a9ba:	687b      	ldr	r3, [r7, #4]
 801a9bc:	2201      	movs	r2, #1
 801a9be:	0018      	movs	r0, r3
 801a9c0:	f000 f962 	bl	801ac88 <USBD_CtlSendData>
        break;
 801a9c4:	e006      	b.n	801a9d4 <USBD_GetConfig+0x70>
        USBD_CtlError(pdev, req);
 801a9c6:	683a      	ldr	r2, [r7, #0]
 801a9c8:	687b      	ldr	r3, [r7, #4]
 801a9ca:	0011      	movs	r1, r2
 801a9cc:	0018      	movs	r0, r3
 801a9ce:	f000 f8d3 	bl	801ab78 <USBD_CtlError>
        break;
 801a9d2:	46c0      	nop			; (mov r8, r8)
}
 801a9d4:	46c0      	nop			; (mov r8, r8)
 801a9d6:	46bd      	mov	sp, r7
 801a9d8:	b002      	add	sp, #8
 801a9da:	bd80      	pop	{r7, pc}

0801a9dc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801a9dc:	b580      	push	{r7, lr}
 801a9de:	b082      	sub	sp, #8
 801a9e0:	af00      	add	r7, sp, #0
 801a9e2:	6078      	str	r0, [r7, #4]
 801a9e4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801a9e6:	687a      	ldr	r2, [r7, #4]
 801a9e8:	23a7      	movs	r3, #167	; 0xa7
 801a9ea:	009b      	lsls	r3, r3, #2
 801a9ec:	5cd3      	ldrb	r3, [r2, r3]
 801a9ee:	b2db      	uxtb	r3, r3
 801a9f0:	3b01      	subs	r3, #1
 801a9f2:	2b02      	cmp	r3, #2
 801a9f4:	d822      	bhi.n	801aa3c <USBD_GetStatus+0x60>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 801a9f6:	683b      	ldr	r3, [r7, #0]
 801a9f8:	88db      	ldrh	r3, [r3, #6]
 801a9fa:	2b02      	cmp	r3, #2
 801a9fc:	d006      	beq.n	801aa0c <USBD_GetStatus+0x30>
      {
        USBD_CtlError(pdev, req);
 801a9fe:	683a      	ldr	r2, [r7, #0]
 801aa00:	687b      	ldr	r3, [r7, #4]
 801aa02:	0011      	movs	r1, r2
 801aa04:	0018      	movs	r0, r3
 801aa06:	f000 f8b7 	bl	801ab78 <USBD_CtlError>
        break;
 801aa0a:	e01e      	b.n	801aa4a <USBD_GetStatus+0x6e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801aa0c:	687b      	ldr	r3, [r7, #4]
 801aa0e:	2201      	movs	r2, #1
 801aa10:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 801aa12:	687a      	ldr	r2, [r7, #4]
 801aa14:	23a9      	movs	r3, #169	; 0xa9
 801aa16:	009b      	lsls	r3, r3, #2
 801aa18:	58d3      	ldr	r3, [r2, r3]
 801aa1a:	2b00      	cmp	r3, #0
 801aa1c:	d005      	beq.n	801aa2a <USBD_GetStatus+0x4e>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801aa1e:	687b      	ldr	r3, [r7, #4]
 801aa20:	68db      	ldr	r3, [r3, #12]
 801aa22:	2202      	movs	r2, #2
 801aa24:	431a      	orrs	r2, r3
 801aa26:	687b      	ldr	r3, [r7, #4]
 801aa28:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801aa2a:	687b      	ldr	r3, [r7, #4]
 801aa2c:	330c      	adds	r3, #12
 801aa2e:	0019      	movs	r1, r3
 801aa30:	687b      	ldr	r3, [r7, #4]
 801aa32:	2202      	movs	r2, #2
 801aa34:	0018      	movs	r0, r3
 801aa36:	f000 f927 	bl	801ac88 <USBD_CtlSendData>
      break;
 801aa3a:	e006      	b.n	801aa4a <USBD_GetStatus+0x6e>

    default:
      USBD_CtlError(pdev, req);
 801aa3c:	683a      	ldr	r2, [r7, #0]
 801aa3e:	687b      	ldr	r3, [r7, #4]
 801aa40:	0011      	movs	r1, r2
 801aa42:	0018      	movs	r0, r3
 801aa44:	f000 f898 	bl	801ab78 <USBD_CtlError>
      break;
 801aa48:	46c0      	nop			; (mov r8, r8)
  }
}
 801aa4a:	46c0      	nop			; (mov r8, r8)
 801aa4c:	46bd      	mov	sp, r7
 801aa4e:	b002      	add	sp, #8
 801aa50:	bd80      	pop	{r7, pc}

0801aa52 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801aa52:	b580      	push	{r7, lr}
 801aa54:	b082      	sub	sp, #8
 801aa56:	af00      	add	r7, sp, #0
 801aa58:	6078      	str	r0, [r7, #4]
 801aa5a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801aa5c:	683b      	ldr	r3, [r7, #0]
 801aa5e:	885b      	ldrh	r3, [r3, #2]
 801aa60:	2b01      	cmp	r3, #1
 801aa62:	d109      	bne.n	801aa78 <USBD_SetFeature+0x26>
  {
    pdev->dev_remote_wakeup = 1U;
 801aa64:	687a      	ldr	r2, [r7, #4]
 801aa66:	23a9      	movs	r3, #169	; 0xa9
 801aa68:	009b      	lsls	r3, r3, #2
 801aa6a:	2101      	movs	r1, #1
 801aa6c:	50d1      	str	r1, [r2, r3]
    (void)USBD_CtlSendStatus(pdev);
 801aa6e:	687b      	ldr	r3, [r7, #4]
 801aa70:	0018      	movs	r0, r3
 801aa72:	f000 f967 	bl	801ad44 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 801aa76:	e017      	b.n	801aaa8 <USBD_SetFeature+0x56>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 801aa78:	683b      	ldr	r3, [r7, #0]
 801aa7a:	885b      	ldrh	r3, [r3, #2]
 801aa7c:	2b02      	cmp	r3, #2
 801aa7e:	d10d      	bne.n	801aa9c <USBD_SetFeature+0x4a>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 801aa80:	683b      	ldr	r3, [r7, #0]
 801aa82:	889b      	ldrh	r3, [r3, #4]
 801aa84:	0a1b      	lsrs	r3, r3, #8
 801aa86:	b29b      	uxth	r3, r3
 801aa88:	b2d9      	uxtb	r1, r3
 801aa8a:	687a      	ldr	r2, [r7, #4]
 801aa8c:	23a8      	movs	r3, #168	; 0xa8
 801aa8e:	009b      	lsls	r3, r3, #2
 801aa90:	54d1      	strb	r1, [r2, r3]
    (void)USBD_CtlSendStatus(pdev);
 801aa92:	687b      	ldr	r3, [r7, #4]
 801aa94:	0018      	movs	r0, r3
 801aa96:	f000 f955 	bl	801ad44 <USBD_CtlSendStatus>
}
 801aa9a:	e005      	b.n	801aaa8 <USBD_SetFeature+0x56>
    USBD_CtlError(pdev, req);
 801aa9c:	683a      	ldr	r2, [r7, #0]
 801aa9e:	687b      	ldr	r3, [r7, #4]
 801aaa0:	0011      	movs	r1, r2
 801aaa2:	0018      	movs	r0, r3
 801aaa4:	f000 f868 	bl	801ab78 <USBD_CtlError>
}
 801aaa8:	46c0      	nop			; (mov r8, r8)
 801aaaa:	46bd      	mov	sp, r7
 801aaac:	b002      	add	sp, #8
 801aaae:	bd80      	pop	{r7, pc}

0801aab0 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801aab0:	b580      	push	{r7, lr}
 801aab2:	b082      	sub	sp, #8
 801aab4:	af00      	add	r7, sp, #0
 801aab6:	6078      	str	r0, [r7, #4]
 801aab8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801aaba:	687a      	ldr	r2, [r7, #4]
 801aabc:	23a7      	movs	r3, #167	; 0xa7
 801aabe:	009b      	lsls	r3, r3, #2
 801aac0:	5cd3      	ldrb	r3, [r2, r3]
 801aac2:	b2db      	uxtb	r3, r3
 801aac4:	3b01      	subs	r3, #1
 801aac6:	2b02      	cmp	r3, #2
 801aac8:	d80d      	bhi.n	801aae6 <USBD_ClrFeature+0x36>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801aaca:	683b      	ldr	r3, [r7, #0]
 801aacc:	885b      	ldrh	r3, [r3, #2]
 801aace:	2b01      	cmp	r3, #1
 801aad0:	d110      	bne.n	801aaf4 <USBD_ClrFeature+0x44>
      {
        pdev->dev_remote_wakeup = 0U;
 801aad2:	687a      	ldr	r2, [r7, #4]
 801aad4:	23a9      	movs	r3, #169	; 0xa9
 801aad6:	009b      	lsls	r3, r3, #2
 801aad8:	2100      	movs	r1, #0
 801aada:	50d1      	str	r1, [r2, r3]
        (void)USBD_CtlSendStatus(pdev);
 801aadc:	687b      	ldr	r3, [r7, #4]
 801aade:	0018      	movs	r0, r3
 801aae0:	f000 f930 	bl	801ad44 <USBD_CtlSendStatus>
      }
      break;
 801aae4:	e006      	b.n	801aaf4 <USBD_ClrFeature+0x44>

    default:
      USBD_CtlError(pdev, req);
 801aae6:	683a      	ldr	r2, [r7, #0]
 801aae8:	687b      	ldr	r3, [r7, #4]
 801aaea:	0011      	movs	r1, r2
 801aaec:	0018      	movs	r0, r3
 801aaee:	f000 f843 	bl	801ab78 <USBD_CtlError>
      break;
 801aaf2:	e000      	b.n	801aaf6 <USBD_ClrFeature+0x46>
      break;
 801aaf4:	46c0      	nop			; (mov r8, r8)
  }
}
 801aaf6:	46c0      	nop			; (mov r8, r8)
 801aaf8:	46bd      	mov	sp, r7
 801aafa:	b002      	add	sp, #8
 801aafc:	bd80      	pop	{r7, pc}

0801aafe <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801aafe:	b580      	push	{r7, lr}
 801ab00:	b084      	sub	sp, #16
 801ab02:	af00      	add	r7, sp, #0
 801ab04:	6078      	str	r0, [r7, #4]
 801ab06:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801ab08:	683b      	ldr	r3, [r7, #0]
 801ab0a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801ab0c:	68fb      	ldr	r3, [r7, #12]
 801ab0e:	781a      	ldrb	r2, [r3, #0]
 801ab10:	687b      	ldr	r3, [r7, #4]
 801ab12:	701a      	strb	r2, [r3, #0]

  pbuff++;
 801ab14:	68fb      	ldr	r3, [r7, #12]
 801ab16:	3301      	adds	r3, #1
 801ab18:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801ab1a:	68fb      	ldr	r3, [r7, #12]
 801ab1c:	781a      	ldrb	r2, [r3, #0]
 801ab1e:	687b      	ldr	r3, [r7, #4]
 801ab20:	705a      	strb	r2, [r3, #1]

  pbuff++;
 801ab22:	68fb      	ldr	r3, [r7, #12]
 801ab24:	3301      	adds	r3, #1
 801ab26:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801ab28:	68fb      	ldr	r3, [r7, #12]
 801ab2a:	0018      	movs	r0, r3
 801ab2c:	f7ff f8e6 	bl	8019cfc <SWAPBYTE>
 801ab30:	0003      	movs	r3, r0
 801ab32:	001a      	movs	r2, r3
 801ab34:	687b      	ldr	r3, [r7, #4]
 801ab36:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801ab38:	68fb      	ldr	r3, [r7, #12]
 801ab3a:	3301      	adds	r3, #1
 801ab3c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801ab3e:	68fb      	ldr	r3, [r7, #12]
 801ab40:	3301      	adds	r3, #1
 801ab42:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 801ab44:	68fb      	ldr	r3, [r7, #12]
 801ab46:	0018      	movs	r0, r3
 801ab48:	f7ff f8d8 	bl	8019cfc <SWAPBYTE>
 801ab4c:	0003      	movs	r3, r0
 801ab4e:	001a      	movs	r2, r3
 801ab50:	687b      	ldr	r3, [r7, #4]
 801ab52:	809a      	strh	r2, [r3, #4]

  pbuff++;
 801ab54:	68fb      	ldr	r3, [r7, #12]
 801ab56:	3301      	adds	r3, #1
 801ab58:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801ab5a:	68fb      	ldr	r3, [r7, #12]
 801ab5c:	3301      	adds	r3, #1
 801ab5e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801ab60:	68fb      	ldr	r3, [r7, #12]
 801ab62:	0018      	movs	r0, r3
 801ab64:	f7ff f8ca 	bl	8019cfc <SWAPBYTE>
 801ab68:	0003      	movs	r3, r0
 801ab6a:	001a      	movs	r2, r3
 801ab6c:	687b      	ldr	r3, [r7, #4]
 801ab6e:	80da      	strh	r2, [r3, #6]
}
 801ab70:	46c0      	nop			; (mov r8, r8)
 801ab72:	46bd      	mov	sp, r7
 801ab74:	b004      	add	sp, #16
 801ab76:	bd80      	pop	{r7, pc}

0801ab78 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801ab78:	b580      	push	{r7, lr}
 801ab7a:	b082      	sub	sp, #8
 801ab7c:	af00      	add	r7, sp, #0
 801ab7e:	6078      	str	r0, [r7, #4]
 801ab80:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801ab82:	687b      	ldr	r3, [r7, #4]
 801ab84:	2180      	movs	r1, #128	; 0x80
 801ab86:	0018      	movs	r0, r3
 801ab88:	f006 fad9 	bl	802113e <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801ab8c:	687b      	ldr	r3, [r7, #4]
 801ab8e:	2100      	movs	r1, #0
 801ab90:	0018      	movs	r0, r3
 801ab92:	f006 fad4 	bl	802113e <USBD_LL_StallEP>
}
 801ab96:	46c0      	nop			; (mov r8, r8)
 801ab98:	46bd      	mov	sp, r7
 801ab9a:	b002      	add	sp, #8
 801ab9c:	bd80      	pop	{r7, pc}

0801ab9e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801ab9e:	b590      	push	{r4, r7, lr}
 801aba0:	b087      	sub	sp, #28
 801aba2:	af00      	add	r7, sp, #0
 801aba4:	60f8      	str	r0, [r7, #12]
 801aba6:	60b9      	str	r1, [r7, #8]
 801aba8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801abaa:	2417      	movs	r4, #23
 801abac:	193b      	adds	r3, r7, r4
 801abae:	2200      	movs	r2, #0
 801abb0:	701a      	strb	r2, [r3, #0]
  uint8_t *pdesc;

  if (desc == NULL)
 801abb2:	68fb      	ldr	r3, [r7, #12]
 801abb4:	2b00      	cmp	r3, #0
 801abb6:	d044      	beq.n	801ac42 <USBD_GetString+0xa4>
  {
    return;
  }

  pdesc = desc;
 801abb8:	68fb      	ldr	r3, [r7, #12]
 801abba:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 801abbc:	693b      	ldr	r3, [r7, #16]
 801abbe:	0018      	movs	r0, r3
 801abc0:	f000 f843 	bl	801ac4a <USBD_GetLen>
 801abc4:	0003      	movs	r3, r0
 801abc6:	3301      	adds	r3, #1
 801abc8:	b29b      	uxth	r3, r3
 801abca:	18db      	adds	r3, r3, r3
 801abcc:	b29a      	uxth	r2, r3
 801abce:	687b      	ldr	r3, [r7, #4]
 801abd0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801abd2:	193b      	adds	r3, r7, r4
 801abd4:	781b      	ldrb	r3, [r3, #0]
 801abd6:	68ba      	ldr	r2, [r7, #8]
 801abd8:	18d3      	adds	r3, r2, r3
 801abda:	687a      	ldr	r2, [r7, #4]
 801abdc:	7812      	ldrb	r2, [r2, #0]
 801abde:	701a      	strb	r2, [r3, #0]
  idx++;
 801abe0:	193b      	adds	r3, r7, r4
 801abe2:	781a      	ldrb	r2, [r3, #0]
 801abe4:	193b      	adds	r3, r7, r4
 801abe6:	3201      	adds	r2, #1
 801abe8:	701a      	strb	r2, [r3, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801abea:	193b      	adds	r3, r7, r4
 801abec:	781b      	ldrb	r3, [r3, #0]
 801abee:	68ba      	ldr	r2, [r7, #8]
 801abf0:	18d3      	adds	r3, r2, r3
 801abf2:	2203      	movs	r2, #3
 801abf4:	701a      	strb	r2, [r3, #0]
  idx++;
 801abf6:	193b      	adds	r3, r7, r4
 801abf8:	781a      	ldrb	r2, [r3, #0]
 801abfa:	193b      	adds	r3, r7, r4
 801abfc:	3201      	adds	r2, #1
 801abfe:	701a      	strb	r2, [r3, #0]

  while (*pdesc != (uint8_t)'\0')
 801ac00:	e01a      	b.n	801ac38 <USBD_GetString+0x9a>
  {
    unicode[idx] = *pdesc;
 801ac02:	2117      	movs	r1, #23
 801ac04:	187b      	adds	r3, r7, r1
 801ac06:	781b      	ldrb	r3, [r3, #0]
 801ac08:	68ba      	ldr	r2, [r7, #8]
 801ac0a:	18d3      	adds	r3, r2, r3
 801ac0c:	693a      	ldr	r2, [r7, #16]
 801ac0e:	7812      	ldrb	r2, [r2, #0]
 801ac10:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801ac12:	693b      	ldr	r3, [r7, #16]
 801ac14:	3301      	adds	r3, #1
 801ac16:	613b      	str	r3, [r7, #16]
    idx++;
 801ac18:	187b      	adds	r3, r7, r1
 801ac1a:	781a      	ldrb	r2, [r3, #0]
 801ac1c:	187b      	adds	r3, r7, r1
 801ac1e:	3201      	adds	r2, #1
 801ac20:	701a      	strb	r2, [r3, #0]

    unicode[idx] = 0U;
 801ac22:	187b      	adds	r3, r7, r1
 801ac24:	781b      	ldrb	r3, [r3, #0]
 801ac26:	68ba      	ldr	r2, [r7, #8]
 801ac28:	18d3      	adds	r3, r2, r3
 801ac2a:	2200      	movs	r2, #0
 801ac2c:	701a      	strb	r2, [r3, #0]
    idx++;
 801ac2e:	187b      	adds	r3, r7, r1
 801ac30:	781a      	ldrb	r2, [r3, #0]
 801ac32:	187b      	adds	r3, r7, r1
 801ac34:	3201      	adds	r2, #1
 801ac36:	701a      	strb	r2, [r3, #0]
  while (*pdesc != (uint8_t)'\0')
 801ac38:	693b      	ldr	r3, [r7, #16]
 801ac3a:	781b      	ldrb	r3, [r3, #0]
 801ac3c:	2b00      	cmp	r3, #0
 801ac3e:	d1e0      	bne.n	801ac02 <USBD_GetString+0x64>
 801ac40:	e000      	b.n	801ac44 <USBD_GetString+0xa6>
    return;
 801ac42:	46c0      	nop			; (mov r8, r8)
  }
}
 801ac44:	46bd      	mov	sp, r7
 801ac46:	b007      	add	sp, #28
 801ac48:	bd90      	pop	{r4, r7, pc}

0801ac4a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801ac4a:	b580      	push	{r7, lr}
 801ac4c:	b084      	sub	sp, #16
 801ac4e:	af00      	add	r7, sp, #0
 801ac50:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801ac52:	230f      	movs	r3, #15
 801ac54:	18fb      	adds	r3, r7, r3
 801ac56:	2200      	movs	r2, #0
 801ac58:	701a      	strb	r2, [r3, #0]
  uint8_t *pbuff = buf;
 801ac5a:	687b      	ldr	r3, [r7, #4]
 801ac5c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801ac5e:	e008      	b.n	801ac72 <USBD_GetLen+0x28>
  {
    len++;
 801ac60:	210f      	movs	r1, #15
 801ac62:	187b      	adds	r3, r7, r1
 801ac64:	781a      	ldrb	r2, [r3, #0]
 801ac66:	187b      	adds	r3, r7, r1
 801ac68:	3201      	adds	r2, #1
 801ac6a:	701a      	strb	r2, [r3, #0]
    pbuff++;
 801ac6c:	68bb      	ldr	r3, [r7, #8]
 801ac6e:	3301      	adds	r3, #1
 801ac70:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801ac72:	68bb      	ldr	r3, [r7, #8]
 801ac74:	781b      	ldrb	r3, [r3, #0]
 801ac76:	2b00      	cmp	r3, #0
 801ac78:	d1f2      	bne.n	801ac60 <USBD_GetLen+0x16>
  }

  return len;
 801ac7a:	230f      	movs	r3, #15
 801ac7c:	18fb      	adds	r3, r7, r3
 801ac7e:	781b      	ldrb	r3, [r3, #0]
}
 801ac80:	0018      	movs	r0, r3
 801ac82:	46bd      	mov	sp, r7
 801ac84:	b004      	add	sp, #16
 801ac86:	bd80      	pop	{r7, pc}

0801ac88 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801ac88:	b580      	push	{r7, lr}
 801ac8a:	b084      	sub	sp, #16
 801ac8c:	af00      	add	r7, sp, #0
 801ac8e:	60f8      	str	r0, [r7, #12]
 801ac90:	60b9      	str	r1, [r7, #8]
 801ac92:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801ac94:	68fa      	ldr	r2, [r7, #12]
 801ac96:	23a5      	movs	r3, #165	; 0xa5
 801ac98:	009b      	lsls	r3, r3, #2
 801ac9a:	2102      	movs	r1, #2
 801ac9c:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 801ac9e:	68fb      	ldr	r3, [r7, #12]
 801aca0:	687a      	ldr	r2, [r7, #4]
 801aca2:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 801aca4:	68fb      	ldr	r3, [r7, #12]
 801aca6:	687a      	ldr	r2, [r7, #4]
 801aca8:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801acaa:	687b      	ldr	r3, [r7, #4]
 801acac:	68ba      	ldr	r2, [r7, #8]
 801acae:	68f8      	ldr	r0, [r7, #12]
 801acb0:	2100      	movs	r1, #0
 801acb2:	f006 faf5 	bl	80212a0 <USBD_LL_Transmit>

  return USBD_OK;
 801acb6:	2300      	movs	r3, #0
}
 801acb8:	0018      	movs	r0, r3
 801acba:	46bd      	mov	sp, r7
 801acbc:	b004      	add	sp, #16
 801acbe:	bd80      	pop	{r7, pc}

0801acc0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801acc0:	b580      	push	{r7, lr}
 801acc2:	b084      	sub	sp, #16
 801acc4:	af00      	add	r7, sp, #0
 801acc6:	60f8      	str	r0, [r7, #12]
 801acc8:	60b9      	str	r1, [r7, #8]
 801acca:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801accc:	687b      	ldr	r3, [r7, #4]
 801acce:	68ba      	ldr	r2, [r7, #8]
 801acd0:	68f8      	ldr	r0, [r7, #12]
 801acd2:	2100      	movs	r1, #0
 801acd4:	f006 fae4 	bl	80212a0 <USBD_LL_Transmit>

  return USBD_OK;
 801acd8:	2300      	movs	r3, #0
}
 801acda:	0018      	movs	r0, r3
 801acdc:	46bd      	mov	sp, r7
 801acde:	b004      	add	sp, #16
 801ace0:	bd80      	pop	{r7, pc}

0801ace2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801ace2:	b580      	push	{r7, lr}
 801ace4:	b084      	sub	sp, #16
 801ace6:	af00      	add	r7, sp, #0
 801ace8:	60f8      	str	r0, [r7, #12]
 801acea:	60b9      	str	r1, [r7, #8]
 801acec:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801acee:	68fa      	ldr	r2, [r7, #12]
 801acf0:	23a5      	movs	r3, #165	; 0xa5
 801acf2:	009b      	lsls	r3, r3, #2
 801acf4:	2103      	movs	r1, #3
 801acf6:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 801acf8:	68fa      	ldr	r2, [r7, #12]
 801acfa:	23ac      	movs	r3, #172	; 0xac
 801acfc:	005b      	lsls	r3, r3, #1
 801acfe:	6879      	ldr	r1, [r7, #4]
 801ad00:	50d1      	str	r1, [r2, r3]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 801ad02:	68fa      	ldr	r2, [r7, #12]
 801ad04:	23ae      	movs	r3, #174	; 0xae
 801ad06:	005b      	lsls	r3, r3, #1
 801ad08:	6879      	ldr	r1, [r7, #4]
 801ad0a:	50d1      	str	r1, [r2, r3]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801ad0c:	687b      	ldr	r3, [r7, #4]
 801ad0e:	68ba      	ldr	r2, [r7, #8]
 801ad10:	68f8      	ldr	r0, [r7, #12]
 801ad12:	2100      	movs	r1, #0
 801ad14:	f006 faf4 	bl	8021300 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801ad18:	2300      	movs	r3, #0
}
 801ad1a:	0018      	movs	r0, r3
 801ad1c:	46bd      	mov	sp, r7
 801ad1e:	b004      	add	sp, #16
 801ad20:	bd80      	pop	{r7, pc}

0801ad22 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801ad22:	b580      	push	{r7, lr}
 801ad24:	b084      	sub	sp, #16
 801ad26:	af00      	add	r7, sp, #0
 801ad28:	60f8      	str	r0, [r7, #12]
 801ad2a:	60b9      	str	r1, [r7, #8]
 801ad2c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801ad2e:	687b      	ldr	r3, [r7, #4]
 801ad30:	68ba      	ldr	r2, [r7, #8]
 801ad32:	68f8      	ldr	r0, [r7, #12]
 801ad34:	2100      	movs	r1, #0
 801ad36:	f006 fae3 	bl	8021300 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801ad3a:	2300      	movs	r3, #0
}
 801ad3c:	0018      	movs	r0, r3
 801ad3e:	46bd      	mov	sp, r7
 801ad40:	b004      	add	sp, #16
 801ad42:	bd80      	pop	{r7, pc}

0801ad44 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801ad44:	b580      	push	{r7, lr}
 801ad46:	b082      	sub	sp, #8
 801ad48:	af00      	add	r7, sp, #0
 801ad4a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801ad4c:	687a      	ldr	r2, [r7, #4]
 801ad4e:	23a5      	movs	r3, #165	; 0xa5
 801ad50:	009b      	lsls	r3, r3, #2
 801ad52:	2104      	movs	r1, #4
 801ad54:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801ad56:	6878      	ldr	r0, [r7, #4]
 801ad58:	2300      	movs	r3, #0
 801ad5a:	2200      	movs	r2, #0
 801ad5c:	2100      	movs	r1, #0
 801ad5e:	f006 fa9f 	bl	80212a0 <USBD_LL_Transmit>

  return USBD_OK;
 801ad62:	2300      	movs	r3, #0
}
 801ad64:	0018      	movs	r0, r3
 801ad66:	46bd      	mov	sp, r7
 801ad68:	b002      	add	sp, #8
 801ad6a:	bd80      	pop	{r7, pc}

0801ad6c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801ad6c:	b580      	push	{r7, lr}
 801ad6e:	b082      	sub	sp, #8
 801ad70:	af00      	add	r7, sp, #0
 801ad72:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801ad74:	687a      	ldr	r2, [r7, #4]
 801ad76:	23a5      	movs	r3, #165	; 0xa5
 801ad78:	009b      	lsls	r3, r3, #2
 801ad7a:	2105      	movs	r1, #5
 801ad7c:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801ad7e:	6878      	ldr	r0, [r7, #4]
 801ad80:	2300      	movs	r3, #0
 801ad82:	2200      	movs	r2, #0
 801ad84:	2100      	movs	r1, #0
 801ad86:	f006 fabb 	bl	8021300 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801ad8a:	2300      	movs	r3, #0
}
 801ad8c:	0018      	movs	r0, r3
 801ad8e:	46bd      	mov	sp, r7
 801ad90:	b002      	add	sp, #8
 801ad92:	bd80      	pop	{r7, pc}

0801ad94 <__NVIC_SetPriority>:
{
 801ad94:	b590      	push	{r4, r7, lr}
 801ad96:	b083      	sub	sp, #12
 801ad98:	af00      	add	r7, sp, #0
 801ad9a:	0002      	movs	r2, r0
 801ad9c:	6039      	str	r1, [r7, #0]
 801ad9e:	1dfb      	adds	r3, r7, #7
 801ada0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 801ada2:	1dfb      	adds	r3, r7, #7
 801ada4:	781b      	ldrb	r3, [r3, #0]
 801ada6:	2b7f      	cmp	r3, #127	; 0x7f
 801ada8:	d828      	bhi.n	801adfc <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 801adaa:	4a2f      	ldr	r2, [pc, #188]	; (801ae68 <__NVIC_SetPriority+0xd4>)
 801adac:	1dfb      	adds	r3, r7, #7
 801adae:	781b      	ldrb	r3, [r3, #0]
 801adb0:	b25b      	sxtb	r3, r3
 801adb2:	089b      	lsrs	r3, r3, #2
 801adb4:	33c0      	adds	r3, #192	; 0xc0
 801adb6:	009b      	lsls	r3, r3, #2
 801adb8:	589b      	ldr	r3, [r3, r2]
 801adba:	1dfa      	adds	r2, r7, #7
 801adbc:	7812      	ldrb	r2, [r2, #0]
 801adbe:	0011      	movs	r1, r2
 801adc0:	2203      	movs	r2, #3
 801adc2:	400a      	ands	r2, r1
 801adc4:	00d2      	lsls	r2, r2, #3
 801adc6:	21ff      	movs	r1, #255	; 0xff
 801adc8:	4091      	lsls	r1, r2
 801adca:	000a      	movs	r2, r1
 801adcc:	43d2      	mvns	r2, r2
 801adce:	401a      	ands	r2, r3
 801add0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 801add2:	683b      	ldr	r3, [r7, #0]
 801add4:	019b      	lsls	r3, r3, #6
 801add6:	22ff      	movs	r2, #255	; 0xff
 801add8:	401a      	ands	r2, r3
 801adda:	1dfb      	adds	r3, r7, #7
 801addc:	781b      	ldrb	r3, [r3, #0]
 801adde:	0018      	movs	r0, r3
 801ade0:	2303      	movs	r3, #3
 801ade2:	4003      	ands	r3, r0
 801ade4:	00db      	lsls	r3, r3, #3
 801ade6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 801ade8:	481f      	ldr	r0, [pc, #124]	; (801ae68 <__NVIC_SetPriority+0xd4>)
 801adea:	1dfb      	adds	r3, r7, #7
 801adec:	781b      	ldrb	r3, [r3, #0]
 801adee:	b25b      	sxtb	r3, r3
 801adf0:	089b      	lsrs	r3, r3, #2
 801adf2:	430a      	orrs	r2, r1
 801adf4:	33c0      	adds	r3, #192	; 0xc0
 801adf6:	009b      	lsls	r3, r3, #2
 801adf8:	501a      	str	r2, [r3, r0]
}
 801adfa:	e031      	b.n	801ae60 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 801adfc:	4a1b      	ldr	r2, [pc, #108]	; (801ae6c <__NVIC_SetPriority+0xd8>)
 801adfe:	1dfb      	adds	r3, r7, #7
 801ae00:	781b      	ldrb	r3, [r3, #0]
 801ae02:	0019      	movs	r1, r3
 801ae04:	230f      	movs	r3, #15
 801ae06:	400b      	ands	r3, r1
 801ae08:	3b08      	subs	r3, #8
 801ae0a:	089b      	lsrs	r3, r3, #2
 801ae0c:	3306      	adds	r3, #6
 801ae0e:	009b      	lsls	r3, r3, #2
 801ae10:	18d3      	adds	r3, r2, r3
 801ae12:	3304      	adds	r3, #4
 801ae14:	681b      	ldr	r3, [r3, #0]
 801ae16:	1dfa      	adds	r2, r7, #7
 801ae18:	7812      	ldrb	r2, [r2, #0]
 801ae1a:	0011      	movs	r1, r2
 801ae1c:	2203      	movs	r2, #3
 801ae1e:	400a      	ands	r2, r1
 801ae20:	00d2      	lsls	r2, r2, #3
 801ae22:	21ff      	movs	r1, #255	; 0xff
 801ae24:	4091      	lsls	r1, r2
 801ae26:	000a      	movs	r2, r1
 801ae28:	43d2      	mvns	r2, r2
 801ae2a:	401a      	ands	r2, r3
 801ae2c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 801ae2e:	683b      	ldr	r3, [r7, #0]
 801ae30:	019b      	lsls	r3, r3, #6
 801ae32:	22ff      	movs	r2, #255	; 0xff
 801ae34:	401a      	ands	r2, r3
 801ae36:	1dfb      	adds	r3, r7, #7
 801ae38:	781b      	ldrb	r3, [r3, #0]
 801ae3a:	0018      	movs	r0, r3
 801ae3c:	2303      	movs	r3, #3
 801ae3e:	4003      	ands	r3, r0
 801ae40:	00db      	lsls	r3, r3, #3
 801ae42:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 801ae44:	4809      	ldr	r0, [pc, #36]	; (801ae6c <__NVIC_SetPriority+0xd8>)
 801ae46:	1dfb      	adds	r3, r7, #7
 801ae48:	781b      	ldrb	r3, [r3, #0]
 801ae4a:	001c      	movs	r4, r3
 801ae4c:	230f      	movs	r3, #15
 801ae4e:	4023      	ands	r3, r4
 801ae50:	3b08      	subs	r3, #8
 801ae52:	089b      	lsrs	r3, r3, #2
 801ae54:	430a      	orrs	r2, r1
 801ae56:	3306      	adds	r3, #6
 801ae58:	009b      	lsls	r3, r3, #2
 801ae5a:	18c3      	adds	r3, r0, r3
 801ae5c:	3304      	adds	r3, #4
 801ae5e:	601a      	str	r2, [r3, #0]
}
 801ae60:	46c0      	nop			; (mov r8, r8)
 801ae62:	46bd      	mov	sp, r7
 801ae64:	b003      	add	sp, #12
 801ae66:	bd90      	pop	{r4, r7, pc}
 801ae68:	e000e100 	.word	0xe000e100
 801ae6c:	e000ed00 	.word	0xe000ed00

0801ae70 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 801ae70:	b580      	push	{r7, lr}
 801ae72:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 801ae74:	4b05      	ldr	r3, [pc, #20]	; (801ae8c <SysTick_Handler+0x1c>)
 801ae76:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 801ae78:	f001 ff2a 	bl	801ccd0 <xTaskGetSchedulerState>
 801ae7c:	0003      	movs	r3, r0
 801ae7e:	2b01      	cmp	r3, #1
 801ae80:	d001      	beq.n	801ae86 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 801ae82:	f002 fbf9 	bl	801d678 <xPortSysTickHandler>
  }
}
 801ae86:	46c0      	nop			; (mov r8, r8)
 801ae88:	46bd      	mov	sp, r7
 801ae8a:	bd80      	pop	{r7, pc}
 801ae8c:	e000e010 	.word	0xe000e010

0801ae90 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 801ae90:	b580      	push	{r7, lr}
 801ae92:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 801ae94:	2305      	movs	r3, #5
 801ae96:	425b      	negs	r3, r3
 801ae98:	2100      	movs	r1, #0
 801ae9a:	0018      	movs	r0, r3
 801ae9c:	f7ff ff7a 	bl	801ad94 <__NVIC_SetPriority>
#endif
}
 801aea0:	46c0      	nop			; (mov r8, r8)
 801aea2:	46bd      	mov	sp, r7
 801aea4:	bd80      	pop	{r7, pc}
	...

0801aea8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 801aea8:	b580      	push	{r7, lr}
 801aeaa:	b082      	sub	sp, #8
 801aeac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801aeae:	f3ef 8305 	mrs	r3, IPSR
 801aeb2:	603b      	str	r3, [r7, #0]
  return(result);
 801aeb4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801aeb6:	2b00      	cmp	r3, #0
 801aeb8:	d003      	beq.n	801aec2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 801aeba:	2306      	movs	r3, #6
 801aebc:	425b      	negs	r3, r3
 801aebe:	607b      	str	r3, [r7, #4]
 801aec0:	e00c      	b.n	801aedc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 801aec2:	4b09      	ldr	r3, [pc, #36]	; (801aee8 <osKernelInitialize+0x40>)
 801aec4:	681b      	ldr	r3, [r3, #0]
 801aec6:	2b00      	cmp	r3, #0
 801aec8:	d105      	bne.n	801aed6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 801aeca:	4b07      	ldr	r3, [pc, #28]	; (801aee8 <osKernelInitialize+0x40>)
 801aecc:	2201      	movs	r2, #1
 801aece:	601a      	str	r2, [r3, #0]
      stat = osOK;
 801aed0:	2300      	movs	r3, #0
 801aed2:	607b      	str	r3, [r7, #4]
 801aed4:	e002      	b.n	801aedc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 801aed6:	2301      	movs	r3, #1
 801aed8:	425b      	negs	r3, r3
 801aeda:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 801aedc:	687b      	ldr	r3, [r7, #4]
}
 801aede:	0018      	movs	r0, r3
 801aee0:	46bd      	mov	sp, r7
 801aee2:	b002      	add	sp, #8
 801aee4:	bd80      	pop	{r7, pc}
 801aee6:	46c0      	nop			; (mov r8, r8)
 801aee8:	20000aa4 	.word	0x20000aa4

0801aeec <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 801aeec:	b580      	push	{r7, lr}
 801aeee:	b082      	sub	sp, #8
 801aef0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801aef2:	f3ef 8305 	mrs	r3, IPSR
 801aef6:	603b      	str	r3, [r7, #0]
  return(result);
 801aef8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801aefa:	2b00      	cmp	r3, #0
 801aefc:	d003      	beq.n	801af06 <osKernelStart+0x1a>
    stat = osErrorISR;
 801aefe:	2306      	movs	r3, #6
 801af00:	425b      	negs	r3, r3
 801af02:	607b      	str	r3, [r7, #4]
 801af04:	e010      	b.n	801af28 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 801af06:	4b0b      	ldr	r3, [pc, #44]	; (801af34 <osKernelStart+0x48>)
 801af08:	681b      	ldr	r3, [r3, #0]
 801af0a:	2b01      	cmp	r3, #1
 801af0c:	d109      	bne.n	801af22 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 801af0e:	f7ff ffbf 	bl	801ae90 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 801af12:	4b08      	ldr	r3, [pc, #32]	; (801af34 <osKernelStart+0x48>)
 801af14:	2202      	movs	r2, #2
 801af16:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 801af18:	f001 fae2 	bl	801c4e0 <vTaskStartScheduler>
      stat = osOK;
 801af1c:	2300      	movs	r3, #0
 801af1e:	607b      	str	r3, [r7, #4]
 801af20:	e002      	b.n	801af28 <osKernelStart+0x3c>
    } else {
      stat = osError;
 801af22:	2301      	movs	r3, #1
 801af24:	425b      	negs	r3, r3
 801af26:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 801af28:	687b      	ldr	r3, [r7, #4]
}
 801af2a:	0018      	movs	r0, r3
 801af2c:	46bd      	mov	sp, r7
 801af2e:	b002      	add	sp, #8
 801af30:	bd80      	pop	{r7, pc}
 801af32:	46c0      	nop			; (mov r8, r8)
 801af34:	20000aa4 	.word	0x20000aa4

0801af38 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 801af38:	b5b0      	push	{r4, r5, r7, lr}
 801af3a:	b08e      	sub	sp, #56	; 0x38
 801af3c:	af04      	add	r7, sp, #16
 801af3e:	60f8      	str	r0, [r7, #12]
 801af40:	60b9      	str	r1, [r7, #8]
 801af42:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 801af44:	2300      	movs	r3, #0
 801af46:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801af48:	f3ef 8305 	mrs	r3, IPSR
 801af4c:	617b      	str	r3, [r7, #20]
  return(result);
 801af4e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 801af50:	2b00      	cmp	r3, #0
 801af52:	d000      	beq.n	801af56 <osThreadNew+0x1e>
 801af54:	e081      	b.n	801b05a <osThreadNew+0x122>
 801af56:	68fb      	ldr	r3, [r7, #12]
 801af58:	2b00      	cmp	r3, #0
 801af5a:	d100      	bne.n	801af5e <osThreadNew+0x26>
 801af5c:	e07d      	b.n	801b05a <osThreadNew+0x122>
    stack = configMINIMAL_STACK_SIZE;
 801af5e:	2380      	movs	r3, #128	; 0x80
 801af60:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 801af62:	2318      	movs	r3, #24
 801af64:	61fb      	str	r3, [r7, #28]

    name = NULL;
 801af66:	2300      	movs	r3, #0
 801af68:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 801af6a:	2301      	movs	r3, #1
 801af6c:	425b      	negs	r3, r3
 801af6e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 801af70:	687b      	ldr	r3, [r7, #4]
 801af72:	2b00      	cmp	r3, #0
 801af74:	d044      	beq.n	801b000 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 801af76:	687b      	ldr	r3, [r7, #4]
 801af78:	681b      	ldr	r3, [r3, #0]
 801af7a:	2b00      	cmp	r3, #0
 801af7c:	d002      	beq.n	801af84 <osThreadNew+0x4c>
        name = attr->name;
 801af7e:	687b      	ldr	r3, [r7, #4]
 801af80:	681b      	ldr	r3, [r3, #0]
 801af82:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 801af84:	687b      	ldr	r3, [r7, #4]
 801af86:	699b      	ldr	r3, [r3, #24]
 801af88:	2b00      	cmp	r3, #0
 801af8a:	d002      	beq.n	801af92 <osThreadNew+0x5a>
        prio = (UBaseType_t)attr->priority;
 801af8c:	687b      	ldr	r3, [r7, #4]
 801af8e:	699b      	ldr	r3, [r3, #24]
 801af90:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 801af92:	69fb      	ldr	r3, [r7, #28]
 801af94:	2b00      	cmp	r3, #0
 801af96:	d007      	beq.n	801afa8 <osThreadNew+0x70>
 801af98:	69fb      	ldr	r3, [r7, #28]
 801af9a:	2b38      	cmp	r3, #56	; 0x38
 801af9c:	d804      	bhi.n	801afa8 <osThreadNew+0x70>
 801af9e:	687b      	ldr	r3, [r7, #4]
 801afa0:	685b      	ldr	r3, [r3, #4]
 801afa2:	2201      	movs	r2, #1
 801afa4:	4013      	ands	r3, r2
 801afa6:	d001      	beq.n	801afac <osThreadNew+0x74>
        return (NULL);
 801afa8:	2300      	movs	r3, #0
 801afaa:	e057      	b.n	801b05c <osThreadNew+0x124>
      }

      if (attr->stack_size > 0U) {
 801afac:	687b      	ldr	r3, [r7, #4]
 801afae:	695b      	ldr	r3, [r3, #20]
 801afb0:	2b00      	cmp	r3, #0
 801afb2:	d003      	beq.n	801afbc <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 801afb4:	687b      	ldr	r3, [r7, #4]
 801afb6:	695b      	ldr	r3, [r3, #20]
 801afb8:	089b      	lsrs	r3, r3, #2
 801afba:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801afbc:	687b      	ldr	r3, [r7, #4]
 801afbe:	689b      	ldr	r3, [r3, #8]
 801afc0:	2b00      	cmp	r3, #0
 801afc2:	d00e      	beq.n	801afe2 <osThreadNew+0xaa>
 801afc4:	687b      	ldr	r3, [r7, #4]
 801afc6:	68db      	ldr	r3, [r3, #12]
 801afc8:	2ba7      	cmp	r3, #167	; 0xa7
 801afca:	d90a      	bls.n	801afe2 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801afcc:	687b      	ldr	r3, [r7, #4]
 801afce:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801afd0:	2b00      	cmp	r3, #0
 801afd2:	d006      	beq.n	801afe2 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801afd4:	687b      	ldr	r3, [r7, #4]
 801afd6:	695b      	ldr	r3, [r3, #20]
 801afd8:	2b00      	cmp	r3, #0
 801afda:	d002      	beq.n	801afe2 <osThreadNew+0xaa>
        mem = 1;
 801afdc:	2301      	movs	r3, #1
 801afde:	61bb      	str	r3, [r7, #24]
 801afe0:	e010      	b.n	801b004 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 801afe2:	687b      	ldr	r3, [r7, #4]
 801afe4:	689b      	ldr	r3, [r3, #8]
 801afe6:	2b00      	cmp	r3, #0
 801afe8:	d10c      	bne.n	801b004 <osThreadNew+0xcc>
 801afea:	687b      	ldr	r3, [r7, #4]
 801afec:	68db      	ldr	r3, [r3, #12]
 801afee:	2b00      	cmp	r3, #0
 801aff0:	d108      	bne.n	801b004 <osThreadNew+0xcc>
 801aff2:	687b      	ldr	r3, [r7, #4]
 801aff4:	691b      	ldr	r3, [r3, #16]
 801aff6:	2b00      	cmp	r3, #0
 801aff8:	d104      	bne.n	801b004 <osThreadNew+0xcc>
          mem = 0;
 801affa:	2300      	movs	r3, #0
 801affc:	61bb      	str	r3, [r7, #24]
 801affe:	e001      	b.n	801b004 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 801b000:	2300      	movs	r3, #0
 801b002:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 801b004:	69bb      	ldr	r3, [r7, #24]
 801b006:	2b01      	cmp	r3, #1
 801b008:	d112      	bne.n	801b030 <osThreadNew+0xf8>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801b00a:	687b      	ldr	r3, [r7, #4]
 801b00c:	691a      	ldr	r2, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 801b00e:	687b      	ldr	r3, [r7, #4]
 801b010:	689b      	ldr	r3, [r3, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801b012:	68bd      	ldr	r5, [r7, #8]
 801b014:	6a3c      	ldr	r4, [r7, #32]
 801b016:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801b018:	68f8      	ldr	r0, [r7, #12]
 801b01a:	9302      	str	r3, [sp, #8]
 801b01c:	9201      	str	r2, [sp, #4]
 801b01e:	69fb      	ldr	r3, [r7, #28]
 801b020:	9300      	str	r3, [sp, #0]
 801b022:	002b      	movs	r3, r5
 801b024:	0022      	movs	r2, r4
 801b026:	f000 ff54 	bl	801bed2 <xTaskCreateStatic>
 801b02a:	0003      	movs	r3, r0
 801b02c:	613b      	str	r3, [r7, #16]
 801b02e:	e014      	b.n	801b05a <osThreadNew+0x122>
      #endif
    }
    else {
      if (mem == 0) {
 801b030:	69bb      	ldr	r3, [r7, #24]
 801b032:	2b00      	cmp	r3, #0
 801b034:	d111      	bne.n	801b05a <osThreadNew+0x122>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 801b036:	6a3b      	ldr	r3, [r7, #32]
 801b038:	b29a      	uxth	r2, r3
 801b03a:	68bc      	ldr	r4, [r7, #8]
 801b03c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801b03e:	68f8      	ldr	r0, [r7, #12]
 801b040:	2310      	movs	r3, #16
 801b042:	18fb      	adds	r3, r7, r3
 801b044:	9301      	str	r3, [sp, #4]
 801b046:	69fb      	ldr	r3, [r7, #28]
 801b048:	9300      	str	r3, [sp, #0]
 801b04a:	0023      	movs	r3, r4
 801b04c:	f000 ff85 	bl	801bf5a <xTaskCreate>
 801b050:	0003      	movs	r3, r0
 801b052:	2b01      	cmp	r3, #1
 801b054:	d001      	beq.n	801b05a <osThreadNew+0x122>
            hTask = NULL;
 801b056:	2300      	movs	r3, #0
 801b058:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 801b05a:	693b      	ldr	r3, [r7, #16]
}
 801b05c:	0018      	movs	r0, r3
 801b05e:	46bd      	mov	sp, r7
 801b060:	b00a      	add	sp, #40	; 0x28
 801b062:	bdb0      	pop	{r4, r5, r7, pc}

0801b064 <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 801b064:	b580      	push	{r7, lr}
 801b066:	b082      	sub	sp, #8
 801b068:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 801b06a:	f001 fe23 	bl	801ccb4 <xTaskGetCurrentTaskHandle>
 801b06e:	0003      	movs	r3, r0
 801b070:	607b      	str	r3, [r7, #4]

  return (id);
 801b072:	687b      	ldr	r3, [r7, #4]
}
 801b074:	0018      	movs	r0, r3
 801b076:	46bd      	mov	sp, r7
 801b078:	b002      	add	sp, #8
 801b07a:	bd80      	pop	{r7, pc}

0801b07c <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 801b07c:	b580      	push	{r7, lr}
 801b07e:	b086      	sub	sp, #24
 801b080:	af00      	add	r7, sp, #0
 801b082:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 801b084:	687b      	ldr	r3, [r7, #4]
 801b086:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801b088:	f3ef 8305 	mrs	r3, IPSR
 801b08c:	60fb      	str	r3, [r7, #12]
  return(result);
 801b08e:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 801b090:	2b00      	cmp	r3, #0
 801b092:	d003      	beq.n	801b09c <osThreadSuspend+0x20>
    stat = osErrorISR;
 801b094:	2306      	movs	r3, #6
 801b096:	425b      	negs	r3, r3
 801b098:	617b      	str	r3, [r7, #20]
 801b09a:	e00c      	b.n	801b0b6 <osThreadSuspend+0x3a>
  }
  else if (hTask == NULL) {
 801b09c:	693b      	ldr	r3, [r7, #16]
 801b09e:	2b00      	cmp	r3, #0
 801b0a0:	d103      	bne.n	801b0aa <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 801b0a2:	2304      	movs	r3, #4
 801b0a4:	425b      	negs	r3, r3
 801b0a6:	617b      	str	r3, [r7, #20]
 801b0a8:	e005      	b.n	801b0b6 <osThreadSuspend+0x3a>
  }
  else {
    stat = osOK;
 801b0aa:	2300      	movs	r3, #0
 801b0ac:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 801b0ae:	693b      	ldr	r3, [r7, #16]
 801b0b0:	0018      	movs	r0, r3
 801b0b2:	f001 f93b 	bl	801c32c <vTaskSuspend>
  }

  return (stat);
 801b0b6:	697b      	ldr	r3, [r7, #20]
}
 801b0b8:	0018      	movs	r0, r3
 801b0ba:	46bd      	mov	sp, r7
 801b0bc:	b006      	add	sp, #24
 801b0be:	bd80      	pop	{r7, pc}

0801b0c0 <osThreadResume>:

osStatus_t osThreadResume (osThreadId_t thread_id) {
 801b0c0:	b580      	push	{r7, lr}
 801b0c2:	b086      	sub	sp, #24
 801b0c4:	af00      	add	r7, sp, #0
 801b0c6:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 801b0c8:	687b      	ldr	r3, [r7, #4]
 801b0ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801b0cc:	f3ef 8305 	mrs	r3, IPSR
 801b0d0:	60fb      	str	r3, [r7, #12]
  return(result);
 801b0d2:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 801b0d4:	2b00      	cmp	r3, #0
 801b0d6:	d003      	beq.n	801b0e0 <osThreadResume+0x20>
    stat = osErrorISR;
 801b0d8:	2306      	movs	r3, #6
 801b0da:	425b      	negs	r3, r3
 801b0dc:	617b      	str	r3, [r7, #20]
 801b0de:	e00c      	b.n	801b0fa <osThreadResume+0x3a>
  }
  else if (hTask == NULL) {
 801b0e0:	693b      	ldr	r3, [r7, #16]
 801b0e2:	2b00      	cmp	r3, #0
 801b0e4:	d103      	bne.n	801b0ee <osThreadResume+0x2e>
    stat = osErrorParameter;
 801b0e6:	2304      	movs	r3, #4
 801b0e8:	425b      	negs	r3, r3
 801b0ea:	617b      	str	r3, [r7, #20]
 801b0ec:	e005      	b.n	801b0fa <osThreadResume+0x3a>
  }
  else {
    stat = osOK;
 801b0ee:	2300      	movs	r3, #0
 801b0f0:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 801b0f2:	693b      	ldr	r3, [r7, #16]
 801b0f4:	0018      	movs	r0, r3
 801b0f6:	f001 f9a5 	bl	801c444 <vTaskResume>
  }

  return (stat);
 801b0fa:	697b      	ldr	r3, [r7, #20]
}
 801b0fc:	0018      	movs	r0, r3
 801b0fe:	46bd      	mov	sp, r7
 801b100:	b006      	add	sp, #24
 801b102:	bd80      	pop	{r7, pc}

0801b104 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 801b104:	b580      	push	{r7, lr}
 801b106:	b084      	sub	sp, #16
 801b108:	af00      	add	r7, sp, #0
 801b10a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801b10c:	f3ef 8305 	mrs	r3, IPSR
 801b110:	60bb      	str	r3, [r7, #8]
  return(result);
 801b112:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 801b114:	2b00      	cmp	r3, #0
 801b116:	d003      	beq.n	801b120 <osDelay+0x1c>
    stat = osErrorISR;
 801b118:	2306      	movs	r3, #6
 801b11a:	425b      	negs	r3, r3
 801b11c:	60fb      	str	r3, [r7, #12]
 801b11e:	e008      	b.n	801b132 <osDelay+0x2e>
  }
  else {
    stat = osOK;
 801b120:	2300      	movs	r3, #0
 801b122:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 801b124:	687b      	ldr	r3, [r7, #4]
 801b126:	2b00      	cmp	r3, #0
 801b128:	d003      	beq.n	801b132 <osDelay+0x2e>
      vTaskDelay(ticks);
 801b12a:	687b      	ldr	r3, [r7, #4]
 801b12c:	0018      	movs	r0, r3
 801b12e:	f001 f869 	bl	801c204 <vTaskDelay>
    }
  }

  return (stat);
 801b132:	68fb      	ldr	r3, [r7, #12]
}
 801b134:	0018      	movs	r0, r3
 801b136:	46bd      	mov	sp, r7
 801b138:	b004      	add	sp, #16
 801b13a:	bd80      	pop	{r7, pc}

0801b13c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 801b13c:	b590      	push	{r4, r7, lr}
 801b13e:	b08b      	sub	sp, #44	; 0x2c
 801b140:	af02      	add	r7, sp, #8
 801b142:	60f8      	str	r0, [r7, #12]
 801b144:	60b9      	str	r1, [r7, #8]
 801b146:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 801b148:	2300      	movs	r3, #0
 801b14a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801b14c:	f3ef 8305 	mrs	r3, IPSR
 801b150:	613b      	str	r3, [r7, #16]
  return(result);
 801b152:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 801b154:	2b00      	cmp	r3, #0
 801b156:	d000      	beq.n	801b15a <osMessageQueueNew+0x1e>
 801b158:	e064      	b.n	801b224 <osMessageQueueNew+0xe8>
 801b15a:	68fb      	ldr	r3, [r7, #12]
 801b15c:	2b00      	cmp	r3, #0
 801b15e:	d100      	bne.n	801b162 <osMessageQueueNew+0x26>
 801b160:	e060      	b.n	801b224 <osMessageQueueNew+0xe8>
 801b162:	68bb      	ldr	r3, [r7, #8]
 801b164:	2b00      	cmp	r3, #0
 801b166:	d05d      	beq.n	801b224 <osMessageQueueNew+0xe8>
    mem = -1;
 801b168:	2301      	movs	r3, #1
 801b16a:	425b      	negs	r3, r3
 801b16c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 801b16e:	687b      	ldr	r3, [r7, #4]
 801b170:	2b00      	cmp	r3, #0
 801b172:	d028      	beq.n	801b1c6 <osMessageQueueNew+0x8a>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 801b174:	687b      	ldr	r3, [r7, #4]
 801b176:	689b      	ldr	r3, [r3, #8]
 801b178:	2b00      	cmp	r3, #0
 801b17a:	d011      	beq.n	801b1a0 <osMessageQueueNew+0x64>
 801b17c:	687b      	ldr	r3, [r7, #4]
 801b17e:	68db      	ldr	r3, [r3, #12]
 801b180:	2b4f      	cmp	r3, #79	; 0x4f
 801b182:	d90d      	bls.n	801b1a0 <osMessageQueueNew+0x64>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 801b184:	687b      	ldr	r3, [r7, #4]
 801b186:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 801b188:	2b00      	cmp	r3, #0
 801b18a:	d009      	beq.n	801b1a0 <osMessageQueueNew+0x64>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 801b18c:	687b      	ldr	r3, [r7, #4]
 801b18e:	695a      	ldr	r2, [r3, #20]
 801b190:	68fb      	ldr	r3, [r7, #12]
 801b192:	68b9      	ldr	r1, [r7, #8]
 801b194:	434b      	muls	r3, r1
 801b196:	429a      	cmp	r2, r3
 801b198:	d302      	bcc.n	801b1a0 <osMessageQueueNew+0x64>
        mem = 1;
 801b19a:	2301      	movs	r3, #1
 801b19c:	61bb      	str	r3, [r7, #24]
 801b19e:	e014      	b.n	801b1ca <osMessageQueueNew+0x8e>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 801b1a0:	687b      	ldr	r3, [r7, #4]
 801b1a2:	689b      	ldr	r3, [r3, #8]
 801b1a4:	2b00      	cmp	r3, #0
 801b1a6:	d110      	bne.n	801b1ca <osMessageQueueNew+0x8e>
 801b1a8:	687b      	ldr	r3, [r7, #4]
 801b1aa:	68db      	ldr	r3, [r3, #12]
 801b1ac:	2b00      	cmp	r3, #0
 801b1ae:	d10c      	bne.n	801b1ca <osMessageQueueNew+0x8e>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 801b1b0:	687b      	ldr	r3, [r7, #4]
 801b1b2:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 801b1b4:	2b00      	cmp	r3, #0
 801b1b6:	d108      	bne.n	801b1ca <osMessageQueueNew+0x8e>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 801b1b8:	687b      	ldr	r3, [r7, #4]
 801b1ba:	695b      	ldr	r3, [r3, #20]
 801b1bc:	2b00      	cmp	r3, #0
 801b1be:	d104      	bne.n	801b1ca <osMessageQueueNew+0x8e>
          mem = 0;
 801b1c0:	2300      	movs	r3, #0
 801b1c2:	61bb      	str	r3, [r7, #24]
 801b1c4:	e001      	b.n	801b1ca <osMessageQueueNew+0x8e>
        }
      }
    }
    else {
      mem = 0;
 801b1c6:	2300      	movs	r3, #0
 801b1c8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 801b1ca:	69bb      	ldr	r3, [r7, #24]
 801b1cc:	2b01      	cmp	r3, #1
 801b1ce:	d10c      	bne.n	801b1ea <osMessageQueueNew+0xae>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 801b1d0:	687b      	ldr	r3, [r7, #4]
 801b1d2:	691a      	ldr	r2, [r3, #16]
 801b1d4:	687b      	ldr	r3, [r7, #4]
 801b1d6:	689b      	ldr	r3, [r3, #8]
 801b1d8:	68b9      	ldr	r1, [r7, #8]
 801b1da:	68f8      	ldr	r0, [r7, #12]
 801b1dc:	2400      	movs	r4, #0
 801b1de:	9400      	str	r4, [sp, #0]
 801b1e0:	f000 fa09 	bl	801b5f6 <xQueueGenericCreateStatic>
 801b1e4:	0003      	movs	r3, r0
 801b1e6:	61fb      	str	r3, [r7, #28]
 801b1e8:	e00a      	b.n	801b200 <osMessageQueueNew+0xc4>
      #endif
    }
    else {
      if (mem == 0) {
 801b1ea:	69bb      	ldr	r3, [r7, #24]
 801b1ec:	2b00      	cmp	r3, #0
 801b1ee:	d107      	bne.n	801b200 <osMessageQueueNew+0xc4>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 801b1f0:	68b9      	ldr	r1, [r7, #8]
 801b1f2:	68fb      	ldr	r3, [r7, #12]
 801b1f4:	2200      	movs	r2, #0
 801b1f6:	0018      	movs	r0, r3
 801b1f8:	f000 fa49 	bl	801b68e <xQueueGenericCreate>
 801b1fc:	0003      	movs	r3, r0
 801b1fe:	61fb      	str	r3, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 801b200:	69fb      	ldr	r3, [r7, #28]
 801b202:	2b00      	cmp	r3, #0
 801b204:	d00e      	beq.n	801b224 <osMessageQueueNew+0xe8>
      if (attr != NULL) {
 801b206:	687b      	ldr	r3, [r7, #4]
 801b208:	2b00      	cmp	r3, #0
 801b20a:	d003      	beq.n	801b214 <osMessageQueueNew+0xd8>
        name = attr->name;
 801b20c:	687b      	ldr	r3, [r7, #4]
 801b20e:	681b      	ldr	r3, [r3, #0]
 801b210:	617b      	str	r3, [r7, #20]
 801b212:	e001      	b.n	801b218 <osMessageQueueNew+0xdc>
      } else {
        name = NULL;
 801b214:	2300      	movs	r3, #0
 801b216:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 801b218:	697a      	ldr	r2, [r7, #20]
 801b21a:	69fb      	ldr	r3, [r7, #28]
 801b21c:	0011      	movs	r1, r2
 801b21e:	0018      	movs	r0, r3
 801b220:	f000 fdfc 	bl	801be1c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 801b224:	69fb      	ldr	r3, [r7, #28]
}
 801b226:	0018      	movs	r0, r3
 801b228:	46bd      	mov	sp, r7
 801b22a:	b009      	add	sp, #36	; 0x24
 801b22c:	bd90      	pop	{r4, r7, pc}
	...

0801b230 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 801b230:	b580      	push	{r7, lr}
 801b232:	b088      	sub	sp, #32
 801b234:	af00      	add	r7, sp, #0
 801b236:	60f8      	str	r0, [r7, #12]
 801b238:	60b9      	str	r1, [r7, #8]
 801b23a:	603b      	str	r3, [r7, #0]
 801b23c:	1dfb      	adds	r3, r7, #7
 801b23e:	701a      	strb	r2, [r3, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 801b240:	68fb      	ldr	r3, [r7, #12]
 801b242:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 801b244:	2300      	movs	r3, #0
 801b246:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801b248:	f3ef 8305 	mrs	r3, IPSR
 801b24c:	617b      	str	r3, [r7, #20]
  return(result);
 801b24e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 801b250:	2b00      	cmp	r3, #0
 801b252:	d024      	beq.n	801b29e <osMessageQueuePut+0x6e>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801b254:	69bb      	ldr	r3, [r7, #24]
 801b256:	2b00      	cmp	r3, #0
 801b258:	d005      	beq.n	801b266 <osMessageQueuePut+0x36>
 801b25a:	68bb      	ldr	r3, [r7, #8]
 801b25c:	2b00      	cmp	r3, #0
 801b25e:	d002      	beq.n	801b266 <osMessageQueuePut+0x36>
 801b260:	683b      	ldr	r3, [r7, #0]
 801b262:	2b00      	cmp	r3, #0
 801b264:	d003      	beq.n	801b26e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 801b266:	2304      	movs	r3, #4
 801b268:	425b      	negs	r3, r3
 801b26a:	61fb      	str	r3, [r7, #28]
 801b26c:	e034      	b.n	801b2d8 <osMessageQueuePut+0xa8>
    }
    else {
      yield = pdFALSE;
 801b26e:	2300      	movs	r3, #0
 801b270:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 801b272:	2310      	movs	r3, #16
 801b274:	18fa      	adds	r2, r7, r3
 801b276:	68b9      	ldr	r1, [r7, #8]
 801b278:	69b8      	ldr	r0, [r7, #24]
 801b27a:	2300      	movs	r3, #0
 801b27c:	f000 fb24 	bl	801b8c8 <xQueueGenericSendFromISR>
 801b280:	0003      	movs	r3, r0
 801b282:	2b01      	cmp	r3, #1
 801b284:	d003      	beq.n	801b28e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 801b286:	2303      	movs	r3, #3
 801b288:	425b      	negs	r3, r3
 801b28a:	61fb      	str	r3, [r7, #28]
 801b28c:	e024      	b.n	801b2d8 <osMessageQueuePut+0xa8>
      } else {
        portYIELD_FROM_ISR (yield);
 801b28e:	693b      	ldr	r3, [r7, #16]
 801b290:	2b00      	cmp	r3, #0
 801b292:	d021      	beq.n	801b2d8 <osMessageQueuePut+0xa8>
 801b294:	4b13      	ldr	r3, [pc, #76]	; (801b2e4 <osMessageQueuePut+0xb4>)
 801b296:	2280      	movs	r2, #128	; 0x80
 801b298:	0552      	lsls	r2, r2, #21
 801b29a:	601a      	str	r2, [r3, #0]
 801b29c:	e01c      	b.n	801b2d8 <osMessageQueuePut+0xa8>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 801b29e:	69bb      	ldr	r3, [r7, #24]
 801b2a0:	2b00      	cmp	r3, #0
 801b2a2:	d002      	beq.n	801b2aa <osMessageQueuePut+0x7a>
 801b2a4:	68bb      	ldr	r3, [r7, #8]
 801b2a6:	2b00      	cmp	r3, #0
 801b2a8:	d103      	bne.n	801b2b2 <osMessageQueuePut+0x82>
      stat = osErrorParameter;
 801b2aa:	2304      	movs	r3, #4
 801b2ac:	425b      	negs	r3, r3
 801b2ae:	61fb      	str	r3, [r7, #28]
 801b2b0:	e012      	b.n	801b2d8 <osMessageQueuePut+0xa8>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 801b2b2:	683a      	ldr	r2, [r7, #0]
 801b2b4:	68b9      	ldr	r1, [r7, #8]
 801b2b6:	69b8      	ldr	r0, [r7, #24]
 801b2b8:	2300      	movs	r3, #0
 801b2ba:	f000 fa41 	bl	801b740 <xQueueGenericSend>
 801b2be:	0003      	movs	r3, r0
 801b2c0:	2b01      	cmp	r3, #1
 801b2c2:	d009      	beq.n	801b2d8 <osMessageQueuePut+0xa8>
        if (timeout != 0U) {
 801b2c4:	683b      	ldr	r3, [r7, #0]
 801b2c6:	2b00      	cmp	r3, #0
 801b2c8:	d003      	beq.n	801b2d2 <osMessageQueuePut+0xa2>
          stat = osErrorTimeout;
 801b2ca:	2302      	movs	r3, #2
 801b2cc:	425b      	negs	r3, r3
 801b2ce:	61fb      	str	r3, [r7, #28]
 801b2d0:	e002      	b.n	801b2d8 <osMessageQueuePut+0xa8>
        } else {
          stat = osErrorResource;
 801b2d2:	2303      	movs	r3, #3
 801b2d4:	425b      	negs	r3, r3
 801b2d6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 801b2d8:	69fb      	ldr	r3, [r7, #28]
}
 801b2da:	0018      	movs	r0, r3
 801b2dc:	46bd      	mov	sp, r7
 801b2de:	b008      	add	sp, #32
 801b2e0:	bd80      	pop	{r7, pc}
 801b2e2:	46c0      	nop			; (mov r8, r8)
 801b2e4:	e000ed04 	.word	0xe000ed04

0801b2e8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 801b2e8:	b580      	push	{r7, lr}
 801b2ea:	b088      	sub	sp, #32
 801b2ec:	af00      	add	r7, sp, #0
 801b2ee:	60f8      	str	r0, [r7, #12]
 801b2f0:	60b9      	str	r1, [r7, #8]
 801b2f2:	607a      	str	r2, [r7, #4]
 801b2f4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 801b2f6:	68fb      	ldr	r3, [r7, #12]
 801b2f8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 801b2fa:	2300      	movs	r3, #0
 801b2fc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801b2fe:	f3ef 8305 	mrs	r3, IPSR
 801b302:	617b      	str	r3, [r7, #20]
  return(result);
 801b304:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 801b306:	2b00      	cmp	r3, #0
 801b308:	d024      	beq.n	801b354 <osMessageQueueGet+0x6c>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801b30a:	69bb      	ldr	r3, [r7, #24]
 801b30c:	2b00      	cmp	r3, #0
 801b30e:	d005      	beq.n	801b31c <osMessageQueueGet+0x34>
 801b310:	68bb      	ldr	r3, [r7, #8]
 801b312:	2b00      	cmp	r3, #0
 801b314:	d002      	beq.n	801b31c <osMessageQueueGet+0x34>
 801b316:	683b      	ldr	r3, [r7, #0]
 801b318:	2b00      	cmp	r3, #0
 801b31a:	d003      	beq.n	801b324 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 801b31c:	2304      	movs	r3, #4
 801b31e:	425b      	negs	r3, r3
 801b320:	61fb      	str	r3, [r7, #28]
 801b322:	e034      	b.n	801b38e <osMessageQueueGet+0xa6>
    }
    else {
      yield = pdFALSE;
 801b324:	2300      	movs	r3, #0
 801b326:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 801b328:	2310      	movs	r3, #16
 801b32a:	18fa      	adds	r2, r7, r3
 801b32c:	68b9      	ldr	r1, [r7, #8]
 801b32e:	69bb      	ldr	r3, [r7, #24]
 801b330:	0018      	movs	r0, r3
 801b332:	f000 fbf2 	bl	801bb1a <xQueueReceiveFromISR>
 801b336:	0003      	movs	r3, r0
 801b338:	2b01      	cmp	r3, #1
 801b33a:	d003      	beq.n	801b344 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 801b33c:	2303      	movs	r3, #3
 801b33e:	425b      	negs	r3, r3
 801b340:	61fb      	str	r3, [r7, #28]
 801b342:	e024      	b.n	801b38e <osMessageQueueGet+0xa6>
      } else {
        portYIELD_FROM_ISR (yield);
 801b344:	693b      	ldr	r3, [r7, #16]
 801b346:	2b00      	cmp	r3, #0
 801b348:	d021      	beq.n	801b38e <osMessageQueueGet+0xa6>
 801b34a:	4b13      	ldr	r3, [pc, #76]	; (801b398 <osMessageQueueGet+0xb0>)
 801b34c:	2280      	movs	r2, #128	; 0x80
 801b34e:	0552      	lsls	r2, r2, #21
 801b350:	601a      	str	r2, [r3, #0]
 801b352:	e01c      	b.n	801b38e <osMessageQueueGet+0xa6>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 801b354:	69bb      	ldr	r3, [r7, #24]
 801b356:	2b00      	cmp	r3, #0
 801b358:	d002      	beq.n	801b360 <osMessageQueueGet+0x78>
 801b35a:	68bb      	ldr	r3, [r7, #8]
 801b35c:	2b00      	cmp	r3, #0
 801b35e:	d103      	bne.n	801b368 <osMessageQueueGet+0x80>
      stat = osErrorParameter;
 801b360:	2304      	movs	r3, #4
 801b362:	425b      	negs	r3, r3
 801b364:	61fb      	str	r3, [r7, #28]
 801b366:	e012      	b.n	801b38e <osMessageQueueGet+0xa6>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 801b368:	683a      	ldr	r2, [r7, #0]
 801b36a:	68b9      	ldr	r1, [r7, #8]
 801b36c:	69bb      	ldr	r3, [r7, #24]
 801b36e:	0018      	movs	r0, r3
 801b370:	f000 fb1e 	bl	801b9b0 <xQueueReceive>
 801b374:	0003      	movs	r3, r0
 801b376:	2b01      	cmp	r3, #1
 801b378:	d009      	beq.n	801b38e <osMessageQueueGet+0xa6>
        if (timeout != 0U) {
 801b37a:	683b      	ldr	r3, [r7, #0]
 801b37c:	2b00      	cmp	r3, #0
 801b37e:	d003      	beq.n	801b388 <osMessageQueueGet+0xa0>
          stat = osErrorTimeout;
 801b380:	2302      	movs	r3, #2
 801b382:	425b      	negs	r3, r3
 801b384:	61fb      	str	r3, [r7, #28]
 801b386:	e002      	b.n	801b38e <osMessageQueueGet+0xa6>
        } else {
          stat = osErrorResource;
 801b388:	2303      	movs	r3, #3
 801b38a:	425b      	negs	r3, r3
 801b38c:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 801b38e:	69fb      	ldr	r3, [r7, #28]
}
 801b390:	0018      	movs	r0, r3
 801b392:	46bd      	mov	sp, r7
 801b394:	b008      	add	sp, #32
 801b396:	bd80      	pop	{r7, pc}
 801b398:	e000ed04 	.word	0xe000ed04

0801b39c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 801b39c:	b580      	push	{r7, lr}
 801b39e:	b084      	sub	sp, #16
 801b3a0:	af00      	add	r7, sp, #0
 801b3a2:	60f8      	str	r0, [r7, #12]
 801b3a4:	60b9      	str	r1, [r7, #8]
 801b3a6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 801b3a8:	68fb      	ldr	r3, [r7, #12]
 801b3aa:	4a06      	ldr	r2, [pc, #24]	; (801b3c4 <vApplicationGetIdleTaskMemory+0x28>)
 801b3ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801b3ae:	68bb      	ldr	r3, [r7, #8]
 801b3b0:	4a05      	ldr	r2, [pc, #20]	; (801b3c8 <vApplicationGetIdleTaskMemory+0x2c>)
 801b3b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 801b3b4:	687b      	ldr	r3, [r7, #4]
 801b3b6:	2280      	movs	r2, #128	; 0x80
 801b3b8:	601a      	str	r2, [r3, #0]
}
 801b3ba:	46c0      	nop			; (mov r8, r8)
 801b3bc:	46bd      	mov	sp, r7
 801b3be:	b004      	add	sp, #16
 801b3c0:	bd80      	pop	{r7, pc}
 801b3c2:	46c0      	nop			; (mov r8, r8)
 801b3c4:	20000aa8 	.word	0x20000aa8
 801b3c8:	20000b50 	.word	0x20000b50

0801b3cc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 801b3cc:	b580      	push	{r7, lr}
 801b3ce:	b084      	sub	sp, #16
 801b3d0:	af00      	add	r7, sp, #0
 801b3d2:	60f8      	str	r0, [r7, #12]
 801b3d4:	60b9      	str	r1, [r7, #8]
 801b3d6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 801b3d8:	68fb      	ldr	r3, [r7, #12]
 801b3da:	4a06      	ldr	r2, [pc, #24]	; (801b3f4 <vApplicationGetTimerTaskMemory+0x28>)
 801b3dc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 801b3de:	68bb      	ldr	r3, [r7, #8]
 801b3e0:	4a05      	ldr	r2, [pc, #20]	; (801b3f8 <vApplicationGetTimerTaskMemory+0x2c>)
 801b3e2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 801b3e4:	687b      	ldr	r3, [r7, #4]
 801b3e6:	2280      	movs	r2, #128	; 0x80
 801b3e8:	0052      	lsls	r2, r2, #1
 801b3ea:	601a      	str	r2, [r3, #0]
}
 801b3ec:	46c0      	nop			; (mov r8, r8)
 801b3ee:	46bd      	mov	sp, r7
 801b3f0:	b004      	add	sp, #16
 801b3f2:	bd80      	pop	{r7, pc}
 801b3f4:	20000d50 	.word	0x20000d50
 801b3f8:	20000df8 	.word	0x20000df8

0801b3fc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 801b3fc:	b580      	push	{r7, lr}
 801b3fe:	b082      	sub	sp, #8
 801b400:	af00      	add	r7, sp, #0
 801b402:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801b404:	687b      	ldr	r3, [r7, #4]
 801b406:	3308      	adds	r3, #8
 801b408:	001a      	movs	r2, r3
 801b40a:	687b      	ldr	r3, [r7, #4]
 801b40c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801b40e:	687b      	ldr	r3, [r7, #4]
 801b410:	2201      	movs	r2, #1
 801b412:	4252      	negs	r2, r2
 801b414:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801b416:	687b      	ldr	r3, [r7, #4]
 801b418:	3308      	adds	r3, #8
 801b41a:	001a      	movs	r2, r3
 801b41c:	687b      	ldr	r3, [r7, #4]
 801b41e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801b420:	687b      	ldr	r3, [r7, #4]
 801b422:	3308      	adds	r3, #8
 801b424:	001a      	movs	r2, r3
 801b426:	687b      	ldr	r3, [r7, #4]
 801b428:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801b42a:	687b      	ldr	r3, [r7, #4]
 801b42c:	2200      	movs	r2, #0
 801b42e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 801b430:	46c0      	nop			; (mov r8, r8)
 801b432:	46bd      	mov	sp, r7
 801b434:	b002      	add	sp, #8
 801b436:	bd80      	pop	{r7, pc}

0801b438 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 801b438:	b580      	push	{r7, lr}
 801b43a:	b082      	sub	sp, #8
 801b43c:	af00      	add	r7, sp, #0
 801b43e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 801b440:	687b      	ldr	r3, [r7, #4]
 801b442:	2200      	movs	r2, #0
 801b444:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801b446:	46c0      	nop			; (mov r8, r8)
 801b448:	46bd      	mov	sp, r7
 801b44a:	b002      	add	sp, #8
 801b44c:	bd80      	pop	{r7, pc}

0801b44e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801b44e:	b580      	push	{r7, lr}
 801b450:	b084      	sub	sp, #16
 801b452:	af00      	add	r7, sp, #0
 801b454:	6078      	str	r0, [r7, #4]
 801b456:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 801b458:	687b      	ldr	r3, [r7, #4]
 801b45a:	685b      	ldr	r3, [r3, #4]
 801b45c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801b45e:	683b      	ldr	r3, [r7, #0]
 801b460:	68fa      	ldr	r2, [r7, #12]
 801b462:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801b464:	68fb      	ldr	r3, [r7, #12]
 801b466:	689a      	ldr	r2, [r3, #8]
 801b468:	683b      	ldr	r3, [r7, #0]
 801b46a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 801b46c:	68fb      	ldr	r3, [r7, #12]
 801b46e:	689b      	ldr	r3, [r3, #8]
 801b470:	683a      	ldr	r2, [r7, #0]
 801b472:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 801b474:	68fb      	ldr	r3, [r7, #12]
 801b476:	683a      	ldr	r2, [r7, #0]
 801b478:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801b47a:	683b      	ldr	r3, [r7, #0]
 801b47c:	687a      	ldr	r2, [r7, #4]
 801b47e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801b480:	687b      	ldr	r3, [r7, #4]
 801b482:	681b      	ldr	r3, [r3, #0]
 801b484:	1c5a      	adds	r2, r3, #1
 801b486:	687b      	ldr	r3, [r7, #4]
 801b488:	601a      	str	r2, [r3, #0]
}
 801b48a:	46c0      	nop			; (mov r8, r8)
 801b48c:	46bd      	mov	sp, r7
 801b48e:	b004      	add	sp, #16
 801b490:	bd80      	pop	{r7, pc}

0801b492 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801b492:	b580      	push	{r7, lr}
 801b494:	b084      	sub	sp, #16
 801b496:	af00      	add	r7, sp, #0
 801b498:	6078      	str	r0, [r7, #4]
 801b49a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801b49c:	683b      	ldr	r3, [r7, #0]
 801b49e:	681b      	ldr	r3, [r3, #0]
 801b4a0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801b4a2:	68bb      	ldr	r3, [r7, #8]
 801b4a4:	3301      	adds	r3, #1
 801b4a6:	d103      	bne.n	801b4b0 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801b4a8:	687b      	ldr	r3, [r7, #4]
 801b4aa:	691b      	ldr	r3, [r3, #16]
 801b4ac:	60fb      	str	r3, [r7, #12]
 801b4ae:	e00c      	b.n	801b4ca <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801b4b0:	687b      	ldr	r3, [r7, #4]
 801b4b2:	3308      	adds	r3, #8
 801b4b4:	60fb      	str	r3, [r7, #12]
 801b4b6:	e002      	b.n	801b4be <vListInsert+0x2c>
 801b4b8:	68fb      	ldr	r3, [r7, #12]
 801b4ba:	685b      	ldr	r3, [r3, #4]
 801b4bc:	60fb      	str	r3, [r7, #12]
 801b4be:	68fb      	ldr	r3, [r7, #12]
 801b4c0:	685b      	ldr	r3, [r3, #4]
 801b4c2:	681b      	ldr	r3, [r3, #0]
 801b4c4:	68ba      	ldr	r2, [r7, #8]
 801b4c6:	429a      	cmp	r2, r3
 801b4c8:	d2f6      	bcs.n	801b4b8 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 801b4ca:	68fb      	ldr	r3, [r7, #12]
 801b4cc:	685a      	ldr	r2, [r3, #4]
 801b4ce:	683b      	ldr	r3, [r7, #0]
 801b4d0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801b4d2:	683b      	ldr	r3, [r7, #0]
 801b4d4:	685b      	ldr	r3, [r3, #4]
 801b4d6:	683a      	ldr	r2, [r7, #0]
 801b4d8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 801b4da:	683b      	ldr	r3, [r7, #0]
 801b4dc:	68fa      	ldr	r2, [r7, #12]
 801b4de:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801b4e0:	68fb      	ldr	r3, [r7, #12]
 801b4e2:	683a      	ldr	r2, [r7, #0]
 801b4e4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 801b4e6:	683b      	ldr	r3, [r7, #0]
 801b4e8:	687a      	ldr	r2, [r7, #4]
 801b4ea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801b4ec:	687b      	ldr	r3, [r7, #4]
 801b4ee:	681b      	ldr	r3, [r3, #0]
 801b4f0:	1c5a      	adds	r2, r3, #1
 801b4f2:	687b      	ldr	r3, [r7, #4]
 801b4f4:	601a      	str	r2, [r3, #0]
}
 801b4f6:	46c0      	nop			; (mov r8, r8)
 801b4f8:	46bd      	mov	sp, r7
 801b4fa:	b004      	add	sp, #16
 801b4fc:	bd80      	pop	{r7, pc}

0801b4fe <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 801b4fe:	b580      	push	{r7, lr}
 801b500:	b084      	sub	sp, #16
 801b502:	af00      	add	r7, sp, #0
 801b504:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 801b506:	687b      	ldr	r3, [r7, #4]
 801b508:	691b      	ldr	r3, [r3, #16]
 801b50a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801b50c:	687b      	ldr	r3, [r7, #4]
 801b50e:	685b      	ldr	r3, [r3, #4]
 801b510:	687a      	ldr	r2, [r7, #4]
 801b512:	6892      	ldr	r2, [r2, #8]
 801b514:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 801b516:	687b      	ldr	r3, [r7, #4]
 801b518:	689b      	ldr	r3, [r3, #8]
 801b51a:	687a      	ldr	r2, [r7, #4]
 801b51c:	6852      	ldr	r2, [r2, #4]
 801b51e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801b520:	68fb      	ldr	r3, [r7, #12]
 801b522:	685b      	ldr	r3, [r3, #4]
 801b524:	687a      	ldr	r2, [r7, #4]
 801b526:	429a      	cmp	r2, r3
 801b528:	d103      	bne.n	801b532 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 801b52a:	687b      	ldr	r3, [r7, #4]
 801b52c:	689a      	ldr	r2, [r3, #8]
 801b52e:	68fb      	ldr	r3, [r7, #12]
 801b530:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 801b532:	687b      	ldr	r3, [r7, #4]
 801b534:	2200      	movs	r2, #0
 801b536:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801b538:	68fb      	ldr	r3, [r7, #12]
 801b53a:	681b      	ldr	r3, [r3, #0]
 801b53c:	1e5a      	subs	r2, r3, #1
 801b53e:	68fb      	ldr	r3, [r7, #12]
 801b540:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 801b542:	68fb      	ldr	r3, [r7, #12]
 801b544:	681b      	ldr	r3, [r3, #0]
}
 801b546:	0018      	movs	r0, r3
 801b548:	46bd      	mov	sp, r7
 801b54a:	b004      	add	sp, #16
 801b54c:	bd80      	pop	{r7, pc}

0801b54e <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 801b54e:	b580      	push	{r7, lr}
 801b550:	b084      	sub	sp, #16
 801b552:	af00      	add	r7, sp, #0
 801b554:	6078      	str	r0, [r7, #4]
 801b556:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 801b558:	687b      	ldr	r3, [r7, #4]
 801b55a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801b55c:	68fb      	ldr	r3, [r7, #12]
 801b55e:	2b00      	cmp	r3, #0
 801b560:	d101      	bne.n	801b566 <xQueueGenericReset+0x18>
 801b562:	b672      	cpsid	i
 801b564:	e7fe      	b.n	801b564 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 801b566:	f002 f82b 	bl	801d5c0 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801b56a:	68fb      	ldr	r3, [r7, #12]
 801b56c:	681a      	ldr	r2, [r3, #0]
 801b56e:	68fb      	ldr	r3, [r7, #12]
 801b570:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 801b572:	68fb      	ldr	r3, [r7, #12]
 801b574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801b576:	434b      	muls	r3, r1
 801b578:	18d2      	adds	r2, r2, r3
 801b57a:	68fb      	ldr	r3, [r7, #12]
 801b57c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801b57e:	68fb      	ldr	r3, [r7, #12]
 801b580:	2200      	movs	r2, #0
 801b582:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 801b584:	68fb      	ldr	r3, [r7, #12]
 801b586:	681a      	ldr	r2, [r3, #0]
 801b588:	68fb      	ldr	r3, [r7, #12]
 801b58a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801b58c:	68fb      	ldr	r3, [r7, #12]
 801b58e:	681a      	ldr	r2, [r3, #0]
 801b590:	68fb      	ldr	r3, [r7, #12]
 801b592:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801b594:	1e59      	subs	r1, r3, #1
 801b596:	68fb      	ldr	r3, [r7, #12]
 801b598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801b59a:	434b      	muls	r3, r1
 801b59c:	18d2      	adds	r2, r2, r3
 801b59e:	68fb      	ldr	r3, [r7, #12]
 801b5a0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 801b5a2:	68fb      	ldr	r3, [r7, #12]
 801b5a4:	2244      	movs	r2, #68	; 0x44
 801b5a6:	21ff      	movs	r1, #255	; 0xff
 801b5a8:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 801b5aa:	68fb      	ldr	r3, [r7, #12]
 801b5ac:	2245      	movs	r2, #69	; 0x45
 801b5ae:	21ff      	movs	r1, #255	; 0xff
 801b5b0:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 801b5b2:	683b      	ldr	r3, [r7, #0]
 801b5b4:	2b00      	cmp	r3, #0
 801b5b6:	d10d      	bne.n	801b5d4 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801b5b8:	68fb      	ldr	r3, [r7, #12]
 801b5ba:	691b      	ldr	r3, [r3, #16]
 801b5bc:	2b00      	cmp	r3, #0
 801b5be:	d013      	beq.n	801b5e8 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801b5c0:	68fb      	ldr	r3, [r7, #12]
 801b5c2:	3310      	adds	r3, #16
 801b5c4:	0018      	movs	r0, r3
 801b5c6:	f001 f9dd 	bl	801c984 <xTaskRemoveFromEventList>
 801b5ca:	1e03      	subs	r3, r0, #0
 801b5cc:	d00c      	beq.n	801b5e8 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 801b5ce:	f001 ffe7 	bl	801d5a0 <vPortYield>
 801b5d2:	e009      	b.n	801b5e8 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 801b5d4:	68fb      	ldr	r3, [r7, #12]
 801b5d6:	3310      	adds	r3, #16
 801b5d8:	0018      	movs	r0, r3
 801b5da:	f7ff ff0f 	bl	801b3fc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 801b5de:	68fb      	ldr	r3, [r7, #12]
 801b5e0:	3324      	adds	r3, #36	; 0x24
 801b5e2:	0018      	movs	r0, r3
 801b5e4:	f7ff ff0a 	bl	801b3fc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 801b5e8:	f001 fffc 	bl	801d5e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 801b5ec:	2301      	movs	r3, #1
}
 801b5ee:	0018      	movs	r0, r3
 801b5f0:	46bd      	mov	sp, r7
 801b5f2:	b004      	add	sp, #16
 801b5f4:	bd80      	pop	{r7, pc}

0801b5f6 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 801b5f6:	b590      	push	{r4, r7, lr}
 801b5f8:	b089      	sub	sp, #36	; 0x24
 801b5fa:	af02      	add	r7, sp, #8
 801b5fc:	60f8      	str	r0, [r7, #12]
 801b5fe:	60b9      	str	r1, [r7, #8]
 801b600:	607a      	str	r2, [r7, #4]
 801b602:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801b604:	68fb      	ldr	r3, [r7, #12]
 801b606:	2b00      	cmp	r3, #0
 801b608:	d101      	bne.n	801b60e <xQueueGenericCreateStatic+0x18>
 801b60a:	b672      	cpsid	i
 801b60c:	e7fe      	b.n	801b60c <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 801b60e:	683b      	ldr	r3, [r7, #0]
 801b610:	2b00      	cmp	r3, #0
 801b612:	d101      	bne.n	801b618 <xQueueGenericCreateStatic+0x22>
 801b614:	b672      	cpsid	i
 801b616:	e7fe      	b.n	801b616 <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801b618:	687b      	ldr	r3, [r7, #4]
 801b61a:	2b00      	cmp	r3, #0
 801b61c:	d002      	beq.n	801b624 <xQueueGenericCreateStatic+0x2e>
 801b61e:	68bb      	ldr	r3, [r7, #8]
 801b620:	2b00      	cmp	r3, #0
 801b622:	d001      	beq.n	801b628 <xQueueGenericCreateStatic+0x32>
 801b624:	2301      	movs	r3, #1
 801b626:	e000      	b.n	801b62a <xQueueGenericCreateStatic+0x34>
 801b628:	2300      	movs	r3, #0
 801b62a:	2b00      	cmp	r3, #0
 801b62c:	d101      	bne.n	801b632 <xQueueGenericCreateStatic+0x3c>
 801b62e:	b672      	cpsid	i
 801b630:	e7fe      	b.n	801b630 <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801b632:	687b      	ldr	r3, [r7, #4]
 801b634:	2b00      	cmp	r3, #0
 801b636:	d102      	bne.n	801b63e <xQueueGenericCreateStatic+0x48>
 801b638:	68bb      	ldr	r3, [r7, #8]
 801b63a:	2b00      	cmp	r3, #0
 801b63c:	d101      	bne.n	801b642 <xQueueGenericCreateStatic+0x4c>
 801b63e:	2301      	movs	r3, #1
 801b640:	e000      	b.n	801b644 <xQueueGenericCreateStatic+0x4e>
 801b642:	2300      	movs	r3, #0
 801b644:	2b00      	cmp	r3, #0
 801b646:	d101      	bne.n	801b64c <xQueueGenericCreateStatic+0x56>
 801b648:	b672      	cpsid	i
 801b64a:	e7fe      	b.n	801b64a <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 801b64c:	2350      	movs	r3, #80	; 0x50
 801b64e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 801b650:	693b      	ldr	r3, [r7, #16]
 801b652:	2b50      	cmp	r3, #80	; 0x50
 801b654:	d001      	beq.n	801b65a <xQueueGenericCreateStatic+0x64>
 801b656:	b672      	cpsid	i
 801b658:	e7fe      	b.n	801b658 <xQueueGenericCreateStatic+0x62>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 801b65a:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801b65c:	683b      	ldr	r3, [r7, #0]
 801b65e:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 801b660:	697b      	ldr	r3, [r7, #20]
 801b662:	2b00      	cmp	r3, #0
 801b664:	d00e      	beq.n	801b684 <xQueueGenericCreateStatic+0x8e>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 801b666:	697b      	ldr	r3, [r7, #20]
 801b668:	2246      	movs	r2, #70	; 0x46
 801b66a:	2101      	movs	r1, #1
 801b66c:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801b66e:	2328      	movs	r3, #40	; 0x28
 801b670:	18fb      	adds	r3, r7, r3
 801b672:	781c      	ldrb	r4, [r3, #0]
 801b674:	687a      	ldr	r2, [r7, #4]
 801b676:	68b9      	ldr	r1, [r7, #8]
 801b678:	68f8      	ldr	r0, [r7, #12]
 801b67a:	697b      	ldr	r3, [r7, #20]
 801b67c:	9300      	str	r3, [sp, #0]
 801b67e:	0023      	movs	r3, r4
 801b680:	f000 f837 	bl	801b6f2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801b684:	697b      	ldr	r3, [r7, #20]
	}
 801b686:	0018      	movs	r0, r3
 801b688:	46bd      	mov	sp, r7
 801b68a:	b007      	add	sp, #28
 801b68c:	bd90      	pop	{r4, r7, pc}

0801b68e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 801b68e:	b590      	push	{r4, r7, lr}
 801b690:	b08b      	sub	sp, #44	; 0x2c
 801b692:	af02      	add	r7, sp, #8
 801b694:	60f8      	str	r0, [r7, #12]
 801b696:	60b9      	str	r1, [r7, #8]
 801b698:	1dfb      	adds	r3, r7, #7
 801b69a:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801b69c:	68fb      	ldr	r3, [r7, #12]
 801b69e:	2b00      	cmp	r3, #0
 801b6a0:	d101      	bne.n	801b6a6 <xQueueGenericCreate+0x18>
 801b6a2:	b672      	cpsid	i
 801b6a4:	e7fe      	b.n	801b6a4 <xQueueGenericCreate+0x16>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801b6a6:	68fb      	ldr	r3, [r7, #12]
 801b6a8:	68ba      	ldr	r2, [r7, #8]
 801b6aa:	4353      	muls	r3, r2
 801b6ac:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 801b6ae:	69fb      	ldr	r3, [r7, #28]
 801b6b0:	3350      	adds	r3, #80	; 0x50
 801b6b2:	0018      	movs	r0, r3
 801b6b4:	f002 f81c 	bl	801d6f0 <pvPortMalloc>
 801b6b8:	0003      	movs	r3, r0
 801b6ba:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 801b6bc:	69bb      	ldr	r3, [r7, #24]
 801b6be:	2b00      	cmp	r3, #0
 801b6c0:	d012      	beq.n	801b6e8 <xQueueGenericCreate+0x5a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801b6c2:	69bb      	ldr	r3, [r7, #24]
 801b6c4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801b6c6:	697b      	ldr	r3, [r7, #20]
 801b6c8:	3350      	adds	r3, #80	; 0x50
 801b6ca:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801b6cc:	69bb      	ldr	r3, [r7, #24]
 801b6ce:	2246      	movs	r2, #70	; 0x46
 801b6d0:	2100      	movs	r1, #0
 801b6d2:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801b6d4:	1dfb      	adds	r3, r7, #7
 801b6d6:	781c      	ldrb	r4, [r3, #0]
 801b6d8:	697a      	ldr	r2, [r7, #20]
 801b6da:	68b9      	ldr	r1, [r7, #8]
 801b6dc:	68f8      	ldr	r0, [r7, #12]
 801b6de:	69bb      	ldr	r3, [r7, #24]
 801b6e0:	9300      	str	r3, [sp, #0]
 801b6e2:	0023      	movs	r3, r4
 801b6e4:	f000 f805 	bl	801b6f2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801b6e8:	69bb      	ldr	r3, [r7, #24]
	}
 801b6ea:	0018      	movs	r0, r3
 801b6ec:	46bd      	mov	sp, r7
 801b6ee:	b009      	add	sp, #36	; 0x24
 801b6f0:	bd90      	pop	{r4, r7, pc}

0801b6f2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 801b6f2:	b580      	push	{r7, lr}
 801b6f4:	b084      	sub	sp, #16
 801b6f6:	af00      	add	r7, sp, #0
 801b6f8:	60f8      	str	r0, [r7, #12]
 801b6fa:	60b9      	str	r1, [r7, #8]
 801b6fc:	607a      	str	r2, [r7, #4]
 801b6fe:	001a      	movs	r2, r3
 801b700:	1cfb      	adds	r3, r7, #3
 801b702:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801b704:	68bb      	ldr	r3, [r7, #8]
 801b706:	2b00      	cmp	r3, #0
 801b708:	d103      	bne.n	801b712 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 801b70a:	69bb      	ldr	r3, [r7, #24]
 801b70c:	69ba      	ldr	r2, [r7, #24]
 801b70e:	601a      	str	r2, [r3, #0]
 801b710:	e002      	b.n	801b718 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801b712:	69bb      	ldr	r3, [r7, #24]
 801b714:	687a      	ldr	r2, [r7, #4]
 801b716:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801b718:	69bb      	ldr	r3, [r7, #24]
 801b71a:	68fa      	ldr	r2, [r7, #12]
 801b71c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 801b71e:	69bb      	ldr	r3, [r7, #24]
 801b720:	68ba      	ldr	r2, [r7, #8]
 801b722:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801b724:	69bb      	ldr	r3, [r7, #24]
 801b726:	2101      	movs	r1, #1
 801b728:	0018      	movs	r0, r3
 801b72a:	f7ff ff10 	bl	801b54e <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 801b72e:	69bb      	ldr	r3, [r7, #24]
 801b730:	1cfa      	adds	r2, r7, #3
 801b732:	214c      	movs	r1, #76	; 0x4c
 801b734:	7812      	ldrb	r2, [r2, #0]
 801b736:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801b738:	46c0      	nop			; (mov r8, r8)
 801b73a:	46bd      	mov	sp, r7
 801b73c:	b004      	add	sp, #16
 801b73e:	bd80      	pop	{r7, pc}

0801b740 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 801b740:	b580      	push	{r7, lr}
 801b742:	b08a      	sub	sp, #40	; 0x28
 801b744:	af00      	add	r7, sp, #0
 801b746:	60f8      	str	r0, [r7, #12]
 801b748:	60b9      	str	r1, [r7, #8]
 801b74a:	607a      	str	r2, [r7, #4]
 801b74c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 801b74e:	2300      	movs	r3, #0
 801b750:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801b752:	68fb      	ldr	r3, [r7, #12]
 801b754:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 801b756:	6a3b      	ldr	r3, [r7, #32]
 801b758:	2b00      	cmp	r3, #0
 801b75a:	d101      	bne.n	801b760 <xQueueGenericSend+0x20>
 801b75c:	b672      	cpsid	i
 801b75e:	e7fe      	b.n	801b75e <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801b760:	68bb      	ldr	r3, [r7, #8]
 801b762:	2b00      	cmp	r3, #0
 801b764:	d103      	bne.n	801b76e <xQueueGenericSend+0x2e>
 801b766:	6a3b      	ldr	r3, [r7, #32]
 801b768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801b76a:	2b00      	cmp	r3, #0
 801b76c:	d101      	bne.n	801b772 <xQueueGenericSend+0x32>
 801b76e:	2301      	movs	r3, #1
 801b770:	e000      	b.n	801b774 <xQueueGenericSend+0x34>
 801b772:	2300      	movs	r3, #0
 801b774:	2b00      	cmp	r3, #0
 801b776:	d101      	bne.n	801b77c <xQueueGenericSend+0x3c>
 801b778:	b672      	cpsid	i
 801b77a:	e7fe      	b.n	801b77a <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801b77c:	683b      	ldr	r3, [r7, #0]
 801b77e:	2b02      	cmp	r3, #2
 801b780:	d103      	bne.n	801b78a <xQueueGenericSend+0x4a>
 801b782:	6a3b      	ldr	r3, [r7, #32]
 801b784:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801b786:	2b01      	cmp	r3, #1
 801b788:	d101      	bne.n	801b78e <xQueueGenericSend+0x4e>
 801b78a:	2301      	movs	r3, #1
 801b78c:	e000      	b.n	801b790 <xQueueGenericSend+0x50>
 801b78e:	2300      	movs	r3, #0
 801b790:	2b00      	cmp	r3, #0
 801b792:	d101      	bne.n	801b798 <xQueueGenericSend+0x58>
 801b794:	b672      	cpsid	i
 801b796:	e7fe      	b.n	801b796 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801b798:	f001 fa9a 	bl	801ccd0 <xTaskGetSchedulerState>
 801b79c:	1e03      	subs	r3, r0, #0
 801b79e:	d102      	bne.n	801b7a6 <xQueueGenericSend+0x66>
 801b7a0:	687b      	ldr	r3, [r7, #4]
 801b7a2:	2b00      	cmp	r3, #0
 801b7a4:	d101      	bne.n	801b7aa <xQueueGenericSend+0x6a>
 801b7a6:	2301      	movs	r3, #1
 801b7a8:	e000      	b.n	801b7ac <xQueueGenericSend+0x6c>
 801b7aa:	2300      	movs	r3, #0
 801b7ac:	2b00      	cmp	r3, #0
 801b7ae:	d101      	bne.n	801b7b4 <xQueueGenericSend+0x74>
 801b7b0:	b672      	cpsid	i
 801b7b2:	e7fe      	b.n	801b7b2 <xQueueGenericSend+0x72>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801b7b4:	f001 ff04 	bl	801d5c0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801b7b8:	6a3b      	ldr	r3, [r7, #32]
 801b7ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801b7bc:	6a3b      	ldr	r3, [r7, #32]
 801b7be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801b7c0:	429a      	cmp	r2, r3
 801b7c2:	d302      	bcc.n	801b7ca <xQueueGenericSend+0x8a>
 801b7c4:	683b      	ldr	r3, [r7, #0]
 801b7c6:	2b02      	cmp	r3, #2
 801b7c8:	d11e      	bne.n	801b808 <xQueueGenericSend+0xc8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801b7ca:	683a      	ldr	r2, [r7, #0]
 801b7cc:	68b9      	ldr	r1, [r7, #8]
 801b7ce:	6a3b      	ldr	r3, [r7, #32]
 801b7d0:	0018      	movs	r0, r3
 801b7d2:	f000 fa05 	bl	801bbe0 <prvCopyDataToQueue>
 801b7d6:	0003      	movs	r3, r0
 801b7d8:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801b7da:	6a3b      	ldr	r3, [r7, #32]
 801b7dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b7de:	2b00      	cmp	r3, #0
 801b7e0:	d009      	beq.n	801b7f6 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801b7e2:	6a3b      	ldr	r3, [r7, #32]
 801b7e4:	3324      	adds	r3, #36	; 0x24
 801b7e6:	0018      	movs	r0, r3
 801b7e8:	f001 f8cc 	bl	801c984 <xTaskRemoveFromEventList>
 801b7ec:	1e03      	subs	r3, r0, #0
 801b7ee:	d007      	beq.n	801b800 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 801b7f0:	f001 fed6 	bl	801d5a0 <vPortYield>
 801b7f4:	e004      	b.n	801b800 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801b7f6:	69fb      	ldr	r3, [r7, #28]
 801b7f8:	2b00      	cmp	r3, #0
 801b7fa:	d001      	beq.n	801b800 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 801b7fc:	f001 fed0 	bl	801d5a0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 801b800:	f001 fef0 	bl	801d5e4 <vPortExitCritical>
				return pdPASS;
 801b804:	2301      	movs	r3, #1
 801b806:	e05b      	b.n	801b8c0 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801b808:	687b      	ldr	r3, [r7, #4]
 801b80a:	2b00      	cmp	r3, #0
 801b80c:	d103      	bne.n	801b816 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801b80e:	f001 fee9 	bl	801d5e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801b812:	2300      	movs	r3, #0
 801b814:	e054      	b.n	801b8c0 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 801b816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b818:	2b00      	cmp	r3, #0
 801b81a:	d106      	bne.n	801b82a <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801b81c:	2314      	movs	r3, #20
 801b81e:	18fb      	adds	r3, r7, r3
 801b820:	0018      	movs	r0, r3
 801b822:	f001 f90b 	bl	801ca3c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801b826:	2301      	movs	r3, #1
 801b828:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801b82a:	f001 fedb 	bl	801d5e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801b82e:	f000 feb5 	bl	801c59c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801b832:	f001 fec5 	bl	801d5c0 <vPortEnterCritical>
 801b836:	6a3b      	ldr	r3, [r7, #32]
 801b838:	2244      	movs	r2, #68	; 0x44
 801b83a:	5c9b      	ldrb	r3, [r3, r2]
 801b83c:	b25b      	sxtb	r3, r3
 801b83e:	3301      	adds	r3, #1
 801b840:	d103      	bne.n	801b84a <xQueueGenericSend+0x10a>
 801b842:	6a3b      	ldr	r3, [r7, #32]
 801b844:	2244      	movs	r2, #68	; 0x44
 801b846:	2100      	movs	r1, #0
 801b848:	5499      	strb	r1, [r3, r2]
 801b84a:	6a3b      	ldr	r3, [r7, #32]
 801b84c:	2245      	movs	r2, #69	; 0x45
 801b84e:	5c9b      	ldrb	r3, [r3, r2]
 801b850:	b25b      	sxtb	r3, r3
 801b852:	3301      	adds	r3, #1
 801b854:	d103      	bne.n	801b85e <xQueueGenericSend+0x11e>
 801b856:	6a3b      	ldr	r3, [r7, #32]
 801b858:	2245      	movs	r2, #69	; 0x45
 801b85a:	2100      	movs	r1, #0
 801b85c:	5499      	strb	r1, [r3, r2]
 801b85e:	f001 fec1 	bl	801d5e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801b862:	1d3a      	adds	r2, r7, #4
 801b864:	2314      	movs	r3, #20
 801b866:	18fb      	adds	r3, r7, r3
 801b868:	0011      	movs	r1, r2
 801b86a:	0018      	movs	r0, r3
 801b86c:	f001 f8fa 	bl	801ca64 <xTaskCheckForTimeOut>
 801b870:	1e03      	subs	r3, r0, #0
 801b872:	d11e      	bne.n	801b8b2 <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801b874:	6a3b      	ldr	r3, [r7, #32]
 801b876:	0018      	movs	r0, r3
 801b878:	f000 fab7 	bl	801bdea <prvIsQueueFull>
 801b87c:	1e03      	subs	r3, r0, #0
 801b87e:	d011      	beq.n	801b8a4 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801b880:	6a3b      	ldr	r3, [r7, #32]
 801b882:	3310      	adds	r3, #16
 801b884:	687a      	ldr	r2, [r7, #4]
 801b886:	0011      	movs	r1, r2
 801b888:	0018      	movs	r0, r3
 801b88a:	f001 f837 	bl	801c8fc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801b88e:	6a3b      	ldr	r3, [r7, #32]
 801b890:	0018      	movs	r0, r3
 801b892:	f000 fa36 	bl	801bd02 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 801b896:	f000 fe8d 	bl	801c5b4 <xTaskResumeAll>
 801b89a:	1e03      	subs	r3, r0, #0
 801b89c:	d18a      	bne.n	801b7b4 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 801b89e:	f001 fe7f 	bl	801d5a0 <vPortYield>
 801b8a2:	e787      	b.n	801b7b4 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 801b8a4:	6a3b      	ldr	r3, [r7, #32]
 801b8a6:	0018      	movs	r0, r3
 801b8a8:	f000 fa2b 	bl	801bd02 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801b8ac:	f000 fe82 	bl	801c5b4 <xTaskResumeAll>
 801b8b0:	e780      	b.n	801b7b4 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801b8b2:	6a3b      	ldr	r3, [r7, #32]
 801b8b4:	0018      	movs	r0, r3
 801b8b6:	f000 fa24 	bl	801bd02 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801b8ba:	f000 fe7b 	bl	801c5b4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801b8be:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 801b8c0:	0018      	movs	r0, r3
 801b8c2:	46bd      	mov	sp, r7
 801b8c4:	b00a      	add	sp, #40	; 0x28
 801b8c6:	bd80      	pop	{r7, pc}

0801b8c8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 801b8c8:	b590      	push	{r4, r7, lr}
 801b8ca:	b08b      	sub	sp, #44	; 0x2c
 801b8cc:	af00      	add	r7, sp, #0
 801b8ce:	60f8      	str	r0, [r7, #12]
 801b8d0:	60b9      	str	r1, [r7, #8]
 801b8d2:	607a      	str	r2, [r7, #4]
 801b8d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801b8d6:	68fb      	ldr	r3, [r7, #12]
 801b8d8:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 801b8da:	6a3b      	ldr	r3, [r7, #32]
 801b8dc:	2b00      	cmp	r3, #0
 801b8de:	d101      	bne.n	801b8e4 <xQueueGenericSendFromISR+0x1c>
 801b8e0:	b672      	cpsid	i
 801b8e2:	e7fe      	b.n	801b8e2 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801b8e4:	68bb      	ldr	r3, [r7, #8]
 801b8e6:	2b00      	cmp	r3, #0
 801b8e8:	d103      	bne.n	801b8f2 <xQueueGenericSendFromISR+0x2a>
 801b8ea:	6a3b      	ldr	r3, [r7, #32]
 801b8ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801b8ee:	2b00      	cmp	r3, #0
 801b8f0:	d101      	bne.n	801b8f6 <xQueueGenericSendFromISR+0x2e>
 801b8f2:	2301      	movs	r3, #1
 801b8f4:	e000      	b.n	801b8f8 <xQueueGenericSendFromISR+0x30>
 801b8f6:	2300      	movs	r3, #0
 801b8f8:	2b00      	cmp	r3, #0
 801b8fa:	d101      	bne.n	801b900 <xQueueGenericSendFromISR+0x38>
 801b8fc:	b672      	cpsid	i
 801b8fe:	e7fe      	b.n	801b8fe <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801b900:	683b      	ldr	r3, [r7, #0]
 801b902:	2b02      	cmp	r3, #2
 801b904:	d103      	bne.n	801b90e <xQueueGenericSendFromISR+0x46>
 801b906:	6a3b      	ldr	r3, [r7, #32]
 801b908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801b90a:	2b01      	cmp	r3, #1
 801b90c:	d101      	bne.n	801b912 <xQueueGenericSendFromISR+0x4a>
 801b90e:	2301      	movs	r3, #1
 801b910:	e000      	b.n	801b914 <xQueueGenericSendFromISR+0x4c>
 801b912:	2300      	movs	r3, #0
 801b914:	2b00      	cmp	r3, #0
 801b916:	d101      	bne.n	801b91c <xQueueGenericSendFromISR+0x54>
 801b918:	b672      	cpsid	i
 801b91a:	e7fe      	b.n	801b91a <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801b91c:	f001 fe7a 	bl	801d614 <ulSetInterruptMaskFromISR>
 801b920:	0003      	movs	r3, r0
 801b922:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801b924:	6a3b      	ldr	r3, [r7, #32]
 801b926:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801b928:	6a3b      	ldr	r3, [r7, #32]
 801b92a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801b92c:	429a      	cmp	r2, r3
 801b92e:	d302      	bcc.n	801b936 <xQueueGenericSendFromISR+0x6e>
 801b930:	683b      	ldr	r3, [r7, #0]
 801b932:	2b02      	cmp	r3, #2
 801b934:	d131      	bne.n	801b99a <xQueueGenericSendFromISR+0xd2>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801b936:	241b      	movs	r4, #27
 801b938:	193b      	adds	r3, r7, r4
 801b93a:	6a3a      	ldr	r2, [r7, #32]
 801b93c:	2145      	movs	r1, #69	; 0x45
 801b93e:	5c52      	ldrb	r2, [r2, r1]
 801b940:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 801b942:	6a3b      	ldr	r3, [r7, #32]
 801b944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801b946:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801b948:	683a      	ldr	r2, [r7, #0]
 801b94a:	68b9      	ldr	r1, [r7, #8]
 801b94c:	6a3b      	ldr	r3, [r7, #32]
 801b94e:	0018      	movs	r0, r3
 801b950:	f000 f946 	bl	801bbe0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801b954:	193b      	adds	r3, r7, r4
 801b956:	781b      	ldrb	r3, [r3, #0]
 801b958:	b25b      	sxtb	r3, r3
 801b95a:	3301      	adds	r3, #1
 801b95c:	d111      	bne.n	801b982 <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801b95e:	6a3b      	ldr	r3, [r7, #32]
 801b960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b962:	2b00      	cmp	r3, #0
 801b964:	d016      	beq.n	801b994 <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801b966:	6a3b      	ldr	r3, [r7, #32]
 801b968:	3324      	adds	r3, #36	; 0x24
 801b96a:	0018      	movs	r0, r3
 801b96c:	f001 f80a 	bl	801c984 <xTaskRemoveFromEventList>
 801b970:	1e03      	subs	r3, r0, #0
 801b972:	d00f      	beq.n	801b994 <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801b974:	687b      	ldr	r3, [r7, #4]
 801b976:	2b00      	cmp	r3, #0
 801b978:	d00c      	beq.n	801b994 <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801b97a:	687b      	ldr	r3, [r7, #4]
 801b97c:	2201      	movs	r2, #1
 801b97e:	601a      	str	r2, [r3, #0]
 801b980:	e008      	b.n	801b994 <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801b982:	231b      	movs	r3, #27
 801b984:	18fb      	adds	r3, r7, r3
 801b986:	781b      	ldrb	r3, [r3, #0]
 801b988:	3301      	adds	r3, #1
 801b98a:	b2db      	uxtb	r3, r3
 801b98c:	b259      	sxtb	r1, r3
 801b98e:	6a3b      	ldr	r3, [r7, #32]
 801b990:	2245      	movs	r2, #69	; 0x45
 801b992:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 801b994:	2301      	movs	r3, #1
 801b996:	627b      	str	r3, [r7, #36]	; 0x24
		{
 801b998:	e001      	b.n	801b99e <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801b99a:	2300      	movs	r3, #0
 801b99c:	627b      	str	r3, [r7, #36]	; 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 801b99e:	69fb      	ldr	r3, [r7, #28]
 801b9a0:	0018      	movs	r0, r3
 801b9a2:	f001 fe3d 	bl	801d620 <vClearInterruptMaskFromISR>

	return xReturn;
 801b9a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801b9a8:	0018      	movs	r0, r3
 801b9aa:	46bd      	mov	sp, r7
 801b9ac:	b00b      	add	sp, #44	; 0x2c
 801b9ae:	bd90      	pop	{r4, r7, pc}

0801b9b0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 801b9b0:	b580      	push	{r7, lr}
 801b9b2:	b08a      	sub	sp, #40	; 0x28
 801b9b4:	af00      	add	r7, sp, #0
 801b9b6:	60f8      	str	r0, [r7, #12]
 801b9b8:	60b9      	str	r1, [r7, #8]
 801b9ba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 801b9bc:	2300      	movs	r3, #0
 801b9be:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801b9c0:	68fb      	ldr	r3, [r7, #12]
 801b9c2:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801b9c4:	6a3b      	ldr	r3, [r7, #32]
 801b9c6:	2b00      	cmp	r3, #0
 801b9c8:	d101      	bne.n	801b9ce <xQueueReceive+0x1e>
 801b9ca:	b672      	cpsid	i
 801b9cc:	e7fe      	b.n	801b9cc <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801b9ce:	68bb      	ldr	r3, [r7, #8]
 801b9d0:	2b00      	cmp	r3, #0
 801b9d2:	d103      	bne.n	801b9dc <xQueueReceive+0x2c>
 801b9d4:	6a3b      	ldr	r3, [r7, #32]
 801b9d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801b9d8:	2b00      	cmp	r3, #0
 801b9da:	d101      	bne.n	801b9e0 <xQueueReceive+0x30>
 801b9dc:	2301      	movs	r3, #1
 801b9de:	e000      	b.n	801b9e2 <xQueueReceive+0x32>
 801b9e0:	2300      	movs	r3, #0
 801b9e2:	2b00      	cmp	r3, #0
 801b9e4:	d101      	bne.n	801b9ea <xQueueReceive+0x3a>
 801b9e6:	b672      	cpsid	i
 801b9e8:	e7fe      	b.n	801b9e8 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801b9ea:	f001 f971 	bl	801ccd0 <xTaskGetSchedulerState>
 801b9ee:	1e03      	subs	r3, r0, #0
 801b9f0:	d102      	bne.n	801b9f8 <xQueueReceive+0x48>
 801b9f2:	687b      	ldr	r3, [r7, #4]
 801b9f4:	2b00      	cmp	r3, #0
 801b9f6:	d101      	bne.n	801b9fc <xQueueReceive+0x4c>
 801b9f8:	2301      	movs	r3, #1
 801b9fa:	e000      	b.n	801b9fe <xQueueReceive+0x4e>
 801b9fc:	2300      	movs	r3, #0
 801b9fe:	2b00      	cmp	r3, #0
 801ba00:	d101      	bne.n	801ba06 <xQueueReceive+0x56>
 801ba02:	b672      	cpsid	i
 801ba04:	e7fe      	b.n	801ba04 <xQueueReceive+0x54>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801ba06:	f001 fddb 	bl	801d5c0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801ba0a:	6a3b      	ldr	r3, [r7, #32]
 801ba0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801ba0e:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801ba10:	69fb      	ldr	r3, [r7, #28]
 801ba12:	2b00      	cmp	r3, #0
 801ba14:	d01a      	beq.n	801ba4c <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801ba16:	68ba      	ldr	r2, [r7, #8]
 801ba18:	6a3b      	ldr	r3, [r7, #32]
 801ba1a:	0011      	movs	r1, r2
 801ba1c:	0018      	movs	r0, r3
 801ba1e:	f000 f94a 	bl	801bcb6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801ba22:	69fb      	ldr	r3, [r7, #28]
 801ba24:	1e5a      	subs	r2, r3, #1
 801ba26:	6a3b      	ldr	r3, [r7, #32]
 801ba28:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801ba2a:	6a3b      	ldr	r3, [r7, #32]
 801ba2c:	691b      	ldr	r3, [r3, #16]
 801ba2e:	2b00      	cmp	r3, #0
 801ba30:	d008      	beq.n	801ba44 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801ba32:	6a3b      	ldr	r3, [r7, #32]
 801ba34:	3310      	adds	r3, #16
 801ba36:	0018      	movs	r0, r3
 801ba38:	f000 ffa4 	bl	801c984 <xTaskRemoveFromEventList>
 801ba3c:	1e03      	subs	r3, r0, #0
 801ba3e:	d001      	beq.n	801ba44 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801ba40:	f001 fdae 	bl	801d5a0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801ba44:	f001 fdce 	bl	801d5e4 <vPortExitCritical>
				return pdPASS;
 801ba48:	2301      	movs	r3, #1
 801ba4a:	e062      	b.n	801bb12 <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801ba4c:	687b      	ldr	r3, [r7, #4]
 801ba4e:	2b00      	cmp	r3, #0
 801ba50:	d103      	bne.n	801ba5a <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801ba52:	f001 fdc7 	bl	801d5e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801ba56:	2300      	movs	r3, #0
 801ba58:	e05b      	b.n	801bb12 <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 801ba5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ba5c:	2b00      	cmp	r3, #0
 801ba5e:	d106      	bne.n	801ba6e <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801ba60:	2314      	movs	r3, #20
 801ba62:	18fb      	adds	r3, r7, r3
 801ba64:	0018      	movs	r0, r3
 801ba66:	f000 ffe9 	bl	801ca3c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801ba6a:	2301      	movs	r3, #1
 801ba6c:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801ba6e:	f001 fdb9 	bl	801d5e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801ba72:	f000 fd93 	bl	801c59c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801ba76:	f001 fda3 	bl	801d5c0 <vPortEnterCritical>
 801ba7a:	6a3b      	ldr	r3, [r7, #32]
 801ba7c:	2244      	movs	r2, #68	; 0x44
 801ba7e:	5c9b      	ldrb	r3, [r3, r2]
 801ba80:	b25b      	sxtb	r3, r3
 801ba82:	3301      	adds	r3, #1
 801ba84:	d103      	bne.n	801ba8e <xQueueReceive+0xde>
 801ba86:	6a3b      	ldr	r3, [r7, #32]
 801ba88:	2244      	movs	r2, #68	; 0x44
 801ba8a:	2100      	movs	r1, #0
 801ba8c:	5499      	strb	r1, [r3, r2]
 801ba8e:	6a3b      	ldr	r3, [r7, #32]
 801ba90:	2245      	movs	r2, #69	; 0x45
 801ba92:	5c9b      	ldrb	r3, [r3, r2]
 801ba94:	b25b      	sxtb	r3, r3
 801ba96:	3301      	adds	r3, #1
 801ba98:	d103      	bne.n	801baa2 <xQueueReceive+0xf2>
 801ba9a:	6a3b      	ldr	r3, [r7, #32]
 801ba9c:	2245      	movs	r2, #69	; 0x45
 801ba9e:	2100      	movs	r1, #0
 801baa0:	5499      	strb	r1, [r3, r2]
 801baa2:	f001 fd9f 	bl	801d5e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801baa6:	1d3a      	adds	r2, r7, #4
 801baa8:	2314      	movs	r3, #20
 801baaa:	18fb      	adds	r3, r7, r3
 801baac:	0011      	movs	r1, r2
 801baae:	0018      	movs	r0, r3
 801bab0:	f000 ffd8 	bl	801ca64 <xTaskCheckForTimeOut>
 801bab4:	1e03      	subs	r3, r0, #0
 801bab6:	d11e      	bne.n	801baf6 <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801bab8:	6a3b      	ldr	r3, [r7, #32]
 801baba:	0018      	movs	r0, r3
 801babc:	f000 f97f 	bl	801bdbe <prvIsQueueEmpty>
 801bac0:	1e03      	subs	r3, r0, #0
 801bac2:	d011      	beq.n	801bae8 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801bac4:	6a3b      	ldr	r3, [r7, #32]
 801bac6:	3324      	adds	r3, #36	; 0x24
 801bac8:	687a      	ldr	r2, [r7, #4]
 801baca:	0011      	movs	r1, r2
 801bacc:	0018      	movs	r0, r3
 801bace:	f000 ff15 	bl	801c8fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801bad2:	6a3b      	ldr	r3, [r7, #32]
 801bad4:	0018      	movs	r0, r3
 801bad6:	f000 f914 	bl	801bd02 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801bada:	f000 fd6b 	bl	801c5b4 <xTaskResumeAll>
 801bade:	1e03      	subs	r3, r0, #0
 801bae0:	d191      	bne.n	801ba06 <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 801bae2:	f001 fd5d 	bl	801d5a0 <vPortYield>
 801bae6:	e78e      	b.n	801ba06 <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801bae8:	6a3b      	ldr	r3, [r7, #32]
 801baea:	0018      	movs	r0, r3
 801baec:	f000 f909 	bl	801bd02 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801baf0:	f000 fd60 	bl	801c5b4 <xTaskResumeAll>
 801baf4:	e787      	b.n	801ba06 <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801baf6:	6a3b      	ldr	r3, [r7, #32]
 801baf8:	0018      	movs	r0, r3
 801bafa:	f000 f902 	bl	801bd02 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801bafe:	f000 fd59 	bl	801c5b4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801bb02:	6a3b      	ldr	r3, [r7, #32]
 801bb04:	0018      	movs	r0, r3
 801bb06:	f000 f95a 	bl	801bdbe <prvIsQueueEmpty>
 801bb0a:	1e03      	subs	r3, r0, #0
 801bb0c:	d100      	bne.n	801bb10 <xQueueReceive+0x160>
 801bb0e:	e77a      	b.n	801ba06 <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801bb10:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801bb12:	0018      	movs	r0, r3
 801bb14:	46bd      	mov	sp, r7
 801bb16:	b00a      	add	sp, #40	; 0x28
 801bb18:	bd80      	pop	{r7, pc}

0801bb1a <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801bb1a:	b590      	push	{r4, r7, lr}
 801bb1c:	b08b      	sub	sp, #44	; 0x2c
 801bb1e:	af00      	add	r7, sp, #0
 801bb20:	60f8      	str	r0, [r7, #12]
 801bb22:	60b9      	str	r1, [r7, #8]
 801bb24:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801bb26:	68fb      	ldr	r3, [r7, #12]
 801bb28:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 801bb2a:	6a3b      	ldr	r3, [r7, #32]
 801bb2c:	2b00      	cmp	r3, #0
 801bb2e:	d101      	bne.n	801bb34 <xQueueReceiveFromISR+0x1a>
 801bb30:	b672      	cpsid	i
 801bb32:	e7fe      	b.n	801bb32 <xQueueReceiveFromISR+0x18>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801bb34:	68bb      	ldr	r3, [r7, #8]
 801bb36:	2b00      	cmp	r3, #0
 801bb38:	d103      	bne.n	801bb42 <xQueueReceiveFromISR+0x28>
 801bb3a:	6a3b      	ldr	r3, [r7, #32]
 801bb3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801bb3e:	2b00      	cmp	r3, #0
 801bb40:	d101      	bne.n	801bb46 <xQueueReceiveFromISR+0x2c>
 801bb42:	2301      	movs	r3, #1
 801bb44:	e000      	b.n	801bb48 <xQueueReceiveFromISR+0x2e>
 801bb46:	2300      	movs	r3, #0
 801bb48:	2b00      	cmp	r3, #0
 801bb4a:	d101      	bne.n	801bb50 <xQueueReceiveFromISR+0x36>
 801bb4c:	b672      	cpsid	i
 801bb4e:	e7fe      	b.n	801bb4e <xQueueReceiveFromISR+0x34>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801bb50:	f001 fd60 	bl	801d614 <ulSetInterruptMaskFromISR>
 801bb54:	0003      	movs	r3, r0
 801bb56:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801bb58:	6a3b      	ldr	r3, [r7, #32]
 801bb5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801bb5c:	61bb      	str	r3, [r7, #24]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801bb5e:	69bb      	ldr	r3, [r7, #24]
 801bb60:	2b00      	cmp	r3, #0
 801bb62:	d032      	beq.n	801bbca <xQueueReceiveFromISR+0xb0>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 801bb64:	2417      	movs	r4, #23
 801bb66:	193b      	adds	r3, r7, r4
 801bb68:	6a3a      	ldr	r2, [r7, #32]
 801bb6a:	2144      	movs	r1, #68	; 0x44
 801bb6c:	5c52      	ldrb	r2, [r2, r1]
 801bb6e:	701a      	strb	r2, [r3, #0]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 801bb70:	68ba      	ldr	r2, [r7, #8]
 801bb72:	6a3b      	ldr	r3, [r7, #32]
 801bb74:	0011      	movs	r1, r2
 801bb76:	0018      	movs	r0, r3
 801bb78:	f000 f89d 	bl	801bcb6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801bb7c:	69bb      	ldr	r3, [r7, #24]
 801bb7e:	1e5a      	subs	r2, r3, #1
 801bb80:	6a3b      	ldr	r3, [r7, #32]
 801bb82:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 801bb84:	193b      	adds	r3, r7, r4
 801bb86:	781b      	ldrb	r3, [r3, #0]
 801bb88:	b25b      	sxtb	r3, r3
 801bb8a:	3301      	adds	r3, #1
 801bb8c:	d111      	bne.n	801bbb2 <xQueueReceiveFromISR+0x98>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801bb8e:	6a3b      	ldr	r3, [r7, #32]
 801bb90:	691b      	ldr	r3, [r3, #16]
 801bb92:	2b00      	cmp	r3, #0
 801bb94:	d016      	beq.n	801bbc4 <xQueueReceiveFromISR+0xaa>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801bb96:	6a3b      	ldr	r3, [r7, #32]
 801bb98:	3310      	adds	r3, #16
 801bb9a:	0018      	movs	r0, r3
 801bb9c:	f000 fef2 	bl	801c984 <xTaskRemoveFromEventList>
 801bba0:	1e03      	subs	r3, r0, #0
 801bba2:	d00f      	beq.n	801bbc4 <xQueueReceiveFromISR+0xaa>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801bba4:	687b      	ldr	r3, [r7, #4]
 801bba6:	2b00      	cmp	r3, #0
 801bba8:	d00c      	beq.n	801bbc4 <xQueueReceiveFromISR+0xaa>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 801bbaa:	687b      	ldr	r3, [r7, #4]
 801bbac:	2201      	movs	r2, #1
 801bbae:	601a      	str	r2, [r3, #0]
 801bbb0:	e008      	b.n	801bbc4 <xQueueReceiveFromISR+0xaa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 801bbb2:	2317      	movs	r3, #23
 801bbb4:	18fb      	adds	r3, r7, r3
 801bbb6:	781b      	ldrb	r3, [r3, #0]
 801bbb8:	3301      	adds	r3, #1
 801bbba:	b2db      	uxtb	r3, r3
 801bbbc:	b259      	sxtb	r1, r3
 801bbbe:	6a3b      	ldr	r3, [r7, #32]
 801bbc0:	2244      	movs	r2, #68	; 0x44
 801bbc2:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 801bbc4:	2301      	movs	r3, #1
 801bbc6:	627b      	str	r3, [r7, #36]	; 0x24
 801bbc8:	e001      	b.n	801bbce <xQueueReceiveFromISR+0xb4>
		}
		else
		{
			xReturn = pdFAIL;
 801bbca:	2300      	movs	r3, #0
 801bbcc:	627b      	str	r3, [r7, #36]	; 0x24
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 801bbce:	69fb      	ldr	r3, [r7, #28]
 801bbd0:	0018      	movs	r0, r3
 801bbd2:	f001 fd25 	bl	801d620 <vClearInterruptMaskFromISR>

	return xReturn;
 801bbd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801bbd8:	0018      	movs	r0, r3
 801bbda:	46bd      	mov	sp, r7
 801bbdc:	b00b      	add	sp, #44	; 0x2c
 801bbde:	bd90      	pop	{r4, r7, pc}

0801bbe0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 801bbe0:	b580      	push	{r7, lr}
 801bbe2:	b086      	sub	sp, #24
 801bbe4:	af00      	add	r7, sp, #0
 801bbe6:	60f8      	str	r0, [r7, #12]
 801bbe8:	60b9      	str	r1, [r7, #8]
 801bbea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801bbec:	2300      	movs	r3, #0
 801bbee:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801bbf0:	68fb      	ldr	r3, [r7, #12]
 801bbf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801bbf4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801bbf6:	68fb      	ldr	r3, [r7, #12]
 801bbf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801bbfa:	2b00      	cmp	r3, #0
 801bbfc:	d10e      	bne.n	801bc1c <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801bbfe:	68fb      	ldr	r3, [r7, #12]
 801bc00:	681b      	ldr	r3, [r3, #0]
 801bc02:	2b00      	cmp	r3, #0
 801bc04:	d14e      	bne.n	801bca4 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801bc06:	68fb      	ldr	r3, [r7, #12]
 801bc08:	689b      	ldr	r3, [r3, #8]
 801bc0a:	0018      	movs	r0, r3
 801bc0c:	f001 f87c 	bl	801cd08 <xTaskPriorityDisinherit>
 801bc10:	0003      	movs	r3, r0
 801bc12:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801bc14:	68fb      	ldr	r3, [r7, #12]
 801bc16:	2200      	movs	r2, #0
 801bc18:	609a      	str	r2, [r3, #8]
 801bc1a:	e043      	b.n	801bca4 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801bc1c:	687b      	ldr	r3, [r7, #4]
 801bc1e:	2b00      	cmp	r3, #0
 801bc20:	d119      	bne.n	801bc56 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801bc22:	68fb      	ldr	r3, [r7, #12]
 801bc24:	6858      	ldr	r0, [r3, #4]
 801bc26:	68fb      	ldr	r3, [r7, #12]
 801bc28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801bc2a:	68bb      	ldr	r3, [r7, #8]
 801bc2c:	0019      	movs	r1, r3
 801bc2e:	f00b ff00 	bl	8027a32 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801bc32:	68fb      	ldr	r3, [r7, #12]
 801bc34:	685a      	ldr	r2, [r3, #4]
 801bc36:	68fb      	ldr	r3, [r7, #12]
 801bc38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801bc3a:	18d2      	adds	r2, r2, r3
 801bc3c:	68fb      	ldr	r3, [r7, #12]
 801bc3e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801bc40:	68fb      	ldr	r3, [r7, #12]
 801bc42:	685a      	ldr	r2, [r3, #4]
 801bc44:	68fb      	ldr	r3, [r7, #12]
 801bc46:	689b      	ldr	r3, [r3, #8]
 801bc48:	429a      	cmp	r2, r3
 801bc4a:	d32b      	bcc.n	801bca4 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801bc4c:	68fb      	ldr	r3, [r7, #12]
 801bc4e:	681a      	ldr	r2, [r3, #0]
 801bc50:	68fb      	ldr	r3, [r7, #12]
 801bc52:	605a      	str	r2, [r3, #4]
 801bc54:	e026      	b.n	801bca4 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801bc56:	68fb      	ldr	r3, [r7, #12]
 801bc58:	68d8      	ldr	r0, [r3, #12]
 801bc5a:	68fb      	ldr	r3, [r7, #12]
 801bc5c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801bc5e:	68bb      	ldr	r3, [r7, #8]
 801bc60:	0019      	movs	r1, r3
 801bc62:	f00b fee6 	bl	8027a32 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801bc66:	68fb      	ldr	r3, [r7, #12]
 801bc68:	68da      	ldr	r2, [r3, #12]
 801bc6a:	68fb      	ldr	r3, [r7, #12]
 801bc6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801bc6e:	425b      	negs	r3, r3
 801bc70:	18d2      	adds	r2, r2, r3
 801bc72:	68fb      	ldr	r3, [r7, #12]
 801bc74:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801bc76:	68fb      	ldr	r3, [r7, #12]
 801bc78:	68da      	ldr	r2, [r3, #12]
 801bc7a:	68fb      	ldr	r3, [r7, #12]
 801bc7c:	681b      	ldr	r3, [r3, #0]
 801bc7e:	429a      	cmp	r2, r3
 801bc80:	d207      	bcs.n	801bc92 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801bc82:	68fb      	ldr	r3, [r7, #12]
 801bc84:	689a      	ldr	r2, [r3, #8]
 801bc86:	68fb      	ldr	r3, [r7, #12]
 801bc88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801bc8a:	425b      	negs	r3, r3
 801bc8c:	18d2      	adds	r2, r2, r3
 801bc8e:	68fb      	ldr	r3, [r7, #12]
 801bc90:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 801bc92:	687b      	ldr	r3, [r7, #4]
 801bc94:	2b02      	cmp	r3, #2
 801bc96:	d105      	bne.n	801bca4 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801bc98:	693b      	ldr	r3, [r7, #16]
 801bc9a:	2b00      	cmp	r3, #0
 801bc9c:	d002      	beq.n	801bca4 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 801bc9e:	693b      	ldr	r3, [r7, #16]
 801bca0:	3b01      	subs	r3, #1
 801bca2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801bca4:	693b      	ldr	r3, [r7, #16]
 801bca6:	1c5a      	adds	r2, r3, #1
 801bca8:	68fb      	ldr	r3, [r7, #12]
 801bcaa:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 801bcac:	697b      	ldr	r3, [r7, #20]
}
 801bcae:	0018      	movs	r0, r3
 801bcb0:	46bd      	mov	sp, r7
 801bcb2:	b006      	add	sp, #24
 801bcb4:	bd80      	pop	{r7, pc}

0801bcb6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 801bcb6:	b580      	push	{r7, lr}
 801bcb8:	b082      	sub	sp, #8
 801bcba:	af00      	add	r7, sp, #0
 801bcbc:	6078      	str	r0, [r7, #4]
 801bcbe:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801bcc0:	687b      	ldr	r3, [r7, #4]
 801bcc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801bcc4:	2b00      	cmp	r3, #0
 801bcc6:	d018      	beq.n	801bcfa <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801bcc8:	687b      	ldr	r3, [r7, #4]
 801bcca:	68da      	ldr	r2, [r3, #12]
 801bccc:	687b      	ldr	r3, [r7, #4]
 801bcce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801bcd0:	18d2      	adds	r2, r2, r3
 801bcd2:	687b      	ldr	r3, [r7, #4]
 801bcd4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 801bcd6:	687b      	ldr	r3, [r7, #4]
 801bcd8:	68da      	ldr	r2, [r3, #12]
 801bcda:	687b      	ldr	r3, [r7, #4]
 801bcdc:	689b      	ldr	r3, [r3, #8]
 801bcde:	429a      	cmp	r2, r3
 801bce0:	d303      	bcc.n	801bcea <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 801bce2:	687b      	ldr	r3, [r7, #4]
 801bce4:	681a      	ldr	r2, [r3, #0]
 801bce6:	687b      	ldr	r3, [r7, #4]
 801bce8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801bcea:	687b      	ldr	r3, [r7, #4]
 801bcec:	68d9      	ldr	r1, [r3, #12]
 801bcee:	687b      	ldr	r3, [r7, #4]
 801bcf0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801bcf2:	683b      	ldr	r3, [r7, #0]
 801bcf4:	0018      	movs	r0, r3
 801bcf6:	f00b fe9c 	bl	8027a32 <memcpy>
	}
}
 801bcfa:	46c0      	nop			; (mov r8, r8)
 801bcfc:	46bd      	mov	sp, r7
 801bcfe:	b002      	add	sp, #8
 801bd00:	bd80      	pop	{r7, pc}

0801bd02 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801bd02:	b580      	push	{r7, lr}
 801bd04:	b084      	sub	sp, #16
 801bd06:	af00      	add	r7, sp, #0
 801bd08:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801bd0a:	f001 fc59 	bl	801d5c0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801bd0e:	230f      	movs	r3, #15
 801bd10:	18fb      	adds	r3, r7, r3
 801bd12:	687a      	ldr	r2, [r7, #4]
 801bd14:	2145      	movs	r1, #69	; 0x45
 801bd16:	5c52      	ldrb	r2, [r2, r1]
 801bd18:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801bd1a:	e013      	b.n	801bd44 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801bd1c:	687b      	ldr	r3, [r7, #4]
 801bd1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801bd20:	2b00      	cmp	r3, #0
 801bd22:	d016      	beq.n	801bd52 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801bd24:	687b      	ldr	r3, [r7, #4]
 801bd26:	3324      	adds	r3, #36	; 0x24
 801bd28:	0018      	movs	r0, r3
 801bd2a:	f000 fe2b 	bl	801c984 <xTaskRemoveFromEventList>
 801bd2e:	1e03      	subs	r3, r0, #0
 801bd30:	d001      	beq.n	801bd36 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801bd32:	f000 fee7 	bl	801cb04 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801bd36:	210f      	movs	r1, #15
 801bd38:	187b      	adds	r3, r7, r1
 801bd3a:	781b      	ldrb	r3, [r3, #0]
 801bd3c:	3b01      	subs	r3, #1
 801bd3e:	b2da      	uxtb	r2, r3
 801bd40:	187b      	adds	r3, r7, r1
 801bd42:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801bd44:	230f      	movs	r3, #15
 801bd46:	18fb      	adds	r3, r7, r3
 801bd48:	781b      	ldrb	r3, [r3, #0]
 801bd4a:	b25b      	sxtb	r3, r3
 801bd4c:	2b00      	cmp	r3, #0
 801bd4e:	dce5      	bgt.n	801bd1c <prvUnlockQueue+0x1a>
 801bd50:	e000      	b.n	801bd54 <prvUnlockQueue+0x52>
					break;
 801bd52:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801bd54:	687b      	ldr	r3, [r7, #4]
 801bd56:	2245      	movs	r2, #69	; 0x45
 801bd58:	21ff      	movs	r1, #255	; 0xff
 801bd5a:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 801bd5c:	f001 fc42 	bl	801d5e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801bd60:	f001 fc2e 	bl	801d5c0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801bd64:	230e      	movs	r3, #14
 801bd66:	18fb      	adds	r3, r7, r3
 801bd68:	687a      	ldr	r2, [r7, #4]
 801bd6a:	2144      	movs	r1, #68	; 0x44
 801bd6c:	5c52      	ldrb	r2, [r2, r1]
 801bd6e:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801bd70:	e013      	b.n	801bd9a <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801bd72:	687b      	ldr	r3, [r7, #4]
 801bd74:	691b      	ldr	r3, [r3, #16]
 801bd76:	2b00      	cmp	r3, #0
 801bd78:	d016      	beq.n	801bda8 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801bd7a:	687b      	ldr	r3, [r7, #4]
 801bd7c:	3310      	adds	r3, #16
 801bd7e:	0018      	movs	r0, r3
 801bd80:	f000 fe00 	bl	801c984 <xTaskRemoveFromEventList>
 801bd84:	1e03      	subs	r3, r0, #0
 801bd86:	d001      	beq.n	801bd8c <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 801bd88:	f000 febc 	bl	801cb04 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801bd8c:	210e      	movs	r1, #14
 801bd8e:	187b      	adds	r3, r7, r1
 801bd90:	781b      	ldrb	r3, [r3, #0]
 801bd92:	3b01      	subs	r3, #1
 801bd94:	b2da      	uxtb	r2, r3
 801bd96:	187b      	adds	r3, r7, r1
 801bd98:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 801bd9a:	230e      	movs	r3, #14
 801bd9c:	18fb      	adds	r3, r7, r3
 801bd9e:	781b      	ldrb	r3, [r3, #0]
 801bda0:	b25b      	sxtb	r3, r3
 801bda2:	2b00      	cmp	r3, #0
 801bda4:	dce5      	bgt.n	801bd72 <prvUnlockQueue+0x70>
 801bda6:	e000      	b.n	801bdaa <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 801bda8:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 801bdaa:	687b      	ldr	r3, [r7, #4]
 801bdac:	2244      	movs	r2, #68	; 0x44
 801bdae:	21ff      	movs	r1, #255	; 0xff
 801bdb0:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 801bdb2:	f001 fc17 	bl	801d5e4 <vPortExitCritical>
}
 801bdb6:	46c0      	nop			; (mov r8, r8)
 801bdb8:	46bd      	mov	sp, r7
 801bdba:	b004      	add	sp, #16
 801bdbc:	bd80      	pop	{r7, pc}

0801bdbe <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 801bdbe:	b580      	push	{r7, lr}
 801bdc0:	b084      	sub	sp, #16
 801bdc2:	af00      	add	r7, sp, #0
 801bdc4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801bdc6:	f001 fbfb 	bl	801d5c0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801bdca:	687b      	ldr	r3, [r7, #4]
 801bdcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801bdce:	2b00      	cmp	r3, #0
 801bdd0:	d102      	bne.n	801bdd8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 801bdd2:	2301      	movs	r3, #1
 801bdd4:	60fb      	str	r3, [r7, #12]
 801bdd6:	e001      	b.n	801bddc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801bdd8:	2300      	movs	r3, #0
 801bdda:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801bddc:	f001 fc02 	bl	801d5e4 <vPortExitCritical>

	return xReturn;
 801bde0:	68fb      	ldr	r3, [r7, #12]
}
 801bde2:	0018      	movs	r0, r3
 801bde4:	46bd      	mov	sp, r7
 801bde6:	b004      	add	sp, #16
 801bde8:	bd80      	pop	{r7, pc}

0801bdea <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801bdea:	b580      	push	{r7, lr}
 801bdec:	b084      	sub	sp, #16
 801bdee:	af00      	add	r7, sp, #0
 801bdf0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801bdf2:	f001 fbe5 	bl	801d5c0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801bdf6:	687b      	ldr	r3, [r7, #4]
 801bdf8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801bdfa:	687b      	ldr	r3, [r7, #4]
 801bdfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801bdfe:	429a      	cmp	r2, r3
 801be00:	d102      	bne.n	801be08 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 801be02:	2301      	movs	r3, #1
 801be04:	60fb      	str	r3, [r7, #12]
 801be06:	e001      	b.n	801be0c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801be08:	2300      	movs	r3, #0
 801be0a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801be0c:	f001 fbea 	bl	801d5e4 <vPortExitCritical>

	return xReturn;
 801be10:	68fb      	ldr	r3, [r7, #12]
}
 801be12:	0018      	movs	r0, r3
 801be14:	46bd      	mov	sp, r7
 801be16:	b004      	add	sp, #16
 801be18:	bd80      	pop	{r7, pc}
	...

0801be1c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 801be1c:	b580      	push	{r7, lr}
 801be1e:	b084      	sub	sp, #16
 801be20:	af00      	add	r7, sp, #0
 801be22:	6078      	str	r0, [r7, #4]
 801be24:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801be26:	2300      	movs	r3, #0
 801be28:	60fb      	str	r3, [r7, #12]
 801be2a:	e015      	b.n	801be58 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 801be2c:	4b0e      	ldr	r3, [pc, #56]	; (801be68 <vQueueAddToRegistry+0x4c>)
 801be2e:	68fa      	ldr	r2, [r7, #12]
 801be30:	00d2      	lsls	r2, r2, #3
 801be32:	58d3      	ldr	r3, [r2, r3]
 801be34:	2b00      	cmp	r3, #0
 801be36:	d10c      	bne.n	801be52 <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 801be38:	4b0b      	ldr	r3, [pc, #44]	; (801be68 <vQueueAddToRegistry+0x4c>)
 801be3a:	68fa      	ldr	r2, [r7, #12]
 801be3c:	00d2      	lsls	r2, r2, #3
 801be3e:	6839      	ldr	r1, [r7, #0]
 801be40:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801be42:	4a09      	ldr	r2, [pc, #36]	; (801be68 <vQueueAddToRegistry+0x4c>)
 801be44:	68fb      	ldr	r3, [r7, #12]
 801be46:	00db      	lsls	r3, r3, #3
 801be48:	18d3      	adds	r3, r2, r3
 801be4a:	3304      	adds	r3, #4
 801be4c:	687a      	ldr	r2, [r7, #4]
 801be4e:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 801be50:	e006      	b.n	801be60 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801be52:	68fb      	ldr	r3, [r7, #12]
 801be54:	3301      	adds	r3, #1
 801be56:	60fb      	str	r3, [r7, #12]
 801be58:	68fb      	ldr	r3, [r7, #12]
 801be5a:	2b07      	cmp	r3, #7
 801be5c:	d9e6      	bls.n	801be2c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 801be5e:	46c0      	nop			; (mov r8, r8)
 801be60:	46c0      	nop			; (mov r8, r8)
 801be62:	46bd      	mov	sp, r7
 801be64:	b004      	add	sp, #16
 801be66:	bd80      	pop	{r7, pc}
 801be68:	200011f8 	.word	0x200011f8

0801be6c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801be6c:	b580      	push	{r7, lr}
 801be6e:	b086      	sub	sp, #24
 801be70:	af00      	add	r7, sp, #0
 801be72:	60f8      	str	r0, [r7, #12]
 801be74:	60b9      	str	r1, [r7, #8]
 801be76:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 801be78:	68fb      	ldr	r3, [r7, #12]
 801be7a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 801be7c:	f001 fba0 	bl	801d5c0 <vPortEnterCritical>
 801be80:	697b      	ldr	r3, [r7, #20]
 801be82:	2244      	movs	r2, #68	; 0x44
 801be84:	5c9b      	ldrb	r3, [r3, r2]
 801be86:	b25b      	sxtb	r3, r3
 801be88:	3301      	adds	r3, #1
 801be8a:	d103      	bne.n	801be94 <vQueueWaitForMessageRestricted+0x28>
 801be8c:	697b      	ldr	r3, [r7, #20]
 801be8e:	2244      	movs	r2, #68	; 0x44
 801be90:	2100      	movs	r1, #0
 801be92:	5499      	strb	r1, [r3, r2]
 801be94:	697b      	ldr	r3, [r7, #20]
 801be96:	2245      	movs	r2, #69	; 0x45
 801be98:	5c9b      	ldrb	r3, [r3, r2]
 801be9a:	b25b      	sxtb	r3, r3
 801be9c:	3301      	adds	r3, #1
 801be9e:	d103      	bne.n	801bea8 <vQueueWaitForMessageRestricted+0x3c>
 801bea0:	697b      	ldr	r3, [r7, #20]
 801bea2:	2245      	movs	r2, #69	; 0x45
 801bea4:	2100      	movs	r1, #0
 801bea6:	5499      	strb	r1, [r3, r2]
 801bea8:	f001 fb9c 	bl	801d5e4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 801beac:	697b      	ldr	r3, [r7, #20]
 801beae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801beb0:	2b00      	cmp	r3, #0
 801beb2:	d106      	bne.n	801bec2 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 801beb4:	697b      	ldr	r3, [r7, #20]
 801beb6:	3324      	adds	r3, #36	; 0x24
 801beb8:	687a      	ldr	r2, [r7, #4]
 801beba:	68b9      	ldr	r1, [r7, #8]
 801bebc:	0018      	movs	r0, r3
 801bebe:	f000 fd3b 	bl	801c938 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 801bec2:	697b      	ldr	r3, [r7, #20]
 801bec4:	0018      	movs	r0, r3
 801bec6:	f7ff ff1c 	bl	801bd02 <prvUnlockQueue>
	}
 801beca:	46c0      	nop			; (mov r8, r8)
 801becc:	46bd      	mov	sp, r7
 801bece:	b006      	add	sp, #24
 801bed0:	bd80      	pop	{r7, pc}

0801bed2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 801bed2:	b590      	push	{r4, r7, lr}
 801bed4:	b08d      	sub	sp, #52	; 0x34
 801bed6:	af04      	add	r7, sp, #16
 801bed8:	60f8      	str	r0, [r7, #12]
 801beda:	60b9      	str	r1, [r7, #8]
 801bedc:	607a      	str	r2, [r7, #4]
 801bede:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801bee0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bee2:	2b00      	cmp	r3, #0
 801bee4:	d101      	bne.n	801beea <xTaskCreateStatic+0x18>
 801bee6:	b672      	cpsid	i
 801bee8:	e7fe      	b.n	801bee8 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 801beea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801beec:	2b00      	cmp	r3, #0
 801beee:	d101      	bne.n	801bef4 <xTaskCreateStatic+0x22>
 801bef0:	b672      	cpsid	i
 801bef2:	e7fe      	b.n	801bef2 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801bef4:	23a8      	movs	r3, #168	; 0xa8
 801bef6:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 801bef8:	697b      	ldr	r3, [r7, #20]
 801befa:	2ba8      	cmp	r3, #168	; 0xa8
 801befc:	d001      	beq.n	801bf02 <xTaskCreateStatic+0x30>
 801befe:	b672      	cpsid	i
 801bf00:	e7fe      	b.n	801bf00 <xTaskCreateStatic+0x2e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801bf02:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801bf04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bf06:	2b00      	cmp	r3, #0
 801bf08:	d020      	beq.n	801bf4c <xTaskCreateStatic+0x7a>
 801bf0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bf0c:	2b00      	cmp	r3, #0
 801bf0e:	d01d      	beq.n	801bf4c <xTaskCreateStatic+0x7a>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801bf10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bf12:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801bf14:	69fb      	ldr	r3, [r7, #28]
 801bf16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801bf18:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801bf1a:	69fb      	ldr	r3, [r7, #28]
 801bf1c:	22a5      	movs	r2, #165	; 0xa5
 801bf1e:	2102      	movs	r1, #2
 801bf20:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801bf22:	683c      	ldr	r4, [r7, #0]
 801bf24:	687a      	ldr	r2, [r7, #4]
 801bf26:	68b9      	ldr	r1, [r7, #8]
 801bf28:	68f8      	ldr	r0, [r7, #12]
 801bf2a:	2300      	movs	r3, #0
 801bf2c:	9303      	str	r3, [sp, #12]
 801bf2e:	69fb      	ldr	r3, [r7, #28]
 801bf30:	9302      	str	r3, [sp, #8]
 801bf32:	2318      	movs	r3, #24
 801bf34:	18fb      	adds	r3, r7, r3
 801bf36:	9301      	str	r3, [sp, #4]
 801bf38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bf3a:	9300      	str	r3, [sp, #0]
 801bf3c:	0023      	movs	r3, r4
 801bf3e:	f000 f859 	bl	801bff4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801bf42:	69fb      	ldr	r3, [r7, #28]
 801bf44:	0018      	movs	r0, r3
 801bf46:	f000 f8f5 	bl	801c134 <prvAddNewTaskToReadyList>
 801bf4a:	e001      	b.n	801bf50 <xTaskCreateStatic+0x7e>
		}
		else
		{
			xReturn = NULL;
 801bf4c:	2300      	movs	r3, #0
 801bf4e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801bf50:	69bb      	ldr	r3, [r7, #24]
	}
 801bf52:	0018      	movs	r0, r3
 801bf54:	46bd      	mov	sp, r7
 801bf56:	b009      	add	sp, #36	; 0x24
 801bf58:	bd90      	pop	{r4, r7, pc}

0801bf5a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 801bf5a:	b590      	push	{r4, r7, lr}
 801bf5c:	b08d      	sub	sp, #52	; 0x34
 801bf5e:	af04      	add	r7, sp, #16
 801bf60:	60f8      	str	r0, [r7, #12]
 801bf62:	60b9      	str	r1, [r7, #8]
 801bf64:	603b      	str	r3, [r7, #0]
 801bf66:	1dbb      	adds	r3, r7, #6
 801bf68:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801bf6a:	1dbb      	adds	r3, r7, #6
 801bf6c:	881b      	ldrh	r3, [r3, #0]
 801bf6e:	009b      	lsls	r3, r3, #2
 801bf70:	0018      	movs	r0, r3
 801bf72:	f001 fbbd 	bl	801d6f0 <pvPortMalloc>
 801bf76:	0003      	movs	r3, r0
 801bf78:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 801bf7a:	697b      	ldr	r3, [r7, #20]
 801bf7c:	2b00      	cmp	r3, #0
 801bf7e:	d010      	beq.n	801bfa2 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801bf80:	20a8      	movs	r0, #168	; 0xa8
 801bf82:	f001 fbb5 	bl	801d6f0 <pvPortMalloc>
 801bf86:	0003      	movs	r3, r0
 801bf88:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 801bf8a:	69fb      	ldr	r3, [r7, #28]
 801bf8c:	2b00      	cmp	r3, #0
 801bf8e:	d003      	beq.n	801bf98 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 801bf90:	69fb      	ldr	r3, [r7, #28]
 801bf92:	697a      	ldr	r2, [r7, #20]
 801bf94:	631a      	str	r2, [r3, #48]	; 0x30
 801bf96:	e006      	b.n	801bfa6 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 801bf98:	697b      	ldr	r3, [r7, #20]
 801bf9a:	0018      	movs	r0, r3
 801bf9c:	f001 fc54 	bl	801d848 <vPortFree>
 801bfa0:	e001      	b.n	801bfa6 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801bfa2:	2300      	movs	r3, #0
 801bfa4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801bfa6:	69fb      	ldr	r3, [r7, #28]
 801bfa8:	2b00      	cmp	r3, #0
 801bfaa:	d01a      	beq.n	801bfe2 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801bfac:	69fb      	ldr	r3, [r7, #28]
 801bfae:	22a5      	movs	r2, #165	; 0xa5
 801bfb0:	2100      	movs	r1, #0
 801bfb2:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801bfb4:	1dbb      	adds	r3, r7, #6
 801bfb6:	881a      	ldrh	r2, [r3, #0]
 801bfb8:	683c      	ldr	r4, [r7, #0]
 801bfba:	68b9      	ldr	r1, [r7, #8]
 801bfbc:	68f8      	ldr	r0, [r7, #12]
 801bfbe:	2300      	movs	r3, #0
 801bfc0:	9303      	str	r3, [sp, #12]
 801bfc2:	69fb      	ldr	r3, [r7, #28]
 801bfc4:	9302      	str	r3, [sp, #8]
 801bfc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bfc8:	9301      	str	r3, [sp, #4]
 801bfca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bfcc:	9300      	str	r3, [sp, #0]
 801bfce:	0023      	movs	r3, r4
 801bfd0:	f000 f810 	bl	801bff4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801bfd4:	69fb      	ldr	r3, [r7, #28]
 801bfd6:	0018      	movs	r0, r3
 801bfd8:	f000 f8ac 	bl	801c134 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801bfdc:	2301      	movs	r3, #1
 801bfde:	61bb      	str	r3, [r7, #24]
 801bfe0:	e002      	b.n	801bfe8 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801bfe2:	2301      	movs	r3, #1
 801bfe4:	425b      	negs	r3, r3
 801bfe6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801bfe8:	69bb      	ldr	r3, [r7, #24]
	}
 801bfea:	0018      	movs	r0, r3
 801bfec:	46bd      	mov	sp, r7
 801bfee:	b009      	add	sp, #36	; 0x24
 801bff0:	bd90      	pop	{r4, r7, pc}
	...

0801bff4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801bff4:	b580      	push	{r7, lr}
 801bff6:	b086      	sub	sp, #24
 801bff8:	af00      	add	r7, sp, #0
 801bffa:	60f8      	str	r0, [r7, #12]
 801bffc:	60b9      	str	r1, [r7, #8]
 801bffe:	607a      	str	r2, [r7, #4]
 801c000:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801c002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c004:	6b18      	ldr	r0, [r3, #48]	; 0x30
 801c006:	687b      	ldr	r3, [r7, #4]
 801c008:	009b      	lsls	r3, r3, #2
 801c00a:	001a      	movs	r2, r3
 801c00c:	21a5      	movs	r1, #165	; 0xa5
 801c00e:	f00b fb77 	bl	8027700 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801c012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c014:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801c016:	687b      	ldr	r3, [r7, #4]
 801c018:	4942      	ldr	r1, [pc, #264]	; (801c124 <prvInitialiseNewTask+0x130>)
 801c01a:	468c      	mov	ip, r1
 801c01c:	4463      	add	r3, ip
 801c01e:	009b      	lsls	r3, r3, #2
 801c020:	18d3      	adds	r3, r2, r3
 801c022:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801c024:	693b      	ldr	r3, [r7, #16]
 801c026:	2207      	movs	r2, #7
 801c028:	4393      	bics	r3, r2
 801c02a:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801c02c:	693b      	ldr	r3, [r7, #16]
 801c02e:	2207      	movs	r2, #7
 801c030:	4013      	ands	r3, r2
 801c032:	d001      	beq.n	801c038 <prvInitialiseNewTask+0x44>
 801c034:	b672      	cpsid	i
 801c036:	e7fe      	b.n	801c036 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801c038:	68bb      	ldr	r3, [r7, #8]
 801c03a:	2b00      	cmp	r3, #0
 801c03c:	d020      	beq.n	801c080 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801c03e:	2300      	movs	r3, #0
 801c040:	617b      	str	r3, [r7, #20]
 801c042:	e013      	b.n	801c06c <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801c044:	68ba      	ldr	r2, [r7, #8]
 801c046:	697b      	ldr	r3, [r7, #20]
 801c048:	18d3      	adds	r3, r2, r3
 801c04a:	7818      	ldrb	r0, [r3, #0]
 801c04c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801c04e:	2134      	movs	r1, #52	; 0x34
 801c050:	697b      	ldr	r3, [r7, #20]
 801c052:	18d3      	adds	r3, r2, r3
 801c054:	185b      	adds	r3, r3, r1
 801c056:	1c02      	adds	r2, r0, #0
 801c058:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801c05a:	68ba      	ldr	r2, [r7, #8]
 801c05c:	697b      	ldr	r3, [r7, #20]
 801c05e:	18d3      	adds	r3, r2, r3
 801c060:	781b      	ldrb	r3, [r3, #0]
 801c062:	2b00      	cmp	r3, #0
 801c064:	d006      	beq.n	801c074 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801c066:	697b      	ldr	r3, [r7, #20]
 801c068:	3301      	adds	r3, #1
 801c06a:	617b      	str	r3, [r7, #20]
 801c06c:	697b      	ldr	r3, [r7, #20]
 801c06e:	2b0f      	cmp	r3, #15
 801c070:	d9e8      	bls.n	801c044 <prvInitialiseNewTask+0x50>
 801c072:	e000      	b.n	801c076 <prvInitialiseNewTask+0x82>
			{
				break;
 801c074:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801c076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c078:	2243      	movs	r2, #67	; 0x43
 801c07a:	2100      	movs	r1, #0
 801c07c:	5499      	strb	r1, [r3, r2]
 801c07e:	e003      	b.n	801c088 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801c080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c082:	2234      	movs	r2, #52	; 0x34
 801c084:	2100      	movs	r1, #0
 801c086:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801c088:	6a3b      	ldr	r3, [r7, #32]
 801c08a:	2b37      	cmp	r3, #55	; 0x37
 801c08c:	d901      	bls.n	801c092 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 801c08e:	2337      	movs	r3, #55	; 0x37
 801c090:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801c092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c094:	6a3a      	ldr	r2, [r7, #32]
 801c096:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801c098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c09a:	6a3a      	ldr	r2, [r7, #32]
 801c09c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 801c09e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c0a0:	2200      	movs	r2, #0
 801c0a2:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801c0a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c0a6:	3304      	adds	r3, #4
 801c0a8:	0018      	movs	r0, r3
 801c0aa:	f7ff f9c5 	bl	801b438 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801c0ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c0b0:	3318      	adds	r3, #24
 801c0b2:	0018      	movs	r0, r3
 801c0b4:	f7ff f9c0 	bl	801b438 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801c0b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c0ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801c0bc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801c0be:	6a3b      	ldr	r3, [r7, #32]
 801c0c0:	2238      	movs	r2, #56	; 0x38
 801c0c2:	1ad2      	subs	r2, r2, r3
 801c0c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c0c6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801c0c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c0ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801c0cc:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801c0ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c0d0:	22a0      	movs	r2, #160	; 0xa0
 801c0d2:	2100      	movs	r1, #0
 801c0d4:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801c0d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c0d8:	22a4      	movs	r2, #164	; 0xa4
 801c0da:	2100      	movs	r1, #0
 801c0dc:	5499      	strb	r1, [r3, r2]
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801c0de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c0e0:	3354      	adds	r3, #84	; 0x54
 801c0e2:	224c      	movs	r2, #76	; 0x4c
 801c0e4:	2100      	movs	r1, #0
 801c0e6:	0018      	movs	r0, r3
 801c0e8:	f00b fb0a 	bl	8027700 <memset>
 801c0ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c0ee:	4a0e      	ldr	r2, [pc, #56]	; (801c128 <prvInitialiseNewTask+0x134>)
 801c0f0:	659a      	str	r2, [r3, #88]	; 0x58
 801c0f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c0f4:	4a0d      	ldr	r2, [pc, #52]	; (801c12c <prvInitialiseNewTask+0x138>)
 801c0f6:	65da      	str	r2, [r3, #92]	; 0x5c
 801c0f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c0fa:	4a0d      	ldr	r2, [pc, #52]	; (801c130 <prvInitialiseNewTask+0x13c>)
 801c0fc:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801c0fe:	683a      	ldr	r2, [r7, #0]
 801c100:	68f9      	ldr	r1, [r7, #12]
 801c102:	693b      	ldr	r3, [r7, #16]
 801c104:	0018      	movs	r0, r3
 801c106:	f001 f9c1 	bl	801d48c <pxPortInitialiseStack>
 801c10a:	0002      	movs	r2, r0
 801c10c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c10e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801c110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c112:	2b00      	cmp	r3, #0
 801c114:	d002      	beq.n	801c11c <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801c116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c118:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801c11a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801c11c:	46c0      	nop			; (mov r8, r8)
 801c11e:	46bd      	mov	sp, r7
 801c120:	b006      	add	sp, #24
 801c122:	bd80      	pop	{r7, pc}
 801c124:	3fffffff 	.word	0x3fffffff
 801c128:	200054fc 	.word	0x200054fc
 801c12c:	20005564 	.word	0x20005564
 801c130:	200055cc 	.word	0x200055cc

0801c134 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801c134:	b580      	push	{r7, lr}
 801c136:	b082      	sub	sp, #8
 801c138:	af00      	add	r7, sp, #0
 801c13a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 801c13c:	f001 fa40 	bl	801d5c0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 801c140:	4b2a      	ldr	r3, [pc, #168]	; (801c1ec <prvAddNewTaskToReadyList+0xb8>)
 801c142:	681b      	ldr	r3, [r3, #0]
 801c144:	1c5a      	adds	r2, r3, #1
 801c146:	4b29      	ldr	r3, [pc, #164]	; (801c1ec <prvAddNewTaskToReadyList+0xb8>)
 801c148:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 801c14a:	4b29      	ldr	r3, [pc, #164]	; (801c1f0 <prvAddNewTaskToReadyList+0xbc>)
 801c14c:	681b      	ldr	r3, [r3, #0]
 801c14e:	2b00      	cmp	r3, #0
 801c150:	d109      	bne.n	801c166 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801c152:	4b27      	ldr	r3, [pc, #156]	; (801c1f0 <prvAddNewTaskToReadyList+0xbc>)
 801c154:	687a      	ldr	r2, [r7, #4]
 801c156:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 801c158:	4b24      	ldr	r3, [pc, #144]	; (801c1ec <prvAddNewTaskToReadyList+0xb8>)
 801c15a:	681b      	ldr	r3, [r3, #0]
 801c15c:	2b01      	cmp	r3, #1
 801c15e:	d110      	bne.n	801c182 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 801c160:	f000 fcea 	bl	801cb38 <prvInitialiseTaskLists>
 801c164:	e00d      	b.n	801c182 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801c166:	4b23      	ldr	r3, [pc, #140]	; (801c1f4 <prvAddNewTaskToReadyList+0xc0>)
 801c168:	681b      	ldr	r3, [r3, #0]
 801c16a:	2b00      	cmp	r3, #0
 801c16c:	d109      	bne.n	801c182 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801c16e:	4b20      	ldr	r3, [pc, #128]	; (801c1f0 <prvAddNewTaskToReadyList+0xbc>)
 801c170:	681b      	ldr	r3, [r3, #0]
 801c172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801c174:	687b      	ldr	r3, [r7, #4]
 801c176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801c178:	429a      	cmp	r2, r3
 801c17a:	d802      	bhi.n	801c182 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 801c17c:	4b1c      	ldr	r3, [pc, #112]	; (801c1f0 <prvAddNewTaskToReadyList+0xbc>)
 801c17e:	687a      	ldr	r2, [r7, #4]
 801c180:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801c182:	4b1d      	ldr	r3, [pc, #116]	; (801c1f8 <prvAddNewTaskToReadyList+0xc4>)
 801c184:	681b      	ldr	r3, [r3, #0]
 801c186:	1c5a      	adds	r2, r3, #1
 801c188:	4b1b      	ldr	r3, [pc, #108]	; (801c1f8 <prvAddNewTaskToReadyList+0xc4>)
 801c18a:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 801c18c:	4b1a      	ldr	r3, [pc, #104]	; (801c1f8 <prvAddNewTaskToReadyList+0xc4>)
 801c18e:	681a      	ldr	r2, [r3, #0]
 801c190:	687b      	ldr	r3, [r7, #4]
 801c192:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801c194:	687b      	ldr	r3, [r7, #4]
 801c196:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801c198:	4b18      	ldr	r3, [pc, #96]	; (801c1fc <prvAddNewTaskToReadyList+0xc8>)
 801c19a:	681b      	ldr	r3, [r3, #0]
 801c19c:	429a      	cmp	r2, r3
 801c19e:	d903      	bls.n	801c1a8 <prvAddNewTaskToReadyList+0x74>
 801c1a0:	687b      	ldr	r3, [r7, #4]
 801c1a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801c1a4:	4b15      	ldr	r3, [pc, #84]	; (801c1fc <prvAddNewTaskToReadyList+0xc8>)
 801c1a6:	601a      	str	r2, [r3, #0]
 801c1a8:	687b      	ldr	r3, [r7, #4]
 801c1aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801c1ac:	0013      	movs	r3, r2
 801c1ae:	009b      	lsls	r3, r3, #2
 801c1b0:	189b      	adds	r3, r3, r2
 801c1b2:	009b      	lsls	r3, r3, #2
 801c1b4:	4a12      	ldr	r2, [pc, #72]	; (801c200 <prvAddNewTaskToReadyList+0xcc>)
 801c1b6:	189a      	adds	r2, r3, r2
 801c1b8:	687b      	ldr	r3, [r7, #4]
 801c1ba:	3304      	adds	r3, #4
 801c1bc:	0019      	movs	r1, r3
 801c1be:	0010      	movs	r0, r2
 801c1c0:	f7ff f945 	bl	801b44e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801c1c4:	f001 fa0e 	bl	801d5e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 801c1c8:	4b0a      	ldr	r3, [pc, #40]	; (801c1f4 <prvAddNewTaskToReadyList+0xc0>)
 801c1ca:	681b      	ldr	r3, [r3, #0]
 801c1cc:	2b00      	cmp	r3, #0
 801c1ce:	d008      	beq.n	801c1e2 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 801c1d0:	4b07      	ldr	r3, [pc, #28]	; (801c1f0 <prvAddNewTaskToReadyList+0xbc>)
 801c1d2:	681b      	ldr	r3, [r3, #0]
 801c1d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801c1d6:	687b      	ldr	r3, [r7, #4]
 801c1d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801c1da:	429a      	cmp	r2, r3
 801c1dc:	d201      	bcs.n	801c1e2 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801c1de:	f001 f9df 	bl	801d5a0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801c1e2:	46c0      	nop			; (mov r8, r8)
 801c1e4:	46bd      	mov	sp, r7
 801c1e6:	b002      	add	sp, #8
 801c1e8:	bd80      	pop	{r7, pc}
 801c1ea:	46c0      	nop			; (mov r8, r8)
 801c1ec:	2000170c 	.word	0x2000170c
 801c1f0:	20001238 	.word	0x20001238
 801c1f4:	20001718 	.word	0x20001718
 801c1f8:	20001728 	.word	0x20001728
 801c1fc:	20001714 	.word	0x20001714
 801c200:	2000123c 	.word	0x2000123c

0801c204 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801c204:	b580      	push	{r7, lr}
 801c206:	b084      	sub	sp, #16
 801c208:	af00      	add	r7, sp, #0
 801c20a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 801c20c:	2300      	movs	r3, #0
 801c20e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 801c210:	687b      	ldr	r3, [r7, #4]
 801c212:	2b00      	cmp	r3, #0
 801c214:	d010      	beq.n	801c238 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801c216:	4b0d      	ldr	r3, [pc, #52]	; (801c24c <vTaskDelay+0x48>)
 801c218:	681b      	ldr	r3, [r3, #0]
 801c21a:	2b00      	cmp	r3, #0
 801c21c:	d001      	beq.n	801c222 <vTaskDelay+0x1e>
 801c21e:	b672      	cpsid	i
 801c220:	e7fe      	b.n	801c220 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 801c222:	f000 f9bb 	bl	801c59c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801c226:	687b      	ldr	r3, [r7, #4]
 801c228:	2100      	movs	r1, #0
 801c22a:	0018      	movs	r0, r3
 801c22c:	f000 fdc8 	bl	801cdc0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801c230:	f000 f9c0 	bl	801c5b4 <xTaskResumeAll>
 801c234:	0003      	movs	r3, r0
 801c236:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801c238:	68fb      	ldr	r3, [r7, #12]
 801c23a:	2b00      	cmp	r3, #0
 801c23c:	d101      	bne.n	801c242 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 801c23e:	f001 f9af 	bl	801d5a0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801c242:	46c0      	nop			; (mov r8, r8)
 801c244:	46bd      	mov	sp, r7
 801c246:	b004      	add	sp, #16
 801c248:	bd80      	pop	{r7, pc}
 801c24a:	46c0      	nop			; (mov r8, r8)
 801c24c:	20001734 	.word	0x20001734

0801c250 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 801c250:	b580      	push	{r7, lr}
 801c252:	b088      	sub	sp, #32
 801c254:	af00      	add	r7, sp, #0
 801c256:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 801c258:	687b      	ldr	r3, [r7, #4]
 801c25a:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 801c25c:	69bb      	ldr	r3, [r7, #24]
 801c25e:	2b00      	cmp	r3, #0
 801c260:	d101      	bne.n	801c266 <eTaskGetState+0x16>
 801c262:	b672      	cpsid	i
 801c264:	e7fe      	b.n	801c264 <eTaskGetState+0x14>

		if( pxTCB == pxCurrentTCB )
 801c266:	4b2c      	ldr	r3, [pc, #176]	; (801c318 <eTaskGetState+0xc8>)
 801c268:	681b      	ldr	r3, [r3, #0]
 801c26a:	69ba      	ldr	r2, [r7, #24]
 801c26c:	429a      	cmp	r2, r3
 801c26e:	d104      	bne.n	801c27a <eTaskGetState+0x2a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 801c270:	231f      	movs	r3, #31
 801c272:	18fb      	adds	r3, r7, r3
 801c274:	2200      	movs	r2, #0
 801c276:	701a      	strb	r2, [r3, #0]
 801c278:	e046      	b.n	801c308 <eTaskGetState+0xb8>
		}
		else
		{
			taskENTER_CRITICAL();
 801c27a:	f001 f9a1 	bl	801d5c0 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 801c27e:	69bb      	ldr	r3, [r7, #24]
 801c280:	695b      	ldr	r3, [r3, #20]
 801c282:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 801c284:	4b25      	ldr	r3, [pc, #148]	; (801c31c <eTaskGetState+0xcc>)
 801c286:	681b      	ldr	r3, [r3, #0]
 801c288:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 801c28a:	4b25      	ldr	r3, [pc, #148]	; (801c320 <eTaskGetState+0xd0>)
 801c28c:	681b      	ldr	r3, [r3, #0]
 801c28e:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 801c290:	f001 f9a8 	bl	801d5e4 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 801c294:	697a      	ldr	r2, [r7, #20]
 801c296:	693b      	ldr	r3, [r7, #16]
 801c298:	429a      	cmp	r2, r3
 801c29a:	d003      	beq.n	801c2a4 <eTaskGetState+0x54>
 801c29c:	697a      	ldr	r2, [r7, #20]
 801c29e:	68fb      	ldr	r3, [r7, #12]
 801c2a0:	429a      	cmp	r2, r3
 801c2a2:	d104      	bne.n	801c2ae <eTaskGetState+0x5e>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 801c2a4:	231f      	movs	r3, #31
 801c2a6:	18fb      	adds	r3, r7, r3
 801c2a8:	2202      	movs	r2, #2
 801c2aa:	701a      	strb	r2, [r3, #0]
 801c2ac:	e02c      	b.n	801c308 <eTaskGetState+0xb8>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 801c2ae:	697a      	ldr	r2, [r7, #20]
 801c2b0:	4b1c      	ldr	r3, [pc, #112]	; (801c324 <eTaskGetState+0xd4>)
 801c2b2:	429a      	cmp	r2, r3
 801c2b4:	d118      	bne.n	801c2e8 <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 801c2b6:	69bb      	ldr	r3, [r7, #24]
 801c2b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801c2ba:	2b00      	cmp	r3, #0
 801c2bc:	d10f      	bne.n	801c2de <eTaskGetState+0x8e>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 801c2be:	69bb      	ldr	r3, [r7, #24]
 801c2c0:	22a4      	movs	r2, #164	; 0xa4
 801c2c2:	5c9b      	ldrb	r3, [r3, r2]
 801c2c4:	b2db      	uxtb	r3, r3
 801c2c6:	2b01      	cmp	r3, #1
 801c2c8:	d104      	bne.n	801c2d4 <eTaskGetState+0x84>
							{
								eReturn = eBlocked;
 801c2ca:	231f      	movs	r3, #31
 801c2cc:	18fb      	adds	r3, r7, r3
 801c2ce:	2202      	movs	r2, #2
 801c2d0:	701a      	strb	r2, [r3, #0]
 801c2d2:	e019      	b.n	801c308 <eTaskGetState+0xb8>
							}
							else
							{
								eReturn = eSuspended;
 801c2d4:	231f      	movs	r3, #31
 801c2d6:	18fb      	adds	r3, r7, r3
 801c2d8:	2203      	movs	r2, #3
 801c2da:	701a      	strb	r2, [r3, #0]
 801c2dc:	e014      	b.n	801c308 <eTaskGetState+0xb8>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 801c2de:	231f      	movs	r3, #31
 801c2e0:	18fb      	adds	r3, r7, r3
 801c2e2:	2202      	movs	r2, #2
 801c2e4:	701a      	strb	r2, [r3, #0]
 801c2e6:	e00f      	b.n	801c308 <eTaskGetState+0xb8>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 801c2e8:	697a      	ldr	r2, [r7, #20]
 801c2ea:	4b0f      	ldr	r3, [pc, #60]	; (801c328 <eTaskGetState+0xd8>)
 801c2ec:	429a      	cmp	r2, r3
 801c2ee:	d002      	beq.n	801c2f6 <eTaskGetState+0xa6>
 801c2f0:	697b      	ldr	r3, [r7, #20]
 801c2f2:	2b00      	cmp	r3, #0
 801c2f4:	d104      	bne.n	801c300 <eTaskGetState+0xb0>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 801c2f6:	231f      	movs	r3, #31
 801c2f8:	18fb      	adds	r3, r7, r3
 801c2fa:	2204      	movs	r2, #4
 801c2fc:	701a      	strb	r2, [r3, #0]
 801c2fe:	e003      	b.n	801c308 <eTaskGetState+0xb8>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 801c300:	231f      	movs	r3, #31
 801c302:	18fb      	adds	r3, r7, r3
 801c304:	2201      	movs	r2, #1
 801c306:	701a      	strb	r2, [r3, #0]
			}
		}

		return eReturn;
 801c308:	231f      	movs	r3, #31
 801c30a:	18fb      	adds	r3, r7, r3
 801c30c:	781b      	ldrb	r3, [r3, #0]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 801c30e:	0018      	movs	r0, r3
 801c310:	46bd      	mov	sp, r7
 801c312:	b008      	add	sp, #32
 801c314:	bd80      	pop	{r7, pc}
 801c316:	46c0      	nop			; (mov r8, r8)
 801c318:	20001238 	.word	0x20001238
 801c31c:	200016c4 	.word	0x200016c4
 801c320:	200016c8 	.word	0x200016c8
 801c324:	200016f8 	.word	0x200016f8
 801c328:	200016e0 	.word	0x200016e0

0801c32c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 801c32c:	b580      	push	{r7, lr}
 801c32e:	b084      	sub	sp, #16
 801c330:	af00      	add	r7, sp, #0
 801c332:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 801c334:	f001 f944 	bl	801d5c0 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 801c338:	687b      	ldr	r3, [r7, #4]
 801c33a:	2b00      	cmp	r3, #0
 801c33c:	d102      	bne.n	801c344 <vTaskSuspend+0x18>
 801c33e:	4b29      	ldr	r3, [pc, #164]	; (801c3e4 <vTaskSuspend+0xb8>)
 801c340:	681b      	ldr	r3, [r3, #0]
 801c342:	e000      	b.n	801c346 <vTaskSuspend+0x1a>
 801c344:	687b      	ldr	r3, [r7, #4]
 801c346:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801c348:	68fb      	ldr	r3, [r7, #12]
 801c34a:	3304      	adds	r3, #4
 801c34c:	0018      	movs	r0, r3
 801c34e:	f7ff f8d6 	bl	801b4fe <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801c352:	68fb      	ldr	r3, [r7, #12]
 801c354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801c356:	2b00      	cmp	r3, #0
 801c358:	d004      	beq.n	801c364 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801c35a:	68fb      	ldr	r3, [r7, #12]
 801c35c:	3318      	adds	r3, #24
 801c35e:	0018      	movs	r0, r3
 801c360:	f7ff f8cd 	bl	801b4fe <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 801c364:	68fb      	ldr	r3, [r7, #12]
 801c366:	1d1a      	adds	r2, r3, #4
 801c368:	4b1f      	ldr	r3, [pc, #124]	; (801c3e8 <vTaskSuspend+0xbc>)
 801c36a:	0011      	movs	r1, r2
 801c36c:	0018      	movs	r0, r3
 801c36e:	f7ff f86e 	bl	801b44e <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 801c372:	68fb      	ldr	r3, [r7, #12]
 801c374:	22a4      	movs	r2, #164	; 0xa4
 801c376:	5c9b      	ldrb	r3, [r3, r2]
 801c378:	b2db      	uxtb	r3, r3
 801c37a:	2b01      	cmp	r3, #1
 801c37c:	d103      	bne.n	801c386 <vTaskSuspend+0x5a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801c37e:	68fb      	ldr	r3, [r7, #12]
 801c380:	22a4      	movs	r2, #164	; 0xa4
 801c382:	2100      	movs	r1, #0
 801c384:	5499      	strb	r1, [r3, r2]
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 801c386:	f001 f92d 	bl	801d5e4 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 801c38a:	4b18      	ldr	r3, [pc, #96]	; (801c3ec <vTaskSuspend+0xc0>)
 801c38c:	681b      	ldr	r3, [r3, #0]
 801c38e:	2b00      	cmp	r3, #0
 801c390:	d005      	beq.n	801c39e <vTaskSuspend+0x72>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 801c392:	f001 f915 	bl	801d5c0 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 801c396:	f000 fc6f 	bl	801cc78 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 801c39a:	f001 f923 	bl	801d5e4 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 801c39e:	4b11      	ldr	r3, [pc, #68]	; (801c3e4 <vTaskSuspend+0xb8>)
 801c3a0:	681b      	ldr	r3, [r3, #0]
 801c3a2:	68fa      	ldr	r2, [r7, #12]
 801c3a4:	429a      	cmp	r2, r3
 801c3a6:	d118      	bne.n	801c3da <vTaskSuspend+0xae>
		{
			if( xSchedulerRunning != pdFALSE )
 801c3a8:	4b10      	ldr	r3, [pc, #64]	; (801c3ec <vTaskSuspend+0xc0>)
 801c3aa:	681b      	ldr	r3, [r3, #0]
 801c3ac:	2b00      	cmp	r3, #0
 801c3ae:	d008      	beq.n	801c3c2 <vTaskSuspend+0x96>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 801c3b0:	4b0f      	ldr	r3, [pc, #60]	; (801c3f0 <vTaskSuspend+0xc4>)
 801c3b2:	681b      	ldr	r3, [r3, #0]
 801c3b4:	2b00      	cmp	r3, #0
 801c3b6:	d001      	beq.n	801c3bc <vTaskSuspend+0x90>
 801c3b8:	b672      	cpsid	i
 801c3ba:	e7fe      	b.n	801c3ba <vTaskSuspend+0x8e>
				portYIELD_WITHIN_API();
 801c3bc:	f001 f8f0 	bl	801d5a0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801c3c0:	e00b      	b.n	801c3da <vTaskSuspend+0xae>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 801c3c2:	4b09      	ldr	r3, [pc, #36]	; (801c3e8 <vTaskSuspend+0xbc>)
 801c3c4:	681a      	ldr	r2, [r3, #0]
 801c3c6:	4b0b      	ldr	r3, [pc, #44]	; (801c3f4 <vTaskSuspend+0xc8>)
 801c3c8:	681b      	ldr	r3, [r3, #0]
 801c3ca:	429a      	cmp	r2, r3
 801c3cc:	d103      	bne.n	801c3d6 <vTaskSuspend+0xaa>
					pxCurrentTCB = NULL;
 801c3ce:	4b05      	ldr	r3, [pc, #20]	; (801c3e4 <vTaskSuspend+0xb8>)
 801c3d0:	2200      	movs	r2, #0
 801c3d2:	601a      	str	r2, [r3, #0]
	}
 801c3d4:	e001      	b.n	801c3da <vTaskSuspend+0xae>
					vTaskSwitchContext();
 801c3d6:	f000 fa37 	bl	801c848 <vTaskSwitchContext>
	}
 801c3da:	46c0      	nop			; (mov r8, r8)
 801c3dc:	46bd      	mov	sp, r7
 801c3de:	b004      	add	sp, #16
 801c3e0:	bd80      	pop	{r7, pc}
 801c3e2:	46c0      	nop			; (mov r8, r8)
 801c3e4:	20001238 	.word	0x20001238
 801c3e8:	200016f8 	.word	0x200016f8
 801c3ec:	20001718 	.word	0x20001718
 801c3f0:	20001734 	.word	0x20001734
 801c3f4:	2000170c 	.word	0x2000170c

0801c3f8 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 801c3f8:	b580      	push	{r7, lr}
 801c3fa:	b084      	sub	sp, #16
 801c3fc:	af00      	add	r7, sp, #0
 801c3fe:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 801c400:	2300      	movs	r3, #0
 801c402:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = xTask;
 801c404:	687b      	ldr	r3, [r7, #4]
 801c406:	60bb      	str	r3, [r7, #8]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 801c408:	687b      	ldr	r3, [r7, #4]
 801c40a:	2b00      	cmp	r3, #0
 801c40c:	d101      	bne.n	801c412 <prvTaskIsTaskSuspended+0x1a>
 801c40e:	b672      	cpsid	i
 801c410:	e7fe      	b.n	801c410 <prvTaskIsTaskSuspended+0x18>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 801c412:	68bb      	ldr	r3, [r7, #8]
 801c414:	695a      	ldr	r2, [r3, #20]
 801c416:	4b09      	ldr	r3, [pc, #36]	; (801c43c <prvTaskIsTaskSuspended+0x44>)
 801c418:	429a      	cmp	r2, r3
 801c41a:	d10a      	bne.n	801c432 <prvTaskIsTaskSuspended+0x3a>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 801c41c:	68bb      	ldr	r3, [r7, #8]
 801c41e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801c420:	4b07      	ldr	r3, [pc, #28]	; (801c440 <prvTaskIsTaskSuspended+0x48>)
 801c422:	429a      	cmp	r2, r3
 801c424:	d005      	beq.n	801c432 <prvTaskIsTaskSuspended+0x3a>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 801c426:	68bb      	ldr	r3, [r7, #8]
 801c428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801c42a:	2b00      	cmp	r3, #0
 801c42c:	d101      	bne.n	801c432 <prvTaskIsTaskSuspended+0x3a>
				{
					xReturn = pdTRUE;
 801c42e:	2301      	movs	r3, #1
 801c430:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801c432:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 801c434:	0018      	movs	r0, r3
 801c436:	46bd      	mov	sp, r7
 801c438:	b004      	add	sp, #16
 801c43a:	bd80      	pop	{r7, pc}
 801c43c:	200016f8 	.word	0x200016f8
 801c440:	200016cc 	.word	0x200016cc

0801c444 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 801c444:	b580      	push	{r7, lr}
 801c446:	b084      	sub	sp, #16
 801c448:	af00      	add	r7, sp, #0
 801c44a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 801c44c:	687b      	ldr	r3, [r7, #4]
 801c44e:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 801c450:	687b      	ldr	r3, [r7, #4]
 801c452:	2b00      	cmp	r3, #0
 801c454:	d101      	bne.n	801c45a <vTaskResume+0x16>
 801c456:	b672      	cpsid	i
 801c458:	e7fe      	b.n	801c458 <vTaskResume+0x14>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 801c45a:	4b1e      	ldr	r3, [pc, #120]	; (801c4d4 <vTaskResume+0x90>)
 801c45c:	681b      	ldr	r3, [r3, #0]
 801c45e:	68fa      	ldr	r2, [r7, #12]
 801c460:	429a      	cmp	r2, r3
 801c462:	d032      	beq.n	801c4ca <vTaskResume+0x86>
 801c464:	68fb      	ldr	r3, [r7, #12]
 801c466:	2b00      	cmp	r3, #0
 801c468:	d02f      	beq.n	801c4ca <vTaskResume+0x86>
		{
			taskENTER_CRITICAL();
 801c46a:	f001 f8a9 	bl	801d5c0 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 801c46e:	68fb      	ldr	r3, [r7, #12]
 801c470:	0018      	movs	r0, r3
 801c472:	f7ff ffc1 	bl	801c3f8 <prvTaskIsTaskSuspended>
 801c476:	1e03      	subs	r3, r0, #0
 801c478:	d025      	beq.n	801c4c6 <vTaskResume+0x82>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 801c47a:	68fb      	ldr	r3, [r7, #12]
 801c47c:	3304      	adds	r3, #4
 801c47e:	0018      	movs	r0, r3
 801c480:	f7ff f83d 	bl	801b4fe <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801c484:	68fb      	ldr	r3, [r7, #12]
 801c486:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801c488:	4b13      	ldr	r3, [pc, #76]	; (801c4d8 <vTaskResume+0x94>)
 801c48a:	681b      	ldr	r3, [r3, #0]
 801c48c:	429a      	cmp	r2, r3
 801c48e:	d903      	bls.n	801c498 <vTaskResume+0x54>
 801c490:	68fb      	ldr	r3, [r7, #12]
 801c492:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801c494:	4b10      	ldr	r3, [pc, #64]	; (801c4d8 <vTaskResume+0x94>)
 801c496:	601a      	str	r2, [r3, #0]
 801c498:	68fb      	ldr	r3, [r7, #12]
 801c49a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801c49c:	0013      	movs	r3, r2
 801c49e:	009b      	lsls	r3, r3, #2
 801c4a0:	189b      	adds	r3, r3, r2
 801c4a2:	009b      	lsls	r3, r3, #2
 801c4a4:	4a0d      	ldr	r2, [pc, #52]	; (801c4dc <vTaskResume+0x98>)
 801c4a6:	189a      	adds	r2, r3, r2
 801c4a8:	68fb      	ldr	r3, [r7, #12]
 801c4aa:	3304      	adds	r3, #4
 801c4ac:	0019      	movs	r1, r3
 801c4ae:	0010      	movs	r0, r2
 801c4b0:	f7fe ffcd 	bl	801b44e <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801c4b4:	68fb      	ldr	r3, [r7, #12]
 801c4b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801c4b8:	4b06      	ldr	r3, [pc, #24]	; (801c4d4 <vTaskResume+0x90>)
 801c4ba:	681b      	ldr	r3, [r3, #0]
 801c4bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801c4be:	429a      	cmp	r2, r3
 801c4c0:	d301      	bcc.n	801c4c6 <vTaskResume+0x82>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 801c4c2:	f001 f86d 	bl	801d5a0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 801c4c6:	f001 f88d 	bl	801d5e4 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801c4ca:	46c0      	nop			; (mov r8, r8)
 801c4cc:	46bd      	mov	sp, r7
 801c4ce:	b004      	add	sp, #16
 801c4d0:	bd80      	pop	{r7, pc}
 801c4d2:	46c0      	nop			; (mov r8, r8)
 801c4d4:	20001238 	.word	0x20001238
 801c4d8:	20001714 	.word	0x20001714
 801c4dc:	2000123c 	.word	0x2000123c

0801c4e0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801c4e0:	b590      	push	{r4, r7, lr}
 801c4e2:	b089      	sub	sp, #36	; 0x24
 801c4e4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801c4e6:	2300      	movs	r3, #0
 801c4e8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801c4ea:	2300      	movs	r3, #0
 801c4ec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801c4ee:	003a      	movs	r2, r7
 801c4f0:	1d39      	adds	r1, r7, #4
 801c4f2:	2308      	movs	r3, #8
 801c4f4:	18fb      	adds	r3, r7, r3
 801c4f6:	0018      	movs	r0, r3
 801c4f8:	f7fe ff50 	bl	801b39c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 801c4fc:	683c      	ldr	r4, [r7, #0]
 801c4fe:	687b      	ldr	r3, [r7, #4]
 801c500:	68ba      	ldr	r2, [r7, #8]
 801c502:	491e      	ldr	r1, [pc, #120]	; (801c57c <vTaskStartScheduler+0x9c>)
 801c504:	481e      	ldr	r0, [pc, #120]	; (801c580 <vTaskStartScheduler+0xa0>)
 801c506:	9202      	str	r2, [sp, #8]
 801c508:	9301      	str	r3, [sp, #4]
 801c50a:	2300      	movs	r3, #0
 801c50c:	9300      	str	r3, [sp, #0]
 801c50e:	2300      	movs	r3, #0
 801c510:	0022      	movs	r2, r4
 801c512:	f7ff fcde 	bl	801bed2 <xTaskCreateStatic>
 801c516:	0002      	movs	r2, r0
 801c518:	4b1a      	ldr	r3, [pc, #104]	; (801c584 <vTaskStartScheduler+0xa4>)
 801c51a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 801c51c:	4b19      	ldr	r3, [pc, #100]	; (801c584 <vTaskStartScheduler+0xa4>)
 801c51e:	681b      	ldr	r3, [r3, #0]
 801c520:	2b00      	cmp	r3, #0
 801c522:	d002      	beq.n	801c52a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 801c524:	2301      	movs	r3, #1
 801c526:	60fb      	str	r3, [r7, #12]
 801c528:	e001      	b.n	801c52e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801c52a:	2300      	movs	r3, #0
 801c52c:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 801c52e:	68fb      	ldr	r3, [r7, #12]
 801c530:	2b01      	cmp	r3, #1
 801c532:	d103      	bne.n	801c53c <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 801c534:	f000 fc98 	bl	801ce68 <xTimerCreateTimerTask>
 801c538:	0003      	movs	r3, r0
 801c53a:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801c53c:	68fb      	ldr	r3, [r7, #12]
 801c53e:	2b01      	cmp	r3, #1
 801c540:	d113      	bne.n	801c56a <vTaskStartScheduler+0x8a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 801c542:	b672      	cpsid	i
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801c544:	4b10      	ldr	r3, [pc, #64]	; (801c588 <vTaskStartScheduler+0xa8>)
 801c546:	681b      	ldr	r3, [r3, #0]
 801c548:	3354      	adds	r3, #84	; 0x54
 801c54a:	001a      	movs	r2, r3
 801c54c:	4b0f      	ldr	r3, [pc, #60]	; (801c58c <vTaskStartScheduler+0xac>)
 801c54e:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801c550:	4b0f      	ldr	r3, [pc, #60]	; (801c590 <vTaskStartScheduler+0xb0>)
 801c552:	2201      	movs	r2, #1
 801c554:	4252      	negs	r2, r2
 801c556:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801c558:	4b0e      	ldr	r3, [pc, #56]	; (801c594 <vTaskStartScheduler+0xb4>)
 801c55a:	2201      	movs	r2, #1
 801c55c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801c55e:	4b0e      	ldr	r3, [pc, #56]	; (801c598 <vTaskStartScheduler+0xb8>)
 801c560:	2200      	movs	r2, #0
 801c562:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801c564:	f000 fff8 	bl	801d558 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801c568:	e004      	b.n	801c574 <vTaskStartScheduler+0x94>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801c56a:	68fb      	ldr	r3, [r7, #12]
 801c56c:	3301      	adds	r3, #1
 801c56e:	d101      	bne.n	801c574 <vTaskStartScheduler+0x94>
 801c570:	b672      	cpsid	i
 801c572:	e7fe      	b.n	801c572 <vTaskStartScheduler+0x92>
}
 801c574:	46c0      	nop			; (mov r8, r8)
 801c576:	46bd      	mov	sp, r7
 801c578:	b005      	add	sp, #20
 801c57a:	bd90      	pop	{r4, r7, pc}
 801c57c:	08029d0c 	.word	0x08029d0c
 801c580:	0801cb19 	.word	0x0801cb19
 801c584:	20001730 	.word	0x20001730
 801c588:	20001238 	.word	0x20001238
 801c58c:	20000478 	.word	0x20000478
 801c590:	2000172c 	.word	0x2000172c
 801c594:	20001718 	.word	0x20001718
 801c598:	20001710 	.word	0x20001710

0801c59c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 801c59c:	b580      	push	{r7, lr}
 801c59e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 801c5a0:	4b03      	ldr	r3, [pc, #12]	; (801c5b0 <vTaskSuspendAll+0x14>)
 801c5a2:	681b      	ldr	r3, [r3, #0]
 801c5a4:	1c5a      	adds	r2, r3, #1
 801c5a6:	4b02      	ldr	r3, [pc, #8]	; (801c5b0 <vTaskSuspendAll+0x14>)
 801c5a8:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801c5aa:	46c0      	nop			; (mov r8, r8)
 801c5ac:	46bd      	mov	sp, r7
 801c5ae:	bd80      	pop	{r7, pc}
 801c5b0:	20001734 	.word	0x20001734

0801c5b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801c5b4:	b580      	push	{r7, lr}
 801c5b6:	b084      	sub	sp, #16
 801c5b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801c5ba:	2300      	movs	r3, #0
 801c5bc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801c5be:	2300      	movs	r3, #0
 801c5c0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801c5c2:	4b3a      	ldr	r3, [pc, #232]	; (801c6ac <xTaskResumeAll+0xf8>)
 801c5c4:	681b      	ldr	r3, [r3, #0]
 801c5c6:	2b00      	cmp	r3, #0
 801c5c8:	d101      	bne.n	801c5ce <xTaskResumeAll+0x1a>
 801c5ca:	b672      	cpsid	i
 801c5cc:	e7fe      	b.n	801c5cc <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801c5ce:	f000 fff7 	bl	801d5c0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801c5d2:	4b36      	ldr	r3, [pc, #216]	; (801c6ac <xTaskResumeAll+0xf8>)
 801c5d4:	681b      	ldr	r3, [r3, #0]
 801c5d6:	1e5a      	subs	r2, r3, #1
 801c5d8:	4b34      	ldr	r3, [pc, #208]	; (801c6ac <xTaskResumeAll+0xf8>)
 801c5da:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801c5dc:	4b33      	ldr	r3, [pc, #204]	; (801c6ac <xTaskResumeAll+0xf8>)
 801c5de:	681b      	ldr	r3, [r3, #0]
 801c5e0:	2b00      	cmp	r3, #0
 801c5e2:	d15b      	bne.n	801c69c <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 801c5e4:	4b32      	ldr	r3, [pc, #200]	; (801c6b0 <xTaskResumeAll+0xfc>)
 801c5e6:	681b      	ldr	r3, [r3, #0]
 801c5e8:	2b00      	cmp	r3, #0
 801c5ea:	d057      	beq.n	801c69c <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801c5ec:	e02f      	b.n	801c64e <xTaskResumeAll+0x9a>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801c5ee:	4b31      	ldr	r3, [pc, #196]	; (801c6b4 <xTaskResumeAll+0x100>)
 801c5f0:	68db      	ldr	r3, [r3, #12]
 801c5f2:	68db      	ldr	r3, [r3, #12]
 801c5f4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801c5f6:	68fb      	ldr	r3, [r7, #12]
 801c5f8:	3318      	adds	r3, #24
 801c5fa:	0018      	movs	r0, r3
 801c5fc:	f7fe ff7f 	bl	801b4fe <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801c600:	68fb      	ldr	r3, [r7, #12]
 801c602:	3304      	adds	r3, #4
 801c604:	0018      	movs	r0, r3
 801c606:	f7fe ff7a 	bl	801b4fe <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801c60a:	68fb      	ldr	r3, [r7, #12]
 801c60c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801c60e:	4b2a      	ldr	r3, [pc, #168]	; (801c6b8 <xTaskResumeAll+0x104>)
 801c610:	681b      	ldr	r3, [r3, #0]
 801c612:	429a      	cmp	r2, r3
 801c614:	d903      	bls.n	801c61e <xTaskResumeAll+0x6a>
 801c616:	68fb      	ldr	r3, [r7, #12]
 801c618:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801c61a:	4b27      	ldr	r3, [pc, #156]	; (801c6b8 <xTaskResumeAll+0x104>)
 801c61c:	601a      	str	r2, [r3, #0]
 801c61e:	68fb      	ldr	r3, [r7, #12]
 801c620:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801c622:	0013      	movs	r3, r2
 801c624:	009b      	lsls	r3, r3, #2
 801c626:	189b      	adds	r3, r3, r2
 801c628:	009b      	lsls	r3, r3, #2
 801c62a:	4a24      	ldr	r2, [pc, #144]	; (801c6bc <xTaskResumeAll+0x108>)
 801c62c:	189a      	adds	r2, r3, r2
 801c62e:	68fb      	ldr	r3, [r7, #12]
 801c630:	3304      	adds	r3, #4
 801c632:	0019      	movs	r1, r3
 801c634:	0010      	movs	r0, r2
 801c636:	f7fe ff0a 	bl	801b44e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801c63a:	68fb      	ldr	r3, [r7, #12]
 801c63c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801c63e:	4b20      	ldr	r3, [pc, #128]	; (801c6c0 <xTaskResumeAll+0x10c>)
 801c640:	681b      	ldr	r3, [r3, #0]
 801c642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801c644:	429a      	cmp	r2, r3
 801c646:	d302      	bcc.n	801c64e <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 801c648:	4b1e      	ldr	r3, [pc, #120]	; (801c6c4 <xTaskResumeAll+0x110>)
 801c64a:	2201      	movs	r2, #1
 801c64c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801c64e:	4b19      	ldr	r3, [pc, #100]	; (801c6b4 <xTaskResumeAll+0x100>)
 801c650:	681b      	ldr	r3, [r3, #0]
 801c652:	2b00      	cmp	r3, #0
 801c654:	d1cb      	bne.n	801c5ee <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801c656:	68fb      	ldr	r3, [r7, #12]
 801c658:	2b00      	cmp	r3, #0
 801c65a:	d001      	beq.n	801c660 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801c65c:	f000 fb0c 	bl	801cc78 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801c660:	4b19      	ldr	r3, [pc, #100]	; (801c6c8 <xTaskResumeAll+0x114>)
 801c662:	681b      	ldr	r3, [r3, #0]
 801c664:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 801c666:	687b      	ldr	r3, [r7, #4]
 801c668:	2b00      	cmp	r3, #0
 801c66a:	d00f      	beq.n	801c68c <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801c66c:	f000 f83c 	bl	801c6e8 <xTaskIncrementTick>
 801c670:	1e03      	subs	r3, r0, #0
 801c672:	d002      	beq.n	801c67a <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 801c674:	4b13      	ldr	r3, [pc, #76]	; (801c6c4 <xTaskResumeAll+0x110>)
 801c676:	2201      	movs	r2, #1
 801c678:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 801c67a:	687b      	ldr	r3, [r7, #4]
 801c67c:	3b01      	subs	r3, #1
 801c67e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 801c680:	687b      	ldr	r3, [r7, #4]
 801c682:	2b00      	cmp	r3, #0
 801c684:	d1f2      	bne.n	801c66c <xTaskResumeAll+0xb8>

						xPendedTicks = 0;
 801c686:	4b10      	ldr	r3, [pc, #64]	; (801c6c8 <xTaskResumeAll+0x114>)
 801c688:	2200      	movs	r2, #0
 801c68a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801c68c:	4b0d      	ldr	r3, [pc, #52]	; (801c6c4 <xTaskResumeAll+0x110>)
 801c68e:	681b      	ldr	r3, [r3, #0]
 801c690:	2b00      	cmp	r3, #0
 801c692:	d003      	beq.n	801c69c <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801c694:	2301      	movs	r3, #1
 801c696:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801c698:	f000 ff82 	bl	801d5a0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801c69c:	f000 ffa2 	bl	801d5e4 <vPortExitCritical>

	return xAlreadyYielded;
 801c6a0:	68bb      	ldr	r3, [r7, #8]
}
 801c6a2:	0018      	movs	r0, r3
 801c6a4:	46bd      	mov	sp, r7
 801c6a6:	b004      	add	sp, #16
 801c6a8:	bd80      	pop	{r7, pc}
 801c6aa:	46c0      	nop			; (mov r8, r8)
 801c6ac:	20001734 	.word	0x20001734
 801c6b0:	2000170c 	.word	0x2000170c
 801c6b4:	200016cc 	.word	0x200016cc
 801c6b8:	20001714 	.word	0x20001714
 801c6bc:	2000123c 	.word	0x2000123c
 801c6c0:	20001238 	.word	0x20001238
 801c6c4:	20001720 	.word	0x20001720
 801c6c8:	2000171c 	.word	0x2000171c

0801c6cc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 801c6cc:	b580      	push	{r7, lr}
 801c6ce:	b082      	sub	sp, #8
 801c6d0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801c6d2:	4b04      	ldr	r3, [pc, #16]	; (801c6e4 <xTaskGetTickCount+0x18>)
 801c6d4:	681b      	ldr	r3, [r3, #0]
 801c6d6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 801c6d8:	687b      	ldr	r3, [r7, #4]
}
 801c6da:	0018      	movs	r0, r3
 801c6dc:	46bd      	mov	sp, r7
 801c6de:	b002      	add	sp, #8
 801c6e0:	bd80      	pop	{r7, pc}
 801c6e2:	46c0      	nop			; (mov r8, r8)
 801c6e4:	20001710 	.word	0x20001710

0801c6e8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 801c6e8:	b580      	push	{r7, lr}
 801c6ea:	b086      	sub	sp, #24
 801c6ec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801c6ee:	2300      	movs	r3, #0
 801c6f0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801c6f2:	4b4a      	ldr	r3, [pc, #296]	; (801c81c <xTaskIncrementTick+0x134>)
 801c6f4:	681b      	ldr	r3, [r3, #0]
 801c6f6:	2b00      	cmp	r3, #0
 801c6f8:	d000      	beq.n	801c6fc <xTaskIncrementTick+0x14>
 801c6fa:	e084      	b.n	801c806 <xTaskIncrementTick+0x11e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801c6fc:	4b48      	ldr	r3, [pc, #288]	; (801c820 <xTaskIncrementTick+0x138>)
 801c6fe:	681b      	ldr	r3, [r3, #0]
 801c700:	3301      	adds	r3, #1
 801c702:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801c704:	4b46      	ldr	r3, [pc, #280]	; (801c820 <xTaskIncrementTick+0x138>)
 801c706:	693a      	ldr	r2, [r7, #16]
 801c708:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801c70a:	693b      	ldr	r3, [r7, #16]
 801c70c:	2b00      	cmp	r3, #0
 801c70e:	d117      	bne.n	801c740 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 801c710:	4b44      	ldr	r3, [pc, #272]	; (801c824 <xTaskIncrementTick+0x13c>)
 801c712:	681b      	ldr	r3, [r3, #0]
 801c714:	681b      	ldr	r3, [r3, #0]
 801c716:	2b00      	cmp	r3, #0
 801c718:	d001      	beq.n	801c71e <xTaskIncrementTick+0x36>
 801c71a:	b672      	cpsid	i
 801c71c:	e7fe      	b.n	801c71c <xTaskIncrementTick+0x34>
 801c71e:	4b41      	ldr	r3, [pc, #260]	; (801c824 <xTaskIncrementTick+0x13c>)
 801c720:	681b      	ldr	r3, [r3, #0]
 801c722:	60fb      	str	r3, [r7, #12]
 801c724:	4b40      	ldr	r3, [pc, #256]	; (801c828 <xTaskIncrementTick+0x140>)
 801c726:	681a      	ldr	r2, [r3, #0]
 801c728:	4b3e      	ldr	r3, [pc, #248]	; (801c824 <xTaskIncrementTick+0x13c>)
 801c72a:	601a      	str	r2, [r3, #0]
 801c72c:	4b3e      	ldr	r3, [pc, #248]	; (801c828 <xTaskIncrementTick+0x140>)
 801c72e:	68fa      	ldr	r2, [r7, #12]
 801c730:	601a      	str	r2, [r3, #0]
 801c732:	4b3e      	ldr	r3, [pc, #248]	; (801c82c <xTaskIncrementTick+0x144>)
 801c734:	681b      	ldr	r3, [r3, #0]
 801c736:	1c5a      	adds	r2, r3, #1
 801c738:	4b3c      	ldr	r3, [pc, #240]	; (801c82c <xTaskIncrementTick+0x144>)
 801c73a:	601a      	str	r2, [r3, #0]
 801c73c:	f000 fa9c 	bl	801cc78 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801c740:	4b3b      	ldr	r3, [pc, #236]	; (801c830 <xTaskIncrementTick+0x148>)
 801c742:	681b      	ldr	r3, [r3, #0]
 801c744:	693a      	ldr	r2, [r7, #16]
 801c746:	429a      	cmp	r2, r3
 801c748:	d349      	bcc.n	801c7de <xTaskIncrementTick+0xf6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801c74a:	4b36      	ldr	r3, [pc, #216]	; (801c824 <xTaskIncrementTick+0x13c>)
 801c74c:	681b      	ldr	r3, [r3, #0]
 801c74e:	681b      	ldr	r3, [r3, #0]
 801c750:	2b00      	cmp	r3, #0
 801c752:	d104      	bne.n	801c75e <xTaskIncrementTick+0x76>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801c754:	4b36      	ldr	r3, [pc, #216]	; (801c830 <xTaskIncrementTick+0x148>)
 801c756:	2201      	movs	r2, #1
 801c758:	4252      	negs	r2, r2
 801c75a:	601a      	str	r2, [r3, #0]
					break;
 801c75c:	e03f      	b.n	801c7de <xTaskIncrementTick+0xf6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801c75e:	4b31      	ldr	r3, [pc, #196]	; (801c824 <xTaskIncrementTick+0x13c>)
 801c760:	681b      	ldr	r3, [r3, #0]
 801c762:	68db      	ldr	r3, [r3, #12]
 801c764:	68db      	ldr	r3, [r3, #12]
 801c766:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801c768:	68bb      	ldr	r3, [r7, #8]
 801c76a:	685b      	ldr	r3, [r3, #4]
 801c76c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801c76e:	693a      	ldr	r2, [r7, #16]
 801c770:	687b      	ldr	r3, [r7, #4]
 801c772:	429a      	cmp	r2, r3
 801c774:	d203      	bcs.n	801c77e <xTaskIncrementTick+0x96>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801c776:	4b2e      	ldr	r3, [pc, #184]	; (801c830 <xTaskIncrementTick+0x148>)
 801c778:	687a      	ldr	r2, [r7, #4]
 801c77a:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801c77c:	e02f      	b.n	801c7de <xTaskIncrementTick+0xf6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801c77e:	68bb      	ldr	r3, [r7, #8]
 801c780:	3304      	adds	r3, #4
 801c782:	0018      	movs	r0, r3
 801c784:	f7fe febb 	bl	801b4fe <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801c788:	68bb      	ldr	r3, [r7, #8]
 801c78a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801c78c:	2b00      	cmp	r3, #0
 801c78e:	d004      	beq.n	801c79a <xTaskIncrementTick+0xb2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801c790:	68bb      	ldr	r3, [r7, #8]
 801c792:	3318      	adds	r3, #24
 801c794:	0018      	movs	r0, r3
 801c796:	f7fe feb2 	bl	801b4fe <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801c79a:	68bb      	ldr	r3, [r7, #8]
 801c79c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801c79e:	4b25      	ldr	r3, [pc, #148]	; (801c834 <xTaskIncrementTick+0x14c>)
 801c7a0:	681b      	ldr	r3, [r3, #0]
 801c7a2:	429a      	cmp	r2, r3
 801c7a4:	d903      	bls.n	801c7ae <xTaskIncrementTick+0xc6>
 801c7a6:	68bb      	ldr	r3, [r7, #8]
 801c7a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801c7aa:	4b22      	ldr	r3, [pc, #136]	; (801c834 <xTaskIncrementTick+0x14c>)
 801c7ac:	601a      	str	r2, [r3, #0]
 801c7ae:	68bb      	ldr	r3, [r7, #8]
 801c7b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801c7b2:	0013      	movs	r3, r2
 801c7b4:	009b      	lsls	r3, r3, #2
 801c7b6:	189b      	adds	r3, r3, r2
 801c7b8:	009b      	lsls	r3, r3, #2
 801c7ba:	4a1f      	ldr	r2, [pc, #124]	; (801c838 <xTaskIncrementTick+0x150>)
 801c7bc:	189a      	adds	r2, r3, r2
 801c7be:	68bb      	ldr	r3, [r7, #8]
 801c7c0:	3304      	adds	r3, #4
 801c7c2:	0019      	movs	r1, r3
 801c7c4:	0010      	movs	r0, r2
 801c7c6:	f7fe fe42 	bl	801b44e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801c7ca:	68bb      	ldr	r3, [r7, #8]
 801c7cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801c7ce:	4b1b      	ldr	r3, [pc, #108]	; (801c83c <xTaskIncrementTick+0x154>)
 801c7d0:	681b      	ldr	r3, [r3, #0]
 801c7d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801c7d4:	429a      	cmp	r2, r3
 801c7d6:	d3b8      	bcc.n	801c74a <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 801c7d8:	2301      	movs	r3, #1
 801c7da:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801c7dc:	e7b5      	b.n	801c74a <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801c7de:	4b17      	ldr	r3, [pc, #92]	; (801c83c <xTaskIncrementTick+0x154>)
 801c7e0:	681b      	ldr	r3, [r3, #0]
 801c7e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801c7e4:	4914      	ldr	r1, [pc, #80]	; (801c838 <xTaskIncrementTick+0x150>)
 801c7e6:	0013      	movs	r3, r2
 801c7e8:	009b      	lsls	r3, r3, #2
 801c7ea:	189b      	adds	r3, r3, r2
 801c7ec:	009b      	lsls	r3, r3, #2
 801c7ee:	585b      	ldr	r3, [r3, r1]
 801c7f0:	2b01      	cmp	r3, #1
 801c7f2:	d901      	bls.n	801c7f8 <xTaskIncrementTick+0x110>
			{
				xSwitchRequired = pdTRUE;
 801c7f4:	2301      	movs	r3, #1
 801c7f6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801c7f8:	4b11      	ldr	r3, [pc, #68]	; (801c840 <xTaskIncrementTick+0x158>)
 801c7fa:	681b      	ldr	r3, [r3, #0]
 801c7fc:	2b00      	cmp	r3, #0
 801c7fe:	d007      	beq.n	801c810 <xTaskIncrementTick+0x128>
			{
				xSwitchRequired = pdTRUE;
 801c800:	2301      	movs	r3, #1
 801c802:	617b      	str	r3, [r7, #20]
 801c804:	e004      	b.n	801c810 <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801c806:	4b0f      	ldr	r3, [pc, #60]	; (801c844 <xTaskIncrementTick+0x15c>)
 801c808:	681b      	ldr	r3, [r3, #0]
 801c80a:	1c5a      	adds	r2, r3, #1
 801c80c:	4b0d      	ldr	r3, [pc, #52]	; (801c844 <xTaskIncrementTick+0x15c>)
 801c80e:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 801c810:	697b      	ldr	r3, [r7, #20]
}
 801c812:	0018      	movs	r0, r3
 801c814:	46bd      	mov	sp, r7
 801c816:	b006      	add	sp, #24
 801c818:	bd80      	pop	{r7, pc}
 801c81a:	46c0      	nop			; (mov r8, r8)
 801c81c:	20001734 	.word	0x20001734
 801c820:	20001710 	.word	0x20001710
 801c824:	200016c4 	.word	0x200016c4
 801c828:	200016c8 	.word	0x200016c8
 801c82c:	20001724 	.word	0x20001724
 801c830:	2000172c 	.word	0x2000172c
 801c834:	20001714 	.word	0x20001714
 801c838:	2000123c 	.word	0x2000123c
 801c83c:	20001238 	.word	0x20001238
 801c840:	20001720 	.word	0x20001720
 801c844:	2000171c 	.word	0x2000171c

0801c848 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801c848:	b580      	push	{r7, lr}
 801c84a:	b082      	sub	sp, #8
 801c84c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801c84e:	4b25      	ldr	r3, [pc, #148]	; (801c8e4 <vTaskSwitchContext+0x9c>)
 801c850:	681b      	ldr	r3, [r3, #0]
 801c852:	2b00      	cmp	r3, #0
 801c854:	d003      	beq.n	801c85e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801c856:	4b24      	ldr	r3, [pc, #144]	; (801c8e8 <vTaskSwitchContext+0xa0>)
 801c858:	2201      	movs	r2, #1
 801c85a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801c85c:	e03d      	b.n	801c8da <vTaskSwitchContext+0x92>
		xYieldPending = pdFALSE;
 801c85e:	4b22      	ldr	r3, [pc, #136]	; (801c8e8 <vTaskSwitchContext+0xa0>)
 801c860:	2200      	movs	r2, #0
 801c862:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801c864:	4b21      	ldr	r3, [pc, #132]	; (801c8ec <vTaskSwitchContext+0xa4>)
 801c866:	681b      	ldr	r3, [r3, #0]
 801c868:	607b      	str	r3, [r7, #4]
 801c86a:	e007      	b.n	801c87c <vTaskSwitchContext+0x34>
 801c86c:	687b      	ldr	r3, [r7, #4]
 801c86e:	2b00      	cmp	r3, #0
 801c870:	d101      	bne.n	801c876 <vTaskSwitchContext+0x2e>
 801c872:	b672      	cpsid	i
 801c874:	e7fe      	b.n	801c874 <vTaskSwitchContext+0x2c>
 801c876:	687b      	ldr	r3, [r7, #4]
 801c878:	3b01      	subs	r3, #1
 801c87a:	607b      	str	r3, [r7, #4]
 801c87c:	491c      	ldr	r1, [pc, #112]	; (801c8f0 <vTaskSwitchContext+0xa8>)
 801c87e:	687a      	ldr	r2, [r7, #4]
 801c880:	0013      	movs	r3, r2
 801c882:	009b      	lsls	r3, r3, #2
 801c884:	189b      	adds	r3, r3, r2
 801c886:	009b      	lsls	r3, r3, #2
 801c888:	585b      	ldr	r3, [r3, r1]
 801c88a:	2b00      	cmp	r3, #0
 801c88c:	d0ee      	beq.n	801c86c <vTaskSwitchContext+0x24>
 801c88e:	687a      	ldr	r2, [r7, #4]
 801c890:	0013      	movs	r3, r2
 801c892:	009b      	lsls	r3, r3, #2
 801c894:	189b      	adds	r3, r3, r2
 801c896:	009b      	lsls	r3, r3, #2
 801c898:	4a15      	ldr	r2, [pc, #84]	; (801c8f0 <vTaskSwitchContext+0xa8>)
 801c89a:	189b      	adds	r3, r3, r2
 801c89c:	603b      	str	r3, [r7, #0]
 801c89e:	683b      	ldr	r3, [r7, #0]
 801c8a0:	685b      	ldr	r3, [r3, #4]
 801c8a2:	685a      	ldr	r2, [r3, #4]
 801c8a4:	683b      	ldr	r3, [r7, #0]
 801c8a6:	605a      	str	r2, [r3, #4]
 801c8a8:	683b      	ldr	r3, [r7, #0]
 801c8aa:	685a      	ldr	r2, [r3, #4]
 801c8ac:	683b      	ldr	r3, [r7, #0]
 801c8ae:	3308      	adds	r3, #8
 801c8b0:	429a      	cmp	r2, r3
 801c8b2:	d104      	bne.n	801c8be <vTaskSwitchContext+0x76>
 801c8b4:	683b      	ldr	r3, [r7, #0]
 801c8b6:	685b      	ldr	r3, [r3, #4]
 801c8b8:	685a      	ldr	r2, [r3, #4]
 801c8ba:	683b      	ldr	r3, [r7, #0]
 801c8bc:	605a      	str	r2, [r3, #4]
 801c8be:	683b      	ldr	r3, [r7, #0]
 801c8c0:	685b      	ldr	r3, [r3, #4]
 801c8c2:	68da      	ldr	r2, [r3, #12]
 801c8c4:	4b0b      	ldr	r3, [pc, #44]	; (801c8f4 <vTaskSwitchContext+0xac>)
 801c8c6:	601a      	str	r2, [r3, #0]
 801c8c8:	4b08      	ldr	r3, [pc, #32]	; (801c8ec <vTaskSwitchContext+0xa4>)
 801c8ca:	687a      	ldr	r2, [r7, #4]
 801c8cc:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801c8ce:	4b09      	ldr	r3, [pc, #36]	; (801c8f4 <vTaskSwitchContext+0xac>)
 801c8d0:	681b      	ldr	r3, [r3, #0]
 801c8d2:	3354      	adds	r3, #84	; 0x54
 801c8d4:	001a      	movs	r2, r3
 801c8d6:	4b08      	ldr	r3, [pc, #32]	; (801c8f8 <vTaskSwitchContext+0xb0>)
 801c8d8:	601a      	str	r2, [r3, #0]
}
 801c8da:	46c0      	nop			; (mov r8, r8)
 801c8dc:	46bd      	mov	sp, r7
 801c8de:	b002      	add	sp, #8
 801c8e0:	bd80      	pop	{r7, pc}
 801c8e2:	46c0      	nop			; (mov r8, r8)
 801c8e4:	20001734 	.word	0x20001734
 801c8e8:	20001720 	.word	0x20001720
 801c8ec:	20001714 	.word	0x20001714
 801c8f0:	2000123c 	.word	0x2000123c
 801c8f4:	20001238 	.word	0x20001238
 801c8f8:	20000478 	.word	0x20000478

0801c8fc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 801c8fc:	b580      	push	{r7, lr}
 801c8fe:	b082      	sub	sp, #8
 801c900:	af00      	add	r7, sp, #0
 801c902:	6078      	str	r0, [r7, #4]
 801c904:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801c906:	687b      	ldr	r3, [r7, #4]
 801c908:	2b00      	cmp	r3, #0
 801c90a:	d101      	bne.n	801c910 <vTaskPlaceOnEventList+0x14>
 801c90c:	b672      	cpsid	i
 801c90e:	e7fe      	b.n	801c90e <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801c910:	4b08      	ldr	r3, [pc, #32]	; (801c934 <vTaskPlaceOnEventList+0x38>)
 801c912:	681b      	ldr	r3, [r3, #0]
 801c914:	3318      	adds	r3, #24
 801c916:	001a      	movs	r2, r3
 801c918:	687b      	ldr	r3, [r7, #4]
 801c91a:	0011      	movs	r1, r2
 801c91c:	0018      	movs	r0, r3
 801c91e:	f7fe fdb8 	bl	801b492 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801c922:	683b      	ldr	r3, [r7, #0]
 801c924:	2101      	movs	r1, #1
 801c926:	0018      	movs	r0, r3
 801c928:	f000 fa4a 	bl	801cdc0 <prvAddCurrentTaskToDelayedList>
}
 801c92c:	46c0      	nop			; (mov r8, r8)
 801c92e:	46bd      	mov	sp, r7
 801c930:	b002      	add	sp, #8
 801c932:	bd80      	pop	{r7, pc}
 801c934:	20001238 	.word	0x20001238

0801c938 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801c938:	b580      	push	{r7, lr}
 801c93a:	b084      	sub	sp, #16
 801c93c:	af00      	add	r7, sp, #0
 801c93e:	60f8      	str	r0, [r7, #12]
 801c940:	60b9      	str	r1, [r7, #8]
 801c942:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 801c944:	68fb      	ldr	r3, [r7, #12]
 801c946:	2b00      	cmp	r3, #0
 801c948:	d101      	bne.n	801c94e <vTaskPlaceOnEventListRestricted+0x16>
 801c94a:	b672      	cpsid	i
 801c94c:	e7fe      	b.n	801c94c <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801c94e:	4b0c      	ldr	r3, [pc, #48]	; (801c980 <vTaskPlaceOnEventListRestricted+0x48>)
 801c950:	681b      	ldr	r3, [r3, #0]
 801c952:	3318      	adds	r3, #24
 801c954:	001a      	movs	r2, r3
 801c956:	68fb      	ldr	r3, [r7, #12]
 801c958:	0011      	movs	r1, r2
 801c95a:	0018      	movs	r0, r3
 801c95c:	f7fe fd77 	bl	801b44e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 801c960:	687b      	ldr	r3, [r7, #4]
 801c962:	2b00      	cmp	r3, #0
 801c964:	d002      	beq.n	801c96c <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 801c966:	2301      	movs	r3, #1
 801c968:	425b      	negs	r3, r3
 801c96a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801c96c:	687a      	ldr	r2, [r7, #4]
 801c96e:	68bb      	ldr	r3, [r7, #8]
 801c970:	0011      	movs	r1, r2
 801c972:	0018      	movs	r0, r3
 801c974:	f000 fa24 	bl	801cdc0 <prvAddCurrentTaskToDelayedList>
	}
 801c978:	46c0      	nop			; (mov r8, r8)
 801c97a:	46bd      	mov	sp, r7
 801c97c:	b004      	add	sp, #16
 801c97e:	bd80      	pop	{r7, pc}
 801c980:	20001238 	.word	0x20001238

0801c984 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 801c984:	b580      	push	{r7, lr}
 801c986:	b084      	sub	sp, #16
 801c988:	af00      	add	r7, sp, #0
 801c98a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801c98c:	687b      	ldr	r3, [r7, #4]
 801c98e:	68db      	ldr	r3, [r3, #12]
 801c990:	68db      	ldr	r3, [r3, #12]
 801c992:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 801c994:	68bb      	ldr	r3, [r7, #8]
 801c996:	2b00      	cmp	r3, #0
 801c998:	d101      	bne.n	801c99e <xTaskRemoveFromEventList+0x1a>
 801c99a:	b672      	cpsid	i
 801c99c:	e7fe      	b.n	801c99c <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801c99e:	68bb      	ldr	r3, [r7, #8]
 801c9a0:	3318      	adds	r3, #24
 801c9a2:	0018      	movs	r0, r3
 801c9a4:	f7fe fdab 	bl	801b4fe <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801c9a8:	4b1e      	ldr	r3, [pc, #120]	; (801ca24 <xTaskRemoveFromEventList+0xa0>)
 801c9aa:	681b      	ldr	r3, [r3, #0]
 801c9ac:	2b00      	cmp	r3, #0
 801c9ae:	d11d      	bne.n	801c9ec <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801c9b0:	68bb      	ldr	r3, [r7, #8]
 801c9b2:	3304      	adds	r3, #4
 801c9b4:	0018      	movs	r0, r3
 801c9b6:	f7fe fda2 	bl	801b4fe <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801c9ba:	68bb      	ldr	r3, [r7, #8]
 801c9bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801c9be:	4b1a      	ldr	r3, [pc, #104]	; (801ca28 <xTaskRemoveFromEventList+0xa4>)
 801c9c0:	681b      	ldr	r3, [r3, #0]
 801c9c2:	429a      	cmp	r2, r3
 801c9c4:	d903      	bls.n	801c9ce <xTaskRemoveFromEventList+0x4a>
 801c9c6:	68bb      	ldr	r3, [r7, #8]
 801c9c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801c9ca:	4b17      	ldr	r3, [pc, #92]	; (801ca28 <xTaskRemoveFromEventList+0xa4>)
 801c9cc:	601a      	str	r2, [r3, #0]
 801c9ce:	68bb      	ldr	r3, [r7, #8]
 801c9d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801c9d2:	0013      	movs	r3, r2
 801c9d4:	009b      	lsls	r3, r3, #2
 801c9d6:	189b      	adds	r3, r3, r2
 801c9d8:	009b      	lsls	r3, r3, #2
 801c9da:	4a14      	ldr	r2, [pc, #80]	; (801ca2c <xTaskRemoveFromEventList+0xa8>)
 801c9dc:	189a      	adds	r2, r3, r2
 801c9de:	68bb      	ldr	r3, [r7, #8]
 801c9e0:	3304      	adds	r3, #4
 801c9e2:	0019      	movs	r1, r3
 801c9e4:	0010      	movs	r0, r2
 801c9e6:	f7fe fd32 	bl	801b44e <vListInsertEnd>
 801c9ea:	e007      	b.n	801c9fc <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801c9ec:	68bb      	ldr	r3, [r7, #8]
 801c9ee:	3318      	adds	r3, #24
 801c9f0:	001a      	movs	r2, r3
 801c9f2:	4b0f      	ldr	r3, [pc, #60]	; (801ca30 <xTaskRemoveFromEventList+0xac>)
 801c9f4:	0011      	movs	r1, r2
 801c9f6:	0018      	movs	r0, r3
 801c9f8:	f7fe fd29 	bl	801b44e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801c9fc:	68bb      	ldr	r3, [r7, #8]
 801c9fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801ca00:	4b0c      	ldr	r3, [pc, #48]	; (801ca34 <xTaskRemoveFromEventList+0xb0>)
 801ca02:	681b      	ldr	r3, [r3, #0]
 801ca04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801ca06:	429a      	cmp	r2, r3
 801ca08:	d905      	bls.n	801ca16 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801ca0a:	2301      	movs	r3, #1
 801ca0c:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801ca0e:	4b0a      	ldr	r3, [pc, #40]	; (801ca38 <xTaskRemoveFromEventList+0xb4>)
 801ca10:	2201      	movs	r2, #1
 801ca12:	601a      	str	r2, [r3, #0]
 801ca14:	e001      	b.n	801ca1a <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 801ca16:	2300      	movs	r3, #0
 801ca18:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 801ca1a:	68fb      	ldr	r3, [r7, #12]
}
 801ca1c:	0018      	movs	r0, r3
 801ca1e:	46bd      	mov	sp, r7
 801ca20:	b004      	add	sp, #16
 801ca22:	bd80      	pop	{r7, pc}
 801ca24:	20001734 	.word	0x20001734
 801ca28:	20001714 	.word	0x20001714
 801ca2c:	2000123c 	.word	0x2000123c
 801ca30:	200016cc 	.word	0x200016cc
 801ca34:	20001238 	.word	0x20001238
 801ca38:	20001720 	.word	0x20001720

0801ca3c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801ca3c:	b580      	push	{r7, lr}
 801ca3e:	b082      	sub	sp, #8
 801ca40:	af00      	add	r7, sp, #0
 801ca42:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801ca44:	4b05      	ldr	r3, [pc, #20]	; (801ca5c <vTaskInternalSetTimeOutState+0x20>)
 801ca46:	681a      	ldr	r2, [r3, #0]
 801ca48:	687b      	ldr	r3, [r7, #4]
 801ca4a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801ca4c:	4b04      	ldr	r3, [pc, #16]	; (801ca60 <vTaskInternalSetTimeOutState+0x24>)
 801ca4e:	681a      	ldr	r2, [r3, #0]
 801ca50:	687b      	ldr	r3, [r7, #4]
 801ca52:	605a      	str	r2, [r3, #4]
}
 801ca54:	46c0      	nop			; (mov r8, r8)
 801ca56:	46bd      	mov	sp, r7
 801ca58:	b002      	add	sp, #8
 801ca5a:	bd80      	pop	{r7, pc}
 801ca5c:	20001724 	.word	0x20001724
 801ca60:	20001710 	.word	0x20001710

0801ca64 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801ca64:	b580      	push	{r7, lr}
 801ca66:	b086      	sub	sp, #24
 801ca68:	af00      	add	r7, sp, #0
 801ca6a:	6078      	str	r0, [r7, #4]
 801ca6c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801ca6e:	687b      	ldr	r3, [r7, #4]
 801ca70:	2b00      	cmp	r3, #0
 801ca72:	d101      	bne.n	801ca78 <xTaskCheckForTimeOut+0x14>
 801ca74:	b672      	cpsid	i
 801ca76:	e7fe      	b.n	801ca76 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 801ca78:	683b      	ldr	r3, [r7, #0]
 801ca7a:	2b00      	cmp	r3, #0
 801ca7c:	d101      	bne.n	801ca82 <xTaskCheckForTimeOut+0x1e>
 801ca7e:	b672      	cpsid	i
 801ca80:	e7fe      	b.n	801ca80 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 801ca82:	f000 fd9d 	bl	801d5c0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801ca86:	4b1d      	ldr	r3, [pc, #116]	; (801cafc <xTaskCheckForTimeOut+0x98>)
 801ca88:	681b      	ldr	r3, [r3, #0]
 801ca8a:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801ca8c:	687b      	ldr	r3, [r7, #4]
 801ca8e:	685b      	ldr	r3, [r3, #4]
 801ca90:	693a      	ldr	r2, [r7, #16]
 801ca92:	1ad3      	subs	r3, r2, r3
 801ca94:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801ca96:	683b      	ldr	r3, [r7, #0]
 801ca98:	681b      	ldr	r3, [r3, #0]
 801ca9a:	3301      	adds	r3, #1
 801ca9c:	d102      	bne.n	801caa4 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801ca9e:	2300      	movs	r3, #0
 801caa0:	617b      	str	r3, [r7, #20]
 801caa2:	e024      	b.n	801caee <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801caa4:	687b      	ldr	r3, [r7, #4]
 801caa6:	681a      	ldr	r2, [r3, #0]
 801caa8:	4b15      	ldr	r3, [pc, #84]	; (801cb00 <xTaskCheckForTimeOut+0x9c>)
 801caaa:	681b      	ldr	r3, [r3, #0]
 801caac:	429a      	cmp	r2, r3
 801caae:	d007      	beq.n	801cac0 <xTaskCheckForTimeOut+0x5c>
 801cab0:	687b      	ldr	r3, [r7, #4]
 801cab2:	685b      	ldr	r3, [r3, #4]
 801cab4:	693a      	ldr	r2, [r7, #16]
 801cab6:	429a      	cmp	r2, r3
 801cab8:	d302      	bcc.n	801cac0 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801caba:	2301      	movs	r3, #1
 801cabc:	617b      	str	r3, [r7, #20]
 801cabe:	e016      	b.n	801caee <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801cac0:	683b      	ldr	r3, [r7, #0]
 801cac2:	681b      	ldr	r3, [r3, #0]
 801cac4:	68fa      	ldr	r2, [r7, #12]
 801cac6:	429a      	cmp	r2, r3
 801cac8:	d20c      	bcs.n	801cae4 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801caca:	683b      	ldr	r3, [r7, #0]
 801cacc:	681a      	ldr	r2, [r3, #0]
 801cace:	68fb      	ldr	r3, [r7, #12]
 801cad0:	1ad2      	subs	r2, r2, r3
 801cad2:	683b      	ldr	r3, [r7, #0]
 801cad4:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801cad6:	687b      	ldr	r3, [r7, #4]
 801cad8:	0018      	movs	r0, r3
 801cada:	f7ff ffaf 	bl	801ca3c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801cade:	2300      	movs	r3, #0
 801cae0:	617b      	str	r3, [r7, #20]
 801cae2:	e004      	b.n	801caee <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 801cae4:	683b      	ldr	r3, [r7, #0]
 801cae6:	2200      	movs	r2, #0
 801cae8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801caea:	2301      	movs	r3, #1
 801caec:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 801caee:	f000 fd79 	bl	801d5e4 <vPortExitCritical>

	return xReturn;
 801caf2:	697b      	ldr	r3, [r7, #20]
}
 801caf4:	0018      	movs	r0, r3
 801caf6:	46bd      	mov	sp, r7
 801caf8:	b006      	add	sp, #24
 801cafa:	bd80      	pop	{r7, pc}
 801cafc:	20001710 	.word	0x20001710
 801cb00:	20001724 	.word	0x20001724

0801cb04 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801cb04:	b580      	push	{r7, lr}
 801cb06:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 801cb08:	4b02      	ldr	r3, [pc, #8]	; (801cb14 <vTaskMissedYield+0x10>)
 801cb0a:	2201      	movs	r2, #1
 801cb0c:	601a      	str	r2, [r3, #0]
}
 801cb0e:	46c0      	nop			; (mov r8, r8)
 801cb10:	46bd      	mov	sp, r7
 801cb12:	bd80      	pop	{r7, pc}
 801cb14:	20001720 	.word	0x20001720

0801cb18 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 801cb18:	b580      	push	{r7, lr}
 801cb1a:	b082      	sub	sp, #8
 801cb1c:	af00      	add	r7, sp, #0
 801cb1e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801cb20:	f000 f84e 	bl	801cbc0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 801cb24:	4b03      	ldr	r3, [pc, #12]	; (801cb34 <prvIdleTask+0x1c>)
 801cb26:	681b      	ldr	r3, [r3, #0]
 801cb28:	2b01      	cmp	r3, #1
 801cb2a:	d9f9      	bls.n	801cb20 <prvIdleTask+0x8>
			{
				taskYIELD();
 801cb2c:	f000 fd38 	bl	801d5a0 <vPortYield>
		prvCheckTasksWaitingTermination();
 801cb30:	e7f6      	b.n	801cb20 <prvIdleTask+0x8>
 801cb32:	46c0      	nop			; (mov r8, r8)
 801cb34:	2000123c 	.word	0x2000123c

0801cb38 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801cb38:	b580      	push	{r7, lr}
 801cb3a:	b082      	sub	sp, #8
 801cb3c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801cb3e:	2300      	movs	r3, #0
 801cb40:	607b      	str	r3, [r7, #4]
 801cb42:	e00c      	b.n	801cb5e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 801cb44:	687a      	ldr	r2, [r7, #4]
 801cb46:	0013      	movs	r3, r2
 801cb48:	009b      	lsls	r3, r3, #2
 801cb4a:	189b      	adds	r3, r3, r2
 801cb4c:	009b      	lsls	r3, r3, #2
 801cb4e:	4a14      	ldr	r2, [pc, #80]	; (801cba0 <prvInitialiseTaskLists+0x68>)
 801cb50:	189b      	adds	r3, r3, r2
 801cb52:	0018      	movs	r0, r3
 801cb54:	f7fe fc52 	bl	801b3fc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801cb58:	687b      	ldr	r3, [r7, #4]
 801cb5a:	3301      	adds	r3, #1
 801cb5c:	607b      	str	r3, [r7, #4]
 801cb5e:	687b      	ldr	r3, [r7, #4]
 801cb60:	2b37      	cmp	r3, #55	; 0x37
 801cb62:	d9ef      	bls.n	801cb44 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801cb64:	4b0f      	ldr	r3, [pc, #60]	; (801cba4 <prvInitialiseTaskLists+0x6c>)
 801cb66:	0018      	movs	r0, r3
 801cb68:	f7fe fc48 	bl	801b3fc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801cb6c:	4b0e      	ldr	r3, [pc, #56]	; (801cba8 <prvInitialiseTaskLists+0x70>)
 801cb6e:	0018      	movs	r0, r3
 801cb70:	f7fe fc44 	bl	801b3fc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801cb74:	4b0d      	ldr	r3, [pc, #52]	; (801cbac <prvInitialiseTaskLists+0x74>)
 801cb76:	0018      	movs	r0, r3
 801cb78:	f7fe fc40 	bl	801b3fc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801cb7c:	4b0c      	ldr	r3, [pc, #48]	; (801cbb0 <prvInitialiseTaskLists+0x78>)
 801cb7e:	0018      	movs	r0, r3
 801cb80:	f7fe fc3c 	bl	801b3fc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801cb84:	4b0b      	ldr	r3, [pc, #44]	; (801cbb4 <prvInitialiseTaskLists+0x7c>)
 801cb86:	0018      	movs	r0, r3
 801cb88:	f7fe fc38 	bl	801b3fc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801cb8c:	4b0a      	ldr	r3, [pc, #40]	; (801cbb8 <prvInitialiseTaskLists+0x80>)
 801cb8e:	4a05      	ldr	r2, [pc, #20]	; (801cba4 <prvInitialiseTaskLists+0x6c>)
 801cb90:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801cb92:	4b0a      	ldr	r3, [pc, #40]	; (801cbbc <prvInitialiseTaskLists+0x84>)
 801cb94:	4a04      	ldr	r2, [pc, #16]	; (801cba8 <prvInitialiseTaskLists+0x70>)
 801cb96:	601a      	str	r2, [r3, #0]
}
 801cb98:	46c0      	nop			; (mov r8, r8)
 801cb9a:	46bd      	mov	sp, r7
 801cb9c:	b002      	add	sp, #8
 801cb9e:	bd80      	pop	{r7, pc}
 801cba0:	2000123c 	.word	0x2000123c
 801cba4:	2000169c 	.word	0x2000169c
 801cba8:	200016b0 	.word	0x200016b0
 801cbac:	200016cc 	.word	0x200016cc
 801cbb0:	200016e0 	.word	0x200016e0
 801cbb4:	200016f8 	.word	0x200016f8
 801cbb8:	200016c4 	.word	0x200016c4
 801cbbc:	200016c8 	.word	0x200016c8

0801cbc0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801cbc0:	b580      	push	{r7, lr}
 801cbc2:	b082      	sub	sp, #8
 801cbc4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801cbc6:	e01a      	b.n	801cbfe <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 801cbc8:	f000 fcfa 	bl	801d5c0 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801cbcc:	4b10      	ldr	r3, [pc, #64]	; (801cc10 <prvCheckTasksWaitingTermination+0x50>)
 801cbce:	68db      	ldr	r3, [r3, #12]
 801cbd0:	68db      	ldr	r3, [r3, #12]
 801cbd2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801cbd4:	687b      	ldr	r3, [r7, #4]
 801cbd6:	3304      	adds	r3, #4
 801cbd8:	0018      	movs	r0, r3
 801cbda:	f7fe fc90 	bl	801b4fe <uxListRemove>
				--uxCurrentNumberOfTasks;
 801cbde:	4b0d      	ldr	r3, [pc, #52]	; (801cc14 <prvCheckTasksWaitingTermination+0x54>)
 801cbe0:	681b      	ldr	r3, [r3, #0]
 801cbe2:	1e5a      	subs	r2, r3, #1
 801cbe4:	4b0b      	ldr	r3, [pc, #44]	; (801cc14 <prvCheckTasksWaitingTermination+0x54>)
 801cbe6:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 801cbe8:	4b0b      	ldr	r3, [pc, #44]	; (801cc18 <prvCheckTasksWaitingTermination+0x58>)
 801cbea:	681b      	ldr	r3, [r3, #0]
 801cbec:	1e5a      	subs	r2, r3, #1
 801cbee:	4b0a      	ldr	r3, [pc, #40]	; (801cc18 <prvCheckTasksWaitingTermination+0x58>)
 801cbf0:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 801cbf2:	f000 fcf7 	bl	801d5e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801cbf6:	687b      	ldr	r3, [r7, #4]
 801cbf8:	0018      	movs	r0, r3
 801cbfa:	f000 f80f 	bl	801cc1c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801cbfe:	4b06      	ldr	r3, [pc, #24]	; (801cc18 <prvCheckTasksWaitingTermination+0x58>)
 801cc00:	681b      	ldr	r3, [r3, #0]
 801cc02:	2b00      	cmp	r3, #0
 801cc04:	d1e0      	bne.n	801cbc8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801cc06:	46c0      	nop			; (mov r8, r8)
 801cc08:	46c0      	nop			; (mov r8, r8)
 801cc0a:	46bd      	mov	sp, r7
 801cc0c:	b002      	add	sp, #8
 801cc0e:	bd80      	pop	{r7, pc}
 801cc10:	200016e0 	.word	0x200016e0
 801cc14:	2000170c 	.word	0x2000170c
 801cc18:	200016f4 	.word	0x200016f4

0801cc1c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 801cc1c:	b580      	push	{r7, lr}
 801cc1e:	b082      	sub	sp, #8
 801cc20:	af00      	add	r7, sp, #0
 801cc22:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 801cc24:	687b      	ldr	r3, [r7, #4]
 801cc26:	3354      	adds	r3, #84	; 0x54
 801cc28:	0018      	movs	r0, r3
 801cc2a:	f00a fe19 	bl	8027860 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801cc2e:	687b      	ldr	r3, [r7, #4]
 801cc30:	22a5      	movs	r2, #165	; 0xa5
 801cc32:	5c9b      	ldrb	r3, [r3, r2]
 801cc34:	2b00      	cmp	r3, #0
 801cc36:	d109      	bne.n	801cc4c <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801cc38:	687b      	ldr	r3, [r7, #4]
 801cc3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801cc3c:	0018      	movs	r0, r3
 801cc3e:	f000 fe03 	bl	801d848 <vPortFree>
				vPortFree( pxTCB );
 801cc42:	687b      	ldr	r3, [r7, #4]
 801cc44:	0018      	movs	r0, r3
 801cc46:	f000 fdff 	bl	801d848 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801cc4a:	e010      	b.n	801cc6e <prvDeleteTCB+0x52>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801cc4c:	687b      	ldr	r3, [r7, #4]
 801cc4e:	22a5      	movs	r2, #165	; 0xa5
 801cc50:	5c9b      	ldrb	r3, [r3, r2]
 801cc52:	2b01      	cmp	r3, #1
 801cc54:	d104      	bne.n	801cc60 <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 801cc56:	687b      	ldr	r3, [r7, #4]
 801cc58:	0018      	movs	r0, r3
 801cc5a:	f000 fdf5 	bl	801d848 <vPortFree>
	}
 801cc5e:	e006      	b.n	801cc6e <prvDeleteTCB+0x52>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801cc60:	687b      	ldr	r3, [r7, #4]
 801cc62:	22a5      	movs	r2, #165	; 0xa5
 801cc64:	5c9b      	ldrb	r3, [r3, r2]
 801cc66:	2b02      	cmp	r3, #2
 801cc68:	d001      	beq.n	801cc6e <prvDeleteTCB+0x52>
 801cc6a:	b672      	cpsid	i
 801cc6c:	e7fe      	b.n	801cc6c <prvDeleteTCB+0x50>
	}
 801cc6e:	46c0      	nop			; (mov r8, r8)
 801cc70:	46bd      	mov	sp, r7
 801cc72:	b002      	add	sp, #8
 801cc74:	bd80      	pop	{r7, pc}
	...

0801cc78 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 801cc78:	b580      	push	{r7, lr}
 801cc7a:	b082      	sub	sp, #8
 801cc7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801cc7e:	4b0b      	ldr	r3, [pc, #44]	; (801ccac <prvResetNextTaskUnblockTime+0x34>)
 801cc80:	681b      	ldr	r3, [r3, #0]
 801cc82:	681b      	ldr	r3, [r3, #0]
 801cc84:	2b00      	cmp	r3, #0
 801cc86:	d104      	bne.n	801cc92 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801cc88:	4b09      	ldr	r3, [pc, #36]	; (801ccb0 <prvResetNextTaskUnblockTime+0x38>)
 801cc8a:	2201      	movs	r2, #1
 801cc8c:	4252      	negs	r2, r2
 801cc8e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801cc90:	e008      	b.n	801cca4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801cc92:	4b06      	ldr	r3, [pc, #24]	; (801ccac <prvResetNextTaskUnblockTime+0x34>)
 801cc94:	681b      	ldr	r3, [r3, #0]
 801cc96:	68db      	ldr	r3, [r3, #12]
 801cc98:	68db      	ldr	r3, [r3, #12]
 801cc9a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801cc9c:	687b      	ldr	r3, [r7, #4]
 801cc9e:	685a      	ldr	r2, [r3, #4]
 801cca0:	4b03      	ldr	r3, [pc, #12]	; (801ccb0 <prvResetNextTaskUnblockTime+0x38>)
 801cca2:	601a      	str	r2, [r3, #0]
}
 801cca4:	46c0      	nop			; (mov r8, r8)
 801cca6:	46bd      	mov	sp, r7
 801cca8:	b002      	add	sp, #8
 801ccaa:	bd80      	pop	{r7, pc}
 801ccac:	200016c4 	.word	0x200016c4
 801ccb0:	2000172c 	.word	0x2000172c

0801ccb4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 801ccb4:	b580      	push	{r7, lr}
 801ccb6:	b082      	sub	sp, #8
 801ccb8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 801ccba:	4b04      	ldr	r3, [pc, #16]	; (801cccc <xTaskGetCurrentTaskHandle+0x18>)
 801ccbc:	681b      	ldr	r3, [r3, #0]
 801ccbe:	607b      	str	r3, [r7, #4]

		return xReturn;
 801ccc0:	687b      	ldr	r3, [r7, #4]
	}
 801ccc2:	0018      	movs	r0, r3
 801ccc4:	46bd      	mov	sp, r7
 801ccc6:	b002      	add	sp, #8
 801ccc8:	bd80      	pop	{r7, pc}
 801ccca:	46c0      	nop			; (mov r8, r8)
 801cccc:	20001238 	.word	0x20001238

0801ccd0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 801ccd0:	b580      	push	{r7, lr}
 801ccd2:	b082      	sub	sp, #8
 801ccd4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801ccd6:	4b0a      	ldr	r3, [pc, #40]	; (801cd00 <xTaskGetSchedulerState+0x30>)
 801ccd8:	681b      	ldr	r3, [r3, #0]
 801ccda:	2b00      	cmp	r3, #0
 801ccdc:	d102      	bne.n	801cce4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801ccde:	2301      	movs	r3, #1
 801cce0:	607b      	str	r3, [r7, #4]
 801cce2:	e008      	b.n	801ccf6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801cce4:	4b07      	ldr	r3, [pc, #28]	; (801cd04 <xTaskGetSchedulerState+0x34>)
 801cce6:	681b      	ldr	r3, [r3, #0]
 801cce8:	2b00      	cmp	r3, #0
 801ccea:	d102      	bne.n	801ccf2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801ccec:	2302      	movs	r3, #2
 801ccee:	607b      	str	r3, [r7, #4]
 801ccf0:	e001      	b.n	801ccf6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801ccf2:	2300      	movs	r3, #0
 801ccf4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801ccf6:	687b      	ldr	r3, [r7, #4]
	}
 801ccf8:	0018      	movs	r0, r3
 801ccfa:	46bd      	mov	sp, r7
 801ccfc:	b002      	add	sp, #8
 801ccfe:	bd80      	pop	{r7, pc}
 801cd00:	20001718 	.word	0x20001718
 801cd04:	20001734 	.word	0x20001734

0801cd08 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801cd08:	b580      	push	{r7, lr}
 801cd0a:	b084      	sub	sp, #16
 801cd0c:	af00      	add	r7, sp, #0
 801cd0e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801cd10:	687b      	ldr	r3, [r7, #4]
 801cd12:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 801cd14:	2300      	movs	r3, #0
 801cd16:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 801cd18:	687b      	ldr	r3, [r7, #4]
 801cd1a:	2b00      	cmp	r3, #0
 801cd1c:	d044      	beq.n	801cda8 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801cd1e:	4b25      	ldr	r3, [pc, #148]	; (801cdb4 <xTaskPriorityDisinherit+0xac>)
 801cd20:	681b      	ldr	r3, [r3, #0]
 801cd22:	68ba      	ldr	r2, [r7, #8]
 801cd24:	429a      	cmp	r2, r3
 801cd26:	d001      	beq.n	801cd2c <xTaskPriorityDisinherit+0x24>
 801cd28:	b672      	cpsid	i
 801cd2a:	e7fe      	b.n	801cd2a <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 801cd2c:	68bb      	ldr	r3, [r7, #8]
 801cd2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801cd30:	2b00      	cmp	r3, #0
 801cd32:	d101      	bne.n	801cd38 <xTaskPriorityDisinherit+0x30>
 801cd34:	b672      	cpsid	i
 801cd36:	e7fe      	b.n	801cd36 <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 801cd38:	68bb      	ldr	r3, [r7, #8]
 801cd3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801cd3c:	1e5a      	subs	r2, r3, #1
 801cd3e:	68bb      	ldr	r3, [r7, #8]
 801cd40:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801cd42:	68bb      	ldr	r3, [r7, #8]
 801cd44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801cd46:	68bb      	ldr	r3, [r7, #8]
 801cd48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801cd4a:	429a      	cmp	r2, r3
 801cd4c:	d02c      	beq.n	801cda8 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801cd4e:	68bb      	ldr	r3, [r7, #8]
 801cd50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801cd52:	2b00      	cmp	r3, #0
 801cd54:	d128      	bne.n	801cda8 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801cd56:	68bb      	ldr	r3, [r7, #8]
 801cd58:	3304      	adds	r3, #4
 801cd5a:	0018      	movs	r0, r3
 801cd5c:	f7fe fbcf 	bl	801b4fe <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801cd60:	68bb      	ldr	r3, [r7, #8]
 801cd62:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801cd64:	68bb      	ldr	r3, [r7, #8]
 801cd66:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801cd68:	68bb      	ldr	r3, [r7, #8]
 801cd6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801cd6c:	2238      	movs	r2, #56	; 0x38
 801cd6e:	1ad2      	subs	r2, r2, r3
 801cd70:	68bb      	ldr	r3, [r7, #8]
 801cd72:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801cd74:	68bb      	ldr	r3, [r7, #8]
 801cd76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801cd78:	4b0f      	ldr	r3, [pc, #60]	; (801cdb8 <xTaskPriorityDisinherit+0xb0>)
 801cd7a:	681b      	ldr	r3, [r3, #0]
 801cd7c:	429a      	cmp	r2, r3
 801cd7e:	d903      	bls.n	801cd88 <xTaskPriorityDisinherit+0x80>
 801cd80:	68bb      	ldr	r3, [r7, #8]
 801cd82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801cd84:	4b0c      	ldr	r3, [pc, #48]	; (801cdb8 <xTaskPriorityDisinherit+0xb0>)
 801cd86:	601a      	str	r2, [r3, #0]
 801cd88:	68bb      	ldr	r3, [r7, #8]
 801cd8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801cd8c:	0013      	movs	r3, r2
 801cd8e:	009b      	lsls	r3, r3, #2
 801cd90:	189b      	adds	r3, r3, r2
 801cd92:	009b      	lsls	r3, r3, #2
 801cd94:	4a09      	ldr	r2, [pc, #36]	; (801cdbc <xTaskPriorityDisinherit+0xb4>)
 801cd96:	189a      	adds	r2, r3, r2
 801cd98:	68bb      	ldr	r3, [r7, #8]
 801cd9a:	3304      	adds	r3, #4
 801cd9c:	0019      	movs	r1, r3
 801cd9e:	0010      	movs	r0, r2
 801cda0:	f7fe fb55 	bl	801b44e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801cda4:	2301      	movs	r3, #1
 801cda6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801cda8:	68fb      	ldr	r3, [r7, #12]
	}
 801cdaa:	0018      	movs	r0, r3
 801cdac:	46bd      	mov	sp, r7
 801cdae:	b004      	add	sp, #16
 801cdb0:	bd80      	pop	{r7, pc}
 801cdb2:	46c0      	nop			; (mov r8, r8)
 801cdb4:	20001238 	.word	0x20001238
 801cdb8:	20001714 	.word	0x20001714
 801cdbc:	2000123c 	.word	0x2000123c

0801cdc0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801cdc0:	b580      	push	{r7, lr}
 801cdc2:	b084      	sub	sp, #16
 801cdc4:	af00      	add	r7, sp, #0
 801cdc6:	6078      	str	r0, [r7, #4]
 801cdc8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801cdca:	4b21      	ldr	r3, [pc, #132]	; (801ce50 <prvAddCurrentTaskToDelayedList+0x90>)
 801cdcc:	681b      	ldr	r3, [r3, #0]
 801cdce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801cdd0:	4b20      	ldr	r3, [pc, #128]	; (801ce54 <prvAddCurrentTaskToDelayedList+0x94>)
 801cdd2:	681b      	ldr	r3, [r3, #0]
 801cdd4:	3304      	adds	r3, #4
 801cdd6:	0018      	movs	r0, r3
 801cdd8:	f7fe fb91 	bl	801b4fe <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801cddc:	687b      	ldr	r3, [r7, #4]
 801cdde:	3301      	adds	r3, #1
 801cde0:	d10b      	bne.n	801cdfa <prvAddCurrentTaskToDelayedList+0x3a>
 801cde2:	683b      	ldr	r3, [r7, #0]
 801cde4:	2b00      	cmp	r3, #0
 801cde6:	d008      	beq.n	801cdfa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801cde8:	4b1a      	ldr	r3, [pc, #104]	; (801ce54 <prvAddCurrentTaskToDelayedList+0x94>)
 801cdea:	681b      	ldr	r3, [r3, #0]
 801cdec:	1d1a      	adds	r2, r3, #4
 801cdee:	4b1a      	ldr	r3, [pc, #104]	; (801ce58 <prvAddCurrentTaskToDelayedList+0x98>)
 801cdf0:	0011      	movs	r1, r2
 801cdf2:	0018      	movs	r0, r3
 801cdf4:	f7fe fb2b 	bl	801b44e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801cdf8:	e026      	b.n	801ce48 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801cdfa:	68fa      	ldr	r2, [r7, #12]
 801cdfc:	687b      	ldr	r3, [r7, #4]
 801cdfe:	18d3      	adds	r3, r2, r3
 801ce00:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801ce02:	4b14      	ldr	r3, [pc, #80]	; (801ce54 <prvAddCurrentTaskToDelayedList+0x94>)
 801ce04:	681b      	ldr	r3, [r3, #0]
 801ce06:	68ba      	ldr	r2, [r7, #8]
 801ce08:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801ce0a:	68ba      	ldr	r2, [r7, #8]
 801ce0c:	68fb      	ldr	r3, [r7, #12]
 801ce0e:	429a      	cmp	r2, r3
 801ce10:	d209      	bcs.n	801ce26 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801ce12:	4b12      	ldr	r3, [pc, #72]	; (801ce5c <prvAddCurrentTaskToDelayedList+0x9c>)
 801ce14:	681a      	ldr	r2, [r3, #0]
 801ce16:	4b0f      	ldr	r3, [pc, #60]	; (801ce54 <prvAddCurrentTaskToDelayedList+0x94>)
 801ce18:	681b      	ldr	r3, [r3, #0]
 801ce1a:	3304      	adds	r3, #4
 801ce1c:	0019      	movs	r1, r3
 801ce1e:	0010      	movs	r0, r2
 801ce20:	f7fe fb37 	bl	801b492 <vListInsert>
}
 801ce24:	e010      	b.n	801ce48 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801ce26:	4b0e      	ldr	r3, [pc, #56]	; (801ce60 <prvAddCurrentTaskToDelayedList+0xa0>)
 801ce28:	681a      	ldr	r2, [r3, #0]
 801ce2a:	4b0a      	ldr	r3, [pc, #40]	; (801ce54 <prvAddCurrentTaskToDelayedList+0x94>)
 801ce2c:	681b      	ldr	r3, [r3, #0]
 801ce2e:	3304      	adds	r3, #4
 801ce30:	0019      	movs	r1, r3
 801ce32:	0010      	movs	r0, r2
 801ce34:	f7fe fb2d 	bl	801b492 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801ce38:	4b0a      	ldr	r3, [pc, #40]	; (801ce64 <prvAddCurrentTaskToDelayedList+0xa4>)
 801ce3a:	681b      	ldr	r3, [r3, #0]
 801ce3c:	68ba      	ldr	r2, [r7, #8]
 801ce3e:	429a      	cmp	r2, r3
 801ce40:	d202      	bcs.n	801ce48 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801ce42:	4b08      	ldr	r3, [pc, #32]	; (801ce64 <prvAddCurrentTaskToDelayedList+0xa4>)
 801ce44:	68ba      	ldr	r2, [r7, #8]
 801ce46:	601a      	str	r2, [r3, #0]
}
 801ce48:	46c0      	nop			; (mov r8, r8)
 801ce4a:	46bd      	mov	sp, r7
 801ce4c:	b004      	add	sp, #16
 801ce4e:	bd80      	pop	{r7, pc}
 801ce50:	20001710 	.word	0x20001710
 801ce54:	20001238 	.word	0x20001238
 801ce58:	200016f8 	.word	0x200016f8
 801ce5c:	200016c8 	.word	0x200016c8
 801ce60:	200016c4 	.word	0x200016c4
 801ce64:	2000172c 	.word	0x2000172c

0801ce68 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 801ce68:	b590      	push	{r4, r7, lr}
 801ce6a:	b089      	sub	sp, #36	; 0x24
 801ce6c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801ce6e:	2300      	movs	r3, #0
 801ce70:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801ce72:	f000 fac9 	bl	801d408 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801ce76:	4b17      	ldr	r3, [pc, #92]	; (801ced4 <xTimerCreateTimerTask+0x6c>)
 801ce78:	681b      	ldr	r3, [r3, #0]
 801ce7a:	2b00      	cmp	r3, #0
 801ce7c:	d020      	beq.n	801cec0 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801ce7e:	2300      	movs	r3, #0
 801ce80:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801ce82:	2300      	movs	r3, #0
 801ce84:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801ce86:	003a      	movs	r2, r7
 801ce88:	1d39      	adds	r1, r7, #4
 801ce8a:	2308      	movs	r3, #8
 801ce8c:	18fb      	adds	r3, r7, r3
 801ce8e:	0018      	movs	r0, r3
 801ce90:	f7fe fa9c 	bl	801b3cc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801ce94:	683c      	ldr	r4, [r7, #0]
 801ce96:	687b      	ldr	r3, [r7, #4]
 801ce98:	68ba      	ldr	r2, [r7, #8]
 801ce9a:	490f      	ldr	r1, [pc, #60]	; (801ced8 <xTimerCreateTimerTask+0x70>)
 801ce9c:	480f      	ldr	r0, [pc, #60]	; (801cedc <xTimerCreateTimerTask+0x74>)
 801ce9e:	9202      	str	r2, [sp, #8]
 801cea0:	9301      	str	r3, [sp, #4]
 801cea2:	2302      	movs	r3, #2
 801cea4:	9300      	str	r3, [sp, #0]
 801cea6:	2300      	movs	r3, #0
 801cea8:	0022      	movs	r2, r4
 801ceaa:	f7ff f812 	bl	801bed2 <xTaskCreateStatic>
 801ceae:	0002      	movs	r2, r0
 801ceb0:	4b0b      	ldr	r3, [pc, #44]	; (801cee0 <xTimerCreateTimerTask+0x78>)
 801ceb2:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801ceb4:	4b0a      	ldr	r3, [pc, #40]	; (801cee0 <xTimerCreateTimerTask+0x78>)
 801ceb6:	681b      	ldr	r3, [r3, #0]
 801ceb8:	2b00      	cmp	r3, #0
 801ceba:	d001      	beq.n	801cec0 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 801cebc:	2301      	movs	r3, #1
 801cebe:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801cec0:	68fb      	ldr	r3, [r7, #12]
 801cec2:	2b00      	cmp	r3, #0
 801cec4:	d101      	bne.n	801ceca <xTimerCreateTimerTask+0x62>
 801cec6:	b672      	cpsid	i
 801cec8:	e7fe      	b.n	801cec8 <xTimerCreateTimerTask+0x60>
	return xReturn;
 801ceca:	68fb      	ldr	r3, [r7, #12]
}
 801cecc:	0018      	movs	r0, r3
 801cece:	46bd      	mov	sp, r7
 801ced0:	b005      	add	sp, #20
 801ced2:	bd90      	pop	{r4, r7, pc}
 801ced4:	20001768 	.word	0x20001768
 801ced8:	08029d14 	.word	0x08029d14
 801cedc:	0801d001 	.word	0x0801d001
 801cee0:	2000176c 	.word	0x2000176c

0801cee4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 801cee4:	b590      	push	{r4, r7, lr}
 801cee6:	b08b      	sub	sp, #44	; 0x2c
 801cee8:	af00      	add	r7, sp, #0
 801ceea:	60f8      	str	r0, [r7, #12]
 801ceec:	60b9      	str	r1, [r7, #8]
 801ceee:	607a      	str	r2, [r7, #4]
 801cef0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801cef2:	2300      	movs	r3, #0
 801cef4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801cef6:	68fb      	ldr	r3, [r7, #12]
 801cef8:	2b00      	cmp	r3, #0
 801cefa:	d101      	bne.n	801cf00 <xTimerGenericCommand+0x1c>
 801cefc:	b672      	cpsid	i
 801cefe:	e7fe      	b.n	801cefe <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801cf00:	4b1c      	ldr	r3, [pc, #112]	; (801cf74 <xTimerGenericCommand+0x90>)
 801cf02:	681b      	ldr	r3, [r3, #0]
 801cf04:	2b00      	cmp	r3, #0
 801cf06:	d030      	beq.n	801cf6a <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 801cf08:	2414      	movs	r4, #20
 801cf0a:	193b      	adds	r3, r7, r4
 801cf0c:	68ba      	ldr	r2, [r7, #8]
 801cf0e:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 801cf10:	193b      	adds	r3, r7, r4
 801cf12:	687a      	ldr	r2, [r7, #4]
 801cf14:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801cf16:	193b      	adds	r3, r7, r4
 801cf18:	68fa      	ldr	r2, [r7, #12]
 801cf1a:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 801cf1c:	68bb      	ldr	r3, [r7, #8]
 801cf1e:	2b05      	cmp	r3, #5
 801cf20:	dc19      	bgt.n	801cf56 <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801cf22:	f7ff fed5 	bl	801ccd0 <xTaskGetSchedulerState>
 801cf26:	0003      	movs	r3, r0
 801cf28:	2b02      	cmp	r3, #2
 801cf2a:	d109      	bne.n	801cf40 <xTimerGenericCommand+0x5c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 801cf2c:	4b11      	ldr	r3, [pc, #68]	; (801cf74 <xTimerGenericCommand+0x90>)
 801cf2e:	6818      	ldr	r0, [r3, #0]
 801cf30:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801cf32:	1939      	adds	r1, r7, r4
 801cf34:	2300      	movs	r3, #0
 801cf36:	f7fe fc03 	bl	801b740 <xQueueGenericSend>
 801cf3a:	0003      	movs	r3, r0
 801cf3c:	627b      	str	r3, [r7, #36]	; 0x24
 801cf3e:	e014      	b.n	801cf6a <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 801cf40:	4b0c      	ldr	r3, [pc, #48]	; (801cf74 <xTimerGenericCommand+0x90>)
 801cf42:	6818      	ldr	r0, [r3, #0]
 801cf44:	2314      	movs	r3, #20
 801cf46:	18f9      	adds	r1, r7, r3
 801cf48:	2300      	movs	r3, #0
 801cf4a:	2200      	movs	r2, #0
 801cf4c:	f7fe fbf8 	bl	801b740 <xQueueGenericSend>
 801cf50:	0003      	movs	r3, r0
 801cf52:	627b      	str	r3, [r7, #36]	; 0x24
 801cf54:	e009      	b.n	801cf6a <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801cf56:	4b07      	ldr	r3, [pc, #28]	; (801cf74 <xTimerGenericCommand+0x90>)
 801cf58:	6818      	ldr	r0, [r3, #0]
 801cf5a:	683a      	ldr	r2, [r7, #0]
 801cf5c:	2314      	movs	r3, #20
 801cf5e:	18f9      	adds	r1, r7, r3
 801cf60:	2300      	movs	r3, #0
 801cf62:	f7fe fcb1 	bl	801b8c8 <xQueueGenericSendFromISR>
 801cf66:	0003      	movs	r3, r0
 801cf68:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801cf6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801cf6c:	0018      	movs	r0, r3
 801cf6e:	46bd      	mov	sp, r7
 801cf70:	b00b      	add	sp, #44	; 0x2c
 801cf72:	bd90      	pop	{r4, r7, pc}
 801cf74:	20001768 	.word	0x20001768

0801cf78 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 801cf78:	b580      	push	{r7, lr}
 801cf7a:	b086      	sub	sp, #24
 801cf7c:	af02      	add	r7, sp, #8
 801cf7e:	6078      	str	r0, [r7, #4]
 801cf80:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801cf82:	4b1e      	ldr	r3, [pc, #120]	; (801cffc <prvProcessExpiredTimer+0x84>)
 801cf84:	681b      	ldr	r3, [r3, #0]
 801cf86:	68db      	ldr	r3, [r3, #12]
 801cf88:	68db      	ldr	r3, [r3, #12]
 801cf8a:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801cf8c:	68fb      	ldr	r3, [r7, #12]
 801cf8e:	3304      	adds	r3, #4
 801cf90:	0018      	movs	r0, r3
 801cf92:	f7fe fab4 	bl	801b4fe <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801cf96:	68fb      	ldr	r3, [r7, #12]
 801cf98:	2228      	movs	r2, #40	; 0x28
 801cf9a:	5c9b      	ldrb	r3, [r3, r2]
 801cf9c:	001a      	movs	r2, r3
 801cf9e:	2304      	movs	r3, #4
 801cfa0:	4013      	ands	r3, r2
 801cfa2:	d019      	beq.n	801cfd8 <prvProcessExpiredTimer+0x60>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 801cfa4:	68fb      	ldr	r3, [r7, #12]
 801cfa6:	699a      	ldr	r2, [r3, #24]
 801cfa8:	687b      	ldr	r3, [r7, #4]
 801cfaa:	18d1      	adds	r1, r2, r3
 801cfac:	687b      	ldr	r3, [r7, #4]
 801cfae:	683a      	ldr	r2, [r7, #0]
 801cfb0:	68f8      	ldr	r0, [r7, #12]
 801cfb2:	f000 f8c3 	bl	801d13c <prvInsertTimerInActiveList>
 801cfb6:	1e03      	subs	r3, r0, #0
 801cfb8:	d017      	beq.n	801cfea <prvProcessExpiredTimer+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801cfba:	687a      	ldr	r2, [r7, #4]
 801cfbc:	68f8      	ldr	r0, [r7, #12]
 801cfbe:	2300      	movs	r3, #0
 801cfc0:	9300      	str	r3, [sp, #0]
 801cfc2:	2300      	movs	r3, #0
 801cfc4:	2100      	movs	r1, #0
 801cfc6:	f7ff ff8d 	bl	801cee4 <xTimerGenericCommand>
 801cfca:	0003      	movs	r3, r0
 801cfcc:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 801cfce:	68bb      	ldr	r3, [r7, #8]
 801cfd0:	2b00      	cmp	r3, #0
 801cfd2:	d10a      	bne.n	801cfea <prvProcessExpiredTimer+0x72>
 801cfd4:	b672      	cpsid	i
 801cfd6:	e7fe      	b.n	801cfd6 <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801cfd8:	68fb      	ldr	r3, [r7, #12]
 801cfda:	2228      	movs	r2, #40	; 0x28
 801cfdc:	5c9b      	ldrb	r3, [r3, r2]
 801cfde:	2201      	movs	r2, #1
 801cfe0:	4393      	bics	r3, r2
 801cfe2:	b2d9      	uxtb	r1, r3
 801cfe4:	68fb      	ldr	r3, [r7, #12]
 801cfe6:	2228      	movs	r2, #40	; 0x28
 801cfe8:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801cfea:	68fb      	ldr	r3, [r7, #12]
 801cfec:	6a1b      	ldr	r3, [r3, #32]
 801cfee:	68fa      	ldr	r2, [r7, #12]
 801cff0:	0010      	movs	r0, r2
 801cff2:	4798      	blx	r3
}
 801cff4:	46c0      	nop			; (mov r8, r8)
 801cff6:	46bd      	mov	sp, r7
 801cff8:	b004      	add	sp, #16
 801cffa:	bd80      	pop	{r7, pc}
 801cffc:	20001760 	.word	0x20001760

0801d000 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 801d000:	b580      	push	{r7, lr}
 801d002:	b084      	sub	sp, #16
 801d004:	af00      	add	r7, sp, #0
 801d006:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801d008:	2308      	movs	r3, #8
 801d00a:	18fb      	adds	r3, r7, r3
 801d00c:	0018      	movs	r0, r3
 801d00e:	f000 f853 	bl	801d0b8 <prvGetNextExpireTime>
 801d012:	0003      	movs	r3, r0
 801d014:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 801d016:	68ba      	ldr	r2, [r7, #8]
 801d018:	68fb      	ldr	r3, [r7, #12]
 801d01a:	0011      	movs	r1, r2
 801d01c:	0018      	movs	r0, r3
 801d01e:	f000 f803 	bl	801d028 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 801d022:	f000 f8cd 	bl	801d1c0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801d026:	e7ef      	b.n	801d008 <prvTimerTask+0x8>

0801d028 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801d028:	b580      	push	{r7, lr}
 801d02a:	b084      	sub	sp, #16
 801d02c:	af00      	add	r7, sp, #0
 801d02e:	6078      	str	r0, [r7, #4]
 801d030:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 801d032:	f7ff fab3 	bl	801c59c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801d036:	2308      	movs	r3, #8
 801d038:	18fb      	adds	r3, r7, r3
 801d03a:	0018      	movs	r0, r3
 801d03c:	f000 f85e 	bl	801d0fc <prvSampleTimeNow>
 801d040:	0003      	movs	r3, r0
 801d042:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 801d044:	68bb      	ldr	r3, [r7, #8]
 801d046:	2b00      	cmp	r3, #0
 801d048:	d12b      	bne.n	801d0a2 <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801d04a:	683b      	ldr	r3, [r7, #0]
 801d04c:	2b00      	cmp	r3, #0
 801d04e:	d10c      	bne.n	801d06a <prvProcessTimerOrBlockTask+0x42>
 801d050:	687a      	ldr	r2, [r7, #4]
 801d052:	68fb      	ldr	r3, [r7, #12]
 801d054:	429a      	cmp	r2, r3
 801d056:	d808      	bhi.n	801d06a <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 801d058:	f7ff faac 	bl	801c5b4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801d05c:	68fa      	ldr	r2, [r7, #12]
 801d05e:	687b      	ldr	r3, [r7, #4]
 801d060:	0011      	movs	r1, r2
 801d062:	0018      	movs	r0, r3
 801d064:	f7ff ff88 	bl	801cf78 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 801d068:	e01d      	b.n	801d0a6 <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 801d06a:	683b      	ldr	r3, [r7, #0]
 801d06c:	2b00      	cmp	r3, #0
 801d06e:	d008      	beq.n	801d082 <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801d070:	4b0f      	ldr	r3, [pc, #60]	; (801d0b0 <prvProcessTimerOrBlockTask+0x88>)
 801d072:	681b      	ldr	r3, [r3, #0]
 801d074:	681b      	ldr	r3, [r3, #0]
 801d076:	2b00      	cmp	r3, #0
 801d078:	d101      	bne.n	801d07e <prvProcessTimerOrBlockTask+0x56>
 801d07a:	2301      	movs	r3, #1
 801d07c:	e000      	b.n	801d080 <prvProcessTimerOrBlockTask+0x58>
 801d07e:	2300      	movs	r3, #0
 801d080:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 801d082:	4b0c      	ldr	r3, [pc, #48]	; (801d0b4 <prvProcessTimerOrBlockTask+0x8c>)
 801d084:	6818      	ldr	r0, [r3, #0]
 801d086:	687a      	ldr	r2, [r7, #4]
 801d088:	68fb      	ldr	r3, [r7, #12]
 801d08a:	1ad3      	subs	r3, r2, r3
 801d08c:	683a      	ldr	r2, [r7, #0]
 801d08e:	0019      	movs	r1, r3
 801d090:	f7fe feec 	bl	801be6c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801d094:	f7ff fa8e 	bl	801c5b4 <xTaskResumeAll>
 801d098:	1e03      	subs	r3, r0, #0
 801d09a:	d104      	bne.n	801d0a6 <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 801d09c:	f000 fa80 	bl	801d5a0 <vPortYield>
}
 801d0a0:	e001      	b.n	801d0a6 <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 801d0a2:	f7ff fa87 	bl	801c5b4 <xTaskResumeAll>
}
 801d0a6:	46c0      	nop			; (mov r8, r8)
 801d0a8:	46bd      	mov	sp, r7
 801d0aa:	b004      	add	sp, #16
 801d0ac:	bd80      	pop	{r7, pc}
 801d0ae:	46c0      	nop			; (mov r8, r8)
 801d0b0:	20001764 	.word	0x20001764
 801d0b4:	20001768 	.word	0x20001768

0801d0b8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 801d0b8:	b580      	push	{r7, lr}
 801d0ba:	b084      	sub	sp, #16
 801d0bc:	af00      	add	r7, sp, #0
 801d0be:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 801d0c0:	4b0d      	ldr	r3, [pc, #52]	; (801d0f8 <prvGetNextExpireTime+0x40>)
 801d0c2:	681b      	ldr	r3, [r3, #0]
 801d0c4:	681b      	ldr	r3, [r3, #0]
 801d0c6:	2b00      	cmp	r3, #0
 801d0c8:	d101      	bne.n	801d0ce <prvGetNextExpireTime+0x16>
 801d0ca:	2201      	movs	r2, #1
 801d0cc:	e000      	b.n	801d0d0 <prvGetNextExpireTime+0x18>
 801d0ce:	2200      	movs	r2, #0
 801d0d0:	687b      	ldr	r3, [r7, #4]
 801d0d2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 801d0d4:	687b      	ldr	r3, [r7, #4]
 801d0d6:	681b      	ldr	r3, [r3, #0]
 801d0d8:	2b00      	cmp	r3, #0
 801d0da:	d105      	bne.n	801d0e8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801d0dc:	4b06      	ldr	r3, [pc, #24]	; (801d0f8 <prvGetNextExpireTime+0x40>)
 801d0de:	681b      	ldr	r3, [r3, #0]
 801d0e0:	68db      	ldr	r3, [r3, #12]
 801d0e2:	681b      	ldr	r3, [r3, #0]
 801d0e4:	60fb      	str	r3, [r7, #12]
 801d0e6:	e001      	b.n	801d0ec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 801d0e8:	2300      	movs	r3, #0
 801d0ea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 801d0ec:	68fb      	ldr	r3, [r7, #12]
}
 801d0ee:	0018      	movs	r0, r3
 801d0f0:	46bd      	mov	sp, r7
 801d0f2:	b004      	add	sp, #16
 801d0f4:	bd80      	pop	{r7, pc}
 801d0f6:	46c0      	nop			; (mov r8, r8)
 801d0f8:	20001760 	.word	0x20001760

0801d0fc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 801d0fc:	b580      	push	{r7, lr}
 801d0fe:	b084      	sub	sp, #16
 801d100:	af00      	add	r7, sp, #0
 801d102:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 801d104:	f7ff fae2 	bl	801c6cc <xTaskGetTickCount>
 801d108:	0003      	movs	r3, r0
 801d10a:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 801d10c:	4b0a      	ldr	r3, [pc, #40]	; (801d138 <prvSampleTimeNow+0x3c>)
 801d10e:	681b      	ldr	r3, [r3, #0]
 801d110:	68fa      	ldr	r2, [r7, #12]
 801d112:	429a      	cmp	r2, r3
 801d114:	d205      	bcs.n	801d122 <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 801d116:	f000 f919 	bl	801d34c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801d11a:	687b      	ldr	r3, [r7, #4]
 801d11c:	2201      	movs	r2, #1
 801d11e:	601a      	str	r2, [r3, #0]
 801d120:	e002      	b.n	801d128 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 801d122:	687b      	ldr	r3, [r7, #4]
 801d124:	2200      	movs	r2, #0
 801d126:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801d128:	4b03      	ldr	r3, [pc, #12]	; (801d138 <prvSampleTimeNow+0x3c>)
 801d12a:	68fa      	ldr	r2, [r7, #12]
 801d12c:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 801d12e:	68fb      	ldr	r3, [r7, #12]
}
 801d130:	0018      	movs	r0, r3
 801d132:	46bd      	mov	sp, r7
 801d134:	b004      	add	sp, #16
 801d136:	bd80      	pop	{r7, pc}
 801d138:	20001770 	.word	0x20001770

0801d13c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 801d13c:	b580      	push	{r7, lr}
 801d13e:	b086      	sub	sp, #24
 801d140:	af00      	add	r7, sp, #0
 801d142:	60f8      	str	r0, [r7, #12]
 801d144:	60b9      	str	r1, [r7, #8]
 801d146:	607a      	str	r2, [r7, #4]
 801d148:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801d14a:	2300      	movs	r3, #0
 801d14c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801d14e:	68fb      	ldr	r3, [r7, #12]
 801d150:	68ba      	ldr	r2, [r7, #8]
 801d152:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801d154:	68fb      	ldr	r3, [r7, #12]
 801d156:	68fa      	ldr	r2, [r7, #12]
 801d158:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801d15a:	68ba      	ldr	r2, [r7, #8]
 801d15c:	687b      	ldr	r3, [r7, #4]
 801d15e:	429a      	cmp	r2, r3
 801d160:	d812      	bhi.n	801d188 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801d162:	687a      	ldr	r2, [r7, #4]
 801d164:	683b      	ldr	r3, [r7, #0]
 801d166:	1ad2      	subs	r2, r2, r3
 801d168:	68fb      	ldr	r3, [r7, #12]
 801d16a:	699b      	ldr	r3, [r3, #24]
 801d16c:	429a      	cmp	r2, r3
 801d16e:	d302      	bcc.n	801d176 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 801d170:	2301      	movs	r3, #1
 801d172:	617b      	str	r3, [r7, #20]
 801d174:	e01b      	b.n	801d1ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801d176:	4b10      	ldr	r3, [pc, #64]	; (801d1b8 <prvInsertTimerInActiveList+0x7c>)
 801d178:	681a      	ldr	r2, [r3, #0]
 801d17a:	68fb      	ldr	r3, [r7, #12]
 801d17c:	3304      	adds	r3, #4
 801d17e:	0019      	movs	r1, r3
 801d180:	0010      	movs	r0, r2
 801d182:	f7fe f986 	bl	801b492 <vListInsert>
 801d186:	e012      	b.n	801d1ae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 801d188:	687a      	ldr	r2, [r7, #4]
 801d18a:	683b      	ldr	r3, [r7, #0]
 801d18c:	429a      	cmp	r2, r3
 801d18e:	d206      	bcs.n	801d19e <prvInsertTimerInActiveList+0x62>
 801d190:	68ba      	ldr	r2, [r7, #8]
 801d192:	683b      	ldr	r3, [r7, #0]
 801d194:	429a      	cmp	r2, r3
 801d196:	d302      	bcc.n	801d19e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 801d198:	2301      	movs	r3, #1
 801d19a:	617b      	str	r3, [r7, #20]
 801d19c:	e007      	b.n	801d1ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801d19e:	4b07      	ldr	r3, [pc, #28]	; (801d1bc <prvInsertTimerInActiveList+0x80>)
 801d1a0:	681a      	ldr	r2, [r3, #0]
 801d1a2:	68fb      	ldr	r3, [r7, #12]
 801d1a4:	3304      	adds	r3, #4
 801d1a6:	0019      	movs	r1, r3
 801d1a8:	0010      	movs	r0, r2
 801d1aa:	f7fe f972 	bl	801b492 <vListInsert>
		}
	}

	return xProcessTimerNow;
 801d1ae:	697b      	ldr	r3, [r7, #20]
}
 801d1b0:	0018      	movs	r0, r3
 801d1b2:	46bd      	mov	sp, r7
 801d1b4:	b006      	add	sp, #24
 801d1b6:	bd80      	pop	{r7, pc}
 801d1b8:	20001764 	.word	0x20001764
 801d1bc:	20001760 	.word	0x20001760

0801d1c0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 801d1c0:	b590      	push	{r4, r7, lr}
 801d1c2:	b08d      	sub	sp, #52	; 0x34
 801d1c4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801d1c6:	e0ac      	b.n	801d322 <prvProcessReceivedCommands+0x162>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 801d1c8:	2208      	movs	r2, #8
 801d1ca:	18bb      	adds	r3, r7, r2
 801d1cc:	681b      	ldr	r3, [r3, #0]
 801d1ce:	2b00      	cmp	r3, #0
 801d1d0:	da0f      	bge.n	801d1f2 <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 801d1d2:	18bb      	adds	r3, r7, r2
 801d1d4:	3304      	adds	r3, #4
 801d1d6:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 801d1d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d1da:	2b00      	cmp	r3, #0
 801d1dc:	d101      	bne.n	801d1e2 <prvProcessReceivedCommands+0x22>
 801d1de:	b672      	cpsid	i
 801d1e0:	e7fe      	b.n	801d1e0 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 801d1e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d1e4:	681a      	ldr	r2, [r3, #0]
 801d1e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d1e8:	6858      	ldr	r0, [r3, #4]
 801d1ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d1ec:	689b      	ldr	r3, [r3, #8]
 801d1ee:	0019      	movs	r1, r3
 801d1f0:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 801d1f2:	2208      	movs	r2, #8
 801d1f4:	18bb      	adds	r3, r7, r2
 801d1f6:	681b      	ldr	r3, [r3, #0]
 801d1f8:	2b00      	cmp	r3, #0
 801d1fa:	da00      	bge.n	801d1fe <prvProcessReceivedCommands+0x3e>
 801d1fc:	e091      	b.n	801d322 <prvProcessReceivedCommands+0x162>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801d1fe:	18bb      	adds	r3, r7, r2
 801d200:	689b      	ldr	r3, [r3, #8]
 801d202:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 801d204:	6a3b      	ldr	r3, [r7, #32]
 801d206:	695b      	ldr	r3, [r3, #20]
 801d208:	2b00      	cmp	r3, #0
 801d20a:	d004      	beq.n	801d216 <prvProcessReceivedCommands+0x56>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801d20c:	6a3b      	ldr	r3, [r7, #32]
 801d20e:	3304      	adds	r3, #4
 801d210:	0018      	movs	r0, r3
 801d212:	f7fe f974 	bl	801b4fe <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801d216:	1d3b      	adds	r3, r7, #4
 801d218:	0018      	movs	r0, r3
 801d21a:	f7ff ff6f 	bl	801d0fc <prvSampleTimeNow>
 801d21e:	0003      	movs	r3, r0
 801d220:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 801d222:	2308      	movs	r3, #8
 801d224:	18fb      	adds	r3, r7, r3
 801d226:	681b      	ldr	r3, [r3, #0]
 801d228:	2b09      	cmp	r3, #9
 801d22a:	d900      	bls.n	801d22e <prvProcessReceivedCommands+0x6e>
 801d22c:	e078      	b.n	801d320 <prvProcessReceivedCommands+0x160>
 801d22e:	009a      	lsls	r2, r3, #2
 801d230:	4b44      	ldr	r3, [pc, #272]	; (801d344 <prvProcessReceivedCommands+0x184>)
 801d232:	18d3      	adds	r3, r2, r3
 801d234:	681b      	ldr	r3, [r3, #0]
 801d236:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801d238:	6a3b      	ldr	r3, [r7, #32]
 801d23a:	2228      	movs	r2, #40	; 0x28
 801d23c:	5c9b      	ldrb	r3, [r3, r2]
 801d23e:	2201      	movs	r2, #1
 801d240:	4313      	orrs	r3, r2
 801d242:	b2d9      	uxtb	r1, r3
 801d244:	6a3b      	ldr	r3, [r7, #32]
 801d246:	2228      	movs	r2, #40	; 0x28
 801d248:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801d24a:	2408      	movs	r4, #8
 801d24c:	193b      	adds	r3, r7, r4
 801d24e:	685a      	ldr	r2, [r3, #4]
 801d250:	6a3b      	ldr	r3, [r7, #32]
 801d252:	699b      	ldr	r3, [r3, #24]
 801d254:	18d1      	adds	r1, r2, r3
 801d256:	193b      	adds	r3, r7, r4
 801d258:	685b      	ldr	r3, [r3, #4]
 801d25a:	69fa      	ldr	r2, [r7, #28]
 801d25c:	6a38      	ldr	r0, [r7, #32]
 801d25e:	f7ff ff6d 	bl	801d13c <prvInsertTimerInActiveList>
 801d262:	1e03      	subs	r3, r0, #0
 801d264:	d05d      	beq.n	801d322 <prvProcessReceivedCommands+0x162>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801d266:	6a3b      	ldr	r3, [r7, #32]
 801d268:	6a1b      	ldr	r3, [r3, #32]
 801d26a:	6a3a      	ldr	r2, [r7, #32]
 801d26c:	0010      	movs	r0, r2
 801d26e:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801d270:	6a3b      	ldr	r3, [r7, #32]
 801d272:	2228      	movs	r2, #40	; 0x28
 801d274:	5c9b      	ldrb	r3, [r3, r2]
 801d276:	001a      	movs	r2, r3
 801d278:	2304      	movs	r3, #4
 801d27a:	4013      	ands	r3, r2
 801d27c:	d051      	beq.n	801d322 <prvProcessReceivedCommands+0x162>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 801d27e:	193b      	adds	r3, r7, r4
 801d280:	685a      	ldr	r2, [r3, #4]
 801d282:	6a3b      	ldr	r3, [r7, #32]
 801d284:	699b      	ldr	r3, [r3, #24]
 801d286:	18d2      	adds	r2, r2, r3
 801d288:	6a38      	ldr	r0, [r7, #32]
 801d28a:	2300      	movs	r3, #0
 801d28c:	9300      	str	r3, [sp, #0]
 801d28e:	2300      	movs	r3, #0
 801d290:	2100      	movs	r1, #0
 801d292:	f7ff fe27 	bl	801cee4 <xTimerGenericCommand>
 801d296:	0003      	movs	r3, r0
 801d298:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 801d29a:	69bb      	ldr	r3, [r7, #24]
 801d29c:	2b00      	cmp	r3, #0
 801d29e:	d140      	bne.n	801d322 <prvProcessReceivedCommands+0x162>
 801d2a0:	b672      	cpsid	i
 801d2a2:	e7fe      	b.n	801d2a2 <prvProcessReceivedCommands+0xe2>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801d2a4:	6a3b      	ldr	r3, [r7, #32]
 801d2a6:	2228      	movs	r2, #40	; 0x28
 801d2a8:	5c9b      	ldrb	r3, [r3, r2]
 801d2aa:	2201      	movs	r2, #1
 801d2ac:	4393      	bics	r3, r2
 801d2ae:	b2d9      	uxtb	r1, r3
 801d2b0:	6a3b      	ldr	r3, [r7, #32]
 801d2b2:	2228      	movs	r2, #40	; 0x28
 801d2b4:	5499      	strb	r1, [r3, r2]
					break;
 801d2b6:	e034      	b.n	801d322 <prvProcessReceivedCommands+0x162>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801d2b8:	6a3b      	ldr	r3, [r7, #32]
 801d2ba:	2228      	movs	r2, #40	; 0x28
 801d2bc:	5c9b      	ldrb	r3, [r3, r2]
 801d2be:	2201      	movs	r2, #1
 801d2c0:	4313      	orrs	r3, r2
 801d2c2:	b2d9      	uxtb	r1, r3
 801d2c4:	6a3b      	ldr	r3, [r7, #32]
 801d2c6:	2228      	movs	r2, #40	; 0x28
 801d2c8:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801d2ca:	2308      	movs	r3, #8
 801d2cc:	18fb      	adds	r3, r7, r3
 801d2ce:	685a      	ldr	r2, [r3, #4]
 801d2d0:	6a3b      	ldr	r3, [r7, #32]
 801d2d2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 801d2d4:	6a3b      	ldr	r3, [r7, #32]
 801d2d6:	699b      	ldr	r3, [r3, #24]
 801d2d8:	2b00      	cmp	r3, #0
 801d2da:	d101      	bne.n	801d2e0 <prvProcessReceivedCommands+0x120>
 801d2dc:	b672      	cpsid	i
 801d2de:	e7fe      	b.n	801d2de <prvProcessReceivedCommands+0x11e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801d2e0:	6a3b      	ldr	r3, [r7, #32]
 801d2e2:	699a      	ldr	r2, [r3, #24]
 801d2e4:	69fb      	ldr	r3, [r7, #28]
 801d2e6:	18d1      	adds	r1, r2, r3
 801d2e8:	69fb      	ldr	r3, [r7, #28]
 801d2ea:	69fa      	ldr	r2, [r7, #28]
 801d2ec:	6a38      	ldr	r0, [r7, #32]
 801d2ee:	f7ff ff25 	bl	801d13c <prvInsertTimerInActiveList>
					break;
 801d2f2:	e016      	b.n	801d322 <prvProcessReceivedCommands+0x162>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801d2f4:	6a3b      	ldr	r3, [r7, #32]
 801d2f6:	2228      	movs	r2, #40	; 0x28
 801d2f8:	5c9b      	ldrb	r3, [r3, r2]
 801d2fa:	001a      	movs	r2, r3
 801d2fc:	2302      	movs	r3, #2
 801d2fe:	4013      	ands	r3, r2
 801d300:	d104      	bne.n	801d30c <prvProcessReceivedCommands+0x14c>
						{
							vPortFree( pxTimer );
 801d302:	6a3b      	ldr	r3, [r7, #32]
 801d304:	0018      	movs	r0, r3
 801d306:	f000 fa9f 	bl	801d848 <vPortFree>
 801d30a:	e00a      	b.n	801d322 <prvProcessReceivedCommands+0x162>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801d30c:	6a3b      	ldr	r3, [r7, #32]
 801d30e:	2228      	movs	r2, #40	; 0x28
 801d310:	5c9b      	ldrb	r3, [r3, r2]
 801d312:	2201      	movs	r2, #1
 801d314:	4393      	bics	r3, r2
 801d316:	b2d9      	uxtb	r1, r3
 801d318:	6a3b      	ldr	r3, [r7, #32]
 801d31a:	2228      	movs	r2, #40	; 0x28
 801d31c:	5499      	strb	r1, [r3, r2]
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801d31e:	e000      	b.n	801d322 <prvProcessReceivedCommands+0x162>

				default	:
					/* Don't expect to get here. */
					break;
 801d320:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801d322:	4b09      	ldr	r3, [pc, #36]	; (801d348 <prvProcessReceivedCommands+0x188>)
 801d324:	681b      	ldr	r3, [r3, #0]
 801d326:	2208      	movs	r2, #8
 801d328:	18b9      	adds	r1, r7, r2
 801d32a:	2200      	movs	r2, #0
 801d32c:	0018      	movs	r0, r3
 801d32e:	f7fe fb3f 	bl	801b9b0 <xQueueReceive>
 801d332:	1e03      	subs	r3, r0, #0
 801d334:	d000      	beq.n	801d338 <prvProcessReceivedCommands+0x178>
 801d336:	e747      	b.n	801d1c8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 801d338:	46c0      	nop			; (mov r8, r8)
 801d33a:	46c0      	nop			; (mov r8, r8)
 801d33c:	46bd      	mov	sp, r7
 801d33e:	b00b      	add	sp, #44	; 0x2c
 801d340:	bd90      	pop	{r4, r7, pc}
 801d342:	46c0      	nop			; (mov r8, r8)
 801d344:	0802adc8 	.word	0x0802adc8
 801d348:	20001768 	.word	0x20001768

0801d34c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 801d34c:	b580      	push	{r7, lr}
 801d34e:	b088      	sub	sp, #32
 801d350:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801d352:	e041      	b.n	801d3d8 <prvSwitchTimerLists+0x8c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801d354:	4b2a      	ldr	r3, [pc, #168]	; (801d400 <prvSwitchTimerLists+0xb4>)
 801d356:	681b      	ldr	r3, [r3, #0]
 801d358:	68db      	ldr	r3, [r3, #12]
 801d35a:	681b      	ldr	r3, [r3, #0]
 801d35c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801d35e:	4b28      	ldr	r3, [pc, #160]	; (801d400 <prvSwitchTimerLists+0xb4>)
 801d360:	681b      	ldr	r3, [r3, #0]
 801d362:	68db      	ldr	r3, [r3, #12]
 801d364:	68db      	ldr	r3, [r3, #12]
 801d366:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801d368:	68fb      	ldr	r3, [r7, #12]
 801d36a:	3304      	adds	r3, #4
 801d36c:	0018      	movs	r0, r3
 801d36e:	f7fe f8c6 	bl	801b4fe <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801d372:	68fb      	ldr	r3, [r7, #12]
 801d374:	6a1b      	ldr	r3, [r3, #32]
 801d376:	68fa      	ldr	r2, [r7, #12]
 801d378:	0010      	movs	r0, r2
 801d37a:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801d37c:	68fb      	ldr	r3, [r7, #12]
 801d37e:	2228      	movs	r2, #40	; 0x28
 801d380:	5c9b      	ldrb	r3, [r3, r2]
 801d382:	001a      	movs	r2, r3
 801d384:	2304      	movs	r3, #4
 801d386:	4013      	ands	r3, r2
 801d388:	d026      	beq.n	801d3d8 <prvSwitchTimerLists+0x8c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 801d38a:	68fb      	ldr	r3, [r7, #12]
 801d38c:	699b      	ldr	r3, [r3, #24]
 801d38e:	693a      	ldr	r2, [r7, #16]
 801d390:	18d3      	adds	r3, r2, r3
 801d392:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801d394:	68ba      	ldr	r2, [r7, #8]
 801d396:	693b      	ldr	r3, [r7, #16]
 801d398:	429a      	cmp	r2, r3
 801d39a:	d90e      	bls.n	801d3ba <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801d39c:	68fb      	ldr	r3, [r7, #12]
 801d39e:	68ba      	ldr	r2, [r7, #8]
 801d3a0:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801d3a2:	68fb      	ldr	r3, [r7, #12]
 801d3a4:	68fa      	ldr	r2, [r7, #12]
 801d3a6:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801d3a8:	4b15      	ldr	r3, [pc, #84]	; (801d400 <prvSwitchTimerLists+0xb4>)
 801d3aa:	681a      	ldr	r2, [r3, #0]
 801d3ac:	68fb      	ldr	r3, [r7, #12]
 801d3ae:	3304      	adds	r3, #4
 801d3b0:	0019      	movs	r1, r3
 801d3b2:	0010      	movs	r0, r2
 801d3b4:	f7fe f86d 	bl	801b492 <vListInsert>
 801d3b8:	e00e      	b.n	801d3d8 <prvSwitchTimerLists+0x8c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801d3ba:	693a      	ldr	r2, [r7, #16]
 801d3bc:	68f8      	ldr	r0, [r7, #12]
 801d3be:	2300      	movs	r3, #0
 801d3c0:	9300      	str	r3, [sp, #0]
 801d3c2:	2300      	movs	r3, #0
 801d3c4:	2100      	movs	r1, #0
 801d3c6:	f7ff fd8d 	bl	801cee4 <xTimerGenericCommand>
 801d3ca:	0003      	movs	r3, r0
 801d3cc:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 801d3ce:	687b      	ldr	r3, [r7, #4]
 801d3d0:	2b00      	cmp	r3, #0
 801d3d2:	d101      	bne.n	801d3d8 <prvSwitchTimerLists+0x8c>
 801d3d4:	b672      	cpsid	i
 801d3d6:	e7fe      	b.n	801d3d6 <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801d3d8:	4b09      	ldr	r3, [pc, #36]	; (801d400 <prvSwitchTimerLists+0xb4>)
 801d3da:	681b      	ldr	r3, [r3, #0]
 801d3dc:	681b      	ldr	r3, [r3, #0]
 801d3de:	2b00      	cmp	r3, #0
 801d3e0:	d1b8      	bne.n	801d354 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 801d3e2:	4b07      	ldr	r3, [pc, #28]	; (801d400 <prvSwitchTimerLists+0xb4>)
 801d3e4:	681b      	ldr	r3, [r3, #0]
 801d3e6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801d3e8:	4b06      	ldr	r3, [pc, #24]	; (801d404 <prvSwitchTimerLists+0xb8>)
 801d3ea:	681a      	ldr	r2, [r3, #0]
 801d3ec:	4b04      	ldr	r3, [pc, #16]	; (801d400 <prvSwitchTimerLists+0xb4>)
 801d3ee:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 801d3f0:	4b04      	ldr	r3, [pc, #16]	; (801d404 <prvSwitchTimerLists+0xb8>)
 801d3f2:	697a      	ldr	r2, [r7, #20]
 801d3f4:	601a      	str	r2, [r3, #0]
}
 801d3f6:	46c0      	nop			; (mov r8, r8)
 801d3f8:	46bd      	mov	sp, r7
 801d3fa:	b006      	add	sp, #24
 801d3fc:	bd80      	pop	{r7, pc}
 801d3fe:	46c0      	nop			; (mov r8, r8)
 801d400:	20001760 	.word	0x20001760
 801d404:	20001764 	.word	0x20001764

0801d408 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 801d408:	b580      	push	{r7, lr}
 801d40a:	b082      	sub	sp, #8
 801d40c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801d40e:	f000 f8d7 	bl	801d5c0 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801d412:	4b16      	ldr	r3, [pc, #88]	; (801d46c <prvCheckForValidListAndQueue+0x64>)
 801d414:	681b      	ldr	r3, [r3, #0]
 801d416:	2b00      	cmp	r3, #0
 801d418:	d123      	bne.n	801d462 <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 801d41a:	4b15      	ldr	r3, [pc, #84]	; (801d470 <prvCheckForValidListAndQueue+0x68>)
 801d41c:	0018      	movs	r0, r3
 801d41e:	f7fd ffed 	bl	801b3fc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 801d422:	4b14      	ldr	r3, [pc, #80]	; (801d474 <prvCheckForValidListAndQueue+0x6c>)
 801d424:	0018      	movs	r0, r3
 801d426:	f7fd ffe9 	bl	801b3fc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801d42a:	4b13      	ldr	r3, [pc, #76]	; (801d478 <prvCheckForValidListAndQueue+0x70>)
 801d42c:	4a10      	ldr	r2, [pc, #64]	; (801d470 <prvCheckForValidListAndQueue+0x68>)
 801d42e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 801d430:	4b12      	ldr	r3, [pc, #72]	; (801d47c <prvCheckForValidListAndQueue+0x74>)
 801d432:	4a10      	ldr	r2, [pc, #64]	; (801d474 <prvCheckForValidListAndQueue+0x6c>)
 801d434:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801d436:	4b12      	ldr	r3, [pc, #72]	; (801d480 <prvCheckForValidListAndQueue+0x78>)
 801d438:	4a12      	ldr	r2, [pc, #72]	; (801d484 <prvCheckForValidListAndQueue+0x7c>)
 801d43a:	2100      	movs	r1, #0
 801d43c:	9100      	str	r1, [sp, #0]
 801d43e:	2110      	movs	r1, #16
 801d440:	200a      	movs	r0, #10
 801d442:	f7fe f8d8 	bl	801b5f6 <xQueueGenericCreateStatic>
 801d446:	0002      	movs	r2, r0
 801d448:	4b08      	ldr	r3, [pc, #32]	; (801d46c <prvCheckForValidListAndQueue+0x64>)
 801d44a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 801d44c:	4b07      	ldr	r3, [pc, #28]	; (801d46c <prvCheckForValidListAndQueue+0x64>)
 801d44e:	681b      	ldr	r3, [r3, #0]
 801d450:	2b00      	cmp	r3, #0
 801d452:	d006      	beq.n	801d462 <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 801d454:	4b05      	ldr	r3, [pc, #20]	; (801d46c <prvCheckForValidListAndQueue+0x64>)
 801d456:	681b      	ldr	r3, [r3, #0]
 801d458:	4a0b      	ldr	r2, [pc, #44]	; (801d488 <prvCheckForValidListAndQueue+0x80>)
 801d45a:	0011      	movs	r1, r2
 801d45c:	0018      	movs	r0, r3
 801d45e:	f7fe fcdd 	bl	801be1c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801d462:	f000 f8bf 	bl	801d5e4 <vPortExitCritical>
}
 801d466:	46c0      	nop			; (mov r8, r8)
 801d468:	46bd      	mov	sp, r7
 801d46a:	bd80      	pop	{r7, pc}
 801d46c:	20001768 	.word	0x20001768
 801d470:	20001738 	.word	0x20001738
 801d474:	2000174c 	.word	0x2000174c
 801d478:	20001760 	.word	0x20001760
 801d47c:	20001764 	.word	0x20001764
 801d480:	20001814 	.word	0x20001814
 801d484:	20001774 	.word	0x20001774
 801d488:	08029d1c 	.word	0x08029d1c

0801d48c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801d48c:	b580      	push	{r7, lr}
 801d48e:	b084      	sub	sp, #16
 801d490:	af00      	add	r7, sp, #0
 801d492:	60f8      	str	r0, [r7, #12]
 801d494:	60b9      	str	r1, [r7, #8]
 801d496:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 801d498:	68fb      	ldr	r3, [r7, #12]
 801d49a:	3b04      	subs	r3, #4
 801d49c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801d49e:	68fb      	ldr	r3, [r7, #12]
 801d4a0:	2280      	movs	r2, #128	; 0x80
 801d4a2:	0452      	lsls	r2, r2, #17
 801d4a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801d4a6:	68fb      	ldr	r3, [r7, #12]
 801d4a8:	3b04      	subs	r3, #4
 801d4aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 801d4ac:	68ba      	ldr	r2, [r7, #8]
 801d4ae:	68fb      	ldr	r3, [r7, #12]
 801d4b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801d4b2:	68fb      	ldr	r3, [r7, #12]
 801d4b4:	3b04      	subs	r3, #4
 801d4b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801d4b8:	4a08      	ldr	r2, [pc, #32]	; (801d4dc <pxPortInitialiseStack+0x50>)
 801d4ba:	68fb      	ldr	r3, [r7, #12]
 801d4bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801d4be:	68fb      	ldr	r3, [r7, #12]
 801d4c0:	3b14      	subs	r3, #20
 801d4c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801d4c4:	687a      	ldr	r2, [r7, #4]
 801d4c6:	68fb      	ldr	r3, [r7, #12]
 801d4c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 801d4ca:	68fb      	ldr	r3, [r7, #12]
 801d4cc:	3b20      	subs	r3, #32
 801d4ce:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801d4d0:	68fb      	ldr	r3, [r7, #12]
}
 801d4d2:	0018      	movs	r0, r3
 801d4d4:	46bd      	mov	sp, r7
 801d4d6:	b004      	add	sp, #16
 801d4d8:	bd80      	pop	{r7, pc}
 801d4da:	46c0      	nop			; (mov r8, r8)
 801d4dc:	0801d4e1 	.word	0x0801d4e1

0801d4e0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 801d4e0:	b580      	push	{r7, lr}
 801d4e2:	b082      	sub	sp, #8
 801d4e4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 801d4e6:	2300      	movs	r3, #0
 801d4e8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801d4ea:	4b08      	ldr	r3, [pc, #32]	; (801d50c <prvTaskExitError+0x2c>)
 801d4ec:	681b      	ldr	r3, [r3, #0]
 801d4ee:	3301      	adds	r3, #1
 801d4f0:	d001      	beq.n	801d4f6 <prvTaskExitError+0x16>
 801d4f2:	b672      	cpsid	i
 801d4f4:	e7fe      	b.n	801d4f4 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 801d4f6:	b672      	cpsid	i
	while( ulDummy == 0 )
 801d4f8:	46c0      	nop			; (mov r8, r8)
 801d4fa:	687b      	ldr	r3, [r7, #4]
 801d4fc:	2b00      	cmp	r3, #0
 801d4fe:	d0fc      	beq.n	801d4fa <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801d500:	46c0      	nop			; (mov r8, r8)
 801d502:	46c0      	nop			; (mov r8, r8)
 801d504:	46bd      	mov	sp, r7
 801d506:	b002      	add	sp, #8
 801d508:	bd80      	pop	{r7, pc}
 801d50a:	46c0      	nop			; (mov r8, r8)
 801d50c:	200001a0 	.word	0x200001a0

0801d510 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 801d510:	b580      	push	{r7, lr}
 801d512:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 801d514:	46c0      	nop			; (mov r8, r8)
 801d516:	46bd      	mov	sp, r7
 801d518:	bd80      	pop	{r7, pc}
 801d51a:	0000      	movs	r0, r0
 801d51c:	0000      	movs	r0, r0
	...

0801d520 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 801d520:	4a0b      	ldr	r2, [pc, #44]	; (801d550 <pxCurrentTCBConst2>)
 801d522:	6813      	ldr	r3, [r2, #0]
 801d524:	6818      	ldr	r0, [r3, #0]
 801d526:	3020      	adds	r0, #32
 801d528:	f380 8809 	msr	PSP, r0
 801d52c:	2002      	movs	r0, #2
 801d52e:	f380 8814 	msr	CONTROL, r0
 801d532:	f3bf 8f6f 	isb	sy
 801d536:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 801d538:	46ae      	mov	lr, r5
 801d53a:	bc08      	pop	{r3}
 801d53c:	bc04      	pop	{r2}
 801d53e:	b662      	cpsie	i
 801d540:	4718      	bx	r3
 801d542:	46c0      	nop			; (mov r8, r8)
 801d544:	46c0      	nop			; (mov r8, r8)
 801d546:	46c0      	nop			; (mov r8, r8)
 801d548:	46c0      	nop			; (mov r8, r8)
 801d54a:	46c0      	nop			; (mov r8, r8)
 801d54c:	46c0      	nop			; (mov r8, r8)
 801d54e:	46c0      	nop			; (mov r8, r8)

0801d550 <pxCurrentTCBConst2>:
 801d550:	20001238 	.word	0x20001238
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 801d554:	46c0      	nop			; (mov r8, r8)
 801d556:	46c0      	nop			; (mov r8, r8)

0801d558 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 801d558:	b580      	push	{r7, lr}
 801d55a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801d55c:	4b0e      	ldr	r3, [pc, #56]	; (801d598 <xPortStartScheduler+0x40>)
 801d55e:	681a      	ldr	r2, [r3, #0]
 801d560:	4b0d      	ldr	r3, [pc, #52]	; (801d598 <xPortStartScheduler+0x40>)
 801d562:	21ff      	movs	r1, #255	; 0xff
 801d564:	0409      	lsls	r1, r1, #16
 801d566:	430a      	orrs	r2, r1
 801d568:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 801d56a:	4b0b      	ldr	r3, [pc, #44]	; (801d598 <xPortStartScheduler+0x40>)
 801d56c:	681a      	ldr	r2, [r3, #0]
 801d56e:	4b0a      	ldr	r3, [pc, #40]	; (801d598 <xPortStartScheduler+0x40>)
 801d570:	21ff      	movs	r1, #255	; 0xff
 801d572:	0609      	lsls	r1, r1, #24
 801d574:	430a      	orrs	r2, r1
 801d576:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801d578:	f000 f898 	bl	801d6ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 801d57c:	4b07      	ldr	r3, [pc, #28]	; (801d59c <xPortStartScheduler+0x44>)
 801d57e:	2200      	movs	r2, #0
 801d580:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 801d582:	f7ff ffcd 	bl	801d520 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801d586:	f7ff f95f 	bl	801c848 <vTaskSwitchContext>
	prvTaskExitError();
 801d58a:	f7ff ffa9 	bl	801d4e0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801d58e:	2300      	movs	r3, #0
}
 801d590:	0018      	movs	r0, r3
 801d592:	46bd      	mov	sp, r7
 801d594:	bd80      	pop	{r7, pc}
 801d596:	46c0      	nop			; (mov r8, r8)
 801d598:	e000ed20 	.word	0xe000ed20
 801d59c:	200001a0 	.word	0x200001a0

0801d5a0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 801d5a0:	b580      	push	{r7, lr}
 801d5a2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801d5a4:	4b05      	ldr	r3, [pc, #20]	; (801d5bc <vPortYield+0x1c>)
 801d5a6:	2280      	movs	r2, #128	; 0x80
 801d5a8:	0552      	lsls	r2, r2, #21
 801d5aa:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 801d5ac:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 801d5b0:	f3bf 8f6f 	isb	sy
}
 801d5b4:	46c0      	nop			; (mov r8, r8)
 801d5b6:	46bd      	mov	sp, r7
 801d5b8:	bd80      	pop	{r7, pc}
 801d5ba:	46c0      	nop			; (mov r8, r8)
 801d5bc:	e000ed04 	.word	0xe000ed04

0801d5c0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801d5c0:	b580      	push	{r7, lr}
 801d5c2:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 801d5c4:	b672      	cpsid	i
	uxCriticalNesting++;
 801d5c6:	4b06      	ldr	r3, [pc, #24]	; (801d5e0 <vPortEnterCritical+0x20>)
 801d5c8:	681b      	ldr	r3, [r3, #0]
 801d5ca:	1c5a      	adds	r2, r3, #1
 801d5cc:	4b04      	ldr	r3, [pc, #16]	; (801d5e0 <vPortEnterCritical+0x20>)
 801d5ce:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 801d5d0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 801d5d4:	f3bf 8f6f 	isb	sy
}
 801d5d8:	46c0      	nop			; (mov r8, r8)
 801d5da:	46bd      	mov	sp, r7
 801d5dc:	bd80      	pop	{r7, pc}
 801d5de:	46c0      	nop			; (mov r8, r8)
 801d5e0:	200001a0 	.word	0x200001a0

0801d5e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801d5e4:	b580      	push	{r7, lr}
 801d5e6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801d5e8:	4b09      	ldr	r3, [pc, #36]	; (801d610 <vPortExitCritical+0x2c>)
 801d5ea:	681b      	ldr	r3, [r3, #0]
 801d5ec:	2b00      	cmp	r3, #0
 801d5ee:	d101      	bne.n	801d5f4 <vPortExitCritical+0x10>
 801d5f0:	b672      	cpsid	i
 801d5f2:	e7fe      	b.n	801d5f2 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 801d5f4:	4b06      	ldr	r3, [pc, #24]	; (801d610 <vPortExitCritical+0x2c>)
 801d5f6:	681b      	ldr	r3, [r3, #0]
 801d5f8:	1e5a      	subs	r2, r3, #1
 801d5fa:	4b05      	ldr	r3, [pc, #20]	; (801d610 <vPortExitCritical+0x2c>)
 801d5fc:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 801d5fe:	4b04      	ldr	r3, [pc, #16]	; (801d610 <vPortExitCritical+0x2c>)
 801d600:	681b      	ldr	r3, [r3, #0]
 801d602:	2b00      	cmp	r3, #0
 801d604:	d100      	bne.n	801d608 <vPortExitCritical+0x24>
	{
		portENABLE_INTERRUPTS();
 801d606:	b662      	cpsie	i
	}
}
 801d608:	46c0      	nop			; (mov r8, r8)
 801d60a:	46bd      	mov	sp, r7
 801d60c:	bd80      	pop	{r7, pc}
 801d60e:	46c0      	nop			; (mov r8, r8)
 801d610:	200001a0 	.word	0x200001a0

0801d614 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 801d614:	f3ef 8010 	mrs	r0, PRIMASK
 801d618:	b672      	cpsid	i
 801d61a:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 801d61c:	46c0      	nop			; (mov r8, r8)
 801d61e:	0018      	movs	r0, r3

0801d620 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 801d620:	f380 8810 	msr	PRIMASK, r0
 801d624:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 801d626:	46c0      	nop			; (mov r8, r8)
	...

0801d630 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 801d630:	f3ef 8009 	mrs	r0, PSP
 801d634:	4b0e      	ldr	r3, [pc, #56]	; (801d670 <pxCurrentTCBConst>)
 801d636:	681a      	ldr	r2, [r3, #0]
 801d638:	3820      	subs	r0, #32
 801d63a:	6010      	str	r0, [r2, #0]
 801d63c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 801d63e:	4644      	mov	r4, r8
 801d640:	464d      	mov	r5, r9
 801d642:	4656      	mov	r6, sl
 801d644:	465f      	mov	r7, fp
 801d646:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 801d648:	b508      	push	{r3, lr}
 801d64a:	b672      	cpsid	i
 801d64c:	f7ff f8fc 	bl	801c848 <vTaskSwitchContext>
 801d650:	b662      	cpsie	i
 801d652:	bc0c      	pop	{r2, r3}
 801d654:	6811      	ldr	r1, [r2, #0]
 801d656:	6808      	ldr	r0, [r1, #0]
 801d658:	3010      	adds	r0, #16
 801d65a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 801d65c:	46a0      	mov	r8, r4
 801d65e:	46a9      	mov	r9, r5
 801d660:	46b2      	mov	sl, r6
 801d662:	46bb      	mov	fp, r7
 801d664:	f380 8809 	msr	PSP, r0
 801d668:	3820      	subs	r0, #32
 801d66a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 801d66c:	4718      	bx	r3
 801d66e:	46c0      	nop			; (mov r8, r8)

0801d670 <pxCurrentTCBConst>:
 801d670:	20001238 	.word	0x20001238
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 801d674:	46c0      	nop			; (mov r8, r8)
 801d676:	46c0      	nop			; (mov r8, r8)

0801d678 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 801d678:	b580      	push	{r7, lr}
 801d67a:	b082      	sub	sp, #8
 801d67c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 801d67e:	f7ff ffc9 	bl	801d614 <ulSetInterruptMaskFromISR>
 801d682:	0003      	movs	r3, r0
 801d684:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 801d686:	f7ff f82f 	bl	801c6e8 <xTaskIncrementTick>
 801d68a:	1e03      	subs	r3, r0, #0
 801d68c:	d003      	beq.n	801d696 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801d68e:	4b06      	ldr	r3, [pc, #24]	; (801d6a8 <xPortSysTickHandler+0x30>)
 801d690:	2280      	movs	r2, #128	; 0x80
 801d692:	0552      	lsls	r2, r2, #21
 801d694:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 801d696:	687b      	ldr	r3, [r7, #4]
 801d698:	0018      	movs	r0, r3
 801d69a:	f7ff ffc1 	bl	801d620 <vClearInterruptMaskFromISR>
}
 801d69e:	46c0      	nop			; (mov r8, r8)
 801d6a0:	46bd      	mov	sp, r7
 801d6a2:	b002      	add	sp, #8
 801d6a4:	bd80      	pop	{r7, pc}
 801d6a6:	46c0      	nop			; (mov r8, r8)
 801d6a8:	e000ed04 	.word	0xe000ed04

0801d6ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801d6ac:	b580      	push	{r7, lr}
 801d6ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 801d6b0:	4b0b      	ldr	r3, [pc, #44]	; (801d6e0 <vPortSetupTimerInterrupt+0x34>)
 801d6b2:	2200      	movs	r2, #0
 801d6b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 801d6b6:	4b0b      	ldr	r3, [pc, #44]	; (801d6e4 <vPortSetupTimerInterrupt+0x38>)
 801d6b8:	2200      	movs	r2, #0
 801d6ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801d6bc:	4b0a      	ldr	r3, [pc, #40]	; (801d6e8 <vPortSetupTimerInterrupt+0x3c>)
 801d6be:	681b      	ldr	r3, [r3, #0]
 801d6c0:	22fa      	movs	r2, #250	; 0xfa
 801d6c2:	0091      	lsls	r1, r2, #2
 801d6c4:	0018      	movs	r0, r3
 801d6c6:	f7e8 fda7 	bl	8006218 <__udivsi3>
 801d6ca:	0003      	movs	r3, r0
 801d6cc:	001a      	movs	r2, r3
 801d6ce:	4b07      	ldr	r3, [pc, #28]	; (801d6ec <vPortSetupTimerInterrupt+0x40>)
 801d6d0:	3a01      	subs	r2, #1
 801d6d2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 801d6d4:	4b02      	ldr	r3, [pc, #8]	; (801d6e0 <vPortSetupTimerInterrupt+0x34>)
 801d6d6:	2207      	movs	r2, #7
 801d6d8:	601a      	str	r2, [r3, #0]
}
 801d6da:	46c0      	nop			; (mov r8, r8)
 801d6dc:	46bd      	mov	sp, r7
 801d6de:	bd80      	pop	{r7, pc}
 801d6e0:	e000e010 	.word	0xe000e010
 801d6e4:	e000e018 	.word	0xe000e018
 801d6e8:	20000108 	.word	0x20000108
 801d6ec:	e000e014 	.word	0xe000e014

0801d6f0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801d6f0:	b580      	push	{r7, lr}
 801d6f2:	b086      	sub	sp, #24
 801d6f4:	af00      	add	r7, sp, #0
 801d6f6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 801d6f8:	2300      	movs	r3, #0
 801d6fa:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 801d6fc:	f7fe ff4e 	bl	801c59c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801d700:	4b4b      	ldr	r3, [pc, #300]	; (801d830 <pvPortMalloc+0x140>)
 801d702:	681b      	ldr	r3, [r3, #0]
 801d704:	2b00      	cmp	r3, #0
 801d706:	d101      	bne.n	801d70c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 801d708:	f000 f8ec 	bl	801d8e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 801d70c:	4b49      	ldr	r3, [pc, #292]	; (801d834 <pvPortMalloc+0x144>)
 801d70e:	681b      	ldr	r3, [r3, #0]
 801d710:	687a      	ldr	r2, [r7, #4]
 801d712:	4013      	ands	r3, r2
 801d714:	d000      	beq.n	801d718 <pvPortMalloc+0x28>
 801d716:	e07e      	b.n	801d816 <pvPortMalloc+0x126>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 801d718:	687b      	ldr	r3, [r7, #4]
 801d71a:	2b00      	cmp	r3, #0
 801d71c:	d012      	beq.n	801d744 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 801d71e:	2208      	movs	r2, #8
 801d720:	687b      	ldr	r3, [r7, #4]
 801d722:	189b      	adds	r3, r3, r2
 801d724:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 801d726:	687b      	ldr	r3, [r7, #4]
 801d728:	2207      	movs	r2, #7
 801d72a:	4013      	ands	r3, r2
 801d72c:	d00a      	beq.n	801d744 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801d72e:	687b      	ldr	r3, [r7, #4]
 801d730:	2207      	movs	r2, #7
 801d732:	4393      	bics	r3, r2
 801d734:	3308      	adds	r3, #8
 801d736:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 801d738:	687b      	ldr	r3, [r7, #4]
 801d73a:	2207      	movs	r2, #7
 801d73c:	4013      	ands	r3, r2
 801d73e:	d001      	beq.n	801d744 <pvPortMalloc+0x54>
 801d740:	b672      	cpsid	i
 801d742:	e7fe      	b.n	801d742 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801d744:	687b      	ldr	r3, [r7, #4]
 801d746:	2b00      	cmp	r3, #0
 801d748:	d065      	beq.n	801d816 <pvPortMalloc+0x126>
 801d74a:	4b3b      	ldr	r3, [pc, #236]	; (801d838 <pvPortMalloc+0x148>)
 801d74c:	681b      	ldr	r3, [r3, #0]
 801d74e:	687a      	ldr	r2, [r7, #4]
 801d750:	429a      	cmp	r2, r3
 801d752:	d860      	bhi.n	801d816 <pvPortMalloc+0x126>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801d754:	4b39      	ldr	r3, [pc, #228]	; (801d83c <pvPortMalloc+0x14c>)
 801d756:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 801d758:	4b38      	ldr	r3, [pc, #224]	; (801d83c <pvPortMalloc+0x14c>)
 801d75a:	681b      	ldr	r3, [r3, #0]
 801d75c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801d75e:	e004      	b.n	801d76a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 801d760:	697b      	ldr	r3, [r7, #20]
 801d762:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 801d764:	697b      	ldr	r3, [r7, #20]
 801d766:	681b      	ldr	r3, [r3, #0]
 801d768:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801d76a:	697b      	ldr	r3, [r7, #20]
 801d76c:	685b      	ldr	r3, [r3, #4]
 801d76e:	687a      	ldr	r2, [r7, #4]
 801d770:	429a      	cmp	r2, r3
 801d772:	d903      	bls.n	801d77c <pvPortMalloc+0x8c>
 801d774:	697b      	ldr	r3, [r7, #20]
 801d776:	681b      	ldr	r3, [r3, #0]
 801d778:	2b00      	cmp	r3, #0
 801d77a:	d1f1      	bne.n	801d760 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801d77c:	4b2c      	ldr	r3, [pc, #176]	; (801d830 <pvPortMalloc+0x140>)
 801d77e:	681b      	ldr	r3, [r3, #0]
 801d780:	697a      	ldr	r2, [r7, #20]
 801d782:	429a      	cmp	r2, r3
 801d784:	d047      	beq.n	801d816 <pvPortMalloc+0x126>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801d786:	693b      	ldr	r3, [r7, #16]
 801d788:	681b      	ldr	r3, [r3, #0]
 801d78a:	2208      	movs	r2, #8
 801d78c:	189b      	adds	r3, r3, r2
 801d78e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 801d790:	697b      	ldr	r3, [r7, #20]
 801d792:	681a      	ldr	r2, [r3, #0]
 801d794:	693b      	ldr	r3, [r7, #16]
 801d796:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801d798:	697b      	ldr	r3, [r7, #20]
 801d79a:	685a      	ldr	r2, [r3, #4]
 801d79c:	687b      	ldr	r3, [r7, #4]
 801d79e:	1ad2      	subs	r2, r2, r3
 801d7a0:	2308      	movs	r3, #8
 801d7a2:	005b      	lsls	r3, r3, #1
 801d7a4:	429a      	cmp	r2, r3
 801d7a6:	d916      	bls.n	801d7d6 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801d7a8:	697a      	ldr	r2, [r7, #20]
 801d7aa:	687b      	ldr	r3, [r7, #4]
 801d7ac:	18d3      	adds	r3, r2, r3
 801d7ae:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 801d7b0:	68bb      	ldr	r3, [r7, #8]
 801d7b2:	2207      	movs	r2, #7
 801d7b4:	4013      	ands	r3, r2
 801d7b6:	d001      	beq.n	801d7bc <pvPortMalloc+0xcc>
 801d7b8:	b672      	cpsid	i
 801d7ba:	e7fe      	b.n	801d7ba <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 801d7bc:	697b      	ldr	r3, [r7, #20]
 801d7be:	685a      	ldr	r2, [r3, #4]
 801d7c0:	687b      	ldr	r3, [r7, #4]
 801d7c2:	1ad2      	subs	r2, r2, r3
 801d7c4:	68bb      	ldr	r3, [r7, #8]
 801d7c6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801d7c8:	697b      	ldr	r3, [r7, #20]
 801d7ca:	687a      	ldr	r2, [r7, #4]
 801d7cc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801d7ce:	68bb      	ldr	r3, [r7, #8]
 801d7d0:	0018      	movs	r0, r3
 801d7d2:	f000 f8e7 	bl	801d9a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 801d7d6:	4b18      	ldr	r3, [pc, #96]	; (801d838 <pvPortMalloc+0x148>)
 801d7d8:	681a      	ldr	r2, [r3, #0]
 801d7da:	697b      	ldr	r3, [r7, #20]
 801d7dc:	685b      	ldr	r3, [r3, #4]
 801d7de:	1ad2      	subs	r2, r2, r3
 801d7e0:	4b15      	ldr	r3, [pc, #84]	; (801d838 <pvPortMalloc+0x148>)
 801d7e2:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801d7e4:	4b14      	ldr	r3, [pc, #80]	; (801d838 <pvPortMalloc+0x148>)
 801d7e6:	681a      	ldr	r2, [r3, #0]
 801d7e8:	4b15      	ldr	r3, [pc, #84]	; (801d840 <pvPortMalloc+0x150>)
 801d7ea:	681b      	ldr	r3, [r3, #0]
 801d7ec:	429a      	cmp	r2, r3
 801d7ee:	d203      	bcs.n	801d7f8 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801d7f0:	4b11      	ldr	r3, [pc, #68]	; (801d838 <pvPortMalloc+0x148>)
 801d7f2:	681a      	ldr	r2, [r3, #0]
 801d7f4:	4b12      	ldr	r3, [pc, #72]	; (801d840 <pvPortMalloc+0x150>)
 801d7f6:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801d7f8:	697b      	ldr	r3, [r7, #20]
 801d7fa:	685a      	ldr	r2, [r3, #4]
 801d7fc:	4b0d      	ldr	r3, [pc, #52]	; (801d834 <pvPortMalloc+0x144>)
 801d7fe:	681b      	ldr	r3, [r3, #0]
 801d800:	431a      	orrs	r2, r3
 801d802:	697b      	ldr	r3, [r7, #20]
 801d804:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 801d806:	697b      	ldr	r3, [r7, #20]
 801d808:	2200      	movs	r2, #0
 801d80a:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801d80c:	4b0d      	ldr	r3, [pc, #52]	; (801d844 <pvPortMalloc+0x154>)
 801d80e:	681b      	ldr	r3, [r3, #0]
 801d810:	1c5a      	adds	r2, r3, #1
 801d812:	4b0c      	ldr	r3, [pc, #48]	; (801d844 <pvPortMalloc+0x154>)
 801d814:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 801d816:	f7fe fecd 	bl	801c5b4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801d81a:	68fb      	ldr	r3, [r7, #12]
 801d81c:	2207      	movs	r2, #7
 801d81e:	4013      	ands	r3, r2
 801d820:	d001      	beq.n	801d826 <pvPortMalloc+0x136>
 801d822:	b672      	cpsid	i
 801d824:	e7fe      	b.n	801d824 <pvPortMalloc+0x134>
	return pvReturn;
 801d826:	68fb      	ldr	r3, [r7, #12]
}
 801d828:	0018      	movs	r0, r3
 801d82a:	46bd      	mov	sp, r7
 801d82c:	b006      	add	sp, #24
 801d82e:	bd80      	pop	{r7, pc}
 801d830:	200033c4 	.word	0x200033c4
 801d834:	200033d8 	.word	0x200033d8
 801d838:	200033c8 	.word	0x200033c8
 801d83c:	200033bc 	.word	0x200033bc
 801d840:	200033cc 	.word	0x200033cc
 801d844:	200033d0 	.word	0x200033d0

0801d848 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 801d848:	b580      	push	{r7, lr}
 801d84a:	b084      	sub	sp, #16
 801d84c:	af00      	add	r7, sp, #0
 801d84e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 801d850:	687b      	ldr	r3, [r7, #4]
 801d852:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 801d854:	687b      	ldr	r3, [r7, #4]
 801d856:	2b00      	cmp	r3, #0
 801d858:	d03a      	beq.n	801d8d0 <vPortFree+0x88>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801d85a:	2308      	movs	r3, #8
 801d85c:	425b      	negs	r3, r3
 801d85e:	68fa      	ldr	r2, [r7, #12]
 801d860:	18d3      	adds	r3, r2, r3
 801d862:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801d864:	68fb      	ldr	r3, [r7, #12]
 801d866:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 801d868:	68bb      	ldr	r3, [r7, #8]
 801d86a:	685a      	ldr	r2, [r3, #4]
 801d86c:	4b1a      	ldr	r3, [pc, #104]	; (801d8d8 <vPortFree+0x90>)
 801d86e:	681b      	ldr	r3, [r3, #0]
 801d870:	4013      	ands	r3, r2
 801d872:	d101      	bne.n	801d878 <vPortFree+0x30>
 801d874:	b672      	cpsid	i
 801d876:	e7fe      	b.n	801d876 <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801d878:	68bb      	ldr	r3, [r7, #8]
 801d87a:	681b      	ldr	r3, [r3, #0]
 801d87c:	2b00      	cmp	r3, #0
 801d87e:	d001      	beq.n	801d884 <vPortFree+0x3c>
 801d880:	b672      	cpsid	i
 801d882:	e7fe      	b.n	801d882 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801d884:	68bb      	ldr	r3, [r7, #8]
 801d886:	685a      	ldr	r2, [r3, #4]
 801d888:	4b13      	ldr	r3, [pc, #76]	; (801d8d8 <vPortFree+0x90>)
 801d88a:	681b      	ldr	r3, [r3, #0]
 801d88c:	4013      	ands	r3, r2
 801d88e:	d01f      	beq.n	801d8d0 <vPortFree+0x88>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801d890:	68bb      	ldr	r3, [r7, #8]
 801d892:	681b      	ldr	r3, [r3, #0]
 801d894:	2b00      	cmp	r3, #0
 801d896:	d11b      	bne.n	801d8d0 <vPortFree+0x88>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 801d898:	68bb      	ldr	r3, [r7, #8]
 801d89a:	685a      	ldr	r2, [r3, #4]
 801d89c:	4b0e      	ldr	r3, [pc, #56]	; (801d8d8 <vPortFree+0x90>)
 801d89e:	681b      	ldr	r3, [r3, #0]
 801d8a0:	43db      	mvns	r3, r3
 801d8a2:	401a      	ands	r2, r3
 801d8a4:	68bb      	ldr	r3, [r7, #8]
 801d8a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 801d8a8:	f7fe fe78 	bl	801c59c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801d8ac:	68bb      	ldr	r3, [r7, #8]
 801d8ae:	685a      	ldr	r2, [r3, #4]
 801d8b0:	4b0a      	ldr	r3, [pc, #40]	; (801d8dc <vPortFree+0x94>)
 801d8b2:	681b      	ldr	r3, [r3, #0]
 801d8b4:	18d2      	adds	r2, r2, r3
 801d8b6:	4b09      	ldr	r3, [pc, #36]	; (801d8dc <vPortFree+0x94>)
 801d8b8:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801d8ba:	68bb      	ldr	r3, [r7, #8]
 801d8bc:	0018      	movs	r0, r3
 801d8be:	f000 f871 	bl	801d9a4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801d8c2:	4b07      	ldr	r3, [pc, #28]	; (801d8e0 <vPortFree+0x98>)
 801d8c4:	681b      	ldr	r3, [r3, #0]
 801d8c6:	1c5a      	adds	r2, r3, #1
 801d8c8:	4b05      	ldr	r3, [pc, #20]	; (801d8e0 <vPortFree+0x98>)
 801d8ca:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 801d8cc:	f7fe fe72 	bl	801c5b4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801d8d0:	46c0      	nop			; (mov r8, r8)
 801d8d2:	46bd      	mov	sp, r7
 801d8d4:	b004      	add	sp, #16
 801d8d6:	bd80      	pop	{r7, pc}
 801d8d8:	200033d8 	.word	0x200033d8
 801d8dc:	200033c8 	.word	0x200033c8
 801d8e0:	200033d4 	.word	0x200033d4

0801d8e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 801d8e4:	b580      	push	{r7, lr}
 801d8e6:	b084      	sub	sp, #16
 801d8e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801d8ea:	4b27      	ldr	r3, [pc, #156]	; (801d988 <prvHeapInit+0xa4>)
 801d8ec:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801d8ee:	4b27      	ldr	r3, [pc, #156]	; (801d98c <prvHeapInit+0xa8>)
 801d8f0:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801d8f2:	68fb      	ldr	r3, [r7, #12]
 801d8f4:	2207      	movs	r2, #7
 801d8f6:	4013      	ands	r3, r2
 801d8f8:	d00c      	beq.n	801d914 <prvHeapInit+0x30>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801d8fa:	68fb      	ldr	r3, [r7, #12]
 801d8fc:	3307      	adds	r3, #7
 801d8fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801d900:	68fb      	ldr	r3, [r7, #12]
 801d902:	2207      	movs	r2, #7
 801d904:	4393      	bics	r3, r2
 801d906:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801d908:	68ba      	ldr	r2, [r7, #8]
 801d90a:	68fb      	ldr	r3, [r7, #12]
 801d90c:	1ad2      	subs	r2, r2, r3
 801d90e:	4b1f      	ldr	r3, [pc, #124]	; (801d98c <prvHeapInit+0xa8>)
 801d910:	18d3      	adds	r3, r2, r3
 801d912:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 801d914:	68fb      	ldr	r3, [r7, #12]
 801d916:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801d918:	4b1d      	ldr	r3, [pc, #116]	; (801d990 <prvHeapInit+0xac>)
 801d91a:	687a      	ldr	r2, [r7, #4]
 801d91c:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801d91e:	4b1c      	ldr	r3, [pc, #112]	; (801d990 <prvHeapInit+0xac>)
 801d920:	2200      	movs	r2, #0
 801d922:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 801d924:	687b      	ldr	r3, [r7, #4]
 801d926:	68ba      	ldr	r2, [r7, #8]
 801d928:	18d3      	adds	r3, r2, r3
 801d92a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801d92c:	2208      	movs	r2, #8
 801d92e:	68fb      	ldr	r3, [r7, #12]
 801d930:	1a9b      	subs	r3, r3, r2
 801d932:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801d934:	68fb      	ldr	r3, [r7, #12]
 801d936:	2207      	movs	r2, #7
 801d938:	4393      	bics	r3, r2
 801d93a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801d93c:	68fa      	ldr	r2, [r7, #12]
 801d93e:	4b15      	ldr	r3, [pc, #84]	; (801d994 <prvHeapInit+0xb0>)
 801d940:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 801d942:	4b14      	ldr	r3, [pc, #80]	; (801d994 <prvHeapInit+0xb0>)
 801d944:	681b      	ldr	r3, [r3, #0]
 801d946:	2200      	movs	r2, #0
 801d948:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801d94a:	4b12      	ldr	r3, [pc, #72]	; (801d994 <prvHeapInit+0xb0>)
 801d94c:	681b      	ldr	r3, [r3, #0]
 801d94e:	2200      	movs	r2, #0
 801d950:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801d952:	687b      	ldr	r3, [r7, #4]
 801d954:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801d956:	683b      	ldr	r3, [r7, #0]
 801d958:	68fa      	ldr	r2, [r7, #12]
 801d95a:	1ad2      	subs	r2, r2, r3
 801d95c:	683b      	ldr	r3, [r7, #0]
 801d95e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 801d960:	4b0c      	ldr	r3, [pc, #48]	; (801d994 <prvHeapInit+0xb0>)
 801d962:	681a      	ldr	r2, [r3, #0]
 801d964:	683b      	ldr	r3, [r7, #0]
 801d966:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801d968:	683b      	ldr	r3, [r7, #0]
 801d96a:	685a      	ldr	r2, [r3, #4]
 801d96c:	4b0a      	ldr	r3, [pc, #40]	; (801d998 <prvHeapInit+0xb4>)
 801d96e:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801d970:	683b      	ldr	r3, [r7, #0]
 801d972:	685a      	ldr	r2, [r3, #4]
 801d974:	4b09      	ldr	r3, [pc, #36]	; (801d99c <prvHeapInit+0xb8>)
 801d976:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801d978:	4b09      	ldr	r3, [pc, #36]	; (801d9a0 <prvHeapInit+0xbc>)
 801d97a:	2280      	movs	r2, #128	; 0x80
 801d97c:	0612      	lsls	r2, r2, #24
 801d97e:	601a      	str	r2, [r3, #0]
}
 801d980:	46c0      	nop			; (mov r8, r8)
 801d982:	46bd      	mov	sp, r7
 801d984:	b004      	add	sp, #16
 801d986:	bd80      	pop	{r7, pc}
 801d988:	00001b58 	.word	0x00001b58
 801d98c:	20001864 	.word	0x20001864
 801d990:	200033bc 	.word	0x200033bc
 801d994:	200033c4 	.word	0x200033c4
 801d998:	200033cc 	.word	0x200033cc
 801d99c:	200033c8 	.word	0x200033c8
 801d9a0:	200033d8 	.word	0x200033d8

0801d9a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 801d9a4:	b580      	push	{r7, lr}
 801d9a6:	b084      	sub	sp, #16
 801d9a8:	af00      	add	r7, sp, #0
 801d9aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801d9ac:	4b27      	ldr	r3, [pc, #156]	; (801da4c <prvInsertBlockIntoFreeList+0xa8>)
 801d9ae:	60fb      	str	r3, [r7, #12]
 801d9b0:	e002      	b.n	801d9b8 <prvInsertBlockIntoFreeList+0x14>
 801d9b2:	68fb      	ldr	r3, [r7, #12]
 801d9b4:	681b      	ldr	r3, [r3, #0]
 801d9b6:	60fb      	str	r3, [r7, #12]
 801d9b8:	68fb      	ldr	r3, [r7, #12]
 801d9ba:	681b      	ldr	r3, [r3, #0]
 801d9bc:	687a      	ldr	r2, [r7, #4]
 801d9be:	429a      	cmp	r2, r3
 801d9c0:	d8f7      	bhi.n	801d9b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801d9c2:	68fb      	ldr	r3, [r7, #12]
 801d9c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801d9c6:	68fb      	ldr	r3, [r7, #12]
 801d9c8:	685b      	ldr	r3, [r3, #4]
 801d9ca:	68ba      	ldr	r2, [r7, #8]
 801d9cc:	18d3      	adds	r3, r2, r3
 801d9ce:	687a      	ldr	r2, [r7, #4]
 801d9d0:	429a      	cmp	r2, r3
 801d9d2:	d108      	bne.n	801d9e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 801d9d4:	68fb      	ldr	r3, [r7, #12]
 801d9d6:	685a      	ldr	r2, [r3, #4]
 801d9d8:	687b      	ldr	r3, [r7, #4]
 801d9da:	685b      	ldr	r3, [r3, #4]
 801d9dc:	18d2      	adds	r2, r2, r3
 801d9de:	68fb      	ldr	r3, [r7, #12]
 801d9e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801d9e2:	68fb      	ldr	r3, [r7, #12]
 801d9e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801d9e6:	687b      	ldr	r3, [r7, #4]
 801d9e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801d9ea:	687b      	ldr	r3, [r7, #4]
 801d9ec:	685b      	ldr	r3, [r3, #4]
 801d9ee:	68ba      	ldr	r2, [r7, #8]
 801d9f0:	18d2      	adds	r2, r2, r3
 801d9f2:	68fb      	ldr	r3, [r7, #12]
 801d9f4:	681b      	ldr	r3, [r3, #0]
 801d9f6:	429a      	cmp	r2, r3
 801d9f8:	d118      	bne.n	801da2c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801d9fa:	68fb      	ldr	r3, [r7, #12]
 801d9fc:	681a      	ldr	r2, [r3, #0]
 801d9fe:	4b14      	ldr	r3, [pc, #80]	; (801da50 <prvInsertBlockIntoFreeList+0xac>)
 801da00:	681b      	ldr	r3, [r3, #0]
 801da02:	429a      	cmp	r2, r3
 801da04:	d00d      	beq.n	801da22 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801da06:	687b      	ldr	r3, [r7, #4]
 801da08:	685a      	ldr	r2, [r3, #4]
 801da0a:	68fb      	ldr	r3, [r7, #12]
 801da0c:	681b      	ldr	r3, [r3, #0]
 801da0e:	685b      	ldr	r3, [r3, #4]
 801da10:	18d2      	adds	r2, r2, r3
 801da12:	687b      	ldr	r3, [r7, #4]
 801da14:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801da16:	68fb      	ldr	r3, [r7, #12]
 801da18:	681b      	ldr	r3, [r3, #0]
 801da1a:	681a      	ldr	r2, [r3, #0]
 801da1c:	687b      	ldr	r3, [r7, #4]
 801da1e:	601a      	str	r2, [r3, #0]
 801da20:	e008      	b.n	801da34 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801da22:	4b0b      	ldr	r3, [pc, #44]	; (801da50 <prvInsertBlockIntoFreeList+0xac>)
 801da24:	681a      	ldr	r2, [r3, #0]
 801da26:	687b      	ldr	r3, [r7, #4]
 801da28:	601a      	str	r2, [r3, #0]
 801da2a:	e003      	b.n	801da34 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801da2c:	68fb      	ldr	r3, [r7, #12]
 801da2e:	681a      	ldr	r2, [r3, #0]
 801da30:	687b      	ldr	r3, [r7, #4]
 801da32:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 801da34:	68fa      	ldr	r2, [r7, #12]
 801da36:	687b      	ldr	r3, [r7, #4]
 801da38:	429a      	cmp	r2, r3
 801da3a:	d002      	beq.n	801da42 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801da3c:	68fb      	ldr	r3, [r7, #12]
 801da3e:	687a      	ldr	r2, [r7, #4]
 801da40:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801da42:	46c0      	nop			; (mov r8, r8)
 801da44:	46bd      	mov	sp, r7
 801da46:	b004      	add	sp, #16
 801da48:	bd80      	pop	{r7, pc}
 801da4a:	46c0      	nop			; (mov r8, r8)
 801da4c:	200033bc 	.word	0x200033bc
 801da50:	200033c4 	.word	0x200033c4

0801da54 <MX_USBPD_Init>:

/* USER CODE BEGIN 2 */
/* USER CODE END 2 */
/* USBPD init function */
void MX_USBPD_Init(void)
{
 801da54:	b580      	push	{r7, lr}
 801da56:	af00      	add	r7, sp, #0

  /* Global Init of USBPD HW */
  USBPD_HW_IF_GlobalHwInit();
 801da58:	f7f9 fdea 	bl	8017630 <USBPD_HW_IF_GlobalHwInit>

  /* Initialize the Device Policy Manager */
  if (USBPD_OK != USBPD_DPM_InitCore())
 801da5c:	f000 f830 	bl	801dac0 <USBPD_DPM_InitCore>
 801da60:	1e03      	subs	r3, r0, #0
 801da62:	d000      	beq.n	801da66 <MX_USBPD_Init+0x12>
  {
    while(1);
 801da64:	e7fe      	b.n	801da64 <MX_USBPD_Init+0x10>
  }

  /* Initialize GUI before retrieving PDO from RAM */
  GUI_Init(BSP_GetBoardName, BSP_GetBoardID, HW_IF_PWR_GetVoltage, HW_IF_PWR_GetCurrent);
 801da66:	4b0a      	ldr	r3, [pc, #40]	; (801da90 <MX_USBPD_Init+0x3c>)
 801da68:	4a0a      	ldr	r2, [pc, #40]	; (801da94 <MX_USBPD_Init+0x40>)
 801da6a:	490b      	ldr	r1, [pc, #44]	; (801da98 <MX_USBPD_Init+0x44>)
 801da6c:	480b      	ldr	r0, [pc, #44]	; (801da9c <MX_USBPD_Init+0x48>)
 801da6e:	f004 fd77 	bl	8022560 <GUI_Init>

  /* Initialise the DPM application */
  if (USBPD_OK != USBPD_DPM_UserInit())
 801da72:	f000 fb7d 	bl	801e170 <USBPD_DPM_UserInit>
 801da76:	1e03      	subs	r3, r0, #0
 801da78:	d000      	beq.n	801da7c <MX_USBPD_Init+0x28>
  {
    while(1);
 801da7a:	e7fe      	b.n	801da7a <MX_USBPD_Init+0x26>
  }

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

  if (USBPD_OK != USBPD_DPM_InitOS())
 801da7c:	f000 f8f8 	bl	801dc70 <USBPD_DPM_InitOS>
 801da80:	1e03      	subs	r3, r0, #0
 801da82:	d000      	beq.n	801da86 <MX_USBPD_Init+0x32>
  {
    while(1);
 801da84:	e7fe      	b.n	801da84 <MX_USBPD_Init+0x30>
  __ASM volatile ("cpsie i" : : : "memory");
 801da86:	b662      	cpsie	i
}
 801da88:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN EnableIRQ */
  /* Enable IRQ which has been disabled by FreeRTOS services */
  __enable_irq();
  /* USER CODE END EnableIRQ */

}
 801da8a:	46c0      	nop			; (mov r8, r8)
 801da8c:	46bd      	mov	sp, r7
 801da8e:	bd80      	pop	{r7, pc}
 801da90:	08018315 	.word	0x08018315
 801da94:	080182ed 	.word	0x080182ed
 801da98:	0801dab1 	.word	0x0801dab1
 801da9c:	0801daa1 	.word	0x0801daa1

0801daa0 <BSP_GetBoardName>:
/**
  * @brief  This method returns the board name
  * @retval pointer to the board name string
  */
__weak const uint8_t* BSP_GetBoardName(void)
{
 801daa0:	b580      	push	{r7, lr}
 801daa2:	af00      	add	r7, sp, #0
  return (const uint8_t*)BSP_BOARD_NAME;
 801daa4:	4b01      	ldr	r3, [pc, #4]	; (801daac <BSP_GetBoardName+0xc>)
}
 801daa6:	0018      	movs	r0, r3
 801daa8:	46bd      	mov	sp, r7
 801daaa:	bd80      	pop	{r7, pc}
 801daac:	08029d24 	.word	0x08029d24

0801dab0 <BSP_GetBoardID>:
/**
  * @brief  This method returns the board ID
  * @retval pointer to the board ID string
  */
__weak const uint8_t* BSP_GetBoardID(void)
{
 801dab0:	b580      	push	{r7, lr}
 801dab2:	af00      	add	r7, sp, #0
  return (const uint8_t*)BSP_BOARD_ID;
 801dab4:	4b01      	ldr	r3, [pc, #4]	; (801dabc <BSP_GetBoardID+0xc>)
}
 801dab6:	0018      	movs	r0, r3
 801dab8:	46bd      	mov	sp, r7
 801daba:	bd80      	pop	{r7, pc}
 801dabc:	08029d30 	.word	0x08029d30

0801dac0 <USBPD_DPM_InitCore>:
/**
  * @brief  Initialize the core stack (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_InitCore(void)
{
 801dac0:	b5b0      	push	{r4, r5, r7, lr}
 801dac2:	b082      	sub	sp, #8
 801dac4:	af00      	add	r7, sp, #0
  /* variable to get dynamique memory allocated by usbpd stack */
  uint32_t stack_dynamemsize;
  USBPD_StatusTypeDef _retr = USBPD_OK;
 801dac6:	1dfb      	adds	r3, r7, #7
 801dac8:	2200      	movs	r2, #0
 801daca:	701a      	strb	r2, [r3, #0]
    USBPD_DPM_CADCallback,
    USBPD_DPM_CADTaskWakeUp
  };

  /* Check the lib selected */
  if (USBPD_TRUE != USBPD_PE_CheckLIB(LIB_ID))
 801dacc:	4b63      	ldr	r3, [pc, #396]	; (801dc5c <USBPD_DPM_InitCore+0x19c>)
 801dace:	0018      	movs	r0, r3
 801dad0:	f7e3 fd04 	bl	80014dc <USBPD_PE_CheckLIB>
 801dad4:	0003      	movs	r3, r0
 801dad6:	2b01      	cmp	r3, #1
 801dad8:	d003      	beq.n	801dae2 <USBPD_DPM_InitCore+0x22>
  {
    _retr = USBPD_ERROR;
 801dada:	1dfb      	adds	r3, r7, #7
 801dadc:	2202      	movs	r2, #2
 801dade:	701a      	strb	r2, [r3, #0]
    goto error;
 801dae0:	e0b6      	b.n	801dc50 <USBPD_DPM_InitCore+0x190>
  }

  /* to get how much memory are dynamically allocated by the stack
     the memory return is corresponding to 2 ports so if the application
     managed only one port divide the value return by 2                   */
  stack_dynamemsize = USBPD_PE_GetMemoryConsumption();
 801dae2:	f7e3 fd09 	bl	80014f8 <USBPD_PE_GetMemoryConsumption>
 801dae6:	0003      	movs	r3, r0
 801dae8:	603b      	str	r3, [r7, #0]

  /* done to avoid warning */
  (void)stack_dynamemsize;

  /* Initialise the TRACE */
  USBPD_TRACE_Init();
 801daea:	f7f7 ff73 	bl	80159d4 <USBPD_TRACE_Init>

  for (uint8_t _port_index = 0; _port_index < USBPD_PORT_COUNT; ++_port_index)
 801daee:	1dbb      	adds	r3, r7, #6
 801daf0:	2200      	movs	r2, #0
 801daf2:	701a      	strb	r2, [r3, #0]
 801daf4:	e0a6      	b.n	801dc44 <USBPD_DPM_InitCore+0x184>
  {
    /* Variable to be sure that DPM is correctly initialized */
    DPM_Params[_port_index].DPM_Initialized = USBPD_FALSE;
 801daf6:	1dbb      	adds	r3, r7, #6
 801daf8:	781b      	ldrb	r3, [r3, #0]
 801dafa:	4a59      	ldr	r2, [pc, #356]	; (801dc60 <USBPD_DPM_InitCore+0x1a0>)
 801dafc:	009b      	lsls	r3, r3, #2
 801dafe:	18d3      	adds	r3, r2, r3
 801db00:	785a      	ldrb	r2, [r3, #1]
 801db02:	2108      	movs	r1, #8
 801db04:	438a      	bics	r2, r1
 801db06:	705a      	strb	r2, [r3, #1]

    /* check the stack settings */
    DPM_Params[_port_index].PE_SpecRevision  = DPM_Settings[_port_index].PE_SpecRevision;
 801db08:	1dbb      	adds	r3, r7, #6
 801db0a:	781a      	ldrb	r2, [r3, #0]
 801db0c:	1dbb      	adds	r3, r7, #6
 801db0e:	7818      	ldrb	r0, [r3, #0]
 801db10:	4954      	ldr	r1, [pc, #336]	; (801dc64 <USBPD_DPM_InitCore+0x1a4>)
 801db12:	0013      	movs	r3, r2
 801db14:	005b      	lsls	r3, r3, #1
 801db16:	189b      	adds	r3, r3, r2
 801db18:	009b      	lsls	r3, r3, #2
 801db1a:	18cb      	adds	r3, r1, r3
 801db1c:	791b      	ldrb	r3, [r3, #4]
 801db1e:	079b      	lsls	r3, r3, #30
 801db20:	0f9b      	lsrs	r3, r3, #30
 801db22:	b2d9      	uxtb	r1, r3
 801db24:	4b4e      	ldr	r3, [pc, #312]	; (801dc60 <USBPD_DPM_InitCore+0x1a0>)
 801db26:	0082      	lsls	r2, r0, #2
 801db28:	2003      	movs	r0, #3
 801db2a:	4001      	ands	r1, r0
 801db2c:	000c      	movs	r4, r1
 801db2e:	5cd1      	ldrb	r1, [r2, r3]
 801db30:	2003      	movs	r0, #3
 801db32:	4381      	bics	r1, r0
 801db34:	1c08      	adds	r0, r1, #0
 801db36:	1c21      	adds	r1, r4, #0
 801db38:	4301      	orrs	r1, r0
 801db3a:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].PE_PowerRole     = DPM_Settings[_port_index].PE_DefaultRole;
 801db3c:	1dbb      	adds	r3, r7, #6
 801db3e:	781a      	ldrb	r2, [r3, #0]
 801db40:	1dbb      	adds	r3, r7, #6
 801db42:	7818      	ldrb	r0, [r3, #0]
 801db44:	4947      	ldr	r1, [pc, #284]	; (801dc64 <USBPD_DPM_InitCore+0x1a4>)
 801db46:	0013      	movs	r3, r2
 801db48:	005b      	lsls	r3, r3, #1
 801db4a:	189b      	adds	r3, r3, r2
 801db4c:	009b      	lsls	r3, r3, #2
 801db4e:	18cb      	adds	r3, r1, r3
 801db50:	791b      	ldrb	r3, [r3, #4]
 801db52:	075b      	lsls	r3, r3, #29
 801db54:	0fdb      	lsrs	r3, r3, #31
 801db56:	b2d9      	uxtb	r1, r3
 801db58:	4b41      	ldr	r3, [pc, #260]	; (801dc60 <USBPD_DPM_InitCore+0x1a0>)
 801db5a:	0082      	lsls	r2, r0, #2
 801db5c:	2001      	movs	r0, #1
 801db5e:	4001      	ands	r1, r0
 801db60:	008c      	lsls	r4, r1, #2
 801db62:	5cd1      	ldrb	r1, [r2, r3]
 801db64:	2004      	movs	r0, #4
 801db66:	4381      	bics	r1, r0
 801db68:	1c08      	adds	r0, r1, #0
 801db6a:	1c21      	adds	r1, r4, #0
 801db6c:	4301      	orrs	r1, r0
 801db6e:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].PE_SwapOngoing   = USBPD_FALSE;
 801db70:	1dbb      	adds	r3, r7, #6
 801db72:	781a      	ldrb	r2, [r3, #0]
 801db74:	4b3a      	ldr	r3, [pc, #232]	; (801dc60 <USBPD_DPM_InitCore+0x1a0>)
 801db76:	0092      	lsls	r2, r2, #2
 801db78:	5cd1      	ldrb	r1, [r2, r3]
 801db7a:	2010      	movs	r0, #16
 801db7c:	4381      	bics	r1, r0
 801db7e:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].ActiveCCIs       = CCNONE;
 801db80:	1dbb      	adds	r3, r7, #6
 801db82:	781a      	ldrb	r2, [r3, #0]
 801db84:	4b36      	ldr	r3, [pc, #216]	; (801dc60 <USBPD_DPM_InitCore+0x1a0>)
 801db86:	0092      	lsls	r2, r2, #2
 801db88:	5cd1      	ldrb	r1, [r2, r3]
 801db8a:	203f      	movs	r0, #63	; 0x3f
 801db8c:	4001      	ands	r1, r0
 801db8e:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].VconnCCIs        = CCNONE;
 801db90:	1dbb      	adds	r3, r7, #6
 801db92:	781b      	ldrb	r3, [r3, #0]
 801db94:	4a32      	ldr	r2, [pc, #200]	; (801dc60 <USBPD_DPM_InitCore+0x1a0>)
 801db96:	009b      	lsls	r3, r3, #2
 801db98:	18d3      	adds	r3, r2, r3
 801db9a:	785a      	ldrb	r2, [r3, #1]
 801db9c:	2160      	movs	r1, #96	; 0x60
 801db9e:	438a      	bics	r2, r1
 801dba0:	705a      	strb	r2, [r3, #1]
    DPM_Params[_port_index].VconnStatus      = USBPD_FALSE;
 801dba2:	1dbb      	adds	r3, r7, #6
 801dba4:	781b      	ldrb	r3, [r3, #0]
 801dba6:	4a2e      	ldr	r2, [pc, #184]	; (801dc60 <USBPD_DPM_InitCore+0x1a0>)
 801dba8:	009b      	lsls	r3, r3, #2
 801dbaa:	18d3      	adds	r3, r2, r3
 801dbac:	785a      	ldrb	r2, [r3, #1]
 801dbae:	217f      	movs	r1, #127	; 0x7f
 801dbb0:	400a      	ands	r2, r1
 801dbb2:	705a      	strb	r2, [r3, #1]

    /* CAD SET UP : Port 0 */
    CHECK_CAD_FUNCTION_CALL(USBPD_CAD_Init(_port_index,
 801dbb4:	1dbb      	adds	r3, r7, #6
 801dbb6:	781a      	ldrb	r2, [r3, #0]
 801dbb8:	0013      	movs	r3, r2
 801dbba:	005b      	lsls	r3, r3, #1
 801dbbc:	189b      	adds	r3, r3, r2
 801dbbe:	009b      	lsls	r3, r3, #2
 801dbc0:	4a28      	ldr	r2, [pc, #160]	; (801dc64 <USBPD_DPM_InitCore+0x1a4>)
 801dbc2:	189c      	adds	r4, r3, r2
 801dbc4:	1dbb      	adds	r3, r7, #6
 801dbc6:	781b      	ldrb	r3, [r3, #0]
 801dbc8:	009a      	lsls	r2, r3, #2
 801dbca:	4b25      	ldr	r3, [pc, #148]	; (801dc60 <USBPD_DPM_InitCore+0x1a0>)
 801dbcc:	18d2      	adds	r2, r2, r3
 801dbce:	4926      	ldr	r1, [pc, #152]	; (801dc68 <USBPD_DPM_InitCore+0x1a8>)
 801dbd0:	1dbb      	adds	r3, r7, #6
 801dbd2:	7818      	ldrb	r0, [r3, #0]
 801dbd4:	0013      	movs	r3, r2
 801dbd6:	0022      	movs	r2, r4
 801dbd8:	f7e2 fa96 	bl	8000108 <USBPD_CAD_Init>
 801dbdc:	1e03      	subs	r3, r0, #0
 801dbde:	d003      	beq.n	801dbe8 <USBPD_DPM_InitCore+0x128>
 801dbe0:	1dfb      	adds	r3, r7, #7
 801dbe2:	2202      	movs	r2, #2
 801dbe4:	701a      	strb	r2, [r3, #0]
 801dbe6:	e033      	b.n	801dc50 <USBPD_DPM_InitCore+0x190>
                                           &CAD_cbs,
                                           &DPM_Settings[_port_index],
                                           &DPM_Params[_port_index]));

    /* PE SET UP : Port 0 */
    CHECK_PE_FUNCTION_CALL(USBPD_PE_Init(_port_index, (USBPD_SettingsTypeDef *)&DPM_Settings[_port_index],
 801dbe8:	1dbb      	adds	r3, r7, #6
 801dbea:	781a      	ldrb	r2, [r3, #0]
 801dbec:	0013      	movs	r3, r2
 801dbee:	005b      	lsls	r3, r3, #1
 801dbf0:	189b      	adds	r3, r3, r2
 801dbf2:	009b      	lsls	r3, r3, #2
 801dbf4:	4a1b      	ldr	r2, [pc, #108]	; (801dc64 <USBPD_DPM_InitCore+0x1a4>)
 801dbf6:	1899      	adds	r1, r3, r2
 801dbf8:	1dbb      	adds	r3, r7, #6
 801dbfa:	781b      	ldrb	r3, [r3, #0]
 801dbfc:	009a      	lsls	r2, r3, #2
 801dbfe:	4b18      	ldr	r3, [pc, #96]	; (801dc60 <USBPD_DPM_InitCore+0x1a0>)
 801dc00:	18d2      	adds	r2, r2, r3
 801dc02:	1dfc      	adds	r4, r7, #7
 801dc04:	4d19      	ldr	r5, [pc, #100]	; (801dc6c <USBPD_DPM_InitCore+0x1ac>)
 801dc06:	1dbb      	adds	r3, r7, #6
 801dc08:	7818      	ldrb	r0, [r3, #0]
 801dc0a:	002b      	movs	r3, r5
 801dc0c:	f7e2 fb5a 	bl	80002c4 <USBPD_PE_Init>
 801dc10:	0003      	movs	r3, r0
 801dc12:	7023      	strb	r3, [r4, #0]
 801dc14:	1dfb      	adds	r3, r7, #7
 801dc16:	781b      	ldrb	r3, [r3, #0]
 801dc18:	2b00      	cmp	r3, #0
 801dc1a:	d119      	bne.n	801dc50 <USBPD_DPM_InitCore+0x190>
                                         &DPM_Params[_port_index], &dpmCallbacks));

    /* DPM is correctly initialized */
    DPM_Params[_port_index].DPM_Initialized = USBPD_TRUE;
 801dc1c:	1dbb      	adds	r3, r7, #6
 801dc1e:	781b      	ldrb	r3, [r3, #0]
 801dc20:	4a0f      	ldr	r2, [pc, #60]	; (801dc60 <USBPD_DPM_InitCore+0x1a0>)
 801dc22:	009b      	lsls	r3, r3, #2
 801dc24:	18d3      	adds	r3, r2, r3
 801dc26:	785a      	ldrb	r2, [r3, #1]
 801dc28:	2108      	movs	r1, #8
 801dc2a:	430a      	orrs	r2, r1
 801dc2c:	705a      	strb	r2, [r3, #1]

    /* Enable CAD on Port 0 */
    USBPD_CAD_PortEnable(_port_index, USBPD_CAD_ENABLE);
 801dc2e:	1dbb      	adds	r3, r7, #6
 801dc30:	781b      	ldrb	r3, [r3, #0]
 801dc32:	2101      	movs	r1, #1
 801dc34:	0018      	movs	r0, r3
 801dc36:	f7e2 fa94 	bl	8000162 <USBPD_CAD_PortEnable>
  for (uint8_t _port_index = 0; _port_index < USBPD_PORT_COUNT; ++_port_index)
 801dc3a:	1dbb      	adds	r3, r7, #6
 801dc3c:	1dba      	adds	r2, r7, #6
 801dc3e:	7812      	ldrb	r2, [r2, #0]
 801dc40:	3201      	adds	r2, #1
 801dc42:	701a      	strb	r2, [r3, #0]
 801dc44:	1dbb      	adds	r3, r7, #6
 801dc46:	781b      	ldrb	r3, [r3, #0]
 801dc48:	2b00      	cmp	r3, #0
 801dc4a:	d100      	bne.n	801dc4e <USBPD_DPM_InitCore+0x18e>
 801dc4c:	e753      	b.n	801daf6 <USBPD_DPM_InitCore+0x36>

#ifdef _LOW_POWER
  USBPD_LOWPOWER_Init();
#endif /* _LOW_POWER */

error :
 801dc4e:	46c0      	nop			; (mov r8, r8)
  return _retr;
 801dc50:	1dfb      	adds	r3, r7, #7
 801dc52:	781b      	ldrb	r3, [r3, #0]
}
 801dc54:	0018      	movs	r0, r3
 801dc56:	46bd      	mov	sp, r7
 801dc58:	b002      	add	sp, #8
 801dc5a:	bdb0      	pop	{r4, r5, r7, pc}
 801dc5c:	30410000 	.word	0x30410000
 801dc60:	200033ec 	.word	0x200033ec
 801dc64:	200001a4 	.word	0x200001a4
 801dc68:	0802adf0 	.word	0x0802adf0
 801dc6c:	0802adf8 	.word	0x0802adf8

0801dc70 <USBPD_DPM_InitOS>:
/**
  * @brief  Initialize the OS parts (task, queue,... )
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_InitOS(void)
{
 801dc70:	b590      	push	{r4, r7, lr}
 801dc72:	b08d      	sub	sp, #52	; 0x34
 801dc74:	af00      	add	r7, sp, #0
  OS_INIT();
 801dc76:	242f      	movs	r4, #47	; 0x2f
 801dc78:	193b      	adds	r3, r7, r4
 801dc7a:	2200      	movs	r2, #0
 801dc7c:	701a      	strb	r2, [r3, #0]
  {
    OS_CREATE_QUEUE(CADQueueId, "QCAD", USBPD_PORT_COUNT, OS_ELEMENT_SIZE);
 801dc7e:	2200      	movs	r2, #0
 801dc80:	2102      	movs	r1, #2
 801dc82:	2001      	movs	r0, #1
 801dc84:	f7fd fa5a 	bl	801b13c <osMessageQueueNew>
 801dc88:	0002      	movs	r2, r0
 801dc8a:	4b32      	ldr	r3, [pc, #200]	; (801dd54 <USBPD_DPM_InitOS+0xe4>)
 801dc8c:	601a      	str	r2, [r3, #0]
    OS_DEFINE_TASK(CAD, USBPD_CAD_Task, OS_CAD_PRIORITY, OS_CAD_STACK_SIZE, NULL);
    OS_CREATE_TASK(CADThread, CAD, USBPD_CAD_Task,  OS_CAD_PRIORITY, OS_CAD_STACK_SIZE, (int)NULL);
 801dc8e:	1d3b      	adds	r3, r7, #4
 801dc90:	0018      	movs	r0, r3
 801dc92:	2324      	movs	r3, #36	; 0x24
 801dc94:	001a      	movs	r2, r3
 801dc96:	2100      	movs	r1, #0
 801dc98:	f009 fd32 	bl	8027700 <memset>
 801dc9c:	1d3b      	adds	r3, r7, #4
 801dc9e:	4a2e      	ldr	r2, [pc, #184]	; (801dd58 <USBPD_DPM_InitOS+0xe8>)
 801dca0:	601a      	str	r2, [r3, #0]
 801dca2:	1d3b      	adds	r3, r7, #4
 801dca4:	2296      	movs	r2, #150	; 0x96
 801dca6:	00d2      	lsls	r2, r2, #3
 801dca8:	615a      	str	r2, [r3, #20]
 801dcaa:	1d3b      	adds	r3, r7, #4
 801dcac:	2230      	movs	r2, #48	; 0x30
 801dcae:	619a      	str	r2, [r3, #24]
 801dcb0:	1d3a      	adds	r2, r7, #4
 801dcb2:	4b2a      	ldr	r3, [pc, #168]	; (801dd5c <USBPD_DPM_InitOS+0xec>)
 801dcb4:	2100      	movs	r1, #0
 801dcb6:	0018      	movs	r0, r3
 801dcb8:	f7fd f93e 	bl	801af38 <osThreadNew>
 801dcbc:	0002      	movs	r2, r0
 801dcbe:	4b28      	ldr	r3, [pc, #160]	; (801dd60 <USBPD_DPM_InitOS+0xf0>)
 801dcc0:	601a      	str	r2, [r3, #0]
 801dcc2:	4b27      	ldr	r3, [pc, #156]	; (801dd60 <USBPD_DPM_InitOS+0xf0>)
 801dcc4:	681b      	ldr	r3, [r3, #0]
 801dcc6:	2b00      	cmp	r3, #0
 801dcc8:	d103      	bne.n	801dcd2 <USBPD_DPM_InitOS+0x62>
 801dcca:	193b      	adds	r3, r7, r4
 801dccc:	2202      	movs	r2, #2
 801dcce:	701a      	strb	r2, [r3, #0]
 801dcd0:	e039      	b.n	801dd46 <USBPD_DPM_InitOS+0xd6>
  }

  /* Create the queue corresponding to PE task */
  for (uint32_t index = 0; index < USBPD_PORT_COUNT; index++)
 801dcd2:	2300      	movs	r3, #0
 801dcd4:	62bb      	str	r3, [r7, #40]	; 0x28
 801dcd6:	e032      	b.n	801dd3e <USBPD_DPM_InitOS+0xce>
  {
    OS_CREATE_QUEUE(PEQueueId[index], "QPE", 1, OS_ELEMENT_SIZE);
 801dcd8:	2200      	movs	r2, #0
 801dcda:	2102      	movs	r1, #2
 801dcdc:	2001      	movs	r0, #1
 801dcde:	f7fd fa2d 	bl	801b13c <osMessageQueueNew>
 801dce2:	0001      	movs	r1, r0
 801dce4:	4b1f      	ldr	r3, [pc, #124]	; (801dd64 <USBPD_DPM_InitOS+0xf4>)
 801dce6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801dce8:	0092      	lsls	r2, r2, #2
 801dcea:	50d1      	str	r1, [r2, r3]

    if (index == USBPD_PORT_0)
 801dcec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801dcee:	2b00      	cmp	r3, #0
 801dcf0:	d122      	bne.n	801dd38 <USBPD_DPM_InitOS+0xc8>
    {
      /* Tasks definition */
      OS_DEFINE_TASK(PE_0, USBPD_PE_Task, OS_PE_PRIORITY,  OS_PE_STACK_SIZE,  USBPD_PORT_0);
      OS_CREATE_TASK(DPM_PEThreadId_Table[USBPD_PORT_0], PE_0, USBPD_PE_Task,
 801dcf2:	1d3b      	adds	r3, r7, #4
 801dcf4:	0018      	movs	r0, r3
 801dcf6:	2324      	movs	r3, #36	; 0x24
 801dcf8:	001a      	movs	r2, r3
 801dcfa:	2100      	movs	r1, #0
 801dcfc:	f009 fd00 	bl	8027700 <memset>
 801dd00:	1d3b      	adds	r3, r7, #4
 801dd02:	4a19      	ldr	r2, [pc, #100]	; (801dd68 <USBPD_DPM_InitOS+0xf8>)
 801dd04:	601a      	str	r2, [r3, #0]
 801dd06:	1d3b      	adds	r3, r7, #4
 801dd08:	22af      	movs	r2, #175	; 0xaf
 801dd0a:	00d2      	lsls	r2, r2, #3
 801dd0c:	615a      	str	r2, [r3, #20]
 801dd0e:	1d3b      	adds	r3, r7, #4
 801dd10:	2220      	movs	r2, #32
 801dd12:	619a      	str	r2, [r3, #24]
 801dd14:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801dd16:	1d3a      	adds	r2, r7, #4
 801dd18:	4b14      	ldr	r3, [pc, #80]	; (801dd6c <USBPD_DPM_InitOS+0xfc>)
 801dd1a:	0018      	movs	r0, r3
 801dd1c:	f7fd f90c 	bl	801af38 <osThreadNew>
 801dd20:	0002      	movs	r2, r0
 801dd22:	4b13      	ldr	r3, [pc, #76]	; (801dd70 <USBPD_DPM_InitOS+0x100>)
 801dd24:	601a      	str	r2, [r3, #0]
 801dd26:	4b12      	ldr	r3, [pc, #72]	; (801dd70 <USBPD_DPM_InitOS+0x100>)
 801dd28:	681b      	ldr	r3, [r3, #0]
 801dd2a:	2b00      	cmp	r3, #0
 801dd2c:	d104      	bne.n	801dd38 <USBPD_DPM_InitOS+0xc8>
 801dd2e:	232f      	movs	r3, #47	; 0x2f
 801dd30:	18fb      	adds	r3, r7, r3
 801dd32:	2202      	movs	r2, #2
 801dd34:	701a      	strb	r2, [r3, #0]
 801dd36:	e006      	b.n	801dd46 <USBPD_DPM_InitOS+0xd6>
  for (uint32_t index = 0; index < USBPD_PORT_COUNT; index++)
 801dd38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801dd3a:	3301      	adds	r3, #1
 801dd3c:	62bb      	str	r3, [r7, #40]	; 0x28
 801dd3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801dd40:	2b00      	cmp	r3, #0
 801dd42:	d0c9      	beq.n	801dcd8 <USBPD_DPM_InitOS+0x68>
      OS_CREATE_TASK(DPM_PEThreadId_Table[USBPD_PORT_1], PE_1, USBPD_PE_Task,
                     OS_PE_PRIORITY, OS_PE_STACK_SIZE, (int)index);
    }
#endif /* USBPD_PORT_COUNT > 1*/
  }
error:
 801dd44:	46c0      	nop			; (mov r8, r8)

  return _retr;
 801dd46:	232f      	movs	r3, #47	; 0x2f
 801dd48:	18fb      	adds	r3, r7, r3
 801dd4a:	781b      	ldrb	r3, [r3, #0]
}
 801dd4c:	0018      	movs	r0, r3
 801dd4e:	46bd      	mov	sp, r7
 801dd50:	b00d      	add	sp, #52	; 0x34
 801dd52:	bd90      	pop	{r4, r7, pc}
 801dd54:	200033e0 	.word	0x200033e0
 801dd58:	08029d38 	.word	0x08029d38
 801dd5c:	0801de69 	.word	0x0801de69
 801dd60:	200033e4 	.word	0x200033e4
 801dd64:	200033e8 	.word	0x200033e8
 801dd68:	08029d3c 	.word	0x08029d3c
 801dd6c:	0801de05 	.word	0x0801de05
 801dd70:	200033dc 	.word	0x200033dc

0801dd74 <USBPD_DPM_TimerCounter>:
/**
  * @brief  Initialize DPM (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD status
  */
void USBPD_DPM_TimerCounter(void)
{
 801dd74:	b580      	push	{r7, lr}
 801dd76:	af00      	add	r7, sp, #0
  /* Call PE/PRL timers functions only if DPM is initialized */
  if (USBPD_TRUE == DPM_Params[USBPD_PORT_0].DPM_Initialized)
 801dd78:	4b09      	ldr	r3, [pc, #36]	; (801dda0 <USBPD_DPM_TimerCounter+0x2c>)
 801dd7a:	785b      	ldrb	r3, [r3, #1]
 801dd7c:	2208      	movs	r2, #8
 801dd7e:	4013      	ands	r3, r2
 801dd80:	b2db      	uxtb	r3, r3
 801dd82:	2b00      	cmp	r3, #0
 801dd84:	d008      	beq.n	801dd98 <USBPD_DPM_TimerCounter+0x24>
  {
    USBPD_DPM_UserTimerCounter(USBPD_PORT_0);
 801dd86:	2000      	movs	r0, #0
 801dd88:	f000 fa6c 	bl	801e264 <USBPD_DPM_UserTimerCounter>
    USBPD_PE_TimerCounter(USBPD_PORT_0);
 801dd8c:	2000      	movs	r0, #0
 801dd8e:	f7e2 faf6 	bl	800037e <USBPD_PE_TimerCounter>
    USBPD_PRL_TimerCounter(USBPD_PORT_0);
 801dd92:	2000      	movs	r0, #0
 801dd94:	f7e7 fc48 	bl	8005628 <USBPD_PRL_TimerCounter>
    USBPD_PE_TimerCounter(USBPD_PORT_1);
    USBPD_PRL_TimerCounter(USBPD_PORT_1);
  }
#endif /* USBPD_PORT_COUNT == 2 */

}
 801dd98:	46c0      	nop			; (mov r8, r8)
 801dd9a:	46bd      	mov	sp, r7
 801dd9c:	bd80      	pop	{r7, pc}
 801dd9e:	46c0      	nop			; (mov r8, r8)
 801dda0:	200033ec 	.word	0x200033ec

0801dda4 <USBPD_PE_TaskWakeUp>:
  * @brief  WakeUp PE task
  * @param  PortNum port number
  * @retval None
  */
static void USBPD_PE_TaskWakeUp(uint8_t PortNum)
{
 801dda4:	b580      	push	{r7, lr}
 801dda6:	b084      	sub	sp, #16
 801dda8:	af00      	add	r7, sp, #0
 801ddaa:	0002      	movs	r2, r0
 801ddac:	1dfb      	adds	r3, r7, #7
 801ddae:	701a      	strb	r2, [r3, #0]
  OS_PUT_MESSAGE_QUEUE(PEQueueId[PortNum], 0xFFFFU, 0U);
 801ddb0:	4b08      	ldr	r3, [pc, #32]	; (801ddd4 <USBPD_PE_TaskWakeUp+0x30>)
 801ddb2:	60fb      	str	r3, [r7, #12]
 801ddb4:	1dfb      	adds	r3, r7, #7
 801ddb6:	781a      	ldrb	r2, [r3, #0]
 801ddb8:	4b07      	ldr	r3, [pc, #28]	; (801ddd8 <USBPD_PE_TaskWakeUp+0x34>)
 801ddba:	0092      	lsls	r2, r2, #2
 801ddbc:	58d0      	ldr	r0, [r2, r3]
 801ddbe:	230c      	movs	r3, #12
 801ddc0:	18f9      	adds	r1, r7, r3
 801ddc2:	2300      	movs	r3, #0
 801ddc4:	2200      	movs	r2, #0
 801ddc6:	f7fd fa33 	bl	801b230 <osMessageQueuePut>
}
 801ddca:	46c0      	nop			; (mov r8, r8)
 801ddcc:	46bd      	mov	sp, r7
 801ddce:	b004      	add	sp, #16
 801ddd0:	bd80      	pop	{r7, pc}
 801ddd2:	46c0      	nop			; (mov r8, r8)
 801ddd4:	0000ffff 	.word	0x0000ffff
 801ddd8:	200033e8 	.word	0x200033e8

0801dddc <USBPD_DPM_CADTaskWakeUp>:
/**
  * @brief  WakeUp CAD task
  * @retval None
  */
static void USBPD_DPM_CADTaskWakeUp(void)
{
 801dddc:	b580      	push	{r7, lr}
 801ddde:	b082      	sub	sp, #8
 801dde0:	af00      	add	r7, sp, #0
  OS_PUT_MESSAGE_QUEUE(CADQueueId, 0xFFFF, 0);
 801dde2:	4b06      	ldr	r3, [pc, #24]	; (801ddfc <USBPD_DPM_CADTaskWakeUp+0x20>)
 801dde4:	607b      	str	r3, [r7, #4]
 801dde6:	4b06      	ldr	r3, [pc, #24]	; (801de00 <USBPD_DPM_CADTaskWakeUp+0x24>)
 801dde8:	6818      	ldr	r0, [r3, #0]
 801ddea:	1d39      	adds	r1, r7, #4
 801ddec:	2300      	movs	r3, #0
 801ddee:	2200      	movs	r2, #0
 801ddf0:	f7fd fa1e 	bl	801b230 <osMessageQueuePut>
}
 801ddf4:	46c0      	nop			; (mov r8, r8)
 801ddf6:	46bd      	mov	sp, r7
 801ddf8:	b002      	add	sp, #8
 801ddfa:	bd80      	pop	{r7, pc}
 801ddfc:	0000ffff 	.word	0x0000ffff
 801de00:	200033e0 	.word	0x200033e0

0801de04 <USBPD_PE_Task>:
  * @brief  Main task for PE layer
  * @param  argument Not used
  * @retval None
  */
DEF_TASK_FUNCTION(USBPD_PE_Task)
{
 801de04:	b590      	push	{r4, r7, lr}
 801de06:	b087      	sub	sp, #28
 801de08:	af00      	add	r7, sp, #0
 801de0a:	6078      	str	r0, [r7, #4]
  uint8_t _port = (uint32_t)argument;
 801de0c:	687a      	ldr	r2, [r7, #4]
 801de0e:	2317      	movs	r3, #23
 801de10:	18fb      	adds	r3, r7, r3
 801de12:	701a      	strb	r2, [r3, #0]
  UTIL_LPM_SetOffMode(0 == _port ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */

  for (;;)
  {
    if (DPM_Params[_port].PE_IsConnected == USBPD_FALSE)
 801de14:	2317      	movs	r3, #23
 801de16:	18fb      	adds	r3, r7, r3
 801de18:	781b      	ldrb	r3, [r3, #0]
 801de1a:	4a11      	ldr	r2, [pc, #68]	; (801de60 <USBPD_PE_Task+0x5c>)
 801de1c:	009b      	lsls	r3, r3, #2
 801de1e:	18d3      	adds	r3, r2, r3
 801de20:	785b      	ldrb	r3, [r3, #1]
 801de22:	06db      	lsls	r3, r3, #27
 801de24:	0fdb      	lsrs	r3, r3, #31
 801de26:	b2db      	uxtb	r3, r3
 801de28:	2b00      	cmp	r3, #0
 801de2a:	d105      	bne.n	801de38 <USBPD_PE_Task+0x34>
    {
      /* if the port is no more connected, suspend the PE thread */
      OS_TASK_SUSPEND(OS_TASK_GETID());
 801de2c:	f7fd f91a 	bl	801b064 <osThreadGetId>
 801de30:	0003      	movs	r3, r0
 801de32:	0018      	movs	r0, r3
 801de34:	f7fd f922 	bl	801b07c <osThreadSuspend>
    }

    _timing = USBPD_PE_StateMachine_SNK(_port);
 801de38:	2417      	movs	r4, #23
 801de3a:	193b      	adds	r3, r7, r4
 801de3c:	781b      	ldrb	r3, [r3, #0]
 801de3e:	0018      	movs	r0, r3
 801de40:	f7e3 fff2 	bl	8001e28 <USBPD_PE_StateMachine_SNK>
 801de44:	0003      	movs	r3, r0
 801de46:	613b      	str	r3, [r7, #16]
 /* _DRP || ( _SRC && _SNK) */

    OS_GETMESSAGE_QUEUE(PEQueueId[_port], _timing);
 801de48:	193b      	adds	r3, r7, r4
 801de4a:	781a      	ldrb	r2, [r3, #0]
 801de4c:	4b05      	ldr	r3, [pc, #20]	; (801de64 <USBPD_PE_Task+0x60>)
 801de4e:	0092      	lsls	r2, r2, #2
 801de50:	58d0      	ldr	r0, [r2, r3]
 801de52:	693b      	ldr	r3, [r7, #16]
 801de54:	220c      	movs	r2, #12
 801de56:	18b9      	adds	r1, r7, r2
 801de58:	2200      	movs	r2, #0
 801de5a:	f7fd fa45 	bl	801b2e8 <osMessageQueueGet>
    if (DPM_Params[_port].PE_IsConnected == USBPD_FALSE)
 801de5e:	e7d9      	b.n	801de14 <USBPD_PE_Task+0x10>
 801de60:	200033ec 	.word	0x200033ec
 801de64:	200033e8 	.word	0x200033e8

0801de68 <USBPD_CAD_Task>:
  * @brief  Main task for CAD layer
  * @param  argument Not used
  * @retval None
  */
DEF_TASK_FUNCTION(USBPD_CAD_Task)
{
 801de68:	b580      	push	{r7, lr}
 801de6a:	b084      	sub	sp, #16
 801de6c:	af00      	add	r7, sp, #0
 801de6e:	6078      	str	r0, [r7, #4]
#ifdef _LOW_POWER
  UTIL_LPM_SetOffMode(LPM_CAD, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */
  for (;;)
  {
    _timing = USBPD_CAD_Process();
 801de70:	f7e2 f97e 	bl	8000170 <USBPD_CAD_Process>
 801de74:	0003      	movs	r3, r0
 801de76:	60fb      	str	r3, [r7, #12]
    OS_GETMESSAGE_QUEUE(CADQueueId, _timing);
 801de78:	4b04      	ldr	r3, [pc, #16]	; (801de8c <USBPD_CAD_Task+0x24>)
 801de7a:	6818      	ldr	r0, [r3, #0]
 801de7c:	68fb      	ldr	r3, [r7, #12]
 801de7e:	2208      	movs	r2, #8
 801de80:	18b9      	adds	r1, r7, r2
 801de82:	2200      	movs	r2, #0
 801de84:	f7fd fa30 	bl	801b2e8 <osMessageQueueGet>
    _timing = USBPD_CAD_Process();
 801de88:	e7f2      	b.n	801de70 <USBPD_CAD_Task+0x8>
 801de8a:	46c0      	nop			; (mov r8, r8)
 801de8c:	200033e0 	.word	0x200033e0

0801de90 <USBPD_DPM_CADCallback>:
  * @param  State     CAD state
  * @param  Cc        The Communication Channel for the USBPD communication
  * @retval None
  */
void USBPD_DPM_CADCallback(uint8_t PortNum, USBPD_CAD_EVENT State, CCxPin_TypeDef Cc)
{
 801de90:	b580      	push	{r7, lr}
 801de92:	b086      	sub	sp, #24
 801de94:	af02      	add	r7, sp, #8
 801de96:	603a      	str	r2, [r7, #0]
 801de98:	1dfb      	adds	r3, r7, #7
 801de9a:	1c02      	adds	r2, r0, #0
 801de9c:	701a      	strb	r2, [r3, #0]
 801de9e:	1dbb      	adds	r3, r7, #6
 801dea0:	1c0a      	adds	r2, r1, #0
 801dea2:	701a      	strb	r2, [r3, #0]
  USBPD_TRACE_Add(USBPD_TRACE_CADEVENT, PortNum, (uint8_t)State, NULL, 0);
 801dea4:	1dbb      	adds	r3, r7, #6
 801dea6:	781a      	ldrb	r2, [r3, #0]
 801dea8:	1dfb      	adds	r3, r7, #7
 801deaa:	7819      	ldrb	r1, [r3, #0]
 801deac:	2300      	movs	r3, #0
 801deae:	9300      	str	r3, [sp, #0]
 801deb0:	2300      	movs	r3, #0
 801deb2:	2003      	movs	r0, #3
 801deb4:	f7f7 fda4 	bl	8015a00 <USBPD_TRACE_Add>
 /* _TRACE */
  (void)(Cc);
  switch (State)
 801deb8:	1dbb      	adds	r3, r7, #6
 801deba:	781b      	ldrb	r3, [r3, #0]
 801debc:	2b04      	cmp	r3, #4
 801debe:	d009      	beq.n	801ded4 <USBPD_DPM_CADCallback+0x44>
 801dec0:	dd00      	ble.n	801dec4 <USBPD_DPM_CADCallback+0x34>
 801dec2:	e06f      	b.n	801dfa4 <USBPD_DPM_CADCallback+0x114>
 801dec4:	2b03      	cmp	r3, #3
 801dec6:	d01d      	beq.n	801df04 <USBPD_DPM_CADCallback+0x74>
 801dec8:	dc6c      	bgt.n	801dfa4 <USBPD_DPM_CADCallback+0x114>
 801deca:	2b01      	cmp	r3, #1
 801decc:	d01a      	beq.n	801df04 <USBPD_DPM_CADCallback+0x74>
 801dece:	2b02      	cmp	r3, #2
 801ded0:	d00c      	beq.n	801deec <USBPD_DPM_CADCallback+0x5c>
      USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_STOP);
      break;
    }
    default :
      /* nothing to do */
      break;
 801ded2:	e067      	b.n	801dfa4 <USBPD_DPM_CADCallback+0x114>
      USBPD_DPM_UserCableDetection(PortNum, USBPD_CAD_EVENT_ATTEMC);
 801ded4:	1dfb      	adds	r3, r7, #7
 801ded6:	781b      	ldrb	r3, [r3, #0]
 801ded8:	2104      	movs	r1, #4
 801deda:	0018      	movs	r0, r3
 801dedc:	f000 f968 	bl	801e1b0 <USBPD_DPM_UserCableDetection>
      DPM_StartPETask(PortNum);
 801dee0:	1dfb      	adds	r3, r7, #7
 801dee2:	781b      	ldrb	r3, [r3, #0]
 801dee4:	0018      	movs	r0, r3
 801dee6:	f000 f867 	bl	801dfb8 <DPM_StartPETask>
      break;
 801deea:	e05c      	b.n	801dfa6 <USBPD_DPM_CADCallback+0x116>
      USBPD_DPM_UserCableDetection(PortNum, USBPD_CAD_EVENT_ATTACHED);
 801deec:	1dfb      	adds	r3, r7, #7
 801deee:	781b      	ldrb	r3, [r3, #0]
 801def0:	2102      	movs	r1, #2
 801def2:	0018      	movs	r0, r3
 801def4:	f000 f95c 	bl	801e1b0 <USBPD_DPM_UserCableDetection>
      DPM_StartPETask(PortNum);
 801def8:	1dfb      	adds	r3, r7, #7
 801defa:	781b      	ldrb	r3, [r3, #0]
 801defc:	0018      	movs	r0, r3
 801defe:	f000 f85b 	bl	801dfb8 <DPM_StartPETask>
      break;
 801df02:	e050      	b.n	801dfa6 <USBPD_DPM_CADCallback+0x116>
      uint8_t _timeout = 0;
 801df04:	230f      	movs	r3, #15
 801df06:	18fb      	adds	r3, r7, r3
 801df08:	2200      	movs	r2, #0
 801df0a:	701a      	strb	r2, [r3, #0]
      USBPD_PE_TaskWakeUp(PortNum);
 801df0c:	1dfb      	adds	r3, r7, #7
 801df0e:	781b      	ldrb	r3, [r3, #0]
 801df10:	0018      	movs	r0, r3
 801df12:	f7ff ff47 	bl	801dda4 <USBPD_PE_TaskWakeUp>
      while (!OS_TASK_IS_SUPENDED(DPM_PEThreadId_Table[PortNum]))
 801df16:	e015      	b.n	801df44 <USBPD_DPM_CADCallback+0xb4>
        (void)OS_DELAY(1);
 801df18:	2001      	movs	r0, #1
 801df1a:	f7fd f8f3 	bl	801b104 <osDelay>
        _timeout++;
 801df1e:	210f      	movs	r1, #15
 801df20:	187b      	adds	r3, r7, r1
 801df22:	781a      	ldrb	r2, [r3, #0]
 801df24:	187b      	adds	r3, r7, r1
 801df26:	3201      	adds	r2, #1
 801df28:	701a      	strb	r2, [r3, #0]
        if (_timeout > 30u)
 801df2a:	187b      	adds	r3, r7, r1
 801df2c:	781b      	ldrb	r3, [r3, #0]
 801df2e:	2b1e      	cmp	r3, #30
 801df30:	d908      	bls.n	801df44 <USBPD_DPM_CADCallback+0xb4>
          (void)OS_TASK_SUSPEND(DPM_PEThreadId_Table[PortNum]);
 801df32:	1dfb      	adds	r3, r7, #7
 801df34:	781a      	ldrb	r2, [r3, #0]
 801df36:	4b1e      	ldr	r3, [pc, #120]	; (801dfb0 <USBPD_DPM_CADCallback+0x120>)
 801df38:	0092      	lsls	r2, r2, #2
 801df3a:	58d3      	ldr	r3, [r2, r3]
 801df3c:	0018      	movs	r0, r3
 801df3e:	f7fd f89d 	bl	801b07c <osThreadSuspend>
          break;
 801df42:	e00a      	b.n	801df5a <USBPD_DPM_CADCallback+0xca>
      while (!OS_TASK_IS_SUPENDED(DPM_PEThreadId_Table[PortNum]))
 801df44:	1dfb      	adds	r3, r7, #7
 801df46:	781a      	ldrb	r2, [r3, #0]
 801df48:	4b19      	ldr	r3, [pc, #100]	; (801dfb0 <USBPD_DPM_CADCallback+0x120>)
 801df4a:	0092      	lsls	r2, r2, #2
 801df4c:	58d3      	ldr	r3, [r2, r3]
 801df4e:	0018      	movs	r0, r3
 801df50:	f7fe f97e 	bl	801c250 <eTaskGetState>
 801df54:	0003      	movs	r3, r0
 801df56:	2b03      	cmp	r3, #3
 801df58:	d1de      	bne.n	801df18 <USBPD_DPM_CADCallback+0x88>
      USBPD_PE_StateMachine_Stop(PortNum);
 801df5a:	1dfb      	adds	r3, r7, #7
 801df5c:	781b      	ldrb	r3, [r3, #0]
 801df5e:	0018      	movs	r0, r3
 801df60:	f7e2 fa7b 	bl	800045a <USBPD_PE_StateMachine_Stop>
      DPM_Params[PortNum].PE_SwapOngoing = USBPD_FALSE;
 801df64:	1dfb      	adds	r3, r7, #7
 801df66:	781a      	ldrb	r2, [r3, #0]
 801df68:	4b12      	ldr	r3, [pc, #72]	; (801dfb4 <USBPD_DPM_CADCallback+0x124>)
 801df6a:	0092      	lsls	r2, r2, #2
 801df6c:	5cd1      	ldrb	r1, [r2, r3]
 801df6e:	2010      	movs	r0, #16
 801df70:	4381      	bics	r1, r0
 801df72:	54d1      	strb	r1, [r2, r3]
      DPM_Params[PortNum].PE_Power   = USBPD_POWER_NO;
 801df74:	1dfb      	adds	r3, r7, #7
 801df76:	781b      	ldrb	r3, [r3, #0]
 801df78:	4a0e      	ldr	r2, [pc, #56]	; (801dfb4 <USBPD_DPM_CADCallback+0x124>)
 801df7a:	009b      	lsls	r3, r3, #2
 801df7c:	18d3      	adds	r3, r2, r3
 801df7e:	785a      	ldrb	r2, [r3, #1]
 801df80:	2107      	movs	r1, #7
 801df82:	438a      	bics	r2, r1
 801df84:	705a      	strb	r2, [r3, #1]
      USBPD_DPM_UserCableDetection(PortNum, State);
 801df86:	1dbb      	adds	r3, r7, #6
 801df88:	781a      	ldrb	r2, [r3, #0]
 801df8a:	1dfb      	adds	r3, r7, #7
 801df8c:	781b      	ldrb	r3, [r3, #0]
 801df8e:	0011      	movs	r1, r2
 801df90:	0018      	movs	r0, r3
 801df92:	f000 f90d 	bl	801e1b0 <USBPD_DPM_UserCableDetection>
      USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_STOP);
 801df96:	1dfb      	adds	r3, r7, #7
 801df98:	781b      	ldrb	r3, [r3, #0]
 801df9a:	2169      	movs	r1, #105	; 0x69
 801df9c:	0018      	movs	r0, r3
 801df9e:	f000 f96b 	bl	801e278 <USBPD_DPM_Notification>
      break;
 801dfa2:	e000      	b.n	801dfa6 <USBPD_DPM_CADCallback+0x116>
      break;
 801dfa4:	46c0      	nop			; (mov r8, r8)
  }
}
 801dfa6:	46c0      	nop			; (mov r8, r8)
 801dfa8:	46bd      	mov	sp, r7
 801dfaa:	b004      	add	sp, #16
 801dfac:	bd80      	pop	{r7, pc}
 801dfae:	46c0      	nop			; (mov r8, r8)
 801dfb0:	200033dc 	.word	0x200033dc
 801dfb4:	200033ec 	.word	0x200033ec

0801dfb8 <DPM_StartPETask>:

static void DPM_StartPETask(uint8_t PortNum)
{
 801dfb8:	b580      	push	{r7, lr}
 801dfba:	b082      	sub	sp, #8
 801dfbc:	af00      	add	r7, sp, #0
 801dfbe:	0002      	movs	r2, r0
 801dfc0:	1dfb      	adds	r3, r7, #7
 801dfc2:	701a      	strb	r2, [r3, #0]
  USBPD_PE_StateMachine_Reset(PortNum);
 801dfc4:	1dfb      	adds	r3, r7, #7
 801dfc6:	781b      	ldrb	r3, [r3, #0]
 801dfc8:	0018      	movs	r0, r3
 801dfca:	f7e2 fa40 	bl	800044e <USBPD_PE_StateMachine_Reset>
  /* Resume the PE task */
  switch (PortNum)
 801dfce:	1dfb      	adds	r3, r7, #7
 801dfd0:	781b      	ldrb	r3, [r3, #0]
 801dfd2:	2b01      	cmp	r3, #1
 801dfd4:	d808      	bhi.n	801dfe8 <DPM_StartPETask+0x30>
  {
    case USBPD_PORT_0:
    case USBPD_PORT_1:
    {
      OS_TASK_RESUME(DPM_PEThreadId_Table[PortNum]);
 801dfd6:	1dfb      	adds	r3, r7, #7
 801dfd8:	781a      	ldrb	r2, [r3, #0]
 801dfda:	4b0a      	ldr	r3, [pc, #40]	; (801e004 <DPM_StartPETask+0x4c>)
 801dfdc:	0092      	lsls	r2, r2, #2
 801dfde:	58d3      	ldr	r3, [r2, r3]
 801dfe0:	0018      	movs	r0, r3
 801dfe2:	f7fd f86d 	bl	801b0c0 <osThreadResume>
      break;
 801dfe6:	e002      	b.n	801dfee <DPM_StartPETask+0x36>
    }
    default :
    {
      USBPD_DPM_ErrorHandler();
 801dfe8:	f000 f80e 	bl	801e008 <USBPD_DPM_ErrorHandler>
      break;
 801dfec:	46c0      	nop			; (mov r8, r8)
    }
  }
 /* _RTOS || THREADX */
  USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_START);
 801dfee:	1dfb      	adds	r3, r7, #7
 801dff0:	781b      	ldrb	r3, [r3, #0]
 801dff2:	2168      	movs	r1, #104	; 0x68
 801dff4:	0018      	movs	r0, r3
 801dff6:	f000 f93f 	bl	801e278 <USBPD_DPM_Notification>
}
 801dffa:	46c0      	nop			; (mov r8, r8)
 801dffc:	46bd      	mov	sp, r7
 801dffe:	b002      	add	sp, #8
 801e000:	bd80      	pop	{r7, pc}
 801e002:	46c0      	nop			; (mov r8, r8)
 801e004:	200033dc 	.word	0x200033dc

0801e008 <USBPD_DPM_ErrorHandler>:
 /* USBPDCORE_LIB_NO_PD */

__WEAK void USBPD_DPM_ErrorHandler(void)
{
 801e008:	b580      	push	{r7, lr}
 801e00a:	af00      	add	r7, sp, #0
  /* This function is called to block application execution
     in case of an unexpected behavior
     another solution could be to reset application */
  while (1u == 1u) {};
 801e00c:	e7fe      	b.n	801e00c <USBPD_DPM_ErrorHandler+0x4>
	...

0801e010 <USBPD_PWR_IF_SupplyReady>:
  * @param  PortNum Port number
  * @param  Vsafe   Vsafe status based on @ref USBPD_VSAFE_StatusTypeDef
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_PWR_IF_SupplyReady(uint8_t PortNum, USBPD_VSAFE_StatusTypeDef Vsafe)
{
 801e010:	b580      	push	{r7, lr}
 801e012:	b084      	sub	sp, #16
 801e014:	af00      	add	r7, sp, #0
 801e016:	0002      	movs	r2, r0
 801e018:	1dfb      	adds	r3, r7, #7
 801e01a:	701a      	strb	r2, [r3, #0]
 801e01c:	1dbb      	adds	r3, r7, #6
 801e01e:	1c0a      	adds	r2, r1, #0
 801e020:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_PWR_IF_SupplyReady */
  USBPD_StatusTypeDef status = USBPD_ERROR;
 801e022:	230f      	movs	r3, #15
 801e024:	18fb      	adds	r3, r7, r3
 801e026:	2202      	movs	r2, #2
 801e028:	701a      	strb	r2, [r3, #0]
  uint32_t _voltage;

  /* check for valid port */
  if (!USBPD_PORT_IsValid(PortNum))
 801e02a:	1dfb      	adds	r3, r7, #7
 801e02c:	781b      	ldrb	r3, [r3, #0]
 801e02e:	2b00      	cmp	r3, #0
 801e030:	d001      	beq.n	801e036 <USBPD_PWR_IF_SupplyReady+0x26>
  {
    return USBPD_ERROR;
 801e032:	2302      	movs	r3, #2
 801e034:	e024      	b.n	801e080 <USBPD_PWR_IF_SupplyReady+0x70>
  }

  BSP_USBPD_PWR_VBUSGetVoltage(PortNum, &_voltage);
 801e036:	1dfb      	adds	r3, r7, #7
 801e038:	781b      	ldrb	r3, [r3, #0]
 801e03a:	2208      	movs	r2, #8
 801e03c:	18ba      	adds	r2, r7, r2
 801e03e:	0011      	movs	r1, r2
 801e040:	0018      	movs	r0, r3
 801e042:	f001 fb7b 	bl	801f73c <BSP_USBPD_PWR_VBUSGetVoltage>

  if (USBPD_VSAFE_0V == Vsafe)
 801e046:	1dbb      	adds	r3, r7, #6
 801e048:	781b      	ldrb	r3, [r3, #0]
 801e04a:	2b00      	cmp	r3, #0
 801e04c:	d10a      	bne.n	801e064 <USBPD_PWR_IF_SupplyReady+0x54>
  {
    /* Vsafe0V */
    status = ((_voltage < USBPD_PWR_LOW_VBUS_THRESHOLD) ? USBPD_OK : USBPD_ERROR);
 801e04e:	68bb      	ldr	r3, [r7, #8]
 801e050:	4a0d      	ldr	r2, [pc, #52]	; (801e088 <USBPD_PWR_IF_SupplyReady+0x78>)
 801e052:	4293      	cmp	r3, r2
 801e054:	d801      	bhi.n	801e05a <USBPD_PWR_IF_SupplyReady+0x4a>
 801e056:	2200      	movs	r2, #0
 801e058:	e000      	b.n	801e05c <USBPD_PWR_IF_SupplyReady+0x4c>
 801e05a:	2202      	movs	r2, #2
 801e05c:	230f      	movs	r3, #15
 801e05e:	18fb      	adds	r3, r7, r3
 801e060:	701a      	strb	r2, [r3, #0]
 801e062:	e00a      	b.n	801e07a <USBPD_PWR_IF_SupplyReady+0x6a>
  }
  else
  {
    /* Vsafe5V */
    status = ((_voltage > USBPD_PWR_HIGH_VBUS_THRESHOLD) ? USBPD_OK : USBPD_ERROR);
 801e064:	68ba      	ldr	r2, [r7, #8]
 801e066:	23af      	movs	r3, #175	; 0xaf
 801e068:	011b      	lsls	r3, r3, #4
 801e06a:	429a      	cmp	r2, r3
 801e06c:	d901      	bls.n	801e072 <USBPD_PWR_IF_SupplyReady+0x62>
 801e06e:	2200      	movs	r2, #0
 801e070:	e000      	b.n	801e074 <USBPD_PWR_IF_SupplyReady+0x64>
 801e072:	2202      	movs	r2, #2
 801e074:	230f      	movs	r3, #15
 801e076:	18fb      	adds	r3, r7, r3
 801e078:	701a      	strb	r2, [r3, #0]
  }

  return status;
 801e07a:	230f      	movs	r3, #15
 801e07c:	18fb      	adds	r3, r7, r3
 801e07e:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_PWR_IF_SupplyReady */
}
 801e080:	0018      	movs	r0, r3
 801e082:	46bd      	mov	sp, r7
 801e084:	b004      	add	sp, #16
 801e086:	bd80      	pop	{r7, pc}
 801e088:	000002ed 	.word	0x000002ed

0801e08c <USBPD_PWR_IF_GetPortPDOs>:
  * @param  Ptr Pointer on address where PDO values should be written (u8 pointer)
  * @param  Size Pointer on nb of u32 written by PWR_IF (nb of PDOs)
  * @retval None
  */
void USBPD_PWR_IF_GetPortPDOs(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t *Size)
{
 801e08c:	b580      	push	{r7, lr}
 801e08e:	b084      	sub	sp, #16
 801e090:	af00      	add	r7, sp, #0
 801e092:	60ba      	str	r2, [r7, #8]
 801e094:	607b      	str	r3, [r7, #4]
 801e096:	230f      	movs	r3, #15
 801e098:	18fb      	adds	r3, r7, r3
 801e09a:	1c02      	adds	r2, r0, #0
 801e09c:	701a      	strb	r2, [r3, #0]
 801e09e:	230e      	movs	r3, #14
 801e0a0:	18fb      	adds	r3, r7, r3
 801e0a2:	1c0a      	adds	r2, r1, #0
 801e0a4:	701a      	strb	r2, [r3, #0]
    {
      *Size = USBPD_NbPDO[0];
 801e0a6:	4b08      	ldr	r3, [pc, #32]	; (801e0c8 <USBPD_PWR_IF_GetPortPDOs+0x3c>)
 801e0a8:	781b      	ldrb	r3, [r3, #0]
 801e0aa:	001a      	movs	r2, r3
 801e0ac:	687b      	ldr	r3, [r7, #4]
 801e0ae:	601a      	str	r2, [r3, #0]
      memcpy(Ptr,PORT0_PDO_ListSNK, sizeof(uint32_t) * USBPD_NbPDO[0]);
 801e0b0:	4b05      	ldr	r3, [pc, #20]	; (801e0c8 <USBPD_PWR_IF_GetPortPDOs+0x3c>)
 801e0b2:	781b      	ldrb	r3, [r3, #0]
 801e0b4:	009a      	lsls	r2, r3, #2
 801e0b6:	4905      	ldr	r1, [pc, #20]	; (801e0cc <USBPD_PWR_IF_GetPortPDOs+0x40>)
 801e0b8:	68bb      	ldr	r3, [r7, #8]
 801e0ba:	0018      	movs	r0, r3
 801e0bc:	f009 fcb9 	bl	8027a32 <memcpy>
    }
/* USER CODE BEGIN USBPD_PWR_IF_GetPortPDOs */

/* USER CODE END USBPD_PWR_IF_GetPortPDOs */
}
 801e0c0:	46c0      	nop			; (mov r8, r8)
 801e0c2:	46bd      	mov	sp, r7
 801e0c4:	b004      	add	sp, #16
 801e0c6:	bd80      	pop	{r7, pc}
 801e0c8:	2000022c 	.word	0x2000022c
 801e0cc:	20000230 	.word	0x20000230

0801e0d0 <USBPD_PWR_IF_GetVBUSStatus>:
  * @param PortNum Port number
  * @param PowerTypeStatus  Power type status based on @ref USBPD_VBUSPOWER_STATUS
  * @retval UBBPD_TRUE or USBPD_FALSE
  */
uint8_t USBPD_PWR_IF_GetVBUSStatus(uint8_t PortNum, USBPD_VBUSPOWER_STATUS PowerTypeStatus)
{
 801e0d0:	b580      	push	{r7, lr}
 801e0d2:	b084      	sub	sp, #16
 801e0d4:	af00      	add	r7, sp, #0
 801e0d6:	0002      	movs	r2, r0
 801e0d8:	1dfb      	adds	r3, r7, #7
 801e0da:	701a      	strb	r2, [r3, #0]
 801e0dc:	1dbb      	adds	r3, r7, #6
 801e0de:	1c0a      	adds	r2, r1, #0
 801e0e0:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_PWR_IF_GetVBUSStatus */
  uint8_t _status = USBPD_FALSE;
 801e0e2:	230f      	movs	r3, #15
 801e0e4:	18fb      	adds	r3, r7, r3
 801e0e6:	2200      	movs	r2, #0
 801e0e8:	701a      	strb	r2, [r3, #0]
  uint32_t _vbus = HW_IF_PWR_GetVoltage(PortNum);
 801e0ea:	1dfb      	adds	r3, r7, #7
 801e0ec:	781b      	ldrb	r3, [r3, #0]
 801e0ee:	0018      	movs	r0, r3
 801e0f0:	f7fa f8fc 	bl	80182ec <HW_IF_PWR_GetVoltage>
 801e0f4:	0003      	movs	r3, r0
 801e0f6:	60bb      	str	r3, [r7, #8]

  _vbus = 5000;
 801e0f8:	4b1b      	ldr	r3, [pc, #108]	; (801e168 <USBPD_PWR_IF_GetVBUSStatus+0x98>)
 801e0fa:	60bb      	str	r3, [r7, #8]
  switch(PowerTypeStatus)
 801e0fc:	1dbb      	adds	r3, r7, #6
 801e0fe:	781b      	ldrb	r3, [r3, #0]
 801e100:	2b02      	cmp	r3, #2
 801e102:	d018      	beq.n	801e136 <USBPD_PWR_IF_GetVBUSStatus+0x66>
 801e104:	dc21      	bgt.n	801e14a <USBPD_PWR_IF_GetVBUSStatus+0x7a>
 801e106:	2b00      	cmp	r3, #0
 801e108:	d002      	beq.n	801e110 <USBPD_PWR_IF_GetVBUSStatus+0x40>
 801e10a:	2b01      	cmp	r3, #1
 801e10c:	d009      	beq.n	801e122 <USBPD_PWR_IF_GetVBUSStatus+0x52>
    break;
  case USBPD_PWR_SNKDETACH:
    if (_vbus < USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
    break;
  default :
    break;
 801e10e:	e01c      	b.n	801e14a <USBPD_PWR_IF_GetVBUSStatus+0x7a>
    if (_vbus < USBPD_PWR_LOW_VBUS_THRESHOLD) _status = USBPD_TRUE;
 801e110:	68bb      	ldr	r3, [r7, #8]
 801e112:	4a16      	ldr	r2, [pc, #88]	; (801e16c <USBPD_PWR_IF_GetVBUSStatus+0x9c>)
 801e114:	4293      	cmp	r3, r2
 801e116:	d81a      	bhi.n	801e14e <USBPD_PWR_IF_GetVBUSStatus+0x7e>
 801e118:	230f      	movs	r3, #15
 801e11a:	18fb      	adds	r3, r7, r3
 801e11c:	2201      	movs	r2, #1
 801e11e:	701a      	strb	r2, [r3, #0]
    break;
 801e120:	e015      	b.n	801e14e <USBPD_PWR_IF_GetVBUSStatus+0x7e>
    if (_vbus >= USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
 801e122:	68ba      	ldr	r2, [r7, #8]
 801e124:	23af      	movs	r3, #175	; 0xaf
 801e126:	011b      	lsls	r3, r3, #4
 801e128:	429a      	cmp	r2, r3
 801e12a:	d312      	bcc.n	801e152 <USBPD_PWR_IF_GetVBUSStatus+0x82>
 801e12c:	230f      	movs	r3, #15
 801e12e:	18fb      	adds	r3, r7, r3
 801e130:	2201      	movs	r2, #1
 801e132:	701a      	strb	r2, [r3, #0]
    break;
 801e134:	e00d      	b.n	801e152 <USBPD_PWR_IF_GetVBUSStatus+0x82>
    if (_vbus < USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
 801e136:	68ba      	ldr	r2, [r7, #8]
 801e138:	23af      	movs	r3, #175	; 0xaf
 801e13a:	011b      	lsls	r3, r3, #4
 801e13c:	429a      	cmp	r2, r3
 801e13e:	d20a      	bcs.n	801e156 <USBPD_PWR_IF_GetVBUSStatus+0x86>
 801e140:	230f      	movs	r3, #15
 801e142:	18fb      	adds	r3, r7, r3
 801e144:	2201      	movs	r2, #1
 801e146:	701a      	strb	r2, [r3, #0]
    break;
 801e148:	e005      	b.n	801e156 <USBPD_PWR_IF_GetVBUSStatus+0x86>
    break;
 801e14a:	46c0      	nop			; (mov r8, r8)
 801e14c:	e004      	b.n	801e158 <USBPD_PWR_IF_GetVBUSStatus+0x88>
    break;
 801e14e:	46c0      	nop			; (mov r8, r8)
 801e150:	e002      	b.n	801e158 <USBPD_PWR_IF_GetVBUSStatus+0x88>
    break;
 801e152:	46c0      	nop			; (mov r8, r8)
 801e154:	e000      	b.n	801e158 <USBPD_PWR_IF_GetVBUSStatus+0x88>
    break;
 801e156:	46c0      	nop			; (mov r8, r8)
  }
  return _status;
 801e158:	230f      	movs	r3, #15
 801e15a:	18fb      	adds	r3, r7, r3
 801e15c:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_PWR_IF_GetVBUSStatus */
}
 801e15e:	0018      	movs	r0, r3
 801e160:	46bd      	mov	sp, r7
 801e162:	b004      	add	sp, #16
 801e164:	bd80      	pop	{r7, pc}
 801e166:	46c0      	nop			; (mov r8, r8)
 801e168:	00001388 	.word	0x00001388
 801e16c:	000002ed 	.word	0x000002ed

0801e170 <USBPD_DPM_UserInit>:
/**
  * @brief  Initialize DPM (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_UserInit(void)
{
 801e170:	b580      	push	{r7, lr}
 801e172:	af00      	add	r7, sp, #0
  {
	return USBPD_ERROR;
  }*/


  return USBPD_OK;
 801e174:	2300      	movs	r3, #0
/* USER CODE END USBPD_DPM_UserInit */
}
 801e176:	0018      	movs	r0, r3
 801e178:	46bd      	mov	sp, r7
 801e17a:	bd80      	pop	{r7, pc}

0801e17c <USBPD_DPM_SetNotification_GUI>:
  * @param  PtrPost       Pointer on function to send GUI notifications
  * @param  PtrSaveInfo   Pointer on function to save information from Port Partner
  * @retval None
  */
void USBPD_DPM_SetNotification_GUI(GUI_NOTIFICATION_FORMAT_SEND PtrFormatSend, GUI_NOTIFICATION_POST PtrPost, GUI_SAVE_INFO PtrSaveInfo)
{
 801e17c:	b580      	push	{r7, lr}
 801e17e:	b084      	sub	sp, #16
 801e180:	af00      	add	r7, sp, #0
 801e182:	60f8      	str	r0, [r7, #12]
 801e184:	60b9      	str	r1, [r7, #8]
 801e186:	607a      	str	r2, [r7, #4]
  DPM_GUI_PostNotificationMessage   = PtrPost;
 801e188:	4b06      	ldr	r3, [pc, #24]	; (801e1a4 <USBPD_DPM_SetNotification_GUI+0x28>)
 801e18a:	68ba      	ldr	r2, [r7, #8]
 801e18c:	601a      	str	r2, [r3, #0]
  DPM_GUI_FormatAndSendNotification = PtrFormatSend;
 801e18e:	4b06      	ldr	r3, [pc, #24]	; (801e1a8 <USBPD_DPM_SetNotification_GUI+0x2c>)
 801e190:	68fa      	ldr	r2, [r7, #12]
 801e192:	601a      	str	r2, [r3, #0]
  DPM_GUI_SaveInfo                  = PtrSaveInfo;
 801e194:	4b05      	ldr	r3, [pc, #20]	; (801e1ac <USBPD_DPM_SetNotification_GUI+0x30>)
 801e196:	687a      	ldr	r2, [r7, #4]
 801e198:	601a      	str	r2, [r3, #0]
}
 801e19a:	46c0      	nop			; (mov r8, r8)
 801e19c:	46bd      	mov	sp, r7
 801e19e:	b004      	add	sp, #16
 801e1a0:	bd80      	pop	{r7, pc}
 801e1a2:	46c0      	nop			; (mov r8, r8)
 801e1a4:	200033f0 	.word	0x200033f0
 801e1a8:	200033f4 	.word	0x200033f4
 801e1ac:	200033f8 	.word	0x200033f8

0801e1b0 <USBPD_DPM_UserCableDetection>:
  * @param  PortNum The handle of the port
  * @param  State CAD state
  * @retval None
  */
void USBPD_DPM_UserCableDetection(uint8_t PortNum, USBPD_CAD_EVENT State)
{
 801e1b0:	b590      	push	{r4, r7, lr}
 801e1b2:	b093      	sub	sp, #76	; 0x4c
 801e1b4:	af02      	add	r7, sp, #8
 801e1b6:	0002      	movs	r2, r0
 801e1b8:	1dfb      	adds	r3, r7, #7
 801e1ba:	701a      	strb	r2, [r3, #0]
 801e1bc:	1dbb      	adds	r3, r7, #6
 801e1be:	1c0a      	adds	r2, r1, #0
 801e1c0:	701a      	strb	r2, [r3, #0]
  switch(State)
 801e1c2:	1dbb      	adds	r3, r7, #6
 801e1c4:	781b      	ldrb	r3, [r3, #0]
 801e1c6:	2b02      	cmp	r3, #2
 801e1c8:	d001      	beq.n	801e1ce <USBPD_DPM_UserCableDetection+0x1e>
 801e1ca:	2b04      	cmp	r3, #4
 801e1cc:	d10b      	bne.n	801e1e6 <USBPD_DPM_UserCableDetection+0x36>
  {
  case USBPD_CAD_EVENT_ATTEMC:
  case USBPD_CAD_EVENT_ATTACHED:
    /* Format and send a notification to GUI if enabled */
    if (NULL != DPM_GUI_FormatAndSendNotification)
 801e1ce:	4b22      	ldr	r3, [pc, #136]	; (801e258 <USBPD_DPM_UserCableDetection+0xa8>)
 801e1d0:	681b      	ldr	r3, [r3, #0]
 801e1d2:	2b00      	cmp	r3, #0
 801e1d4:	d013      	beq.n	801e1fe <USBPD_DPM_UserCableDetection+0x4e>
    {
      DPM_GUI_FormatAndSendNotification(PortNum, DPM_GUI_NOTIF_ISCONNECTED, 0);
 801e1d6:	4b20      	ldr	r3, [pc, #128]	; (801e258 <USBPD_DPM_UserCableDetection+0xa8>)
 801e1d8:	681b      	ldr	r3, [r3, #0]
 801e1da:	1dfa      	adds	r2, r7, #7
 801e1dc:	7810      	ldrb	r0, [r2, #0]
 801e1de:	2200      	movs	r2, #0
 801e1e0:	2120      	movs	r1, #32
 801e1e2:	4798      	blx	r3
    }
    break;
 801e1e4:	e00b      	b.n	801e1fe <USBPD_DPM_UserCableDetection+0x4e>
  default :
    /* Format and send a notification to GUI if enabled */
    if (NULL != DPM_GUI_FormatAndSendNotification)
 801e1e6:	4b1c      	ldr	r3, [pc, #112]	; (801e258 <USBPD_DPM_UserCableDetection+0xa8>)
 801e1e8:	681b      	ldr	r3, [r3, #0]
 801e1ea:	2b00      	cmp	r3, #0
 801e1ec:	d008      	beq.n	801e200 <USBPD_DPM_UserCableDetection+0x50>
    {
      DPM_GUI_FormatAndSendNotification(PortNum, DPM_GUI_NOTIF_ISCONNECTED | DPM_GUI_NOTIF_POWER_EVENT, 0);
 801e1ee:	4b1a      	ldr	r3, [pc, #104]	; (801e258 <USBPD_DPM_UserCableDetection+0xa8>)
 801e1f0:	681b      	ldr	r3, [r3, #0]
 801e1f2:	1dfa      	adds	r2, r7, #7
 801e1f4:	7810      	ldrb	r0, [r2, #0]
 801e1f6:	4919      	ldr	r1, [pc, #100]	; (801e25c <USBPD_DPM_UserCableDetection+0xac>)
 801e1f8:	2200      	movs	r2, #0
 801e1fa:	4798      	blx	r3
 801e1fc:	e000      	b.n	801e200 <USBPD_DPM_UserCableDetection+0x50>
    break;
 801e1fe:	46c0      	nop			; (mov r8, r8)
    }
  }
/* USER CODE BEGIN USBPD_DPM_UserCableDetection */
DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_UserCableDetection");
 801e200:	4a17      	ldr	r2, [pc, #92]	; (801e260 <USBPD_DPM_UserCableDetection+0xb0>)
 801e202:	240c      	movs	r4, #12
 801e204:	193b      	adds	r3, r7, r4
 801e206:	2132      	movs	r1, #50	; 0x32
 801e208:	0018      	movs	r0, r3
 801e20a:	f009 f9d9 	bl	80275c0 <sniprintf>
 801e20e:	0002      	movs	r2, r0
 801e210:	213f      	movs	r1, #63	; 0x3f
 801e212:	187b      	adds	r3, r7, r1
 801e214:	701a      	strb	r2, [r3, #0]
 801e216:	187b      	adds	r3, r7, r1
 801e218:	781b      	ldrb	r3, [r3, #0]
 801e21a:	2b31      	cmp	r3, #49	; 0x31
 801e21c:	d80d      	bhi.n	801e23a <USBPD_DPM_UserCableDetection+0x8a>
 801e21e:	193b      	adds	r3, r7, r4
 801e220:	0018      	movs	r0, r3
 801e222:	f7e7 ffdd 	bl	80061e0 <strlen>
 801e226:	193a      	adds	r2, r7, r4
 801e228:	1dfb      	adds	r3, r7, #7
 801e22a:	7819      	ldrb	r1, [r3, #0]
 801e22c:	9000      	str	r0, [sp, #0]
 801e22e:	0013      	movs	r3, r2
 801e230:	2200      	movs	r2, #0
 801e232:	2006      	movs	r0, #6
 801e234:	f7f7 fbe4 	bl	8015a00 <USBPD_TRACE_Add>
/* USER CODE END USBPD_DPM_UserCableDetection */
}
 801e238:	e00a      	b.n	801e250 <USBPD_DPM_UserCableDetection+0xa0>
DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_UserCableDetection");
 801e23a:	230c      	movs	r3, #12
 801e23c:	18fa      	adds	r2, r7, r3
 801e23e:	1dfb      	adds	r3, r7, #7
 801e240:	7819      	ldrb	r1, [r3, #0]
 801e242:	2332      	movs	r3, #50	; 0x32
 801e244:	9300      	str	r3, [sp, #0]
 801e246:	0013      	movs	r3, r2
 801e248:	2200      	movs	r2, #0
 801e24a:	2006      	movs	r0, #6
 801e24c:	f7f7 fbd8 	bl	8015a00 <USBPD_TRACE_Add>
}
 801e250:	46c0      	nop			; (mov r8, r8)
 801e252:	46bd      	mov	sp, r7
 801e254:	b011      	add	sp, #68	; 0x44
 801e256:	bd90      	pop	{r4, r7, pc}
 801e258:	200033f4 	.word	0x200033f4
 801e25c:	00008020 	.word	0x00008020
 801e260:	08029d44 	.word	0x08029d44

0801e264 <USBPD_DPM_UserTimerCounter>:
  * @brief  function used to manage user timer.
  * @param  PortNum Port number
  * @retval None
  */
void USBPD_DPM_UserTimerCounter(uint8_t PortNum)
{
 801e264:	b580      	push	{r7, lr}
 801e266:	b082      	sub	sp, #8
 801e268:	af00      	add	r7, sp, #0
 801e26a:	0002      	movs	r2, r0
 801e26c:	1dfb      	adds	r3, r7, #7
 801e26e:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_UserTimerCounter */

/* USER CODE END USBPD_DPM_UserTimerCounter */
}
 801e270:	46c0      	nop			; (mov r8, r8)
 801e272:	46bd      	mov	sp, r7
 801e274:	b002      	add	sp, #8
 801e276:	bd80      	pop	{r7, pc}

0801e278 <USBPD_DPM_Notification>:
  * @param  PortNum The current port number
  * @param  EventVal @ref USBPD_NotifyEventValue_TypeDef
  * @retval None
  */
void USBPD_DPM_Notification(uint8_t PortNum, USBPD_NotifyEventValue_TypeDef EventVal)
{
 801e278:	b590      	push	{r4, r7, lr}
 801e27a:	b095      	sub	sp, #84	; 0x54
 801e27c:	af02      	add	r7, sp, #8
 801e27e:	0002      	movs	r2, r0
 801e280:	1dfb      	adds	r3, r7, #7
 801e282:	701a      	strb	r2, [r3, #0]
 801e284:	1dbb      	adds	r3, r7, #6
 801e286:	1c0a      	adds	r2, r1, #0
 801e288:	701a      	strb	r2, [r3, #0]
  /* Forward PE notifications to GUI if enabled */
  if (NULL != DPM_GUI_PostNotificationMessage)
 801e28a:	4b39      	ldr	r3, [pc, #228]	; (801e370 <USBPD_DPM_Notification+0xf8>)
 801e28c:	681b      	ldr	r3, [r3, #0]
 801e28e:	2b00      	cmp	r3, #0
 801e290:	d008      	beq.n	801e2a4 <USBPD_DPM_Notification+0x2c>
  {
    DPM_GUI_PostNotificationMessage(PortNum, EventVal);
 801e292:	4b37      	ldr	r3, [pc, #220]	; (801e370 <USBPD_DPM_Notification+0xf8>)
 801e294:	681b      	ldr	r3, [r3, #0]
 801e296:	1dba      	adds	r2, r7, #6
 801e298:	7812      	ldrb	r2, [r2, #0]
 801e29a:	b291      	uxth	r1, r2
 801e29c:	1dfa      	adds	r2, r7, #7
 801e29e:	7812      	ldrb	r2, [r2, #0]
 801e2a0:	0010      	movs	r0, r2
 801e2a2:	4798      	blx	r3
  }
/* USER CODE BEGIN USBPD_DPM_Notification */
  /* Manage event notified by the stack? */
  switch(EventVal)
 801e2a4:	1dbb      	adds	r3, r7, #6
 801e2a6:	781b      	ldrb	r3, [r3, #0]
 801e2a8:	2b10      	cmp	r3, #16
 801e2aa:	d002      	beq.n	801e2b2 <USBPD_DPM_Notification+0x3a>
 801e2ac:	2b20      	cmp	r3, #32
 801e2ae:	d015      	beq.n	801e2dc <USBPD_DPM_Notification+0x64>
 801e2b0:	e02f      	b.n	801e312 <USBPD_DPM_Notification+0x9a>
  {
    case USBPD_NOTIFY_POWER_EXPLICIT_CONTRACT :
    	char _str[50];
    	sprintf(_str,"POWER_EXPLICIT_CONTRACT notification as DPM notif");
 801e2b2:	4a30      	ldr	r2, [pc, #192]	; (801e374 <USBPD_DPM_Notification+0xfc>)
 801e2b4:	240c      	movs	r4, #12
 801e2b6:	193b      	adds	r3, r7, r4
 801e2b8:	0011      	movs	r1, r2
 801e2ba:	0018      	movs	r0, r3
 801e2bc:	f009 f9b4 	bl	8027628 <siprintf>
    	USBPD_TRACE_Add(USBPD_TRACE_DEBUG, PortNum, 0, (uint8_t*)_str, strlen(_str));
 801e2c0:	193b      	adds	r3, r7, r4
 801e2c2:	0018      	movs	r0, r3
 801e2c4:	f7e7 ff8c 	bl	80061e0 <strlen>
 801e2c8:	193a      	adds	r2, r7, r4
 801e2ca:	1dfb      	adds	r3, r7, #7
 801e2cc:	7819      	ldrb	r1, [r3, #0]
 801e2ce:	9000      	str	r0, [sp, #0]
 801e2d0:	0013      	movs	r3, r2
 801e2d2:	2200      	movs	r2, #0
 801e2d4:	2006      	movs	r0, #6
 801e2d6:	f7f7 fb93 	bl	8015a00 <USBPD_TRACE_Add>
      break;
 801e2da:	e044      	b.n	801e366 <USBPD_DPM_Notification+0xee>
//    case USBPD_NOTIFY_REQUEST_WAIT:
//      break;
//    case USBPD_NOTIFY_POWER_SWAP_TO_SNK_DONE:
//      break;
    case USBPD_NOTIFY_STATE_SNK_READY:
    	uint32_t voltage = BSP_PWR_VBUSGetVoltage(0);
 801e2dc:	2000      	movs	r0, #0
 801e2de:	f001 f9a3 	bl	801f628 <BSP_PWR_VBUSGetVoltage>
 801e2e2:	0003      	movs	r3, r0
 801e2e4:	647b      	str	r3, [r7, #68]	; 0x44

    	char _str2[50];
		// Use snprintf to limit the number of characters written
		int len = snprintf(_str2, sizeof(_str2), "--------Output Enabled--------");
 801e2e6:	4a24      	ldr	r2, [pc, #144]	; (801e378 <USBPD_DPM_Notification+0x100>)
 801e2e8:	240c      	movs	r4, #12
 801e2ea:	193b      	adds	r3, r7, r4
 801e2ec:	2132      	movs	r1, #50	; 0x32
 801e2ee:	0018      	movs	r0, r3
 801e2f0:	f009 f966 	bl	80275c0 <sniprintf>
 801e2f4:	0003      	movs	r3, r0
 801e2f6:	643b      	str	r3, [r7, #64]	; 0x40
		USBPD_TRACE_Add(USBPD_TRACE_DEBUG, 0, 0, (uint8_t*)_str2, strlen(_str2));
 801e2f8:	193b      	adds	r3, r7, r4
 801e2fa:	0018      	movs	r0, r3
 801e2fc:	f7e7 ff70 	bl	80061e0 <strlen>
 801e300:	0002      	movs	r2, r0
 801e302:	193b      	adds	r3, r7, r4
 801e304:	9200      	str	r2, [sp, #0]
 801e306:	2200      	movs	r2, #0
 801e308:	2100      	movs	r1, #0
 801e30a:	2006      	movs	r0, #6
 801e30c:	f7f7 fb78 	bl	8015a00 <USBPD_TRACE_Add>
      break;
 801e310:	e029      	b.n	801e366 <USBPD_DPM_Notification+0xee>
//    case USBPD_NOTIFY_DATAROLESWAP_DFP :
//      break;
//    case USBPD_NOTIFY_DATAROLESWAP_UFP :
//      break;
    default:
      DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: USBPD_DPM_Notification:%d", EventVal);
 801e312:	1dbb      	adds	r3, r7, #6
 801e314:	781b      	ldrb	r3, [r3, #0]
 801e316:	4a19      	ldr	r2, [pc, #100]	; (801e37c <USBPD_DPM_Notification+0x104>)
 801e318:	240c      	movs	r4, #12
 801e31a:	1938      	adds	r0, r7, r4
 801e31c:	2132      	movs	r1, #50	; 0x32
 801e31e:	f009 f94f 	bl	80275c0 <sniprintf>
 801e322:	0002      	movs	r2, r0
 801e324:	213f      	movs	r1, #63	; 0x3f
 801e326:	187b      	adds	r3, r7, r1
 801e328:	701a      	strb	r2, [r3, #0]
 801e32a:	187b      	adds	r3, r7, r1
 801e32c:	781b      	ldrb	r3, [r3, #0]
 801e32e:	2b31      	cmp	r3, #49	; 0x31
 801e330:	d80d      	bhi.n	801e34e <USBPD_DPM_Notification+0xd6>
 801e332:	193b      	adds	r3, r7, r4
 801e334:	0018      	movs	r0, r3
 801e336:	f7e7 ff53 	bl	80061e0 <strlen>
 801e33a:	193a      	adds	r2, r7, r4
 801e33c:	1dfb      	adds	r3, r7, #7
 801e33e:	7819      	ldrb	r1, [r3, #0]
 801e340:	9000      	str	r0, [sp, #0]
 801e342:	0013      	movs	r3, r2
 801e344:	2200      	movs	r2, #0
 801e346:	2006      	movs	r0, #6
 801e348:	f7f7 fb5a 	bl	8015a00 <USBPD_TRACE_Add>
      break;
 801e34c:	e00a      	b.n	801e364 <USBPD_DPM_Notification+0xec>
      DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: USBPD_DPM_Notification:%d", EventVal);
 801e34e:	230c      	movs	r3, #12
 801e350:	18fa      	adds	r2, r7, r3
 801e352:	1dfb      	adds	r3, r7, #7
 801e354:	7819      	ldrb	r1, [r3, #0]
 801e356:	2332      	movs	r3, #50	; 0x32
 801e358:	9300      	str	r3, [sp, #0]
 801e35a:	0013      	movs	r3, r2
 801e35c:	2200      	movs	r2, #0
 801e35e:	2006      	movs	r0, #6
 801e360:	f7f7 fb4e 	bl	8015a00 <USBPD_TRACE_Add>
      break;
 801e364:	46c0      	nop			; (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_Notification */
}
 801e366:	46c0      	nop			; (mov r8, r8)
 801e368:	46bd      	mov	sp, r7
 801e36a:	b013      	add	sp, #76	; 0x4c
 801e36c:	bd90      	pop	{r4, r7, pc}
 801e36e:	46c0      	nop			; (mov r8, r8)
 801e370:	200033f0 	.word	0x200033f0
 801e374:	08029d70 	.word	0x08029d70
 801e378:	08029da4 	.word	0x08029da4
 801e37c:	08029dc4 	.word	0x08029dc4

0801e380 <USBPD_DPM_HardReset>:
  * @param  CurrentRole the current role
  * @param  Status status on hard reset event
  * @retval None
  */
void USBPD_DPM_HardReset(uint8_t PortNum, USBPD_PortPowerRole_TypeDef CurrentRole, USBPD_HR_Status_TypeDef Status)
{
 801e380:	b590      	push	{r4, r7, lr}
 801e382:	b093      	sub	sp, #76	; 0x4c
 801e384:	af02      	add	r7, sp, #8
 801e386:	6039      	str	r1, [r7, #0]
 801e388:	0011      	movs	r1, r2
 801e38a:	1dfb      	adds	r3, r7, #7
 801e38c:	1c02      	adds	r2, r0, #0
 801e38e:	701a      	strb	r2, [r3, #0]
 801e390:	1dbb      	adds	r3, r7, #6
 801e392:	1c0a      	adds	r2, r1, #0
 801e394:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_HardReset */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_HardReset");
 801e396:	4a16      	ldr	r2, [pc, #88]	; (801e3f0 <USBPD_DPM_HardReset+0x70>)
 801e398:	240c      	movs	r4, #12
 801e39a:	193b      	adds	r3, r7, r4
 801e39c:	2132      	movs	r1, #50	; 0x32
 801e39e:	0018      	movs	r0, r3
 801e3a0:	f009 f90e 	bl	80275c0 <sniprintf>
 801e3a4:	0002      	movs	r2, r0
 801e3a6:	213f      	movs	r1, #63	; 0x3f
 801e3a8:	187b      	adds	r3, r7, r1
 801e3aa:	701a      	strb	r2, [r3, #0]
 801e3ac:	187b      	adds	r3, r7, r1
 801e3ae:	781b      	ldrb	r3, [r3, #0]
 801e3b0:	2b31      	cmp	r3, #49	; 0x31
 801e3b2:	d80d      	bhi.n	801e3d0 <USBPD_DPM_HardReset+0x50>
 801e3b4:	193b      	adds	r3, r7, r4
 801e3b6:	0018      	movs	r0, r3
 801e3b8:	f7e7 ff12 	bl	80061e0 <strlen>
 801e3bc:	193a      	adds	r2, r7, r4
 801e3be:	1dfb      	adds	r3, r7, #7
 801e3c0:	7819      	ldrb	r1, [r3, #0]
 801e3c2:	9000      	str	r0, [sp, #0]
 801e3c4:	0013      	movs	r3, r2
 801e3c6:	2200      	movs	r2, #0
 801e3c8:	2006      	movs	r0, #6
 801e3ca:	f7f7 fb19 	bl	8015a00 <USBPD_TRACE_Add>
/* USER CODE END USBPD_DPM_HardReset */
}
 801e3ce:	e00a      	b.n	801e3e6 <USBPD_DPM_HardReset+0x66>
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_HardReset");
 801e3d0:	230c      	movs	r3, #12
 801e3d2:	18fa      	adds	r2, r7, r3
 801e3d4:	1dfb      	adds	r3, r7, #7
 801e3d6:	7819      	ldrb	r1, [r3, #0]
 801e3d8:	2332      	movs	r3, #50	; 0x32
 801e3da:	9300      	str	r3, [sp, #0]
 801e3dc:	0013      	movs	r3, r2
 801e3de:	2200      	movs	r2, #0
 801e3e0:	2006      	movs	r0, #6
 801e3e2:	f7f7 fb0d 	bl	8015a00 <USBPD_TRACE_Add>
}
 801e3e6:	46c0      	nop			; (mov r8, r8)
 801e3e8:	46bd      	mov	sp, r7
 801e3ea:	b011      	add	sp, #68	; 0x44
 801e3ec:	bd90      	pop	{r4, r7, pc}
 801e3ee:	46c0      	nop			; (mov r8, r8)
 801e3f0:	08029de8 	.word	0x08029de8

0801e3f4 <USBPD_DPM_GetDataInfo>:
  * @param  Ptr     Pointer on address where DPM data should be written (u8 pointer)
  * @param  Size    Pointer on nb of u8 written by DPM
  * @retval None
  */
void USBPD_DPM_GetDataInfo(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t *Size)
{
 801e3f4:	b590      	push	{r4, r7, lr}
 801e3f6:	b097      	sub	sp, #92	; 0x5c
 801e3f8:	af02      	add	r7, sp, #8
 801e3fa:	60ba      	str	r2, [r7, #8]
 801e3fc:	607b      	str	r3, [r7, #4]
 801e3fe:	230f      	movs	r3, #15
 801e400:	18fb      	adds	r3, r7, r3
 801e402:	1c02      	adds	r2, r0, #0
 801e404:	701a      	strb	r2, [r3, #0]
 801e406:	200e      	movs	r0, #14
 801e408:	183b      	adds	r3, r7, r0
 801e40a:	1c0a      	adds	r2, r1, #0
 801e40c:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_GetDataInfo */
  /* Check type of information targeted by request */
  switch(DataId)
 801e40e:	183b      	adds	r3, r7, r0
 801e410:	781b      	ldrb	r3, [r3, #0]
 801e412:	2b01      	cmp	r3, #1
 801e414:	d002      	beq.n	801e41c <USBPD_DPM_GetDataInfo+0x28>
 801e416:	2b0a      	cmp	r3, #10
 801e418:	d011      	beq.n	801e43e <USBPD_DPM_GetDataInfo+0x4a>
 801e41a:	e01e      	b.n	801e45a <USBPD_DPM_GetDataInfo+0x66>
  {

  case USBPD_CORE_DATATYPE_SNK_PDO: /*!< Handling of port Sink PDO, requested by get sink capa*/
  USBPD_PWR_IF_GetPortPDOs(PortNum, DataId, Ptr, Size);
 801e41c:	687c      	ldr	r4, [r7, #4]
 801e41e:	68ba      	ldr	r2, [r7, #8]
 801e420:	230e      	movs	r3, #14
 801e422:	18fb      	adds	r3, r7, r3
 801e424:	7819      	ldrb	r1, [r3, #0]
 801e426:	230f      	movs	r3, #15
 801e428:	18fb      	adds	r3, r7, r3
 801e42a:	7818      	ldrb	r0, [r3, #0]
 801e42c:	0023      	movs	r3, r4
 801e42e:	f7ff fe2d 	bl	801e08c <USBPD_PWR_IF_GetPortPDOs>
  *Size *= 4;
 801e432:	687b      	ldr	r3, [r7, #4]
 801e434:	681b      	ldr	r3, [r3, #0]
 801e436:	009a      	lsls	r2, r3, #2
 801e438:	687b      	ldr	r3, [r7, #4]
 801e43a:	601a      	str	r2, [r3, #0]
  break;
 801e43c:	e03a      	b.n	801e4b4 <USBPD_DPM_GetDataInfo+0xc0>

  case USBPD_CORE_PPS_STATUS :
	  {
		/* Get current drawn by sink */
		USBPD_PPSSDB_TypeDef pps_status = {0};
 801e43e:	2300      	movs	r3, #0
 801e440:	64bb      	str	r3, [r7, #72]	; 0x48
		/*
		pps_status.fields.OutputVoltageIn20mVunits  = 0xFFFF;
		pps_status.fields.OutputCurrentIn50mAunits  = 0xFF;
		pps_status.fields.RealTimeFlags             = USBPD_PPS_REALTIMEFLAGS_PTF_NOT_SUPPORTED | USBPD_PPS_REALTIMEFLAGS_OMF_DISABLED;*/

		*Size = 4;
 801e442:	687b      	ldr	r3, [r7, #4]
 801e444:	2204      	movs	r2, #4
 801e446:	601a      	str	r2, [r3, #0]
		(void)memcpy((uint8_t*)Ptr, (uint8_t *)&pps_status.d32, *Size);
 801e448:	687b      	ldr	r3, [r7, #4]
 801e44a:	681a      	ldr	r2, [r3, #0]
 801e44c:	2348      	movs	r3, #72	; 0x48
 801e44e:	18f9      	adds	r1, r7, r3
 801e450:	68bb      	ldr	r3, [r7, #8]
 801e452:	0018      	movs	r0, r3
 801e454:	f009 faed 	bl	8027a32 <memcpy>
	  }
	  break;
 801e458:	e02c      	b.n	801e4b4 <USBPD_DPM_GetDataInfo+0xc0>
//  case USBPD_CORE_BATTERY_STATUS:             /*!< Retrieve of Battery status message content          */
    // break;
//  case USBPD_CORE_BATTERY_CAPABILITY:         /*!< Retrieve of Battery capability message content      */
    // break;
  default:
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_GetDataInfo:%d", DataId);
 801e45a:	230e      	movs	r3, #14
 801e45c:	18fb      	adds	r3, r7, r3
 801e45e:	781b      	ldrb	r3, [r3, #0]
 801e460:	4a16      	ldr	r2, [pc, #88]	; (801e4bc <USBPD_DPM_GetDataInfo+0xc8>)
 801e462:	2414      	movs	r4, #20
 801e464:	1938      	adds	r0, r7, r4
 801e466:	2132      	movs	r1, #50	; 0x32
 801e468:	f009 f8aa 	bl	80275c0 <sniprintf>
 801e46c:	0002      	movs	r2, r0
 801e46e:	214f      	movs	r1, #79	; 0x4f
 801e470:	187b      	adds	r3, r7, r1
 801e472:	701a      	strb	r2, [r3, #0]
 801e474:	187b      	adds	r3, r7, r1
 801e476:	781b      	ldrb	r3, [r3, #0]
 801e478:	2b31      	cmp	r3, #49	; 0x31
 801e47a:	d80e      	bhi.n	801e49a <USBPD_DPM_GetDataInfo+0xa6>
 801e47c:	193b      	adds	r3, r7, r4
 801e47e:	0018      	movs	r0, r3
 801e480:	f7e7 feae 	bl	80061e0 <strlen>
 801e484:	193a      	adds	r2, r7, r4
 801e486:	230f      	movs	r3, #15
 801e488:	18fb      	adds	r3, r7, r3
 801e48a:	7819      	ldrb	r1, [r3, #0]
 801e48c:	9000      	str	r0, [sp, #0]
 801e48e:	0013      	movs	r3, r2
 801e490:	2200      	movs	r2, #0
 801e492:	2006      	movs	r0, #6
 801e494:	f7f7 fab4 	bl	8015a00 <USBPD_TRACE_Add>
    break;
 801e498:	e00b      	b.n	801e4b2 <USBPD_DPM_GetDataInfo+0xbe>
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_GetDataInfo:%d", DataId);
 801e49a:	2314      	movs	r3, #20
 801e49c:	18fa      	adds	r2, r7, r3
 801e49e:	230f      	movs	r3, #15
 801e4a0:	18fb      	adds	r3, r7, r3
 801e4a2:	7819      	ldrb	r1, [r3, #0]
 801e4a4:	2332      	movs	r3, #50	; 0x32
 801e4a6:	9300      	str	r3, [sp, #0]
 801e4a8:	0013      	movs	r3, r2
 801e4aa:	2200      	movs	r2, #0
 801e4ac:	2006      	movs	r0, #6
 801e4ae:	f7f7 faa7 	bl	8015a00 <USBPD_TRACE_Add>
    break;
 801e4b2:	46c0      	nop			; (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_GetDataInfo */
}
 801e4b4:	46c0      	nop			; (mov r8, r8)
 801e4b6:	46bd      	mov	sp, r7
 801e4b8:	b015      	add	sp, #84	; 0x54
 801e4ba:	bd90      	pop	{r4, r7, pc}
 801e4bc:	08029e0c 	.word	0x08029e0c

0801e4c0 <USBPD_DPM_SetDataInfo>:
  * @param  Ptr     Pointer on the data
  * @param  Size    Nb of bytes to be updated in DPM
  * @retval None
  */
void USBPD_DPM_SetDataInfo(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t Size)
{
 801e4c0:	b5b0      	push	{r4, r5, r7, lr}
 801e4c2:	b094      	sub	sp, #80	; 0x50
 801e4c4:	af02      	add	r7, sp, #8
 801e4c6:	60ba      	str	r2, [r7, #8]
 801e4c8:	607b      	str	r3, [r7, #4]
 801e4ca:	230f      	movs	r3, #15
 801e4cc:	18fb      	adds	r3, r7, r3
 801e4ce:	1c02      	adds	r2, r0, #0
 801e4d0:	701a      	strb	r2, [r3, #0]
 801e4d2:	200e      	movs	r0, #14
 801e4d4:	183b      	adds	r3, r7, r0
 801e4d6:	1c0a      	adds	r2, r1, #0
 801e4d8:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_SetDataInfo */
  /* Check type of information targeted by request */
  switch(DataId)
 801e4da:	183b      	adds	r3, r7, r0
 801e4dc:	781b      	ldrb	r3, [r3, #0]
 801e4de:	2b04      	cmp	r3, #4
 801e4e0:	d002      	beq.n	801e4e8 <USBPD_DPM_SetDataInfo+0x28>
 801e4e2:	2b0a      	cmp	r3, #10
 801e4e4:	d00b      	beq.n	801e4fe <USBPD_DPM_SetDataInfo+0x3e>
 801e4e6:	e01d      	b.n	801e524 <USBPD_DPM_SetDataInfo+0x64>
  {
  /* Case Received Source PDO values Data information :*/
    case USBPD_CORE_DATATYPE_RCV_SRC_PDO:         /*!< Storage of Received Source PDO values        */
       USBPD_USER_SERV_StoreSRCPDO(PortNum, Ptr, Size);
 801e4e8:	687a      	ldr	r2, [r7, #4]
 801e4ea:	68b9      	ldr	r1, [r7, #8]
 801e4ec:	230f      	movs	r3, #15
 801e4ee:	18fb      	adds	r3, r7, r3
 801e4f0:	781b      	ldrb	r3, [r3, #0]
 801e4f2:	0018      	movs	r0, r3
 801e4f4:	f001 f9ec 	bl	801f8d0 <USBPD_USER_SERV_StoreSRCPDO>
       USER_SERV_ExtractSRCCapa();
 801e4f8:	f002 f9ce 	bl	8020898 <USER_SERV_ExtractSRCCapa>
       break;
 801e4fc:	e03f      	b.n	801e57e <USBPD_DPM_SetDataInfo+0xbe>

    case USBPD_CORE_PPS_STATUS :
	  {
		uint8_t*  ext_capa;
		ext_capa = (uint8_t*)&DPM_Ports[PortNum].DPM_RcvPPSStatus;
 801e4fe:	230f      	movs	r3, #15
 801e500:	18fb      	adds	r3, r7, r3
 801e502:	781a      	ldrb	r2, [r3, #0]
 801e504:	0013      	movs	r3, r2
 801e506:	009b      	lsls	r3, r3, #2
 801e508:	189b      	adds	r3, r3, r2
 801e50a:	011b      	lsls	r3, r3, #4
 801e50c:	3320      	adds	r3, #32
 801e50e:	001a      	movs	r2, r3
 801e510:	4b25      	ldr	r3, [pc, #148]	; (801e5a8 <USBPD_DPM_SetDataInfo+0xe8>)
 801e512:	18d3      	adds	r3, r2, r3
 801e514:	647b      	str	r3, [r7, #68]	; 0x44
		memcpy(ext_capa, Ptr, Size);
 801e516:	687a      	ldr	r2, [r7, #4]
 801e518:	68b9      	ldr	r1, [r7, #8]
 801e51a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801e51c:	0018      	movs	r0, r3
 801e51e:	f009 fa88 	bl	8027a32 <memcpy>
	  }
	  break;
 801e522:	e02c      	b.n	801e57e <USBPD_DPM_SetDataInfo+0xbe>
//  case USBPD_CORE_GET_BATTERY_CAPABILITY:     /*!< Storing of received Get Battery capability message content*/
    // break;
//  case USBPD_CORE_SNK_EXTENDED_CAPA:          /*!< Storing of Sink Extended capability message content       */
    // break;
  default:
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_SetDataInfo:%d", DataId);
 801e524:	230e      	movs	r3, #14
 801e526:	18fb      	adds	r3, r7, r3
 801e528:	781b      	ldrb	r3, [r3, #0]
 801e52a:	4a20      	ldr	r2, [pc, #128]	; (801e5ac <USBPD_DPM_SetDataInfo+0xec>)
 801e52c:	2410      	movs	r4, #16
 801e52e:	1938      	adds	r0, r7, r4
 801e530:	2132      	movs	r1, #50	; 0x32
 801e532:	f009 f845 	bl	80275c0 <sniprintf>
 801e536:	0002      	movs	r2, r0
 801e538:	2143      	movs	r1, #67	; 0x43
 801e53a:	187b      	adds	r3, r7, r1
 801e53c:	701a      	strb	r2, [r3, #0]
 801e53e:	187b      	adds	r3, r7, r1
 801e540:	781b      	ldrb	r3, [r3, #0]
 801e542:	2b31      	cmp	r3, #49	; 0x31
 801e544:	d80e      	bhi.n	801e564 <USBPD_DPM_SetDataInfo+0xa4>
 801e546:	193b      	adds	r3, r7, r4
 801e548:	0018      	movs	r0, r3
 801e54a:	f7e7 fe49 	bl	80061e0 <strlen>
 801e54e:	193a      	adds	r2, r7, r4
 801e550:	230f      	movs	r3, #15
 801e552:	18fb      	adds	r3, r7, r3
 801e554:	7819      	ldrb	r1, [r3, #0]
 801e556:	9000      	str	r0, [sp, #0]
 801e558:	0013      	movs	r3, r2
 801e55a:	2200      	movs	r2, #0
 801e55c:	2006      	movs	r0, #6
 801e55e:	f7f7 fa4f 	bl	8015a00 <USBPD_TRACE_Add>
    break;
 801e562:	e00b      	b.n	801e57c <USBPD_DPM_SetDataInfo+0xbc>
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_SetDataInfo:%d", DataId);
 801e564:	2310      	movs	r3, #16
 801e566:	18fa      	adds	r2, r7, r3
 801e568:	230f      	movs	r3, #15
 801e56a:	18fb      	adds	r3, r7, r3
 801e56c:	7819      	ldrb	r1, [r3, #0]
 801e56e:	2332      	movs	r3, #50	; 0x32
 801e570:	9300      	str	r3, [sp, #0]
 801e572:	0013      	movs	r3, r2
 801e574:	2200      	movs	r2, #0
 801e576:	2006      	movs	r0, #6
 801e578:	f7f7 fa42 	bl	8015a00 <USBPD_TRACE_Add>
    break;
 801e57c:	46c0      	nop			; (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_SetDataInfo */

  /* Forward info to GUI if enabled */
  if (NULL != DPM_GUI_SaveInfo)
 801e57e:	4b0c      	ldr	r3, [pc, #48]	; (801e5b0 <USBPD_DPM_SetDataInfo+0xf0>)
 801e580:	681b      	ldr	r3, [r3, #0]
 801e582:	2b00      	cmp	r3, #0
 801e584:	d00b      	beq.n	801e59e <USBPD_DPM_SetDataInfo+0xde>
  {
    DPM_GUI_SaveInfo(PortNum, DataId, Ptr, Size);
 801e586:	4b0a      	ldr	r3, [pc, #40]	; (801e5b0 <USBPD_DPM_SetDataInfo+0xf0>)
 801e588:	681c      	ldr	r4, [r3, #0]
 801e58a:	687d      	ldr	r5, [r7, #4]
 801e58c:	68ba      	ldr	r2, [r7, #8]
 801e58e:	230e      	movs	r3, #14
 801e590:	18fb      	adds	r3, r7, r3
 801e592:	7819      	ldrb	r1, [r3, #0]
 801e594:	230f      	movs	r3, #15
 801e596:	18fb      	adds	r3, r7, r3
 801e598:	7818      	ldrb	r0, [r3, #0]
 801e59a:	002b      	movs	r3, r5
 801e59c:	47a0      	blx	r4
  }
}
 801e59e:	46c0      	nop			; (mov r8, r8)
 801e5a0:	46bd      	mov	sp, r7
 801e5a2:	b012      	add	sp, #72	; 0x48
 801e5a4:	bdb0      	pop	{r4, r5, r7, pc}
 801e5a6:	46c0      	nop			; (mov r8, r8)
 801e5a8:	20003400 	.word	0x20003400
 801e5ac:	08029e34 	.word	0x08029e34
 801e5b0:	200033f8 	.word	0x200033f8

0801e5b4 <USBPD_DPM_SNK_EvaluateCapabilities>:
  * @param  PtrRequestData  Pointer on selected request data object
  * @param  PtrPowerObjectType  Pointer on the power data object
  * @retval None
  */
void USBPD_DPM_SNK_EvaluateCapabilities(uint8_t PortNum, uint32_t *PtrRequestData, USBPD_CORE_PDO_Type_TypeDef *PtrPowerObjectType)
{
 801e5b4:	b590      	push	{r4, r7, lr}
 801e5b6:	b085      	sub	sp, #20
 801e5b8:	af00      	add	r7, sp, #0
 801e5ba:	60b9      	str	r1, [r7, #8]
 801e5bc:	607a      	str	r2, [r7, #4]
 801e5be:	240f      	movs	r4, #15
 801e5c0:	193b      	adds	r3, r7, r4
 801e5c2:	1c02      	adds	r2, r0, #0
 801e5c4:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_SNK_EvaluateCapabilities */

	/* Variable PDO*/
	USBPD_USER_SERV_EvaluateCapa(PortNum, PtrRequestData, PtrPowerObjectType);
 801e5c6:	687a      	ldr	r2, [r7, #4]
 801e5c8:	68b9      	ldr	r1, [r7, #8]
 801e5ca:	193b      	adds	r3, r7, r4
 801e5cc:	781b      	ldrb	r3, [r3, #0]
 801e5ce:	0018      	movs	r0, r3
 801e5d0:	f001 f9be 	bl	801f950 <USBPD_USER_SERV_EvaluateCapa>
	*PtrPowerObjectType = USBPD_CORE_PDO_TYPE_FIXED;
	*PtrRequestData = rdo.d32;*/


/* USER CODE END USBPD_DPM_SNK_EvaluateCapabilities */
}
 801e5d4:	46c0      	nop			; (mov r8, r8)
 801e5d6:	46bd      	mov	sp, r7
 801e5d8:	b005      	add	sp, #20
 801e5da:	bd90      	pop	{r4, r7, pc}

0801e5dc <USBPD_DPM_ExtendedMessageReceived>:
  * @param  ptrData   Pointer on address Extended Message data could be read (u8 pointer)
  * @param  DataSize  Nb of u8 that compose Extended message
  * @retval None
  */
void USBPD_DPM_ExtendedMessageReceived(uint8_t PortNum, USBPD_ExtendedMsg_TypeDef MsgType, uint8_t *ptrData, uint16_t DataSize)
{
 801e5dc:	b590      	push	{r4, r7, lr}
 801e5de:	b083      	sub	sp, #12
 801e5e0:	af00      	add	r7, sp, #0
 801e5e2:	0004      	movs	r4, r0
 801e5e4:	0008      	movs	r0, r1
 801e5e6:	603a      	str	r2, [r7, #0]
 801e5e8:	0019      	movs	r1, r3
 801e5ea:	1dfb      	adds	r3, r7, #7
 801e5ec:	1c22      	adds	r2, r4, #0
 801e5ee:	701a      	strb	r2, [r3, #0]
 801e5f0:	1dbb      	adds	r3, r7, #6
 801e5f2:	1c02      	adds	r2, r0, #0
 801e5f4:	701a      	strb	r2, [r3, #0]
 801e5f6:	1d3b      	adds	r3, r7, #4
 801e5f8:	1c0a      	adds	r2, r1, #0
 801e5fa:	801a      	strh	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_ExtendedMessageReceived */

/* USER CODE END USBPD_DPM_ExtendedMessageReceived */
}
 801e5fc:	46c0      	nop			; (mov r8, r8)
 801e5fe:	46bd      	mov	sp, r7
 801e600:	b003      	add	sp, #12
 801e602:	bd90      	pop	{r4, r7, pc}

0801e604 <USBPD_DPM_EnterErrorRecovery>:
  * @brief  DPM callback to allow PE to enter ERROR_RECOVERY state.
  * @param  PortNum Port number
  * @retval None
  */
void USBPD_DPM_EnterErrorRecovery(uint8_t PortNum)
{
 801e604:	b580      	push	{r7, lr}
 801e606:	b082      	sub	sp, #8
 801e608:	af00      	add	r7, sp, #0
 801e60a:	0002      	movs	r2, r0
 801e60c:	1dfb      	adds	r3, r7, #7
 801e60e:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_EnterErrorRecovery */
  /* Inform CAD to enter recovery mode */
  USBPD_CAD_EnterErrorRecovery(PortNum);
 801e610:	1dfb      	adds	r3, r7, #7
 801e612:	781b      	ldrb	r3, [r3, #0]
 801e614:	0018      	movs	r0, r3
 801e616:	f7e1 fe41 	bl	800029c <USBPD_CAD_EnterErrorRecovery>
/* USER CODE END USBPD_DPM_EnterErrorRecovery */
}
 801e61a:	46c0      	nop			; (mov r8, r8)
 801e61c:	46bd      	mov	sp, r7
 801e61e:	b002      	add	sp, #8
 801e620:	bd80      	pop	{r7, pc}
	...

0801e624 <USBPD_DPM_EvaluateDataRoleSwap>:
            @ref USBPD_ACCEPT if DRS can be accepted
            @ref USBPD_REJECT if DRS is not accepted in one data role (DFP or UFP) or in PD2.0 config
            @ref USBPD_NOTSUPPORTED if DRS is not supported at all by the application (in both data roles) - P3.0 only
  */
USBPD_StatusTypeDef USBPD_DPM_EvaluateDataRoleSwap(uint8_t PortNum)
{
 801e624:	b580      	push	{r7, lr}
 801e626:	b084      	sub	sp, #16
 801e628:	af00      	add	r7, sp, #0
 801e62a:	0002      	movs	r2, r0
 801e62c:	1dfb      	adds	r3, r7, #7
 801e62e:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_EvaluateDataRoleSwap */
  USBPD_StatusTypeDef status = USBPD_REJECT;
 801e630:	230f      	movs	r3, #15
 801e632:	18fb      	adds	r3, r7, r3
 801e634:	220c      	movs	r2, #12
 801e636:	701a      	strb	r2, [r3, #0]
  /* Sent NOT_SUPPORTED if DRS is not supported at all by the application (in both data roles) - P3.0 only */
  if ((USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DataSwap)
 801e638:	1dfb      	adds	r3, r7, #7
 801e63a:	781a      	ldrb	r2, [r3, #0]
 801e63c:	4b2c      	ldr	r3, [pc, #176]	; (801e6f0 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 801e63e:	2174      	movs	r1, #116	; 0x74
 801e640:	434a      	muls	r2, r1
 801e642:	5cd3      	ldrb	r3, [r2, r3]
 801e644:	07db      	lsls	r3, r3, #31
 801e646:	0fdb      	lsrs	r3, r3, #31
 801e648:	b2db      	uxtb	r3, r3
 801e64a:	2b00      	cmp	r3, #0
 801e64c:	d015      	beq.n	801e67a <USBPD_DPM_EvaluateDataRoleSwap+0x56>
    || ((USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP)
 801e64e:	1dfb      	adds	r3, r7, #7
 801e650:	781a      	ldrb	r2, [r3, #0]
 801e652:	4b27      	ldr	r3, [pc, #156]	; (801e6f0 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 801e654:	2174      	movs	r1, #116	; 0x74
 801e656:	434a      	muls	r2, r1
 801e658:	5cd3      	ldrb	r3, [r2, r3]
 801e65a:	075b      	lsls	r3, r3, #29
 801e65c:	0fdb      	lsrs	r3, r3, #31
 801e65e:	b2db      	uxtb	r3, r3
 801e660:	2b00      	cmp	r3, #0
 801e662:	d10f      	bne.n	801e684 <USBPD_DPM_EvaluateDataRoleSwap+0x60>
    && (USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP)))
 801e664:	1dfb      	adds	r3, r7, #7
 801e666:	781a      	ldrb	r2, [r3, #0]
 801e668:	4b21      	ldr	r3, [pc, #132]	; (801e6f0 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 801e66a:	2174      	movs	r1, #116	; 0x74
 801e66c:	434a      	muls	r2, r1
 801e66e:	5cd3      	ldrb	r3, [r2, r3]
 801e670:	071b      	lsls	r3, r3, #28
 801e672:	0fdb      	lsrs	r3, r3, #31
 801e674:	b2db      	uxtb	r3, r3
 801e676:	2b00      	cmp	r3, #0
 801e678:	d104      	bne.n	801e684 <USBPD_DPM_EvaluateDataRoleSwap+0x60>
  {
    status = USBPD_NOTSUPPORTED;
 801e67a:	230f      	movs	r3, #15
 801e67c:	18fb      	adds	r3, r7, r3
 801e67e:	2201      	movs	r2, #1
 801e680:	701a      	strb	r2, [r3, #0]
 801e682:	e02d      	b.n	801e6e0 <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
  }
  else
  {
    /* ACCEPT DRS if at least supported by 1 data role */
    if (((USBPD_TRUE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP) && (USBPD_PORTDATAROLE_UFP == DPM_Params[PortNum].PE_DataRole))
 801e684:	1dfb      	adds	r3, r7, #7
 801e686:	781a      	ldrb	r2, [r3, #0]
 801e688:	4b19      	ldr	r3, [pc, #100]	; (801e6f0 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 801e68a:	2174      	movs	r1, #116	; 0x74
 801e68c:	434a      	muls	r2, r1
 801e68e:	5cd3      	ldrb	r3, [r2, r3]
 801e690:	075b      	lsls	r3, r3, #29
 801e692:	0fdb      	lsrs	r3, r3, #31
 801e694:	b2db      	uxtb	r3, r3
 801e696:	2b01      	cmp	r3, #1
 801e698:	d109      	bne.n	801e6ae <USBPD_DPM_EvaluateDataRoleSwap+0x8a>
 801e69a:	1dfb      	adds	r3, r7, #7
 801e69c:	781a      	ldrb	r2, [r3, #0]
 801e69e:	4b15      	ldr	r3, [pc, #84]	; (801e6f4 <USBPD_DPM_EvaluateDataRoleSwap+0xd0>)
 801e6a0:	0092      	lsls	r2, r2, #2
 801e6a2:	5cd3      	ldrb	r3, [r2, r3]
 801e6a4:	071b      	lsls	r3, r3, #28
 801e6a6:	0fdb      	lsrs	r3, r3, #31
 801e6a8:	b2db      	uxtb	r3, r3
 801e6aa:	2b00      	cmp	r3, #0
 801e6ac:	d014      	beq.n	801e6d8 <USBPD_DPM_EvaluateDataRoleSwap+0xb4>
       || ((USBPD_TRUE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP) && (USBPD_PORTDATAROLE_DFP == DPM_Params[PortNum].PE_DataRole)))
 801e6ae:	1dfb      	adds	r3, r7, #7
 801e6b0:	781a      	ldrb	r2, [r3, #0]
 801e6b2:	4b0f      	ldr	r3, [pc, #60]	; (801e6f0 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 801e6b4:	2174      	movs	r1, #116	; 0x74
 801e6b6:	434a      	muls	r2, r1
 801e6b8:	5cd3      	ldrb	r3, [r2, r3]
 801e6ba:	071b      	lsls	r3, r3, #28
 801e6bc:	0fdb      	lsrs	r3, r3, #31
 801e6be:	b2db      	uxtb	r3, r3
 801e6c0:	2b01      	cmp	r3, #1
 801e6c2:	d10d      	bne.n	801e6e0 <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
 801e6c4:	1dfb      	adds	r3, r7, #7
 801e6c6:	781a      	ldrb	r2, [r3, #0]
 801e6c8:	4b0a      	ldr	r3, [pc, #40]	; (801e6f4 <USBPD_DPM_EvaluateDataRoleSwap+0xd0>)
 801e6ca:	0092      	lsls	r2, r2, #2
 801e6cc:	5cd3      	ldrb	r3, [r2, r3]
 801e6ce:	071b      	lsls	r3, r3, #28
 801e6d0:	0fdb      	lsrs	r3, r3, #31
 801e6d2:	b2db      	uxtb	r3, r3
 801e6d4:	2b01      	cmp	r3, #1
 801e6d6:	d103      	bne.n	801e6e0 <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
    {
      status = USBPD_ACCEPT;
 801e6d8:	230f      	movs	r3, #15
 801e6da:	18fb      	adds	r3, r7, r3
 801e6dc:	220a      	movs	r2, #10
 801e6de:	701a      	strb	r2, [r3, #0]
    }
  }
  return status;
 801e6e0:	230f      	movs	r3, #15
 801e6e2:	18fb      	adds	r3, r7, r3
 801e6e4:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_DPM_EvaluateDataRoleSwap */
}
 801e6e6:	0018      	movs	r0, r3
 801e6e8:	46bd      	mov	sp, r7
 801e6ea:	b004      	add	sp, #16
 801e6ec:	bd80      	pop	{r7, pc}
 801e6ee:	46c0      	nop			; (mov r8, r8)
 801e6f0:	200001b8 	.word	0x200001b8
 801e6f4:	200033ec 	.word	0x200033ec

0801e6f8 <USBPD_DPM_IsPowerReady>:
  * @param  PortNum Port number
  * @param  Vsafe   Vsafe status based on @ref USBPD_VSAFE_StatusTypeDef
  * @retval USBPD_DISABLE or USBPD_ENABLE
  */
USBPD_FunctionalState USBPD_DPM_IsPowerReady(uint8_t PortNum, USBPD_VSAFE_StatusTypeDef Vsafe)
{
 801e6f8:	b580      	push	{r7, lr}
 801e6fa:	b082      	sub	sp, #8
 801e6fc:	af00      	add	r7, sp, #0
 801e6fe:	0002      	movs	r2, r0
 801e700:	1dfb      	adds	r3, r7, #7
 801e702:	701a      	strb	r2, [r3, #0]
 801e704:	1dbb      	adds	r3, r7, #6
 801e706:	1c0a      	adds	r2, r1, #0
 801e708:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_IsPowerReady */
  return ((USBPD_OK == USBPD_PWR_IF_SupplyReady(PortNum, Vsafe)) ? USBPD_ENABLE : USBPD_DISABLE);
 801e70a:	1dbb      	adds	r3, r7, #6
 801e70c:	781a      	ldrb	r2, [r3, #0]
 801e70e:	1dfb      	adds	r3, r7, #7
 801e710:	781b      	ldrb	r3, [r3, #0]
 801e712:	0011      	movs	r1, r2
 801e714:	0018      	movs	r0, r3
 801e716:	f7ff fc7b 	bl	801e010 <USBPD_PWR_IF_SupplyReady>
 801e71a:	0003      	movs	r3, r0
 801e71c:	425a      	negs	r2, r3
 801e71e:	4153      	adcs	r3, r2
 801e720:	b2db      	uxtb	r3, r3
/* USER CODE END USBPD_DPM_IsPowerReady */
}
 801e722:	0018      	movs	r0, r3
 801e724:	46bd      	mov	sp, r7
 801e726:	b002      	add	sp, #8
 801e728:	bd80      	pop	{r7, pc}
	...

0801e72c <USBPD_DPM_RequestHardReset>:
  * @brief  Request the PE to send a hard reset
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestHardReset(uint8_t PortNum)
{
 801e72c:	b5b0      	push	{r4, r5, r7, lr}
 801e72e:	b092      	sub	sp, #72	; 0x48
 801e730:	af02      	add	r7, sp, #8
 801e732:	0002      	movs	r2, r0
 801e734:	1dfb      	adds	r3, r7, #7
 801e736:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_HardReset(PortNum);
 801e738:	253f      	movs	r5, #63	; 0x3f
 801e73a:	197c      	adds	r4, r7, r5
 801e73c:	1dfb      	adds	r3, r7, #7
 801e73e:	781b      	ldrb	r3, [r3, #0]
 801e740:	0018      	movs	r0, r3
 801e742:	f7e1 feb9 	bl	80004b8 <USBPD_PE_Request_HardReset>
 801e746:	0003      	movs	r3, r0
 801e748:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "HARD RESET not accepted by the stack");
 801e74a:	197b      	adds	r3, r7, r5
 801e74c:	781b      	ldrb	r3, [r3, #0]
 801e74e:	2b00      	cmp	r3, #0
 801e750:	d027      	beq.n	801e7a2 <USBPD_DPM_RequestHardReset+0x76>
 801e752:	4a17      	ldr	r2, [pc, #92]	; (801e7b0 <USBPD_DPM_RequestHardReset+0x84>)
 801e754:	240c      	movs	r4, #12
 801e756:	193b      	adds	r3, r7, r4
 801e758:	2132      	movs	r1, #50	; 0x32
 801e75a:	0018      	movs	r0, r3
 801e75c:	f008 ff30 	bl	80275c0 <sniprintf>
 801e760:	0002      	movs	r2, r0
 801e762:	213e      	movs	r1, #62	; 0x3e
 801e764:	187b      	adds	r3, r7, r1
 801e766:	701a      	strb	r2, [r3, #0]
 801e768:	187b      	adds	r3, r7, r1
 801e76a:	781b      	ldrb	r3, [r3, #0]
 801e76c:	2b31      	cmp	r3, #49	; 0x31
 801e76e:	d80d      	bhi.n	801e78c <USBPD_DPM_RequestHardReset+0x60>
 801e770:	193b      	adds	r3, r7, r4
 801e772:	0018      	movs	r0, r3
 801e774:	f7e7 fd34 	bl	80061e0 <strlen>
 801e778:	193a      	adds	r2, r7, r4
 801e77a:	1dfb      	adds	r3, r7, #7
 801e77c:	7819      	ldrb	r1, [r3, #0]
 801e77e:	9000      	str	r0, [sp, #0]
 801e780:	0013      	movs	r3, r2
 801e782:	2200      	movs	r2, #0
 801e784:	2006      	movs	r0, #6
 801e786:	f7f7 f93b 	bl	8015a00 <USBPD_TRACE_Add>
 801e78a:	e00a      	b.n	801e7a2 <USBPD_DPM_RequestHardReset+0x76>
 801e78c:	230c      	movs	r3, #12
 801e78e:	18fa      	adds	r2, r7, r3
 801e790:	1dfb      	adds	r3, r7, #7
 801e792:	7819      	ldrb	r1, [r3, #0]
 801e794:	2332      	movs	r3, #50	; 0x32
 801e796:	9300      	str	r3, [sp, #0]
 801e798:	0013      	movs	r3, r2
 801e79a:	2200      	movs	r2, #0
 801e79c:	2006      	movs	r0, #6
 801e79e:	f7f7 f92f 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801e7a2:	233f      	movs	r3, #63	; 0x3f
 801e7a4:	18fb      	adds	r3, r7, r3
 801e7a6:	781b      	ldrb	r3, [r3, #0]
}
 801e7a8:	0018      	movs	r0, r3
 801e7aa:	46bd      	mov	sp, r7
 801e7ac:	b010      	add	sp, #64	; 0x40
 801e7ae:	bdb0      	pop	{r4, r5, r7, pc}
 801e7b0:	08029e5c 	.word	0x08029e5c

0801e7b4 <USBPD_DPM_RequestCableReset>:
            The DFP has to be supplying VCONN prior to a Cable Reset
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestCableReset(uint8_t PortNum)
{
 801e7b4:	b5b0      	push	{r4, r5, r7, lr}
 801e7b6:	b092      	sub	sp, #72	; 0x48
 801e7b8:	af02      	add	r7, sp, #8
 801e7ba:	0002      	movs	r2, r0
 801e7bc:	1dfb      	adds	r3, r7, #7
 801e7be:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CableReset(PortNum);
 801e7c0:	253f      	movs	r5, #63	; 0x3f
 801e7c2:	197c      	adds	r4, r7, r5
 801e7c4:	1dfb      	adds	r3, r7, #7
 801e7c6:	781b      	ldrb	r3, [r3, #0]
 801e7c8:	0018      	movs	r0, r3
 801e7ca:	f7e1 fe81 	bl	80004d0 <USBPD_PE_Request_CableReset>
 801e7ce:	0003      	movs	r3, r0
 801e7d0:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "CABLE RESET not accepted by the stack");
 801e7d2:	197b      	adds	r3, r7, r5
 801e7d4:	781b      	ldrb	r3, [r3, #0]
 801e7d6:	2b00      	cmp	r3, #0
 801e7d8:	d027      	beq.n	801e82a <USBPD_DPM_RequestCableReset+0x76>
 801e7da:	4a17      	ldr	r2, [pc, #92]	; (801e838 <USBPD_DPM_RequestCableReset+0x84>)
 801e7dc:	240c      	movs	r4, #12
 801e7de:	193b      	adds	r3, r7, r4
 801e7e0:	2132      	movs	r1, #50	; 0x32
 801e7e2:	0018      	movs	r0, r3
 801e7e4:	f008 feec 	bl	80275c0 <sniprintf>
 801e7e8:	0002      	movs	r2, r0
 801e7ea:	213e      	movs	r1, #62	; 0x3e
 801e7ec:	187b      	adds	r3, r7, r1
 801e7ee:	701a      	strb	r2, [r3, #0]
 801e7f0:	187b      	adds	r3, r7, r1
 801e7f2:	781b      	ldrb	r3, [r3, #0]
 801e7f4:	2b31      	cmp	r3, #49	; 0x31
 801e7f6:	d80d      	bhi.n	801e814 <USBPD_DPM_RequestCableReset+0x60>
 801e7f8:	193b      	adds	r3, r7, r4
 801e7fa:	0018      	movs	r0, r3
 801e7fc:	f7e7 fcf0 	bl	80061e0 <strlen>
 801e800:	193a      	adds	r2, r7, r4
 801e802:	1dfb      	adds	r3, r7, #7
 801e804:	7819      	ldrb	r1, [r3, #0]
 801e806:	9000      	str	r0, [sp, #0]
 801e808:	0013      	movs	r3, r2
 801e80a:	2200      	movs	r2, #0
 801e80c:	2006      	movs	r0, #6
 801e80e:	f7f7 f8f7 	bl	8015a00 <USBPD_TRACE_Add>
 801e812:	e00a      	b.n	801e82a <USBPD_DPM_RequestCableReset+0x76>
 801e814:	230c      	movs	r3, #12
 801e816:	18fa      	adds	r2, r7, r3
 801e818:	1dfb      	adds	r3, r7, #7
 801e81a:	7819      	ldrb	r1, [r3, #0]
 801e81c:	2332      	movs	r3, #50	; 0x32
 801e81e:	9300      	str	r3, [sp, #0]
 801e820:	0013      	movs	r3, r2
 801e822:	2200      	movs	r2, #0
 801e824:	2006      	movs	r0, #6
 801e826:	f7f7 f8eb 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801e82a:	233f      	movs	r3, #63	; 0x3f
 801e82c:	18fb      	adds	r3, r7, r3
 801e82e:	781b      	ldrb	r3, [r3, #0]
}
 801e830:	0018      	movs	r0, r3
 801e832:	46bd      	mov	sp, r7
 801e834:	b010      	add	sp, #64	; 0x40
 801e836:	bdb0      	pop	{r4, r5, r7, pc}
 801e838:	08029e84 	.word	0x08029e84

0801e83c <USBPD_DPM_RequestGotoMin>:
  * @brief  Request the PE to send a GOTOMIN message
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGotoMin(uint8_t PortNum)
{
 801e83c:	b5b0      	push	{r4, r5, r7, lr}
 801e83e:	b092      	sub	sp, #72	; 0x48
 801e840:	af02      	add	r7, sp, #8
 801e842:	0002      	movs	r2, r0
 801e844:	1dfb      	adds	r3, r7, #7
 801e846:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_GOTOMIN, USBPD_SOPTYPE_SOP);
 801e848:	253f      	movs	r5, #63	; 0x3f
 801e84a:	197c      	adds	r4, r7, r5
 801e84c:	1dfb      	adds	r3, r7, #7
 801e84e:	781b      	ldrb	r3, [r3, #0]
 801e850:	2200      	movs	r2, #0
 801e852:	2102      	movs	r1, #2
 801e854:	0018      	movs	r0, r3
 801e856:	f7e1 fe55 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 801e85a:	0003      	movs	r3, r0
 801e85c:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "GOTOMIN not accepted by the stack");
 801e85e:	197b      	adds	r3, r7, r5
 801e860:	781b      	ldrb	r3, [r3, #0]
 801e862:	2b00      	cmp	r3, #0
 801e864:	d027      	beq.n	801e8b6 <USBPD_DPM_RequestGotoMin+0x7a>
 801e866:	4a17      	ldr	r2, [pc, #92]	; (801e8c4 <USBPD_DPM_RequestGotoMin+0x88>)
 801e868:	240c      	movs	r4, #12
 801e86a:	193b      	adds	r3, r7, r4
 801e86c:	2132      	movs	r1, #50	; 0x32
 801e86e:	0018      	movs	r0, r3
 801e870:	f008 fea6 	bl	80275c0 <sniprintf>
 801e874:	0002      	movs	r2, r0
 801e876:	213e      	movs	r1, #62	; 0x3e
 801e878:	187b      	adds	r3, r7, r1
 801e87a:	701a      	strb	r2, [r3, #0]
 801e87c:	187b      	adds	r3, r7, r1
 801e87e:	781b      	ldrb	r3, [r3, #0]
 801e880:	2b31      	cmp	r3, #49	; 0x31
 801e882:	d80d      	bhi.n	801e8a0 <USBPD_DPM_RequestGotoMin+0x64>
 801e884:	193b      	adds	r3, r7, r4
 801e886:	0018      	movs	r0, r3
 801e888:	f7e7 fcaa 	bl	80061e0 <strlen>
 801e88c:	193a      	adds	r2, r7, r4
 801e88e:	1dfb      	adds	r3, r7, #7
 801e890:	7819      	ldrb	r1, [r3, #0]
 801e892:	9000      	str	r0, [sp, #0]
 801e894:	0013      	movs	r3, r2
 801e896:	2200      	movs	r2, #0
 801e898:	2006      	movs	r0, #6
 801e89a:	f7f7 f8b1 	bl	8015a00 <USBPD_TRACE_Add>
 801e89e:	e00a      	b.n	801e8b6 <USBPD_DPM_RequestGotoMin+0x7a>
 801e8a0:	230c      	movs	r3, #12
 801e8a2:	18fa      	adds	r2, r7, r3
 801e8a4:	1dfb      	adds	r3, r7, #7
 801e8a6:	7819      	ldrb	r1, [r3, #0]
 801e8a8:	2332      	movs	r3, #50	; 0x32
 801e8aa:	9300      	str	r3, [sp, #0]
 801e8ac:	0013      	movs	r3, r2
 801e8ae:	2200      	movs	r2, #0
 801e8b0:	2006      	movs	r0, #6
 801e8b2:	f7f7 f8a5 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801e8b6:	233f      	movs	r3, #63	; 0x3f
 801e8b8:	18fb      	adds	r3, r7, r3
 801e8ba:	781b      	ldrb	r3, [r3, #0]
}
 801e8bc:	0018      	movs	r0, r3
 801e8be:	46bd      	mov	sp, r7
 801e8c0:	b010      	add	sp, #64	; 0x40
 801e8c2:	bdb0      	pop	{r4, r5, r7, pc}
 801e8c4:	08029eac 	.word	0x08029eac

0801e8c8 <USBPD_DPM_RequestPing>:
  *         If PD2.0 is used, PING timer needs to be implemented on user side.
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestPing(uint8_t PortNum)
{
 801e8c8:	b5b0      	push	{r4, r5, r7, lr}
 801e8ca:	b092      	sub	sp, #72	; 0x48
 801e8cc:	af02      	add	r7, sp, #8
 801e8ce:	0002      	movs	r2, r0
 801e8d0:	1dfb      	adds	r3, r7, #7
 801e8d2:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_PING, USBPD_SOPTYPE_SOP);
 801e8d4:	253f      	movs	r5, #63	; 0x3f
 801e8d6:	197c      	adds	r4, r7, r5
 801e8d8:	1dfb      	adds	r3, r7, #7
 801e8da:	781b      	ldrb	r3, [r3, #0]
 801e8dc:	2200      	movs	r2, #0
 801e8de:	2105      	movs	r1, #5
 801e8e0:	0018      	movs	r0, r3
 801e8e2:	f7e1 fe0f 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 801e8e6:	0003      	movs	r3, r0
 801e8e8:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "PING not accepted by the stack");
 801e8ea:	197b      	adds	r3, r7, r5
 801e8ec:	781b      	ldrb	r3, [r3, #0]
 801e8ee:	2b00      	cmp	r3, #0
 801e8f0:	d027      	beq.n	801e942 <USBPD_DPM_RequestPing+0x7a>
 801e8f2:	4a17      	ldr	r2, [pc, #92]	; (801e950 <USBPD_DPM_RequestPing+0x88>)
 801e8f4:	240c      	movs	r4, #12
 801e8f6:	193b      	adds	r3, r7, r4
 801e8f8:	2132      	movs	r1, #50	; 0x32
 801e8fa:	0018      	movs	r0, r3
 801e8fc:	f008 fe60 	bl	80275c0 <sniprintf>
 801e900:	0002      	movs	r2, r0
 801e902:	213e      	movs	r1, #62	; 0x3e
 801e904:	187b      	adds	r3, r7, r1
 801e906:	701a      	strb	r2, [r3, #0]
 801e908:	187b      	adds	r3, r7, r1
 801e90a:	781b      	ldrb	r3, [r3, #0]
 801e90c:	2b31      	cmp	r3, #49	; 0x31
 801e90e:	d80d      	bhi.n	801e92c <USBPD_DPM_RequestPing+0x64>
 801e910:	193b      	adds	r3, r7, r4
 801e912:	0018      	movs	r0, r3
 801e914:	f7e7 fc64 	bl	80061e0 <strlen>
 801e918:	193a      	adds	r2, r7, r4
 801e91a:	1dfb      	adds	r3, r7, #7
 801e91c:	7819      	ldrb	r1, [r3, #0]
 801e91e:	9000      	str	r0, [sp, #0]
 801e920:	0013      	movs	r3, r2
 801e922:	2200      	movs	r2, #0
 801e924:	2006      	movs	r0, #6
 801e926:	f7f7 f86b 	bl	8015a00 <USBPD_TRACE_Add>
 801e92a:	e00a      	b.n	801e942 <USBPD_DPM_RequestPing+0x7a>
 801e92c:	230c      	movs	r3, #12
 801e92e:	18fa      	adds	r2, r7, r3
 801e930:	1dfb      	adds	r3, r7, #7
 801e932:	7819      	ldrb	r1, [r3, #0]
 801e934:	2332      	movs	r3, #50	; 0x32
 801e936:	9300      	str	r3, [sp, #0]
 801e938:	0013      	movs	r3, r2
 801e93a:	2200      	movs	r2, #0
 801e93c:	2006      	movs	r0, #6
 801e93e:	f7f7 f85f 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801e942:	233f      	movs	r3, #63	; 0x3f
 801e944:	18fb      	adds	r3, r7, r3
 801e946:	781b      	ldrb	r3, [r3, #0]
}
 801e948:	0018      	movs	r0, r3
 801e94a:	46bd      	mov	sp, r7
 801e94c:	b010      	add	sp, #64	; 0x40
 801e94e:	bdb0      	pop	{r4, r5, r7, pc}
 801e950:	08029ed0 	.word	0x08029ed0

0801e954 <USBPD_DPM_RequestMessageRequest>:
  * @param  IndexSrcPDO Index on the selected SRC PDO (value between 1 to 7)
  * @param  RequestedVoltage Requested voltage (in MV and use mainly for APDO)
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestMessageRequest(uint8_t PortNum, uint8_t IndexSrcPDO, uint16_t RequestedVoltage)
{
 801e954:	b5b0      	push	{r4, r5, r7, lr}
 801e956:	b09e      	sub	sp, #120	; 0x78
 801e958:	af02      	add	r7, sp, #8
 801e95a:	0004      	movs	r4, r0
 801e95c:	0008      	movs	r0, r1
 801e95e:	0011      	movs	r1, r2
 801e960:	1dfb      	adds	r3, r7, #7
 801e962:	1c22      	adds	r2, r4, #0
 801e964:	701a      	strb	r2, [r3, #0]
 801e966:	1dbb      	adds	r3, r7, #6
 801e968:	1c02      	adds	r2, r0, #0
 801e96a:	701a      	strb	r2, [r3, #0]
 801e96c:	1d3b      	adds	r3, r7, #4
 801e96e:	1c0a      	adds	r2, r1, #0
 801e970:	801a      	strh	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_ERROR;
 801e972:	256f      	movs	r5, #111	; 0x6f
 801e974:	197b      	adds	r3, r7, r5
 801e976:	2202      	movs	r2, #2
 801e978:	701a      	strb	r2, [r3, #0]
  //source: https://community.st.com/t5/stm32-mcus-other-solutions/message-rejected-for-this-port-configuration-on-the-stm32-x-cube/td-p/86358
    uint32_t voltage, allowablepower;
	USBPD_SNKRDO_TypeDef rdo;
	USBPD_PDO_TypeDef  pdo;
	USBPD_CORE_PDO_Type_TypeDef pdo_object;
	USBPD_USER_SettingsTypeDef *puser = (USBPD_USER_SettingsTypeDef *)&DPM_USER_Settings[PortNum];
 801e97a:	1dfb      	adds	r3, r7, #7
 801e97c:	781b      	ldrb	r3, [r3, #0]
 801e97e:	2274      	movs	r2, #116	; 0x74
 801e980:	435a      	muls	r2, r3
 801e982:	4b52      	ldr	r3, [pc, #328]	; (801eacc <USBPD_DPM_RequestMessageRequest+0x178>)
 801e984:	18d3      	adds	r3, r2, r3
 801e986:	66bb      	str	r3, [r7, #104]	; 0x68
	USBPD_DPM_SNKPowerRequestDetailsTypeDef request_details;
	rdo.d32 = 0;
 801e988:	2300      	movs	r3, #0
 801e98a:	65bb      	str	r3, [r7, #88]	; 0x58

	/* selected SRC PDO */
	pdo.d32 = DPM_Ports[PortNum].DPM_ListOfRcvSRCPDO[(IndexSrcPDO - 1)];
 801e98c:	1dfb      	adds	r3, r7, #7
 801e98e:	781a      	ldrb	r2, [r3, #0]
 801e990:	1dbb      	adds	r3, r7, #6
 801e992:	781b      	ldrb	r3, [r3, #0]
 801e994:	1e58      	subs	r0, r3, #1
 801e996:	494e      	ldr	r1, [pc, #312]	; (801ead0 <USBPD_DPM_RequestMessageRequest+0x17c>)
 801e998:	0013      	movs	r3, r2
 801e99a:	009b      	lsls	r3, r3, #2
 801e99c:	189b      	adds	r3, r3, r2
 801e99e:	009b      	lsls	r3, r3, #2
 801e9a0:	181b      	adds	r3, r3, r0
 801e9a2:	009b      	lsls	r3, r3, #2
 801e9a4:	585b      	ldr	r3, [r3, r1]
 801e9a6:	657b      	str	r3, [r7, #84]	; 0x54
	voltage = RequestedVoltage;
 801e9a8:	1d3b      	adds	r3, r7, #4
 801e9aa:	881b      	ldrh	r3, [r3, #0]
 801e9ac:	663b      	str	r3, [r7, #96]	; 0x60
	allowablepower = (puser->DPM_SNKRequestedPower.MaxOperatingCurrentInmAunits * RequestedVoltage) / 1000U;
 801e9ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801e9b0:	685b      	ldr	r3, [r3, #4]
 801e9b2:	1d3a      	adds	r2, r7, #4
 801e9b4:	8812      	ldrh	r2, [r2, #0]
 801e9b6:	4353      	muls	r3, r2
 801e9b8:	22fa      	movs	r2, #250	; 0xfa
 801e9ba:	0091      	lsls	r1, r2, #2
 801e9bc:	0018      	movs	r0, r3
 801e9be:	f7e7 fc2b 	bl	8006218 <__udivsi3>
 801e9c2:	0003      	movs	r3, r0
 801e9c4:	65fb      	str	r3, [r7, #92]	; 0x5c

	if (USBPD_TRUE == USER_SERV_SNK_EvaluateMatchWithSRCPDO(PortNum, pdo.d32, &voltage, &allowablepower))
 801e9c6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801e9c8:	235c      	movs	r3, #92	; 0x5c
 801e9ca:	18fc      	adds	r4, r7, r3
 801e9cc:	2360      	movs	r3, #96	; 0x60
 801e9ce:	18fa      	adds	r2, r7, r3
 801e9d0:	1dfb      	adds	r3, r7, #7
 801e9d2:	7818      	ldrb	r0, [r3, #0]
 801e9d4:	0023      	movs	r3, r4
 801e9d6:	f001 f8a3 	bl	801fb20 <USER_SERV_SNK_EvaluateMatchWithSRCPDO>
 801e9da:	0003      	movs	r3, r0
 801e9dc:	2b01      	cmp	r3, #1
 801e9de:	d141      	bne.n	801ea64 <USBPD_DPM_RequestMessageRequest+0x110>
	{
	  /* Check that voltage has been correctly selected */
	  if (RequestedVoltage == voltage)
 801e9e0:	1d3b      	adds	r3, r7, #4
 801e9e2:	881a      	ldrh	r2, [r3, #0]
 801e9e4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801e9e6:	429a      	cmp	r2, r3
 801e9e8:	d13c      	bne.n	801ea64 <USBPD_DPM_RequestMessageRequest+0x110>
	  {
		request_details.RequestedVoltageInmVunits    = RequestedVoltage;
 801e9ea:	1d3b      	adds	r3, r7, #4
 801e9ec:	881a      	ldrh	r2, [r3, #0]
 801e9ee:	243c      	movs	r4, #60	; 0x3c
 801e9f0:	193b      	adds	r3, r7, r4
 801e9f2:	601a      	str	r2, [r3, #0]
		request_details.OperatingCurrentInmAunits    = (1000U * allowablepower)/RequestedVoltage;
 801e9f4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801e9f6:	0013      	movs	r3, r2
 801e9f8:	015b      	lsls	r3, r3, #5
 801e9fa:	1a9b      	subs	r3, r3, r2
 801e9fc:	009b      	lsls	r3, r3, #2
 801e9fe:	189b      	adds	r3, r3, r2
 801ea00:	00db      	lsls	r3, r3, #3
 801ea02:	001a      	movs	r2, r3
 801ea04:	1d3b      	adds	r3, r7, #4
 801ea06:	881b      	ldrh	r3, [r3, #0]
 801ea08:	0019      	movs	r1, r3
 801ea0a:	0010      	movs	r0, r2
 801ea0c:	f7e7 fc04 	bl	8006218 <__udivsi3>
 801ea10:	0003      	movs	r3, r0
 801ea12:	001a      	movs	r2, r3
 801ea14:	0020      	movs	r0, r4
 801ea16:	183b      	adds	r3, r7, r0
 801ea18:	609a      	str	r2, [r3, #8]
		request_details.MaxOperatingCurrentInmAunits = puser->DPM_SNKRequestedPower.MaxOperatingCurrentInmAunits;
 801ea1a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801ea1c:	685a      	ldr	r2, [r3, #4]
 801ea1e:	183b      	adds	r3, r7, r0
 801ea20:	605a      	str	r2, [r3, #4]
		request_details.MaxOperatingPowerInmWunits   = puser->DPM_SNKRequestedPower.MaxOperatingPowerInmWunits;
 801ea22:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801ea24:	699a      	ldr	r2, [r3, #24]
 801ea26:	183b      	adds	r3, r7, r0
 801ea28:	60da      	str	r2, [r3, #12]
		request_details.OperatingPowerInmWunits      = puser->DPM_SNKRequestedPower.OperatingPowerInmWunits;
 801ea2a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801ea2c:	695a      	ldr	r2, [r3, #20]
 801ea2e:	183b      	adds	r3, r7, r0
 801ea30:	611a      	str	r2, [r3, #16]

		USER_SERV_SNK_BuildRDOfromSelectedPDO(PortNum, (IndexSrcPDO - 1), &request_details, &rdo, &pdo_object);
 801ea32:	1dbb      	adds	r3, r7, #6
 801ea34:	781b      	ldrb	r3, [r3, #0]
 801ea36:	3b01      	subs	r3, #1
 801ea38:	b2d9      	uxtb	r1, r3
 801ea3a:	2358      	movs	r3, #88	; 0x58
 801ea3c:	18fc      	adds	r4, r7, r3
 801ea3e:	183a      	adds	r2, r7, r0
 801ea40:	1dfb      	adds	r3, r7, #7
 801ea42:	7818      	ldrb	r0, [r3, #0]
 801ea44:	2350      	movs	r3, #80	; 0x50
 801ea46:	18fb      	adds	r3, r7, r3
 801ea48:	9300      	str	r3, [sp, #0]
 801ea4a:	0023      	movs	r3, r4
 801ea4c:	f001 fafc 	bl	8020048 <USER_SERV_SNK_BuildRDOfromSelectedPDO>

		_status = USBPD_PE_Send_Request(PortNum, rdo.d32, pdo_object);
 801ea50:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801ea52:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801ea54:	197c      	adds	r4, r7, r5
 801ea56:	1dfb      	adds	r3, r7, #7
 801ea58:	781b      	ldrb	r3, [r3, #0]
 801ea5a:	0018      	movs	r0, r3
 801ea5c:	f7e1 fe54 	bl	8000708 <USBPD_PE_Send_Request>
 801ea60:	0003      	movs	r3, r0
 801ea62:	7023      	strb	r3, [r4, #0]
	  }
	}

/* USER CODE END USBPD_DPM_RequestMessageRequest */
  DPM_USER_ERROR_TRACE(PortNum, _status, "REQUEST not accepted by the stack");
 801ea64:	236f      	movs	r3, #111	; 0x6f
 801ea66:	18fb      	adds	r3, r7, r3
 801ea68:	781b      	ldrb	r3, [r3, #0]
 801ea6a:	2b00      	cmp	r3, #0
 801ea6c:	d027      	beq.n	801eabe <USBPD_DPM_RequestMessageRequest+0x16a>
 801ea6e:	4a19      	ldr	r2, [pc, #100]	; (801ead4 <USBPD_DPM_RequestMessageRequest+0x180>)
 801ea70:	2408      	movs	r4, #8
 801ea72:	193b      	adds	r3, r7, r4
 801ea74:	2132      	movs	r1, #50	; 0x32
 801ea76:	0018      	movs	r0, r3
 801ea78:	f008 fda2 	bl	80275c0 <sniprintf>
 801ea7c:	0002      	movs	r2, r0
 801ea7e:	2167      	movs	r1, #103	; 0x67
 801ea80:	187b      	adds	r3, r7, r1
 801ea82:	701a      	strb	r2, [r3, #0]
 801ea84:	187b      	adds	r3, r7, r1
 801ea86:	781b      	ldrb	r3, [r3, #0]
 801ea88:	2b31      	cmp	r3, #49	; 0x31
 801ea8a:	d80d      	bhi.n	801eaa8 <USBPD_DPM_RequestMessageRequest+0x154>
 801ea8c:	193b      	adds	r3, r7, r4
 801ea8e:	0018      	movs	r0, r3
 801ea90:	f7e7 fba6 	bl	80061e0 <strlen>
 801ea94:	193a      	adds	r2, r7, r4
 801ea96:	1dfb      	adds	r3, r7, #7
 801ea98:	7819      	ldrb	r1, [r3, #0]
 801ea9a:	9000      	str	r0, [sp, #0]
 801ea9c:	0013      	movs	r3, r2
 801ea9e:	2200      	movs	r2, #0
 801eaa0:	2006      	movs	r0, #6
 801eaa2:	f7f6 ffad 	bl	8015a00 <USBPD_TRACE_Add>
 801eaa6:	e00a      	b.n	801eabe <USBPD_DPM_RequestMessageRequest+0x16a>
 801eaa8:	2308      	movs	r3, #8
 801eaaa:	18fa      	adds	r2, r7, r3
 801eaac:	1dfb      	adds	r3, r7, #7
 801eaae:	7819      	ldrb	r1, [r3, #0]
 801eab0:	2332      	movs	r3, #50	; 0x32
 801eab2:	9300      	str	r3, [sp, #0]
 801eab4:	0013      	movs	r3, r2
 801eab6:	2200      	movs	r2, #0
 801eab8:	2006      	movs	r0, #6
 801eaba:	f7f6 ffa1 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801eabe:	236f      	movs	r3, #111	; 0x6f
 801eac0:	18fb      	adds	r3, r7, r3
 801eac2:	781b      	ldrb	r3, [r3, #0]
}
 801eac4:	0018      	movs	r0, r3
 801eac6:	46bd      	mov	sp, r7
 801eac8:	b01c      	add	sp, #112	; 0x70
 801eaca:	bdb0      	pop	{r4, r5, r7, pc}
 801eacc:	200001b8 	.word	0x200001b8
 801ead0:	20003400 	.word	0x20003400
 801ead4:	08029ef0 	.word	0x08029ef0

0801ead8 <USBPD_DPM_RequestGetSourceCapability>:
  * @brief  Request the PE to send a GET_SRC_CAPA message
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGetSourceCapability(uint8_t PortNum)
{
 801ead8:	b5b0      	push	{r4, r5, r7, lr}
 801eada:	b092      	sub	sp, #72	; 0x48
 801eadc:	af02      	add	r7, sp, #8
 801eade:	0002      	movs	r2, r0
 801eae0:	1dfb      	adds	r3, r7, #7
 801eae2:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_GET_SRC_CAP, USBPD_SOPTYPE_SOP);
 801eae4:	253f      	movs	r5, #63	; 0x3f
 801eae6:	197c      	adds	r4, r7, r5
 801eae8:	1dfb      	adds	r3, r7, #7
 801eaea:	781b      	ldrb	r3, [r3, #0]
 801eaec:	2200      	movs	r2, #0
 801eaee:	2107      	movs	r1, #7
 801eaf0:	0018      	movs	r0, r3
 801eaf2:	f7e1 fd07 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 801eaf6:	0003      	movs	r3, r0
 801eaf8:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "GET_SRC_CAPA not accepted by the stack");
 801eafa:	197b      	adds	r3, r7, r5
 801eafc:	781b      	ldrb	r3, [r3, #0]
 801eafe:	2b00      	cmp	r3, #0
 801eb00:	d027      	beq.n	801eb52 <USBPD_DPM_RequestGetSourceCapability+0x7a>
 801eb02:	4a17      	ldr	r2, [pc, #92]	; (801eb60 <USBPD_DPM_RequestGetSourceCapability+0x88>)
 801eb04:	240c      	movs	r4, #12
 801eb06:	193b      	adds	r3, r7, r4
 801eb08:	2132      	movs	r1, #50	; 0x32
 801eb0a:	0018      	movs	r0, r3
 801eb0c:	f008 fd58 	bl	80275c0 <sniprintf>
 801eb10:	0002      	movs	r2, r0
 801eb12:	213e      	movs	r1, #62	; 0x3e
 801eb14:	187b      	adds	r3, r7, r1
 801eb16:	701a      	strb	r2, [r3, #0]
 801eb18:	187b      	adds	r3, r7, r1
 801eb1a:	781b      	ldrb	r3, [r3, #0]
 801eb1c:	2b31      	cmp	r3, #49	; 0x31
 801eb1e:	d80d      	bhi.n	801eb3c <USBPD_DPM_RequestGetSourceCapability+0x64>
 801eb20:	193b      	adds	r3, r7, r4
 801eb22:	0018      	movs	r0, r3
 801eb24:	f7e7 fb5c 	bl	80061e0 <strlen>
 801eb28:	193a      	adds	r2, r7, r4
 801eb2a:	1dfb      	adds	r3, r7, #7
 801eb2c:	7819      	ldrb	r1, [r3, #0]
 801eb2e:	9000      	str	r0, [sp, #0]
 801eb30:	0013      	movs	r3, r2
 801eb32:	2200      	movs	r2, #0
 801eb34:	2006      	movs	r0, #6
 801eb36:	f7f6 ff63 	bl	8015a00 <USBPD_TRACE_Add>
 801eb3a:	e00a      	b.n	801eb52 <USBPD_DPM_RequestGetSourceCapability+0x7a>
 801eb3c:	230c      	movs	r3, #12
 801eb3e:	18fa      	adds	r2, r7, r3
 801eb40:	1dfb      	adds	r3, r7, #7
 801eb42:	7819      	ldrb	r1, [r3, #0]
 801eb44:	2332      	movs	r3, #50	; 0x32
 801eb46:	9300      	str	r3, [sp, #0]
 801eb48:	0013      	movs	r3, r2
 801eb4a:	2200      	movs	r2, #0
 801eb4c:	2006      	movs	r0, #6
 801eb4e:	f7f6 ff57 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801eb52:	233f      	movs	r3, #63	; 0x3f
 801eb54:	18fb      	adds	r3, r7, r3
 801eb56:	781b      	ldrb	r3, [r3, #0]
}
 801eb58:	0018      	movs	r0, r3
 801eb5a:	46bd      	mov	sp, r7
 801eb5c:	b010      	add	sp, #64	; 0x40
 801eb5e:	bdb0      	pop	{r4, r5, r7, pc}
 801eb60:	08029f14 	.word	0x08029f14

0801eb64 <USBPD_DPM_RequestGetSinkCapability>:
  * @brief  Request the PE to send a GET_SNK_CAPA message
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGetSinkCapability(uint8_t PortNum)
{
 801eb64:	b5b0      	push	{r4, r5, r7, lr}
 801eb66:	b092      	sub	sp, #72	; 0x48
 801eb68:	af02      	add	r7, sp, #8
 801eb6a:	0002      	movs	r2, r0
 801eb6c:	1dfb      	adds	r3, r7, #7
 801eb6e:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_GET_SNK_CAP, USBPD_SOPTYPE_SOP);
 801eb70:	253f      	movs	r5, #63	; 0x3f
 801eb72:	197c      	adds	r4, r7, r5
 801eb74:	1dfb      	adds	r3, r7, #7
 801eb76:	781b      	ldrb	r3, [r3, #0]
 801eb78:	2200      	movs	r2, #0
 801eb7a:	2108      	movs	r1, #8
 801eb7c:	0018      	movs	r0, r3
 801eb7e:	f7e1 fcc1 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 801eb82:	0003      	movs	r3, r0
 801eb84:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "GET_SINK_CAPA not accepted by the stack");
 801eb86:	197b      	adds	r3, r7, r5
 801eb88:	781b      	ldrb	r3, [r3, #0]
 801eb8a:	2b00      	cmp	r3, #0
 801eb8c:	d027      	beq.n	801ebde <USBPD_DPM_RequestGetSinkCapability+0x7a>
 801eb8e:	4a17      	ldr	r2, [pc, #92]	; (801ebec <USBPD_DPM_RequestGetSinkCapability+0x88>)
 801eb90:	240c      	movs	r4, #12
 801eb92:	193b      	adds	r3, r7, r4
 801eb94:	2132      	movs	r1, #50	; 0x32
 801eb96:	0018      	movs	r0, r3
 801eb98:	f008 fd12 	bl	80275c0 <sniprintf>
 801eb9c:	0002      	movs	r2, r0
 801eb9e:	213e      	movs	r1, #62	; 0x3e
 801eba0:	187b      	adds	r3, r7, r1
 801eba2:	701a      	strb	r2, [r3, #0]
 801eba4:	187b      	adds	r3, r7, r1
 801eba6:	781b      	ldrb	r3, [r3, #0]
 801eba8:	2b31      	cmp	r3, #49	; 0x31
 801ebaa:	d80d      	bhi.n	801ebc8 <USBPD_DPM_RequestGetSinkCapability+0x64>
 801ebac:	193b      	adds	r3, r7, r4
 801ebae:	0018      	movs	r0, r3
 801ebb0:	f7e7 fb16 	bl	80061e0 <strlen>
 801ebb4:	193a      	adds	r2, r7, r4
 801ebb6:	1dfb      	adds	r3, r7, #7
 801ebb8:	7819      	ldrb	r1, [r3, #0]
 801ebba:	9000      	str	r0, [sp, #0]
 801ebbc:	0013      	movs	r3, r2
 801ebbe:	2200      	movs	r2, #0
 801ebc0:	2006      	movs	r0, #6
 801ebc2:	f7f6 ff1d 	bl	8015a00 <USBPD_TRACE_Add>
 801ebc6:	e00a      	b.n	801ebde <USBPD_DPM_RequestGetSinkCapability+0x7a>
 801ebc8:	230c      	movs	r3, #12
 801ebca:	18fa      	adds	r2, r7, r3
 801ebcc:	1dfb      	adds	r3, r7, #7
 801ebce:	7819      	ldrb	r1, [r3, #0]
 801ebd0:	2332      	movs	r3, #50	; 0x32
 801ebd2:	9300      	str	r3, [sp, #0]
 801ebd4:	0013      	movs	r3, r2
 801ebd6:	2200      	movs	r2, #0
 801ebd8:	2006      	movs	r0, #6
 801ebda:	f7f6 ff11 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801ebde:	233f      	movs	r3, #63	; 0x3f
 801ebe0:	18fb      	adds	r3, r7, r3
 801ebe2:	781b      	ldrb	r3, [r3, #0]
}
 801ebe4:	0018      	movs	r0, r3
 801ebe6:	46bd      	mov	sp, r7
 801ebe8:	b010      	add	sp, #64	; 0x40
 801ebea:	bdb0      	pop	{r4, r5, r7, pc}
 801ebec:	08029f3c 	.word	0x08029f3c

0801ebf0 <USBPD_DPM_RequestDataRoleSwap>:
  * @brief  Request the PE to perform a Data Role Swap.
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestDataRoleSwap(uint8_t PortNum)
{
 801ebf0:	b5b0      	push	{r4, r5, r7, lr}
 801ebf2:	b092      	sub	sp, #72	; 0x48
 801ebf4:	af02      	add	r7, sp, #8
 801ebf6:	0002      	movs	r2, r0
 801ebf8:	1dfb      	adds	r3, r7, #7
 801ebfa:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_DR_SWAP, USBPD_SOPTYPE_SOP);
 801ebfc:	253f      	movs	r5, #63	; 0x3f
 801ebfe:	197c      	adds	r4, r7, r5
 801ec00:	1dfb      	adds	r3, r7, #7
 801ec02:	781b      	ldrb	r3, [r3, #0]
 801ec04:	2200      	movs	r2, #0
 801ec06:	2109      	movs	r1, #9
 801ec08:	0018      	movs	r0, r3
 801ec0a:	f7e1 fc7b 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 801ec0e:	0003      	movs	r3, r0
 801ec10:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "DRS not accepted by the stack");
 801ec12:	197b      	adds	r3, r7, r5
 801ec14:	781b      	ldrb	r3, [r3, #0]
 801ec16:	2b00      	cmp	r3, #0
 801ec18:	d027      	beq.n	801ec6a <USBPD_DPM_RequestDataRoleSwap+0x7a>
 801ec1a:	4a17      	ldr	r2, [pc, #92]	; (801ec78 <USBPD_DPM_RequestDataRoleSwap+0x88>)
 801ec1c:	240c      	movs	r4, #12
 801ec1e:	193b      	adds	r3, r7, r4
 801ec20:	2132      	movs	r1, #50	; 0x32
 801ec22:	0018      	movs	r0, r3
 801ec24:	f008 fccc 	bl	80275c0 <sniprintf>
 801ec28:	0002      	movs	r2, r0
 801ec2a:	213e      	movs	r1, #62	; 0x3e
 801ec2c:	187b      	adds	r3, r7, r1
 801ec2e:	701a      	strb	r2, [r3, #0]
 801ec30:	187b      	adds	r3, r7, r1
 801ec32:	781b      	ldrb	r3, [r3, #0]
 801ec34:	2b31      	cmp	r3, #49	; 0x31
 801ec36:	d80d      	bhi.n	801ec54 <USBPD_DPM_RequestDataRoleSwap+0x64>
 801ec38:	193b      	adds	r3, r7, r4
 801ec3a:	0018      	movs	r0, r3
 801ec3c:	f7e7 fad0 	bl	80061e0 <strlen>
 801ec40:	193a      	adds	r2, r7, r4
 801ec42:	1dfb      	adds	r3, r7, #7
 801ec44:	7819      	ldrb	r1, [r3, #0]
 801ec46:	9000      	str	r0, [sp, #0]
 801ec48:	0013      	movs	r3, r2
 801ec4a:	2200      	movs	r2, #0
 801ec4c:	2006      	movs	r0, #6
 801ec4e:	f7f6 fed7 	bl	8015a00 <USBPD_TRACE_Add>
 801ec52:	e00a      	b.n	801ec6a <USBPD_DPM_RequestDataRoleSwap+0x7a>
 801ec54:	230c      	movs	r3, #12
 801ec56:	18fa      	adds	r2, r7, r3
 801ec58:	1dfb      	adds	r3, r7, #7
 801ec5a:	7819      	ldrb	r1, [r3, #0]
 801ec5c:	2332      	movs	r3, #50	; 0x32
 801ec5e:	9300      	str	r3, [sp, #0]
 801ec60:	0013      	movs	r3, r2
 801ec62:	2200      	movs	r2, #0
 801ec64:	2006      	movs	r0, #6
 801ec66:	f7f6 fecb 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801ec6a:	233f      	movs	r3, #63	; 0x3f
 801ec6c:	18fb      	adds	r3, r7, r3
 801ec6e:	781b      	ldrb	r3, [r3, #0]
}
 801ec70:	0018      	movs	r0, r3
 801ec72:	46bd      	mov	sp, r7
 801ec74:	b010      	add	sp, #64	; 0x40
 801ec76:	bdb0      	pop	{r4, r5, r7, pc}
 801ec78:	08029f64 	.word	0x08029f64

0801ec7c <USBPD_DPM_RequestPowerRoleSwap>:
  * @brief  Request the PE to perform a Power Role Swap.
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestPowerRoleSwap(uint8_t PortNum)
{
 801ec7c:	b590      	push	{r4, r7, lr}
 801ec7e:	b093      	sub	sp, #76	; 0x4c
 801ec80:	af02      	add	r7, sp, #8
 801ec82:	0002      	movs	r2, r0
 801ec84:	1dfb      	adds	r3, r7, #7
 801ec86:	701a      	strb	r2, [r3, #0]
  DPM_USER_ERROR_TRACE(PortNum, USBPD_ERROR, "PRS not accepted by the stack");
 801ec88:	4a16      	ldr	r2, [pc, #88]	; (801ece4 <USBPD_DPM_RequestPowerRoleSwap+0x68>)
 801ec8a:	240c      	movs	r4, #12
 801ec8c:	193b      	adds	r3, r7, r4
 801ec8e:	2132      	movs	r1, #50	; 0x32
 801ec90:	0018      	movs	r0, r3
 801ec92:	f008 fc95 	bl	80275c0 <sniprintf>
 801ec96:	0002      	movs	r2, r0
 801ec98:	213f      	movs	r1, #63	; 0x3f
 801ec9a:	187b      	adds	r3, r7, r1
 801ec9c:	701a      	strb	r2, [r3, #0]
 801ec9e:	187b      	adds	r3, r7, r1
 801eca0:	781b      	ldrb	r3, [r3, #0]
 801eca2:	2b31      	cmp	r3, #49	; 0x31
 801eca4:	d80d      	bhi.n	801ecc2 <USBPD_DPM_RequestPowerRoleSwap+0x46>
 801eca6:	193b      	adds	r3, r7, r4
 801eca8:	0018      	movs	r0, r3
 801ecaa:	f7e7 fa99 	bl	80061e0 <strlen>
 801ecae:	193a      	adds	r2, r7, r4
 801ecb0:	1dfb      	adds	r3, r7, #7
 801ecb2:	7819      	ldrb	r1, [r3, #0]
 801ecb4:	9000      	str	r0, [sp, #0]
 801ecb6:	0013      	movs	r3, r2
 801ecb8:	2200      	movs	r2, #0
 801ecba:	2006      	movs	r0, #6
 801ecbc:	f7f6 fea0 	bl	8015a00 <USBPD_TRACE_Add>
 801ecc0:	e00a      	b.n	801ecd8 <USBPD_DPM_RequestPowerRoleSwap+0x5c>
 801ecc2:	230c      	movs	r3, #12
 801ecc4:	18fa      	adds	r2, r7, r3
 801ecc6:	1dfb      	adds	r3, r7, #7
 801ecc8:	7819      	ldrb	r1, [r3, #0]
 801ecca:	2332      	movs	r3, #50	; 0x32
 801eccc:	9300      	str	r3, [sp, #0]
 801ecce:	0013      	movs	r3, r2
 801ecd0:	2200      	movs	r2, #0
 801ecd2:	2006      	movs	r0, #6
 801ecd4:	f7f6 fe94 	bl	8015a00 <USBPD_TRACE_Add>
  return USBPD_ERROR;
 801ecd8:	2302      	movs	r3, #2
}
 801ecda:	0018      	movs	r0, r3
 801ecdc:	46bd      	mov	sp, r7
 801ecde:	b011      	add	sp, #68	; 0x44
 801ece0:	bd90      	pop	{r4, r7, pc}
 801ece2:	46c0      	nop			; (mov r8, r8)
 801ece4:	08029f84 	.word	0x08029f84

0801ece8 <USBPD_DPM_RequestVconnSwap>:
  * @brief  Request the PE to perform a VCONN Swap.
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestVconnSwap(uint8_t PortNum)
{
 801ece8:	b5b0      	push	{r4, r5, r7, lr}
 801ecea:	b092      	sub	sp, #72	; 0x48
 801ecec:	af02      	add	r7, sp, #8
 801ecee:	0002      	movs	r2, r0
 801ecf0:	1dfb      	adds	r3, r7, #7
 801ecf2:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_VCONN_SWAP, USBPD_SOPTYPE_SOP);
 801ecf4:	253f      	movs	r5, #63	; 0x3f
 801ecf6:	197c      	adds	r4, r7, r5
 801ecf8:	1dfb      	adds	r3, r7, #7
 801ecfa:	781b      	ldrb	r3, [r3, #0]
 801ecfc:	2200      	movs	r2, #0
 801ecfe:	210b      	movs	r1, #11
 801ed00:	0018      	movs	r0, r3
 801ed02:	f7e1 fbff 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 801ed06:	0003      	movs	r3, r0
 801ed08:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "VCS not accepted by the stack");
 801ed0a:	197b      	adds	r3, r7, r5
 801ed0c:	781b      	ldrb	r3, [r3, #0]
 801ed0e:	2b00      	cmp	r3, #0
 801ed10:	d027      	beq.n	801ed62 <USBPD_DPM_RequestVconnSwap+0x7a>
 801ed12:	4a17      	ldr	r2, [pc, #92]	; (801ed70 <USBPD_DPM_RequestVconnSwap+0x88>)
 801ed14:	240c      	movs	r4, #12
 801ed16:	193b      	adds	r3, r7, r4
 801ed18:	2132      	movs	r1, #50	; 0x32
 801ed1a:	0018      	movs	r0, r3
 801ed1c:	f008 fc50 	bl	80275c0 <sniprintf>
 801ed20:	0002      	movs	r2, r0
 801ed22:	213e      	movs	r1, #62	; 0x3e
 801ed24:	187b      	adds	r3, r7, r1
 801ed26:	701a      	strb	r2, [r3, #0]
 801ed28:	187b      	adds	r3, r7, r1
 801ed2a:	781b      	ldrb	r3, [r3, #0]
 801ed2c:	2b31      	cmp	r3, #49	; 0x31
 801ed2e:	d80d      	bhi.n	801ed4c <USBPD_DPM_RequestVconnSwap+0x64>
 801ed30:	193b      	adds	r3, r7, r4
 801ed32:	0018      	movs	r0, r3
 801ed34:	f7e7 fa54 	bl	80061e0 <strlen>
 801ed38:	193a      	adds	r2, r7, r4
 801ed3a:	1dfb      	adds	r3, r7, #7
 801ed3c:	7819      	ldrb	r1, [r3, #0]
 801ed3e:	9000      	str	r0, [sp, #0]
 801ed40:	0013      	movs	r3, r2
 801ed42:	2200      	movs	r2, #0
 801ed44:	2006      	movs	r0, #6
 801ed46:	f7f6 fe5b 	bl	8015a00 <USBPD_TRACE_Add>
 801ed4a:	e00a      	b.n	801ed62 <USBPD_DPM_RequestVconnSwap+0x7a>
 801ed4c:	230c      	movs	r3, #12
 801ed4e:	18fa      	adds	r2, r7, r3
 801ed50:	1dfb      	adds	r3, r7, #7
 801ed52:	7819      	ldrb	r1, [r3, #0]
 801ed54:	2332      	movs	r3, #50	; 0x32
 801ed56:	9300      	str	r3, [sp, #0]
 801ed58:	0013      	movs	r3, r2
 801ed5a:	2200      	movs	r2, #0
 801ed5c:	2006      	movs	r0, #6
 801ed5e:	f7f6 fe4f 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801ed62:	233f      	movs	r3, #63	; 0x3f
 801ed64:	18fb      	adds	r3, r7, r3
 801ed66:	781b      	ldrb	r3, [r3, #0]
}
 801ed68:	0018      	movs	r0, r3
 801ed6a:	46bd      	mov	sp, r7
 801ed6c:	b010      	add	sp, #64	; 0x40
 801ed6e:	bdb0      	pop	{r4, r5, r7, pc}
 801ed70:	08029fa4 	.word	0x08029fa4

0801ed74 <USBPD_DPM_RequestSoftReset>:
  * @param  PortNum The current port number
  * @param  SOPType SOP Type based on @ref USBPD_SOPType_TypeDef
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestSoftReset(uint8_t PortNum, USBPD_SOPType_TypeDef SOPType)
{
 801ed74:	b5b0      	push	{r4, r5, r7, lr}
 801ed76:	b092      	sub	sp, #72	; 0x48
 801ed78:	af02      	add	r7, sp, #8
 801ed7a:	0002      	movs	r2, r0
 801ed7c:	1dfb      	adds	r3, r7, #7
 801ed7e:	701a      	strb	r2, [r3, #0]
 801ed80:	1dbb      	adds	r3, r7, #6
 801ed82:	1c0a      	adds	r2, r1, #0
 801ed84:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_SOFT_RESET, SOPType);
 801ed86:	253f      	movs	r5, #63	; 0x3f
 801ed88:	197c      	adds	r4, r7, r5
 801ed8a:	1dbb      	adds	r3, r7, #6
 801ed8c:	781a      	ldrb	r2, [r3, #0]
 801ed8e:	1dfb      	adds	r3, r7, #7
 801ed90:	781b      	ldrb	r3, [r3, #0]
 801ed92:	210d      	movs	r1, #13
 801ed94:	0018      	movs	r0, r3
 801ed96:	f7e1 fbb5 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 801ed9a:	0003      	movs	r3, r0
 801ed9c:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "SOFT_RESET not accepted by the stack");
 801ed9e:	197b      	adds	r3, r7, r5
 801eda0:	781b      	ldrb	r3, [r3, #0]
 801eda2:	2b00      	cmp	r3, #0
 801eda4:	d027      	beq.n	801edf6 <USBPD_DPM_RequestSoftReset+0x82>
 801eda6:	4a17      	ldr	r2, [pc, #92]	; (801ee04 <USBPD_DPM_RequestSoftReset+0x90>)
 801eda8:	240c      	movs	r4, #12
 801edaa:	193b      	adds	r3, r7, r4
 801edac:	2132      	movs	r1, #50	; 0x32
 801edae:	0018      	movs	r0, r3
 801edb0:	f008 fc06 	bl	80275c0 <sniprintf>
 801edb4:	0002      	movs	r2, r0
 801edb6:	213e      	movs	r1, #62	; 0x3e
 801edb8:	187b      	adds	r3, r7, r1
 801edba:	701a      	strb	r2, [r3, #0]
 801edbc:	187b      	adds	r3, r7, r1
 801edbe:	781b      	ldrb	r3, [r3, #0]
 801edc0:	2b31      	cmp	r3, #49	; 0x31
 801edc2:	d80d      	bhi.n	801ede0 <USBPD_DPM_RequestSoftReset+0x6c>
 801edc4:	193b      	adds	r3, r7, r4
 801edc6:	0018      	movs	r0, r3
 801edc8:	f7e7 fa0a 	bl	80061e0 <strlen>
 801edcc:	193a      	adds	r2, r7, r4
 801edce:	1dfb      	adds	r3, r7, #7
 801edd0:	7819      	ldrb	r1, [r3, #0]
 801edd2:	9000      	str	r0, [sp, #0]
 801edd4:	0013      	movs	r3, r2
 801edd6:	2200      	movs	r2, #0
 801edd8:	2006      	movs	r0, #6
 801edda:	f7f6 fe11 	bl	8015a00 <USBPD_TRACE_Add>
 801edde:	e00a      	b.n	801edf6 <USBPD_DPM_RequestSoftReset+0x82>
 801ede0:	230c      	movs	r3, #12
 801ede2:	18fa      	adds	r2, r7, r3
 801ede4:	1dfb      	adds	r3, r7, #7
 801ede6:	7819      	ldrb	r1, [r3, #0]
 801ede8:	2332      	movs	r3, #50	; 0x32
 801edea:	9300      	str	r3, [sp, #0]
 801edec:	0013      	movs	r3, r2
 801edee:	2200      	movs	r2, #0
 801edf0:	2006      	movs	r0, #6
 801edf2:	f7f6 fe05 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801edf6:	233f      	movs	r3, #63	; 0x3f
 801edf8:	18fb      	adds	r3, r7, r3
 801edfa:	781b      	ldrb	r3, [r3, #0]
}
 801edfc:	0018      	movs	r0, r3
 801edfe:	46bd      	mov	sp, r7
 801ee00:	b010      	add	sp, #64	; 0x40
 801ee02:	bdb0      	pop	{r4, r5, r7, pc}
 801ee04:	08029fc4 	.word	0x08029fc4

0801ee08 <USBPD_DPM_RequestSourceCapability>:
  * @brief  Request the PE to send a Source Capability message.
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestSourceCapability(uint8_t PortNum)
{
 801ee08:	b5b0      	push	{r4, r5, r7, lr}
 801ee0a:	b092      	sub	sp, #72	; 0x48
 801ee0c:	af02      	add	r7, sp, #8
 801ee0e:	0002      	movs	r2, r0
 801ee10:	1dfb      	adds	r3, r7, #7
 801ee12:	701a      	strb	r2, [r3, #0]
  /* PE will directly get the PDO saved in structure @ref PWR_Port_PDO_Storage */
  USBPD_StatusTypeDef _status = USBPD_PE_Request_DataMessage(PortNum, USBPD_DATAMSG_SRC_CAPABILITIES, NULL);
 801ee14:	253f      	movs	r5, #63	; 0x3f
 801ee16:	197c      	adds	r4, r7, r5
 801ee18:	1dfb      	adds	r3, r7, #7
 801ee1a:	781b      	ldrb	r3, [r3, #0]
 801ee1c:	2200      	movs	r2, #0
 801ee1e:	2101      	movs	r1, #1
 801ee20:	0018      	movs	r0, r3
 801ee22:	f7e1 fc1b 	bl	800065c <USBPD_PE_Request_DataMessage>
 801ee26:	0003      	movs	r3, r0
 801ee28:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "SRC_CAPA not accepted by the stack");
 801ee2a:	197b      	adds	r3, r7, r5
 801ee2c:	781b      	ldrb	r3, [r3, #0]
 801ee2e:	2b00      	cmp	r3, #0
 801ee30:	d027      	beq.n	801ee82 <USBPD_DPM_RequestSourceCapability+0x7a>
 801ee32:	4a17      	ldr	r2, [pc, #92]	; (801ee90 <USBPD_DPM_RequestSourceCapability+0x88>)
 801ee34:	240c      	movs	r4, #12
 801ee36:	193b      	adds	r3, r7, r4
 801ee38:	2132      	movs	r1, #50	; 0x32
 801ee3a:	0018      	movs	r0, r3
 801ee3c:	f008 fbc0 	bl	80275c0 <sniprintf>
 801ee40:	0002      	movs	r2, r0
 801ee42:	213e      	movs	r1, #62	; 0x3e
 801ee44:	187b      	adds	r3, r7, r1
 801ee46:	701a      	strb	r2, [r3, #0]
 801ee48:	187b      	adds	r3, r7, r1
 801ee4a:	781b      	ldrb	r3, [r3, #0]
 801ee4c:	2b31      	cmp	r3, #49	; 0x31
 801ee4e:	d80d      	bhi.n	801ee6c <USBPD_DPM_RequestSourceCapability+0x64>
 801ee50:	193b      	adds	r3, r7, r4
 801ee52:	0018      	movs	r0, r3
 801ee54:	f7e7 f9c4 	bl	80061e0 <strlen>
 801ee58:	193a      	adds	r2, r7, r4
 801ee5a:	1dfb      	adds	r3, r7, #7
 801ee5c:	7819      	ldrb	r1, [r3, #0]
 801ee5e:	9000      	str	r0, [sp, #0]
 801ee60:	0013      	movs	r3, r2
 801ee62:	2200      	movs	r2, #0
 801ee64:	2006      	movs	r0, #6
 801ee66:	f7f6 fdcb 	bl	8015a00 <USBPD_TRACE_Add>
 801ee6a:	e00a      	b.n	801ee82 <USBPD_DPM_RequestSourceCapability+0x7a>
 801ee6c:	230c      	movs	r3, #12
 801ee6e:	18fa      	adds	r2, r7, r3
 801ee70:	1dfb      	adds	r3, r7, #7
 801ee72:	7819      	ldrb	r1, [r3, #0]
 801ee74:	2332      	movs	r3, #50	; 0x32
 801ee76:	9300      	str	r3, [sp, #0]
 801ee78:	0013      	movs	r3, r2
 801ee7a:	2200      	movs	r2, #0
 801ee7c:	2006      	movs	r0, #6
 801ee7e:	f7f6 fdbf 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801ee82:	233f      	movs	r3, #63	; 0x3f
 801ee84:	18fb      	adds	r3, r7, r3
 801ee86:	781b      	ldrb	r3, [r3, #0]
}
 801ee88:	0018      	movs	r0, r3
 801ee8a:	46bd      	mov	sp, r7
 801ee8c:	b010      	add	sp, #64	; 0x40
 801ee8e:	bdb0      	pop	{r4, r5, r7, pc}
 801ee90:	08029fec 	.word	0x08029fec

0801ee94 <USBPD_DPM_RequestAlert>:
  * @param  PortNum The current port number
  * @param  Alert   Alert based on @ref USBPD_ADO_TypeDef
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestAlert(uint8_t PortNum, USBPD_ADO_TypeDef Alert)
{
 801ee94:	b5b0      	push	{r4, r5, r7, lr}
 801ee96:	b092      	sub	sp, #72	; 0x48
 801ee98:	af02      	add	r7, sp, #8
 801ee9a:	0002      	movs	r2, r0
 801ee9c:	6039      	str	r1, [r7, #0]
 801ee9e:	1dfb      	adds	r3, r7, #7
 801eea0:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_DataMessage(PortNum, USBPD_DATAMSG_ALERT, (uint32_t*)&Alert.d32);
 801eea2:	253f      	movs	r5, #63	; 0x3f
 801eea4:	197c      	adds	r4, r7, r5
 801eea6:	003a      	movs	r2, r7
 801eea8:	1dfb      	adds	r3, r7, #7
 801eeaa:	781b      	ldrb	r3, [r3, #0]
 801eeac:	2106      	movs	r1, #6
 801eeae:	0018      	movs	r0, r3
 801eeb0:	f7e1 fbd4 	bl	800065c <USBPD_PE_Request_DataMessage>
 801eeb4:	0003      	movs	r3, r0
 801eeb6:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "ALERT not accepted by the stack");
 801eeb8:	197b      	adds	r3, r7, r5
 801eeba:	781b      	ldrb	r3, [r3, #0]
 801eebc:	2b00      	cmp	r3, #0
 801eebe:	d027      	beq.n	801ef10 <USBPD_DPM_RequestAlert+0x7c>
 801eec0:	4a17      	ldr	r2, [pc, #92]	; (801ef20 <USBPD_DPM_RequestAlert+0x8c>)
 801eec2:	240c      	movs	r4, #12
 801eec4:	193b      	adds	r3, r7, r4
 801eec6:	2132      	movs	r1, #50	; 0x32
 801eec8:	0018      	movs	r0, r3
 801eeca:	f008 fb79 	bl	80275c0 <sniprintf>
 801eece:	0002      	movs	r2, r0
 801eed0:	213e      	movs	r1, #62	; 0x3e
 801eed2:	187b      	adds	r3, r7, r1
 801eed4:	701a      	strb	r2, [r3, #0]
 801eed6:	187b      	adds	r3, r7, r1
 801eed8:	781b      	ldrb	r3, [r3, #0]
 801eeda:	2b31      	cmp	r3, #49	; 0x31
 801eedc:	d80d      	bhi.n	801eefa <USBPD_DPM_RequestAlert+0x66>
 801eede:	193b      	adds	r3, r7, r4
 801eee0:	0018      	movs	r0, r3
 801eee2:	f7e7 f97d 	bl	80061e0 <strlen>
 801eee6:	193a      	adds	r2, r7, r4
 801eee8:	1dfb      	adds	r3, r7, #7
 801eeea:	7819      	ldrb	r1, [r3, #0]
 801eeec:	9000      	str	r0, [sp, #0]
 801eeee:	0013      	movs	r3, r2
 801eef0:	2200      	movs	r2, #0
 801eef2:	2006      	movs	r0, #6
 801eef4:	f7f6 fd84 	bl	8015a00 <USBPD_TRACE_Add>
 801eef8:	e00a      	b.n	801ef10 <USBPD_DPM_RequestAlert+0x7c>
 801eefa:	230c      	movs	r3, #12
 801eefc:	18fa      	adds	r2, r7, r3
 801eefe:	1dfb      	adds	r3, r7, #7
 801ef00:	7819      	ldrb	r1, [r3, #0]
 801ef02:	2332      	movs	r3, #50	; 0x32
 801ef04:	9300      	str	r3, [sp, #0]
 801ef06:	0013      	movs	r3, r2
 801ef08:	2200      	movs	r2, #0
 801ef0a:	2006      	movs	r0, #6
 801ef0c:	f7f6 fd78 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801ef10:	233f      	movs	r3, #63	; 0x3f
 801ef12:	18fb      	adds	r3, r7, r3
 801ef14:	781b      	ldrb	r3, [r3, #0]
}
 801ef16:	0018      	movs	r0, r3
 801ef18:	46bd      	mov	sp, r7
 801ef1a:	b010      	add	sp, #64	; 0x40
 801ef1c:	bdb0      	pop	{r4, r5, r7, pc}
 801ef1e:	46c0      	nop			; (mov r8, r8)
 801ef20:	0802a17c 	.word	0x0802a17c

0801ef24 <USBPD_DPM_RequestGetSourceCapabilityExt>:
  * @brief  Request the PE to get a source capability extended
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGetSourceCapabilityExt(uint8_t PortNum)
{
 801ef24:	b5b0      	push	{r4, r5, r7, lr}
 801ef26:	b092      	sub	sp, #72	; 0x48
 801ef28:	af02      	add	r7, sp, #8
 801ef2a:	0002      	movs	r2, r0
 801ef2c:	1dfb      	adds	r3, r7, #7
 801ef2e:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_GET_SRC_CAPEXT, USBPD_SOPTYPE_SOP);
 801ef30:	253f      	movs	r5, #63	; 0x3f
 801ef32:	197c      	adds	r4, r7, r5
 801ef34:	1dfb      	adds	r3, r7, #7
 801ef36:	781b      	ldrb	r3, [r3, #0]
 801ef38:	2200      	movs	r2, #0
 801ef3a:	2111      	movs	r1, #17
 801ef3c:	0018      	movs	r0, r3
 801ef3e:	f7e1 fae1 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 801ef42:	0003      	movs	r3, r0
 801ef44:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "GET_SRC_CAPA_EXT not accepted by the stack");
 801ef46:	197b      	adds	r3, r7, r5
 801ef48:	781b      	ldrb	r3, [r3, #0]
 801ef4a:	2b00      	cmp	r3, #0
 801ef4c:	d027      	beq.n	801ef9e <USBPD_DPM_RequestGetSourceCapabilityExt+0x7a>
 801ef4e:	4a17      	ldr	r2, [pc, #92]	; (801efac <USBPD_DPM_RequestGetSourceCapabilityExt+0x88>)
 801ef50:	240c      	movs	r4, #12
 801ef52:	193b      	adds	r3, r7, r4
 801ef54:	2132      	movs	r1, #50	; 0x32
 801ef56:	0018      	movs	r0, r3
 801ef58:	f008 fb32 	bl	80275c0 <sniprintf>
 801ef5c:	0002      	movs	r2, r0
 801ef5e:	213e      	movs	r1, #62	; 0x3e
 801ef60:	187b      	adds	r3, r7, r1
 801ef62:	701a      	strb	r2, [r3, #0]
 801ef64:	187b      	adds	r3, r7, r1
 801ef66:	781b      	ldrb	r3, [r3, #0]
 801ef68:	2b31      	cmp	r3, #49	; 0x31
 801ef6a:	d80d      	bhi.n	801ef88 <USBPD_DPM_RequestGetSourceCapabilityExt+0x64>
 801ef6c:	193b      	adds	r3, r7, r4
 801ef6e:	0018      	movs	r0, r3
 801ef70:	f7e7 f936 	bl	80061e0 <strlen>
 801ef74:	193a      	adds	r2, r7, r4
 801ef76:	1dfb      	adds	r3, r7, #7
 801ef78:	7819      	ldrb	r1, [r3, #0]
 801ef7a:	9000      	str	r0, [sp, #0]
 801ef7c:	0013      	movs	r3, r2
 801ef7e:	2200      	movs	r2, #0
 801ef80:	2006      	movs	r0, #6
 801ef82:	f7f6 fd3d 	bl	8015a00 <USBPD_TRACE_Add>
 801ef86:	e00a      	b.n	801ef9e <USBPD_DPM_RequestGetSourceCapabilityExt+0x7a>
 801ef88:	230c      	movs	r3, #12
 801ef8a:	18fa      	adds	r2, r7, r3
 801ef8c:	1dfb      	adds	r3, r7, #7
 801ef8e:	7819      	ldrb	r1, [r3, #0]
 801ef90:	2332      	movs	r3, #50	; 0x32
 801ef92:	9300      	str	r3, [sp, #0]
 801ef94:	0013      	movs	r3, r2
 801ef96:	2200      	movs	r2, #0
 801ef98:	2006      	movs	r0, #6
 801ef9a:	f7f6 fd31 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801ef9e:	233f      	movs	r3, #63	; 0x3f
 801efa0:	18fb      	adds	r3, r7, r3
 801efa2:	781b      	ldrb	r3, [r3, #0]
}
 801efa4:	0018      	movs	r0, r3
 801efa6:	46bd      	mov	sp, r7
 801efa8:	b010      	add	sp, #64	; 0x40
 801efaa:	bdb0      	pop	{r4, r5, r7, pc}
 801efac:	0802a19c 	.word	0x0802a19c

0801efb0 <USBPD_DPM_RequestGetSinkCapabilityExt>:
  * @brief  Request the PE to get a sink capability extended
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGetSinkCapabilityExt(uint8_t PortNum)
{
 801efb0:	b5b0      	push	{r4, r5, r7, lr}
 801efb2:	b092      	sub	sp, #72	; 0x48
 801efb4:	af02      	add	r7, sp, #8
 801efb6:	0002      	movs	r2, r0
 801efb8:	1dfb      	adds	r3, r7, #7
 801efba:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_GET_SNK_CAPEXT, USBPD_SOPTYPE_SOP);
 801efbc:	253f      	movs	r5, #63	; 0x3f
 801efbe:	197c      	adds	r4, r7, r5
 801efc0:	1dfb      	adds	r3, r7, #7
 801efc2:	781b      	ldrb	r3, [r3, #0]
 801efc4:	2200      	movs	r2, #0
 801efc6:	2116      	movs	r1, #22
 801efc8:	0018      	movs	r0, r3
 801efca:	f7e1 fa9b 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 801efce:	0003      	movs	r3, r0
 801efd0:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "GET_SINK_CAPA_EXT not accepted by the stack");
 801efd2:	197b      	adds	r3, r7, r5
 801efd4:	781b      	ldrb	r3, [r3, #0]
 801efd6:	2b00      	cmp	r3, #0
 801efd8:	d027      	beq.n	801f02a <USBPD_DPM_RequestGetSinkCapabilityExt+0x7a>
 801efda:	4a17      	ldr	r2, [pc, #92]	; (801f038 <USBPD_DPM_RequestGetSinkCapabilityExt+0x88>)
 801efdc:	240c      	movs	r4, #12
 801efde:	193b      	adds	r3, r7, r4
 801efe0:	2132      	movs	r1, #50	; 0x32
 801efe2:	0018      	movs	r0, r3
 801efe4:	f008 faec 	bl	80275c0 <sniprintf>
 801efe8:	0002      	movs	r2, r0
 801efea:	213e      	movs	r1, #62	; 0x3e
 801efec:	187b      	adds	r3, r7, r1
 801efee:	701a      	strb	r2, [r3, #0]
 801eff0:	187b      	adds	r3, r7, r1
 801eff2:	781b      	ldrb	r3, [r3, #0]
 801eff4:	2b31      	cmp	r3, #49	; 0x31
 801eff6:	d80d      	bhi.n	801f014 <USBPD_DPM_RequestGetSinkCapabilityExt+0x64>
 801eff8:	193b      	adds	r3, r7, r4
 801effa:	0018      	movs	r0, r3
 801effc:	f7e7 f8f0 	bl	80061e0 <strlen>
 801f000:	193a      	adds	r2, r7, r4
 801f002:	1dfb      	adds	r3, r7, #7
 801f004:	7819      	ldrb	r1, [r3, #0]
 801f006:	9000      	str	r0, [sp, #0]
 801f008:	0013      	movs	r3, r2
 801f00a:	2200      	movs	r2, #0
 801f00c:	2006      	movs	r0, #6
 801f00e:	f7f6 fcf7 	bl	8015a00 <USBPD_TRACE_Add>
 801f012:	e00a      	b.n	801f02a <USBPD_DPM_RequestGetSinkCapabilityExt+0x7a>
 801f014:	230c      	movs	r3, #12
 801f016:	18fa      	adds	r2, r7, r3
 801f018:	1dfb      	adds	r3, r7, #7
 801f01a:	7819      	ldrb	r1, [r3, #0]
 801f01c:	2332      	movs	r3, #50	; 0x32
 801f01e:	9300      	str	r3, [sp, #0]
 801f020:	0013      	movs	r3, r2
 801f022:	2200      	movs	r2, #0
 801f024:	2006      	movs	r0, #6
 801f026:	f7f6 fceb 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801f02a:	233f      	movs	r3, #63	; 0x3f
 801f02c:	18fb      	adds	r3, r7, r3
 801f02e:	781b      	ldrb	r3, [r3, #0]
}
 801f030:	0018      	movs	r0, r3
 801f032:	46bd      	mov	sp, r7
 801f034:	b010      	add	sp, #64	; 0x40
 801f036:	bdb0      	pop	{r4, r5, r7, pc}
 801f038:	0802a1c8 	.word	0x0802a1c8

0801f03c <USBPD_DPM_RequestGetManufacturerInfo>:
  * @param  SOPType SOP Type
  * @param  pManuInfoData Pointer on manufacturer info based on @ref USBPD_GMIDB_TypeDef
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGetManufacturerInfo(uint8_t PortNum, USBPD_SOPType_TypeDef SOPType, uint8_t* pManuInfoData)
{
 801f03c:	b590      	push	{r4, r7, lr}
 801f03e:	b093      	sub	sp, #76	; 0x4c
 801f040:	af02      	add	r7, sp, #8
 801f042:	603a      	str	r2, [r7, #0]
 801f044:	1dfb      	adds	r3, r7, #7
 801f046:	1c02      	adds	r2, r0, #0
 801f048:	701a      	strb	r2, [r3, #0]
 801f04a:	1dbb      	adds	r3, r7, #6
 801f04c:	1c0a      	adds	r2, r1, #0
 801f04e:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_ERROR;
 801f050:	213f      	movs	r1, #63	; 0x3f
 801f052:	187b      	adds	r3, r7, r1
 801f054:	2202      	movs	r2, #2
 801f056:	701a      	strb	r2, [r3, #0]
  if (USBPD_SOPTYPE_SOP == SOPType)
 801f058:	1dbb      	adds	r3, r7, #6
 801f05a:	781b      	ldrb	r3, [r3, #0]
 801f05c:	2b00      	cmp	r3, #0
 801f05e:	d10d      	bne.n	801f07c <USBPD_DPM_RequestGetManufacturerInfo+0x40>
  {
    _status = USBPD_PE_SendExtendedMessage(PortNum, SOPType, USBPD_EXT_GET_MANUFACTURER_INFO, (uint8_t*)pManuInfoData, sizeof(USBPD_GMIDB_TypeDef));
 801f060:	187c      	adds	r4, r7, r1
 801f062:	683a      	ldr	r2, [r7, #0]
 801f064:	1dbb      	adds	r3, r7, #6
 801f066:	7819      	ldrb	r1, [r3, #0]
 801f068:	1dfb      	adds	r3, r7, #7
 801f06a:	7818      	ldrb	r0, [r3, #0]
 801f06c:	2302      	movs	r3, #2
 801f06e:	9300      	str	r3, [sp, #0]
 801f070:	0013      	movs	r3, r2
 801f072:	2206      	movs	r2, #6
 801f074:	f7e1 fb7e 	bl	8000774 <USBPD_PE_SendExtendedMessage>
 801f078:	0003      	movs	r3, r0
 801f07a:	7023      	strb	r3, [r4, #0]
  }
  DPM_USER_ERROR_TRACE(PortNum, _status, "GET_MANU_INFO not accepted by the stack");
 801f07c:	233f      	movs	r3, #63	; 0x3f
 801f07e:	18fb      	adds	r3, r7, r3
 801f080:	781b      	ldrb	r3, [r3, #0]
 801f082:	2b00      	cmp	r3, #0
 801f084:	d027      	beq.n	801f0d6 <USBPD_DPM_RequestGetManufacturerInfo+0x9a>
 801f086:	4a17      	ldr	r2, [pc, #92]	; (801f0e4 <USBPD_DPM_RequestGetManufacturerInfo+0xa8>)
 801f088:	240c      	movs	r4, #12
 801f08a:	193b      	adds	r3, r7, r4
 801f08c:	2132      	movs	r1, #50	; 0x32
 801f08e:	0018      	movs	r0, r3
 801f090:	f008 fa96 	bl	80275c0 <sniprintf>
 801f094:	0002      	movs	r2, r0
 801f096:	213e      	movs	r1, #62	; 0x3e
 801f098:	187b      	adds	r3, r7, r1
 801f09a:	701a      	strb	r2, [r3, #0]
 801f09c:	187b      	adds	r3, r7, r1
 801f09e:	781b      	ldrb	r3, [r3, #0]
 801f0a0:	2b31      	cmp	r3, #49	; 0x31
 801f0a2:	d80d      	bhi.n	801f0c0 <USBPD_DPM_RequestGetManufacturerInfo+0x84>
 801f0a4:	193b      	adds	r3, r7, r4
 801f0a6:	0018      	movs	r0, r3
 801f0a8:	f7e7 f89a 	bl	80061e0 <strlen>
 801f0ac:	193a      	adds	r2, r7, r4
 801f0ae:	1dfb      	adds	r3, r7, #7
 801f0b0:	7819      	ldrb	r1, [r3, #0]
 801f0b2:	9000      	str	r0, [sp, #0]
 801f0b4:	0013      	movs	r3, r2
 801f0b6:	2200      	movs	r2, #0
 801f0b8:	2006      	movs	r0, #6
 801f0ba:	f7f6 fca1 	bl	8015a00 <USBPD_TRACE_Add>
 801f0be:	e00a      	b.n	801f0d6 <USBPD_DPM_RequestGetManufacturerInfo+0x9a>
 801f0c0:	230c      	movs	r3, #12
 801f0c2:	18fa      	adds	r2, r7, r3
 801f0c4:	1dfb      	adds	r3, r7, #7
 801f0c6:	7819      	ldrb	r1, [r3, #0]
 801f0c8:	2332      	movs	r3, #50	; 0x32
 801f0ca:	9300      	str	r3, [sp, #0]
 801f0cc:	0013      	movs	r3, r2
 801f0ce:	2200      	movs	r2, #0
 801f0d0:	2006      	movs	r0, #6
 801f0d2:	f7f6 fc95 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801f0d6:	233f      	movs	r3, #63	; 0x3f
 801f0d8:	18fb      	adds	r3, r7, r3
 801f0da:	781b      	ldrb	r3, [r3, #0]
}
 801f0dc:	0018      	movs	r0, r3
 801f0de:	46bd      	mov	sp, r7
 801f0e0:	b011      	add	sp, #68	; 0x44
 801f0e2:	bd90      	pop	{r4, r7, pc}
 801f0e4:	0802a1f4 	.word	0x0802a1f4

0801f0e8 <USBPD_DPM_RequestGetPPS_Status>:
  * @brief  Request the PE to request a GET_PPS_STATUS
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGetPPS_Status(uint8_t PortNum)
{
 801f0e8:	b5b0      	push	{r4, r5, r7, lr}
 801f0ea:	b092      	sub	sp, #72	; 0x48
 801f0ec:	af02      	add	r7, sp, #8
 801f0ee:	0002      	movs	r2, r0
 801f0f0:	1dfb      	adds	r3, r7, #7
 801f0f2:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_GET_PPS_STATUS, USBPD_SOPTYPE_SOP);
 801f0f4:	253f      	movs	r5, #63	; 0x3f
 801f0f6:	197c      	adds	r4, r7, r5
 801f0f8:	1dfb      	adds	r3, r7, #7
 801f0fa:	781b      	ldrb	r3, [r3, #0]
 801f0fc:	2200      	movs	r2, #0
 801f0fe:	2114      	movs	r1, #20
 801f100:	0018      	movs	r0, r3
 801f102:	f7e1 f9ff 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 801f106:	0003      	movs	r3, r0
 801f108:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "GET_PPS_STATUS not accepted by the stack");
 801f10a:	197b      	adds	r3, r7, r5
 801f10c:	781b      	ldrb	r3, [r3, #0]
 801f10e:	2b00      	cmp	r3, #0
 801f110:	d027      	beq.n	801f162 <USBPD_DPM_RequestGetPPS_Status+0x7a>
 801f112:	4a17      	ldr	r2, [pc, #92]	; (801f170 <USBPD_DPM_RequestGetPPS_Status+0x88>)
 801f114:	240c      	movs	r4, #12
 801f116:	193b      	adds	r3, r7, r4
 801f118:	2132      	movs	r1, #50	; 0x32
 801f11a:	0018      	movs	r0, r3
 801f11c:	f008 fa50 	bl	80275c0 <sniprintf>
 801f120:	0002      	movs	r2, r0
 801f122:	213e      	movs	r1, #62	; 0x3e
 801f124:	187b      	adds	r3, r7, r1
 801f126:	701a      	strb	r2, [r3, #0]
 801f128:	187b      	adds	r3, r7, r1
 801f12a:	781b      	ldrb	r3, [r3, #0]
 801f12c:	2b31      	cmp	r3, #49	; 0x31
 801f12e:	d80d      	bhi.n	801f14c <USBPD_DPM_RequestGetPPS_Status+0x64>
 801f130:	193b      	adds	r3, r7, r4
 801f132:	0018      	movs	r0, r3
 801f134:	f7e7 f854 	bl	80061e0 <strlen>
 801f138:	193a      	adds	r2, r7, r4
 801f13a:	1dfb      	adds	r3, r7, #7
 801f13c:	7819      	ldrb	r1, [r3, #0]
 801f13e:	9000      	str	r0, [sp, #0]
 801f140:	0013      	movs	r3, r2
 801f142:	2200      	movs	r2, #0
 801f144:	2006      	movs	r0, #6
 801f146:	f7f6 fc5b 	bl	8015a00 <USBPD_TRACE_Add>
 801f14a:	e00a      	b.n	801f162 <USBPD_DPM_RequestGetPPS_Status+0x7a>
 801f14c:	230c      	movs	r3, #12
 801f14e:	18fa      	adds	r2, r7, r3
 801f150:	1dfb      	adds	r3, r7, #7
 801f152:	7819      	ldrb	r1, [r3, #0]
 801f154:	2332      	movs	r3, #50	; 0x32
 801f156:	9300      	str	r3, [sp, #0]
 801f158:	0013      	movs	r3, r2
 801f15a:	2200      	movs	r2, #0
 801f15c:	2006      	movs	r0, #6
 801f15e:	f7f6 fc4f 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801f162:	233f      	movs	r3, #63	; 0x3f
 801f164:	18fb      	adds	r3, r7, r3
 801f166:	781b      	ldrb	r3, [r3, #0]
}
 801f168:	0018      	movs	r0, r3
 801f16a:	46bd      	mov	sp, r7
 801f16c:	b010      	add	sp, #64	; 0x40
 801f16e:	bdb0      	pop	{r4, r5, r7, pc}
 801f170:	0802a21c 	.word	0x0802a21c

0801f174 <USBPD_DPM_RequestGetStatus>:
  * @brief  Request the PE to request a GET_STATUS
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGetStatus(uint8_t PortNum)
{
 801f174:	b5b0      	push	{r4, r5, r7, lr}
 801f176:	b092      	sub	sp, #72	; 0x48
 801f178:	af02      	add	r7, sp, #8
 801f17a:	0002      	movs	r2, r0
 801f17c:	1dfb      	adds	r3, r7, #7
 801f17e:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_GET_STATUS, USBPD_SOPTYPE_SOP);
 801f180:	253f      	movs	r5, #63	; 0x3f
 801f182:	197c      	adds	r4, r7, r5
 801f184:	1dfb      	adds	r3, r7, #7
 801f186:	781b      	ldrb	r3, [r3, #0]
 801f188:	2200      	movs	r2, #0
 801f18a:	2112      	movs	r1, #18
 801f18c:	0018      	movs	r0, r3
 801f18e:	f7e1 f9b9 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 801f192:	0003      	movs	r3, r0
 801f194:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "GET_STATUS not accepted by the stack");
 801f196:	197b      	adds	r3, r7, r5
 801f198:	781b      	ldrb	r3, [r3, #0]
 801f19a:	2b00      	cmp	r3, #0
 801f19c:	d027      	beq.n	801f1ee <USBPD_DPM_RequestGetStatus+0x7a>
 801f19e:	4a17      	ldr	r2, [pc, #92]	; (801f1fc <USBPD_DPM_RequestGetStatus+0x88>)
 801f1a0:	240c      	movs	r4, #12
 801f1a2:	193b      	adds	r3, r7, r4
 801f1a4:	2132      	movs	r1, #50	; 0x32
 801f1a6:	0018      	movs	r0, r3
 801f1a8:	f008 fa0a 	bl	80275c0 <sniprintf>
 801f1ac:	0002      	movs	r2, r0
 801f1ae:	213e      	movs	r1, #62	; 0x3e
 801f1b0:	187b      	adds	r3, r7, r1
 801f1b2:	701a      	strb	r2, [r3, #0]
 801f1b4:	187b      	adds	r3, r7, r1
 801f1b6:	781b      	ldrb	r3, [r3, #0]
 801f1b8:	2b31      	cmp	r3, #49	; 0x31
 801f1ba:	d80d      	bhi.n	801f1d8 <USBPD_DPM_RequestGetStatus+0x64>
 801f1bc:	193b      	adds	r3, r7, r4
 801f1be:	0018      	movs	r0, r3
 801f1c0:	f7e7 f80e 	bl	80061e0 <strlen>
 801f1c4:	193a      	adds	r2, r7, r4
 801f1c6:	1dfb      	adds	r3, r7, #7
 801f1c8:	7819      	ldrb	r1, [r3, #0]
 801f1ca:	9000      	str	r0, [sp, #0]
 801f1cc:	0013      	movs	r3, r2
 801f1ce:	2200      	movs	r2, #0
 801f1d0:	2006      	movs	r0, #6
 801f1d2:	f7f6 fc15 	bl	8015a00 <USBPD_TRACE_Add>
 801f1d6:	e00a      	b.n	801f1ee <USBPD_DPM_RequestGetStatus+0x7a>
 801f1d8:	230c      	movs	r3, #12
 801f1da:	18fa      	adds	r2, r7, r3
 801f1dc:	1dfb      	adds	r3, r7, #7
 801f1de:	7819      	ldrb	r1, [r3, #0]
 801f1e0:	2332      	movs	r3, #50	; 0x32
 801f1e2:	9300      	str	r3, [sp, #0]
 801f1e4:	0013      	movs	r3, r2
 801f1e6:	2200      	movs	r2, #0
 801f1e8:	2006      	movs	r0, #6
 801f1ea:	f7f6 fc09 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801f1ee:	233f      	movs	r3, #63	; 0x3f
 801f1f0:	18fb      	adds	r3, r7, r3
 801f1f2:	781b      	ldrb	r3, [r3, #0]
}
 801f1f4:	0018      	movs	r0, r3
 801f1f6:	46bd      	mov	sp, r7
 801f1f8:	b010      	add	sp, #64	; 0x40
 801f1fa:	bdb0      	pop	{r4, r5, r7, pc}
 801f1fc:	0802a248 	.word	0x0802a248

0801f200 <USBPD_DPM_RequestFastRoleSwap>:
  * @brief  Request the PE to perform a Fast Role Swap.
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestFastRoleSwap(uint8_t PortNum)
{
 801f200:	b5b0      	push	{r4, r5, r7, lr}
 801f202:	b092      	sub	sp, #72	; 0x48
 801f204:	af02      	add	r7, sp, #8
 801f206:	0002      	movs	r2, r0
 801f208:	1dfb      	adds	r3, r7, #7
 801f20a:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_FR_SWAP, USBPD_SOPTYPE_SOP);
 801f20c:	253f      	movs	r5, #63	; 0x3f
 801f20e:	197c      	adds	r4, r7, r5
 801f210:	1dfb      	adds	r3, r7, #7
 801f212:	781b      	ldrb	r3, [r3, #0]
 801f214:	2200      	movs	r2, #0
 801f216:	2113      	movs	r1, #19
 801f218:	0018      	movs	r0, r3
 801f21a:	f7e1 f973 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 801f21e:	0003      	movs	r3, r0
 801f220:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "FRS not accepted by the stack");
 801f222:	197b      	adds	r3, r7, r5
 801f224:	781b      	ldrb	r3, [r3, #0]
 801f226:	2b00      	cmp	r3, #0
 801f228:	d027      	beq.n	801f27a <USBPD_DPM_RequestFastRoleSwap+0x7a>
 801f22a:	4a17      	ldr	r2, [pc, #92]	; (801f288 <USBPD_DPM_RequestFastRoleSwap+0x88>)
 801f22c:	240c      	movs	r4, #12
 801f22e:	193b      	adds	r3, r7, r4
 801f230:	2132      	movs	r1, #50	; 0x32
 801f232:	0018      	movs	r0, r3
 801f234:	f008 f9c4 	bl	80275c0 <sniprintf>
 801f238:	0002      	movs	r2, r0
 801f23a:	213e      	movs	r1, #62	; 0x3e
 801f23c:	187b      	adds	r3, r7, r1
 801f23e:	701a      	strb	r2, [r3, #0]
 801f240:	187b      	adds	r3, r7, r1
 801f242:	781b      	ldrb	r3, [r3, #0]
 801f244:	2b31      	cmp	r3, #49	; 0x31
 801f246:	d80d      	bhi.n	801f264 <USBPD_DPM_RequestFastRoleSwap+0x64>
 801f248:	193b      	adds	r3, r7, r4
 801f24a:	0018      	movs	r0, r3
 801f24c:	f7e6 ffc8 	bl	80061e0 <strlen>
 801f250:	193a      	adds	r2, r7, r4
 801f252:	1dfb      	adds	r3, r7, #7
 801f254:	7819      	ldrb	r1, [r3, #0]
 801f256:	9000      	str	r0, [sp, #0]
 801f258:	0013      	movs	r3, r2
 801f25a:	2200      	movs	r2, #0
 801f25c:	2006      	movs	r0, #6
 801f25e:	f7f6 fbcf 	bl	8015a00 <USBPD_TRACE_Add>
 801f262:	e00a      	b.n	801f27a <USBPD_DPM_RequestFastRoleSwap+0x7a>
 801f264:	230c      	movs	r3, #12
 801f266:	18fa      	adds	r2, r7, r3
 801f268:	1dfb      	adds	r3, r7, #7
 801f26a:	7819      	ldrb	r1, [r3, #0]
 801f26c:	2332      	movs	r3, #50	; 0x32
 801f26e:	9300      	str	r3, [sp, #0]
 801f270:	0013      	movs	r3, r2
 801f272:	2200      	movs	r2, #0
 801f274:	2006      	movs	r0, #6
 801f276:	f7f6 fbc3 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801f27a:	233f      	movs	r3, #63	; 0x3f
 801f27c:	18fb      	adds	r3, r7, r3
 801f27e:	781b      	ldrb	r3, [r3, #0]
}
 801f280:	0018      	movs	r0, r3
 801f282:	46bd      	mov	sp, r7
 801f284:	b010      	add	sp, #64	; 0x40
 801f286:	bdb0      	pop	{r4, r5, r7, pc}
 801f288:	0802a270 	.word	0x0802a270

0801f28c <USBPD_DPM_RequestGetCountryCodes>:
  * @brief  Request the PE to send a GET_COUNTRY_CODES message
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGetCountryCodes(uint8_t PortNum)
{
 801f28c:	b5b0      	push	{r4, r5, r7, lr}
 801f28e:	b092      	sub	sp, #72	; 0x48
 801f290:	af02      	add	r7, sp, #8
 801f292:	0002      	movs	r2, r0
 801f294:	1dfb      	adds	r3, r7, #7
 801f296:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_GET_COUNTRY_CODES, USBPD_SOPTYPE_SOP);
 801f298:	253f      	movs	r5, #63	; 0x3f
 801f29a:	197c      	adds	r4, r7, r5
 801f29c:	1dfb      	adds	r3, r7, #7
 801f29e:	781b      	ldrb	r3, [r3, #0]
 801f2a0:	2200      	movs	r2, #0
 801f2a2:	2115      	movs	r1, #21
 801f2a4:	0018      	movs	r0, r3
 801f2a6:	f7e1 f92d 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 801f2aa:	0003      	movs	r3, r0
 801f2ac:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "GET_COUNTRY_CODES not accepted by the stack");
 801f2ae:	197b      	adds	r3, r7, r5
 801f2b0:	781b      	ldrb	r3, [r3, #0]
 801f2b2:	2b00      	cmp	r3, #0
 801f2b4:	d027      	beq.n	801f306 <USBPD_DPM_RequestGetCountryCodes+0x7a>
 801f2b6:	4a17      	ldr	r2, [pc, #92]	; (801f314 <USBPD_DPM_RequestGetCountryCodes+0x88>)
 801f2b8:	240c      	movs	r4, #12
 801f2ba:	193b      	adds	r3, r7, r4
 801f2bc:	2132      	movs	r1, #50	; 0x32
 801f2be:	0018      	movs	r0, r3
 801f2c0:	f008 f97e 	bl	80275c0 <sniprintf>
 801f2c4:	0002      	movs	r2, r0
 801f2c6:	213e      	movs	r1, #62	; 0x3e
 801f2c8:	187b      	adds	r3, r7, r1
 801f2ca:	701a      	strb	r2, [r3, #0]
 801f2cc:	187b      	adds	r3, r7, r1
 801f2ce:	781b      	ldrb	r3, [r3, #0]
 801f2d0:	2b31      	cmp	r3, #49	; 0x31
 801f2d2:	d80d      	bhi.n	801f2f0 <USBPD_DPM_RequestGetCountryCodes+0x64>
 801f2d4:	193b      	adds	r3, r7, r4
 801f2d6:	0018      	movs	r0, r3
 801f2d8:	f7e6 ff82 	bl	80061e0 <strlen>
 801f2dc:	193a      	adds	r2, r7, r4
 801f2de:	1dfb      	adds	r3, r7, #7
 801f2e0:	7819      	ldrb	r1, [r3, #0]
 801f2e2:	9000      	str	r0, [sp, #0]
 801f2e4:	0013      	movs	r3, r2
 801f2e6:	2200      	movs	r2, #0
 801f2e8:	2006      	movs	r0, #6
 801f2ea:	f7f6 fb89 	bl	8015a00 <USBPD_TRACE_Add>
 801f2ee:	e00a      	b.n	801f306 <USBPD_DPM_RequestGetCountryCodes+0x7a>
 801f2f0:	230c      	movs	r3, #12
 801f2f2:	18fa      	adds	r2, r7, r3
 801f2f4:	1dfb      	adds	r3, r7, #7
 801f2f6:	7819      	ldrb	r1, [r3, #0]
 801f2f8:	2332      	movs	r3, #50	; 0x32
 801f2fa:	9300      	str	r3, [sp, #0]
 801f2fc:	0013      	movs	r3, r2
 801f2fe:	2200      	movs	r2, #0
 801f300:	2006      	movs	r0, #6
 801f302:	f7f6 fb7d 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801f306:	233f      	movs	r3, #63	; 0x3f
 801f308:	18fb      	adds	r3, r7, r3
 801f30a:	781b      	ldrb	r3, [r3, #0]
}
 801f30c:	0018      	movs	r0, r3
 801f30e:	46bd      	mov	sp, r7
 801f310:	b010      	add	sp, #64	; 0x40
 801f312:	bdb0      	pop	{r4, r5, r7, pc}
 801f314:	0802a290 	.word	0x0802a290

0801f318 <USBPD_DPM_RequestGetCountryInfo>:
  * @param  PortNum     The current port number
  * @param  CountryCode Country code (1st character and 2nd of the Alpha-2 Country)
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGetCountryInfo(uint8_t PortNum, uint16_t CountryCode)
{
 801f318:	b5b0      	push	{r4, r5, r7, lr}
 801f31a:	b092      	sub	sp, #72	; 0x48
 801f31c:	af02      	add	r7, sp, #8
 801f31e:	0002      	movs	r2, r0
 801f320:	1dfb      	adds	r3, r7, #7
 801f322:	701a      	strb	r2, [r3, #0]
 801f324:	1d3b      	adds	r3, r7, #4
 801f326:	1c0a      	adds	r2, r1, #0
 801f328:	801a      	strh	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_DataMessage(PortNum, USBPD_DATAMSG_GET_COUNTRY_INFO, (uint32_t*)&CountryCode);
 801f32a:	253f      	movs	r5, #63	; 0x3f
 801f32c:	197c      	adds	r4, r7, r5
 801f32e:	1d3a      	adds	r2, r7, #4
 801f330:	1dfb      	adds	r3, r7, #7
 801f332:	781b      	ldrb	r3, [r3, #0]
 801f334:	2107      	movs	r1, #7
 801f336:	0018      	movs	r0, r3
 801f338:	f7e1 f990 	bl	800065c <USBPD_PE_Request_DataMessage>
 801f33c:	0003      	movs	r3, r0
 801f33e:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "GET_COUNTRY_INFO not accepted by the stack");
 801f340:	197b      	adds	r3, r7, r5
 801f342:	781b      	ldrb	r3, [r3, #0]
 801f344:	2b00      	cmp	r3, #0
 801f346:	d027      	beq.n	801f398 <USBPD_DPM_RequestGetCountryInfo+0x80>
 801f348:	4a17      	ldr	r2, [pc, #92]	; (801f3a8 <USBPD_DPM_RequestGetCountryInfo+0x90>)
 801f34a:	240c      	movs	r4, #12
 801f34c:	193b      	adds	r3, r7, r4
 801f34e:	2132      	movs	r1, #50	; 0x32
 801f350:	0018      	movs	r0, r3
 801f352:	f008 f935 	bl	80275c0 <sniprintf>
 801f356:	0002      	movs	r2, r0
 801f358:	213e      	movs	r1, #62	; 0x3e
 801f35a:	187b      	adds	r3, r7, r1
 801f35c:	701a      	strb	r2, [r3, #0]
 801f35e:	187b      	adds	r3, r7, r1
 801f360:	781b      	ldrb	r3, [r3, #0]
 801f362:	2b31      	cmp	r3, #49	; 0x31
 801f364:	d80d      	bhi.n	801f382 <USBPD_DPM_RequestGetCountryInfo+0x6a>
 801f366:	193b      	adds	r3, r7, r4
 801f368:	0018      	movs	r0, r3
 801f36a:	f7e6 ff39 	bl	80061e0 <strlen>
 801f36e:	193a      	adds	r2, r7, r4
 801f370:	1dfb      	adds	r3, r7, #7
 801f372:	7819      	ldrb	r1, [r3, #0]
 801f374:	9000      	str	r0, [sp, #0]
 801f376:	0013      	movs	r3, r2
 801f378:	2200      	movs	r2, #0
 801f37a:	2006      	movs	r0, #6
 801f37c:	f7f6 fb40 	bl	8015a00 <USBPD_TRACE_Add>
 801f380:	e00a      	b.n	801f398 <USBPD_DPM_RequestGetCountryInfo+0x80>
 801f382:	230c      	movs	r3, #12
 801f384:	18fa      	adds	r2, r7, r3
 801f386:	1dfb      	adds	r3, r7, #7
 801f388:	7819      	ldrb	r1, [r3, #0]
 801f38a:	2332      	movs	r3, #50	; 0x32
 801f38c:	9300      	str	r3, [sp, #0]
 801f38e:	0013      	movs	r3, r2
 801f390:	2200      	movs	r2, #0
 801f392:	2006      	movs	r0, #6
 801f394:	f7f6 fb34 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801f398:	233f      	movs	r3, #63	; 0x3f
 801f39a:	18fb      	adds	r3, r7, r3
 801f39c:	781b      	ldrb	r3, [r3, #0]
}
 801f39e:	0018      	movs	r0, r3
 801f3a0:	46bd      	mov	sp, r7
 801f3a2:	b010      	add	sp, #64	; 0x40
 801f3a4:	bdb0      	pop	{r4, r5, r7, pc}
 801f3a6:	46c0      	nop			; (mov r8, r8)
 801f3a8:	0802a2bc 	.word	0x0802a2bc

0801f3ac <USBPD_DPM_RequestGetBatteryCapability>:
  * @param  PortNum         The current port number
  * @param  pBatteryCapRef  Pointer on the Battery Capability reference
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGetBatteryCapability(uint8_t PortNum, uint8_t *pBatteryCapRef)
{
 801f3ac:	b5b0      	push	{r4, r5, r7, lr}
 801f3ae:	b092      	sub	sp, #72	; 0x48
 801f3b0:	af02      	add	r7, sp, #8
 801f3b2:	0002      	movs	r2, r0
 801f3b4:	6039      	str	r1, [r7, #0]
 801f3b6:	1dfb      	adds	r3, r7, #7
 801f3b8:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_SendExtendedMessage(PortNum, USBPD_SOPTYPE_SOP, USBPD_EXT_GET_BATTERY_CAP, (uint8_t*)pBatteryCapRef, 1);
 801f3ba:	253f      	movs	r5, #63	; 0x3f
 801f3bc:	197c      	adds	r4, r7, r5
 801f3be:	683a      	ldr	r2, [r7, #0]
 801f3c0:	1dfb      	adds	r3, r7, #7
 801f3c2:	7818      	ldrb	r0, [r3, #0]
 801f3c4:	2301      	movs	r3, #1
 801f3c6:	9300      	str	r3, [sp, #0]
 801f3c8:	0013      	movs	r3, r2
 801f3ca:	2203      	movs	r2, #3
 801f3cc:	2100      	movs	r1, #0
 801f3ce:	f7e1 f9d1 	bl	8000774 <USBPD_PE_SendExtendedMessage>
 801f3d2:	0003      	movs	r3, r0
 801f3d4:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "GET_BATTERY_CAPA not accepted by the stack");
 801f3d6:	197b      	adds	r3, r7, r5
 801f3d8:	781b      	ldrb	r3, [r3, #0]
 801f3da:	2b00      	cmp	r3, #0
 801f3dc:	d027      	beq.n	801f42e <USBPD_DPM_RequestGetBatteryCapability+0x82>
 801f3de:	4a17      	ldr	r2, [pc, #92]	; (801f43c <USBPD_DPM_RequestGetBatteryCapability+0x90>)
 801f3e0:	240c      	movs	r4, #12
 801f3e2:	193b      	adds	r3, r7, r4
 801f3e4:	2132      	movs	r1, #50	; 0x32
 801f3e6:	0018      	movs	r0, r3
 801f3e8:	f008 f8ea 	bl	80275c0 <sniprintf>
 801f3ec:	0002      	movs	r2, r0
 801f3ee:	213e      	movs	r1, #62	; 0x3e
 801f3f0:	187b      	adds	r3, r7, r1
 801f3f2:	701a      	strb	r2, [r3, #0]
 801f3f4:	187b      	adds	r3, r7, r1
 801f3f6:	781b      	ldrb	r3, [r3, #0]
 801f3f8:	2b31      	cmp	r3, #49	; 0x31
 801f3fa:	d80d      	bhi.n	801f418 <USBPD_DPM_RequestGetBatteryCapability+0x6c>
 801f3fc:	193b      	adds	r3, r7, r4
 801f3fe:	0018      	movs	r0, r3
 801f400:	f7e6 feee 	bl	80061e0 <strlen>
 801f404:	193a      	adds	r2, r7, r4
 801f406:	1dfb      	adds	r3, r7, #7
 801f408:	7819      	ldrb	r1, [r3, #0]
 801f40a:	9000      	str	r0, [sp, #0]
 801f40c:	0013      	movs	r3, r2
 801f40e:	2200      	movs	r2, #0
 801f410:	2006      	movs	r0, #6
 801f412:	f7f6 faf5 	bl	8015a00 <USBPD_TRACE_Add>
 801f416:	e00a      	b.n	801f42e <USBPD_DPM_RequestGetBatteryCapability+0x82>
 801f418:	230c      	movs	r3, #12
 801f41a:	18fa      	adds	r2, r7, r3
 801f41c:	1dfb      	adds	r3, r7, #7
 801f41e:	7819      	ldrb	r1, [r3, #0]
 801f420:	2332      	movs	r3, #50	; 0x32
 801f422:	9300      	str	r3, [sp, #0]
 801f424:	0013      	movs	r3, r2
 801f426:	2200      	movs	r2, #0
 801f428:	2006      	movs	r0, #6
 801f42a:	f7f6 fae9 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801f42e:	233f      	movs	r3, #63	; 0x3f
 801f430:	18fb      	adds	r3, r7, r3
 801f432:	781b      	ldrb	r3, [r3, #0]
}
 801f434:	0018      	movs	r0, r3
 801f436:	46bd      	mov	sp, r7
 801f438:	b010      	add	sp, #64	; 0x40
 801f43a:	bdb0      	pop	{r4, r5, r7, pc}
 801f43c:	0802a2e8 	.word	0x0802a2e8

0801f440 <USBPD_DPM_RequestGetBatteryStatus>:
  * @param  PortNum           The current port number
  * @param  pBatteryStatusRef Pointer on the Battery Status reference
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGetBatteryStatus(uint8_t PortNum, uint8_t *pBatteryStatusRef)
{
 801f440:	b5b0      	push	{r4, r5, r7, lr}
 801f442:	b092      	sub	sp, #72	; 0x48
 801f444:	af02      	add	r7, sp, #8
 801f446:	0002      	movs	r2, r0
 801f448:	6039      	str	r1, [r7, #0]
 801f44a:	1dfb      	adds	r3, r7, #7
 801f44c:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_SendExtendedMessage(PortNum, USBPD_SOPTYPE_SOP, USBPD_EXT_GET_BATTERY_STATUS, (uint8_t*)pBatteryStatusRef, 1);
 801f44e:	253f      	movs	r5, #63	; 0x3f
 801f450:	197c      	adds	r4, r7, r5
 801f452:	683a      	ldr	r2, [r7, #0]
 801f454:	1dfb      	adds	r3, r7, #7
 801f456:	7818      	ldrb	r0, [r3, #0]
 801f458:	2301      	movs	r3, #1
 801f45a:	9300      	str	r3, [sp, #0]
 801f45c:	0013      	movs	r3, r2
 801f45e:	2204      	movs	r2, #4
 801f460:	2100      	movs	r1, #0
 801f462:	f7e1 f987 	bl	8000774 <USBPD_PE_SendExtendedMessage>
 801f466:	0003      	movs	r3, r0
 801f468:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "GET_BATTERY_STATUS not accepted by the stack");
 801f46a:	197b      	adds	r3, r7, r5
 801f46c:	781b      	ldrb	r3, [r3, #0]
 801f46e:	2b00      	cmp	r3, #0
 801f470:	d027      	beq.n	801f4c2 <USBPD_DPM_RequestGetBatteryStatus+0x82>
 801f472:	4a17      	ldr	r2, [pc, #92]	; (801f4d0 <USBPD_DPM_RequestGetBatteryStatus+0x90>)
 801f474:	240c      	movs	r4, #12
 801f476:	193b      	adds	r3, r7, r4
 801f478:	2132      	movs	r1, #50	; 0x32
 801f47a:	0018      	movs	r0, r3
 801f47c:	f008 f8a0 	bl	80275c0 <sniprintf>
 801f480:	0002      	movs	r2, r0
 801f482:	213e      	movs	r1, #62	; 0x3e
 801f484:	187b      	adds	r3, r7, r1
 801f486:	701a      	strb	r2, [r3, #0]
 801f488:	187b      	adds	r3, r7, r1
 801f48a:	781b      	ldrb	r3, [r3, #0]
 801f48c:	2b31      	cmp	r3, #49	; 0x31
 801f48e:	d80d      	bhi.n	801f4ac <USBPD_DPM_RequestGetBatteryStatus+0x6c>
 801f490:	193b      	adds	r3, r7, r4
 801f492:	0018      	movs	r0, r3
 801f494:	f7e6 fea4 	bl	80061e0 <strlen>
 801f498:	193a      	adds	r2, r7, r4
 801f49a:	1dfb      	adds	r3, r7, #7
 801f49c:	7819      	ldrb	r1, [r3, #0]
 801f49e:	9000      	str	r0, [sp, #0]
 801f4a0:	0013      	movs	r3, r2
 801f4a2:	2200      	movs	r2, #0
 801f4a4:	2006      	movs	r0, #6
 801f4a6:	f7f6 faab 	bl	8015a00 <USBPD_TRACE_Add>
 801f4aa:	e00a      	b.n	801f4c2 <USBPD_DPM_RequestGetBatteryStatus+0x82>
 801f4ac:	230c      	movs	r3, #12
 801f4ae:	18fa      	adds	r2, r7, r3
 801f4b0:	1dfb      	adds	r3, r7, #7
 801f4b2:	7819      	ldrb	r1, [r3, #0]
 801f4b4:	2332      	movs	r3, #50	; 0x32
 801f4b6:	9300      	str	r3, [sp, #0]
 801f4b8:	0013      	movs	r3, r2
 801f4ba:	2200      	movs	r2, #0
 801f4bc:	2006      	movs	r0, #6
 801f4be:	f7f6 fa9f 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801f4c2:	233f      	movs	r3, #63	; 0x3f
 801f4c4:	18fb      	adds	r3, r7, r3
 801f4c6:	781b      	ldrb	r3, [r3, #0]
}
 801f4c8:	0018      	movs	r0, r3
 801f4ca:	46bd      	mov	sp, r7
 801f4cc:	b010      	add	sp, #64	; 0x40
 801f4ce:	bdb0      	pop	{r4, r5, r7, pc}
 801f4d0:	0802a314 	.word	0x0802a314

0801f4d4 <USBPD_DPM_RequestSecurityRequest>:
  * @brief  Request the PE to send a SECURITY_REQUEST
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestSecurityRequest(uint8_t PortNum)
{
 801f4d4:	b590      	push	{r4, r7, lr}
 801f4d6:	b093      	sub	sp, #76	; 0x4c
 801f4d8:	af02      	add	r7, sp, #8
 801f4da:	0002      	movs	r2, r0
 801f4dc:	1dfb      	adds	r3, r7, #7
 801f4de:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_ERROR;
 801f4e0:	213f      	movs	r1, #63	; 0x3f
 801f4e2:	187b      	adds	r3, r7, r1
 801f4e4:	2202      	movs	r2, #2
 801f4e6:	701a      	strb	r2, [r3, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "SECURITY_REQUEST not accepted by the stack");
 801f4e8:	187b      	adds	r3, r7, r1
 801f4ea:	781b      	ldrb	r3, [r3, #0]
 801f4ec:	2b00      	cmp	r3, #0
 801f4ee:	d027      	beq.n	801f540 <USBPD_DPM_RequestSecurityRequest+0x6c>
 801f4f0:	4a17      	ldr	r2, [pc, #92]	; (801f550 <USBPD_DPM_RequestSecurityRequest+0x7c>)
 801f4f2:	240c      	movs	r4, #12
 801f4f4:	193b      	adds	r3, r7, r4
 801f4f6:	2132      	movs	r1, #50	; 0x32
 801f4f8:	0018      	movs	r0, r3
 801f4fa:	f008 f861 	bl	80275c0 <sniprintf>
 801f4fe:	0002      	movs	r2, r0
 801f500:	213e      	movs	r1, #62	; 0x3e
 801f502:	187b      	adds	r3, r7, r1
 801f504:	701a      	strb	r2, [r3, #0]
 801f506:	187b      	adds	r3, r7, r1
 801f508:	781b      	ldrb	r3, [r3, #0]
 801f50a:	2b31      	cmp	r3, #49	; 0x31
 801f50c:	d80d      	bhi.n	801f52a <USBPD_DPM_RequestSecurityRequest+0x56>
 801f50e:	193b      	adds	r3, r7, r4
 801f510:	0018      	movs	r0, r3
 801f512:	f7e6 fe65 	bl	80061e0 <strlen>
 801f516:	193a      	adds	r2, r7, r4
 801f518:	1dfb      	adds	r3, r7, #7
 801f51a:	7819      	ldrb	r1, [r3, #0]
 801f51c:	9000      	str	r0, [sp, #0]
 801f51e:	0013      	movs	r3, r2
 801f520:	2200      	movs	r2, #0
 801f522:	2006      	movs	r0, #6
 801f524:	f7f6 fa6c 	bl	8015a00 <USBPD_TRACE_Add>
 801f528:	e00a      	b.n	801f540 <USBPD_DPM_RequestSecurityRequest+0x6c>
 801f52a:	230c      	movs	r3, #12
 801f52c:	18fa      	adds	r2, r7, r3
 801f52e:	1dfb      	adds	r3, r7, #7
 801f530:	7819      	ldrb	r1, [r3, #0]
 801f532:	2332      	movs	r3, #50	; 0x32
 801f534:	9300      	str	r3, [sp, #0]
 801f536:	0013      	movs	r3, r2
 801f538:	2200      	movs	r2, #0
 801f53a:	2006      	movs	r0, #6
 801f53c:	f7f6 fa60 	bl	8015a00 <USBPD_TRACE_Add>
  return _status;
 801f540:	233f      	movs	r3, #63	; 0x3f
 801f542:	18fb      	adds	r3, r7, r3
 801f544:	781b      	ldrb	r3, [r3, #0]
}
 801f546:	0018      	movs	r0, r3
 801f548:	46bd      	mov	sp, r7
 801f54a:	b011      	add	sp, #68	; 0x44
 801f54c:	bd90      	pop	{r4, r7, pc}
 801f54e:	46c0      	nop			; (mov r8, r8)
 801f550:	0802a344 	.word	0x0802a344

0801f554 <USBPD_DPM_RequestSRCPDO>:
  * @param  RequestedVoltage Requested voltage (in MV and use mainly for APDO)
  * @param  RequestedCurrent Requested current (in MA and use mainly for APDO)
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestSRCPDO(uint8_t PortNum, uint8_t IndexSrcPDO, uint16_t RequestedVoltage, uint16_t RequestedCurrent)
{
 801f554:	b5b0      	push	{r4, r5, r7, lr}
 801f556:	b094      	sub	sp, #80	; 0x50
 801f558:	af02      	add	r7, sp, #8
 801f55a:	0005      	movs	r5, r0
 801f55c:	000c      	movs	r4, r1
 801f55e:	0010      	movs	r0, r2
 801f560:	0019      	movs	r1, r3
 801f562:	1dfb      	adds	r3, r7, #7
 801f564:	1c2a      	adds	r2, r5, #0
 801f566:	701a      	strb	r2, [r3, #0]
 801f568:	1dbb      	adds	r3, r7, #6
 801f56a:	1c22      	adds	r2, r4, #0
 801f56c:	701a      	strb	r2, [r3, #0]
 801f56e:	1d3b      	adds	r3, r7, #4
 801f570:	1c02      	adds	r2, r0, #0
 801f572:	801a      	strh	r2, [r3, #0]
 801f574:	1cbb      	adds	r3, r7, #2
 801f576:	1c0a      	adds	r2, r1, #0
 801f578:	801a      	strh	r2, [r3, #0]
	USBPD_StatusTypeDef _status = USBPD_ERROR;
 801f57a:	2547      	movs	r5, #71	; 0x47
 801f57c:	197b      	adds	r3, r7, r5
 801f57e:	2202      	movs	r2, #2
 801f580:	701a      	strb	r2, [r3, #0]
	USBPD_SNKRDO_TypeDef rdo;
	USBPD_CORE_PDO_Type_TypeDef pdo_object;

	/* Initialize RDO object*/
	rdo.d32 = 0;
 801f582:	2300      	movs	r3, #0
 801f584:	643b      	str	r3, [r7, #64]	; 0x40

	USER_SERV_SNK_BuildRequestedRDO(PortNum,IndexSrcPDO, RequestedVoltage, RequestedCurrent, &rdo, &pdo_object);
 801f586:	1dbb      	adds	r3, r7, #6
 801f588:	781b      	ldrb	r3, [r3, #0]
 801f58a:	b299      	uxth	r1, r3
 801f58c:	1cbb      	adds	r3, r7, #2
 801f58e:	881c      	ldrh	r4, [r3, #0]
 801f590:	1d3b      	adds	r3, r7, #4
 801f592:	881a      	ldrh	r2, [r3, #0]
 801f594:	1dfb      	adds	r3, r7, #7
 801f596:	7818      	ldrb	r0, [r3, #0]
 801f598:	233c      	movs	r3, #60	; 0x3c
 801f59a:	18fb      	adds	r3, r7, r3
 801f59c:	9301      	str	r3, [sp, #4]
 801f59e:	2340      	movs	r3, #64	; 0x40
 801f5a0:	18fb      	adds	r3, r7, r3
 801f5a2:	9300      	str	r3, [sp, #0]
 801f5a4:	0023      	movs	r3, r4
 801f5a6:	f000 ff6b 	bl	8020480 <USER_SERV_SNK_BuildRequestedRDO>

	/*Send requested rdo to Policy Engine */
	_status = USBPD_PE_Send_Request(PortNum, rdo.d32, pdo_object);
 801f5aa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801f5ac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801f5ae:	197c      	adds	r4, r7, r5
 801f5b0:	1dfb      	adds	r3, r7, #7
 801f5b2:	781b      	ldrb	r3, [r3, #0]
 801f5b4:	0018      	movs	r0, r3
 801f5b6:	f7e1 f8a7 	bl	8000708 <USBPD_PE_Send_Request>
 801f5ba:	0003      	movs	r3, r0
 801f5bc:	7023      	strb	r3, [r4, #0]

    /* USER CODE END USBPD_DPM_RequestMessageRequest */
	DPM_USER_ERROR_TRACE(PortNum, _status, "REQUEST not accepted by the stack");
 801f5be:	197b      	adds	r3, r7, r5
 801f5c0:	781b      	ldrb	r3, [r3, #0]
 801f5c2:	2b00      	cmp	r3, #0
 801f5c4:	d027      	beq.n	801f616 <USBPD_DPM_RequestSRCPDO+0xc2>
 801f5c6:	4a17      	ldr	r2, [pc, #92]	; (801f624 <USBPD_DPM_RequestSRCPDO+0xd0>)
 801f5c8:	2408      	movs	r4, #8
 801f5ca:	193b      	adds	r3, r7, r4
 801f5cc:	2132      	movs	r1, #50	; 0x32
 801f5ce:	0018      	movs	r0, r3
 801f5d0:	f007 fff6 	bl	80275c0 <sniprintf>
 801f5d4:	0002      	movs	r2, r0
 801f5d6:	2146      	movs	r1, #70	; 0x46
 801f5d8:	187b      	adds	r3, r7, r1
 801f5da:	701a      	strb	r2, [r3, #0]
 801f5dc:	187b      	adds	r3, r7, r1
 801f5de:	781b      	ldrb	r3, [r3, #0]
 801f5e0:	2b31      	cmp	r3, #49	; 0x31
 801f5e2:	d80d      	bhi.n	801f600 <USBPD_DPM_RequestSRCPDO+0xac>
 801f5e4:	193b      	adds	r3, r7, r4
 801f5e6:	0018      	movs	r0, r3
 801f5e8:	f7e6 fdfa 	bl	80061e0 <strlen>
 801f5ec:	193a      	adds	r2, r7, r4
 801f5ee:	1dfb      	adds	r3, r7, #7
 801f5f0:	7819      	ldrb	r1, [r3, #0]
 801f5f2:	9000      	str	r0, [sp, #0]
 801f5f4:	0013      	movs	r3, r2
 801f5f6:	2200      	movs	r2, #0
 801f5f8:	2006      	movs	r0, #6
 801f5fa:	f7f6 fa01 	bl	8015a00 <USBPD_TRACE_Add>
 801f5fe:	e00a      	b.n	801f616 <USBPD_DPM_RequestSRCPDO+0xc2>
 801f600:	2308      	movs	r3, #8
 801f602:	18fa      	adds	r2, r7, r3
 801f604:	1dfb      	adds	r3, r7, #7
 801f606:	7819      	ldrb	r1, [r3, #0]
 801f608:	2332      	movs	r3, #50	; 0x32
 801f60a:	9300      	str	r3, [sp, #0]
 801f60c:	0013      	movs	r3, r2
 801f60e:	2200      	movs	r2, #0
 801f610:	2006      	movs	r0, #6
 801f612:	f7f6 f9f5 	bl	8015a00 <USBPD_TRACE_Add>
	return _status;
 801f616:	2347      	movs	r3, #71	; 0x47
 801f618:	18fb      	adds	r3, r7, r3
 801f61a:	781b      	ldrb	r3, [r3, #0]
}
 801f61c:	0018      	movs	r0, r3
 801f61e:	46bd      	mov	sp, r7
 801f620:	b012      	add	sp, #72	; 0x48
 801f622:	bdb0      	pop	{r4, r5, r7, pc}
 801f624:	08029ef0 	.word	0x08029ef0

0801f628 <BSP_PWR_VBUSGetVoltage>:
  *         @arg TYPE_C_PORT_1
  *         @arg TYPE_C_PORT_2
  * @retval Voltage measured voltage level (in mV)
  */
__weak uint32_t BSP_PWR_VBUSGetVoltage(uint32_t PortId)
{
 801f628:	b580      	push	{r7, lr}
 801f62a:	b086      	sub	sp, #24
 801f62c:	af02      	add	r7, sp, #8
 801f62e:	6078      	str	r0, [r7, #4]
  PWR_DEBUG_TRACE(PortId, "ADVICE: Obsolete BSP_PWR_VBUSGetVoltage");
 801f630:	687b      	ldr	r3, [r7, #4]
 801f632:	b2d9      	uxtb	r1, r3
 801f634:	4b0a      	ldr	r3, [pc, #40]	; (801f660 <BSP_PWR_VBUSGetVoltage+0x38>)
 801f636:	2227      	movs	r2, #39	; 0x27
 801f638:	9200      	str	r2, [sp, #0]
 801f63a:	2200      	movs	r2, #0
 801f63c:	2006      	movs	r0, #6
 801f63e:	f7f6 f9df 	bl	8015a00 <USBPD_TRACE_Add>
/* USER CODE BEGIN BSP_PWR_VBUSGetVoltage */
  uint32_t voltage = 0;
 801f642:	2300      	movs	r3, #0
 801f644:	60fb      	str	r3, [r7, #12]

  (void)BSP_USBPD_PWR_VBUSGetVoltage(PortId, &voltage);
 801f646:	230c      	movs	r3, #12
 801f648:	18fa      	adds	r2, r7, r3
 801f64a:	687b      	ldr	r3, [r7, #4]
 801f64c:	0011      	movs	r1, r2
 801f64e:	0018      	movs	r0, r3
 801f650:	f000 f874 	bl	801f73c <BSP_USBPD_PWR_VBUSGetVoltage>
  return voltage;
 801f654:	68fb      	ldr	r3, [r7, #12]
/* USER CODE END BSP_PWR_VBUSGetVoltage */
}
 801f656:	0018      	movs	r0, r3
 801f658:	46bd      	mov	sp, r7
 801f65a:	b004      	add	sp, #16
 801f65c:	bd80      	pop	{r7, pc}
 801f65e:	46c0      	nop			; (mov r8, r8)
 801f660:	0802a4e4 	.word	0x0802a4e4

0801f664 <BSP_PWR_VBUSGetCurrent>:
  *         @arg TYPE_C_PORT_1
  *         @arg TYPE_C_PORT_2
  * @retval Current measured current level (in mA)
  */
__weak int32_t BSP_PWR_VBUSGetCurrent(uint32_t PortId)
{
 801f664:	b580      	push	{r7, lr}
 801f666:	b086      	sub	sp, #24
 801f668:	af02      	add	r7, sp, #8
 801f66a:	6078      	str	r0, [r7, #4]
  PWR_DEBUG_TRACE(PortId, "ADVICE: Obsolete BSP_PWR_VBUSGetCurrent");
 801f66c:	687b      	ldr	r3, [r7, #4]
 801f66e:	b2d9      	uxtb	r1, r3
 801f670:	4b0a      	ldr	r3, [pc, #40]	; (801f69c <BSP_PWR_VBUSGetCurrent+0x38>)
 801f672:	2227      	movs	r2, #39	; 0x27
 801f674:	9200      	str	r2, [sp, #0]
 801f676:	2200      	movs	r2, #0
 801f678:	2006      	movs	r0, #6
 801f67a:	f7f6 f9c1 	bl	8015a00 <USBPD_TRACE_Add>
/* USER CODE BEGIN BSP_PWR_VBUSGetCurrent */
  int32_t current = 0;
 801f67e:	2300      	movs	r3, #0
 801f680:	60fb      	str	r3, [r7, #12]

  (void)BSP_USBPD_PWR_VBUSGetCurrent(PortId, &current);
 801f682:	230c      	movs	r3, #12
 801f684:	18fa      	adds	r2, r7, r3
 801f686:	687b      	ldr	r3, [r7, #4]
 801f688:	0011      	movs	r1, r2
 801f68a:	0018      	movs	r0, r3
 801f68c:	f000 f892 	bl	801f7b4 <BSP_USBPD_PWR_VBUSGetCurrent>

  return current;
 801f690:	68fb      	ldr	r3, [r7, #12]
/* USER CODE END BSP_PWR_VBUSGetCurrent */
}
 801f692:	0018      	movs	r0, r3
 801f694:	46bd      	mov	sp, r7
 801f696:	b004      	add	sp, #16
 801f698:	bd80      	pop	{r7, pc}
 801f69a:	46c0      	nop			; (mov r8, r8)
 801f69c:	0802a50c 	.word	0x0802a50c

0801f6a0 <BSP_USBPD_PWR_Init>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_Init(uint32_t Instance)
{
 801f6a0:	b580      	push	{r7, lr}
 801f6a2:	b084      	sub	sp, #16
 801f6a4:	af00      	add	r7, sp, #0
 801f6a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_Init */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 801f6a8:	2300      	movs	r3, #0
 801f6aa:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 801f6ac:	687b      	ldr	r3, [r7, #4]
 801f6ae:	2b01      	cmp	r3, #1
 801f6b0:	d902      	bls.n	801f6b8 <BSP_USBPD_PWR_Init+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 801f6b2:	2302      	movs	r3, #2
 801f6b4:	425b      	negs	r3, r3
 801f6b6:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 801f6b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_Init */
}
 801f6ba:	0018      	movs	r0, r3
 801f6bc:	46bd      	mov	sp, r7
 801f6be:	b004      	add	sp, #16
 801f6c0:	bd80      	pop	{r7, pc}
	...

0801f6c4 <BSP_USBPD_PWR_VBUSInit>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSInit(uint32_t Instance)
{
 801f6c4:	b580      	push	{r7, lr}
 801f6c6:	b086      	sub	sp, #24
 801f6c8:	af02      	add	r7, sp, #8
 801f6ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSInit */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 801f6cc:	2300      	movs	r3, #0
 801f6ce:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 801f6d0:	687b      	ldr	r3, [r7, #4]
 801f6d2:	2b01      	cmp	r3, #1
 801f6d4:	d903      	bls.n	801f6de <BSP_USBPD_PWR_VBUSInit+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 801f6d6:	2302      	movs	r3, #2
 801f6d8:	425b      	negs	r3, r3
 801f6da:	60fb      	str	r3, [r7, #12]
 801f6dc:	e008      	b.n	801f6f0 <BSP_USBPD_PWR_VBUSInit+0x2c>
  {
    /* !!!
      BSP_PWR_VBUSInit is obsolete. You may need to move your user code
      inside this function
    !!! */
    PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSInit");
 801f6de:	687b      	ldr	r3, [r7, #4]
 801f6e0:	b2d9      	uxtb	r1, r3
 801f6e2:	4b06      	ldr	r3, [pc, #24]	; (801f6fc <BSP_USBPD_PWR_VBUSInit+0x38>)
 801f6e4:	2225      	movs	r2, #37	; 0x25
 801f6e6:	9200      	str	r2, [sp, #0]
 801f6e8:	2200      	movs	r2, #0
 801f6ea:	2006      	movs	r0, #6
 801f6ec:	f7f6 f988 	bl	8015a00 <USBPD_TRACE_Add>
  }

  return ret;
 801f6f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSInit */
}
 801f6f2:	0018      	movs	r0, r3
 801f6f4:	46bd      	mov	sp, r7
 801f6f6:	b004      	add	sp, #16
 801f6f8:	bd80      	pop	{r7, pc}
 801f6fa:	46c0      	nop			; (mov r8, r8)
 801f6fc:	0802a720 	.word	0x0802a720

0801f700 <BSP_USBPD_PWR_VBUSDeInit>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSDeInit(uint32_t Instance)
{
 801f700:	b580      	push	{r7, lr}
 801f702:	b086      	sub	sp, #24
 801f704:	af02      	add	r7, sp, #8
 801f706:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSDeInit */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 801f708:	230b      	movs	r3, #11
 801f70a:	425b      	negs	r3, r3
 801f70c:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 801f70e:	687b      	ldr	r3, [r7, #4]
 801f710:	2b01      	cmp	r3, #1
 801f712:	d902      	bls.n	801f71a <BSP_USBPD_PWR_VBUSDeInit+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 801f714:	2302      	movs	r3, #2
 801f716:	425b      	negs	r3, r3
 801f718:	60fb      	str	r3, [r7, #12]
  }
  /* !!!
      BSP_PWR_VBUSDeInit is obsolete. You may need to move your user code
      inside this function
   !!! */
  PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSDeInit");
 801f71a:	687b      	ldr	r3, [r7, #4]
 801f71c:	b2d9      	uxtb	r1, r3
 801f71e:	4b06      	ldr	r3, [pc, #24]	; (801f738 <BSP_USBPD_PWR_VBUSDeInit+0x38>)
 801f720:	2227      	movs	r2, #39	; 0x27
 801f722:	9200      	str	r2, [sp, #0]
 801f724:	2200      	movs	r2, #0
 801f726:	2006      	movs	r0, #6
 801f728:	f7f6 f96a 	bl	8015a00 <USBPD_TRACE_Add>
  return ret;
 801f72c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSDeInit */
}
 801f72e:	0018      	movs	r0, r3
 801f730:	46bd      	mov	sp, r7
 801f732:	b004      	add	sp, #16
 801f734:	bd80      	pop	{r7, pc}
 801f736:	46c0      	nop			; (mov r8, r8)
 801f738:	0802a748 	.word	0x0802a748

0801f73c <BSP_USBPD_PWR_VBUSGetVoltage>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @param  pVoltage Pointer on measured voltage level (in mV)
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSGetVoltage(uint32_t Instance, uint32_t *pVoltage)
{
 801f73c:	b580      	push	{r7, lr}
 801f73e:	b086      	sub	sp, #24
 801f740:	af00      	add	r7, sp, #0
 801f742:	6078      	str	r0, [r7, #4]
 801f744:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSGetVoltage */
  /* Check if instance is valid */
  int32_t ret = BSP_ERROR_NONE;
 801f746:	2300      	movs	r3, #0
 801f748:	617b      	str	r3, [r7, #20]
  if ((Instance >= USBPD_PWR_INSTANCES_NBR) || (NULL == pVoltage))
 801f74a:	687b      	ldr	r3, [r7, #4]
 801f74c:	2b01      	cmp	r3, #1
 801f74e:	d802      	bhi.n	801f756 <BSP_USBPD_PWR_VBUSGetVoltage+0x1a>
 801f750:	683b      	ldr	r3, [r7, #0]
 801f752:	2b00      	cmp	r3, #0
 801f754:	d106      	bne.n	801f764 <BSP_USBPD_PWR_VBUSGetVoltage+0x28>
  {
	  ret = BSP_ERROR_WRONG_PARAM;
 801f756:	2302      	movs	r3, #2
 801f758:	425b      	negs	r3, r3
 801f75a:	617b      	str	r3, [r7, #20]
	  *pVoltage = 0;
 801f75c:	683b      	ldr	r3, [r7, #0]
 801f75e:	2200      	movs	r2, #0
 801f760:	601a      	str	r2, [r3, #0]
 801f762:	e017      	b.n	801f794 <BSP_USBPD_PWR_VBUSGetVoltage+0x58>
  {
	  uint32_t vadc;
	  uint32_t vsense;

	  //Calculate vadc(mV) on ADC pin based on ADC resolution and reference voltage VDDA
	  vadc = __LL_ADC_CALC_DATA_TO_VOLTAGE( VDDA_APPLI, \
 801f764:	4b0e      	ldr	r3, [pc, #56]	; (801f7a0 <BSP_USBPD_PWR_VBUSGetVoltage+0x64>)
 801f766:	881b      	ldrh	r3, [r3, #0]
 801f768:	b29b      	uxth	r3, r3
 801f76a:	001a      	movs	r2, r3
 801f76c:	4b0d      	ldr	r3, [pc, #52]	; (801f7a4 <BSP_USBPD_PWR_VBUSGetVoltage+0x68>)
 801f76e:	4353      	muls	r3, r2
 801f770:	490d      	ldr	r1, [pc, #52]	; (801f7a8 <BSP_USBPD_PWR_VBUSGetVoltage+0x6c>)
 801f772:	0018      	movs	r0, r3
 801f774:	f7e6 fd50 	bl	8006218 <__udivsi3>
 801f778:	0003      	movs	r3, r0
 801f77a:	613b      	str	r3, [r7, #16]
			  LL_ADC_RESOLUTION_12B); /* mV */


	  /* Calculate VBUS on PD_sense line*/
	  /* Value is multiplied by 5.97 (Divider R_B/R_A (40.2K/200K) for VSENSE) */
	  vsense = vadc * (R_A + R_B)/R_B;
 801f77c:	693b      	ldr	r3, [r7, #16]
 801f77e:	4a0b      	ldr	r2, [pc, #44]	; (801f7ac <BSP_USBPD_PWR_VBUSGetVoltage+0x70>)
 801f780:	4353      	muls	r3, r2
 801f782:	490b      	ldr	r1, [pc, #44]	; (801f7b0 <BSP_USBPD_PWR_VBUSGetVoltage+0x74>)
 801f784:	0018      	movs	r0, r3
 801f786:	f7e6 fd47 	bl	8006218 <__udivsi3>
 801f78a:	0003      	movs	r3, r0
 801f78c:	60fb      	str	r3, [r7, #12]
	  *pVoltage = vsense;
 801f78e:	683b      	ldr	r3, [r7, #0]
 801f790:	68fa      	ldr	r2, [r7, #12]
 801f792:	601a      	str	r2, [r3, #0]
  }
  return ret;
 801f794:	697b      	ldr	r3, [r7, #20]

  /* USER CODE END BSP_USBPD_PWR_VBUSGetVoltage */
}
 801f796:	0018      	movs	r0, r3
 801f798:	46bd      	mov	sp, r7
 801f79a:	b006      	add	sp, #24
 801f79c:	bd80      	pop	{r7, pc}
 801f79e:	46c0      	nop			; (mov r8, r8)
 801f7a0:	20000558 	.word	0x20000558
 801f7a4:	00000ce4 	.word	0x00000ce4
 801f7a8:	00000fff 	.word	0x00000fff
 801f7ac:	000399e0 	.word	0x000399e0
 801f7b0:	00008ca0 	.word	0x00008ca0

0801f7b4 <BSP_USBPD_PWR_VBUSGetCurrent>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @param  pCurrent Pointer on measured current level (in mA)
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSGetCurrent(uint32_t Instance, int32_t *pCurrent)
{
 801f7b4:	b580      	push	{r7, lr}
 801f7b6:	b086      	sub	sp, #24
 801f7b8:	af00      	add	r7, sp, #0
 801f7ba:	6078      	str	r0, [r7, #4]
 801f7bc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSGetCurrent */
  /* Check if instance is valid       */
  int32_t ret;

  if ((Instance >= USBPD_PWR_INSTANCES_NBR) || (NULL == pCurrent))
 801f7be:	687b      	ldr	r3, [r7, #4]
 801f7c0:	2b01      	cmp	r3, #1
 801f7c2:	d802      	bhi.n	801f7ca <BSP_USBPD_PWR_VBUSGetCurrent+0x16>
 801f7c4:	683b      	ldr	r3, [r7, #0]
 801f7c6:	2b00      	cmp	r3, #0
 801f7c8:	d106      	bne.n	801f7d8 <BSP_USBPD_PWR_VBUSGetCurrent+0x24>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 801f7ca:	2302      	movs	r3, #2
 801f7cc:	425b      	negs	r3, r3
 801f7ce:	617b      	str	r3, [r7, #20]
    *pCurrent = 0;
 801f7d0:	683b      	ldr	r3, [r7, #0]
 801f7d2:	2200      	movs	r2, #0
 801f7d4:	601a      	str	r2, [r3, #0]
 801f7d6:	e020      	b.n	801f81a <BSP_USBPD_PWR_VBUSGetCurrent+0x66>
  {
	 uint32_t vout_adc;
	 uint32_t isense;

	 //Calculate vout_adc(mV) on ADC pin based on ADC resolution and reference voltage VDDA and raw ADC value
	 vout_adc = __LL_ADC_CALC_DATA_TO_VOLTAGE( VDDA_APPLI, \
 801f7d8:	4b12      	ldr	r3, [pc, #72]	; (801f824 <BSP_USBPD_PWR_VBUSGetCurrent+0x70>)
 801f7da:	889b      	ldrh	r3, [r3, #4]
 801f7dc:	b29b      	uxth	r3, r3
 801f7de:	001a      	movs	r2, r3
 801f7e0:	4b11      	ldr	r3, [pc, #68]	; (801f828 <BSP_USBPD_PWR_VBUSGetCurrent+0x74>)
 801f7e2:	4353      	muls	r3, r2
 801f7e4:	4911      	ldr	r1, [pc, #68]	; (801f82c <BSP_USBPD_PWR_VBUSGetCurrent+0x78>)
 801f7e6:	0018      	movs	r0, r3
 801f7e8:	f7e6 fd16 	bl	8006218 <__udivsi3>
 801f7ec:	0003      	movs	r3, r0
 801f7ee:	613b      	str	r3, [r7, #16]
	  			  aADCxConvertedValues[RANK_2], \
	  			  LL_ADC_RESOLUTION_12B); /* mV */

	 //Calculate isense on PD_sense based on R_SENSE and G of amplifier
	 isense = vout_adc * 1000 / (G_SENSE*R_SENSE_MOHMS); /* mA */
 801f7f0:	693a      	ldr	r2, [r7, #16]
 801f7f2:	0013      	movs	r3, r2
 801f7f4:	015b      	lsls	r3, r3, #5
 801f7f6:	1a9b      	subs	r3, r3, r2
 801f7f8:	009b      	lsls	r3, r3, #2
 801f7fa:	189b      	adds	r3, r3, r2
 801f7fc:	00db      	lsls	r3, r3, #3
 801f7fe:	001a      	movs	r2, r3
 801f800:	2396      	movs	r3, #150	; 0x96
 801f802:	0099      	lsls	r1, r3, #2
 801f804:	0010      	movs	r0, r2
 801f806:	f7e6 fd07 	bl	8006218 <__udivsi3>
 801f80a:	0003      	movs	r3, r0
 801f80c:	60fb      	str	r3, [r7, #12]
	*pCurrent = isense;
 801f80e:	68fa      	ldr	r2, [r7, #12]
 801f810:	683b      	ldr	r3, [r7, #0]
 801f812:	601a      	str	r2, [r3, #0]
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 801f814:	230b      	movs	r3, #11
 801f816:	425b      	negs	r3, r3
 801f818:	617b      	str	r3, [r7, #20]
  /* !!!
      BSP_PWR_VBUSGetCurrent is obsolete. You may need to move your user code
      inside this function
   !!! */
  //PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSGetCurrent");
  return ret;
 801f81a:	697b      	ldr	r3, [r7, #20]
  /* USER CODE END BSP_USBPD_PWR_VBUSGetCurrent */
}
 801f81c:	0018      	movs	r0, r3
 801f81e:	46bd      	mov	sp, r7
 801f820:	b006      	add	sp, #24
 801f822:	bd80      	pop	{r7, pc}
 801f824:	20000558 	.word	0x20000558
 801f828:	00000ce4 	.word	0x00000ce4
 801f82c:	00000fff 	.word	0x00000fff

0801f830 <BSP_USBPD_PWR_VBUSGetCurrentOCP>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @param  pCurrent Pointer on measured current level (in mA)
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSGetCurrentOCP(uint32_t Instance, int32_t *pCurrentOCP)
{
 801f830:	b580      	push	{r7, lr}
 801f832:	b086      	sub	sp, #24
 801f834:	af00      	add	r7, sp, #0
 801f836:	6078      	str	r0, [r7, #4]
 801f838:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSGetCurrent */
  /* Check if instance is valid       */
  int32_t ret;

  if ((Instance >= USBPD_PWR_INSTANCES_NBR) || (NULL == pCurrentOCP))
 801f83a:	687b      	ldr	r3, [r7, #4]
 801f83c:	2b01      	cmp	r3, #1
 801f83e:	d802      	bhi.n	801f846 <BSP_USBPD_PWR_VBUSGetCurrentOCP+0x16>
 801f840:	683b      	ldr	r3, [r7, #0]
 801f842:	2b00      	cmp	r3, #0
 801f844:	d106      	bne.n	801f854 <BSP_USBPD_PWR_VBUSGetCurrentOCP+0x24>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 801f846:	2302      	movs	r3, #2
 801f848:	425b      	negs	r3, r3
 801f84a:	617b      	str	r3, [r7, #20]
    *pCurrentOCP = 0;
 801f84c:	683b      	ldr	r3, [r7, #0]
 801f84e:	2200      	movs	r2, #0
 801f850:	601a      	str	r2, [r3, #0]
 801f852:	e020      	b.n	801f896 <BSP_USBPD_PWR_VBUSGetCurrentOCP+0x66>
  {
	 uint32_t vout_adc;
	 uint32_t isense;

	 //Calculate vout_adc(mV) on ADC pin based on ADC resolution and reference voltage VDDA and raw ADC value
	 vout_adc = __LL_ADC_CALC_DATA_TO_VOLTAGE( VDDA_APPLI, \
 801f854:	4b12      	ldr	r3, [pc, #72]	; (801f8a0 <BSP_USBPD_PWR_VBUSGetCurrentOCP+0x70>)
 801f856:	885b      	ldrh	r3, [r3, #2]
 801f858:	b29b      	uxth	r3, r3
 801f85a:	001a      	movs	r2, r3
 801f85c:	4b11      	ldr	r3, [pc, #68]	; (801f8a4 <BSP_USBPD_PWR_VBUSGetCurrentOCP+0x74>)
 801f85e:	4353      	muls	r3, r2
 801f860:	4911      	ldr	r1, [pc, #68]	; (801f8a8 <BSP_USBPD_PWR_VBUSGetCurrentOCP+0x78>)
 801f862:	0018      	movs	r0, r3
 801f864:	f7e6 fcd8 	bl	8006218 <__udivsi3>
 801f868:	0003      	movs	r3, r0
 801f86a:	613b      	str	r3, [r7, #16]
	  			  aADCxConvertedValues[RANK_1], \
	  			  LL_ADC_RESOLUTION_12B); /* mV */

	 //Calculate OCP current on PD_OCP line based on R_OCP and G of amplifier INA301
	 isense = vout_adc * 1000 / (G_OCP*R_OCP_MOHMS); /* mA */
 801f86c:	693a      	ldr	r2, [r7, #16]
 801f86e:	0013      	movs	r3, r2
 801f870:	015b      	lsls	r3, r3, #5
 801f872:	1a9b      	subs	r3, r3, r2
 801f874:	009b      	lsls	r3, r3, #2
 801f876:	189b      	adds	r3, r3, r2
 801f878:	00db      	lsls	r3, r3, #3
 801f87a:	001a      	movs	r2, r3
 801f87c:	23fa      	movs	r3, #250	; 0xfa
 801f87e:	0059      	lsls	r1, r3, #1
 801f880:	0010      	movs	r0, r2
 801f882:	f7e6 fcc9 	bl	8006218 <__udivsi3>
 801f886:	0003      	movs	r3, r0
 801f888:	60fb      	str	r3, [r7, #12]
	*pCurrentOCP = isense;
 801f88a:	68fa      	ldr	r2, [r7, #12]
 801f88c:	683b      	ldr	r3, [r7, #0]
 801f88e:	601a      	str	r2, [r3, #0]
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 801f890:	230b      	movs	r3, #11
 801f892:	425b      	negs	r3, r3
 801f894:	617b      	str	r3, [r7, #20]
  }

  return ret;
 801f896:	697b      	ldr	r3, [r7, #20]
  /* USER CODE END BSP_USBPD_PWR_VBUSGetCurrent */
}
 801f898:	0018      	movs	r0, r3
 801f89a:	46bd      	mov	sp, r7
 801f89c:	b006      	add	sp, #24
 801f89e:	bd80      	pop	{r7, pc}
 801f8a0:	20000558 	.word	0x20000558
 801f8a4:	00000ce4 	.word	0x00000ce4
 801f8a8:	00000fff 	.word	0x00000fff

0801f8ac <BSP_PWR_VBUSGetCurrentOCP>:
  *         @arg TYPE_C_PORT_1
  *         @arg TYPE_C_PORT_2
  * @retval Current measured current level (in mA)
  */
__weak int32_t BSP_PWR_VBUSGetCurrentOCP(uint32_t PortId)
{
 801f8ac:	b580      	push	{r7, lr}
 801f8ae:	b084      	sub	sp, #16
 801f8b0:	af00      	add	r7, sp, #0
 801f8b2:	6078      	str	r0, [r7, #4]
  //PWR_DEBUG_TRACE(PortId, "ADVICE: Obsolete BSP_PWR_VBUSGetCurrentOCP");
/* USER CODE BEGIN BSP_PWR_VBUSGetCurrent */
  int32_t currentOCP = 0;
 801f8b4:	2300      	movs	r3, #0
 801f8b6:	60fb      	str	r3, [r7, #12]

  (void)BSP_USBPD_PWR_VBUSGetCurrentOCP(PortId, &currentOCP);
 801f8b8:	230c      	movs	r3, #12
 801f8ba:	18fa      	adds	r2, r7, r3
 801f8bc:	687b      	ldr	r3, [r7, #4]
 801f8be:	0011      	movs	r1, r2
 801f8c0:	0018      	movs	r0, r3
 801f8c2:	f7ff ffb5 	bl	801f830 <BSP_USBPD_PWR_VBUSGetCurrentOCP>

  return currentOCP;
 801f8c6:	68fb      	ldr	r3, [r7, #12]
/* USER CODE END BSP_PWR_VBUSGetCurrent */
}
 801f8c8:	0018      	movs	r0, r3
 801f8ca:	46bd      	mov	sp, r7
 801f8cc:	b004      	add	sp, #16
 801f8ce:	bd80      	pop	{r7, pc}

0801f8d0 <USBPD_USER_SERV_StoreSRCPDO>:
  * @param  Ptr     Pointer on the data
  * @param  Size    Nb of bytes to be updated in DPM
  * @retval None
  */
void USBPD_USER_SERV_StoreSRCPDO(uint8_t PortNum, uint8_t *Ptr, uint32_t Size)
{
 801f8d0:	b580      	push	{r7, lr}
 801f8d2:	b086      	sub	sp, #24
 801f8d4:	af00      	add	r7, sp, #0
 801f8d6:	60b9      	str	r1, [r7, #8]
 801f8d8:	607a      	str	r2, [r7, #4]
 801f8da:	210f      	movs	r1, #15
 801f8dc:	187b      	adds	r3, r7, r1
 801f8de:	1c02      	adds	r2, r0, #0
 801f8e0:	701a      	strb	r2, [r3, #0]
  /*!< Storage of Received Source PDO values */
  if (Size <= (USBPD_MAX_NB_PDO * 4U))
 801f8e2:	687b      	ldr	r3, [r7, #4]
 801f8e4:	2b1c      	cmp	r3, #28
 801f8e6:	d82c      	bhi.n	801f942 <USBPD_USER_SERV_StoreSRCPDO+0x72>
  {
    uint8_t *rdo;
    DPM_Ports[PortNum].DPM_NumberOfRcvSRCPDO = (Size / 4U);
 801f8e8:	187b      	adds	r3, r7, r1
 801f8ea:	781a      	ldrb	r2, [r3, #0]
 801f8ec:	687b      	ldr	r3, [r7, #4]
 801f8ee:	0899      	lsrs	r1, r3, #2
 801f8f0:	4816      	ldr	r0, [pc, #88]	; (801f94c <USBPD_USER_SERV_StoreSRCPDO+0x7c>)
 801f8f2:	0013      	movs	r3, r2
 801f8f4:	009b      	lsls	r3, r3, #2
 801f8f6:	189b      	adds	r3, r3, r2
 801f8f8:	011b      	lsls	r3, r3, #4
 801f8fa:	18c3      	adds	r3, r0, r3
 801f8fc:	331c      	adds	r3, #28
 801f8fe:	6019      	str	r1, [r3, #0]
    /* Copy PDO data in DPM Handle field */
    for (uint32_t index = 0; index < (Size / 4U); index++)
 801f900:	2300      	movs	r3, #0
 801f902:	617b      	str	r3, [r7, #20]
 801f904:	e018      	b.n	801f938 <USBPD_USER_SERV_StoreSRCPDO+0x68>
    {
      rdo = (uint8_t *)&DPM_Ports[PortNum].DPM_ListOfRcvSRCPDO[index];
 801f906:	230f      	movs	r3, #15
 801f908:	18fb      	adds	r3, r7, r3
 801f90a:	781a      	ldrb	r2, [r3, #0]
 801f90c:	0013      	movs	r3, r2
 801f90e:	009b      	lsls	r3, r3, #2
 801f910:	189b      	adds	r3, r3, r2
 801f912:	009b      	lsls	r3, r3, #2
 801f914:	697a      	ldr	r2, [r7, #20]
 801f916:	189b      	adds	r3, r3, r2
 801f918:	009a      	lsls	r2, r3, #2
 801f91a:	4b0c      	ldr	r3, [pc, #48]	; (801f94c <USBPD_USER_SERV_StoreSRCPDO+0x7c>)
 801f91c:	18d3      	adds	r3, r2, r3
 801f91e:	613b      	str	r3, [r7, #16]
      (void)memcpy(rdo, (Ptr + (index * 4U)), (4U * sizeof(uint8_t)));
 801f920:	697b      	ldr	r3, [r7, #20]
 801f922:	009b      	lsls	r3, r3, #2
 801f924:	68ba      	ldr	r2, [r7, #8]
 801f926:	18d1      	adds	r1, r2, r3
 801f928:	693b      	ldr	r3, [r7, #16]
 801f92a:	2204      	movs	r2, #4
 801f92c:	0018      	movs	r0, r3
 801f92e:	f008 f880 	bl	8027a32 <memcpy>
    for (uint32_t index = 0; index < (Size / 4U); index++)
 801f932:	697b      	ldr	r3, [r7, #20]
 801f934:	3301      	adds	r3, #1
 801f936:	617b      	str	r3, [r7, #20]
 801f938:	687b      	ldr	r3, [r7, #4]
 801f93a:	089b      	lsrs	r3, r3, #2
 801f93c:	697a      	ldr	r2, [r7, #20]
 801f93e:	429a      	cmp	r2, r3
 801f940:	d3e1      	bcc.n	801f906 <USBPD_USER_SERV_StoreSRCPDO+0x36>
    }
  }
}
 801f942:	46c0      	nop			; (mov r8, r8)
 801f944:	46bd      	mov	sp, r7
 801f946:	b006      	add	sp, #24
 801f948:	bd80      	pop	{r7, pc}
 801f94a:	46c0      	nop			; (mov r8, r8)
 801f94c:	20003400 	.word	0x20003400

0801f950 <USBPD_USER_SERV_EvaluateCapa>:
  * @retval None
  */
void USBPD_USER_SERV_EvaluateCapa(uint8_t PortNum,
                                  uint32_t *PtrRequestData,
                                  USBPD_CORE_PDO_Type_TypeDef *PtrPowerObjectType)
{
 801f950:	b5f0      	push	{r4, r5, r6, r7, lr}
 801f952:	b0ab      	sub	sp, #172	; 0xac
 801f954:	af02      	add	r7, sp, #8
 801f956:	60b9      	str	r1, [r7, #8]
 801f958:	607a      	str	r2, [r7, #4]
 801f95a:	240f      	movs	r4, #15
 801f95c:	193b      	adds	r3, r7, r4
 801f95e:	1c02      	adds	r2, r0, #0
 801f960:	701a      	strb	r2, [r3, #0]
  USBPD_PDO_TypeDef  fixed_pdo;
  USBPD_SNKRDO_TypeDef rdo;
  USBPD_HandleTypeDef *pdhandle = &DPM_Ports[PortNum];
 801f962:	193b      	adds	r3, r7, r4
 801f964:	781a      	ldrb	r2, [r3, #0]
 801f966:	0013      	movs	r3, r2
 801f968:	009b      	lsls	r3, r3, #2
 801f96a:	189b      	adds	r3, r3, r2
 801f96c:	011b      	lsls	r3, r3, #4
 801f96e:	4a66      	ldr	r2, [pc, #408]	; (801fb08 <USBPD_USER_SERV_EvaluateCapa+0x1b8>)
 801f970:	189b      	adds	r3, r3, r2
 801f972:	269c      	movs	r6, #156	; 0x9c
 801f974:	19ba      	adds	r2, r7, r6
 801f976:	6013      	str	r3, [r2, #0]
  USBPD_USER_SettingsTypeDef *puser = (USBPD_USER_SettingsTypeDef *)&DPM_USER_Settings[PortNum];
 801f978:	193b      	adds	r3, r7, r4
 801f97a:	781b      	ldrb	r3, [r3, #0]
 801f97c:	2274      	movs	r2, #116	; 0x74
 801f97e:	435a      	muls	r2, r3
 801f980:	4b62      	ldr	r3, [pc, #392]	; (801fb0c <USBPD_USER_SERV_EvaluateCapa+0x1bc>)
 801f982:	18d3      	adds	r3, r2, r3
 801f984:	2298      	movs	r2, #152	; 0x98
 801f986:	18b9      	adds	r1, r7, r2
 801f988:	600b      	str	r3, [r1, #0]
  uint32_t pdoindex;
  uint32_t size;
  uint32_t snkpdolist[USBPD_MAX_NB_PDO];
  USBPD_PDO_TypeDef snk_fixed_pdo;

  snkpowerrequestdetails.RequestedVoltageInmVunits = 0;
 801f98a:	2178      	movs	r1, #120	; 0x78
 801f98c:	187b      	adds	r3, r7, r1
 801f98e:	2200      	movs	r2, #0
 801f990:	601a      	str	r2, [r3, #0]
  snkpowerrequestdetails.OperatingCurrentInmAunits = 0;
 801f992:	187b      	adds	r3, r7, r1
 801f994:	2200      	movs	r2, #0
 801f996:	609a      	str	r2, [r3, #8]

  /* Find the Pdo index for the requested voltage, depending on the wanted method */
  pdoindex = USER_SERV_FindVoltageIndex(PortNum, &snkpowerrequestdetails, USER_SERV_PDO_Sel_Method);
 801f998:	193b      	adds	r3, r7, r4
 801f99a:	7818      	ldrb	r0, [r3, #0]
 801f99c:	4b5c      	ldr	r3, [pc, #368]	; (801fb10 <USBPD_USER_SERV_EvaluateCapa+0x1c0>)
 801f99e:	781a      	ldrb	r2, [r3, #0]
 801f9a0:	187b      	adds	r3, r7, r1
 801f9a2:	0019      	movs	r1, r3
 801f9a4:	f000 fa56 	bl	801fe54 <USER_SERV_FindVoltageIndex>
 801f9a8:	0003      	movs	r3, r0
 801f9aa:	2194      	movs	r1, #148	; 0x94
 801f9ac:	1878      	adds	r0, r7, r1
 801f9ae:	6003      	str	r3, [r0, #0]

  /* Initialize RDO */
  rdo.d32 = 0;
 801f9b0:	2300      	movs	r3, #0
 801f9b2:	258c      	movs	r5, #140	; 0x8c
 801f9b4:	1978      	adds	r0, r7, r5
 801f9b6:	6003      	str	r3, [r0, #0]

  /* If no valid SNK PDO or if no SRC PDO match found
      (index>=nb of valid received SRC PDOs or function returned DPM_NO_SRC_PDO_FOUND */
  if (pdoindex >= pdhandle->DPM_NumberOfRcvSRCPDO)
 801f9b8:	19b8      	adds	r0, r7, r6
 801f9ba:	6803      	ldr	r3, [r0, #0]
 801f9bc:	69db      	ldr	r3, [r3, #28]
 801f9be:	1879      	adds	r1, r7, r1
 801f9c0:	680a      	ldr	r2, [r1, #0]
 801f9c2:	429a      	cmp	r2, r3
 801f9c4:	d200      	bcs.n	801f9c8 <USBPD_USER_SERV_EvaluateCapa+0x78>
 801f9c6:	e085      	b.n	801fad4 <USBPD_USER_SERV_EvaluateCapa+0x184>
  {
#if defined(_TRACE)
    uint8_t msg[] = "USBPD_USER_SERV_EvaluateCapa: could not find desired voltage";
 801f9c8:	2114      	movs	r1, #20
 801f9ca:	187a      	adds	r2, r7, r1
 801f9cc:	4b51      	ldr	r3, [pc, #324]	; (801fb14 <USBPD_USER_SERV_EvaluateCapa+0x1c4>)
 801f9ce:	0010      	movs	r0, r2
 801f9d0:	0019      	movs	r1, r3
 801f9d2:	233d      	movs	r3, #61	; 0x3d
 801f9d4:	001a      	movs	r2, r3
 801f9d6:	f008 f82c 	bl	8027a32 <memcpy>
    USBPD_TRACE_Add(USBPD_TRACE_DEBUG, PortNum, 0, (uint8_t *)msg, sizeof(msg));
 801f9da:	2114      	movs	r1, #20
 801f9dc:	187a      	adds	r2, r7, r1
 801f9de:	193b      	adds	r3, r7, r4
 801f9e0:	7819      	ldrb	r1, [r3, #0]
 801f9e2:	233d      	movs	r3, #61	; 0x3d
 801f9e4:	9300      	str	r3, [sp, #0]
 801f9e6:	0013      	movs	r3, r2
 801f9e8:	2200      	movs	r2, #0
 801f9ea:	2006      	movs	r0, #6
 801f9ec:	f7f6 f808 	bl	8015a00 <USBPD_TRACE_Add>
#endif /* _TRACE */
    fixed_pdo.d32 = pdhandle->DPM_ListOfRcvSRCPDO[0];
 801f9f0:	19b9      	adds	r1, r7, r6
 801f9f2:	680b      	ldr	r3, [r1, #0]
 801f9f4:	681b      	ldr	r3, [r3, #0]
 801f9f6:	2090      	movs	r0, #144	; 0x90
 801f9f8:	1839      	adds	r1, r7, r0
 801f9fa:	600b      	str	r3, [r1, #0]
    /* Read SNK PDO list for retrieving useful data to fill in RDO */
    USBPD_PWR_IF_GetPortPDOs(PortNum, USBPD_CORE_DATATYPE_SNK_PDO, (uint8_t *)&snkpdolist[0], &size);
 801f9fc:	2174      	movs	r1, #116	; 0x74
 801f9fe:	1879      	adds	r1, r7, r1
 801fa00:	2358      	movs	r3, #88	; 0x58
 801fa02:	18fa      	adds	r2, r7, r3
 801fa04:	193b      	adds	r3, r7, r4
 801fa06:	7818      	ldrb	r0, [r3, #0]
 801fa08:	000b      	movs	r3, r1
 801fa0a:	2101      	movs	r1, #1
 801fa0c:	f7fe fb3e 	bl	801e08c <USBPD_PWR_IF_GetPortPDOs>
    /* Store value of 1st SNK PDO (Fixed) in local variable */
    snk_fixed_pdo.d32 = snkpdolist[0];
 801fa10:	2158      	movs	r1, #88	; 0x58
 801fa12:	187b      	adds	r3, r7, r1
 801fa14:	681b      	ldr	r3, [r3, #0]
 801fa16:	657b      	str	r3, [r7, #84]	; 0x54
    rdo.FixedVariableRDO.ObjectPosition = 1U;
 801fa18:	238f      	movs	r3, #143	; 0x8f
 801fa1a:	18fb      	adds	r3, r7, r3
 801fa1c:	781a      	ldrb	r2, [r3, #0]
 801fa1e:	2170      	movs	r1, #112	; 0x70
 801fa20:	438a      	bics	r2, r1
 801fa22:	1c11      	adds	r1, r2, #0
 801fa24:	2210      	movs	r2, #16
 801fa26:	430a      	orrs	r2, r1
 801fa28:	701a      	strb	r2, [r3, #0]
    rdo.FixedVariableRDO.OperatingCurrentIn10mAunits  =  fixed_pdo.SRCFixedPDO.MaxCurrentIn10mAunits;
 801fa2a:	2090      	movs	r0, #144	; 0x90
 801fa2c:	183b      	adds	r3, r7, r0
 801fa2e:	881b      	ldrh	r3, [r3, #0]
 801fa30:	059b      	lsls	r3, r3, #22
 801fa32:	0d9b      	lsrs	r3, r3, #22
 801fa34:	b29b      	uxth	r3, r3
 801fa36:	059b      	lsls	r3, r3, #22
 801fa38:	0d9b      	lsrs	r3, r3, #22
 801fa3a:	029b      	lsls	r3, r3, #10
 801fa3c:	1979      	adds	r1, r7, r5
 801fa3e:	680a      	ldr	r2, [r1, #0]
 801fa40:	4935      	ldr	r1, [pc, #212]	; (801fb18 <USBPD_USER_SERV_EvaluateCapa+0x1c8>)
 801fa42:	400a      	ands	r2, r1
 801fa44:	4313      	orrs	r3, r2
 801fa46:	1979      	adds	r1, r7, r5
 801fa48:	600b      	str	r3, [r1, #0]
    rdo.FixedVariableRDO.MaxOperatingCurrent10mAunits =  fixed_pdo.SRCFixedPDO.MaxCurrentIn10mAunits;
 801fa4a:	183b      	adds	r3, r7, r0
 801fa4c:	881b      	ldrh	r3, [r3, #0]
 801fa4e:	059b      	lsls	r3, r3, #22
 801fa50:	0d9b      	lsrs	r3, r3, #22
 801fa52:	b29a      	uxth	r2, r3
 801fa54:	197b      	adds	r3, r7, r5
 801fa56:	0592      	lsls	r2, r2, #22
 801fa58:	0d90      	lsrs	r0, r2, #22
 801fa5a:	881a      	ldrh	r2, [r3, #0]
 801fa5c:	0a92      	lsrs	r2, r2, #10
 801fa5e:	0292      	lsls	r2, r2, #10
 801fa60:	1c11      	adds	r1, r2, #0
 801fa62:	1c02      	adds	r2, r0, #0
 801fa64:	430a      	orrs	r2, r1
 801fa66:	801a      	strh	r2, [r3, #0]
    rdo.FixedVariableRDO.CapabilityMismatch = 1U;
 801fa68:	208f      	movs	r0, #143	; 0x8f
 801fa6a:	183b      	adds	r3, r7, r0
 801fa6c:	781a      	ldrb	r2, [r3, #0]
 801fa6e:	2104      	movs	r1, #4
 801fa70:	430a      	orrs	r2, r1
 801fa72:	701a      	strb	r2, [r3, #0]
    rdo.FixedVariableRDO.USBCommunicationsCapable = snk_fixed_pdo.SNKFixedPDO.USBCommunicationsCapable;
 801fa74:	2157      	movs	r1, #87	; 0x57
 801fa76:	187b      	adds	r3, r7, r1
 801fa78:	781b      	ldrb	r3, [r3, #0]
 801fa7a:	075b      	lsls	r3, r3, #29
 801fa7c:	0fdb      	lsrs	r3, r3, #31
 801fa7e:	b2da      	uxtb	r2, r3
 801fa80:	183b      	adds	r3, r7, r0
 801fa82:	2101      	movs	r1, #1
 801fa84:	400a      	ands	r2, r1
 801fa86:	1890      	adds	r0, r2, r2
 801fa88:	781a      	ldrb	r2, [r3, #0]
 801fa8a:	2102      	movs	r1, #2
 801fa8c:	438a      	bics	r2, r1
 801fa8e:	1c11      	adds	r1, r2, #0
 801fa90:	1c02      	adds	r2, r0, #0
 801fa92:	430a      	orrs	r2, r1
 801fa94:	701a      	strb	r2, [r3, #0]
    DPM_Ports[PortNum].DPM_RequestedCurrent = puser->DPM_SNKRequestedPower.MaxOperatingCurrentInmAunits;
 801fa96:	193b      	adds	r3, r7, r4
 801fa98:	781a      	ldrb	r2, [r3, #0]
 801fa9a:	2398      	movs	r3, #152	; 0x98
 801fa9c:	18fb      	adds	r3, r7, r3
 801fa9e:	681b      	ldr	r3, [r3, #0]
 801faa0:	6859      	ldr	r1, [r3, #4]
 801faa2:	4819      	ldr	r0, [pc, #100]	; (801fb08 <USBPD_USER_SERV_EvaluateCapa+0x1b8>)
 801faa4:	0013      	movs	r3, r2
 801faa6:	009b      	lsls	r3, r3, #2
 801faa8:	189b      	adds	r3, r3, r2
 801faaa:	011b      	lsls	r3, r3, #4
 801faac:	18c3      	adds	r3, r0, r3
 801faae:	334c      	adds	r3, #76	; 0x4c
 801fab0:	6019      	str	r1, [r3, #0]

    pdhandle->DPM_RequestDOMsg = rdo.d32;
 801fab2:	197b      	adds	r3, r7, r5
 801fab4:	681a      	ldr	r2, [r3, #0]
 801fab6:	19bb      	adds	r3, r7, r6
 801fab8:	681b      	ldr	r3, [r3, #0]
 801faba:	63da      	str	r2, [r3, #60]	; 0x3c
    *PtrPowerObjectType = USBPD_CORE_PDO_TYPE_FIXED;
 801fabc:	687b      	ldr	r3, [r7, #4]
 801fabe:	2200      	movs	r2, #0
 801fac0:	601a      	str	r2, [r3, #0]
    *PtrRequestData = rdo.d32;
 801fac2:	197b      	adds	r3, r7, r5
 801fac4:	681a      	ldr	r2, [r3, #0]
 801fac6:	68bb      	ldr	r3, [r7, #8]
 801fac8:	601a      	str	r2, [r3, #0]
    pdhandle->DPM_RequestedVoltage = 5000U;
 801faca:	19bb      	adds	r3, r7, r6
 801facc:	681b      	ldr	r3, [r3, #0]
 801face:	4a13      	ldr	r2, [pc, #76]	; (801fb1c <USBPD_USER_SERV_EvaluateCapa+0x1cc>)
 801fad0:	649a      	str	r2, [r3, #72]	; 0x48
 801fad2:	e015      	b.n	801fb00 <USBPD_USER_SERV_EvaluateCapa+0x1b0>
    return;
  }

  USER_SERV_SNK_BuildRDOfromSelectedPDO(PortNum, pdoindex, &snkpowerrequestdetails, &rdo, PtrPowerObjectType);
 801fad4:	2394      	movs	r3, #148	; 0x94
 801fad6:	18fb      	adds	r3, r7, r3
 801fad8:	681b      	ldr	r3, [r3, #0]
 801fada:	b2d9      	uxtb	r1, r3
 801fadc:	238c      	movs	r3, #140	; 0x8c
 801fade:	18fc      	adds	r4, r7, r3
 801fae0:	2378      	movs	r3, #120	; 0x78
 801fae2:	18fa      	adds	r2, r7, r3
 801fae4:	230f      	movs	r3, #15
 801fae6:	18fb      	adds	r3, r7, r3
 801fae8:	7818      	ldrb	r0, [r3, #0]
 801faea:	687b      	ldr	r3, [r7, #4]
 801faec:	9300      	str	r3, [sp, #0]
 801faee:	0023      	movs	r3, r4
 801faf0:	f000 faaa 	bl	8020048 <USER_SERV_SNK_BuildRDOfromSelectedPDO>

  *PtrRequestData = pdhandle->DPM_RequestDOMsg;
 801faf4:	239c      	movs	r3, #156	; 0x9c
 801faf6:	18fb      	adds	r3, r7, r3
 801faf8:	681b      	ldr	r3, [r3, #0]
 801fafa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801fafc:	68bb      	ldr	r3, [r7, #8]
 801fafe:	601a      	str	r2, [r3, #0]
}
 801fb00:	46bd      	mov	sp, r7
 801fb02:	b029      	add	sp, #164	; 0xa4
 801fb04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801fb06:	46c0      	nop			; (mov r8, r8)
 801fb08:	20003400 	.word	0x20003400
 801fb0c:	200001b8 	.word	0x200001b8
 801fb10:	200033fc 	.word	0x200033fc
 801fb14:	0802aa50 	.word	0x0802aa50
 801fb18:	fff003ff 	.word	0xfff003ff
 801fb1c:	00001388 	.word	0x00001388

0801fb20 <USER_SERV_SNK_EvaluateMatchWithSRCPDO>:
  */
uint32_t USER_SERV_SNK_EvaluateMatchWithSRCPDO(uint8_t PortNum,
                                                      uint32_t SrcPDO,
                                                      uint32_t *PtrRequestedVoltage,
                                                      uint32_t *PtrRequestedPower)
{
 801fb20:	b590      	push	{r4, r7, lr}
 801fb22:	b09b      	sub	sp, #108	; 0x6c
 801fb24:	af00      	add	r7, sp, #0
 801fb26:	60b9      	str	r1, [r7, #8]
 801fb28:	607a      	str	r2, [r7, #4]
 801fb2a:	603b      	str	r3, [r7, #0]
 801fb2c:	240f      	movs	r4, #15
 801fb2e:	193b      	adds	r3, r7, r4
 801fb30:	1c02      	adds	r2, r0, #0
 801fb32:	701a      	strb	r2, [r3, #0]
  USBPD_PDO_TypeDef srcpdo;
  USBPD_PDO_TypeDef snkpdo;
  uint32_t match = USBPD_FALSE;
 801fb34:	2300      	movs	r3, #0
 801fb36:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t currentrequestedpower;
  uint32_t maxrequestedvoltage;
  uint32_t currentrequestedvoltage;

  /* Retrieve SNK PDO list from PWR_IF storage : PDO values + nb of u32 written by PWR_IF (nb of PDOs) */
  USBPD_PWR_IF_GetPortPDOs(PortNum, USBPD_CORE_DATATYPE_SNK_PDO, (uint8_t *)snkpdo_array, &nbsnkpdo);
 801fb38:	2330      	movs	r3, #48	; 0x30
 801fb3a:	18f9      	adds	r1, r7, r3
 801fb3c:	2314      	movs	r3, #20
 801fb3e:	18fa      	adds	r2, r7, r3
 801fb40:	193b      	adds	r3, r7, r4
 801fb42:	7818      	ldrb	r0, [r3, #0]
 801fb44:	000b      	movs	r3, r1
 801fb46:	2101      	movs	r1, #1
 801fb48:	f7fe faa0 	bl	801e08c <USBPD_PWR_IF_GetPortPDOs>

  if (0 == nbsnkpdo)
 801fb4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fb4e:	2b00      	cmp	r3, #0
 801fb50:	d101      	bne.n	801fb56 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x36>
  {
    return (USBPD_FALSE);
 801fb52:	2300      	movs	r3, #0
 801fb54:	e179      	b.n	801fe4a <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x32a>
  }

  /* Set default output values */
  maxrequestedpower    = 0;
 801fb56:	2300      	movs	r3, #0
 801fb58:	663b      	str	r3, [r7, #96]	; 0x60
  maxrequestedvoltage  = 0;
 801fb5a:	2300      	movs	r3, #0
 801fb5c:	65bb      	str	r3, [r7, #88]	; 0x58

  /* Check SRC PDO value according to its type */
  srcpdo.d32 = SrcPDO;
 801fb5e:	68bb      	ldr	r3, [r7, #8]
 801fb60:	63bb      	str	r3, [r7, #56]	; 0x38
  switch (srcpdo.GenericPDO.PowerObject)
 801fb62:	233b      	movs	r3, #59	; 0x3b
 801fb64:	18fb      	adds	r3, r7, r3
 801fb66:	781b      	ldrb	r3, [r3, #0]
 801fb68:	061b      	lsls	r3, r3, #24
 801fb6a:	0f9b      	lsrs	r3, r3, #30
 801fb6c:	b2db      	uxtb	r3, r3
 801fb6e:	2b00      	cmp	r3, #0
 801fb70:	d003      	beq.n	801fb7a <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x5a>
 801fb72:	2b03      	cmp	r3, #3
 801fb74:	d100      	bne.n	801fb78 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x58>
 801fb76:	e06c      	b.n	801fc52 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x132>
 801fb78:	e159      	b.n	801fe2e <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x30e>
  {
    /* SRC Fixed Supply PDO */
    case USBPD_CORE_PDO_TYPE_FIXED:
    {
      srcvoltage50mv = srcpdo.SRCFixedPDO.VoltageIn50mVunits;
 801fb7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801fb7c:	031b      	lsls	r3, r3, #12
 801fb7e:	0d9b      	lsrs	r3, r3, #22
 801fb80:	b29a      	uxth	r2, r3
 801fb82:	2342      	movs	r3, #66	; 0x42
 801fb84:	18fb      	adds	r3, r7, r3
 801fb86:	801a      	strh	r2, [r3, #0]
      srcmaxcurrent10ma = srcpdo.SRCFixedPDO.MaxCurrentIn10mAunits;
 801fb88:	2338      	movs	r3, #56	; 0x38
 801fb8a:	18fb      	adds	r3, r7, r3
 801fb8c:	881b      	ldrh	r3, [r3, #0]
 801fb8e:	059b      	lsls	r3, r3, #22
 801fb90:	0d9b      	lsrs	r3, r3, #22
 801fb92:	b29a      	uxth	r2, r3
 801fb94:	2340      	movs	r3, #64	; 0x40
 801fb96:	18fb      	adds	r3, r7, r3
 801fb98:	801a      	strh	r2, [r3, #0]

      /* Loop through SNK PDO list */
      for (uint16_t i = 0; i < nbsnkpdo; i++)
 801fb9a:	2352      	movs	r3, #82	; 0x52
 801fb9c:	18fb      	adds	r3, r7, r3
 801fb9e:	2200      	movs	r2, #0
 801fba0:	801a      	strh	r2, [r3, #0]
 801fba2:	e04f      	b.n	801fc44 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x124>
      {
        currentrequestedpower = 0;
 801fba4:	2300      	movs	r3, #0
 801fba6:	65fb      	str	r3, [r7, #92]	; 0x5c
        currentrequestedvoltage = 0;
 801fba8:	2300      	movs	r3, #0
 801fbaa:	657b      	str	r3, [r7, #84]	; 0x54

        /* Retrieve SNK PDO value according to its type */
        snkpdo.d32 = snkpdo_array[i];
 801fbac:	2352      	movs	r3, #82	; 0x52
 801fbae:	18fb      	adds	r3, r7, r3
 801fbb0:	881a      	ldrh	r2, [r3, #0]
 801fbb2:	2314      	movs	r3, #20
 801fbb4:	18fb      	adds	r3, r7, r3
 801fbb6:	0092      	lsls	r2, r2, #2
 801fbb8:	58d3      	ldr	r3, [r2, r3]
 801fbba:	637b      	str	r3, [r7, #52]	; 0x34
        switch (snkpdo.GenericPDO.PowerObject)
 801fbbc:	2337      	movs	r3, #55	; 0x37
 801fbbe:	18fb      	adds	r3, r7, r3
 801fbc0:	781b      	ldrb	r3, [r3, #0]
 801fbc2:	061b      	lsls	r3, r3, #24
 801fbc4:	0f9b      	lsrs	r3, r3, #30
 801fbc6:	b2db      	uxtb	r3, r3
 801fbc8:	2b00      	cmp	r3, #0
 801fbca:	d128      	bne.n	801fc1e <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0xfe>
        {
          /* SNK Fixed Supply PDO */
          case USBPD_CORE_PDO_TYPE_FIXED:
          {
            snkvoltage50mv = snkpdo.SNKFixedPDO.VoltageIn50mVunits;
 801fbcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801fbce:	031b      	lsls	r3, r3, #12
 801fbd0:	0d9b      	lsrs	r3, r3, #22
 801fbd2:	b29a      	uxth	r2, r3
 801fbd4:	213e      	movs	r1, #62	; 0x3e
 801fbd6:	187b      	adds	r3, r7, r1
 801fbd8:	801a      	strh	r2, [r3, #0]
            snkopcurrent10ma = snkpdo.SNKFixedPDO.OperationalCurrentIn10mAunits;
 801fbda:	2334      	movs	r3, #52	; 0x34
 801fbdc:	18fb      	adds	r3, r7, r3
 801fbde:	881b      	ldrh	r3, [r3, #0]
 801fbe0:	059b      	lsls	r3, r3, #22
 801fbe2:	0d9b      	lsrs	r3, r3, #22
 801fbe4:	b29a      	uxth	r2, r3
 801fbe6:	203c      	movs	r0, #60	; 0x3c
 801fbe8:	183b      	adds	r3, r7, r0
 801fbea:	801a      	strh	r2, [r3, #0]

               Requested Voltage: SNK Voltage
               Requested Op Current: SNK Op Current
               Requested Max Current: SNK Op Current
            */
            if ((snkvoltage50mv == srcvoltage50mv) && (snkopcurrent10ma <= srcmaxcurrent10ma))
 801fbec:	187a      	adds	r2, r7, r1
 801fbee:	2342      	movs	r3, #66	; 0x42
 801fbf0:	18fb      	adds	r3, r7, r3
 801fbf2:	8812      	ldrh	r2, [r2, #0]
 801fbf4:	881b      	ldrh	r3, [r3, #0]
 801fbf6:	429a      	cmp	r2, r3
 801fbf8:	d113      	bne.n	801fc22 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x102>
 801fbfa:	183a      	adds	r2, r7, r0
 801fbfc:	2340      	movs	r3, #64	; 0x40
 801fbfe:	18fb      	adds	r3, r7, r3
 801fc00:	8812      	ldrh	r2, [r2, #0]
 801fc02:	881b      	ldrh	r3, [r3, #0]
 801fc04:	429a      	cmp	r2, r3
 801fc06:	d80c      	bhi.n	801fc22 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x102>
            {
              currentrequestedpower = (snkvoltage50mv * snkopcurrent10ma) / 2U; /* To get value in mW */
 801fc08:	187b      	adds	r3, r7, r1
 801fc0a:	881b      	ldrh	r3, [r3, #0]
 801fc0c:	183a      	adds	r2, r7, r0
 801fc0e:	8812      	ldrh	r2, [r2, #0]
 801fc10:	4353      	muls	r3, r2
 801fc12:	085b      	lsrs	r3, r3, #1
 801fc14:	65fb      	str	r3, [r7, #92]	; 0x5c
              currentrequestedvoltage = snkvoltage50mv;
 801fc16:	187b      	adds	r3, r7, r1
 801fc18:	881b      	ldrh	r3, [r3, #0]
 801fc1a:	657b      	str	r3, [r7, #84]	; 0x54
            }
            break;
 801fc1c:	e001      	b.n	801fc22 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x102>
          }
          /* SNK Augmented Power Data Object (APDO) */
          case USBPD_CORE_PDO_TYPE_APDO:
            break;
 801fc1e:	46c0      	nop			; (mov r8, r8)
 801fc20:	e000      	b.n	801fc24 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x104>
            break;
 801fc22:	46c0      	nop			; (mov r8, r8)

          default:
            break;
        }

        if (currentrequestedpower > maxrequestedpower)
 801fc24:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801fc26:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801fc28:	429a      	cmp	r2, r3
 801fc2a:	d905      	bls.n	801fc38 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x118>
        {
          match = USBPD_TRUE;
 801fc2c:	2301      	movs	r3, #1
 801fc2e:	667b      	str	r3, [r7, #100]	; 0x64
          maxrequestedpower   = currentrequestedpower;
 801fc30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801fc32:	663b      	str	r3, [r7, #96]	; 0x60
          maxrequestedvoltage = currentrequestedvoltage;
 801fc34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801fc36:	65bb      	str	r3, [r7, #88]	; 0x58
      for (uint16_t i = 0; i < nbsnkpdo; i++)
 801fc38:	2152      	movs	r1, #82	; 0x52
 801fc3a:	187b      	adds	r3, r7, r1
 801fc3c:	881a      	ldrh	r2, [r3, #0]
 801fc3e:	187b      	adds	r3, r7, r1
 801fc40:	3201      	adds	r2, #1
 801fc42:	801a      	strh	r2, [r3, #0]
 801fc44:	2352      	movs	r3, #82	; 0x52
 801fc46:	18fb      	adds	r3, r7, r3
 801fc48:	881a      	ldrh	r2, [r3, #0]
 801fc4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fc4c:	429a      	cmp	r2, r3
 801fc4e:	d3a9      	bcc.n	801fba4 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x84>
        }
      }
    }
    break;
 801fc50:	e0ef      	b.n	801fe32 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x312>
    case USBPD_CORE_PDO_TYPE_APDO:
    {
      uint16_t srcmaxvoltage100mv;
      uint16_t srcminvoltage100mv;
      uint16_t srcmaxcurrent50ma;
      srcmaxvoltage100mv = srcpdo.SRCSNKAPDO.MaxVoltageIn100mV;
 801fc52:	233a      	movs	r3, #58	; 0x3a
 801fc54:	18fb      	adds	r3, r7, r3
 801fc56:	881b      	ldrh	r3, [r3, #0]
 801fc58:	05db      	lsls	r3, r3, #23
 801fc5a:	0e1b      	lsrs	r3, r3, #24
 801fc5c:	b2da      	uxtb	r2, r3
 801fc5e:	234e      	movs	r3, #78	; 0x4e
 801fc60:	18fb      	adds	r3, r7, r3
 801fc62:	801a      	strh	r2, [r3, #0]
      srcminvoltage100mv = srcpdo.SRCSNKAPDO.MinVoltageIn100mV;
 801fc64:	2138      	movs	r1, #56	; 0x38
 801fc66:	187b      	adds	r3, r7, r1
 801fc68:	785a      	ldrb	r2, [r3, #1]
 801fc6a:	234c      	movs	r3, #76	; 0x4c
 801fc6c:	18fb      	adds	r3, r7, r3
 801fc6e:	801a      	strh	r2, [r3, #0]
      srcmaxcurrent50ma = srcpdo.SRCSNKAPDO.MaxCurrentIn50mAunits;
 801fc70:	187b      	adds	r3, r7, r1
 801fc72:	781b      	ldrb	r3, [r3, #0]
 801fc74:	065b      	lsls	r3, r3, #25
 801fc76:	0e5b      	lsrs	r3, r3, #25
 801fc78:	b2da      	uxtb	r2, r3
 801fc7a:	234a      	movs	r3, #74	; 0x4a
 801fc7c:	18fb      	adds	r3, r7, r3
 801fc7e:	801a      	strh	r2, [r3, #0]

      /* Loop through SNK PDO list */
      for (uint16_t i = 0; i < nbsnkpdo; i++)
 801fc80:	2350      	movs	r3, #80	; 0x50
 801fc82:	18fb      	adds	r3, r7, r3
 801fc84:	2200      	movs	r2, #0
 801fc86:	801a      	strh	r2, [r3, #0]
 801fc88:	e0c9      	b.n	801fe1e <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2fe>
      {
        currentrequestedpower = 0;
 801fc8a:	2300      	movs	r3, #0
 801fc8c:	65fb      	str	r3, [r7, #92]	; 0x5c
        currentrequestedvoltage = 0;
 801fc8e:	2300      	movs	r3, #0
 801fc90:	657b      	str	r3, [r7, #84]	; 0x54

        /* Retrieve SNK PDO value according to its type */
        snkpdo.d32 = snkpdo_array[i];
 801fc92:	2350      	movs	r3, #80	; 0x50
 801fc94:	18fb      	adds	r3, r7, r3
 801fc96:	881a      	ldrh	r2, [r3, #0]
 801fc98:	2314      	movs	r3, #20
 801fc9a:	18fb      	adds	r3, r7, r3
 801fc9c:	0092      	lsls	r2, r2, #2
 801fc9e:	58d3      	ldr	r3, [r2, r3]
 801fca0:	637b      	str	r3, [r7, #52]	; 0x34
        switch (snkpdo.GenericPDO.PowerObject)
 801fca2:	2337      	movs	r3, #55	; 0x37
 801fca4:	18fb      	adds	r3, r7, r3
 801fca6:	781b      	ldrb	r3, [r3, #0]
 801fca8:	061b      	lsls	r3, r3, #24
 801fcaa:	0f9b      	lsrs	r3, r3, #30
 801fcac:	b2db      	uxtb	r3, r3
 801fcae:	2b00      	cmp	r3, #0
 801fcb0:	d100      	bne.n	801fcb4 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x194>
 801fcb2:	e09f      	b.n	801fdf4 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2d4>
 801fcb4:	2b03      	cmp	r3, #3
 801fcb6:	d000      	beq.n	801fcba <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x19a>
 801fcb8:	e09e      	b.n	801fdf8 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2d8>
          {
            uint16_t snkmaxvoltage100mv;
            uint16_t snkminvoltage100mv;
            uint16_t snkmaxcurrent50ma;

            snkminvoltage100mv = snkpdo.SRCSNKAPDO.MinVoltageIn100mV;
 801fcba:	2134      	movs	r1, #52	; 0x34
 801fcbc:	187b      	adds	r3, r7, r1
 801fcbe:	785a      	ldrb	r2, [r3, #1]
 801fcc0:	2048      	movs	r0, #72	; 0x48
 801fcc2:	183b      	adds	r3, r7, r0
 801fcc4:	801a      	strh	r2, [r3, #0]
            snkmaxvoltage100mv = snkpdo.SRCSNKAPDO.MaxVoltageIn100mV;
 801fcc6:	2336      	movs	r3, #54	; 0x36
 801fcc8:	18fb      	adds	r3, r7, r3
 801fcca:	881b      	ldrh	r3, [r3, #0]
 801fccc:	05db      	lsls	r3, r3, #23
 801fcce:	0e1b      	lsrs	r3, r3, #24
 801fcd0:	b2da      	uxtb	r2, r3
 801fcd2:	2446      	movs	r4, #70	; 0x46
 801fcd4:	193b      	adds	r3, r7, r4
 801fcd6:	801a      	strh	r2, [r3, #0]
            snkmaxcurrent50ma = snkpdo.SRCSNKAPDO.MaxCurrentIn50mAunits;
 801fcd8:	187b      	adds	r3, r7, r1
 801fcda:	781b      	ldrb	r3, [r3, #0]
 801fcdc:	065b      	lsls	r3, r3, #25
 801fcde:	0e5b      	lsrs	r3, r3, #25
 801fce0:	b2da      	uxtb	r2, r3
 801fce2:	2344      	movs	r3, #68	; 0x44
 801fce4:	18fb      	adds	r3, r7, r3
 801fce6:	801a      	strh	r2, [r3, #0]

            /* Match if SNK APDO voltage overlaps with the SRC APDO voltage range */
            if (((srcminvoltage100mv <= snkmaxvoltage100mv) && (srcminvoltage100mv >= snkminvoltage100mv)) ||
 801fce8:	214c      	movs	r1, #76	; 0x4c
 801fcea:	187a      	adds	r2, r7, r1
 801fcec:	193b      	adds	r3, r7, r4
 801fcee:	8812      	ldrh	r2, [r2, #0]
 801fcf0:	881b      	ldrh	r3, [r3, #0]
 801fcf2:	429a      	cmp	r2, r3
 801fcf4:	d805      	bhi.n	801fd02 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x1e2>
 801fcf6:	187a      	adds	r2, r7, r1
 801fcf8:	183b      	adds	r3, r7, r0
 801fcfa:	8812      	ldrh	r2, [r2, #0]
 801fcfc:	881b      	ldrh	r3, [r3, #0]
 801fcfe:	429a      	cmp	r2, r3
 801fd00:	d210      	bcs.n	801fd24 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x204>
 801fd02:	2148      	movs	r1, #72	; 0x48
 801fd04:	187a      	adds	r2, r7, r1
 801fd06:	234e      	movs	r3, #78	; 0x4e
 801fd08:	18fb      	adds	r3, r7, r3
 801fd0a:	8812      	ldrh	r2, [r2, #0]
 801fd0c:	881b      	ldrh	r3, [r3, #0]
 801fd0e:	429a      	cmp	r2, r3
 801fd10:	d900      	bls.n	801fd14 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x1f4>
 801fd12:	e073      	b.n	801fdfc <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2dc>
				((snkminvoltage100mv <= srcmaxvoltage100mv) && (snkminvoltage100mv >= srcminvoltage100mv)))
 801fd14:	187a      	adds	r2, r7, r1
 801fd16:	234c      	movs	r3, #76	; 0x4c
 801fd18:	18fb      	adds	r3, r7, r3
 801fd1a:	8812      	ldrh	r2, [r2, #0]
 801fd1c:	881b      	ldrh	r3, [r3, #0]
 801fd1e:	429a      	cmp	r2, r3
 801fd20:	d200      	bcs.n	801fd24 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x204>
 801fd22:	e06b      	b.n	801fdfc <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2dc>
			{
			  if (snkmaxcurrent50ma <= srcmaxcurrent50ma)
 801fd24:	2044      	movs	r0, #68	; 0x44
 801fd26:	183a      	adds	r2, r7, r0
 801fd28:	234a      	movs	r3, #74	; 0x4a
 801fd2a:	18fb      	adds	r3, r7, r3
 801fd2c:	8812      	ldrh	r2, [r2, #0]
 801fd2e:	881b      	ldrh	r3, [r3, #0]
 801fd30:	429a      	cmp	r2, r3
 801fd32:	d863      	bhi.n	801fdfc <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2dc>
			  {
				if (0U != *PtrRequestedPower)
 801fd34:	683b      	ldr	r3, [r7, #0]
 801fd36:	681b      	ldr	r3, [r3, #0]
 801fd38:	2b00      	cmp	r3, #0
 801fd3a:	d02c      	beq.n	801fd96 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x276>
				{
				  /* A specific voltage was requested, verify it */
				  if ((PWR_DECODE_100MV(snkminvoltage100mv) <= (*PtrRequestedVoltage)) &&
 801fd3c:	2348      	movs	r3, #72	; 0x48
 801fd3e:	18fb      	adds	r3, r7, r3
 801fd40:	881b      	ldrh	r3, [r3, #0]
 801fd42:	2264      	movs	r2, #100	; 0x64
 801fd44:	4353      	muls	r3, r2
 801fd46:	b29b      	uxth	r3, r3
 801fd48:	001a      	movs	r2, r3
 801fd4a:	687b      	ldr	r3, [r7, #4]
 801fd4c:	681b      	ldr	r3, [r3, #0]
 801fd4e:	429a      	cmp	r2, r3
 801fd50:	d854      	bhi.n	801fdfc <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2dc>
					 ((*PtrRequestedVoltage) <= PWR_DECODE_100MV(snkmaxvoltage100mv)))
 801fd52:	687b      	ldr	r3, [r7, #4]
 801fd54:	681b      	ldr	r3, [r3, #0]
 801fd56:	2246      	movs	r2, #70	; 0x46
 801fd58:	18ba      	adds	r2, r7, r2
 801fd5a:	8812      	ldrh	r2, [r2, #0]
 801fd5c:	2164      	movs	r1, #100	; 0x64
 801fd5e:	434a      	muls	r2, r1
 801fd60:	b292      	uxth	r2, r2
				  if ((PWR_DECODE_100MV(snkminvoltage100mv) <= (*PtrRequestedVoltage)) &&
 801fd62:	4293      	cmp	r3, r2
 801fd64:	d84a      	bhi.n	801fdfc <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2dc>
				  {
					currentrequestedpower = (*PtrRequestedVoltage * PWR_DECODE_50MA(snkmaxcurrent50ma))
 801fd66:	687b      	ldr	r3, [r7, #4]
 801fd68:	681b      	ldr	r3, [r3, #0]
 801fd6a:	183a      	adds	r2, r7, r0
 801fd6c:	8812      	ldrh	r2, [r2, #0]
 801fd6e:	2132      	movs	r1, #50	; 0x32
 801fd70:	434a      	muls	r2, r1
 801fd72:	b292      	uxth	r2, r2
 801fd74:	4353      	muls	r3, r2
 801fd76:	22fa      	movs	r2, #250	; 0xfa
 801fd78:	0091      	lsls	r1, r2, #2
 801fd7a:	0018      	movs	r0, r3
 801fd7c:	f7e6 fa4c 	bl	8006218 <__udivsi3>
 801fd80:	0003      	movs	r3, r0
 801fd82:	65fb      	str	r3, [r7, #92]	; 0x5c
											/ 1000U; /* mW */
					currentrequestedvoltage = (*PtrRequestedVoltage / 50U);
 801fd84:	687b      	ldr	r3, [r7, #4]
 801fd86:	681b      	ldr	r3, [r3, #0]
 801fd88:	2132      	movs	r1, #50	; 0x32
 801fd8a:	0018      	movs	r0, r3
 801fd8c:	f7e6 fa44 	bl	8006218 <__udivsi3>
 801fd90:	0003      	movs	r3, r0
 801fd92:	657b      	str	r3, [r7, #84]	; 0x54
				  currentrequestedvoltage = (*PtrRequestedVoltage / 50U);
				}
			  }
			}
          }
          break;
 801fd94:	e032      	b.n	801fdfc <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2dc>
				  *PtrRequestedVoltage = MIN(PWR_DECODE_100MV(srcmaxvoltage100mv),
 801fd96:	2346      	movs	r3, #70	; 0x46
 801fd98:	18fb      	adds	r3, r7, r3
 801fd9a:	881b      	ldrh	r3, [r3, #0]
 801fd9c:	2264      	movs	r2, #100	; 0x64
 801fd9e:	4353      	muls	r3, r2
 801fda0:	b299      	uxth	r1, r3
 801fda2:	234e      	movs	r3, #78	; 0x4e
 801fda4:	18fb      	adds	r3, r7, r3
 801fda6:	881b      	ldrh	r3, [r3, #0]
 801fda8:	2264      	movs	r2, #100	; 0x64
 801fdaa:	4353      	muls	r3, r2
 801fdac:	b29b      	uxth	r3, r3
 801fdae:	1c18      	adds	r0, r3, #0
 801fdb0:	b28a      	uxth	r2, r1
 801fdb2:	b283      	uxth	r3, r0
 801fdb4:	429a      	cmp	r2, r3
 801fdb6:	d900      	bls.n	801fdba <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x29a>
 801fdb8:	1c01      	adds	r1, r0, #0
 801fdba:	b28b      	uxth	r3, r1
 801fdbc:	001a      	movs	r2, r3
 801fdbe:	687b      	ldr	r3, [r7, #4]
 801fdc0:	601a      	str	r2, [r3, #0]
				  currentrequestedpower = (*PtrRequestedVoltage * PWR_DECODE_50MA(snkmaxcurrent50ma))
 801fdc2:	687b      	ldr	r3, [r7, #4]
 801fdc4:	681b      	ldr	r3, [r3, #0]
 801fdc6:	2244      	movs	r2, #68	; 0x44
 801fdc8:	18ba      	adds	r2, r7, r2
 801fdca:	8812      	ldrh	r2, [r2, #0]
 801fdcc:	2132      	movs	r1, #50	; 0x32
 801fdce:	434a      	muls	r2, r1
 801fdd0:	b292      	uxth	r2, r2
 801fdd2:	4353      	muls	r3, r2
 801fdd4:	22fa      	movs	r2, #250	; 0xfa
 801fdd6:	0091      	lsls	r1, r2, #2
 801fdd8:	0018      	movs	r0, r3
 801fdda:	f7e6 fa1d 	bl	8006218 <__udivsi3>
 801fdde:	0003      	movs	r3, r0
 801fde0:	65fb      	str	r3, [r7, #92]	; 0x5c
				  currentrequestedvoltage = (*PtrRequestedVoltage / 50U);
 801fde2:	687b      	ldr	r3, [r7, #4]
 801fde4:	681b      	ldr	r3, [r3, #0]
 801fde6:	2132      	movs	r1, #50	; 0x32
 801fde8:	0018      	movs	r0, r3
 801fdea:	f7e6 fa15 	bl	8006218 <__udivsi3>
 801fdee:	0003      	movs	r3, r0
 801fdf0:	657b      	str	r3, [r7, #84]	; 0x54
          break;
 801fdf2:	e003      	b.n	801fdfc <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2dc>
            break;
 801fdf4:	46c0      	nop			; (mov r8, r8)
 801fdf6:	e002      	b.n	801fdfe <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2de>

          default:
            break;
 801fdf8:	46c0      	nop			; (mov r8, r8)
 801fdfa:	e000      	b.n	801fdfe <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2de>
          break;
 801fdfc:	46c0      	nop			; (mov r8, r8)
        }

        if (currentrequestedpower > maxrequestedpower)
 801fdfe:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801fe00:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801fe02:	429a      	cmp	r2, r3
 801fe04:	d905      	bls.n	801fe12 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2f2>
        {
          match = USBPD_TRUE;
 801fe06:	2301      	movs	r3, #1
 801fe08:	667b      	str	r3, [r7, #100]	; 0x64
          maxrequestedpower   = currentrequestedpower;
 801fe0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801fe0c:	663b      	str	r3, [r7, #96]	; 0x60
          maxrequestedvoltage = currentrequestedvoltage;
 801fe0e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801fe10:	65bb      	str	r3, [r7, #88]	; 0x58
      for (uint16_t i = 0; i < nbsnkpdo; i++)
 801fe12:	2150      	movs	r1, #80	; 0x50
 801fe14:	187b      	adds	r3, r7, r1
 801fe16:	881a      	ldrh	r2, [r3, #0]
 801fe18:	187b      	adds	r3, r7, r1
 801fe1a:	3201      	adds	r2, #1
 801fe1c:	801a      	strh	r2, [r3, #0]
 801fe1e:	2350      	movs	r3, #80	; 0x50
 801fe20:	18fb      	adds	r3, r7, r3
 801fe22:	881a      	ldrh	r2, [r3, #0]
 801fe24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fe26:	429a      	cmp	r2, r3
 801fe28:	d200      	bcs.n	801fe2c <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x30c>
 801fe2a:	e72e      	b.n	801fc8a <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x16a>
        }
      }
    }
    break;
 801fe2c:	e001      	b.n	801fe32 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x312>

    default:
      return (USBPD_FALSE);
 801fe2e:	2300      	movs	r3, #0
 801fe30:	e00b      	b.n	801fe4a <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x32a>
  }

  if (maxrequestedpower > 0)
 801fe32:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801fe34:	2b00      	cmp	r3, #0
 801fe36:	d007      	beq.n	801fe48 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x328>
  {
    *PtrRequestedPower   = maxrequestedpower;
 801fe38:	683b      	ldr	r3, [r7, #0]
 801fe3a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801fe3c:	601a      	str	r2, [r3, #0]
    *PtrRequestedVoltage = maxrequestedvoltage * 50U; /* value in mV */
 801fe3e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801fe40:	2232      	movs	r2, #50	; 0x32
 801fe42:	435a      	muls	r2, r3
 801fe44:	687b      	ldr	r3, [r7, #4]
 801fe46:	601a      	str	r2, [r3, #0]
  }
  return (match);
 801fe48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
}
 801fe4a:	0018      	movs	r0, r3
 801fe4c:	46bd      	mov	sp, r7
 801fe4e:	b01b      	add	sp, #108	; 0x6c
 801fe50:	bd90      	pop	{r4, r7, pc}
	...

0801fe54 <USER_SERV_FindVoltageIndex>:
  * @retval Index of PDO within source capabilities message (DPM_NO_SRC_PDO_FOUND indicating not found)
  */
uint32_t USER_SERV_FindVoltageIndex(uint32_t PortNum,
                                           USBPD_DPM_SNKPowerRequestDetailsTypeDef *PtrRequestPowerDetails,
                                           uint8_t Method)
{
 801fe54:	b580      	push	{r7, lr}
 801fe56:	b090      	sub	sp, #64	; 0x40
 801fe58:	af00      	add	r7, sp, #0
 801fe5a:	60f8      	str	r0, [r7, #12]
 801fe5c:	60b9      	str	r1, [r7, #8]
 801fe5e:	1dfb      	adds	r3, r7, #7
 801fe60:	701a      	strb	r2, [r3, #0]
  uint32_t nbpdo;
  uint32_t allowablepower;
  uint32_t selpower;
  uint32_t allowablecurrent;
  uint32_t selcurrent;
  uint32_t curr_index = DPM_NO_SRC_PDO_FOUND;
 801fe62:	23ff      	movs	r3, #255	; 0xff
 801fe64:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t temp_index;
  USBPD_USER_SettingsTypeDef *puser = (USBPD_USER_SettingsTypeDef *)&DPM_USER_Settings[PortNum];
 801fe66:	68fb      	ldr	r3, [r7, #12]
 801fe68:	2274      	movs	r2, #116	; 0x74
 801fe6a:	435a      	muls	r2, r3
 801fe6c:	4b73      	ldr	r3, [pc, #460]	; (802003c <USER_SERV_FindVoltageIndex+0x1e8>)
 801fe6e:	18d3      	adds	r3, r2, r3
 801fe70:	62bb      	str	r3, [r7, #40]	; 0x28

  allowablepower = 0;
 801fe72:	2300      	movs	r3, #0
 801fe74:	613b      	str	r3, [r7, #16]
  selpower       = 0;
 801fe76:	2300      	movs	r3, #0
 801fe78:	63bb      	str	r3, [r7, #56]	; 0x38
  reqvoltage     = 0;
 801fe7a:	2300      	movs	r3, #0
 801fe7c:	63fb      	str	r3, [r7, #60]	; 0x3c
  voltage        = 0;
 801fe7e:	2300      	movs	r3, #0
 801fe80:	617b      	str	r3, [r7, #20]
  selcurrent     = 0;
 801fe82:	2300      	movs	r3, #0
 801fe84:	637b      	str	r3, [r7, #52]	; 0x34

  /* Search PDO index among Source PDO of Port */
  nbpdo = DPM_Ports[PortNum].DPM_NumberOfRcvSRCPDO;
 801fe86:	496e      	ldr	r1, [pc, #440]	; (8020040 <USER_SERV_FindVoltageIndex+0x1ec>)
 801fe88:	68fa      	ldr	r2, [r7, #12]
 801fe8a:	0013      	movs	r3, r2
 801fe8c:	009b      	lsls	r3, r3, #2
 801fe8e:	189b      	adds	r3, r3, r2
 801fe90:	011b      	lsls	r3, r3, #4
 801fe92:	18cb      	adds	r3, r1, r3
 801fe94:	331c      	adds	r3, #28
 801fe96:	681b      	ldr	r3, [r3, #0]
 801fe98:	627b      	str	r3, [r7, #36]	; 0x24
  ptpdoarray = DPM_Ports[PortNum].DPM_ListOfRcvSRCPDO;
 801fe9a:	68fa      	ldr	r2, [r7, #12]
 801fe9c:	0013      	movs	r3, r2
 801fe9e:	009b      	lsls	r3, r3, #2
 801fea0:	189b      	adds	r3, r3, r2
 801fea2:	011b      	lsls	r3, r3, #4
 801fea4:	4a66      	ldr	r2, [pc, #408]	; (8020040 <USER_SERV_FindVoltageIndex+0x1ec>)
 801fea6:	189b      	adds	r3, r3, r2
 801fea8:	623b      	str	r3, [r7, #32]

  /* search the best PDO in the list of source PDOs */
  for (temp_index = 0; temp_index < nbpdo; temp_index++)
 801feaa:	2300      	movs	r3, #0
 801feac:	62fb      	str	r3, [r7, #44]	; 0x2c
 801feae:	e09a      	b.n	801ffe6 <USER_SERV_FindVoltageIndex+0x192>
  {
    pdo.d32 = ptpdoarray[temp_index];
 801feb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801feb2:	009b      	lsls	r3, r3, #2
 801feb4:	6a3a      	ldr	r2, [r7, #32]
 801feb6:	18d3      	adds	r3, r2, r3
 801feb8:	681b      	ldr	r3, [r3, #0]
 801feba:	61bb      	str	r3, [r7, #24]

    /* Check if the received source PDO is matching any of the SNK PDO */
    allowablepower = 0;
 801febc:	2300      	movs	r3, #0
 801febe:	613b      	str	r3, [r7, #16]
    if (USBPD_TRUE == USER_SERV_SNK_EvaluateMatchWithSRCPDO(PortNum, pdo.d32, &voltage, &allowablepower))
 801fec0:	68fb      	ldr	r3, [r7, #12]
 801fec2:	b2d8      	uxtb	r0, r3
 801fec4:	69b9      	ldr	r1, [r7, #24]
 801fec6:	2310      	movs	r3, #16
 801fec8:	18fb      	adds	r3, r7, r3
 801feca:	2214      	movs	r2, #20
 801fecc:	18ba      	adds	r2, r7, r2
 801fece:	f7ff fe27 	bl	801fb20 <USER_SERV_SNK_EvaluateMatchWithSRCPDO>
 801fed2:	0003      	movs	r3, r0
 801fed4:	2b01      	cmp	r3, #1
 801fed6:	d000      	beq.n	801feda <USER_SERV_FindVoltageIndex+0x86>
 801fed8:	e082      	b.n	801ffe0 <USER_SERV_FindVoltageIndex+0x18c>
    {
      allowablecurrent = (allowablepower / voltage) * 1000U;
 801feda:	693b      	ldr	r3, [r7, #16]
 801fedc:	697a      	ldr	r2, [r7, #20]
 801fede:	0011      	movs	r1, r2
 801fee0:	0018      	movs	r0, r3
 801fee2:	f7e6 f999 	bl	8006218 <__udivsi3>
 801fee6:	0003      	movs	r3, r0
 801fee8:	001a      	movs	r2, r3
 801feea:	0013      	movs	r3, r2
 801feec:	015b      	lsls	r3, r3, #5
 801feee:	1a9b      	subs	r3, r3, r2
 801fef0:	009b      	lsls	r3, r3, #2
 801fef2:	189b      	adds	r3, r3, r2
 801fef4:	00db      	lsls	r3, r3, #3
 801fef6:	61fb      	str	r3, [r7, #28]

      /* Choose the best PDO depending on the user preferences */
      switch (Method)
 801fef8:	1dfb      	adds	r3, r7, #7
 801fefa:	781b      	ldrb	r3, [r3, #0]
 801fefc:	2b05      	cmp	r3, #5
 801fefe:	d85b      	bhi.n	801ffb8 <USER_SERV_FindVoltageIndex+0x164>
 801ff00:	009a      	lsls	r2, r3, #2
 801ff02:	4b50      	ldr	r3, [pc, #320]	; (8020044 <USER_SERV_FindVoltageIndex+0x1f0>)
 801ff04:	18d3      	adds	r3, r2, r3
 801ff06:	681b      	ldr	r3, [r3, #0]
 801ff08:	469f      	mov	pc, r3
      {
        case PDO_SEL_METHOD_MAX_PWR:
          if (allowablepower > selpower)
 801ff0a:	693b      	ldr	r3, [r7, #16]
 801ff0c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801ff0e:	429a      	cmp	r2, r3
 801ff10:	d25b      	bcs.n	801ffca <USER_SERV_FindVoltageIndex+0x176>
          {
            /* Consider the current PDO the best one until now */
            curr_index = temp_index;
 801ff12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ff14:	633b      	str	r3, [r7, #48]	; 0x30
            selpower   = allowablepower;
 801ff16:	693b      	ldr	r3, [r7, #16]
 801ff18:	63bb      	str	r3, [r7, #56]	; 0x38
            reqvoltage = voltage;
 801ff1a:	697b      	ldr	r3, [r7, #20]
 801ff1c:	63fb      	str	r3, [r7, #60]	; 0x3c
            selcurrent = allowablecurrent;
 801ff1e:	69fb      	ldr	r3, [r7, #28]
 801ff20:	637b      	str	r3, [r7, #52]	; 0x34
          }
          break;
 801ff22:	e052      	b.n	801ffca <USER_SERV_FindVoltageIndex+0x176>

        case PDO_SEL_METHOD_MIN_PWR:
          if ((allowablepower < selpower) || (selpower == 0))
 801ff24:	693b      	ldr	r3, [r7, #16]
 801ff26:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801ff28:	429a      	cmp	r2, r3
 801ff2a:	d802      	bhi.n	801ff32 <USER_SERV_FindVoltageIndex+0xde>
 801ff2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ff2e:	2b00      	cmp	r3, #0
 801ff30:	d14d      	bne.n	801ffce <USER_SERV_FindVoltageIndex+0x17a>
          {
            /* Consider the current PDO the best one until now */
            curr_index = temp_index;
 801ff32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ff34:	633b      	str	r3, [r7, #48]	; 0x30
            selpower   = allowablepower;
 801ff36:	693b      	ldr	r3, [r7, #16]
 801ff38:	63bb      	str	r3, [r7, #56]	; 0x38
            reqvoltage = voltage;
 801ff3a:	697b      	ldr	r3, [r7, #20]
 801ff3c:	63fb      	str	r3, [r7, #60]	; 0x3c
            selcurrent = allowablecurrent;
 801ff3e:	69fb      	ldr	r3, [r7, #28]
 801ff40:	637b      	str	r3, [r7, #52]	; 0x34
          }
          break;
 801ff42:	e044      	b.n	801ffce <USER_SERV_FindVoltageIndex+0x17a>

        case PDO_SEL_METHOD_MAX_VOLT:
          if (voltage > reqvoltage)
 801ff44:	697b      	ldr	r3, [r7, #20]
 801ff46:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801ff48:	429a      	cmp	r2, r3
 801ff4a:	d242      	bcs.n	801ffd2 <USER_SERV_FindVoltageIndex+0x17e>
          {
            /* Consider the current PDO the best one until now */
            curr_index = temp_index;
 801ff4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ff4e:	633b      	str	r3, [r7, #48]	; 0x30
            selpower   = allowablepower;
 801ff50:	693b      	ldr	r3, [r7, #16]
 801ff52:	63bb      	str	r3, [r7, #56]	; 0x38
            reqvoltage = voltage;
 801ff54:	697b      	ldr	r3, [r7, #20]
 801ff56:	63fb      	str	r3, [r7, #60]	; 0x3c
            selcurrent = allowablecurrent;
 801ff58:	69fb      	ldr	r3, [r7, #28]
 801ff5a:	637b      	str	r3, [r7, #52]	; 0x34
          }
          break;
 801ff5c:	e039      	b.n	801ffd2 <USER_SERV_FindVoltageIndex+0x17e>

        case PDO_SEL_METHOD_MIN_VOLT:
          if ((voltage < reqvoltage) || (reqvoltage == 0))
 801ff5e:	697b      	ldr	r3, [r7, #20]
 801ff60:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801ff62:	429a      	cmp	r2, r3
 801ff64:	d802      	bhi.n	801ff6c <USER_SERV_FindVoltageIndex+0x118>
 801ff66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801ff68:	2b00      	cmp	r3, #0
 801ff6a:	d134      	bne.n	801ffd6 <USER_SERV_FindVoltageIndex+0x182>
          {
            /* Consider the current PDO the best one until now */
            curr_index = temp_index;
 801ff6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ff6e:	633b      	str	r3, [r7, #48]	; 0x30
            selpower   = allowablepower;
 801ff70:	693b      	ldr	r3, [r7, #16]
 801ff72:	63bb      	str	r3, [r7, #56]	; 0x38
            reqvoltage = voltage;
 801ff74:	697b      	ldr	r3, [r7, #20]
 801ff76:	63fb      	str	r3, [r7, #60]	; 0x3c
            selcurrent = allowablecurrent;
 801ff78:	69fb      	ldr	r3, [r7, #28]
 801ff7a:	637b      	str	r3, [r7, #52]	; 0x34
          }
          break;
 801ff7c:	e02b      	b.n	801ffd6 <USER_SERV_FindVoltageIndex+0x182>

        case PDO_SEL_METHOD_MAX_CUR:
          if (allowablecurrent > selcurrent)
 801ff7e:	69fa      	ldr	r2, [r7, #28]
 801ff80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ff82:	429a      	cmp	r2, r3
 801ff84:	d929      	bls.n	801ffda <USER_SERV_FindVoltageIndex+0x186>
          {
            /* Consider the current PDO the best one until now */
            curr_index = temp_index;
 801ff86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ff88:	633b      	str	r3, [r7, #48]	; 0x30
            selpower   = allowablepower;
 801ff8a:	693b      	ldr	r3, [r7, #16]
 801ff8c:	63bb      	str	r3, [r7, #56]	; 0x38
            reqvoltage = voltage;
 801ff8e:	697b      	ldr	r3, [r7, #20]
 801ff90:	63fb      	str	r3, [r7, #60]	; 0x3c
            selcurrent = allowablecurrent;
 801ff92:	69fb      	ldr	r3, [r7, #28]
 801ff94:	637b      	str	r3, [r7, #52]	; 0x34
          }
          break;
 801ff96:	e020      	b.n	801ffda <USER_SERV_FindVoltageIndex+0x186>

        case PDO_SEL_METHOD_MIN_CUR:
          if ((allowablecurrent < selcurrent) || (selcurrent == 0))
 801ff98:	69fa      	ldr	r2, [r7, #28]
 801ff9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ff9c:	429a      	cmp	r2, r3
 801ff9e:	d302      	bcc.n	801ffa6 <USER_SERV_FindVoltageIndex+0x152>
 801ffa0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ffa2:	2b00      	cmp	r3, #0
 801ffa4:	d11b      	bne.n	801ffde <USER_SERV_FindVoltageIndex+0x18a>
          {
            /* Consider the current PDO the best one until now */
            curr_index = temp_index;
 801ffa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ffa8:	633b      	str	r3, [r7, #48]	; 0x30
            selpower   = allowablepower;
 801ffaa:	693b      	ldr	r3, [r7, #16]
 801ffac:	63bb      	str	r3, [r7, #56]	; 0x38
            reqvoltage = voltage;
 801ffae:	697b      	ldr	r3, [r7, #20]
 801ffb0:	63fb      	str	r3, [r7, #60]	; 0x3c
            selcurrent = allowablecurrent;
 801ffb2:	69fb      	ldr	r3, [r7, #28]
 801ffb4:	637b      	str	r3, [r7, #52]	; 0x34
          }
          break;
 801ffb6:	e012      	b.n	801ffde <USER_SERV_FindVoltageIndex+0x18a>

        default:
          /* Default behavior: last PDO is selected */
          curr_index = temp_index;
 801ffb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ffba:	633b      	str	r3, [r7, #48]	; 0x30
          selpower   = allowablepower;
 801ffbc:	693b      	ldr	r3, [r7, #16]
 801ffbe:	63bb      	str	r3, [r7, #56]	; 0x38
          reqvoltage = voltage;
 801ffc0:	697b      	ldr	r3, [r7, #20]
 801ffc2:	63fb      	str	r3, [r7, #60]	; 0x3c
          selcurrent = allowablecurrent;
 801ffc4:	69fb      	ldr	r3, [r7, #28]
 801ffc6:	637b      	str	r3, [r7, #52]	; 0x34
 801ffc8:	e00a      	b.n	801ffe0 <USER_SERV_FindVoltageIndex+0x18c>
          break;
 801ffca:	46c0      	nop			; (mov r8, r8)
 801ffcc:	e008      	b.n	801ffe0 <USER_SERV_FindVoltageIndex+0x18c>
          break;
 801ffce:	46c0      	nop			; (mov r8, r8)
 801ffd0:	e006      	b.n	801ffe0 <USER_SERV_FindVoltageIndex+0x18c>
          break;
 801ffd2:	46c0      	nop			; (mov r8, r8)
 801ffd4:	e004      	b.n	801ffe0 <USER_SERV_FindVoltageIndex+0x18c>
          break;
 801ffd6:	46c0      	nop			; (mov r8, r8)
 801ffd8:	e002      	b.n	801ffe0 <USER_SERV_FindVoltageIndex+0x18c>
          break;
 801ffda:	46c0      	nop			; (mov r8, r8)
 801ffdc:	e000      	b.n	801ffe0 <USER_SERV_FindVoltageIndex+0x18c>
          break;
 801ffde:	46c0      	nop			; (mov r8, r8)
  for (temp_index = 0; temp_index < nbpdo; temp_index++)
 801ffe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ffe2:	3301      	adds	r3, #1
 801ffe4:	62fb      	str	r3, [r7, #44]	; 0x2c
 801ffe6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801ffe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ffea:	429a      	cmp	r2, r3
 801ffec:	d200      	bcs.n	801fff0 <USER_SERV_FindVoltageIndex+0x19c>
 801ffee:	e75f      	b.n	801feb0 <USER_SERV_FindVoltageIndex+0x5c>
      }
    }
  }

  /* If a suitable PDO was found */
  if (curr_index != DPM_NO_SRC_PDO_FOUND)
 801fff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fff2:	2bff      	cmp	r3, #255	; 0xff
 801fff4:	d01c      	beq.n	8020030 <USER_SERV_FindVoltageIndex+0x1dc>
  {
    /* Fill the request power details */
    PtrRequestPowerDetails->MaxOperatingCurrentInmAunits = puser->DPM_SNKRequestedPower.MaxOperatingCurrentInmAunits;
 801fff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fff8:	685a      	ldr	r2, [r3, #4]
 801fffa:	68bb      	ldr	r3, [r7, #8]
 801fffc:	605a      	str	r2, [r3, #4]
    PtrRequestPowerDetails->OperatingCurrentInmAunits    = (1000U * selpower) / reqvoltage;
 801fffe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8020000:	0013      	movs	r3, r2
 8020002:	015b      	lsls	r3, r3, #5
 8020004:	1a9b      	subs	r3, r3, r2
 8020006:	009b      	lsls	r3, r3, #2
 8020008:	189b      	adds	r3, r3, r2
 802000a:	00db      	lsls	r3, r3, #3
 802000c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 802000e:	0018      	movs	r0, r3
 8020010:	f7e6 f902 	bl	8006218 <__udivsi3>
 8020014:	0003      	movs	r3, r0
 8020016:	001a      	movs	r2, r3
 8020018:	68bb      	ldr	r3, [r7, #8]
 802001a:	609a      	str	r2, [r3, #8]
    PtrRequestPowerDetails->MaxOperatingPowerInmWunits   = puser->DPM_SNKRequestedPower.MaxOperatingPowerInmWunits;
 802001c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802001e:	699a      	ldr	r2, [r3, #24]
 8020020:	68bb      	ldr	r3, [r7, #8]
 8020022:	60da      	str	r2, [r3, #12]
    PtrRequestPowerDetails->OperatingPowerInmWunits      = selpower;
 8020024:	68bb      	ldr	r3, [r7, #8]
 8020026:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8020028:	611a      	str	r2, [r3, #16]
    PtrRequestPowerDetails->RequestedVoltageInmVunits    = reqvoltage;
 802002a:	68bb      	ldr	r3, [r7, #8]
 802002c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 802002e:	601a      	str	r2, [r3, #0]
  }

  return curr_index;
 8020030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8020032:	0018      	movs	r0, r3
 8020034:	46bd      	mov	sp, r7
 8020036:	b010      	add	sp, #64	; 0x40
 8020038:	bd80      	pop	{r7, pc}
 802003a:	46c0      	nop			; (mov r8, r8)
 802003c:	200001b8 	.word	0x200001b8
 8020040:	20003400 	.word	0x20003400
 8020044:	0802ae38 	.word	0x0802ae38

08020048 <USER_SERV_SNK_BuildRDOfromSelectedPDO>:
void USER_SERV_SNK_BuildRDOfromSelectedPDO(uint8_t PortNum,
                                                  uint8_t IndexSrcPDO,
                                                  USBPD_DPM_SNKPowerRequestDetailsTypeDef *PtrRequestPowerDetails,
                                                  USBPD_SNKRDO_TypeDef *Rdo,
                                                  USBPD_CORE_PDO_Type_TypeDef *PtrPowerObject)
{
 8020048:	b5f0      	push	{r4, r5, r6, r7, lr}
 802004a:	b0b7      	sub	sp, #220	; 0xdc
 802004c:	af02      	add	r7, sp, #8
 802004e:	60ba      	str	r2, [r7, #8]
 8020050:	607b      	str	r3, [r7, #4]
 8020052:	240f      	movs	r4, #15
 8020054:	193b      	adds	r3, r7, r4
 8020056:	1c02      	adds	r2, r0, #0
 8020058:	701a      	strb	r2, [r3, #0]
 802005a:	230e      	movs	r3, #14
 802005c:	18fb      	adds	r3, r7, r3
 802005e:	1c0a      	adds	r2, r1, #0
 8020060:	701a      	strb	r2, [r3, #0]
  uint32_t mv = 0;
 8020062:	2300      	movs	r3, #0
 8020064:	22cc      	movs	r2, #204	; 0xcc
 8020066:	18ba      	adds	r2, r7, r2
 8020068:	6013      	str	r3, [r2, #0]
  uint32_t ma = 0;
 802006a:	2300      	movs	r3, #0
 802006c:	22c8      	movs	r2, #200	; 0xc8
 802006e:	18ba      	adds	r2, r7, r2
 8020070:	6013      	str	r3, [r2, #0]
  uint32_t size;
  USBPD_PDO_TypeDef  pdo;
  USBPD_SNKRDO_TypeDef rdo;
  USBPD_HandleTypeDef *pdhandle = &DPM_Ports[PortNum];
 8020072:	193b      	adds	r3, r7, r4
 8020074:	781a      	ldrb	r2, [r3, #0]
 8020076:	0013      	movs	r3, r2
 8020078:	009b      	lsls	r3, r3, #2
 802007a:	189b      	adds	r3, r3, r2
 802007c:	011b      	lsls	r3, r3, #4
 802007e:	4ab4      	ldr	r2, [pc, #720]	; (8020350 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x308>)
 8020080:	189b      	adds	r3, r3, r2
 8020082:	25c4      	movs	r5, #196	; 0xc4
 8020084:	197a      	adds	r2, r7, r5
 8020086:	6013      	str	r3, [r2, #0]
  USBPD_USER_SettingsTypeDef *puser = (USBPD_USER_SettingsTypeDef *)&DPM_USER_Settings[PortNum];
 8020088:	193b      	adds	r3, r7, r4
 802008a:	781b      	ldrb	r3, [r3, #0]
 802008c:	2274      	movs	r2, #116	; 0x74
 802008e:	435a      	muls	r2, r3
 8020090:	4bb0      	ldr	r3, [pc, #704]	; (8020354 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x30c>)
 8020092:	18d3      	adds	r3, r2, r3
 8020094:	22c0      	movs	r2, #192	; 0xc0
 8020096:	18ba      	adds	r2, r7, r2
 8020098:	6013      	str	r3, [r2, #0]
  uint32_t snkpdolist[USBPD_MAX_NB_PDO];
  USBPD_PDO_TypeDef snk_fixed_pdo;

  /* Initialize RDO */
  rdo.d32 = 0;
 802009a:	2300      	movs	r3, #0
 802009c:	22b0      	movs	r2, #176	; 0xb0
 802009e:	18ba      	adds	r2, r7, r2
 80200a0:	6013      	str	r3, [r2, #0]

  /* Read SNK PDO list for retrieving useful data to fill in RDO */
  USBPD_PWR_IF_GetPortPDOs(PortNum, USBPD_CORE_DATATYPE_SNK_PDO, (uint8_t *)&snkpdolist[0], &size);
 80200a2:	23b8      	movs	r3, #184	; 0xb8
 80200a4:	18f9      	adds	r1, r7, r3
 80200a6:	2694      	movs	r6, #148	; 0x94
 80200a8:	19ba      	adds	r2, r7, r6
 80200aa:	193b      	adds	r3, r7, r4
 80200ac:	7818      	ldrb	r0, [r3, #0]
 80200ae:	000b      	movs	r3, r1
 80200b0:	2101      	movs	r1, #1
 80200b2:	f7fd ffeb 	bl	801e08c <USBPD_PWR_IF_GetPortPDOs>

  /* Store value of 1st SNK PDO (Fixed) in local variable */
  snk_fixed_pdo.d32 = snkpdolist[0];
 80200b6:	19bb      	adds	r3, r7, r6
 80200b8:	681b      	ldr	r3, [r3, #0]
 80200ba:	2290      	movs	r2, #144	; 0x90
 80200bc:	18ba      	adds	r2, r7, r2
 80200be:	6013      	str	r3, [r2, #0]

  /* Set common fields in RDO */
  pdo.d32 = pdhandle->DPM_ListOfRcvSRCPDO[0];
 80200c0:	197b      	adds	r3, r7, r5
 80200c2:	681b      	ldr	r3, [r3, #0]
 80200c4:	681b      	ldr	r3, [r3, #0]
 80200c6:	22b4      	movs	r2, #180	; 0xb4
 80200c8:	18ba      	adds	r2, r7, r2
 80200ca:	6013      	str	r3, [r2, #0]
  rdo.GenericRDO.USBCommunicationsCapable     = snk_fixed_pdo.SNKFixedPDO.USBCommunicationsCapable;
 80200cc:	2393      	movs	r3, #147	; 0x93
 80200ce:	18fb      	adds	r3, r7, r3
 80200d0:	781b      	ldrb	r3, [r3, #0]
 80200d2:	075b      	lsls	r3, r3, #29
 80200d4:	0fdb      	lsrs	r3, r3, #31
 80200d6:	b2da      	uxtb	r2, r3
 80200d8:	23b3      	movs	r3, #179	; 0xb3
 80200da:	18fb      	adds	r3, r7, r3
 80200dc:	2101      	movs	r1, #1
 80200de:	400a      	ands	r2, r1
 80200e0:	1890      	adds	r0, r2, r2
 80200e2:	781a      	ldrb	r2, [r3, #0]
 80200e4:	2102      	movs	r1, #2
 80200e6:	438a      	bics	r2, r1
 80200e8:	1c11      	adds	r1, r2, #0
 80200ea:	1c02      	adds	r2, r0, #0
 80200ec:	430a      	orrs	r2, r1
 80200ee:	701a      	strb	r2, [r3, #0]
  if (USBPD_SPECIFICATION_REV2 < DPM_Params[PortNum].PE_SpecRevision)
 80200f0:	193b      	adds	r3, r7, r4
 80200f2:	781a      	ldrb	r2, [r3, #0]
 80200f4:	4b98      	ldr	r3, [pc, #608]	; (8020358 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x310>)
 80200f6:	0092      	lsls	r2, r2, #2
 80200f8:	5cd3      	ldrb	r3, [r2, r3]
 80200fa:	079b      	lsls	r3, r3, #30
 80200fc:	0f9b      	lsrs	r3, r3, #30
 80200fe:	b2db      	uxtb	r3, r3
 8020100:	2b01      	cmp	r3, #1
 8020102:	d931      	bls.n	8020168 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x120>
  {
#if defined(USBPDCORE_UNCHUNCKED_MODE)
    rdo.FixedVariableRDO.UnchunkedExtendedMessage = DPM_Settings[PortNum].PE_PD3_Support.d.PE_UnchunkSupport;
 8020104:	193b      	adds	r3, r7, r4
 8020106:	781a      	ldrb	r2, [r3, #0]
 8020108:	4994      	ldr	r1, [pc, #592]	; (802035c <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x314>)
 802010a:	2008      	movs	r0, #8
 802010c:	0013      	movs	r3, r2
 802010e:	005b      	lsls	r3, r3, #1
 8020110:	189b      	adds	r3, r3, r2
 8020112:	009b      	lsls	r3, r3, #2
 8020114:	18cb      	adds	r3, r1, r3
 8020116:	181b      	adds	r3, r3, r0
 8020118:	781b      	ldrb	r3, [r3, #0]
 802011a:	07db      	lsls	r3, r3, #31
 802011c:	0fdb      	lsrs	r3, r3, #31
 802011e:	b2da      	uxtb	r2, r3
 8020120:	23b2      	movs	r3, #178	; 0xb2
 8020122:	18fb      	adds	r3, r7, r3
 8020124:	01d0      	lsls	r0, r2, #7
 8020126:	781a      	ldrb	r2, [r3, #0]
 8020128:	217f      	movs	r1, #127	; 0x7f
 802012a:	400a      	ands	r2, r1
 802012c:	1c11      	adds	r1, r2, #0
 802012e:	1c02      	adds	r2, r0, #0
 8020130:	430a      	orrs	r2, r1
 8020132:	701a      	strb	r2, [r3, #0]
    DPM_Params[PortNum].PE_UnchunkSupport   = USBPD_FALSE;
 8020134:	193b      	adds	r3, r7, r4
 8020136:	781b      	ldrb	r3, [r3, #0]
 8020138:	4a87      	ldr	r2, [pc, #540]	; (8020358 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x310>)
 802013a:	009b      	lsls	r3, r3, #2
 802013c:	18d3      	adds	r3, r2, r3
 802013e:	78da      	ldrb	r2, [r3, #3]
 8020140:	2102      	movs	r1, #2
 8020142:	438a      	bics	r2, r1
 8020144:	70da      	strb	r2, [r3, #3]
    /* Set unchuncked bit if supported by port partner;*/
    if (USBPD_TRUE == pdo.SRCFixedPDO.UnchunkedExtendedMessage)
 8020146:	23b7      	movs	r3, #183	; 0xb7
 8020148:	18fb      	adds	r3, r7, r3
 802014a:	781b      	ldrb	r3, [r3, #0]
 802014c:	2201      	movs	r2, #1
 802014e:	4013      	ands	r3, r2
 8020150:	b2db      	uxtb	r3, r3
 8020152:	2b00      	cmp	r3, #0
 8020154:	d008      	beq.n	8020168 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x120>
    {
      DPM_Params[PortNum].PE_UnchunkSupport   = USBPD_TRUE;
 8020156:	193b      	adds	r3, r7, r4
 8020158:	781b      	ldrb	r3, [r3, #0]
 802015a:	4a7f      	ldr	r2, [pc, #508]	; (8020358 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x310>)
 802015c:	009b      	lsls	r3, r3, #2
 802015e:	18d3      	adds	r3, r2, r3
 8020160:	78da      	ldrb	r2, [r3, #3]
 8020162:	2102      	movs	r1, #2
 8020164:	430a      	orrs	r2, r1
 8020166:	70da      	strb	r2, [r3, #3]
    }
#endif /* USBPDCORE_UNCHUNCKED_MODE */
  }

  /* If no valid SNK PDO or if no SRC PDO match found (index>=nb of valid received SRC PDOs */
  if ((size < 1) || (IndexSrcPDO >= pdhandle->DPM_NumberOfRcvSRCPDO))
 8020168:	23b8      	movs	r3, #184	; 0xb8
 802016a:	18fb      	adds	r3, r7, r3
 802016c:	681b      	ldr	r3, [r3, #0]
 802016e:	2b00      	cmp	r3, #0
 8020170:	d008      	beq.n	8020184 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x13c>
 8020172:	230e      	movs	r3, #14
 8020174:	18fb      	adds	r3, r7, r3
 8020176:	781a      	ldrb	r2, [r3, #0]
 8020178:	23c4      	movs	r3, #196	; 0xc4
 802017a:	18fb      	adds	r3, r7, r3
 802017c:	681b      	ldr	r3, [r3, #0]
 802017e:	69db      	ldr	r3, [r3, #28]
 8020180:	429a      	cmp	r2, r3
 8020182:	d367      	bcc.n	8020254 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x20c>
  {
    /* USBPD_DPM_EvaluateCapabilities: Mismatch, could not find desired pdo index */
#ifdef _TRACE
    uint8_t msg[] = "USER_SERV_SNK_BuildRDOfromSelectedPDO: Pb in SRC PDO selection";
 8020184:	2414      	movs	r4, #20
 8020186:	193a      	adds	r2, r7, r4
 8020188:	4b75      	ldr	r3, [pc, #468]	; (8020360 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x318>)
 802018a:	0010      	movs	r0, r2
 802018c:	0019      	movs	r1, r3
 802018e:	233f      	movs	r3, #63	; 0x3f
 8020190:	001a      	movs	r2, r3
 8020192:	f007 fc4e 	bl	8027a32 <memcpy>
    USBPD_TRACE_Add(USBPD_TRACE_DEBUG, PortNum, 0, (uint8_t *)msg, sizeof(msg));
 8020196:	193a      	adds	r2, r7, r4
 8020198:	260f      	movs	r6, #15
 802019a:	19bb      	adds	r3, r7, r6
 802019c:	7819      	ldrb	r1, [r3, #0]
 802019e:	233f      	movs	r3, #63	; 0x3f
 80201a0:	9300      	str	r3, [sp, #0]
 80201a2:	0013      	movs	r3, r2
 80201a4:	2200      	movs	r2, #0
 80201a6:	2006      	movs	r0, #6
 80201a8:	f7f5 fc2a 	bl	8015a00 <USBPD_TRACE_Add>
#endif /* _TRACE */
    rdo.FixedVariableRDO.ObjectPosition = 1U;
 80201ac:	25b3      	movs	r5, #179	; 0xb3
 80201ae:	197b      	adds	r3, r7, r5
 80201b0:	781a      	ldrb	r2, [r3, #0]
 80201b2:	2170      	movs	r1, #112	; 0x70
 80201b4:	438a      	bics	r2, r1
 80201b6:	1c11      	adds	r1, r2, #0
 80201b8:	2210      	movs	r2, #16
 80201ba:	430a      	orrs	r2, r1
 80201bc:	701a      	strb	r2, [r3, #0]
    rdo.FixedVariableRDO.OperatingCurrentIn10mAunits  = pdo.SRCFixedPDO.MaxCurrentIn10mAunits;
 80201be:	20b4      	movs	r0, #180	; 0xb4
 80201c0:	183b      	adds	r3, r7, r0
 80201c2:	881b      	ldrh	r3, [r3, #0]
 80201c4:	059b      	lsls	r3, r3, #22
 80201c6:	0d9b      	lsrs	r3, r3, #22
 80201c8:	b29b      	uxth	r3, r3
 80201ca:	059b      	lsls	r3, r3, #22
 80201cc:	0d9b      	lsrs	r3, r3, #22
 80201ce:	029b      	lsls	r3, r3, #10
 80201d0:	24b0      	movs	r4, #176	; 0xb0
 80201d2:	193a      	adds	r2, r7, r4
 80201d4:	6812      	ldr	r2, [r2, #0]
 80201d6:	4963      	ldr	r1, [pc, #396]	; (8020364 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x31c>)
 80201d8:	400a      	ands	r2, r1
 80201da:	4313      	orrs	r3, r2
 80201dc:	193a      	adds	r2, r7, r4
 80201de:	6013      	str	r3, [r2, #0]
    rdo.FixedVariableRDO.MaxOperatingCurrent10mAunits = pdo.SRCFixedPDO.MaxCurrentIn10mAunits;
 80201e0:	183b      	adds	r3, r7, r0
 80201e2:	881b      	ldrh	r3, [r3, #0]
 80201e4:	059b      	lsls	r3, r3, #22
 80201e6:	0d9b      	lsrs	r3, r3, #22
 80201e8:	b29a      	uxth	r2, r3
 80201ea:	193b      	adds	r3, r7, r4
 80201ec:	0592      	lsls	r2, r2, #22
 80201ee:	0d90      	lsrs	r0, r2, #22
 80201f0:	881a      	ldrh	r2, [r3, #0]
 80201f2:	0a92      	lsrs	r2, r2, #10
 80201f4:	0292      	lsls	r2, r2, #10
 80201f6:	1c11      	adds	r1, r2, #0
 80201f8:	1c02      	adds	r2, r0, #0
 80201fa:	430a      	orrs	r2, r1
 80201fc:	801a      	strh	r2, [r3, #0]
    rdo.FixedVariableRDO.CapabilityMismatch           = 1U;
 80201fe:	197b      	adds	r3, r7, r5
 8020200:	781a      	ldrb	r2, [r3, #0]
 8020202:	2104      	movs	r1, #4
 8020204:	430a      	orrs	r2, r1
 8020206:	701a      	strb	r2, [r3, #0]
    rdo.FixedVariableRDO.USBCommunicationsCapable     = snk_fixed_pdo.SNKFixedPDO.USBCommunicationsCapable;
 8020208:	2393      	movs	r3, #147	; 0x93
 802020a:	18fb      	adds	r3, r7, r3
 802020c:	781b      	ldrb	r3, [r3, #0]
 802020e:	075b      	lsls	r3, r3, #29
 8020210:	0fdb      	lsrs	r3, r3, #31
 8020212:	b2da      	uxtb	r2, r3
 8020214:	197b      	adds	r3, r7, r5
 8020216:	2101      	movs	r1, #1
 8020218:	400a      	ands	r2, r1
 802021a:	1890      	adds	r0, r2, r2
 802021c:	781a      	ldrb	r2, [r3, #0]
 802021e:	2102      	movs	r1, #2
 8020220:	438a      	bics	r2, r1
 8020222:	1c11      	adds	r1, r2, #0
 8020224:	1c02      	adds	r2, r0, #0
 8020226:	430a      	orrs	r2, r1
 8020228:	701a      	strb	r2, [r3, #0]
    DPM_Ports[PortNum].DPM_RequestedCurrent           = puser->DPM_SNKRequestedPower.MaxOperatingCurrentInmAunits;
 802022a:	19bb      	adds	r3, r7, r6
 802022c:	781a      	ldrb	r2, [r3, #0]
 802022e:	23c0      	movs	r3, #192	; 0xc0
 8020230:	18fb      	adds	r3, r7, r3
 8020232:	681b      	ldr	r3, [r3, #0]
 8020234:	6859      	ldr	r1, [r3, #4]
 8020236:	4846      	ldr	r0, [pc, #280]	; (8020350 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x308>)
 8020238:	0013      	movs	r3, r2
 802023a:	009b      	lsls	r3, r3, #2
 802023c:	189b      	adds	r3, r3, r2
 802023e:	011b      	lsls	r3, r3, #4
 8020240:	18c3      	adds	r3, r0, r3
 8020242:	334c      	adds	r3, #76	; 0x4c
 8020244:	6019      	str	r1, [r3, #0]
    /* USBPD_DPM_EvaluateCapabilities: Mismatch, could not find desired pdo index */

    pdhandle->DPM_RequestDOMsg = rdo.d32;
 8020246:	193b      	adds	r3, r7, r4
 8020248:	681a      	ldr	r2, [r3, #0]
 802024a:	23c4      	movs	r3, #196	; 0xc4
 802024c:	18fb      	adds	r3, r7, r3
 802024e:	681b      	ldr	r3, [r3, #0]
 8020250:	63da      	str	r2, [r3, #60]	; 0x3c
 8020252:	e10c      	b.n	802046e <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x426>
    return;
  }

  /* Set the Object position */
  rdo.GenericRDO.ObjectPosition               = IndexSrcPDO + 1U;
 8020254:	240e      	movs	r4, #14
 8020256:	193b      	adds	r3, r7, r4
 8020258:	781b      	ldrb	r3, [r3, #0]
 802025a:	3301      	adds	r3, #1
 802025c:	b2db      	uxtb	r3, r3
 802025e:	1c1a      	adds	r2, r3, #0
 8020260:	2307      	movs	r3, #7
 8020262:	4013      	ands	r3, r2
 8020264:	b2da      	uxtb	r2, r3
 8020266:	25b3      	movs	r5, #179	; 0xb3
 8020268:	197b      	adds	r3, r7, r5
 802026a:	2107      	movs	r1, #7
 802026c:	400a      	ands	r2, r1
 802026e:	0110      	lsls	r0, r2, #4
 8020270:	781a      	ldrb	r2, [r3, #0]
 8020272:	2170      	movs	r1, #112	; 0x70
 8020274:	438a      	bics	r2, r1
 8020276:	1c11      	adds	r1, r2, #0
 8020278:	1c02      	adds	r2, r0, #0
 802027a:	430a      	orrs	r2, r1
 802027c:	701a      	strb	r2, [r3, #0]
  rdo.GenericRDO.NoUSBSuspend                 = 0;
 802027e:	197b      	adds	r3, r7, r5
 8020280:	781a      	ldrb	r2, [r3, #0]
 8020282:	2101      	movs	r1, #1
 8020284:	438a      	bics	r2, r1
 8020286:	701a      	strb	r2, [r3, #0]

  /* Extract power information from Power Data Object */
  pdo.d32 = pdhandle->DPM_ListOfRcvSRCPDO[IndexSrcPDO];
 8020288:	193b      	adds	r3, r7, r4
 802028a:	781a      	ldrb	r2, [r3, #0]
 802028c:	23c4      	movs	r3, #196	; 0xc4
 802028e:	18fb      	adds	r3, r7, r3
 8020290:	681b      	ldr	r3, [r3, #0]
 8020292:	0092      	lsls	r2, r2, #2
 8020294:	58d3      	ldr	r3, [r2, r3]
 8020296:	22b4      	movs	r2, #180	; 0xb4
 8020298:	18ba      	adds	r2, r7, r2
 802029a:	6013      	str	r3, [r2, #0]

  *PtrPowerObject = pdo.GenericPDO.PowerObject;
 802029c:	21b7      	movs	r1, #183	; 0xb7
 802029e:	187b      	adds	r3, r7, r1
 80202a0:	781b      	ldrb	r3, [r3, #0]
 80202a2:	061b      	lsls	r3, r3, #24
 80202a4:	0f9b      	lsrs	r3, r3, #30
 80202a6:	b2db      	uxtb	r3, r3
 80202a8:	001a      	movs	r2, r3
 80202aa:	23d8      	movs	r3, #216	; 0xd8
 80202ac:	2010      	movs	r0, #16
 80202ae:	181b      	adds	r3, r3, r0
 80202b0:	19db      	adds	r3, r3, r7
 80202b2:	681b      	ldr	r3, [r3, #0]
 80202b4:	601a      	str	r2, [r3, #0]

  /* Retrieve request details from SRC PDO selection */
  mv = PtrRequestPowerDetails->RequestedVoltageInmVunits;
 80202b6:	68bb      	ldr	r3, [r7, #8]
 80202b8:	681b      	ldr	r3, [r3, #0]
 80202ba:	22cc      	movs	r2, #204	; 0xcc
 80202bc:	18ba      	adds	r2, r7, r2
 80202be:	6013      	str	r3, [r2, #0]
  ma = PtrRequestPowerDetails->OperatingCurrentInmAunits;
 80202c0:	68bb      	ldr	r3, [r7, #8]
 80202c2:	689b      	ldr	r3, [r3, #8]
 80202c4:	22c8      	movs	r2, #200	; 0xc8
 80202c6:	18ba      	adds	r2, r7, r2
 80202c8:	6013      	str	r3, [r2, #0]

  switch (pdo.GenericPDO.PowerObject)
 80202ca:	187b      	adds	r3, r7, r1
 80202cc:	781b      	ldrb	r3, [r3, #0]
 80202ce:	061b      	lsls	r3, r3, #24
 80202d0:	0f9b      	lsrs	r3, r3, #30
 80202d2:	b2db      	uxtb	r3, r3
 80202d4:	2b00      	cmp	r3, #0
 80202d6:	d002      	beq.n	80202de <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x296>
 80202d8:	2b03      	cmp	r3, #3
 80202da:	d045      	beq.n	8020368 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x320>
      rdo.ProgRDO.OutputVoltageIn20mV            = mv / 20U;
    }
    break;

    default:
      break;
 80202dc:	e094      	b.n	8020408 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x3c0>
      DPM_Ports[PortNum].DPM_RequestedCurrent           = ma;
 80202de:	230f      	movs	r3, #15
 80202e0:	18fb      	adds	r3, r7, r3
 80202e2:	781a      	ldrb	r2, [r3, #0]
 80202e4:	491a      	ldr	r1, [pc, #104]	; (8020350 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x308>)
 80202e6:	0013      	movs	r3, r2
 80202e8:	009b      	lsls	r3, r3, #2
 80202ea:	189b      	adds	r3, r3, r2
 80202ec:	011b      	lsls	r3, r3, #4
 80202ee:	18cb      	adds	r3, r1, r3
 80202f0:	334c      	adds	r3, #76	; 0x4c
 80202f2:	24c8      	movs	r4, #200	; 0xc8
 80202f4:	193a      	adds	r2, r7, r4
 80202f6:	6812      	ldr	r2, [r2, #0]
 80202f8:	601a      	str	r2, [r3, #0]
      rdo.FixedVariableRDO.OperatingCurrentIn10mAunits  = ma / 10U;
 80202fa:	193b      	adds	r3, r7, r4
 80202fc:	681b      	ldr	r3, [r3, #0]
 80202fe:	210a      	movs	r1, #10
 8020300:	0018      	movs	r0, r3
 8020302:	f7e5 ff89 	bl	8006218 <__udivsi3>
 8020306:	0003      	movs	r3, r0
 8020308:	059b      	lsls	r3, r3, #22
 802030a:	0d9b      	lsrs	r3, r3, #22
 802030c:	b29b      	uxth	r3, r3
 802030e:	059b      	lsls	r3, r3, #22
 8020310:	0d9b      	lsrs	r3, r3, #22
 8020312:	029b      	lsls	r3, r3, #10
 8020314:	25b0      	movs	r5, #176	; 0xb0
 8020316:	197a      	adds	r2, r7, r5
 8020318:	6812      	ldr	r2, [r2, #0]
 802031a:	4912      	ldr	r1, [pc, #72]	; (8020364 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x31c>)
 802031c:	400a      	ands	r2, r1
 802031e:	4313      	orrs	r3, r2
 8020320:	197a      	adds	r2, r7, r5
 8020322:	6013      	str	r3, [r2, #0]
      rdo.FixedVariableRDO.MaxOperatingCurrent10mAunits = ma / 10U;
 8020324:	193b      	adds	r3, r7, r4
 8020326:	681b      	ldr	r3, [r3, #0]
 8020328:	210a      	movs	r1, #10
 802032a:	0018      	movs	r0, r3
 802032c:	f7e5 ff74 	bl	8006218 <__udivsi3>
 8020330:	0003      	movs	r3, r0
 8020332:	059b      	lsls	r3, r3, #22
 8020334:	0d9b      	lsrs	r3, r3, #22
 8020336:	b29a      	uxth	r2, r3
 8020338:	197b      	adds	r3, r7, r5
 802033a:	0592      	lsls	r2, r2, #22
 802033c:	0d90      	lsrs	r0, r2, #22
 802033e:	881a      	ldrh	r2, [r3, #0]
 8020340:	0a92      	lsrs	r2, r2, #10
 8020342:	0292      	lsls	r2, r2, #10
 8020344:	1c11      	adds	r1, r2, #0
 8020346:	1c02      	adds	r2, r0, #0
 8020348:	430a      	orrs	r2, r1
 802034a:	801a      	strh	r2, [r3, #0]
    break;
 802034c:	e05c      	b.n	8020408 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x3c0>
 802034e:	46c0      	nop			; (mov r8, r8)
 8020350:	20003400 	.word	0x20003400
 8020354:	200001b8 	.word	0x200001b8
 8020358:	200033ec 	.word	0x200033ec
 802035c:	200001a4 	.word	0x200001a4
 8020360:	0802aab0 	.word	0x0802aab0
 8020364:	fff003ff 	.word	0xfff003ff
      DPM_Ports[PortNum].DPM_RequestedCurrent    = ma;
 8020368:	230f      	movs	r3, #15
 802036a:	18fb      	adds	r3, r7, r3
 802036c:	781a      	ldrb	r2, [r3, #0]
 802036e:	4941      	ldr	r1, [pc, #260]	; (8020474 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x42c>)
 8020370:	0013      	movs	r3, r2
 8020372:	009b      	lsls	r3, r3, #2
 8020374:	189b      	adds	r3, r3, r2
 8020376:	011b      	lsls	r3, r3, #4
 8020378:	18cb      	adds	r3, r1, r3
 802037a:	334c      	adds	r3, #76	; 0x4c
 802037c:	24c8      	movs	r4, #200	; 0xc8
 802037e:	193a      	adds	r2, r7, r4
 8020380:	6812      	ldr	r2, [r2, #0]
 8020382:	601a      	str	r2, [r3, #0]
      rdo.ProgRDO.ObjectPosition                 = IndexSrcPDO + 1U;
 8020384:	230e      	movs	r3, #14
 8020386:	18fb      	adds	r3, r7, r3
 8020388:	781b      	ldrb	r3, [r3, #0]
 802038a:	3301      	adds	r3, #1
 802038c:	b2db      	uxtb	r3, r3
 802038e:	1c1a      	adds	r2, r3, #0
 8020390:	2307      	movs	r3, #7
 8020392:	4013      	ands	r3, r2
 8020394:	b2da      	uxtb	r2, r3
 8020396:	23b3      	movs	r3, #179	; 0xb3
 8020398:	18fb      	adds	r3, r7, r3
 802039a:	2107      	movs	r1, #7
 802039c:	400a      	ands	r2, r1
 802039e:	0110      	lsls	r0, r2, #4
 80203a0:	781a      	ldrb	r2, [r3, #0]
 80203a2:	2170      	movs	r1, #112	; 0x70
 80203a4:	438a      	bics	r2, r1
 80203a6:	1c11      	adds	r1, r2, #0
 80203a8:	1c02      	adds	r2, r0, #0
 80203aa:	430a      	orrs	r2, r1
 80203ac:	701a      	strb	r2, [r3, #0]
      rdo.ProgRDO.OperatingCurrentIn50mAunits    = ma / 50U;
 80203ae:	193b      	adds	r3, r7, r4
 80203b0:	681b      	ldr	r3, [r3, #0]
 80203b2:	2132      	movs	r1, #50	; 0x32
 80203b4:	0018      	movs	r0, r3
 80203b6:	f7e5 ff2f 	bl	8006218 <__udivsi3>
 80203ba:	0003      	movs	r3, r0
 80203bc:	1c1a      	adds	r2, r3, #0
 80203be:	237f      	movs	r3, #127	; 0x7f
 80203c0:	4013      	ands	r3, r2
 80203c2:	b2da      	uxtb	r2, r3
 80203c4:	24b0      	movs	r4, #176	; 0xb0
 80203c6:	193b      	adds	r3, r7, r4
 80203c8:	217f      	movs	r1, #127	; 0x7f
 80203ca:	400a      	ands	r2, r1
 80203cc:	0010      	movs	r0, r2
 80203ce:	781a      	ldrb	r2, [r3, #0]
 80203d0:	217f      	movs	r1, #127	; 0x7f
 80203d2:	438a      	bics	r2, r1
 80203d4:	1c11      	adds	r1, r2, #0
 80203d6:	1c02      	adds	r2, r0, #0
 80203d8:	430a      	orrs	r2, r1
 80203da:	701a      	strb	r2, [r3, #0]
      rdo.ProgRDO.OutputVoltageIn20mV            = mv / 20U;
 80203dc:	23cc      	movs	r3, #204	; 0xcc
 80203de:	18fb      	adds	r3, r7, r3
 80203e0:	681b      	ldr	r3, [r3, #0]
 80203e2:	2114      	movs	r1, #20
 80203e4:	0018      	movs	r0, r3
 80203e6:	f7e5 ff17 	bl	8006218 <__udivsi3>
 80203ea:	0003      	movs	r3, r0
 80203ec:	055b      	lsls	r3, r3, #21
 80203ee:	0d5b      	lsrs	r3, r3, #21
 80203f0:	b29b      	uxth	r3, r3
 80203f2:	055b      	lsls	r3, r3, #21
 80203f4:	0d5b      	lsrs	r3, r3, #21
 80203f6:	025b      	lsls	r3, r3, #9
 80203f8:	193a      	adds	r2, r7, r4
 80203fa:	6812      	ldr	r2, [r2, #0]
 80203fc:	491e      	ldr	r1, [pc, #120]	; (8020478 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x430>)
 80203fe:	400a      	ands	r2, r1
 8020400:	4313      	orrs	r3, r2
 8020402:	193a      	adds	r2, r7, r4
 8020404:	6013      	str	r3, [r2, #0]
    break;
 8020406:	46c0      	nop			; (mov r8, r8)
  }

  pdhandle->DPM_RequestDOMsg = rdo.d32;
 8020408:	23b0      	movs	r3, #176	; 0xb0
 802040a:	18fb      	adds	r3, r7, r3
 802040c:	681a      	ldr	r2, [r3, #0]
 802040e:	21c4      	movs	r1, #196	; 0xc4
 8020410:	187b      	adds	r3, r7, r1
 8020412:	681b      	ldr	r3, [r3, #0]
 8020414:	63da      	str	r2, [r3, #60]	; 0x3c
  pdhandle->DPM_RDOPosition  = rdo.GenericRDO.ObjectPosition;
 8020416:	23b3      	movs	r3, #179	; 0xb3
 8020418:	18fb      	adds	r3, r7, r3
 802041a:	781b      	ldrb	r3, [r3, #0]
 802041c:	065b      	lsls	r3, r3, #25
 802041e:	0f5b      	lsrs	r3, r3, #29
 8020420:	b2db      	uxtb	r3, r3
 8020422:	001a      	movs	r2, r3
 8020424:	187b      	adds	r3, r7, r1
 8020426:	681b      	ldr	r3, [r3, #0]
 8020428:	641a      	str	r2, [r3, #64]	; 0x40

  Rdo->d32 = pdhandle->DPM_RequestDOMsg;
 802042a:	187b      	adds	r3, r7, r1
 802042c:	681b      	ldr	r3, [r3, #0]
 802042e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8020430:	687b      	ldr	r3, [r7, #4]
 8020432:	601a      	str	r2, [r3, #0]
  /* Get the requested voltage */
  pdhandle->DPM_RequestedVoltage = mv;
 8020434:	187b      	adds	r3, r7, r1
 8020436:	681b      	ldr	r3, [r3, #0]
 8020438:	22cc      	movs	r2, #204	; 0xcc
 802043a:	18ba      	adds	r2, r7, r2
 802043c:	6812      	ldr	r2, [r2, #0]
 802043e:	649a      	str	r2, [r3, #72]	; 0x48

  char _str2[60];
  int len = snprintf(_str2, sizeof(_str2), "Call of native BuildRDO made");
 8020440:	4a0e      	ldr	r2, [pc, #56]	; (802047c <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x434>)
 8020442:	2454      	movs	r4, #84	; 0x54
 8020444:	193b      	adds	r3, r7, r4
 8020446:	213c      	movs	r1, #60	; 0x3c
 8020448:	0018      	movs	r0, r3
 802044a:	f007 f8b9 	bl	80275c0 <sniprintf>
 802044e:	0003      	movs	r3, r0
 8020450:	22bc      	movs	r2, #188	; 0xbc
 8020452:	18ba      	adds	r2, r7, r2
 8020454:	6013      	str	r3, [r2, #0]
  USBPD_TRACE_Add(USBPD_TRACE_DEBUG, 0, 0, (uint8_t*)_str2, strlen(_str2));
 8020456:	193b      	adds	r3, r7, r4
 8020458:	0018      	movs	r0, r3
 802045a:	f7e5 fec1 	bl	80061e0 <strlen>
 802045e:	0002      	movs	r2, r0
 8020460:	193b      	adds	r3, r7, r4
 8020462:	9200      	str	r2, [sp, #0]
 8020464:	2200      	movs	r2, #0
 8020466:	2100      	movs	r1, #0
 8020468:	2006      	movs	r0, #6
 802046a:	f7f5 fac9 	bl	8015a00 <USBPD_TRACE_Add>
}
 802046e:	46bd      	mov	sp, r7
 8020470:	b035      	add	sp, #212	; 0xd4
 8020472:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020474:	20003400 	.word	0x20003400
 8020478:	fff001ff 	.word	0xfff001ff
 802047c:	0802aa90 	.word	0x0802aa90

08020480 <USER_SERV_SNK_BuildRequestedRDO>:
void USER_SERV_SNK_BuildRequestedRDO(uint8_t PortNum,
                                                  uint16_t IndexSrcPDO,
												  uint16_t Voltage_mV, uint16_t Current_mA,
                                                  USBPD_SNKRDO_TypeDef *Rdo,
                                                  USBPD_CORE_PDO_Type_TypeDef *PtrPowerObject)
{
 8020480:	b5b0      	push	{r4, r5, r7, lr}
 8020482:	b088      	sub	sp, #32
 8020484:	af00      	add	r7, sp, #0
 8020486:	0005      	movs	r5, r0
 8020488:	000c      	movs	r4, r1
 802048a:	0010      	movs	r0, r2
 802048c:	0019      	movs	r1, r3
 802048e:	1dfb      	adds	r3, r7, #7
 8020490:	1c2a      	adds	r2, r5, #0
 8020492:	701a      	strb	r2, [r3, #0]
 8020494:	1d3b      	adds	r3, r7, #4
 8020496:	1c22      	adds	r2, r4, #0
 8020498:	801a      	strh	r2, [r3, #0]
 802049a:	1cbb      	adds	r3, r7, #2
 802049c:	1c02      	adds	r2, r0, #0
 802049e:	801a      	strh	r2, [r3, #0]
 80204a0:	003b      	movs	r3, r7
 80204a2:	1c0a      	adds	r2, r1, #0
 80204a4:	801a      	strh	r2, [r3, #0]
  uint32_t mv = Voltage_mV;
 80204a6:	1cbb      	adds	r3, r7, #2
 80204a8:	881b      	ldrh	r3, [r3, #0]
 80204aa:	61fb      	str	r3, [r7, #28]
  uint32_t ma = Current_mA;
 80204ac:	003b      	movs	r3, r7
 80204ae:	881b      	ldrh	r3, [r3, #0]
 80204b0:	61bb      	str	r3, [r7, #24]
  USBPD_PDO_TypeDef  pdo;
  USBPD_SNKRDO_TypeDef rdo;
  USBPD_HandleTypeDef *pdhandle = &DPM_Ports[PortNum];
 80204b2:	1dfb      	adds	r3, r7, #7
 80204b4:	781a      	ldrb	r2, [r3, #0]
 80204b6:	0013      	movs	r3, r2
 80204b8:	009b      	lsls	r3, r3, #2
 80204ba:	189b      	adds	r3, r3, r2
 80204bc:	011b      	lsls	r3, r3, #4
 80204be:	4a63      	ldr	r2, [pc, #396]	; (802064c <USER_SERV_SNK_BuildRequestedRDO+0x1cc>)
 80204c0:	189b      	adds	r3, r3, r2
 80204c2:	617b      	str	r3, [r7, #20]

  /* Initialize RDO */
  rdo.d32 = 0;
 80204c4:	2300      	movs	r3, #0
 80204c6:	60fb      	str	r3, [r7, #12]
  rdo.GenericRDO.USBCommunicationsCapable = 0; //snk_fixed_pdo.SNKFixedPDO.USBCommunicationsCapable;
 80204c8:	200f      	movs	r0, #15
 80204ca:	183b      	adds	r3, r7, r0
 80204cc:	781a      	ldrb	r2, [r3, #0]
 80204ce:	2102      	movs	r1, #2
 80204d0:	438a      	bics	r2, r1
 80204d2:	701a      	strb	r2, [r3, #0]
                                               //Shall only be set for Sources capable of communication over the USB data lines
  rdo.GenericRDO.NoUSBSuspend             = 1; //Sinks May indicate to the Source that they would prefer to have the USB Suspend Supported flag cleared by setting
 80204d4:	183b      	adds	r3, r7, r0
 80204d6:	781a      	ldrb	r2, [r3, #0]
 80204d8:	2101      	movs	r1, #1
 80204da:	430a      	orrs	r2, r1
 80204dc:	701a      	strb	r2, [r3, #0]
                                               //the No USB Suspend flag in a Request Message
  rdo.GenericRDO.ObjectPosition = IndexSrcPDO;
 80204de:	1d3b      	adds	r3, r7, #4
 80204e0:	881b      	ldrh	r3, [r3, #0]
 80204e2:	1c1a      	adds	r2, r3, #0
 80204e4:	2307      	movs	r3, #7
 80204e6:	4013      	ands	r3, r2
 80204e8:	b2da      	uxtb	r2, r3
 80204ea:	183b      	adds	r3, r7, r0
 80204ec:	2107      	movs	r1, #7
 80204ee:	400a      	ands	r2, r1
 80204f0:	0110      	lsls	r0, r2, #4
 80204f2:	781a      	ldrb	r2, [r3, #0]
 80204f4:	2170      	movs	r1, #112	; 0x70
 80204f6:	438a      	bics	r2, r1
 80204f8:	1c11      	adds	r1, r2, #0
 80204fa:	1c02      	adds	r2, r0, #0
 80204fc:	430a      	orrs	r2, r1
 80204fe:	701a      	strb	r2, [r3, #0]

  /* Initialize PDO */
  pdo.d32 = pdhandle->DPM_ListOfRcvSRCPDO[IndexSrcPDO-1];
 8020500:	1d3b      	adds	r3, r7, #4
 8020502:	881b      	ldrh	r3, [r3, #0]
 8020504:	1e5a      	subs	r2, r3, #1
 8020506:	697b      	ldr	r3, [r7, #20]
 8020508:	0092      	lsls	r2, r2, #2
 802050a:	58d3      	ldr	r3, [r2, r3]
 802050c:	613b      	str	r3, [r7, #16]
  *PtrPowerObject = pdo.GenericPDO.PowerObject;
 802050e:	2113      	movs	r1, #19
 8020510:	187b      	adds	r3, r7, r1
 8020512:	781b      	ldrb	r3, [r3, #0]
 8020514:	061b      	lsls	r3, r3, #24
 8020516:	0f9b      	lsrs	r3, r3, #30
 8020518:	b2db      	uxtb	r3, r3
 802051a:	001a      	movs	r2, r3
 802051c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802051e:	601a      	str	r2, [r3, #0]

  /* Build RDO*/
  switch (pdo.GenericPDO.PowerObject)
 8020520:	187b      	adds	r3, r7, r1
 8020522:	781b      	ldrb	r3, [r3, #0]
 8020524:	061b      	lsls	r3, r3, #24
 8020526:	0f9b      	lsrs	r3, r3, #30
 8020528:	b2db      	uxtb	r3, r3
 802052a:	2b00      	cmp	r3, #0
 802052c:	d002      	beq.n	8020534 <USER_SERV_SNK_BuildRequestedRDO+0xb4>
 802052e:	2b03      	cmp	r3, #3
 8020530:	d02e      	beq.n	8020590 <USER_SERV_SNK_BuildRequestedRDO+0x110>
        rdo.ProgRDO.OutputVoltageIn20mV            = mv / 20U;
      }
      break;

      default:
        break;
 8020532:	e072      	b.n	802061a <USER_SERV_SNK_BuildRequestedRDO+0x19a>
        DPM_Ports[PortNum].DPM_RequestedCurrent           = ma;
 8020534:	1dfb      	adds	r3, r7, #7
 8020536:	781a      	ldrb	r2, [r3, #0]
 8020538:	4944      	ldr	r1, [pc, #272]	; (802064c <USER_SERV_SNK_BuildRequestedRDO+0x1cc>)
 802053a:	0013      	movs	r3, r2
 802053c:	009b      	lsls	r3, r3, #2
 802053e:	189b      	adds	r3, r3, r2
 8020540:	011b      	lsls	r3, r3, #4
 8020542:	18cb      	adds	r3, r1, r3
 8020544:	334c      	adds	r3, #76	; 0x4c
 8020546:	69ba      	ldr	r2, [r7, #24]
 8020548:	601a      	str	r2, [r3, #0]
        rdo.FixedVariableRDO.OperatingCurrentIn10mAunits  = ma / 10U;
 802054a:	69bb      	ldr	r3, [r7, #24]
 802054c:	210a      	movs	r1, #10
 802054e:	0018      	movs	r0, r3
 8020550:	f7e5 fe62 	bl	8006218 <__udivsi3>
 8020554:	0003      	movs	r3, r0
 8020556:	059b      	lsls	r3, r3, #22
 8020558:	0d9b      	lsrs	r3, r3, #22
 802055a:	b29b      	uxth	r3, r3
 802055c:	059b      	lsls	r3, r3, #22
 802055e:	0d9b      	lsrs	r3, r3, #22
 8020560:	029b      	lsls	r3, r3, #10
 8020562:	68fa      	ldr	r2, [r7, #12]
 8020564:	493a      	ldr	r1, [pc, #232]	; (8020650 <USER_SERV_SNK_BuildRequestedRDO+0x1d0>)
 8020566:	400a      	ands	r2, r1
 8020568:	4313      	orrs	r3, r2
 802056a:	60fb      	str	r3, [r7, #12]
        rdo.FixedVariableRDO.MaxOperatingCurrent10mAunits = pdo.SRCFixedPDO.MaxCurrentIn10mAunits; //ma / 10U;
 802056c:	2310      	movs	r3, #16
 802056e:	18fb      	adds	r3, r7, r3
 8020570:	881b      	ldrh	r3, [r3, #0]
 8020572:	059b      	lsls	r3, r3, #22
 8020574:	0d9b      	lsrs	r3, r3, #22
 8020576:	b29a      	uxth	r2, r3
 8020578:	230c      	movs	r3, #12
 802057a:	18fb      	adds	r3, r7, r3
 802057c:	0592      	lsls	r2, r2, #22
 802057e:	0d90      	lsrs	r0, r2, #22
 8020580:	881a      	ldrh	r2, [r3, #0]
 8020582:	0a92      	lsrs	r2, r2, #10
 8020584:	0292      	lsls	r2, r2, #10
 8020586:	1c11      	adds	r1, r2, #0
 8020588:	1c02      	adds	r2, r0, #0
 802058a:	430a      	orrs	r2, r1
 802058c:	801a      	strh	r2, [r3, #0]
      break;
 802058e:	e044      	b.n	802061a <USER_SERV_SNK_BuildRequestedRDO+0x19a>
        DPM_Ports[PortNum].DPM_RequestedCurrent    = ma;
 8020590:	1dfb      	adds	r3, r7, #7
 8020592:	781a      	ldrb	r2, [r3, #0]
 8020594:	492d      	ldr	r1, [pc, #180]	; (802064c <USER_SERV_SNK_BuildRequestedRDO+0x1cc>)
 8020596:	0013      	movs	r3, r2
 8020598:	009b      	lsls	r3, r3, #2
 802059a:	189b      	adds	r3, r3, r2
 802059c:	011b      	lsls	r3, r3, #4
 802059e:	18cb      	adds	r3, r1, r3
 80205a0:	334c      	adds	r3, #76	; 0x4c
 80205a2:	69ba      	ldr	r2, [r7, #24]
 80205a4:	601a      	str	r2, [r3, #0]
        rdo.ProgRDO.ObjectPosition                 = IndexSrcPDO;
 80205a6:	1d3b      	adds	r3, r7, #4
 80205a8:	881b      	ldrh	r3, [r3, #0]
 80205aa:	1c1a      	adds	r2, r3, #0
 80205ac:	2307      	movs	r3, #7
 80205ae:	4013      	ands	r3, r2
 80205b0:	b2da      	uxtb	r2, r3
 80205b2:	230f      	movs	r3, #15
 80205b4:	18fb      	adds	r3, r7, r3
 80205b6:	2107      	movs	r1, #7
 80205b8:	400a      	ands	r2, r1
 80205ba:	0110      	lsls	r0, r2, #4
 80205bc:	781a      	ldrb	r2, [r3, #0]
 80205be:	2170      	movs	r1, #112	; 0x70
 80205c0:	438a      	bics	r2, r1
 80205c2:	1c11      	adds	r1, r2, #0
 80205c4:	1c02      	adds	r2, r0, #0
 80205c6:	430a      	orrs	r2, r1
 80205c8:	701a      	strb	r2, [r3, #0]
        rdo.ProgRDO.OperatingCurrentIn50mAunits    = ma / 50U;
 80205ca:	69bb      	ldr	r3, [r7, #24]
 80205cc:	2132      	movs	r1, #50	; 0x32
 80205ce:	0018      	movs	r0, r3
 80205d0:	f7e5 fe22 	bl	8006218 <__udivsi3>
 80205d4:	0003      	movs	r3, r0
 80205d6:	1c1a      	adds	r2, r3, #0
 80205d8:	237f      	movs	r3, #127	; 0x7f
 80205da:	4013      	ands	r3, r2
 80205dc:	b2da      	uxtb	r2, r3
 80205de:	230c      	movs	r3, #12
 80205e0:	18fb      	adds	r3, r7, r3
 80205e2:	217f      	movs	r1, #127	; 0x7f
 80205e4:	400a      	ands	r2, r1
 80205e6:	0010      	movs	r0, r2
 80205e8:	781a      	ldrb	r2, [r3, #0]
 80205ea:	217f      	movs	r1, #127	; 0x7f
 80205ec:	438a      	bics	r2, r1
 80205ee:	1c11      	adds	r1, r2, #0
 80205f0:	1c02      	adds	r2, r0, #0
 80205f2:	430a      	orrs	r2, r1
 80205f4:	701a      	strb	r2, [r3, #0]
        rdo.ProgRDO.OutputVoltageIn20mV            = mv / 20U;
 80205f6:	69fb      	ldr	r3, [r7, #28]
 80205f8:	2114      	movs	r1, #20
 80205fa:	0018      	movs	r0, r3
 80205fc:	f7e5 fe0c 	bl	8006218 <__udivsi3>
 8020600:	0003      	movs	r3, r0
 8020602:	055b      	lsls	r3, r3, #21
 8020604:	0d5b      	lsrs	r3, r3, #21
 8020606:	b29b      	uxth	r3, r3
 8020608:	055b      	lsls	r3, r3, #21
 802060a:	0d5b      	lsrs	r3, r3, #21
 802060c:	025b      	lsls	r3, r3, #9
 802060e:	68fa      	ldr	r2, [r7, #12]
 8020610:	4910      	ldr	r1, [pc, #64]	; (8020654 <USER_SERV_SNK_BuildRequestedRDO+0x1d4>)
 8020612:	400a      	ands	r2, r1
 8020614:	4313      	orrs	r3, r2
 8020616:	60fb      	str	r3, [r7, #12]
      break;
 8020618:	46c0      	nop			; (mov r8, r8)
    }

  /*Assign request values to pdhandle*/
  pdhandle->DPM_RDOPositionPrevious = pdhandle->DPM_RDOPosition;
 802061a:	697b      	ldr	r3, [r7, #20]
 802061c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 802061e:	697b      	ldr	r3, [r7, #20]
 8020620:	645a      	str	r2, [r3, #68]	; 0x44
  pdhandle->DPM_RDOPosition = IndexSrcPDO; //pdhandle->DPM_RDOPosition  = rdo.GenericRDO.ObjectPosition;
 8020622:	1d3b      	adds	r3, r7, #4
 8020624:	881a      	ldrh	r2, [r3, #0]
 8020626:	697b      	ldr	r3, [r7, #20]
 8020628:	641a      	str	r2, [r3, #64]	; 0x40
  pdhandle->DPM_RequestedVoltage = mv;
 802062a:	697b      	ldr	r3, [r7, #20]
 802062c:	69fa      	ldr	r2, [r7, #28]
 802062e:	649a      	str	r2, [r3, #72]	; 0x48
  pdhandle->DPM_RequestedCurrent = ma;
 8020630:	697b      	ldr	r3, [r7, #20]
 8020632:	69ba      	ldr	r2, [r7, #24]
 8020634:	64da      	str	r2, [r3, #76]	; 0x4c

  pdhandle->DPM_RequestDOMsg = rdo.d32;
 8020636:	68fa      	ldr	r2, [r7, #12]
 8020638:	697b      	ldr	r3, [r7, #20]
 802063a:	63da      	str	r2, [r3, #60]	; 0x3c
  Rdo->d32 = pdhandle->DPM_RequestDOMsg;
 802063c:	697b      	ldr	r3, [r7, #20]
 802063e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8020640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020642:	601a      	str	r2, [r3, #0]

}
 8020644:	46c0      	nop			; (mov r8, r8)
 8020646:	46bd      	mov	sp, r7
 8020648:	b008      	add	sp, #32
 802064a:	bdb0      	pop	{r4, r5, r7, pc}
 802064c:	20003400 	.word	0x20003400
 8020650:	fff003ff 	.word	0xfff003ff
 8020654:	fff001ff 	.word	0xfff001ff

08020658 <USER_SERV_FindSRCIndex>:
											USBPD_DPM_SNKPowerRequestDetailsTypeDef *PtrRequestPowerDetails,
											uint16_t Voltage_mV,
											uint16_t Current_mA,
											uint8_t Method)

{
 8020658:	b590      	push	{r4, r7, lr}
 802065a:	b099      	sub	sp, #100	; 0x64
 802065c:	af00      	add	r7, sp, #0
 802065e:	60f8      	str	r0, [r7, #12]
 8020660:	60b9      	str	r1, [r7, #8]
 8020662:	0019      	movs	r1, r3
 8020664:	1dbb      	adds	r3, r7, #6
 8020666:	801a      	strh	r2, [r3, #0]
 8020668:	1d3b      	adds	r3, r7, #4
 802066a:	1c0a      	adds	r2, r1, #0
 802066c:	801a      	strh	r2, [r3, #0]
	USBPD_PDO_TypeDef srcpdo;
	uint32_t *ptpdoarray;
	uint32_t reqvoltage = Voltage_mV;
 802066e:	1dbb      	adds	r3, r7, #6
 8020670:	881b      	ldrh	r3, [r3, #0]
 8020672:	643b      	str	r3, [r7, #64]	; 0x40
	uint32_t reqcurrent = Current_mA;
 8020674:	1d3b      	adds	r3, r7, #4
 8020676:	881b      	ldrh	r3, [r3, #0]
 8020678:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t nbsrcpdo;
	uint32_t allowablepower;
	uint32_t selpower;
	uint32_t allowablecurrent;
	uint32_t selcurrent = 0;
 802067a:	2300      	movs	r3, #0
 802067c:	65fb      	str	r3, [r7, #92]	; 0x5c
	uint32_t curr_index = DPM_NO_SRC_PDO_FOUND;
 802067e:	23ff      	movs	r3, #255	; 0xff
 8020680:	65bb      	str	r3, [r7, #88]	; 0x58
	uint32_t temp_index;
	USBPD_USER_SettingsTypeDef *puser = (USBPD_USER_SettingsTypeDef *)&DPM_USER_Settings[PortNum];
 8020682:	68fb      	ldr	r3, [r7, #12]
 8020684:	2274      	movs	r2, #116	; 0x74
 8020686:	435a      	muls	r2, r3
 8020688:	4b81      	ldr	r3, [pc, #516]	; (8020890 <USER_SERV_FindSRCIndex+0x238>)
 802068a:	18d3      	adds	r3, r2, r3
 802068c:	63bb      	str	r3, [r7, #56]	; 0x38

	uint32_t RDOposition;
	uint32_t nbsrcAPDO = 0;
 802068e:	2300      	movs	r3, #0
 8020690:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t nbsrcFixedPDO = 0;
 8020692:	2300      	movs	r3, #0
 8020694:	64fb      	str	r3, [r7, #76]	; 0x4c


	//Get current PDO position
	USBPD_HandleTypeDef *pdhandle = &DPM_Ports[PortNum];
 8020696:	68fa      	ldr	r2, [r7, #12]
 8020698:	0013      	movs	r3, r2
 802069a:	009b      	lsls	r3, r3, #2
 802069c:	189b      	adds	r3, r3, r2
 802069e:	011b      	lsls	r3, r3, #4
 80206a0:	4a7c      	ldr	r2, [pc, #496]	; (8020894 <USER_SERV_FindSRCIndex+0x23c>)
 80206a2:	189b      	adds	r3, r3, r2
 80206a4:	637b      	str	r3, [r7, #52]	; 0x34
	RDOposition = pdhandle->DPM_RDOPosition;
 80206a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80206a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80206aa:	633b      	str	r3, [r7, #48]	; 0x30

	//Get number of source PDOs
	nbsrcpdo = DPM_Ports[PortNum].DPM_NumberOfRcvSRCPDO;
 80206ac:	4979      	ldr	r1, [pc, #484]	; (8020894 <USER_SERV_FindSRCIndex+0x23c>)
 80206ae:	68fa      	ldr	r2, [r7, #12]
 80206b0:	0013      	movs	r3, r2
 80206b2:	009b      	lsls	r3, r3, #2
 80206b4:	189b      	adds	r3, r3, r2
 80206b6:	011b      	lsls	r3, r3, #4
 80206b8:	18cb      	adds	r3, r1, r3
 80206ba:	331c      	adds	r3, #28
 80206bc:	681b      	ldr	r3, [r3, #0]
 80206be:	62fb      	str	r3, [r7, #44]	; 0x2c
	//Get array list of SRC PDOs
	ptpdoarray = DPM_Ports[PortNum].DPM_ListOfRcvSRCPDO;
 80206c0:	68fa      	ldr	r2, [r7, #12]
 80206c2:	0013      	movs	r3, r2
 80206c4:	009b      	lsls	r3, r3, #2
 80206c6:	189b      	adds	r3, r3, r2
 80206c8:	011b      	lsls	r3, r3, #4
 80206ca:	4a72      	ldr	r2, [pc, #456]	; (8020894 <USER_SERV_FindSRCIndex+0x23c>)
 80206cc:	189b      	adds	r3, r3, r2
 80206ce:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Get number of APDOs and FixedPDOs */
	for (temp_index = 0; temp_index < nbsrcpdo; temp_index++)
 80206d0:	2300      	movs	r3, #0
 80206d2:	657b      	str	r3, [r7, #84]	; 0x54
 80206d4:	e019      	b.n	802070a <USER_SERV_FindSRCIndex+0xb2>
	{
		srcpdo.d32 = ptpdoarray[temp_index];
 80206d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80206d8:	009b      	lsls	r3, r3, #2
 80206da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80206dc:	18d3      	adds	r3, r2, r3
 80206de:	681b      	ldr	r3, [r3, #0]
 80206e0:	613b      	str	r3, [r7, #16]

		switch (srcpdo.GenericPDO.PowerObject)
 80206e2:	2313      	movs	r3, #19
 80206e4:	18fb      	adds	r3, r7, r3
 80206e6:	781b      	ldrb	r3, [r3, #0]
 80206e8:	061b      	lsls	r3, r3, #24
 80206ea:	0f9b      	lsrs	r3, r3, #30
 80206ec:	b2db      	uxtb	r3, r3
 80206ee:	2b00      	cmp	r3, #0
 80206f0:	d002      	beq.n	80206f8 <USER_SERV_FindSRCIndex+0xa0>
 80206f2:	2b03      	cmp	r3, #3
 80206f4:	d003      	beq.n	80206fe <USER_SERV_FindSRCIndex+0xa6>
 80206f6:	e005      	b.n	8020704 <USER_SERV_FindSRCIndex+0xac>
		{
			/* SRC Fixed Supply PDO */
			case USBPD_CORE_PDO_TYPE_FIXED:
			{
				nbsrcFixedPDO++;
 80206f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80206fa:	3301      	adds	r3, #1
 80206fc:	64fb      	str	r3, [r7, #76]	; 0x4c
			}
			/* Augmented Power Data Object (APDO) */
			case USBPD_CORE_PDO_TYPE_APDO:
			{
				//nbsrcAPDO++;
				nbsrcAPDO++;
 80206fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8020700:	3301      	adds	r3, #1
 8020702:	653b      	str	r3, [r7, #80]	; 0x50
	for (temp_index = 0; temp_index < nbsrcpdo; temp_index++)
 8020704:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8020706:	3301      	adds	r3, #1
 8020708:	657b      	str	r3, [r7, #84]	; 0x54
 802070a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 802070c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802070e:	429a      	cmp	r2, r3
 8020710:	d3e1      	bcc.n	80206d6 <USER_SERV_FindSRCIndex+0x7e>
		}
	}


	// Search for matching APDO or find next FixedPDO
	if (nbsrcAPDO > 0 && Method== PDO_SEL_METHOD_MAX_CUR)
 8020712:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8020714:	2b00      	cmp	r3, #0
 8020716:	d100      	bne.n	802071a <USER_SERV_FindSRCIndex+0xc2>
 8020718:	e084      	b.n	8020824 <USER_SERV_FindSRCIndex+0x1cc>
 802071a:	2368      	movs	r3, #104	; 0x68
 802071c:	2208      	movs	r2, #8
 802071e:	189b      	adds	r3, r3, r2
 8020720:	19db      	adds	r3, r3, r7
 8020722:	781b      	ldrb	r3, [r3, #0]
 8020724:	2b04      	cmp	r3, #4
 8020726:	d000      	beq.n	802072a <USER_SERV_FindSRCIndex+0xd2>
 8020728:	e07c      	b.n	8020824 <USER_SERV_FindSRCIndex+0x1cc>
	{

		/* Check SRC PDO value according to its type */
		for (temp_index = 0; temp_index < nbsrcpdo; temp_index++)
 802072a:	2300      	movs	r3, #0
 802072c:	657b      	str	r3, [r7, #84]	; 0x54
 802072e:	e074      	b.n	802081a <USER_SERV_FindSRCIndex+0x1c2>
		{
			srcpdo.d32 = ptpdoarray[temp_index];
 8020730:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8020732:	009b      	lsls	r3, r3, #2
 8020734:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8020736:	18d3      	adds	r3, r2, r3
 8020738:	681b      	ldr	r3, [r3, #0]
 802073a:	613b      	str	r3, [r7, #16]

			switch (srcpdo.GenericPDO.PowerObject)
 802073c:	2313      	movs	r3, #19
 802073e:	18fb      	adds	r3, r7, r3
 8020740:	781b      	ldrb	r3, [r3, #0]
 8020742:	061b      	lsls	r3, r3, #24
 8020744:	0f9b      	lsrs	r3, r3, #30
 8020746:	b2db      	uxtb	r3, r3
 8020748:	2b00      	cmp	r3, #0
 802074a:	d001      	beq.n	8020750 <USER_SERV_FindSRCIndex+0xf8>
 802074c:	2b03      	cmp	r3, #3
 802074e:	d161      	bne.n	8020814 <USER_SERV_FindSRCIndex+0x1bc>
			{
				uint16_t srcmaxvoltage100mv;
				uint16_t srcminvoltage100mv;
				uint16_t srcmaxcurrent50ma;
				//Extract voltage and current limits of given SRC APDO
				srcmaxvoltage100mv = srcpdo.SRCSNKAPDO.MaxVoltageIn100mV;
 8020750:	2312      	movs	r3, #18
 8020752:	18fb      	adds	r3, r7, r3
 8020754:	881b      	ldrh	r3, [r3, #0]
 8020756:	05db      	lsls	r3, r3, #23
 8020758:	0e1b      	lsrs	r3, r3, #24
 802075a:	b2da      	uxtb	r2, r3
 802075c:	2026      	movs	r0, #38	; 0x26
 802075e:	183b      	adds	r3, r7, r0
 8020760:	801a      	strh	r2, [r3, #0]
				srcminvoltage100mv = srcpdo.SRCSNKAPDO.MinVoltageIn100mV;
 8020762:	2110      	movs	r1, #16
 8020764:	187b      	adds	r3, r7, r1
 8020766:	785a      	ldrb	r2, [r3, #1]
 8020768:	2424      	movs	r4, #36	; 0x24
 802076a:	193b      	adds	r3, r7, r4
 802076c:	801a      	strh	r2, [r3, #0]
				srcmaxcurrent50ma = srcpdo.SRCSNKAPDO.MaxCurrentIn50mAunits;
 802076e:	187b      	adds	r3, r7, r1
 8020770:	781b      	ldrb	r3, [r3, #0]
 8020772:	065b      	lsls	r3, r3, #25
 8020774:	0e5b      	lsrs	r3, r3, #25
 8020776:	b2da      	uxtb	r2, r3
 8020778:	2122      	movs	r1, #34	; 0x22
 802077a:	187b      	adds	r3, r7, r1
 802077c:	801a      	strh	r2, [r3, #0]

				/*Check if reqvoltage falls within SRC_APDO voltage range*/
				if ( (PWR_DECODE_100MV(srcminvoltage100mv) <= reqvoltage) && (reqvoltage <= PWR_DECODE_100MV(srcmaxvoltage100mv)) )
 802077e:	193b      	adds	r3, r7, r4
 8020780:	881b      	ldrh	r3, [r3, #0]
 8020782:	2264      	movs	r2, #100	; 0x64
 8020784:	4353      	muls	r3, r2
 8020786:	b29b      	uxth	r3, r3
 8020788:	001a      	movs	r2, r3
 802078a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802078c:	4293      	cmp	r3, r2
 802078e:	d341      	bcc.n	8020814 <USER_SERV_FindSRCIndex+0x1bc>
 8020790:	183b      	adds	r3, r7, r0
 8020792:	881b      	ldrh	r3, [r3, #0]
 8020794:	2264      	movs	r2, #100	; 0x64
 8020796:	4353      	muls	r3, r2
 8020798:	b29b      	uxth	r3, r3
 802079a:	001a      	movs	r2, r3
 802079c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802079e:	4293      	cmp	r3, r2
 80207a0:	d838      	bhi.n	8020814 <USER_SERV_FindSRCIndex+0x1bc>
				{
					/*Check that reqcurrent is smaller or equal to srcmaxcurrent*/
					if ( (reqcurrent <= PWR_DECODE_50MA(srcmaxcurrent50ma)) && (reqcurrent != 0) )
 80207a2:	187b      	adds	r3, r7, r1
 80207a4:	881b      	ldrh	r3, [r3, #0]
 80207a6:	2232      	movs	r2, #50	; 0x32
 80207a8:	4353      	muls	r3, r2
 80207aa:	b29b      	uxth	r3, r3
 80207ac:	001a      	movs	r2, r3
 80207ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80207b0:	4293      	cmp	r3, r2
 80207b2:	d82f      	bhi.n	8020814 <USER_SERV_FindSRCIndex+0x1bc>
 80207b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80207b6:	2b00      	cmp	r3, #0
 80207b8:	d02c      	beq.n	8020814 <USER_SERV_FindSRCIndex+0x1bc>
					{
						/*Convert srcmaxcurrent into mV*/
						allowablecurrent = PWR_DECODE_50MA(srcmaxcurrent50ma);
 80207ba:	187b      	adds	r3, r7, r1
 80207bc:	881b      	ldrh	r3, [r3, #0]
 80207be:	2232      	movs	r2, #50	; 0x32
 80207c0:	4353      	muls	r3, r2
 80207c2:	b29b      	uxth	r3, r3
 80207c4:	61fb      	str	r3, [r7, #28]

						/*Find the best APDO index based on the method */
						switch(Method)
 80207c6:	2368      	movs	r3, #104	; 0x68
 80207c8:	2208      	movs	r2, #8
 80207ca:	189b      	adds	r3, r3, r2
 80207cc:	19db      	adds	r3, r3, r7
 80207ce:	781b      	ldrb	r3, [r3, #0]
 80207d0:	2b04      	cmp	r3, #4
 80207d2:	d002      	beq.n	80207da <USER_SERV_FindSRCIndex+0x182>
 80207d4:	2b05      	cmp	r3, #5
 80207d6:	d009      	beq.n	80207ec <USER_SERV_FindSRCIndex+0x194>
 80207d8:	e014      	b.n	8020804 <USER_SERV_FindSRCIndex+0x1ac>
						{
						case PDO_SEL_METHOD_MAX_CUR:
							if (allowablecurrent > selcurrent)
 80207da:	69fa      	ldr	r2, [r7, #28]
 80207dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80207de:	429a      	cmp	r2, r3
 80207e0:	d915      	bls.n	802080e <USER_SERV_FindSRCIndex+0x1b6>
							{
								/* Consider the current PDO the best one until now */
								curr_index = temp_index;
 80207e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80207e4:	65bb      	str	r3, [r7, #88]	; 0x58
								selcurrent = allowablecurrent;
 80207e6:	69fb      	ldr	r3, [r7, #28]
 80207e8:	65fb      	str	r3, [r7, #92]	; 0x5c
							}
							break;
 80207ea:	e010      	b.n	802080e <USER_SERV_FindSRCIndex+0x1b6>

						case PDO_SEL_METHOD_MIN_CUR:
							if ((allowablecurrent < selcurrent) || (selcurrent == 0))
 80207ec:	69fa      	ldr	r2, [r7, #28]
 80207ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80207f0:	429a      	cmp	r2, r3
 80207f2:	d302      	bcc.n	80207fa <USER_SERV_FindSRCIndex+0x1a2>
 80207f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80207f6:	2b00      	cmp	r3, #0
 80207f8:	d10b      	bne.n	8020812 <USER_SERV_FindSRCIndex+0x1ba>
							{
								/* Consider the current PDO the best one until now */
								curr_index = temp_index;
 80207fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80207fc:	65bb      	str	r3, [r7, #88]	; 0x58
								selcurrent = allowablecurrent;
 80207fe:	69fb      	ldr	r3, [r7, #28]
 8020800:	65fb      	str	r3, [r7, #92]	; 0x5c
							}
							break;
 8020802:	e006      	b.n	8020812 <USER_SERV_FindSRCIndex+0x1ba>

						default:
							/* Default behavior: last PDO is selected */
							curr_index = temp_index;
 8020804:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8020806:	65bb      	str	r3, [r7, #88]	; 0x58
							selcurrent = allowablecurrent;
 8020808:	69fb      	ldr	r3, [r7, #28]
 802080a:	65fb      	str	r3, [r7, #92]	; 0x5c
 802080c:	e002      	b.n	8020814 <USER_SERV_FindSRCIndex+0x1bc>
							break;
 802080e:	46c0      	nop			; (mov r8, r8)
 8020810:	e000      	b.n	8020814 <USER_SERV_FindSRCIndex+0x1bc>
							break;
 8020812:	46c0      	nop			; (mov r8, r8)
		for (temp_index = 0; temp_index < nbsrcpdo; temp_index++)
 8020814:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8020816:	3301      	adds	r3, #1
 8020818:	657b      	str	r3, [r7, #84]	; 0x54
 802081a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 802081c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802081e:	429a      	cmp	r2, r3
 8020820:	d386      	bcc.n	8020730 <USER_SERV_FindSRCIndex+0xd8>
	if (nbsrcAPDO > 0 && Method== PDO_SEL_METHOD_MAX_CUR)
 8020822:	e02e      	b.n	8020882 <USER_SERV_FindSRCIndex+0x22a>
		}
	}

	else
	{
		uint32_t start_index = RDOposition;
 8020824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020826:	61bb      	str	r3, [r7, #24]
		uint32_t found_fixed_pdo = 0;
 8020828:	2300      	movs	r3, #0
 802082a:	64bb      	str	r3, [r7, #72]	; 0x48

		// Start searching for the next Fixed PDO
		for (uint32_t i = 0; i < nbsrcpdo; i++)
 802082c:	2300      	movs	r3, #0
 802082e:	647b      	str	r3, [r7, #68]	; 0x44
 8020830:	e01e      	b.n	8020870 <USER_SERV_FindSRCIndex+0x218>
		{
			// Increment and wrap around if necessary
			uint32_t check_index = (start_index + i) % nbsrcpdo;
 8020832:	69ba      	ldr	r2, [r7, #24]
 8020834:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8020836:	18d3      	adds	r3, r2, r3
 8020838:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 802083a:	0018      	movs	r0, r3
 802083c:	f7e5 fd72 	bl	8006324 <__aeabi_uidivmod>
 8020840:	000b      	movs	r3, r1
 8020842:	617b      	str	r3, [r7, #20]

			// Load the PDO
			srcpdo.d32 = ptpdoarray[check_index];
 8020844:	697b      	ldr	r3, [r7, #20]
 8020846:	009b      	lsls	r3, r3, #2
 8020848:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802084a:	18d3      	adds	r3, r2, r3
 802084c:	681b      	ldr	r3, [r3, #0]
 802084e:	613b      	str	r3, [r7, #16]

			// Check if it's a Fixed PDO
			if (srcpdo.GenericPDO.PowerObject == USBPD_CORE_PDO_TYPE_FIXED)
 8020850:	2313      	movs	r3, #19
 8020852:	18fb      	adds	r3, r7, r3
 8020854:	781b      	ldrb	r3, [r3, #0]
 8020856:	223f      	movs	r2, #63	; 0x3f
 8020858:	4393      	bics	r3, r2
 802085a:	b2db      	uxtb	r3, r3
 802085c:	2b00      	cmp	r3, #0
 802085e:	d104      	bne.n	802086a <USER_SERV_FindSRCIndex+0x212>
			{
				curr_index = check_index;
 8020860:	697b      	ldr	r3, [r7, #20]
 8020862:	65bb      	str	r3, [r7, #88]	; 0x58
				found_fixed_pdo = 1;
 8020864:	2301      	movs	r3, #1
 8020866:	64bb      	str	r3, [r7, #72]	; 0x48
				break;
 8020868:	e006      	b.n	8020878 <USER_SERV_FindSRCIndex+0x220>
		for (uint32_t i = 0; i < nbsrcpdo; i++)
 802086a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802086c:	3301      	adds	r3, #1
 802086e:	647b      	str	r3, [r7, #68]	; 0x44
 8020870:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8020872:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020874:	429a      	cmp	r2, r3
 8020876:	d3dc      	bcc.n	8020832 <USER_SERV_FindSRCIndex+0x1da>
			}
		}

		// Default to the first Fixed PDO if none found (failsafe)
		if (!found_fixed_pdo)
 8020878:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802087a:	2b00      	cmp	r3, #0
 802087c:	d101      	bne.n	8020882 <USER_SERV_FindSRCIndex+0x22a>
		{
			curr_index = 0;
 802087e:	2300      	movs	r3, #0
 8020880:	65bb      	str	r3, [r7, #88]	; 0x58
		}
	}

	return curr_index+1;
 8020882:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8020884:	3301      	adds	r3, #1
}
 8020886:	0018      	movs	r0, r3
 8020888:	46bd      	mov	sp, r7
 802088a:	b019      	add	sp, #100	; 0x64
 802088c:	bd90      	pop	{r4, r7, pc}
 802088e:	46c0      	nop			; (mov r8, r8)
 8020890:	200001b8 	.word	0x200001b8
 8020894:	20003400 	.word	0x20003400

08020898 <USER_SERV_ExtractSRCCapa>:




void USER_SERV_ExtractSRCCapa(void) {
 8020898:	b580      	push	{r7, lr}
 802089a:	b082      	sub	sp, #8
 802089c:	af00      	add	r7, sp, #0
	//
	bool printToCOM = false;
 802089e:	1dfb      	adds	r3, r7, #7
 80208a0:	2200      	movs	r2, #0
 80208a2:	701a      	strb	r2, [r3, #0]
	sourcecapa_limits(printToCOM);
 80208a4:	1dfb      	adds	r3, r7, #7
 80208a6:	781b      	ldrb	r3, [r3, #0]
 80208a8:	0018      	movs	r0, r3
 80208aa:	f7e9 f9d5 	bl	8009c58 <sourcecapa_limits>
}
 80208ae:	46c0      	nop			; (mov r8, r8)
 80208b0:	46bd      	mov	sp, r7
 80208b2:	b002      	add	sp, #8
 80208b4:	bd80      	pop	{r7, pc}
	...

080208b8 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 80208b8:	b580      	push	{r7, lr}
 80208ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 80208bc:	4914      	ldr	r1, [pc, #80]	; (8020910 <MX_USB_Device_Init+0x58>)
 80208be:	4b15      	ldr	r3, [pc, #84]	; (8020914 <MX_USB_Device_Init+0x5c>)
 80208c0:	2200      	movs	r2, #0
 80208c2:	0018      	movs	r0, r3
 80208c4:	f7f8 fdda 	bl	801947c <USBD_Init>
 80208c8:	1e03      	subs	r3, r0, #0
 80208ca:	d001      	beq.n	80208d0 <MX_USB_Device_Init+0x18>
    Error_Handler();
 80208cc:	f7eb f898 	bl	800ba00 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 80208d0:	4a11      	ldr	r2, [pc, #68]	; (8020918 <MX_USB_Device_Init+0x60>)
 80208d2:	4b10      	ldr	r3, [pc, #64]	; (8020914 <MX_USB_Device_Init+0x5c>)
 80208d4:	0011      	movs	r1, r2
 80208d6:	0018      	movs	r0, r3
 80208d8:	f7f8 fe0a 	bl	80194f0 <USBD_RegisterClass>
 80208dc:	1e03      	subs	r3, r0, #0
 80208de:	d001      	beq.n	80208e4 <MX_USB_Device_Init+0x2c>
    Error_Handler();
 80208e0:	f7eb f88e 	bl	800ba00 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 80208e4:	4a0d      	ldr	r2, [pc, #52]	; (802091c <MX_USB_Device_Init+0x64>)
 80208e6:	4b0b      	ldr	r3, [pc, #44]	; (8020914 <MX_USB_Device_Init+0x5c>)
 80208e8:	0011      	movs	r1, r2
 80208ea:	0018      	movs	r0, r3
 80208ec:	f7f8 fce4 	bl	80192b8 <USBD_CDC_RegisterInterface>
 80208f0:	1e03      	subs	r3, r0, #0
 80208f2:	d001      	beq.n	80208f8 <MX_USB_Device_Init+0x40>
    Error_Handler();
 80208f4:	f7eb f884 	bl	800ba00 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 80208f8:	4b06      	ldr	r3, [pc, #24]	; (8020914 <MX_USB_Device_Init+0x5c>)
 80208fa:	0018      	movs	r0, r3
 80208fc:	f7f8 fe36 	bl	801956c <USBD_Start>
 8020900:	1e03      	subs	r3, r0, #0
 8020902:	d001      	beq.n	8020908 <MX_USB_Device_Init+0x50>
    Error_Handler();
 8020904:	f7eb f87c 	bl	800ba00 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8020908:	46c0      	nop			; (mov r8, r8)
 802090a:	46bd      	mov	sp, r7
 802090c:	bd80      	pop	{r7, pc}
 802090e:	46c0      	nop			; (mov r8, r8)
 8020910:	20000260 	.word	0x20000260
 8020914:	20003450 	.word	0x20003450
 8020918:	20000120 	.word	0x20000120
 802091c:	2000024c 	.word	0x2000024c

08020920 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8020920:	b580      	push	{r7, lr}
 8020922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8020924:	4907      	ldr	r1, [pc, #28]	; (8020944 <CDC_Init_FS+0x24>)
 8020926:	4b08      	ldr	r3, [pc, #32]	; (8020948 <CDC_Init_FS+0x28>)
 8020928:	2200      	movs	r2, #0
 802092a:	0018      	movs	r0, r3
 802092c:	f7f8 fcde 	bl	80192ec <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8020930:	4a06      	ldr	r2, [pc, #24]	; (802094c <CDC_Init_FS+0x2c>)
 8020932:	4b05      	ldr	r3, [pc, #20]	; (8020948 <CDC_Init_FS+0x28>)
 8020934:	0011      	movs	r1, r2
 8020936:	0018      	movs	r0, r3
 8020938:	f7f8 fcfb 	bl	8019332 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 802093c:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 802093e:	0018      	movs	r0, r3
 8020940:	46bd      	mov	sp, r7
 8020942:	bd80      	pop	{r7, pc}
 8020944:	20003f2c 	.word	0x20003f2c
 8020948:	20003450 	.word	0x20003450
 802094c:	2000372c 	.word	0x2000372c

08020950 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8020950:	b580      	push	{r7, lr}
 8020952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8020954:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8020956:	0018      	movs	r0, r3
 8020958:	46bd      	mov	sp, r7
 802095a:	bd80      	pop	{r7, pc}

0802095c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 802095c:	b580      	push	{r7, lr}
 802095e:	b084      	sub	sp, #16
 8020960:	af00      	add	r7, sp, #0
 8020962:	6039      	str	r1, [r7, #0]
 8020964:	0011      	movs	r1, r2
 8020966:	1dfb      	adds	r3, r7, #7
 8020968:	1c02      	adds	r2, r0, #0
 802096a:	701a      	strb	r2, [r3, #0]
 802096c:	1d3b      	adds	r3, r7, #4
 802096e:	1c0a      	adds	r2, r1, #0
 8020970:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8020972:	1dfb      	adds	r3, r7, #7
 8020974:	781b      	ldrb	r3, [r3, #0]
 8020976:	2b23      	cmp	r3, #35	; 0x23
 8020978:	d814      	bhi.n	80209a4 <CDC_Control_FS+0x48>
 802097a:	009a      	lsls	r2, r3, #2
 802097c:	4b0c      	ldr	r3, [pc, #48]	; (80209b0 <CDC_Control_FS+0x54>)
 802097e:	18d3      	adds	r3, r2, r3
 8020980:	681b      	ldr	r3, [r3, #0]
 8020982:	469f      	mov	pc, r3
    case CDC_GET_LINE_CODING:

    break;

    case CDC_SET_CONTROL_LINE_STATE:
    	 USBD_SetupReqTypedef *req = (USBD_SetupReqTypedef *)pbuf;
 8020984:	683b      	ldr	r3, [r7, #0]
 8020986:	60fb      	str	r3, [r7, #12]
    	 uint8_t host_com_port_open = (req->wValue & 0x0001) ? 1 : 0;
 8020988:	68fb      	ldr	r3, [r7, #12]
 802098a:	885b      	ldrh	r3, [r3, #2]
 802098c:	b2da      	uxtb	r2, r3
 802098e:	200b      	movs	r0, #11
 8020990:	183b      	adds	r3, r7, r0
 8020992:	2101      	movs	r1, #1
 8020994:	400a      	ands	r2, r1
 8020996:	701a      	strb	r2, [r3, #0]

    	 handleCOMportstatus(host_com_port_open);
 8020998:	183b      	adds	r3, r7, r0
 802099a:	781b      	ldrb	r3, [r3, #0]
 802099c:	0018      	movs	r0, r3
 802099e:	f7e8 f9a7 	bl	8008cf0 <handleCOMportstatus>
    break;
 80209a2:	e000      	b.n	80209a6 <CDC_Control_FS+0x4a>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80209a4:	46c0      	nop			; (mov r8, r8)
  }

  return (USBD_OK);
 80209a6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80209a8:	0018      	movs	r0, r3
 80209aa:	46bd      	mov	sp, r7
 80209ac:	b004      	add	sp, #16
 80209ae:	bd80      	pop	{r7, pc}
 80209b0:	0802ae50 	.word	0x0802ae50

080209b4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80209b4:	b590      	push	{r4, r7, lr}
 80209b6:	b085      	sub	sp, #20
 80209b8:	af00      	add	r7, sp, #0
 80209ba:	6078      	str	r0, [r7, #4]
 80209bc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80209be:	687a      	ldr	r2, [r7, #4]
 80209c0:	4b18      	ldr	r3, [pc, #96]	; (8020a24 <CDC_Receive_FS+0x70>)
 80209c2:	0011      	movs	r1, r2
 80209c4:	0018      	movs	r0, r3
 80209c6:	f7f8 fcb4 	bl	8019332 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80209ca:	4b16      	ldr	r3, [pc, #88]	; (8020a24 <CDC_Receive_FS+0x70>)
 80209cc:	0018      	movs	r0, r3
 80209ce:	f7f8 fd1b 	bl	8019408 <USBD_CDC_ReceivePacket>

  uint8_t* usb_buffer = getUSBbuffer();
 80209d2:	f7e7 fde9 	bl	80085a8 <getUSBbuffer>
 80209d6:	0003      	movs	r3, r0
 80209d8:	60fb      	str	r3, [r7, #12]
  memset(usb_buffer, '\0', 64);  // clear the usb_buffer
 80209da:	68fb      	ldr	r3, [r7, #12]
 80209dc:	2240      	movs	r2, #64	; 0x40
 80209de:	2100      	movs	r1, #0
 80209e0:	0018      	movs	r0, r3
 80209e2:	f006 fe8d 	bl	8027700 <memset>
  uint8_t len = (uint8_t)*Len;
 80209e6:	683b      	ldr	r3, [r7, #0]
 80209e8:	681a      	ldr	r2, [r3, #0]
 80209ea:	240b      	movs	r4, #11
 80209ec:	193b      	adds	r3, r7, r4
 80209ee:	701a      	strb	r2, [r3, #0]
  memcpy(usb_buffer, Buf, len);  // copy received data to the usb_buffer
 80209f0:	193b      	adds	r3, r7, r4
 80209f2:	781a      	ldrb	r2, [r3, #0]
 80209f4:	6879      	ldr	r1, [r7, #4]
 80209f6:	68fb      	ldr	r3, [r7, #12]
 80209f8:	0018      	movs	r0, r3
 80209fa:	f007 f81a 	bl	8027a32 <memcpy>

  // Add logic to process received commands based on usb_buffer content
  processUSBCommand(usb_buffer, len);
 80209fe:	193b      	adds	r3, r7, r4
 8020a00:	781a      	ldrb	r2, [r3, #0]
 8020a02:	68fb      	ldr	r3, [r7, #12]
 8020a04:	0011      	movs	r1, r2
 8020a06:	0018      	movs	r0, r3
 8020a08:	f7e8 fa34 	bl	8008e74 <processUSBCommand>

  //Clear the Buf to avoid residual data
  memset(Buf, '\0', len);
 8020a0c:	193b      	adds	r3, r7, r4
 8020a0e:	781a      	ldrb	r2, [r3, #0]
 8020a10:	687b      	ldr	r3, [r7, #4]
 8020a12:	2100      	movs	r1, #0
 8020a14:	0018      	movs	r0, r3
 8020a16:	f006 fe73 	bl	8027700 <memset>
  return (USBD_OK);
 8020a1a:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8020a1c:	0018      	movs	r0, r3
 8020a1e:	46bd      	mov	sp, r7
 8020a20:	b005      	add	sp, #20
 8020a22:	bd90      	pop	{r4, r7, pc}
 8020a24:	20003450 	.word	0x20003450

08020a28 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8020a28:	b5b0      	push	{r4, r5, r7, lr}
 8020a2a:	b084      	sub	sp, #16
 8020a2c:	af00      	add	r7, sp, #0
 8020a2e:	6078      	str	r0, [r7, #4]
 8020a30:	000a      	movs	r2, r1
 8020a32:	1cbb      	adds	r3, r7, #2
 8020a34:	801a      	strh	r2, [r3, #0]
  uint8_t result = USBD_OK;
 8020a36:	230f      	movs	r3, #15
 8020a38:	18fb      	adds	r3, r7, r3
 8020a3a:	2200      	movs	r2, #0
 8020a3c:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8020a3e:	4a11      	ldr	r2, [pc, #68]	; (8020a84 <CDC_Transmit_FS+0x5c>)
 8020a40:	23af      	movs	r3, #175	; 0xaf
 8020a42:	009b      	lsls	r3, r3, #2
 8020a44:	58d3      	ldr	r3, [r2, r3]
 8020a46:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8020a48:	68ba      	ldr	r2, [r7, #8]
 8020a4a:	2385      	movs	r3, #133	; 0x85
 8020a4c:	009b      	lsls	r3, r3, #2
 8020a4e:	58d3      	ldr	r3, [r2, r3]
 8020a50:	2b00      	cmp	r3, #0
 8020a52:	d001      	beq.n	8020a58 <CDC_Transmit_FS+0x30>
    return USBD_BUSY;
 8020a54:	2301      	movs	r3, #1
 8020a56:	e010      	b.n	8020a7a <CDC_Transmit_FS+0x52>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8020a58:	1cbb      	adds	r3, r7, #2
 8020a5a:	881a      	ldrh	r2, [r3, #0]
 8020a5c:	6879      	ldr	r1, [r7, #4]
 8020a5e:	4b09      	ldr	r3, [pc, #36]	; (8020a84 <CDC_Transmit_FS+0x5c>)
 8020a60:	0018      	movs	r0, r3
 8020a62:	f7f8 fc43 	bl	80192ec <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8020a66:	250f      	movs	r5, #15
 8020a68:	197c      	adds	r4, r7, r5
 8020a6a:	4b06      	ldr	r3, [pc, #24]	; (8020a84 <CDC_Transmit_FS+0x5c>)
 8020a6c:	0018      	movs	r0, r3
 8020a6e:	f7f8 fc7d 	bl	801936c <USBD_CDC_TransmitPacket>
 8020a72:	0003      	movs	r3, r0
 8020a74:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 7 */
  return result;
 8020a76:	197b      	adds	r3, r7, r5
 8020a78:	781b      	ldrb	r3, [r3, #0]
}
 8020a7a:	0018      	movs	r0, r3
 8020a7c:	46bd      	mov	sp, r7
 8020a7e:	b004      	add	sp, #16
 8020a80:	bdb0      	pop	{r4, r5, r7, pc}
 8020a82:	46c0      	nop			; (mov r8, r8)
 8020a84:	20003450 	.word	0x20003450

08020a88 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8020a88:	b580      	push	{r7, lr}
 8020a8a:	b086      	sub	sp, #24
 8020a8c:	af00      	add	r7, sp, #0
 8020a8e:	60f8      	str	r0, [r7, #12]
 8020a90:	60b9      	str	r1, [r7, #8]
 8020a92:	1dfb      	adds	r3, r7, #7
 8020a94:	701a      	strb	r2, [r3, #0]
  uint8_t result = USBD_OK;
 8020a96:	2117      	movs	r1, #23
 8020a98:	187b      	adds	r3, r7, r1
 8020a9a:	2200      	movs	r2, #0
 8020a9c:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8020a9e:	187b      	adds	r3, r7, r1
 8020aa0:	781b      	ldrb	r3, [r3, #0]
 8020aa2:	b25b      	sxtb	r3, r3
}
 8020aa4:	0018      	movs	r0, r3
 8020aa6:	46bd      	mov	sp, r7
 8020aa8:	b006      	add	sp, #24
 8020aaa:	bd80      	pop	{r7, pc}

08020aac <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8020aac:	b580      	push	{r7, lr}
 8020aae:	b082      	sub	sp, #8
 8020ab0:	af00      	add	r7, sp, #0
 8020ab2:	0002      	movs	r2, r0
 8020ab4:	6039      	str	r1, [r7, #0]
 8020ab6:	1dfb      	adds	r3, r7, #7
 8020ab8:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8020aba:	683b      	ldr	r3, [r7, #0]
 8020abc:	2212      	movs	r2, #18
 8020abe:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8020ac0:	4b02      	ldr	r3, [pc, #8]	; (8020acc <USBD_CDC_DeviceDescriptor+0x20>)
}
 8020ac2:	0018      	movs	r0, r3
 8020ac4:	46bd      	mov	sp, r7
 8020ac6:	b002      	add	sp, #8
 8020ac8:	bd80      	pop	{r7, pc}
 8020aca:	46c0      	nop			; (mov r8, r8)
 8020acc:	20000280 	.word	0x20000280

08020ad0 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8020ad0:	b580      	push	{r7, lr}
 8020ad2:	b082      	sub	sp, #8
 8020ad4:	af00      	add	r7, sp, #0
 8020ad6:	0002      	movs	r2, r0
 8020ad8:	6039      	str	r1, [r7, #0]
 8020ada:	1dfb      	adds	r3, r7, #7
 8020adc:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8020ade:	683b      	ldr	r3, [r7, #0]
 8020ae0:	2204      	movs	r2, #4
 8020ae2:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8020ae4:	4b02      	ldr	r3, [pc, #8]	; (8020af0 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8020ae6:	0018      	movs	r0, r3
 8020ae8:	46bd      	mov	sp, r7
 8020aea:	b002      	add	sp, #8
 8020aec:	bd80      	pop	{r7, pc}
 8020aee:	46c0      	nop			; (mov r8, r8)
 8020af0:	20000294 	.word	0x20000294

08020af4 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8020af4:	b580      	push	{r7, lr}
 8020af6:	b082      	sub	sp, #8
 8020af8:	af00      	add	r7, sp, #0
 8020afa:	0002      	movs	r2, r0
 8020afc:	6039      	str	r1, [r7, #0]
 8020afe:	1dfb      	adds	r3, r7, #7
 8020b00:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 8020b02:	1dfb      	adds	r3, r7, #7
 8020b04:	781b      	ldrb	r3, [r3, #0]
 8020b06:	2b00      	cmp	r3, #0
 8020b08:	d106      	bne.n	8020b18 <USBD_CDC_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8020b0a:	683a      	ldr	r2, [r7, #0]
 8020b0c:	4908      	ldr	r1, [pc, #32]	; (8020b30 <USBD_CDC_ProductStrDescriptor+0x3c>)
 8020b0e:	4b09      	ldr	r3, [pc, #36]	; (8020b34 <USBD_CDC_ProductStrDescriptor+0x40>)
 8020b10:	0018      	movs	r0, r3
 8020b12:	f7fa f844 	bl	801ab9e <USBD_GetString>
 8020b16:	e005      	b.n	8020b24 <USBD_CDC_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8020b18:	683a      	ldr	r2, [r7, #0]
 8020b1a:	4905      	ldr	r1, [pc, #20]	; (8020b30 <USBD_CDC_ProductStrDescriptor+0x3c>)
 8020b1c:	4b05      	ldr	r3, [pc, #20]	; (8020b34 <USBD_CDC_ProductStrDescriptor+0x40>)
 8020b1e:	0018      	movs	r0, r3
 8020b20:	f7fa f83d 	bl	801ab9e <USBD_GetString>
  }
  return USBD_StrDesc;
 8020b24:	4b02      	ldr	r3, [pc, #8]	; (8020b30 <USBD_CDC_ProductStrDescriptor+0x3c>)
}
 8020b26:	0018      	movs	r0, r3
 8020b28:	46bd      	mov	sp, r7
 8020b2a:	b002      	add	sp, #8
 8020b2c:	bd80      	pop	{r7, pc}
 8020b2e:	46c0      	nop			; (mov r8, r8)
 8020b30:	2000472c 	.word	0x2000472c
 8020b34:	0802aaf0 	.word	0x0802aaf0

08020b38 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8020b38:	b580      	push	{r7, lr}
 8020b3a:	b082      	sub	sp, #8
 8020b3c:	af00      	add	r7, sp, #0
 8020b3e:	0002      	movs	r2, r0
 8020b40:	6039      	str	r1, [r7, #0]
 8020b42:	1dfb      	adds	r3, r7, #7
 8020b44:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8020b46:	683a      	ldr	r2, [r7, #0]
 8020b48:	4904      	ldr	r1, [pc, #16]	; (8020b5c <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8020b4a:	4b05      	ldr	r3, [pc, #20]	; (8020b60 <USBD_CDC_ManufacturerStrDescriptor+0x28>)
 8020b4c:	0018      	movs	r0, r3
 8020b4e:	f7fa f826 	bl	801ab9e <USBD_GetString>
  return USBD_StrDesc;
 8020b52:	4b02      	ldr	r3, [pc, #8]	; (8020b5c <USBD_CDC_ManufacturerStrDescriptor+0x24>)
}
 8020b54:	0018      	movs	r0, r3
 8020b56:	46bd      	mov	sp, r7
 8020b58:	b002      	add	sp, #8
 8020b5a:	bd80      	pop	{r7, pc}
 8020b5c:	2000472c 	.word	0x2000472c
 8020b60:	0802ab08 	.word	0x0802ab08

08020b64 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8020b64:	b580      	push	{r7, lr}
 8020b66:	b082      	sub	sp, #8
 8020b68:	af00      	add	r7, sp, #0
 8020b6a:	0002      	movs	r2, r0
 8020b6c:	6039      	str	r1, [r7, #0]
 8020b6e:	1dfb      	adds	r3, r7, #7
 8020b70:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8020b72:	683b      	ldr	r3, [r7, #0]
 8020b74:	221a      	movs	r2, #26
 8020b76:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8020b78:	f000 f84c 	bl	8020c14 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8020b7c:	4b02      	ldr	r3, [pc, #8]	; (8020b88 <USBD_CDC_SerialStrDescriptor+0x24>)
}
 8020b7e:	0018      	movs	r0, r3
 8020b80:	46bd      	mov	sp, r7
 8020b82:	b002      	add	sp, #8
 8020b84:	bd80      	pop	{r7, pc}
 8020b86:	46c0      	nop			; (mov r8, r8)
 8020b88:	20000298 	.word	0x20000298

08020b8c <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8020b8c:	b580      	push	{r7, lr}
 8020b8e:	b082      	sub	sp, #8
 8020b90:	af00      	add	r7, sp, #0
 8020b92:	0002      	movs	r2, r0
 8020b94:	6039      	str	r1, [r7, #0]
 8020b96:	1dfb      	adds	r3, r7, #7
 8020b98:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 8020b9a:	1dfb      	adds	r3, r7, #7
 8020b9c:	781b      	ldrb	r3, [r3, #0]
 8020b9e:	2b00      	cmp	r3, #0
 8020ba0:	d106      	bne.n	8020bb0 <USBD_CDC_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8020ba2:	683a      	ldr	r2, [r7, #0]
 8020ba4:	4908      	ldr	r1, [pc, #32]	; (8020bc8 <USBD_CDC_ConfigStrDescriptor+0x3c>)
 8020ba6:	4b09      	ldr	r3, [pc, #36]	; (8020bcc <USBD_CDC_ConfigStrDescriptor+0x40>)
 8020ba8:	0018      	movs	r0, r3
 8020baa:	f7f9 fff8 	bl	801ab9e <USBD_GetString>
 8020bae:	e005      	b.n	8020bbc <USBD_CDC_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8020bb0:	683a      	ldr	r2, [r7, #0]
 8020bb2:	4905      	ldr	r1, [pc, #20]	; (8020bc8 <USBD_CDC_ConfigStrDescriptor+0x3c>)
 8020bb4:	4b05      	ldr	r3, [pc, #20]	; (8020bcc <USBD_CDC_ConfigStrDescriptor+0x40>)
 8020bb6:	0018      	movs	r0, r3
 8020bb8:	f7f9 fff1 	bl	801ab9e <USBD_GetString>
  }
  return USBD_StrDesc;
 8020bbc:	4b02      	ldr	r3, [pc, #8]	; (8020bc8 <USBD_CDC_ConfigStrDescriptor+0x3c>)
}
 8020bbe:	0018      	movs	r0, r3
 8020bc0:	46bd      	mov	sp, r7
 8020bc2:	b002      	add	sp, #8
 8020bc4:	bd80      	pop	{r7, pc}
 8020bc6:	46c0      	nop			; (mov r8, r8)
 8020bc8:	2000472c 	.word	0x2000472c
 8020bcc:	0802ab1c 	.word	0x0802ab1c

08020bd0 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8020bd0:	b580      	push	{r7, lr}
 8020bd2:	b082      	sub	sp, #8
 8020bd4:	af00      	add	r7, sp, #0
 8020bd6:	0002      	movs	r2, r0
 8020bd8:	6039      	str	r1, [r7, #0]
 8020bda:	1dfb      	adds	r3, r7, #7
 8020bdc:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 8020bde:	1dfb      	adds	r3, r7, #7
 8020be0:	781b      	ldrb	r3, [r3, #0]
 8020be2:	2b00      	cmp	r3, #0
 8020be4:	d106      	bne.n	8020bf4 <USBD_CDC_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8020be6:	683a      	ldr	r2, [r7, #0]
 8020be8:	4908      	ldr	r1, [pc, #32]	; (8020c0c <USBD_CDC_InterfaceStrDescriptor+0x3c>)
 8020bea:	4b09      	ldr	r3, [pc, #36]	; (8020c10 <USBD_CDC_InterfaceStrDescriptor+0x40>)
 8020bec:	0018      	movs	r0, r3
 8020bee:	f7f9 ffd6 	bl	801ab9e <USBD_GetString>
 8020bf2:	e005      	b.n	8020c00 <USBD_CDC_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8020bf4:	683a      	ldr	r2, [r7, #0]
 8020bf6:	4905      	ldr	r1, [pc, #20]	; (8020c0c <USBD_CDC_InterfaceStrDescriptor+0x3c>)
 8020bf8:	4b05      	ldr	r3, [pc, #20]	; (8020c10 <USBD_CDC_InterfaceStrDescriptor+0x40>)
 8020bfa:	0018      	movs	r0, r3
 8020bfc:	f7f9 ffcf 	bl	801ab9e <USBD_GetString>
  }
  return USBD_StrDesc;
 8020c00:	4b02      	ldr	r3, [pc, #8]	; (8020c0c <USBD_CDC_InterfaceStrDescriptor+0x3c>)
}
 8020c02:	0018      	movs	r0, r3
 8020c04:	46bd      	mov	sp, r7
 8020c06:	b002      	add	sp, #8
 8020c08:	bd80      	pop	{r7, pc}
 8020c0a:	46c0      	nop			; (mov r8, r8)
 8020c0c:	2000472c 	.word	0x2000472c
 8020c10:	0802ab28 	.word	0x0802ab28

08020c14 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8020c14:	b580      	push	{r7, lr}
 8020c16:	b084      	sub	sp, #16
 8020c18:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8020c1a:	4b10      	ldr	r3, [pc, #64]	; (8020c5c <Get_SerialNum+0x48>)
 8020c1c:	681b      	ldr	r3, [r3, #0]
 8020c1e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8020c20:	4b0f      	ldr	r3, [pc, #60]	; (8020c60 <Get_SerialNum+0x4c>)
 8020c22:	681b      	ldr	r3, [r3, #0]
 8020c24:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8020c26:	4b0f      	ldr	r3, [pc, #60]	; (8020c64 <Get_SerialNum+0x50>)
 8020c28:	681b      	ldr	r3, [r3, #0]
 8020c2a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8020c2c:	68fa      	ldr	r2, [r7, #12]
 8020c2e:	687b      	ldr	r3, [r7, #4]
 8020c30:	18d3      	adds	r3, r2, r3
 8020c32:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8020c34:	68fb      	ldr	r3, [r7, #12]
 8020c36:	2b00      	cmp	r3, #0
 8020c38:	d00b      	beq.n	8020c52 <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8020c3a:	490b      	ldr	r1, [pc, #44]	; (8020c68 <Get_SerialNum+0x54>)
 8020c3c:	68fb      	ldr	r3, [r7, #12]
 8020c3e:	2208      	movs	r2, #8
 8020c40:	0018      	movs	r0, r3
 8020c42:	f000 f815 	bl	8020c70 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8020c46:	4909      	ldr	r1, [pc, #36]	; (8020c6c <Get_SerialNum+0x58>)
 8020c48:	68bb      	ldr	r3, [r7, #8]
 8020c4a:	2204      	movs	r2, #4
 8020c4c:	0018      	movs	r0, r3
 8020c4e:	f000 f80f 	bl	8020c70 <IntToUnicode>
  }
}
 8020c52:	46c0      	nop			; (mov r8, r8)
 8020c54:	46bd      	mov	sp, r7
 8020c56:	b004      	add	sp, #16
 8020c58:	bd80      	pop	{r7, pc}
 8020c5a:	46c0      	nop			; (mov r8, r8)
 8020c5c:	1fff7590 	.word	0x1fff7590
 8020c60:	1fff7594 	.word	0x1fff7594
 8020c64:	1fff7598 	.word	0x1fff7598
 8020c68:	2000029a 	.word	0x2000029a
 8020c6c:	200002aa 	.word	0x200002aa

08020c70 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8020c70:	b580      	push	{r7, lr}
 8020c72:	b086      	sub	sp, #24
 8020c74:	af00      	add	r7, sp, #0
 8020c76:	60f8      	str	r0, [r7, #12]
 8020c78:	60b9      	str	r1, [r7, #8]
 8020c7a:	1dfb      	adds	r3, r7, #7
 8020c7c:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 8020c7e:	2117      	movs	r1, #23
 8020c80:	187b      	adds	r3, r7, r1
 8020c82:	2200      	movs	r2, #0
 8020c84:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 8020c86:	187b      	adds	r3, r7, r1
 8020c88:	2200      	movs	r2, #0
 8020c8a:	701a      	strb	r2, [r3, #0]
 8020c8c:	e02f      	b.n	8020cee <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 8020c8e:	68fb      	ldr	r3, [r7, #12]
 8020c90:	0f1b      	lsrs	r3, r3, #28
 8020c92:	2b09      	cmp	r3, #9
 8020c94:	d80d      	bhi.n	8020cb2 <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8020c96:	68fb      	ldr	r3, [r7, #12]
 8020c98:	0f1b      	lsrs	r3, r3, #28
 8020c9a:	b2da      	uxtb	r2, r3
 8020c9c:	2317      	movs	r3, #23
 8020c9e:	18fb      	adds	r3, r7, r3
 8020ca0:	781b      	ldrb	r3, [r3, #0]
 8020ca2:	005b      	lsls	r3, r3, #1
 8020ca4:	0019      	movs	r1, r3
 8020ca6:	68bb      	ldr	r3, [r7, #8]
 8020ca8:	185b      	adds	r3, r3, r1
 8020caa:	3230      	adds	r2, #48	; 0x30
 8020cac:	b2d2      	uxtb	r2, r2
 8020cae:	701a      	strb	r2, [r3, #0]
 8020cb0:	e00c      	b.n	8020ccc <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8020cb2:	68fb      	ldr	r3, [r7, #12]
 8020cb4:	0f1b      	lsrs	r3, r3, #28
 8020cb6:	b2da      	uxtb	r2, r3
 8020cb8:	2317      	movs	r3, #23
 8020cba:	18fb      	adds	r3, r7, r3
 8020cbc:	781b      	ldrb	r3, [r3, #0]
 8020cbe:	005b      	lsls	r3, r3, #1
 8020cc0:	0019      	movs	r1, r3
 8020cc2:	68bb      	ldr	r3, [r7, #8]
 8020cc4:	185b      	adds	r3, r3, r1
 8020cc6:	3237      	adds	r2, #55	; 0x37
 8020cc8:	b2d2      	uxtb	r2, r2
 8020cca:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8020ccc:	68fb      	ldr	r3, [r7, #12]
 8020cce:	011b      	lsls	r3, r3, #4
 8020cd0:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8020cd2:	2117      	movs	r1, #23
 8020cd4:	187b      	adds	r3, r7, r1
 8020cd6:	781b      	ldrb	r3, [r3, #0]
 8020cd8:	005b      	lsls	r3, r3, #1
 8020cda:	3301      	adds	r3, #1
 8020cdc:	68ba      	ldr	r2, [r7, #8]
 8020cde:	18d3      	adds	r3, r2, r3
 8020ce0:	2200      	movs	r2, #0
 8020ce2:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8020ce4:	187b      	adds	r3, r7, r1
 8020ce6:	781a      	ldrb	r2, [r3, #0]
 8020ce8:	187b      	adds	r3, r7, r1
 8020cea:	3201      	adds	r2, #1
 8020cec:	701a      	strb	r2, [r3, #0]
 8020cee:	2317      	movs	r3, #23
 8020cf0:	18fa      	adds	r2, r7, r3
 8020cf2:	1dfb      	adds	r3, r7, #7
 8020cf4:	7812      	ldrb	r2, [r2, #0]
 8020cf6:	781b      	ldrb	r3, [r3, #0]
 8020cf8:	429a      	cmp	r2, r3
 8020cfa:	d3c8      	bcc.n	8020c8e <IntToUnicode+0x1e>
  }
}
 8020cfc:	46c0      	nop			; (mov r8, r8)
 8020cfe:	46c0      	nop			; (mov r8, r8)
 8020d00:	46bd      	mov	sp, r7
 8020d02:	b006      	add	sp, #24
 8020d04:	bd80      	pop	{r7, pc}
	...

08020d08 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8020d08:	b590      	push	{r4, r7, lr}
 8020d0a:	b099      	sub	sp, #100	; 0x64
 8020d0c:	af00      	add	r7, sp, #0
 8020d0e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8020d10:	2414      	movs	r4, #20
 8020d12:	193b      	adds	r3, r7, r4
 8020d14:	0018      	movs	r0, r3
 8020d16:	234c      	movs	r3, #76	; 0x4c
 8020d18:	001a      	movs	r2, r3
 8020d1a:	2100      	movs	r1, #0
 8020d1c:	f006 fcf0 	bl	8027700 <memset>
  if(pcdHandle->Instance==USB_DRD_FS)
 8020d20:	687b      	ldr	r3, [r7, #4]
 8020d22:	681b      	ldr	r3, [r3, #0]
 8020d24:	4a25      	ldr	r2, [pc, #148]	; (8020dbc <HAL_PCD_MspInit+0xb4>)
 8020d26:	4293      	cmp	r3, r2
 8020d28:	d143      	bne.n	8020db2 <HAL_PCD_MspInit+0xaa>

  /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8020d2a:	193b      	adds	r3, r7, r4
 8020d2c:	2280      	movs	r2, #128	; 0x80
 8020d2e:	0452      	lsls	r2, r2, #17
 8020d30:	601a      	str	r2, [r3, #0]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8020d32:	193b      	adds	r3, r7, r4
 8020d34:	2200      	movs	r2, #0
 8020d36:	645a      	str	r2, [r3, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8020d38:	193b      	adds	r3, r7, r4
 8020d3a:	0018      	movs	r0, r3
 8020d3c:	f7f0 fca4 	bl	8011688 <HAL_RCCEx_PeriphCLKConfig>
 8020d40:	1e03      	subs	r3, r0, #0
 8020d42:	d001      	beq.n	8020d48 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8020d44:	f7ea fe5c 	bl	800ba00 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8020d48:	4b1d      	ldr	r3, [pc, #116]	; (8020dc0 <HAL_PCD_MspInit+0xb8>)
 8020d4a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8020d4c:	4b1c      	ldr	r3, [pc, #112]	; (8020dc0 <HAL_PCD_MspInit+0xb8>)
 8020d4e:	2180      	movs	r1, #128	; 0x80
 8020d50:	0189      	lsls	r1, r1, #6
 8020d52:	430a      	orrs	r2, r1
 8020d54:	63da      	str	r2, [r3, #60]	; 0x3c
 8020d56:	4b1a      	ldr	r3, [pc, #104]	; (8020dc0 <HAL_PCD_MspInit+0xb8>)
 8020d58:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8020d5a:	2380      	movs	r3, #128	; 0x80
 8020d5c:	019b      	lsls	r3, r3, #6
 8020d5e:	4013      	ands	r3, r2
 8020d60:	613b      	str	r3, [r7, #16]
 8020d62:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8020d64:	4b16      	ldr	r3, [pc, #88]	; (8020dc0 <HAL_PCD_MspInit+0xb8>)
 8020d66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8020d68:	2380      	movs	r3, #128	; 0x80
 8020d6a:	055b      	lsls	r3, r3, #21
 8020d6c:	4013      	ands	r3, r2
 8020d6e:	d116      	bne.n	8020d9e <HAL_PCD_MspInit+0x96>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8020d70:	4b13      	ldr	r3, [pc, #76]	; (8020dc0 <HAL_PCD_MspInit+0xb8>)
 8020d72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8020d74:	4b12      	ldr	r3, [pc, #72]	; (8020dc0 <HAL_PCD_MspInit+0xb8>)
 8020d76:	2180      	movs	r1, #128	; 0x80
 8020d78:	0549      	lsls	r1, r1, #21
 8020d7a:	430a      	orrs	r2, r1
 8020d7c:	63da      	str	r2, [r3, #60]	; 0x3c
 8020d7e:	4b10      	ldr	r3, [pc, #64]	; (8020dc0 <HAL_PCD_MspInit+0xb8>)
 8020d80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8020d82:	2380      	movs	r3, #128	; 0x80
 8020d84:	055b      	lsls	r3, r3, #21
 8020d86:	4013      	ands	r3, r2
 8020d88:	60fb      	str	r3, [r7, #12]
 8020d8a:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 8020d8c:	f7ef fef0 	bl	8010b70 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8020d90:	4b0b      	ldr	r3, [pc, #44]	; (8020dc0 <HAL_PCD_MspInit+0xb8>)
 8020d92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8020d94:	4b0a      	ldr	r3, [pc, #40]	; (8020dc0 <HAL_PCD_MspInit+0xb8>)
 8020d96:	490b      	ldr	r1, [pc, #44]	; (8020dc4 <HAL_PCD_MspInit+0xbc>)
 8020d98:	400a      	ands	r2, r1
 8020d9a:	63da      	str	r2, [r3, #60]	; 0x3c
 8020d9c:	e001      	b.n	8020da2 <HAL_PCD_MspInit+0x9a>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8020d9e:	f7ef fee7 	bl	8010b70 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_UCPD1_2_IRQn, 3, 0);
 8020da2:	2200      	movs	r2, #0
 8020da4:	2103      	movs	r1, #3
 8020da6:	2008      	movs	r0, #8
 8020da8:	f7ed f8e6 	bl	800df78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 8020dac:	2008      	movs	r0, #8
 8020dae:	f7ed f8f8 	bl	800dfa2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */

  /* USER CODE END USB_DRD_FS_MspInit 1 */
  }
}
 8020db2:	46c0      	nop			; (mov r8, r8)
 8020db4:	46bd      	mov	sp, r7
 8020db6:	b019      	add	sp, #100	; 0x64
 8020db8:	bd90      	pop	{r4, r7, pc}
 8020dba:	46c0      	nop			; (mov r8, r8)
 8020dbc:	40005c00 	.word	0x40005c00
 8020dc0:	40021000 	.word	0x40021000
 8020dc4:	efffffff 	.word	0xefffffff

08020dc8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8020dc8:	b580      	push	{r7, lr}
 8020dca:	b082      	sub	sp, #8
 8020dcc:	af00      	add	r7, sp, #0
 8020dce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8020dd0:	687a      	ldr	r2, [r7, #4]
 8020dd2:	23b7      	movs	r3, #183	; 0xb7
 8020dd4:	009b      	lsls	r3, r3, #2
 8020dd6:	58d2      	ldr	r2, [r2, r3]
 8020dd8:	687b      	ldr	r3, [r7, #4]
 8020dda:	21a7      	movs	r1, #167	; 0xa7
 8020ddc:	0089      	lsls	r1, r1, #2
 8020dde:	468c      	mov	ip, r1
 8020de0:	4463      	add	r3, ip
 8020de2:	0019      	movs	r1, r3
 8020de4:	0010      	movs	r0, r2
 8020de6:	f7f8 fc1d 	bl	8019624 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8020dea:	46c0      	nop			; (mov r8, r8)
 8020dec:	46bd      	mov	sp, r7
 8020dee:	b002      	add	sp, #8
 8020df0:	bd80      	pop	{r7, pc}

08020df2 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8020df2:	b590      	push	{r4, r7, lr}
 8020df4:	b083      	sub	sp, #12
 8020df6:	af00      	add	r7, sp, #0
 8020df8:	6078      	str	r0, [r7, #4]
 8020dfa:	000a      	movs	r2, r1
 8020dfc:	1cfb      	adds	r3, r7, #3
 8020dfe:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8020e00:	687a      	ldr	r2, [r7, #4]
 8020e02:	23b7      	movs	r3, #183	; 0xb7
 8020e04:	009b      	lsls	r3, r3, #2
 8020e06:	58d4      	ldr	r4, [r2, r3]
 8020e08:	1cfb      	adds	r3, r7, #3
 8020e0a:	781a      	ldrb	r2, [r3, #0]
 8020e0c:	6878      	ldr	r0, [r7, #4]
 8020e0e:	23b4      	movs	r3, #180	; 0xb4
 8020e10:	0059      	lsls	r1, r3, #1
 8020e12:	0013      	movs	r3, r2
 8020e14:	009b      	lsls	r3, r3, #2
 8020e16:	189b      	adds	r3, r3, r2
 8020e18:	00db      	lsls	r3, r3, #3
 8020e1a:	18c3      	adds	r3, r0, r3
 8020e1c:	185b      	adds	r3, r3, r1
 8020e1e:	681a      	ldr	r2, [r3, #0]
 8020e20:	1cfb      	adds	r3, r7, #3
 8020e22:	781b      	ldrb	r3, [r3, #0]
 8020e24:	0019      	movs	r1, r3
 8020e26:	0020      	movs	r0, r4
 8020e28:	f7f8 fc66 	bl	80196f8 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8020e2c:	46c0      	nop			; (mov r8, r8)
 8020e2e:	46bd      	mov	sp, r7
 8020e30:	b003      	add	sp, #12
 8020e32:	bd90      	pop	{r4, r7, pc}

08020e34 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8020e34:	b580      	push	{r7, lr}
 8020e36:	b082      	sub	sp, #8
 8020e38:	af00      	add	r7, sp, #0
 8020e3a:	6078      	str	r0, [r7, #4]
 8020e3c:	000a      	movs	r2, r1
 8020e3e:	1cfb      	adds	r3, r7, #3
 8020e40:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8020e42:	687a      	ldr	r2, [r7, #4]
 8020e44:	23b7      	movs	r3, #183	; 0xb7
 8020e46:	009b      	lsls	r3, r3, #2
 8020e48:	58d0      	ldr	r0, [r2, r3]
 8020e4a:	1cfb      	adds	r3, r7, #3
 8020e4c:	781a      	ldrb	r2, [r3, #0]
 8020e4e:	6879      	ldr	r1, [r7, #4]
 8020e50:	0013      	movs	r3, r2
 8020e52:	009b      	lsls	r3, r3, #2
 8020e54:	189b      	adds	r3, r3, r2
 8020e56:	00db      	lsls	r3, r3, #3
 8020e58:	18cb      	adds	r3, r1, r3
 8020e5a:	3328      	adds	r3, #40	; 0x28
 8020e5c:	681a      	ldr	r2, [r3, #0]
 8020e5e:	1cfb      	adds	r3, r7, #3
 8020e60:	781b      	ldrb	r3, [r3, #0]
 8020e62:	0019      	movs	r1, r3
 8020e64:	f7f8 fd30 	bl	80198c8 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8020e68:	46c0      	nop			; (mov r8, r8)
 8020e6a:	46bd      	mov	sp, r7
 8020e6c:	b002      	add	sp, #8
 8020e6e:	bd80      	pop	{r7, pc}

08020e70 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8020e70:	b580      	push	{r7, lr}
 8020e72:	b082      	sub	sp, #8
 8020e74:	af00      	add	r7, sp, #0
 8020e76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8020e78:	687a      	ldr	r2, [r7, #4]
 8020e7a:	23b7      	movs	r3, #183	; 0xb7
 8020e7c:	009b      	lsls	r3, r3, #2
 8020e7e:	58d3      	ldr	r3, [r2, r3]
 8020e80:	0018      	movs	r0, r3
 8020e82:	f7f8 fe9b 	bl	8019bbc <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8020e86:	46c0      	nop			; (mov r8, r8)
 8020e88:	46bd      	mov	sp, r7
 8020e8a:	b002      	add	sp, #8
 8020e8c:	bd80      	pop	{r7, pc}

08020e8e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8020e8e:	b580      	push	{r7, lr}
 8020e90:	b084      	sub	sp, #16
 8020e92:	af00      	add	r7, sp, #0
 8020e94:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8020e96:	230f      	movs	r3, #15
 8020e98:	18fb      	adds	r3, r7, r3
 8020e9a:	2201      	movs	r2, #1
 8020e9c:	701a      	strb	r2, [r3, #0]
  if (hpcd->Init.speed != USBD_FS_SPEED)
 8020e9e:	687b      	ldr	r3, [r7, #4]
 8020ea0:	79db      	ldrb	r3, [r3, #7]
 8020ea2:	2b02      	cmp	r3, #2
 8020ea4:	d001      	beq.n	8020eaa <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 8020ea6:	f7ea fdab 	bl	800ba00 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8020eaa:	687a      	ldr	r2, [r7, #4]
 8020eac:	23b7      	movs	r3, #183	; 0xb7
 8020eae:	009b      	lsls	r3, r3, #2
 8020eb0:	58d2      	ldr	r2, [r2, r3]
 8020eb2:	230f      	movs	r3, #15
 8020eb4:	18fb      	adds	r3, r7, r3
 8020eb6:	781b      	ldrb	r3, [r3, #0]
 8020eb8:	0019      	movs	r1, r3
 8020eba:	0010      	movs	r0, r2
 8020ebc:	f7f8 fe3b 	bl	8019b36 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8020ec0:	687a      	ldr	r2, [r7, #4]
 8020ec2:	23b7      	movs	r3, #183	; 0xb7
 8020ec4:	009b      	lsls	r3, r3, #2
 8020ec6:	58d3      	ldr	r3, [r2, r3]
 8020ec8:	0018      	movs	r0, r3
 8020eca:	f7f8 fdd5 	bl	8019a78 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8020ece:	46c0      	nop			; (mov r8, r8)
 8020ed0:	46bd      	mov	sp, r7
 8020ed2:	b004      	add	sp, #16
 8020ed4:	bd80      	pop	{r7, pc}
	...

08020ed8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8020ed8:	b580      	push	{r7, lr}
 8020eda:	b082      	sub	sp, #8
 8020edc:	af00      	add	r7, sp, #0
 8020ede:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
 /* __HAL_PCD_GATE_PHYCLOCK(hpcd);*/
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8020ee0:	687a      	ldr	r2, [r7, #4]
 8020ee2:	23b7      	movs	r3, #183	; 0xb7
 8020ee4:	009b      	lsls	r3, r3, #2
 8020ee6:	58d3      	ldr	r3, [r2, r3]
 8020ee8:	0018      	movs	r0, r3
 8020eea:	f7f8 fe35 	bl	8019b58 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8020eee:	687b      	ldr	r3, [r7, #4]
 8020ef0:	7adb      	ldrb	r3, [r3, #11]
 8020ef2:	2b00      	cmp	r3, #0
 8020ef4:	d005      	beq.n	8020f02 <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8020ef6:	4b05      	ldr	r3, [pc, #20]	; (8020f0c <HAL_PCD_SuspendCallback+0x34>)
 8020ef8:	691a      	ldr	r2, [r3, #16]
 8020efa:	4b04      	ldr	r3, [pc, #16]	; (8020f0c <HAL_PCD_SuspendCallback+0x34>)
 8020efc:	2106      	movs	r1, #6
 8020efe:	430a      	orrs	r2, r1
 8020f00:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8020f02:	46c0      	nop			; (mov r8, r8)
 8020f04:	46bd      	mov	sp, r7
 8020f06:	b002      	add	sp, #8
 8020f08:	bd80      	pop	{r7, pc}
 8020f0a:	46c0      	nop			; (mov r8, r8)
 8020f0c:	e000ed00 	.word	0xe000ed00

08020f10 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8020f10:	b580      	push	{r7, lr}
 8020f12:	b082      	sub	sp, #8
 8020f14:	af00      	add	r7, sp, #0
 8020f16:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */
 /* __HAL_PCD_UNGATE_PHYCLOCK(hpcd);*/

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8020f18:	687b      	ldr	r3, [r7, #4]
 8020f1a:	7adb      	ldrb	r3, [r3, #11]
 8020f1c:	2b00      	cmp	r3, #0
 8020f1e:	d007      	beq.n	8020f30 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8020f20:	4b09      	ldr	r3, [pc, #36]	; (8020f48 <HAL_PCD_ResumeCallback+0x38>)
 8020f22:	691a      	ldr	r2, [r3, #16]
 8020f24:	4b08      	ldr	r3, [pc, #32]	; (8020f48 <HAL_PCD_ResumeCallback+0x38>)
 8020f26:	2106      	movs	r1, #6
 8020f28:	438a      	bics	r2, r1
 8020f2a:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 8020f2c:	f000 fa7c 	bl	8021428 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8020f30:	687a      	ldr	r2, [r7, #4]
 8020f32:	23b7      	movs	r3, #183	; 0xb7
 8020f34:	009b      	lsls	r3, r3, #2
 8020f36:	58d3      	ldr	r3, [r2, r3]
 8020f38:	0018      	movs	r0, r3
 8020f3a:	f7f8 fe25 	bl	8019b88 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8020f3e:	46c0      	nop			; (mov r8, r8)
 8020f40:	46bd      	mov	sp, r7
 8020f42:	b002      	add	sp, #8
 8020f44:	bd80      	pop	{r7, pc}
 8020f46:	46c0      	nop			; (mov r8, r8)
 8020f48:	e000ed00 	.word	0xe000ed00

08020f4c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8020f4c:	b580      	push	{r7, lr}
 8020f4e:	b082      	sub	sp, #8
 8020f50:	af00      	add	r7, sp, #0
 8020f52:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_DRD_FS.pData = pdev;
 8020f54:	4a34      	ldr	r2, [pc, #208]	; (8021028 <USBD_LL_Init+0xdc>)
 8020f56:	23b7      	movs	r3, #183	; 0xb7
 8020f58:	009b      	lsls	r3, r3, #2
 8020f5a:	6879      	ldr	r1, [r7, #4]
 8020f5c:	50d1      	str	r1, [r2, r3]
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_DRD_FS;
 8020f5e:	687a      	ldr	r2, [r7, #4]
 8020f60:	23b2      	movs	r3, #178	; 0xb2
 8020f62:	009b      	lsls	r3, r3, #2
 8020f64:	4930      	ldr	r1, [pc, #192]	; (8021028 <USBD_LL_Init+0xdc>)
 8020f66:	50d1      	str	r1, [r2, r3]

  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 8020f68:	4b2f      	ldr	r3, [pc, #188]	; (8021028 <USBD_LL_Init+0xdc>)
 8020f6a:	4a30      	ldr	r2, [pc, #192]	; (802102c <USBD_LL_Init+0xe0>)
 8020f6c:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 8020f6e:	4b2e      	ldr	r3, [pc, #184]	; (8021028 <USBD_LL_Init+0xdc>)
 8020f70:	2208      	movs	r2, #8
 8020f72:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.Host_channels = 8;
 8020f74:	4b2c      	ldr	r3, [pc, #176]	; (8021028 <USBD_LL_Init+0xdc>)
 8020f76:	2208      	movs	r2, #8
 8020f78:	715a      	strb	r2, [r3, #5]
  hpcd_USB_DRD_FS.Init.speed = PCD_SPEED_FULL;
 8020f7a:	4b2b      	ldr	r3, [pc, #172]	; (8021028 <USBD_LL_Init+0xdc>)
 8020f7c:	2202      	movs	r2, #2
 8020f7e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8020f80:	4b29      	ldr	r3, [pc, #164]	; (8021028 <USBD_LL_Init+0xdc>)
 8020f82:	2202      	movs	r2, #2
 8020f84:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 8020f86:	4b28      	ldr	r3, [pc, #160]	; (8021028 <USBD_LL_Init+0xdc>)
 8020f88:	2200      	movs	r2, #0
 8020f8a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 8020f8c:	4b26      	ldr	r3, [pc, #152]	; (8021028 <USBD_LL_Init+0xdc>)
 8020f8e:	2200      	movs	r2, #0
 8020f90:	72da      	strb	r2, [r3, #11]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 8020f92:	4b25      	ldr	r3, [pc, #148]	; (8021028 <USBD_LL_Init+0xdc>)
 8020f94:	2200      	movs	r2, #0
 8020f96:	731a      	strb	r2, [r3, #12]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 8020f98:	4b23      	ldr	r3, [pc, #140]	; (8021028 <USBD_LL_Init+0xdc>)
 8020f9a:	2200      	movs	r2, #0
 8020f9c:	735a      	strb	r2, [r3, #13]
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 8020f9e:	4b22      	ldr	r3, [pc, #136]	; (8021028 <USBD_LL_Init+0xdc>)
 8020fa0:	2200      	movs	r2, #0
 8020fa2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 8020fa4:	4b20      	ldr	r3, [pc, #128]	; (8021028 <USBD_LL_Init+0xdc>)
 8020fa6:	2200      	movs	r2, #0
 8020fa8:	73da      	strb	r2, [r3, #15]
  hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 8020faa:	4b1f      	ldr	r3, [pc, #124]	; (8021028 <USBD_LL_Init+0xdc>)
 8020fac:	2200      	movs	r2, #0
 8020fae:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 8020fb0:	4b1d      	ldr	r3, [pc, #116]	; (8021028 <USBD_LL_Init+0xdc>)
 8020fb2:	0018      	movs	r0, r3
 8020fb4:	f7ee f8cc 	bl	800f150 <HAL_PCD_Init>
 8020fb8:	1e03      	subs	r3, r0, #0
 8020fba:	d001      	beq.n	8020fc0 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 8020fbc:	f7ea fd20 	bl	800ba00 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8020fc0:	687a      	ldr	r2, [r7, #4]
 8020fc2:	23b2      	movs	r3, #178	; 0xb2
 8020fc4:	009b      	lsls	r3, r3, #2
 8020fc6:	58d0      	ldr	r0, [r2, r3]
 8020fc8:	2318      	movs	r3, #24
 8020fca:	2200      	movs	r2, #0
 8020fcc:	2100      	movs	r1, #0
 8020fce:	f7ef fd5d 	bl	8010a8c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8020fd2:	687a      	ldr	r2, [r7, #4]
 8020fd4:	23b2      	movs	r3, #178	; 0xb2
 8020fd6:	009b      	lsls	r3, r3, #2
 8020fd8:	58d0      	ldr	r0, [r2, r3]
 8020fda:	2358      	movs	r3, #88	; 0x58
 8020fdc:	2200      	movs	r2, #0
 8020fde:	2180      	movs	r1, #128	; 0x80
 8020fe0:	f7ef fd54 	bl	8010a8c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8020fe4:	687a      	ldr	r2, [r7, #4]
 8020fe6:	23b2      	movs	r3, #178	; 0xb2
 8020fe8:	009b      	lsls	r3, r3, #2
 8020fea:	58d0      	ldr	r0, [r2, r3]
 8020fec:	23c0      	movs	r3, #192	; 0xc0
 8020fee:	2200      	movs	r2, #0
 8020ff0:	2181      	movs	r1, #129	; 0x81
 8020ff2:	f7ef fd4b 	bl	8010a8c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8020ff6:	687a      	ldr	r2, [r7, #4]
 8020ff8:	23b2      	movs	r3, #178	; 0xb2
 8020ffa:	009b      	lsls	r3, r3, #2
 8020ffc:	58d0      	ldr	r0, [r2, r3]
 8020ffe:	2388      	movs	r3, #136	; 0x88
 8021000:	005b      	lsls	r3, r3, #1
 8021002:	2200      	movs	r2, #0
 8021004:	2101      	movs	r1, #1
 8021006:	f7ef fd41 	bl	8010a8c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 802100a:	687a      	ldr	r2, [r7, #4]
 802100c:	23b2      	movs	r3, #178	; 0xb2
 802100e:	009b      	lsls	r3, r3, #2
 8021010:	58d0      	ldr	r0, [r2, r3]
 8021012:	2380      	movs	r3, #128	; 0x80
 8021014:	005b      	lsls	r3, r3, #1
 8021016:	2200      	movs	r2, #0
 8021018:	2182      	movs	r1, #130	; 0x82
 802101a:	f7ef fd37 	bl	8010a8c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */

  return USBD_OK;
 802101e:	2300      	movs	r3, #0
}
 8021020:	0018      	movs	r0, r3
 8021022:	46bd      	mov	sp, r7
 8021024:	b002      	add	sp, #8
 8021026:	bd80      	pop	{r7, pc}
 8021028:	2000492c 	.word	0x2000492c
 802102c:	40005c00 	.word	0x40005c00

08021030 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8021030:	b5f0      	push	{r4, r5, r6, r7, lr}
 8021032:	b085      	sub	sp, #20
 8021034:	af00      	add	r7, sp, #0
 8021036:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8021038:	210f      	movs	r1, #15
 802103a:	187b      	adds	r3, r7, r1
 802103c:	2200      	movs	r2, #0
 802103e:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8021040:	260e      	movs	r6, #14
 8021042:	19bb      	adds	r3, r7, r6
 8021044:	2200      	movs	r2, #0
 8021046:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 8021048:	687a      	ldr	r2, [r7, #4]
 802104a:	23b2      	movs	r3, #178	; 0xb2
 802104c:	009b      	lsls	r3, r3, #2
 802104e:	58d3      	ldr	r3, [r2, r3]
 8021050:	000d      	movs	r5, r1
 8021052:	187c      	adds	r4, r7, r1
 8021054:	0018      	movs	r0, r3
 8021056:	f7ee f975 	bl	800f344 <HAL_PCD_Start>
 802105a:	0003      	movs	r3, r0
 802105c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 802105e:	19bc      	adds	r4, r7, r6
 8021060:	197b      	adds	r3, r7, r5
 8021062:	781b      	ldrb	r3, [r3, #0]
 8021064:	0018      	movs	r0, r3
 8021066:	f000 f9e6 	bl	8021436 <USBD_Get_USB_Status>
 802106a:	0003      	movs	r3, r0
 802106c:	7023      	strb	r3, [r4, #0]

  return usb_status;
 802106e:	19bb      	adds	r3, r7, r6
 8021070:	781b      	ldrb	r3, [r3, #0]
}
 8021072:	0018      	movs	r0, r3
 8021074:	46bd      	mov	sp, r7
 8021076:	b005      	add	sp, #20
 8021078:	bdf0      	pop	{r4, r5, r6, r7, pc}

0802107a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 802107a:	b5f0      	push	{r4, r5, r6, r7, lr}
 802107c:	b085      	sub	sp, #20
 802107e:	af00      	add	r7, sp, #0
 8021080:	6078      	str	r0, [r7, #4]
 8021082:	000c      	movs	r4, r1
 8021084:	0010      	movs	r0, r2
 8021086:	0019      	movs	r1, r3
 8021088:	1cfb      	adds	r3, r7, #3
 802108a:	1c22      	adds	r2, r4, #0
 802108c:	701a      	strb	r2, [r3, #0]
 802108e:	1cbb      	adds	r3, r7, #2
 8021090:	1c02      	adds	r2, r0, #0
 8021092:	701a      	strb	r2, [r3, #0]
 8021094:	003b      	movs	r3, r7
 8021096:	1c0a      	adds	r2, r1, #0
 8021098:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802109a:	260f      	movs	r6, #15
 802109c:	19bb      	adds	r3, r7, r6
 802109e:	2200      	movs	r2, #0
 80210a0:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80210a2:	250e      	movs	r5, #14
 80210a4:	197b      	adds	r3, r7, r5
 80210a6:	2200      	movs	r2, #0
 80210a8:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80210aa:	687a      	ldr	r2, [r7, #4]
 80210ac:	23b2      	movs	r3, #178	; 0xb2
 80210ae:	009b      	lsls	r3, r3, #2
 80210b0:	58d0      	ldr	r0, [r2, r3]
 80210b2:	19bc      	adds	r4, r7, r6
 80210b4:	1cbb      	adds	r3, r7, #2
 80210b6:	781d      	ldrb	r5, [r3, #0]
 80210b8:	003b      	movs	r3, r7
 80210ba:	881a      	ldrh	r2, [r3, #0]
 80210bc:	1cfb      	adds	r3, r7, #3
 80210be:	7819      	ldrb	r1, [r3, #0]
 80210c0:	002b      	movs	r3, r5
 80210c2:	f7ee faa5 	bl	800f610 <HAL_PCD_EP_Open>
 80210c6:	0003      	movs	r3, r0
 80210c8:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80210ca:	250e      	movs	r5, #14
 80210cc:	197c      	adds	r4, r7, r5
 80210ce:	19bb      	adds	r3, r7, r6
 80210d0:	781b      	ldrb	r3, [r3, #0]
 80210d2:	0018      	movs	r0, r3
 80210d4:	f000 f9af 	bl	8021436 <USBD_Get_USB_Status>
 80210d8:	0003      	movs	r3, r0
 80210da:	7023      	strb	r3, [r4, #0]

  return usb_status;
 80210dc:	197b      	adds	r3, r7, r5
 80210de:	781b      	ldrb	r3, [r3, #0]
}
 80210e0:	0018      	movs	r0, r3
 80210e2:	46bd      	mov	sp, r7
 80210e4:	b005      	add	sp, #20
 80210e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080210e8 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80210e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80210ea:	b085      	sub	sp, #20
 80210ec:	af00      	add	r7, sp, #0
 80210ee:	6078      	str	r0, [r7, #4]
 80210f0:	000a      	movs	r2, r1
 80210f2:	1cfb      	adds	r3, r7, #3
 80210f4:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80210f6:	210f      	movs	r1, #15
 80210f8:	187b      	adds	r3, r7, r1
 80210fa:	2200      	movs	r2, #0
 80210fc:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80210fe:	260e      	movs	r6, #14
 8021100:	19bb      	adds	r3, r7, r6
 8021102:	2200      	movs	r2, #0
 8021104:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8021106:	687a      	ldr	r2, [r7, #4]
 8021108:	23b2      	movs	r3, #178	; 0xb2
 802110a:	009b      	lsls	r3, r3, #2
 802110c:	58d2      	ldr	r2, [r2, r3]
 802110e:	000d      	movs	r5, r1
 8021110:	187c      	adds	r4, r7, r1
 8021112:	1cfb      	adds	r3, r7, #3
 8021114:	781b      	ldrb	r3, [r3, #0]
 8021116:	0019      	movs	r1, r3
 8021118:	0010      	movs	r0, r2
 802111a:	f7ee faea 	bl	800f6f2 <HAL_PCD_EP_Close>
 802111e:	0003      	movs	r3, r0
 8021120:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8021122:	19bc      	adds	r4, r7, r6
 8021124:	197b      	adds	r3, r7, r5
 8021126:	781b      	ldrb	r3, [r3, #0]
 8021128:	0018      	movs	r0, r3
 802112a:	f000 f984 	bl	8021436 <USBD_Get_USB_Status>
 802112e:	0003      	movs	r3, r0
 8021130:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8021132:	19bb      	adds	r3, r7, r6
 8021134:	781b      	ldrb	r3, [r3, #0]
}
 8021136:	0018      	movs	r0, r3
 8021138:	46bd      	mov	sp, r7
 802113a:	b005      	add	sp, #20
 802113c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0802113e <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 802113e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8021140:	b085      	sub	sp, #20
 8021142:	af00      	add	r7, sp, #0
 8021144:	6078      	str	r0, [r7, #4]
 8021146:	000a      	movs	r2, r1
 8021148:	1cfb      	adds	r3, r7, #3
 802114a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802114c:	210f      	movs	r1, #15
 802114e:	187b      	adds	r3, r7, r1
 8021150:	2200      	movs	r2, #0
 8021152:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8021154:	260e      	movs	r6, #14
 8021156:	19bb      	adds	r3, r7, r6
 8021158:	2200      	movs	r2, #0
 802115a:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 802115c:	687a      	ldr	r2, [r7, #4]
 802115e:	23b2      	movs	r3, #178	; 0xb2
 8021160:	009b      	lsls	r3, r3, #2
 8021162:	58d2      	ldr	r2, [r2, r3]
 8021164:	000d      	movs	r5, r1
 8021166:	187c      	adds	r4, r7, r1
 8021168:	1cfb      	adds	r3, r7, #3
 802116a:	781b      	ldrb	r3, [r3, #0]
 802116c:	0019      	movs	r1, r3
 802116e:	0010      	movs	r0, r2
 8021170:	f7ee fba0 	bl	800f8b4 <HAL_PCD_EP_SetStall>
 8021174:	0003      	movs	r3, r0
 8021176:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8021178:	19bc      	adds	r4, r7, r6
 802117a:	197b      	adds	r3, r7, r5
 802117c:	781b      	ldrb	r3, [r3, #0]
 802117e:	0018      	movs	r0, r3
 8021180:	f000 f959 	bl	8021436 <USBD_Get_USB_Status>
 8021184:	0003      	movs	r3, r0
 8021186:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8021188:	19bb      	adds	r3, r7, r6
 802118a:	781b      	ldrb	r3, [r3, #0]
}
 802118c:	0018      	movs	r0, r3
 802118e:	46bd      	mov	sp, r7
 8021190:	b005      	add	sp, #20
 8021192:	bdf0      	pop	{r4, r5, r6, r7, pc}

08021194 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8021194:	b5f0      	push	{r4, r5, r6, r7, lr}
 8021196:	b085      	sub	sp, #20
 8021198:	af00      	add	r7, sp, #0
 802119a:	6078      	str	r0, [r7, #4]
 802119c:	000a      	movs	r2, r1
 802119e:	1cfb      	adds	r3, r7, #3
 80211a0:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80211a2:	210f      	movs	r1, #15
 80211a4:	187b      	adds	r3, r7, r1
 80211a6:	2200      	movs	r2, #0
 80211a8:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80211aa:	260e      	movs	r6, #14
 80211ac:	19bb      	adds	r3, r7, r6
 80211ae:	2200      	movs	r2, #0
 80211b0:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80211b2:	687a      	ldr	r2, [r7, #4]
 80211b4:	23b2      	movs	r3, #178	; 0xb2
 80211b6:	009b      	lsls	r3, r3, #2
 80211b8:	58d2      	ldr	r2, [r2, r3]
 80211ba:	000d      	movs	r5, r1
 80211bc:	187c      	adds	r4, r7, r1
 80211be:	1cfb      	adds	r3, r7, #3
 80211c0:	781b      	ldrb	r3, [r3, #0]
 80211c2:	0019      	movs	r1, r3
 80211c4:	0010      	movs	r0, r2
 80211c6:	f7ee fbd3 	bl	800f970 <HAL_PCD_EP_ClrStall>
 80211ca:	0003      	movs	r3, r0
 80211cc:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80211ce:	19bc      	adds	r4, r7, r6
 80211d0:	197b      	adds	r3, r7, r5
 80211d2:	781b      	ldrb	r3, [r3, #0]
 80211d4:	0018      	movs	r0, r3
 80211d6:	f000 f92e 	bl	8021436 <USBD_Get_USB_Status>
 80211da:	0003      	movs	r3, r0
 80211dc:	7023      	strb	r3, [r4, #0]

  return usb_status;
 80211de:	19bb      	adds	r3, r7, r6
 80211e0:	781b      	ldrb	r3, [r3, #0]
}
 80211e2:	0018      	movs	r0, r3
 80211e4:	46bd      	mov	sp, r7
 80211e6:	b005      	add	sp, #20
 80211e8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080211ea <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80211ea:	b580      	push	{r7, lr}
 80211ec:	b084      	sub	sp, #16
 80211ee:	af00      	add	r7, sp, #0
 80211f0:	6078      	str	r0, [r7, #4]
 80211f2:	000a      	movs	r2, r1
 80211f4:	1cfb      	adds	r3, r7, #3
 80211f6:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80211f8:	687a      	ldr	r2, [r7, #4]
 80211fa:	23b2      	movs	r3, #178	; 0xb2
 80211fc:	009b      	lsls	r3, r3, #2
 80211fe:	58d3      	ldr	r3, [r2, r3]
 8021200:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8021202:	1cfb      	adds	r3, r7, #3
 8021204:	781b      	ldrb	r3, [r3, #0]
 8021206:	b25b      	sxtb	r3, r3
 8021208:	2b00      	cmp	r3, #0
 802120a:	da0c      	bge.n	8021226 <USBD_LL_IsStallEP+0x3c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 802120c:	1cfb      	adds	r3, r7, #3
 802120e:	781b      	ldrb	r3, [r3, #0]
 8021210:	227f      	movs	r2, #127	; 0x7f
 8021212:	401a      	ands	r2, r3
 8021214:	68f9      	ldr	r1, [r7, #12]
 8021216:	0013      	movs	r3, r2
 8021218:	009b      	lsls	r3, r3, #2
 802121a:	189b      	adds	r3, r3, r2
 802121c:	00db      	lsls	r3, r3, #3
 802121e:	18cb      	adds	r3, r1, r3
 8021220:	3316      	adds	r3, #22
 8021222:	781b      	ldrb	r3, [r3, #0]
 8021224:	e00d      	b.n	8021242 <USBD_LL_IsStallEP+0x58>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8021226:	1cfb      	adds	r3, r7, #3
 8021228:	781b      	ldrb	r3, [r3, #0]
 802122a:	227f      	movs	r2, #127	; 0x7f
 802122c:	401a      	ands	r2, r3
 802122e:	68f8      	ldr	r0, [r7, #12]
 8021230:	23ab      	movs	r3, #171	; 0xab
 8021232:	0059      	lsls	r1, r3, #1
 8021234:	0013      	movs	r3, r2
 8021236:	009b      	lsls	r3, r3, #2
 8021238:	189b      	adds	r3, r3, r2
 802123a:	00db      	lsls	r3, r3, #3
 802123c:	18c3      	adds	r3, r0, r3
 802123e:	185b      	adds	r3, r3, r1
 8021240:	781b      	ldrb	r3, [r3, #0]
  }
}
 8021242:	0018      	movs	r0, r3
 8021244:	46bd      	mov	sp, r7
 8021246:	b004      	add	sp, #16
 8021248:	bd80      	pop	{r7, pc}

0802124a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 802124a:	b5f0      	push	{r4, r5, r6, r7, lr}
 802124c:	b085      	sub	sp, #20
 802124e:	af00      	add	r7, sp, #0
 8021250:	6078      	str	r0, [r7, #4]
 8021252:	000a      	movs	r2, r1
 8021254:	1cfb      	adds	r3, r7, #3
 8021256:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8021258:	210f      	movs	r1, #15
 802125a:	187b      	adds	r3, r7, r1
 802125c:	2200      	movs	r2, #0
 802125e:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8021260:	260e      	movs	r6, #14
 8021262:	19bb      	adds	r3, r7, r6
 8021264:	2200      	movs	r2, #0
 8021266:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8021268:	687a      	ldr	r2, [r7, #4]
 802126a:	23b2      	movs	r3, #178	; 0xb2
 802126c:	009b      	lsls	r3, r3, #2
 802126e:	58d2      	ldr	r2, [r2, r3]
 8021270:	000d      	movs	r5, r1
 8021272:	187c      	adds	r4, r7, r1
 8021274:	1cfb      	adds	r3, r7, #3
 8021276:	781b      	ldrb	r3, [r3, #0]
 8021278:	0019      	movs	r1, r3
 802127a:	0010      	movs	r0, r2
 802127c:	f7ee f99e 	bl	800f5bc <HAL_PCD_SetAddress>
 8021280:	0003      	movs	r3, r0
 8021282:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8021284:	19bc      	adds	r4, r7, r6
 8021286:	197b      	adds	r3, r7, r5
 8021288:	781b      	ldrb	r3, [r3, #0]
 802128a:	0018      	movs	r0, r3
 802128c:	f000 f8d3 	bl	8021436 <USBD_Get_USB_Status>
 8021290:	0003      	movs	r3, r0
 8021292:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8021294:	19bb      	adds	r3, r7, r6
 8021296:	781b      	ldrb	r3, [r3, #0]
}
 8021298:	0018      	movs	r0, r3
 802129a:	46bd      	mov	sp, r7
 802129c:	b005      	add	sp, #20
 802129e:	bdf0      	pop	{r4, r5, r6, r7, pc}

080212a0 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80212a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80212a2:	b087      	sub	sp, #28
 80212a4:	af00      	add	r7, sp, #0
 80212a6:	60f8      	str	r0, [r7, #12]
 80212a8:	607a      	str	r2, [r7, #4]
 80212aa:	603b      	str	r3, [r7, #0]
 80212ac:	230b      	movs	r3, #11
 80212ae:	18fb      	adds	r3, r7, r3
 80212b0:	1c0a      	adds	r2, r1, #0
 80212b2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80212b4:	2617      	movs	r6, #23
 80212b6:	19bb      	adds	r3, r7, r6
 80212b8:	2200      	movs	r2, #0
 80212ba:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80212bc:	2516      	movs	r5, #22
 80212be:	197b      	adds	r3, r7, r5
 80212c0:	2200      	movs	r2, #0
 80212c2:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80212c4:	68fa      	ldr	r2, [r7, #12]
 80212c6:	23b2      	movs	r3, #178	; 0xb2
 80212c8:	009b      	lsls	r3, r3, #2
 80212ca:	58d0      	ldr	r0, [r2, r3]
 80212cc:	19bc      	adds	r4, r7, r6
 80212ce:	683d      	ldr	r5, [r7, #0]
 80212d0:	687a      	ldr	r2, [r7, #4]
 80212d2:	230b      	movs	r3, #11
 80212d4:	18fb      	adds	r3, r7, r3
 80212d6:	7819      	ldrb	r1, [r3, #0]
 80212d8:	002b      	movs	r3, r5
 80212da:	f7ee faae 	bl	800f83a <HAL_PCD_EP_Transmit>
 80212de:	0003      	movs	r3, r0
 80212e0:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80212e2:	2516      	movs	r5, #22
 80212e4:	197c      	adds	r4, r7, r5
 80212e6:	19bb      	adds	r3, r7, r6
 80212e8:	781b      	ldrb	r3, [r3, #0]
 80212ea:	0018      	movs	r0, r3
 80212ec:	f000 f8a3 	bl	8021436 <USBD_Get_USB_Status>
 80212f0:	0003      	movs	r3, r0
 80212f2:	7023      	strb	r3, [r4, #0]

  return usb_status;
 80212f4:	197b      	adds	r3, r7, r5
 80212f6:	781b      	ldrb	r3, [r3, #0]
}
 80212f8:	0018      	movs	r0, r3
 80212fa:	46bd      	mov	sp, r7
 80212fc:	b007      	add	sp, #28
 80212fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08021300 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8021300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8021302:	b087      	sub	sp, #28
 8021304:	af00      	add	r7, sp, #0
 8021306:	60f8      	str	r0, [r7, #12]
 8021308:	607a      	str	r2, [r7, #4]
 802130a:	603b      	str	r3, [r7, #0]
 802130c:	230b      	movs	r3, #11
 802130e:	18fb      	adds	r3, r7, r3
 8021310:	1c0a      	adds	r2, r1, #0
 8021312:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8021314:	2617      	movs	r6, #23
 8021316:	19bb      	adds	r3, r7, r6
 8021318:	2200      	movs	r2, #0
 802131a:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 802131c:	2516      	movs	r5, #22
 802131e:	197b      	adds	r3, r7, r5
 8021320:	2200      	movs	r2, #0
 8021322:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8021324:	68fa      	ldr	r2, [r7, #12]
 8021326:	23b2      	movs	r3, #178	; 0xb2
 8021328:	009b      	lsls	r3, r3, #2
 802132a:	58d0      	ldr	r0, [r2, r3]
 802132c:	19bc      	adds	r4, r7, r6
 802132e:	683d      	ldr	r5, [r7, #0]
 8021330:	687a      	ldr	r2, [r7, #4]
 8021332:	230b      	movs	r3, #11
 8021334:	18fb      	adds	r3, r7, r3
 8021336:	7819      	ldrb	r1, [r3, #0]
 8021338:	002b      	movs	r3, r5
 802133a:	f7ee fa2d 	bl	800f798 <HAL_PCD_EP_Receive>
 802133e:	0003      	movs	r3, r0
 8021340:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8021342:	2516      	movs	r5, #22
 8021344:	197c      	adds	r4, r7, r5
 8021346:	19bb      	adds	r3, r7, r6
 8021348:	781b      	ldrb	r3, [r3, #0]
 802134a:	0018      	movs	r0, r3
 802134c:	f000 f873 	bl	8021436 <USBD_Get_USB_Status>
 8021350:	0003      	movs	r3, r0
 8021352:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8021354:	197b      	adds	r3, r7, r5
 8021356:	781b      	ldrb	r3, [r3, #0]
}
 8021358:	0018      	movs	r0, r3
 802135a:	46bd      	mov	sp, r7
 802135c:	b007      	add	sp, #28
 802135e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08021360 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8021360:	b580      	push	{r7, lr}
 8021362:	b082      	sub	sp, #8
 8021364:	af00      	add	r7, sp, #0
 8021366:	6078      	str	r0, [r7, #4]
 8021368:	000a      	movs	r2, r1
 802136a:	1cfb      	adds	r3, r7, #3
 802136c:	701a      	strb	r2, [r3, #0]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 802136e:	687a      	ldr	r2, [r7, #4]
 8021370:	23b2      	movs	r3, #178	; 0xb2
 8021372:	009b      	lsls	r3, r3, #2
 8021374:	58d2      	ldr	r2, [r2, r3]
 8021376:	1cfb      	adds	r3, r7, #3
 8021378:	781b      	ldrb	r3, [r3, #0]
 802137a:	0019      	movs	r1, r3
 802137c:	0010      	movs	r0, r2
 802137e:	f7ee fa43 	bl	800f808 <HAL_PCD_EP_GetRxCount>
 8021382:	0003      	movs	r3, r0
}
 8021384:	0018      	movs	r0, r3
 8021386:	46bd      	mov	sp, r7
 8021388:	b002      	add	sp, #8
 802138a:	bd80      	pop	{r7, pc}

0802138c <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 802138c:	b580      	push	{r7, lr}
 802138e:	b082      	sub	sp, #8
 8021390:	af00      	add	r7, sp, #0
 8021392:	6078      	str	r0, [r7, #4]
 8021394:	000a      	movs	r2, r1
 8021396:	1cfb      	adds	r3, r7, #3
 8021398:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 802139a:	1cfb      	adds	r3, r7, #3
 802139c:	781b      	ldrb	r3, [r3, #0]
 802139e:	2b00      	cmp	r3, #0
 80213a0:	d002      	beq.n	80213a8 <HAL_PCDEx_LPM_Callback+0x1c>
 80213a2:	2b01      	cmp	r3, #1
 80213a4:	d014      	beq.n	80213d0 <HAL_PCDEx_LPM_Callback+0x44>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 80213a6:	e025      	b.n	80213f4 <HAL_PCDEx_LPM_Callback+0x68>
    if (hpcd->Init.low_power_enable)
 80213a8:	687b      	ldr	r3, [r7, #4]
 80213aa:	7adb      	ldrb	r3, [r3, #11]
 80213ac:	2b00      	cmp	r3, #0
 80213ae:	d007      	beq.n	80213c0 <HAL_PCDEx_LPM_Callback+0x34>
      SystemClockConfig_Resume();
 80213b0:	f000 f83a 	bl	8021428 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80213b4:	4b11      	ldr	r3, [pc, #68]	; (80213fc <HAL_PCDEx_LPM_Callback+0x70>)
 80213b6:	691a      	ldr	r2, [r3, #16]
 80213b8:	4b10      	ldr	r3, [pc, #64]	; (80213fc <HAL_PCDEx_LPM_Callback+0x70>)
 80213ba:	2106      	movs	r1, #6
 80213bc:	438a      	bics	r2, r1
 80213be:	611a      	str	r2, [r3, #16]
    USBD_LL_Resume(hpcd->pData);
 80213c0:	687a      	ldr	r2, [r7, #4]
 80213c2:	23b7      	movs	r3, #183	; 0xb7
 80213c4:	009b      	lsls	r3, r3, #2
 80213c6:	58d3      	ldr	r3, [r2, r3]
 80213c8:	0018      	movs	r0, r3
 80213ca:	f7f8 fbdd 	bl	8019b88 <USBD_LL_Resume>
    break;
 80213ce:	e011      	b.n	80213f4 <HAL_PCDEx_LPM_Callback+0x68>
    USBD_LL_Suspend(hpcd->pData);
 80213d0:	687a      	ldr	r2, [r7, #4]
 80213d2:	23b7      	movs	r3, #183	; 0xb7
 80213d4:	009b      	lsls	r3, r3, #2
 80213d6:	58d3      	ldr	r3, [r2, r3]
 80213d8:	0018      	movs	r0, r3
 80213da:	f7f8 fbbd 	bl	8019b58 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80213de:	687b      	ldr	r3, [r7, #4]
 80213e0:	7adb      	ldrb	r3, [r3, #11]
 80213e2:	2b00      	cmp	r3, #0
 80213e4:	d005      	beq.n	80213f2 <HAL_PCDEx_LPM_Callback+0x66>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80213e6:	4b05      	ldr	r3, [pc, #20]	; (80213fc <HAL_PCDEx_LPM_Callback+0x70>)
 80213e8:	691a      	ldr	r2, [r3, #16]
 80213ea:	4b04      	ldr	r3, [pc, #16]	; (80213fc <HAL_PCDEx_LPM_Callback+0x70>)
 80213ec:	2106      	movs	r1, #6
 80213ee:	430a      	orrs	r2, r1
 80213f0:	611a      	str	r2, [r3, #16]
    break;
 80213f2:	46c0      	nop			; (mov r8, r8)
}
 80213f4:	46c0      	nop			; (mov r8, r8)
 80213f6:	46bd      	mov	sp, r7
 80213f8:	b002      	add	sp, #8
 80213fa:	bd80      	pop	{r7, pc}
 80213fc:	e000ed00 	.word	0xe000ed00

08021400 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8021400:	b580      	push	{r7, lr}
 8021402:	b082      	sub	sp, #8
 8021404:	af00      	add	r7, sp, #0
 8021406:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8021408:	4b02      	ldr	r3, [pc, #8]	; (8021414 <USBD_static_malloc+0x14>)
}
 802140a:	0018      	movs	r0, r3
 802140c:	46bd      	mov	sp, r7
 802140e:	b002      	add	sp, #8
 8021410:	bd80      	pop	{r7, pc}
 8021412:	46c0      	nop			; (mov r8, r8)
 8021414:	20004c0c 	.word	0x20004c0c

08021418 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8021418:	b580      	push	{r7, lr}
 802141a:	b082      	sub	sp, #8
 802141c:	af00      	add	r7, sp, #0
 802141e:	6078      	str	r0, [r7, #4]

}
 8021420:	46c0      	nop			; (mov r8, r8)
 8021422:	46bd      	mov	sp, r7
 8021424:	b002      	add	sp, #8
 8021426:	bd80      	pop	{r7, pc}

08021428 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8021428:	b580      	push	{r7, lr}
 802142a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 802142c:	f7e9 fcde 	bl	800adec <SystemClock_Config>
}
 8021430:	46c0      	nop			; (mov r8, r8)
 8021432:	46bd      	mov	sp, r7
 8021434:	bd80      	pop	{r7, pc}

08021436 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8021436:	b580      	push	{r7, lr}
 8021438:	b084      	sub	sp, #16
 802143a:	af00      	add	r7, sp, #0
 802143c:	0002      	movs	r2, r0
 802143e:	1dfb      	adds	r3, r7, #7
 8021440:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8021442:	230f      	movs	r3, #15
 8021444:	18fb      	adds	r3, r7, r3
 8021446:	2200      	movs	r2, #0
 8021448:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 802144a:	1dfb      	adds	r3, r7, #7
 802144c:	781b      	ldrb	r3, [r3, #0]
 802144e:	2b03      	cmp	r3, #3
 8021450:	d017      	beq.n	8021482 <USBD_Get_USB_Status+0x4c>
 8021452:	dc1b      	bgt.n	802148c <USBD_Get_USB_Status+0x56>
 8021454:	2b02      	cmp	r3, #2
 8021456:	d00f      	beq.n	8021478 <USBD_Get_USB_Status+0x42>
 8021458:	dc18      	bgt.n	802148c <USBD_Get_USB_Status+0x56>
 802145a:	2b00      	cmp	r3, #0
 802145c:	d002      	beq.n	8021464 <USBD_Get_USB_Status+0x2e>
 802145e:	2b01      	cmp	r3, #1
 8021460:	d005      	beq.n	802146e <USBD_Get_USB_Status+0x38>
 8021462:	e013      	b.n	802148c <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8021464:	230f      	movs	r3, #15
 8021466:	18fb      	adds	r3, r7, r3
 8021468:	2200      	movs	r2, #0
 802146a:	701a      	strb	r2, [r3, #0]
    break;
 802146c:	e013      	b.n	8021496 <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 802146e:	230f      	movs	r3, #15
 8021470:	18fb      	adds	r3, r7, r3
 8021472:	2203      	movs	r2, #3
 8021474:	701a      	strb	r2, [r3, #0]
    break;
 8021476:	e00e      	b.n	8021496 <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8021478:	230f      	movs	r3, #15
 802147a:	18fb      	adds	r3, r7, r3
 802147c:	2201      	movs	r2, #1
 802147e:	701a      	strb	r2, [r3, #0]
    break;
 8021480:	e009      	b.n	8021496 <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8021482:	230f      	movs	r3, #15
 8021484:	18fb      	adds	r3, r7, r3
 8021486:	2203      	movs	r2, #3
 8021488:	701a      	strb	r2, [r3, #0]
    break;
 802148a:	e004      	b.n	8021496 <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 802148c:	230f      	movs	r3, #15
 802148e:	18fb      	adds	r3, r7, r3
 8021490:	2203      	movs	r2, #3
 8021492:	701a      	strb	r2, [r3, #0]
    break;
 8021494:	46c0      	nop			; (mov r8, r8)
  }
  return usb_status;
 8021496:	230f      	movs	r3, #15
 8021498:	18fb      	adds	r3, r7, r3
 802149a:	781b      	ldrb	r3, [r3, #0]
}
 802149c:	0018      	movs	r0, r3
 802149e:	46bd      	mov	sp, r7
 80214a0:	b004      	add	sp, #16
 80214a2:	bd80      	pop	{r7, pc}

080214a4 <BSP_GUI_LoadDataFromFlash>:
static GUI_StatusTypeDef        LoadSettingsFromFlash(uint32_t Address, uint32_t *pSettings, uint32_t Size);
static GUI_StatusTypeDef        SavePDOInFlash(uint32_t Address, uint32_t *pListOfPDO);
static GUI_StatusTypeDef        SaveSettingsInFlash(uint32_t Address, uint32_t *pSettings, uint32_t Size);

GUI_StatusTypeDef BSP_GUI_LoadDataFromFlash(void)
{
 80214a4:	b580      	push	{r7, lr}
 80214a6:	b086      	sub	sp, #24
 80214a8:	af02      	add	r7, sp, #8
  GUI_StatusTypeDef _status = GUI_ERROR;
 80214aa:	230f      	movs	r3, #15
 80214ac:	18fb      	adds	r3, r7, r3
 80214ae:	2203      	movs	r2, #3
 80214b0:	701a      	strb	r2, [r3, #0]
#if defined(GUI_FLASH_MAGIC_NUMBER)
  uint32_t _addr = GUI_FLASH_MAGIC_NUMBER;
 80214b2:	4bc0      	ldr	r3, [pc, #768]	; (80217b4 <BSP_GUI_LoadDataFromFlash+0x310>)
 80214b4:	681a      	ldr	r2, [r3, #0]
 80214b6:	23c0      	movs	r3, #192	; 0xc0
 80214b8:	049b      	lsls	r3, r3, #18
 80214ba:	4013      	ands	r3, r2
 80214bc:	d00e      	beq.n	80214dc <BSP_GUI_LoadDataFromFlash+0x38>
 80214be:	4bbd      	ldr	r3, [pc, #756]	; (80217b4 <BSP_GUI_LoadDataFromFlash+0x310>)
 80214c0:	681a      	ldr	r2, [r3, #0]
 80214c2:	23c0      	movs	r3, #192	; 0xc0
 80214c4:	049b      	lsls	r3, r3, #18
 80214c6:	401a      	ands	r2, r3
 80214c8:	2380      	movs	r3, #128	; 0x80
 80214ca:	045b      	lsls	r3, r3, #17
 80214cc:	429a      	cmp	r2, r3
 80214ce:	d110      	bne.n	80214f2 <BSP_GUI_LoadDataFromFlash+0x4e>
 80214d0:	4bb9      	ldr	r3, [pc, #740]	; (80217b8 <BSP_GUI_LoadDataFromFlash+0x314>)
 80214d2:	681a      	ldr	r2, [r3, #0]
 80214d4:	2380      	movs	r3, #128	; 0x80
 80214d6:	039b      	lsls	r3, r3, #14
 80214d8:	4013      	ands	r3, r2
 80214da:	d10a      	bne.n	80214f2 <BSP_GUI_LoadDataFromFlash+0x4e>
 80214dc:	4bb7      	ldr	r3, [pc, #732]	; (80217bc <BSP_GUI_LoadDataFromFlash+0x318>)
 80214de:	681b      	ldr	r3, [r3, #0]
 80214e0:	029b      	lsls	r3, r3, #10
 80214e2:	4ab7      	ldr	r2, [pc, #732]	; (80217c0 <BSP_GUI_LoadDataFromFlash+0x31c>)
 80214e4:	4013      	ands	r3, r2
 80214e6:	0adb      	lsrs	r3, r3, #11
 80214e8:	031b      	lsls	r3, r3, #12
 80214ea:	4ab6      	ldr	r2, [pc, #728]	; (80217c4 <BSP_GUI_LoadDataFromFlash+0x320>)
 80214ec:	4694      	mov	ip, r2
 80214ee:	4463      	add	r3, ip
 80214f0:	e00a      	b.n	8021508 <BSP_GUI_LoadDataFromFlash+0x64>
 80214f2:	4bb2      	ldr	r3, [pc, #712]	; (80217bc <BSP_GUI_LoadDataFromFlash+0x318>)
 80214f4:	681b      	ldr	r3, [r3, #0]
 80214f6:	029b      	lsls	r3, r3, #10
 80214f8:	085b      	lsrs	r3, r3, #1
 80214fa:	4ab3      	ldr	r2, [pc, #716]	; (80217c8 <BSP_GUI_LoadDataFromFlash+0x324>)
 80214fc:	4013      	ands	r3, r2
 80214fe:	0adb      	lsrs	r3, r3, #11
 8021500:	031b      	lsls	r3, r3, #12
 8021502:	4ab0      	ldr	r2, [pc, #704]	; (80217c4 <BSP_GUI_LoadDataFromFlash+0x320>)
 8021504:	4694      	mov	ip, r2
 8021506:	4463      	add	r3, ip
 8021508:	60bb      	str	r3, [r7, #8]
#else
  uint32_t _addr = GUI_FLASH_ADDR_NB_PDO_SNK_P0;
#endif /* GUI_FLASH_MAGIC_NUMBER */

  /* Check that we did not reach the end of page */
  if (GUI_FLASH_ADDR_RESERVED > ADDR_FLASH_PAGE_END)
 802150a:	4baa      	ldr	r3, [pc, #680]	; (80217b4 <BSP_GUI_LoadDataFromFlash+0x310>)
 802150c:	681a      	ldr	r2, [r3, #0]
 802150e:	23c0      	movs	r3, #192	; 0xc0
 8021510:	049b      	lsls	r3, r3, #18
 8021512:	4013      	ands	r3, r2
 8021514:	d00e      	beq.n	8021534 <BSP_GUI_LoadDataFromFlash+0x90>
 8021516:	4ba7      	ldr	r3, [pc, #668]	; (80217b4 <BSP_GUI_LoadDataFromFlash+0x310>)
 8021518:	681a      	ldr	r2, [r3, #0]
 802151a:	23c0      	movs	r3, #192	; 0xc0
 802151c:	049b      	lsls	r3, r3, #18
 802151e:	401a      	ands	r2, r3
 8021520:	2380      	movs	r3, #128	; 0x80
 8021522:	045b      	lsls	r3, r3, #17
 8021524:	429a      	cmp	r2, r3
 8021526:	d10f      	bne.n	8021548 <BSP_GUI_LoadDataFromFlash+0xa4>
 8021528:	4ba3      	ldr	r3, [pc, #652]	; (80217b8 <BSP_GUI_LoadDataFromFlash+0x314>)
 802152a:	681a      	ldr	r2, [r3, #0]
 802152c:	2380      	movs	r3, #128	; 0x80
 802152e:	039b      	lsls	r3, r3, #14
 8021530:	4013      	ands	r3, r2
 8021532:	d109      	bne.n	8021548 <BSP_GUI_LoadDataFromFlash+0xa4>
 8021534:	4ba1      	ldr	r3, [pc, #644]	; (80217bc <BSP_GUI_LoadDataFromFlash+0x318>)
 8021536:	681b      	ldr	r3, [r3, #0]
 8021538:	029b      	lsls	r3, r3, #10
 802153a:	4aa1      	ldr	r2, [pc, #644]	; (80217c0 <BSP_GUI_LoadDataFromFlash+0x31c>)
 802153c:	4013      	ands	r3, r2
 802153e:	0adb      	lsrs	r3, r3, #11
 8021540:	031b      	lsls	r3, r3, #12
 8021542:	4aa2      	ldr	r2, [pc, #648]	; (80217cc <BSP_GUI_LoadDataFromFlash+0x328>)
 8021544:	189a      	adds	r2, r3, r2
 8021546:	e009      	b.n	802155c <BSP_GUI_LoadDataFromFlash+0xb8>
 8021548:	4b9c      	ldr	r3, [pc, #624]	; (80217bc <BSP_GUI_LoadDataFromFlash+0x318>)
 802154a:	681b      	ldr	r3, [r3, #0]
 802154c:	029b      	lsls	r3, r3, #10
 802154e:	085b      	lsrs	r3, r3, #1
 8021550:	4a9d      	ldr	r2, [pc, #628]	; (80217c8 <BSP_GUI_LoadDataFromFlash+0x324>)
 8021552:	4013      	ands	r3, r2
 8021554:	0adb      	lsrs	r3, r3, #11
 8021556:	031b      	lsls	r3, r3, #12
 8021558:	4a9c      	ldr	r2, [pc, #624]	; (80217cc <BSP_GUI_LoadDataFromFlash+0x328>)
 802155a:	189a      	adds	r2, r3, r2
 802155c:	4b95      	ldr	r3, [pc, #596]	; (80217b4 <BSP_GUI_LoadDataFromFlash+0x310>)
 802155e:	6819      	ldr	r1, [r3, #0]
 8021560:	23c0      	movs	r3, #192	; 0xc0
 8021562:	049b      	lsls	r3, r3, #18
 8021564:	400b      	ands	r3, r1
 8021566:	d00e      	beq.n	8021586 <BSP_GUI_LoadDataFromFlash+0xe2>
 8021568:	4b92      	ldr	r3, [pc, #584]	; (80217b4 <BSP_GUI_LoadDataFromFlash+0x310>)
 802156a:	6819      	ldr	r1, [r3, #0]
 802156c:	23c0      	movs	r3, #192	; 0xc0
 802156e:	049b      	lsls	r3, r3, #18
 8021570:	4019      	ands	r1, r3
 8021572:	2380      	movs	r3, #128	; 0x80
 8021574:	045b      	lsls	r3, r3, #17
 8021576:	4299      	cmp	r1, r3
 8021578:	d112      	bne.n	80215a0 <BSP_GUI_LoadDataFromFlash+0xfc>
 802157a:	4b8f      	ldr	r3, [pc, #572]	; (80217b8 <BSP_GUI_LoadDataFromFlash+0x314>)
 802157c:	6819      	ldr	r1, [r3, #0]
 802157e:	2380      	movs	r3, #128	; 0x80
 8021580:	039b      	lsls	r3, r3, #14
 8021582:	400b      	ands	r3, r1
 8021584:	d10c      	bne.n	80215a0 <BSP_GUI_LoadDataFromFlash+0xfc>
 8021586:	4b8d      	ldr	r3, [pc, #564]	; (80217bc <BSP_GUI_LoadDataFromFlash+0x318>)
 8021588:	681b      	ldr	r3, [r3, #0]
 802158a:	029b      	lsls	r3, r3, #10
 802158c:	498c      	ldr	r1, [pc, #560]	; (80217c0 <BSP_GUI_LoadDataFromFlash+0x31c>)
 802158e:	400b      	ands	r3, r1
 8021590:	0adb      	lsrs	r3, r3, #11
 8021592:	2180      	movs	r1, #128	; 0x80
 8021594:	0209      	lsls	r1, r1, #8
 8021596:	468c      	mov	ip, r1
 8021598:	4463      	add	r3, ip
 802159a:	031b      	lsls	r3, r3, #12
 802159c:	3b01      	subs	r3, #1
 802159e:	e00c      	b.n	80215ba <BSP_GUI_LoadDataFromFlash+0x116>
 80215a0:	4b86      	ldr	r3, [pc, #536]	; (80217bc <BSP_GUI_LoadDataFromFlash+0x318>)
 80215a2:	681b      	ldr	r3, [r3, #0]
 80215a4:	029b      	lsls	r3, r3, #10
 80215a6:	085b      	lsrs	r3, r3, #1
 80215a8:	4987      	ldr	r1, [pc, #540]	; (80217c8 <BSP_GUI_LoadDataFromFlash+0x324>)
 80215aa:	400b      	ands	r3, r1
 80215ac:	0adb      	lsrs	r3, r3, #11
 80215ae:	2180      	movs	r1, #128	; 0x80
 80215b0:	0209      	lsls	r1, r1, #8
 80215b2:	468c      	mov	ip, r1
 80215b4:	4463      	add	r3, ip
 80215b6:	031b      	lsls	r3, r3, #12
 80215b8:	3b01      	subs	r3, #1
 80215ba:	429a      	cmp	r2, r3
 80215bc:	d900      	bls.n	80215c0 <BSP_GUI_LoadDataFromFlash+0x11c>
 80215be:	e17a      	b.n	80218b6 <BSP_GUI_LoadDataFromFlash+0x412>
  }

#if defined(GUI_FLASH_MAGIC_NUMBER)
  /* check that GUI area has not been corrupted */
#if defined(FLASH_TYPEPROGRAM_DOUBLEWORD)
  if ((0xFFFFFFFFu != *((uint32_t *)_addr)) && (MagicNumber != *((uint64_t *)_addr)))
 80215c0:	68bb      	ldr	r3, [r7, #8]
 80215c2:	681b      	ldr	r3, [r3, #0]
 80215c4:	3301      	adds	r3, #1
 80215c6:	d011      	beq.n	80215ec <BSP_GUI_LoadDataFromFlash+0x148>
 80215c8:	68bb      	ldr	r3, [r7, #8]
 80215ca:	681a      	ldr	r2, [r3, #0]
 80215cc:	685b      	ldr	r3, [r3, #4]
 80215ce:	4880      	ldr	r0, [pc, #512]	; (80217d0 <BSP_GUI_LoadDataFromFlash+0x32c>)
 80215d0:	4980      	ldr	r1, [pc, #512]	; (80217d4 <BSP_GUI_LoadDataFromFlash+0x330>)
 80215d2:	4282      	cmp	r2, r0
 80215d4:	d101      	bne.n	80215da <BSP_GUI_LoadDataFromFlash+0x136>
 80215d6:	428b      	cmp	r3, r1
 80215d8:	d008      	beq.n	80215ec <BSP_GUI_LoadDataFromFlash+0x148>
#warning "Flash program option undefined"
#endif  /* FLASH_TYPEPROGRAM_DOUBLEWORD */
  {
#if defined(_TRACE)
    /* Memory has been corrupted */
    USBPD_TRACE_Add(USBPD_TRACE_DEBUG, 0U, 0U, (uint8_t *)"GUI Memory is corrupted", sizeof("GUI Memory is corrupted"));
 80215da:	4b7f      	ldr	r3, [pc, #508]	; (80217d8 <BSP_GUI_LoadDataFromFlash+0x334>)
 80215dc:	2218      	movs	r2, #24
 80215de:	9200      	str	r2, [sp, #0]
 80215e0:	2200      	movs	r2, #0
 80215e2:	2100      	movs	r1, #0
 80215e4:	2006      	movs	r0, #6
 80215e6:	f7f4 fa0b 	bl	8015a00 <USBPD_TRACE_Add>
#endif /* _TRACE */
    goto _exit;
 80215ea:	e167      	b.n	80218bc <BSP_GUI_LoadDataFromFlash+0x418>
  }
  if (0xFFFFFFFFu == *((uint32_t *)_addr))
 80215ec:	68bb      	ldr	r3, [r7, #8]
 80215ee:	681b      	ldr	r3, [r3, #0]
 80215f0:	3301      	adds	r3, #1
 80215f2:	d100      	bne.n	80215f6 <BSP_GUI_LoadDataFromFlash+0x152>
 80215f4:	e161      	b.n	80218ba <BSP_GUI_LoadDataFromFlash+0x416>
  {
    /* Memory is empty no need to retrieve data from GUI area */
    goto _exit;
  }
  _addr = GUI_FLASH_ADDR_NB_PDO_SNK_P0;
 80215f6:	4b6f      	ldr	r3, [pc, #444]	; (80217b4 <BSP_GUI_LoadDataFromFlash+0x310>)
 80215f8:	681a      	ldr	r2, [r3, #0]
 80215fa:	23c0      	movs	r3, #192	; 0xc0
 80215fc:	049b      	lsls	r3, r3, #18
 80215fe:	4013      	ands	r3, r2
 8021600:	d00e      	beq.n	8021620 <BSP_GUI_LoadDataFromFlash+0x17c>
 8021602:	4b6c      	ldr	r3, [pc, #432]	; (80217b4 <BSP_GUI_LoadDataFromFlash+0x310>)
 8021604:	681a      	ldr	r2, [r3, #0]
 8021606:	23c0      	movs	r3, #192	; 0xc0
 8021608:	049b      	lsls	r3, r3, #18
 802160a:	401a      	ands	r2, r3
 802160c:	2380      	movs	r3, #128	; 0x80
 802160e:	045b      	lsls	r3, r3, #17
 8021610:	429a      	cmp	r2, r3
 8021612:	d110      	bne.n	8021636 <BSP_GUI_LoadDataFromFlash+0x192>
 8021614:	4b68      	ldr	r3, [pc, #416]	; (80217b8 <BSP_GUI_LoadDataFromFlash+0x314>)
 8021616:	681a      	ldr	r2, [r3, #0]
 8021618:	2380      	movs	r3, #128	; 0x80
 802161a:	039b      	lsls	r3, r3, #14
 802161c:	4013      	ands	r3, r2
 802161e:	d10a      	bne.n	8021636 <BSP_GUI_LoadDataFromFlash+0x192>
 8021620:	4b66      	ldr	r3, [pc, #408]	; (80217bc <BSP_GUI_LoadDataFromFlash+0x318>)
 8021622:	681b      	ldr	r3, [r3, #0]
 8021624:	029b      	lsls	r3, r3, #10
 8021626:	4a66      	ldr	r2, [pc, #408]	; (80217c0 <BSP_GUI_LoadDataFromFlash+0x31c>)
 8021628:	4013      	ands	r3, r2
 802162a:	0adb      	lsrs	r3, r3, #11
 802162c:	031b      	lsls	r3, r3, #12
 802162e:	4a6b      	ldr	r2, [pc, #428]	; (80217dc <BSP_GUI_LoadDataFromFlash+0x338>)
 8021630:	4694      	mov	ip, r2
 8021632:	4463      	add	r3, ip
 8021634:	e00a      	b.n	802164c <BSP_GUI_LoadDataFromFlash+0x1a8>
 8021636:	4b61      	ldr	r3, [pc, #388]	; (80217bc <BSP_GUI_LoadDataFromFlash+0x318>)
 8021638:	681b      	ldr	r3, [r3, #0]
 802163a:	029b      	lsls	r3, r3, #10
 802163c:	085b      	lsrs	r3, r3, #1
 802163e:	4a62      	ldr	r2, [pc, #392]	; (80217c8 <BSP_GUI_LoadDataFromFlash+0x324>)
 8021640:	4013      	ands	r3, r2
 8021642:	0adb      	lsrs	r3, r3, #11
 8021644:	031b      	lsls	r3, r3, #12
 8021646:	4a65      	ldr	r2, [pc, #404]	; (80217dc <BSP_GUI_LoadDataFromFlash+0x338>)
 8021648:	4694      	mov	ip, r2
 802164a:	4463      	add	r3, ip
 802164c:	60bb      	str	r3, [r7, #8]
#endif /* GUI_FLASH_MAGIC_NUMBER */

  GUI_CHECK_IF_MEMORY_IS_CORRUPTED(_addr)
  {
    uint32_t *_ptr = (uint32_t *)USBPD_NbPDO;
 802164e:	4b64      	ldr	r3, [pc, #400]	; (80217e0 <BSP_GUI_LoadDataFromFlash+0x33c>)
 8021650:	607b      	str	r3, [r7, #4]
    USBPD_WRITE32(_ptr, *((uint32_t *)_addr));
 8021652:	230e      	movs	r3, #14
 8021654:	18fb      	adds	r3, r7, r3
 8021656:	2200      	movs	r2, #0
 8021658:	701a      	strb	r2, [r3, #0]
 802165a:	e012      	b.n	8021682 <BSP_GUI_LoadDataFromFlash+0x1de>
 802165c:	68bb      	ldr	r3, [r7, #8]
 802165e:	681a      	ldr	r2, [r3, #0]
 8021660:	200e      	movs	r0, #14
 8021662:	183b      	adds	r3, r7, r0
 8021664:	781b      	ldrb	r3, [r3, #0]
 8021666:	00db      	lsls	r3, r3, #3
 8021668:	40da      	lsrs	r2, r3
 802166a:	0011      	movs	r1, r2
 802166c:	183b      	adds	r3, r7, r0
 802166e:	781b      	ldrb	r3, [r3, #0]
 8021670:	687a      	ldr	r2, [r7, #4]
 8021672:	18d3      	adds	r3, r2, r3
 8021674:	b2ca      	uxtb	r2, r1
 8021676:	701a      	strb	r2, [r3, #0]
 8021678:	183b      	adds	r3, r7, r0
 802167a:	781a      	ldrb	r2, [r3, #0]
 802167c:	183b      	adds	r3, r7, r0
 802167e:	3201      	adds	r2, #1
 8021680:	701a      	strb	r2, [r3, #0]
 8021682:	230e      	movs	r3, #14
 8021684:	18fb      	adds	r3, r7, r3
 8021686:	781b      	ldrb	r3, [r3, #0]
 8021688:	2b03      	cmp	r3, #3
 802168a:	d9e7      	bls.n	802165c <BSP_GUI_LoadDataFromFlash+0x1b8>
    _status = GUI_OK;
 802168c:	230f      	movs	r3, #15
 802168e:	18fb      	adds	r3, r7, r3
 8021690:	2200      	movs	r2, #0
 8021692:	701a      	strb	r2, [r3, #0]
  _status |= LoadPDOFromFlash(GUI_FLASH_ADDR_PDO_SRC_P0, PORT0_PDO_ListSRC);
#endif /* _SRC || _DRP */

#if defined(_SNK) || defined(_DRP)
  /* Load PORT0_PDO_ListSNK */
  _status |= LoadPDOFromFlash(GUI_FLASH_ADDR_PDO_SNK_P0, PORT0_PDO_ListSNK);
 8021694:	4b47      	ldr	r3, [pc, #284]	; (80217b4 <BSP_GUI_LoadDataFromFlash+0x310>)
 8021696:	681a      	ldr	r2, [r3, #0]
 8021698:	23c0      	movs	r3, #192	; 0xc0
 802169a:	049b      	lsls	r3, r3, #18
 802169c:	4013      	ands	r3, r2
 802169e:	d00e      	beq.n	80216be <BSP_GUI_LoadDataFromFlash+0x21a>
 80216a0:	4b44      	ldr	r3, [pc, #272]	; (80217b4 <BSP_GUI_LoadDataFromFlash+0x310>)
 80216a2:	681a      	ldr	r2, [r3, #0]
 80216a4:	23c0      	movs	r3, #192	; 0xc0
 80216a6:	049b      	lsls	r3, r3, #18
 80216a8:	401a      	ands	r2, r3
 80216aa:	2380      	movs	r3, #128	; 0x80
 80216ac:	045b      	lsls	r3, r3, #17
 80216ae:	429a      	cmp	r2, r3
 80216b0:	d110      	bne.n	80216d4 <BSP_GUI_LoadDataFromFlash+0x230>
 80216b2:	4b41      	ldr	r3, [pc, #260]	; (80217b8 <BSP_GUI_LoadDataFromFlash+0x314>)
 80216b4:	681a      	ldr	r2, [r3, #0]
 80216b6:	2380      	movs	r3, #128	; 0x80
 80216b8:	039b      	lsls	r3, r3, #14
 80216ba:	4013      	ands	r3, r2
 80216bc:	d10a      	bne.n	80216d4 <BSP_GUI_LoadDataFromFlash+0x230>
 80216be:	4b3f      	ldr	r3, [pc, #252]	; (80217bc <BSP_GUI_LoadDataFromFlash+0x318>)
 80216c0:	681b      	ldr	r3, [r3, #0]
 80216c2:	029b      	lsls	r3, r3, #10
 80216c4:	4a3e      	ldr	r2, [pc, #248]	; (80217c0 <BSP_GUI_LoadDataFromFlash+0x31c>)
 80216c6:	4013      	ands	r3, r2
 80216c8:	0adb      	lsrs	r3, r3, #11
 80216ca:	031b      	lsls	r3, r3, #12
 80216cc:	4a45      	ldr	r2, [pc, #276]	; (80217e4 <BSP_GUI_LoadDataFromFlash+0x340>)
 80216ce:	4694      	mov	ip, r2
 80216d0:	4463      	add	r3, ip
 80216d2:	e00a      	b.n	80216ea <BSP_GUI_LoadDataFromFlash+0x246>
 80216d4:	4b39      	ldr	r3, [pc, #228]	; (80217bc <BSP_GUI_LoadDataFromFlash+0x318>)
 80216d6:	681b      	ldr	r3, [r3, #0]
 80216d8:	029b      	lsls	r3, r3, #10
 80216da:	085b      	lsrs	r3, r3, #1
 80216dc:	4a3a      	ldr	r2, [pc, #232]	; (80217c8 <BSP_GUI_LoadDataFromFlash+0x324>)
 80216de:	4013      	ands	r3, r2
 80216e0:	0adb      	lsrs	r3, r3, #11
 80216e2:	031b      	lsls	r3, r3, #12
 80216e4:	4a3f      	ldr	r2, [pc, #252]	; (80217e4 <BSP_GUI_LoadDataFromFlash+0x340>)
 80216e6:	4694      	mov	ip, r2
 80216e8:	4463      	add	r3, ip
 80216ea:	4a3f      	ldr	r2, [pc, #252]	; (80217e8 <BSP_GUI_LoadDataFromFlash+0x344>)
 80216ec:	0011      	movs	r1, r2
 80216ee:	0018      	movs	r0, r3
 80216f0:	f000 fc52 	bl	8021f98 <LoadPDOFromFlash>
 80216f4:	0003      	movs	r3, r0
 80216f6:	0019      	movs	r1, r3
 80216f8:	220f      	movs	r2, #15
 80216fa:	18bb      	adds	r3, r7, r2
 80216fc:	18ba      	adds	r2, r7, r2
 80216fe:	7812      	ldrb	r2, [r2, #0]
 8021700:	430a      	orrs	r2, r1
 8021702:	701a      	strb	r2, [r3, #0]
  _status |= LoadPDOFromFlash(GUI_FLASH_ADDR_PDO_SNK_P1, PORT1_PDO_ListSNK);
#endif /* _SNK || _DRP */
#endif /* USBPD_PORT_COUNT==2 */

  /* Load DPM_Settings of port 0 */
  _status |= LoadSettingsFromFlash(GUI_FLASH_ADDR_DPM_SETTINGS, (uint32_t *)DPM_Settings,
 8021704:	4b2b      	ldr	r3, [pc, #172]	; (80217b4 <BSP_GUI_LoadDataFromFlash+0x310>)
 8021706:	681a      	ldr	r2, [r3, #0]
 8021708:	23c0      	movs	r3, #192	; 0xc0
 802170a:	049b      	lsls	r3, r3, #18
 802170c:	4013      	ands	r3, r2
 802170e:	d00e      	beq.n	802172e <BSP_GUI_LoadDataFromFlash+0x28a>
 8021710:	4b28      	ldr	r3, [pc, #160]	; (80217b4 <BSP_GUI_LoadDataFromFlash+0x310>)
 8021712:	681a      	ldr	r2, [r3, #0]
 8021714:	23c0      	movs	r3, #192	; 0xc0
 8021716:	049b      	lsls	r3, r3, #18
 8021718:	401a      	ands	r2, r3
 802171a:	2380      	movs	r3, #128	; 0x80
 802171c:	045b      	lsls	r3, r3, #17
 802171e:	429a      	cmp	r2, r3
 8021720:	d110      	bne.n	8021744 <BSP_GUI_LoadDataFromFlash+0x2a0>
 8021722:	4b25      	ldr	r3, [pc, #148]	; (80217b8 <BSP_GUI_LoadDataFromFlash+0x314>)
 8021724:	681a      	ldr	r2, [r3, #0]
 8021726:	2380      	movs	r3, #128	; 0x80
 8021728:	039b      	lsls	r3, r3, #14
 802172a:	4013      	ands	r3, r2
 802172c:	d10a      	bne.n	8021744 <BSP_GUI_LoadDataFromFlash+0x2a0>
 802172e:	4b23      	ldr	r3, [pc, #140]	; (80217bc <BSP_GUI_LoadDataFromFlash+0x318>)
 8021730:	681b      	ldr	r3, [r3, #0]
 8021732:	029b      	lsls	r3, r3, #10
 8021734:	4a22      	ldr	r2, [pc, #136]	; (80217c0 <BSP_GUI_LoadDataFromFlash+0x31c>)
 8021736:	4013      	ands	r3, r2
 8021738:	0adb      	lsrs	r3, r3, #11
 802173a:	031b      	lsls	r3, r3, #12
 802173c:	4a2b      	ldr	r2, [pc, #172]	; (80217ec <BSP_GUI_LoadDataFromFlash+0x348>)
 802173e:	4694      	mov	ip, r2
 8021740:	4463      	add	r3, ip
 8021742:	e00a      	b.n	802175a <BSP_GUI_LoadDataFromFlash+0x2b6>
 8021744:	4b1d      	ldr	r3, [pc, #116]	; (80217bc <BSP_GUI_LoadDataFromFlash+0x318>)
 8021746:	681b      	ldr	r3, [r3, #0]
 8021748:	029b      	lsls	r3, r3, #10
 802174a:	085b      	lsrs	r3, r3, #1
 802174c:	4a1e      	ldr	r2, [pc, #120]	; (80217c8 <BSP_GUI_LoadDataFromFlash+0x324>)
 802174e:	4013      	ands	r3, r2
 8021750:	0adb      	lsrs	r3, r3, #11
 8021752:	031b      	lsls	r3, r3, #12
 8021754:	4a25      	ldr	r2, [pc, #148]	; (80217ec <BSP_GUI_LoadDataFromFlash+0x348>)
 8021756:	4694      	mov	ip, r2
 8021758:	4463      	add	r3, ip
 802175a:	4925      	ldr	r1, [pc, #148]	; (80217f0 <BSP_GUI_LoadDataFromFlash+0x34c>)
 802175c:	220c      	movs	r2, #12
 802175e:	0018      	movs	r0, r3
 8021760:	f000 fc42 	bl	8021fe8 <LoadSettingsFromFlash>
 8021764:	0003      	movs	r3, r0
 8021766:	0019      	movs	r1, r3
 8021768:	220f      	movs	r2, #15
 802176a:	18bb      	adds	r3, r7, r2
 802176c:	18ba      	adds	r2, r7, r2
 802176e:	7812      	ldrb	r2, [r2, #0]
 8021770:	430a      	orrs	r2, r1
 8021772:	701a      	strb	r2, [r3, #0]
                                   sizeof(USBPD_SettingsTypeDef) * (uint32_t)USBPD_PORT_COUNT);

#if defined(GUI_FLASH_ADDR_DPM_ID_SETTINGS)
  /* Load DPM_ID_Settings */
  _status |= LoadSettingsFromFlash(GUI_FLASH_ADDR_DPM_ID_SETTINGS, (uint32_t *)DPM_ID_Settings,
 8021774:	4b0f      	ldr	r3, [pc, #60]	; (80217b4 <BSP_GUI_LoadDataFromFlash+0x310>)
 8021776:	681a      	ldr	r2, [r3, #0]
 8021778:	23c0      	movs	r3, #192	; 0xc0
 802177a:	049b      	lsls	r3, r3, #18
 802177c:	4013      	ands	r3, r2
 802177e:	d00e      	beq.n	802179e <BSP_GUI_LoadDataFromFlash+0x2fa>
 8021780:	4b0c      	ldr	r3, [pc, #48]	; (80217b4 <BSP_GUI_LoadDataFromFlash+0x310>)
 8021782:	681a      	ldr	r2, [r3, #0]
 8021784:	23c0      	movs	r3, #192	; 0xc0
 8021786:	049b      	lsls	r3, r3, #18
 8021788:	401a      	ands	r2, r3
 802178a:	2380      	movs	r3, #128	; 0x80
 802178c:	045b      	lsls	r3, r3, #17
 802178e:	429a      	cmp	r2, r3
 8021790:	d132      	bne.n	80217f8 <BSP_GUI_LoadDataFromFlash+0x354>
 8021792:	4b09      	ldr	r3, [pc, #36]	; (80217b8 <BSP_GUI_LoadDataFromFlash+0x314>)
 8021794:	681a      	ldr	r2, [r3, #0]
 8021796:	2380      	movs	r3, #128	; 0x80
 8021798:	039b      	lsls	r3, r3, #14
 802179a:	4013      	ands	r3, r2
 802179c:	d12c      	bne.n	80217f8 <BSP_GUI_LoadDataFromFlash+0x354>
 802179e:	4b07      	ldr	r3, [pc, #28]	; (80217bc <BSP_GUI_LoadDataFromFlash+0x318>)
 80217a0:	681b      	ldr	r3, [r3, #0]
 80217a2:	029b      	lsls	r3, r3, #10
 80217a4:	4a06      	ldr	r2, [pc, #24]	; (80217c0 <BSP_GUI_LoadDataFromFlash+0x31c>)
 80217a6:	4013      	ands	r3, r2
 80217a8:	0adb      	lsrs	r3, r3, #11
 80217aa:	031b      	lsls	r3, r3, #12
 80217ac:	4a11      	ldr	r2, [pc, #68]	; (80217f4 <BSP_GUI_LoadDataFromFlash+0x350>)
 80217ae:	4694      	mov	ip, r2
 80217b0:	4463      	add	r3, ip
 80217b2:	e02c      	b.n	802180e <BSP_GUI_LoadDataFromFlash+0x36a>
 80217b4:	1fff7500 	.word	0x1fff7500
 80217b8:	40022020 	.word	0x40022020
 80217bc:	1fff75e0 	.word	0x1fff75e0
 80217c0:	000ffc00 	.word	0x000ffc00
 80217c4:	07fff800 	.word	0x07fff800
 80217c8:	0007fe00 	.word	0x0007fe00
 80217cc:	07fff924 	.word	0x07fff924
 80217d0:	deadf00d 	.word	0xdeadf00d
 80217d4:	deadbabe 	.word	0xdeadbabe
 80217d8:	0802ab38 	.word	0x0802ab38
 80217dc:	07fff808 	.word	0x07fff808
 80217e0:	2000022c 	.word	0x2000022c
 80217e4:	07fff830 	.word	0x07fff830
 80217e8:	20000230 	.word	0x20000230
 80217ec:	07fff890 	.word	0x07fff890
 80217f0:	200001a4 	.word	0x200001a4
 80217f4:	07fff91c 	.word	0x07fff91c
 80217f8:	4b34      	ldr	r3, [pc, #208]	; (80218cc <BSP_GUI_LoadDataFromFlash+0x428>)
 80217fa:	681b      	ldr	r3, [r3, #0]
 80217fc:	029b      	lsls	r3, r3, #10
 80217fe:	085b      	lsrs	r3, r3, #1
 8021800:	4a33      	ldr	r2, [pc, #204]	; (80218d0 <BSP_GUI_LoadDataFromFlash+0x42c>)
 8021802:	4013      	ands	r3, r2
 8021804:	0adb      	lsrs	r3, r3, #11
 8021806:	031b      	lsls	r3, r3, #12
 8021808:	4a32      	ldr	r2, [pc, #200]	; (80218d4 <BSP_GUI_LoadDataFromFlash+0x430>)
 802180a:	4694      	mov	ip, r2
 802180c:	4463      	add	r3, ip
 802180e:	4932      	ldr	r1, [pc, #200]	; (80218d8 <BSP_GUI_LoadDataFromFlash+0x434>)
 8021810:	2208      	movs	r2, #8
 8021812:	0018      	movs	r0, r3
 8021814:	f000 fbe8 	bl	8021fe8 <LoadSettingsFromFlash>
 8021818:	0003      	movs	r3, r0
 802181a:	0019      	movs	r1, r3
 802181c:	220f      	movs	r2, #15
 802181e:	18bb      	adds	r3, r7, r2
 8021820:	18ba      	adds	r2, r7, r2
 8021822:	7812      	ldrb	r2, [r2, #0]
 8021824:	430a      	orrs	r2, r1
 8021826:	701a      	strb	r2, [r3, #0]
                                   sizeof(USBPD_IdSettingsTypeDef) * (uint32_t)USBPD_PORT_COUNT);
#endif /* GUI_FLASH_ADDR_DPM_ID_SETTINGS */

  /* Load DPM_Settings of port 0 */
  _status |= LoadSettingsFromFlash(GUI_FLASH_ADDR_DPM_USER_SETTINGS, (uint32_t *)DPM_USER_Settings,
 8021828:	4b2c      	ldr	r3, [pc, #176]	; (80218dc <BSP_GUI_LoadDataFromFlash+0x438>)
 802182a:	681a      	ldr	r2, [r3, #0]
 802182c:	23c0      	movs	r3, #192	; 0xc0
 802182e:	049b      	lsls	r3, r3, #18
 8021830:	4013      	ands	r3, r2
 8021832:	d00e      	beq.n	8021852 <BSP_GUI_LoadDataFromFlash+0x3ae>
 8021834:	4b29      	ldr	r3, [pc, #164]	; (80218dc <BSP_GUI_LoadDataFromFlash+0x438>)
 8021836:	681a      	ldr	r2, [r3, #0]
 8021838:	23c0      	movs	r3, #192	; 0xc0
 802183a:	049b      	lsls	r3, r3, #18
 802183c:	401a      	ands	r2, r3
 802183e:	2380      	movs	r3, #128	; 0x80
 8021840:	045b      	lsls	r3, r3, #17
 8021842:	429a      	cmp	r2, r3
 8021844:	d110      	bne.n	8021868 <BSP_GUI_LoadDataFromFlash+0x3c4>
 8021846:	4b26      	ldr	r3, [pc, #152]	; (80218e0 <BSP_GUI_LoadDataFromFlash+0x43c>)
 8021848:	681a      	ldr	r2, [r3, #0]
 802184a:	2380      	movs	r3, #128	; 0x80
 802184c:	039b      	lsls	r3, r3, #14
 802184e:	4013      	ands	r3, r2
 8021850:	d10a      	bne.n	8021868 <BSP_GUI_LoadDataFromFlash+0x3c4>
 8021852:	4b1e      	ldr	r3, [pc, #120]	; (80218cc <BSP_GUI_LoadDataFromFlash+0x428>)
 8021854:	681b      	ldr	r3, [r3, #0]
 8021856:	029b      	lsls	r3, r3, #10
 8021858:	4a22      	ldr	r2, [pc, #136]	; (80218e4 <BSP_GUI_LoadDataFromFlash+0x440>)
 802185a:	4013      	ands	r3, r2
 802185c:	0adb      	lsrs	r3, r3, #11
 802185e:	031b      	lsls	r3, r3, #12
 8021860:	4a21      	ldr	r2, [pc, #132]	; (80218e8 <BSP_GUI_LoadDataFromFlash+0x444>)
 8021862:	4694      	mov	ip, r2
 8021864:	4463      	add	r3, ip
 8021866:	e00a      	b.n	802187e <BSP_GUI_LoadDataFromFlash+0x3da>
 8021868:	4b18      	ldr	r3, [pc, #96]	; (80218cc <BSP_GUI_LoadDataFromFlash+0x428>)
 802186a:	681b      	ldr	r3, [r3, #0]
 802186c:	029b      	lsls	r3, r3, #10
 802186e:	085b      	lsrs	r3, r3, #1
 8021870:	4a17      	ldr	r2, [pc, #92]	; (80218d0 <BSP_GUI_LoadDataFromFlash+0x42c>)
 8021872:	4013      	ands	r3, r2
 8021874:	0adb      	lsrs	r3, r3, #11
 8021876:	031b      	lsls	r3, r3, #12
 8021878:	4a1b      	ldr	r2, [pc, #108]	; (80218e8 <BSP_GUI_LoadDataFromFlash+0x444>)
 802187a:	4694      	mov	ip, r2
 802187c:	4463      	add	r3, ip
 802187e:	491b      	ldr	r1, [pc, #108]	; (80218ec <BSP_GUI_LoadDataFromFlash+0x448>)
 8021880:	2274      	movs	r2, #116	; 0x74
 8021882:	0018      	movs	r0, r3
 8021884:	f000 fbb0 	bl	8021fe8 <LoadSettingsFromFlash>
 8021888:	0003      	movs	r3, r0
 802188a:	0019      	movs	r1, r3
 802188c:	220f      	movs	r2, #15
 802188e:	18bb      	adds	r3, r7, r2
 8021890:	18ba      	adds	r2, r7, r2
 8021892:	7812      	ldrb	r2, [r2, #0]
 8021894:	430a      	orrs	r2, r1
 8021896:	701a      	strb	r2, [r3, #0]
  DPM_USER_Settings[USBPD_PORT_1].DPM_SRCExtendedCapa.VID = DPM_ID_Settings[USBPD_PORT_1].VID;
  DPM_USER_Settings[USBPD_PORT_1].DPM_SRCExtendedCapa.PID = DPM_ID_Settings[USBPD_PORT_1].PID;
#endif /* USBPD_PORT_COUNT==2 */
#endif /* _SRC_CAPA_EXT && (_SRC || _DRP) */
#if defined(_SNK)||defined(_DRP)
  DPM_USER_Settings[USBPD_PORT_0].DPM_SNKExtendedCapa.XID = DPM_ID_Settings[USBPD_PORT_0].XID;
 8021898:	4b0f      	ldr	r3, [pc, #60]	; (80218d8 <BSP_GUI_LoadDataFromFlash+0x434>)
 802189a:	681a      	ldr	r2, [r3, #0]
 802189c:	4b13      	ldr	r3, [pc, #76]	; (80218ec <BSP_GUI_LoadDataFromFlash+0x448>)
 802189e:	655a      	str	r2, [r3, #84]	; 0x54
  DPM_USER_Settings[USBPD_PORT_0].DPM_SNKExtendedCapa.VID = DPM_ID_Settings[USBPD_PORT_0].VID;
 80218a0:	4b0d      	ldr	r3, [pc, #52]	; (80218d8 <BSP_GUI_LoadDataFromFlash+0x434>)
 80218a2:	8899      	ldrh	r1, [r3, #4]
 80218a4:	4b11      	ldr	r3, [pc, #68]	; (80218ec <BSP_GUI_LoadDataFromFlash+0x448>)
 80218a6:	2250      	movs	r2, #80	; 0x50
 80218a8:	5299      	strh	r1, [r3, r2]
  DPM_USER_Settings[USBPD_PORT_0].DPM_SNKExtendedCapa.PID = DPM_ID_Settings[USBPD_PORT_0].PID;
 80218aa:	4b0b      	ldr	r3, [pc, #44]	; (80218d8 <BSP_GUI_LoadDataFromFlash+0x434>)
 80218ac:	88d9      	ldrh	r1, [r3, #6]
 80218ae:	4b0f      	ldr	r3, [pc, #60]	; (80218ec <BSP_GUI_LoadDataFromFlash+0x448>)
 80218b0:	2252      	movs	r2, #82	; 0x52
 80218b2:	5299      	strh	r1, [r3, r2]
 80218b4:	e002      	b.n	80218bc <BSP_GUI_LoadDataFromFlash+0x418>
    goto _exit;
 80218b6:	46c0      	nop			; (mov r8, r8)
 80218b8:	e000      	b.n	80218bc <BSP_GUI_LoadDataFromFlash+0x418>
    goto _exit;
 80218ba:	46c0      	nop			; (mov r8, r8)
#endif /* USBPD_PORT_COUNT==2 */
#endif /* _VDM */
#endif /* GUI_FLASH_ADDR_DPM_ID_SETTINGS */

_exit:
  return _status;
 80218bc:	230f      	movs	r3, #15
 80218be:	18fb      	adds	r3, r7, r3
 80218c0:	781b      	ldrb	r3, [r3, #0]
}
 80218c2:	0018      	movs	r0, r3
 80218c4:	46bd      	mov	sp, r7
 80218c6:	b004      	add	sp, #16
 80218c8:	bd80      	pop	{r7, pc}
 80218ca:	46c0      	nop			; (mov r8, r8)
 80218cc:	1fff75e0 	.word	0x1fff75e0
 80218d0:	0007fe00 	.word	0x0007fe00
 80218d4:	07fff91c 	.word	0x07fff91c
 80218d8:	200001b0 	.word	0x200001b0
 80218dc:	1fff7500 	.word	0x1fff7500
 80218e0:	40022020 	.word	0x40022020
 80218e4:	000ffc00 	.word	0x000ffc00
 80218e8:	07fff89c 	.word	0x07fff89c
 80218ec:	200001b8 	.word	0x200001b8

080218f0 <BSP_GUI_SaveDataInFlash>:

  return status;
}

GUI_StatusTypeDef BSP_GUI_SaveDataInFlash(void)
{
 80218f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80218f2:	b099      	sub	sp, #100	; 0x64
 80218f4:	af00      	add	r7, sp, #0
  GUI_StatusTypeDef status = GUI_OK;
 80218f6:	2327      	movs	r3, #39	; 0x27
 80218f8:	2638      	movs	r6, #56	; 0x38
 80218fa:	199b      	adds	r3, r3, r6
 80218fc:	19da      	adds	r2, r3, r7
 80218fe:	2300      	movs	r3, #0
 8021900:	7013      	strb	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8021902:	b672      	cpsid	i
}
 8021904:	46c0      	nop			; (mov r8, r8)

  /* Disable interrupts */
  __disable_irq();

  /* Init Flash registers for writing */
  (void)HAL_FLASH_Unlock();
 8021906:	f7ed f88b 	bl	800ea20 <HAL_FLASH_Unlock>
  erase_init.TypeErase     = FLASH_TYPEERASE_SECTORS;
  erase_init.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
  erase_init.Sector        = FLASH_SECTOR_ID;
  erase_init.NbSectors     = 1;
#else
  erase_init.TypeErase  = FLASH_TYPEERASE_PAGES;
 802190a:	2308      	movs	r3, #8
 802190c:	199b      	adds	r3, r3, r6
 802190e:	19da      	adds	r2, r3, r7
 8021910:	2302      	movs	r3, #2
 8021912:	6013      	str	r3, [r2, #0]

#if defined(STM32F072xB)|| defined(STM32F051x8)
  erase_init.PageAddress  = ADDR_FLASH_LAST_PAGE;
#else
  erase_init.Page       = INDEX_PAGE;
 8021914:	4bbf      	ldr	r3, [pc, #764]	; (8021c14 <BSP_GUI_SaveDataInFlash+0x324>)
 8021916:	681a      	ldr	r2, [r3, #0]
 8021918:	23c0      	movs	r3, #192	; 0xc0
 802191a:	049b      	lsls	r3, r3, #18
 802191c:	4013      	ands	r3, r2
 802191e:	d00e      	beq.n	802193e <BSP_GUI_SaveDataInFlash+0x4e>
 8021920:	4bbc      	ldr	r3, [pc, #752]	; (8021c14 <BSP_GUI_SaveDataInFlash+0x324>)
 8021922:	681a      	ldr	r2, [r3, #0]
 8021924:	23c0      	movs	r3, #192	; 0xc0
 8021926:	049b      	lsls	r3, r3, #18
 8021928:	401a      	ands	r2, r3
 802192a:	2380      	movs	r3, #128	; 0x80
 802192c:	045b      	lsls	r3, r3, #17
 802192e:	429a      	cmp	r2, r3
 8021930:	d10e      	bne.n	8021950 <BSP_GUI_SaveDataInFlash+0x60>
 8021932:	4bb9      	ldr	r3, [pc, #740]	; (8021c18 <BSP_GUI_SaveDataInFlash+0x328>)
 8021934:	681a      	ldr	r2, [r3, #0]
 8021936:	2380      	movs	r3, #128	; 0x80
 8021938:	039b      	lsls	r3, r3, #14
 802193a:	4013      	ands	r3, r2
 802193c:	d108      	bne.n	8021950 <BSP_GUI_SaveDataInFlash+0x60>
 802193e:	4bb7      	ldr	r3, [pc, #732]	; (8021c1c <BSP_GUI_SaveDataInFlash+0x32c>)
 8021940:	681b      	ldr	r3, [r3, #0]
 8021942:	029a      	lsls	r2, r3, #10
 8021944:	4bb6      	ldr	r3, [pc, #728]	; (8021c20 <BSP_GUI_SaveDataInFlash+0x330>)
 8021946:	4013      	ands	r3, r2
 8021948:	0adb      	lsrs	r3, r3, #11
 802194a:	005b      	lsls	r3, r3, #1
 802194c:	1e5a      	subs	r2, r3, #1
 802194e:	e008      	b.n	8021962 <BSP_GUI_SaveDataInFlash+0x72>
 8021950:	4bb2      	ldr	r3, [pc, #712]	; (8021c1c <BSP_GUI_SaveDataInFlash+0x32c>)
 8021952:	681b      	ldr	r3, [r3, #0]
 8021954:	029b      	lsls	r3, r3, #10
 8021956:	085a      	lsrs	r2, r3, #1
 8021958:	4bb2      	ldr	r3, [pc, #712]	; (8021c24 <BSP_GUI_SaveDataInFlash+0x334>)
 802195a:	4013      	ands	r3, r2
 802195c:	0adb      	lsrs	r3, r3, #11
 802195e:	005b      	lsls	r3, r3, #1
 8021960:	1e5a      	subs	r2, r3, #1
 8021962:	2108      	movs	r1, #8
 8021964:	2038      	movs	r0, #56	; 0x38
 8021966:	180b      	adds	r3, r1, r0
 8021968:	19db      	adds	r3, r3, r7
 802196a:	609a      	str	r2, [r3, #8]
#endif /* STM32F072xB || STM32F051x8 */
#if defined (FLASH_OPTR_DBANK)
  erase_init.Banks      = FLASH_BANK_2;
#elif defined(FLASH_BANK_2)
  erase_init.Banks      = FLASH_BANK_2;
 802196c:	180b      	adds	r3, r1, r0
 802196e:	19da      	adds	r2, r3, r7
 8021970:	2380      	movs	r3, #128	; 0x80
 8021972:	021b      	lsls	r3, r3, #8
 8021974:	6053      	str	r3, [r2, #4]
#elif defined(FLASH_BANK_1)
  erase_init.Banks      = FLASH_BANK_1;
#endif /* FLASH_OPTR_DBANK */
  erase_init.NbPages    = 1;
 8021976:	180b      	adds	r3, r1, r0
 8021978:	19da      	adds	r2, r3, r7
 802197a:	2301      	movs	r3, #1
 802197c:	60d3      	str	r3, [r2, #12]

#if defined(FLASH_SR_OPTVERR)
  /* Specific handling of STM32G0 and STM32G4 flash devices for allowing erase operations */
  if (FLASH->SR != 0x00)
 802197e:	4baa      	ldr	r3, [pc, #680]	; (8021c28 <BSP_GUI_SaveDataInFlash+0x338>)
 8021980:	691b      	ldr	r3, [r3, #16]
 8021982:	2b00      	cmp	r3, #0
 8021984:	d003      	beq.n	802198e <BSP_GUI_SaveDataInFlash+0x9e>
  {
    FLASH->SR = FLASH_SR_OPTVERR;
 8021986:	4aa8      	ldr	r2, [pc, #672]	; (8021c28 <BSP_GUI_SaveDataInFlash+0x338>)
 8021988:	2380      	movs	r3, #128	; 0x80
 802198a:	021b      	lsls	r3, r3, #8
 802198c:	6113      	str	r3, [r2, #16]
  }
#endif /* FLASH_SR_OPTVERR */
#endif /* FLASH_CR_SER */

  if (HAL_OK != HAL_FLASHEx_Erase(&erase_init, &page_error))
 802198e:	233c      	movs	r3, #60	; 0x3c
 8021990:	18fa      	adds	r2, r7, r3
 8021992:	2308      	movs	r3, #8
 8021994:	2638      	movs	r6, #56	; 0x38
 8021996:	199b      	adds	r3, r3, r6
 8021998:	19db      	adds	r3, r3, r7
 802199a:	0011      	movs	r1, r2
 802199c:	0018      	movs	r0, r3
 802199e:	f7ed f8f3 	bl	800eb88 <HAL_FLASHEx_Erase>
 80219a2:	1e03      	subs	r3, r0, #0
 80219a4:	d004      	beq.n	80219b0 <BSP_GUI_SaveDataInFlash+0xc0>
  {
    status = GUI_ERASE_ERROR;
 80219a6:	2327      	movs	r3, #39	; 0x27
 80219a8:	199b      	adds	r3, r3, r6
 80219aa:	19da      	adds	r2, r3, r7
 80219ac:	2301      	movs	r3, #1
 80219ae:	7013      	strb	r3, [r2, #0]
  }

  /* If Erase is OK, program the new data */
  if ((0xFFFFFFFFU == page_error) && (GUI_OK == status))
 80219b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80219b2:	3301      	adds	r3, #1
 80219b4:	d000      	beq.n	80219b8 <BSP_GUI_SaveDataInFlash+0xc8>
 80219b6:	e1d9      	b.n	8021d6c <BSP_GUI_SaveDataInFlash+0x47c>
 80219b8:	2327      	movs	r3, #39	; 0x27
 80219ba:	2238      	movs	r2, #56	; 0x38
 80219bc:	189b      	adds	r3, r3, r2
 80219be:	19db      	adds	r3, r3, r7
 80219c0:	781b      	ldrb	r3, [r3, #0]
 80219c2:	2b00      	cmp	r3, #0
 80219c4:	d000      	beq.n	80219c8 <BSP_GUI_SaveDataInFlash+0xd8>
 80219c6:	e1d1      	b.n	8021d6c <BSP_GUI_SaveDataInFlash+0x47c>
  {
#if defined(GUI_FLASH_MAGIC_NUMBER)
    /* Save magic Number */
#if defined(FLASH_TYPEPROGRAM_DOUBLEWORD)
    if (HAL_OK != HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, GUI_FLASH_MAGIC_NUMBER, MagicNumber))
 80219c8:	4b92      	ldr	r3, [pc, #584]	; (8021c14 <BSP_GUI_SaveDataInFlash+0x324>)
 80219ca:	681a      	ldr	r2, [r3, #0]
 80219cc:	23c0      	movs	r3, #192	; 0xc0
 80219ce:	049b      	lsls	r3, r3, #18
 80219d0:	4013      	ands	r3, r2
 80219d2:	d00e      	beq.n	80219f2 <BSP_GUI_SaveDataInFlash+0x102>
 80219d4:	4b8f      	ldr	r3, [pc, #572]	; (8021c14 <BSP_GUI_SaveDataInFlash+0x324>)
 80219d6:	681a      	ldr	r2, [r3, #0]
 80219d8:	23c0      	movs	r3, #192	; 0xc0
 80219da:	049b      	lsls	r3, r3, #18
 80219dc:	401a      	ands	r2, r3
 80219de:	2380      	movs	r3, #128	; 0x80
 80219e0:	045b      	lsls	r3, r3, #17
 80219e2:	429a      	cmp	r2, r3
 80219e4:	d10f      	bne.n	8021a06 <BSP_GUI_SaveDataInFlash+0x116>
 80219e6:	4b8c      	ldr	r3, [pc, #560]	; (8021c18 <BSP_GUI_SaveDataInFlash+0x328>)
 80219e8:	681a      	ldr	r2, [r3, #0]
 80219ea:	2380      	movs	r3, #128	; 0x80
 80219ec:	039b      	lsls	r3, r3, #14
 80219ee:	4013      	ands	r3, r2
 80219f0:	d109      	bne.n	8021a06 <BSP_GUI_SaveDataInFlash+0x116>
 80219f2:	4b8a      	ldr	r3, [pc, #552]	; (8021c1c <BSP_GUI_SaveDataInFlash+0x32c>)
 80219f4:	681b      	ldr	r3, [r3, #0]
 80219f6:	029a      	lsls	r2, r3, #10
 80219f8:	4b89      	ldr	r3, [pc, #548]	; (8021c20 <BSP_GUI_SaveDataInFlash+0x330>)
 80219fa:	4013      	ands	r3, r2
 80219fc:	0adb      	lsrs	r3, r3, #11
 80219fe:	031b      	lsls	r3, r3, #12
 8021a00:	4a8a      	ldr	r2, [pc, #552]	; (8021c2c <BSP_GUI_SaveDataInFlash+0x33c>)
 8021a02:	1899      	adds	r1, r3, r2
 8021a04:	e009      	b.n	8021a1a <BSP_GUI_SaveDataInFlash+0x12a>
 8021a06:	4b85      	ldr	r3, [pc, #532]	; (8021c1c <BSP_GUI_SaveDataInFlash+0x32c>)
 8021a08:	681b      	ldr	r3, [r3, #0]
 8021a0a:	029b      	lsls	r3, r3, #10
 8021a0c:	085a      	lsrs	r2, r3, #1
 8021a0e:	4b85      	ldr	r3, [pc, #532]	; (8021c24 <BSP_GUI_SaveDataInFlash+0x334>)
 8021a10:	4013      	ands	r3, r2
 8021a12:	0adb      	lsrs	r3, r3, #11
 8021a14:	031b      	lsls	r3, r3, #12
 8021a16:	4a85      	ldr	r2, [pc, #532]	; (8021c2c <BSP_GUI_SaveDataInFlash+0x33c>)
 8021a18:	1899      	adds	r1, r3, r2
 8021a1a:	4a85      	ldr	r2, [pc, #532]	; (8021c30 <BSP_GUI_SaveDataInFlash+0x340>)
 8021a1c:	4b85      	ldr	r3, [pc, #532]	; (8021c34 <BSP_GUI_SaveDataInFlash+0x344>)
 8021a1e:	2001      	movs	r0, #1
 8021a20:	f7ec ffb0 	bl	800e984 <HAL_FLASH_Program>
 8021a24:	1e03      	subs	r3, r0, #0
 8021a26:	d005      	beq.n	8021a34 <BSP_GUI_SaveDataInFlash+0x144>
    {
      status = GUI_WRITE_ERROR;
 8021a28:	2327      	movs	r3, #39	; 0x27
 8021a2a:	2238      	movs	r2, #56	; 0x38
 8021a2c:	189b      	adds	r3, r3, r2
 8021a2e:	19da      	adds	r2, r3, r7
 8021a30:	2302      	movs	r3, #2
 8021a32:	7013      	strb	r3, [r2, #0]
#warning "Flash program option undefined"
#endif  /* FLASH_TYPEPROGRAM_DOUBLEWORD */
#endif /* GUI_FLASH_MAGIC_NUMBER */

#ifdef GUI_FLASH_ADDR_NB_PDO_SNK_P0
    if (GUI_OK == status)
 8021a34:	2327      	movs	r3, #39	; 0x27
 8021a36:	2238      	movs	r2, #56	; 0x38
 8021a38:	189b      	adds	r3, r3, r2
 8021a3a:	19db      	adds	r3, r3, r7
 8021a3c:	781b      	ldrb	r3, [r3, #0]
 8021a3e:	2b00      	cmp	r3, #0
 8021a40:	d000      	beq.n	8021a44 <BSP_GUI_SaveDataInFlash+0x154>
 8021a42:	e082      	b.n	8021b4a <BSP_GUI_SaveDataInFlash+0x25a>
    {
#if defined(FLASH_TYPEPROGRAM_DOUBLEWORD)
      /* Save the nb of sink and src PDO */
      uint64_t value = 0;
 8021a44:	2200      	movs	r2, #0
 8021a46:	2300      	movs	r3, #0
 8021a48:	653a      	str	r2, [r7, #80]	; 0x50
 8021a4a:	657b      	str	r3, [r7, #84]	; 0x54
      value |= USBPD_NbPDO[0];
 8021a4c:	4b7a      	ldr	r3, [pc, #488]	; (8021c38 <BSP_GUI_SaveDataInFlash+0x348>)
 8021a4e:	781b      	ldrb	r3, [r3, #0]
 8021a50:	633b      	str	r3, [r7, #48]	; 0x30
 8021a52:	2300      	movs	r3, #0
 8021a54:	637b      	str	r3, [r7, #52]	; 0x34
 8021a56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021a58:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8021a5a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8021a5c:	0008      	movs	r0, r1
 8021a5e:	4318      	orrs	r0, r3
 8021a60:	0004      	movs	r4, r0
 8021a62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8021a64:	431a      	orrs	r2, r3
 8021a66:	0015      	movs	r5, r2
 8021a68:	653c      	str	r4, [r7, #80]	; 0x50
 8021a6a:	657d      	str	r5, [r7, #84]	; 0x54
      value |= (USBPD_NbPDO[1] << 8);
 8021a6c:	4b72      	ldr	r3, [pc, #456]	; (8021c38 <BSP_GUI_SaveDataInFlash+0x348>)
 8021a6e:	785b      	ldrb	r3, [r3, #1]
 8021a70:	021b      	lsls	r3, r3, #8
 8021a72:	62bb      	str	r3, [r7, #40]	; 0x28
 8021a74:	17db      	asrs	r3, r3, #31
 8021a76:	62fb      	str	r3, [r7, #44]	; 0x2c
 8021a78:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021a7a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8021a7c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8021a7e:	0008      	movs	r0, r1
 8021a80:	4318      	orrs	r0, r3
 8021a82:	6138      	str	r0, [r7, #16]
 8021a84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8021a86:	431a      	orrs	r2, r3
 8021a88:	617a      	str	r2, [r7, #20]
 8021a8a:	693b      	ldr	r3, [r7, #16]
 8021a8c:	697c      	ldr	r4, [r7, #20]
 8021a8e:	653b      	str	r3, [r7, #80]	; 0x50
 8021a90:	657c      	str	r4, [r7, #84]	; 0x54
      value |= (USBPD_NbPDO[2] << 16);
 8021a92:	4b69      	ldr	r3, [pc, #420]	; (8021c38 <BSP_GUI_SaveDataInFlash+0x348>)
 8021a94:	789b      	ldrb	r3, [r3, #2]
 8021a96:	041b      	lsls	r3, r3, #16
 8021a98:	623b      	str	r3, [r7, #32]
 8021a9a:	17db      	asrs	r3, r3, #31
 8021a9c:	627b      	str	r3, [r7, #36]	; 0x24
 8021a9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021aa0:	6a39      	ldr	r1, [r7, #32]
 8021aa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021aa4:	0008      	movs	r0, r1
 8021aa6:	4318      	orrs	r0, r3
 8021aa8:	60b8      	str	r0, [r7, #8]
 8021aaa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8021aac:	431a      	orrs	r2, r3
 8021aae:	60fa      	str	r2, [r7, #12]
 8021ab0:	68bb      	ldr	r3, [r7, #8]
 8021ab2:	68fc      	ldr	r4, [r7, #12]
 8021ab4:	653b      	str	r3, [r7, #80]	; 0x50
 8021ab6:	657c      	str	r4, [r7, #84]	; 0x54
      value |= (USBPD_NbPDO[3] << 24);
 8021ab8:	4b5f      	ldr	r3, [pc, #380]	; (8021c38 <BSP_GUI_SaveDataInFlash+0x348>)
 8021aba:	78db      	ldrb	r3, [r3, #3]
 8021abc:	061b      	lsls	r3, r3, #24
 8021abe:	61bb      	str	r3, [r7, #24]
 8021ac0:	17db      	asrs	r3, r3, #31
 8021ac2:	61fb      	str	r3, [r7, #28]
 8021ac4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021ac6:	69b9      	ldr	r1, [r7, #24]
 8021ac8:	69fa      	ldr	r2, [r7, #28]
 8021aca:	0008      	movs	r0, r1
 8021acc:	4318      	orrs	r0, r3
 8021ace:	6038      	str	r0, [r7, #0]
 8021ad0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8021ad2:	431a      	orrs	r2, r3
 8021ad4:	607a      	str	r2, [r7, #4]
 8021ad6:	683b      	ldr	r3, [r7, #0]
 8021ad8:	687c      	ldr	r4, [r7, #4]
 8021ada:	653b      	str	r3, [r7, #80]	; 0x50
 8021adc:	657c      	str	r4, [r7, #84]	; 0x54
      if (HAL_OK != HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, GUI_FLASH_ADDR_NB_PDO_SNK_P0, value))
 8021ade:	4b4d      	ldr	r3, [pc, #308]	; (8021c14 <BSP_GUI_SaveDataInFlash+0x324>)
 8021ae0:	681a      	ldr	r2, [r3, #0]
 8021ae2:	23c0      	movs	r3, #192	; 0xc0
 8021ae4:	049b      	lsls	r3, r3, #18
 8021ae6:	4013      	ands	r3, r2
 8021ae8:	d00e      	beq.n	8021b08 <BSP_GUI_SaveDataInFlash+0x218>
 8021aea:	4b4a      	ldr	r3, [pc, #296]	; (8021c14 <BSP_GUI_SaveDataInFlash+0x324>)
 8021aec:	681a      	ldr	r2, [r3, #0]
 8021aee:	23c0      	movs	r3, #192	; 0xc0
 8021af0:	049b      	lsls	r3, r3, #18
 8021af2:	401a      	ands	r2, r3
 8021af4:	2380      	movs	r3, #128	; 0x80
 8021af6:	045b      	lsls	r3, r3, #17
 8021af8:	429a      	cmp	r2, r3
 8021afa:	d10f      	bne.n	8021b1c <BSP_GUI_SaveDataInFlash+0x22c>
 8021afc:	4b46      	ldr	r3, [pc, #280]	; (8021c18 <BSP_GUI_SaveDataInFlash+0x328>)
 8021afe:	681a      	ldr	r2, [r3, #0]
 8021b00:	2380      	movs	r3, #128	; 0x80
 8021b02:	039b      	lsls	r3, r3, #14
 8021b04:	4013      	ands	r3, r2
 8021b06:	d109      	bne.n	8021b1c <BSP_GUI_SaveDataInFlash+0x22c>
 8021b08:	4b44      	ldr	r3, [pc, #272]	; (8021c1c <BSP_GUI_SaveDataInFlash+0x32c>)
 8021b0a:	681b      	ldr	r3, [r3, #0]
 8021b0c:	029b      	lsls	r3, r3, #10
 8021b0e:	4a44      	ldr	r2, [pc, #272]	; (8021c20 <BSP_GUI_SaveDataInFlash+0x330>)
 8021b10:	4013      	ands	r3, r2
 8021b12:	0adb      	lsrs	r3, r3, #11
 8021b14:	031b      	lsls	r3, r3, #12
 8021b16:	4a49      	ldr	r2, [pc, #292]	; (8021c3c <BSP_GUI_SaveDataInFlash+0x34c>)
 8021b18:	1899      	adds	r1, r3, r2
 8021b1a:	e009      	b.n	8021b30 <BSP_GUI_SaveDataInFlash+0x240>
 8021b1c:	4b3f      	ldr	r3, [pc, #252]	; (8021c1c <BSP_GUI_SaveDataInFlash+0x32c>)
 8021b1e:	681b      	ldr	r3, [r3, #0]
 8021b20:	029b      	lsls	r3, r3, #10
 8021b22:	085b      	lsrs	r3, r3, #1
 8021b24:	4a3f      	ldr	r2, [pc, #252]	; (8021c24 <BSP_GUI_SaveDataInFlash+0x334>)
 8021b26:	4013      	ands	r3, r2
 8021b28:	0adb      	lsrs	r3, r3, #11
 8021b2a:	031b      	lsls	r3, r3, #12
 8021b2c:	4a43      	ldr	r2, [pc, #268]	; (8021c3c <BSP_GUI_SaveDataInFlash+0x34c>)
 8021b2e:	1899      	adds	r1, r3, r2
 8021b30:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8021b32:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8021b34:	2001      	movs	r0, #1
 8021b36:	f7ec ff25 	bl	800e984 <HAL_FLASH_Program>
 8021b3a:	1e03      	subs	r3, r0, #0
 8021b3c:	d005      	beq.n	8021b4a <BSP_GUI_SaveDataInFlash+0x25a>
      {
        status = GUI_WRITE_ERROR;
 8021b3e:	2327      	movs	r3, #39	; 0x27
 8021b40:	2238      	movs	r2, #56	; 0x38
 8021b42:	189b      	adds	r3, r3, r2
 8021b44:	19db      	adds	r3, r3, r7
 8021b46:	2202      	movs	r2, #2
 8021b48:	701a      	strb	r2, [r3, #0]
    }
#endif /* _SRC || _DRP */

#if defined(_SNK) || defined(_DRP)
    /* Save PORT0_PDO_ListSNK */
    if (GUI_OK == status)
 8021b4a:	2327      	movs	r3, #39	; 0x27
 8021b4c:	2238      	movs	r2, #56	; 0x38
 8021b4e:	189b      	adds	r3, r3, r2
 8021b50:	19db      	adds	r3, r3, r7
 8021b52:	781b      	ldrb	r3, [r3, #0]
 8021b54:	2b00      	cmp	r3, #0
 8021b56:	d135      	bne.n	8021bc4 <BSP_GUI_SaveDataInFlash+0x2d4>
    {
      status = SavePDOInFlash(GUI_FLASH_ADDR_PDO_SNK_P0, PORT0_PDO_ListSNK);
 8021b58:	4b2e      	ldr	r3, [pc, #184]	; (8021c14 <BSP_GUI_SaveDataInFlash+0x324>)
 8021b5a:	681a      	ldr	r2, [r3, #0]
 8021b5c:	23c0      	movs	r3, #192	; 0xc0
 8021b5e:	049b      	lsls	r3, r3, #18
 8021b60:	4013      	ands	r3, r2
 8021b62:	d00e      	beq.n	8021b82 <BSP_GUI_SaveDataInFlash+0x292>
 8021b64:	4b2b      	ldr	r3, [pc, #172]	; (8021c14 <BSP_GUI_SaveDataInFlash+0x324>)
 8021b66:	681a      	ldr	r2, [r3, #0]
 8021b68:	23c0      	movs	r3, #192	; 0xc0
 8021b6a:	049b      	lsls	r3, r3, #18
 8021b6c:	401a      	ands	r2, r3
 8021b6e:	2380      	movs	r3, #128	; 0x80
 8021b70:	045b      	lsls	r3, r3, #17
 8021b72:	429a      	cmp	r2, r3
 8021b74:	d110      	bne.n	8021b98 <BSP_GUI_SaveDataInFlash+0x2a8>
 8021b76:	4b28      	ldr	r3, [pc, #160]	; (8021c18 <BSP_GUI_SaveDataInFlash+0x328>)
 8021b78:	681a      	ldr	r2, [r3, #0]
 8021b7a:	2380      	movs	r3, #128	; 0x80
 8021b7c:	039b      	lsls	r3, r3, #14
 8021b7e:	4013      	ands	r3, r2
 8021b80:	d10a      	bne.n	8021b98 <BSP_GUI_SaveDataInFlash+0x2a8>
 8021b82:	4b26      	ldr	r3, [pc, #152]	; (8021c1c <BSP_GUI_SaveDataInFlash+0x32c>)
 8021b84:	681b      	ldr	r3, [r3, #0]
 8021b86:	029b      	lsls	r3, r3, #10
 8021b88:	4a25      	ldr	r2, [pc, #148]	; (8021c20 <BSP_GUI_SaveDataInFlash+0x330>)
 8021b8a:	4013      	ands	r3, r2
 8021b8c:	0adb      	lsrs	r3, r3, #11
 8021b8e:	031b      	lsls	r3, r3, #12
 8021b90:	4a2b      	ldr	r2, [pc, #172]	; (8021c40 <BSP_GUI_SaveDataInFlash+0x350>)
 8021b92:	4694      	mov	ip, r2
 8021b94:	4463      	add	r3, ip
 8021b96:	e00a      	b.n	8021bae <BSP_GUI_SaveDataInFlash+0x2be>
 8021b98:	4b20      	ldr	r3, [pc, #128]	; (8021c1c <BSP_GUI_SaveDataInFlash+0x32c>)
 8021b9a:	681b      	ldr	r3, [r3, #0]
 8021b9c:	029b      	lsls	r3, r3, #10
 8021b9e:	085b      	lsrs	r3, r3, #1
 8021ba0:	4a20      	ldr	r2, [pc, #128]	; (8021c24 <BSP_GUI_SaveDataInFlash+0x334>)
 8021ba2:	4013      	ands	r3, r2
 8021ba4:	0adb      	lsrs	r3, r3, #11
 8021ba6:	031b      	lsls	r3, r3, #12
 8021ba8:	4a25      	ldr	r2, [pc, #148]	; (8021c40 <BSP_GUI_SaveDataInFlash+0x350>)
 8021baa:	4694      	mov	ip, r2
 8021bac:	4463      	add	r3, ip
 8021bae:	2227      	movs	r2, #39	; 0x27
 8021bb0:	2138      	movs	r1, #56	; 0x38
 8021bb2:	1852      	adds	r2, r2, r1
 8021bb4:	19d4      	adds	r4, r2, r7
 8021bb6:	4a23      	ldr	r2, [pc, #140]	; (8021c44 <BSP_GUI_SaveDataInFlash+0x354>)
 8021bb8:	0011      	movs	r1, r2
 8021bba:	0018      	movs	r0, r3
 8021bbc:	f000 f8fa 	bl	8021db4 <SavePDOInFlash>
 8021bc0:	0003      	movs	r3, r0
 8021bc2:	7023      	strb	r3, [r4, #0]
    }
#endif /* _SNK || _DRP */
#endif /* USBPD_PORT_COUNT==2 */

    /* Save DPM_Settings of port 0 */
    if (GUI_OK == status)
 8021bc4:	2327      	movs	r3, #39	; 0x27
 8021bc6:	2238      	movs	r2, #56	; 0x38
 8021bc8:	189b      	adds	r3, r3, r2
 8021bca:	19db      	adds	r3, r3, r7
 8021bcc:	781b      	ldrb	r3, [r3, #0]
 8021bce:	2b00      	cmp	r3, #0
 8021bd0:	d152      	bne.n	8021c78 <BSP_GUI_SaveDataInFlash+0x388>
    {
      status = SaveSettingsInFlash(GUI_FLASH_ADDR_DPM_SETTINGS,
 8021bd2:	4b10      	ldr	r3, [pc, #64]	; (8021c14 <BSP_GUI_SaveDataInFlash+0x324>)
 8021bd4:	681a      	ldr	r2, [r3, #0]
 8021bd6:	23c0      	movs	r3, #192	; 0xc0
 8021bd8:	049b      	lsls	r3, r3, #18
 8021bda:	4013      	ands	r3, r2
 8021bdc:	d00e      	beq.n	8021bfc <BSP_GUI_SaveDataInFlash+0x30c>
 8021bde:	4b0d      	ldr	r3, [pc, #52]	; (8021c14 <BSP_GUI_SaveDataInFlash+0x324>)
 8021be0:	681a      	ldr	r2, [r3, #0]
 8021be2:	23c0      	movs	r3, #192	; 0xc0
 8021be4:	049b      	lsls	r3, r3, #18
 8021be6:	401a      	ands	r2, r3
 8021be8:	2380      	movs	r3, #128	; 0x80
 8021bea:	045b      	lsls	r3, r3, #17
 8021bec:	429a      	cmp	r2, r3
 8021bee:	d12d      	bne.n	8021c4c <BSP_GUI_SaveDataInFlash+0x35c>
 8021bf0:	4b09      	ldr	r3, [pc, #36]	; (8021c18 <BSP_GUI_SaveDataInFlash+0x328>)
 8021bf2:	681a      	ldr	r2, [r3, #0]
 8021bf4:	2380      	movs	r3, #128	; 0x80
 8021bf6:	039b      	lsls	r3, r3, #14
 8021bf8:	4013      	ands	r3, r2
 8021bfa:	d127      	bne.n	8021c4c <BSP_GUI_SaveDataInFlash+0x35c>
 8021bfc:	4b07      	ldr	r3, [pc, #28]	; (8021c1c <BSP_GUI_SaveDataInFlash+0x32c>)
 8021bfe:	681b      	ldr	r3, [r3, #0]
 8021c00:	029b      	lsls	r3, r3, #10
 8021c02:	4a07      	ldr	r2, [pc, #28]	; (8021c20 <BSP_GUI_SaveDataInFlash+0x330>)
 8021c04:	4013      	ands	r3, r2
 8021c06:	0adb      	lsrs	r3, r3, #11
 8021c08:	031b      	lsls	r3, r3, #12
 8021c0a:	4a0f      	ldr	r2, [pc, #60]	; (8021c48 <BSP_GUI_SaveDataInFlash+0x358>)
 8021c0c:	4694      	mov	ip, r2
 8021c0e:	4463      	add	r3, ip
 8021c10:	e027      	b.n	8021c62 <BSP_GUI_SaveDataInFlash+0x372>
 8021c12:	46c0      	nop			; (mov r8, r8)
 8021c14:	1fff7500 	.word	0x1fff7500
 8021c18:	40022020 	.word	0x40022020
 8021c1c:	1fff75e0 	.word	0x1fff75e0
 8021c20:	000ffc00 	.word	0x000ffc00
 8021c24:	0007fe00 	.word	0x0007fe00
 8021c28:	40022000 	.word	0x40022000
 8021c2c:	07fff800 	.word	0x07fff800
 8021c30:	deadf00d 	.word	0xdeadf00d
 8021c34:	deadbabe 	.word	0xdeadbabe
 8021c38:	2000022c 	.word	0x2000022c
 8021c3c:	07fff808 	.word	0x07fff808
 8021c40:	07fff830 	.word	0x07fff830
 8021c44:	20000230 	.word	0x20000230
 8021c48:	07fff890 	.word	0x07fff890
 8021c4c:	4b4e      	ldr	r3, [pc, #312]	; (8021d88 <BSP_GUI_SaveDataInFlash+0x498>)
 8021c4e:	681b      	ldr	r3, [r3, #0]
 8021c50:	029b      	lsls	r3, r3, #10
 8021c52:	085b      	lsrs	r3, r3, #1
 8021c54:	4a4d      	ldr	r2, [pc, #308]	; (8021d8c <BSP_GUI_SaveDataInFlash+0x49c>)
 8021c56:	4013      	ands	r3, r2
 8021c58:	0adb      	lsrs	r3, r3, #11
 8021c5a:	031b      	lsls	r3, r3, #12
 8021c5c:	4a4c      	ldr	r2, [pc, #304]	; (8021d90 <BSP_GUI_SaveDataInFlash+0x4a0>)
 8021c5e:	4694      	mov	ip, r2
 8021c60:	4463      	add	r3, ip
 8021c62:	2227      	movs	r2, #39	; 0x27
 8021c64:	2138      	movs	r1, #56	; 0x38
 8021c66:	1852      	adds	r2, r2, r1
 8021c68:	19d4      	adds	r4, r2, r7
 8021c6a:	494a      	ldr	r1, [pc, #296]	; (8021d94 <BSP_GUI_SaveDataInFlash+0x4a4>)
 8021c6c:	220c      	movs	r2, #12
 8021c6e:	0018      	movs	r0, r3
 8021c70:	f000 f913 	bl	8021e9a <SaveSettingsInFlash>
 8021c74:	0003      	movs	r3, r0
 8021c76:	7023      	strb	r3, [r4, #0]
                                   sizeof(USBPD_SettingsTypeDef) * (uint32_t)USBPD_PORT_COUNT);
    }

#if defined(GUI_FLASH_ADDR_DPM_ID_SETTINGS)
    /* Save DPM_ID_Settings */
    if (GUI_OK == status)
 8021c78:	2327      	movs	r3, #39	; 0x27
 8021c7a:	2238      	movs	r2, #56	; 0x38
 8021c7c:	189b      	adds	r3, r3, r2
 8021c7e:	19db      	adds	r3, r3, r7
 8021c80:	781b      	ldrb	r3, [r3, #0]
 8021c82:	2b00      	cmp	r3, #0
 8021c84:	d135      	bne.n	8021cf2 <BSP_GUI_SaveDataInFlash+0x402>
    {
      status = SaveSettingsInFlash(GUI_FLASH_ADDR_DPM_ID_SETTINGS,
 8021c86:	4b44      	ldr	r3, [pc, #272]	; (8021d98 <BSP_GUI_SaveDataInFlash+0x4a8>)
 8021c88:	681a      	ldr	r2, [r3, #0]
 8021c8a:	23c0      	movs	r3, #192	; 0xc0
 8021c8c:	049b      	lsls	r3, r3, #18
 8021c8e:	4013      	ands	r3, r2
 8021c90:	d00e      	beq.n	8021cb0 <BSP_GUI_SaveDataInFlash+0x3c0>
 8021c92:	4b41      	ldr	r3, [pc, #260]	; (8021d98 <BSP_GUI_SaveDataInFlash+0x4a8>)
 8021c94:	681a      	ldr	r2, [r3, #0]
 8021c96:	23c0      	movs	r3, #192	; 0xc0
 8021c98:	049b      	lsls	r3, r3, #18
 8021c9a:	401a      	ands	r2, r3
 8021c9c:	2380      	movs	r3, #128	; 0x80
 8021c9e:	045b      	lsls	r3, r3, #17
 8021ca0:	429a      	cmp	r2, r3
 8021ca2:	d110      	bne.n	8021cc6 <BSP_GUI_SaveDataInFlash+0x3d6>
 8021ca4:	4b3d      	ldr	r3, [pc, #244]	; (8021d9c <BSP_GUI_SaveDataInFlash+0x4ac>)
 8021ca6:	681a      	ldr	r2, [r3, #0]
 8021ca8:	2380      	movs	r3, #128	; 0x80
 8021caa:	039b      	lsls	r3, r3, #14
 8021cac:	4013      	ands	r3, r2
 8021cae:	d10a      	bne.n	8021cc6 <BSP_GUI_SaveDataInFlash+0x3d6>
 8021cb0:	4b35      	ldr	r3, [pc, #212]	; (8021d88 <BSP_GUI_SaveDataInFlash+0x498>)
 8021cb2:	681b      	ldr	r3, [r3, #0]
 8021cb4:	029b      	lsls	r3, r3, #10
 8021cb6:	4a3a      	ldr	r2, [pc, #232]	; (8021da0 <BSP_GUI_SaveDataInFlash+0x4b0>)
 8021cb8:	4013      	ands	r3, r2
 8021cba:	0adb      	lsrs	r3, r3, #11
 8021cbc:	031b      	lsls	r3, r3, #12
 8021cbe:	4a39      	ldr	r2, [pc, #228]	; (8021da4 <BSP_GUI_SaveDataInFlash+0x4b4>)
 8021cc0:	4694      	mov	ip, r2
 8021cc2:	4463      	add	r3, ip
 8021cc4:	e00a      	b.n	8021cdc <BSP_GUI_SaveDataInFlash+0x3ec>
 8021cc6:	4b30      	ldr	r3, [pc, #192]	; (8021d88 <BSP_GUI_SaveDataInFlash+0x498>)
 8021cc8:	681b      	ldr	r3, [r3, #0]
 8021cca:	029b      	lsls	r3, r3, #10
 8021ccc:	085b      	lsrs	r3, r3, #1
 8021cce:	4a2f      	ldr	r2, [pc, #188]	; (8021d8c <BSP_GUI_SaveDataInFlash+0x49c>)
 8021cd0:	4013      	ands	r3, r2
 8021cd2:	0adb      	lsrs	r3, r3, #11
 8021cd4:	031b      	lsls	r3, r3, #12
 8021cd6:	4a33      	ldr	r2, [pc, #204]	; (8021da4 <BSP_GUI_SaveDataInFlash+0x4b4>)
 8021cd8:	4694      	mov	ip, r2
 8021cda:	4463      	add	r3, ip
 8021cdc:	2227      	movs	r2, #39	; 0x27
 8021cde:	2138      	movs	r1, #56	; 0x38
 8021ce0:	1852      	adds	r2, r2, r1
 8021ce2:	19d4      	adds	r4, r2, r7
 8021ce4:	4930      	ldr	r1, [pc, #192]	; (8021da8 <BSP_GUI_SaveDataInFlash+0x4b8>)
 8021ce6:	2208      	movs	r2, #8
 8021ce8:	0018      	movs	r0, r3
 8021cea:	f000 f8d6 	bl	8021e9a <SaveSettingsInFlash>
 8021cee:	0003      	movs	r3, r0
 8021cf0:	7023      	strb	r3, [r4, #0]
                                   sizeof(USBPD_IdSettingsTypeDef));
    }
#endif /* GUI_FLASH_ADDR_DPM_ID_SETTINGS */

    /* Save DPM_Settings of port 0 */
    if (GUI_OK == status)
 8021cf2:	2327      	movs	r3, #39	; 0x27
 8021cf4:	2238      	movs	r2, #56	; 0x38
 8021cf6:	189b      	adds	r3, r3, r2
 8021cf8:	19db      	adds	r3, r3, r7
 8021cfa:	781b      	ldrb	r3, [r3, #0]
 8021cfc:	2b00      	cmp	r3, #0
 8021cfe:	d135      	bne.n	8021d6c <BSP_GUI_SaveDataInFlash+0x47c>
    {
      status = SaveSettingsInFlash(GUI_FLASH_ADDR_DPM_USER_SETTINGS,
 8021d00:	4b25      	ldr	r3, [pc, #148]	; (8021d98 <BSP_GUI_SaveDataInFlash+0x4a8>)
 8021d02:	681a      	ldr	r2, [r3, #0]
 8021d04:	23c0      	movs	r3, #192	; 0xc0
 8021d06:	049b      	lsls	r3, r3, #18
 8021d08:	4013      	ands	r3, r2
 8021d0a:	d00e      	beq.n	8021d2a <BSP_GUI_SaveDataInFlash+0x43a>
 8021d0c:	4b22      	ldr	r3, [pc, #136]	; (8021d98 <BSP_GUI_SaveDataInFlash+0x4a8>)
 8021d0e:	681a      	ldr	r2, [r3, #0]
 8021d10:	23c0      	movs	r3, #192	; 0xc0
 8021d12:	049b      	lsls	r3, r3, #18
 8021d14:	401a      	ands	r2, r3
 8021d16:	2380      	movs	r3, #128	; 0x80
 8021d18:	045b      	lsls	r3, r3, #17
 8021d1a:	429a      	cmp	r2, r3
 8021d1c:	d110      	bne.n	8021d40 <BSP_GUI_SaveDataInFlash+0x450>
 8021d1e:	4b1f      	ldr	r3, [pc, #124]	; (8021d9c <BSP_GUI_SaveDataInFlash+0x4ac>)
 8021d20:	681a      	ldr	r2, [r3, #0]
 8021d22:	2380      	movs	r3, #128	; 0x80
 8021d24:	039b      	lsls	r3, r3, #14
 8021d26:	4013      	ands	r3, r2
 8021d28:	d10a      	bne.n	8021d40 <BSP_GUI_SaveDataInFlash+0x450>
 8021d2a:	4b17      	ldr	r3, [pc, #92]	; (8021d88 <BSP_GUI_SaveDataInFlash+0x498>)
 8021d2c:	681b      	ldr	r3, [r3, #0]
 8021d2e:	029b      	lsls	r3, r3, #10
 8021d30:	4a1b      	ldr	r2, [pc, #108]	; (8021da0 <BSP_GUI_SaveDataInFlash+0x4b0>)
 8021d32:	4013      	ands	r3, r2
 8021d34:	0adb      	lsrs	r3, r3, #11
 8021d36:	031b      	lsls	r3, r3, #12
 8021d38:	4a1c      	ldr	r2, [pc, #112]	; (8021dac <BSP_GUI_SaveDataInFlash+0x4bc>)
 8021d3a:	4694      	mov	ip, r2
 8021d3c:	4463      	add	r3, ip
 8021d3e:	e00a      	b.n	8021d56 <BSP_GUI_SaveDataInFlash+0x466>
 8021d40:	4b11      	ldr	r3, [pc, #68]	; (8021d88 <BSP_GUI_SaveDataInFlash+0x498>)
 8021d42:	681b      	ldr	r3, [r3, #0]
 8021d44:	029b      	lsls	r3, r3, #10
 8021d46:	085b      	lsrs	r3, r3, #1
 8021d48:	4a10      	ldr	r2, [pc, #64]	; (8021d8c <BSP_GUI_SaveDataInFlash+0x49c>)
 8021d4a:	4013      	ands	r3, r2
 8021d4c:	0adb      	lsrs	r3, r3, #11
 8021d4e:	031b      	lsls	r3, r3, #12
 8021d50:	4a16      	ldr	r2, [pc, #88]	; (8021dac <BSP_GUI_SaveDataInFlash+0x4bc>)
 8021d52:	4694      	mov	ip, r2
 8021d54:	4463      	add	r3, ip
 8021d56:	2227      	movs	r2, #39	; 0x27
 8021d58:	2138      	movs	r1, #56	; 0x38
 8021d5a:	1852      	adds	r2, r2, r1
 8021d5c:	19d4      	adds	r4, r2, r7
 8021d5e:	4914      	ldr	r1, [pc, #80]	; (8021db0 <BSP_GUI_SaveDataInFlash+0x4c0>)
 8021d60:	2274      	movs	r2, #116	; 0x74
 8021d62:	0018      	movs	r0, r3
 8021d64:	f000 f899 	bl	8021e9a <SaveSettingsInFlash>
 8021d68:	0003      	movs	r3, r0
 8021d6a:	7023      	strb	r3, [r4, #0]
    }
#endif /* _VDM */
  }

  /* Lock the flash after end of operations */
  (void) HAL_FLASH_Lock();
 8021d6c:	f7ec fe7c 	bl	800ea68 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8021d70:	b662      	cpsie	i
}
 8021d72:	46c0      	nop			; (mov r8, r8)

  /* Enable interrupts */
  __enable_irq();

  return status;
 8021d74:	2327      	movs	r3, #39	; 0x27
 8021d76:	2238      	movs	r2, #56	; 0x38
 8021d78:	189b      	adds	r3, r3, r2
 8021d7a:	19db      	adds	r3, r3, r7
 8021d7c:	781b      	ldrb	r3, [r3, #0]
}
 8021d7e:	0018      	movs	r0, r3
 8021d80:	46bd      	mov	sp, r7
 8021d82:	b019      	add	sp, #100	; 0x64
 8021d84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8021d86:	46c0      	nop			; (mov r8, r8)
 8021d88:	1fff75e0 	.word	0x1fff75e0
 8021d8c:	0007fe00 	.word	0x0007fe00
 8021d90:	07fff890 	.word	0x07fff890
 8021d94:	200001a4 	.word	0x200001a4
 8021d98:	1fff7500 	.word	0x1fff7500
 8021d9c:	40022020 	.word	0x40022020
 8021da0:	000ffc00 	.word	0x000ffc00
 8021da4:	07fff91c 	.word	0x07fff91c
 8021da8:	200001b0 	.word	0x200001b0
 8021dac:	07fff89c 	.word	0x07fff89c
 8021db0:	200001b8 	.word	0x200001b8

08021db4 <SavePDOInFlash>:

static GUI_StatusTypeDef SavePDOInFlash(uint32_t Address, uint32_t *pListOfPDO)
{
 8021db4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8021db6:	b08f      	sub	sp, #60	; 0x3c
 8021db8:	af00      	add	r7, sp, #0
 8021dba:	6178      	str	r0, [r7, #20]
 8021dbc:	6139      	str	r1, [r7, #16]
#if defined(FLASH_TYPEPROGRAM_DOUBLEWORD)
  uint64_t data_in_64;
  uint32_t index;
  uint32_t index_flash;
  uint32_t value[2];
  GUI_StatusTypeDef status = GUI_OK;
 8021dbe:	231f      	movs	r3, #31
 8021dc0:	2210      	movs	r2, #16
 8021dc2:	189b      	adds	r3, r3, r2
 8021dc4:	19db      	adds	r3, r3, r7
 8021dc6:	2200      	movs	r2, #0
 8021dc8:	701a      	strb	r2, [r3, #0]

  index_flash = 0U;
 8021dca:	2300      	movs	r3, #0
 8021dcc:	633b      	str	r3, [r7, #48]	; 0x30
  for (index = 0U; ((index < USBPD_MAX_NB_PDO) && (GUI_OK == status)); index += 1U)
 8021dce:	2300      	movs	r3, #0
 8021dd0:	637b      	str	r3, [r7, #52]	; 0x34
 8021dd2:	e04f      	b.n	8021e74 <SavePDOInFlash+0xc0>
  {
    value[0] = pListOfPDO[index];
 8021dd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8021dd6:	009b      	lsls	r3, r3, #2
 8021dd8:	693a      	ldr	r2, [r7, #16]
 8021dda:	18d3      	adds	r3, r2, r3
 8021ddc:	681a      	ldr	r2, [r3, #0]
 8021dde:	2108      	movs	r1, #8
 8021de0:	2010      	movs	r0, #16
 8021de2:	180b      	adds	r3, r1, r0
 8021de4:	19db      	adds	r3, r3, r7
 8021de6:	601a      	str	r2, [r3, #0]
    index++;
 8021de8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8021dea:	3301      	adds	r3, #1
 8021dec:	637b      	str	r3, [r7, #52]	; 0x34
    if (index < USBPD_MAX_NB_PDO)
 8021dee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8021df0:	2b06      	cmp	r3, #6
 8021df2:	d808      	bhi.n	8021e06 <SavePDOInFlash+0x52>
    {
      value[1] = pListOfPDO[index];
 8021df4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8021df6:	009b      	lsls	r3, r3, #2
 8021df8:	693a      	ldr	r2, [r7, #16]
 8021dfa:	18d3      	adds	r3, r2, r3
 8021dfc:	681a      	ldr	r2, [r3, #0]
 8021dfe:	180b      	adds	r3, r1, r0
 8021e00:	19db      	adds	r3, r3, r7
 8021e02:	605a      	str	r2, [r3, #4]
 8021e04:	e006      	b.n	8021e14 <SavePDOInFlash+0x60>
    }
    else
    {
      value[1] = (0xFFFFFFFFU);
 8021e06:	2308      	movs	r3, #8
 8021e08:	2210      	movs	r2, #16
 8021e0a:	189b      	adds	r3, r3, r2
 8021e0c:	19db      	adds	r3, r3, r7
 8021e0e:	2201      	movs	r2, #1
 8021e10:	4252      	negs	r2, r2
 8021e12:	605a      	str	r2, [r3, #4]
    }

    data_in_64 = value[0] | ((uint64_t)value[1] << 32U);
 8021e14:	2208      	movs	r2, #8
 8021e16:	2610      	movs	r6, #16
 8021e18:	1993      	adds	r3, r2, r6
 8021e1a:	19db      	adds	r3, r3, r7
 8021e1c:	681b      	ldr	r3, [r3, #0]
 8021e1e:	60bb      	str	r3, [r7, #8]
 8021e20:	2300      	movs	r3, #0
 8021e22:	60fb      	str	r3, [r7, #12]
 8021e24:	1993      	adds	r3, r2, r6
 8021e26:	19db      	adds	r3, r3, r7
 8021e28:	685b      	ldr	r3, [r3, #4]
 8021e2a:	603b      	str	r3, [r7, #0]
 8021e2c:	2300      	movs	r3, #0
 8021e2e:	607b      	str	r3, [r7, #4]
 8021e30:	683b      	ldr	r3, [r7, #0]
 8021e32:	001d      	movs	r5, r3
 8021e34:	2300      	movs	r3, #0
 8021e36:	001c      	movs	r4, r3
 8021e38:	68b9      	ldr	r1, [r7, #8]
 8021e3a:	68fa      	ldr	r2, [r7, #12]
 8021e3c:	000b      	movs	r3, r1
 8021e3e:	4323      	orrs	r3, r4
 8021e40:	623b      	str	r3, [r7, #32]
 8021e42:	0013      	movs	r3, r2
 8021e44:	432b      	orrs	r3, r5
 8021e46:	627b      	str	r3, [r7, #36]	; 0x24

    /* Save in the FLASH */
    if (HAL_OK != HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, (Address + (8U * index_flash)), data_in_64))
 8021e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021e4a:	00da      	lsls	r2, r3, #3
 8021e4c:	697b      	ldr	r3, [r7, #20]
 8021e4e:	18d1      	adds	r1, r2, r3
 8021e50:	6a3a      	ldr	r2, [r7, #32]
 8021e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021e54:	2001      	movs	r0, #1
 8021e56:	f7ec fd95 	bl	800e984 <HAL_FLASH_Program>
 8021e5a:	1e03      	subs	r3, r0, #0
 8021e5c:	d004      	beq.n	8021e68 <SavePDOInFlash+0xb4>
    {
      status = GUI_WRITE_ERROR;
 8021e5e:	231f      	movs	r3, #31
 8021e60:	199b      	adds	r3, r3, r6
 8021e62:	19db      	adds	r3, r3, r7
 8021e64:	2202      	movs	r2, #2
 8021e66:	701a      	strb	r2, [r3, #0]
    }
    index_flash += 1;
 8021e68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021e6a:	3301      	adds	r3, #1
 8021e6c:	633b      	str	r3, [r7, #48]	; 0x30
  for (index = 0U; ((index < USBPD_MAX_NB_PDO) && (GUI_OK == status)); index += 1U)
 8021e6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8021e70:	3301      	adds	r3, #1
 8021e72:	637b      	str	r3, [r7, #52]	; 0x34
 8021e74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8021e76:	2b06      	cmp	r3, #6
 8021e78:	d806      	bhi.n	8021e88 <SavePDOInFlash+0xd4>
 8021e7a:	231f      	movs	r3, #31
 8021e7c:	2210      	movs	r2, #16
 8021e7e:	189b      	adds	r3, r3, r2
 8021e80:	19db      	adds	r3, r3, r7
 8021e82:	781b      	ldrb	r3, [r3, #0]
 8021e84:	2b00      	cmp	r3, #0
 8021e86:	d0a5      	beq.n	8021dd4 <SavePDOInFlash+0x20>
  }
  return status;
 8021e88:	231f      	movs	r3, #31
 8021e8a:	2210      	movs	r2, #16
 8021e8c:	189b      	adds	r3, r3, r2
 8021e8e:	19db      	adds	r3, r3, r7
 8021e90:	781b      	ldrb	r3, [r3, #0]
  }
  return status;
#else
#warning "Flash program option undefined"
#endif  /* FLASH_TYPEPROGRAM_DOUBLEWORD */
}
 8021e92:	0018      	movs	r0, r3
 8021e94:	46bd      	mov	sp, r7
 8021e96:	b00f      	add	sp, #60	; 0x3c
 8021e98:	bdf0      	pop	{r4, r5, r6, r7, pc}

08021e9a <SaveSettingsInFlash>:

static GUI_StatusTypeDef SaveSettingsInFlash(uint32_t Address, uint32_t *pSettings, uint32_t Size)
{
 8021e9a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8021e9c:	b091      	sub	sp, #68	; 0x44
 8021e9e:	af00      	add	r7, sp, #0
 8021ea0:	61f8      	str	r0, [r7, #28]
 8021ea2:	61b9      	str	r1, [r7, #24]
 8021ea4:	617a      	str	r2, [r7, #20]
#if defined(FLASH_TYPEPROGRAM_DOUBLEWORD)
  uint64_t data_in_64;
  uint32_t index;
  uint32_t index_flash;
  uint32_t value[2];
  uint32_t nb_u32   = ((Size) / 4U);
 8021ea6:	697b      	ldr	r3, [r7, #20]
 8021ea8:	089b      	lsrs	r3, r3, #2
 8021eaa:	633b      	str	r3, [r7, #48]	; 0x30
  GUI_StatusTypeDef status = GUI_OK;
 8021eac:	2327      	movs	r3, #39	; 0x27
 8021eae:	2210      	movs	r2, #16
 8021eb0:	189b      	adds	r3, r3, r2
 8021eb2:	19db      	adds	r3, r3, r7
 8021eb4:	2200      	movs	r2, #0
 8021eb6:	701a      	strb	r2, [r3, #0]

  /* Ensure nb of bytes to be writeent is 4-multiple */
  if (((Size) % 4U) != 0U)
 8021eb8:	697b      	ldr	r3, [r7, #20]
 8021eba:	2203      	movs	r2, #3
 8021ebc:	4013      	ands	r3, r2
 8021ebe:	d001      	beq.n	8021ec4 <SaveSettingsInFlash+0x2a>
  {
    return (GUI_ERROR);
 8021ec0:	2303      	movs	r3, #3
 8021ec2:	e065      	b.n	8021f90 <SaveSettingsInFlash+0xf6>
  }

  /* Save Settings in the FLASH */
  index_flash = 0U;
 8021ec4:	2300      	movs	r3, #0
 8021ec6:	63bb      	str	r3, [r7, #56]	; 0x38
  for (index = 0U; ((index < nb_u32) && (GUI_OK == status)); index += 1U)
 8021ec8:	2300      	movs	r3, #0
 8021eca:	63fb      	str	r3, [r7, #60]	; 0x3c
 8021ecc:	e050      	b.n	8021f70 <SaveSettingsInFlash+0xd6>
  {
    value[0] = pSettings[index];
 8021ece:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8021ed0:	009b      	lsls	r3, r3, #2
 8021ed2:	69ba      	ldr	r2, [r7, #24]
 8021ed4:	18d3      	adds	r3, r2, r3
 8021ed6:	681a      	ldr	r2, [r3, #0]
 8021ed8:	2110      	movs	r1, #16
 8021eda:	2010      	movs	r0, #16
 8021edc:	180b      	adds	r3, r1, r0
 8021ede:	19db      	adds	r3, r3, r7
 8021ee0:	601a      	str	r2, [r3, #0]
    index++;
 8021ee2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8021ee4:	3301      	adds	r3, #1
 8021ee6:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (index < nb_u32)
 8021ee8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8021eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021eec:	429a      	cmp	r2, r3
 8021eee:	d208      	bcs.n	8021f02 <SaveSettingsInFlash+0x68>
    {
      value[1] = pSettings[index];
 8021ef0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8021ef2:	009b      	lsls	r3, r3, #2
 8021ef4:	69ba      	ldr	r2, [r7, #24]
 8021ef6:	18d3      	adds	r3, r2, r3
 8021ef8:	681a      	ldr	r2, [r3, #0]
 8021efa:	180b      	adds	r3, r1, r0
 8021efc:	19db      	adds	r3, r3, r7
 8021efe:	605a      	str	r2, [r3, #4]
 8021f00:	e006      	b.n	8021f10 <SaveSettingsInFlash+0x76>
    }
    else
    {
      value[1] = (0xFFFFFFFFU);
 8021f02:	2310      	movs	r3, #16
 8021f04:	2210      	movs	r2, #16
 8021f06:	189b      	adds	r3, r3, r2
 8021f08:	19db      	adds	r3, r3, r7
 8021f0a:	2201      	movs	r2, #1
 8021f0c:	4252      	negs	r2, r2
 8021f0e:	605a      	str	r2, [r3, #4]
    }

    data_in_64 = value[0] | ((uint64_t)value[1] << 32U);
 8021f10:	2210      	movs	r2, #16
 8021f12:	2610      	movs	r6, #16
 8021f14:	1993      	adds	r3, r2, r6
 8021f16:	19db      	adds	r3, r3, r7
 8021f18:	681b      	ldr	r3, [r3, #0]
 8021f1a:	60bb      	str	r3, [r7, #8]
 8021f1c:	2300      	movs	r3, #0
 8021f1e:	60fb      	str	r3, [r7, #12]
 8021f20:	1993      	adds	r3, r2, r6
 8021f22:	19db      	adds	r3, r3, r7
 8021f24:	685b      	ldr	r3, [r3, #4]
 8021f26:	603b      	str	r3, [r7, #0]
 8021f28:	2300      	movs	r3, #0
 8021f2a:	607b      	str	r3, [r7, #4]
 8021f2c:	683b      	ldr	r3, [r7, #0]
 8021f2e:	001d      	movs	r5, r3
 8021f30:	2300      	movs	r3, #0
 8021f32:	001c      	movs	r4, r3
 8021f34:	68b9      	ldr	r1, [r7, #8]
 8021f36:	68fa      	ldr	r2, [r7, #12]
 8021f38:	000b      	movs	r3, r1
 8021f3a:	4323      	orrs	r3, r4
 8021f3c:	62bb      	str	r3, [r7, #40]	; 0x28
 8021f3e:	0013      	movs	r3, r2
 8021f40:	432b      	orrs	r3, r5
 8021f42:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Save in the FLASH */
    if (HAL_OK != HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, (Address + (8U * index_flash)), data_in_64))
 8021f44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8021f46:	00da      	lsls	r2, r3, #3
 8021f48:	69fb      	ldr	r3, [r7, #28]
 8021f4a:	18d1      	adds	r1, r2, r3
 8021f4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8021f4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021f50:	2001      	movs	r0, #1
 8021f52:	f7ec fd17 	bl	800e984 <HAL_FLASH_Program>
 8021f56:	1e03      	subs	r3, r0, #0
 8021f58:	d004      	beq.n	8021f64 <SaveSettingsInFlash+0xca>
    {
      status = GUI_WRITE_ERROR;
 8021f5a:	2327      	movs	r3, #39	; 0x27
 8021f5c:	199b      	adds	r3, r3, r6
 8021f5e:	19db      	adds	r3, r3, r7
 8021f60:	2202      	movs	r2, #2
 8021f62:	701a      	strb	r2, [r3, #0]
    }
    index_flash += 1U;
 8021f64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8021f66:	3301      	adds	r3, #1
 8021f68:	63bb      	str	r3, [r7, #56]	; 0x38
  for (index = 0U; ((index < nb_u32) && (GUI_OK == status)); index += 1U)
 8021f6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8021f6c:	3301      	adds	r3, #1
 8021f6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8021f70:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8021f72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021f74:	429a      	cmp	r2, r3
 8021f76:	d206      	bcs.n	8021f86 <SaveSettingsInFlash+0xec>
 8021f78:	2327      	movs	r3, #39	; 0x27
 8021f7a:	2210      	movs	r2, #16
 8021f7c:	189b      	adds	r3, r3, r2
 8021f7e:	19db      	adds	r3, r3, r7
 8021f80:	781b      	ldrb	r3, [r3, #0]
 8021f82:	2b00      	cmp	r3, #0
 8021f84:	d0a3      	beq.n	8021ece <SaveSettingsInFlash+0x34>
  }
  return status;
 8021f86:	2327      	movs	r3, #39	; 0x27
 8021f88:	2210      	movs	r2, #16
 8021f8a:	189b      	adds	r3, r3, r2
 8021f8c:	19db      	adds	r3, r3, r7
 8021f8e:	781b      	ldrb	r3, [r3, #0]
  }
  return status;
#else
#warning "Flash program option undefined"
#endif  /* FLASH_TYPEPROGRAM_DOUBLEWORD */
}
 8021f90:	0018      	movs	r0, r3
 8021f92:	46bd      	mov	sp, r7
 8021f94:	b011      	add	sp, #68	; 0x44
 8021f96:	bdf0      	pop	{r4, r5, r6, r7, pc}

08021f98 <LoadPDOFromFlash>:

static GUI_StatusTypeDef LoadPDOFromFlash(uint32_t Address, uint32_t *pListOfPDO)
{
 8021f98:	b580      	push	{r7, lr}
 8021f9a:	b086      	sub	sp, #24
 8021f9c:	af00      	add	r7, sp, #0
 8021f9e:	6078      	str	r0, [r7, #4]
 8021fa0:	6039      	str	r1, [r7, #0]
  uint32_t _addr = Address;
 8021fa2:	687b      	ldr	r3, [r7, #4]
 8021fa4:	617b      	str	r3, [r7, #20]
  GUI_StatusTypeDef _status = GUI_ERROR;
 8021fa6:	230f      	movs	r3, #15
 8021fa8:	18fb      	adds	r3, r7, r3
 8021faa:	2203      	movs	r2, #3
 8021fac:	701a      	strb	r2, [r3, #0]

  /* Check if FLASH is not empty to retrieve the data. Nethertheless keep data in the RAM */
  GUI_CHECK_IF_MEMORY_IS_CORRUPTED(_addr)
  {
    uint32_t _index;
    for (_index = 0U; _index < USBPD_MAX_NB_PDO; _index++)
 8021fae:	2300      	movs	r3, #0
 8021fb0:	613b      	str	r3, [r7, #16]
 8021fb2:	e00c      	b.n	8021fce <LoadPDOFromFlash+0x36>
    {
      pListOfPDO[_index] = *((uint32_t *)_addr);
 8021fb4:	697a      	ldr	r2, [r7, #20]
 8021fb6:	693b      	ldr	r3, [r7, #16]
 8021fb8:	009b      	lsls	r3, r3, #2
 8021fba:	6839      	ldr	r1, [r7, #0]
 8021fbc:	18cb      	adds	r3, r1, r3
 8021fbe:	6812      	ldr	r2, [r2, #0]
 8021fc0:	601a      	str	r2, [r3, #0]
      _addr = _addr + 4U;
 8021fc2:	697b      	ldr	r3, [r7, #20]
 8021fc4:	3304      	adds	r3, #4
 8021fc6:	617b      	str	r3, [r7, #20]
    for (_index = 0U; _index < USBPD_MAX_NB_PDO; _index++)
 8021fc8:	693b      	ldr	r3, [r7, #16]
 8021fca:	3301      	adds	r3, #1
 8021fcc:	613b      	str	r3, [r7, #16]
 8021fce:	693b      	ldr	r3, [r7, #16]
 8021fd0:	2b06      	cmp	r3, #6
 8021fd2:	d9ef      	bls.n	8021fb4 <LoadPDOFromFlash+0x1c>
    }
    _status = GUI_OK;
 8021fd4:	210f      	movs	r1, #15
 8021fd6:	187b      	adds	r3, r7, r1
 8021fd8:	2200      	movs	r2, #0
 8021fda:	701a      	strb	r2, [r3, #0]
  }
  return _status;
 8021fdc:	187b      	adds	r3, r7, r1
 8021fde:	781b      	ldrb	r3, [r3, #0]
}
 8021fe0:	0018      	movs	r0, r3
 8021fe2:	46bd      	mov	sp, r7
 8021fe4:	b006      	add	sp, #24
 8021fe6:	bd80      	pop	{r7, pc}

08021fe8 <LoadSettingsFromFlash>:

static GUI_StatusTypeDef LoadSettingsFromFlash(uint32_t Address, uint32_t *pSettings, uint32_t Size)
{
 8021fe8:	b590      	push	{r4, r7, lr}
 8021fea:	b087      	sub	sp, #28
 8021fec:	af00      	add	r7, sp, #0
 8021fee:	60f8      	str	r0, [r7, #12]
 8021ff0:	60b9      	str	r1, [r7, #8]
 8021ff2:	607a      	str	r2, [r7, #4]
  uint32_t _addr = Address;
 8021ff4:	68fb      	ldr	r3, [r7, #12]
 8021ff6:	617b      	str	r3, [r7, #20]
  GUI_StatusTypeDef _status = GUI_ERROR;
 8021ff8:	2413      	movs	r4, #19
 8021ffa:	193b      	adds	r3, r7, r4
 8021ffc:	2203      	movs	r2, #3
 8021ffe:	701a      	strb	r2, [r3, #0]

  /* Check if FLASH is not empty to retrieve the data. Nethertheless keep data in the RAM */
  GUI_CHECK_IF_MEMORY_IS_CORRUPTED(_addr)
  {
    (void) memcpy(pSettings, ((uint32_t *)_addr), Size);
 8022000:	6979      	ldr	r1, [r7, #20]
 8022002:	687a      	ldr	r2, [r7, #4]
 8022004:	68bb      	ldr	r3, [r7, #8]
 8022006:	0018      	movs	r0, r3
 8022008:	f005 fd13 	bl	8027a32 <memcpy>
    _status = GUI_OK;
 802200c:	193b      	adds	r3, r7, r4
 802200e:	2200      	movs	r2, #0
 8022010:	701a      	strb	r2, [r3, #0]
  }
  return _status;
 8022012:	193b      	adds	r3, r7, r4
 8022014:	781b      	ldrb	r3, [r3, #0]
}
 8022016:	0018      	movs	r0, r3
 8022018:	46bd      	mov	sp, r7
 802201a:	b007      	add	sp, #28
 802201c:	bd90      	pop	{r4, r7, pc}

0802201e <TLV_init_encode>:
  * @param    Ptr          A pointer to the value. This function does not allocate memory,
  *                        it is the user's responsibility to allocate this.
  * @return   0 if everything went fine, 0xFF otherwise.
  */
uint8_t TLV_init_encode(TLV_ToSend_Data_t *ToSendTLV, uint8_t Tag, uint16_t SizeMax, uint8_t *Ptr)
{
 802201e:	b580      	push	{r7, lr}
 8022020:	b084      	sub	sp, #16
 8022022:	af00      	add	r7, sp, #0
 8022024:	60f8      	str	r0, [r7, #12]
 8022026:	0008      	movs	r0, r1
 8022028:	0011      	movs	r1, r2
 802202a:	607b      	str	r3, [r7, #4]
 802202c:	230b      	movs	r3, #11
 802202e:	18fb      	adds	r3, r7, r3
 8022030:	1c02      	adds	r2, r0, #0
 8022032:	701a      	strb	r2, [r3, #0]
 8022034:	2308      	movs	r3, #8
 8022036:	18fb      	adds	r3, r7, r3
 8022038:	1c0a      	adds	r2, r1, #0
 802203a:	801a      	strh	r2, [r3, #0]
  if (Ptr == NULL)
 802203c:	687b      	ldr	r3, [r7, #4]
 802203e:	2b00      	cmp	r3, #0
 8022040:	d101      	bne.n	8022046 <TLV_init_encode+0x28>
  {
    return 0xFF;  /* Buffer is NULL*/
 8022042:	23ff      	movs	r3, #255	; 0xff
 8022044:	e04a      	b.n	80220dc <TLV_init_encode+0xbe>
  }
  if (SizeMax < 11U)
 8022046:	2308      	movs	r3, #8
 8022048:	18fb      	adds	r3, r7, r3
 802204a:	881b      	ldrh	r3, [r3, #0]
 802204c:	2b0a      	cmp	r3, #10
 802204e:	d801      	bhi.n	8022054 <TLV_init_encode+0x36>
  {
    return 0xFF;  /* Because of his small max size, the buffer can't even receive one empty TLV*/
 8022050:	23ff      	movs	r3, #255	; 0xff
 8022052:	e043      	b.n	80220dc <TLV_init_encode+0xbe>
  }

  ToSendTLV->data = Ptr;
 8022054:	68fb      	ldr	r3, [r7, #12]
 8022056:	687a      	ldr	r2, [r7, #4]
 8022058:	601a      	str	r2, [r3, #0]
  ToSendTLV->maxSize = SizeMax;
 802205a:	68fb      	ldr	r3, [r7, #12]
 802205c:	2208      	movs	r2, #8
 802205e:	18ba      	adds	r2, r7, r2
 8022060:	8812      	ldrh	r2, [r2, #0]
 8022062:	809a      	strh	r2, [r3, #4]

  ToSendTLV->data[0] = TLV_SOF;
 8022064:	68fb      	ldr	r3, [r7, #12]
 8022066:	681b      	ldr	r3, [r3, #0]
 8022068:	22fd      	movs	r2, #253	; 0xfd
 802206a:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[1] = TLV_SOF;
 802206c:	68fb      	ldr	r3, [r7, #12]
 802206e:	681b      	ldr	r3, [r3, #0]
 8022070:	3301      	adds	r3, #1
 8022072:	22fd      	movs	r2, #253	; 0xfd
 8022074:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[2] = TLV_SOF;
 8022076:	68fb      	ldr	r3, [r7, #12]
 8022078:	681b      	ldr	r3, [r3, #0]
 802207a:	3302      	adds	r3, #2
 802207c:	22fd      	movs	r2, #253	; 0xfd
 802207e:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[3] = TLV_SOF;          /* SOF*/
 8022080:	68fb      	ldr	r3, [r7, #12]
 8022082:	681b      	ldr	r3, [r3, #0]
 8022084:	3303      	adds	r3, #3
 8022086:	22fd      	movs	r2, #253	; 0xfd
 8022088:	701a      	strb	r2, [r3, #0]

  ToSendTLV->data[4] = Tag;              /* Tag*/
 802208a:	68fb      	ldr	r3, [r7, #12]
 802208c:	681b      	ldr	r3, [r3, #0]
 802208e:	3304      	adds	r3, #4
 8022090:	220b      	movs	r2, #11
 8022092:	18ba      	adds	r2, r7, r2
 8022094:	7812      	ldrb	r2, [r2, #0]
 8022096:	701a      	strb	r2, [r3, #0]

  ToSendTLV->data[5] = 0;
 8022098:	68fb      	ldr	r3, [r7, #12]
 802209a:	681b      	ldr	r3, [r3, #0]
 802209c:	3305      	adds	r3, #5
 802209e:	2200      	movs	r2, #0
 80220a0:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[6] = 0;                /* Size*/
 80220a2:	68fb      	ldr	r3, [r7, #12]
 80220a4:	681b      	ldr	r3, [r3, #0]
 80220a6:	3306      	adds	r3, #6
 80220a8:	2200      	movs	r2, #0
 80220aa:	701a      	strb	r2, [r3, #0]

  ToSendTLV->data[7] = TLV_EOF;
 80220ac:	68fb      	ldr	r3, [r7, #12]
 80220ae:	681b      	ldr	r3, [r3, #0]
 80220b0:	3307      	adds	r3, #7
 80220b2:	22a5      	movs	r2, #165	; 0xa5
 80220b4:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[8] = TLV_EOF;
 80220b6:	68fb      	ldr	r3, [r7, #12]
 80220b8:	681b      	ldr	r3, [r3, #0]
 80220ba:	3308      	adds	r3, #8
 80220bc:	22a5      	movs	r2, #165	; 0xa5
 80220be:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[9] = TLV_EOF;
 80220c0:	68fb      	ldr	r3, [r7, #12]
 80220c2:	681b      	ldr	r3, [r3, #0]
 80220c4:	3309      	adds	r3, #9
 80220c6:	22a5      	movs	r2, #165	; 0xa5
 80220c8:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[10] = TLV_EOF;         /* EOF*/
 80220ca:	68fb      	ldr	r3, [r7, #12]
 80220cc:	681b      	ldr	r3, [r3, #0]
 80220ce:	330a      	adds	r3, #10
 80220d0:	22a5      	movs	r2, #165	; 0xa5
 80220d2:	701a      	strb	r2, [r3, #0]

  ToSendTLV->EOFposition = 7;
 80220d4:	68fb      	ldr	r3, [r7, #12]
 80220d6:	2207      	movs	r2, #7
 80220d8:	80da      	strh	r2, [r3, #6]

  return 0;
 80220da:	2300      	movs	r3, #0
}
 80220dc:	0018      	movs	r0, r3
 80220de:	46bd      	mov	sp, r7
 80220e0:	b004      	add	sp, #16
 80220e2:	bd80      	pop	{r7, pc}

080220e4 <TLV_add>:
  * @param    Value        A pointer to the Value to add.
  * @return   The number of bytes written if everything went fine, 0xFFFF otherwise.
  *
  */
uint16_t TLV_add(TLV_ToSend_Data_t *ToSendTLV, uint8_t Tag, uint16_t Size, const uint8_t *Value)
{
 80220e4:	b580      	push	{r7, lr}
 80220e6:	b086      	sub	sp, #24
 80220e8:	af00      	add	r7, sp, #0
 80220ea:	60f8      	str	r0, [r7, #12]
 80220ec:	0008      	movs	r0, r1
 80220ee:	0011      	movs	r1, r2
 80220f0:	607b      	str	r3, [r7, #4]
 80220f2:	230b      	movs	r3, #11
 80220f4:	18fb      	adds	r3, r7, r3
 80220f6:	1c02      	adds	r2, r0, #0
 80220f8:	701a      	strb	r2, [r3, #0]
 80220fa:	2308      	movs	r3, #8
 80220fc:	18fb      	adds	r3, r7, r3
 80220fe:	1c0a      	adds	r2, r1, #0
 8022100:	801a      	strh	r2, [r3, #0]
  if (ToSendTLV->data[ToSendTLV->EOFposition] != TLV_EOF)
 8022102:	68fb      	ldr	r3, [r7, #12]
 8022104:	681b      	ldr	r3, [r3, #0]
 8022106:	68fa      	ldr	r2, [r7, #12]
 8022108:	88d2      	ldrh	r2, [r2, #6]
 802210a:	189b      	adds	r3, r3, r2
 802210c:	781b      	ldrb	r3, [r3, #0]
 802210e:	2ba5      	cmp	r3, #165	; 0xa5
 8022110:	d001      	beq.n	8022116 <TLV_add+0x32>
  {
    return 0xFFFF;  /* EOF has been lost. Has any TLV operation failed, or went interrupted ?*/
 8022112:	4b5a      	ldr	r3, [pc, #360]	; (802227c <TLV_add+0x198>)
 8022114:	e0ae      	b.n	8022274 <TLV_add+0x190>
  }
  if ((ToSendTLV->EOFposition + 4U + 3U + Size) > ToSendTLV->maxSize)
 8022116:	68fb      	ldr	r3, [r7, #12]
 8022118:	88db      	ldrh	r3, [r3, #6]
 802211a:	001a      	movs	r2, r3
 802211c:	2308      	movs	r3, #8
 802211e:	18fb      	adds	r3, r7, r3
 8022120:	881b      	ldrh	r3, [r3, #0]
 8022122:	18d3      	adds	r3, r2, r3
 8022124:	3307      	adds	r3, #7
 8022126:	68fa      	ldr	r2, [r7, #12]
 8022128:	8892      	ldrh	r2, [r2, #4]
 802212a:	4293      	cmp	r3, r2
 802212c:	d901      	bls.n	8022132 <TLV_add+0x4e>
  {
    return 0xFFFF;  /* Can't add this TLV, because it will overflow the provided buffer.*/
 802212e:	4b53      	ldr	r3, [pc, #332]	; (802227c <TLV_add+0x198>)
 8022130:	e0a0      	b.n	8022274 <TLV_add+0x190>
  }
  if (ToSendTLV->data == NULL)
 8022132:	68fb      	ldr	r3, [r7, #12]
 8022134:	681b      	ldr	r3, [r3, #0]
 8022136:	2b00      	cmp	r3, #0
 8022138:	d101      	bne.n	802213e <TLV_add+0x5a>
  {
    return 0xFFFF;  /* Data points to NULL. Has the encoding been initialized with TLV_init_encode ?*/
 802213a:	4b50      	ldr	r3, [pc, #320]	; (802227c <TLV_add+0x198>)
 802213c:	e09a      	b.n	8022274 <TLV_add+0x190>
  }
  if (ToSendTLV->EOFposition == 0xFFFFU)
 802213e:	68fb      	ldr	r3, [r7, #12]
 8022140:	88db      	ldrh	r3, [r3, #6]
 8022142:	4a4e      	ldr	r2, [pc, #312]	; (802227c <TLV_add+0x198>)
 8022144:	4293      	cmp	r3, r2
 8022146:	d101      	bne.n	802214c <TLV_add+0x68>
  {
    return 0xFFFF;  /* EOF at -1.  Has the decoding been initialized with TLV_init_decode ?*/
 8022148:	4b4c      	ldr	r3, [pc, #304]	; (802227c <TLV_add+0x198>)
 802214a:	e093      	b.n	8022274 <TLV_add+0x190>
  }

  ToSendTLV->data[ToSendTLV->EOFposition] = Tag;                           /* Tag*/
 802214c:	68fb      	ldr	r3, [r7, #12]
 802214e:	681b      	ldr	r3, [r3, #0]
 8022150:	68fa      	ldr	r2, [r7, #12]
 8022152:	88d2      	ldrh	r2, [r2, #6]
 8022154:	189b      	adds	r3, r3, r2
 8022156:	220b      	movs	r2, #11
 8022158:	18ba      	adds	r2, r7, r2
 802215a:	7812      	ldrb	r2, [r2, #0]
 802215c:	701a      	strb	r2, [r3, #0]
  ToSendTLV->EOFposition++;
 802215e:	68fb      	ldr	r3, [r7, #12]
 8022160:	88db      	ldrh	r3, [r3, #6]
 8022162:	3301      	adds	r3, #1
 8022164:	b29a      	uxth	r2, r3
 8022166:	68fb      	ldr	r3, [r7, #12]
 8022168:	80da      	strh	r2, [r3, #6]
  ToSendTLV->SizePosition = ToSendTLV->EOFposition;
 802216a:	68fb      	ldr	r3, [r7, #12]
 802216c:	88da      	ldrh	r2, [r3, #6]
 802216e:	68fb      	ldr	r3, [r7, #12]
 8022170:	811a      	strh	r2, [r3, #8]

  ToSendTLV->data[ToSendTLV->EOFposition] = (uint8_t)((Size >> 8) & 0x00FFU);  /* Size*/
 8022172:	2008      	movs	r0, #8
 8022174:	183b      	adds	r3, r7, r0
 8022176:	881b      	ldrh	r3, [r3, #0]
 8022178:	0a1b      	lsrs	r3, r3, #8
 802217a:	b299      	uxth	r1, r3
 802217c:	68fb      	ldr	r3, [r7, #12]
 802217e:	681b      	ldr	r3, [r3, #0]
 8022180:	68fa      	ldr	r2, [r7, #12]
 8022182:	88d2      	ldrh	r2, [r2, #6]
 8022184:	189b      	adds	r3, r3, r2
 8022186:	b2ca      	uxtb	r2, r1
 8022188:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[ToSendTLV->EOFposition + 1U] = (uint8_t)((Size) & 0x00FFU);
 802218a:	68fb      	ldr	r3, [r7, #12]
 802218c:	681a      	ldr	r2, [r3, #0]
 802218e:	68fb      	ldr	r3, [r7, #12]
 8022190:	88db      	ldrh	r3, [r3, #6]
 8022192:	3301      	adds	r3, #1
 8022194:	18d3      	adds	r3, r2, r3
 8022196:	183a      	adds	r2, r7, r0
 8022198:	8812      	ldrh	r2, [r2, #0]
 802219a:	b2d2      	uxtb	r2, r2
 802219c:	701a      	strb	r2, [r3, #0]
  ToSendTLV->EOFposition += 2U;
 802219e:	68fb      	ldr	r3, [r7, #12]
 80221a0:	88db      	ldrh	r3, [r3, #6]
 80221a2:	3302      	adds	r3, #2
 80221a4:	b29a      	uxth	r2, r3
 80221a6:	68fb      	ldr	r3, [r7, #12]
 80221a8:	80da      	strh	r2, [r3, #6]

  for (uint32_t index = 0U; index < Size; index++)                          /* Value*/
 80221aa:	2300      	movs	r3, #0
 80221ac:	617b      	str	r3, [r7, #20]
 80221ae:	e012      	b.n	80221d6 <TLV_add+0xf2>
  {
    ToSendTLV->data[ToSendTLV->EOFposition] = Value[index];
 80221b0:	687a      	ldr	r2, [r7, #4]
 80221b2:	697b      	ldr	r3, [r7, #20]
 80221b4:	18d2      	adds	r2, r2, r3
 80221b6:	68fb      	ldr	r3, [r7, #12]
 80221b8:	681b      	ldr	r3, [r3, #0]
 80221ba:	68f9      	ldr	r1, [r7, #12]
 80221bc:	88c9      	ldrh	r1, [r1, #6]
 80221be:	185b      	adds	r3, r3, r1
 80221c0:	7812      	ldrb	r2, [r2, #0]
 80221c2:	701a      	strb	r2, [r3, #0]
    ToSendTLV->EOFposition++;
 80221c4:	68fb      	ldr	r3, [r7, #12]
 80221c6:	88db      	ldrh	r3, [r3, #6]
 80221c8:	3301      	adds	r3, #1
 80221ca:	b29a      	uxth	r2, r3
 80221cc:	68fb      	ldr	r3, [r7, #12]
 80221ce:	80da      	strh	r2, [r3, #6]
  for (uint32_t index = 0U; index < Size; index++)                          /* Value*/
 80221d0:	697b      	ldr	r3, [r7, #20]
 80221d2:	3301      	adds	r3, #1
 80221d4:	617b      	str	r3, [r7, #20]
 80221d6:	2108      	movs	r1, #8
 80221d8:	187b      	adds	r3, r7, r1
 80221da:	881b      	ldrh	r3, [r3, #0]
 80221dc:	697a      	ldr	r2, [r7, #20]
 80221de:	429a      	cmp	r2, r3
 80221e0:	d3e6      	bcc.n	80221b0 <TLV_add+0xcc>
  }

  ToSendTLV->data[ToSendTLV->EOFposition] = TLV_EOF;
 80221e2:	68fb      	ldr	r3, [r7, #12]
 80221e4:	681b      	ldr	r3, [r3, #0]
 80221e6:	68fa      	ldr	r2, [r7, #12]
 80221e8:	88d2      	ldrh	r2, [r2, #6]
 80221ea:	189b      	adds	r3, r3, r2
 80221ec:	22a5      	movs	r2, #165	; 0xa5
 80221ee:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[ToSendTLV->EOFposition + 1U] = TLV_EOF;
 80221f0:	68fb      	ldr	r3, [r7, #12]
 80221f2:	681a      	ldr	r2, [r3, #0]
 80221f4:	68fb      	ldr	r3, [r7, #12]
 80221f6:	88db      	ldrh	r3, [r3, #6]
 80221f8:	3301      	adds	r3, #1
 80221fa:	18d3      	adds	r3, r2, r3
 80221fc:	22a5      	movs	r2, #165	; 0xa5
 80221fe:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[ToSendTLV->EOFposition + 2U] = TLV_EOF;
 8022200:	68fb      	ldr	r3, [r7, #12]
 8022202:	681a      	ldr	r2, [r3, #0]
 8022204:	68fb      	ldr	r3, [r7, #12]
 8022206:	88db      	ldrh	r3, [r3, #6]
 8022208:	3302      	adds	r3, #2
 802220a:	18d3      	adds	r3, r2, r3
 802220c:	22a5      	movs	r2, #165	; 0xa5
 802220e:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[ToSendTLV->EOFposition + 3U] = TLV_EOF;                  /* EOF*/
 8022210:	68fb      	ldr	r3, [r7, #12]
 8022212:	681a      	ldr	r2, [r3, #0]
 8022214:	68fb      	ldr	r3, [r7, #12]
 8022216:	88db      	ldrh	r3, [r3, #6]
 8022218:	3303      	adds	r3, #3
 802221a:	18d3      	adds	r3, r2, r3
 802221c:	22a5      	movs	r2, #165	; 0xa5
 802221e:	701a      	strb	r2, [r3, #0]

  /* Update of the top level Size marker*/
  uint16_t total_lgth = ((uint16_t)(ToSendTLV->data[5]) << 8) + (uint16_t)(ToSendTLV->data[6]) + 3U + Size;
 8022220:	68fb      	ldr	r3, [r7, #12]
 8022222:	681b      	ldr	r3, [r3, #0]
 8022224:	3305      	adds	r3, #5
 8022226:	781b      	ldrb	r3, [r3, #0]
 8022228:	b29b      	uxth	r3, r3
 802222a:	021b      	lsls	r3, r3, #8
 802222c:	b29a      	uxth	r2, r3
 802222e:	68fb      	ldr	r3, [r7, #12]
 8022230:	681b      	ldr	r3, [r3, #0]
 8022232:	3306      	adds	r3, #6
 8022234:	781b      	ldrb	r3, [r3, #0]
 8022236:	b29b      	uxth	r3, r3
 8022238:	18d3      	adds	r3, r2, r3
 802223a:	b29a      	uxth	r2, r3
 802223c:	187b      	adds	r3, r7, r1
 802223e:	881b      	ldrh	r3, [r3, #0]
 8022240:	18d3      	adds	r3, r2, r3
 8022242:	b29a      	uxth	r2, r3
 8022244:	2012      	movs	r0, #18
 8022246:	183b      	adds	r3, r7, r0
 8022248:	3203      	adds	r2, #3
 802224a:	801a      	strh	r2, [r3, #0]
  ToSendTLV->data[5] = (uint8_t)(total_lgth >> 8);
 802224c:	183b      	adds	r3, r7, r0
 802224e:	881b      	ldrh	r3, [r3, #0]
 8022250:	0a1b      	lsrs	r3, r3, #8
 8022252:	b29a      	uxth	r2, r3
 8022254:	68fb      	ldr	r3, [r7, #12]
 8022256:	681b      	ldr	r3, [r3, #0]
 8022258:	3305      	adds	r3, #5
 802225a:	b2d2      	uxtb	r2, r2
 802225c:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[6] = (uint8_t)total_lgth;
 802225e:	68fb      	ldr	r3, [r7, #12]
 8022260:	681b      	ldr	r3, [r3, #0]
 8022262:	3306      	adds	r3, #6
 8022264:	183a      	adds	r2, r7, r0
 8022266:	8812      	ldrh	r2, [r2, #0]
 8022268:	b2d2      	uxtb	r2, r2
 802226a:	701a      	strb	r2, [r3, #0]

  return (3U + Size);
 802226c:	187b      	adds	r3, r7, r1
 802226e:	881b      	ldrh	r3, [r3, #0]
 8022270:	3303      	adds	r3, #3
 8022272:	b29b      	uxth	r3, r3
}
 8022274:	0018      	movs	r0, r3
 8022276:	46bd      	mov	sp, r7
 8022278:	b006      	add	sp, #24
 802227a:	bd80      	pop	{r7, pc}
 802227c:	0000ffff 	.word	0x0000ffff

08022280 <TLV_addValue>:
  * @param    Value        A pointer to the Value to add.
  * @return   The number of bytes written if everything went fine, 0xFFFF otherwise.
  *
  */
uint16_t TLV_addValue(TLV_ToSend_Data_t *ToSendTLV, const uint8_t *Value, uint16_t Size)
{
 8022280:	b580      	push	{r7, lr}
 8022282:	b086      	sub	sp, #24
 8022284:	af00      	add	r7, sp, #0
 8022286:	60f8      	str	r0, [r7, #12]
 8022288:	60b9      	str	r1, [r7, #8]
 802228a:	1dbb      	adds	r3, r7, #6
 802228c:	801a      	strh	r2, [r3, #0]
  if (ToSendTLV->data[ToSendTLV->EOFposition] != TLV_EOF)
 802228e:	68fb      	ldr	r3, [r7, #12]
 8022290:	681b      	ldr	r3, [r3, #0]
 8022292:	68fa      	ldr	r2, [r7, #12]
 8022294:	88d2      	ldrh	r2, [r2, #6]
 8022296:	189b      	adds	r3, r3, r2
 8022298:	781b      	ldrb	r3, [r3, #0]
 802229a:	2ba5      	cmp	r3, #165	; 0xa5
 802229c:	d001      	beq.n	80222a2 <TLV_addValue+0x22>
  {
    return 0xFFFF;  /* EOF has been lost. Has any TLV operation failed, or went interrupted ?*/
 802229e:	4b41      	ldr	r3, [pc, #260]	; (80223a4 <TLV_addValue+0x124>)
 80222a0:	e07c      	b.n	802239c <TLV_addValue+0x11c>
  }
  if ((ToSendTLV->EOFposition + 4U + 3U + Size) > ToSendTLV->maxSize)
 80222a2:	68fb      	ldr	r3, [r7, #12]
 80222a4:	88db      	ldrh	r3, [r3, #6]
 80222a6:	001a      	movs	r2, r3
 80222a8:	1dbb      	adds	r3, r7, #6
 80222aa:	881b      	ldrh	r3, [r3, #0]
 80222ac:	18d3      	adds	r3, r2, r3
 80222ae:	3307      	adds	r3, #7
 80222b0:	68fa      	ldr	r2, [r7, #12]
 80222b2:	8892      	ldrh	r2, [r2, #4]
 80222b4:	4293      	cmp	r3, r2
 80222b6:	d901      	bls.n	80222bc <TLV_addValue+0x3c>
  {
    return 0xFFFF;  /* Can't add this TLV, because it will overflow the provided buffer.*/
 80222b8:	4b3a      	ldr	r3, [pc, #232]	; (80223a4 <TLV_addValue+0x124>)
 80222ba:	e06f      	b.n	802239c <TLV_addValue+0x11c>
  }
  if (ToSendTLV->data == NULL)
 80222bc:	68fb      	ldr	r3, [r7, #12]
 80222be:	681b      	ldr	r3, [r3, #0]
 80222c0:	2b00      	cmp	r3, #0
 80222c2:	d101      	bne.n	80222c8 <TLV_addValue+0x48>
  {
    return 0xFFFF;  /* Data points to NULL. Has the encoding been initialized with TLV_init_encode ?*/
 80222c4:	4b37      	ldr	r3, [pc, #220]	; (80223a4 <TLV_addValue+0x124>)
 80222c6:	e069      	b.n	802239c <TLV_addValue+0x11c>
  }
  if (ToSendTLV->EOFposition == 0xFFFFU)
 80222c8:	68fb      	ldr	r3, [r7, #12]
 80222ca:	88db      	ldrh	r3, [r3, #6]
 80222cc:	4a35      	ldr	r2, [pc, #212]	; (80223a4 <TLV_addValue+0x124>)
 80222ce:	4293      	cmp	r3, r2
 80222d0:	d101      	bne.n	80222d6 <TLV_addValue+0x56>
  {
    return 0xFFFF;  /* EOF at -1.  Has the decoding been initialized with TLV_init_decode ?*/
 80222d2:	4b34      	ldr	r3, [pc, #208]	; (80223a4 <TLV_addValue+0x124>)
 80222d4:	e062      	b.n	802239c <TLV_addValue+0x11c>
  }

  for (uint32_t index = 0; index < Size; index++)                          /* Value*/
 80222d6:	2300      	movs	r3, #0
 80222d8:	617b      	str	r3, [r7, #20]
 80222da:	e012      	b.n	8022302 <TLV_addValue+0x82>
  {
    ToSendTLV->data[ToSendTLV->EOFposition] = Value[index];
 80222dc:	68ba      	ldr	r2, [r7, #8]
 80222de:	697b      	ldr	r3, [r7, #20]
 80222e0:	18d2      	adds	r2, r2, r3
 80222e2:	68fb      	ldr	r3, [r7, #12]
 80222e4:	681b      	ldr	r3, [r3, #0]
 80222e6:	68f9      	ldr	r1, [r7, #12]
 80222e8:	88c9      	ldrh	r1, [r1, #6]
 80222ea:	185b      	adds	r3, r3, r1
 80222ec:	7812      	ldrb	r2, [r2, #0]
 80222ee:	701a      	strb	r2, [r3, #0]
    ToSendTLV->EOFposition++;
 80222f0:	68fb      	ldr	r3, [r7, #12]
 80222f2:	88db      	ldrh	r3, [r3, #6]
 80222f4:	3301      	adds	r3, #1
 80222f6:	b29a      	uxth	r2, r3
 80222f8:	68fb      	ldr	r3, [r7, #12]
 80222fa:	80da      	strh	r2, [r3, #6]
  for (uint32_t index = 0; index < Size; index++)                          /* Value*/
 80222fc:	697b      	ldr	r3, [r7, #20]
 80222fe:	3301      	adds	r3, #1
 8022300:	617b      	str	r3, [r7, #20]
 8022302:	1dbb      	adds	r3, r7, #6
 8022304:	881b      	ldrh	r3, [r3, #0]
 8022306:	697a      	ldr	r2, [r7, #20]
 8022308:	429a      	cmp	r2, r3
 802230a:	d3e7      	bcc.n	80222dc <TLV_addValue+0x5c>
  }

  ToSendTLV->data[ToSendTLV->EOFposition] = TLV_EOF;
 802230c:	68fb      	ldr	r3, [r7, #12]
 802230e:	681b      	ldr	r3, [r3, #0]
 8022310:	68fa      	ldr	r2, [r7, #12]
 8022312:	88d2      	ldrh	r2, [r2, #6]
 8022314:	189b      	adds	r3, r3, r2
 8022316:	22a5      	movs	r2, #165	; 0xa5
 8022318:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[ToSendTLV->EOFposition + 1U] = TLV_EOF;
 802231a:	68fb      	ldr	r3, [r7, #12]
 802231c:	681a      	ldr	r2, [r3, #0]
 802231e:	68fb      	ldr	r3, [r7, #12]
 8022320:	88db      	ldrh	r3, [r3, #6]
 8022322:	3301      	adds	r3, #1
 8022324:	18d3      	adds	r3, r2, r3
 8022326:	22a5      	movs	r2, #165	; 0xa5
 8022328:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[ToSendTLV->EOFposition + 2U] = TLV_EOF;
 802232a:	68fb      	ldr	r3, [r7, #12]
 802232c:	681a      	ldr	r2, [r3, #0]
 802232e:	68fb      	ldr	r3, [r7, #12]
 8022330:	88db      	ldrh	r3, [r3, #6]
 8022332:	3302      	adds	r3, #2
 8022334:	18d3      	adds	r3, r2, r3
 8022336:	22a5      	movs	r2, #165	; 0xa5
 8022338:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[ToSendTLV->EOFposition + 3U] = TLV_EOF;                   /* EOF*/
 802233a:	68fb      	ldr	r3, [r7, #12]
 802233c:	681a      	ldr	r2, [r3, #0]
 802233e:	68fb      	ldr	r3, [r7, #12]
 8022340:	88db      	ldrh	r3, [r3, #6]
 8022342:	3303      	adds	r3, #3
 8022344:	18d3      	adds	r3, r2, r3
 8022346:	22a5      	movs	r2, #165	; 0xa5
 8022348:	701a      	strb	r2, [r3, #0]

  /* Update of the top level Size marker*/
  uint16_t total_lgth = ((uint16_t)(ToSendTLV->data[5]) << 8) + (uint16_t)(ToSendTLV->data[6]) + Size;
 802234a:	68fb      	ldr	r3, [r7, #12]
 802234c:	681b      	ldr	r3, [r3, #0]
 802234e:	3305      	adds	r3, #5
 8022350:	781b      	ldrb	r3, [r3, #0]
 8022352:	b29b      	uxth	r3, r3
 8022354:	021b      	lsls	r3, r3, #8
 8022356:	b29a      	uxth	r2, r3
 8022358:	68fb      	ldr	r3, [r7, #12]
 802235a:	681b      	ldr	r3, [r3, #0]
 802235c:	3306      	adds	r3, #6
 802235e:	781b      	ldrb	r3, [r3, #0]
 8022360:	b29b      	uxth	r3, r3
 8022362:	18d3      	adds	r3, r2, r3
 8022364:	b299      	uxth	r1, r3
 8022366:	2012      	movs	r0, #18
 8022368:	183b      	adds	r3, r7, r0
 802236a:	1dba      	adds	r2, r7, #6
 802236c:	8812      	ldrh	r2, [r2, #0]
 802236e:	188a      	adds	r2, r1, r2
 8022370:	801a      	strh	r2, [r3, #0]
  ToSendTLV->data[5] = (uint8_t)(total_lgth >> 8);
 8022372:	0001      	movs	r1, r0
 8022374:	187b      	adds	r3, r7, r1
 8022376:	881b      	ldrh	r3, [r3, #0]
 8022378:	0a1b      	lsrs	r3, r3, #8
 802237a:	b29a      	uxth	r2, r3
 802237c:	68fb      	ldr	r3, [r7, #12]
 802237e:	681b      	ldr	r3, [r3, #0]
 8022380:	3305      	adds	r3, #5
 8022382:	b2d2      	uxtb	r2, r2
 8022384:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[6] = (uint8_t)(total_lgth);
 8022386:	68fb      	ldr	r3, [r7, #12]
 8022388:	681b      	ldr	r3, [r3, #0]
 802238a:	3306      	adds	r3, #6
 802238c:	187a      	adds	r2, r7, r1
 802238e:	8812      	ldrh	r2, [r2, #0]
 8022390:	b2d2      	uxtb	r2, r2
 8022392:	701a      	strb	r2, [r3, #0]

  return 3U + Size;
 8022394:	1dbb      	adds	r3, r7, #6
 8022396:	881b      	ldrh	r3, [r3, #0]
 8022398:	3303      	adds	r3, #3
 802239a:	b29b      	uxth	r3, r3
}
 802239c:	0018      	movs	r0, r3
 802239e:	46bd      	mov	sp, r7
 80223a0:	b006      	add	sp, #24
 80223a2:	bd80      	pop	{r7, pc}
 80223a4:	0000ffff 	.word	0x0000ffff

080223a8 <TLV_deinit_encode>:
  *           Once deinitialization is done, the string used can directly be send.
  * @param    ToSendTLV    The TLV_ToSend_Data_t structure to deinitialize.
  * @return   None
  */
void TLV_deinit_encode(TLV_ToSend_Data_t *ToSendTLV)
{
 80223a8:	b580      	push	{r7, lr}
 80223aa:	b082      	sub	sp, #8
 80223ac:	af00      	add	r7, sp, #0
 80223ae:	6078      	str	r0, [r7, #4]
  ToSendTLV->data        = NULL;
 80223b0:	687b      	ldr	r3, [r7, #4]
 80223b2:	2200      	movs	r2, #0
 80223b4:	601a      	str	r2, [r3, #0]
  ToSendTLV->EOFposition = 0xFFFF;
 80223b6:	687b      	ldr	r3, [r7, #4]
 80223b8:	2201      	movs	r2, #1
 80223ba:	4252      	negs	r2, r2
 80223bc:	80da      	strh	r2, [r3, #6]
  ToSendTLV->maxSize     = 0;
 80223be:	687b      	ldr	r3, [r7, #4]
 80223c0:	2200      	movs	r2, #0
 80223c2:	809a      	strh	r2, [r3, #4]
}
 80223c4:	46c0      	nop			; (mov r8, r8)
 80223c6:	46bd      	mov	sp, r7
 80223c8:	b002      	add	sp, #8
 80223ca:	bd80      	pop	{r7, pc}

080223cc <TLV_init_decode>:
  * @param    ToProcessTLV    The TLV_Received_Data_t that will be used.
  * @param    pReceivedString The string which will be decoded.
  * @return   The position of the cursor if everything went fine, 0xFF otherwise.
  */
uint8_t TLV_init_decode(TLV_Received_Data_t *ToProcessTLV, uint8_t *pReceivedString)
{
 80223cc:	b580      	push	{r7, lr}
 80223ce:	b082      	sub	sp, #8
 80223d0:	af00      	add	r7, sp, #0
 80223d2:	6078      	str	r0, [r7, #4]
 80223d4:	6039      	str	r1, [r7, #0]
  if (pReceivedString == NULL)
 80223d6:	683b      	ldr	r3, [r7, #0]
 80223d8:	2b00      	cmp	r3, #0
 80223da:	d101      	bne.n	80223e0 <TLV_init_decode+0x14>
  {
    return 0xFF;  /* Received string is NULL*/
 80223dc:	23ff      	movs	r3, #255	; 0xff
 80223de:	e01d      	b.n	802241c <TLV_init_decode+0x50>
  }
  if ((pReceivedString[0] != TLV_SOF)
 80223e0:	683b      	ldr	r3, [r7, #0]
 80223e2:	781b      	ldrb	r3, [r3, #0]
 80223e4:	2bfd      	cmp	r3, #253	; 0xfd
 80223e6:	d10e      	bne.n	8022406 <TLV_init_decode+0x3a>
      || (pReceivedString[1] != TLV_SOF)
 80223e8:	683b      	ldr	r3, [r7, #0]
 80223ea:	3301      	adds	r3, #1
 80223ec:	781b      	ldrb	r3, [r3, #0]
 80223ee:	2bfd      	cmp	r3, #253	; 0xfd
 80223f0:	d109      	bne.n	8022406 <TLV_init_decode+0x3a>
      || (pReceivedString[2] != TLV_SOF)
 80223f2:	683b      	ldr	r3, [r7, #0]
 80223f4:	3302      	adds	r3, #2
 80223f6:	781b      	ldrb	r3, [r3, #0]
 80223f8:	2bfd      	cmp	r3, #253	; 0xfd
 80223fa:	d104      	bne.n	8022406 <TLV_init_decode+0x3a>
      || (pReceivedString[3] != TLV_SOF))
 80223fc:	683b      	ldr	r3, [r7, #0]
 80223fe:	3303      	adds	r3, #3
 8022400:	781b      	ldrb	r3, [r3, #0]
 8022402:	2bfd      	cmp	r3, #253	; 0xfd
 8022404:	d001      	beq.n	802240a <TLV_init_decode+0x3e>
  {
    return 0xFF;  /* Incorrect SOF*/
 8022406:	23ff      	movs	r3, #255	; 0xff
 8022408:	e008      	b.n	802241c <TLV_init_decode+0x50>
  }

  ToProcessTLV->data = pReceivedString;
 802240a:	687b      	ldr	r3, [r7, #4]
 802240c:	683a      	ldr	r2, [r7, #0]
 802240e:	601a      	str	r2, [r3, #0]
  ToProcessTLV->cursor = 7; /* Cursor at start of value*/
 8022410:	687b      	ldr	r3, [r7, #4]
 8022412:	2207      	movs	r2, #7
 8022414:	809a      	strh	r2, [r3, #4]

  return ((uint8_t)(ToProcessTLV->cursor));
 8022416:	687b      	ldr	r3, [r7, #4]
 8022418:	889b      	ldrh	r3, [r3, #4]
 802241a:	b2db      	uxtb	r3, r3
}
 802241c:	0018      	movs	r0, r3
 802241e:	46bd      	mov	sp, r7
 8022420:	b002      	add	sp, #8
 8022422:	bd80      	pop	{r7, pc}

08022424 <TLV_get>:
  * @param    Value        A double pointer, which will contain a pointer directly to the data in the reception buffer.
  * @return   0 if the reading was fine and there is another parameter after,
  *           1 if the reading was fine and it was the last parameter, 0xFF otherwise.
  */
uint8_t TLV_get(TLV_Received_Data_t *ToProcessTLV, uint8_t *Tag, uint16_t *Length, uint8_t **Value)
{
 8022424:	b580      	push	{r7, lr}
 8022426:	b084      	sub	sp, #16
 8022428:	af00      	add	r7, sp, #0
 802242a:	60f8      	str	r0, [r7, #12]
 802242c:	60b9      	str	r1, [r7, #8]
 802242e:	607a      	str	r2, [r7, #4]
 8022430:	603b      	str	r3, [r7, #0]
  if (ToProcessTLV->data == NULL)
 8022432:	68fb      	ldr	r3, [r7, #12]
 8022434:	681b      	ldr	r3, [r3, #0]
 8022436:	2b00      	cmp	r3, #0
 8022438:	d101      	bne.n	802243e <TLV_get+0x1a>
  {
    return 0xFF;  /* Data points to NULL. Has the decoding been initialized with TLV_init_decode ?*/
 802243a:	23ff      	movs	r3, #255	; 0xff
 802243c:	e048      	b.n	80224d0 <TLV_get+0xac>
  }
  if (ToProcessTLV->cursor == 0U)
 802243e:	68fb      	ldr	r3, [r7, #12]
 8022440:	889b      	ldrh	r3, [r3, #4]
 8022442:	2b00      	cmp	r3, #0
 8022444:	d101      	bne.n	802244a <TLV_get+0x26>
  {
    return 0xFF;  /* The cursor is not positioned. Has the decoding been initialized with TLV_init_decode ?*/
 8022446:	23ff      	movs	r3, #255	; 0xff
 8022448:	e042      	b.n	80224d0 <TLV_get+0xac>
  }
  if (ToProcessTLV->data[ToProcessTLV->cursor] == TLV_EOF)
 802244a:	68fb      	ldr	r3, [r7, #12]
 802244c:	681b      	ldr	r3, [r3, #0]
 802244e:	68fa      	ldr	r2, [r7, #12]
 8022450:	8892      	ldrh	r2, [r2, #4]
 8022452:	189b      	adds	r3, r3, r2
 8022454:	781b      	ldrb	r3, [r3, #0]
 8022456:	2ba5      	cmp	r3, #165	; 0xa5
 8022458:	d101      	bne.n	802245e <TLV_get+0x3a>
  {
    return 0xFF;  /* EOF reached. There is not any parameter left to read.*/
 802245a:	23ff      	movs	r3, #255	; 0xff
 802245c:	e038      	b.n	80224d0 <TLV_get+0xac>
  }

  /* Tag*/
  *Tag = ToProcessTLV->data[ToProcessTLV->cursor];
 802245e:	68fb      	ldr	r3, [r7, #12]
 8022460:	681b      	ldr	r3, [r3, #0]
 8022462:	68fa      	ldr	r2, [r7, #12]
 8022464:	8892      	ldrh	r2, [r2, #4]
 8022466:	189b      	adds	r3, r3, r2
 8022468:	781a      	ldrb	r2, [r3, #0]
 802246a:	68bb      	ldr	r3, [r7, #8]
 802246c:	701a      	strb	r2, [r3, #0]
  ToProcessTLV->cursor++;
 802246e:	68fb      	ldr	r3, [r7, #12]
 8022470:	889b      	ldrh	r3, [r3, #4]
 8022472:	3301      	adds	r3, #1
 8022474:	b29a      	uxth	r2, r3
 8022476:	68fb      	ldr	r3, [r7, #12]
 8022478:	809a      	strh	r2, [r3, #4]
  /* Length*/
  *Length = ((uint16_t)(ToProcessTLV->data[ToProcessTLV->cursor]) << 8)
 802247a:	68fb      	ldr	r3, [r7, #12]
 802247c:	681b      	ldr	r3, [r3, #0]
 802247e:	68fa      	ldr	r2, [r7, #12]
 8022480:	8892      	ldrh	r2, [r2, #4]
 8022482:	189b      	adds	r3, r3, r2
 8022484:	781b      	ldrb	r3, [r3, #0]
 8022486:	b29b      	uxth	r3, r3
 8022488:	021b      	lsls	r3, r3, #8
 802248a:	b29a      	uxth	r2, r3
            + (uint16_t)(ToProcessTLV->data[ToProcessTLV->cursor + 1U]);
 802248c:	68fb      	ldr	r3, [r7, #12]
 802248e:	6819      	ldr	r1, [r3, #0]
 8022490:	68fb      	ldr	r3, [r7, #12]
 8022492:	889b      	ldrh	r3, [r3, #4]
 8022494:	3301      	adds	r3, #1
 8022496:	18cb      	adds	r3, r1, r3
 8022498:	781b      	ldrb	r3, [r3, #0]
 802249a:	b29b      	uxth	r3, r3
 802249c:	18d3      	adds	r3, r2, r3
 802249e:	b29a      	uxth	r2, r3
  *Length = ((uint16_t)(ToProcessTLV->data[ToProcessTLV->cursor]) << 8)
 80224a0:	687b      	ldr	r3, [r7, #4]
 80224a2:	801a      	strh	r2, [r3, #0]
  ToProcessTLV->cursor += 2U;
 80224a4:	68fb      	ldr	r3, [r7, #12]
 80224a6:	889b      	ldrh	r3, [r3, #4]
 80224a8:	3302      	adds	r3, #2
 80224aa:	b29a      	uxth	r2, r3
 80224ac:	68fb      	ldr	r3, [r7, #12]
 80224ae:	809a      	strh	r2, [r3, #4]
  /* Value*/
  *Value = &ToProcessTLV->data[ToProcessTLV->cursor];
 80224b0:	68fb      	ldr	r3, [r7, #12]
 80224b2:	681b      	ldr	r3, [r3, #0]
 80224b4:	68fa      	ldr	r2, [r7, #12]
 80224b6:	8892      	ldrh	r2, [r2, #4]
 80224b8:	189a      	adds	r2, r3, r2
 80224ba:	683b      	ldr	r3, [r7, #0]
 80224bc:	601a      	str	r2, [r3, #0]
  ToProcessTLV->cursor += *Length;
 80224be:	68fb      	ldr	r3, [r7, #12]
 80224c0:	889a      	ldrh	r2, [r3, #4]
 80224c2:	687b      	ldr	r3, [r7, #4]
 80224c4:	881b      	ldrh	r3, [r3, #0]
 80224c6:	18d3      	adds	r3, r2, r3
 80224c8:	b29a      	uxth	r2, r3
 80224ca:	68fb      	ldr	r3, [r7, #12]
 80224cc:	809a      	strh	r2, [r3, #4]

  return 0;
 80224ce:	2300      	movs	r3, #0
}
 80224d0:	0018      	movs	r0, r3
 80224d2:	46bd      	mov	sp, r7
 80224d4:	b004      	add	sp, #16
 80224d6:	bd80      	pop	{r7, pc}

080224d8 <TLV_deinit_decode>:
  *           to restart decoding from the beginning). This function do not handle any deallocation.
  * @param    ToProcessTLV    The TLV_Received_Data_t structure to deinitialize.
  * @return   None
  */
void TLV_deinit_decode(TLV_Received_Data_t *ToProcessTLV)
{
 80224d8:	b580      	push	{r7, lr}
 80224da:	b082      	sub	sp, #8
 80224dc:	af00      	add	r7, sp, #0
 80224de:	6078      	str	r0, [r7, #4]
  ToProcessTLV->data = NULL;
 80224e0:	687b      	ldr	r3, [r7, #4]
 80224e2:	2200      	movs	r2, #0
 80224e4:	601a      	str	r2, [r3, #0]
  ToProcessTLV->cursor = 0;
 80224e6:	687b      	ldr	r3, [r7, #4]
 80224e8:	2200      	movs	r2, #0
 80224ea:	809a      	strh	r2, [r3, #4]
}
 80224ec:	46c0      	nop			; (mov r8, r8)
 80224ee:	46bd      	mov	sp, r7
 80224f0:	b002      	add	sp, #8
 80224f2:	bd80      	pop	{r7, pc}

080224f4 <TLV_get_string_length>:
  *           it will return the size of the string without them.
  * @param    pString      A uint8_t pString, under TLV format, with or without SOF or EOF.
  * @return   The size of the pString in bytes; including tag, length, and value; excluding SOF and EOF, if applicable.
  */
uint16_t TLV_get_string_length(const uint8_t *pString)
{
 80224f4:	b580      	push	{r7, lr}
 80224f6:	b084      	sub	sp, #16
 80224f8:	af00      	add	r7, sp, #0
 80224fa:	6078      	str	r0, [r7, #4]
  uint16_t  length;      /* Variable to be return.*/
  uint8_t   start = 0;    /* To indicate the start of the real pString, in case there is a EOF. */
 80224fc:	230f      	movs	r3, #15
 80224fe:	18fb      	adds	r3, r7, r3
 8022500:	2200      	movs	r2, #0
 8022502:	701a      	strb	r2, [r3, #0]

  while (pString[start] == TLV_SOF)
 8022504:	e005      	b.n	8022512 <TLV_get_string_length+0x1e>
  {
    start++;
 8022506:	210f      	movs	r1, #15
 8022508:	187b      	adds	r3, r7, r1
 802250a:	781a      	ldrb	r2, [r3, #0]
 802250c:	187b      	adds	r3, r7, r1
 802250e:	3201      	adds	r2, #1
 8022510:	701a      	strb	r2, [r3, #0]
  while (pString[start] == TLV_SOF)
 8022512:	210f      	movs	r1, #15
 8022514:	187b      	adds	r3, r7, r1
 8022516:	781b      	ldrb	r3, [r3, #0]
 8022518:	687a      	ldr	r2, [r7, #4]
 802251a:	18d3      	adds	r3, r2, r3
 802251c:	781b      	ldrb	r3, [r3, #0]
 802251e:	2bfd      	cmp	r3, #253	; 0xfd
 8022520:	d0f1      	beq.n	8022506 <TLV_get_string_length+0x12>
  } /* start variable is now after the SOF if there is one.*/

  length = ((uint16_t)pString[start + 1U] << 8) | (uint16_t)pString[start + 2U];
 8022522:	187b      	adds	r3, r7, r1
 8022524:	781b      	ldrb	r3, [r3, #0]
 8022526:	3301      	adds	r3, #1
 8022528:	687a      	ldr	r2, [r7, #4]
 802252a:	18d3      	adds	r3, r2, r3
 802252c:	781b      	ldrb	r3, [r3, #0]
 802252e:	021b      	lsls	r3, r3, #8
 8022530:	b21a      	sxth	r2, r3
 8022532:	187b      	adds	r3, r7, r1
 8022534:	781b      	ldrb	r3, [r3, #0]
 8022536:	3302      	adds	r3, #2
 8022538:	6879      	ldr	r1, [r7, #4]
 802253a:	18cb      	adds	r3, r1, r3
 802253c:	781b      	ldrb	r3, [r3, #0]
 802253e:	b21b      	sxth	r3, r3
 8022540:	4313      	orrs	r3, r2
 8022542:	b21a      	sxth	r2, r3
 8022544:	210c      	movs	r1, #12
 8022546:	187b      	adds	r3, r7, r1
 8022548:	801a      	strh	r2, [r3, #0]
  length += 3U;
 802254a:	187b      	adds	r3, r7, r1
 802254c:	187a      	adds	r2, r7, r1
 802254e:	8812      	ldrh	r2, [r2, #0]
 8022550:	3203      	adds	r2, #3
 8022552:	801a      	strh	r2, [r3, #0]

  return length;
 8022554:	187b      	adds	r3, r7, r1
 8022556:	881b      	ldrh	r3, [r3, #0]
}
 8022558:	0018      	movs	r0, r3
 802255a:	46bd      	mov	sp, r7
 802255c:	b004      	add	sp, #16
 802255e:	bd80      	pop	{r7, pc}

08022560 <GUI_Init>:
  * @param  CB_GetCurrent     BSP callback to retrieve IBUS current
  * @retval Functional state
  */
USBPD_FunctionalState GUI_Init(const uint8_t *(*CB_HWBoardVersion)(void), const uint8_t *(*CB_HWPDType)(void),
                               uint16_t (*CB_GetVoltage)(uint8_t), int16_t (*CB_GetCurrent)(uint8_t))
{
 8022560:	b580      	push	{r7, lr}
 8022562:	b086      	sub	sp, #24
 8022564:	af00      	add	r7, sp, #0
 8022566:	60f8      	str	r0, [r7, #12]
 8022568:	60b9      	str	r1, [r7, #8]
 802256a:	607a      	str	r2, [r7, #4]
 802256c:	603b      	str	r3, [r7, #0]
  USBPD_FunctionalState _status = USBPD_ENABLE;
 802256e:	2317      	movs	r3, #23
 8022570:	18fb      	adds	r3, r7, r3
 8022572:	2201      	movs	r2, #1
 8022574:	701a      	strb	r2, [r3, #0]
  /* Retrieve data from FLASH if needed */
  GUI_OriginalSettings = ((GUI_OK == BSP_GUI_LoadDataFromFlash()) ? USBPD_FALSE : USBPD_TRUE);
 8022576:	f7fe ff95 	bl	80214a4 <BSP_GUI_LoadDataFromFlash>
 802257a:	0003      	movs	r3, r0
 802257c:	1e5a      	subs	r2, r3, #1
 802257e:	4193      	sbcs	r3, r2
 8022580:	b2db      	uxtb	r3, r3
 8022582:	001a      	movs	r2, r3
 8022584:	4b3f      	ldr	r3, [pc, #252]	; (8022684 <GUI_Init+0x124>)
 8022586:	701a      	strb	r2, [r3, #0]

  /* Need to update CAD_tDRP & CAD_dcSRC_DRP if CAD_SNKToggleTime not initialized */
  if ((0U == DPM_Settings[USBPD_PORT_0].CAD_SNKToggleTime) || (0U == DPM_Settings[USBPD_PORT_0].CAD_SRCToggleTime))
 8022588:	4b3f      	ldr	r3, [pc, #252]	; (8022688 <GUI_Init+0x128>)
 802258a:	799b      	ldrb	r3, [r3, #6]
 802258c:	2b00      	cmp	r3, #0
 802258e:	d003      	beq.n	8022598 <GUI_Init+0x38>
 8022590:	4b3d      	ldr	r3, [pc, #244]	; (8022688 <GUI_Init+0x128>)
 8022592:	79db      	ldrb	r3, [r3, #7]
 8022594:	2b00      	cmp	r3, #0
 8022596:	d115      	bne.n	80225c4 <GUI_Init+0x64>
  {
    DPM_USER_Settings[USBPD_PORT_0].CAD_tDRP      = 80U;
 8022598:	4b3c      	ldr	r3, [pc, #240]	; (802268c <GUI_Init+0x12c>)
 802259a:	226b      	movs	r2, #107	; 0x6b
 802259c:	189b      	adds	r3, r3, r2
 802259e:	785a      	ldrb	r2, [r3, #1]
 80225a0:	2101      	movs	r1, #1
 80225a2:	400a      	ands	r2, r1
 80225a4:	1c11      	adds	r1, r2, #0
 80225a6:	2260      	movs	r2, #96	; 0x60
 80225a8:	4252      	negs	r2, r2
 80225aa:	430a      	orrs	r2, r1
 80225ac:	705a      	strb	r2, [r3, #1]
    DPM_USER_Settings[USBPD_PORT_0].CAD_dcSRC_DRP = 50U;
 80225ae:	4b37      	ldr	r3, [pc, #220]	; (802268c <GUI_Init+0x12c>)
 80225b0:	226b      	movs	r2, #107	; 0x6b
 80225b2:	189b      	adds	r3, r3, r2
 80225b4:	789a      	ldrb	r2, [r3, #2]
 80225b6:	217f      	movs	r1, #127	; 0x7f
 80225b8:	438a      	bics	r2, r1
 80225ba:	1c11      	adds	r1, r2, #0
 80225bc:	2232      	movs	r2, #50	; 0x32
 80225be:	430a      	orrs	r2, r1
 80225c0:	709a      	strb	r2, [r3, #2]
 80225c2:	e040      	b.n	8022646 <GUI_Init+0xe6>
  }
  else
  {
    DPM_USER_Settings[USBPD_PORT_0].CAD_dcSRC_DRP = (DPM_Settings[USBPD_PORT_0].CAD_SRCToggleTime * 100U) /
 80225c4:	4b30      	ldr	r3, [pc, #192]	; (8022688 <GUI_Init+0x128>)
 80225c6:	79db      	ldrb	r3, [r3, #7]
 80225c8:	001a      	movs	r2, r3
 80225ca:	2364      	movs	r3, #100	; 0x64
 80225cc:	435a      	muls	r2, r3
                                                    (DPM_Settings[USBPD_PORT_0].CAD_SRCToggleTime +
 80225ce:	4b2e      	ldr	r3, [pc, #184]	; (8022688 <GUI_Init+0x128>)
 80225d0:	79db      	ldrb	r3, [r3, #7]
 80225d2:	0019      	movs	r1, r3
                                                     DPM_Settings[USBPD_PORT_0].CAD_SNKToggleTime);
 80225d4:	4b2c      	ldr	r3, [pc, #176]	; (8022688 <GUI_Init+0x128>)
 80225d6:	799b      	ldrb	r3, [r3, #6]
                                                    (DPM_Settings[USBPD_PORT_0].CAD_SRCToggleTime +
 80225d8:	18cb      	adds	r3, r1, r3
    DPM_USER_Settings[USBPD_PORT_0].CAD_dcSRC_DRP = (DPM_Settings[USBPD_PORT_0].CAD_SRCToggleTime * 100U) /
 80225da:	0019      	movs	r1, r3
 80225dc:	0010      	movs	r0, r2
 80225de:	f7e3 fe1b 	bl	8006218 <__udivsi3>
 80225e2:	0003      	movs	r3, r0
 80225e4:	1c1a      	adds	r2, r3, #0
 80225e6:	237f      	movs	r3, #127	; 0x7f
 80225e8:	4013      	ands	r3, r2
 80225ea:	b2da      	uxtb	r2, r3
 80225ec:	4b27      	ldr	r3, [pc, #156]	; (802268c <GUI_Init+0x12c>)
 80225ee:	216b      	movs	r1, #107	; 0x6b
 80225f0:	185b      	adds	r3, r3, r1
 80225f2:	217f      	movs	r1, #127	; 0x7f
 80225f4:	400a      	ands	r2, r1
 80225f6:	0010      	movs	r0, r2
 80225f8:	789a      	ldrb	r2, [r3, #2]
 80225fa:	217f      	movs	r1, #127	; 0x7f
 80225fc:	438a      	bics	r2, r1
 80225fe:	1c11      	adds	r1, r2, #0
 8022600:	1c02      	adds	r2, r0, #0
 8022602:	430a      	orrs	r2, r1
 8022604:	709a      	strb	r2, [r3, #2]
    DPM_USER_Settings[USBPD_PORT_0].CAD_tDRP = (DPM_Settings[USBPD_PORT_0].CAD_SRCToggleTime * 100U) /
 8022606:	4b20      	ldr	r3, [pc, #128]	; (8022688 <GUI_Init+0x128>)
 8022608:	79db      	ldrb	r3, [r3, #7]
 802260a:	001a      	movs	r2, r3
 802260c:	2364      	movs	r3, #100	; 0x64
 802260e:	435a      	muls	r2, r3
                                               DPM_USER_Settings[USBPD_PORT_0].CAD_dcSRC_DRP;
 8022610:	4b1e      	ldr	r3, [pc, #120]	; (802268c <GUI_Init+0x12c>)
 8022612:	216d      	movs	r1, #109	; 0x6d
 8022614:	5c5b      	ldrb	r3, [r3, r1]
 8022616:	065b      	lsls	r3, r3, #25
 8022618:	0e5b      	lsrs	r3, r3, #25
 802261a:	b2db      	uxtb	r3, r3
    DPM_USER_Settings[USBPD_PORT_0].CAD_tDRP = (DPM_Settings[USBPD_PORT_0].CAD_SRCToggleTime * 100U) /
 802261c:	0019      	movs	r1, r3
 802261e:	0010      	movs	r0, r2
 8022620:	f7e3 fdfa 	bl	8006218 <__udivsi3>
 8022624:	0003      	movs	r3, r0
 8022626:	1c1a      	adds	r2, r3, #0
 8022628:	237f      	movs	r3, #127	; 0x7f
 802262a:	4013      	ands	r3, r2
 802262c:	b2d9      	uxtb	r1, r3
 802262e:	4b17      	ldr	r3, [pc, #92]	; (802268c <GUI_Init+0x12c>)
 8022630:	226b      	movs	r2, #107	; 0x6b
 8022632:	189b      	adds	r3, r3, r2
 8022634:	1c0a      	adds	r2, r1, #0
 8022636:	1890      	adds	r0, r2, r2
 8022638:	785a      	ldrb	r2, [r3, #1]
 802263a:	2101      	movs	r1, #1
 802263c:	400a      	ands	r2, r1
 802263e:	1c11      	adds	r1, r2, #0
 8022640:	1c02      	adds	r2, r0, #0
 8022642:	430a      	orrs	r2, r1
 8022644:	705a      	strb	r2, [r3, #1]
                                               DPM_USER_Settings[USBPD_PORT_1].CAD_dcSRC_DRP;
  }
#endif /* USBPD_PORT_COUNT==2 */


  pCB_HWBoardVersion  = CB_HWBoardVersion;
 8022646:	4b12      	ldr	r3, [pc, #72]	; (8022690 <GUI_Init+0x130>)
 8022648:	68fa      	ldr	r2, [r7, #12]
 802264a:	601a      	str	r2, [r3, #0]
  pCB_HWPDType        = CB_HWPDType;
 802264c:	4b11      	ldr	r3, [pc, #68]	; (8022694 <GUI_Init+0x134>)
 802264e:	68ba      	ldr	r2, [r7, #8]
 8022650:	601a      	str	r2, [r3, #0]
  pCB_GetVoltage      = CB_GetVoltage;
 8022652:	4b11      	ldr	r3, [pc, #68]	; (8022698 <GUI_Init+0x138>)
 8022654:	687a      	ldr	r2, [r7, #4]
 8022656:	601a      	str	r2, [r3, #0]
  pCB_GetCurrent      = CB_GetCurrent;
 8022658:	4b10      	ldr	r3, [pc, #64]	; (802269c <GUI_Init+0x13c>)
 802265a:	683a      	ldr	r2, [r7, #0]
 802265c:	601a      	str	r2, [r3, #0]

  /* Register 2 callbacks for notification in DPM */
  USBPD_DPM_SetNotification_GUI(GUI_FormatAndSendNotification, GUI_PostNotificationMessage, GUI_SaveInfo);
 802265e:	4a10      	ldr	r2, [pc, #64]	; (80226a0 <GUI_Init+0x140>)
 8022660:	4910      	ldr	r1, [pc, #64]	; (80226a4 <GUI_Init+0x144>)
 8022662:	4b11      	ldr	r3, [pc, #68]	; (80226a8 <GUI_Init+0x148>)
 8022664:	0018      	movs	r0, r3
 8022666:	f7fb fd89 	bl	801e17c <USBPD_DPM_SetNotification_GUI>

#if !defined(USBPD_THREADX)
  _status = (USBPD_FunctionalState) GUI_InitOS(NULL);
 802266a:	2000      	movs	r0, #0
 802266c:	f000 f81e 	bl	80226ac <GUI_InitOS>
 8022670:	0002      	movs	r2, r0
 8022672:	2117      	movs	r1, #23
 8022674:	187b      	adds	r3, r7, r1
 8022676:	701a      	strb	r2, [r3, #0]
#endif /* !USBPD_THREADX */
  return _status;
 8022678:	187b      	adds	r3, r7, r1
 802267a:	781b      	ldrb	r3, [r3, #0]
}
 802267c:	0018      	movs	r0, r3
 802267e:	46bd      	mov	sp, r7
 8022680:	b006      	add	sp, #24
 8022682:	bd80      	pop	{r7, pc}
 8022684:	20005039 	.word	0x20005039
 8022688:	200001a4 	.word	0x200001a4
 802268c:	200001b8 	.word	0x200001b8
 8022690:	20005044 	.word	0x20005044
 8022694:	20005048 	.word	0x20005048
 8022698:	2000504c 	.word	0x2000504c
 802269c:	20005050 	.word	0x20005050
 80226a0:	08023791 	.word	0x08023791
 80226a4:	080236c1 	.word	0x080236c1
 80226a8:	08022a87 	.word	0x08022a87

080226ac <GUI_InitOS>:

uint32_t GUI_InitOS(void *MemoryPtr)
{
 80226ac:	b590      	push	{r4, r7, lr}
 80226ae:	b08d      	sub	sp, #52	; 0x34
 80226b0:	af00      	add	r7, sp, #0
 80226b2:	6078      	str	r0, [r7, #4]
  static uint8_t _init = 0;
  GUIOS_INIT();
 80226b4:	2301      	movs	r3, #1
 80226b6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* This init check to keep the compatibility with the previous version of the GUI */
  /* Only threadX required to separate the OS object init with the init code.       */
  if (_init == 0)
 80226b8:	4b1f      	ldr	r3, [pc, #124]	; (8022738 <GUI_InitOS+0x8c>)
 80226ba:	781b      	ldrb	r3, [r3, #0]
 80226bc:	2b00      	cmp	r3, #0
 80226be:	d134      	bne.n	802272a <GUI_InitOS+0x7e>
  {
    _init = 1;
 80226c0:	4b1d      	ldr	r3, [pc, #116]	; (8022738 <GUI_InitOS+0x8c>)
 80226c2:	2201      	movs	r2, #1
 80226c4:	701a      	strb	r2, [r3, #0]
#if defined(_RTOS) || defined(USBPD_THREADX)
    GUIOS_CREATE_QUEUE(GUIMsgBox, "GUIBOX", GUI_BOX_MESSAGES_MAX, GUIOS_ELEMENT_SIZE);
 80226c6:	2200      	movs	r2, #0
 80226c8:	2104      	movs	r1, #4
 80226ca:	201e      	movs	r0, #30
 80226cc:	f7f8 fd36 	bl	801b13c <osMessageQueueNew>
 80226d0:	0002      	movs	r2, r0
 80226d2:	4b1a      	ldr	r3, [pc, #104]	; (802273c <GUI_InitOS+0x90>)
 80226d4:	601a      	str	r2, [r3, #0]
 80226d6:	4b19      	ldr	r3, [pc, #100]	; (802273c <GUI_InitOS+0x90>)
 80226d8:	681b      	ldr	r3, [r3, #0]
 80226da:	2b00      	cmp	r3, #0
 80226dc:	d102      	bne.n	80226e4 <GUI_InitOS+0x38>
 80226de:	2300      	movs	r3, #0
 80226e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80226e2:	e023      	b.n	802272c <GUI_InitOS+0x80>
    GUIOS_CREATE_TASK(GUI_ThreadID, GUI, TaskGUI, OS_GUI_PRIORITY, OS_GUI_STACK_SIZE, &GUIMsgBox);
 80226e4:	2408      	movs	r4, #8
 80226e6:	193b      	adds	r3, r7, r4
 80226e8:	0018      	movs	r0, r3
 80226ea:	2324      	movs	r3, #36	; 0x24
 80226ec:	001a      	movs	r2, r3
 80226ee:	2100      	movs	r1, #0
 80226f0:	f005 f806 	bl	8027700 <memset>
 80226f4:	0021      	movs	r1, r4
 80226f6:	187b      	adds	r3, r7, r1
 80226f8:	4a11      	ldr	r2, [pc, #68]	; (8022740 <GUI_InitOS+0x94>)
 80226fa:	601a      	str	r2, [r3, #0]
 80226fc:	187b      	adds	r3, r7, r1
 80226fe:	2296      	movs	r2, #150	; 0x96
 8022700:	00d2      	lsls	r2, r2, #3
 8022702:	615a      	str	r2, [r3, #20]
 8022704:	187b      	adds	r3, r7, r1
 8022706:	2208      	movs	r2, #8
 8022708:	619a      	str	r2, [r3, #24]
 802270a:	187a      	adds	r2, r7, r1
 802270c:	490b      	ldr	r1, [pc, #44]	; (802273c <GUI_InitOS+0x90>)
 802270e:	4b0d      	ldr	r3, [pc, #52]	; (8022744 <GUI_InitOS+0x98>)
 8022710:	0018      	movs	r0, r3
 8022712:	f7f8 fc11 	bl	801af38 <osThreadNew>
 8022716:	0002      	movs	r2, r0
 8022718:	4b0b      	ldr	r3, [pc, #44]	; (8022748 <GUI_InitOS+0x9c>)
 802271a:	601a      	str	r2, [r3, #0]
 802271c:	4b0a      	ldr	r3, [pc, #40]	; (8022748 <GUI_InitOS+0x9c>)
 802271e:	681b      	ldr	r3, [r3, #0]
 8022720:	2b00      	cmp	r3, #0
 8022722:	d103      	bne.n	802272c <GUI_InitOS+0x80>
 8022724:	2300      	movs	r3, #0
 8022726:	62fb      	str	r3, [r7, #44]	; 0x2c
 8022728:	e000      	b.n	802272c <GUI_InitOS+0x80>
#endif /* USE_STM32_UTILITY_OS */
#endif /* _RTOS || USBPD_THREADX */
  }

#if defined(_RTOS) || defined(USBPD_THREADX)
error:
 802272a:	46c0      	nop			; (mov r8, r8)
  return(_status);
 802272c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
#else
  return(USBPD_ENABLE);
#endif /* _RTOS || USBPD_THREADX */
}
 802272e:	0018      	movs	r0, r3
 8022730:	46bd      	mov	sp, r7
 8022732:	b00d      	add	sp, #52	; 0x34
 8022734:	bd90      	pop	{r4, r7, pc}
 8022736:	46c0      	nop			; (mov r8, r8)
 8022738:	200050c8 	.word	0x200050c8
 802273c:	2000503c 	.word	0x2000503c
 8022740:	0802ab50 	.word	0x0802ab50
 8022744:	08022765 	.word	0x08022765
 8022748:	20005040 	.word	0x20005040

0802274c <GUI_Start>:
{
  BSP_GUI_EraseDataInFlash();
}

void GUI_Start(void)
{
 802274c:	b580      	push	{r7, lr}
 802274e:	af00      	add	r7, sp, #0
  /* register the GUI callback to manage UART reception */
  TRACER_EMB_StartRX(GUI_CALLBACK_RX);
 8022750:	4b03      	ldr	r3, [pc, #12]	; (8022760 <GUI_Start+0x14>)
 8022752:	0018      	movs	r0, r3
 8022754:	f002 ffc6 	bl	80256e4 <TRACER_EMB_StartRX>
}
 8022758:	46c0      	nop			; (mov r8, r8)
 802275a:	46bd      	mov	sp, r7
 802275c:	bd80      	pop	{r7, pc}
 802275e:	46c0      	nop			; (mov r8, r8)
 8022760:	08022981 	.word	0x08022981

08022764 <TaskGUI>:
#if defined(_RTOS) || defined(USBPD_THREADX)
GUIDEF_TASK_FUNCTION(TaskGUI)
#else
void GUI_Execute(void)
#endif /* _RTOS || USBPD_THREADX */
{
 8022764:	b580      	push	{r7, lr}
 8022766:	b088      	sub	sp, #32
 8022768:	af00      	add	r7, sp, #0
 802276a:	6078      	str	r0, [r7, #4]
#if defined(_RTOS) || defined(USBPD_THREADX)
  uint32_t _timing = GUI_DEFAULT_WAIT;
 802276c:	2301      	movs	r3, #1
 802276e:	425b      	negs	r3, r3
 8022770:	61fb      	str	r3, [r7, #28]
  GUI_Start();
 8022772:	f7ff ffeb 	bl	802274c <GUI_Start>
  do
  {
    GUIOS_QUEUE_EVENT event = 0;
 8022776:	2300      	movs	r3, #0
 8022778:	613b      	str	r3, [r7, #16]
    GUIOS_GETMESSAGE_QUEUE(GUIMsgBox, _timing, event);
 802277a:	4b54      	ldr	r3, [pc, #336]	; (80228cc <TaskGUI+0x168>)
 802277c:	6818      	ldr	r0, [r3, #0]
 802277e:	69fb      	ldr	r3, [r7, #28]
 8022780:	2210      	movs	r2, #16
 8022782:	18b9      	adds	r1, r7, r2
 8022784:	2200      	movs	r2, #0
 8022786:	f7f8 fdaf 	bl	801b2e8 <osMessageQueueGet>
    switch ((GUI_USER_EVENT)(event & 0xFU))
 802278a:	693b      	ldr	r3, [r7, #16]
 802278c:	b2db      	uxtb	r3, r3
 802278e:	001a      	movs	r2, r3
 8022790:	230f      	movs	r3, #15
 8022792:	4013      	ands	r3, r2
 8022794:	d011      	beq.n	80227ba <TaskGUI+0x56>
 8022796:	2b01      	cmp	r3, #1
 8022798:	d000      	beq.n	802279c <TaskGUI+0x38>
 802279a:	e090      	b.n	80228be <TaskGUI+0x15a>
    {
      case GUI_USER_EVENT_GUI:
      {
        (void)GUI_RXProcess((uint32_t)event);
 802279c:	693b      	ldr	r3, [r7, #16]
 802279e:	0018      	movs	r0, r3
 80227a0:	f000 f918 	bl	80229d4 <GUI_RXProcess>
        /* Sent an event to check if measurement report has been requested */
        GUIOS_PUT_MESSAGE_QUEUE(GUIMsgBox, GUI_USER_EVENT_TIMER, 0U);
 80227a4:	2300      	movs	r3, #0
 80227a6:	60fb      	str	r3, [r7, #12]
 80227a8:	4b48      	ldr	r3, [pc, #288]	; (80228cc <TaskGUI+0x168>)
 80227aa:	6818      	ldr	r0, [r3, #0]
 80227ac:	230c      	movs	r3, #12
 80227ae:	18f9      	adds	r1, r7, r3
 80227b0:	2300      	movs	r3, #0
 80227b2:	2200      	movs	r2, #0
 80227b4:	f7f8 fd3c 	bl	801b230 <osMessageQueuePut>
        break;
 80227b8:	e082      	b.n	80228c0 <TaskGUI+0x15c>
          default:
            break;
        }
        GUI_Flag = GUI_USER_EVENT_NONE;
#endif /* _RTOS || USBPD_THREADX */
        for (uint8_t _instance = 0; _instance < (uint8_t)USBPD_PORT_COUNT; _instance++)
 80227ba:	231b      	movs	r3, #27
 80227bc:	18fb      	adds	r3, r7, r3
 80227be:	2200      	movs	r2, #0
 80227c0:	701a      	strb	r2, [r3, #0]
 80227c2:	e076      	b.n	80228b2 <TaskGUI+0x14e>
          /* -------------------------------------------------  */
          /* Check if timeout related to Measurement reporting  */
          /* -------------------------------------------------  */
          /* - Send a GUI Event only if PE is connected
             and Measurement report has been enabled          */
          if ((USBPD_TRUE == DPM_Params[_instance].PE_IsConnected)
 80227c4:	201b      	movs	r0, #27
 80227c6:	183b      	adds	r3, r7, r0
 80227c8:	781b      	ldrb	r3, [r3, #0]
 80227ca:	4a41      	ldr	r2, [pc, #260]	; (80228d0 <TaskGUI+0x16c>)
 80227cc:	009b      	lsls	r3, r3, #2
 80227ce:	18d3      	adds	r3, r2, r3
 80227d0:	785b      	ldrb	r3, [r3, #1]
 80227d2:	06db      	lsls	r3, r3, #27
 80227d4:	0fdb      	lsrs	r3, r3, #31
 80227d6:	b2db      	uxtb	r3, r3
 80227d8:	2b01      	cmp	r3, #1
 80227da:	d15d      	bne.n	8022898 <TaskGUI+0x134>
              && (1U == GUI_USER_Params[_instance].u.d.MeasReportActivation)
 80227dc:	183b      	adds	r3, r7, r0
 80227de:	781a      	ldrb	r2, [r3, #0]
 80227e0:	493c      	ldr	r1, [pc, #240]	; (80228d4 <TaskGUI+0x170>)
 80227e2:	0013      	movs	r3, r2
 80227e4:	005b      	lsls	r3, r3, #1
 80227e6:	189b      	adds	r3, r3, r2
 80227e8:	005b      	lsls	r3, r3, #1
 80227ea:	18cb      	adds	r3, r1, r3
 80227ec:	791b      	ldrb	r3, [r3, #4]
 80227ee:	061b      	lsls	r3, r3, #24
 80227f0:	0fdb      	lsrs	r3, r3, #31
 80227f2:	b2db      	uxtb	r3, r3
 80227f4:	2b01      	cmp	r3, #1
 80227f6:	d14f      	bne.n	8022898 <TaskGUI+0x134>
              && (0U != GUI_USER_Params[_instance].u.d.MeasReportValue))
 80227f8:	183b      	adds	r3, r7, r0
 80227fa:	781a      	ldrb	r2, [r3, #0]
 80227fc:	4935      	ldr	r1, [pc, #212]	; (80228d4 <TaskGUI+0x170>)
 80227fe:	0013      	movs	r3, r2
 8022800:	005b      	lsls	r3, r3, #1
 8022802:	189b      	adds	r3, r3, r2
 8022804:	005b      	lsls	r3, r3, #1
 8022806:	18cb      	adds	r3, r1, r3
 8022808:	791b      	ldrb	r3, [r3, #4]
 802280a:	065b      	lsls	r3, r3, #25
 802280c:	0e5b      	lsrs	r3, r3, #25
 802280e:	b2db      	uxtb	r3, r3
 8022810:	2b00      	cmp	r3, #0
 8022812:	d041      	beq.n	8022898 <TaskGUI+0x134>
          {
            /* Check if timer has expired */
            if (IS_GUI_TIMER_EXPIRED(_instance, GUI_TimerMeasReport))
 8022814:	183b      	adds	r3, r7, r0
 8022816:	781a      	ldrb	r2, [r3, #0]
 8022818:	4b2f      	ldr	r3, [pc, #188]	; (80228d8 <TaskGUI+0x174>)
 802281a:	0052      	lsls	r2, r2, #1
 802281c:	5ad3      	ldrh	r3, [r2, r3]
 802281e:	b29a      	uxth	r2, r3
 8022820:	2380      	movs	r3, #128	; 0x80
 8022822:	021b      	lsls	r3, r3, #8
 8022824:	429a      	cmp	r2, r3
 8022826:	d109      	bne.n	802283c <TaskGUI+0xd8>
            {
              uint32_t event_mr = GUI_USER_EVENT_GUI
                                  | (_instance << GUI_PE_PORT_NUM_Pos)
 8022828:	183b      	adds	r3, r7, r0
 802282a:	781b      	ldrb	r3, [r3, #0]
 802282c:	061b      	lsls	r3, r3, #24
                                  | (GUI_NOTIF_MEASUREMENT << GUI_PE_NOTIF_Pos);
 802282e:	4a2b      	ldr	r2, [pc, #172]	; (80228dc <TaskGUI+0x178>)
 8022830:	4313      	orrs	r3, r2
              uint32_t event_mr = GUI_USER_EVENT_GUI
 8022832:	617b      	str	r3, [r7, #20]
              (void)GUI_RXProcess(event_mr);
 8022834:	697b      	ldr	r3, [r7, #20]
 8022836:	0018      	movs	r0, r3
 8022838:	f000 f8cc 	bl	80229d4 <GUI_RXProcess>
            }
            /* Start or Restart Measurement report timer */
            if (!(IS_GUI_TIMER_RUNNING(_instance, GUI_TimerMeasReport)))
 802283c:	201b      	movs	r0, #27
 802283e:	183b      	adds	r3, r7, r0
 8022840:	781a      	ldrb	r2, [r3, #0]
 8022842:	4b25      	ldr	r3, [pc, #148]	; (80228d8 <TaskGUI+0x174>)
 8022844:	0052      	lsls	r2, r2, #1
 8022846:	5ad3      	ldrh	r3, [r2, r3]
 8022848:	b29b      	uxth	r3, r3
 802284a:	045b      	lsls	r3, r3, #17
 802284c:	0c5b      	lsrs	r3, r3, #17
 802284e:	2b00      	cmp	r3, #0
 8022850:	dc29      	bgt.n	80228a6 <TaskGUI+0x142>
            {
              GUI_START_TIMER(_instance, GUI_TimerMeasReport,
 8022852:	183b      	adds	r3, r7, r0
 8022854:	781a      	ldrb	r2, [r3, #0]
 8022856:	491f      	ldr	r1, [pc, #124]	; (80228d4 <TaskGUI+0x170>)
 8022858:	0013      	movs	r3, r2
 802285a:	005b      	lsls	r3, r3, #1
 802285c:	189b      	adds	r3, r3, r2
 802285e:	005b      	lsls	r3, r3, #1
 8022860:	18cb      	adds	r3, r1, r3
 8022862:	791b      	ldrb	r3, [r3, #4]
 8022864:	065b      	lsls	r3, r3, #25
 8022866:	0e5b      	lsrs	r3, r3, #25
 8022868:	b2db      	uxtb	r3, r3
 802286a:	b29b      	uxth	r3, r3
 802286c:	2228      	movs	r2, #40	; 0x28
 802286e:	4353      	muls	r3, r2
 8022870:	b29b      	uxth	r3, r3
 8022872:	183a      	adds	r2, r7, r0
 8022874:	7812      	ldrb	r2, [r2, #0]
 8022876:	491a      	ldr	r1, [pc, #104]	; (80228e0 <TaskGUI+0x17c>)
 8022878:	430b      	orrs	r3, r1
 802287a:	b299      	uxth	r1, r3
 802287c:	4b16      	ldr	r3, [pc, #88]	; (80228d8 <TaskGUI+0x174>)
 802287e:	0052      	lsls	r2, r2, #1
 8022880:	52d1      	strh	r1, [r2, r3]
 8022882:	2300      	movs	r3, #0
 8022884:	60bb      	str	r3, [r7, #8]
 8022886:	4b11      	ldr	r3, [pc, #68]	; (80228cc <TaskGUI+0x168>)
 8022888:	6818      	ldr	r0, [r3, #0]
 802288a:	2308      	movs	r3, #8
 802288c:	18f9      	adds	r1, r7, r3
 802288e:	2300      	movs	r3, #0
 8022890:	2200      	movs	r2, #0
 8022892:	f7f8 fccd 	bl	801b230 <osMessageQueuePut>
            if (!(IS_GUI_TIMER_RUNNING(_instance, GUI_TimerMeasReport)))
 8022896:	e006      	b.n	80228a6 <TaskGUI+0x142>
            }
          }
          else
          {
            /* Stop measurement report timer */
            GUI_TimerMeasReport[_instance] = 0;
 8022898:	231b      	movs	r3, #27
 802289a:	18fb      	adds	r3, r7, r3
 802289c:	781a      	ldrb	r2, [r3, #0]
 802289e:	4b0e      	ldr	r3, [pc, #56]	; (80228d8 <TaskGUI+0x174>)
 80228a0:	0052      	lsls	r2, r2, #1
 80228a2:	2100      	movs	r1, #0
 80228a4:	52d1      	strh	r1, [r2, r3]
        for (uint8_t _instance = 0; _instance < (uint8_t)USBPD_PORT_COUNT; _instance++)
 80228a6:	211b      	movs	r1, #27
 80228a8:	187b      	adds	r3, r7, r1
 80228aa:	781a      	ldrb	r2, [r3, #0]
 80228ac:	187b      	adds	r3, r7, r1
 80228ae:	3201      	adds	r2, #1
 80228b0:	701a      	strb	r2, [r3, #0]
 80228b2:	231b      	movs	r3, #27
 80228b4:	18fb      	adds	r3, r7, r3
 80228b6:	781b      	ldrb	r3, [r3, #0]
 80228b8:	2b00      	cmp	r3, #0
 80228ba:	d083      	beq.n	80227c4 <TaskGUI+0x60>
          }
        }
#if defined(_RTOS) || defined(USBPD_THREADX)
        break;
 80228bc:	e000      	b.n	80228c0 <TaskGUI+0x15c>
      }

      default:
        break;
 80228be:	46c0      	nop			; (mov r8, r8)
    }
    _timing = CheckGUITimers();
 80228c0:	f000 f810 	bl	80228e4 <CheckGUITimers>
 80228c4:	0003      	movs	r3, r0
 80228c6:	61fb      	str	r3, [r7, #28]
  {
 80228c8:	e755      	b.n	8022776 <TaskGUI+0x12>
 80228ca:	46c0      	nop			; (mov r8, r8)
 80228cc:	2000503c 	.word	0x2000503c
 80228d0:	200033ec 	.word	0x200033ec
 80228d4:	20004e30 	.word	0x20004e30
 80228d8:	20004e2c 	.word	0x20004e2c
 80228dc:	00000711 	.word	0x00000711
 80228e0:	ffff8000 	.word	0xffff8000

080228e4 <CheckGUITimers>:
#endif /* _RTOS || USBPD_THREADX */
}

#if defined(_RTOS) || defined(USBPD_THREADX)
static uint32_t CheckGUITimers(void)
{
 80228e4:	b580      	push	{r7, lr}
 80228e6:	b084      	sub	sp, #16
 80228e8:	af00      	add	r7, sp, #0
  uint32_t _timing = GUI_DEFAULT_WAIT;
 80228ea:	2301      	movs	r3, #1
 80228ec:	425b      	negs	r3, r3
 80228ee:	60fb      	str	r3, [r7, #12]
  uint32_t _current_timing;

  /* Calculate the minimum timers to wake-up GUI task */
  for (uint8_t instance = 0; instance < (uint8_t)USBPD_PORT_COUNT; instance++)
 80228f0:	230b      	movs	r3, #11
 80228f2:	18fb      	adds	r3, r7, r3
 80228f4:	2200      	movs	r2, #0
 80228f6:	701a      	strb	r2, [r3, #0]
 80228f8:	e018      	b.n	802292c <CheckGUITimers+0x48>
  {
    /* Check if Measurement reporting has been enabled by the GUI */
    _current_timing = (uint32_t)(GUI_TimerMeasReport[instance]) & GUI_TIMER_READ_MSK;
 80228fa:	230b      	movs	r3, #11
 80228fc:	18fb      	adds	r3, r7, r3
 80228fe:	781a      	ldrb	r2, [r3, #0]
 8022900:	4b0f      	ldr	r3, [pc, #60]	; (8022940 <CheckGUITimers+0x5c>)
 8022902:	0052      	lsls	r2, r2, #1
 8022904:	5ad3      	ldrh	r3, [r2, r3]
 8022906:	b29b      	uxth	r3, r3
 8022908:	045b      	lsls	r3, r3, #17
 802290a:	0c5b      	lsrs	r3, r3, #17
 802290c:	607b      	str	r3, [r7, #4]
    if (_current_timing > 0U)
 802290e:	687b      	ldr	r3, [r7, #4]
 8022910:	2b00      	cmp	r3, #0
 8022912:	d005      	beq.n	8022920 <CheckGUITimers+0x3c>
    {
      if (_current_timing < _timing)
 8022914:	687a      	ldr	r2, [r7, #4]
 8022916:	68fb      	ldr	r3, [r7, #12]
 8022918:	429a      	cmp	r2, r3
 802291a:	d201      	bcs.n	8022920 <CheckGUITimers+0x3c>
      {
        _timing = _current_timing;
 802291c:	687b      	ldr	r3, [r7, #4]
 802291e:	60fb      	str	r3, [r7, #12]
  for (uint8_t instance = 0; instance < (uint8_t)USBPD_PORT_COUNT; instance++)
 8022920:	210b      	movs	r1, #11
 8022922:	187b      	adds	r3, r7, r1
 8022924:	781a      	ldrb	r2, [r3, #0]
 8022926:	187b      	adds	r3, r7, r1
 8022928:	3201      	adds	r2, #1
 802292a:	701a      	strb	r2, [r3, #0]
 802292c:	230b      	movs	r3, #11
 802292e:	18fb      	adds	r3, r7, r3
 8022930:	781b      	ldrb	r3, [r3, #0]
 8022932:	2b00      	cmp	r3, #0
 8022934:	d0e1      	beq.n	80228fa <CheckGUITimers+0x16>
      }
    }
  }
  return _timing;
 8022936:	68fb      	ldr	r3, [r7, #12]
}
 8022938:	0018      	movs	r0, r3
 802293a:	46bd      	mov	sp, r7
 802293c:	b004      	add	sp, #16
 802293e:	bd80      	pop	{r7, pc}
 8022940:	20004e2c 	.word	0x20004e2c

08022944 <GUI_TimerCounter>:
#endif /* RTOS || USBPD_THREADX */

void GUI_TimerCounter(void)
{
 8022944:	b580      	push	{r7, lr}
 8022946:	af00      	add	r7, sp, #0
  /* Increment GUI timer only if Measurement report has been activated */
  if (1U == GUI_USER_Params[USBPD_PORT_0].u.d.MeasReportActivation)
 8022948:	4b0b      	ldr	r3, [pc, #44]	; (8022978 <GUI_TimerCounter+0x34>)
 802294a:	791b      	ldrb	r3, [r3, #4]
 802294c:	227f      	movs	r2, #127	; 0x7f
 802294e:	4393      	bics	r3, r2
 8022950:	b2db      	uxtb	r3, r3
 8022952:	2b00      	cmp	r3, #0
 8022954:	d00c      	beq.n	8022970 <GUI_TimerCounter+0x2c>
  {
    if ((GUI_TimerMeasReport[USBPD_PORT_0] & GUI_TIMER_READ_MSK) > 0U)
 8022956:	4b09      	ldr	r3, [pc, #36]	; (802297c <GUI_TimerCounter+0x38>)
 8022958:	881b      	ldrh	r3, [r3, #0]
 802295a:	b29b      	uxth	r3, r3
 802295c:	045b      	lsls	r3, r3, #17
 802295e:	0c5b      	lsrs	r3, r3, #17
 8022960:	d006      	beq.n	8022970 <GUI_TimerCounter+0x2c>
    {
      GUI_TimerMeasReport[USBPD_PORT_0]--;
 8022962:	4b06      	ldr	r3, [pc, #24]	; (802297c <GUI_TimerCounter+0x38>)
 8022964:	881b      	ldrh	r3, [r3, #0]
 8022966:	b29b      	uxth	r3, r3
 8022968:	3b01      	subs	r3, #1
 802296a:	b29a      	uxth	r2, r3
 802296c:	4b03      	ldr	r3, [pc, #12]	; (802297c <GUI_TimerCounter+0x38>)
 802296e:	801a      	strh	r2, [r3, #0]
      UTIL_SEQ_SetTask(TASK_GUI, 0);
    }
#endif /* !(_RTOS || USBPD_THREADX) && USE_STM32_UTILITY_OS) */
  }
#endif /* USBPD_PORT_COUNT == 2 */
}
 8022970:	46c0      	nop			; (mov r8, r8)
 8022972:	46bd      	mov	sp, r7
 8022974:	bd80      	pop	{r7, pc}
 8022976:	46c0      	nop			; (mov r8, r8)
 8022978:	20004e30 	.word	0x20004e30
 802297c:	20004e2c 	.word	0x20004e2c

08022980 <GUI_CALLBACK_RX>:
  * @param  Character Byte received by the device
  * @param  Error     Error detected in the reception
  * @retval 1 if message to send to DPM application
  */
void GUI_CALLBACK_RX(uint8_t Character, uint8_t Error)
{
 8022980:	b580      	push	{r7, lr}
 8022982:	b084      	sub	sp, #16
 8022984:	af00      	add	r7, sp, #0
 8022986:	0002      	movs	r2, r0
 8022988:	1dfb      	adds	r3, r7, #7
 802298a:	701a      	strb	r2, [r3, #0]
 802298c:	1dbb      	adds	r3, r7, #6
 802298e:	1c0a      	adds	r2, r1, #0
 8022990:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8022992:	b672      	cpsid	i
}
 8022994:	46c0      	nop			; (mov r8, r8)
  uint32_t event;
  __disable_irq();
  event = GUI_GetMessage(Character, Error);
 8022996:	1dbb      	adds	r3, r7, #6
 8022998:	781a      	ldrb	r2, [r3, #0]
 802299a:	1dfb      	adds	r3, r7, #7
 802299c:	781b      	ldrb	r3, [r3, #0]
 802299e:	0011      	movs	r1, r2
 80229a0:	0018      	movs	r0, r3
 80229a2:	f000 f891 	bl	8022ac8 <GUI_GetMessage>
 80229a6:	0003      	movs	r3, r0
 80229a8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 80229aa:	b662      	cpsie	i
}
 80229ac:	46c0      	nop			; (mov r8, r8)
  __enable_irq();
  if (event == 1U)
 80229ae:	68fb      	ldr	r3, [r7, #12]
 80229b0:	2b01      	cmp	r3, #1
 80229b2:	d109      	bne.n	80229c8 <GUI_CALLBACK_RX+0x48>
  {
#if defined(_RTOS) || defined(USBPD_THREADX)
    GUIOS_PUT_MESSAGE_QUEUE(GUIMsgBox, GUI_USER_EVENT_GUI, 0U);
 80229b4:	2301      	movs	r3, #1
 80229b6:	60bb      	str	r3, [r7, #8]
 80229b8:	4b05      	ldr	r3, [pc, #20]	; (80229d0 <GUI_CALLBACK_RX+0x50>)
 80229ba:	6818      	ldr	r0, [r3, #0]
 80229bc:	2308      	movs	r3, #8
 80229be:	18f9      	adds	r1, r7, r3
 80229c0:	2300      	movs	r3, #0
 80229c2:	2200      	movs	r2, #0
 80229c4:	f7f8 fc34 	bl	801b230 <osMessageQueuePut>
    GUI_RXProcess(GUI_Flag);
    GUI_Flag = GUI_USER_EVENT_NONE;
#endif /* USE_STM32_UTILITY_OS */
#endif /* _RTOS */
  }
}
 80229c8:	46c0      	nop			; (mov r8, r8)
 80229ca:	46bd      	mov	sp, r7
 80229cc:	b004      	add	sp, #16
 80229ce:	bd80      	pop	{r7, pc}
 80229d0:	2000503c 	.word	0x2000503c

080229d4 <GUI_RXProcess>:
  * @brief  Main Trace RX process to push data on the media.
  * @param  Event     GUI trace event
  * @retval Timing
  */
uint32_t GUI_RXProcess(uint32_t Event)
{
 80229d4:	b5b0      	push	{r4, r5, r7, lr}
 80229d6:	b086      	sub	sp, #24
 80229d8:	af00      	add	r7, sp, #0
 80229da:	6078      	str	r0, [r7, #4]
  uint8_t *msg;
  USBPD_GUI_State state;
  uint8_t size;

  if (0U == (Event & GUI_PE_NOTIF_Msk))
 80229dc:	687a      	ldr	r2, [r7, #4]
 80229de:	23ff      	movs	r3, #255	; 0xff
 80229e0:	011b      	lsls	r3, r3, #4
 80229e2:	4013      	ands	r3, r2
 80229e4:	d11f      	bne.n	8022a26 <GUI_RXProcess+0x52>
  {
    /* Message have been received by GUI */
    state = GUI_SendAnswer(&msg, &size);
 80229e6:	2515      	movs	r5, #21
 80229e8:	197c      	adds	r4, r7, r5
 80229ea:	230f      	movs	r3, #15
 80229ec:	18fa      	adds	r2, r7, r3
 80229ee:	2310      	movs	r3, #16
 80229f0:	18fb      	adds	r3, r7, r3
 80229f2:	0011      	movs	r1, r2
 80229f4:	0018      	movs	r0, r3
 80229f6:	f000 f96b 	bl	8022cd0 <GUI_SendAnswer>
 80229fa:	0003      	movs	r3, r0
 80229fc:	7023      	strb	r3, [r4, #0]

    switch (state)
 80229fe:	197b      	adds	r3, r7, r5
 8022a00:	781b      	ldrb	r3, [r3, #0]
 8022a02:	2b00      	cmp	r3, #0
 8022a04:	d039      	beq.n	8022a7a <GUI_RXProcess+0xa6>
 8022a06:	2b02      	cmp	r3, #2
 8022a08:	d104      	bne.n	8022a14 <GUI_RXProcess+0x40>
    {
      case GUI_STATE_RESET:
        /* DPM_RESET_REQ received by the device */
        /* Save parameters in FLASH */
        (void)BSP_GUI_SaveDataInFlash();
 8022a0a:	f7fe ff71 	bl	80218f0 <BSP_GUI_SaveDataInFlash>
        HAL_NVIC_SystemReset();
 8022a0e:	f7eb fad8 	bl	800dfc2 <HAL_NVIC_SystemReset>
        break;
 8022a12:	e033      	b.n	8022a7c <GUI_RXProcess+0xa8>
      case GUI_STATE_INIT:
        /* DPM_INIT_REQ received by the device */
        break;
      default:
        /* Another GUI messages received by the device */
        TRACER_EMB_Add(msg, size);
 8022a14:	693a      	ldr	r2, [r7, #16]
 8022a16:	230f      	movs	r3, #15
 8022a18:	18fb      	adds	r3, r7, r3
 8022a1a:	781b      	ldrb	r3, [r3, #0]
 8022a1c:	0019      	movs	r1, r3
 8022a1e:	0010      	movs	r0, r2
 8022a20:	f002 fdf6 	bl	8025610 <TRACER_EMB_Add>
        break;
 8022a24:	e02a      	b.n	8022a7c <GUI_RXProcess+0xa8>
    }
  }
  else
  {
    uint16_t type_event = ((uint16_t)Event & GUI_PE_NOTIF_Msk) >> GUI_PE_NOTIF_Pos;
 8022a26:	687b      	ldr	r3, [r7, #4]
 8022a28:	b29b      	uxth	r3, r3
 8022a2a:	091b      	lsrs	r3, r3, #4
 8022a2c:	b29a      	uxth	r2, r3
 8022a2e:	2016      	movs	r0, #22
 8022a30:	183b      	adds	r3, r7, r0
 8022a32:	21ff      	movs	r1, #255	; 0xff
 8022a34:	400a      	ands	r2, r1
 8022a36:	801a      	strh	r2, [r3, #0]
    if (GUI_NOTIF_MEASUREMENT == type_event)
 8022a38:	183b      	adds	r3, r7, r0
 8022a3a:	881b      	ldrh	r3, [r3, #0]
 8022a3c:	2b71      	cmp	r3, #113	; 0x71
 8022a3e:	d10e      	bne.n	8022a5e <GUI_RXProcess+0x8a>
    {
      /* Notification related to timeout for measure reporting */
      /* Send a notification to associated port */
      (void)GUI_FormatAndSendNotification(((Event & GUI_PE_PORT_NUM_Msk) >> GUI_PE_PORT_NUM_Pos),
 8022a40:	687b      	ldr	r3, [r7, #4]
 8022a42:	0e1b      	lsrs	r3, r3, #24
 8022a44:	2203      	movs	r2, #3
 8022a46:	4013      	ands	r3, r2
 8022a48:	001c      	movs	r4, r3
 8022a4a:	f7e9 fc79 	bl	800c340 <HAL_GetTick>
 8022a4e:	0002      	movs	r2, r0
 8022a50:	2380      	movs	r3, #128	; 0x80
 8022a52:	011b      	lsls	r3, r3, #4
 8022a54:	0019      	movs	r1, r3
 8022a56:	0020      	movs	r0, r4
 8022a58:	f000 f815 	bl	8022a86 <GUI_FormatAndSendNotification>
 8022a5c:	e00e      	b.n	8022a7c <GUI_RXProcess+0xa8>
    }
    else
    {
      /* Message have been received by PE */
      /* Send a notification to associated port */
      (void)GUI_FormatAndSendNotification(((Event & GUI_PE_PORT_NUM_Msk) >> GUI_PE_PORT_NUM_Pos),
 8022a5e:	687b      	ldr	r3, [r7, #4]
 8022a60:	0e1b      	lsrs	r3, r3, #24
 8022a62:	2203      	movs	r2, #3
 8022a64:	4013      	ands	r3, r2
 8022a66:	0018      	movs	r0, r3
 8022a68:	2316      	movs	r3, #22
 8022a6a:	18fb      	adds	r3, r7, r3
 8022a6c:	881a      	ldrh	r2, [r3, #0]
 8022a6e:	2380      	movs	r3, #128	; 0x80
 8022a70:	019b      	lsls	r3, r3, #6
 8022a72:	0019      	movs	r1, r3
 8022a74:	f000 f807 	bl	8022a86 <GUI_FormatAndSendNotification>
 8022a78:	e000      	b.n	8022a7c <GUI_RXProcess+0xa8>
        break;
 8022a7a:	46c0      	nop			; (mov r8, r8)
                                          GUI_NOTIF_PE_EVENT,
                                          type_event);
    }
  }
  return 0;
 8022a7c:	2300      	movs	r3, #0
}
 8022a7e:	0018      	movs	r0, r3
 8022a80:	46bd      	mov	sp, r7
 8022a82:	b006      	add	sp, #24
 8022a84:	bdb0      	pop	{r4, r5, r7, pc}

08022a86 <GUI_FormatAndSendNotification>:
  * @param  Value             Value depending of TypeNotification
  * @note   If TypeNotification == GUI_NOTIF_ISCONNECTED, Value should be equal to 0 (Not connected) or 1 (connected)
  * @retval USBPD Status
  */
uint32_t GUI_FormatAndSendNotification(uint32_t PortNum, uint32_t TypeNotification, uint32_t Value)
{
 8022a86:	b5b0      	push	{r4, r5, r7, lr}
 8022a88:	b088      	sub	sp, #32
 8022a8a:	af02      	add	r7, sp, #8
 8022a8c:	60f8      	str	r0, [r7, #12]
 8022a8e:	60b9      	str	r1, [r7, #8]
 8022a90:	607a      	str	r2, [r7, #4]
  uint8_t *msg;
  uint8_t size;
  /* Only send notification if GUI is connected */
  if (GUI_STATE_INIT != GUI_SendNotification((uint8_t)PortNum, &msg, &size, TypeNotification, Value))
 8022a92:	68fb      	ldr	r3, [r7, #12]
 8022a94:	b2d8      	uxtb	r0, r3
 8022a96:	68bc      	ldr	r4, [r7, #8]
 8022a98:	2513      	movs	r5, #19
 8022a9a:	197a      	adds	r2, r7, r5
 8022a9c:	2314      	movs	r3, #20
 8022a9e:	18f9      	adds	r1, r7, r3
 8022aa0:	687b      	ldr	r3, [r7, #4]
 8022aa2:	9300      	str	r3, [sp, #0]
 8022aa4:	0023      	movs	r3, r4
 8022aa6:	f000 fa03 	bl	8022eb0 <GUI_SendNotification>
 8022aaa:	1e03      	subs	r3, r0, #0
 8022aac:	d006      	beq.n	8022abc <GUI_FormatAndSendNotification+0x36>
  {
    TRACER_EMB_Add(msg, size);
 8022aae:	697a      	ldr	r2, [r7, #20]
 8022ab0:	197b      	adds	r3, r7, r5
 8022ab2:	781b      	ldrb	r3, [r3, #0]
 8022ab4:	0019      	movs	r1, r3
 8022ab6:	0010      	movs	r0, r2
 8022ab8:	f002 fdaa 	bl	8025610 <TRACER_EMB_Add>
  }
  return 0;
 8022abc:	2300      	movs	r3, #0
}
 8022abe:	0018      	movs	r0, r3
 8022ac0:	46bd      	mov	sp, r7
 8022ac2:	b006      	add	sp, #24
 8022ac4:	bdb0      	pop	{r4, r5, r7, pc}
	...

08022ac8 <GUI_GetMessage>:
  * @param  Character Received byte
  * @param  Error     Error if issue during reception
  * @retval 1 indicates that a complete GUI message have been received
  */
uint32_t GUI_GetMessage(uint8_t Character, uint8_t Error)
{
 8022ac8:	b580      	push	{r7, lr}
 8022aca:	b084      	sub	sp, #16
 8022acc:	af00      	add	r7, sp, #0
 8022ace:	0002      	movs	r2, r0
 8022ad0:	1dfb      	adds	r3, r7, #7
 8022ad2:	701a      	strb	r2, [r3, #0]
 8022ad4:	1dbb      	adds	r3, r7, #6
 8022ad6:	1c0a      	adds	r2, r1, #0
 8022ad8:	701a      	strb	r2, [r3, #0]
  uint32_t status = 0;
 8022ada:	2300      	movs	r3, #0
 8022adc:	60fb      	str	r3, [r7, #12]
    Rsize,
    Rend,
    Rerror
  } Rstate = Rstart;

  if (cursor < TLV_SIZE_MAX)
 8022ade:	4b76      	ldr	r3, [pc, #472]	; (8022cb8 <GUI_GetMessage+0x1f0>)
 8022ae0:	881b      	ldrh	r3, [r3, #0]
 8022ae2:	2bff      	cmp	r3, #255	; 0xff
 8022ae4:	d80b      	bhi.n	8022afe <GUI_GetMessage+0x36>
  {
    PtrDataRx[cursor] = Character;
 8022ae6:	4b74      	ldr	r3, [pc, #464]	; (8022cb8 <GUI_GetMessage+0x1f0>)
 8022ae8:	881b      	ldrh	r3, [r3, #0]
 8022aea:	0019      	movs	r1, r3
 8022aec:	4b73      	ldr	r3, [pc, #460]	; (8022cbc <GUI_GetMessage+0x1f4>)
 8022aee:	1dfa      	adds	r2, r7, #7
 8022af0:	7812      	ldrb	r2, [r2, #0]
 8022af2:	545a      	strb	r2, [r3, r1]
    counter = 0U;
    Rstate = Rstart;
    return 0;
  }

  if (Error != 0U)
 8022af4:	1dbb      	adds	r3, r7, #6
 8022af6:	781b      	ldrb	r3, [r3, #0]
 8022af8:	2b00      	cmp	r3, #0
 8022afa:	d00e      	beq.n	8022b1a <GUI_GetMessage+0x52>
 8022afc:	e00a      	b.n	8022b14 <GUI_GetMessage+0x4c>
    cursor = 0U;
 8022afe:	4b6e      	ldr	r3, [pc, #440]	; (8022cb8 <GUI_GetMessage+0x1f0>)
 8022b00:	2200      	movs	r2, #0
 8022b02:	801a      	strh	r2, [r3, #0]
    counter = 0U;
 8022b04:	4b6e      	ldr	r3, [pc, #440]	; (8022cc0 <GUI_GetMessage+0x1f8>)
 8022b06:	2200      	movs	r2, #0
 8022b08:	801a      	strh	r2, [r3, #0]
    Rstate = Rstart;
 8022b0a:	4b6e      	ldr	r3, [pc, #440]	; (8022cc4 <GUI_GetMessage+0x1fc>)
 8022b0c:	2200      	movs	r2, #0
 8022b0e:	701a      	strb	r2, [r3, #0]
    return 0;
 8022b10:	2300      	movs	r3, #0
 8022b12:	e0cc      	b.n	8022cae <GUI_GetMessage+0x1e6>
  {
    Rstate = Rerror;
 8022b14:	4b6b      	ldr	r3, [pc, #428]	; (8022cc4 <GUI_GetMessage+0x1fc>)
 8022b16:	2204      	movs	r2, #4
 8022b18:	701a      	strb	r2, [r3, #0]
  }

  switch (Rstate)
 8022b1a:	4b6a      	ldr	r3, [pc, #424]	; (8022cc4 <GUI_GetMessage+0x1fc>)
 8022b1c:	781b      	ldrb	r3, [r3, #0]
 8022b1e:	2b04      	cmp	r3, #4
 8022b20:	d900      	bls.n	8022b24 <GUI_GetMessage+0x5c>
 8022b22:	e0b4      	b.n	8022c8e <GUI_GetMessage+0x1c6>
 8022b24:	009a      	lsls	r2, r3, #2
 8022b26:	4b68      	ldr	r3, [pc, #416]	; (8022cc8 <GUI_GetMessage+0x200>)
 8022b28:	18d3      	adds	r3, r2, r3
 8022b2a:	681b      	ldr	r3, [r3, #0]
 8022b2c:	469f      	mov	pc, r3
  {
    case Rstart :
      if (PtrDataRx[cursor] == TLV_SOF)
 8022b2e:	4b62      	ldr	r3, [pc, #392]	; (8022cb8 <GUI_GetMessage+0x1f0>)
 8022b30:	881b      	ldrh	r3, [r3, #0]
 8022b32:	001a      	movs	r2, r3
 8022b34:	4b61      	ldr	r3, [pc, #388]	; (8022cbc <GUI_GetMessage+0x1f4>)
 8022b36:	5c9b      	ldrb	r3, [r3, r2]
 8022b38:	2bfd      	cmp	r3, #253	; 0xfd
 8022b3a:	d106      	bne.n	8022b4a <GUI_GetMessage+0x82>
      {
        counter++;
 8022b3c:	4b60      	ldr	r3, [pc, #384]	; (8022cc0 <GUI_GetMessage+0x1f8>)
 8022b3e:	881b      	ldrh	r3, [r3, #0]
 8022b40:	3301      	adds	r3, #1
 8022b42:	b29a      	uxth	r2, r3
 8022b44:	4b5e      	ldr	r3, [pc, #376]	; (8022cc0 <GUI_GetMessage+0x1f8>)
 8022b46:	801a      	strh	r2, [r3, #0]
 8022b48:	e006      	b.n	8022b58 <GUI_GetMessage+0x90>
      }
      else
      {
        counter = 0U;
 8022b4a:	4b5d      	ldr	r3, [pc, #372]	; (8022cc0 <GUI_GetMessage+0x1f8>)
 8022b4c:	2200      	movs	r2, #0
 8022b4e:	801a      	strh	r2, [r3, #0]
        /* cursor is unsigned, but it will inevitably increments at the end of function,
           and we need a 0 at the next pass here */
        cursor = 0xFFFFU;
 8022b50:	4b59      	ldr	r3, [pc, #356]	; (8022cb8 <GUI_GetMessage+0x1f0>)
 8022b52:	2201      	movs	r2, #1
 8022b54:	4252      	negs	r2, r2
 8022b56:	801a      	strh	r2, [r3, #0]
      }

      if (counter == 4U) /* The whole SOF is received */
 8022b58:	4b59      	ldr	r3, [pc, #356]	; (8022cc0 <GUI_GetMessage+0x1f8>)
 8022b5a:	881b      	ldrh	r3, [r3, #0]
 8022b5c:	2b04      	cmp	r3, #4
 8022b5e:	d000      	beq.n	8022b62 <GUI_GetMessage+0x9a>
 8022b60:	e097      	b.n	8022c92 <GUI_GetMessage+0x1ca>
      {
        counter = 0U;
 8022b62:	4b57      	ldr	r3, [pc, #348]	; (8022cc0 <GUI_GetMessage+0x1f8>)
 8022b64:	2200      	movs	r2, #0
 8022b66:	801a      	strh	r2, [r3, #0]
        Rstate = Rsize;
 8022b68:	4b56      	ldr	r3, [pc, #344]	; (8022cc4 <GUI_GetMessage+0x1fc>)
 8022b6a:	2202      	movs	r2, #2
 8022b6c:	701a      	strb	r2, [r3, #0]
      }
      break;
 8022b6e:	e090      	b.n	8022c92 <GUI_GetMessage+0x1ca>
    case Rsize :
      counter++;
 8022b70:	4b53      	ldr	r3, [pc, #332]	; (8022cc0 <GUI_GetMessage+0x1f8>)
 8022b72:	881b      	ldrh	r3, [r3, #0]
 8022b74:	3301      	adds	r3, #1
 8022b76:	b29a      	uxth	r2, r3
 8022b78:	4b51      	ldr	r3, [pc, #324]	; (8022cc0 <GUI_GetMessage+0x1f8>)
 8022b7a:	801a      	strh	r2, [r3, #0]

      if (counter == 3U) /* We have received the size */
 8022b7c:	4b50      	ldr	r3, [pc, #320]	; (8022cc0 <GUI_GetMessage+0x1f8>)
 8022b7e:	881b      	ldrh	r3, [r3, #0]
 8022b80:	2b03      	cmp	r3, #3
 8022b82:	d000      	beq.n	8022b86 <GUI_GetMessage+0xbe>
 8022b84:	e087      	b.n	8022c96 <GUI_GetMessage+0x1ce>
      {
        currentSize = (uint16_t)((PtrDataRx[cursor - 1U]) << 8) + (uint16_t)(PtrDataRx[cursor]);
 8022b86:	4b4c      	ldr	r3, [pc, #304]	; (8022cb8 <GUI_GetMessage+0x1f0>)
 8022b88:	881b      	ldrh	r3, [r3, #0]
 8022b8a:	3b01      	subs	r3, #1
 8022b8c:	4a4b      	ldr	r2, [pc, #300]	; (8022cbc <GUI_GetMessage+0x1f4>)
 8022b8e:	5cd3      	ldrb	r3, [r2, r3]
 8022b90:	b29b      	uxth	r3, r3
 8022b92:	021b      	lsls	r3, r3, #8
 8022b94:	b29a      	uxth	r2, r3
 8022b96:	4b48      	ldr	r3, [pc, #288]	; (8022cb8 <GUI_GetMessage+0x1f0>)
 8022b98:	881b      	ldrh	r3, [r3, #0]
 8022b9a:	0019      	movs	r1, r3
 8022b9c:	4b47      	ldr	r3, [pc, #284]	; (8022cbc <GUI_GetMessage+0x1f4>)
 8022b9e:	5c5b      	ldrb	r3, [r3, r1]
 8022ba0:	b29b      	uxth	r3, r3
 8022ba2:	18d3      	adds	r3, r2, r3
 8022ba4:	b29a      	uxth	r2, r3
 8022ba6:	4b49      	ldr	r3, [pc, #292]	; (8022ccc <GUI_GetMessage+0x204>)
 8022ba8:	801a      	strh	r2, [r3, #0]
        if (0U == currentSize)
 8022baa:	4b48      	ldr	r3, [pc, #288]	; (8022ccc <GUI_GetMessage+0x204>)
 8022bac:	881b      	ldrh	r3, [r3, #0]
 8022bae:	2b00      	cmp	r3, #0
 8022bb0:	d103      	bne.n	8022bba <GUI_GetMessage+0xf2>
        {
          Rstate = Rend;
 8022bb2:	4b44      	ldr	r3, [pc, #272]	; (8022cc4 <GUI_GetMessage+0x1fc>)
 8022bb4:	2203      	movs	r2, #3
 8022bb6:	701a      	strb	r2, [r3, #0]
 8022bb8:	e002      	b.n	8022bc0 <GUI_GetMessage+0xf8>
        }
        else
        {
          Rstate = RonGoing;
 8022bba:	4b42      	ldr	r3, [pc, #264]	; (8022cc4 <GUI_GetMessage+0x1fc>)
 8022bbc:	2201      	movs	r2, #1
 8022bbe:	701a      	strb	r2, [r3, #0]
        }
        counter = 0U;
 8022bc0:	4b3f      	ldr	r3, [pc, #252]	; (8022cc0 <GUI_GetMessage+0x1f8>)
 8022bc2:	2200      	movs	r2, #0
 8022bc4:	801a      	strh	r2, [r3, #0]
      }
      break;
 8022bc6:	e066      	b.n	8022c96 <GUI_GetMessage+0x1ce>
    case RonGoing :
      counter++;
 8022bc8:	4b3d      	ldr	r3, [pc, #244]	; (8022cc0 <GUI_GetMessage+0x1f8>)
 8022bca:	881b      	ldrh	r3, [r3, #0]
 8022bcc:	3301      	adds	r3, #1
 8022bce:	b29a      	uxth	r2, r3
 8022bd0:	4b3b      	ldr	r3, [pc, #236]	; (8022cc0 <GUI_GetMessage+0x1f8>)
 8022bd2:	801a      	strh	r2, [r3, #0]

      if (counter == currentSize)
 8022bd4:	4b3a      	ldr	r3, [pc, #232]	; (8022cc0 <GUI_GetMessage+0x1f8>)
 8022bd6:	881a      	ldrh	r2, [r3, #0]
 8022bd8:	4b3c      	ldr	r3, [pc, #240]	; (8022ccc <GUI_GetMessage+0x204>)
 8022bda:	881b      	ldrh	r3, [r3, #0]
 8022bdc:	429a      	cmp	r2, r3
 8022bde:	d15c      	bne.n	8022c9a <GUI_GetMessage+0x1d2>
      {
        /* When there is no value, the first EOF is handled by Rongoing, before Rend takes control */
        counter = 0U;
 8022be0:	4b37      	ldr	r3, [pc, #220]	; (8022cc0 <GUI_GetMessage+0x1f8>)
 8022be2:	2200      	movs	r2, #0
 8022be4:	801a      	strh	r2, [r3, #0]
        Rstate = Rend;
 8022be6:	4b37      	ldr	r3, [pc, #220]	; (8022cc4 <GUI_GetMessage+0x1fc>)
 8022be8:	2203      	movs	r2, #3
 8022bea:	701a      	strb	r2, [r3, #0]
      }
      break;
 8022bec:	e055      	b.n	8022c9a <GUI_GetMessage+0x1d2>
    case Rend :
      counter++;
 8022bee:	4b34      	ldr	r3, [pc, #208]	; (8022cc0 <GUI_GetMessage+0x1f8>)
 8022bf0:	881b      	ldrh	r3, [r3, #0]
 8022bf2:	3301      	adds	r3, #1
 8022bf4:	b29a      	uxth	r2, r3
 8022bf6:	4b32      	ldr	r3, [pc, #200]	; (8022cc0 <GUI_GetMessage+0x1f8>)
 8022bf8:	801a      	strh	r2, [r3, #0]
      if ((PtrDataRx[cursor] == TLV_EOF)
 8022bfa:	4b2f      	ldr	r3, [pc, #188]	; (8022cb8 <GUI_GetMessage+0x1f0>)
 8022bfc:	881b      	ldrh	r3, [r3, #0]
 8022bfe:	001a      	movs	r2, r3
 8022c00:	4b2e      	ldr	r3, [pc, #184]	; (8022cbc <GUI_GetMessage+0x1f4>)
 8022c02:	5c9b      	ldrb	r3, [r3, r2]
 8022c04:	2ba5      	cmp	r3, #165	; 0xa5
 8022c06:	d124      	bne.n	8022c52 <GUI_GetMessage+0x18a>
          && (PtrDataRx[cursor - 1U] == TLV_EOF)
 8022c08:	4b2b      	ldr	r3, [pc, #172]	; (8022cb8 <GUI_GetMessage+0x1f0>)
 8022c0a:	881b      	ldrh	r3, [r3, #0]
 8022c0c:	3b01      	subs	r3, #1
 8022c0e:	4a2b      	ldr	r2, [pc, #172]	; (8022cbc <GUI_GetMessage+0x1f4>)
 8022c10:	5cd3      	ldrb	r3, [r2, r3]
 8022c12:	2ba5      	cmp	r3, #165	; 0xa5
 8022c14:	d11d      	bne.n	8022c52 <GUI_GetMessage+0x18a>
          && (PtrDataRx[cursor - 2U] == TLV_EOF)
 8022c16:	4b28      	ldr	r3, [pc, #160]	; (8022cb8 <GUI_GetMessage+0x1f0>)
 8022c18:	881b      	ldrh	r3, [r3, #0]
 8022c1a:	3b02      	subs	r3, #2
 8022c1c:	4a27      	ldr	r2, [pc, #156]	; (8022cbc <GUI_GetMessage+0x1f4>)
 8022c1e:	5cd3      	ldrb	r3, [r2, r3]
 8022c20:	2ba5      	cmp	r3, #165	; 0xa5
 8022c22:	d116      	bne.n	8022c52 <GUI_GetMessage+0x18a>
          && (PtrDataRx[cursor - 3U] == TLV_EOF))
 8022c24:	4b24      	ldr	r3, [pc, #144]	; (8022cb8 <GUI_GetMessage+0x1f0>)
 8022c26:	881b      	ldrh	r3, [r3, #0]
 8022c28:	3b03      	subs	r3, #3
 8022c2a:	4a24      	ldr	r2, [pc, #144]	; (8022cbc <GUI_GetMessage+0x1f4>)
 8022c2c:	5cd3      	ldrb	r3, [r2, r3]
 8022c2e:	2ba5      	cmp	r3, #165	; 0xa5
 8022c30:	d10f      	bne.n	8022c52 <GUI_GetMessage+0x18a>
      {
        /* The semaphore must be given only in this case, because otherwise
           it means we didn't receive the correct size of bytes */
        if (counter == 4U)
 8022c32:	4b23      	ldr	r3, [pc, #140]	; (8022cc0 <GUI_GetMessage+0x1f8>)
 8022c34:	881b      	ldrh	r3, [r3, #0]
 8022c36:	2b04      	cmp	r3, #4
 8022c38:	d101      	bne.n	8022c3e <GUI_GetMessage+0x176>
        {
          status = 1U;
 8022c3a:	2301      	movs	r3, #1
 8022c3c:	60fb      	str	r3, [r7, #12]
        }
        counter = 0U;
 8022c3e:	4b20      	ldr	r3, [pc, #128]	; (8022cc0 <GUI_GetMessage+0x1f8>)
 8022c40:	2200      	movs	r2, #0
 8022c42:	801a      	strh	r2, [r3, #0]
        cursor = 0xFFFFU;
 8022c44:	4b1c      	ldr	r3, [pc, #112]	; (8022cb8 <GUI_GetMessage+0x1f0>)
 8022c46:	2201      	movs	r2, #1
 8022c48:	4252      	negs	r2, r2
 8022c4a:	801a      	strh	r2, [r3, #0]
        Rstate = Rstart;
 8022c4c:	4b1d      	ldr	r3, [pc, #116]	; (8022cc4 <GUI_GetMessage+0x1fc>)
 8022c4e:	2200      	movs	r2, #0
 8022c50:	701a      	strb	r2, [r3, #0]
      }

      if (cursor == (currentSize + 11U))
 8022c52:	4b19      	ldr	r3, [pc, #100]	; (8022cb8 <GUI_GetMessage+0x1f0>)
 8022c54:	881b      	ldrh	r3, [r3, #0]
 8022c56:	001a      	movs	r2, r3
 8022c58:	4b1c      	ldr	r3, [pc, #112]	; (8022ccc <GUI_GetMessage+0x204>)
 8022c5a:	881b      	ldrh	r3, [r3, #0]
 8022c5c:	330b      	adds	r3, #11
 8022c5e:	429a      	cmp	r2, r3
 8022c60:	d11d      	bne.n	8022c9e <GUI_GetMessage+0x1d6>
      {
        /* No complete EOF arrived. We reset the buffer for safety even if the instruction might be complete. */
        counter = 0U;
 8022c62:	4b17      	ldr	r3, [pc, #92]	; (8022cc0 <GUI_GetMessage+0x1f8>)
 8022c64:	2200      	movs	r2, #0
 8022c66:	801a      	strh	r2, [r3, #0]
        cursor = 0xFFFFU;
 8022c68:	4b13      	ldr	r3, [pc, #76]	; (8022cb8 <GUI_GetMessage+0x1f0>)
 8022c6a:	2201      	movs	r2, #1
 8022c6c:	4252      	negs	r2, r2
 8022c6e:	801a      	strh	r2, [r3, #0]
        Rstate = Rstart;
 8022c70:	4b14      	ldr	r3, [pc, #80]	; (8022cc4 <GUI_GetMessage+0x1fc>)
 8022c72:	2200      	movs	r2, #0
 8022c74:	701a      	strb	r2, [r3, #0]
      }
      break;
 8022c76:	e012      	b.n	8022c9e <GUI_GetMessage+0x1d6>
    case Rerror :
      counter = 0U;
 8022c78:	4b11      	ldr	r3, [pc, #68]	; (8022cc0 <GUI_GetMessage+0x1f8>)
 8022c7a:	2200      	movs	r2, #0
 8022c7c:	801a      	strh	r2, [r3, #0]
      cursor = 0xFFFFU;
 8022c7e:	4b0e      	ldr	r3, [pc, #56]	; (8022cb8 <GUI_GetMessage+0x1f0>)
 8022c80:	2201      	movs	r2, #1
 8022c82:	4252      	negs	r2, r2
 8022c84:	801a      	strh	r2, [r3, #0]
      Rstate = Rstart;
 8022c86:	4b0f      	ldr	r3, [pc, #60]	; (8022cc4 <GUI_GetMessage+0x1fc>)
 8022c88:	2200      	movs	r2, #0
 8022c8a:	701a      	strb	r2, [r3, #0]
      break;
 8022c8c:	e008      	b.n	8022ca0 <GUI_GetMessage+0x1d8>
    default:
      break;
 8022c8e:	46c0      	nop			; (mov r8, r8)
 8022c90:	e006      	b.n	8022ca0 <GUI_GetMessage+0x1d8>
      break;
 8022c92:	46c0      	nop			; (mov r8, r8)
 8022c94:	e004      	b.n	8022ca0 <GUI_GetMessage+0x1d8>
      break;
 8022c96:	46c0      	nop			; (mov r8, r8)
 8022c98:	e002      	b.n	8022ca0 <GUI_GetMessage+0x1d8>
      break;
 8022c9a:	46c0      	nop			; (mov r8, r8)
 8022c9c:	e000      	b.n	8022ca0 <GUI_GetMessage+0x1d8>
      break;
 8022c9e:	46c0      	nop			; (mov r8, r8)
  }

  cursor++;
 8022ca0:	4b05      	ldr	r3, [pc, #20]	; (8022cb8 <GUI_GetMessage+0x1f0>)
 8022ca2:	881b      	ldrh	r3, [r3, #0]
 8022ca4:	3301      	adds	r3, #1
 8022ca6:	b29a      	uxth	r2, r3
 8022ca8:	4b03      	ldr	r3, [pc, #12]	; (8022cb8 <GUI_GetMessage+0x1f0>)
 8022caa:	801a      	strh	r2, [r3, #0]
  return status;
 8022cac:	68fb      	ldr	r3, [r7, #12]
}
 8022cae:	0018      	movs	r0, r3
 8022cb0:	46bd      	mov	sp, r7
 8022cb2:	b004      	add	sp, #16
 8022cb4:	bd80      	pop	{r7, pc}
 8022cb6:	46c0      	nop			; (mov r8, r8)
 8022cb8:	200050ca 	.word	0x200050ca
 8022cbc:	20004e38 	.word	0x20004e38
 8022cc0:	200050cc 	.word	0x200050cc
 8022cc4:	200050ce 	.word	0x200050ce
 8022cc8:	0802aee0 	.word	0x0802aee0
 8022ccc:	200050d0 	.word	0x200050d0

08022cd0 <GUI_SendAnswer>:
  * @param  pMsgToSend Pointer on the message to send
  * @param  pSizeMsg   Pointer on the size of the message to send
  * @retval GUI state
  */
USBPD_GUI_State GUI_SendAnswer(uint8_t **pMsgToSend, uint8_t *pSizeMsg)
{
 8022cd0:	b590      	push	{r4, r7, lr}
 8022cd2:	b085      	sub	sp, #20
 8022cd4:	af00      	add	r7, sp, #0
 8022cd6:	6078      	str	r0, [r7, #4]
 8022cd8:	6039      	str	r1, [r7, #0]
  /* Extract the port from the tag*/
  uint8_t port = PtrDataRx[TLV_TAG_POSITION] >> GUI_PORT_BIT_POSITION;
 8022cda:	4b70      	ldr	r3, [pc, #448]	; (8022e9c <GUI_SendAnswer+0x1cc>)
 8022cdc:	791a      	ldrb	r2, [r3, #4]
 8022cde:	230f      	movs	r3, #15
 8022ce0:	18fb      	adds	r3, r7, r3
 8022ce2:	0952      	lsrs	r2, r2, #5
 8022ce4:	701a      	strb	r2, [r3, #0]

  /* Do the appropriate treatment in response to what we have received */
  switch (PtrDataRx[TLV_TAG_POSITION] & 0x1FU)
 8022ce6:	4b6d      	ldr	r3, [pc, #436]	; (8022e9c <GUI_SendAnswer+0x1cc>)
 8022ce8:	791b      	ldrb	r3, [r3, #4]
 8022cea:	001a      	movs	r2, r3
 8022cec:	231f      	movs	r3, #31
 8022cee:	4013      	ands	r3, r2
 8022cf0:	2b10      	cmp	r3, #16
 8022cf2:	d900      	bls.n	8022cf6 <GUI_SendAnswer+0x26>
 8022cf4:	e0be      	b.n	8022e74 <GUI_SendAnswer+0x1a4>
 8022cf6:	009a      	lsls	r2, r3, #2
 8022cf8:	4b69      	ldr	r3, [pc, #420]	; (8022ea0 <GUI_SendAnswer+0x1d0>)
 8022cfa:	18d3      	adds	r3, r2, r3
 8022cfc:	681b      	ldr	r3, [r3, #0]
 8022cfe:	469f      	mov	pc, r3
  {
    case DPM_RESET_REQ:
      /* Reset*/
      return GUI_STATE_RESET;
 8022d00:	2302      	movs	r3, #2
 8022d02:	e0c7      	b.n	8022e94 <GUI_SendAnswer+0x1c4>

    case DPM_INIT_REQ:
    {
      Send_DpmInitCnf(port, Processed);
 8022d04:	4a67      	ldr	r2, [pc, #412]	; (8022ea4 <GUI_SendAnswer+0x1d4>)
 8022d06:	240f      	movs	r4, #15
 8022d08:	193b      	adds	r3, r7, r4
 8022d0a:	781b      	ldrb	r3, [r3, #0]
 8022d0c:	0011      	movs	r1, r2
 8022d0e:	0018      	movs	r0, r3
 8022d10:	f000 fe2c 	bl	802396c <Send_DpmInitCnf>
      *pMsgToSend = Processed;
 8022d14:	687b      	ldr	r3, [r7, #4]
 8022d16:	4a63      	ldr	r2, [pc, #396]	; (8022ea4 <GUI_SendAnswer+0x1d4>)
 8022d18:	601a      	str	r2, [r3, #0]
      *pSizeMsg = (uint8_t)(TLV_get_string_length(Processed) + 8U);
 8022d1a:	4b62      	ldr	r3, [pc, #392]	; (8022ea4 <GUI_SendAnswer+0x1d4>)
 8022d1c:	0018      	movs	r0, r3
 8022d1e:	f7ff fbe9 	bl	80224f4 <TLV_get_string_length>
 8022d22:	0003      	movs	r3, r0
 8022d24:	b2db      	uxtb	r3, r3
 8022d26:	3308      	adds	r3, #8
 8022d28:	b2da      	uxtb	r2, r3
 8022d2a:	683b      	ldr	r3, [r7, #0]
 8022d2c:	701a      	strb	r2, [r3, #0]
      TRACER_EMB_Add(*pMsgToSend, *pSizeMsg);
 8022d2e:	687b      	ldr	r3, [r7, #4]
 8022d30:	681a      	ldr	r2, [r3, #0]
 8022d32:	683b      	ldr	r3, [r7, #0]
 8022d34:	781b      	ldrb	r3, [r3, #0]
 8022d36:	0019      	movs	r1, r3
 8022d38:	0010      	movs	r0, r2
 8022d3a:	f002 fc69 	bl	8025610 <TRACER_EMB_Add>
      GUI_State = GUI_STATE_RUNNING;
 8022d3e:	4b5a      	ldr	r3, [pc, #360]	; (8022ea8 <GUI_SendAnswer+0x1d8>)
 8022d40:	2201      	movs	r2, #1
 8022d42:	701a      	strb	r2, [r3, #0]
      if (0U == port)
 8022d44:	193b      	adds	r3, r7, r4
 8022d46:	781b      	ldrb	r3, [r3, #0]
 8022d48:	2b00      	cmp	r3, #0
 8022d4a:	d105      	bne.n	8022d58 <GUI_SendAnswer+0x88>
      {
        /* Send a notification all the port */
        (void)GUI_FormatAndSendNotification(USBPD_PORT_0,
 8022d4c:	4b57      	ldr	r3, [pc, #348]	; (8022eac <GUI_SendAnswer+0x1dc>)
 8022d4e:	2270      	movs	r2, #112	; 0x70
 8022d50:	0019      	movs	r1, r3
 8022d52:	2000      	movs	r0, #0
 8022d54:	f7ff fe97 	bl	8022a86 <GUI_FormatAndSendNotification>
        (void)GUI_FormatAndSendNotification(USBPD_PORT_1,
                                            GUI_NOTIF_ISCONNECTED | GUI_NOTIF_PE_EVENT | GUI_NOTIF_TIMESTAMP,
                                            USBPD_NOTIFY_ALL);
#endif /* USBPD_PORT_COUNT == 2 */
      }
      return GUI_STATE_INIT;
 8022d58:	2300      	movs	r3, #0
 8022d5a:	e09b      	b.n	8022e94 <GUI_SendAnswer+0x1c4>
    }

    case DPM_CONFIG_GET_REQ:
      if (0U != port)
 8022d5c:	220f      	movs	r2, #15
 8022d5e:	18bb      	adds	r3, r7, r2
 8022d60:	781b      	ldrb	r3, [r3, #0]
 8022d62:	2b00      	cmp	r3, #0
 8022d64:	d009      	beq.n	8022d7a <GUI_SendAnswer+0xaa>
      {
        Send_DpmConfigGetCnf((port - 1U), PtrDataRx, Processed);
 8022d66:	18bb      	adds	r3, r7, r2
 8022d68:	781b      	ldrb	r3, [r3, #0]
 8022d6a:	3b01      	subs	r3, #1
 8022d6c:	b2db      	uxtb	r3, r3
 8022d6e:	4a4d      	ldr	r2, [pc, #308]	; (8022ea4 <GUI_SendAnswer+0x1d4>)
 8022d70:	494a      	ldr	r1, [pc, #296]	; (8022e9c <GUI_SendAnswer+0x1cc>)
 8022d72:	0018      	movs	r0, r3
 8022d74:	f001 ff28 	bl	8024bc8 <Send_DpmConfigGetCnf>
      }
      else
      {
        Send_DpmConfigGetRej(port, Processed, GUI_REJ_DPM_INVALID_PORT_NUMBER);
      }
      break;
 8022d78:	e07d      	b.n	8022e76 <GUI_SendAnswer+0x1a6>
        Send_DpmConfigGetRej(port, Processed, GUI_REJ_DPM_INVALID_PORT_NUMBER);
 8022d7a:	494a      	ldr	r1, [pc, #296]	; (8022ea4 <GUI_SendAnswer+0x1d4>)
 8022d7c:	230f      	movs	r3, #15
 8022d7e:	18fb      	adds	r3, r7, r3
 8022d80:	781b      	ldrb	r3, [r3, #0]
 8022d82:	2205      	movs	r2, #5
 8022d84:	0018      	movs	r0, r3
 8022d86:	f002 f9ff 	bl	8025188 <Send_DpmConfigGetRej>
      break;
 8022d8a:	e074      	b.n	8022e76 <GUI_SendAnswer+0x1a6>
    case DPM_CONFIG_SET_REQ:
      if (0U != port)
 8022d8c:	220f      	movs	r2, #15
 8022d8e:	18bb      	adds	r3, r7, r2
 8022d90:	781b      	ldrb	r3, [r3, #0]
 8022d92:	2b00      	cmp	r3, #0
 8022d94:	d009      	beq.n	8022daa <GUI_SendAnswer+0xda>
      {
        Send_DpmConfigSetCnf((port - 1U), PtrDataRx, Processed);
 8022d96:	18bb      	adds	r3, r7, r2
 8022d98:	781b      	ldrb	r3, [r3, #0]
 8022d9a:	3b01      	subs	r3, #1
 8022d9c:	b2db      	uxtb	r3, r3
 8022d9e:	4a41      	ldr	r2, [pc, #260]	; (8022ea4 <GUI_SendAnswer+0x1d4>)
 8022da0:	493e      	ldr	r1, [pc, #248]	; (8022e9c <GUI_SendAnswer+0x1cc>)
 8022da2:	0018      	movs	r0, r3
 8022da4:	f001 fad0 	bl	8024348 <Send_DpmConfigSetCnf>
      }
      else
      {
        Send_DpmConfigGetRej(port, Processed, GUI_REJ_DPM_INVALID_PORT_NUMBER);
      }
      break;
 8022da8:	e065      	b.n	8022e76 <GUI_SendAnswer+0x1a6>
        Send_DpmConfigGetRej(port, Processed, GUI_REJ_DPM_INVALID_PORT_NUMBER);
 8022daa:	493e      	ldr	r1, [pc, #248]	; (8022ea4 <GUI_SendAnswer+0x1d4>)
 8022dac:	230f      	movs	r3, #15
 8022dae:	18fb      	adds	r3, r7, r3
 8022db0:	781b      	ldrb	r3, [r3, #0]
 8022db2:	2205      	movs	r2, #5
 8022db4:	0018      	movs	r0, r3
 8022db6:	f002 f9e7 	bl	8025188 <Send_DpmConfigGetRej>
      break;
 8022dba:	e05c      	b.n	8022e76 <GUI_SendAnswer+0x1a6>
    case DPM_MESSAGE_REQ:
      if (0U != port)
 8022dbc:	220f      	movs	r2, #15
 8022dbe:	18bb      	adds	r3, r7, r2
 8022dc0:	781b      	ldrb	r3, [r3, #0]
 8022dc2:	2b00      	cmp	r3, #0
 8022dc4:	d009      	beq.n	8022dda <GUI_SendAnswer+0x10a>
      {
        Request_MessageReq((port - 1U), PtrDataRx, Processed);
 8022dc6:	18bb      	adds	r3, r7, r2
 8022dc8:	781b      	ldrb	r3, [r3, #0]
 8022dca:	3b01      	subs	r3, #1
 8022dcc:	b2db      	uxtb	r3, r3
 8022dce:	4a35      	ldr	r2, [pc, #212]	; (8022ea4 <GUI_SendAnswer+0x1d4>)
 8022dd0:	4932      	ldr	r1, [pc, #200]	; (8022e9c <GUI_SendAnswer+0x1cc>)
 8022dd2:	0018      	movs	r0, r3
 8022dd4:	f000 ff78 	bl	8023cc8 <Request_MessageReq>
      }
      else
      {
        Send_DpmMessageRej(port, Processed, GUI_REJ_DPM_INVALID_PORT_NUMBER);
      }
      break;
 8022dd8:	e04d      	b.n	8022e76 <GUI_SendAnswer+0x1a6>
        Send_DpmMessageRej(port, Processed, GUI_REJ_DPM_INVALID_PORT_NUMBER);
 8022dda:	4932      	ldr	r1, [pc, #200]	; (8022ea4 <GUI_SendAnswer+0x1d4>)
 8022ddc:	230f      	movs	r3, #15
 8022dde:	18fb      	adds	r3, r7, r3
 8022de0:	781b      	ldrb	r3, [r3, #0]
 8022de2:	2205      	movs	r2, #5
 8022de4:	0018      	movs	r0, r3
 8022de6:	f002 f9f1 	bl	80251cc <Send_DpmMessageRej>
      break;
 8022dea:	e044      	b.n	8022e76 <GUI_SendAnswer+0x1a6>
    case DPM_REGISTER_READ_REQ:
      if (0U != port)
 8022dec:	220f      	movs	r2, #15
 8022dee:	18bb      	adds	r3, r7, r2
 8022df0:	781b      	ldrb	r3, [r3, #0]
 8022df2:	2b00      	cmp	r3, #0
 8022df4:	d01d      	beq.n	8022e32 <GUI_SendAnswer+0x162>
      {
        /* If size is 0*/
        if ((PtrDataRx[TLV_LENGTH_HIGH_POSITION] == 0U) && (PtrDataRx[TLV_LENGTH_LOW_POSITION] == 0U))
 8022df6:	4b29      	ldr	r3, [pc, #164]	; (8022e9c <GUI_SendAnswer+0x1cc>)
 8022df8:	795b      	ldrb	r3, [r3, #5]
 8022dfa:	2b00      	cmp	r3, #0
 8022dfc:	d10d      	bne.n	8022e1a <GUI_SendAnswer+0x14a>
 8022dfe:	4b27      	ldr	r3, [pc, #156]	; (8022e9c <GUI_SendAnswer+0x1cc>)
 8022e00:	799b      	ldrb	r3, [r3, #6]
 8022e02:	2b00      	cmp	r3, #0
 8022e04:	d109      	bne.n	8022e1a <GUI_SendAnswer+0x14a>
        {
          Send_DpmRegisterReadCnf((port - 1U), Processed, 0xFF);
 8022e06:	18bb      	adds	r3, r7, r2
 8022e08:	781b      	ldrb	r3, [r3, #0]
 8022e0a:	3b01      	subs	r3, #1
 8022e0c:	b2db      	uxtb	r3, r3
 8022e0e:	4925      	ldr	r1, [pc, #148]	; (8022ea4 <GUI_SendAnswer+0x1d4>)
 8022e10:	22ff      	movs	r2, #255	; 0xff
 8022e12:	0018      	movs	r0, r3
 8022e14:	f002 f9fc 	bl	8025210 <Send_DpmRegisterReadCnf>
      }
      else
      {
        Send_DpmConfigGetRej(port, Processed, GUI_REJ_DPM_INVALID_PORT_NUMBER);
      }
      break;
 8022e18:	e02d      	b.n	8022e76 <GUI_SendAnswer+0x1a6>
          Send_DpmRegisterReadCnf((port - 1U), Processed, PtrDataRx[TLV_VALUE_POSITION]);
 8022e1a:	230f      	movs	r3, #15
 8022e1c:	18fb      	adds	r3, r7, r3
 8022e1e:	781b      	ldrb	r3, [r3, #0]
 8022e20:	3b01      	subs	r3, #1
 8022e22:	b2d8      	uxtb	r0, r3
 8022e24:	4b1d      	ldr	r3, [pc, #116]	; (8022e9c <GUI_SendAnswer+0x1cc>)
 8022e26:	79da      	ldrb	r2, [r3, #7]
 8022e28:	4b1e      	ldr	r3, [pc, #120]	; (8022ea4 <GUI_SendAnswer+0x1d4>)
 8022e2a:	0019      	movs	r1, r3
 8022e2c:	f002 f9f0 	bl	8025210 <Send_DpmRegisterReadCnf>
      break;
 8022e30:	e021      	b.n	8022e76 <GUI_SendAnswer+0x1a6>
        Send_DpmConfigGetRej(port, Processed, GUI_REJ_DPM_INVALID_PORT_NUMBER);
 8022e32:	491c      	ldr	r1, [pc, #112]	; (8022ea4 <GUI_SendAnswer+0x1d4>)
 8022e34:	230f      	movs	r3, #15
 8022e36:	18fb      	adds	r3, r7, r3
 8022e38:	781b      	ldrb	r3, [r3, #0]
 8022e3a:	2205      	movs	r2, #5
 8022e3c:	0018      	movs	r0, r3
 8022e3e:	f002 f9a3 	bl	8025188 <Send_DpmConfigGetRej>
      break;
 8022e42:	e018      	b.n	8022e76 <GUI_SendAnswer+0x1a6>
    case DPM_REGISTER_WRITE_REQ:
      if (0U != port)
 8022e44:	220f      	movs	r2, #15
 8022e46:	18bb      	adds	r3, r7, r2
 8022e48:	781b      	ldrb	r3, [r3, #0]
 8022e4a:	2b00      	cmp	r3, #0
 8022e4c:	d009      	beq.n	8022e62 <GUI_SendAnswer+0x192>
      {
        Send_DpmRegisterWriteCnf((port - 1U), Processed, PtrDataRx);
 8022e4e:	18bb      	adds	r3, r7, r2
 8022e50:	781b      	ldrb	r3, [r3, #0]
 8022e52:	3b01      	subs	r3, #1
 8022e54:	b2db      	uxtb	r3, r3
 8022e56:	4a11      	ldr	r2, [pc, #68]	; (8022e9c <GUI_SendAnswer+0x1cc>)
 8022e58:	4912      	ldr	r1, [pc, #72]	; (8022ea4 <GUI_SendAnswer+0x1d4>)
 8022e5a:	0018      	movs	r0, r3
 8022e5c:	f002 fa36 	bl	80252cc <Send_DpmRegisterWriteCnf>
      }
      else
      {
        Send_DpmConfigGetRej(port, Processed, GUI_REJ_DPM_INVALID_PORT_NUMBER);
      }
      break;
 8022e60:	e009      	b.n	8022e76 <GUI_SendAnswer+0x1a6>
        Send_DpmConfigGetRej(port, Processed, GUI_REJ_DPM_INVALID_PORT_NUMBER);
 8022e62:	4910      	ldr	r1, [pc, #64]	; (8022ea4 <GUI_SendAnswer+0x1d4>)
 8022e64:	230f      	movs	r3, #15
 8022e66:	18fb      	adds	r3, r7, r3
 8022e68:	781b      	ldrb	r3, [r3, #0]
 8022e6a:	2205      	movs	r2, #5
 8022e6c:	0018      	movs	r0, r3
 8022e6e:	f002 f98b 	bl	8025188 <Send_DpmConfigGetRej>
      break;
 8022e72:	e000      	b.n	8022e76 <GUI_SendAnswer+0x1a6>
    default :
      break;
 8022e74:	46c0      	nop			; (mov r8, r8)
  }

  *pMsgToSend = Processed;
 8022e76:	687b      	ldr	r3, [r7, #4]
 8022e78:	4a0a      	ldr	r2, [pc, #40]	; (8022ea4 <GUI_SendAnswer+0x1d4>)
 8022e7a:	601a      	str	r2, [r3, #0]
  *pSizeMsg = (uint8_t)(TLV_get_string_length(Processed) + 8U);
 8022e7c:	4b09      	ldr	r3, [pc, #36]	; (8022ea4 <GUI_SendAnswer+0x1d4>)
 8022e7e:	0018      	movs	r0, r3
 8022e80:	f7ff fb38 	bl	80224f4 <TLV_get_string_length>
 8022e84:	0003      	movs	r3, r0
 8022e86:	b2db      	uxtb	r3, r3
 8022e88:	3308      	adds	r3, #8
 8022e8a:	b2da      	uxtb	r2, r3
 8022e8c:	683b      	ldr	r3, [r7, #0]
 8022e8e:	701a      	strb	r2, [r3, #0]
  return GUI_State;
 8022e90:	4b05      	ldr	r3, [pc, #20]	; (8022ea8 <GUI_SendAnswer+0x1d8>)
 8022e92:	781b      	ldrb	r3, [r3, #0]
}
 8022e94:	0018      	movs	r0, r3
 8022e96:	46bd      	mov	sp, r7
 8022e98:	b005      	add	sp, #20
 8022e9a:	bd90      	pop	{r4, r7, pc}
 8022e9c:	20004e38 	.word	0x20004e38
 8022ea0:	0802aef4 	.word	0x0802aef4
 8022ea4:	20004f38 	.word	0x20004f38
 8022ea8:	20005038 	.word	0x20005038
 8022eac:	00006020 	.word	0x00006020

08022eb0 <GUI_SendNotification>:
  * @param  Value             Value of the notification
  * @retval GUI state
  */
USBPD_GUI_State GUI_SendNotification(uint8_t PortNum, uint8_t **pMsgToSend, uint8_t *pSizeMsg,
                                     uint32_t TypeNotification, uint32_t Value)
{
 8022eb0:	b5b0      	push	{r4, r5, r7, lr}
 8022eb2:	b0a6      	sub	sp, #152	; 0x98
 8022eb4:	af00      	add	r7, sp, #0
 8022eb6:	60b9      	str	r1, [r7, #8]
 8022eb8:	607a      	str	r2, [r7, #4]
 8022eba:	603b      	str	r3, [r7, #0]
 8022ebc:	240f      	movs	r4, #15
 8022ebe:	193b      	adds	r3, r7, r4
 8022ec0:	1c02      	adds	r2, r0, #0
 8022ec2:	701a      	strb	r2, [r3, #0]
  TLV_ToSend_Data_t send_tlv;
  USBPD_GUI_State gui_state = GUI_STATE_INIT;
 8022ec4:	2397      	movs	r3, #151	; 0x97
 8022ec6:	18fb      	adds	r3, r7, r3
 8022ec8:	2200      	movs	r2, #0
 8022eca:	701a      	strb	r2, [r3, #0]

  /* Send a notitification only if GUI is running */
  if (GUI_State == GUI_STATE_RUNNING)
 8022ecc:	4bbf      	ldr	r3, [pc, #764]	; (80231cc <GUI_SendNotification+0x31c>)
 8022ece:	781b      	ldrb	r3, [r3, #0]
 8022ed0:	2b01      	cmp	r3, #1
 8022ed2:	d001      	beq.n	8022ed8 <GUI_SendNotification+0x28>
 8022ed4:	f000 fbe4 	bl	80236a0 <GUI_SendNotification+0x7f0>
  {
    (void)TLV_init_encode(&send_tlv, __GUI_SET_TAG_ID((PortNum + 1U), DPM_MESSAGE_IND), TLV_SIZE_MAX, Processed);
 8022ed8:	193b      	adds	r3, r7, r4
 8022eda:	781b      	ldrb	r3, [r3, #0]
 8022edc:	3301      	adds	r3, #1
 8022ede:	b2db      	uxtb	r3, r3
 8022ee0:	015b      	lsls	r3, r3, #5
 8022ee2:	b2db      	uxtb	r3, r3
 8022ee4:	220c      	movs	r2, #12
 8022ee6:	4313      	orrs	r3, r2
 8022ee8:	b2d9      	uxtb	r1, r3
 8022eea:	4bb9      	ldr	r3, [pc, #740]	; (80231d0 <GUI_SendNotification+0x320>)
 8022eec:	2280      	movs	r2, #128	; 0x80
 8022eee:	0052      	lsls	r2, r2, #1
 8022ef0:	2584      	movs	r5, #132	; 0x84
 8022ef2:	1978      	adds	r0, r7, r5
 8022ef4:	f7ff f893 	bl	802201e <TLV_init_encode>

    /* Check PD connection */
    if ((TypeNotification & GUI_NOTIF_ISCONNECTED) == GUI_NOTIF_ISCONNECTED)
 8022ef8:	683b      	ldr	r3, [r7, #0]
 8022efa:	2220      	movs	r2, #32
 8022efc:	4013      	ands	r3, r2
 8022efe:	d100      	bne.n	8022f02 <GUI_SendNotification+0x52>
 8022f00:	e08d      	b.n	802301e <GUI_SendNotification+0x16e>
    {
      /* Is Connected*/
      (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_ISCONNECTED, 1,
                    (uint8_t[]){ DPM_Params[PortNum].PE_Power });
 8022f02:	193b      	adds	r3, r7, r4
 8022f04:	781b      	ldrb	r3, [r3, #0]
 8022f06:	4ab3      	ldr	r2, [pc, #716]	; (80231d4 <GUI_SendNotification+0x324>)
 8022f08:	009b      	lsls	r3, r3, #2
 8022f0a:	18d3      	adds	r3, r2, r3
 8022f0c:	785b      	ldrb	r3, [r3, #1]
 8022f0e:	075b      	lsls	r3, r3, #29
 8022f10:	0f5b      	lsrs	r3, r3, #29
 8022f12:	b2db      	uxtb	r3, r3
 8022f14:	001a      	movs	r2, r3
 8022f16:	2180      	movs	r1, #128	; 0x80
 8022f18:	187b      	adds	r3, r7, r1
 8022f1a:	701a      	strb	r2, [r3, #0]
      (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_ISCONNECTED, 1,
 8022f1c:	187b      	adds	r3, r7, r1
 8022f1e:	1978      	adds	r0, r7, r5
 8022f20:	2201      	movs	r2, #1
 8022f22:	2105      	movs	r1, #5
 8022f24:	f7ff f8de 	bl	80220e4 <TLV_add>
      if (USBPD_TRUE == DPM_Params[PortNum].PE_IsConnected)
 8022f28:	193b      	adds	r3, r7, r4
 8022f2a:	781b      	ldrb	r3, [r3, #0]
 8022f2c:	4aa9      	ldr	r2, [pc, #676]	; (80231d4 <GUI_SendNotification+0x324>)
 8022f2e:	009b      	lsls	r3, r3, #2
 8022f30:	18d3      	adds	r3, r2, r3
 8022f32:	785b      	ldrb	r3, [r3, #1]
 8022f34:	06db      	lsls	r3, r3, #27
 8022f36:	0fdb      	lsrs	r3, r3, #31
 8022f38:	b2db      	uxtb	r3, r3
 8022f3a:	2b01      	cmp	r3, #1
 8022f3c:	d16f      	bne.n	802301e <GUI_SendNotification+0x16e>
      {
        uint8_t rp_value;
        /* CC line */
        (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_CC, 1,
                      (uint8_t[]) { DPM_Params[PortNum].ActiveCCIs });
 8022f3e:	193b      	adds	r3, r7, r4
 8022f40:	781a      	ldrb	r2, [r3, #0]
 8022f42:	4ba4      	ldr	r3, [pc, #656]	; (80231d4 <GUI_SendNotification+0x324>)
 8022f44:	0092      	lsls	r2, r2, #2
 8022f46:	5cd3      	ldrb	r3, [r2, r3]
 8022f48:	061b      	lsls	r3, r3, #24
 8022f4a:	0f9b      	lsrs	r3, r3, #30
 8022f4c:	b2db      	uxtb	r3, r3
 8022f4e:	001a      	movs	r2, r3
 8022f50:	217c      	movs	r1, #124	; 0x7c
 8022f52:	187b      	adds	r3, r7, r1
 8022f54:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_CC, 1,
 8022f56:	187b      	adds	r3, r7, r1
 8022f58:	1978      	adds	r0, r7, r5
 8022f5a:	2201      	movs	r2, #1
 8022f5c:	2106      	movs	r1, #6
 8022f5e:	f7ff f8c1 	bl	80220e4 <TLV_add>
        /* Power Role*/
        (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_POWERROLE, 1,
                      (uint8_t[]) { DPM_Params[PortNum].PE_PowerRole });
 8022f62:	193b      	adds	r3, r7, r4
 8022f64:	781a      	ldrb	r2, [r3, #0]
 8022f66:	4b9b      	ldr	r3, [pc, #620]	; (80231d4 <GUI_SendNotification+0x324>)
 8022f68:	0092      	lsls	r2, r2, #2
 8022f6a:	5cd3      	ldrb	r3, [r2, r3]
 8022f6c:	075b      	lsls	r3, r3, #29
 8022f6e:	0fdb      	lsrs	r3, r3, #31
 8022f70:	b2db      	uxtb	r3, r3
 8022f72:	001a      	movs	r2, r3
 8022f74:	2178      	movs	r1, #120	; 0x78
 8022f76:	187b      	adds	r3, r7, r1
 8022f78:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_POWERROLE, 1,
 8022f7a:	187b      	adds	r3, r7, r1
 8022f7c:	1978      	adds	r0, r7, r5
 8022f7e:	2201      	movs	r2, #1
 8022f80:	2108      	movs	r1, #8
 8022f82:	f7ff f8af 	bl	80220e4 <TLV_add>
        /* CC Default Current Advertised */
        rp_value = 3; /* (uint8_t)CAD_GetRPValue(PortNum); */
 8022f86:	217f      	movs	r1, #127	; 0x7f
 8022f88:	187b      	adds	r3, r7, r1
 8022f8a:	2203      	movs	r2, #3
 8022f8c:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_CCDEFAULTCURRENTADVERTISED, 1, &rp_value);
 8022f8e:	187b      	adds	r3, r7, r1
 8022f90:	1978      	adds	r0, r7, r5
 8022f92:	2201      	movs	r2, #1
 8022f94:	2109      	movs	r1, #9
 8022f96:	f7ff f8a5 	bl	80220e4 <TLV_add>
        if (USBPD_POWER_EXPLICITCONTRACT == DPM_Params[PortNum].PE_Power)
 8022f9a:	193b      	adds	r3, r7, r4
 8022f9c:	781b      	ldrb	r3, [r3, #0]
 8022f9e:	4a8d      	ldr	r2, [pc, #564]	; (80231d4 <GUI_SendNotification+0x324>)
 8022fa0:	009b      	lsls	r3, r3, #2
 8022fa2:	18d3      	adds	r3, r2, r3
 8022fa4:	785b      	ldrb	r3, [r3, #1]
 8022fa6:	075b      	lsls	r3, r3, #29
 8022fa8:	0f5b      	lsrs	r3, r3, #29
 8022faa:	b2db      	uxtb	r3, r3
 8022fac:	2b03      	cmp	r3, #3
 8022fae:	d136      	bne.n	802301e <GUI_SendNotification+0x16e>
        {
          /* Data Role*/
          (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_DATAROLE, 1,
                        (uint8_t[]) { DPM_Params[PortNum].PE_DataRole });
 8022fb0:	193b      	adds	r3, r7, r4
 8022fb2:	781a      	ldrb	r2, [r3, #0]
 8022fb4:	4b87      	ldr	r3, [pc, #540]	; (80231d4 <GUI_SendNotification+0x324>)
 8022fb6:	0092      	lsls	r2, r2, #2
 8022fb8:	5cd3      	ldrb	r3, [r2, r3]
 8022fba:	071b      	lsls	r3, r3, #28
 8022fbc:	0fdb      	lsrs	r3, r3, #31
 8022fbe:	b2db      	uxtb	r3, r3
 8022fc0:	001a      	movs	r2, r3
 8022fc2:	2174      	movs	r1, #116	; 0x74
 8022fc4:	187b      	adds	r3, r7, r1
 8022fc6:	701a      	strb	r2, [r3, #0]
          (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_DATAROLE, 1,
 8022fc8:	187b      	adds	r3, r7, r1
 8022fca:	1978      	adds	r0, r7, r5
 8022fcc:	2201      	movs	r2, #1
 8022fce:	2107      	movs	r1, #7
 8022fd0:	f7ff f888 	bl	80220e4 <TLV_add>
          /* Vconn ON*/
          (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_VCONNON, 1,
                        (uint8_t[]) { DPM_Params[PortNum].VconnStatus });
 8022fd4:	193b      	adds	r3, r7, r4
 8022fd6:	781b      	ldrb	r3, [r3, #0]
 8022fd8:	4a7e      	ldr	r2, [pc, #504]	; (80231d4 <GUI_SendNotification+0x324>)
 8022fda:	009b      	lsls	r3, r3, #2
 8022fdc:	18d3      	adds	r3, r2, r3
 8022fde:	785b      	ldrb	r3, [r3, #1]
 8022fe0:	061b      	lsls	r3, r3, #24
 8022fe2:	0fdb      	lsrs	r3, r3, #31
 8022fe4:	b2db      	uxtb	r3, r3
 8022fe6:	001a      	movs	r2, r3
 8022fe8:	2170      	movs	r1, #112	; 0x70
 8022fea:	187b      	adds	r3, r7, r1
 8022fec:	701a      	strb	r2, [r3, #0]
          (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_VCONNON, 1,
 8022fee:	187b      	adds	r3, r7, r1
 8022ff0:	1978      	adds	r0, r7, r5
 8022ff2:	2201      	movs	r2, #1
 8022ff4:	210a      	movs	r1, #10
 8022ff6:	f7ff f875 	bl	80220e4 <TLV_add>
          /* PD_Spec Revision */
          (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_PD_SPECREVISION, 1,
                        (uint8_t[]) { DPM_Params[PortNum].PE_SpecRevision });
 8022ffa:	193b      	adds	r3, r7, r4
 8022ffc:	781a      	ldrb	r2, [r3, #0]
 8022ffe:	4b75      	ldr	r3, [pc, #468]	; (80231d4 <GUI_SendNotification+0x324>)
 8023000:	0092      	lsls	r2, r2, #2
 8023002:	5cd3      	ldrb	r3, [r2, r3]
 8023004:	079b      	lsls	r3, r3, #30
 8023006:	0f9b      	lsrs	r3, r3, #30
 8023008:	b2db      	uxtb	r3, r3
 802300a:	001a      	movs	r2, r3
 802300c:	216c      	movs	r1, #108	; 0x6c
 802300e:	187b      	adds	r3, r7, r1
 8023010:	701a      	strb	r2, [r3, #0]
          (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_PD_SPECREVISION, 1,
 8023012:	187b      	adds	r3, r7, r1
 8023014:	1978      	adds	r0, r7, r5
 8023016:	2201      	movs	r2, #1
 8023018:	210d      	movs	r1, #13
 802301a:	f7ff f863 	bl	80220e4 <TLV_add>
        }
      }
    }

    /* Check PD message event */
    if ((TypeNotification & GUI_NOTIF_PE_EVENT) == GUI_NOTIF_PE_EVENT)
 802301e:	683a      	ldr	r2, [r7, #0]
 8023020:	2380      	movs	r3, #128	; 0x80
 8023022:	019b      	lsls	r3, r3, #6
 8023024:	4013      	ands	r3, r2
 8023026:	d100      	bne.n	802302a <GUI_SendNotification+0x17a>
 8023028:	e27d      	b.n	8023526 <GUI_SendNotification+0x676>
    {
      if ((uint32_t)USBPD_NOTIFY_ALL != Value)
 802302a:	22a0      	movs	r2, #160	; 0xa0
 802302c:	2108      	movs	r1, #8
 802302e:	1853      	adds	r3, r2, r1
 8023030:	19db      	adds	r3, r3, r7
 8023032:	681b      	ldr	r3, [r3, #0]
 8023034:	2b70      	cmp	r3, #112	; 0x70
 8023036:	d100      	bne.n	802303a <GUI_SendNotification+0x18a>
 8023038:	e1c1      	b.n	80233be <GUI_SendNotification+0x50e>
      {
        /* PD_MessageNotif */
        (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_PD_MESSAGENOTIF, 1, (uint8_t *)&Value);
 802303a:	2384      	movs	r3, #132	; 0x84
 802303c:	18f8      	adds	r0, r7, r3
 802303e:	0014      	movs	r4, r2
 8023040:	000d      	movs	r5, r1
 8023042:	1853      	adds	r3, r2, r1
 8023044:	19db      	adds	r3, r3, r7
 8023046:	2201      	movs	r2, #1
 8023048:	210e      	movs	r1, #14
 802304a:	f7ff f84b 	bl	80220e4 <TLV_add>

        switch (Value)
 802304e:	0022      	movs	r2, r4
 8023050:	1953      	adds	r3, r2, r5
 8023052:	19db      	adds	r3, r3, r7
 8023054:	681b      	ldr	r3, [r3, #0]
 8023056:	2b42      	cmp	r3, #66	; 0x42
 8023058:	d80b      	bhi.n	8023072 <GUI_SendNotification+0x1c2>
 802305a:	2b07      	cmp	r3, #7
 802305c:	d200      	bcs.n	8023060 <GUI_SendNotification+0x1b0>
 802305e:	e25b      	b.n	8023518 <GUI_SendNotification+0x668>
 8023060:	3b07      	subs	r3, #7
 8023062:	2b3b      	cmp	r3, #59	; 0x3b
 8023064:	d900      	bls.n	8023068 <GUI_SendNotification+0x1b8>
 8023066:	e257      	b.n	8023518 <GUI_SendNotification+0x668>
 8023068:	009a      	lsls	r2, r3, #2
 802306a:	4b5b      	ldr	r3, [pc, #364]	; (80231d8 <GUI_SendNotification+0x328>)
 802306c:	18d3      	adds	r3, r2, r3
 802306e:	681b      	ldr	r3, [r3, #0]
 8023070:	469f      	mov	pc, r3
 8023072:	2b5a      	cmp	r3, #90	; 0x5a
 8023074:	d000      	beq.n	8023078 <GUI_SendNotification+0x1c8>
 8023076:	e24f      	b.n	8023518 <GUI_SendNotification+0x668>
        {
          case USBPD_NOTIFY_POWER_STATE_CHANGE :
            /* Is Connected*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_ISCONNECTED, 1,
                          (uint8_t[]) { DPM_Params[PortNum].PE_Power });
 8023078:	240f      	movs	r4, #15
 802307a:	193b      	adds	r3, r7, r4
 802307c:	781b      	ldrb	r3, [r3, #0]
 802307e:	4a55      	ldr	r2, [pc, #340]	; (80231d4 <GUI_SendNotification+0x324>)
 8023080:	009b      	lsls	r3, r3, #2
 8023082:	18d3      	adds	r3, r2, r3
 8023084:	785b      	ldrb	r3, [r3, #1]
 8023086:	075b      	lsls	r3, r3, #29
 8023088:	0f5b      	lsrs	r3, r3, #29
 802308a:	b2db      	uxtb	r3, r3
 802308c:	001a      	movs	r2, r3
 802308e:	2168      	movs	r1, #104	; 0x68
 8023090:	187b      	adds	r3, r7, r1
 8023092:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_ISCONNECTED, 1,
 8023094:	187b      	adds	r3, r7, r1
 8023096:	2584      	movs	r5, #132	; 0x84
 8023098:	1978      	adds	r0, r7, r5
 802309a:	2201      	movs	r2, #1
 802309c:	2105      	movs	r1, #5
 802309e:	f7ff f821 	bl	80220e4 <TLV_add>
            if (USBPD_POWER_NO == DPM_Params[PortNum].PE_Power)
 80230a2:	193b      	adds	r3, r7, r4
 80230a4:	781b      	ldrb	r3, [r3, #0]
 80230a6:	4a4b      	ldr	r2, [pc, #300]	; (80231d4 <GUI_SendNotification+0x324>)
 80230a8:	009b      	lsls	r3, r3, #2
 80230aa:	18d3      	adds	r3, r2, r3
 80230ac:	785b      	ldrb	r3, [r3, #1]
 80230ae:	075b      	lsls	r3, r3, #29
 80230b0:	0f5b      	lsrs	r3, r3, #29
 80230b2:	b2db      	uxtb	r3, r3
 80230b4:	2b00      	cmp	r3, #0
 80230b6:	d000      	beq.n	80230ba <GUI_SendNotification+0x20a>
 80230b8:	e234      	b.n	8023524 <GUI_SendNotification+0x674>
            {
              /* CC line */
              (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_CC, 1,
                            (uint8_t[]) { DPM_Params[PortNum].ActiveCCIs });
 80230ba:	193b      	adds	r3, r7, r4
 80230bc:	781a      	ldrb	r2, [r3, #0]
 80230be:	4b45      	ldr	r3, [pc, #276]	; (80231d4 <GUI_SendNotification+0x324>)
 80230c0:	0092      	lsls	r2, r2, #2
 80230c2:	5cd3      	ldrb	r3, [r2, r3]
 80230c4:	061b      	lsls	r3, r3, #24
 80230c6:	0f9b      	lsrs	r3, r3, #30
 80230c8:	b2db      	uxtb	r3, r3
 80230ca:	001a      	movs	r2, r3
 80230cc:	2138      	movs	r1, #56	; 0x38
 80230ce:	187b      	adds	r3, r7, r1
 80230d0:	701a      	strb	r2, [r3, #0]
              (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_CC, 1,
 80230d2:	187b      	adds	r3, r7, r1
 80230d4:	1978      	adds	r0, r7, r5
 80230d6:	2201      	movs	r2, #1
 80230d8:	2106      	movs	r1, #6
 80230da:	f7ff f803 	bl	80220e4 <TLV_add>
              /* PowerRole*/
              (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_POWERROLE, 1,
                            (uint8_t[]) { DPM_Params[PortNum].PE_PowerRole });
 80230de:	193b      	adds	r3, r7, r4
 80230e0:	781a      	ldrb	r2, [r3, #0]
 80230e2:	4b3c      	ldr	r3, [pc, #240]	; (80231d4 <GUI_SendNotification+0x324>)
 80230e4:	0092      	lsls	r2, r2, #2
 80230e6:	5cd3      	ldrb	r3, [r2, r3]
 80230e8:	075b      	lsls	r3, r3, #29
 80230ea:	0fdb      	lsrs	r3, r3, #31
 80230ec:	b2db      	uxtb	r3, r3
 80230ee:	001a      	movs	r2, r3
 80230f0:	2134      	movs	r1, #52	; 0x34
 80230f2:	187b      	adds	r3, r7, r1
 80230f4:	701a      	strb	r2, [r3, #0]
              (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_POWERROLE, 1,
 80230f6:	187b      	adds	r3, r7, r1
 80230f8:	1978      	adds	r0, r7, r5
 80230fa:	2201      	movs	r2, #1
 80230fc:	2108      	movs	r1, #8
 80230fe:	f7fe fff1 	bl	80220e4 <TLV_add>
            }
            break;
 8023102:	e20f      	b.n	8023524 <GUI_SendNotification+0x674>
          case USBPD_NOTIFY_GETSNKCAP_ACCEPTED :
            /* NumberOfRcvSNKPDO */
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_NUMBEROFRCVSNKPDO, 1,
                          (uint8_t[]) { GUI_SaveInformation[PortNum].NumberOfRcvSNKPDO
 8023104:	240f      	movs	r4, #15
 8023106:	193b      	adds	r3, r7, r4
 8023108:	781a      	ldrb	r2, [r3, #0]
 802310a:	4934      	ldr	r1, [pc, #208]	; (80231dc <GUI_SendNotification+0x32c>)
 802310c:	0013      	movs	r3, r2
 802310e:	00db      	lsls	r3, r3, #3
 8023110:	1a9b      	subs	r3, r3, r2
 8023112:	011b      	lsls	r3, r3, #4
 8023114:	18cb      	adds	r3, r1, r3
 8023116:	333c      	adds	r3, #60	; 0x3c
 8023118:	681b      	ldr	r3, [r3, #0]
 802311a:	b2da      	uxtb	r2, r3
 802311c:	2164      	movs	r1, #100	; 0x64
 802311e:	187b      	adds	r3, r7, r1
 8023120:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_NUMBEROFRCVSNKPDO, 1,
 8023122:	187b      	adds	r3, r7, r1
 8023124:	2584      	movs	r5, #132	; 0x84
 8023126:	1978      	adds	r0, r7, r5
 8023128:	2201      	movs	r2, #1
 802312a:	2100      	movs	r1, #0
 802312c:	f7fe ffda 	bl	80220e4 <TLV_add>
            });
            /* ListOfRcvSNKPDO*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSNKPDO,
                          (uint16_t)(GUI_SaveInformation[PortNum].NumberOfRcvSNKPDO * 4U),
 8023130:	193b      	adds	r3, r7, r4
 8023132:	781a      	ldrb	r2, [r3, #0]
 8023134:	4929      	ldr	r1, [pc, #164]	; (80231dc <GUI_SendNotification+0x32c>)
 8023136:	0013      	movs	r3, r2
 8023138:	00db      	lsls	r3, r3, #3
 802313a:	1a9b      	subs	r3, r3, r2
 802313c:	011b      	lsls	r3, r3, #4
 802313e:	18cb      	adds	r3, r1, r3
 8023140:	333c      	adds	r3, #60	; 0x3c
 8023142:	681b      	ldr	r3, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSNKPDO,
 8023144:	b29b      	uxth	r3, r3
 8023146:	009b      	lsls	r3, r3, #2
 8023148:	b299      	uxth	r1, r3
                          (uint8_t *) GUI_SaveInformation[PortNum].ListOfRcvSNKPDO);
 802314a:	193b      	adds	r3, r7, r4
 802314c:	781a      	ldrb	r2, [r3, #0]
 802314e:	0013      	movs	r3, r2
 8023150:	00db      	lsls	r3, r3, #3
 8023152:	1a9b      	subs	r3, r3, r2
 8023154:	011b      	lsls	r3, r3, #4
 8023156:	3320      	adds	r3, #32
 8023158:	001a      	movs	r2, r3
 802315a:	4b20      	ldr	r3, [pc, #128]	; (80231dc <GUI_SendNotification+0x32c>)
 802315c:	18d3      	adds	r3, r2, r3
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSNKPDO,
 802315e:	1978      	adds	r0, r7, r5
 8023160:	000a      	movs	r2, r1
 8023162:	2104      	movs	r1, #4
 8023164:	f7fe ffbe 	bl	80220e4 <TLV_add>
            break;
 8023168:	e1dd      	b.n	8023526 <GUI_SendNotification+0x676>
          case USBPD_NOTIFY_GETSRCCAP_ACCEPTED :
            /* NumberOfRcvSRCPDO*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_NUMBEROFRCVSRCPDO, 1,
                          (uint8_t[]) { GUI_SaveInformation[PortNum].NumberOfRcvSRCPDO });
 802316a:	240f      	movs	r4, #15
 802316c:	193b      	adds	r3, r7, r4
 802316e:	781a      	ldrb	r2, [r3, #0]
 8023170:	491a      	ldr	r1, [pc, #104]	; (80231dc <GUI_SendNotification+0x32c>)
 8023172:	0013      	movs	r3, r2
 8023174:	00db      	lsls	r3, r3, #3
 8023176:	1a9b      	subs	r3, r3, r2
 8023178:	011b      	lsls	r3, r3, #4
 802317a:	18cb      	adds	r3, r1, r3
 802317c:	331c      	adds	r3, #28
 802317e:	681b      	ldr	r3, [r3, #0]
 8023180:	b2da      	uxtb	r2, r3
 8023182:	2160      	movs	r1, #96	; 0x60
 8023184:	187b      	adds	r3, r7, r1
 8023186:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_NUMBEROFRCVSRCPDO, 1,
 8023188:	187b      	adds	r3, r7, r1
 802318a:	2584      	movs	r5, #132	; 0x84
 802318c:	1978      	adds	r0, r7, r5
 802318e:	2201      	movs	r2, #1
 8023190:	2103      	movs	r1, #3
 8023192:	f7fe ffa7 	bl	80220e4 <TLV_add>
            /* ListOfRcvSRCPDO*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSRCPDO,
                          (uint16_t)(GUI_SaveInformation[PortNum].NumberOfRcvSRCPDO * 4U),
 8023196:	193b      	adds	r3, r7, r4
 8023198:	781a      	ldrb	r2, [r3, #0]
 802319a:	4910      	ldr	r1, [pc, #64]	; (80231dc <GUI_SendNotification+0x32c>)
 802319c:	0013      	movs	r3, r2
 802319e:	00db      	lsls	r3, r3, #3
 80231a0:	1a9b      	subs	r3, r3, r2
 80231a2:	011b      	lsls	r3, r3, #4
 80231a4:	18cb      	adds	r3, r1, r3
 80231a6:	331c      	adds	r3, #28
 80231a8:	681b      	ldr	r3, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSRCPDO,
 80231aa:	b29b      	uxth	r3, r3
 80231ac:	009b      	lsls	r3, r3, #2
 80231ae:	b299      	uxth	r1, r3
                          (uint8_t *) GUI_SaveInformation[PortNum].ListOfRcvSRCPDO);
 80231b0:	193b      	adds	r3, r7, r4
 80231b2:	781a      	ldrb	r2, [r3, #0]
 80231b4:	0013      	movs	r3, r2
 80231b6:	00db      	lsls	r3, r3, #3
 80231b8:	1a9b      	subs	r3, r3, r2
 80231ba:	011b      	lsls	r3, r3, #4
 80231bc:	4a07      	ldr	r2, [pc, #28]	; (80231dc <GUI_SendNotification+0x32c>)
 80231be:	189b      	adds	r3, r3, r2
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSRCPDO,
 80231c0:	1978      	adds	r0, r7, r5
 80231c2:	000a      	movs	r2, r1
 80231c4:	2102      	movs	r1, #2
 80231c6:	f7fe ff8d 	bl	80220e4 <TLV_add>
            break;
 80231ca:	e1ac      	b.n	8023526 <GUI_SendNotification+0x676>
 80231cc:	20005038 	.word	0x20005038
 80231d0:	20004f38 	.word	0x20004f38
 80231d4:	200033ec 	.word	0x200033ec
 80231d8:	0802af38 	.word	0x0802af38
 80231dc:	20005058 	.word	0x20005058
          case USBPD_NOTIFY_POWER_EXPLICIT_CONTRACT :
            if (USBPD_PORTPOWERROLE_SNK == DPM_Params[PortNum].PE_PowerRole)
 80231e0:	240f      	movs	r4, #15
 80231e2:	193b      	adds	r3, r7, r4
 80231e4:	781a      	ldrb	r2, [r3, #0]
 80231e6:	4bcd      	ldr	r3, [pc, #820]	; (802351c <GUI_SendNotification+0x66c>)
 80231e8:	0092      	lsls	r2, r2, #2
 80231ea:	5cd3      	ldrb	r3, [r2, r3]
 80231ec:	075b      	lsls	r3, r3, #29
 80231ee:	0fdb      	lsrs	r3, r3, #31
 80231f0:	b2db      	uxtb	r3, r3
 80231f2:	2b00      	cmp	r3, #0
 80231f4:	d12e      	bne.n	8023254 <GUI_SendNotification+0x3a4>
            {
              /* NumberOfRcvSRCPDO*/
              (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_NUMBEROFRCVSRCPDO, 1,
                            (uint8_t[]) { GUI_SaveInformation[PortNum].NumberOfRcvSRCPDO });
 80231f6:	193b      	adds	r3, r7, r4
 80231f8:	781a      	ldrb	r2, [r3, #0]
 80231fa:	49c9      	ldr	r1, [pc, #804]	; (8023520 <GUI_SendNotification+0x670>)
 80231fc:	0013      	movs	r3, r2
 80231fe:	00db      	lsls	r3, r3, #3
 8023200:	1a9b      	subs	r3, r3, r2
 8023202:	011b      	lsls	r3, r3, #4
 8023204:	18cb      	adds	r3, r1, r3
 8023206:	331c      	adds	r3, #28
 8023208:	681b      	ldr	r3, [r3, #0]
 802320a:	b2da      	uxtb	r2, r3
 802320c:	2130      	movs	r1, #48	; 0x30
 802320e:	187b      	adds	r3, r7, r1
 8023210:	701a      	strb	r2, [r3, #0]
              (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_NUMBEROFRCVSRCPDO, 1,
 8023212:	187b      	adds	r3, r7, r1
 8023214:	2584      	movs	r5, #132	; 0x84
 8023216:	1978      	adds	r0, r7, r5
 8023218:	2201      	movs	r2, #1
 802321a:	2103      	movs	r1, #3
 802321c:	f7fe ff62 	bl	80220e4 <TLV_add>
              /* ListOfRcvSRCPDO*/
              (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSRCPDO,
                            (uint16_t)(GUI_SaveInformation[PortNum].NumberOfRcvSRCPDO * 4U),
 8023220:	193b      	adds	r3, r7, r4
 8023222:	781a      	ldrb	r2, [r3, #0]
 8023224:	49be      	ldr	r1, [pc, #760]	; (8023520 <GUI_SendNotification+0x670>)
 8023226:	0013      	movs	r3, r2
 8023228:	00db      	lsls	r3, r3, #3
 802322a:	1a9b      	subs	r3, r3, r2
 802322c:	011b      	lsls	r3, r3, #4
 802322e:	18cb      	adds	r3, r1, r3
 8023230:	331c      	adds	r3, #28
 8023232:	681b      	ldr	r3, [r3, #0]
              (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSRCPDO,
 8023234:	b29b      	uxth	r3, r3
 8023236:	009b      	lsls	r3, r3, #2
 8023238:	b299      	uxth	r1, r3
                            (uint8_t *) GUI_SaveInformation[PortNum].ListOfRcvSRCPDO);
 802323a:	193b      	adds	r3, r7, r4
 802323c:	781a      	ldrb	r2, [r3, #0]
 802323e:	0013      	movs	r3, r2
 8023240:	00db      	lsls	r3, r3, #3
 8023242:	1a9b      	subs	r3, r3, r2
 8023244:	011b      	lsls	r3, r3, #4
 8023246:	4ab6      	ldr	r2, [pc, #728]	; (8023520 <GUI_SendNotification+0x670>)
 8023248:	189b      	adds	r3, r3, r2
              (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSRCPDO,
 802324a:	1978      	adds	r0, r7, r5
 802324c:	000a      	movs	r2, r1
 802324e:	2102      	movs	r1, #2
 8023250:	f7fe ff48 	bl	80220e4 <TLV_add>
            }
            /* RDOPosition */
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_RDOPOSITION, 1,
                          (uint8_t[]) { GUI_SaveInformation[PortNum].RDOPosition });
 8023254:	240f      	movs	r4, #15
 8023256:	193b      	adds	r3, r7, r4
 8023258:	781a      	ldrb	r2, [r3, #0]
 802325a:	49b1      	ldr	r1, [pc, #708]	; (8023520 <GUI_SendNotification+0x670>)
 802325c:	0013      	movs	r3, r2
 802325e:	00db      	lsls	r3, r3, #3
 8023260:	1a9b      	subs	r3, r3, r2
 8023262:	011b      	lsls	r3, r3, #4
 8023264:	18cb      	adds	r3, r1, r3
 8023266:	3340      	adds	r3, #64	; 0x40
 8023268:	681b      	ldr	r3, [r3, #0]
 802326a:	b2da      	uxtb	r2, r3
 802326c:	215c      	movs	r1, #92	; 0x5c
 802326e:	187b      	adds	r3, r7, r1
 8023270:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_RDOPOSITION, 1,
 8023272:	187b      	adds	r3, r7, r1
 8023274:	2584      	movs	r5, #132	; 0x84
 8023276:	1978      	adds	r0, r7, r5
 8023278:	2201      	movs	r2, #1
 802327a:	2101      	movs	r1, #1
 802327c:	f7fe ff32 	bl	80220e4 <TLV_add>
            /* DataRole*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_DATAROLE, 1,
                          (uint8_t[]) { DPM_Params[PortNum].PE_DataRole });
 8023280:	193b      	adds	r3, r7, r4
 8023282:	781a      	ldrb	r2, [r3, #0]
 8023284:	4ba5      	ldr	r3, [pc, #660]	; (802351c <GUI_SendNotification+0x66c>)
 8023286:	0092      	lsls	r2, r2, #2
 8023288:	5cd3      	ldrb	r3, [r2, r3]
 802328a:	071b      	lsls	r3, r3, #28
 802328c:	0fdb      	lsrs	r3, r3, #31
 802328e:	b2db      	uxtb	r3, r3
 8023290:	001a      	movs	r2, r3
 8023292:	2158      	movs	r1, #88	; 0x58
 8023294:	187b      	adds	r3, r7, r1
 8023296:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_DATAROLE, 1,
 8023298:	187b      	adds	r3, r7, r1
 802329a:	1978      	adds	r0, r7, r5
 802329c:	2201      	movs	r2, #1
 802329e:	2107      	movs	r1, #7
 80232a0:	f7fe ff20 	bl	80220e4 <TLV_add>
            /* PowerRole*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_POWERROLE, 1,
                          (uint8_t[]) { DPM_Params[PortNum].PE_PowerRole });
 80232a4:	193b      	adds	r3, r7, r4
 80232a6:	781a      	ldrb	r2, [r3, #0]
 80232a8:	4b9c      	ldr	r3, [pc, #624]	; (802351c <GUI_SendNotification+0x66c>)
 80232aa:	0092      	lsls	r2, r2, #2
 80232ac:	5cd3      	ldrb	r3, [r2, r3]
 80232ae:	075b      	lsls	r3, r3, #29
 80232b0:	0fdb      	lsrs	r3, r3, #31
 80232b2:	b2db      	uxtb	r3, r3
 80232b4:	001a      	movs	r2, r3
 80232b6:	2154      	movs	r1, #84	; 0x54
 80232b8:	187b      	adds	r3, r7, r1
 80232ba:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_POWERROLE, 1,
 80232bc:	187b      	adds	r3, r7, r1
 80232be:	1978      	adds	r0, r7, r5
 80232c0:	2201      	movs	r2, #1
 80232c2:	2108      	movs	r1, #8
 80232c4:	f7fe ff0e 	bl	80220e4 <TLV_add>
            /* VconnON*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_VCONNON, 1,
                          (uint8_t[]) { DPM_Params[PortNum].VconnStatus });
 80232c8:	193b      	adds	r3, r7, r4
 80232ca:	781b      	ldrb	r3, [r3, #0]
 80232cc:	4a93      	ldr	r2, [pc, #588]	; (802351c <GUI_SendNotification+0x66c>)
 80232ce:	009b      	lsls	r3, r3, #2
 80232d0:	18d3      	adds	r3, r2, r3
 80232d2:	785b      	ldrb	r3, [r3, #1]
 80232d4:	061b      	lsls	r3, r3, #24
 80232d6:	0fdb      	lsrs	r3, r3, #31
 80232d8:	b2db      	uxtb	r3, r3
 80232da:	001a      	movs	r2, r3
 80232dc:	2150      	movs	r1, #80	; 0x50
 80232de:	187b      	adds	r3, r7, r1
 80232e0:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_VCONNON, 1,
 80232e2:	187b      	adds	r3, r7, r1
 80232e4:	1978      	adds	r0, r7, r5
 80232e6:	2201      	movs	r2, #1
 80232e8:	210a      	movs	r1, #10
 80232ea:	f7fe fefb 	bl	80220e4 <TLV_add>
            /* PD_SpecRevision */
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_PD_SPECREVISION, 1,
                          (uint8_t[]) { DPM_Params[PortNum].PE_SpecRevision });
 80232ee:	193b      	adds	r3, r7, r4
 80232f0:	781a      	ldrb	r2, [r3, #0]
 80232f2:	4b8a      	ldr	r3, [pc, #552]	; (802351c <GUI_SendNotification+0x66c>)
 80232f4:	0092      	lsls	r2, r2, #2
 80232f6:	5cd3      	ldrb	r3, [r2, r3]
 80232f8:	079b      	lsls	r3, r3, #30
 80232fa:	0f9b      	lsrs	r3, r3, #30
 80232fc:	b2db      	uxtb	r3, r3
 80232fe:	001a      	movs	r2, r3
 8023300:	214c      	movs	r1, #76	; 0x4c
 8023302:	187b      	adds	r3, r7, r1
 8023304:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_PD_SPECREVISION, 1,
 8023306:	187b      	adds	r3, r7, r1
 8023308:	1978      	adds	r0, r7, r5
 802330a:	2201      	movs	r2, #1
 802330c:	210d      	movs	r1, #13
 802330e:	f7fe fee9 	bl	80220e4 <TLV_add>
            break;
 8023312:	e108      	b.n	8023526 <GUI_SendNotification+0x676>
          case USBPD_NOTIFY_POWER_SWAP_TO_SNK_DONE :
          case USBPD_NOTIFY_POWER_SWAP_TO_SRC_DONE :
            /* PowerRole*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_POWERROLE, 1,
                          (uint8_t[]) { DPM_Params[PortNum].PE_PowerRole });
 8023314:	230f      	movs	r3, #15
 8023316:	18fb      	adds	r3, r7, r3
 8023318:	781a      	ldrb	r2, [r3, #0]
 802331a:	4b80      	ldr	r3, [pc, #512]	; (802351c <GUI_SendNotification+0x66c>)
 802331c:	0092      	lsls	r2, r2, #2
 802331e:	5cd3      	ldrb	r3, [r2, r3]
 8023320:	075b      	lsls	r3, r3, #29
 8023322:	0fdb      	lsrs	r3, r3, #31
 8023324:	b2db      	uxtb	r3, r3
 8023326:	001a      	movs	r2, r3
 8023328:	2148      	movs	r1, #72	; 0x48
 802332a:	187b      	adds	r3, r7, r1
 802332c:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_POWERROLE, 1,
 802332e:	187b      	adds	r3, r7, r1
 8023330:	2284      	movs	r2, #132	; 0x84
 8023332:	18b8      	adds	r0, r7, r2
 8023334:	2201      	movs	r2, #1
 8023336:	2108      	movs	r1, #8
 8023338:	f7fe fed4 	bl	80220e4 <TLV_add>
            break;
 802333c:	e0f3      	b.n	8023526 <GUI_SendNotification+0x676>
          case USBPD_NOTIFY_DATAROLESWAP_UFP :
          case USBPD_NOTIFY_DATAROLESWAP_DFP :
            /* DataRole*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_DATAROLE, 1,
                          (uint8_t[]) { DPM_Params[PortNum].PE_DataRole });
 802333e:	230f      	movs	r3, #15
 8023340:	18fb      	adds	r3, r7, r3
 8023342:	781a      	ldrb	r2, [r3, #0]
 8023344:	4b75      	ldr	r3, [pc, #468]	; (802351c <GUI_SendNotification+0x66c>)
 8023346:	0092      	lsls	r2, r2, #2
 8023348:	5cd3      	ldrb	r3, [r2, r3]
 802334a:	071b      	lsls	r3, r3, #28
 802334c:	0fdb      	lsrs	r3, r3, #31
 802334e:	b2db      	uxtb	r3, r3
 8023350:	001a      	movs	r2, r3
 8023352:	2144      	movs	r1, #68	; 0x44
 8023354:	187b      	adds	r3, r7, r1
 8023356:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_DATAROLE, 1,
 8023358:	187b      	adds	r3, r7, r1
 802335a:	2284      	movs	r2, #132	; 0x84
 802335c:	18b8      	adds	r0, r7, r2
 802335e:	2201      	movs	r2, #1
 8023360:	2107      	movs	r1, #7
 8023362:	f7fe febf 	bl	80220e4 <TLV_add>
            break;
 8023366:	e0de      	b.n	8023526 <GUI_SendNotification+0x676>
          case USBPD_NOTIFY_PD_SPECIFICATION_CHANGE :
            /* PD_SpecRevision */
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_PD_SPECREVISION, 1,
                          (uint8_t[]) { DPM_Params[PortNum].PE_SpecRevision });
 8023368:	230f      	movs	r3, #15
 802336a:	18fb      	adds	r3, r7, r3
 802336c:	781a      	ldrb	r2, [r3, #0]
 802336e:	4b6b      	ldr	r3, [pc, #428]	; (802351c <GUI_SendNotification+0x66c>)
 8023370:	0092      	lsls	r2, r2, #2
 8023372:	5cd3      	ldrb	r3, [r2, r3]
 8023374:	079b      	lsls	r3, r3, #30
 8023376:	0f9b      	lsrs	r3, r3, #30
 8023378:	b2db      	uxtb	r3, r3
 802337a:	001a      	movs	r2, r3
 802337c:	2140      	movs	r1, #64	; 0x40
 802337e:	187b      	adds	r3, r7, r1
 8023380:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_PD_SPECREVISION, 1,
 8023382:	187b      	adds	r3, r7, r1
 8023384:	2284      	movs	r2, #132	; 0x84
 8023386:	18b8      	adds	r0, r7, r2
 8023388:	2201      	movs	r2, #1
 802338a:	210d      	movs	r1, #13
 802338c:	f7fe feaa 	bl	80220e4 <TLV_add>
            break;
 8023390:	e0c9      	b.n	8023526 <GUI_SendNotification+0x676>
          case USBPD_NOTIFY_VCONN_SWAP_COMPLETE :
            /* VconnON */
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_VCONNON, 1,
                          (uint8_t[]) { DPM_Params[PortNum].VconnStatus });
 8023392:	230f      	movs	r3, #15
 8023394:	18fb      	adds	r3, r7, r3
 8023396:	781b      	ldrb	r3, [r3, #0]
 8023398:	4a60      	ldr	r2, [pc, #384]	; (802351c <GUI_SendNotification+0x66c>)
 802339a:	009b      	lsls	r3, r3, #2
 802339c:	18d3      	adds	r3, r2, r3
 802339e:	785b      	ldrb	r3, [r3, #1]
 80233a0:	061b      	lsls	r3, r3, #24
 80233a2:	0fdb      	lsrs	r3, r3, #31
 80233a4:	b2db      	uxtb	r3, r3
 80233a6:	001a      	movs	r2, r3
 80233a8:	213c      	movs	r1, #60	; 0x3c
 80233aa:	187b      	adds	r3, r7, r1
 80233ac:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_VCONNON, 1,
 80233ae:	187b      	adds	r3, r7, r1
 80233b0:	2284      	movs	r2, #132	; 0x84
 80233b2:	18b8      	adds	r0, r7, r2
 80233b4:	2201      	movs	r2, #1
 80233b6:	210a      	movs	r1, #10
 80233b8:	f7fe fe94 	bl	80220e4 <TLV_add>
            break;
 80233bc:	e0b3      	b.n	8023526 <GUI_SendNotification+0x676>
        }
      }
      else
      {
        /* Send all the indication parameters if connected */
        if (USBPD_TRUE == DPM_Params[PortNum].PE_IsConnected)
 80233be:	240f      	movs	r4, #15
 80233c0:	193b      	adds	r3, r7, r4
 80233c2:	781b      	ldrb	r3, [r3, #0]
 80233c4:	4a55      	ldr	r2, [pc, #340]	; (802351c <GUI_SendNotification+0x66c>)
 80233c6:	009b      	lsls	r3, r3, #2
 80233c8:	18d3      	adds	r3, r2, r3
 80233ca:	785b      	ldrb	r3, [r3, #1]
 80233cc:	06db      	lsls	r3, r3, #27
 80233ce:	0fdb      	lsrs	r3, r3, #31
 80233d0:	b2db      	uxtb	r3, r3
 80233d2:	2b01      	cmp	r3, #1
 80233d4:	d000      	beq.n	80233d8 <GUI_SendNotification+0x528>
 80233d6:	e0a6      	b.n	8023526 <GUI_SendNotification+0x676>
        {
#if defined(_VDM)
          uint32_t index;
#endif /* _VDM */

          if (0U != GUI_SaveInformation[PortNum].NumberOfRcvSNKPDO)
 80233d8:	193b      	adds	r3, r7, r4
 80233da:	781a      	ldrb	r2, [r3, #0]
 80233dc:	4950      	ldr	r1, [pc, #320]	; (8023520 <GUI_SendNotification+0x670>)
 80233de:	0013      	movs	r3, r2
 80233e0:	00db      	lsls	r3, r3, #3
 80233e2:	1a9b      	subs	r3, r3, r2
 80233e4:	011b      	lsls	r3, r3, #4
 80233e6:	18cb      	adds	r3, r1, r3
 80233e8:	333c      	adds	r3, #60	; 0x3c
 80233ea:	681b      	ldr	r3, [r3, #0]
 80233ec:	2b00      	cmp	r3, #0
 80233ee:	d030      	beq.n	8023452 <GUI_SendNotification+0x5a2>
          {
            /* NumberOfRcvSNKPDO */
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_NUMBEROFRCVSNKPDO, 1,
                          (uint8_t[]) { GUI_SaveInformation[PortNum].NumberOfRcvSNKPDO });
 80233f0:	193b      	adds	r3, r7, r4
 80233f2:	781a      	ldrb	r2, [r3, #0]
 80233f4:	494a      	ldr	r1, [pc, #296]	; (8023520 <GUI_SendNotification+0x670>)
 80233f6:	0013      	movs	r3, r2
 80233f8:	00db      	lsls	r3, r3, #3
 80233fa:	1a9b      	subs	r3, r3, r2
 80233fc:	011b      	lsls	r3, r3, #4
 80233fe:	18cb      	adds	r3, r1, r3
 8023400:	333c      	adds	r3, #60	; 0x3c
 8023402:	681b      	ldr	r3, [r3, #0]
 8023404:	b2da      	uxtb	r2, r3
 8023406:	2124      	movs	r1, #36	; 0x24
 8023408:	187b      	adds	r3, r7, r1
 802340a:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_NUMBEROFRCVSNKPDO, 1,
 802340c:	187b      	adds	r3, r7, r1
 802340e:	2584      	movs	r5, #132	; 0x84
 8023410:	1978      	adds	r0, r7, r5
 8023412:	2201      	movs	r2, #1
 8023414:	2100      	movs	r1, #0
 8023416:	f7fe fe65 	bl	80220e4 <TLV_add>
            /* ListOfRcvSNKPDO*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSNKPDO,
                          (uint16_t)(GUI_SaveInformation[PortNum].NumberOfRcvSNKPDO * 4U),
 802341a:	193b      	adds	r3, r7, r4
 802341c:	781a      	ldrb	r2, [r3, #0]
 802341e:	4940      	ldr	r1, [pc, #256]	; (8023520 <GUI_SendNotification+0x670>)
 8023420:	0013      	movs	r3, r2
 8023422:	00db      	lsls	r3, r3, #3
 8023424:	1a9b      	subs	r3, r3, r2
 8023426:	011b      	lsls	r3, r3, #4
 8023428:	18cb      	adds	r3, r1, r3
 802342a:	333c      	adds	r3, #60	; 0x3c
 802342c:	681b      	ldr	r3, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSNKPDO,
 802342e:	b29b      	uxth	r3, r3
 8023430:	009b      	lsls	r3, r3, #2
 8023432:	b299      	uxth	r1, r3
                          (uint8_t *)GUI_SaveInformation[PortNum].ListOfRcvSNKPDO);
 8023434:	193b      	adds	r3, r7, r4
 8023436:	781a      	ldrb	r2, [r3, #0]
 8023438:	0013      	movs	r3, r2
 802343a:	00db      	lsls	r3, r3, #3
 802343c:	1a9b      	subs	r3, r3, r2
 802343e:	011b      	lsls	r3, r3, #4
 8023440:	3320      	adds	r3, #32
 8023442:	001a      	movs	r2, r3
 8023444:	4b36      	ldr	r3, [pc, #216]	; (8023520 <GUI_SendNotification+0x670>)
 8023446:	18d3      	adds	r3, r2, r3
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSNKPDO,
 8023448:	1978      	adds	r0, r7, r5
 802344a:	000a      	movs	r2, r1
 802344c:	2104      	movs	r1, #4
 802344e:	f7fe fe49 	bl	80220e4 <TLV_add>
          }
          /* RDOPosition */
          (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_RDOPOSITION, 1,
                        (uint8_t[]) { GUI_SaveInformation[PortNum].RDOPosition });
 8023452:	240f      	movs	r4, #15
 8023454:	193b      	adds	r3, r7, r4
 8023456:	781a      	ldrb	r2, [r3, #0]
 8023458:	4931      	ldr	r1, [pc, #196]	; (8023520 <GUI_SendNotification+0x670>)
 802345a:	0013      	movs	r3, r2
 802345c:	00db      	lsls	r3, r3, #3
 802345e:	1a9b      	subs	r3, r3, r2
 8023460:	011b      	lsls	r3, r3, #4
 8023462:	18cb      	adds	r3, r1, r3
 8023464:	3340      	adds	r3, #64	; 0x40
 8023466:	681b      	ldr	r3, [r3, #0]
 8023468:	b2da      	uxtb	r2, r3
 802346a:	212c      	movs	r1, #44	; 0x2c
 802346c:	187b      	adds	r3, r7, r1
 802346e:	701a      	strb	r2, [r3, #0]
          (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_RDOPOSITION, 1,
 8023470:	187b      	adds	r3, r7, r1
 8023472:	2584      	movs	r5, #132	; 0x84
 8023474:	1978      	adds	r0, r7, r5
 8023476:	2201      	movs	r2, #1
 8023478:	2101      	movs	r1, #1
 802347a:	f7fe fe33 	bl	80220e4 <TLV_add>
          if (USBPD_PORTPOWERROLE_SNK == DPM_Params[PortNum].PE_PowerRole)
 802347e:	193b      	adds	r3, r7, r4
 8023480:	781a      	ldrb	r2, [r3, #0]
 8023482:	4b26      	ldr	r3, [pc, #152]	; (802351c <GUI_SendNotification+0x66c>)
 8023484:	0092      	lsls	r2, r2, #2
 8023486:	5cd3      	ldrb	r3, [r2, r3]
 8023488:	075b      	lsls	r3, r3, #29
 802348a:	0fdb      	lsrs	r3, r3, #31
 802348c:	b2db      	uxtb	r3, r3
 802348e:	2b00      	cmp	r3, #0
 8023490:	d12d      	bne.n	80234ee <GUI_SendNotification+0x63e>
          {
            /* NumberOfRcvSRCPDO*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_NUMBEROFRCVSRCPDO, 1,
                          (uint8_t[]) { GUI_SaveInformation[PortNum].NumberOfRcvSRCPDO });
 8023492:	193b      	adds	r3, r7, r4
 8023494:	781a      	ldrb	r2, [r3, #0]
 8023496:	4922      	ldr	r1, [pc, #136]	; (8023520 <GUI_SendNotification+0x670>)
 8023498:	0013      	movs	r3, r2
 802349a:	00db      	lsls	r3, r3, #3
 802349c:	1a9b      	subs	r3, r3, r2
 802349e:	011b      	lsls	r3, r3, #4
 80234a0:	18cb      	adds	r3, r1, r3
 80234a2:	331c      	adds	r3, #28
 80234a4:	681b      	ldr	r3, [r3, #0]
 80234a6:	b2da      	uxtb	r2, r3
 80234a8:	2120      	movs	r1, #32
 80234aa:	187b      	adds	r3, r7, r1
 80234ac:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_NUMBEROFRCVSRCPDO, 1,
 80234ae:	187b      	adds	r3, r7, r1
 80234b0:	1978      	adds	r0, r7, r5
 80234b2:	2201      	movs	r2, #1
 80234b4:	2103      	movs	r1, #3
 80234b6:	f7fe fe15 	bl	80220e4 <TLV_add>
            /* ListOfRcvSRCPDO*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSRCPDO,
                          (uint16_t)GUI_SaveInformation[PortNum].NumberOfRcvSRCPDO * 4U,
 80234ba:	193b      	adds	r3, r7, r4
 80234bc:	781a      	ldrb	r2, [r3, #0]
 80234be:	4918      	ldr	r1, [pc, #96]	; (8023520 <GUI_SendNotification+0x670>)
 80234c0:	0013      	movs	r3, r2
 80234c2:	00db      	lsls	r3, r3, #3
 80234c4:	1a9b      	subs	r3, r3, r2
 80234c6:	011b      	lsls	r3, r3, #4
 80234c8:	18cb      	adds	r3, r1, r3
 80234ca:	331c      	adds	r3, #28
 80234cc:	681b      	ldr	r3, [r3, #0]
 80234ce:	b29b      	uxth	r3, r3
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSRCPDO,
 80234d0:	009b      	lsls	r3, r3, #2
 80234d2:	b299      	uxth	r1, r3
                          (uint8_t *)GUI_SaveInformation[PortNum].ListOfRcvSRCPDO);
 80234d4:	193b      	adds	r3, r7, r4
 80234d6:	781a      	ldrb	r2, [r3, #0]
 80234d8:	0013      	movs	r3, r2
 80234da:	00db      	lsls	r3, r3, #3
 80234dc:	1a9b      	subs	r3, r3, r2
 80234de:	011b      	lsls	r3, r3, #4
 80234e0:	4a0f      	ldr	r2, [pc, #60]	; (8023520 <GUI_SendNotification+0x670>)
 80234e2:	189b      	adds	r3, r3, r2
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSRCPDO,
 80234e4:	1978      	adds	r0, r7, r5
 80234e6:	000a      	movs	r2, r1
 80234e8:	2102      	movs	r1, #2
 80234ea:	f7fe fdfb 	bl	80220e4 <TLV_add>
          }
          /* PD_SpecRevision */
          (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_PD_SPECREVISION, 1,
                        (uint8_t[]) { DPM_Params[PortNum].PE_SpecRevision });
 80234ee:	230f      	movs	r3, #15
 80234f0:	18fb      	adds	r3, r7, r3
 80234f2:	781a      	ldrb	r2, [r3, #0]
 80234f4:	4b09      	ldr	r3, [pc, #36]	; (802351c <GUI_SendNotification+0x66c>)
 80234f6:	0092      	lsls	r2, r2, #2
 80234f8:	5cd3      	ldrb	r3, [r2, r3]
 80234fa:	079b      	lsls	r3, r3, #30
 80234fc:	0f9b      	lsrs	r3, r3, #30
 80234fe:	b2db      	uxtb	r3, r3
 8023500:	001a      	movs	r2, r3
 8023502:	2128      	movs	r1, #40	; 0x28
 8023504:	187b      	adds	r3, r7, r1
 8023506:	701a      	strb	r2, [r3, #0]
          (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_PD_SPECREVISION, 1,
 8023508:	187b      	adds	r3, r7, r1
 802350a:	2284      	movs	r2, #132	; 0x84
 802350c:	18b8      	adds	r0, r7, r2
 802350e:	2201      	movs	r2, #1
 8023510:	210d      	movs	r1, #13
 8023512:	f7fe fde7 	bl	80220e4 <TLV_add>
 8023516:	e006      	b.n	8023526 <GUI_SendNotification+0x676>
            break;
 8023518:	46c0      	nop			; (mov r8, r8)
 802351a:	e004      	b.n	8023526 <GUI_SendNotification+0x676>
 802351c:	200033ec 	.word	0x200033ec
 8023520:	20005058 	.word	0x20005058
            break;
 8023524:	46c0      	nop			; (mov r8, r8)
        }
      }
    }

    /* Check if notification linked to a measure report */
    if ((TypeNotification & GUI_NOTIF_MEASUREREPORTING) == GUI_NOTIF_MEASUREREPORTING)
 8023526:	683a      	ldr	r2, [r7, #0]
 8023528:	2380      	movs	r3, #128	; 0x80
 802352a:	011b      	lsls	r3, r3, #4
 802352c:	4013      	ands	r3, r2
 802352e:	d043      	beq.n	80235b8 <GUI_SendNotification+0x708>
    {
      uint32_t vsense = 0;
 8023530:	2300      	movs	r3, #0
 8023532:	61fb      	str	r3, [r7, #28]
      int32_t isense = 0;
 8023534:	2300      	movs	r3, #0
 8023536:	2290      	movs	r2, #144	; 0x90
 8023538:	18ba      	adds	r2, r7, r2
 802353a:	6013      	str	r3, [r2, #0]

      (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_TIMESTAMP, 4, (uint8_t *)&Value);
 802353c:	2384      	movs	r3, #132	; 0x84
 802353e:	18f8      	adds	r0, r7, r3
 8023540:	23a0      	movs	r3, #160	; 0xa0
 8023542:	2208      	movs	r2, #8
 8023544:	189b      	adds	r3, r3, r2
 8023546:	19db      	adds	r3, r3, r7
 8023548:	2204      	movs	r2, #4
 802354a:	2113      	movs	r1, #19
 802354c:	f7fe fdca 	bl	80220e4 <TLV_add>

      if (NULL != pCB_GetVoltage)
 8023550:	4b57      	ldr	r3, [pc, #348]	; (80236b0 <GUI_SendNotification+0x800>)
 8023552:	681b      	ldr	r3, [r3, #0]
 8023554:	2b00      	cmp	r3, #0
 8023556:	d008      	beq.n	802356a <GUI_SendNotification+0x6ba>
      {
        vsense = pCB_GetVoltage(PortNum);
 8023558:	4b55      	ldr	r3, [pc, #340]	; (80236b0 <GUI_SendNotification+0x800>)
 802355a:	681b      	ldr	r3, [r3, #0]
 802355c:	220f      	movs	r2, #15
 802355e:	18ba      	adds	r2, r7, r2
 8023560:	7812      	ldrb	r2, [r2, #0]
 8023562:	0010      	movs	r0, r2
 8023564:	4798      	blx	r3
 8023566:	0003      	movs	r3, r0
 8023568:	61fb      	str	r3, [r7, #28]
      }
      if (NULL != pCB_GetVoltage)
 802356a:	4b51      	ldr	r3, [pc, #324]	; (80236b0 <GUI_SendNotification+0x800>)
 802356c:	681b      	ldr	r3, [r3, #0]
 802356e:	2b00      	cmp	r3, #0
 8023570:	d013      	beq.n	802359a <GUI_SendNotification+0x6ea>
      {
        isense = pCB_GetCurrent(PortNum);
 8023572:	4b50      	ldr	r3, [pc, #320]	; (80236b4 <GUI_SendNotification+0x804>)
 8023574:	681b      	ldr	r3, [r3, #0]
 8023576:	220f      	movs	r2, #15
 8023578:	18ba      	adds	r2, r7, r2
 802357a:	7812      	ldrb	r2, [r2, #0]
 802357c:	0010      	movs	r0, r2
 802357e:	4798      	blx	r3
 8023580:	0003      	movs	r3, r0
 8023582:	2290      	movs	r2, #144	; 0x90
 8023584:	18b9      	adds	r1, r7, r2
 8023586:	600b      	str	r3, [r1, #0]
        if (isense < 0)
 8023588:	18bb      	adds	r3, r7, r2
 802358a:	681b      	ldr	r3, [r3, #0]
 802358c:	2b00      	cmp	r3, #0
 802358e:	da04      	bge.n	802359a <GUI_SendNotification+0x6ea>
        {
          isense = -isense;
 8023590:	18bb      	adds	r3, r7, r2
 8023592:	681b      	ldr	r3, [r3, #0]
 8023594:	425b      	negs	r3, r3
 8023596:	18ba      	adds	r2, r7, r2
 8023598:	6013      	str	r3, [r2, #0]
        }
      }

      /* VBUS & IBUS level */
      vsense = ((uint32_t)(isense) << 16) | vsense;
 802359a:	2390      	movs	r3, #144	; 0x90
 802359c:	18fb      	adds	r3, r7, r3
 802359e:	681b      	ldr	r3, [r3, #0]
 80235a0:	041a      	lsls	r2, r3, #16
 80235a2:	69fb      	ldr	r3, [r7, #28]
 80235a4:	4313      	orrs	r3, r2
 80235a6:	61fb      	str	r3, [r7, #28]
      (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_VBUS_LEVEL, 4, (uint8_t *)&vsense);
 80235a8:	231c      	movs	r3, #28
 80235aa:	18fb      	adds	r3, r7, r3
 80235ac:	2284      	movs	r2, #132	; 0x84
 80235ae:	18b8      	adds	r0, r7, r2
 80235b0:	2204      	movs	r2, #4
 80235b2:	210c      	movs	r1, #12
 80235b4:	f7fe fd96 	bl	80220e4 <TLV_add>
    }

    /* Check if timestamp */
    if ((TypeNotification & GUI_NOTIF_TIMESTAMP) == GUI_NOTIF_TIMESTAMP)
 80235b8:	683a      	ldr	r2, [r7, #0]
 80235ba:	2380      	movs	r3, #128	; 0x80
 80235bc:	01db      	lsls	r3, r3, #7
 80235be:	4013      	ands	r3, r2
 80235c0:	d009      	beq.n	80235d6 <GUI_SendNotification+0x726>
    {
      (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_TIMESTAMP, 4, (uint8_t *)&Value);
 80235c2:	2384      	movs	r3, #132	; 0x84
 80235c4:	18f8      	adds	r0, r7, r3
 80235c6:	23a0      	movs	r3, #160	; 0xa0
 80235c8:	2208      	movs	r2, #8
 80235ca:	189b      	adds	r3, r3, r2
 80235cc:	19db      	adds	r3, r3, r7
 80235ce:	2204      	movs	r2, #4
 80235d0:	2113      	movs	r1, #19
 80235d2:	f7fe fd87 	bl	80220e4 <TLV_add>
    }

    /* Check if power change */
    if ((TypeNotification & GUI_NOTIF_POWER_EVENT) == GUI_NOTIF_POWER_EVENT)
 80235d6:	683a      	ldr	r2, [r7, #0]
 80235d8:	2380      	movs	r3, #128	; 0x80
 80235da:	021b      	lsls	r3, r3, #8
 80235dc:	4013      	ands	r3, r2
 80235de:	d043      	beq.n	8023668 <GUI_SendNotification+0x7b8>
    {
      /* Is Connected*/
      (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_ISCONNECTED, 1, (uint8_t[]) { DPM_Params[PortNum].PE_Power });
 80235e0:	240f      	movs	r4, #15
 80235e2:	193b      	adds	r3, r7, r4
 80235e4:	781b      	ldrb	r3, [r3, #0]
 80235e6:	4a34      	ldr	r2, [pc, #208]	; (80236b8 <GUI_SendNotification+0x808>)
 80235e8:	009b      	lsls	r3, r3, #2
 80235ea:	18d3      	adds	r3, r2, r3
 80235ec:	785b      	ldrb	r3, [r3, #1]
 80235ee:	075b      	lsls	r3, r3, #29
 80235f0:	0f5b      	lsrs	r3, r3, #29
 80235f2:	b2db      	uxtb	r3, r3
 80235f4:	001a      	movs	r2, r3
 80235f6:	2118      	movs	r1, #24
 80235f8:	187b      	adds	r3, r7, r1
 80235fa:	701a      	strb	r2, [r3, #0]
 80235fc:	187b      	adds	r3, r7, r1
 80235fe:	2584      	movs	r5, #132	; 0x84
 8023600:	1978      	adds	r0, r7, r5
 8023602:	2201      	movs	r2, #1
 8023604:	2105      	movs	r1, #5
 8023606:	f7fe fd6d 	bl	80220e4 <TLV_add>
      if (USBPD_POWER_NO == DPM_Params[PortNum].PE_Power)
 802360a:	193b      	adds	r3, r7, r4
 802360c:	781b      	ldrb	r3, [r3, #0]
 802360e:	4a2a      	ldr	r2, [pc, #168]	; (80236b8 <GUI_SendNotification+0x808>)
 8023610:	009b      	lsls	r3, r3, #2
 8023612:	18d3      	adds	r3, r2, r3
 8023614:	785b      	ldrb	r3, [r3, #1]
 8023616:	075b      	lsls	r3, r3, #29
 8023618:	0f5b      	lsrs	r3, r3, #29
 802361a:	b2db      	uxtb	r3, r3
 802361c:	2b00      	cmp	r3, #0
 802361e:	d123      	bne.n	8023668 <GUI_SendNotification+0x7b8>
      {
        /* CC line */
        (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_CC, 1, (uint8_t[]) { DPM_Params[PortNum].ActiveCCIs });
 8023620:	193b      	adds	r3, r7, r4
 8023622:	781a      	ldrb	r2, [r3, #0]
 8023624:	4b24      	ldr	r3, [pc, #144]	; (80236b8 <GUI_SendNotification+0x808>)
 8023626:	0092      	lsls	r2, r2, #2
 8023628:	5cd3      	ldrb	r3, [r2, r3]
 802362a:	061b      	lsls	r3, r3, #24
 802362c:	0f9b      	lsrs	r3, r3, #30
 802362e:	b2db      	uxtb	r3, r3
 8023630:	001a      	movs	r2, r3
 8023632:	2114      	movs	r1, #20
 8023634:	187b      	adds	r3, r7, r1
 8023636:	701a      	strb	r2, [r3, #0]
 8023638:	187b      	adds	r3, r7, r1
 802363a:	1978      	adds	r0, r7, r5
 802363c:	2201      	movs	r2, #1
 802363e:	2106      	movs	r1, #6
 8023640:	f7fe fd50 	bl	80220e4 <TLV_add>
        /* PowerRole*/
        (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_POWERROLE, 1, (uint8_t[]) { DPM_Params[PortNum].PE_PowerRole });
 8023644:	193b      	adds	r3, r7, r4
 8023646:	781a      	ldrb	r2, [r3, #0]
 8023648:	4b1b      	ldr	r3, [pc, #108]	; (80236b8 <GUI_SendNotification+0x808>)
 802364a:	0092      	lsls	r2, r2, #2
 802364c:	5cd3      	ldrb	r3, [r2, r3]
 802364e:	075b      	lsls	r3, r3, #29
 8023650:	0fdb      	lsrs	r3, r3, #31
 8023652:	b2db      	uxtb	r3, r3
 8023654:	001a      	movs	r2, r3
 8023656:	2110      	movs	r1, #16
 8023658:	187b      	adds	r3, r7, r1
 802365a:	701a      	strb	r2, [r3, #0]
 802365c:	187b      	adds	r3, r7, r1
 802365e:	1978      	adds	r0, r7, r5
 8023660:	2201      	movs	r2, #1
 8023662:	2108      	movs	r1, #8
 8023664:	f7fe fd3e 	bl	80220e4 <TLV_add>
      }
    }

    TLV_deinit_encode(&send_tlv);
 8023668:	2384      	movs	r3, #132	; 0x84
 802366a:	18fb      	adds	r3, r7, r3
 802366c:	0018      	movs	r0, r3
 802366e:	f7fe fe9b 	bl	80223a8 <TLV_deinit_encode>

    if (0U != TLV_get_string_length(Processed))
 8023672:	4b12      	ldr	r3, [pc, #72]	; (80236bc <GUI_SendNotification+0x80c>)
 8023674:	0018      	movs	r0, r3
 8023676:	f7fe ff3d 	bl	80224f4 <TLV_get_string_length>
 802367a:	1e03      	subs	r3, r0, #0
 802367c:	d010      	beq.n	80236a0 <GUI_SendNotification+0x7f0>
    {
      *pMsgToSend = Processed;
 802367e:	68bb      	ldr	r3, [r7, #8]
 8023680:	4a0e      	ldr	r2, [pc, #56]	; (80236bc <GUI_SendNotification+0x80c>)
 8023682:	601a      	str	r2, [r3, #0]
      *pSizeMsg = (uint8_t)TLV_get_string_length(Processed) + 8U;
 8023684:	4b0d      	ldr	r3, [pc, #52]	; (80236bc <GUI_SendNotification+0x80c>)
 8023686:	0018      	movs	r0, r3
 8023688:	f7fe ff34 	bl	80224f4 <TLV_get_string_length>
 802368c:	0003      	movs	r3, r0
 802368e:	b2db      	uxtb	r3, r3
 8023690:	3308      	adds	r3, #8
 8023692:	b2da      	uxtb	r2, r3
 8023694:	687b      	ldr	r3, [r7, #4]
 8023696:	701a      	strb	r2, [r3, #0]
      gui_state = GUI_STATE_RUNNING;
 8023698:	2397      	movs	r3, #151	; 0x97
 802369a:	18fb      	adds	r3, r7, r3
 802369c:	2201      	movs	r2, #1
 802369e:	701a      	strb	r2, [r3, #0]

    }

  }

  return gui_state;
 80236a0:	2397      	movs	r3, #151	; 0x97
 80236a2:	18fb      	adds	r3, r7, r3
 80236a4:	781b      	ldrb	r3, [r3, #0]
}
 80236a6:	0018      	movs	r0, r3
 80236a8:	46bd      	mov	sp, r7
 80236aa:	b026      	add	sp, #152	; 0x98
 80236ac:	bdb0      	pop	{r4, r5, r7, pc}
 80236ae:	46c0      	nop			; (mov r8, r8)
 80236b0:	2000504c 	.word	0x2000504c
 80236b4:	20005050 	.word	0x20005050
 80236b8:	200033ec 	.word	0x200033ec
 80236bc:	20004f38 	.word	0x20004f38

080236c0 <GUI_PostNotificationMessage>:
  * @param  PortNum   Port number
  * @param  EventVal Event vale @ref USBPD_NotifyEventValue_TypeDef
  * @retval None
  */
void GUI_PostNotificationMessage(uint8_t PortNum, uint16_t EventVal)
{
 80236c0:	b590      	push	{r4, r7, lr}
 80236c2:	b085      	sub	sp, #20
 80236c4:	af00      	add	r7, sp, #0
 80236c6:	0002      	movs	r2, r0
 80236c8:	1dfb      	adds	r3, r7, #7
 80236ca:	701a      	strb	r2, [r3, #0]
 80236cc:	1d3b      	adds	r3, r7, #4
 80236ce:	1c0a      	adds	r2, r1, #0
 80236d0:	801a      	strh	r2, [r3, #0]
#if defined(_SNK) || defined(_DRP)
  if ((uint16_t)USBPD_NOTIFY_REQUEST_ACCEPTED == EventVal)
 80236d2:	1d3b      	adds	r3, r7, #4
 80236d4:	881b      	ldrh	r3, [r3, #0]
 80236d6:	2b01      	cmp	r3, #1
 80236d8:	d136      	bne.n	8023748 <GUI_PostNotificationMessage+0x88>
  {
    DPM_USER_Settings[PortNum].DPM_SNKRequestedPower.OperatingVoltageInmVunits
      = GUI_SaveInformation[PortNum].RequestedVoltage;
 80236da:	1dfb      	adds	r3, r7, #7
 80236dc:	781a      	ldrb	r2, [r3, #0]
    DPM_USER_Settings[PortNum].DPM_SNKRequestedPower.OperatingVoltageInmVunits
 80236de:	1dfb      	adds	r3, r7, #7
 80236e0:	7818      	ldrb	r0, [r3, #0]
      = GUI_SaveInformation[PortNum].RequestedVoltage;
 80236e2:	4927      	ldr	r1, [pc, #156]	; (8023780 <GUI_PostNotificationMessage+0xc0>)
 80236e4:	0013      	movs	r3, r2
 80236e6:	00db      	lsls	r3, r3, #3
 80236e8:	1a9b      	subs	r3, r3, r2
 80236ea:	011b      	lsls	r3, r3, #4
 80236ec:	18cb      	adds	r3, r1, r3
 80236ee:	3344      	adds	r3, #68	; 0x44
 80236f0:	681a      	ldr	r2, [r3, #0]
 80236f2:	4924      	ldr	r1, [pc, #144]	; (8023784 <GUI_PostNotificationMessage+0xc4>)
 80236f4:	2374      	movs	r3, #116	; 0x74
 80236f6:	4343      	muls	r3, r0
 80236f8:	18cb      	adds	r3, r1, r3
 80236fa:	3308      	adds	r3, #8
 80236fc:	601a      	str	r2, [r3, #0]
    DPM_USER_Settings[PortNum].DPM_SNKRequestedPower.OperatingPowerInmWunits
      = (GUI_SaveInformation[PortNum].RequestedVoltage * GUI_SaveInformation[PortNum].RequestedCurrent) / 1000U;
 80236fe:	1dfb      	adds	r3, r7, #7
 8023700:	781a      	ldrb	r2, [r3, #0]
 8023702:	491f      	ldr	r1, [pc, #124]	; (8023780 <GUI_PostNotificationMessage+0xc0>)
 8023704:	0013      	movs	r3, r2
 8023706:	00db      	lsls	r3, r3, #3
 8023708:	1a9b      	subs	r3, r3, r2
 802370a:	011b      	lsls	r3, r3, #4
 802370c:	18cb      	adds	r3, r1, r3
 802370e:	3344      	adds	r3, #68	; 0x44
 8023710:	6819      	ldr	r1, [r3, #0]
 8023712:	1dfb      	adds	r3, r7, #7
 8023714:	781a      	ldrb	r2, [r3, #0]
 8023716:	481a      	ldr	r0, [pc, #104]	; (8023780 <GUI_PostNotificationMessage+0xc0>)
 8023718:	0013      	movs	r3, r2
 802371a:	00db      	lsls	r3, r3, #3
 802371c:	1a9b      	subs	r3, r3, r2
 802371e:	011b      	lsls	r3, r3, #4
 8023720:	18c3      	adds	r3, r0, r3
 8023722:	3348      	adds	r3, #72	; 0x48
 8023724:	681b      	ldr	r3, [r3, #0]
 8023726:	434b      	muls	r3, r1
 8023728:	001a      	movs	r2, r3
    DPM_USER_Settings[PortNum].DPM_SNKRequestedPower.OperatingPowerInmWunits
 802372a:	1dfb      	adds	r3, r7, #7
 802372c:	781c      	ldrb	r4, [r3, #0]
      = (GUI_SaveInformation[PortNum].RequestedVoltage * GUI_SaveInformation[PortNum].RequestedCurrent) / 1000U;
 802372e:	23fa      	movs	r3, #250	; 0xfa
 8023730:	0099      	lsls	r1, r3, #2
 8023732:	0010      	movs	r0, r2
 8023734:	f7e2 fd70 	bl	8006218 <__udivsi3>
 8023738:	0003      	movs	r3, r0
 802373a:	0019      	movs	r1, r3
 802373c:	4a11      	ldr	r2, [pc, #68]	; (8023784 <GUI_PostNotificationMessage+0xc4>)
 802373e:	2374      	movs	r3, #116	; 0x74
 8023740:	4363      	muls	r3, r4
 8023742:	18d3      	adds	r3, r2, r3
 8023744:	3314      	adds	r3, #20
 8023746:	6019      	str	r1, [r3, #0]
  }
#endif /* _SNK || _DRP */

  /* Send a notitification only if GUI is running */
  if (GUI_State == GUI_STATE_RUNNING)
 8023748:	4b0f      	ldr	r3, [pc, #60]	; (8023788 <GUI_PostNotificationMessage+0xc8>)
 802374a:	781b      	ldrb	r3, [r3, #0]
 802374c:	2b01      	cmp	r3, #1
 802374e:	d113      	bne.n	8023778 <GUI_PostNotificationMessage+0xb8>
  {
    uint32_t event = (uint32_t)GUI_USER_EVENT_GUI
                     | ((uint32_t)PortNum << GUI_PE_PORT_NUM_Pos)
 8023750:	1dfb      	adds	r3, r7, #7
 8023752:	781b      	ldrb	r3, [r3, #0]
 8023754:	061a      	lsls	r2, r3, #24
                     | ((uint32_t)EventVal << GUI_PE_NOTIF_Pos);
 8023756:	1d3b      	adds	r3, r7, #4
 8023758:	881b      	ldrh	r3, [r3, #0]
 802375a:	011b      	lsls	r3, r3, #4
 802375c:	4313      	orrs	r3, r2
    uint32_t event = (uint32_t)GUI_USER_EVENT_GUI
 802375e:	2201      	movs	r2, #1
 8023760:	4313      	orrs	r3, r2
 8023762:	60fb      	str	r3, [r7, #12]
#if defined(_RTOS) || defined(USBPD_THREADX)
    GUIOS_PUT_MESSAGE_QUEUE(GUIMsgBox, event, 0U);
 8023764:	68fb      	ldr	r3, [r7, #12]
 8023766:	60bb      	str	r3, [r7, #8]
 8023768:	4b08      	ldr	r3, [pc, #32]	; (802378c <GUI_PostNotificationMessage+0xcc>)
 802376a:	6818      	ldr	r0, [r3, #0]
 802376c:	2308      	movs	r3, #8
 802376e:	18f9      	adds	r1, r7, r3
 8023770:	2300      	movs	r3, #0
 8023772:	2200      	movs	r2, #0
 8023774:	f7f7 fd5c 	bl	801b230 <osMessageQueuePut>
    GUI_RXProcess(GUI_Flag);
    GUI_Flag = GUI_USER_EVENT_NONE;
#endif /* USE_STM32_UTILITY_OS */
#endif /* _RTOS */
  }
}
 8023778:	46c0      	nop			; (mov r8, r8)
 802377a:	46bd      	mov	sp, r7
 802377c:	b005      	add	sp, #20
 802377e:	bd90      	pop	{r4, r7, pc}
 8023780:	20005058 	.word	0x20005058
 8023784:	200001b8 	.word	0x200001b8
 8023788:	20005038 	.word	0x20005038
 802378c:	2000503c 	.word	0x2000503c

08023790 <GUI_SaveInfo>:
  * @param  Ptr     Pointer on the data
  * @param  Size    Nb of bytes to be updated in GUI
  * @retval None
  */
void GUI_SaveInfo(uint8_t PortNum, uint8_t DataId, uint8_t *Ptr, uint32_t Size)
{
 8023790:	b590      	push	{r4, r7, lr}
 8023792:	b08b      	sub	sp, #44	; 0x2c
 8023794:	af00      	add	r7, sp, #0
 8023796:	60ba      	str	r2, [r7, #8]
 8023798:	607b      	str	r3, [r7, #4]
 802379a:	230f      	movs	r3, #15
 802379c:	18fb      	adds	r3, r7, r3
 802379e:	1c02      	adds	r2, r0, #0
 80237a0:	701a      	strb	r2, [r3, #0]
 80237a2:	200e      	movs	r0, #14
 80237a4:	183b      	adds	r3, r7, r0
 80237a6:	1c0a      	adds	r2, r1, #0
 80237a8:	701a      	strb	r2, [r3, #0]
  uint32_t index;

  /* Check type of information targeted by request */
  switch (DataId)
 80237aa:	183b      	adds	r3, r7, r0
 80237ac:	781b      	ldrb	r3, [r3, #0]
 80237ae:	2b13      	cmp	r3, #19
 80237b0:	d900      	bls.n	80237b4 <GUI_SaveInfo+0x24>
 80237b2:	e0ca      	b.n	802394a <GUI_SaveInfo+0x1ba>
 80237b4:	009a      	lsls	r2, r3, #2
 80237b6:	4b6b      	ldr	r3, [pc, #428]	; (8023964 <GUI_SaveInfo+0x1d4>)
 80237b8:	18d3      	adds	r3, r2, r3
 80237ba:	681b      	ldr	r3, [r3, #0]
 80237bc:	469f      	mov	pc, r3
  {
    /* Case requested DO position Data information :
    */
    case USBPD_CORE_DATATYPE_RDO_POSITION :
      if (Size == 4U)
 80237be:	687b      	ldr	r3, [r7, #4]
 80237c0:	2b04      	cmp	r3, #4
 80237c2:	d000      	beq.n	80237c6 <GUI_SaveInfo+0x36>
 80237c4:	e0c3      	b.n	802394e <GUI_SaveInfo+0x1be>
      {
        uint8_t *temp;
        temp = (uint8_t *)&GUI_SaveInformation[PortNum].RDOPosition;
 80237c6:	240f      	movs	r4, #15
 80237c8:	193b      	adds	r3, r7, r4
 80237ca:	781a      	ldrb	r2, [r3, #0]
 80237cc:	0013      	movs	r3, r2
 80237ce:	00db      	lsls	r3, r3, #3
 80237d0:	1a9b      	subs	r3, r3, r2
 80237d2:	011b      	lsls	r3, r3, #4
 80237d4:	3340      	adds	r3, #64	; 0x40
 80237d6:	001a      	movs	r2, r3
 80237d8:	4b63      	ldr	r3, [pc, #396]	; (8023968 <GUI_SaveInfo+0x1d8>)
 80237da:	18d3      	adds	r3, r2, r3
 80237dc:	613b      	str	r3, [r7, #16]
        (void)memcpy(temp, Ptr, Size);
 80237de:	687a      	ldr	r2, [r7, #4]
 80237e0:	68b9      	ldr	r1, [r7, #8]
 80237e2:	693b      	ldr	r3, [r7, #16]
 80237e4:	0018      	movs	r0, r3
 80237e6:	f004 f924 	bl	8027a32 <memcpy>
        GUI_SaveInformation[PortNum].RDOPositionPrevious = *Ptr;
 80237ea:	68bb      	ldr	r3, [r7, #8]
 80237ec:	7819      	ldrb	r1, [r3, #0]
 80237ee:	193b      	adds	r3, r7, r4
 80237f0:	781a      	ldrb	r2, [r3, #0]
 80237f2:	0008      	movs	r0, r1
 80237f4:	495c      	ldr	r1, [pc, #368]	; (8023968 <GUI_SaveInfo+0x1d8>)
 80237f6:	0013      	movs	r3, r2
 80237f8:	00db      	lsls	r3, r3, #3
 80237fa:	1a9b      	subs	r3, r3, r2
 80237fc:	011b      	lsls	r3, r3, #4
 80237fe:	18cb      	adds	r3, r1, r3
 8023800:	334c      	adds	r3, #76	; 0x4c
 8023802:	6018      	str	r0, [r3, #0]
        temp = (uint8_t *)&GUI_SaveInformation[PortNum].RDOPositionPrevious;
 8023804:	193b      	adds	r3, r7, r4
 8023806:	781a      	ldrb	r2, [r3, #0]
 8023808:	0013      	movs	r3, r2
 802380a:	00db      	lsls	r3, r3, #3
 802380c:	1a9b      	subs	r3, r3, r2
 802380e:	011b      	lsls	r3, r3, #4
 8023810:	3348      	adds	r3, #72	; 0x48
 8023812:	001a      	movs	r2, r3
 8023814:	4b54      	ldr	r3, [pc, #336]	; (8023968 <GUI_SaveInfo+0x1d8>)
 8023816:	18d3      	adds	r3, r2, r3
 8023818:	3304      	adds	r3, #4
 802381a:	613b      	str	r3, [r7, #16]
        (void)memcpy(temp, Ptr, Size);
 802381c:	687a      	ldr	r2, [r7, #4]
 802381e:	68b9      	ldr	r1, [r7, #8]
 8023820:	693b      	ldr	r3, [r7, #16]
 8023822:	0018      	movs	r0, r3
 8023824:	f004 f905 	bl	8027a32 <memcpy>
      }
      break;
 8023828:	e091      	b.n	802394e <GUI_SaveInfo+0x1be>

    /* Case Received Source PDO values Data information :
    */
    case USBPD_CORE_DATATYPE_RCV_SRC_PDO :
      if (Size <= (USBPD_MAX_NB_PDO * 4U))
 802382a:	687b      	ldr	r3, [r7, #4]
 802382c:	2b1c      	cmp	r3, #28
 802382e:	d900      	bls.n	8023832 <GUI_SaveInfo+0xa2>
 8023830:	e08f      	b.n	8023952 <GUI_SaveInfo+0x1c2>
      {
        uint8_t *rdo;
        GUI_SaveInformation[PortNum].NumberOfRcvSRCPDO = (Size / 4U);
 8023832:	230f      	movs	r3, #15
 8023834:	18fb      	adds	r3, r7, r3
 8023836:	781a      	ldrb	r2, [r3, #0]
 8023838:	687b      	ldr	r3, [r7, #4]
 802383a:	0899      	lsrs	r1, r3, #2
 802383c:	484a      	ldr	r0, [pc, #296]	; (8023968 <GUI_SaveInfo+0x1d8>)
 802383e:	0013      	movs	r3, r2
 8023840:	00db      	lsls	r3, r3, #3
 8023842:	1a9b      	subs	r3, r3, r2
 8023844:	011b      	lsls	r3, r3, #4
 8023846:	18c3      	adds	r3, r0, r3
 8023848:	331c      	adds	r3, #28
 802384a:	6019      	str	r1, [r3, #0]
        /* Copy PDO data in DPM Handle field */
        for (index = 0U; index < (Size / 4U); index++)
 802384c:	2300      	movs	r3, #0
 802384e:	627b      	str	r3, [r7, #36]	; 0x24
 8023850:	e018      	b.n	8023884 <GUI_SaveInfo+0xf4>
        {
          rdo = (uint8_t *)&GUI_SaveInformation[PortNum].ListOfRcvSRCPDO[index];
 8023852:	230f      	movs	r3, #15
 8023854:	18fb      	adds	r3, r7, r3
 8023856:	781a      	ldrb	r2, [r3, #0]
 8023858:	0013      	movs	r3, r2
 802385a:	00db      	lsls	r3, r3, #3
 802385c:	1a9b      	subs	r3, r3, r2
 802385e:	009b      	lsls	r3, r3, #2
 8023860:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8023862:	189b      	adds	r3, r3, r2
 8023864:	009a      	lsls	r2, r3, #2
 8023866:	4b40      	ldr	r3, [pc, #256]	; (8023968 <GUI_SaveInfo+0x1d8>)
 8023868:	18d3      	adds	r3, r2, r3
 802386a:	617b      	str	r3, [r7, #20]
          (void)memcpy(rdo, (Ptr + (index * 4U)), (4U * sizeof(uint8_t)));
 802386c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802386e:	009b      	lsls	r3, r3, #2
 8023870:	68ba      	ldr	r2, [r7, #8]
 8023872:	18d1      	adds	r1, r2, r3
 8023874:	697b      	ldr	r3, [r7, #20]
 8023876:	2204      	movs	r2, #4
 8023878:	0018      	movs	r0, r3
 802387a:	f004 f8da 	bl	8027a32 <memcpy>
        for (index = 0U; index < (Size / 4U); index++)
 802387e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023880:	3301      	adds	r3, #1
 8023882:	627b      	str	r3, [r7, #36]	; 0x24
 8023884:	687b      	ldr	r3, [r7, #4]
 8023886:	089b      	lsrs	r3, r3, #2
 8023888:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802388a:	429a      	cmp	r2, r3
 802388c:	d3e1      	bcc.n	8023852 <GUI_SaveInfo+0xc2>
        }
      }
      break;
 802388e:	e060      	b.n	8023952 <GUI_SaveInfo+0x1c2>

    /* Case Received Sink PDO values Data information :
    */
    case USBPD_CORE_DATATYPE_RCV_SNK_PDO :
      if (Size <= (USBPD_MAX_NB_PDO * 4U))
 8023890:	687b      	ldr	r3, [r7, #4]
 8023892:	2b1c      	cmp	r3, #28
 8023894:	d85f      	bhi.n	8023956 <GUI_SaveInfo+0x1c6>
      {
        uint8_t *rdo;
        GUI_SaveInformation[PortNum].NumberOfRcvSNKPDO = (Size / 4U);
 8023896:	230f      	movs	r3, #15
 8023898:	18fb      	adds	r3, r7, r3
 802389a:	781a      	ldrb	r2, [r3, #0]
 802389c:	687b      	ldr	r3, [r7, #4]
 802389e:	0899      	lsrs	r1, r3, #2
 80238a0:	4831      	ldr	r0, [pc, #196]	; (8023968 <GUI_SaveInfo+0x1d8>)
 80238a2:	0013      	movs	r3, r2
 80238a4:	00db      	lsls	r3, r3, #3
 80238a6:	1a9b      	subs	r3, r3, r2
 80238a8:	011b      	lsls	r3, r3, #4
 80238aa:	18c3      	adds	r3, r0, r3
 80238ac:	333c      	adds	r3, #60	; 0x3c
 80238ae:	6019      	str	r1, [r3, #0]
        /* Copy PDO data in DPM Handle field */
        for (index = 0U; index < (Size / 4U); index++)
 80238b0:	2300      	movs	r3, #0
 80238b2:	627b      	str	r3, [r7, #36]	; 0x24
 80238b4:	e019      	b.n	80238ea <GUI_SaveInfo+0x15a>
        {
          rdo = (uint8_t *)&GUI_SaveInformation[PortNum].ListOfRcvSNKPDO[index];
 80238b6:	230f      	movs	r3, #15
 80238b8:	18fb      	adds	r3, r7, r3
 80238ba:	781a      	ldrb	r2, [r3, #0]
 80238bc:	0013      	movs	r3, r2
 80238be:	00db      	lsls	r3, r3, #3
 80238c0:	1a9b      	subs	r3, r3, r2
 80238c2:	009b      	lsls	r3, r3, #2
 80238c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80238c6:	189b      	adds	r3, r3, r2
 80238c8:	3308      	adds	r3, #8
 80238ca:	009a      	lsls	r2, r3, #2
 80238cc:	4b26      	ldr	r3, [pc, #152]	; (8023968 <GUI_SaveInfo+0x1d8>)
 80238ce:	18d3      	adds	r3, r2, r3
 80238d0:	61bb      	str	r3, [r7, #24]
          (void)memcpy(rdo, (Ptr + (index * 4U)), (4U * sizeof(uint8_t)));
 80238d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80238d4:	009b      	lsls	r3, r3, #2
 80238d6:	68ba      	ldr	r2, [r7, #8]
 80238d8:	18d1      	adds	r1, r2, r3
 80238da:	69bb      	ldr	r3, [r7, #24]
 80238dc:	2204      	movs	r2, #4
 80238de:	0018      	movs	r0, r3
 80238e0:	f004 f8a7 	bl	8027a32 <memcpy>
        for (index = 0U; index < (Size / 4U); index++)
 80238e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80238e6:	3301      	adds	r3, #1
 80238e8:	627b      	str	r3, [r7, #36]	; 0x24
 80238ea:	687b      	ldr	r3, [r7, #4]
 80238ec:	089b      	lsrs	r3, r3, #2
 80238ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80238f0:	429a      	cmp	r2, r3
 80238f2:	d3e0      	bcc.n	80238b6 <GUI_SaveInfo+0x126>
        }
      }
      break;
 80238f4:	e02f      	b.n	8023956 <GUI_SaveInfo+0x1c6>

    /* Case Received Request PDO Data information :
    */
    case USBPD_CORE_DATATYPE_RCV_REQ_PDO :
      if (Size == 4U)
 80238f6:	687b      	ldr	r3, [r7, #4]
 80238f8:	2b04      	cmp	r3, #4
 80238fa:	d12e      	bne.n	802395a <GUI_SaveInfo+0x1ca>
      {
        uint8_t *rdo;
        rdo = (uint8_t *)&GUI_SaveInformation[PortNum].RcvRequestDOMsg;
 80238fc:	230f      	movs	r3, #15
 80238fe:	18fb      	adds	r3, r7, r3
 8023900:	781a      	ldrb	r2, [r3, #0]
 8023902:	0013      	movs	r3, r2
 8023904:	00db      	lsls	r3, r3, #3
 8023906:	1a9b      	subs	r3, r3, r2
 8023908:	011b      	lsls	r3, r3, #4
 802390a:	3350      	adds	r3, #80	; 0x50
 802390c:	001a      	movs	r2, r3
 802390e:	4b16      	ldr	r3, [pc, #88]	; (8023968 <GUI_SaveInfo+0x1d8>)
 8023910:	18d3      	adds	r3, r2, r3
 8023912:	61fb      	str	r3, [r7, #28]
        (void)memcpy(rdo, Ptr, Size);
 8023914:	687a      	ldr	r2, [r7, #4]
 8023916:	68b9      	ldr	r1, [r7, #8]
 8023918:	69fb      	ldr	r3, [r7, #28]
 802391a:	0018      	movs	r0, r3
 802391c:	f004 f889 	bl	8027a32 <memcpy>
      }
      break;
 8023920:	e01b      	b.n	802395a <GUI_SaveInfo+0x1ca>
#endif /* _SRC_CAPA_EXT */
#if defined(USBPDCORE_SNK_CAPA_EXT)
    case USBPD_CORE_SNK_EXTENDED_CAPA :
    {
      uint8_t  *_snk_ext_capa;
      _snk_ext_capa = (uint8_t *)&GUI_SaveInformation[PortNum].RcvSNKExtendedCapa;
 8023922:	230f      	movs	r3, #15
 8023924:	18fb      	adds	r3, r7, r3
 8023926:	781a      	ldrb	r2, [r3, #0]
 8023928:	0013      	movs	r3, r2
 802392a:	00db      	lsls	r3, r3, #3
 802392c:	1a9b      	subs	r3, r3, r2
 802392e:	011b      	lsls	r3, r3, #4
 8023930:	3350      	adds	r3, #80	; 0x50
 8023932:	001a      	movs	r2, r3
 8023934:	4b0c      	ldr	r3, [pc, #48]	; (8023968 <GUI_SaveInfo+0x1d8>)
 8023936:	18d3      	adds	r3, r2, r3
 8023938:	3304      	adds	r3, #4
 802393a:	623b      	str	r3, [r7, #32]
      (void)memcpy(_snk_ext_capa, Ptr, Size);
 802393c:	687a      	ldr	r2, [r7, #4]
 802393e:	68b9      	ldr	r1, [r7, #8]
 8023940:	6a3b      	ldr	r3, [r7, #32]
 8023942:	0018      	movs	r0, r3
 8023944:	f004 f875 	bl	8027a32 <memcpy>
      break;
 8023948:	e008      	b.n	802395c <GUI_SaveInfo+0x1cc>
#endif /* _VCONN_SUPPORT */

    /* In case of unexpected data type (Set request could not be fulfilled) :
     */
    default :
      break;
 802394a:	46c0      	nop			; (mov r8, r8)
 802394c:	e006      	b.n	802395c <GUI_SaveInfo+0x1cc>
      break;
 802394e:	46c0      	nop			; (mov r8, r8)
 8023950:	e004      	b.n	802395c <GUI_SaveInfo+0x1cc>
      break;
 8023952:	46c0      	nop			; (mov r8, r8)
 8023954:	e002      	b.n	802395c <GUI_SaveInfo+0x1cc>
      break;
 8023956:	46c0      	nop			; (mov r8, r8)
 8023958:	e000      	b.n	802395c <GUI_SaveInfo+0x1cc>
      break;
 802395a:	46c0      	nop			; (mov r8, r8)
  }
}
 802395c:	46c0      	nop			; (mov r8, r8)
 802395e:	46bd      	mov	sp, r7
 8023960:	b00b      	add	sp, #44	; 0x2c
 8023962:	bd90      	pop	{r4, r7, pc}
 8023964:	0802b028 	.word	0x0802b028
 8023968:	20005058 	.word	0x20005058

0802396c <Send_DpmInitCnf>:
  * @param  PortNum   Port number
  * @param  pEncodedMsg Pointer on the message to be encoded
  * @retval None
  */
static void Send_DpmInitCnf(uint8_t PortNum, uint8_t *pEncodedMsg)
{
 802396c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802396e:	b091      	sub	sp, #68	; 0x44
 8023970:	af00      	add	r7, sp, #0
 8023972:	0002      	movs	r2, r0
 8023974:	6039      	str	r1, [r7, #0]
 8023976:	1dfb      	adds	r3, r7, #7
 8023978:	701a      	strb	r2, [r3, #0]
  TLV_ToSend_Data_t ToSendTLV;
  (void)TLV_init_encode(&ToSendTLV, __GUI_SET_TAG_ID(PortNum, DPM_INIT_CNF), TLV_SIZE_MAX, pEncodedMsg);
 802397a:	1dfb      	adds	r3, r7, #7
 802397c:	781b      	ldrb	r3, [r3, #0]
 802397e:	015b      	lsls	r3, r3, #5
 8023980:	b25b      	sxtb	r3, r3
 8023982:	2203      	movs	r2, #3
 8023984:	4313      	orrs	r3, r2
 8023986:	b25b      	sxtb	r3, r3
 8023988:	b2d9      	uxtb	r1, r3
 802398a:	683b      	ldr	r3, [r7, #0]
 802398c:	2280      	movs	r2, #128	; 0x80
 802398e:	0052      	lsls	r2, r2, #1
 8023990:	2028      	movs	r0, #40	; 0x28
 8023992:	1838      	adds	r0, r7, r0
 8023994:	f7fe fb43 	bl	802201e <TLV_init_encode>

  /* Information by board */
  if (0U == PortNum)
 8023998:	1dfb      	adds	r3, r7, #7
 802399a:	781b      	ldrb	r3, [r3, #0]
 802399c:	2b00      	cmp	r3, #0
 802399e:	d163      	bne.n	8023a68 <Send_DpmInitCnf+0xfc>
  {
    /* HWBoardVersion */
    const uint8_t *hwversion;
    if (NULL != pCB_HWBoardVersion)
 80239a0:	4bc2      	ldr	r3, [pc, #776]	; (8023cac <Send_DpmInitCnf+0x340>)
 80239a2:	681b      	ldr	r3, [r3, #0]
 80239a4:	2b00      	cmp	r3, #0
 80239a6:	d005      	beq.n	80239b4 <Send_DpmInitCnf+0x48>
    {
      hwversion = pCB_HWBoardVersion();
 80239a8:	4bc0      	ldr	r3, [pc, #768]	; (8023cac <Send_DpmInitCnf+0x340>)
 80239aa:	681b      	ldr	r3, [r3, #0]
 80239ac:	4798      	blx	r3
 80239ae:	0003      	movs	r3, r0
 80239b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80239b2:	e001      	b.n	80239b8 <Send_DpmInitCnf+0x4c>
    }
    else
    {
      hwversion = (uint8_t *) "UNKNOWN";
 80239b4:	4bbe      	ldr	r3, [pc, #760]	; (8023cb0 <Send_DpmInitCnf+0x344>)
 80239b6:	63fb      	str	r3, [r7, #60]	; 0x3c
    }
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_HWBOARDVERSION, (uint16_t)(strlen((const char *)hwversion)), hwversion);
 80239b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80239ba:	0018      	movs	r0, r3
 80239bc:	f7e2 fc10 	bl	80061e0 <strlen>
 80239c0:	0003      	movs	r3, r0
 80239c2:	b29a      	uxth	r2, r3
 80239c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80239c6:	2128      	movs	r1, #40	; 0x28
 80239c8:	1878      	adds	r0, r7, r1
 80239ca:	2100      	movs	r1, #0
 80239cc:	f7fe fb8a 	bl	80220e4 <TLV_add>

    /* HWPDType */
    const uint8_t *hwpdtype;
    if (NULL != pCB_HWBoardVersion)
 80239d0:	4bb6      	ldr	r3, [pc, #728]	; (8023cac <Send_DpmInitCnf+0x340>)
 80239d2:	681b      	ldr	r3, [r3, #0]
 80239d4:	2b00      	cmp	r3, #0
 80239d6:	d005      	beq.n	80239e4 <Send_DpmInitCnf+0x78>
    {
      hwpdtype  = pCB_HWPDType();
 80239d8:	4bb6      	ldr	r3, [pc, #728]	; (8023cb4 <Send_DpmInitCnf+0x348>)
 80239da:	681b      	ldr	r3, [r3, #0]
 80239dc:	4798      	blx	r3
 80239de:	0003      	movs	r3, r0
 80239e0:	63bb      	str	r3, [r7, #56]	; 0x38
 80239e2:	e001      	b.n	80239e8 <Send_DpmInitCnf+0x7c>
    }
    else
    {
      hwpdtype = (uint8_t *) "UNKNOWN";
 80239e4:	4bb2      	ldr	r3, [pc, #712]	; (8023cb0 <Send_DpmInitCnf+0x344>)
 80239e6:	63bb      	str	r3, [r7, #56]	; 0x38
    }
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_HWPDTYPE, (uint16_t)(strlen((const char *)hwpdtype)), hwpdtype);
 80239e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80239ea:	0018      	movs	r0, r3
 80239ec:	f7e2 fbf8 	bl	80061e0 <strlen>
 80239f0:	0003      	movs	r3, r0
 80239f2:	b29a      	uxth	r2, r3
 80239f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80239f6:	2428      	movs	r4, #40	; 0x28
 80239f8:	1938      	adds	r0, r7, r4
 80239fa:	2101      	movs	r1, #1
 80239fc:	f7fe fb72 	bl	80220e4 <TLV_add>

    /* NbPortMax */
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_NBPORTMAX, 1, (uint8_t[]) { USBPD_PORT_COUNT });
 8023a00:	2124      	movs	r1, #36	; 0x24
 8023a02:	187b      	adds	r3, r7, r1
 8023a04:	2201      	movs	r2, #1
 8023a06:	701a      	strb	r2, [r3, #0]
 8023a08:	187b      	adds	r3, r7, r1
 8023a0a:	1938      	adds	r0, r7, r4
 8023a0c:	2201      	movs	r2, #1
 8023a0e:	2102      	movs	r1, #2
 8023a10:	f7fe fb68 	bl	80220e4 <TLV_add>
    /* FW Version */
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_FWVERSION, 8, (uint8_t[])
    {
 8023a14:	251c      	movs	r5, #28
 8023a16:	197b      	adds	r3, r7, r5
 8023a18:	4aa7      	ldr	r2, [pc, #668]	; (8023cb8 <Send_DpmInitCnf+0x34c>)
 8023a1a:	ca03      	ldmia	r2!, {r0, r1}
 8023a1c:	c303      	stmia	r3!, {r0, r1}
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_FWVERSION, 8, (uint8_t[])
 8023a1e:	197b      	adds	r3, r7, r5
 8023a20:	1938      	adds	r0, r7, r4
 8023a22:	2208      	movs	r2, #8
 8023a24:	2103      	movs	r1, #3
 8023a26:	f7fe fb5d 	bl	80220e4 <TLV_add>
      (_LIB_ID & 0x00FF0000U) >> 16,
      (_LIB_ID & 0xFF000000U) >> 24
    }
                 );
    /* Start Port number */
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_NB_PORT_START, 1, (uint8_t[]) { USBPD_START_PORT_NUMBER });
 8023a2a:	2118      	movs	r1, #24
 8023a2c:	187b      	adds	r3, r7, r1
 8023a2e:	2200      	movs	r2, #0
 8023a30:	701a      	strb	r2, [r3, #0]
 8023a32:	187b      	adds	r3, r7, r1
 8023a34:	1938      	adds	r0, r7, r4
 8023a36:	2201      	movs	r2, #1
 8023a38:	211e      	movs	r1, #30
 8023a3a:	f7fe fb53 	bl	80220e4 <TLV_add>
    /* Start Port number */
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_NB_PORT_START, 1, (uint8_t[]) { USBPD_START_PORT_NUMBER });
 8023a3e:	2114      	movs	r1, #20
 8023a40:	187b      	adds	r3, r7, r1
 8023a42:	2200      	movs	r2, #0
 8023a44:	701a      	strb	r2, [r3, #0]
 8023a46:	187b      	adds	r3, r7, r1
 8023a48:	1938      	adds	r0, r7, r4
 8023a4a:	2201      	movs	r2, #1
 8023a4c:	211e      	movs	r1, #30
 8023a4e:	f7fe fb49 	bl	80220e4 <TLV_add>

    /* Original settings */
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_ORIGINAL_SETTINGS, 1, (uint8_t *)&GUI_OriginalSettings);
 8023a52:	4b9a      	ldr	r3, [pc, #616]	; (8023cbc <Send_DpmInitCnf+0x350>)
 8023a54:	1938      	adds	r0, r7, r4
 8023a56:	2201      	movs	r2, #1
 8023a58:	211f      	movs	r1, #31
 8023a5a:	f7fe fb43 	bl	80220e4 <TLV_add>

    TLV_deinit_encode(&ToSendTLV);
 8023a5e:	193b      	adds	r3, r7, r4
 8023a60:	0018      	movs	r0, r3
 8023a62:	f7fe fca1 	bl	80223a8 <TLV_deinit_encode>
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_VCONNSUPPLY, 2, (uint8_t *)&fake);
#endif /*MB1303*/

    TLV_deinit_encode(&ToSendTLV);
  }
}
 8023a66:	e11c      	b.n	8023ca2 <Send_DpmInitCnf+0x336>
    uint8_t port = PortNum - 1U;
 8023a68:	2637      	movs	r6, #55	; 0x37
 8023a6a:	19bb      	adds	r3, r7, r6
 8023a6c:	1dfa      	adds	r2, r7, #7
 8023a6e:	7812      	ldrb	r2, [r2, #0]
 8023a70:	3a01      	subs	r2, #1
 8023a72:	701a      	strb	r2, [r3, #0]
    settings = (uint16_t)DPM_Settings[port].PE_SpecRevision;
 8023a74:	19bb      	adds	r3, r7, r6
 8023a76:	781a      	ldrb	r2, [r3, #0]
 8023a78:	4991      	ldr	r1, [pc, #580]	; (8023cc0 <Send_DpmInitCnf+0x354>)
 8023a7a:	0013      	movs	r3, r2
 8023a7c:	005b      	lsls	r3, r3, #1
 8023a7e:	189b      	adds	r3, r3, r2
 8023a80:	009b      	lsls	r3, r3, #2
 8023a82:	18cb      	adds	r3, r1, r3
 8023a84:	791b      	ldrb	r3, [r3, #4]
 8023a86:	079b      	lsls	r3, r3, #30
 8023a88:	0f9b      	lsrs	r3, r3, #30
 8023a8a:	b2db      	uxtb	r3, r3
 8023a8c:	b29a      	uxth	r2, r3
 8023a8e:	2412      	movs	r4, #18
 8023a90:	193b      	adds	r3, r7, r4
 8023a92:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_TYPECSPECREVISION, 2, (uint8_t[]) { 0x12, settings });
 8023a94:	2110      	movs	r1, #16
 8023a96:	187b      	adds	r3, r7, r1
 8023a98:	2212      	movs	r2, #18
 8023a9a:	701a      	strb	r2, [r3, #0]
 8023a9c:	193b      	adds	r3, r7, r4
 8023a9e:	881b      	ldrh	r3, [r3, #0]
 8023aa0:	b2da      	uxtb	r2, r3
 8023aa2:	187b      	adds	r3, r7, r1
 8023aa4:	705a      	strb	r2, [r3, #1]
 8023aa6:	187b      	adds	r3, r7, r1
 8023aa8:	2528      	movs	r5, #40	; 0x28
 8023aaa:	1978      	adds	r0, r7, r5
 8023aac:	2202      	movs	r2, #2
 8023aae:	2104      	movs	r1, #4
 8023ab0:	f7fe fb18 	bl	80220e4 <TLV_add>
    settings = (uint16_t)DPM_Settings[port].PE_PD3_Support.d.PE_UnchunkSupport;
 8023ab4:	19bb      	adds	r3, r7, r6
 8023ab6:	781a      	ldrb	r2, [r3, #0]
 8023ab8:	4981      	ldr	r1, [pc, #516]	; (8023cc0 <Send_DpmInitCnf+0x354>)
 8023aba:	2008      	movs	r0, #8
 8023abc:	0013      	movs	r3, r2
 8023abe:	005b      	lsls	r3, r3, #1
 8023ac0:	189b      	adds	r3, r3, r2
 8023ac2:	009b      	lsls	r3, r3, #2
 8023ac4:	18cb      	adds	r3, r1, r3
 8023ac6:	181b      	adds	r3, r3, r0
 8023ac8:	781b      	ldrb	r3, [r3, #0]
 8023aca:	07db      	lsls	r3, r3, #31
 8023acc:	0fdb      	lsrs	r3, r3, #31
 8023ace:	b2db      	uxtb	r3, r3
 8023ad0:	b29a      	uxth	r2, r3
 8023ad2:	193b      	adds	r3, r7, r4
 8023ad4:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_EXTENDEDMESSAGESUNCKUNKED, 1, (uint8_t *)&settings);
 8023ad6:	193b      	adds	r3, r7, r4
 8023ad8:	1978      	adds	r0, r7, r5
 8023ada:	2201      	movs	r2, #1
 8023adc:	2106      	movs	r1, #6
 8023ade:	f7fe fb01 	bl	80220e4 <TLV_add>
    settings = (uint16_t)DPM_Settings[port].CAD_AccesorySupport;
 8023ae2:	19bb      	adds	r3, r7, r6
 8023ae4:	781a      	ldrb	r2, [r3, #0]
 8023ae6:	4976      	ldr	r1, [pc, #472]	; (8023cc0 <Send_DpmInitCnf+0x354>)
 8023ae8:	0013      	movs	r3, r2
 8023aea:	005b      	lsls	r3, r3, #1
 8023aec:	189b      	adds	r3, r3, r2
 8023aee:	009b      	lsls	r3, r3, #2
 8023af0:	18cb      	adds	r3, r1, r3
 8023af2:	795b      	ldrb	r3, [r3, #5]
 8023af4:	06db      	lsls	r3, r3, #27
 8023af6:	0fdb      	lsrs	r3, r3, #31
 8023af8:	b2db      	uxtb	r3, r3
 8023afa:	b29a      	uxth	r2, r3
 8023afc:	193b      	adds	r3, r7, r4
 8023afe:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_ACCESSORYSUPP, 1, (uint8_t *)&settings);
 8023b00:	193b      	adds	r3, r7, r4
 8023b02:	1978      	adds	r0, r7, r5
 8023b04:	2201      	movs	r2, #1
 8023b06:	2107      	movs	r1, #7
 8023b08:	f7fe faec 	bl	80220e4 <TLV_add>
    settings = (uint16_t)DPM_USER_Settings[port].PWR_AccessoryDetection;
 8023b0c:	19bb      	adds	r3, r7, r6
 8023b0e:	781b      	ldrb	r3, [r3, #0]
 8023b10:	4a6c      	ldr	r2, [pc, #432]	; (8023cc4 <Send_DpmInitCnf+0x358>)
 8023b12:	2168      	movs	r1, #104	; 0x68
 8023b14:	2074      	movs	r0, #116	; 0x74
 8023b16:	4343      	muls	r3, r0
 8023b18:	18d3      	adds	r3, r2, r3
 8023b1a:	185b      	adds	r3, r3, r1
 8023b1c:	78db      	ldrb	r3, [r3, #3]
 8023b1e:	07db      	lsls	r3, r3, #31
 8023b20:	0fdb      	lsrs	r3, r3, #31
 8023b22:	b2db      	uxtb	r3, r3
 8023b24:	b29a      	uxth	r2, r3
 8023b26:	193b      	adds	r3, r7, r4
 8023b28:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_POWERACCESSORYDETECTION, 1, (uint8_t *)&settings);
 8023b2a:	193b      	adds	r3, r7, r4
 8023b2c:	1978      	adds	r0, r7, r5
 8023b2e:	2201      	movs	r2, #1
 8023b30:	2108      	movs	r1, #8
 8023b32:	f7fe fad7 	bl	80220e4 <TLV_add>
    settings = (uint16_t)DPM_USER_Settings[port].PWR_AccessoryTransition;
 8023b36:	19bb      	adds	r3, r7, r6
 8023b38:	781b      	ldrb	r3, [r3, #0]
 8023b3a:	4a62      	ldr	r2, [pc, #392]	; (8023cc4 <Send_DpmInitCnf+0x358>)
 8023b3c:	2168      	movs	r1, #104	; 0x68
 8023b3e:	2074      	movs	r0, #116	; 0x74
 8023b40:	4343      	muls	r3, r0
 8023b42:	18d3      	adds	r3, r2, r3
 8023b44:	185b      	adds	r3, r3, r1
 8023b46:	78db      	ldrb	r3, [r3, #3]
 8023b48:	079b      	lsls	r3, r3, #30
 8023b4a:	0fdb      	lsrs	r3, r3, #31
 8023b4c:	b2db      	uxtb	r3, r3
 8023b4e:	b29a      	uxth	r2, r3
 8023b50:	193b      	adds	r3, r7, r4
 8023b52:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_POWERACCESSORYTRANSITION, 1, (uint8_t *)&settings);
 8023b54:	193b      	adds	r3, r7, r4
 8023b56:	1978      	adds	r0, r7, r5
 8023b58:	2201      	movs	r2, #1
 8023b5a:	2109      	movs	r1, #9
 8023b5c:	f7fe fac2 	bl	80220e4 <TLV_add>
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_ISCABLE, 1, (uint8_t[]) { 0x00 });
 8023b60:	210c      	movs	r1, #12
 8023b62:	187b      	adds	r3, r7, r1
 8023b64:	2200      	movs	r2, #0
 8023b66:	701a      	strb	r2, [r3, #0]
 8023b68:	187b      	adds	r3, r7, r1
 8023b6a:	1978      	adds	r0, r7, r5
 8023b6c:	2201      	movs	r2, #1
 8023b6e:	210b      	movs	r1, #11
 8023b70:	f7fe fab8 	bl	80220e4 <TLV_add>
    settings = (uint16_t)DPM_Settings[port].CAD_TryFeature;
 8023b74:	19bb      	adds	r3, r7, r6
 8023b76:	781a      	ldrb	r2, [r3, #0]
 8023b78:	4951      	ldr	r1, [pc, #324]	; (8023cc0 <Send_DpmInitCnf+0x354>)
 8023b7a:	0013      	movs	r3, r2
 8023b7c:	005b      	lsls	r3, r3, #1
 8023b7e:	189b      	adds	r3, r3, r2
 8023b80:	009b      	lsls	r3, r3, #2
 8023b82:	18cb      	adds	r3, r1, r3
 8023b84:	795b      	ldrb	r3, [r3, #5]
 8023b86:	071b      	lsls	r3, r3, #28
 8023b88:	0f9b      	lsrs	r3, r3, #30
 8023b8a:	b2db      	uxtb	r3, r3
 8023b8c:	b29a      	uxth	r2, r3
 8023b8e:	193b      	adds	r3, r7, r4
 8023b90:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_TRYFEATURE, 1, (uint8_t *)&settings);
 8023b92:	193b      	adds	r3, r7, r4
 8023b94:	1978      	adds	r0, r7, r5
 8023b96:	2201      	movs	r2, #1
 8023b98:	2110      	movs	r1, #16
 8023b9a:	f7fe faa3 	bl	80220e4 <TLV_add>
    settings = (uint16_t)DPM_USER_Settings[port].PWR_RpResistorValue;
 8023b9e:	19bb      	adds	r3, r7, r6
 8023ba0:	781b      	ldrb	r3, [r3, #0]
 8023ba2:	4a48      	ldr	r2, [pc, #288]	; (8023cc4 <Send_DpmInitCnf+0x358>)
 8023ba4:	2168      	movs	r1, #104	; 0x68
 8023ba6:	2074      	movs	r0, #116	; 0x74
 8023ba8:	4343      	muls	r3, r0
 8023baa:	18d3      	adds	r3, r2, r3
 8023bac:	185b      	adds	r3, r3, r1
 8023bae:	78db      	ldrb	r3, [r3, #3]
 8023bb0:	06db      	lsls	r3, r3, #27
 8023bb2:	0f9b      	lsrs	r3, r3, #30
 8023bb4:	b2db      	uxtb	r3, r3
 8023bb6:	b29a      	uxth	r2, r3
 8023bb8:	193b      	adds	r3, r7, r4
 8023bba:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_RPRESISTORVALUE, 1, (uint8_t *)&settings);
 8023bbc:	193b      	adds	r3, r7, r4
 8023bbe:	1978      	adds	r0, r7, r5
 8023bc0:	2201      	movs	r2, #1
 8023bc2:	2112      	movs	r1, #18
 8023bc4:	f7fe fa8e 	bl	80220e4 <TLV_add>
    settings = (uint16_t)DPM_USER_Settings[port].USB_Support;
 8023bc8:	19bb      	adds	r3, r7, r6
 8023bca:	781b      	ldrb	r3, [r3, #0]
 8023bcc:	4a3d      	ldr	r2, [pc, #244]	; (8023cc4 <Send_DpmInitCnf+0x358>)
 8023bce:	2168      	movs	r1, #104	; 0x68
 8023bd0:	2074      	movs	r0, #116	; 0x74
 8023bd2:	4343      	muls	r3, r0
 8023bd4:	18d3      	adds	r3, r2, r3
 8023bd6:	185b      	adds	r3, r3, r1
 8023bd8:	78db      	ldrb	r3, [r3, #3]
 8023bda:	069b      	lsls	r3, r3, #26
 8023bdc:	0fdb      	lsrs	r3, r3, #31
 8023bde:	b2db      	uxtb	r3, r3
 8023be0:	b29a      	uxth	r2, r3
 8023be2:	193b      	adds	r3, r7, r4
 8023be4:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_USBSUPPORT, 1, (uint8_t *)&settings);
 8023be6:	193b      	adds	r3, r7, r4
 8023be8:	1978      	adds	r0, r7, r5
 8023bea:	2201      	movs	r2, #1
 8023bec:	2113      	movs	r1, #19
 8023bee:	f7fe fa79 	bl	80220e4 <TLV_add>
    settings = (uint16_t)DPM_USER_Settings[port].USB_Device;
 8023bf2:	19bb      	adds	r3, r7, r6
 8023bf4:	781b      	ldrb	r3, [r3, #0]
 8023bf6:	4a33      	ldr	r2, [pc, #204]	; (8023cc4 <Send_DpmInitCnf+0x358>)
 8023bf8:	2168      	movs	r1, #104	; 0x68
 8023bfa:	2074      	movs	r0, #116	; 0x74
 8023bfc:	4343      	muls	r3, r0
 8023bfe:	18d3      	adds	r3, r2, r3
 8023c00:	185b      	adds	r3, r3, r1
 8023c02:	78db      	ldrb	r3, [r3, #3]
 8023c04:	065b      	lsls	r3, r3, #25
 8023c06:	0fdb      	lsrs	r3, r3, #31
 8023c08:	b2db      	uxtb	r3, r3
 8023c0a:	b29a      	uxth	r2, r3
 8023c0c:	193b      	adds	r3, r7, r4
 8023c0e:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_USBDEVICE, 1, (uint8_t *)&settings);
 8023c10:	193b      	adds	r3, r7, r4
 8023c12:	1978      	adds	r0, r7, r5
 8023c14:	2201      	movs	r2, #1
 8023c16:	2114      	movs	r1, #20
 8023c18:	f7fe fa64 	bl	80220e4 <TLV_add>
    settings = (uint16_t)DPM_USER_Settings[port].USB_Host;
 8023c1c:	19bb      	adds	r3, r7, r6
 8023c1e:	781b      	ldrb	r3, [r3, #0]
 8023c20:	4a28      	ldr	r2, [pc, #160]	; (8023cc4 <Send_DpmInitCnf+0x358>)
 8023c22:	2168      	movs	r1, #104	; 0x68
 8023c24:	2074      	movs	r0, #116	; 0x74
 8023c26:	4343      	muls	r3, r0
 8023c28:	18d3      	adds	r3, r2, r3
 8023c2a:	185b      	adds	r3, r3, r1
 8023c2c:	78db      	ldrb	r3, [r3, #3]
 8023c2e:	061b      	lsls	r3, r3, #24
 8023c30:	0fdb      	lsrs	r3, r3, #31
 8023c32:	b2db      	uxtb	r3, r3
 8023c34:	b29a      	uxth	r2, r3
 8023c36:	193b      	adds	r3, r7, r4
 8023c38:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_USBHOST, 1, (uint8_t *)&settings);
 8023c3a:	193b      	adds	r3, r7, r4
 8023c3c:	1978      	adds	r0, r7, r5
 8023c3e:	2201      	movs	r2, #1
 8023c40:	2115      	movs	r1, #21
 8023c42:	f7fe fa4f 	bl	80220e4 <TLV_add>
    settings = (uint16_t)DPM_USER_Settings[port].PWR_UnconstrainedPower;
 8023c46:	19bb      	adds	r3, r7, r6
 8023c48:	781b      	ldrb	r3, [r3, #0]
 8023c4a:	4a1e      	ldr	r2, [pc, #120]	; (8023cc4 <Send_DpmInitCnf+0x358>)
 8023c4c:	2168      	movs	r1, #104	; 0x68
 8023c4e:	2074      	movs	r0, #116	; 0x74
 8023c50:	4343      	muls	r3, r0
 8023c52:	18d3      	adds	r3, r2, r3
 8023c54:	185b      	adds	r3, r3, r1
 8023c56:	78db      	ldrb	r3, [r3, #3]
 8023c58:	075b      	lsls	r3, r3, #29
 8023c5a:	0fdb      	lsrs	r3, r3, #31
 8023c5c:	b2db      	uxtb	r3, r3
 8023c5e:	b29a      	uxth	r2, r3
 8023c60:	193b      	adds	r3, r7, r4
 8023c62:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_UNCONSTRAINED_POWERED, 1, (uint8_t *)&settings);
 8023c64:	193b      	adds	r3, r7, r4
 8023c66:	1978      	adds	r0, r7, r5
 8023c68:	2201      	movs	r2, #1
 8023c6a:	2116      	movs	r1, #22
 8023c6c:	f7fe fa3a 	bl	80220e4 <TLV_add>
    settings = (uint16_t)DPM_USER_Settings[port].USB_SuspendSupport;
 8023c70:	19bb      	adds	r3, r7, r6
 8023c72:	781b      	ldrb	r3, [r3, #0]
 8023c74:	4a13      	ldr	r2, [pc, #76]	; (8023cc4 <Send_DpmInitCnf+0x358>)
 8023c76:	2168      	movs	r1, #104	; 0x68
 8023c78:	2074      	movs	r0, #116	; 0x74
 8023c7a:	4343      	muls	r3, r0
 8023c7c:	18d3      	adds	r3, r2, r3
 8023c7e:	185b      	adds	r3, r3, r1
 8023c80:	791b      	ldrb	r3, [r3, #4]
 8023c82:	07db      	lsls	r3, r3, #31
 8023c84:	0fdb      	lsrs	r3, r3, #31
 8023c86:	b2db      	uxtb	r3, r3
 8023c88:	b29a      	uxth	r2, r3
 8023c8a:	193b      	adds	r3, r7, r4
 8023c8c:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_USBSUSPENDSUPPORT, 1, (uint8_t *)&settings);
 8023c8e:	193b      	adds	r3, r7, r4
 8023c90:	1978      	adds	r0, r7, r5
 8023c92:	2201      	movs	r2, #1
 8023c94:	2117      	movs	r1, #23
 8023c96:	f7fe fa25 	bl	80220e4 <TLV_add>
    TLV_deinit_encode(&ToSendTLV);
 8023c9a:	197b      	adds	r3, r7, r5
 8023c9c:	0018      	movs	r0, r3
 8023c9e:	f7fe fb83 	bl	80223a8 <TLV_deinit_encode>
}
 8023ca2:	46c0      	nop			; (mov r8, r8)
 8023ca4:	46bd      	mov	sp, r7
 8023ca6:	b011      	add	sp, #68	; 0x44
 8023ca8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8023caa:	46c0      	nop			; (mov r8, r8)
 8023cac:	20005044 	.word	0x20005044
 8023cb0:	0802ab54 	.word	0x0802ab54
 8023cb4:	20005048 	.word	0x20005048
 8023cb8:	0802ab5c 	.word	0x0802ab5c
 8023cbc:	20005039 	.word	0x20005039
 8023cc0:	200001a4 	.word	0x200001a4
 8023cc4:	200001b8 	.word	0x200001b8

08023cc8 <Request_MessageReq>:
/**
  * @brief      Execution of the message received
  * @note       Generation of a TLV instruction to send in the context of DPM_MESSAGE
  */
static void Request_MessageReq(uint8_t PortNum, uint8_t *instruction, uint8_t *pEncodedMsg)
{
 8023cc8:	b5b0      	push	{r4, r5, r7, lr}
 8023cca:	b090      	sub	sp, #64	; 0x40
 8023ccc:	af00      	add	r7, sp, #0
 8023cce:	60b9      	str	r1, [r7, #8]
 8023cd0:	607a      	str	r2, [r7, #4]
 8023cd2:	240f      	movs	r4, #15
 8023cd4:	193b      	adds	r3, r7, r4
 8023cd6:	1c02      	adds	r2, r0, #0
 8023cd8:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef status = USBPD_ERROR;
 8023cda:	233f      	movs	r3, #63	; 0x3f
 8023cdc:	18fb      	adds	r3, r7, r3
 8023cde:	2202      	movs	r2, #2
 8023ce0:	701a      	strb	r2, [r3, #0]
  TLV_Received_Data_t process_tlv;
  TLV_ToSend_Data_t send_tlv;

  (void)TLV_init_decode(&process_tlv, instruction);
 8023ce2:	68ba      	ldr	r2, [r7, #8]
 8023ce4:	252c      	movs	r5, #44	; 0x2c
 8023ce6:	197b      	adds	r3, r7, r5
 8023ce8:	0011      	movs	r1, r2
 8023cea:	0018      	movs	r0, r3
 8023cec:	f7fe fb6e 	bl	80223cc <TLV_init_decode>
  (void)TLV_init_encode(&send_tlv, __GUI_SET_TAG_ID((PortNum + 1), DPM_MESSAGE_CNF), TLV_SIZE_MAX, pEncodedMsg);
 8023cf0:	193b      	adds	r3, r7, r4
 8023cf2:	781b      	ldrb	r3, [r3, #0]
 8023cf4:	3301      	adds	r3, #1
 8023cf6:	015b      	lsls	r3, r3, #5
 8023cf8:	b25b      	sxtb	r3, r3
 8023cfa:	220a      	movs	r2, #10
 8023cfc:	4313      	orrs	r3, r2
 8023cfe:	b25b      	sxtb	r3, r3
 8023d00:	b2d9      	uxtb	r1, r3
 8023d02:	687b      	ldr	r3, [r7, #4]
 8023d04:	2280      	movs	r2, #128	; 0x80
 8023d06:	0052      	lsls	r2, r2, #1
 8023d08:	2020      	movs	r0, #32
 8023d0a:	1838      	adds	r0, r7, r0
 8023d0c:	f7fe f987 	bl	802201e <TLV_init_encode>
  USBPD_GUI_Reject_Reason error;

  uint8_t tag;
  uint16_t length;
  uint8_t *value;
  (void)TLV_get(&process_tlv, &tag, &length, &value);
 8023d10:	2318      	movs	r3, #24
 8023d12:	18fb      	adds	r3, r7, r3
 8023d14:	221c      	movs	r2, #28
 8023d16:	18ba      	adds	r2, r7, r2
 8023d18:	241e      	movs	r4, #30
 8023d1a:	1939      	adds	r1, r7, r4
 8023d1c:	1978      	adds	r0, r7, r5
 8023d1e:	f7fe fb81 	bl	8022424 <TLV_get>
  switch (tag)
 8023d22:	193b      	adds	r3, r7, r4
 8023d24:	781b      	ldrb	r3, [r3, #0]
 8023d26:	2b2b      	cmp	r3, #43	; 0x2b
 8023d28:	d900      	bls.n	8023d2c <Request_MessageReq+0x64>
 8023d2a:	e2a8      	b.n	802427e <Request_MessageReq+0x5b6>
 8023d2c:	009a      	lsls	r2, r3, #2
 8023d2e:	4bdb      	ldr	r3, [pc, #876]	; (802409c <Request_MessageReq+0x3d4>)
 8023d30:	18d3      	adds	r3, r2, r3
 8023d32:	681b      	ldr	r3, [r3, #0]
 8023d34:	469f      	mov	pc, r3
      - If there is an error, set the error variable according to it (cf USBPD_GUI_Specification)
      - Otherwise in case of success, do nothing else
    */
  {
    case GUI_MSG_GOTOMIN :
      status = USBPD_DPM_RequestGotoMin(PortNum);
 8023d36:	233f      	movs	r3, #63	; 0x3f
 8023d38:	18fc      	adds	r4, r7, r3
 8023d3a:	230f      	movs	r3, #15
 8023d3c:	18fb      	adds	r3, r7, r3
 8023d3e:	781b      	ldrb	r3, [r3, #0]
 8023d40:	0018      	movs	r0, r3
 8023d42:	f7fa fd7b 	bl	801e83c <USBPD_DPM_RequestGotoMin>
 8023d46:	0003      	movs	r3, r0
 8023d48:	7023      	strb	r3, [r4, #0]
      break;
 8023d4a:	e2b7      	b.n	80242bc <Request_MessageReq+0x5f4>
    case GUI_MSG_PING :
      status = USBPD_DPM_RequestPing(PortNum);
 8023d4c:	233f      	movs	r3, #63	; 0x3f
 8023d4e:	18fc      	adds	r4, r7, r3
 8023d50:	230f      	movs	r3, #15
 8023d52:	18fb      	adds	r3, r7, r3
 8023d54:	781b      	ldrb	r3, [r3, #0]
 8023d56:	0018      	movs	r0, r3
 8023d58:	f7fa fdb6 	bl	801e8c8 <USBPD_DPM_RequestPing>
 8023d5c:	0003      	movs	r3, r0
 8023d5e:	7023      	strb	r3, [r4, #0]
      break;
 8023d60:	e2ac      	b.n	80242bc <Request_MessageReq+0x5f4>
    case GUI_MSG_GET_SRC_CAPA :
      status = USBPD_DPM_RequestGetSourceCapability(PortNum);
 8023d62:	233f      	movs	r3, #63	; 0x3f
 8023d64:	18fc      	adds	r4, r7, r3
 8023d66:	230f      	movs	r3, #15
 8023d68:	18fb      	adds	r3, r7, r3
 8023d6a:	781b      	ldrb	r3, [r3, #0]
 8023d6c:	0018      	movs	r0, r3
 8023d6e:	f7fa feb3 	bl	801ead8 <USBPD_DPM_RequestGetSourceCapability>
 8023d72:	0003      	movs	r3, r0
 8023d74:	7023      	strb	r3, [r4, #0]
      break;
 8023d76:	e2a1      	b.n	80242bc <Request_MessageReq+0x5f4>
    case GUI_MSG_GET_SNK_CAPA :
      status = USBPD_DPM_RequestGetSinkCapability(PortNum);
 8023d78:	233f      	movs	r3, #63	; 0x3f
 8023d7a:	18fc      	adds	r4, r7, r3
 8023d7c:	230f      	movs	r3, #15
 8023d7e:	18fb      	adds	r3, r7, r3
 8023d80:	781b      	ldrb	r3, [r3, #0]
 8023d82:	0018      	movs	r0, r3
 8023d84:	f7fa feee 	bl	801eb64 <USBPD_DPM_RequestGetSinkCapability>
 8023d88:	0003      	movs	r3, r0
 8023d8a:	7023      	strb	r3, [r4, #0]
      break;
 8023d8c:	e296      	b.n	80242bc <Request_MessageReq+0x5f4>
    case GUI_MSG_DR_SWAP :
      status = USBPD_DPM_RequestDataRoleSwap(PortNum);
 8023d8e:	233f      	movs	r3, #63	; 0x3f
 8023d90:	18fc      	adds	r4, r7, r3
 8023d92:	230f      	movs	r3, #15
 8023d94:	18fb      	adds	r3, r7, r3
 8023d96:	781b      	ldrb	r3, [r3, #0]
 8023d98:	0018      	movs	r0, r3
 8023d9a:	f7fa ff29 	bl	801ebf0 <USBPD_DPM_RequestDataRoleSwap>
 8023d9e:	0003      	movs	r3, r0
 8023da0:	7023      	strb	r3, [r4, #0]
      break;
 8023da2:	e28b      	b.n	80242bc <Request_MessageReq+0x5f4>
    case GUI_MSG_PR_SWAP :
      status = USBPD_DPM_RequestPowerRoleSwap(PortNum);
 8023da4:	233f      	movs	r3, #63	; 0x3f
 8023da6:	18fc      	adds	r4, r7, r3
 8023da8:	230f      	movs	r3, #15
 8023daa:	18fb      	adds	r3, r7, r3
 8023dac:	781b      	ldrb	r3, [r3, #0]
 8023dae:	0018      	movs	r0, r3
 8023db0:	f7fa ff64 	bl	801ec7c <USBPD_DPM_RequestPowerRoleSwap>
 8023db4:	0003      	movs	r3, r0
 8023db6:	7023      	strb	r3, [r4, #0]
      break;
 8023db8:	e280      	b.n	80242bc <Request_MessageReq+0x5f4>
    case GUI_MSG_VCONN_SWAP :
      status = USBPD_DPM_RequestVconnSwap(PortNum);
 8023dba:	233f      	movs	r3, #63	; 0x3f
 8023dbc:	18fc      	adds	r4, r7, r3
 8023dbe:	230f      	movs	r3, #15
 8023dc0:	18fb      	adds	r3, r7, r3
 8023dc2:	781b      	ldrb	r3, [r3, #0]
 8023dc4:	0018      	movs	r0, r3
 8023dc6:	f7fa ff8f 	bl	801ece8 <USBPD_DPM_RequestVconnSwap>
 8023dca:	0003      	movs	r3, r0
 8023dcc:	7023      	strb	r3, [r4, #0]
      break;
 8023dce:	e275      	b.n	80242bc <Request_MessageReq+0x5f4>
    case GUI_MSG_SOURCE_CAPA :
      status = USBPD_DPM_RequestSourceCapability(PortNum);
 8023dd0:	233f      	movs	r3, #63	; 0x3f
 8023dd2:	18fc      	adds	r4, r7, r3
 8023dd4:	230f      	movs	r3, #15
 8023dd6:	18fb      	adds	r3, r7, r3
 8023dd8:	781b      	ldrb	r3, [r3, #0]
 8023dda:	0018      	movs	r0, r3
 8023ddc:	f7fb f814 	bl	801ee08 <USBPD_DPM_RequestSourceCapability>
 8023de0:	0003      	movs	r3, r0
 8023de2:	7023      	strb	r3, [r4, #0]
      break;
 8023de4:	e26a      	b.n	80242bc <Request_MessageReq+0x5f4>
    case GUI_MSG_REQUEST :
    {
      uint16_t voltage = 0;
 8023de6:	233c      	movs	r3, #60	; 0x3c
 8023de8:	18fb      	adds	r3, r7, r3
 8023dea:	2200      	movs	r2, #0
 8023dec:	801a      	strh	r2, [r3, #0]
      uint8_t nb_expected_tag = 0U;
 8023dee:	233b      	movs	r3, #59	; 0x3b
 8023df0:	18fb      	adds	r3, r7, r3
 8023df2:	2200      	movs	r2, #0
 8023df4:	701a      	strb	r2, [r3, #0]
      uint8_t index_pdo = 0;
 8023df6:	233a      	movs	r3, #58	; 0x3a
 8023df8:	18fb      	adds	r3, r7, r3
 8023dfa:	2200      	movs	r2, #0
 8023dfc:	701a      	strb	r2, [r3, #0]
      if (length > TLV_SIZE_MAX)
 8023dfe:	211c      	movs	r1, #28
 8023e00:	187b      	adds	r3, r7, r1
 8023e02:	881a      	ldrh	r2, [r3, #0]
 8023e04:	2380      	movs	r3, #128	; 0x80
 8023e06:	005b      	lsls	r3, r3, #1
 8023e08:	429a      	cmp	r2, r3
 8023e0a:	d900      	bls.n	8023e0e <Request_MessageReq+0x146>
 8023e0c:	e239      	b.n	8024282 <Request_MessageReq+0x5ba>
      {
        break;
      }
      (void)TLV_get(&process_tlv, &tag, &length, &value);
 8023e0e:	2318      	movs	r3, #24
 8023e10:	18fb      	adds	r3, r7, r3
 8023e12:	187a      	adds	r2, r7, r1
 8023e14:	211e      	movs	r1, #30
 8023e16:	1879      	adds	r1, r7, r1
 8023e18:	202c      	movs	r0, #44	; 0x2c
 8023e1a:	1838      	adds	r0, r7, r0
 8023e1c:	f7fe fb02 	bl	8022424 <TLV_get>
      while ((0U != length) && (TLV_SIZE_MAX > length) && (nb_expected_tag < 2U))
 8023e20:	e02c      	b.n	8023e7c <Request_MessageReq+0x1b4>
      {
        nb_expected_tag++;
 8023e22:	213b      	movs	r1, #59	; 0x3b
 8023e24:	187b      	adds	r3, r7, r1
 8023e26:	781a      	ldrb	r2, [r3, #0]
 8023e28:	187b      	adds	r3, r7, r1
 8023e2a:	3201      	adds	r2, #1
 8023e2c:	701a      	strb	r2, [r3, #0]
        if (GUI_PARAM_MSG_RDOPOSITION == (USBPD_GUI_Tag_ParamMsg)tag)
 8023e2e:	231e      	movs	r3, #30
 8023e30:	18fb      	adds	r3, r7, r3
 8023e32:	781b      	ldrb	r3, [r3, #0]
 8023e34:	2b01      	cmp	r3, #1
 8023e36:	d105      	bne.n	8023e44 <Request_MessageReq+0x17c>
        {
          index_pdo = value[0];
 8023e38:	69ba      	ldr	r2, [r7, #24]
 8023e3a:	233a      	movs	r3, #58	; 0x3a
 8023e3c:	18fb      	adds	r3, r7, r3
 8023e3e:	7812      	ldrb	r2, [r2, #0]
 8023e40:	701a      	strb	r2, [r3, #0]
 8023e42:	e011      	b.n	8023e68 <Request_MessageReq+0x1a0>
        }
        else if (GUI_PARAM_MSG_REQUESTEDVOLTAGE == (USBPD_GUI_Tag_ParamMsg)tag)
 8023e44:	231e      	movs	r3, #30
 8023e46:	18fb      	adds	r3, r7, r3
 8023e48:	781b      	ldrb	r3, [r3, #0]
 8023e4a:	2b02      	cmp	r3, #2
 8023e4c:	d10c      	bne.n	8023e68 <Request_MessageReq+0x1a0>
        {
          voltage = USBPD_LE16(&value[0]);
 8023e4e:	69bb      	ldr	r3, [r7, #24]
 8023e50:	781b      	ldrb	r3, [r3, #0]
 8023e52:	b299      	uxth	r1, r3
 8023e54:	69bb      	ldr	r3, [r7, #24]
 8023e56:	3301      	adds	r3, #1
 8023e58:	781b      	ldrb	r3, [r3, #0]
 8023e5a:	b29b      	uxth	r3, r3
 8023e5c:	021b      	lsls	r3, r3, #8
 8023e5e:	b29a      	uxth	r2, r3
 8023e60:	233c      	movs	r3, #60	; 0x3c
 8023e62:	18fb      	adds	r3, r7, r3
 8023e64:	188a      	adds	r2, r1, r2
 8023e66:	801a      	strh	r2, [r3, #0]
        else
        {
          /* Nothing to do */
        }

        (void)TLV_get(&process_tlv, &tag, &length, &value);
 8023e68:	2318      	movs	r3, #24
 8023e6a:	18fb      	adds	r3, r7, r3
 8023e6c:	221c      	movs	r2, #28
 8023e6e:	18ba      	adds	r2, r7, r2
 8023e70:	211e      	movs	r1, #30
 8023e72:	1879      	adds	r1, r7, r1
 8023e74:	202c      	movs	r0, #44	; 0x2c
 8023e76:	1838      	adds	r0, r7, r0
 8023e78:	f7fe fad4 	bl	8022424 <TLV_get>
      while ((0U != length) && (TLV_SIZE_MAX > length) && (nb_expected_tag < 2U))
 8023e7c:	221c      	movs	r2, #28
 8023e7e:	18bb      	adds	r3, r7, r2
 8023e80:	881b      	ldrh	r3, [r3, #0]
 8023e82:	2b00      	cmp	r3, #0
 8023e84:	d008      	beq.n	8023e98 <Request_MessageReq+0x1d0>
 8023e86:	18bb      	adds	r3, r7, r2
 8023e88:	881b      	ldrh	r3, [r3, #0]
 8023e8a:	2bff      	cmp	r3, #255	; 0xff
 8023e8c:	d804      	bhi.n	8023e98 <Request_MessageReq+0x1d0>
 8023e8e:	233b      	movs	r3, #59	; 0x3b
 8023e90:	18fb      	adds	r3, r7, r3
 8023e92:	781b      	ldrb	r3, [r3, #0]
 8023e94:	2b01      	cmp	r3, #1
 8023e96:	d9c4      	bls.n	8023e22 <Request_MessageReq+0x15a>
      }
      if (2U == nb_expected_tag)
 8023e98:	233b      	movs	r3, #59	; 0x3b
 8023e9a:	18fb      	adds	r3, r7, r3
 8023e9c:	781b      	ldrb	r3, [r3, #0]
 8023e9e:	2b02      	cmp	r3, #2
 8023ea0:	d000      	beq.n	8023ea4 <Request_MessageReq+0x1dc>
 8023ea2:	e1f0      	b.n	8024286 <Request_MessageReq+0x5be>
      {
        status = USBPD_DPM_RequestMessageRequest(PortNum, index_pdo, voltage);
 8023ea4:	233f      	movs	r3, #63	; 0x3f
 8023ea6:	18fc      	adds	r4, r7, r3
 8023ea8:	233c      	movs	r3, #60	; 0x3c
 8023eaa:	18fb      	adds	r3, r7, r3
 8023eac:	881a      	ldrh	r2, [r3, #0]
 8023eae:	233a      	movs	r3, #58	; 0x3a
 8023eb0:	18fb      	adds	r3, r7, r3
 8023eb2:	7819      	ldrb	r1, [r3, #0]
 8023eb4:	230f      	movs	r3, #15
 8023eb6:	18fb      	adds	r3, r7, r3
 8023eb8:	781b      	ldrb	r3, [r3, #0]
 8023eba:	0018      	movs	r0, r3
 8023ebc:	f7fa fd4a 	bl	801e954 <USBPD_DPM_RequestMessageRequest>
 8023ec0:	0003      	movs	r3, r0
 8023ec2:	7023      	strb	r3, [r4, #0]
      }
      break;
 8023ec4:	e1df      	b.n	8024286 <Request_MessageReq+0x5be>
    }
    case GUI_MSG_SOFT_RESET :
      (void)TLV_get(&process_tlv, &tag, &length, &value);
 8023ec6:	2318      	movs	r3, #24
 8023ec8:	18fb      	adds	r3, r7, r3
 8023eca:	221c      	movs	r2, #28
 8023ecc:	18ba      	adds	r2, r7, r2
 8023ece:	241e      	movs	r4, #30
 8023ed0:	1939      	adds	r1, r7, r4
 8023ed2:	202c      	movs	r0, #44	; 0x2c
 8023ed4:	1838      	adds	r0, r7, r0
 8023ed6:	f7fe faa5 	bl	8022424 <TLV_get>
      if (GUI_PARAM_MSG_SOPTYPE == (USBPD_GUI_Tag_ParamMsg)tag)
 8023eda:	193b      	adds	r3, r7, r4
 8023edc:	781b      	ldrb	r3, [r3, #0]
 8023ede:	2b00      	cmp	r3, #0
 8023ee0:	d000      	beq.n	8023ee4 <Request_MessageReq+0x21c>
 8023ee2:	e1d2      	b.n	802428a <Request_MessageReq+0x5c2>
      {
        status = USBPD_DPM_RequestSoftReset(PortNum, (USBPD_SOPType_TypeDef)value[0]);
 8023ee4:	69bb      	ldr	r3, [r7, #24]
 8023ee6:	781a      	ldrb	r2, [r3, #0]
 8023ee8:	233f      	movs	r3, #63	; 0x3f
 8023eea:	18fc      	adds	r4, r7, r3
 8023eec:	230f      	movs	r3, #15
 8023eee:	18fb      	adds	r3, r7, r3
 8023ef0:	781b      	ldrb	r3, [r3, #0]
 8023ef2:	0011      	movs	r1, r2
 8023ef4:	0018      	movs	r0, r3
 8023ef6:	f7fa ff3d 	bl	801ed74 <USBPD_DPM_RequestSoftReset>
 8023efa:	0003      	movs	r3, r0
 8023efc:	7023      	strb	r3, [r4, #0]
      }
      break;
 8023efe:	e1c4      	b.n	802428a <Request_MessageReq+0x5c2>
    case GUI_MSG_HARD_RESET :
      status = USBPD_DPM_RequestHardReset(PortNum);
 8023f00:	233f      	movs	r3, #63	; 0x3f
 8023f02:	18fc      	adds	r4, r7, r3
 8023f04:	230f      	movs	r3, #15
 8023f06:	18fb      	adds	r3, r7, r3
 8023f08:	781b      	ldrb	r3, [r3, #0]
 8023f0a:	0018      	movs	r0, r3
 8023f0c:	f7fa fc0e 	bl	801e72c <USBPD_DPM_RequestHardReset>
 8023f10:	0003      	movs	r3, r0
 8023f12:	7023      	strb	r3, [r4, #0]
      break;
 8023f14:	e1d2      	b.n	80242bc <Request_MessageReq+0x5f4>
    case GUI_MSG_CABLE_RESET :
      status = USBPD_DPM_RequestCableReset(PortNum);
 8023f16:	233f      	movs	r3, #63	; 0x3f
 8023f18:	18fc      	adds	r4, r7, r3
 8023f1a:	230f      	movs	r3, #15
 8023f1c:	18fb      	adds	r3, r7, r3
 8023f1e:	781b      	ldrb	r3, [r3, #0]
 8023f20:	0018      	movs	r0, r3
 8023f22:	f7fa fc47 	bl	801e7b4 <USBPD_DPM_RequestCableReset>
 8023f26:	0003      	movs	r3, r0
 8023f28:	7023      	strb	r3, [r4, #0]
      break;
 8023f2a:	e1c7      	b.n	80242bc <Request_MessageReq+0x5f4>
    }
    break;
#endif /* _VDM */
    case GUI_MSG_FREE_TEXT :
    {
      uint8_t nb_expected_tag = 0U;
 8023f2c:	2339      	movs	r3, #57	; 0x39
 8023f2e:	18fb      	adds	r3, r7, r3
 8023f30:	2200      	movs	r2, #0
 8023f32:	701a      	strb	r2, [r3, #0]
      if (length > TLV_SIZE_MAX)
 8023f34:	211c      	movs	r1, #28
 8023f36:	187b      	adds	r3, r7, r1
 8023f38:	881a      	ldrh	r2, [r3, #0]
 8023f3a:	2380      	movs	r3, #128	; 0x80
 8023f3c:	005b      	lsls	r3, r3, #1
 8023f3e:	429a      	cmp	r2, r3
 8023f40:	d900      	bls.n	8023f44 <Request_MessageReq+0x27c>
 8023f42:	e1a4      	b.n	802428e <Request_MessageReq+0x5c6>
      {
        break;
      }
      (void)TLV_get(&process_tlv, &tag, &length, &value);
 8023f44:	2318      	movs	r3, #24
 8023f46:	18fb      	adds	r3, r7, r3
 8023f48:	187a      	adds	r2, r7, r1
 8023f4a:	211e      	movs	r1, #30
 8023f4c:	1879      	adds	r1, r7, r1
 8023f4e:	202c      	movs	r0, #44	; 0x2c
 8023f50:	1838      	adds	r0, r7, r0
 8023f52:	f7fe fa67 	bl	8022424 <TLV_get>
      while ((0U != length) && (TLV_SIZE_MAX > length) && (nb_expected_tag < 1U))
 8023f56:	e005      	b.n	8023f64 <Request_MessageReq+0x29c>
      {
        nb_expected_tag++;
 8023f58:	2139      	movs	r1, #57	; 0x39
 8023f5a:	187b      	adds	r3, r7, r1
 8023f5c:	781a      	ldrb	r2, [r3, #0]
 8023f5e:	187b      	adds	r3, r7, r1
 8023f60:	3201      	adds	r2, #1
 8023f62:	701a      	strb	r2, [r3, #0]
      while ((0U != length) && (TLV_SIZE_MAX > length) && (nb_expected_tag < 1U))
 8023f64:	221c      	movs	r2, #28
 8023f66:	18bb      	adds	r3, r7, r2
 8023f68:	881b      	ldrh	r3, [r3, #0]
 8023f6a:	2b00      	cmp	r3, #0
 8023f6c:	d008      	beq.n	8023f80 <Request_MessageReq+0x2b8>
 8023f6e:	18bb      	adds	r3, r7, r2
 8023f70:	881b      	ldrh	r3, [r3, #0]
 8023f72:	2bff      	cmp	r3, #255	; 0xff
 8023f74:	d804      	bhi.n	8023f80 <Request_MessageReq+0x2b8>
 8023f76:	2339      	movs	r3, #57	; 0x39
 8023f78:	18fb      	adds	r3, r7, r3
 8023f7a:	781b      	ldrb	r3, [r3, #0]
 8023f7c:	2b00      	cmp	r3, #0
 8023f7e:	d0eb      	beq.n	8023f58 <Request_MessageReq+0x290>
      }
      if (1U == nb_expected_tag)
 8023f80:	2339      	movs	r3, #57	; 0x39
 8023f82:	18fb      	adds	r3, r7, r3
 8023f84:	781b      	ldrb	r3, [r3, #0]
 8023f86:	2b01      	cmp	r3, #1
 8023f88:	d000      	beq.n	8023f8c <Request_MessageReq+0x2c4>
 8023f8a:	e182      	b.n	8024292 <Request_MessageReq+0x5ca>
      {
        status = Manage_FreeText(PortNum, value, length);
 8023f8c:	69b9      	ldr	r1, [r7, #24]
 8023f8e:	231c      	movs	r3, #28
 8023f90:	18fb      	adds	r3, r7, r3
 8023f92:	881a      	ldrh	r2, [r3, #0]
 8023f94:	233f      	movs	r3, #63	; 0x3f
 8023f96:	18fc      	adds	r4, r7, r3
 8023f98:	230f      	movs	r3, #15
 8023f9a:	18fb      	adds	r3, r7, r3
 8023f9c:	781b      	ldrb	r3, [r3, #0]
 8023f9e:	0018      	movs	r0, r3
 8023fa0:	f001 f9d6 	bl	8025350 <Manage_FreeText>
 8023fa4:	0003      	movs	r3, r0
 8023fa6:	7023      	strb	r3, [r4, #0]
      }
      break;
 8023fa8:	e173      	b.n	8024292 <Request_MessageReq+0x5ca>
    }
#ifdef USBPD_REV30_SUPPORT
    case GUI_MSG_FR_SWAP :
      status = USBPD_DPM_RequestFastRoleSwap(PortNum);
 8023faa:	233f      	movs	r3, #63	; 0x3f
 8023fac:	18fc      	adds	r4, r7, r3
 8023fae:	230f      	movs	r3, #15
 8023fb0:	18fb      	adds	r3, r7, r3
 8023fb2:	781b      	ldrb	r3, [r3, #0]
 8023fb4:	0018      	movs	r0, r3
 8023fb6:	f7fb f923 	bl	801f200 <USBPD_DPM_RequestFastRoleSwap>
 8023fba:	0003      	movs	r3, r0
 8023fbc:	7023      	strb	r3, [r4, #0]
      break;
 8023fbe:	e17d      	b.n	80242bc <Request_MessageReq+0x5f4>
    case GUI_MSG_GET_PPS_STATUS :
      status = USBPD_DPM_RequestGetPPS_Status(PortNum);
 8023fc0:	233f      	movs	r3, #63	; 0x3f
 8023fc2:	18fc      	adds	r4, r7, r3
 8023fc4:	230f      	movs	r3, #15
 8023fc6:	18fb      	adds	r3, r7, r3
 8023fc8:	781b      	ldrb	r3, [r3, #0]
 8023fca:	0018      	movs	r0, r3
 8023fcc:	f7fb f88c 	bl	801f0e8 <USBPD_DPM_RequestGetPPS_Status>
 8023fd0:	0003      	movs	r3, r0
 8023fd2:	7023      	strb	r3, [r4, #0]
      break;
 8023fd4:	e172      	b.n	80242bc <Request_MessageReq+0x5f4>
    case GUI_MSG_GET_COUNTRY_CODES :
      status = USBPD_DPM_RequestGetCountryCodes(PortNum);
 8023fd6:	233f      	movs	r3, #63	; 0x3f
 8023fd8:	18fc      	adds	r4, r7, r3
 8023fda:	230f      	movs	r3, #15
 8023fdc:	18fb      	adds	r3, r7, r3
 8023fde:	781b      	ldrb	r3, [r3, #0]
 8023fe0:	0018      	movs	r0, r3
 8023fe2:	f7fb f953 	bl	801f28c <USBPD_DPM_RequestGetCountryCodes>
 8023fe6:	0003      	movs	r3, r0
 8023fe8:	7023      	strb	r3, [r4, #0]
      break;
 8023fea:	e167      	b.n	80242bc <Request_MessageReq+0x5f4>
    case GUI_MSG_GET_STATUS :
      status = USBPD_DPM_RequestGetStatus(PortNum);
 8023fec:	233f      	movs	r3, #63	; 0x3f
 8023fee:	18fc      	adds	r4, r7, r3
 8023ff0:	230f      	movs	r3, #15
 8023ff2:	18fb      	adds	r3, r7, r3
 8023ff4:	781b      	ldrb	r3, [r3, #0]
 8023ff6:	0018      	movs	r0, r3
 8023ff8:	f7fb f8bc 	bl	801f174 <USBPD_DPM_RequestGetStatus>
 8023ffc:	0003      	movs	r3, r0
 8023ffe:	7023      	strb	r3, [r4, #0]
      break;
 8024000:	e15c      	b.n	80242bc <Request_MessageReq+0x5f4>
    case GUI_MSG_GET_SOURCE_CAPA_EXTENDED :
      status = USBPD_DPM_RequestGetSourceCapabilityExt(PortNum);
 8024002:	233f      	movs	r3, #63	; 0x3f
 8024004:	18fc      	adds	r4, r7, r3
 8024006:	230f      	movs	r3, #15
 8024008:	18fb      	adds	r3, r7, r3
 802400a:	781b      	ldrb	r3, [r3, #0]
 802400c:	0018      	movs	r0, r3
 802400e:	f7fa ff89 	bl	801ef24 <USBPD_DPM_RequestGetSourceCapabilityExt>
 8024012:	0003      	movs	r3, r0
 8024014:	7023      	strb	r3, [r4, #0]
      break;
 8024016:	e151      	b.n	80242bc <Request_MessageReq+0x5f4>
    case GUI_MSG_GET_SINK_CAPA_EXTENDED :
      status = USBPD_DPM_RequestGetSinkCapabilityExt(PortNum);
 8024018:	233f      	movs	r3, #63	; 0x3f
 802401a:	18fc      	adds	r4, r7, r3
 802401c:	230f      	movs	r3, #15
 802401e:	18fb      	adds	r3, r7, r3
 8024020:	781b      	ldrb	r3, [r3, #0]
 8024022:	0018      	movs	r0, r3
 8024024:	f7fa ffc4 	bl	801efb0 <USBPD_DPM_RequestGetSinkCapabilityExt>
 8024028:	0003      	movs	r3, r0
 802402a:	7023      	strb	r3, [r4, #0]
      break;
 802402c:	e146      	b.n	80242bc <Request_MessageReq+0x5f4>
    case GUI_MSG_ALERT :
      if (length > TLV_SIZE_MAX)
 802402e:	211c      	movs	r1, #28
 8024030:	187b      	adds	r3, r7, r1
 8024032:	881a      	ldrh	r2, [r3, #0]
 8024034:	2380      	movs	r3, #128	; 0x80
 8024036:	005b      	lsls	r3, r3, #1
 8024038:	429a      	cmp	r2, r3
 802403a:	d900      	bls.n	802403e <Request_MessageReq+0x376>
 802403c:	e12b      	b.n	8024296 <Request_MessageReq+0x5ce>
      {
        break;
      }
      (void)TLV_get(&process_tlv, &tag, &length, &value);
 802403e:	2318      	movs	r3, #24
 8024040:	18fb      	adds	r3, r7, r3
 8024042:	187a      	adds	r2, r7, r1
 8024044:	241e      	movs	r4, #30
 8024046:	1939      	adds	r1, r7, r4
 8024048:	202c      	movs	r0, #44	; 0x2c
 802404a:	1838      	adds	r0, r7, r0
 802404c:	f7fe f9ea 	bl	8022424 <TLV_get>
      if (GUI_PARAM_MSG_ALERTMSG == (USBPD_GUI_Tag_ParamMsg)tag)
 8024050:	193b      	adds	r3, r7, r4
 8024052:	781b      	ldrb	r3, [r3, #0]
 8024054:	2b04      	cmp	r3, #4
 8024056:	d000      	beq.n	802405a <Request_MessageReq+0x392>
 8024058:	e11f      	b.n	802429a <Request_MessageReq+0x5d2>
      {
        USBPD_ADO_TypeDef alert;
        alert.d32 = USBPD_LE32(&value[0]);
 802405a:	69bb      	ldr	r3, [r7, #24]
 802405c:	781b      	ldrb	r3, [r3, #0]
 802405e:	001a      	movs	r2, r3
 8024060:	69bb      	ldr	r3, [r7, #24]
 8024062:	3301      	adds	r3, #1
 8024064:	781b      	ldrb	r3, [r3, #0]
 8024066:	021b      	lsls	r3, r3, #8
 8024068:	18d2      	adds	r2, r2, r3
 802406a:	69bb      	ldr	r3, [r7, #24]
 802406c:	3302      	adds	r3, #2
 802406e:	781b      	ldrb	r3, [r3, #0]
 8024070:	041b      	lsls	r3, r3, #16
 8024072:	18d2      	adds	r2, r2, r3
 8024074:	69bb      	ldr	r3, [r7, #24]
 8024076:	3303      	adds	r3, #3
 8024078:	781b      	ldrb	r3, [r3, #0]
 802407a:	061b      	lsls	r3, r3, #24
 802407c:	18d3      	adds	r3, r2, r3
 802407e:	617b      	str	r3, [r7, #20]
        status = USBPD_DPM_RequestAlert(PortNum, alert);
 8024080:	233f      	movs	r3, #63	; 0x3f
 8024082:	18fc      	adds	r4, r7, r3
 8024084:	697a      	ldr	r2, [r7, #20]
 8024086:	230f      	movs	r3, #15
 8024088:	18fb      	adds	r3, r7, r3
 802408a:	781b      	ldrb	r3, [r3, #0]
 802408c:	0011      	movs	r1, r2
 802408e:	0018      	movs	r0, r3
 8024090:	f7fa ff00 	bl	801ee94 <USBPD_DPM_RequestAlert>
 8024094:	0003      	movs	r3, r0
 8024096:	7023      	strb	r3, [r4, #0]
      }
      break;
 8024098:	e0ff      	b.n	802429a <Request_MessageReq+0x5d2>
 802409a:	46c0      	nop			; (mov r8, r8)
 802409c:	0802b078 	.word	0x0802b078
    case GUI_MSG_GET_COUNTRY_INFO :
      if (length > TLV_SIZE_MAX)
 80240a0:	211c      	movs	r1, #28
 80240a2:	187b      	adds	r3, r7, r1
 80240a4:	881a      	ldrh	r2, [r3, #0]
 80240a6:	2380      	movs	r3, #128	; 0x80
 80240a8:	005b      	lsls	r3, r3, #1
 80240aa:	429a      	cmp	r2, r3
 80240ac:	d900      	bls.n	80240b0 <Request_MessageReq+0x3e8>
 80240ae:	e0f6      	b.n	802429e <Request_MessageReq+0x5d6>
      {
        break;
      }
      (void)TLV_get(&process_tlv, &tag, &length, &value);
 80240b0:	2318      	movs	r3, #24
 80240b2:	18fb      	adds	r3, r7, r3
 80240b4:	187a      	adds	r2, r7, r1
 80240b6:	241e      	movs	r4, #30
 80240b8:	1939      	adds	r1, r7, r4
 80240ba:	202c      	movs	r0, #44	; 0x2c
 80240bc:	1838      	adds	r0, r7, r0
 80240be:	f7fe f9b1 	bl	8022424 <TLV_get>
      if (GUI_PARAM_MSG_COUNTRYCODE == (USBPD_GUI_Tag_ParamMsg)tag)
 80240c2:	193b      	adds	r3, r7, r4
 80240c4:	781b      	ldrb	r3, [r3, #0]
 80240c6:	2b05      	cmp	r3, #5
 80240c8:	d000      	beq.n	80240cc <Request_MessageReq+0x404>
 80240ca:	e0ea      	b.n	80242a2 <Request_MessageReq+0x5da>
      {
        uint16_t country_code;
        country_code = USBPD_LE16(&value[0]);
 80240cc:	69bb      	ldr	r3, [r7, #24]
 80240ce:	781b      	ldrb	r3, [r3, #0]
 80240d0:	b299      	uxth	r1, r3
 80240d2:	69bb      	ldr	r3, [r7, #24]
 80240d4:	3301      	adds	r3, #1
 80240d6:	781b      	ldrb	r3, [r3, #0]
 80240d8:	b29b      	uxth	r3, r3
 80240da:	021b      	lsls	r3, r3, #8
 80240dc:	b29a      	uxth	r2, r3
 80240de:	2034      	movs	r0, #52	; 0x34
 80240e0:	183b      	adds	r3, r7, r0
 80240e2:	188a      	adds	r2, r1, r2
 80240e4:	801a      	strh	r2, [r3, #0]
        status = USBPD_DPM_RequestGetCountryInfo(PortNum, country_code);
 80240e6:	233f      	movs	r3, #63	; 0x3f
 80240e8:	18fc      	adds	r4, r7, r3
 80240ea:	183b      	adds	r3, r7, r0
 80240ec:	881a      	ldrh	r2, [r3, #0]
 80240ee:	230f      	movs	r3, #15
 80240f0:	18fb      	adds	r3, r7, r3
 80240f2:	781b      	ldrb	r3, [r3, #0]
 80240f4:	0011      	movs	r1, r2
 80240f6:	0018      	movs	r0, r3
 80240f8:	f7fb f90e 	bl	801f318 <USBPD_DPM_RequestGetCountryInfo>
 80240fc:	0003      	movs	r3, r0
 80240fe:	7023      	strb	r3, [r4, #0]
      }
      break;
 8024100:	e0cf      	b.n	80242a2 <Request_MessageReq+0x5da>
    case GUI_MSG_GET_BAT_CAPA :
      if (length > TLV_SIZE_MAX)
 8024102:	211c      	movs	r1, #28
 8024104:	187b      	adds	r3, r7, r1
 8024106:	881a      	ldrh	r2, [r3, #0]
 8024108:	2380      	movs	r3, #128	; 0x80
 802410a:	005b      	lsls	r3, r3, #1
 802410c:	429a      	cmp	r2, r3
 802410e:	d900      	bls.n	8024112 <Request_MessageReq+0x44a>
 8024110:	e0c9      	b.n	80242a6 <Request_MessageReq+0x5de>
      {
        break;
      }
      (void)TLV_get(&process_tlv, &tag, &length, &value);
 8024112:	2318      	movs	r3, #24
 8024114:	18fb      	adds	r3, r7, r3
 8024116:	187a      	adds	r2, r7, r1
 8024118:	241e      	movs	r4, #30
 802411a:	1939      	adds	r1, r7, r4
 802411c:	202c      	movs	r0, #44	; 0x2c
 802411e:	1838      	adds	r0, r7, r0
 8024120:	f7fe f980 	bl	8022424 <TLV_get>
      if (GUI_PARAM_MSG_BATTERYREF == (USBPD_GUI_Tag_ParamMsg)tag)
 8024124:	193b      	adds	r3, r7, r4
 8024126:	781b      	ldrb	r3, [r3, #0]
 8024128:	2b0c      	cmp	r3, #12
 802412a:	d000      	beq.n	802412e <Request_MessageReq+0x466>
 802412c:	e0bd      	b.n	80242aa <Request_MessageReq+0x5e2>
      {
        status = USBPD_DPM_RequestGetBatteryCapability(PortNum, (uint8_t *)&value[0]);
 802412e:	69ba      	ldr	r2, [r7, #24]
 8024130:	233f      	movs	r3, #63	; 0x3f
 8024132:	18fc      	adds	r4, r7, r3
 8024134:	230f      	movs	r3, #15
 8024136:	18fb      	adds	r3, r7, r3
 8024138:	781b      	ldrb	r3, [r3, #0]
 802413a:	0011      	movs	r1, r2
 802413c:	0018      	movs	r0, r3
 802413e:	f7fb f935 	bl	801f3ac <USBPD_DPM_RequestGetBatteryCapability>
 8024142:	0003      	movs	r3, r0
 8024144:	7023      	strb	r3, [r4, #0]
      }
      break;
 8024146:	e0b0      	b.n	80242aa <Request_MessageReq+0x5e2>
    case GUI_MSG_GET_BAT_STATUS :
      if (length > TLV_SIZE_MAX)
 8024148:	211c      	movs	r1, #28
 802414a:	187b      	adds	r3, r7, r1
 802414c:	881a      	ldrh	r2, [r3, #0]
 802414e:	2380      	movs	r3, #128	; 0x80
 8024150:	005b      	lsls	r3, r3, #1
 8024152:	429a      	cmp	r2, r3
 8024154:	d900      	bls.n	8024158 <Request_MessageReq+0x490>
 8024156:	e0aa      	b.n	80242ae <Request_MessageReq+0x5e6>
      {
        break;
      }
      (void)TLV_get(&process_tlv, &tag, &length, &value);
 8024158:	2318      	movs	r3, #24
 802415a:	18fb      	adds	r3, r7, r3
 802415c:	187a      	adds	r2, r7, r1
 802415e:	241e      	movs	r4, #30
 8024160:	1939      	adds	r1, r7, r4
 8024162:	202c      	movs	r0, #44	; 0x2c
 8024164:	1838      	adds	r0, r7, r0
 8024166:	f7fe f95d 	bl	8022424 <TLV_get>
      if (GUI_PARAM_MSG_BATTERYREF == (USBPD_GUI_Tag_ParamMsg)tag)
 802416a:	193b      	adds	r3, r7, r4
 802416c:	781b      	ldrb	r3, [r3, #0]
 802416e:	2b0c      	cmp	r3, #12
 8024170:	d000      	beq.n	8024174 <Request_MessageReq+0x4ac>
 8024172:	e09e      	b.n	80242b2 <Request_MessageReq+0x5ea>
      {
        status = USBPD_DPM_RequestGetBatteryStatus(PortNum, (uint8_t *)&value[0]);
 8024174:	69ba      	ldr	r2, [r7, #24]
 8024176:	233f      	movs	r3, #63	; 0x3f
 8024178:	18fc      	adds	r4, r7, r3
 802417a:	230f      	movs	r3, #15
 802417c:	18fb      	adds	r3, r7, r3
 802417e:	781b      	ldrb	r3, [r3, #0]
 8024180:	0011      	movs	r1, r2
 8024182:	0018      	movs	r0, r3
 8024184:	f7fb f95c 	bl	801f440 <USBPD_DPM_RequestGetBatteryStatus>
 8024188:	0003      	movs	r3, r0
 802418a:	7023      	strb	r3, [r4, #0]
      }
      break;
 802418c:	e091      	b.n	80242b2 <Request_MessageReq+0x5ea>
    case GUI_MSG_GET_MANU_INFO :
    {
      uint8_t manu_info[2];
      uint8_t nb_expected_tag = 0U;
 802418e:	2338      	movs	r3, #56	; 0x38
 8024190:	18fb      	adds	r3, r7, r3
 8024192:	2200      	movs	r2, #0
 8024194:	701a      	strb	r2, [r3, #0]
      uint8_t sop = (uint8_t)USBPD_SOPTYPE_SOP;
 8024196:	2337      	movs	r3, #55	; 0x37
 8024198:	18fb      	adds	r3, r7, r3
 802419a:	2200      	movs	r2, #0
 802419c:	701a      	strb	r2, [r3, #0]
      if (length > TLV_SIZE_MAX)
 802419e:	211c      	movs	r1, #28
 80241a0:	187b      	adds	r3, r7, r1
 80241a2:	881a      	ldrh	r2, [r3, #0]
 80241a4:	2380      	movs	r3, #128	; 0x80
 80241a6:	005b      	lsls	r3, r3, #1
 80241a8:	429a      	cmp	r2, r3
 80241aa:	d900      	bls.n	80241ae <Request_MessageReq+0x4e6>
 80241ac:	e083      	b.n	80242b6 <Request_MessageReq+0x5ee>
      {
        break;
      }
      (void)TLV_get(&process_tlv, &tag, &length, &value);
 80241ae:	2318      	movs	r3, #24
 80241b0:	18fb      	adds	r3, r7, r3
 80241b2:	187a      	adds	r2, r7, r1
 80241b4:	211e      	movs	r1, #30
 80241b6:	1879      	adds	r1, r7, r1
 80241b8:	202c      	movs	r0, #44	; 0x2c
 80241ba:	1838      	adds	r0, r7, r0
 80241bc:	f7fe f932 	bl	8022424 <TLV_get>
      while ((0U != length) && (TLV_SIZE_MAX > length) && (nb_expected_tag < 3U))
 80241c0:	e02f      	b.n	8024222 <Request_MessageReq+0x55a>
      {
        nb_expected_tag++;
 80241c2:	2138      	movs	r1, #56	; 0x38
 80241c4:	187b      	adds	r3, r7, r1
 80241c6:	781a      	ldrb	r2, [r3, #0]
 80241c8:	187b      	adds	r3, r7, r1
 80241ca:	3201      	adds	r2, #1
 80241cc:	701a      	strb	r2, [r3, #0]
        if (GUI_PARAM_MSG_SOPTYPE == (USBPD_GUI_Tag_ParamMsg)tag)
 80241ce:	231e      	movs	r3, #30
 80241d0:	18fb      	adds	r3, r7, r3
 80241d2:	781b      	ldrb	r3, [r3, #0]
 80241d4:	2b00      	cmp	r3, #0
 80241d6:	d105      	bne.n	80241e4 <Request_MessageReq+0x51c>
        {
          sop = value[0];
 80241d8:	69ba      	ldr	r2, [r7, #24]
 80241da:	2337      	movs	r3, #55	; 0x37
 80241dc:	18fb      	adds	r3, r7, r3
 80241de:	7812      	ldrb	r2, [r2, #0]
 80241e0:	701a      	strb	r2, [r3, #0]
 80241e2:	e014      	b.n	802420e <Request_MessageReq+0x546>
        }
        else if (GUI_PARAM_MSG_BATTERYREF == (USBPD_GUI_Tag_ParamMsg)tag)
 80241e4:	231e      	movs	r3, #30
 80241e6:	18fb      	adds	r3, r7, r3
 80241e8:	781b      	ldrb	r3, [r3, #0]
 80241ea:	2b0c      	cmp	r3, #12
 80241ec:	d105      	bne.n	80241fa <Request_MessageReq+0x532>
        {
          manu_info[1] = value[0];
 80241ee:	69bb      	ldr	r3, [r7, #24]
 80241f0:	781a      	ldrb	r2, [r3, #0]
 80241f2:	2310      	movs	r3, #16
 80241f4:	18fb      	adds	r3, r7, r3
 80241f6:	705a      	strb	r2, [r3, #1]
 80241f8:	e009      	b.n	802420e <Request_MessageReq+0x546>
        }
        else if (GUI_PARAM_MSG_MANUINFODATA == (USBPD_GUI_Tag_ParamMsg)tag)
 80241fa:	231e      	movs	r3, #30
 80241fc:	18fb      	adds	r3, r7, r3
 80241fe:	781b      	ldrb	r3, [r3, #0]
 8024200:	2b0d      	cmp	r3, #13
 8024202:	d104      	bne.n	802420e <Request_MessageReq+0x546>
        {
          manu_info[0] = value[0];
 8024204:	69bb      	ldr	r3, [r7, #24]
 8024206:	781a      	ldrb	r2, [r3, #0]
 8024208:	2310      	movs	r3, #16
 802420a:	18fb      	adds	r3, r7, r3
 802420c:	701a      	strb	r2, [r3, #0]
        else
        {
          /* Nothing to do */
        }

        (void)TLV_get(&process_tlv, &tag, &length, &value);
 802420e:	2318      	movs	r3, #24
 8024210:	18fb      	adds	r3, r7, r3
 8024212:	221c      	movs	r2, #28
 8024214:	18ba      	adds	r2, r7, r2
 8024216:	211e      	movs	r1, #30
 8024218:	1879      	adds	r1, r7, r1
 802421a:	202c      	movs	r0, #44	; 0x2c
 802421c:	1838      	adds	r0, r7, r0
 802421e:	f7fe f901 	bl	8022424 <TLV_get>
      while ((0U != length) && (TLV_SIZE_MAX > length) && (nb_expected_tag < 3U))
 8024222:	221c      	movs	r2, #28
 8024224:	18bb      	adds	r3, r7, r2
 8024226:	881b      	ldrh	r3, [r3, #0]
 8024228:	2b00      	cmp	r3, #0
 802422a:	d008      	beq.n	802423e <Request_MessageReq+0x576>
 802422c:	18bb      	adds	r3, r7, r2
 802422e:	881b      	ldrh	r3, [r3, #0]
 8024230:	2bff      	cmp	r3, #255	; 0xff
 8024232:	d804      	bhi.n	802423e <Request_MessageReq+0x576>
 8024234:	2338      	movs	r3, #56	; 0x38
 8024236:	18fb      	adds	r3, r7, r3
 8024238:	781b      	ldrb	r3, [r3, #0]
 802423a:	2b02      	cmp	r3, #2
 802423c:	d9c1      	bls.n	80241c2 <Request_MessageReq+0x4fa>
      }
      if (3U == nb_expected_tag)
 802423e:	2338      	movs	r3, #56	; 0x38
 8024240:	18fb      	adds	r3, r7, r3
 8024242:	781b      	ldrb	r3, [r3, #0]
 8024244:	2b03      	cmp	r3, #3
 8024246:	d138      	bne.n	80242ba <Request_MessageReq+0x5f2>
      {
        status = USBPD_DPM_RequestGetManufacturerInfo(PortNum, (USBPD_SOPType_TypeDef)sop, (uint8_t *)&manu_info);
 8024248:	233f      	movs	r3, #63	; 0x3f
 802424a:	18fc      	adds	r4, r7, r3
 802424c:	2310      	movs	r3, #16
 802424e:	18fa      	adds	r2, r7, r3
 8024250:	2337      	movs	r3, #55	; 0x37
 8024252:	18fb      	adds	r3, r7, r3
 8024254:	7819      	ldrb	r1, [r3, #0]
 8024256:	230f      	movs	r3, #15
 8024258:	18fb      	adds	r3, r7, r3
 802425a:	781b      	ldrb	r3, [r3, #0]
 802425c:	0018      	movs	r0, r3
 802425e:	f7fa feed 	bl	801f03c <USBPD_DPM_RequestGetManufacturerInfo>
 8024262:	0003      	movs	r3, r0
 8024264:	7023      	strb	r3, [r4, #0]
      }
      break;
 8024266:	e028      	b.n	80242ba <Request_MessageReq+0x5f2>
    }
    case GUI_MSG_SECU_REQUEST :
      status = USBPD_DPM_RequestSecurityRequest(PortNum);
 8024268:	233f      	movs	r3, #63	; 0x3f
 802426a:	18fc      	adds	r4, r7, r3
 802426c:	230f      	movs	r3, #15
 802426e:	18fb      	adds	r3, r7, r3
 8024270:	781b      	ldrb	r3, [r3, #0]
 8024272:	0018      	movs	r0, r3
 8024274:	f7fb f92e 	bl	801f4d4 <USBPD_DPM_RequestSecurityRequest>
 8024278:	0003      	movs	r3, r0
 802427a:	7023      	strb	r3, [r4, #0]
      break;
 802427c:	e01e      	b.n	80242bc <Request_MessageReq+0x5f4>
    case GUI_MSG_FIRM_UPDATE_REQUEST :
      break;
#endif /* USBPD_REV30_SUPPORT */
    default :
      break;
 802427e:	46c0      	nop			; (mov r8, r8)
 8024280:	e01c      	b.n	80242bc <Request_MessageReq+0x5f4>
        break;
 8024282:	46c0      	nop			; (mov r8, r8)
 8024284:	e01a      	b.n	80242bc <Request_MessageReq+0x5f4>
      break;
 8024286:	46c0      	nop			; (mov r8, r8)
 8024288:	e018      	b.n	80242bc <Request_MessageReq+0x5f4>
      break;
 802428a:	46c0      	nop			; (mov r8, r8)
 802428c:	e016      	b.n	80242bc <Request_MessageReq+0x5f4>
        break;
 802428e:	46c0      	nop			; (mov r8, r8)
 8024290:	e014      	b.n	80242bc <Request_MessageReq+0x5f4>
      break;
 8024292:	46c0      	nop			; (mov r8, r8)
 8024294:	e012      	b.n	80242bc <Request_MessageReq+0x5f4>
        break;
 8024296:	46c0      	nop			; (mov r8, r8)
 8024298:	e010      	b.n	80242bc <Request_MessageReq+0x5f4>
      break;
 802429a:	46c0      	nop			; (mov r8, r8)
 802429c:	e00e      	b.n	80242bc <Request_MessageReq+0x5f4>
        break;
 802429e:	46c0      	nop			; (mov r8, r8)
 80242a0:	e00c      	b.n	80242bc <Request_MessageReq+0x5f4>
      break;
 80242a2:	46c0      	nop			; (mov r8, r8)
 80242a4:	e00a      	b.n	80242bc <Request_MessageReq+0x5f4>
        break;
 80242a6:	46c0      	nop			; (mov r8, r8)
 80242a8:	e008      	b.n	80242bc <Request_MessageReq+0x5f4>
      break;
 80242aa:	46c0      	nop			; (mov r8, r8)
 80242ac:	e006      	b.n	80242bc <Request_MessageReq+0x5f4>
        break;
 80242ae:	46c0      	nop			; (mov r8, r8)
 80242b0:	e004      	b.n	80242bc <Request_MessageReq+0x5f4>
      break;
 80242b2:	46c0      	nop			; (mov r8, r8)
 80242b4:	e002      	b.n	80242bc <Request_MessageReq+0x5f4>
        break;
 80242b6:	46c0      	nop			; (mov r8, r8)
 80242b8:	e000      	b.n	80242bc <Request_MessageReq+0x5f4>
      break;
 80242ba:	46c0      	nop			; (mov r8, r8)
  }

  /* Only applies if an error was specified (= if the case couldn't success)*/
  if (USBPD_OK != status)
 80242bc:	223f      	movs	r2, #63	; 0x3f
 80242be:	18bb      	adds	r3, r7, r2
 80242c0:	781b      	ldrb	r3, [r3, #0]
 80242c2:	2b00      	cmp	r3, #0
 80242c4:	d031      	beq.n	802432a <Request_MessageReq+0x662>
  {
    switch (status)
 80242c6:	18bb      	adds	r3, r7, r2
 80242c8:	781b      	ldrb	r3, [r3, #0]
 80242ca:	2b03      	cmp	r3, #3
 80242cc:	d002      	beq.n	80242d4 <Request_MessageReq+0x60c>
 80242ce:	2b04      	cmp	r3, #4
 80242d0:	d005      	beq.n	80242de <Request_MessageReq+0x616>
 80242d2:	e009      	b.n	80242e8 <Request_MessageReq+0x620>
    {
      case USBPD_BUSY:
        error = GUI_REJ_DPM_NOT_READY;
 80242d4:	231f      	movs	r3, #31
 80242d6:	18fb      	adds	r3, r7, r3
 80242d8:	2206      	movs	r2, #6
 80242da:	701a      	strb	r2, [r3, #0]
        break;
 80242dc:	e009      	b.n	80242f2 <Request_MessageReq+0x62a>
      case USBPD_TIMEOUT:
        error = GUI_REJ_DPM_TIMEOUT;
 80242de:	231f      	movs	r3, #31
 80242e0:	18fb      	adds	r3, r7, r3
 80242e2:	2202      	movs	r2, #2
 80242e4:	701a      	strb	r2, [r3, #0]
        break;
 80242e6:	e004      	b.n	80242f2 <Request_MessageReq+0x62a>
      case USBPD_NOTSUPPORTED:
      case USBPD_ERROR:
      default:
        error = GUI_REJ_DPM_REJECT;
 80242e8:	231f      	movs	r3, #31
 80242ea:	18fb      	adds	r3, r7, r3
 80242ec:	2200      	movs	r2, #0
 80242ee:	701a      	strb	r2, [r3, #0]
        break;
 80242f0:	46c0      	nop			; (mov r8, r8)
    }
    TLV_deinit_encode(&send_tlv);
 80242f2:	2420      	movs	r4, #32
 80242f4:	193b      	adds	r3, r7, r4
 80242f6:	0018      	movs	r0, r3
 80242f8:	f7fe f856 	bl	80223a8 <TLV_deinit_encode>
    (void)TLV_init_encode(&send_tlv, __GUI_SET_TAG_ID((PortNum + 1), DPM_MESSAGE_REJ), TLV_SIZE_MAX,
 80242fc:	230f      	movs	r3, #15
 80242fe:	18fb      	adds	r3, r7, r3
 8024300:	781b      	ldrb	r3, [r3, #0]
 8024302:	3301      	adds	r3, #1
 8024304:	015b      	lsls	r3, r3, #5
 8024306:	b25b      	sxtb	r3, r3
 8024308:	220b      	movs	r2, #11
 802430a:	4313      	orrs	r3, r2
 802430c:	b25b      	sxtb	r3, r3
 802430e:	b2d9      	uxtb	r1, r3
 8024310:	687b      	ldr	r3, [r7, #4]
 8024312:	2280      	movs	r2, #128	; 0x80
 8024314:	0052      	lsls	r2, r2, #1
 8024316:	1938      	adds	r0, r7, r4
 8024318:	f7fd fe81 	bl	802201e <TLV_init_encode>
                          pEncodedMsg); /* Turn the tag 0x0A into 0x0B to signal an error*/
    (void)TLV_addValue(&send_tlv, (uint8_t *)&error, 1);
 802431c:	231f      	movs	r3, #31
 802431e:	18f9      	adds	r1, r7, r3
 8024320:	193b      	adds	r3, r7, r4
 8024322:	2201      	movs	r2, #1
 8024324:	0018      	movs	r0, r3
 8024326:	f7fd ffab 	bl	8022280 <TLV_addValue>
  }

  TLV_deinit_encode(&send_tlv);
 802432a:	2320      	movs	r3, #32
 802432c:	18fb      	adds	r3, r7, r3
 802432e:	0018      	movs	r0, r3
 8024330:	f7fe f83a 	bl	80223a8 <TLV_deinit_encode>
  TLV_deinit_decode(&process_tlv);
 8024334:	232c      	movs	r3, #44	; 0x2c
 8024336:	18fb      	adds	r3, r7, r3
 8024338:	0018      	movs	r0, r3
 802433a:	f7fe f8cd 	bl	80224d8 <TLV_deinit_decode>
}
 802433e:	46c0      	nop			; (mov r8, r8)
 8024340:	46bd      	mov	sp, r7
 8024342:	b010      	add	sp, #64	; 0x40
 8024344:	bdb0      	pop	{r4, r5, r7, pc}
 8024346:	46c0      	nop			; (mov r8, r8)

08024348 <Send_DpmConfigSetCnf>:
/**
  * @brief      Application of the received configuration
  * @note       Generation of a TLV instruction to send in the context of DPM_CONFIG_SET
  */
static void Send_DpmConfigSetCnf(uint8_t PortNum, uint8_t *instruction, uint8_t *pEncodedMsg)
{
 8024348:	b5f0      	push	{r4, r5, r6, r7, lr}
 802434a:	b0d5      	sub	sp, #340	; 0x154
 802434c:	af00      	add	r7, sp, #0
 802434e:	60b9      	str	r1, [r7, #8]
 8024350:	607a      	str	r2, [r7, #4]
 8024352:	4bcd      	ldr	r3, [pc, #820]	; (8024688 <Send_DpmConfigSetCnf+0x340>)
 8024354:	24a8      	movs	r4, #168	; 0xa8
 8024356:	0064      	lsls	r4, r4, #1
 8024358:	191b      	adds	r3, r3, r4
 802435a:	19db      	adds	r3, r3, r7
 802435c:	1c02      	adds	r2, r0, #0
 802435e:	701a      	strb	r2, [r3, #0]
    In case there is an error, we use this variable to know when to send a DPM_CONFIG_SET instead
    of a DPM_MESSAGE_CNF. This variable contains the cause if there is one.
  */
  uint8_t *value;
  uint16_t size;
  uint16_t dcdrp = 0;
 8024360:	23a7      	movs	r3, #167	; 0xa7
 8024362:	005b      	lsls	r3, r3, #1
 8024364:	18fb      	adds	r3, r7, r3
 8024366:	2200      	movs	r2, #0
 8024368:	801a      	strh	r2, [r3, #0]
  uint8_t error = 0xFF;
 802436a:	231a      	movs	r3, #26
 802436c:	33ff      	adds	r3, #255	; 0xff
 802436e:	18fb      	adds	r3, r7, r3
 8024370:	22ff      	movs	r2, #255	; 0xff
 8024372:	701a      	strb	r2, [r3, #0]
  uint8_t param_not_applicated[GUI_PARAM_ALL]; /* List of parameters who could not be applied. */
  uint8_t counter_param_not_applicated = 0U;  /* Counter of not applicated parameters */
 8024374:	234e      	movs	r3, #78	; 0x4e
 8024376:	33ff      	adds	r3, #255	; 0xff
 8024378:	18fb      	adds	r3, r7, r3
 802437a:	2200      	movs	r2, #0
 802437c:	701a      	strb	r2, [r3, #0]
  uint8_t tag;
  uint8_t flag_drp = 0;
 802437e:	23a6      	movs	r3, #166	; 0xa6
 8024380:	005b      	lsls	r3, r3, #1
 8024382:	18fb      	adds	r3, r7, r3
 8024384:	2200      	movs	r2, #0
 8024386:	701a      	strb	r2, [r3, #0]
  uint8_t tdrp = 0;
 8024388:	234c      	movs	r3, #76	; 0x4c
 802438a:	33ff      	adds	r3, #255	; 0xff
 802438c:	18fb      	adds	r3, r7, r3
 802438e:	2200      	movs	r2, #0
 8024390:	701a      	strb	r2, [r3, #0]

  (void)TLV_init_decode(&process_tlv, instruction);
 8024392:	68ba      	ldr	r2, [r7, #8]
 8024394:	2390      	movs	r3, #144	; 0x90
 8024396:	005b      	lsls	r3, r3, #1
 8024398:	18fb      	adds	r3, r7, r3
 802439a:	0011      	movs	r1, r2
 802439c:	0018      	movs	r0, r3
 802439e:	f7fe f815 	bl	80223cc <TLV_init_decode>
  /* pEncodedMsg can be sent as it is at this point, if there isn't any error during application of settings*/
  (void)TLV_init_encode(&send_tlv, __GUI_SET_TAG_ID((PortNum + 1), DPM_CONFIG_SET_CNF), TLV_SIZE_MAX, pEncodedMsg);
 80243a2:	4bb9      	ldr	r3, [pc, #740]	; (8024688 <Send_DpmConfigSetCnf+0x340>)
 80243a4:	191b      	adds	r3, r3, r4
 80243a6:	19db      	adds	r3, r3, r7
 80243a8:	781b      	ldrb	r3, [r3, #0]
 80243aa:	3301      	adds	r3, #1
 80243ac:	015b      	lsls	r3, r3, #5
 80243ae:	b25b      	sxtb	r3, r3
 80243b0:	2207      	movs	r2, #7
 80243b2:	4313      	orrs	r3, r2
 80243b4:	b25b      	sxtb	r3, r3
 80243b6:	b2d9      	uxtb	r1, r3
 80243b8:	687b      	ldr	r3, [r7, #4]
 80243ba:	2280      	movs	r2, #128	; 0x80
 80243bc:	0052      	lsls	r2, r2, #1
 80243be:	2094      	movs	r0, #148	; 0x94
 80243c0:	0040      	lsls	r0, r0, #1
 80243c2:	1838      	adds	r0, r7, r0
 80243c4:	f7fd fe2b 	bl	802201e <TLV_init_encode>

  /* Do while loop, used to parse and apply each parameter */
  while ((uint8_t)(0xFF) != TLV_get(&process_tlv, &tag, &size, &value))
 80243c8:	e2e5      	b.n	8024996 <Send_DpmConfigSetCnf+0x64e>
      As long as we haven't read all the parameters. If error is set, we continue to loop
      to apply the other parameters if it's because of a DPM_REJECT
      While loop, used to parse and apply each parameter
    */
  {
    switch ((USBPD_GUI_Tag_Param)tag)
 80243ca:	4bb0      	ldr	r3, [pc, #704]	; (802468c <Send_DpmConfigSetCnf+0x344>)
 80243cc:	22a8      	movs	r2, #168	; 0xa8
 80243ce:	0052      	lsls	r2, r2, #1
 80243d0:	189b      	adds	r3, r3, r2
 80243d2:	19db      	adds	r3, r3, r7
 80243d4:	781b      	ldrb	r3, [r3, #0]
 80243d6:	2b1c      	cmp	r3, #28
 80243d8:	d900      	bls.n	80243dc <Send_DpmConfigSetCnf+0x94>
 80243da:	e2c3      	b.n	8024964 <Send_DpmConfigSetCnf+0x61c>
 80243dc:	009a      	lsls	r2, r3, #2
 80243de:	4bac      	ldr	r3, [pc, #688]	; (8024690 <Send_DpmConfigSetCnf+0x348>)
 80243e0:	18d3      	adds	r3, r2, r3
 80243e2:	681b      	ldr	r3, [r3, #0]
 80243e4:	469f      	mov	pc, r3
    {
      case GUI_PARAM_SOP :
#if !defined(USBPDCORE_LIB_NO_PD)
        /* SOP & SOP1 & SOP2 */
        /* SOP1_Debug & SOP2_Debug not implemented */
        DPM_Settings[PortNum].PE_SupportedSOP = value[0];
 80243e6:	238e      	movs	r3, #142	; 0x8e
 80243e8:	005b      	lsls	r3, r3, #1
 80243ea:	18fb      	adds	r3, r7, r3
 80243ec:	681b      	ldr	r3, [r3, #0]
 80243ee:	7819      	ldrb	r1, [r3, #0]
 80243f0:	4ba5      	ldr	r3, [pc, #660]	; (8024688 <Send_DpmConfigSetCnf+0x340>)
 80243f2:	22a8      	movs	r2, #168	; 0xa8
 80243f4:	0052      	lsls	r2, r2, #1
 80243f6:	189b      	adds	r3, r3, r2
 80243f8:	19db      	adds	r3, r3, r7
 80243fa:	781a      	ldrb	r2, [r3, #0]
 80243fc:	0008      	movs	r0, r1
 80243fe:	49a5      	ldr	r1, [pc, #660]	; (8024694 <Send_DpmConfigSetCnf+0x34c>)
 8024400:	0013      	movs	r3, r2
 8024402:	005b      	lsls	r3, r3, #1
 8024404:	189b      	adds	r3, r3, r2
 8024406:	009b      	lsls	r3, r3, #2
 8024408:	5058      	str	r0, [r3, r1]
#endif /* !USBPDCORE_LIB_NO_PD */
        break;
 802440a:	e2c4      	b.n	8024996 <Send_DpmConfigSetCnf+0x64e>
#if defined(USBPD_REV30_SUPPORT)
      case GUI_PARAM_FASTROLESWAP :
        /*FastRoleSwap*/
        DPM_Settings[PortNum].PE_PD3_Support.d.PE_FastRoleSwapSupport = value[0];
 802440c:	238e      	movs	r3, #142	; 0x8e
 802440e:	005b      	lsls	r3, r3, #1
 8024410:	18fb      	adds	r3, r7, r3
 8024412:	681b      	ldr	r3, [r3, #0]
 8024414:	7819      	ldrb	r1, [r3, #0]
 8024416:	4b9c      	ldr	r3, [pc, #624]	; (8024688 <Send_DpmConfigSetCnf+0x340>)
 8024418:	22a8      	movs	r2, #168	; 0xa8
 802441a:	0052      	lsls	r2, r2, #1
 802441c:	189b      	adds	r3, r3, r2
 802441e:	19db      	adds	r3, r3, r7
 8024420:	781a      	ldrb	r2, [r3, #0]
 8024422:	2301      	movs	r3, #1
 8024424:	400b      	ands	r3, r1
 8024426:	b2d9      	uxtb	r1, r3
 8024428:	489a      	ldr	r0, [pc, #616]	; (8024694 <Send_DpmConfigSetCnf+0x34c>)
 802442a:	2408      	movs	r4, #8
 802442c:	0013      	movs	r3, r2
 802442e:	005b      	lsls	r3, r3, #1
 8024430:	189b      	adds	r3, r3, r2
 8024432:	009b      	lsls	r3, r3, #2
 8024434:	18c3      	adds	r3, r0, r3
 8024436:	191b      	adds	r3, r3, r4
 8024438:	2201      	movs	r2, #1
 802443a:	400a      	ands	r2, r1
 802443c:	1890      	adds	r0, r2, r2
 802443e:	781a      	ldrb	r2, [r3, #0]
 8024440:	2102      	movs	r1, #2
 8024442:	438a      	bics	r2, r1
 8024444:	1c11      	adds	r1, r2, #0
 8024446:	1c02      	adds	r2, r0, #0
 8024448:	430a      	orrs	r2, r1
 802444a:	701a      	strb	r2, [r3, #0]
        break;
 802444c:	e2a3      	b.n	8024996 <Send_DpmConfigSetCnf+0x64e>
#endif /*USBPD_REV30_SUPPORT*/
      case GUI_PARAM_DATAROLESWAP_TO_UFP :
        /*DataRoleSwap to UFP */
        DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP = value[0];
 802444e:	238e      	movs	r3, #142	; 0x8e
 8024450:	005b      	lsls	r3, r3, #1
 8024452:	18fb      	adds	r3, r7, r3
 8024454:	681b      	ldr	r3, [r3, #0]
 8024456:	7819      	ldrb	r1, [r3, #0]
 8024458:	4b8b      	ldr	r3, [pc, #556]	; (8024688 <Send_DpmConfigSetCnf+0x340>)
 802445a:	22a8      	movs	r2, #168	; 0xa8
 802445c:	0052      	lsls	r2, r2, #1
 802445e:	189b      	adds	r3, r3, r2
 8024460:	19db      	adds	r3, r3, r7
 8024462:	781a      	ldrb	r2, [r3, #0]
 8024464:	2301      	movs	r3, #1
 8024466:	400b      	ands	r3, r1
 8024468:	b2d9      	uxtb	r1, r3
 802446a:	4b8b      	ldr	r3, [pc, #556]	; (8024698 <Send_DpmConfigSetCnf+0x350>)
 802446c:	2074      	movs	r0, #116	; 0x74
 802446e:	4342      	muls	r2, r0
 8024470:	2001      	movs	r0, #1
 8024472:	4001      	ands	r1, r0
 8024474:	00cc      	lsls	r4, r1, #3
 8024476:	5cd1      	ldrb	r1, [r2, r3]
 8024478:	2008      	movs	r0, #8
 802447a:	4381      	bics	r1, r0
 802447c:	1c08      	adds	r0, r1, #0
 802447e:	1c21      	adds	r1, r4, #0
 8024480:	4301      	orrs	r1, r0
 8024482:	54d1      	strb	r1, [r2, r3]
        break;
 8024484:	e287      	b.n	8024996 <Send_DpmConfigSetCnf+0x64e>
      case GUI_PARAM_DATAROLESWAP_TO_DFP :
        /*DataRoleSwap to DFP */
        DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP = value[0];
 8024486:	238e      	movs	r3, #142	; 0x8e
 8024488:	005b      	lsls	r3, r3, #1
 802448a:	18fb      	adds	r3, r7, r3
 802448c:	681b      	ldr	r3, [r3, #0]
 802448e:	7819      	ldrb	r1, [r3, #0]
 8024490:	4b7d      	ldr	r3, [pc, #500]	; (8024688 <Send_DpmConfigSetCnf+0x340>)
 8024492:	22a8      	movs	r2, #168	; 0xa8
 8024494:	0052      	lsls	r2, r2, #1
 8024496:	189b      	adds	r3, r3, r2
 8024498:	19db      	adds	r3, r3, r7
 802449a:	781a      	ldrb	r2, [r3, #0]
 802449c:	2301      	movs	r3, #1
 802449e:	400b      	ands	r3, r1
 80244a0:	b2d9      	uxtb	r1, r3
 80244a2:	4b7d      	ldr	r3, [pc, #500]	; (8024698 <Send_DpmConfigSetCnf+0x350>)
 80244a4:	2074      	movs	r0, #116	; 0x74
 80244a6:	4342      	muls	r2, r0
 80244a8:	2001      	movs	r0, #1
 80244aa:	4001      	ands	r1, r0
 80244ac:	008c      	lsls	r4, r1, #2
 80244ae:	5cd1      	ldrb	r1, [r2, r3]
 80244b0:	2004      	movs	r0, #4
 80244b2:	4381      	bics	r1, r0
 80244b4:	1c08      	adds	r0, r1, #0
 80244b6:	1c21      	adds	r1, r4, #0
 80244b8:	4301      	orrs	r1, r0
 80244ba:	54d1      	strb	r1, [r2, r3]
        break;
 80244bc:	e26b      	b.n	8024996 <Send_DpmConfigSetCnf+0x64e>
      case GUI_PARAM_DEFAULTPOWERROLE :
        /*DefaultPowerRole*/
        DPM_Settings[PortNum].PE_DefaultRole = (USBPD_PortPowerRole_TypeDef)value[0];
 80244be:	238e      	movs	r3, #142	; 0x8e
 80244c0:	005b      	lsls	r3, r3, #1
 80244c2:	18fb      	adds	r3, r7, r3
 80244c4:	681b      	ldr	r3, [r3, #0]
 80244c6:	7819      	ldrb	r1, [r3, #0]
 80244c8:	4b6f      	ldr	r3, [pc, #444]	; (8024688 <Send_DpmConfigSetCnf+0x340>)
 80244ca:	22a8      	movs	r2, #168	; 0xa8
 80244cc:	0052      	lsls	r2, r2, #1
 80244ce:	189b      	adds	r3, r3, r2
 80244d0:	19db      	adds	r3, r3, r7
 80244d2:	781a      	ldrb	r2, [r3, #0]
 80244d4:	2301      	movs	r3, #1
 80244d6:	400b      	ands	r3, r1
 80244d8:	b2d9      	uxtb	r1, r3
 80244da:	486e      	ldr	r0, [pc, #440]	; (8024694 <Send_DpmConfigSetCnf+0x34c>)
 80244dc:	0013      	movs	r3, r2
 80244de:	005b      	lsls	r3, r3, #1
 80244e0:	189b      	adds	r3, r3, r2
 80244e2:	009b      	lsls	r3, r3, #2
 80244e4:	18c3      	adds	r3, r0, r3
 80244e6:	2201      	movs	r2, #1
 80244e8:	400a      	ands	r2, r1
 80244ea:	0090      	lsls	r0, r2, #2
 80244ec:	791a      	ldrb	r2, [r3, #4]
 80244ee:	2104      	movs	r1, #4
 80244f0:	438a      	bics	r2, r1
 80244f2:	1c11      	adds	r1, r2, #0
 80244f4:	1c02      	adds	r2, r0, #0
 80244f6:	430a      	orrs	r2, r1
 80244f8:	711a      	strb	r2, [r3, #4]
        break;
 80244fa:	e24c      	b.n	8024996 <Send_DpmConfigSetCnf+0x64e>
#if !defined(USBPDCORE_LIB_NO_PD)
      case GUI_PARAM_DRP_SUPPORT :
        /*DRP_Support*/
        DPM_Settings[PortNum].PE_RoleSwap = value[0];
 80244fc:	238e      	movs	r3, #142	; 0x8e
 80244fe:	005b      	lsls	r3, r3, #1
 8024500:	18fb      	adds	r3, r7, r3
 8024502:	681b      	ldr	r3, [r3, #0]
 8024504:	7819      	ldrb	r1, [r3, #0]
 8024506:	4b60      	ldr	r3, [pc, #384]	; (8024688 <Send_DpmConfigSetCnf+0x340>)
 8024508:	22a8      	movs	r2, #168	; 0xa8
 802450a:	0052      	lsls	r2, r2, #1
 802450c:	189b      	adds	r3, r3, r2
 802450e:	19db      	adds	r3, r3, r7
 8024510:	781a      	ldrb	r2, [r3, #0]
 8024512:	2301      	movs	r3, #1
 8024514:	400b      	ands	r3, r1
 8024516:	b2d9      	uxtb	r1, r3
 8024518:	485e      	ldr	r0, [pc, #376]	; (8024694 <Send_DpmConfigSetCnf+0x34c>)
 802451a:	0013      	movs	r3, r2
 802451c:	005b      	lsls	r3, r3, #1
 802451e:	189b      	adds	r3, r3, r2
 8024520:	009b      	lsls	r3, r3, #2
 8024522:	18c3      	adds	r3, r0, r3
 8024524:	2201      	movs	r2, #1
 8024526:	400a      	ands	r2, r1
 8024528:	00d0      	lsls	r0, r2, #3
 802452a:	791a      	ldrb	r2, [r3, #4]
 802452c:	2108      	movs	r1, #8
 802452e:	438a      	bics	r2, r1
 8024530:	1c11      	adds	r1, r2, #0
 8024532:	1c02      	adds	r2, r0, #0
 8024534:	430a      	orrs	r2, r1
 8024536:	711a      	strb	r2, [r3, #4]
        break;
 8024538:	e22d      	b.n	8024996 <Send_DpmConfigSetCnf+0x64e>
      case GUI_PARAM_CADROLETOGGLE :
        /*CADRoleToggle*/
        DPM_Settings[PortNum].CAD_RoleToggle = value[0];
 802453a:	238e      	movs	r3, #142	; 0x8e
 802453c:	005b      	lsls	r3, r3, #1
 802453e:	18fb      	adds	r3, r7, r3
 8024540:	681b      	ldr	r3, [r3, #0]
 8024542:	7819      	ldrb	r1, [r3, #0]
 8024544:	4b50      	ldr	r3, [pc, #320]	; (8024688 <Send_DpmConfigSetCnf+0x340>)
 8024546:	22a8      	movs	r2, #168	; 0xa8
 8024548:	0052      	lsls	r2, r2, #1
 802454a:	189b      	adds	r3, r3, r2
 802454c:	19db      	adds	r3, r3, r7
 802454e:	781a      	ldrb	r2, [r3, #0]
 8024550:	2301      	movs	r3, #1
 8024552:	400b      	ands	r3, r1
 8024554:	b2d9      	uxtb	r1, r3
 8024556:	484f      	ldr	r0, [pc, #316]	; (8024694 <Send_DpmConfigSetCnf+0x34c>)
 8024558:	0013      	movs	r3, r2
 802455a:	005b      	lsls	r3, r3, #1
 802455c:	189b      	adds	r3, r3, r2
 802455e:	009b      	lsls	r3, r3, #2
 8024560:	18c3      	adds	r3, r0, r3
 8024562:	2201      	movs	r2, #1
 8024564:	400a      	ands	r2, r1
 8024566:	0150      	lsls	r0, r2, #5
 8024568:	795a      	ldrb	r2, [r3, #5]
 802456a:	2120      	movs	r1, #32
 802456c:	438a      	bics	r2, r1
 802456e:	1c11      	adds	r1, r2, #0
 8024570:	1c02      	adds	r2, r0, #0
 8024572:	430a      	orrs	r2, r1
 8024574:	715a      	strb	r2, [r3, #5]
        break;
 8024576:	e20e      	b.n	8024996 <Send_DpmConfigSetCnf+0x64e>
      case GUI_PARAM_PE_SCAP_HR :
        /*PE_SCAP_HR*/
        DPM_Settings[PortNum].PE_CapscounterSupport = value[0];
 8024578:	238e      	movs	r3, #142	; 0x8e
 802457a:	005b      	lsls	r3, r3, #1
 802457c:	18fb      	adds	r3, r7, r3
 802457e:	681b      	ldr	r3, [r3, #0]
 8024580:	7819      	ldrb	r1, [r3, #0]
 8024582:	4b41      	ldr	r3, [pc, #260]	; (8024688 <Send_DpmConfigSetCnf+0x340>)
 8024584:	22a8      	movs	r2, #168	; 0xa8
 8024586:	0052      	lsls	r2, r2, #1
 8024588:	189b      	adds	r3, r3, r2
 802458a:	19db      	adds	r3, r3, r7
 802458c:	781a      	ldrb	r2, [r3, #0]
 802458e:	2301      	movs	r3, #1
 8024590:	400b      	ands	r3, r1
 8024592:	b2d9      	uxtb	r1, r3
 8024594:	483f      	ldr	r0, [pc, #252]	; (8024694 <Send_DpmConfigSetCnf+0x34c>)
 8024596:	0013      	movs	r3, r2
 8024598:	005b      	lsls	r3, r3, #1
 802459a:	189b      	adds	r3, r3, r2
 802459c:	009b      	lsls	r3, r3, #2
 802459e:	18c3      	adds	r3, r0, r3
 80245a0:	01c8      	lsls	r0, r1, #7
 80245a2:	791a      	ldrb	r2, [r3, #4]
 80245a4:	217f      	movs	r1, #127	; 0x7f
 80245a6:	400a      	ands	r2, r1
 80245a8:	1c11      	adds	r1, r2, #0
 80245aa:	1c02      	adds	r2, r0, #0
 80245ac:	430a      	orrs	r2, r1
 80245ae:	711a      	strb	r2, [r3, #4]
        break;
 80245b0:	e1f1      	b.n	8024996 <Send_DpmConfigSetCnf+0x64e>
      case GUI_PARAM_VCONNSWAP :
        /*VConnSwap*/
        DPM_USER_Settings[PortNum].PE_VconnSwap = value[0];
 80245b2:	238e      	movs	r3, #142	; 0x8e
 80245b4:	005b      	lsls	r3, r3, #1
 80245b6:	18fb      	adds	r3, r7, r3
 80245b8:	681b      	ldr	r3, [r3, #0]
 80245ba:	7819      	ldrb	r1, [r3, #0]
 80245bc:	4b32      	ldr	r3, [pc, #200]	; (8024688 <Send_DpmConfigSetCnf+0x340>)
 80245be:	22a8      	movs	r2, #168	; 0xa8
 80245c0:	0052      	lsls	r2, r2, #1
 80245c2:	189b      	adds	r3, r3, r2
 80245c4:	19db      	adds	r3, r3, r7
 80245c6:	781a      	ldrb	r2, [r3, #0]
 80245c8:	2301      	movs	r3, #1
 80245ca:	400b      	ands	r3, r1
 80245cc:	b2d9      	uxtb	r1, r3
 80245ce:	4b32      	ldr	r3, [pc, #200]	; (8024698 <Send_DpmConfigSetCnf+0x350>)
 80245d0:	2074      	movs	r0, #116	; 0x74
 80245d2:	4342      	muls	r2, r0
 80245d4:	2001      	movs	r0, #1
 80245d6:	4001      	ands	r1, r0
 80245d8:	184c      	adds	r4, r1, r1
 80245da:	5cd1      	ldrb	r1, [r2, r3]
 80245dc:	2002      	movs	r0, #2
 80245de:	4381      	bics	r1, r0
 80245e0:	1c08      	adds	r0, r1, #0
 80245e2:	1c21      	adds	r1, r4, #0
 80245e4:	4301      	orrs	r1, r0
 80245e6:	54d1      	strb	r1, [r2, r3]
        break;
 80245e8:	e1d5      	b.n	8024996 <Send_DpmConfigSetCnf+0x64e>
        DPM_Settings[PortNum].PE_VDMSupport = value[0];
        break;
#endif /*_VDM*/
      case GUI_PARAM_PING_SUPPORT :
        /* Ping Support */
        DPM_Settings[PortNum].PE_PingSupport = value[0];
 80245ea:	238e      	movs	r3, #142	; 0x8e
 80245ec:	005b      	lsls	r3, r3, #1
 80245ee:	18fb      	adds	r3, r7, r3
 80245f0:	681b      	ldr	r3, [r3, #0]
 80245f2:	7819      	ldrb	r1, [r3, #0]
 80245f4:	4b24      	ldr	r3, [pc, #144]	; (8024688 <Send_DpmConfigSetCnf+0x340>)
 80245f6:	22a8      	movs	r2, #168	; 0xa8
 80245f8:	0052      	lsls	r2, r2, #1
 80245fa:	189b      	adds	r3, r3, r2
 80245fc:	19db      	adds	r3, r3, r7
 80245fe:	781a      	ldrb	r2, [r3, #0]
 8024600:	2301      	movs	r3, #1
 8024602:	400b      	ands	r3, r1
 8024604:	b2d9      	uxtb	r1, r3
 8024606:	4823      	ldr	r0, [pc, #140]	; (8024694 <Send_DpmConfigSetCnf+0x34c>)
 8024608:	0013      	movs	r3, r2
 802460a:	005b      	lsls	r3, r3, #1
 802460c:	189b      	adds	r3, r3, r2
 802460e:	009b      	lsls	r3, r3, #2
 8024610:	18c3      	adds	r3, r0, r3
 8024612:	2201      	movs	r2, #1
 8024614:	400a      	ands	r2, r1
 8024616:	0190      	lsls	r0, r2, #6
 8024618:	791a      	ldrb	r2, [r3, #4]
 802461a:	2140      	movs	r1, #64	; 0x40
 802461c:	438a      	bics	r2, r1
 802461e:	1c11      	adds	r1, r2, #0
 8024620:	1c02      	adds	r2, r0, #0
 8024622:	430a      	orrs	r2, r1
 8024624:	711a      	strb	r2, [r3, #4]
        break;
 8024626:	e1b6      	b.n	8024996 <Send_DpmConfigSetCnf+0x64e>
#if defined(USBPD_REV30_SUPPORT)
      case GUI_PARAM_PPS_SUPPORT :
        DPM_Settings[PortNum].PE_PD3_Support.PD3_Support = USBPD_LE16(&value[0]);
 8024628:	228e      	movs	r2, #142	; 0x8e
 802462a:	0052      	lsls	r2, r2, #1
 802462c:	18bb      	adds	r3, r7, r2
 802462e:	681b      	ldr	r3, [r3, #0]
 8024630:	781b      	ldrb	r3, [r3, #0]
 8024632:	b299      	uxth	r1, r3
 8024634:	18bb      	adds	r3, r7, r2
 8024636:	681b      	ldr	r3, [r3, #0]
 8024638:	3301      	adds	r3, #1
 802463a:	781b      	ldrb	r3, [r3, #0]
 802463c:	b29b      	uxth	r3, r3
 802463e:	021b      	lsls	r3, r3, #8
 8024640:	b29b      	uxth	r3, r3
 8024642:	4a11      	ldr	r2, [pc, #68]	; (8024688 <Send_DpmConfigSetCnf+0x340>)
 8024644:	20a8      	movs	r0, #168	; 0xa8
 8024646:	0040      	lsls	r0, r0, #1
 8024648:	1812      	adds	r2, r2, r0
 802464a:	19d2      	adds	r2, r2, r7
 802464c:	7812      	ldrb	r2, [r2, #0]
 802464e:	18cb      	adds	r3, r1, r3
 8024650:	b298      	uxth	r0, r3
 8024652:	4910      	ldr	r1, [pc, #64]	; (8024694 <Send_DpmConfigSetCnf+0x34c>)
 8024654:	0013      	movs	r3, r2
 8024656:	005b      	lsls	r3, r3, #1
 8024658:	189b      	adds	r3, r3, r2
 802465a:	009b      	lsls	r3, r3, #2
 802465c:	18cb      	adds	r3, r1, r3
 802465e:	3308      	adds	r3, #8
 8024660:	1c02      	adds	r2, r0, #0
 8024662:	801a      	strh	r2, [r3, #0]
        break;
 8024664:	e197      	b.n	8024996 <Send_DpmConfigSetCnf+0x64e>
        uint32_t pdo;
#if USBPD_PORT_COUNT==2
        if (USBPD_PORT_0 == PortNum)
#endif /* USBPD_PORT_COUNT==2 */
        {
          (void)memset(PORT0_PDO_ListSNK, 0, sizeof(PORT0_PDO_ListSNK));
 8024666:	4b0d      	ldr	r3, [pc, #52]	; (802469c <Send_DpmConfigSetCnf+0x354>)
 8024668:	221c      	movs	r2, #28
 802466a:	2100      	movs	r1, #0
 802466c:	0018      	movs	r0, r3
 802466e:	f003 f847 	bl	8027700 <memset>
          index_pdo = 0;
 8024672:	2300      	movs	r3, #0
 8024674:	22a2      	movs	r2, #162	; 0xa2
 8024676:	0052      	lsls	r2, r2, #1
 8024678:	18ba      	adds	r2, r7, r2
 802467a:	6013      	str	r3, [r2, #0]
          for (index_gui = 0; index_gui < size; index_gui = index_gui + 4U)
 802467c:	2300      	movs	r3, #0
 802467e:	22a0      	movs	r2, #160	; 0xa0
 8024680:	0052      	lsls	r2, r2, #1
 8024682:	18ba      	adds	r2, r7, r2
 8024684:	6013      	str	r3, [r2, #0]
 8024686:	e048      	b.n	802471a <Send_DpmConfigSetCnf+0x3d2>
 8024688:	fffffebf 	.word	0xfffffebf
 802468c:	fffffec7 	.word	0xfffffec7
 8024690:	0802b128 	.word	0x0802b128
 8024694:	200001a4 	.word	0x200001a4
 8024698:	200001b8 	.word	0x200001b8
 802469c:	20000230 	.word	0x20000230
          {
            pdo = USBPD_LE32(&value[index_gui]);
 80246a0:	248e      	movs	r4, #142	; 0x8e
 80246a2:	0064      	lsls	r4, r4, #1
 80246a4:	193b      	adds	r3, r7, r4
 80246a6:	681a      	ldr	r2, [r3, #0]
 80246a8:	20a0      	movs	r0, #160	; 0xa0
 80246aa:	0040      	lsls	r0, r0, #1
 80246ac:	183b      	adds	r3, r7, r0
 80246ae:	681b      	ldr	r3, [r3, #0]
 80246b0:	18d3      	adds	r3, r2, r3
 80246b2:	781b      	ldrb	r3, [r3, #0]
 80246b4:	0019      	movs	r1, r3
 80246b6:	193b      	adds	r3, r7, r4
 80246b8:	681a      	ldr	r2, [r3, #0]
 80246ba:	183b      	adds	r3, r7, r0
 80246bc:	681b      	ldr	r3, [r3, #0]
 80246be:	3301      	adds	r3, #1
 80246c0:	18d3      	adds	r3, r2, r3
 80246c2:	781b      	ldrb	r3, [r3, #0]
 80246c4:	021b      	lsls	r3, r3, #8
 80246c6:	18ca      	adds	r2, r1, r3
 80246c8:	193b      	adds	r3, r7, r4
 80246ca:	6819      	ldr	r1, [r3, #0]
 80246cc:	183b      	adds	r3, r7, r0
 80246ce:	681b      	ldr	r3, [r3, #0]
 80246d0:	3302      	adds	r3, #2
 80246d2:	18cb      	adds	r3, r1, r3
 80246d4:	781b      	ldrb	r3, [r3, #0]
 80246d6:	041b      	lsls	r3, r3, #16
 80246d8:	18d2      	adds	r2, r2, r3
 80246da:	193b      	adds	r3, r7, r4
 80246dc:	6819      	ldr	r1, [r3, #0]
 80246de:	183b      	adds	r3, r7, r0
 80246e0:	681b      	ldr	r3, [r3, #0]
 80246e2:	3303      	adds	r3, #3
 80246e4:	18cb      	adds	r3, r1, r3
 80246e6:	781b      	ldrb	r3, [r3, #0]
 80246e8:	061b      	lsls	r3, r3, #24
 80246ea:	18d3      	adds	r3, r2, r3
 80246ec:	219a      	movs	r1, #154	; 0x9a
 80246ee:	0049      	lsls	r1, r1, #1
 80246f0:	187a      	adds	r2, r7, r1
 80246f2:	6013      	str	r3, [r2, #0]
            PORT0_PDO_ListSNK[index_pdo] = pdo;
 80246f4:	4b94      	ldr	r3, [pc, #592]	; (8024948 <Send_DpmConfigSetCnf+0x600>)
 80246f6:	24a2      	movs	r4, #162	; 0xa2
 80246f8:	0064      	lsls	r4, r4, #1
 80246fa:	193a      	adds	r2, r7, r4
 80246fc:	6812      	ldr	r2, [r2, #0]
 80246fe:	0092      	lsls	r2, r2, #2
 8024700:	1879      	adds	r1, r7, r1
 8024702:	6809      	ldr	r1, [r1, #0]
 8024704:	50d1      	str	r1, [r2, r3]
            index_pdo++;
 8024706:	193b      	adds	r3, r7, r4
 8024708:	681b      	ldr	r3, [r3, #0]
 802470a:	3301      	adds	r3, #1
 802470c:	193a      	adds	r2, r7, r4
 802470e:	6013      	str	r3, [r2, #0]
          for (index_gui = 0; index_gui < size; index_gui = index_gui + 4U)
 8024710:	183b      	adds	r3, r7, r0
 8024712:	681b      	ldr	r3, [r3, #0]
 8024714:	3304      	adds	r3, #4
 8024716:	183a      	adds	r2, r7, r0
 8024718:	6013      	str	r3, [r2, #0]
 802471a:	218d      	movs	r1, #141	; 0x8d
 802471c:	0049      	lsls	r1, r1, #1
 802471e:	187b      	adds	r3, r7, r1
 8024720:	881b      	ldrh	r3, [r3, #0]
 8024722:	001a      	movs	r2, r3
 8024724:	23a0      	movs	r3, #160	; 0xa0
 8024726:	005b      	lsls	r3, r3, #1
 8024728:	18fb      	adds	r3, r7, r3
 802472a:	681b      	ldr	r3, [r3, #0]
 802472c:	4293      	cmp	r3, r2
 802472e:	d3b7      	bcc.n	80246a0 <Send_DpmConfigSetCnf+0x358>
          }
          USBPD_NbPDO[0] = (uint8_t)(size / 4U);
 8024730:	187b      	adds	r3, r7, r1
 8024732:	881b      	ldrh	r3, [r3, #0]
 8024734:	089b      	lsrs	r3, r3, #2
 8024736:	b29b      	uxth	r3, r3
 8024738:	b2da      	uxtb	r2, r3
 802473a:	4b84      	ldr	r3, [pc, #528]	; (802494c <Send_DpmConfigSetCnf+0x604>)
 802473c:	701a      	strb	r2, [r3, #0]
          UpdateSNKPowerPort0();
 802473e:	f000 fe2f 	bl	80253a0 <UpdateSNKPowerPort0>
          }
          USBPD_NbPDO[2] = (uint8_t)(size / 4U);
          UpdateSNKPowerPort1();
        }
#endif /* USBPD_PORT_COUNT==2 */
        break;
 8024742:	e128      	b.n	8024996 <Send_DpmConfigSetCnf+0x64e>
#endif /* USBPD_PORT_COUNT==2 */
        break;
      }
#endif /* (_SRC) || (_DRP) */
      case GUI_PARAM_TDRP :
        tdrp = value[0];
 8024744:	238e      	movs	r3, #142	; 0x8e
 8024746:	005b      	lsls	r3, r3, #1
 8024748:	18fb      	adds	r3, r7, r3
 802474a:	681a      	ldr	r2, [r3, #0]
 802474c:	214c      	movs	r1, #76	; 0x4c
 802474e:	31ff      	adds	r1, #255	; 0xff
 8024750:	187b      	adds	r3, r7, r1
 8024752:	7812      	ldrb	r2, [r2, #0]
 8024754:	701a      	strb	r2, [r3, #0]
        DPM_USER_Settings[PortNum].CAD_tDRP = tdrp;
 8024756:	4b7e      	ldr	r3, [pc, #504]	; (8024950 <Send_DpmConfigSetCnf+0x608>)
 8024758:	22a8      	movs	r2, #168	; 0xa8
 802475a:	0052      	lsls	r2, r2, #1
 802475c:	189b      	adds	r3, r3, r2
 802475e:	19db      	adds	r3, r3, r7
 8024760:	781b      	ldrb	r3, [r3, #0]
 8024762:	187a      	adds	r2, r7, r1
 8024764:	7812      	ldrb	r2, [r2, #0]
 8024766:	217f      	movs	r1, #127	; 0x7f
 8024768:	400a      	ands	r2, r1
 802476a:	b2d4      	uxtb	r4, r2
 802476c:	4a79      	ldr	r2, [pc, #484]	; (8024954 <Send_DpmConfigSetCnf+0x60c>)
 802476e:	2168      	movs	r1, #104	; 0x68
 8024770:	2074      	movs	r0, #116	; 0x74
 8024772:	4343      	muls	r3, r0
 8024774:	18d3      	adds	r3, r2, r3
 8024776:	185b      	adds	r3, r3, r1
 8024778:	1c22      	adds	r2, r4, #0
 802477a:	1890      	adds	r0, r2, r2
 802477c:	791a      	ldrb	r2, [r3, #4]
 802477e:	2101      	movs	r1, #1
 8024780:	400a      	ands	r2, r1
 8024782:	1c11      	adds	r1, r2, #0
 8024784:	1c02      	adds	r2, r0, #0
 8024786:	430a      	orrs	r2, r1
 8024788:	711a      	strb	r2, [r3, #4]
        flag_drp = 1;
 802478a:	23a6      	movs	r3, #166	; 0xa6
 802478c:	005b      	lsls	r3, r3, #1
 802478e:	18fb      	adds	r3, r7, r3
 8024790:	2201      	movs	r2, #1
 8024792:	701a      	strb	r2, [r3, #0]
        break;
 8024794:	e0ff      	b.n	8024996 <Send_DpmConfigSetCnf+0x64e>
      case GUI_PARAM_DCSRC_DRP :
        dcdrp = value[0];
 8024796:	238e      	movs	r3, #142	; 0x8e
 8024798:	005b      	lsls	r3, r3, #1
 802479a:	18fb      	adds	r3, r7, r3
 802479c:	681b      	ldr	r3, [r3, #0]
 802479e:	781a      	ldrb	r2, [r3, #0]
 80247a0:	21a7      	movs	r1, #167	; 0xa7
 80247a2:	0049      	lsls	r1, r1, #1
 80247a4:	187b      	adds	r3, r7, r1
 80247a6:	801a      	strh	r2, [r3, #0]
        DPM_USER_Settings[PortNum].CAD_dcSRC_DRP = dcdrp;
 80247a8:	4b69      	ldr	r3, [pc, #420]	; (8024950 <Send_DpmConfigSetCnf+0x608>)
 80247aa:	22a8      	movs	r2, #168	; 0xa8
 80247ac:	0052      	lsls	r2, r2, #1
 80247ae:	189b      	adds	r3, r3, r2
 80247b0:	19db      	adds	r3, r3, r7
 80247b2:	781b      	ldrb	r3, [r3, #0]
 80247b4:	187a      	adds	r2, r7, r1
 80247b6:	8812      	ldrh	r2, [r2, #0]
 80247b8:	1c11      	adds	r1, r2, #0
 80247ba:	227f      	movs	r2, #127	; 0x7f
 80247bc:	400a      	ands	r2, r1
 80247be:	b2d2      	uxtb	r2, r2
 80247c0:	4964      	ldr	r1, [pc, #400]	; (8024954 <Send_DpmConfigSetCnf+0x60c>)
 80247c2:	2068      	movs	r0, #104	; 0x68
 80247c4:	2474      	movs	r4, #116	; 0x74
 80247c6:	4363      	muls	r3, r4
 80247c8:	18cb      	adds	r3, r1, r3
 80247ca:	181b      	adds	r3, r3, r0
 80247cc:	217f      	movs	r1, #127	; 0x7f
 80247ce:	400a      	ands	r2, r1
 80247d0:	0010      	movs	r0, r2
 80247d2:	795a      	ldrb	r2, [r3, #5]
 80247d4:	217f      	movs	r1, #127	; 0x7f
 80247d6:	438a      	bics	r2, r1
 80247d8:	1c11      	adds	r1, r2, #0
 80247da:	1c02      	adds	r2, r0, #0
 80247dc:	430a      	orrs	r2, r1
 80247de:	715a      	strb	r2, [r3, #5]
        flag_drp = 1;
 80247e0:	23a6      	movs	r3, #166	; 0xa6
 80247e2:	005b      	lsls	r3, r3, #1
 80247e4:	18fb      	adds	r3, r7, r3
 80247e6:	2201      	movs	r2, #1
 80247e8:	701a      	strb	r2, [r3, #0]
        break;
 80247ea:	e0d4      	b.n	8024996 <Send_DpmConfigSetCnf+0x64e>
      case GUI_PARAM_RESPONDS_TO_DISCOV_SOP :
        DPM_Settings[PortNum].PE_RespondsToDiscovSOP = value[0];
 80247ec:	238e      	movs	r3, #142	; 0x8e
 80247ee:	005b      	lsls	r3, r3, #1
 80247f0:	18fb      	adds	r3, r7, r3
 80247f2:	681b      	ldr	r3, [r3, #0]
 80247f4:	7819      	ldrb	r1, [r3, #0]
 80247f6:	4b56      	ldr	r3, [pc, #344]	; (8024950 <Send_DpmConfigSetCnf+0x608>)
 80247f8:	22a8      	movs	r2, #168	; 0xa8
 80247fa:	0052      	lsls	r2, r2, #1
 80247fc:	189b      	adds	r3, r3, r2
 80247fe:	19db      	adds	r3, r3, r7
 8024800:	781a      	ldrb	r2, [r3, #0]
 8024802:	2301      	movs	r3, #1
 8024804:	400b      	ands	r3, r1
 8024806:	b2d9      	uxtb	r1, r3
 8024808:	4853      	ldr	r0, [pc, #332]	; (8024958 <Send_DpmConfigSetCnf+0x610>)
 802480a:	0013      	movs	r3, r2
 802480c:	005b      	lsls	r3, r3, #1
 802480e:	189b      	adds	r3, r3, r2
 8024810:	009b      	lsls	r3, r3, #2
 8024812:	18c3      	adds	r3, r0, r3
 8024814:	2201      	movs	r2, #1
 8024816:	4011      	ands	r1, r2
 8024818:	0008      	movs	r0, r1
 802481a:	795a      	ldrb	r2, [r3, #5]
 802481c:	2101      	movs	r1, #1
 802481e:	438a      	bics	r2, r1
 8024820:	1c11      	adds	r1, r2, #0
 8024822:	1c02      	adds	r2, r0, #0
 8024824:	430a      	orrs	r2, r1
 8024826:	715a      	strb	r2, [r3, #5]
        break;
 8024828:	e0b5      	b.n	8024996 <Send_DpmConfigSetCnf+0x64e>
      case GUI_PARAM_ATTEMPTS_DISCOV_SOP :
        DPM_Settings[PortNum].PE_AttemptsDiscovSOP = value[0];
 802482a:	238e      	movs	r3, #142	; 0x8e
 802482c:	005b      	lsls	r3, r3, #1
 802482e:	18fb      	adds	r3, r7, r3
 8024830:	681b      	ldr	r3, [r3, #0]
 8024832:	7819      	ldrb	r1, [r3, #0]
 8024834:	4b46      	ldr	r3, [pc, #280]	; (8024950 <Send_DpmConfigSetCnf+0x608>)
 8024836:	22a8      	movs	r2, #168	; 0xa8
 8024838:	0052      	lsls	r2, r2, #1
 802483a:	189b      	adds	r3, r3, r2
 802483c:	19db      	adds	r3, r3, r7
 802483e:	781a      	ldrb	r2, [r3, #0]
 8024840:	2301      	movs	r3, #1
 8024842:	400b      	ands	r3, r1
 8024844:	b2d9      	uxtb	r1, r3
 8024846:	4844      	ldr	r0, [pc, #272]	; (8024958 <Send_DpmConfigSetCnf+0x610>)
 8024848:	0013      	movs	r3, r2
 802484a:	005b      	lsls	r3, r3, #1
 802484c:	189b      	adds	r3, r3, r2
 802484e:	009b      	lsls	r3, r3, #2
 8024850:	18c3      	adds	r3, r0, r3
 8024852:	2201      	movs	r2, #1
 8024854:	400a      	ands	r2, r1
 8024856:	1890      	adds	r0, r2, r2
 8024858:	795a      	ldrb	r2, [r3, #5]
 802485a:	2102      	movs	r1, #2
 802485c:	438a      	bics	r2, r1
 802485e:	1c11      	adds	r1, r2, #0
 8024860:	1c02      	adds	r2, r0, #0
 8024862:	430a      	orrs	r2, r1
 8024864:	715a      	strb	r2, [r3, #5]
        break;
 8024866:	e096      	b.n	8024996 <Send_DpmConfigSetCnf+0x64e>
      case GUI_PARAM_XID_SOP :
        DPM_ID_Settings[PortNum].XID       = USBPD_LE32(&value[0]);
 8024868:	208e      	movs	r0, #142	; 0x8e
 802486a:	0040      	lsls	r0, r0, #1
 802486c:	183b      	adds	r3, r7, r0
 802486e:	681b      	ldr	r3, [r3, #0]
 8024870:	781b      	ldrb	r3, [r3, #0]
 8024872:	001a      	movs	r2, r3
 8024874:	183b      	adds	r3, r7, r0
 8024876:	681b      	ldr	r3, [r3, #0]
 8024878:	3301      	adds	r3, #1
 802487a:	781b      	ldrb	r3, [r3, #0]
 802487c:	021b      	lsls	r3, r3, #8
 802487e:	18d2      	adds	r2, r2, r3
 8024880:	183b      	adds	r3, r7, r0
 8024882:	681b      	ldr	r3, [r3, #0]
 8024884:	3302      	adds	r3, #2
 8024886:	781b      	ldrb	r3, [r3, #0]
 8024888:	041b      	lsls	r3, r3, #16
 802488a:	18d1      	adds	r1, r2, r3
 802488c:	183b      	adds	r3, r7, r0
 802488e:	681b      	ldr	r3, [r3, #0]
 8024890:	3303      	adds	r3, #3
 8024892:	781b      	ldrb	r3, [r3, #0]
 8024894:	061b      	lsls	r3, r3, #24
 8024896:	4a2e      	ldr	r2, [pc, #184]	; (8024950 <Send_DpmConfigSetCnf+0x608>)
 8024898:	20a8      	movs	r0, #168	; 0xa8
 802489a:	0040      	lsls	r0, r0, #1
 802489c:	1812      	adds	r2, r2, r0
 802489e:	19d2      	adds	r2, r2, r7
 80248a0:	7812      	ldrb	r2, [r2, #0]
 80248a2:	18c9      	adds	r1, r1, r3
 80248a4:	4b2d      	ldr	r3, [pc, #180]	; (802495c <Send_DpmConfigSetCnf+0x614>)
 80248a6:	00d2      	lsls	r2, r2, #3
 80248a8:	50d1      	str	r1, [r2, r3]
        break;
 80248aa:	e074      	b.n	8024996 <Send_DpmConfigSetCnf+0x64e>
      case GUI_PARAM_USB_VID_SOP :
        DPM_ID_Settings[PortNum].VID       = USBPD_LE16(&value[0]);
 80248ac:	228e      	movs	r2, #142	; 0x8e
 80248ae:	0052      	lsls	r2, r2, #1
 80248b0:	18bb      	adds	r3, r7, r2
 80248b2:	681b      	ldr	r3, [r3, #0]
 80248b4:	781b      	ldrb	r3, [r3, #0]
 80248b6:	b299      	uxth	r1, r3
 80248b8:	18bb      	adds	r3, r7, r2
 80248ba:	681b      	ldr	r3, [r3, #0]
 80248bc:	3301      	adds	r3, #1
 80248be:	781b      	ldrb	r3, [r3, #0]
 80248c0:	b29b      	uxth	r3, r3
 80248c2:	021b      	lsls	r3, r3, #8
 80248c4:	b29a      	uxth	r2, r3
 80248c6:	4b22      	ldr	r3, [pc, #136]	; (8024950 <Send_DpmConfigSetCnf+0x608>)
 80248c8:	20a8      	movs	r0, #168	; 0xa8
 80248ca:	0040      	lsls	r0, r0, #1
 80248cc:	181b      	adds	r3, r3, r0
 80248ce:	19db      	adds	r3, r3, r7
 80248d0:	781b      	ldrb	r3, [r3, #0]
 80248d2:	188a      	adds	r2, r1, r2
 80248d4:	b291      	uxth	r1, r2
 80248d6:	4a21      	ldr	r2, [pc, #132]	; (802495c <Send_DpmConfigSetCnf+0x614>)
 80248d8:	00db      	lsls	r3, r3, #3
 80248da:	18d3      	adds	r3, r2, r3
 80248dc:	3304      	adds	r3, #4
 80248de:	1c0a      	adds	r2, r1, #0
 80248e0:	801a      	strh	r2, [r3, #0]
        break;
 80248e2:	e058      	b.n	8024996 <Send_DpmConfigSetCnf+0x64e>
      case GUI_PARAM_PID_SOP :
        DPM_ID_Settings[PortNum].PID       = USBPD_LE16(&value[0]);
 80248e4:	228e      	movs	r2, #142	; 0x8e
 80248e6:	0052      	lsls	r2, r2, #1
 80248e8:	18bb      	adds	r3, r7, r2
 80248ea:	681b      	ldr	r3, [r3, #0]
 80248ec:	781b      	ldrb	r3, [r3, #0]
 80248ee:	b299      	uxth	r1, r3
 80248f0:	18bb      	adds	r3, r7, r2
 80248f2:	681b      	ldr	r3, [r3, #0]
 80248f4:	3301      	adds	r3, #1
 80248f6:	781b      	ldrb	r3, [r3, #0]
 80248f8:	b29b      	uxth	r3, r3
 80248fa:	021b      	lsls	r3, r3, #8
 80248fc:	b29a      	uxth	r2, r3
 80248fe:	4b14      	ldr	r3, [pc, #80]	; (8024950 <Send_DpmConfigSetCnf+0x608>)
 8024900:	20a8      	movs	r0, #168	; 0xa8
 8024902:	0040      	lsls	r0, r0, #1
 8024904:	181b      	adds	r3, r3, r0
 8024906:	19db      	adds	r3, r3, r7
 8024908:	781b      	ldrb	r3, [r3, #0]
 802490a:	188a      	adds	r2, r1, r2
 802490c:	b291      	uxth	r1, r2
 802490e:	4a13      	ldr	r2, [pc, #76]	; (802495c <Send_DpmConfigSetCnf+0x614>)
 8024910:	00db      	lsls	r3, r3, #3
 8024912:	18d3      	adds	r3, r2, r3
 8024914:	3306      	adds	r3, #6
 8024916:	1c0a      	adds	r2, r1, #0
 8024918:	801a      	strh	r2, [r3, #0]
        break;
 802491a:	e03c      	b.n	8024996 <Send_DpmConfigSetCnf+0x64e>
        DPM_VDM_Settings[PortNum].VDM_bcdDevice_SOP     = USBPD_LE16(&value[0]);
        break;
#endif /* _VDM */
      case GUI_PARAM_MEASUREREPORTING :
        /* MeasurementReporting */
        GUI_USER_Params[PortNum].u.MeasurementReporting = value[0];
 802491c:	238e      	movs	r3, #142	; 0x8e
 802491e:	005b      	lsls	r3, r3, #1
 8024920:	18fb      	adds	r3, r7, r3
 8024922:	681b      	ldr	r3, [r3, #0]
 8024924:	4a0a      	ldr	r2, [pc, #40]	; (8024950 <Send_DpmConfigSetCnf+0x608>)
 8024926:	21a8      	movs	r1, #168	; 0xa8
 8024928:	0049      	lsls	r1, r1, #1
 802492a:	1852      	adds	r2, r2, r1
 802492c:	19d2      	adds	r2, r2, r7
 802492e:	7812      	ldrb	r2, [r2, #0]
 8024930:	7818      	ldrb	r0, [r3, #0]
 8024932:	490b      	ldr	r1, [pc, #44]	; (8024960 <Send_DpmConfigSetCnf+0x618>)
 8024934:	0013      	movs	r3, r2
 8024936:	005b      	lsls	r3, r3, #1
 8024938:	189b      	adds	r3, r3, r2
 802493a:	005b      	lsls	r3, r3, #1
 802493c:	18cb      	adds	r3, r1, r3
 802493e:	3304      	adds	r3, #4
 8024940:	1c02      	adds	r2, r0, #0
 8024942:	701a      	strb	r2, [r3, #0]
        break;
 8024944:	e027      	b.n	8024996 <Send_DpmConfigSetCnf+0x64e>
 8024946:	46c0      	nop			; (mov r8, r8)
 8024948:	20000230 	.word	0x20000230
 802494c:	2000022c 	.word	0x2000022c
 8024950:	fffffebf 	.word	0xfffffebf
 8024954:	200001b8 	.word	0x200001b8
 8024958:	200001a4 	.word	0x200001a4
 802495c:	200001b0 	.word	0x200001b0
 8024960:	20004e30 	.word	0x20004e30
        (void)memcpy(DPM_USER_Settings[PortNum].DPM_ManuInfoPort.ManuString, &value[4], size);
        break;
#endif /* _MANU_INFO */
#endif /*USBPD_REV30_SUPPORT*/
      default :
        error = (uint8_t)GUI_REJ_DPM_REJECT;
 8024964:	231a      	movs	r3, #26
 8024966:	33ff      	adds	r3, #255	; 0xff
 8024968:	18fb      	adds	r3, r7, r3
 802496a:	2200      	movs	r2, #0
 802496c:	701a      	strb	r2, [r3, #0]
        param_not_applicated[counter_param_not_applicated] = tag;
 802496e:	204e      	movs	r0, #78	; 0x4e
 8024970:	30ff      	adds	r0, #255	; 0xff
 8024972:	183b      	adds	r3, r7, r0
 8024974:	781b      	ldrb	r3, [r3, #0]
 8024976:	4a90      	ldr	r2, [pc, #576]	; (8024bb8 <Send_DpmConfigSetCnf+0x870>)
 8024978:	24a8      	movs	r4, #168	; 0xa8
 802497a:	0064      	lsls	r4, r4, #1
 802497c:	1912      	adds	r2, r2, r4
 802497e:	19d2      	adds	r2, r2, r7
 8024980:	7811      	ldrb	r1, [r2, #0]
 8024982:	4a8e      	ldr	r2, [pc, #568]	; (8024bbc <Send_DpmConfigSetCnf+0x874>)
 8024984:	1912      	adds	r2, r2, r4
 8024986:	19d2      	adds	r2, r2, r7
 8024988:	54d1      	strb	r1, [r2, r3]
        counter_param_not_applicated++;
 802498a:	183b      	adds	r3, r7, r0
 802498c:	781a      	ldrb	r2, [r3, #0]
 802498e:	183b      	adds	r3, r7, r0
 8024990:	3201      	adds	r2, #1
 8024992:	701a      	strb	r2, [r3, #0]
        break;
 8024994:	46c0      	nop			; (mov r8, r8)
  while ((uint8_t)(0xFF) != TLV_get(&process_tlv, &tag, &size, &value))
 8024996:	238e      	movs	r3, #142	; 0x8e
 8024998:	005b      	lsls	r3, r3, #1
 802499a:	18fb      	adds	r3, r7, r3
 802499c:	228d      	movs	r2, #141	; 0x8d
 802499e:	0052      	lsls	r2, r2, #1
 80249a0:	18ba      	adds	r2, r7, r2
 80249a2:	2117      	movs	r1, #23
 80249a4:	1879      	adds	r1, r7, r1
 80249a6:	2090      	movs	r0, #144	; 0x90
 80249a8:	0040      	lsls	r0, r0, #1
 80249aa:	1838      	adds	r0, r7, r0
 80249ac:	f7fd fd3a 	bl	8022424 <TLV_get>
 80249b0:	0003      	movs	r3, r0
 80249b2:	2bff      	cmp	r3, #255	; 0xff
 80249b4:	d000      	beq.n	80249b8 <Send_DpmConfigSetCnf+0x670>
 80249b6:	e508      	b.n	80243ca <Send_DpmConfigSetCnf+0x82>
    }
  }

#if !defined(USBPDCORE_LIB_NO_PD)
  /* Updtate CAD_SNKToggleTime & CAD_SRCToggleTime only if TDRP and/or DC_SRC_DRP have been received */
  if (1U == flag_drp)
 80249b8:	23a6      	movs	r3, #166	; 0xa6
 80249ba:	005b      	lsls	r3, r3, #1
 80249bc:	18fb      	adds	r3, r7, r3
 80249be:	781b      	ldrb	r3, [r3, #0]
 80249c0:	2b01      	cmp	r3, #1
 80249c2:	d000      	beq.n	80249c6 <Send_DpmConfigSetCnf+0x67e>
 80249c4:	e0a2      	b.n	8024b0c <Send_DpmConfigSetCnf+0x7c4>
  {
    uint16_t calcul;
    if (0U == tdrp)
 80249c6:	244c      	movs	r4, #76	; 0x4c
 80249c8:	34ff      	adds	r4, #255	; 0xff
 80249ca:	193b      	adds	r3, r7, r4
 80249cc:	781b      	ldrb	r3, [r3, #0]
 80249ce:	2b00      	cmp	r3, #0
 80249d0:	d11c      	bne.n	8024a0c <Send_DpmConfigSetCnf+0x6c4>
    {
      tdrp = (uint8_t)(DPM_Settings[PortNum].CAD_SNKToggleTime + DPM_Settings[PortNum].CAD_SRCToggleTime);
 80249d2:	4b7b      	ldr	r3, [pc, #492]	; (8024bc0 <Send_DpmConfigSetCnf+0x878>)
 80249d4:	20a8      	movs	r0, #168	; 0xa8
 80249d6:	0040      	lsls	r0, r0, #1
 80249d8:	181b      	adds	r3, r3, r0
 80249da:	19db      	adds	r3, r3, r7
 80249dc:	781a      	ldrb	r2, [r3, #0]
 80249de:	4979      	ldr	r1, [pc, #484]	; (8024bc4 <Send_DpmConfigSetCnf+0x87c>)
 80249e0:	0013      	movs	r3, r2
 80249e2:	005b      	lsls	r3, r3, #1
 80249e4:	189b      	adds	r3, r3, r2
 80249e6:	009b      	lsls	r3, r3, #2
 80249e8:	18cb      	adds	r3, r1, r3
 80249ea:	3306      	adds	r3, #6
 80249ec:	7819      	ldrb	r1, [r3, #0]
 80249ee:	4b74      	ldr	r3, [pc, #464]	; (8024bc0 <Send_DpmConfigSetCnf+0x878>)
 80249f0:	181b      	adds	r3, r3, r0
 80249f2:	19db      	adds	r3, r3, r7
 80249f4:	781a      	ldrb	r2, [r3, #0]
 80249f6:	4873      	ldr	r0, [pc, #460]	; (8024bc4 <Send_DpmConfigSetCnf+0x87c>)
 80249f8:	0013      	movs	r3, r2
 80249fa:	005b      	lsls	r3, r3, #1
 80249fc:	189b      	adds	r3, r3, r2
 80249fe:	009b      	lsls	r3, r3, #2
 8024a00:	18c3      	adds	r3, r0, r3
 8024a02:	3307      	adds	r3, #7
 8024a04:	781a      	ldrb	r2, [r3, #0]
 8024a06:	193b      	adds	r3, r7, r4
 8024a08:	188a      	adds	r2, r1, r2
 8024a0a:	701a      	strb	r2, [r3, #0]
    }
    if (0U == dcdrp)
 8024a0c:	26a7      	movs	r6, #167	; 0xa7
 8024a0e:	0076      	lsls	r6, r6, #1
 8024a10:	19bb      	adds	r3, r7, r6
 8024a12:	881b      	ldrh	r3, [r3, #0]
 8024a14:	2b00      	cmp	r3, #0
 8024a16:	d133      	bne.n	8024a80 <Send_DpmConfigSetCnf+0x738>
    {
      dcdrp = (uint16_t)
              ((DPM_Settings[PortNum].CAD_SRCToggleTime * 100U)
 8024a18:	4b69      	ldr	r3, [pc, #420]	; (8024bc0 <Send_DpmConfigSetCnf+0x878>)
 8024a1a:	24a8      	movs	r4, #168	; 0xa8
 8024a1c:	0064      	lsls	r4, r4, #1
 8024a1e:	191b      	adds	r3, r3, r4
 8024a20:	19db      	adds	r3, r3, r7
 8024a22:	781a      	ldrb	r2, [r3, #0]
 8024a24:	4967      	ldr	r1, [pc, #412]	; (8024bc4 <Send_DpmConfigSetCnf+0x87c>)
 8024a26:	0013      	movs	r3, r2
 8024a28:	005b      	lsls	r3, r3, #1
 8024a2a:	189b      	adds	r3, r3, r2
 8024a2c:	009b      	lsls	r3, r3, #2
 8024a2e:	18cb      	adds	r3, r1, r3
 8024a30:	3307      	adds	r3, #7
 8024a32:	781b      	ldrb	r3, [r3, #0]
 8024a34:	001a      	movs	r2, r3
 8024a36:	2364      	movs	r3, #100	; 0x64
 8024a38:	4353      	muls	r3, r2
 8024a3a:	0018      	movs	r0, r3
               / (DPM_Settings[PortNum].CAD_SNKToggleTime + DPM_Settings[PortNum].CAD_SRCToggleTime));
 8024a3c:	4b60      	ldr	r3, [pc, #384]	; (8024bc0 <Send_DpmConfigSetCnf+0x878>)
 8024a3e:	0025      	movs	r5, r4
 8024a40:	191b      	adds	r3, r3, r4
 8024a42:	19db      	adds	r3, r3, r7
 8024a44:	781a      	ldrb	r2, [r3, #0]
 8024a46:	495f      	ldr	r1, [pc, #380]	; (8024bc4 <Send_DpmConfigSetCnf+0x87c>)
 8024a48:	0013      	movs	r3, r2
 8024a4a:	005b      	lsls	r3, r3, #1
 8024a4c:	189b      	adds	r3, r3, r2
 8024a4e:	009b      	lsls	r3, r3, #2
 8024a50:	18cb      	adds	r3, r1, r3
 8024a52:	3306      	adds	r3, #6
 8024a54:	781b      	ldrb	r3, [r3, #0]
 8024a56:	001c      	movs	r4, r3
 8024a58:	4b59      	ldr	r3, [pc, #356]	; (8024bc0 <Send_DpmConfigSetCnf+0x878>)
 8024a5a:	195b      	adds	r3, r3, r5
 8024a5c:	19db      	adds	r3, r3, r7
 8024a5e:	781a      	ldrb	r2, [r3, #0]
 8024a60:	4958      	ldr	r1, [pc, #352]	; (8024bc4 <Send_DpmConfigSetCnf+0x87c>)
 8024a62:	0013      	movs	r3, r2
 8024a64:	005b      	lsls	r3, r3, #1
 8024a66:	189b      	adds	r3, r3, r2
 8024a68:	009b      	lsls	r3, r3, #2
 8024a6a:	18cb      	adds	r3, r1, r3
 8024a6c:	3307      	adds	r3, #7
 8024a6e:	781b      	ldrb	r3, [r3, #0]
 8024a70:	18e3      	adds	r3, r4, r3
 8024a72:	0019      	movs	r1, r3
 8024a74:	f7e1 fbd0 	bl	8006218 <__udivsi3>
 8024a78:	0003      	movs	r3, r0
 8024a7a:	001a      	movs	r2, r3
      dcdrp = (uint16_t)
 8024a7c:	19bb      	adds	r3, r7, r6
 8024a7e:	801a      	strh	r2, [r3, #0]
    }
    calcul = (tdrp * dcdrp) / 100U;
 8024a80:	254c      	movs	r5, #76	; 0x4c
 8024a82:	35ff      	adds	r5, #255	; 0xff
 8024a84:	197b      	adds	r3, r7, r5
 8024a86:	781b      	ldrb	r3, [r3, #0]
 8024a88:	26a7      	movs	r6, #167	; 0xa7
 8024a8a:	0076      	lsls	r6, r6, #1
 8024a8c:	19ba      	adds	r2, r7, r6
 8024a8e:	8812      	ldrh	r2, [r2, #0]
 8024a90:	4353      	muls	r3, r2
 8024a92:	2164      	movs	r1, #100	; 0x64
 8024a94:	0018      	movs	r0, r3
 8024a96:	f7e1 fbbf 	bl	8006218 <__udivsi3>
 8024a9a:	0003      	movs	r3, r0
 8024a9c:	001a      	movs	r2, r3
 8024a9e:	249d      	movs	r4, #157	; 0x9d
 8024aa0:	0064      	lsls	r4, r4, #1
 8024aa2:	193b      	adds	r3, r7, r4
 8024aa4:	801a      	strh	r2, [r3, #0]
    DPM_Settings[PortNum].CAD_SRCToggleTime = (uint8_t)calcul;
 8024aa6:	4b46      	ldr	r3, [pc, #280]	; (8024bc0 <Send_DpmConfigSetCnf+0x878>)
 8024aa8:	22a8      	movs	r2, #168	; 0xa8
 8024aaa:	0052      	lsls	r2, r2, #1
 8024aac:	189b      	adds	r3, r3, r2
 8024aae:	19db      	adds	r3, r3, r7
 8024ab0:	781a      	ldrb	r2, [r3, #0]
 8024ab2:	193b      	adds	r3, r7, r4
 8024ab4:	881b      	ldrh	r3, [r3, #0]
 8024ab6:	b2d8      	uxtb	r0, r3
 8024ab8:	4942      	ldr	r1, [pc, #264]	; (8024bc4 <Send_DpmConfigSetCnf+0x87c>)
 8024aba:	0013      	movs	r3, r2
 8024abc:	005b      	lsls	r3, r3, #1
 8024abe:	189b      	adds	r3, r3, r2
 8024ac0:	009b      	lsls	r3, r3, #2
 8024ac2:	18cb      	adds	r3, r1, r3
 8024ac4:	3307      	adds	r3, #7
 8024ac6:	1c02      	adds	r2, r0, #0
 8024ac8:	701a      	strb	r2, [r3, #0]
    calcul = tdrp * (100U - dcdrp) / 100U;
 8024aca:	197b      	adds	r3, r7, r5
 8024acc:	781b      	ldrb	r3, [r3, #0]
 8024ace:	19ba      	adds	r2, r7, r6
 8024ad0:	8812      	ldrh	r2, [r2, #0]
 8024ad2:	2164      	movs	r1, #100	; 0x64
 8024ad4:	1a8a      	subs	r2, r1, r2
 8024ad6:	4353      	muls	r3, r2
 8024ad8:	2164      	movs	r1, #100	; 0x64
 8024ada:	0018      	movs	r0, r3
 8024adc:	f7e1 fb9c 	bl	8006218 <__udivsi3>
 8024ae0:	0003      	movs	r3, r0
 8024ae2:	001a      	movs	r2, r3
 8024ae4:	193b      	adds	r3, r7, r4
 8024ae6:	801a      	strh	r2, [r3, #0]
    DPM_Settings[PortNum].CAD_SNKToggleTime = (uint8_t)calcul;
 8024ae8:	4b35      	ldr	r3, [pc, #212]	; (8024bc0 <Send_DpmConfigSetCnf+0x878>)
 8024aea:	22a8      	movs	r2, #168	; 0xa8
 8024aec:	0052      	lsls	r2, r2, #1
 8024aee:	189b      	adds	r3, r3, r2
 8024af0:	19db      	adds	r3, r3, r7
 8024af2:	781a      	ldrb	r2, [r3, #0]
 8024af4:	193b      	adds	r3, r7, r4
 8024af6:	881b      	ldrh	r3, [r3, #0]
 8024af8:	b2d8      	uxtb	r0, r3
 8024afa:	4932      	ldr	r1, [pc, #200]	; (8024bc4 <Send_DpmConfigSetCnf+0x87c>)
 8024afc:	0013      	movs	r3, r2
 8024afe:	005b      	lsls	r3, r3, #1
 8024b00:	189b      	adds	r3, r3, r2
 8024b02:	009b      	lsls	r3, r3, #2
 8024b04:	18cb      	adds	r3, r1, r3
 8024b06:	3306      	adds	r3, #6
 8024b08:	1c02      	adds	r2, r0, #0
 8024b0a:	701a      	strb	r2, [r3, #0]
  }
#endif /* !USBPDCORE_LIB_NO_PD */

  /* Only applies if an error was specified. Will send a DPM_CONFIG_REJ instead of DPM_CONFIG_SET_CNF*/
  if (error != 0xFFU)
 8024b0c:	241a      	movs	r4, #26
 8024b0e:	34ff      	adds	r4, #255	; 0xff
 8024b10:	193b      	adds	r3, r7, r4
 8024b12:	781b      	ldrb	r3, [r3, #0]
 8024b14:	2bff      	cmp	r3, #255	; 0xff
 8024b16:	d04b      	beq.n	8024bb0 <Send_DpmConfigSetCnf+0x868>
  {
    TLV_deinit_encode(&send_tlv);
 8024b18:	2594      	movs	r5, #148	; 0x94
 8024b1a:	006d      	lsls	r5, r5, #1
 8024b1c:	197b      	adds	r3, r7, r5
 8024b1e:	0018      	movs	r0, r3
 8024b20:	f7fd fc42 	bl	80223a8 <TLV_deinit_encode>
    (void)TLV_init_encode(&send_tlv, __GUI_SET_TAG_ID((PortNum + 1), DPM_CONFIG_REJ), TLV_SIZE_MAX, pEncodedMsg);
 8024b24:	4b26      	ldr	r3, [pc, #152]	; (8024bc0 <Send_DpmConfigSetCnf+0x878>)
 8024b26:	22a8      	movs	r2, #168	; 0xa8
 8024b28:	0052      	lsls	r2, r2, #1
 8024b2a:	189b      	adds	r3, r3, r2
 8024b2c:	19db      	adds	r3, r3, r7
 8024b2e:	781b      	ldrb	r3, [r3, #0]
 8024b30:	3301      	adds	r3, #1
 8024b32:	015b      	lsls	r3, r3, #5
 8024b34:	b25b      	sxtb	r3, r3
 8024b36:	2208      	movs	r2, #8
 8024b38:	4313      	orrs	r3, r2
 8024b3a:	b25b      	sxtb	r3, r3
 8024b3c:	b2d9      	uxtb	r1, r3
 8024b3e:	687b      	ldr	r3, [r7, #4]
 8024b40:	2280      	movs	r2, #128	; 0x80
 8024b42:	0052      	lsls	r2, r2, #1
 8024b44:	1978      	adds	r0, r7, r5
 8024b46:	f7fd fa6a 	bl	802201e <TLV_init_encode>
    (void)TLV_addValue(&send_tlv, &error, 1);
 8024b4a:	1939      	adds	r1, r7, r4
 8024b4c:	197b      	adds	r3, r7, r5
 8024b4e:	2201      	movs	r2, #1
 8024b50:	0018      	movs	r0, r3
 8024b52:	f7fd fb95 	bl	8022280 <TLV_addValue>

    /* If the cause of error is DPM_REJECT, we have to list the tag of parameters which didn't pass */
    if (error != 0U)
 8024b56:	193b      	adds	r3, r7, r4
 8024b58:	781b      	ldrb	r3, [r3, #0]
 8024b5a:	2b00      	cmp	r3, #0
 8024b5c:	d022      	beq.n	8024ba4 <Send_DpmConfigSetCnf+0x85c>
    {
      uint32_t index;
      for (index = 0; index < counter_param_not_applicated; index++)
 8024b5e:	2300      	movs	r3, #0
 8024b60:	229e      	movs	r2, #158	; 0x9e
 8024b62:	0052      	lsls	r2, r2, #1
 8024b64:	18ba      	adds	r2, r7, r2
 8024b66:	6013      	str	r3, [r2, #0]
 8024b68:	e012      	b.n	8024b90 <Send_DpmConfigSetCnf+0x848>
      {
        (void)TLV_addValue(&send_tlv, &param_not_applicated[index], 1);
 8024b6a:	2318      	movs	r3, #24
 8024b6c:	18fa      	adds	r2, r7, r3
 8024b6e:	249e      	movs	r4, #158	; 0x9e
 8024b70:	0064      	lsls	r4, r4, #1
 8024b72:	193b      	adds	r3, r7, r4
 8024b74:	681b      	ldr	r3, [r3, #0]
 8024b76:	18d1      	adds	r1, r2, r3
 8024b78:	2394      	movs	r3, #148	; 0x94
 8024b7a:	005b      	lsls	r3, r3, #1
 8024b7c:	18fb      	adds	r3, r7, r3
 8024b7e:	2201      	movs	r2, #1
 8024b80:	0018      	movs	r0, r3
 8024b82:	f7fd fb7d 	bl	8022280 <TLV_addValue>
      for (index = 0; index < counter_param_not_applicated; index++)
 8024b86:	193b      	adds	r3, r7, r4
 8024b88:	681b      	ldr	r3, [r3, #0]
 8024b8a:	3301      	adds	r3, #1
 8024b8c:	193a      	adds	r2, r7, r4
 8024b8e:	6013      	str	r3, [r2, #0]
 8024b90:	234e      	movs	r3, #78	; 0x4e
 8024b92:	33ff      	adds	r3, #255	; 0xff
 8024b94:	18fb      	adds	r3, r7, r3
 8024b96:	781b      	ldrb	r3, [r3, #0]
 8024b98:	229e      	movs	r2, #158	; 0x9e
 8024b9a:	0052      	lsls	r2, r2, #1
 8024b9c:	18ba      	adds	r2, r7, r2
 8024b9e:	6812      	ldr	r2, [r2, #0]
 8024ba0:	429a      	cmp	r2, r3
 8024ba2:	d3e2      	bcc.n	8024b6a <Send_DpmConfigSetCnf+0x822>
      }
    }
    TLV_deinit_encode(&send_tlv);
 8024ba4:	2394      	movs	r3, #148	; 0x94
 8024ba6:	005b      	lsls	r3, r3, #1
 8024ba8:	18fb      	adds	r3, r7, r3
 8024baa:	0018      	movs	r0, r3
 8024bac:	f7fd fbfc 	bl	80223a8 <TLV_deinit_encode>
  }
}
 8024bb0:	46c0      	nop			; (mov r8, r8)
 8024bb2:	46bd      	mov	sp, r7
 8024bb4:	b055      	add	sp, #340	; 0x154
 8024bb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024bb8:	fffffec7 	.word	0xfffffec7
 8024bbc:	fffffec8 	.word	0xfffffec8
 8024bc0:	fffffebf 	.word	0xfffffebf
 8024bc4:	200001a4 	.word	0x200001a4

08024bc8 <Send_DpmConfigGetCnf>:

static void Send_DpmConfigGetCnf(uint8_t PortNum, uint8_t *instruction, uint8_t *pEncodedMsg)
{
 8024bc8:	b580      	push	{r7, lr}
 8024bca:	b092      	sub	sp, #72	; 0x48
 8024bcc:	af00      	add	r7, sp, #0
 8024bce:	60b9      	str	r1, [r7, #8]
 8024bd0:	607a      	str	r2, [r7, #4]
 8024bd2:	210f      	movs	r1, #15
 8024bd4:	187b      	adds	r3, r7, r1
 8024bd6:	1c02      	adds	r2, r0, #0
 8024bd8:	701a      	strb	r2, [r3, #0]
  TLV_ToSend_Data_t send_tlv;
  (void)TLV_init_encode(&send_tlv, __GUI_SET_TAG_ID((PortNum + 1), DPM_CONFIG_GET_CNF), TLV_SIZE_MAX, pEncodedMsg);
 8024bda:	187b      	adds	r3, r7, r1
 8024bdc:	781b      	ldrb	r3, [r3, #0]
 8024bde:	3301      	adds	r3, #1
 8024be0:	015b      	lsls	r3, r3, #5
 8024be2:	b25b      	sxtb	r3, r3
 8024be4:	2205      	movs	r2, #5
 8024be6:	4313      	orrs	r3, r2
 8024be8:	b25b      	sxtb	r3, r3
 8024bea:	b2d9      	uxtb	r1, r3
 8024bec:	687b      	ldr	r3, [r7, #4]
 8024bee:	2280      	movs	r2, #128	; 0x80
 8024bf0:	0052      	lsls	r2, r2, #1
 8024bf2:	2030      	movs	r0, #48	; 0x30
 8024bf4:	1838      	adds	r0, r7, r0
 8024bf6:	f7fd fa12 	bl	802201e <TLV_init_encode>
  uint16_t length = TLV_get_string_length(instruction) - TLV_HEADER_SIZE;
 8024bfa:	68bb      	ldr	r3, [r7, #8]
 8024bfc:	0018      	movs	r0, r3
 8024bfe:	f7fd fc79 	bl	80224f4 <TLV_get_string_length>
 8024c02:	0003      	movs	r3, r0
 8024c04:	001a      	movs	r2, r3
 8024c06:	2344      	movs	r3, #68	; 0x44
 8024c08:	18fb      	adds	r3, r7, r3
 8024c0a:	3a03      	subs	r2, #3
 8024c0c:	801a      	strh	r2, [r3, #0]
  uint8_t index = 0;
 8024c0e:	2347      	movs	r3, #71	; 0x47
 8024c10:	18fb      	adds	r3, r7, r3
 8024c12:	2200      	movs	r2, #0
 8024c14:	701a      	strb	r2, [r3, #0]

  /* This is a state machine. */
  do
  {
    /* If there is no parameters, we go through each case of the state machine in one pass. (conditional breaks) */
    if (0U == length)
 8024c16:	2344      	movs	r3, #68	; 0x44
 8024c18:	18fb      	adds	r3, r7, r3
 8024c1a:	881b      	ldrh	r3, [r3, #0]
 8024c1c:	2b00      	cmp	r3, #0
 8024c1e:	d104      	bne.n	8024c2a <Send_DpmConfigGetCnf+0x62>
    {
      param = (uint8_t)GUI_PARAM_ALL;
 8024c20:	2346      	movs	r3, #70	; 0x46
 8024c22:	18fb      	adds	r3, r7, r3
 8024c24:	22ff      	movs	r2, #255	; 0xff
 8024c26:	701a      	strb	r2, [r3, #0]
 8024c28:	e009      	b.n	8024c3e <Send_DpmConfigGetCnf+0x76>
    }
    else
    {
      /* If there are, we loop the state machine and go through one case each time. */
      param = instruction[TLV_VALUE_POSITION + index];
 8024c2a:	2347      	movs	r3, #71	; 0x47
 8024c2c:	18fb      	adds	r3, r7, r3
 8024c2e:	781b      	ldrb	r3, [r3, #0]
 8024c30:	3307      	adds	r3, #7
 8024c32:	68ba      	ldr	r2, [r7, #8]
 8024c34:	18d2      	adds	r2, r2, r3
 8024c36:	2346      	movs	r3, #70	; 0x46
 8024c38:	18fb      	adds	r3, r7, r3
 8024c3a:	7812      	ldrb	r2, [r2, #0]
 8024c3c:	701a      	strb	r2, [r3, #0]

    /*
    Each case should simply use the TLV_add function to insert his corresponding data,
    as suggested in comment. Manual cast to (uint8_t *) may be required.
    */
    switch ((USBPD_GUI_Tag_Param)param)
 8024c3e:	2346      	movs	r3, #70	; 0x46
 8024c40:	18fb      	adds	r3, r7, r3
 8024c42:	781b      	ldrb	r3, [r3, #0]
 8024c44:	2b1c      	cmp	r3, #28
 8024c46:	dc0d      	bgt.n	8024c64 <Send_DpmConfigGetCnf+0x9c>
 8024c48:	2b00      	cmp	r3, #0
 8024c4a:	da00      	bge.n	8024c4e <Send_DpmConfigGetCnf+0x86>
 8024c4c:	e243      	b.n	80250d6 <Send_DpmConfigGetCnf+0x50e>
 8024c4e:	2b1c      	cmp	r3, #28
 8024c50:	d900      	bls.n	8024c54 <Send_DpmConfigGetCnf+0x8c>
 8024c52:	e240      	b.n	80250d6 <Send_DpmConfigGetCnf+0x50e>
 8024c54:	009a      	lsls	r2, r3, #2
 8024c56:	4b02      	ldr	r3, [pc, #8]	; (8024c60 <Send_DpmConfigGetCnf+0x98>)
 8024c58:	18d3      	adds	r3, r2, r3
 8024c5a:	681b      	ldr	r3, [r3, #0]
 8024c5c:	469f      	mov	pc, r3
 8024c5e:	46c0      	nop			; (mov r8, r8)
 8024c60:	0802b19c 	.word	0x0802b19c
 8024c64:	2bff      	cmp	r3, #255	; 0xff
 8024c66:	d000      	beq.n	8024c6a <Send_DpmConfigGetCnf+0xa2>
 8024c68:	e235      	b.n	80250d6 <Send_DpmConfigGetCnf+0x50e>
#if !defined(USBPDCORE_LIB_NO_PD)
      case GUI_PARAM_SOP :
      {
        /* SOP & SOP1 & SOP2 */
        /* SOP1_Debug & SOP2_Debug not implemented */
        uint8_t settings = (uint8_t)DPM_Settings[PortNum].PE_SupportedSOP;
 8024c6a:	230f      	movs	r3, #15
 8024c6c:	18fb      	adds	r3, r7, r3
 8024c6e:	781a      	ldrb	r2, [r3, #0]
 8024c70:	49ed      	ldr	r1, [pc, #948]	; (8025028 <Send_DpmConfigGetCnf+0x460>)
 8024c72:	0013      	movs	r3, r2
 8024c74:	005b      	lsls	r3, r3, #1
 8024c76:	189b      	adds	r3, r3, r2
 8024c78:	009b      	lsls	r3, r3, #2
 8024c7a:	585b      	ldr	r3, [r3, r1]
 8024c7c:	b2da      	uxtb	r2, r3
 8024c7e:	212f      	movs	r1, #47	; 0x2f
 8024c80:	187b      	adds	r3, r7, r1
 8024c82:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_SOP, 1, &settings);
 8024c84:	187b      	adds	r3, r7, r1
 8024c86:	2230      	movs	r2, #48	; 0x30
 8024c88:	18b8      	adds	r0, r7, r2
 8024c8a:	2201      	movs	r2, #1
 8024c8c:	2100      	movs	r1, #0
 8024c8e:	f7fd fa29 	bl	80220e4 <TLV_add>
        if (0U != length)
 8024c92:	2344      	movs	r3, #68	; 0x44
 8024c94:	18fb      	adds	r3, r7, r3
 8024c96:	881b      	ldrh	r3, [r3, #0]
 8024c98:	2b00      	cmp	r3, #0
 8024c9a:	d000      	beq.n	8024c9e <Send_DpmConfigGetCnf+0xd6>
 8024c9c:	e22e      	b.n	80250fc <Send_DpmConfigGetCnf+0x534>
      }
#if defined(USBPD_REV30_SUPPORT)
      case GUI_PARAM_FASTROLESWAP :
      {
        /*FastRoleSwap*/
        uint8_t settings = (uint8_t)DPM_Settings[PortNum].PE_PD3_Support.d.PE_FastRoleSwapSupport;
 8024c9e:	230f      	movs	r3, #15
 8024ca0:	18fb      	adds	r3, r7, r3
 8024ca2:	781a      	ldrb	r2, [r3, #0]
 8024ca4:	49e0      	ldr	r1, [pc, #896]	; (8025028 <Send_DpmConfigGetCnf+0x460>)
 8024ca6:	2008      	movs	r0, #8
 8024ca8:	0013      	movs	r3, r2
 8024caa:	005b      	lsls	r3, r3, #1
 8024cac:	189b      	adds	r3, r3, r2
 8024cae:	009b      	lsls	r3, r3, #2
 8024cb0:	18cb      	adds	r3, r1, r3
 8024cb2:	181b      	adds	r3, r3, r0
 8024cb4:	781b      	ldrb	r3, [r3, #0]
 8024cb6:	079b      	lsls	r3, r3, #30
 8024cb8:	0fdb      	lsrs	r3, r3, #31
 8024cba:	b2db      	uxtb	r3, r3
 8024cbc:	001a      	movs	r2, r3
 8024cbe:	212e      	movs	r1, #46	; 0x2e
 8024cc0:	187b      	adds	r3, r7, r1
 8024cc2:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_FASTROLESWAP, 1, &settings);
 8024cc4:	187b      	adds	r3, r7, r1
 8024cc6:	2230      	movs	r2, #48	; 0x30
 8024cc8:	18b8      	adds	r0, r7, r2
 8024cca:	2201      	movs	r2, #1
 8024ccc:	2102      	movs	r1, #2
 8024cce:	f7fd fa09 	bl	80220e4 <TLV_add>
        if (0U != length)
 8024cd2:	2344      	movs	r3, #68	; 0x44
 8024cd4:	18fb      	adds	r3, r7, r3
 8024cd6:	881b      	ldrh	r3, [r3, #0]
 8024cd8:	2b00      	cmp	r3, #0
 8024cda:	d000      	beq.n	8024cde <Send_DpmConfigGetCnf+0x116>
 8024cdc:	e210      	b.n	8025100 <Send_DpmConfigGetCnf+0x538>
#endif /*USBPD_REV30_SUPPORT*/
#endif /* !USBPDCORE_LIB_NO_PD */
      case GUI_PARAM_DATAROLESWAP_TO_UFP :
      {
        /* DataRoleSwap to UFP */
        uint8_t settings = (uint8_t)DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP;
 8024cde:	230f      	movs	r3, #15
 8024ce0:	18fb      	adds	r3, r7, r3
 8024ce2:	781a      	ldrb	r2, [r3, #0]
 8024ce4:	4bd1      	ldr	r3, [pc, #836]	; (802502c <Send_DpmConfigGetCnf+0x464>)
 8024ce6:	2174      	movs	r1, #116	; 0x74
 8024ce8:	434a      	muls	r2, r1
 8024cea:	5cd3      	ldrb	r3, [r2, r3]
 8024cec:	071b      	lsls	r3, r3, #28
 8024cee:	0fdb      	lsrs	r3, r3, #31
 8024cf0:	b2db      	uxtb	r3, r3
 8024cf2:	001a      	movs	r2, r3
 8024cf4:	212d      	movs	r1, #45	; 0x2d
 8024cf6:	187b      	adds	r3, r7, r1
 8024cf8:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_DATAROLESWAP_TO_UFP, 1, &settings);
 8024cfa:	187b      	adds	r3, r7, r1
 8024cfc:	2230      	movs	r2, #48	; 0x30
 8024cfe:	18b8      	adds	r0, r7, r2
 8024d00:	2201      	movs	r2, #1
 8024d02:	2103      	movs	r1, #3
 8024d04:	f7fd f9ee 	bl	80220e4 <TLV_add>
        if (0U != length)
 8024d08:	2344      	movs	r3, #68	; 0x44
 8024d0a:	18fb      	adds	r3, r7, r3
 8024d0c:	881b      	ldrh	r3, [r3, #0]
 8024d0e:	2b00      	cmp	r3, #0
 8024d10:	d000      	beq.n	8024d14 <Send_DpmConfigGetCnf+0x14c>
 8024d12:	e1f7      	b.n	8025104 <Send_DpmConfigGetCnf+0x53c>
        }
      }
      case GUI_PARAM_DATAROLESWAP_TO_DFP :
      {
        /* DataRoleSwap to DFP */
        uint8_t settings = (uint8_t)DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP;
 8024d14:	230f      	movs	r3, #15
 8024d16:	18fb      	adds	r3, r7, r3
 8024d18:	781a      	ldrb	r2, [r3, #0]
 8024d1a:	4bc4      	ldr	r3, [pc, #784]	; (802502c <Send_DpmConfigGetCnf+0x464>)
 8024d1c:	2174      	movs	r1, #116	; 0x74
 8024d1e:	434a      	muls	r2, r1
 8024d20:	5cd3      	ldrb	r3, [r2, r3]
 8024d22:	075b      	lsls	r3, r3, #29
 8024d24:	0fdb      	lsrs	r3, r3, #31
 8024d26:	b2db      	uxtb	r3, r3
 8024d28:	001a      	movs	r2, r3
 8024d2a:	212c      	movs	r1, #44	; 0x2c
 8024d2c:	187b      	adds	r3, r7, r1
 8024d2e:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_DATAROLESWAP_TO_DFP, 1, &settings);
 8024d30:	187b      	adds	r3, r7, r1
 8024d32:	2230      	movs	r2, #48	; 0x30
 8024d34:	18b8      	adds	r0, r7, r2
 8024d36:	2201      	movs	r2, #1
 8024d38:	211c      	movs	r1, #28
 8024d3a:	f7fd f9d3 	bl	80220e4 <TLV_add>
        if (0U != length)
 8024d3e:	2344      	movs	r3, #68	; 0x44
 8024d40:	18fb      	adds	r3, r7, r3
 8024d42:	881b      	ldrh	r3, [r3, #0]
 8024d44:	2b00      	cmp	r3, #0
 8024d46:	d000      	beq.n	8024d4a <Send_DpmConfigGetCnf+0x182>
 8024d48:	e1de      	b.n	8025108 <Send_DpmConfigGetCnf+0x540>
        }
      }
      case GUI_PARAM_DEFAULTPOWERROLE :
      {
        /*DefaultPowerRole*/
        uint8_t settings = (uint8_t)DPM_Settings[PortNum].PE_DefaultRole;
 8024d4a:	230f      	movs	r3, #15
 8024d4c:	18fb      	adds	r3, r7, r3
 8024d4e:	781a      	ldrb	r2, [r3, #0]
 8024d50:	49b5      	ldr	r1, [pc, #724]	; (8025028 <Send_DpmConfigGetCnf+0x460>)
 8024d52:	0013      	movs	r3, r2
 8024d54:	005b      	lsls	r3, r3, #1
 8024d56:	189b      	adds	r3, r3, r2
 8024d58:	009b      	lsls	r3, r3, #2
 8024d5a:	18cb      	adds	r3, r1, r3
 8024d5c:	791b      	ldrb	r3, [r3, #4]
 8024d5e:	075b      	lsls	r3, r3, #29
 8024d60:	0fdb      	lsrs	r3, r3, #31
 8024d62:	b2db      	uxtb	r3, r3
 8024d64:	001a      	movs	r2, r3
 8024d66:	212b      	movs	r1, #43	; 0x2b
 8024d68:	187b      	adds	r3, r7, r1
 8024d6a:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_DEFAULTPOWERROLE, 1, &settings);
 8024d6c:	187b      	adds	r3, r7, r1
 8024d6e:	2230      	movs	r2, #48	; 0x30
 8024d70:	18b8      	adds	r0, r7, r2
 8024d72:	2201      	movs	r2, #1
 8024d74:	2104      	movs	r1, #4
 8024d76:	f7fd f9b5 	bl	80220e4 <TLV_add>
        if (0U != length)
 8024d7a:	2344      	movs	r3, #68	; 0x44
 8024d7c:	18fb      	adds	r3, r7, r3
 8024d7e:	881b      	ldrh	r3, [r3, #0]
 8024d80:	2b00      	cmp	r3, #0
 8024d82:	d000      	beq.n	8024d86 <Send_DpmConfigGetCnf+0x1be>
 8024d84:	e1c2      	b.n	802510c <Send_DpmConfigGetCnf+0x544>
      }
#if !defined(USBPDCORE_LIB_NO_PD)
      case GUI_PARAM_DRP_SUPPORT :
      {
        /*DRP_Support*/
        uint8_t settings = (uint8_t)DPM_Settings[PortNum].PE_RoleSwap;
 8024d86:	230f      	movs	r3, #15
 8024d88:	18fb      	adds	r3, r7, r3
 8024d8a:	781a      	ldrb	r2, [r3, #0]
 8024d8c:	49a6      	ldr	r1, [pc, #664]	; (8025028 <Send_DpmConfigGetCnf+0x460>)
 8024d8e:	0013      	movs	r3, r2
 8024d90:	005b      	lsls	r3, r3, #1
 8024d92:	189b      	adds	r3, r3, r2
 8024d94:	009b      	lsls	r3, r3, #2
 8024d96:	18cb      	adds	r3, r1, r3
 8024d98:	791b      	ldrb	r3, [r3, #4]
 8024d9a:	071b      	lsls	r3, r3, #28
 8024d9c:	0fdb      	lsrs	r3, r3, #31
 8024d9e:	b2db      	uxtb	r3, r3
 8024da0:	001a      	movs	r2, r3
 8024da2:	212a      	movs	r1, #42	; 0x2a
 8024da4:	187b      	adds	r3, r7, r1
 8024da6:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_DRP_SUPPORT, 1, &settings);
 8024da8:	187b      	adds	r3, r7, r1
 8024daa:	2230      	movs	r2, #48	; 0x30
 8024dac:	18b8      	adds	r0, r7, r2
 8024dae:	2201      	movs	r2, #1
 8024db0:	2105      	movs	r1, #5
 8024db2:	f7fd f997 	bl	80220e4 <TLV_add>
        if (0U != length)
 8024db6:	2344      	movs	r3, #68	; 0x44
 8024db8:	18fb      	adds	r3, r7, r3
 8024dba:	881b      	ldrh	r3, [r3, #0]
 8024dbc:	2b00      	cmp	r3, #0
 8024dbe:	d000      	beq.n	8024dc2 <Send_DpmConfigGetCnf+0x1fa>
 8024dc0:	e1a6      	b.n	8025110 <Send_DpmConfigGetCnf+0x548>
        }
      }
      case GUI_PARAM_CADROLETOGGLE :
      {
        /*CADRoleToggle*/
        uint8_t settings = (uint8_t)DPM_Settings[PortNum].CAD_RoleToggle;
 8024dc2:	230f      	movs	r3, #15
 8024dc4:	18fb      	adds	r3, r7, r3
 8024dc6:	781a      	ldrb	r2, [r3, #0]
 8024dc8:	4997      	ldr	r1, [pc, #604]	; (8025028 <Send_DpmConfigGetCnf+0x460>)
 8024dca:	0013      	movs	r3, r2
 8024dcc:	005b      	lsls	r3, r3, #1
 8024dce:	189b      	adds	r3, r3, r2
 8024dd0:	009b      	lsls	r3, r3, #2
 8024dd2:	18cb      	adds	r3, r1, r3
 8024dd4:	795b      	ldrb	r3, [r3, #5]
 8024dd6:	069b      	lsls	r3, r3, #26
 8024dd8:	0fdb      	lsrs	r3, r3, #31
 8024dda:	b2db      	uxtb	r3, r3
 8024ddc:	001a      	movs	r2, r3
 8024dde:	2129      	movs	r1, #41	; 0x29
 8024de0:	187b      	adds	r3, r7, r1
 8024de2:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_CADROLETOGGLE, 1, &settings);
 8024de4:	187b      	adds	r3, r7, r1
 8024de6:	2230      	movs	r2, #48	; 0x30
 8024de8:	18b8      	adds	r0, r7, r2
 8024dea:	2201      	movs	r2, #1
 8024dec:	2106      	movs	r1, #6
 8024dee:	f7fd f979 	bl	80220e4 <TLV_add>
        if (0U != length)
 8024df2:	2344      	movs	r3, #68	; 0x44
 8024df4:	18fb      	adds	r3, r7, r3
 8024df6:	881b      	ldrh	r3, [r3, #0]
 8024df8:	2b00      	cmp	r3, #0
 8024dfa:	d000      	beq.n	8024dfe <Send_DpmConfigGetCnf+0x236>
 8024dfc:	e18a      	b.n	8025114 <Send_DpmConfigGetCnf+0x54c>
        }
      }
      case GUI_PARAM_PE_SCAP_HR :
      {
        /*PE_SCAP_HR*/
        uint8_t settings = (uint8_t)DPM_Settings[PortNum].PE_CapscounterSupport;
 8024dfe:	230f      	movs	r3, #15
 8024e00:	18fb      	adds	r3, r7, r3
 8024e02:	781a      	ldrb	r2, [r3, #0]
 8024e04:	4988      	ldr	r1, [pc, #544]	; (8025028 <Send_DpmConfigGetCnf+0x460>)
 8024e06:	0013      	movs	r3, r2
 8024e08:	005b      	lsls	r3, r3, #1
 8024e0a:	189b      	adds	r3, r3, r2
 8024e0c:	009b      	lsls	r3, r3, #2
 8024e0e:	18cb      	adds	r3, r1, r3
 8024e10:	791b      	ldrb	r3, [r3, #4]
 8024e12:	061b      	lsls	r3, r3, #24
 8024e14:	0fdb      	lsrs	r3, r3, #31
 8024e16:	b2db      	uxtb	r3, r3
 8024e18:	001a      	movs	r2, r3
 8024e1a:	2128      	movs	r1, #40	; 0x28
 8024e1c:	187b      	adds	r3, r7, r1
 8024e1e:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_PE_SCAP_HR,  1, &settings);
 8024e20:	187b      	adds	r3, r7, r1
 8024e22:	2230      	movs	r2, #48	; 0x30
 8024e24:	18b8      	adds	r0, r7, r2
 8024e26:	2201      	movs	r2, #1
 8024e28:	2107      	movs	r1, #7
 8024e2a:	f7fd f95b 	bl	80220e4 <TLV_add>
        if (0U != length)
 8024e2e:	2344      	movs	r3, #68	; 0x44
 8024e30:	18fb      	adds	r3, r7, r3
 8024e32:	881b      	ldrh	r3, [r3, #0]
 8024e34:	2b00      	cmp	r3, #0
 8024e36:	d000      	beq.n	8024e3a <Send_DpmConfigGetCnf+0x272>
 8024e38:	e16e      	b.n	8025118 <Send_DpmConfigGetCnf+0x550>
      }
#endif /*_VDM*/
      case GUI_PARAM_PING_SUPPORT :
      {
        /* Ping Support */
        uint8_t settings = (uint8_t)DPM_Settings[PortNum].PE_PingSupport;
 8024e3a:	230f      	movs	r3, #15
 8024e3c:	18fb      	adds	r3, r7, r3
 8024e3e:	781a      	ldrb	r2, [r3, #0]
 8024e40:	4979      	ldr	r1, [pc, #484]	; (8025028 <Send_DpmConfigGetCnf+0x460>)
 8024e42:	0013      	movs	r3, r2
 8024e44:	005b      	lsls	r3, r3, #1
 8024e46:	189b      	adds	r3, r3, r2
 8024e48:	009b      	lsls	r3, r3, #2
 8024e4a:	18cb      	adds	r3, r1, r3
 8024e4c:	791b      	ldrb	r3, [r3, #4]
 8024e4e:	065b      	lsls	r3, r3, #25
 8024e50:	0fdb      	lsrs	r3, r3, #31
 8024e52:	b2db      	uxtb	r3, r3
 8024e54:	001a      	movs	r2, r3
 8024e56:	2127      	movs	r1, #39	; 0x27
 8024e58:	187b      	adds	r3, r7, r1
 8024e5a:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_PING_SUPPORT, 1, &settings);
 8024e5c:	187b      	adds	r3, r7, r1
 8024e5e:	2230      	movs	r2, #48	; 0x30
 8024e60:	18b8      	adds	r0, r7, r2
 8024e62:	2201      	movs	r2, #1
 8024e64:	210a      	movs	r1, #10
 8024e66:	f7fd f93d 	bl	80220e4 <TLV_add>
        if (0U != length)
 8024e6a:	2344      	movs	r3, #68	; 0x44
 8024e6c:	18fb      	adds	r3, r7, r3
 8024e6e:	881b      	ldrh	r3, [r3, #0]
 8024e70:	2b00      	cmp	r3, #0
 8024e72:	d000      	beq.n	8024e76 <Send_DpmConfigGetCnf+0x2ae>
 8024e74:	e152      	b.n	802511c <Send_DpmConfigGetCnf+0x554>
      }
#if defined(USBPD_REV30_SUPPORT)
      case GUI_PARAM_PPS_SUPPORT :
      {
        /* PD3 Support */
        uint16_t settings = (uint16_t)DPM_Settings[PortNum].PE_PD3_Support.PD3_Support;
 8024e76:	230f      	movs	r3, #15
 8024e78:	18fb      	adds	r3, r7, r3
 8024e7a:	781a      	ldrb	r2, [r3, #0]
 8024e7c:	496a      	ldr	r1, [pc, #424]	; (8025028 <Send_DpmConfigGetCnf+0x460>)
 8024e7e:	0013      	movs	r3, r2
 8024e80:	005b      	lsls	r3, r3, #1
 8024e82:	189b      	adds	r3, r3, r2
 8024e84:	009b      	lsls	r3, r3, #2
 8024e86:	18cb      	adds	r3, r1, r3
 8024e88:	3308      	adds	r3, #8
 8024e8a:	881a      	ldrh	r2, [r3, #0]
 8024e8c:	2124      	movs	r1, #36	; 0x24
 8024e8e:	187b      	adds	r3, r7, r1
 8024e90:	801a      	strh	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_PPS_SUPPORT, 2, (uint8_t *)&settings);
 8024e92:	187b      	adds	r3, r7, r1
 8024e94:	2230      	movs	r2, #48	; 0x30
 8024e96:	18b8      	adds	r0, r7, r2
 8024e98:	2202      	movs	r2, #2
 8024e9a:	210b      	movs	r1, #11
 8024e9c:	f7fd f922 	bl	80220e4 <TLV_add>
        if (0U != length)
 8024ea0:	2344      	movs	r3, #68	; 0x44
 8024ea2:	18fb      	adds	r3, r7, r3
 8024ea4:	881b      	ldrh	r3, [r3, #0]
 8024ea6:	2b00      	cmp	r3, #0
 8024ea8:	d000      	beq.n	8024eac <Send_DpmConfigGetCnf+0x2e4>
 8024eaa:	e139      	b.n	8025120 <Send_DpmConfigGetCnf+0x558>
#endif /*USBPD_REV30_SUPPORT*/
#endif /* !USBPDCORE_LIB_NO_PD */
      case GUI_PARAM_VCONNSWAP :
      {
        /*VConnSwap*/
        uint8_t settings = (uint8_t)DPM_USER_Settings[PortNum].PE_VconnSwap;
 8024eac:	230f      	movs	r3, #15
 8024eae:	18fb      	adds	r3, r7, r3
 8024eb0:	781a      	ldrb	r2, [r3, #0]
 8024eb2:	4b5e      	ldr	r3, [pc, #376]	; (802502c <Send_DpmConfigGetCnf+0x464>)
 8024eb4:	2174      	movs	r1, #116	; 0x74
 8024eb6:	434a      	muls	r2, r1
 8024eb8:	5cd3      	ldrb	r3, [r2, r3]
 8024eba:	079b      	lsls	r3, r3, #30
 8024ebc:	0fdb      	lsrs	r3, r3, #31
 8024ebe:	b2db      	uxtb	r3, r3
 8024ec0:	001a      	movs	r2, r3
 8024ec2:	2123      	movs	r1, #35	; 0x23
 8024ec4:	187b      	adds	r3, r7, r1
 8024ec6:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_VCONNSWAP, 1, &settings);
 8024ec8:	187b      	adds	r3, r7, r1
 8024eca:	2230      	movs	r2, #48	; 0x30
 8024ecc:	18b8      	adds	r0, r7, r2
 8024ece:	2201      	movs	r2, #1
 8024ed0:	2108      	movs	r1, #8
 8024ed2:	f7fd f907 	bl	80220e4 <TLV_add>
        if (0U != length)
 8024ed6:	2344      	movs	r3, #68	; 0x44
 8024ed8:	18fb      	adds	r3, r7, r3
 8024eda:	881b      	ldrh	r3, [r3, #0]
 8024edc:	2b00      	cmp	r3, #0
 8024ede:	d000      	beq.n	8024ee2 <Send_DpmConfigGetCnf+0x31a>
 8024ee0:	e120      	b.n	8025124 <Send_DpmConfigGetCnf+0x55c>
        uint8_t nb_pdo;
#if USBPD_PORT_COUNT==2
        if (USBPD_PORT_0 == PortNum)
#endif /* USBPD_PORT_COUNT==2 */
        {
          nb_pdo    =  USBPD_NbPDO[0];
 8024ee2:	2143      	movs	r1, #67	; 0x43
 8024ee4:	187b      	adds	r3, r7, r1
 8024ee6:	4a52      	ldr	r2, [pc, #328]	; (8025030 <Send_DpmConfigGetCnf+0x468>)
 8024ee8:	7812      	ldrb	r2, [r2, #0]
 8024eea:	701a      	strb	r2, [r3, #0]
          list_pdo  = (uint8_t *)PORT0_PDO_ListSNK;
 8024eec:	4b51      	ldr	r3, [pc, #324]	; (8025034 <Send_DpmConfigGetCnf+0x46c>)
 8024eee:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
          nb_pdo    =  USBPD_NbPDO[2];
          list_pdo  = (uint8_t *)PORT1_PDO_ListSNK;
        }
#endif /* USBPD_PORT_COUNT==2 */
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_SNK_PDO, ((uint16_t)(nb_pdo) * 4U), list_pdo);
 8024ef0:	187b      	adds	r3, r7, r1
 8024ef2:	781b      	ldrb	r3, [r3, #0]
 8024ef4:	b29b      	uxth	r3, r3
 8024ef6:	009b      	lsls	r3, r3, #2
 8024ef8:	b29a      	uxth	r2, r3
 8024efa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8024efc:	2130      	movs	r1, #48	; 0x30
 8024efe:	1878      	adds	r0, r7, r1
 8024f00:	210c      	movs	r1, #12
 8024f02:	f7fd f8ef 	bl	80220e4 <TLV_add>
      }
      if (0U != length)
 8024f06:	2344      	movs	r3, #68	; 0x44
 8024f08:	18fb      	adds	r3, r7, r3
 8024f0a:	881b      	ldrh	r3, [r3, #0]
 8024f0c:	2b00      	cmp	r3, #0
 8024f0e:	d000      	beq.n	8024f12 <Send_DpmConfigGetCnf+0x34a>
 8024f10:	e10a      	b.n	8025128 <Send_DpmConfigGetCnf+0x560>
      }
#endif /* _SRC || _DRP */
      case GUI_PARAM_TDRP :
      {
        /* Calculate the current value of tDRP (value between 50ms and 100ms) */
        uint8_t value = (uint8_t)DPM_USER_Settings[PortNum].CAD_tDRP;
 8024f12:	230f      	movs	r3, #15
 8024f14:	18fb      	adds	r3, r7, r3
 8024f16:	781b      	ldrb	r3, [r3, #0]
 8024f18:	4a44      	ldr	r2, [pc, #272]	; (802502c <Send_DpmConfigGetCnf+0x464>)
 8024f1a:	2168      	movs	r1, #104	; 0x68
 8024f1c:	2074      	movs	r0, #116	; 0x74
 8024f1e:	4343      	muls	r3, r0
 8024f20:	18d3      	adds	r3, r2, r3
 8024f22:	185b      	adds	r3, r3, r1
 8024f24:	791b      	ldrb	r3, [r3, #4]
 8024f26:	061b      	lsls	r3, r3, #24
 8024f28:	0e5b      	lsrs	r3, r3, #25
 8024f2a:	b2db      	uxtb	r3, r3
 8024f2c:	001a      	movs	r2, r3
 8024f2e:	2122      	movs	r1, #34	; 0x22
 8024f30:	187b      	adds	r3, r7, r1
 8024f32:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_TDRP, 1, &value);
 8024f34:	187b      	adds	r3, r7, r1
 8024f36:	2230      	movs	r2, #48	; 0x30
 8024f38:	18b8      	adds	r0, r7, r2
 8024f3a:	2201      	movs	r2, #1
 8024f3c:	210e      	movs	r1, #14
 8024f3e:	f7fd f8d1 	bl	80220e4 <TLV_add>
      }
      if (0U != length)
 8024f42:	2344      	movs	r3, #68	; 0x44
 8024f44:	18fb      	adds	r3, r7, r3
 8024f46:	881b      	ldrh	r3, [r3, #0]
 8024f48:	2b00      	cmp	r3, #0
 8024f4a:	d000      	beq.n	8024f4e <Send_DpmConfigGetCnf+0x386>
 8024f4c:	e0ee      	b.n	802512c <Send_DpmConfigGetCnf+0x564>
        break;
      }
      case GUI_PARAM_DCSRC_DRP :
      {
        /* Calculate the current value of tDRP (value between 50ms and 100ms) */
        uint8_t value = (uint8_t)DPM_USER_Settings[PortNum].CAD_dcSRC_DRP;
 8024f4e:	230f      	movs	r3, #15
 8024f50:	18fb      	adds	r3, r7, r3
 8024f52:	781b      	ldrb	r3, [r3, #0]
 8024f54:	4a35      	ldr	r2, [pc, #212]	; (802502c <Send_DpmConfigGetCnf+0x464>)
 8024f56:	2168      	movs	r1, #104	; 0x68
 8024f58:	2074      	movs	r0, #116	; 0x74
 8024f5a:	4343      	muls	r3, r0
 8024f5c:	18d3      	adds	r3, r2, r3
 8024f5e:	185b      	adds	r3, r3, r1
 8024f60:	795b      	ldrb	r3, [r3, #5]
 8024f62:	065b      	lsls	r3, r3, #25
 8024f64:	0e5b      	lsrs	r3, r3, #25
 8024f66:	b2db      	uxtb	r3, r3
 8024f68:	001a      	movs	r2, r3
 8024f6a:	2121      	movs	r1, #33	; 0x21
 8024f6c:	187b      	adds	r3, r7, r1
 8024f6e:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_DCSRC_DRP, 1, &value);
 8024f70:	187b      	adds	r3, r7, r1
 8024f72:	2230      	movs	r2, #48	; 0x30
 8024f74:	18b8      	adds	r0, r7, r2
 8024f76:	2201      	movs	r2, #1
 8024f78:	210f      	movs	r1, #15
 8024f7a:	f7fd f8b3 	bl	80220e4 <TLV_add>
      }
      if (0U != length)
 8024f7e:	2344      	movs	r3, #68	; 0x44
 8024f80:	18fb      	adds	r3, r7, r3
 8024f82:	881b      	ldrh	r3, [r3, #0]
 8024f84:	2b00      	cmp	r3, #0
 8024f86:	d000      	beq.n	8024f8a <Send_DpmConfigGetCnf+0x3c2>
 8024f88:	e0d2      	b.n	8025130 <Send_DpmConfigGetCnf+0x568>
        break;
      }
#if !defined(USBPDCORE_LIB_NO_PD)
      case GUI_PARAM_RESPONDS_TO_DISCOV_SOP :
      {
        uint8_t settings = (uint8_t)DPM_Settings[PortNum].PE_RespondsToDiscovSOP;
 8024f8a:	230f      	movs	r3, #15
 8024f8c:	18fb      	adds	r3, r7, r3
 8024f8e:	781a      	ldrb	r2, [r3, #0]
 8024f90:	4925      	ldr	r1, [pc, #148]	; (8025028 <Send_DpmConfigGetCnf+0x460>)
 8024f92:	0013      	movs	r3, r2
 8024f94:	005b      	lsls	r3, r3, #1
 8024f96:	189b      	adds	r3, r3, r2
 8024f98:	009b      	lsls	r3, r3, #2
 8024f9a:	18cb      	adds	r3, r1, r3
 8024f9c:	795b      	ldrb	r3, [r3, #5]
 8024f9e:	07db      	lsls	r3, r3, #31
 8024fa0:	0fdb      	lsrs	r3, r3, #31
 8024fa2:	b2db      	uxtb	r3, r3
 8024fa4:	001a      	movs	r2, r3
 8024fa6:	2120      	movs	r1, #32
 8024fa8:	187b      	adds	r3, r7, r1
 8024faa:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_RESPONDS_TO_DISCOV_SOP, 1, &settings);
 8024fac:	187b      	adds	r3, r7, r1
 8024fae:	2230      	movs	r2, #48	; 0x30
 8024fb0:	18b8      	adds	r0, r7, r2
 8024fb2:	2201      	movs	r2, #1
 8024fb4:	2110      	movs	r1, #16
 8024fb6:	f7fd f895 	bl	80220e4 <TLV_add>
      }
      if (0U != length)
 8024fba:	2344      	movs	r3, #68	; 0x44
 8024fbc:	18fb      	adds	r3, r7, r3
 8024fbe:	881b      	ldrh	r3, [r3, #0]
 8024fc0:	2b00      	cmp	r3, #0
 8024fc2:	d000      	beq.n	8024fc6 <Send_DpmConfigGetCnf+0x3fe>
 8024fc4:	e0b6      	b.n	8025134 <Send_DpmConfigGetCnf+0x56c>
      {
        break;
      }
      case GUI_PARAM_ATTEMPTS_DISCOV_SOP :
      {
        uint8_t settings = (uint8_t)DPM_Settings[PortNum].PE_AttemptsDiscovSOP;
 8024fc6:	230f      	movs	r3, #15
 8024fc8:	18fb      	adds	r3, r7, r3
 8024fca:	781a      	ldrb	r2, [r3, #0]
 8024fcc:	4916      	ldr	r1, [pc, #88]	; (8025028 <Send_DpmConfigGetCnf+0x460>)
 8024fce:	0013      	movs	r3, r2
 8024fd0:	005b      	lsls	r3, r3, #1
 8024fd2:	189b      	adds	r3, r3, r2
 8024fd4:	009b      	lsls	r3, r3, #2
 8024fd6:	18cb      	adds	r3, r1, r3
 8024fd8:	795b      	ldrb	r3, [r3, #5]
 8024fda:	079b      	lsls	r3, r3, #30
 8024fdc:	0fdb      	lsrs	r3, r3, #31
 8024fde:	b2db      	uxtb	r3, r3
 8024fe0:	001a      	movs	r2, r3
 8024fe2:	211f      	movs	r1, #31
 8024fe4:	187b      	adds	r3, r7, r1
 8024fe6:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_ATTEMPTS_DISCOV_SOP, 1, &settings);
 8024fe8:	187b      	adds	r3, r7, r1
 8024fea:	2230      	movs	r2, #48	; 0x30
 8024fec:	18b8      	adds	r0, r7, r2
 8024fee:	2201      	movs	r2, #1
 8024ff0:	2111      	movs	r1, #17
 8024ff2:	f7fd f877 	bl	80220e4 <TLV_add>
      }
      if (0U != length)
 8024ff6:	2344      	movs	r3, #68	; 0x44
 8024ff8:	18fb      	adds	r3, r7, r3
 8024ffa:	881b      	ldrh	r3, [r3, #0]
 8024ffc:	2b00      	cmp	r3, #0
 8024ffe:	d000      	beq.n	8025002 <Send_DpmConfigGetCnf+0x43a>
 8025000:	e09a      	b.n	8025138 <Send_DpmConfigGetCnf+0x570>
        break;
      }
#endif /* !USBPDCORE_LIB_NO_PD */
      case GUI_PARAM_XID_SOP :
      {
        uint32_t value = DPM_ID_Settings[PortNum].XID;
 8025002:	230f      	movs	r3, #15
 8025004:	18fb      	adds	r3, r7, r3
 8025006:	781a      	ldrb	r2, [r3, #0]
 8025008:	4b0b      	ldr	r3, [pc, #44]	; (8025038 <Send_DpmConfigGetCnf+0x470>)
 802500a:	00d2      	lsls	r2, r2, #3
 802500c:	58d3      	ldr	r3, [r2, r3]
 802500e:	61bb      	str	r3, [r7, #24]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_XID_SOP, 4, (uint8_t *)&value);
 8025010:	2318      	movs	r3, #24
 8025012:	18fb      	adds	r3, r7, r3
 8025014:	2230      	movs	r2, #48	; 0x30
 8025016:	18b8      	adds	r0, r7, r2
 8025018:	2204      	movs	r2, #4
 802501a:	2112      	movs	r1, #18
 802501c:	f7fd f862 	bl	80220e4 <TLV_add>
      }
      if (0U != length)
 8025020:	2344      	movs	r3, #68	; 0x44
 8025022:	18fb      	adds	r3, r7, r3
 8025024:	e00a      	b.n	802503c <Send_DpmConfigGetCnf+0x474>
 8025026:	46c0      	nop			; (mov r8, r8)
 8025028:	200001a4 	.word	0x200001a4
 802502c:	200001b8 	.word	0x200001b8
 8025030:	2000022c 	.word	0x2000022c
 8025034:	20000230 	.word	0x20000230
 8025038:	200001b0 	.word	0x200001b0
 802503c:	881b      	ldrh	r3, [r3, #0]
 802503e:	2b00      	cmp	r3, #0
 8025040:	d000      	beq.n	8025044 <Send_DpmConfigGetCnf+0x47c>
 8025042:	e07b      	b.n	802513c <Send_DpmConfigGetCnf+0x574>
      {
        break;
      }
      case GUI_PARAM_USB_VID_SOP :
      {
        uint16_t value = (uint16_t)DPM_ID_Settings[PortNum].VID;
 8025044:	230f      	movs	r3, #15
 8025046:	18fb      	adds	r3, r7, r3
 8025048:	781b      	ldrb	r3, [r3, #0]
 802504a:	4a4d      	ldr	r2, [pc, #308]	; (8025180 <Send_DpmConfigGetCnf+0x5b8>)
 802504c:	00db      	lsls	r3, r3, #3
 802504e:	18d3      	adds	r3, r2, r3
 8025050:	3304      	adds	r3, #4
 8025052:	881a      	ldrh	r2, [r3, #0]
 8025054:	2116      	movs	r1, #22
 8025056:	187b      	adds	r3, r7, r1
 8025058:	801a      	strh	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_USB_VID_SOP, 2, (uint8_t *)&value);
 802505a:	187b      	adds	r3, r7, r1
 802505c:	2230      	movs	r2, #48	; 0x30
 802505e:	18b8      	adds	r0, r7, r2
 8025060:	2202      	movs	r2, #2
 8025062:	2117      	movs	r1, #23
 8025064:	f7fd f83e 	bl	80220e4 <TLV_add>
      }
      if (0U != length)
 8025068:	2344      	movs	r3, #68	; 0x44
 802506a:	18fb      	adds	r3, r7, r3
 802506c:	881b      	ldrh	r3, [r3, #0]
 802506e:	2b00      	cmp	r3, #0
 8025070:	d000      	beq.n	8025074 <Send_DpmConfigGetCnf+0x4ac>
 8025072:	e065      	b.n	8025140 <Send_DpmConfigGetCnf+0x578>
      {
        break;
      }
      case GUI_PARAM_PID_SOP :
      {
        uint16_t value = (uint16_t)DPM_ID_Settings[PortNum].PID;
 8025074:	230f      	movs	r3, #15
 8025076:	18fb      	adds	r3, r7, r3
 8025078:	781b      	ldrb	r3, [r3, #0]
 802507a:	4a41      	ldr	r2, [pc, #260]	; (8025180 <Send_DpmConfigGetCnf+0x5b8>)
 802507c:	00db      	lsls	r3, r3, #3
 802507e:	18d3      	adds	r3, r2, r3
 8025080:	3306      	adds	r3, #6
 8025082:	881a      	ldrh	r2, [r3, #0]
 8025084:	2114      	movs	r1, #20
 8025086:	187b      	adds	r3, r7, r1
 8025088:	801a      	strh	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_PID_SOP, 2, (uint8_t *)&value);
 802508a:	187b      	adds	r3, r7, r1
 802508c:	2230      	movs	r2, #48	; 0x30
 802508e:	18b8      	adds	r0, r7, r2
 8025090:	2202      	movs	r2, #2
 8025092:	2118      	movs	r1, #24
 8025094:	f7fd f826 	bl	80220e4 <TLV_add>
      }
      if (0U != length)
 8025098:	2344      	movs	r3, #68	; 0x44
 802509a:	18fb      	adds	r3, r7, r3
 802509c:	881b      	ldrh	r3, [r3, #0]
 802509e:	2b00      	cmp	r3, #0
 80250a0:	d150      	bne.n	8025144 <Send_DpmConfigGetCnf+0x57c>
        break;
      }
#endif /* _VDM */
      case GUI_PARAM_MEASUREREPORTING :
      {
        uint8_t settings = (uint8_t)GUI_USER_Params[PortNum].u.MeasurementReporting;
 80250a2:	230f      	movs	r3, #15
 80250a4:	18fb      	adds	r3, r7, r3
 80250a6:	781a      	ldrb	r2, [r3, #0]
 80250a8:	4936      	ldr	r1, [pc, #216]	; (8025184 <Send_DpmConfigGetCnf+0x5bc>)
 80250aa:	0013      	movs	r3, r2
 80250ac:	005b      	lsls	r3, r3, #1
 80250ae:	189b      	adds	r3, r3, r2
 80250b0:	005b      	lsls	r3, r3, #1
 80250b2:	18cb      	adds	r3, r1, r3
 80250b4:	3304      	adds	r3, #4
 80250b6:	781a      	ldrb	r2, [r3, #0]
 80250b8:	2113      	movs	r1, #19
 80250ba:	187b      	adds	r3, r7, r1
 80250bc:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_MEASUREREPORTING, 1, &settings);
 80250be:	187b      	adds	r3, r7, r1
 80250c0:	2230      	movs	r2, #48	; 0x30
 80250c2:	18b8      	adds	r0, r7, r2
 80250c4:	2201      	movs	r2, #1
 80250c6:	211a      	movs	r1, #26
 80250c8:	f7fd f80c 	bl	80220e4 <TLV_add>
      }
      if (0U != length)
 80250cc:	2344      	movs	r3, #68	; 0x44
 80250ce:	18fb      	adds	r3, r7, r3
 80250d0:	881b      	ldrh	r3, [r3, #0]
 80250d2:	2b00      	cmp	r3, #0
 80250d4:	d138      	bne.n	8025148 <Send_DpmConfigGetCnf+0x580>
        break;
      }
#endif /* _MANU_INFO */
#endif /*USBPD_REV30_SUPPORT*/
      default:
        if (0U != length)
 80250d6:	2344      	movs	r3, #68	; 0x44
 80250d8:	18fb      	adds	r3, r7, r3
 80250da:	881b      	ldrh	r3, [r3, #0]
 80250dc:	2b00      	cmp	r3, #0
 80250de:	d035      	beq.n	802514c <Send_DpmConfigGetCnf+0x584>
        {
          /* At least 1 parameter does not exist */
          TLV_deinit_encode(&send_tlv);
 80250e0:	2330      	movs	r3, #48	; 0x30
 80250e2:	18fb      	adds	r3, r7, r3
 80250e4:	0018      	movs	r0, r3
 80250e6:	f7fd f95f 	bl	80223a8 <TLV_deinit_encode>
          Send_DpmConfigGetRej(PortNum, pEncodedMsg, GUI_REJ_DPM_INVALID_MESSAGE);
 80250ea:	6879      	ldr	r1, [r7, #4]
 80250ec:	230f      	movs	r3, #15
 80250ee:	18fb      	adds	r3, r7, r3
 80250f0:	781b      	ldrb	r3, [r3, #0]
 80250f2:	2203      	movs	r2, #3
 80250f4:	0018      	movs	r0, r3
 80250f6:	f000 f847 	bl	8025188 <Send_DpmConfigGetRej>
          goto __end;
 80250fa:	e038      	b.n	802516e <Send_DpmConfigGetCnf+0x5a6>
          break;
 80250fc:	46c0      	nop			; (mov r8, r8)
 80250fe:	e026      	b.n	802514e <Send_DpmConfigGetCnf+0x586>
          break;
 8025100:	46c0      	nop			; (mov r8, r8)
 8025102:	e024      	b.n	802514e <Send_DpmConfigGetCnf+0x586>
          break;
 8025104:	46c0      	nop			; (mov r8, r8)
 8025106:	e022      	b.n	802514e <Send_DpmConfigGetCnf+0x586>
          break;
 8025108:	46c0      	nop			; (mov r8, r8)
 802510a:	e020      	b.n	802514e <Send_DpmConfigGetCnf+0x586>
          break;
 802510c:	46c0      	nop			; (mov r8, r8)
 802510e:	e01e      	b.n	802514e <Send_DpmConfigGetCnf+0x586>
          break;
 8025110:	46c0      	nop			; (mov r8, r8)
 8025112:	e01c      	b.n	802514e <Send_DpmConfigGetCnf+0x586>
          break;
 8025114:	46c0      	nop			; (mov r8, r8)
 8025116:	e01a      	b.n	802514e <Send_DpmConfigGetCnf+0x586>
          break;
 8025118:	46c0      	nop			; (mov r8, r8)
 802511a:	e018      	b.n	802514e <Send_DpmConfigGetCnf+0x586>
          break;
 802511c:	46c0      	nop			; (mov r8, r8)
 802511e:	e016      	b.n	802514e <Send_DpmConfigGetCnf+0x586>
          break;
 8025120:	46c0      	nop			; (mov r8, r8)
 8025122:	e014      	b.n	802514e <Send_DpmConfigGetCnf+0x586>
          break;
 8025124:	46c0      	nop			; (mov r8, r8)
 8025126:	e012      	b.n	802514e <Send_DpmConfigGetCnf+0x586>
        break;
 8025128:	46c0      	nop			; (mov r8, r8)
 802512a:	e010      	b.n	802514e <Send_DpmConfigGetCnf+0x586>
        break;
 802512c:	46c0      	nop			; (mov r8, r8)
 802512e:	e00e      	b.n	802514e <Send_DpmConfigGetCnf+0x586>
        break;
 8025130:	46c0      	nop			; (mov r8, r8)
 8025132:	e00c      	b.n	802514e <Send_DpmConfigGetCnf+0x586>
        break;
 8025134:	46c0      	nop			; (mov r8, r8)
 8025136:	e00a      	b.n	802514e <Send_DpmConfigGetCnf+0x586>
        break;
 8025138:	46c0      	nop			; (mov r8, r8)
 802513a:	e008      	b.n	802514e <Send_DpmConfigGetCnf+0x586>
        break;
 802513c:	46c0      	nop			; (mov r8, r8)
 802513e:	e006      	b.n	802514e <Send_DpmConfigGetCnf+0x586>
        break;
 8025140:	46c0      	nop			; (mov r8, r8)
 8025142:	e004      	b.n	802514e <Send_DpmConfigGetCnf+0x586>
        break;
 8025144:	46c0      	nop			; (mov r8, r8)
 8025146:	e002      	b.n	802514e <Send_DpmConfigGetCnf+0x586>
        break;
 8025148:	46c0      	nop			; (mov r8, r8)
 802514a:	e000      	b.n	802514e <Send_DpmConfigGetCnf+0x586>
        }
        break;
 802514c:	46c0      	nop			; (mov r8, r8)
    }
    index++;
 802514e:	2147      	movs	r1, #71	; 0x47
 8025150:	187b      	adds	r3, r7, r1
 8025152:	781a      	ldrb	r2, [r3, #0]
 8025154:	187b      	adds	r3, r7, r1
 8025156:	3201      	adds	r2, #1
 8025158:	701a      	strb	r2, [r3, #0]
    /*
    Loop until we haven't processed each specified parameter.
    If there weren't any (length = 0), we exit the loop after one execution.
    */
  } while (index < length);
 802515a:	187b      	adds	r3, r7, r1
 802515c:	781b      	ldrb	r3, [r3, #0]
 802515e:	b29b      	uxth	r3, r3
 8025160:	2244      	movs	r2, #68	; 0x44
 8025162:	18ba      	adds	r2, r7, r2
 8025164:	8812      	ldrh	r2, [r2, #0]
 8025166:	429a      	cmp	r2, r3
 8025168:	d900      	bls.n	802516c <Send_DpmConfigGetCnf+0x5a4>
 802516a:	e554      	b.n	8024c16 <Send_DpmConfigGetCnf+0x4e>

__end:
 802516c:	46c0      	nop			; (mov r8, r8)
  TLV_deinit_encode(&send_tlv);
 802516e:	2330      	movs	r3, #48	; 0x30
 8025170:	18fb      	adds	r3, r7, r3
 8025172:	0018      	movs	r0, r3
 8025174:	f7fd f918 	bl	80223a8 <TLV_deinit_encode>
}
 8025178:	46c0      	nop			; (mov r8, r8)
 802517a:	46bd      	mov	sp, r7
 802517c:	b012      	add	sp, #72	; 0x48
 802517e:	bd80      	pop	{r7, pc}
 8025180:	200001b0 	.word	0x200001b0
 8025184:	20004e30 	.word	0x20004e30

08025188 <Send_DpmConfigGetRej>:

static void Send_DpmConfigGetRej(uint8_t PortNum, uint8_t *pEncodedMsg, USBPD_GUI_Reject_Reason RejectReason)
{
 8025188:	b590      	push	{r4, r7, lr}
 802518a:	b087      	sub	sp, #28
 802518c:	af00      	add	r7, sp, #0
 802518e:	6039      	str	r1, [r7, #0]
 8025190:	0011      	movs	r1, r2
 8025192:	1dfb      	adds	r3, r7, #7
 8025194:	1c02      	adds	r2, r0, #0
 8025196:	701a      	strb	r2, [r3, #0]
 8025198:	1dbb      	adds	r3, r7, #6
 802519a:	1c0a      	adds	r2, r1, #0
 802519c:	701a      	strb	r2, [r3, #0]
  UNUSED(PortNum);
  TLV_ToSend_Data_t send_tlv;
  (void)TLV_init_encode(&send_tlv, (uint8_t)DPM_CONFIG_REJ, TLV_SIZE_MAX, pEncodedMsg);
 802519e:	683b      	ldr	r3, [r7, #0]
 80251a0:	2280      	movs	r2, #128	; 0x80
 80251a2:	0052      	lsls	r2, r2, #1
 80251a4:	240c      	movs	r4, #12
 80251a6:	1938      	adds	r0, r7, r4
 80251a8:	2108      	movs	r1, #8
 80251aa:	f7fc ff38 	bl	802201e <TLV_init_encode>
  (void)TLV_add(&send_tlv, (uint8_t)RejectReason, 0, NULL);
 80251ae:	1dbb      	adds	r3, r7, #6
 80251b0:	7819      	ldrb	r1, [r3, #0]
 80251b2:	1938      	adds	r0, r7, r4
 80251b4:	2300      	movs	r3, #0
 80251b6:	2200      	movs	r2, #0
 80251b8:	f7fc ff94 	bl	80220e4 <TLV_add>
  TLV_deinit_encode(&send_tlv);
 80251bc:	193b      	adds	r3, r7, r4
 80251be:	0018      	movs	r0, r3
 80251c0:	f7fd f8f2 	bl	80223a8 <TLV_deinit_encode>
}
 80251c4:	46c0      	nop			; (mov r8, r8)
 80251c6:	46bd      	mov	sp, r7
 80251c8:	b007      	add	sp, #28
 80251ca:	bd90      	pop	{r4, r7, pc}

080251cc <Send_DpmMessageRej>:

static void Send_DpmMessageRej(uint8_t PortNum, uint8_t *pEncodedMsg, USBPD_GUI_Reject_Reason RejectReason)
{
 80251cc:	b590      	push	{r4, r7, lr}
 80251ce:	b087      	sub	sp, #28
 80251d0:	af00      	add	r7, sp, #0
 80251d2:	6039      	str	r1, [r7, #0]
 80251d4:	0011      	movs	r1, r2
 80251d6:	1dfb      	adds	r3, r7, #7
 80251d8:	1c02      	adds	r2, r0, #0
 80251da:	701a      	strb	r2, [r3, #0]
 80251dc:	1dbb      	adds	r3, r7, #6
 80251de:	1c0a      	adds	r2, r1, #0
 80251e0:	701a      	strb	r2, [r3, #0]
  UNUSED(PortNum);
  TLV_ToSend_Data_t send_tlv;
  (void)TLV_init_encode(&send_tlv, (uint8_t)DPM_MESSAGE_REJ, TLV_SIZE_MAX, pEncodedMsg);
 80251e2:	683b      	ldr	r3, [r7, #0]
 80251e4:	2280      	movs	r2, #128	; 0x80
 80251e6:	0052      	lsls	r2, r2, #1
 80251e8:	240c      	movs	r4, #12
 80251ea:	1938      	adds	r0, r7, r4
 80251ec:	210b      	movs	r1, #11
 80251ee:	f7fc ff16 	bl	802201e <TLV_init_encode>
  (void)TLV_add(&send_tlv, (uint8_t)RejectReason, 0, NULL);
 80251f2:	1dbb      	adds	r3, r7, #6
 80251f4:	7819      	ldrb	r1, [r3, #0]
 80251f6:	1938      	adds	r0, r7, r4
 80251f8:	2300      	movs	r3, #0
 80251fa:	2200      	movs	r2, #0
 80251fc:	f7fc ff72 	bl	80220e4 <TLV_add>
  TLV_deinit_encode(&send_tlv);
 8025200:	193b      	adds	r3, r7, r4
 8025202:	0018      	movs	r0, r3
 8025204:	f7fd f8d0 	bl	80223a8 <TLV_deinit_encode>
}
 8025208:	46c0      	nop			; (mov r8, r8)
 802520a:	46bd      	mov	sp, r7
 802520c:	b007      	add	sp, #28
 802520e:	bd90      	pop	{r4, r7, pc}

08025210 <Send_DpmRegisterReadCnf>:

static void Send_DpmRegisterReadCnf(uint8_t PortNum, uint8_t *pEncodedMsg, uint8_t param)
{
 8025210:	b5b0      	push	{r4, r5, r7, lr}
 8025212:	b090      	sub	sp, #64	; 0x40
 8025214:	af00      	add	r7, sp, #0
 8025216:	6039      	str	r1, [r7, #0]
 8025218:	0011      	movs	r1, r2
 802521a:	1dfb      	adds	r3, r7, #7
 802521c:	1c02      	adds	r2, r0, #0
 802521e:	701a      	strb	r2, [r3, #0]
 8025220:	1dbb      	adds	r3, r7, #6
 8025222:	1c0a      	adds	r2, r1, #0
 8025224:	701a      	strb	r2, [r3, #0]
  TLV_ToSend_Data_t ToSendTLV;
  (void)TLV_init_encode(&ToSendTLV, __GUI_SET_TAG_ID((PortNum + 1), DPM_REGISTER_READ_CNF), TLV_SIZE_MAX, pEncodedMsg);
 8025226:	1dfb      	adds	r3, r7, #7
 8025228:	781b      	ldrb	r3, [r3, #0]
 802522a:	3301      	adds	r3, #1
 802522c:	015b      	lsls	r3, r3, #5
 802522e:	b25b      	sxtb	r3, r3
 8025230:	220f      	movs	r2, #15
 8025232:	4313      	orrs	r3, r2
 8025234:	b25b      	sxtb	r3, r3
 8025236:	b2d9      	uxtb	r1, r3
 8025238:	683b      	ldr	r3, [r7, #0]
 802523a:	2280      	movs	r2, #128	; 0x80
 802523c:	0052      	lsls	r2, r2, #1
 802523e:	2030      	movs	r0, #48	; 0x30
 8025240:	1838      	adds	r0, r7, r0
 8025242:	f7fc feec 	bl	802201e <TLV_init_encode>

  uint8_t stateMachineArray[GUI_REG_NUMBER_OF_REGISTERS] =
 8025246:	2508      	movs	r5, #8
 8025248:	197b      	adds	r3, r7, r5
 802524a:	4a1e      	ldr	r2, [pc, #120]	; (80252c4 <Send_DpmRegisterReadCnf+0xb4>)
 802524c:	ca13      	ldmia	r2!, {r0, r1, r4}
 802524e:	c313      	stmia	r3!, {r0, r1, r4}
 8025250:	ca13      	ldmia	r2!, {r0, r1, r4}
 8025252:	c313      	stmia	r3!, {r0, r1, r4}
 8025254:	ca13      	ldmia	r2!, {r0, r1, r4}
 8025256:	c313      	stmia	r3!, {r0, r1, r4}
 8025258:	8811      	ldrh	r1, [r2, #0]
 802525a:	8019      	strh	r1, [r3, #0]
 802525c:	7892      	ldrb	r2, [r2, #2]
 802525e:	709a      	strb	r2, [r3, #2]
    (uint8_t)GUI_REG_TX_HEADER, (uint8_t)GUI_REG_TX_DATA, (uint8_t)GUI_REG_VBUS_VOLTAGE,
    (uint8_t)GUI_REG_VBUS_SINK_DISCONNECT_THRESHOLD, (uint8_t)GUI_REG_VBUS_STOP_DISCHARGE_THRESHOLD,
    (uint8_t)GUI_REG_VBUS_VOLTAGE_ALARM_HI_CFG, (uint8_t)GUI_REG_VBUS_VOLTAGE_ALARM_LO_CFG,
    (uint8_t)GUI_REG_VENDOR_DATA
  };
  uint8_t counter = 0;
 8025260:	233f      	movs	r3, #63	; 0x3f
 8025262:	18fb      	adds	r3, r7, r3
 8025264:	2200      	movs	r2, #0
 8025266:	701a      	strb	r2, [r3, #0]

  /*  If param is not at 0xFF, then it means we only want one parameter.
      We then have to get out of the state machine after the first state */
  if (param != 0xFFU)
 8025268:	1dbb      	adds	r3, r7, #6
 802526a:	781b      	ldrb	r3, [r3, #0]
 802526c:	2bff      	cmp	r3, #255	; 0xff
 802526e:	d003      	beq.n	8025278 <Send_DpmRegisterReadCnf+0x68>
  {
    *stateMachineArray = param;
 8025270:	197b      	adds	r3, r7, r5
 8025272:	1dba      	adds	r2, r7, #6
 8025274:	7812      	ldrb	r2, [r2, #0]
 8025276:	701a      	strb	r2, [r3, #0]
  }

  do
  {
    switch (stateMachineArray[counter])
 8025278:	233f      	movs	r3, #63	; 0x3f
 802527a:	18fb      	adds	r3, r7, r3
 802527c:	781b      	ldrb	r3, [r3, #0]
 802527e:	2208      	movs	r2, #8
 8025280:	18ba      	adds	r2, r7, r2
 8025282:	5cd3      	ldrb	r3, [r2, r3]
 8025284:	2b80      	cmp	r3, #128	; 0x80
 8025286:	d804      	bhi.n	8025292 <Send_DpmRegisterReadCnf+0x82>
 8025288:	009a      	lsls	r2, r3, #2
 802528a:	4b0f      	ldr	r3, [pc, #60]	; (80252c8 <Send_DpmRegisterReadCnf+0xb8>)
 802528c:	18d3      	adds	r3, r2, r3
 802528e:	681b      	ldr	r3, [r3, #0]
 8025290:	469f      	mov	pc, r3
        break;
      case GUI_REG_VENDOR_DATA :

        break;
      default :
        break;
 8025292:	46c0      	nop			; (mov r8, r8)
    }
    counter++;
 8025294:	213f      	movs	r1, #63	; 0x3f
 8025296:	187b      	adds	r3, r7, r1
 8025298:	781a      	ldrb	r2, [r3, #0]
 802529a:	187b      	adds	r3, r7, r1
 802529c:	3201      	adds	r2, #1
 802529e:	701a      	strb	r2, [r3, #0]
  } while ((counter < GUI_REG_NUMBER_OF_REGISTERS) && (param != 0xFFU));
 80252a0:	187b      	adds	r3, r7, r1
 80252a2:	781b      	ldrb	r3, [r3, #0]
 80252a4:	2b26      	cmp	r3, #38	; 0x26
 80252a6:	d803      	bhi.n	80252b0 <Send_DpmRegisterReadCnf+0xa0>
 80252a8:	1dbb      	adds	r3, r7, #6
 80252aa:	781b      	ldrb	r3, [r3, #0]
 80252ac:	2bff      	cmp	r3, #255	; 0xff
 80252ae:	d1e3      	bne.n	8025278 <Send_DpmRegisterReadCnf+0x68>

  TLV_deinit_encode(&ToSendTLV);
 80252b0:	2330      	movs	r3, #48	; 0x30
 80252b2:	18fb      	adds	r3, r7, r3
 80252b4:	0018      	movs	r0, r3
 80252b6:	f7fd f877 	bl	80223a8 <TLV_deinit_encode>
}
 80252ba:	46c0      	nop			; (mov r8, r8)
 80252bc:	46bd      	mov	sp, r7
 80252be:	b010      	add	sp, #64	; 0x40
 80252c0:	bdb0      	pop	{r4, r5, r7, pc}
 80252c2:	46c0      	nop			; (mov r8, r8)
 80252c4:	0802ab64 	.word	0x0802ab64
 80252c8:	0802b210 	.word	0x0802b210

080252cc <Send_DpmRegisterWriteCnf>:

static void Send_DpmRegisterWriteCnf(uint8_t PortNum, uint8_t *pEncodedMsg, uint8_t *toProcess)
{
 80252cc:	b5b0      	push	{r4, r5, r7, lr}
 80252ce:	b08c      	sub	sp, #48	; 0x30
 80252d0:	af00      	add	r7, sp, #0
 80252d2:	60b9      	str	r1, [r7, #8]
 80252d4:	607a      	str	r2, [r7, #4]
 80252d6:	230f      	movs	r3, #15
 80252d8:	18fb      	adds	r3, r7, r3
 80252da:	1c02      	adds	r2, r0, #0
 80252dc:	701a      	strb	r2, [r3, #0]
  TLV_Received_Data_t ToProcessTLV;
  (void)TLV_init_decode(&ToProcessTLV, toProcess);
 80252de:	687a      	ldr	r2, [r7, #4]
 80252e0:	2428      	movs	r4, #40	; 0x28
 80252e2:	193b      	adds	r3, r7, r4
 80252e4:	0011      	movs	r1, r2
 80252e6:	0018      	movs	r0, r3
 80252e8:	f7fd f870 	bl	80223cc <TLV_init_decode>

  uint8_t registerName;
  uint16_t registerSize;
  uint8_t *registerValue;

  (void)TLV_get(&ToProcessTLV, &registerName, &registerSize, &registerValue);
 80252ec:	2320      	movs	r3, #32
 80252ee:	18fb      	adds	r3, r7, r3
 80252f0:	2224      	movs	r2, #36	; 0x24
 80252f2:	18ba      	adds	r2, r7, r2
 80252f4:	2527      	movs	r5, #39	; 0x27
 80252f6:	1979      	adds	r1, r7, r5
 80252f8:	1938      	adds	r0, r7, r4
 80252fa:	f7fd f893 	bl	8022424 <TLV_get>

  switch (registerName)
 80252fe:	197b      	adds	r3, r7, r5
 8025300:	781b      	ldrb	r3, [r3, #0]
 8025302:	2b80      	cmp	r3, #128	; 0x80
 8025304:	d804      	bhi.n	8025310 <Send_DpmRegisterWriteCnf+0x44>
 8025306:	009a      	lsls	r2, r3, #2
 8025308:	4b10      	ldr	r3, [pc, #64]	; (802534c <Send_DpmRegisterWriteCnf+0x80>)
 802530a:	18d3      	adds	r3, r2, r3
 802530c:	681b      	ldr	r3, [r3, #0]
 802530e:	469f      	mov	pc, r3
      break;
    case GUI_REG_VENDOR_DATA :

      break;
    default :
      break;
 8025310:	46c0      	nop			; (mov r8, r8)
  }
  TLV_deinit_decode(&ToProcessTLV);
 8025312:	2328      	movs	r3, #40	; 0x28
 8025314:	18fb      	adds	r3, r7, r3
 8025316:	0018      	movs	r0, r3
 8025318:	f7fd f8de 	bl	80224d8 <TLV_deinit_decode>

  TLV_ToSend_Data_t ToSendTLV;
  /* Generation of the empty response, as it should be done*/
  (void)TLV_init_encode(&ToSendTLV, __GUI_SET_TAG_ID((PortNum + 1), DPM_REGISTER_WRITE_CNF), 12, pEncodedMsg);
 802531c:	230f      	movs	r3, #15
 802531e:	18fb      	adds	r3, r7, r3
 8025320:	781b      	ldrb	r3, [r3, #0]
 8025322:	3301      	adds	r3, #1
 8025324:	015b      	lsls	r3, r3, #5
 8025326:	b25b      	sxtb	r3, r3
 8025328:	2211      	movs	r2, #17
 802532a:	4313      	orrs	r3, r2
 802532c:	b25b      	sxtb	r3, r3
 802532e:	b2d9      	uxtb	r1, r3
 8025330:	68bb      	ldr	r3, [r7, #8]
 8025332:	2414      	movs	r4, #20
 8025334:	1938      	adds	r0, r7, r4
 8025336:	220c      	movs	r2, #12
 8025338:	f7fc fe71 	bl	802201e <TLV_init_encode>
  TLV_deinit_encode(&ToSendTLV);
 802533c:	193b      	adds	r3, r7, r4
 802533e:	0018      	movs	r0, r3
 8025340:	f7fd f832 	bl	80223a8 <TLV_deinit_encode>
}
 8025344:	46c0      	nop			; (mov r8, r8)
 8025346:	46bd      	mov	sp, r7
 8025348:	b00c      	add	sp, #48	; 0x30
 802534a:	bdb0      	pop	{r4, r5, r7, pc}
 802534c:	0802b414 	.word	0x0802b414

08025350 <Manage_FreeText>:
  * @param  pPayload    Pointer of the text to manage
  * @param  Size        Size of the text
  * @retval USBPD Status
  */
static USBPD_StatusTypeDef Manage_FreeText(uint8_t PortNum, uint8_t *pPayload, uint16_t Size)
{
 8025350:	b5b0      	push	{r4, r5, r7, lr}
 8025352:	b084      	sub	sp, #16
 8025354:	af00      	add	r7, sp, #0
 8025356:	6039      	str	r1, [r7, #0]
 8025358:	0011      	movs	r1, r2
 802535a:	1dfb      	adds	r3, r7, #7
 802535c:	1c02      	adds	r2, r0, #0
 802535e:	701a      	strb	r2, [r3, #0]
 8025360:	1d3b      	adds	r3, r7, #4
 8025362:	1c0a      	adds	r2, r1, #0
 8025364:	801a      	strh	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_FAIL;
 8025366:	250f      	movs	r5, #15
 8025368:	197b      	adds	r3, r7, r5
 802536a:	2210      	movs	r2, #16
 802536c:	701a      	strb	r2, [r3, #0]

  if (NULL != pCB_FreeText)
 802536e:	4b0b      	ldr	r3, [pc, #44]	; (802539c <Manage_FreeText+0x4c>)
 8025370:	681b      	ldr	r3, [r3, #0]
 8025372:	2b00      	cmp	r3, #0
 8025374:	d00b      	beq.n	802538e <Manage_FreeText+0x3e>
  {
    pCB_FreeText(PortNum, pPayload, Size);
 8025376:	4b09      	ldr	r3, [pc, #36]	; (802539c <Manage_FreeText+0x4c>)
 8025378:	681b      	ldr	r3, [r3, #0]
 802537a:	1d3a      	adds	r2, r7, #4
 802537c:	8814      	ldrh	r4, [r2, #0]
 802537e:	6839      	ldr	r1, [r7, #0]
 8025380:	1dfa      	adds	r2, r7, #7
 8025382:	7810      	ldrb	r0, [r2, #0]
 8025384:	0022      	movs	r2, r4
 8025386:	4798      	blx	r3
    _status = USBPD_OK;
 8025388:	197b      	adds	r3, r7, r5
 802538a:	2200      	movs	r2, #0
 802538c:	701a      	strb	r2, [r3, #0]
  }

  return _status;
 802538e:	230f      	movs	r3, #15
 8025390:	18fb      	adds	r3, r7, r3
 8025392:	781b      	ldrb	r3, [r3, #0]
}
 8025394:	0018      	movs	r0, r3
 8025396:	46bd      	mov	sp, r7
 8025398:	b004      	add	sp, #16
 802539a:	bdb0      	pop	{r4, r5, r7, pc}
 802539c:	20005054 	.word	0x20005054

080253a0 <UpdateSNKPowerPort0>:
/**
  * @brief  Function to update SNK PDO and power user settings on Port0
  * @retval None
  */
static void UpdateSNKPowerPort0(void)
{
 80253a0:	b580      	push	{r7, lr}
 80253a2:	b088      	sub	sp, #32
 80253a4:	af00      	add	r7, sp, #0
  USBPD_PDO_TypeDef pdo;
  uint32_t _max_power = 0;
 80253a6:	2300      	movs	r3, #0
 80253a8:	61fb      	str	r3, [r7, #28]
  uint16_t _voltage;
  uint16_t _current;
  uint16_t _power;
  uint16_t _min_voltage = 0xFFFF;
 80253aa:	231a      	movs	r3, #26
 80253ac:	18fb      	adds	r3, r7, r3
 80253ae:	2201      	movs	r2, #1
 80253b0:	4252      	negs	r2, r2
 80253b2:	801a      	strh	r2, [r3, #0]
  uint16_t _max_voltage = 0;
 80253b4:	2318      	movs	r3, #24
 80253b6:	18fb      	adds	r3, r7, r3
 80253b8:	2200      	movs	r2, #0
 80253ba:	801a      	strh	r2, [r3, #0]
  uint16_t _max_current = 0;
 80253bc:	2316      	movs	r3, #22
 80253be:	18fb      	adds	r3, r7, r3
 80253c0:	2200      	movs	r2, #0
 80253c2:	801a      	strh	r2, [r3, #0]

  for (uint32_t _index = 0; _index < USBPD_NbPDO[0]; _index++)
 80253c4:	2300      	movs	r3, #0
 80253c6:	613b      	str	r3, [r7, #16]
 80253c8:	e0de      	b.n	8025588 <UpdateSNKPowerPort0+0x1e8>
  {
    pdo.d32 = PORT0_PDO_ListSNK[_index];
 80253ca:	4b84      	ldr	r3, [pc, #528]	; (80255dc <UpdateSNKPowerPort0+0x23c>)
 80253cc:	693a      	ldr	r2, [r7, #16]
 80253ce:	0092      	lsls	r2, r2, #2
 80253d0:	58d3      	ldr	r3, [r2, r3]
 80253d2:	607b      	str	r3, [r7, #4]
    switch (pdo.GenericPDO.PowerObject)
 80253d4:	1dfb      	adds	r3, r7, #7
 80253d6:	781b      	ldrb	r3, [r3, #0]
 80253d8:	061b      	lsls	r3, r3, #24
 80253da:	0f9b      	lsrs	r3, r3, #30
 80253dc:	b2db      	uxtb	r3, r3
 80253de:	2b02      	cmp	r3, #2
 80253e0:	d100      	bne.n	80253e4 <UpdateSNKPowerPort0+0x44>
 80253e2:	e082      	b.n	80254ea <UpdateSNKPowerPort0+0x14a>
 80253e4:	dd00      	ble.n	80253e8 <UpdateSNKPowerPort0+0x48>
 80253e6:	e0c5      	b.n	8025574 <UpdateSNKPowerPort0+0x1d4>
 80253e8:	2b00      	cmp	r3, #0
 80253ea:	d002      	beq.n	80253f2 <UpdateSNKPowerPort0+0x52>
 80253ec:	2b01      	cmp	r3, #1
 80253ee:	d03b      	beq.n	8025468 <UpdateSNKPowerPort0+0xc8>
        _current = GUI_DECODE_50MA(pdo.SRCSNKAPDO.MaxCurrentIn50mAunits);
        GUI_UPDATE_CURRENT_MAX(_current, _max_current);
        break;
#endif /*_USBPD_REV30_SUPPORT && PPS*/
      default:
        break;
 80253f0:	e0c0      	b.n	8025574 <UpdateSNKPowerPort0+0x1d4>
        _voltage = GUI_DECODE_50MV(pdo.SNKFixedPDO.VoltageIn50mVunits);
 80253f2:	687b      	ldr	r3, [r7, #4]
 80253f4:	031b      	lsls	r3, r3, #12
 80253f6:	0d9b      	lsrs	r3, r3, #22
 80253f8:	b29b      	uxth	r3, r3
 80253fa:	0019      	movs	r1, r3
 80253fc:	200e      	movs	r0, #14
 80253fe:	183b      	adds	r3, r7, r0
 8025400:	2232      	movs	r2, #50	; 0x32
 8025402:	434a      	muls	r2, r1
 8025404:	801a      	strh	r2, [r3, #0]
        GUI_UPDATE_VOLTAGE_MIN(_voltage, _min_voltage);
 8025406:	0001      	movs	r1, r0
 8025408:	187a      	adds	r2, r7, r1
 802540a:	201a      	movs	r0, #26
 802540c:	183b      	adds	r3, r7, r0
 802540e:	8812      	ldrh	r2, [r2, #0]
 8025410:	881b      	ldrh	r3, [r3, #0]
 8025412:	429a      	cmp	r2, r3
 8025414:	d203      	bcs.n	802541e <UpdateSNKPowerPort0+0x7e>
 8025416:	183b      	adds	r3, r7, r0
 8025418:	187a      	adds	r2, r7, r1
 802541a:	8812      	ldrh	r2, [r2, #0]
 802541c:	801a      	strh	r2, [r3, #0]
        GUI_UPDATE_VOLTAGE_MAX(_voltage, _max_voltage);
 802541e:	210e      	movs	r1, #14
 8025420:	187a      	adds	r2, r7, r1
 8025422:	2018      	movs	r0, #24
 8025424:	183b      	adds	r3, r7, r0
 8025426:	8812      	ldrh	r2, [r2, #0]
 8025428:	881b      	ldrh	r3, [r3, #0]
 802542a:	429a      	cmp	r2, r3
 802542c:	d903      	bls.n	8025436 <UpdateSNKPowerPort0+0x96>
 802542e:	183b      	adds	r3, r7, r0
 8025430:	187a      	adds	r2, r7, r1
 8025432:	8812      	ldrh	r2, [r2, #0]
 8025434:	801a      	strh	r2, [r3, #0]
        _current = GUI_DECODE_10MA(pdo.SNKFixedPDO.OperationalCurrentIn10mAunits);
 8025436:	1d3b      	adds	r3, r7, #4
 8025438:	881b      	ldrh	r3, [r3, #0]
 802543a:	059b      	lsls	r3, r3, #22
 802543c:	0d9b      	lsrs	r3, r3, #22
 802543e:	b29b      	uxth	r3, r3
 8025440:	200c      	movs	r0, #12
 8025442:	183a      	adds	r2, r7, r0
 8025444:	1c19      	adds	r1, r3, #0
 8025446:	0089      	lsls	r1, r1, #2
 8025448:	18cb      	adds	r3, r1, r3
 802544a:	18db      	adds	r3, r3, r3
 802544c:	8013      	strh	r3, [r2, #0]
        GUI_UPDATE_CURRENT_MAX(_current, _max_current);
 802544e:	183a      	adds	r2, r7, r0
 8025450:	2116      	movs	r1, #22
 8025452:	187b      	adds	r3, r7, r1
 8025454:	8812      	ldrh	r2, [r2, #0]
 8025456:	881b      	ldrh	r3, [r3, #0]
 8025458:	429a      	cmp	r2, r3
 802545a:	d800      	bhi.n	802545e <UpdateSNKPowerPort0+0xbe>
 802545c:	e08c      	b.n	8025578 <UpdateSNKPowerPort0+0x1d8>
 802545e:	187b      	adds	r3, r7, r1
 8025460:	183a      	adds	r2, r7, r0
 8025462:	8812      	ldrh	r2, [r2, #0]
 8025464:	801a      	strh	r2, [r3, #0]
        break;
 8025466:	e087      	b.n	8025578 <UpdateSNKPowerPort0+0x1d8>
        _voltage = GUI_DECODE_50MV(pdo.SNKBatteryPDO.MinVoltageIn50mVunits);
 8025468:	687b      	ldr	r3, [r7, #4]
 802546a:	031b      	lsls	r3, r3, #12
 802546c:	0d9b      	lsrs	r3, r3, #22
 802546e:	b29b      	uxth	r3, r3
 8025470:	0019      	movs	r1, r3
 8025472:	200e      	movs	r0, #14
 8025474:	183b      	adds	r3, r7, r0
 8025476:	2232      	movs	r2, #50	; 0x32
 8025478:	434a      	muls	r2, r1
 802547a:	801a      	strh	r2, [r3, #0]
        GUI_UPDATE_VOLTAGE_MIN(_voltage, _min_voltage);
 802547c:	0001      	movs	r1, r0
 802547e:	187a      	adds	r2, r7, r1
 8025480:	201a      	movs	r0, #26
 8025482:	183b      	adds	r3, r7, r0
 8025484:	8812      	ldrh	r2, [r2, #0]
 8025486:	881b      	ldrh	r3, [r3, #0]
 8025488:	429a      	cmp	r2, r3
 802548a:	d203      	bcs.n	8025494 <UpdateSNKPowerPort0+0xf4>
 802548c:	183b      	adds	r3, r7, r0
 802548e:	187a      	adds	r2, r7, r1
 8025490:	8812      	ldrh	r2, [r2, #0]
 8025492:	801a      	strh	r2, [r3, #0]
        _voltage = GUI_DECODE_50MV(pdo.SNKBatteryPDO.MaxVoltageIn50mVunits);
 8025494:	1dbb      	adds	r3, r7, #6
 8025496:	881b      	ldrh	r3, [r3, #0]
 8025498:	049b      	lsls	r3, r3, #18
 802549a:	0d9b      	lsrs	r3, r3, #22
 802549c:	b29b      	uxth	r3, r3
 802549e:	0019      	movs	r1, r3
 80254a0:	200e      	movs	r0, #14
 80254a2:	183b      	adds	r3, r7, r0
 80254a4:	2232      	movs	r2, #50	; 0x32
 80254a6:	434a      	muls	r2, r1
 80254a8:	801a      	strh	r2, [r3, #0]
        GUI_UPDATE_VOLTAGE_MAX(_voltage, _max_voltage);
 80254aa:	0001      	movs	r1, r0
 80254ac:	187a      	adds	r2, r7, r1
 80254ae:	2018      	movs	r0, #24
 80254b0:	183b      	adds	r3, r7, r0
 80254b2:	8812      	ldrh	r2, [r2, #0]
 80254b4:	881b      	ldrh	r3, [r3, #0]
 80254b6:	429a      	cmp	r2, r3
 80254b8:	d903      	bls.n	80254c2 <UpdateSNKPowerPort0+0x122>
 80254ba:	183b      	adds	r3, r7, r0
 80254bc:	187a      	adds	r2, r7, r1
 80254be:	8812      	ldrh	r2, [r2, #0]
 80254c0:	801a      	strh	r2, [r3, #0]
        _power = GUI_DECODE_MW(pdo.SNKBatteryPDO.OperationalPowerIn250mWunits);
 80254c2:	1d3b      	adds	r3, r7, #4
 80254c4:	881b      	ldrh	r3, [r3, #0]
 80254c6:	059b      	lsls	r3, r3, #22
 80254c8:	0d9b      	lsrs	r3, r3, #22
 80254ca:	b29b      	uxth	r3, r3
 80254cc:	0019      	movs	r1, r3
 80254ce:	200a      	movs	r0, #10
 80254d0:	183b      	adds	r3, r7, r0
 80254d2:	22fa      	movs	r2, #250	; 0xfa
 80254d4:	434a      	muls	r2, r1
 80254d6:	801a      	strh	r2, [r3, #0]
        GUI_UPDATE_POWER_MAX(_power, _max_power);
 80254d8:	183b      	adds	r3, r7, r0
 80254da:	881b      	ldrh	r3, [r3, #0]
 80254dc:	69fa      	ldr	r2, [r7, #28]
 80254de:	429a      	cmp	r2, r3
 80254e0:	d24c      	bcs.n	802557c <UpdateSNKPowerPort0+0x1dc>
 80254e2:	183b      	adds	r3, r7, r0
 80254e4:	881b      	ldrh	r3, [r3, #0]
 80254e6:	61fb      	str	r3, [r7, #28]
        break;
 80254e8:	e048      	b.n	802557c <UpdateSNKPowerPort0+0x1dc>
        _voltage = GUI_DECODE_50MV(pdo.SNKVariablePDO.MinVoltageIn50mVunits);
 80254ea:	687b      	ldr	r3, [r7, #4]
 80254ec:	031b      	lsls	r3, r3, #12
 80254ee:	0d9b      	lsrs	r3, r3, #22
 80254f0:	b29b      	uxth	r3, r3
 80254f2:	0019      	movs	r1, r3
 80254f4:	200e      	movs	r0, #14
 80254f6:	183b      	adds	r3, r7, r0
 80254f8:	2232      	movs	r2, #50	; 0x32
 80254fa:	434a      	muls	r2, r1
 80254fc:	801a      	strh	r2, [r3, #0]
        GUI_UPDATE_VOLTAGE_MIN(_voltage, _min_voltage);
 80254fe:	0001      	movs	r1, r0
 8025500:	187a      	adds	r2, r7, r1
 8025502:	201a      	movs	r0, #26
 8025504:	183b      	adds	r3, r7, r0
 8025506:	8812      	ldrh	r2, [r2, #0]
 8025508:	881b      	ldrh	r3, [r3, #0]
 802550a:	429a      	cmp	r2, r3
 802550c:	d203      	bcs.n	8025516 <UpdateSNKPowerPort0+0x176>
 802550e:	183b      	adds	r3, r7, r0
 8025510:	187a      	adds	r2, r7, r1
 8025512:	8812      	ldrh	r2, [r2, #0]
 8025514:	801a      	strh	r2, [r3, #0]
        _voltage = GUI_DECODE_50MV(pdo.SNKVariablePDO.MaxVoltageIn50mVunits);
 8025516:	1dbb      	adds	r3, r7, #6
 8025518:	881b      	ldrh	r3, [r3, #0]
 802551a:	049b      	lsls	r3, r3, #18
 802551c:	0d9b      	lsrs	r3, r3, #22
 802551e:	b29b      	uxth	r3, r3
 8025520:	0019      	movs	r1, r3
 8025522:	200e      	movs	r0, #14
 8025524:	183b      	adds	r3, r7, r0
 8025526:	2232      	movs	r2, #50	; 0x32
 8025528:	434a      	muls	r2, r1
 802552a:	801a      	strh	r2, [r3, #0]
        GUI_UPDATE_VOLTAGE_MAX(_voltage, _max_voltage);
 802552c:	0001      	movs	r1, r0
 802552e:	187a      	adds	r2, r7, r1
 8025530:	2018      	movs	r0, #24
 8025532:	183b      	adds	r3, r7, r0
 8025534:	8812      	ldrh	r2, [r2, #0]
 8025536:	881b      	ldrh	r3, [r3, #0]
 8025538:	429a      	cmp	r2, r3
 802553a:	d903      	bls.n	8025544 <UpdateSNKPowerPort0+0x1a4>
 802553c:	183b      	adds	r3, r7, r0
 802553e:	187a      	adds	r2, r7, r1
 8025540:	8812      	ldrh	r2, [r2, #0]
 8025542:	801a      	strh	r2, [r3, #0]
        _current = GUI_DECODE_10MA(pdo.SNKVariablePDO.OperationalCurrentIn10mAunits);
 8025544:	1d3b      	adds	r3, r7, #4
 8025546:	881b      	ldrh	r3, [r3, #0]
 8025548:	059b      	lsls	r3, r3, #22
 802554a:	0d9b      	lsrs	r3, r3, #22
 802554c:	b29b      	uxth	r3, r3
 802554e:	200c      	movs	r0, #12
 8025550:	183a      	adds	r2, r7, r0
 8025552:	1c19      	adds	r1, r3, #0
 8025554:	0089      	lsls	r1, r1, #2
 8025556:	18cb      	adds	r3, r1, r3
 8025558:	18db      	adds	r3, r3, r3
 802555a:	8013      	strh	r3, [r2, #0]
        GUI_UPDATE_CURRENT_MAX(_current, _max_current);
 802555c:	183a      	adds	r2, r7, r0
 802555e:	2116      	movs	r1, #22
 8025560:	187b      	adds	r3, r7, r1
 8025562:	8812      	ldrh	r2, [r2, #0]
 8025564:	881b      	ldrh	r3, [r3, #0]
 8025566:	429a      	cmp	r2, r3
 8025568:	d90a      	bls.n	8025580 <UpdateSNKPowerPort0+0x1e0>
 802556a:	187b      	adds	r3, r7, r1
 802556c:	183a      	adds	r2, r7, r0
 802556e:	8812      	ldrh	r2, [r2, #0]
 8025570:	801a      	strh	r2, [r3, #0]
        break;
 8025572:	e005      	b.n	8025580 <UpdateSNKPowerPort0+0x1e0>
        break;
 8025574:	46c0      	nop			; (mov r8, r8)
 8025576:	e004      	b.n	8025582 <UpdateSNKPowerPort0+0x1e2>
        break;
 8025578:	46c0      	nop			; (mov r8, r8)
 802557a:	e002      	b.n	8025582 <UpdateSNKPowerPort0+0x1e2>
        break;
 802557c:	46c0      	nop			; (mov r8, r8)
 802557e:	e000      	b.n	8025582 <UpdateSNKPowerPort0+0x1e2>
        break;
 8025580:	46c0      	nop			; (mov r8, r8)
  for (uint32_t _index = 0; _index < USBPD_NbPDO[0]; _index++)
 8025582:	693b      	ldr	r3, [r7, #16]
 8025584:	3301      	adds	r3, #1
 8025586:	613b      	str	r3, [r7, #16]
 8025588:	4b15      	ldr	r3, [pc, #84]	; (80255e0 <UpdateSNKPowerPort0+0x240>)
 802558a:	781b      	ldrb	r3, [r3, #0]
 802558c:	001a      	movs	r2, r3
 802558e:	693b      	ldr	r3, [r7, #16]
 8025590:	4293      	cmp	r3, r2
 8025592:	d200      	bcs.n	8025596 <UpdateSNKPowerPort0+0x1f6>
 8025594:	e719      	b.n	80253ca <UpdateSNKPowerPort0+0x2a>
    }
  }

  GUI_CHECK_VOLTAGE_MIN(_min_voltage,
 8025596:	231a      	movs	r3, #26
 8025598:	18fb      	adds	r3, r7, r3
 802559a:	881a      	ldrh	r2, [r3, #0]
 802559c:	4b11      	ldr	r3, [pc, #68]	; (80255e4 <UpdateSNKPowerPort0+0x244>)
 802559e:	611a      	str	r2, [r3, #16]
                        DPM_USER_Settings[USBPD_PORT_0].DPM_SNKRequestedPower.MinOperatingVoltageInmVunits);
  GUI_CHECK_VOLTAGE_MAX(_max_voltage,
 80255a0:	2118      	movs	r1, #24
 80255a2:	187b      	adds	r3, r7, r1
 80255a4:	881a      	ldrh	r2, [r3, #0]
 80255a6:	4b0f      	ldr	r3, [pc, #60]	; (80255e4 <UpdateSNKPowerPort0+0x244>)
 80255a8:	60da      	str	r2, [r3, #12]
                        DPM_USER_Settings[USBPD_PORT_0].DPM_SNKRequestedPower.MaxOperatingVoltageInmVunits);
  GUI_CHECK_CURRENT_MAX(_max_current,
 80255aa:	2016      	movs	r0, #22
 80255ac:	183b      	adds	r3, r7, r0
 80255ae:	881a      	ldrh	r2, [r3, #0]
 80255b0:	4b0c      	ldr	r3, [pc, #48]	; (80255e4 <UpdateSNKPowerPort0+0x244>)
 80255b2:	605a      	str	r2, [r3, #4]
                        DPM_USER_Settings[USBPD_PORT_0].DPM_SNKRequestedPower.MaxOperatingCurrentInmAunits);
  _max_power = ((uint32_t)(_max_voltage) * (uint32_t)(_max_current)) / 1000U;
 80255b4:	187b      	adds	r3, r7, r1
 80255b6:	881b      	ldrh	r3, [r3, #0]
 80255b8:	183a      	adds	r2, r7, r0
 80255ba:	8812      	ldrh	r2, [r2, #0]
 80255bc:	4353      	muls	r3, r2
 80255be:	22fa      	movs	r2, #250	; 0xfa
 80255c0:	0091      	lsls	r1, r2, #2
 80255c2:	0018      	movs	r0, r3
 80255c4:	f7e0 fe28 	bl	8006218 <__udivsi3>
 80255c8:	0003      	movs	r3, r0
 80255ca:	61fb      	str	r3, [r7, #28]
  GUI_CHECK_POWER_MAX(_max_power, DPM_USER_Settings[USBPD_PORT_0].DPM_SNKRequestedPower.MaxOperatingPowerInmWunits);
 80255cc:	4b05      	ldr	r3, [pc, #20]	; (80255e4 <UpdateSNKPowerPort0+0x244>)
 80255ce:	69fa      	ldr	r2, [r7, #28]
 80255d0:	619a      	str	r2, [r3, #24]
}
 80255d2:	46c0      	nop			; (mov r8, r8)
 80255d4:	46bd      	mov	sp, r7
 80255d6:	b008      	add	sp, #32
 80255d8:	bd80      	pop	{r7, pc}
 80255da:	46c0      	nop			; (mov r8, r8)
 80255dc:	20000230 	.word	0x20000230
 80255e0:	2000022c 	.word	0x2000022c
 80255e4:	200001b8 	.word	0x200001b8

080255e8 <TRACER_EMB_Init>:

/** @addtogroup TRACER_EMB_Exported_Functions
  * @{
  */
void TRACER_EMB_Init(void)
{
 80255e8:	b580      	push	{r7, lr}
 80255ea:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)memset(&TracerContext, 0, sizeof(TRACER_ContextTypedef_t));
 80255ec:	4a06      	ldr	r2, [pc, #24]	; (8025608 <TRACER_EMB_Init+0x20>)
 80255ee:	4b07      	ldr	r3, [pc, #28]	; (802560c <TRACER_EMB_Init+0x24>)
 80255f0:	2100      	movs	r1, #0
 80255f2:	0018      	movs	r0, r3
 80255f4:	f002 f884 	bl	8027700 <memset>

  /* Initialize trace BUS */
  HW_TRACER_EMB_Init();
 80255f8:	f000 fe22 	bl	8026240 <HW_TRACER_EMB_Init>

  /* Initialize the lowpower aspect */
  TRACER_EMB_LowPowerInit();
 80255fc:	f000 f9d8 	bl	80259b0 <TRACER_EMB_LowPowerInit>
}
 8025600:	46c0      	nop			; (mov r8, r8)
 8025602:	46bd      	mov	sp, r7
 8025604:	bd80      	pop	{r7, pc}
 8025606:	46c0      	nop			; (mov r8, r8)
 8025608:	0000041c 	.word	0x0000041c
 802560c:	200050d4 	.word	0x200050d4

08025610 <TRACER_EMB_Add>:

void TRACER_EMB_Add(uint8_t *Ptr, uint32_t Size)
{
 8025610:	b580      	push	{r7, lr}
 8025612:	b086      	sub	sp, #24
 8025614:	af00      	add	r7, sp, #0
 8025616:	6078      	str	r0, [r7, #4]
 8025618:	6039      	str	r1, [r7, #0]
  int32_t _writepos;
  uint8_t *data_to_write = Ptr;
 802561a:	687b      	ldr	r3, [r7, #4]
 802561c:	60fb      	str	r3, [r7, #12]
  uint32_t index;

  /* Data processing */
  TRACER_EMB_Lock();
 802561e:	f000 f8d3 	bl	80257c8 <TRACER_EMB_Lock>
  _writepos = TRACER_EMB_AllocateBufer(Size);
 8025622:	683b      	ldr	r3, [r7, #0]
 8025624:	0018      	movs	r0, r3
 8025626:	f000 f969 	bl	80258fc <TRACER_EMB_AllocateBufer>
 802562a:	0003      	movs	r3, r0
 802562c:	617b      	str	r3, [r7, #20]

  /* if allocation is ok, write data into the buffer */
  if (_writepos != -1)
 802562e:	697b      	ldr	r3, [r7, #20]
 8025630:	3301      	adds	r3, #1
 8025632:	d023      	beq.n	802567c <TRACER_EMB_Add+0x6c>
  {
    /* initialize the Ptr for Read/Write */
    for (index = 0U; index < Size; index++)
 8025634:	2300      	movs	r3, #0
 8025636:	613b      	str	r3, [r7, #16]
 8025638:	e01c      	b.n	8025674 <TRACER_EMB_Add+0x64>
    {
      TRACER_WRITE_DATA(_writepos, data_to_write[index]);
 802563a:	68fa      	ldr	r2, [r7, #12]
 802563c:	693b      	ldr	r3, [r7, #16]
 802563e:	18d2      	adds	r2, r2, r3
 8025640:	697b      	ldr	r3, [r7, #20]
 8025642:	4912      	ldr	r1, [pc, #72]	; (802568c <TRACER_EMB_Add+0x7c>)
 8025644:	400b      	ands	r3, r1
 8025646:	d503      	bpl.n	8025650 <TRACER_EMB_Add+0x40>
 8025648:	3b01      	subs	r3, #1
 802564a:	4911      	ldr	r1, [pc, #68]	; (8025690 <TRACER_EMB_Add+0x80>)
 802564c:	430b      	orrs	r3, r1
 802564e:	3301      	adds	r3, #1
 8025650:	0019      	movs	r1, r3
 8025652:	7812      	ldrb	r2, [r2, #0]
 8025654:	4b0f      	ldr	r3, [pc, #60]	; (8025694 <TRACER_EMB_Add+0x84>)
 8025656:	185b      	adds	r3, r3, r1
 8025658:	76da      	strb	r2, [r3, #27]
 802565a:	697b      	ldr	r3, [r7, #20]
 802565c:	3301      	adds	r3, #1
 802565e:	4a0b      	ldr	r2, [pc, #44]	; (802568c <TRACER_EMB_Add+0x7c>)
 8025660:	4013      	ands	r3, r2
 8025662:	d503      	bpl.n	802566c <TRACER_EMB_Add+0x5c>
 8025664:	3b01      	subs	r3, #1
 8025666:	4a0a      	ldr	r2, [pc, #40]	; (8025690 <TRACER_EMB_Add+0x80>)
 8025668:	4313      	orrs	r3, r2
 802566a:	3301      	adds	r3, #1
 802566c:	617b      	str	r3, [r7, #20]
    for (index = 0U; index < Size; index++)
 802566e:	693b      	ldr	r3, [r7, #16]
 8025670:	3301      	adds	r3, #1
 8025672:	613b      	str	r3, [r7, #16]
 8025674:	693a      	ldr	r2, [r7, #16]
 8025676:	683b      	ldr	r3, [r7, #0]
 8025678:	429a      	cmp	r2, r3
 802567a:	d3de      	bcc.n	802563a <TRACER_EMB_Add+0x2a>
    }
  }
  TRACER_EMB_UnLock();
 802567c:	f000 f8c2 	bl	8025804 <TRACER_EMB_UnLock>

  /* Tx processing */
  TRACER_EMB_SendData();
 8025680:	f000 f8de 	bl	8025840 <TRACER_EMB_SendData>
}
 8025684:	46c0      	nop			; (mov r8, r8)
 8025686:	46bd      	mov	sp, r7
 8025688:	b006      	add	sp, #24
 802568a:	bd80      	pop	{r7, pc}
 802568c:	800003ff 	.word	0x800003ff
 8025690:	fffffc00 	.word	0xfffffc00
 8025694:	200050d4 	.word	0x200050d4

08025698 <TRACER_EMB_IRQHandlerDMA>:

#if TRACER_EMB_DMA_MODE == 1UL
void TRACER_EMB_IRQHandlerDMA(void)
{
 8025698:	b580      	push	{r7, lr}
 802569a:	af00      	add	r7, sp, #0
  HW_TRACER_EMB_IRQHandlerDMA();
 802569c:	f000 febc 	bl	8026418 <HW_TRACER_EMB_IRQHandlerDMA>
}
 80256a0:	46c0      	nop			; (mov r8, r8)
 80256a2:	46bd      	mov	sp, r7
 80256a4:	bd80      	pop	{r7, pc}

080256a6 <TRACER_EMB_IRQHandlerUSART>:
#endif /* TRACER_EMB_DMA_MODE == 1 */

void TRACER_EMB_IRQHandlerUSART(void)
{
 80256a6:	b580      	push	{r7, lr}
 80256a8:	af00      	add	r7, sp, #0
  HW_TRACER_EMB_IRQHandlerUSART();
 80256aa:	f000 fecd 	bl	8026448 <HW_TRACER_EMB_IRQHandlerUSART>
}
 80256ae:	46c0      	nop			; (mov r8, r8)
 80256b0:	46bd      	mov	sp, r7
 80256b2:	bd80      	pop	{r7, pc}

080256b4 <TRACER_EMB_WriteData>:

void TRACER_EMB_WriteData(uint16_t pos, uint8_t data)
{
 80256b4:	b580      	push	{r7, lr}
 80256b6:	b082      	sub	sp, #8
 80256b8:	af00      	add	r7, sp, #0
 80256ba:	0002      	movs	r2, r0
 80256bc:	1dbb      	adds	r3, r7, #6
 80256be:	801a      	strh	r2, [r3, #0]
 80256c0:	1d7b      	adds	r3, r7, #5
 80256c2:	1c0a      	adds	r2, r1, #0
 80256c4:	701a      	strb	r2, [r3, #0]
  TracerContext.PtrDataTx[pos % TRACER_EMB_BUFFER_SIZE] = data;
 80256c6:	1dbb      	adds	r3, r7, #6
 80256c8:	881b      	ldrh	r3, [r3, #0]
 80256ca:	059b      	lsls	r3, r3, #22
 80256cc:	0d9b      	lsrs	r3, r3, #22
 80256ce:	4a04      	ldr	r2, [pc, #16]	; (80256e0 <TRACER_EMB_WriteData+0x2c>)
 80256d0:	18d3      	adds	r3, r2, r3
 80256d2:	1d7a      	adds	r2, r7, #5
 80256d4:	7812      	ldrb	r2, [r2, #0]
 80256d6:	76da      	strb	r2, [r3, #27]
}
 80256d8:	46c0      	nop			; (mov r8, r8)
 80256da:	46bd      	mov	sp, r7
 80256dc:	b002      	add	sp, #8
 80256de:	bd80      	pop	{r7, pc}
 80256e0:	200050d4 	.word	0x200050d4

080256e4 <TRACER_EMB_StartRX>:

void TRACER_EMB_StartRX(void (*callbackRX)(uint8_t, uint8_t))
{
 80256e4:	b580      	push	{r7, lr}
 80256e6:	b082      	sub	sp, #8
 80256e8:	af00      	add	r7, sp, #0
 80256ea:	6078      	str	r0, [r7, #4]
  HW_TRACER_EMB_RegisterRxCallback(callbackRX);
 80256ec:	687b      	ldr	r3, [r7, #4]
 80256ee:	0018      	movs	r0, r3
 80256f0:	f000 fe66 	bl	80263c0 <HW_TRACER_EMB_RegisterRxCallback>
  HW_TRACER_EMB_StartRX();
 80256f4:	f000 fe76 	bl	80263e4 <HW_TRACER_EMB_StartRX>
}
 80256f8:	46c0      	nop			; (mov r8, r8)
 80256fa:	46bd      	mov	sp, r7
 80256fc:	b002      	add	sp, #8
 80256fe:	bd80      	pop	{r7, pc}

08025700 <TRACER_EMB_EnableOverFlow>:

int32_t TRACER_EMB_EnableOverFlow(const uint8_t *Data, uint8_t Size)
{
 8025700:	b580      	push	{r7, lr}
 8025702:	b082      	sub	sp, #8
 8025704:	af00      	add	r7, sp, #0
 8025706:	6078      	str	r0, [r7, #4]
 8025708:	000a      	movs	r2, r1
 802570a:	1cfb      	adds	r3, r7, #3
 802570c:	701a      	strb	r2, [r3, #0]
  if (Size != 0U)
 802570e:	1cfb      	adds	r3, r7, #3
 8025710:	781b      	ldrb	r3, [r3, #0]
 8025712:	2b00      	cmp	r3, #0
 8025714:	d008      	beq.n	8025728 <TRACER_EMB_EnableOverFlow+0x28>
  {
    TracerContext.OverFlow_Data = Data;
 8025716:	4b07      	ldr	r3, [pc, #28]	; (8025734 <TRACER_EMB_EnableOverFlow+0x34>)
 8025718:	687a      	ldr	r2, [r7, #4]
 802571a:	615a      	str	r2, [r3, #20]
    TracerContext.OverFlow_Size = Size;
 802571c:	4b05      	ldr	r3, [pc, #20]	; (8025734 <TRACER_EMB_EnableOverFlow+0x34>)
 802571e:	1cfa      	adds	r2, r7, #3
 8025720:	7812      	ldrb	r2, [r2, #0]
 8025722:	761a      	strb	r2, [r3, #24]
    return 0;
 8025724:	2300      	movs	r3, #0
 8025726:	e001      	b.n	802572c <TRACER_EMB_EnableOverFlow+0x2c>
  }
  return -1;
 8025728:	2301      	movs	r3, #1
 802572a:	425b      	negs	r3, r3
}
 802572c:	0018      	movs	r0, r3
 802572e:	46bd      	mov	sp, r7
 8025730:	b002      	add	sp, #8
 8025732:	bd80      	pop	{r7, pc}
 8025734:	200050d4 	.word	0x200050d4

08025738 <TRACER_EMB_CALLBACK_TX>:
  * @brief  callback called to end a transfer.
  * @param  None.
  * @retval None.
  */
void TRACER_EMB_CALLBACK_TX(void)
{
 8025738:	b580      	push	{r7, lr}
 802573a:	b084      	sub	sp, #16
 802573c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 802573e:	f3ef 8310 	mrs	r3, PRIMASK
 8025742:	60bb      	str	r3, [r7, #8]
  return(result);
 8025744:	68bb      	ldr	r3, [r7, #8]
  TRACER_ENTER_CRITICAL_SECTION();
 8025746:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8025748:	b672      	cpsid	i
}
 802574a:	46c0      	nop			; (mov r8, r8)
  TracerContext.PtrTx_Read = (TracerContext.PtrTx_Read + TracerContext.SizeSent) % TRACER_EMB_BUFFER_SIZE;
 802574c:	4b1d      	ldr	r3, [pc, #116]	; (80257c4 <TRACER_EMB_CALLBACK_TX+0x8c>)
 802574e:	681a      	ldr	r2, [r3, #0]
 8025750:	4b1c      	ldr	r3, [pc, #112]	; (80257c4 <TRACER_EMB_CALLBACK_TX+0x8c>)
 8025752:	689b      	ldr	r3, [r3, #8]
 8025754:	18d3      	adds	r3, r2, r3
 8025756:	059b      	lsls	r3, r3, #22
 8025758:	0d9a      	lsrs	r2, r3, #22
 802575a:	4b1a      	ldr	r3, [pc, #104]	; (80257c4 <TRACER_EMB_CALLBACK_TX+0x8c>)
 802575c:	601a      	str	r2, [r3, #0]

  if ((TracerContext.OverFlow_Data != NULL) && (TracerContext.OverFlow_Status == TRACER_OVERFLOW_DETECTED)
 802575e:	4b19      	ldr	r3, [pc, #100]	; (80257c4 <TRACER_EMB_CALLBACK_TX+0x8c>)
 8025760:	695b      	ldr	r3, [r3, #20]
 8025762:	2b00      	cmp	r3, #0
 8025764:	d019      	beq.n	802579a <TRACER_EMB_CALLBACK_TX+0x62>
 8025766:	4b17      	ldr	r3, [pc, #92]	; (80257c4 <TRACER_EMB_CALLBACK_TX+0x8c>)
 8025768:	7e9b      	ldrb	r3, [r3, #26]
 802576a:	2b01      	cmp	r3, #1
 802576c:	d115      	bne.n	802579a <TRACER_EMB_CALLBACK_TX+0x62>
      && (TracerContext.discontinue == 0U))
 802576e:	4b15      	ldr	r3, [pc, #84]	; (80257c4 <TRACER_EMB_CALLBACK_TX+0x8c>)
 8025770:	7e5b      	ldrb	r3, [r3, #25]
 8025772:	2b00      	cmp	r3, #0
 8025774:	d111      	bne.n	802579a <TRACER_EMB_CALLBACK_TX+0x62>
  {
    TracerContext.OverFlow_Status = TRACER_OVERFLOW_SENT;
 8025776:	4b13      	ldr	r3, [pc, #76]	; (80257c4 <TRACER_EMB_CALLBACK_TX+0x8c>)
 8025778:	2202      	movs	r2, #2
 802577a:	769a      	strb	r2, [r3, #26]
    HW_TRACER_EMB_SendData(TracerContext.OverFlow_Data, TracerContext.OverFlow_Size);
 802577c:	4b11      	ldr	r3, [pc, #68]	; (80257c4 <TRACER_EMB_CALLBACK_TX+0x8c>)
 802577e:	695a      	ldr	r2, [r3, #20]
 8025780:	4b10      	ldr	r3, [pc, #64]	; (80257c4 <TRACER_EMB_CALLBACK_TX+0x8c>)
 8025782:	7e1b      	ldrb	r3, [r3, #24]
 8025784:	0019      	movs	r1, r3
 8025786:	0010      	movs	r0, r2
 8025788:	f000 ff2c 	bl	80265e4 <HW_TRACER_EMB_SendData>
 802578c:	68fb      	ldr	r3, [r7, #12]
 802578e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8025790:	687b      	ldr	r3, [r7, #4]
 8025792:	f383 8810 	msr	PRIMASK, r3
}
 8025796:	46c0      	nop			; (mov r8, r8)
    TRACER_LEAVE_CRITICAL_SECTION();
 8025798:	e00f      	b.n	80257ba <TRACER_EMB_CALLBACK_TX+0x82>
  }
  else
  {
    TracerContext.LowPower_Counter--;
 802579a:	4b0a      	ldr	r3, [pc, #40]	; (80257c4 <TRACER_EMB_CALLBACK_TX+0x8c>)
 802579c:	68db      	ldr	r3, [r3, #12]
 802579e:	1e5a      	subs	r2, r3, #1
 80257a0:	4b08      	ldr	r3, [pc, #32]	; (80257c4 <TRACER_EMB_CALLBACK_TX+0x8c>)
 80257a2:	60da      	str	r2, [r3, #12]
 80257a4:	68fb      	ldr	r3, [r7, #12]
 80257a6:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80257a8:	683b      	ldr	r3, [r7, #0]
 80257aa:	f383 8810 	msr	PRIMASK, r3
}
 80257ae:	46c0      	nop			; (mov r8, r8)
    TRACER_LEAVE_CRITICAL_SECTION();
    TRACER_EMB_UnLock();
 80257b0:	f000 f828 	bl	8025804 <TRACER_EMB_UnLock>
    TRACER_EMB_SendData();
 80257b4:	f000 f844 	bl	8025840 <TRACER_EMB_SendData>
  }
}
 80257b8:	46c0      	nop			; (mov r8, r8)
 80257ba:	46c0      	nop			; (mov r8, r8)
 80257bc:	46bd      	mov	sp, r7
 80257be:	b004      	add	sp, #16
 80257c0:	bd80      	pop	{r7, pc}
 80257c2:	46c0      	nop			; (mov r8, r8)
 80257c4:	200050d4 	.word	0x200050d4

080257c8 <TRACER_EMB_Lock>:
  * @brief  Lock the trace buffer.
  * @param  None.
  * @retval None.
  */
void TRACER_EMB_Lock(void)
{
 80257c8:	b580      	push	{r7, lr}
 80257ca:	b084      	sub	sp, #16
 80257cc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80257ce:	f3ef 8310 	mrs	r3, PRIMASK
 80257d2:	607b      	str	r3, [r7, #4]
  return(result);
 80257d4:	687b      	ldr	r3, [r7, #4]
  TRACER_ENTER_CRITICAL_SECTION();
 80257d6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80257d8:	b672      	cpsid	i
}
 80257da:	46c0      	nop			; (mov r8, r8)
  TracerContext.Counter++;
 80257dc:	4b08      	ldr	r3, [pc, #32]	; (8025800 <TRACER_EMB_Lock+0x38>)
 80257de:	7c1b      	ldrb	r3, [r3, #16]
 80257e0:	b2db      	uxtb	r3, r3
 80257e2:	3301      	adds	r3, #1
 80257e4:	b2da      	uxtb	r2, r3
 80257e6:	4b06      	ldr	r3, [pc, #24]	; (8025800 <TRACER_EMB_Lock+0x38>)
 80257e8:	741a      	strb	r2, [r3, #16]
 80257ea:	68fb      	ldr	r3, [r7, #12]
 80257ec:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80257ee:	68bb      	ldr	r3, [r7, #8]
 80257f0:	f383 8810 	msr	PRIMASK, r3
}
 80257f4:	46c0      	nop			; (mov r8, r8)
  TRACER_LEAVE_CRITICAL_SECTION();
}
 80257f6:	46c0      	nop			; (mov r8, r8)
 80257f8:	46bd      	mov	sp, r7
 80257fa:	b004      	add	sp, #16
 80257fc:	bd80      	pop	{r7, pc}
 80257fe:	46c0      	nop			; (mov r8, r8)
 8025800:	200050d4 	.word	0x200050d4

08025804 <TRACER_EMB_UnLock>:
  * @brief  UnLock the trace buffer.
  * @param  None.
  * @retval None.
  */
void TRACER_EMB_UnLock(void)
{
 8025804:	b580      	push	{r7, lr}
 8025806:	b084      	sub	sp, #16
 8025808:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 802580a:	f3ef 8310 	mrs	r3, PRIMASK
 802580e:	607b      	str	r3, [r7, #4]
  return(result);
 8025810:	687b      	ldr	r3, [r7, #4]
  TRACER_ENTER_CRITICAL_SECTION();
 8025812:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8025814:	b672      	cpsid	i
}
 8025816:	46c0      	nop			; (mov r8, r8)
  TracerContext.Counter--;
 8025818:	4b08      	ldr	r3, [pc, #32]	; (802583c <TRACER_EMB_UnLock+0x38>)
 802581a:	7c1b      	ldrb	r3, [r3, #16]
 802581c:	b2db      	uxtb	r3, r3
 802581e:	3b01      	subs	r3, #1
 8025820:	b2da      	uxtb	r2, r3
 8025822:	4b06      	ldr	r3, [pc, #24]	; (802583c <TRACER_EMB_UnLock+0x38>)
 8025824:	741a      	strb	r2, [r3, #16]
 8025826:	68fb      	ldr	r3, [r7, #12]
 8025828:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802582a:	68bb      	ldr	r3, [r7, #8]
 802582c:	f383 8810 	msr	PRIMASK, r3
}
 8025830:	46c0      	nop			; (mov r8, r8)
  TRACER_LEAVE_CRITICAL_SECTION();
}
 8025832:	46c0      	nop			; (mov r8, r8)
 8025834:	46bd      	mov	sp, r7
 8025836:	b004      	add	sp, #16
 8025838:	bd80      	pop	{r7, pc}
 802583a:	46c0      	nop			; (mov r8, r8)
 802583c:	200050d4 	.word	0x200050d4

08025840 <TRACER_EMB_SendData>:
  * @param  address begin of the data
  * @param  address end of the data
  * @retval None.
  */
void TRACER_EMB_SendData(void)
{
 8025840:	b580      	push	{r7, lr}
 8025842:	b086      	sub	sp, #24
 8025844:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8025846:	f3ef 8310 	mrs	r3, PRIMASK
 802584a:	60bb      	str	r3, [r7, #8]
  return(result);
 802584c:	68bb      	ldr	r3, [r7, #8]
  uint32_t _begin;
  uint32_t _end;

  TRACER_ENTER_CRITICAL_SECTION();
 802584e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8025850:	b672      	cpsid	i
}
 8025852:	46c0      	nop			; (mov r8, r8)

  if (0u == TracerContext.Counter)
 8025854:	4b28      	ldr	r3, [pc, #160]	; (80258f8 <TRACER_EMB_SendData+0xb8>)
 8025856:	7c1b      	ldrb	r3, [r3, #16]
 8025858:	b2db      	uxtb	r3, r3
 802585a:	2b00      	cmp	r3, #0
 802585c:	d134      	bne.n	80258c8 <TRACER_EMB_SendData+0x88>
  {
    _begin = TracerContext.PtrTx_Read;
 802585e:	4b26      	ldr	r3, [pc, #152]	; (80258f8 <TRACER_EMB_SendData+0xb8>)
 8025860:	681b      	ldr	r3, [r3, #0]
 8025862:	613b      	str	r3, [r7, #16]
    _end = TracerContext.PtrTx_Write;
 8025864:	4b24      	ldr	r3, [pc, #144]	; (80258f8 <TRACER_EMB_SendData+0xb8>)
 8025866:	685b      	ldr	r3, [r3, #4]
 8025868:	60fb      	str	r3, [r7, #12]

    if (_begin != _end)
 802586a:	693a      	ldr	r2, [r7, #16]
 802586c:	68fb      	ldr	r3, [r7, #12]
 802586e:	429a      	cmp	r2, r3
 8025870:	d02a      	beq.n	80258c8 <TRACER_EMB_SendData+0x88>
    {
      TRACER_EMB_Lock();
 8025872:	f7ff ffa9 	bl	80257c8 <TRACER_EMB_Lock>
      /*  */
      if (_end > _begin)
 8025876:	68fa      	ldr	r2, [r7, #12]
 8025878:	693b      	ldr	r3, [r7, #16]
 802587a:	429a      	cmp	r2, r3
 802587c:	d908      	bls.n	8025890 <TRACER_EMB_SendData+0x50>
      {
        TracerContext.SizeSent = _end - _begin;
 802587e:	68fa      	ldr	r2, [r7, #12]
 8025880:	693b      	ldr	r3, [r7, #16]
 8025882:	1ad2      	subs	r2, r2, r3
 8025884:	4b1c      	ldr	r3, [pc, #112]	; (80258f8 <TRACER_EMB_SendData+0xb8>)
 8025886:	609a      	str	r2, [r3, #8]
        TracerContext.discontinue = 0;
 8025888:	4b1b      	ldr	r3, [pc, #108]	; (80258f8 <TRACER_EMB_SendData+0xb8>)
 802588a:	2200      	movs	r2, #0
 802588c:	765a      	strb	r2, [r3, #25]
 802588e:	e008      	b.n	80258a2 <TRACER_EMB_SendData+0x62>
      }
      else  /* _begin > _end */
      {
        TracerContext.SizeSent = TRACER_EMB_BUFFER_SIZE - _begin;
 8025890:	693b      	ldr	r3, [r7, #16]
 8025892:	2280      	movs	r2, #128	; 0x80
 8025894:	00d2      	lsls	r2, r2, #3
 8025896:	1ad2      	subs	r2, r2, r3
 8025898:	4b17      	ldr	r3, [pc, #92]	; (80258f8 <TRACER_EMB_SendData+0xb8>)
 802589a:	609a      	str	r2, [r3, #8]
        TracerContext.discontinue = 1;
 802589c:	4b16      	ldr	r3, [pc, #88]	; (80258f8 <TRACER_EMB_SendData+0xb8>)
 802589e:	2201      	movs	r2, #1
 80258a0:	765a      	strb	r2, [r3, #25]
      }
      TRACER_EMB_LowPowerSendData();
 80258a2:	f000 f88a 	bl	80259ba <TRACER_EMB_LowPowerSendData>
      TracerContext.LowPower_Counter++;
 80258a6:	4b14      	ldr	r3, [pc, #80]	; (80258f8 <TRACER_EMB_SendData+0xb8>)
 80258a8:	68db      	ldr	r3, [r3, #12]
 80258aa:	1c5a      	adds	r2, r3, #1
 80258ac:	4b12      	ldr	r3, [pc, #72]	; (80258f8 <TRACER_EMB_SendData+0xb8>)
 80258ae:	60da      	str	r2, [r3, #12]
      HW_TRACER_EMB_SendData((const uint8_t *)(&(TracerContext.PtrDataTx[_begin])), TracerContext.SizeSent);
 80258b0:	693b      	ldr	r3, [r7, #16]
 80258b2:	3318      	adds	r3, #24
 80258b4:	001a      	movs	r2, r3
 80258b6:	4b10      	ldr	r3, [pc, #64]	; (80258f8 <TRACER_EMB_SendData+0xb8>)
 80258b8:	18d3      	adds	r3, r2, r3
 80258ba:	1cda      	adds	r2, r3, #3
 80258bc:	4b0e      	ldr	r3, [pc, #56]	; (80258f8 <TRACER_EMB_SendData+0xb8>)
 80258be:	689b      	ldr	r3, [r3, #8]
 80258c0:	0019      	movs	r1, r3
 80258c2:	0010      	movs	r0, r2
 80258c4:	f000 fe8e 	bl	80265e4 <HW_TRACER_EMB_SendData>
    }
  }

  /* Low power processing */
  switch (TracerContext.LowPower_Counter)
 80258c8:	4b0b      	ldr	r3, [pc, #44]	; (80258f8 <TRACER_EMB_SendData+0xb8>)
 80258ca:	68db      	ldr	r3, [r3, #12]
 80258cc:	2b00      	cmp	r3, #0
 80258ce:	d004      	beq.n	80258da <TRACER_EMB_SendData+0x9a>
 80258d0:	2b01      	cmp	r3, #1
 80258d2:	d105      	bne.n	80258e0 <TRACER_EMB_SendData+0xa0>
  {
    case 1:
      TRACER_EMB_LowPowerSendData();
 80258d4:	f000 f871 	bl	80259ba <TRACER_EMB_LowPowerSendData>
      break;
 80258d8:	e003      	b.n	80258e2 <TRACER_EMB_SendData+0xa2>
    case 0:
      TRACER_EMB_LowPowerSendDataComplete();
 80258da:	f000 f873 	bl	80259c4 <TRACER_EMB_LowPowerSendDataComplete>
      break;
 80258de:	e000      	b.n	80258e2 <TRACER_EMB_SendData+0xa2>
    default:
      break;
 80258e0:	46c0      	nop			; (mov r8, r8)
 80258e2:	697b      	ldr	r3, [r7, #20]
 80258e4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80258e6:	687b      	ldr	r3, [r7, #4]
 80258e8:	f383 8810 	msr	PRIMASK, r3
}
 80258ec:	46c0      	nop			; (mov r8, r8)
  }

  TRACER_LEAVE_CRITICAL_SECTION();
}
 80258ee:	46c0      	nop			; (mov r8, r8)
 80258f0:	46bd      	mov	sp, r7
 80258f2:	b006      	add	sp, #24
 80258f4:	bd80      	pop	{r7, pc}
 80258f6:	46c0      	nop			; (mov r8, r8)
 80258f8:	200050d4 	.word	0x200050d4

080258fc <TRACER_EMB_AllocateBufer>:
  * @brief  allocate space inside the buffer to push data
  * @param  data size
  * @retval write position inside the buffer is -1 no space available.
  */
int32_t TRACER_EMB_AllocateBufer(uint32_t Size)
{
 80258fc:	b580      	push	{r7, lr}
 80258fe:	b088      	sub	sp, #32
 8025900:	af00      	add	r7, sp, #0
 8025902:	6078      	str	r0, [r7, #4]
  uint32_t _freesize;
  int32_t _pos = -1;
 8025904:	2301      	movs	r3, #1
 8025906:	425b      	negs	r3, r3
 8025908:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 802590a:	f3ef 8310 	mrs	r3, PRIMASK
 802590e:	613b      	str	r3, [r7, #16]
  return(result);
 8025910:	693b      	ldr	r3, [r7, #16]

  TRACER_ENTER_CRITICAL_SECTION();
 8025912:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8025914:	b672      	cpsid	i
}
 8025916:	46c0      	nop			; (mov r8, r8)

  if (TracerContext.PtrTx_Write == TracerContext.PtrTx_Read)
 8025918:	4b24      	ldr	r3, [pc, #144]	; (80259ac <TRACER_EMB_AllocateBufer+0xb0>)
 802591a:	685a      	ldr	r2, [r3, #4]
 802591c:	4b23      	ldr	r3, [pc, #140]	; (80259ac <TRACER_EMB_AllocateBufer+0xb0>)
 802591e:	681b      	ldr	r3, [r3, #0]
 8025920:	429a      	cmp	r2, r3
 8025922:	d103      	bne.n	802592c <TRACER_EMB_AllocateBufer+0x30>
  {
    /* Need to add buffer full management */
    _freesize = TRACER_EMB_BUFFER_SIZE;
 8025924:	2380      	movs	r3, #128	; 0x80
 8025926:	00db      	lsls	r3, r3, #3
 8025928:	61fb      	str	r3, [r7, #28]
 802592a:	e016      	b.n	802595a <TRACER_EMB_AllocateBufer+0x5e>
  }
  else
  {
    if (TracerContext.PtrTx_Write > TracerContext.PtrTx_Read)
 802592c:	4b1f      	ldr	r3, [pc, #124]	; (80259ac <TRACER_EMB_AllocateBufer+0xb0>)
 802592e:	685a      	ldr	r2, [r3, #4]
 8025930:	4b1e      	ldr	r3, [pc, #120]	; (80259ac <TRACER_EMB_AllocateBufer+0xb0>)
 8025932:	681b      	ldr	r3, [r3, #0]
 8025934:	429a      	cmp	r2, r3
 8025936:	d90a      	bls.n	802594e <TRACER_EMB_AllocateBufer+0x52>
    {
      _freesize = TRACER_EMB_BUFFER_SIZE - TracerContext.PtrTx_Write + TracerContext.PtrTx_Read;
 8025938:	4b1c      	ldr	r3, [pc, #112]	; (80259ac <TRACER_EMB_AllocateBufer+0xb0>)
 802593a:	681a      	ldr	r2, [r3, #0]
 802593c:	4b1b      	ldr	r3, [pc, #108]	; (80259ac <TRACER_EMB_AllocateBufer+0xb0>)
 802593e:	685b      	ldr	r3, [r3, #4]
 8025940:	1ad3      	subs	r3, r2, r3
 8025942:	2280      	movs	r2, #128	; 0x80
 8025944:	00d2      	lsls	r2, r2, #3
 8025946:	4694      	mov	ip, r2
 8025948:	4463      	add	r3, ip
 802594a:	61fb      	str	r3, [r7, #28]
 802594c:	e005      	b.n	802595a <TRACER_EMB_AllocateBufer+0x5e>
    }
    else
    {
      _freesize = TracerContext.PtrTx_Read - TracerContext.PtrTx_Write;
 802594e:	4b17      	ldr	r3, [pc, #92]	; (80259ac <TRACER_EMB_AllocateBufer+0xb0>)
 8025950:	681a      	ldr	r2, [r3, #0]
 8025952:	4b16      	ldr	r3, [pc, #88]	; (80259ac <TRACER_EMB_AllocateBufer+0xb0>)
 8025954:	685b      	ldr	r3, [r3, #4]
 8025956:	1ad3      	subs	r3, r2, r3
 8025958:	61fb      	str	r3, [r7, #28]
    }
  }

  if (_freesize > Size)
 802595a:	69fa      	ldr	r2, [r7, #28]
 802595c:	687b      	ldr	r3, [r7, #4]
 802595e:	429a      	cmp	r2, r3
 8025960:	d912      	bls.n	8025988 <TRACER_EMB_AllocateBufer+0x8c>
  {
    _pos = (int32_t)TracerContext.PtrTx_Write;
 8025962:	4b12      	ldr	r3, [pc, #72]	; (80259ac <TRACER_EMB_AllocateBufer+0xb0>)
 8025964:	685b      	ldr	r3, [r3, #4]
 8025966:	61bb      	str	r3, [r7, #24]
    TracerContext.PtrTx_Write = (TracerContext.PtrTx_Write + Size) % TRACER_EMB_BUFFER_SIZE;
 8025968:	4b10      	ldr	r3, [pc, #64]	; (80259ac <TRACER_EMB_AllocateBufer+0xb0>)
 802596a:	685a      	ldr	r2, [r3, #4]
 802596c:	687b      	ldr	r3, [r7, #4]
 802596e:	18d3      	adds	r3, r2, r3
 8025970:	059b      	lsls	r3, r3, #22
 8025972:	0d9a      	lsrs	r2, r3, #22
 8025974:	4b0d      	ldr	r3, [pc, #52]	; (80259ac <TRACER_EMB_AllocateBufer+0xb0>)
 8025976:	605a      	str	r2, [r3, #4]
    if (TRACER_OVERFLOW_SENT == TracerContext.OverFlow_Status)
 8025978:	4b0c      	ldr	r3, [pc, #48]	; (80259ac <TRACER_EMB_AllocateBufer+0xb0>)
 802597a:	7e9b      	ldrb	r3, [r3, #26]
 802597c:	2b02      	cmp	r3, #2
 802597e:	d10a      	bne.n	8025996 <TRACER_EMB_AllocateBufer+0x9a>
    {
      TracerContext.OverFlow_Status = TRACER_OVERFLOW_NONE;
 8025980:	4b0a      	ldr	r3, [pc, #40]	; (80259ac <TRACER_EMB_AllocateBufer+0xb0>)
 8025982:	2200      	movs	r2, #0
 8025984:	769a      	strb	r2, [r3, #26]
 8025986:	e006      	b.n	8025996 <TRACER_EMB_AllocateBufer+0x9a>
    }
  }
  else
  {
    if (TRACER_OVERFLOW_NONE == TracerContext.OverFlow_Status)
 8025988:	4b08      	ldr	r3, [pc, #32]	; (80259ac <TRACER_EMB_AllocateBufer+0xb0>)
 802598a:	7e9b      	ldrb	r3, [r3, #26]
 802598c:	2b00      	cmp	r3, #0
 802598e:	d102      	bne.n	8025996 <TRACER_EMB_AllocateBufer+0x9a>
    {
      TracerContext.OverFlow_Status = TRACER_OVERFLOW_DETECTED;
 8025990:	4b06      	ldr	r3, [pc, #24]	; (80259ac <TRACER_EMB_AllocateBufer+0xb0>)
 8025992:	2201      	movs	r2, #1
 8025994:	769a      	strb	r2, [r3, #26]
 8025996:	697b      	ldr	r3, [r7, #20]
 8025998:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802599a:	68fb      	ldr	r3, [r7, #12]
 802599c:	f383 8810 	msr	PRIMASK, r3
}
 80259a0:	46c0      	nop			; (mov r8, r8)
    }
  }

  TRACER_LEAVE_CRITICAL_SECTION();
  return _pos;
 80259a2:	69bb      	ldr	r3, [r7, #24]
}
 80259a4:	0018      	movs	r0, r3
 80259a6:	46bd      	mov	sp, r7
 80259a8:	b008      	add	sp, #32
 80259aa:	bd80      	pop	{r7, pc}
 80259ac:	200050d4 	.word	0x200050d4

080259b0 <TRACER_EMB_LowPowerInit>:

__weak void TRACER_EMB_LowPowerInit(void)
{
 80259b0:	b580      	push	{r7, lr}
 80259b2:	af00      	add	r7, sp, #0
}
 80259b4:	46c0      	nop			; (mov r8, r8)
 80259b6:	46bd      	mov	sp, r7
 80259b8:	bd80      	pop	{r7, pc}

080259ba <TRACER_EMB_LowPowerSendData>:

__weak void TRACER_EMB_LowPowerSendData(void)
{
 80259ba:	b580      	push	{r7, lr}
 80259bc:	af00      	add	r7, sp, #0
}
 80259be:	46c0      	nop			; (mov r8, r8)
 80259c0:	46bd      	mov	sp, r7
 80259c2:	bd80      	pop	{r7, pc}

080259c4 <TRACER_EMB_LowPowerSendDataComplete>:

__weak void TRACER_EMB_LowPowerSendDataComplete(void)
{
 80259c4:	b580      	push	{r7, lr}
 80259c6:	af00      	add	r7, sp, #0
}
 80259c8:	46c0      	nop			; (mov r8, r8)
 80259ca:	46bd      	mov	sp, r7
 80259cc:	bd80      	pop	{r7, pc}
	...

080259d0 <__NVIC_EnableIRQ>:
{
 80259d0:	b580      	push	{r7, lr}
 80259d2:	b082      	sub	sp, #8
 80259d4:	af00      	add	r7, sp, #0
 80259d6:	0002      	movs	r2, r0
 80259d8:	1dfb      	adds	r3, r7, #7
 80259da:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80259dc:	1dfb      	adds	r3, r7, #7
 80259de:	781b      	ldrb	r3, [r3, #0]
 80259e0:	2b7f      	cmp	r3, #127	; 0x7f
 80259e2:	d809      	bhi.n	80259f8 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80259e4:	1dfb      	adds	r3, r7, #7
 80259e6:	781b      	ldrb	r3, [r3, #0]
 80259e8:	001a      	movs	r2, r3
 80259ea:	231f      	movs	r3, #31
 80259ec:	401a      	ands	r2, r3
 80259ee:	4b04      	ldr	r3, [pc, #16]	; (8025a00 <__NVIC_EnableIRQ+0x30>)
 80259f0:	2101      	movs	r1, #1
 80259f2:	4091      	lsls	r1, r2
 80259f4:	000a      	movs	r2, r1
 80259f6:	601a      	str	r2, [r3, #0]
}
 80259f8:	46c0      	nop			; (mov r8, r8)
 80259fa:	46bd      	mov	sp, r7
 80259fc:	b002      	add	sp, #8
 80259fe:	bd80      	pop	{r7, pc}
 8025a00:	e000e100 	.word	0xe000e100

08025a04 <__NVIC_SetPriority>:
{
 8025a04:	b590      	push	{r4, r7, lr}
 8025a06:	b083      	sub	sp, #12
 8025a08:	af00      	add	r7, sp, #0
 8025a0a:	0002      	movs	r2, r0
 8025a0c:	6039      	str	r1, [r7, #0]
 8025a0e:	1dfb      	adds	r3, r7, #7
 8025a10:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8025a12:	1dfb      	adds	r3, r7, #7
 8025a14:	781b      	ldrb	r3, [r3, #0]
 8025a16:	2b7f      	cmp	r3, #127	; 0x7f
 8025a18:	d828      	bhi.n	8025a6c <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8025a1a:	4a2f      	ldr	r2, [pc, #188]	; (8025ad8 <__NVIC_SetPriority+0xd4>)
 8025a1c:	1dfb      	adds	r3, r7, #7
 8025a1e:	781b      	ldrb	r3, [r3, #0]
 8025a20:	b25b      	sxtb	r3, r3
 8025a22:	089b      	lsrs	r3, r3, #2
 8025a24:	33c0      	adds	r3, #192	; 0xc0
 8025a26:	009b      	lsls	r3, r3, #2
 8025a28:	589b      	ldr	r3, [r3, r2]
 8025a2a:	1dfa      	adds	r2, r7, #7
 8025a2c:	7812      	ldrb	r2, [r2, #0]
 8025a2e:	0011      	movs	r1, r2
 8025a30:	2203      	movs	r2, #3
 8025a32:	400a      	ands	r2, r1
 8025a34:	00d2      	lsls	r2, r2, #3
 8025a36:	21ff      	movs	r1, #255	; 0xff
 8025a38:	4091      	lsls	r1, r2
 8025a3a:	000a      	movs	r2, r1
 8025a3c:	43d2      	mvns	r2, r2
 8025a3e:	401a      	ands	r2, r3
 8025a40:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8025a42:	683b      	ldr	r3, [r7, #0]
 8025a44:	019b      	lsls	r3, r3, #6
 8025a46:	22ff      	movs	r2, #255	; 0xff
 8025a48:	401a      	ands	r2, r3
 8025a4a:	1dfb      	adds	r3, r7, #7
 8025a4c:	781b      	ldrb	r3, [r3, #0]
 8025a4e:	0018      	movs	r0, r3
 8025a50:	2303      	movs	r3, #3
 8025a52:	4003      	ands	r3, r0
 8025a54:	00db      	lsls	r3, r3, #3
 8025a56:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8025a58:	481f      	ldr	r0, [pc, #124]	; (8025ad8 <__NVIC_SetPriority+0xd4>)
 8025a5a:	1dfb      	adds	r3, r7, #7
 8025a5c:	781b      	ldrb	r3, [r3, #0]
 8025a5e:	b25b      	sxtb	r3, r3
 8025a60:	089b      	lsrs	r3, r3, #2
 8025a62:	430a      	orrs	r2, r1
 8025a64:	33c0      	adds	r3, #192	; 0xc0
 8025a66:	009b      	lsls	r3, r3, #2
 8025a68:	501a      	str	r2, [r3, r0]
}
 8025a6a:	e031      	b.n	8025ad0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8025a6c:	4a1b      	ldr	r2, [pc, #108]	; (8025adc <__NVIC_SetPriority+0xd8>)
 8025a6e:	1dfb      	adds	r3, r7, #7
 8025a70:	781b      	ldrb	r3, [r3, #0]
 8025a72:	0019      	movs	r1, r3
 8025a74:	230f      	movs	r3, #15
 8025a76:	400b      	ands	r3, r1
 8025a78:	3b08      	subs	r3, #8
 8025a7a:	089b      	lsrs	r3, r3, #2
 8025a7c:	3306      	adds	r3, #6
 8025a7e:	009b      	lsls	r3, r3, #2
 8025a80:	18d3      	adds	r3, r2, r3
 8025a82:	3304      	adds	r3, #4
 8025a84:	681b      	ldr	r3, [r3, #0]
 8025a86:	1dfa      	adds	r2, r7, #7
 8025a88:	7812      	ldrb	r2, [r2, #0]
 8025a8a:	0011      	movs	r1, r2
 8025a8c:	2203      	movs	r2, #3
 8025a8e:	400a      	ands	r2, r1
 8025a90:	00d2      	lsls	r2, r2, #3
 8025a92:	21ff      	movs	r1, #255	; 0xff
 8025a94:	4091      	lsls	r1, r2
 8025a96:	000a      	movs	r2, r1
 8025a98:	43d2      	mvns	r2, r2
 8025a9a:	401a      	ands	r2, r3
 8025a9c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8025a9e:	683b      	ldr	r3, [r7, #0]
 8025aa0:	019b      	lsls	r3, r3, #6
 8025aa2:	22ff      	movs	r2, #255	; 0xff
 8025aa4:	401a      	ands	r2, r3
 8025aa6:	1dfb      	adds	r3, r7, #7
 8025aa8:	781b      	ldrb	r3, [r3, #0]
 8025aaa:	0018      	movs	r0, r3
 8025aac:	2303      	movs	r3, #3
 8025aae:	4003      	ands	r3, r0
 8025ab0:	00db      	lsls	r3, r3, #3
 8025ab2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8025ab4:	4809      	ldr	r0, [pc, #36]	; (8025adc <__NVIC_SetPriority+0xd8>)
 8025ab6:	1dfb      	adds	r3, r7, #7
 8025ab8:	781b      	ldrb	r3, [r3, #0]
 8025aba:	001c      	movs	r4, r3
 8025abc:	230f      	movs	r3, #15
 8025abe:	4023      	ands	r3, r4
 8025ac0:	3b08      	subs	r3, #8
 8025ac2:	089b      	lsrs	r3, r3, #2
 8025ac4:	430a      	orrs	r2, r1
 8025ac6:	3306      	adds	r3, #6
 8025ac8:	009b      	lsls	r3, r3, #2
 8025aca:	18c3      	adds	r3, r0, r3
 8025acc:	3304      	adds	r3, #4
 8025ace:	601a      	str	r2, [r3, #0]
}
 8025ad0:	46c0      	nop			; (mov r8, r8)
 8025ad2:	46bd      	mov	sp, r7
 8025ad4:	b003      	add	sp, #12
 8025ad6:	bd90      	pop	{r4, r7, pc}
 8025ad8:	e000e100 	.word	0xe000e100
 8025adc:	e000ed00 	.word	0xe000ed00

08025ae0 <LL_DMA_EnableChannel>:
{
 8025ae0:	b580      	push	{r7, lr}
 8025ae2:	b084      	sub	sp, #16
 8025ae4:	af00      	add	r7, sp, #0
 8025ae6:	6078      	str	r0, [r7, #4]
 8025ae8:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8025aea:	687b      	ldr	r3, [r7, #4]
 8025aec:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8025aee:	4a0b      	ldr	r2, [pc, #44]	; (8025b1c <LL_DMA_EnableChannel+0x3c>)
 8025af0:	683b      	ldr	r3, [r7, #0]
 8025af2:	18d3      	adds	r3, r2, r3
 8025af4:	781b      	ldrb	r3, [r3, #0]
 8025af6:	001a      	movs	r2, r3
 8025af8:	68fb      	ldr	r3, [r7, #12]
 8025afa:	18d3      	adds	r3, r2, r3
 8025afc:	681a      	ldr	r2, [r3, #0]
 8025afe:	4907      	ldr	r1, [pc, #28]	; (8025b1c <LL_DMA_EnableChannel+0x3c>)
 8025b00:	683b      	ldr	r3, [r7, #0]
 8025b02:	18cb      	adds	r3, r1, r3
 8025b04:	781b      	ldrb	r3, [r3, #0]
 8025b06:	0019      	movs	r1, r3
 8025b08:	68fb      	ldr	r3, [r7, #12]
 8025b0a:	18cb      	adds	r3, r1, r3
 8025b0c:	2101      	movs	r1, #1
 8025b0e:	430a      	orrs	r2, r1
 8025b10:	601a      	str	r2, [r3, #0]
}
 8025b12:	46c0      	nop			; (mov r8, r8)
 8025b14:	46bd      	mov	sp, r7
 8025b16:	b004      	add	sp, #16
 8025b18:	bd80      	pop	{r7, pc}
 8025b1a:	46c0      	nop			; (mov r8, r8)
 8025b1c:	0802b618 	.word	0x0802b618

08025b20 <LL_DMA_DisableChannel>:
{
 8025b20:	b580      	push	{r7, lr}
 8025b22:	b084      	sub	sp, #16
 8025b24:	af00      	add	r7, sp, #0
 8025b26:	6078      	str	r0, [r7, #4]
 8025b28:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8025b2a:	687b      	ldr	r3, [r7, #4]
 8025b2c:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8025b2e:	4a0b      	ldr	r2, [pc, #44]	; (8025b5c <LL_DMA_DisableChannel+0x3c>)
 8025b30:	683b      	ldr	r3, [r7, #0]
 8025b32:	18d3      	adds	r3, r2, r3
 8025b34:	781b      	ldrb	r3, [r3, #0]
 8025b36:	001a      	movs	r2, r3
 8025b38:	68fb      	ldr	r3, [r7, #12]
 8025b3a:	18d3      	adds	r3, r2, r3
 8025b3c:	681a      	ldr	r2, [r3, #0]
 8025b3e:	4907      	ldr	r1, [pc, #28]	; (8025b5c <LL_DMA_DisableChannel+0x3c>)
 8025b40:	683b      	ldr	r3, [r7, #0]
 8025b42:	18cb      	adds	r3, r1, r3
 8025b44:	781b      	ldrb	r3, [r3, #0]
 8025b46:	0019      	movs	r1, r3
 8025b48:	68fb      	ldr	r3, [r7, #12]
 8025b4a:	18cb      	adds	r3, r1, r3
 8025b4c:	2101      	movs	r1, #1
 8025b4e:	438a      	bics	r2, r1
 8025b50:	601a      	str	r2, [r3, #0]
}
 8025b52:	46c0      	nop			; (mov r8, r8)
 8025b54:	46bd      	mov	sp, r7
 8025b56:	b004      	add	sp, #16
 8025b58:	bd80      	pop	{r7, pc}
 8025b5a:	46c0      	nop			; (mov r8, r8)
 8025b5c:	0802b618 	.word	0x0802b618

08025b60 <LL_DMA_ConfigTransfer>:
{
 8025b60:	b580      	push	{r7, lr}
 8025b62:	b086      	sub	sp, #24
 8025b64:	af00      	add	r7, sp, #0
 8025b66:	60f8      	str	r0, [r7, #12]
 8025b68:	60b9      	str	r1, [r7, #8]
 8025b6a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8025b6c:	68fb      	ldr	r3, [r7, #12]
 8025b6e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8025b70:	4a0c      	ldr	r2, [pc, #48]	; (8025ba4 <LL_DMA_ConfigTransfer+0x44>)
 8025b72:	68bb      	ldr	r3, [r7, #8]
 8025b74:	18d3      	adds	r3, r2, r3
 8025b76:	781b      	ldrb	r3, [r3, #0]
 8025b78:	001a      	movs	r2, r3
 8025b7a:	697b      	ldr	r3, [r7, #20]
 8025b7c:	18d3      	adds	r3, r2, r3
 8025b7e:	681b      	ldr	r3, [r3, #0]
 8025b80:	4a09      	ldr	r2, [pc, #36]	; (8025ba8 <LL_DMA_ConfigTransfer+0x48>)
 8025b82:	4013      	ands	r3, r2
 8025b84:	0019      	movs	r1, r3
 8025b86:	4a07      	ldr	r2, [pc, #28]	; (8025ba4 <LL_DMA_ConfigTransfer+0x44>)
 8025b88:	68bb      	ldr	r3, [r7, #8]
 8025b8a:	18d3      	adds	r3, r2, r3
 8025b8c:	781b      	ldrb	r3, [r3, #0]
 8025b8e:	001a      	movs	r2, r3
 8025b90:	697b      	ldr	r3, [r7, #20]
 8025b92:	18d3      	adds	r3, r2, r3
 8025b94:	687a      	ldr	r2, [r7, #4]
 8025b96:	430a      	orrs	r2, r1
 8025b98:	601a      	str	r2, [r3, #0]
}
 8025b9a:	46c0      	nop			; (mov r8, r8)
 8025b9c:	46bd      	mov	sp, r7
 8025b9e:	b006      	add	sp, #24
 8025ba0:	bd80      	pop	{r7, pc}
 8025ba2:	46c0      	nop			; (mov r8, r8)
 8025ba4:	0802b618 	.word	0x0802b618
 8025ba8:	ffff800f 	.word	0xffff800f

08025bac <LL_DMA_GetDataTransferDirection>:
{
 8025bac:	b580      	push	{r7, lr}
 8025bae:	b084      	sub	sp, #16
 8025bb0:	af00      	add	r7, sp, #0
 8025bb2:	6078      	str	r0, [r7, #4]
 8025bb4:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8025bb6:	687b      	ldr	r3, [r7, #4]
 8025bb8:	60fb      	str	r3, [r7, #12]
  return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8025bba:	4a07      	ldr	r2, [pc, #28]	; (8025bd8 <LL_DMA_GetDataTransferDirection+0x2c>)
 8025bbc:	683b      	ldr	r3, [r7, #0]
 8025bbe:	18d3      	adds	r3, r2, r3
 8025bc0:	781b      	ldrb	r3, [r3, #0]
 8025bc2:	001a      	movs	r2, r3
 8025bc4:	68fb      	ldr	r3, [r7, #12]
 8025bc6:	18d3      	adds	r3, r2, r3
 8025bc8:	681b      	ldr	r3, [r3, #0]
 8025bca:	4a04      	ldr	r2, [pc, #16]	; (8025bdc <LL_DMA_GetDataTransferDirection+0x30>)
 8025bcc:	4013      	ands	r3, r2
}
 8025bce:	0018      	movs	r0, r3
 8025bd0:	46bd      	mov	sp, r7
 8025bd2:	b004      	add	sp, #16
 8025bd4:	bd80      	pop	{r7, pc}
 8025bd6:	46c0      	nop			; (mov r8, r8)
 8025bd8:	0802b618 	.word	0x0802b618
 8025bdc:	00004010 	.word	0x00004010

08025be0 <LL_DMA_SetDataLength>:
{
 8025be0:	b580      	push	{r7, lr}
 8025be2:	b086      	sub	sp, #24
 8025be4:	af00      	add	r7, sp, #0
 8025be6:	60f8      	str	r0, [r7, #12]
 8025be8:	60b9      	str	r1, [r7, #8]
 8025bea:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8025bec:	68fb      	ldr	r3, [r7, #12]
 8025bee:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8025bf0:	4a0b      	ldr	r2, [pc, #44]	; (8025c20 <LL_DMA_SetDataLength+0x40>)
 8025bf2:	68bb      	ldr	r3, [r7, #8]
 8025bf4:	18d3      	adds	r3, r2, r3
 8025bf6:	781b      	ldrb	r3, [r3, #0]
 8025bf8:	001a      	movs	r2, r3
 8025bfa:	697b      	ldr	r3, [r7, #20]
 8025bfc:	18d3      	adds	r3, r2, r3
 8025bfe:	685b      	ldr	r3, [r3, #4]
 8025c00:	0c1b      	lsrs	r3, r3, #16
 8025c02:	0419      	lsls	r1, r3, #16
 8025c04:	4a06      	ldr	r2, [pc, #24]	; (8025c20 <LL_DMA_SetDataLength+0x40>)
 8025c06:	68bb      	ldr	r3, [r7, #8]
 8025c08:	18d3      	adds	r3, r2, r3
 8025c0a:	781b      	ldrb	r3, [r3, #0]
 8025c0c:	001a      	movs	r2, r3
 8025c0e:	697b      	ldr	r3, [r7, #20]
 8025c10:	18d3      	adds	r3, r2, r3
 8025c12:	687a      	ldr	r2, [r7, #4]
 8025c14:	430a      	orrs	r2, r1
 8025c16:	605a      	str	r2, [r3, #4]
}
 8025c18:	46c0      	nop			; (mov r8, r8)
 8025c1a:	46bd      	mov	sp, r7
 8025c1c:	b006      	add	sp, #24
 8025c1e:	bd80      	pop	{r7, pc}
 8025c20:	0802b618 	.word	0x0802b618

08025c24 <LL_DMA_ConfigAddresses>:
{
 8025c24:	b580      	push	{r7, lr}
 8025c26:	b086      	sub	sp, #24
 8025c28:	af00      	add	r7, sp, #0
 8025c2a:	60f8      	str	r0, [r7, #12]
 8025c2c:	60b9      	str	r1, [r7, #8]
 8025c2e:	607a      	str	r2, [r7, #4]
 8025c30:	603b      	str	r3, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8025c32:	68fb      	ldr	r3, [r7, #12]
 8025c34:	617b      	str	r3, [r7, #20]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 8025c36:	6a3b      	ldr	r3, [r7, #32]
 8025c38:	2b10      	cmp	r3, #16
 8025c3a:	d112      	bne.n	8025c62 <LL_DMA_ConfigAddresses+0x3e>
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, SrcAddress);
 8025c3c:	4a14      	ldr	r2, [pc, #80]	; (8025c90 <LL_DMA_ConfigAddresses+0x6c>)
 8025c3e:	68bb      	ldr	r3, [r7, #8]
 8025c40:	18d3      	adds	r3, r2, r3
 8025c42:	781b      	ldrb	r3, [r3, #0]
 8025c44:	001a      	movs	r2, r3
 8025c46:	697b      	ldr	r3, [r7, #20]
 8025c48:	18d3      	adds	r3, r2, r3
 8025c4a:	687a      	ldr	r2, [r7, #4]
 8025c4c:	60da      	str	r2, [r3, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, DstAddress);
 8025c4e:	4a10      	ldr	r2, [pc, #64]	; (8025c90 <LL_DMA_ConfigAddresses+0x6c>)
 8025c50:	68bb      	ldr	r3, [r7, #8]
 8025c52:	18d3      	adds	r3, r2, r3
 8025c54:	781b      	ldrb	r3, [r3, #0]
 8025c56:	001a      	movs	r2, r3
 8025c58:	697b      	ldr	r3, [r7, #20]
 8025c5a:	18d3      	adds	r3, r2, r3
 8025c5c:	683a      	ldr	r2, [r7, #0]
 8025c5e:	609a      	str	r2, [r3, #8]
}
 8025c60:	e011      	b.n	8025c86 <LL_DMA_ConfigAddresses+0x62>
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, SrcAddress);
 8025c62:	4a0b      	ldr	r2, [pc, #44]	; (8025c90 <LL_DMA_ConfigAddresses+0x6c>)
 8025c64:	68bb      	ldr	r3, [r7, #8]
 8025c66:	18d3      	adds	r3, r2, r3
 8025c68:	781b      	ldrb	r3, [r3, #0]
 8025c6a:	001a      	movs	r2, r3
 8025c6c:	697b      	ldr	r3, [r7, #20]
 8025c6e:	18d3      	adds	r3, r2, r3
 8025c70:	687a      	ldr	r2, [r7, #4]
 8025c72:	609a      	str	r2, [r3, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, DstAddress);
 8025c74:	4a06      	ldr	r2, [pc, #24]	; (8025c90 <LL_DMA_ConfigAddresses+0x6c>)
 8025c76:	68bb      	ldr	r3, [r7, #8]
 8025c78:	18d3      	adds	r3, r2, r3
 8025c7a:	781b      	ldrb	r3, [r3, #0]
 8025c7c:	001a      	movs	r2, r3
 8025c7e:	697b      	ldr	r3, [r7, #20]
 8025c80:	18d3      	adds	r3, r2, r3
 8025c82:	683a      	ldr	r2, [r7, #0]
 8025c84:	60da      	str	r2, [r3, #12]
}
 8025c86:	46c0      	nop			; (mov r8, r8)
 8025c88:	46bd      	mov	sp, r7
 8025c8a:	b006      	add	sp, #24
 8025c8c:	bd80      	pop	{r7, pc}
 8025c8e:	46c0      	nop			; (mov r8, r8)
 8025c90:	0802b618 	.word	0x0802b618

08025c94 <LL_DMA_SetPeriphRequest>:
{
 8025c94:	b580      	push	{r7, lr}
 8025c96:	b086      	sub	sp, #24
 8025c98:	af00      	add	r7, sp, #0
 8025c9a:	60f8      	str	r0, [r7, #12]
 8025c9c:	60b9      	str	r1, [r7, #8]
 8025c9e:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
 8025ca0:	68fb      	ldr	r3, [r7, #12]
 8025ca2:	0a9b      	lsrs	r3, r3, #10
 8025ca4:	4a0f      	ldr	r2, [pc, #60]	; (8025ce4 <LL_DMA_SetPeriphRequest+0x50>)
 8025ca6:	405a      	eors	r2, r3
 8025ca8:	0013      	movs	r3, r2
 8025caa:	00db      	lsls	r3, r3, #3
 8025cac:	1a9b      	subs	r3, r3, r2
 8025cae:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8025cb0:	68ba      	ldr	r2, [r7, #8]
 8025cb2:	697b      	ldr	r3, [r7, #20]
 8025cb4:	18d3      	adds	r3, r2, r3
 8025cb6:	009b      	lsls	r3, r3, #2
 8025cb8:	4a0b      	ldr	r2, [pc, #44]	; (8025ce8 <LL_DMA_SetPeriphRequest+0x54>)
 8025cba:	4694      	mov	ip, r2
 8025cbc:	4463      	add	r3, ip
 8025cbe:	681b      	ldr	r3, [r3, #0]
 8025cc0:	227f      	movs	r2, #127	; 0x7f
 8025cc2:	4393      	bics	r3, r2
 8025cc4:	0019      	movs	r1, r3
 8025cc6:	68ba      	ldr	r2, [r7, #8]
 8025cc8:	697b      	ldr	r3, [r7, #20]
 8025cca:	18d3      	adds	r3, r2, r3
 8025ccc:	009b      	lsls	r3, r3, #2
 8025cce:	4a06      	ldr	r2, [pc, #24]	; (8025ce8 <LL_DMA_SetPeriphRequest+0x54>)
 8025cd0:	4694      	mov	ip, r2
 8025cd2:	4463      	add	r3, ip
 8025cd4:	687a      	ldr	r2, [r7, #4]
 8025cd6:	430a      	orrs	r2, r1
 8025cd8:	601a      	str	r2, [r3, #0]
}
 8025cda:	46c0      	nop			; (mov r8, r8)
 8025cdc:	46bd      	mov	sp, r7
 8025cde:	b006      	add	sp, #24
 8025ce0:	bd80      	pop	{r7, pc}
 8025ce2:	46c0      	nop			; (mov r8, r8)
 8025ce4:	00100080 	.word	0x00100080
 8025ce8:	40020800 	.word	0x40020800

08025cec <LL_DMA_IsActiveFlag_TC3>:
  * @rmtoll ISR          TCIF3         LL_DMA_IsActiveFlag_TC3
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(const DMA_TypeDef *DMAx)
{
 8025cec:	b580      	push	{r7, lr}
 8025cee:	b082      	sub	sp, #8
 8025cf0:	af00      	add	r7, sp, #0
 8025cf2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)) ? 1UL : 0UL);
 8025cf4:	687b      	ldr	r3, [r7, #4]
 8025cf6:	681a      	ldr	r2, [r3, #0]
 8025cf8:	2380      	movs	r3, #128	; 0x80
 8025cfa:	009b      	lsls	r3, r3, #2
 8025cfc:	401a      	ands	r2, r3
 8025cfe:	2380      	movs	r3, #128	; 0x80
 8025d00:	009b      	lsls	r3, r3, #2
 8025d02:	429a      	cmp	r2, r3
 8025d04:	d101      	bne.n	8025d0a <LL_DMA_IsActiveFlag_TC3+0x1e>
 8025d06:	2301      	movs	r3, #1
 8025d08:	e000      	b.n	8025d0c <LL_DMA_IsActiveFlag_TC3+0x20>
 8025d0a:	2300      	movs	r3, #0
}
 8025d0c:	0018      	movs	r0, r3
 8025d0e:	46bd      	mov	sp, r7
 8025d10:	b002      	add	sp, #8
 8025d12:	bd80      	pop	{r7, pc}

08025d14 <LL_DMA_ClearFlag_GI3>:
  * @rmtoll IFCR         CGIF3         LL_DMA_ClearFlag_GI3
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_GI3(DMA_TypeDef *DMAx)
{
 8025d14:	b580      	push	{r7, lr}
 8025d16:	b082      	sub	sp, #8
 8025d18:	af00      	add	r7, sp, #0
 8025d1a:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF3);
 8025d1c:	687b      	ldr	r3, [r7, #4]
 8025d1e:	2280      	movs	r2, #128	; 0x80
 8025d20:	0052      	lsls	r2, r2, #1
 8025d22:	605a      	str	r2, [r3, #4]
}
 8025d24:	46c0      	nop			; (mov r8, r8)
 8025d26:	46bd      	mov	sp, r7
 8025d28:	b002      	add	sp, #8
 8025d2a:	bd80      	pop	{r7, pc}

08025d2c <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(const DMA_TypeDef *DMAx, uint32_t Channel)
{
 8025d2c:	b580      	push	{r7, lr}
 8025d2e:	b084      	sub	sp, #16
 8025d30:	af00      	add	r7, sp, #0
 8025d32:	6078      	str	r0, [r7, #4]
 8025d34:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8025d36:	687b      	ldr	r3, [r7, #4]
 8025d38:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 8025d3a:	4a0b      	ldr	r2, [pc, #44]	; (8025d68 <LL_DMA_EnableIT_TC+0x3c>)
 8025d3c:	683b      	ldr	r3, [r7, #0]
 8025d3e:	18d3      	adds	r3, r2, r3
 8025d40:	781b      	ldrb	r3, [r3, #0]
 8025d42:	001a      	movs	r2, r3
 8025d44:	68fb      	ldr	r3, [r7, #12]
 8025d46:	18d3      	adds	r3, r2, r3
 8025d48:	681a      	ldr	r2, [r3, #0]
 8025d4a:	4907      	ldr	r1, [pc, #28]	; (8025d68 <LL_DMA_EnableIT_TC+0x3c>)
 8025d4c:	683b      	ldr	r3, [r7, #0]
 8025d4e:	18cb      	adds	r3, r1, r3
 8025d50:	781b      	ldrb	r3, [r3, #0]
 8025d52:	0019      	movs	r1, r3
 8025d54:	68fb      	ldr	r3, [r7, #12]
 8025d56:	18cb      	adds	r3, r1, r3
 8025d58:	2102      	movs	r1, #2
 8025d5a:	430a      	orrs	r2, r1
 8025d5c:	601a      	str	r2, [r3, #0]
}
 8025d5e:	46c0      	nop			; (mov r8, r8)
 8025d60:	46bd      	mov	sp, r7
 8025d62:	b004      	add	sp, #16
 8025d64:	bd80      	pop	{r7, pc}
 8025d66:	46c0      	nop			; (mov r8, r8)
 8025d68:	0802b618 	.word	0x0802b618

08025d6c <LL_AHB1_GRP1_EnableClock>:
{
 8025d6c:	b580      	push	{r7, lr}
 8025d6e:	b084      	sub	sp, #16
 8025d70:	af00      	add	r7, sp, #0
 8025d72:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8025d74:	4b07      	ldr	r3, [pc, #28]	; (8025d94 <LL_AHB1_GRP1_EnableClock+0x28>)
 8025d76:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8025d78:	4b06      	ldr	r3, [pc, #24]	; (8025d94 <LL_AHB1_GRP1_EnableClock+0x28>)
 8025d7a:	687a      	ldr	r2, [r7, #4]
 8025d7c:	430a      	orrs	r2, r1
 8025d7e:	639a      	str	r2, [r3, #56]	; 0x38
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8025d80:	4b04      	ldr	r3, [pc, #16]	; (8025d94 <LL_AHB1_GRP1_EnableClock+0x28>)
 8025d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8025d84:	687a      	ldr	r2, [r7, #4]
 8025d86:	4013      	ands	r3, r2
 8025d88:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8025d8a:	68fb      	ldr	r3, [r7, #12]
}
 8025d8c:	46c0      	nop			; (mov r8, r8)
 8025d8e:	46bd      	mov	sp, r7
 8025d90:	b004      	add	sp, #16
 8025d92:	bd80      	pop	{r7, pc}
 8025d94:	40021000 	.word	0x40021000

08025d98 <LL_APB1_GRP1_EnableClock>:
{
 8025d98:	b580      	push	{r7, lr}
 8025d9a:	b084      	sub	sp, #16
 8025d9c:	af00      	add	r7, sp, #0
 8025d9e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR1, Periphs);
 8025da0:	4b07      	ldr	r3, [pc, #28]	; (8025dc0 <LL_APB1_GRP1_EnableClock+0x28>)
 8025da2:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8025da4:	4b06      	ldr	r3, [pc, #24]	; (8025dc0 <LL_APB1_GRP1_EnableClock+0x28>)
 8025da6:	687a      	ldr	r2, [r7, #4]
 8025da8:	430a      	orrs	r2, r1
 8025daa:	63da      	str	r2, [r3, #60]	; 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8025dac:	4b04      	ldr	r3, [pc, #16]	; (8025dc0 <LL_APB1_GRP1_EnableClock+0x28>)
 8025dae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8025db0:	687a      	ldr	r2, [r7, #4]
 8025db2:	4013      	ands	r3, r2
 8025db4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8025db6:	68fb      	ldr	r3, [r7, #12]
}
 8025db8:	46c0      	nop			; (mov r8, r8)
 8025dba:	46bd      	mov	sp, r7
 8025dbc:	b004      	add	sp, #16
 8025dbe:	bd80      	pop	{r7, pc}
 8025dc0:	40021000 	.word	0x40021000

08025dc4 <LL_APB1_GRP1_DisableClock>:
{
 8025dc4:	b580      	push	{r7, lr}
 8025dc6:	b082      	sub	sp, #8
 8025dc8:	af00      	add	r7, sp, #0
 8025dca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APBENR1, Periphs);
 8025dcc:	4b05      	ldr	r3, [pc, #20]	; (8025de4 <LL_APB1_GRP1_DisableClock+0x20>)
 8025dce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8025dd0:	687b      	ldr	r3, [r7, #4]
 8025dd2:	43d9      	mvns	r1, r3
 8025dd4:	4b03      	ldr	r3, [pc, #12]	; (8025de4 <LL_APB1_GRP1_DisableClock+0x20>)
 8025dd6:	400a      	ands	r2, r1
 8025dd8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8025dda:	46c0      	nop			; (mov r8, r8)
 8025ddc:	46bd      	mov	sp, r7
 8025dde:	b002      	add	sp, #8
 8025de0:	bd80      	pop	{r7, pc}
 8025de2:	46c0      	nop			; (mov r8, r8)
 8025de4:	40021000 	.word	0x40021000

08025de8 <LL_IOP_GRP1_EnableClock>:
{
 8025de8:	b580      	push	{r7, lr}
 8025dea:	b084      	sub	sp, #16
 8025dec:	af00      	add	r7, sp, #0
 8025dee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->IOPENR, Periphs);
 8025df0:	4b07      	ldr	r3, [pc, #28]	; (8025e10 <LL_IOP_GRP1_EnableClock+0x28>)
 8025df2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8025df4:	4b06      	ldr	r3, [pc, #24]	; (8025e10 <LL_IOP_GRP1_EnableClock+0x28>)
 8025df6:	687a      	ldr	r2, [r7, #4]
 8025df8:	430a      	orrs	r2, r1
 8025dfa:	635a      	str	r2, [r3, #52]	; 0x34
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8025dfc:	4b04      	ldr	r3, [pc, #16]	; (8025e10 <LL_IOP_GRP1_EnableClock+0x28>)
 8025dfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8025e00:	687a      	ldr	r2, [r7, #4]
 8025e02:	4013      	ands	r3, r2
 8025e04:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8025e06:	68fb      	ldr	r3, [r7, #12]
}
 8025e08:	46c0      	nop			; (mov r8, r8)
 8025e0a:	46bd      	mov	sp, r7
 8025e0c:	b004      	add	sp, #16
 8025e0e:	bd80      	pop	{r7, pc}
 8025e10:	40021000 	.word	0x40021000

08025e14 <LL_GPIO_SetPinMode>:
{
 8025e14:	b580      	push	{r7, lr}
 8025e16:	b084      	sub	sp, #16
 8025e18:	af00      	add	r7, sp, #0
 8025e1a:	60f8      	str	r0, [r7, #12]
 8025e1c:	60b9      	str	r1, [r7, #8]
 8025e1e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8025e20:	68fb      	ldr	r3, [r7, #12]
 8025e22:	6819      	ldr	r1, [r3, #0]
 8025e24:	68bb      	ldr	r3, [r7, #8]
 8025e26:	435b      	muls	r3, r3
 8025e28:	001a      	movs	r2, r3
 8025e2a:	0013      	movs	r3, r2
 8025e2c:	005b      	lsls	r3, r3, #1
 8025e2e:	189b      	adds	r3, r3, r2
 8025e30:	43db      	mvns	r3, r3
 8025e32:	400b      	ands	r3, r1
 8025e34:	001a      	movs	r2, r3
 8025e36:	68bb      	ldr	r3, [r7, #8]
 8025e38:	435b      	muls	r3, r3
 8025e3a:	6879      	ldr	r1, [r7, #4]
 8025e3c:	434b      	muls	r3, r1
 8025e3e:	431a      	orrs	r2, r3
 8025e40:	68fb      	ldr	r3, [r7, #12]
 8025e42:	601a      	str	r2, [r3, #0]
}
 8025e44:	46c0      	nop			; (mov r8, r8)
 8025e46:	46bd      	mov	sp, r7
 8025e48:	b004      	add	sp, #16
 8025e4a:	bd80      	pop	{r7, pc}

08025e4c <LL_GPIO_SetPinOutputType>:
{
 8025e4c:	b580      	push	{r7, lr}
 8025e4e:	b084      	sub	sp, #16
 8025e50:	af00      	add	r7, sp, #0
 8025e52:	60f8      	str	r0, [r7, #12]
 8025e54:	60b9      	str	r1, [r7, #8]
 8025e56:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8025e58:	68fb      	ldr	r3, [r7, #12]
 8025e5a:	685b      	ldr	r3, [r3, #4]
 8025e5c:	68ba      	ldr	r2, [r7, #8]
 8025e5e:	43d2      	mvns	r2, r2
 8025e60:	401a      	ands	r2, r3
 8025e62:	68bb      	ldr	r3, [r7, #8]
 8025e64:	6879      	ldr	r1, [r7, #4]
 8025e66:	434b      	muls	r3, r1
 8025e68:	431a      	orrs	r2, r3
 8025e6a:	68fb      	ldr	r3, [r7, #12]
 8025e6c:	605a      	str	r2, [r3, #4]
}
 8025e6e:	46c0      	nop			; (mov r8, r8)
 8025e70:	46bd      	mov	sp, r7
 8025e72:	b004      	add	sp, #16
 8025e74:	bd80      	pop	{r7, pc}

08025e76 <LL_GPIO_SetPinSpeed>:
{
 8025e76:	b580      	push	{r7, lr}
 8025e78:	b084      	sub	sp, #16
 8025e7a:	af00      	add	r7, sp, #0
 8025e7c:	60f8      	str	r0, [r7, #12]
 8025e7e:	60b9      	str	r1, [r7, #8]
 8025e80:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8025e82:	68fb      	ldr	r3, [r7, #12]
 8025e84:	6899      	ldr	r1, [r3, #8]
 8025e86:	68bb      	ldr	r3, [r7, #8]
 8025e88:	435b      	muls	r3, r3
 8025e8a:	001a      	movs	r2, r3
 8025e8c:	0013      	movs	r3, r2
 8025e8e:	005b      	lsls	r3, r3, #1
 8025e90:	189b      	adds	r3, r3, r2
 8025e92:	43db      	mvns	r3, r3
 8025e94:	400b      	ands	r3, r1
 8025e96:	001a      	movs	r2, r3
 8025e98:	68bb      	ldr	r3, [r7, #8]
 8025e9a:	435b      	muls	r3, r3
 8025e9c:	6879      	ldr	r1, [r7, #4]
 8025e9e:	434b      	muls	r3, r1
 8025ea0:	431a      	orrs	r2, r3
 8025ea2:	68fb      	ldr	r3, [r7, #12]
 8025ea4:	609a      	str	r2, [r3, #8]
}
 8025ea6:	46c0      	nop			; (mov r8, r8)
 8025ea8:	46bd      	mov	sp, r7
 8025eaa:	b004      	add	sp, #16
 8025eac:	bd80      	pop	{r7, pc}

08025eae <LL_GPIO_SetPinPull>:
{
 8025eae:	b580      	push	{r7, lr}
 8025eb0:	b084      	sub	sp, #16
 8025eb2:	af00      	add	r7, sp, #0
 8025eb4:	60f8      	str	r0, [r7, #12]
 8025eb6:	60b9      	str	r1, [r7, #8]
 8025eb8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8025eba:	68fb      	ldr	r3, [r7, #12]
 8025ebc:	68d9      	ldr	r1, [r3, #12]
 8025ebe:	68bb      	ldr	r3, [r7, #8]
 8025ec0:	435b      	muls	r3, r3
 8025ec2:	001a      	movs	r2, r3
 8025ec4:	0013      	movs	r3, r2
 8025ec6:	005b      	lsls	r3, r3, #1
 8025ec8:	189b      	adds	r3, r3, r2
 8025eca:	43db      	mvns	r3, r3
 8025ecc:	400b      	ands	r3, r1
 8025ece:	001a      	movs	r2, r3
 8025ed0:	68bb      	ldr	r3, [r7, #8]
 8025ed2:	435b      	muls	r3, r3
 8025ed4:	6879      	ldr	r1, [r7, #4]
 8025ed6:	434b      	muls	r3, r1
 8025ed8:	431a      	orrs	r2, r3
 8025eda:	68fb      	ldr	r3, [r7, #12]
 8025edc:	60da      	str	r2, [r3, #12]
}
 8025ede:	46c0      	nop			; (mov r8, r8)
 8025ee0:	46bd      	mov	sp, r7
 8025ee2:	b004      	add	sp, #16
 8025ee4:	bd80      	pop	{r7, pc}

08025ee6 <LL_GPIO_SetAFPin_0_7>:
{
 8025ee6:	b580      	push	{r7, lr}
 8025ee8:	b084      	sub	sp, #16
 8025eea:	af00      	add	r7, sp, #0
 8025eec:	60f8      	str	r0, [r7, #12]
 8025eee:	60b9      	str	r1, [r7, #8]
 8025ef0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8025ef2:	68fb      	ldr	r3, [r7, #12]
 8025ef4:	6a19      	ldr	r1, [r3, #32]
 8025ef6:	68bb      	ldr	r3, [r7, #8]
 8025ef8:	435b      	muls	r3, r3
 8025efa:	68ba      	ldr	r2, [r7, #8]
 8025efc:	4353      	muls	r3, r2
 8025efe:	68ba      	ldr	r2, [r7, #8]
 8025f00:	435a      	muls	r2, r3
 8025f02:	0013      	movs	r3, r2
 8025f04:	011b      	lsls	r3, r3, #4
 8025f06:	1a9b      	subs	r3, r3, r2
 8025f08:	43db      	mvns	r3, r3
 8025f0a:	400b      	ands	r3, r1
 8025f0c:	001a      	movs	r2, r3
 8025f0e:	68bb      	ldr	r3, [r7, #8]
 8025f10:	435b      	muls	r3, r3
 8025f12:	68b9      	ldr	r1, [r7, #8]
 8025f14:	434b      	muls	r3, r1
 8025f16:	68b9      	ldr	r1, [r7, #8]
 8025f18:	434b      	muls	r3, r1
 8025f1a:	6879      	ldr	r1, [r7, #4]
 8025f1c:	434b      	muls	r3, r1
 8025f1e:	431a      	orrs	r2, r3
 8025f20:	68fb      	ldr	r3, [r7, #12]
 8025f22:	621a      	str	r2, [r3, #32]
}
 8025f24:	46c0      	nop			; (mov r8, r8)
 8025f26:	46bd      	mov	sp, r7
 8025f28:	b004      	add	sp, #16
 8025f2a:	bd80      	pop	{r7, pc}

08025f2c <LL_LPUART_Enable>:
{
 8025f2c:	b580      	push	{r7, lr}
 8025f2e:	b082      	sub	sp, #8
 8025f30:	af00      	add	r7, sp, #0
 8025f32:	6078      	str	r0, [r7, #4]
  SET_BIT(LPUARTx->CR1, USART_CR1_UE);
 8025f34:	687b      	ldr	r3, [r7, #4]
 8025f36:	681b      	ldr	r3, [r3, #0]
 8025f38:	2201      	movs	r2, #1
 8025f3a:	431a      	orrs	r2, r3
 8025f3c:	687b      	ldr	r3, [r7, #4]
 8025f3e:	601a      	str	r2, [r3, #0]
}
 8025f40:	46c0      	nop			; (mov r8, r8)
 8025f42:	46bd      	mov	sp, r7
 8025f44:	b002      	add	sp, #8
 8025f46:	bd80      	pop	{r7, pc}

08025f48 <LL_LPUART_Disable>:
{
 8025f48:	b580      	push	{r7, lr}
 8025f4a:	b082      	sub	sp, #8
 8025f4c:	af00      	add	r7, sp, #0
 8025f4e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(LPUARTx->CR1, USART_CR1_UE);
 8025f50:	687b      	ldr	r3, [r7, #4]
 8025f52:	681b      	ldr	r3, [r3, #0]
 8025f54:	2201      	movs	r2, #1
 8025f56:	4393      	bics	r3, r2
 8025f58:	001a      	movs	r2, r3
 8025f5a:	687b      	ldr	r3, [r7, #4]
 8025f5c:	601a      	str	r2, [r3, #0]
}
 8025f5e:	46c0      	nop			; (mov r8, r8)
 8025f60:	46bd      	mov	sp, r7
 8025f62:	b002      	add	sp, #8
 8025f64:	bd80      	pop	{r7, pc}

08025f66 <LL_LPUART_EnableDirectionRx>:
{
 8025f66:	b580      	push	{r7, lr}
 8025f68:	b086      	sub	sp, #24
 8025f6a:	af00      	add	r7, sp, #0
 8025f6c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8025f6e:	f3ef 8310 	mrs	r3, PRIMASK
 8025f72:	60bb      	str	r3, [r7, #8]
  return(result);
 8025f74:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_RE);
 8025f76:	617b      	str	r3, [r7, #20]
 8025f78:	2301      	movs	r3, #1
 8025f7a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8025f7c:	68fb      	ldr	r3, [r7, #12]
 8025f7e:	f383 8810 	msr	PRIMASK, r3
}
 8025f82:	46c0      	nop			; (mov r8, r8)
 8025f84:	687b      	ldr	r3, [r7, #4]
 8025f86:	681b      	ldr	r3, [r3, #0]
 8025f88:	2204      	movs	r2, #4
 8025f8a:	431a      	orrs	r2, r3
 8025f8c:	687b      	ldr	r3, [r7, #4]
 8025f8e:	601a      	str	r2, [r3, #0]
 8025f90:	697b      	ldr	r3, [r7, #20]
 8025f92:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8025f94:	693b      	ldr	r3, [r7, #16]
 8025f96:	f383 8810 	msr	PRIMASK, r3
}
 8025f9a:	46c0      	nop			; (mov r8, r8)
}
 8025f9c:	46c0      	nop			; (mov r8, r8)
 8025f9e:	46bd      	mov	sp, r7
 8025fa0:	b006      	add	sp, #24
 8025fa2:	bd80      	pop	{r7, pc}

08025fa4 <LL_LPUART_IsActiveFlag_TEACK>:
{
 8025fa4:	b580      	push	{r7, lr}
 8025fa6:	b082      	sub	sp, #8
 8025fa8:	af00      	add	r7, sp, #0
 8025faa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8025fac:	687b      	ldr	r3, [r7, #4]
 8025fae:	69da      	ldr	r2, [r3, #28]
 8025fb0:	2380      	movs	r3, #128	; 0x80
 8025fb2:	039b      	lsls	r3, r3, #14
 8025fb4:	401a      	ands	r2, r3
 8025fb6:	2380      	movs	r3, #128	; 0x80
 8025fb8:	039b      	lsls	r3, r3, #14
 8025fba:	429a      	cmp	r2, r3
 8025fbc:	d101      	bne.n	8025fc2 <LL_LPUART_IsActiveFlag_TEACK+0x1e>
 8025fbe:	2301      	movs	r3, #1
 8025fc0:	e000      	b.n	8025fc4 <LL_LPUART_IsActiveFlag_TEACK+0x20>
 8025fc2:	2300      	movs	r3, #0
}
 8025fc4:	0018      	movs	r0, r3
 8025fc6:	46bd      	mov	sp, r7
 8025fc8:	b002      	add	sp, #8
 8025fca:	bd80      	pop	{r7, pc}

08025fcc <LL_LPUART_ClearFlag_PE>:
{
 8025fcc:	b580      	push	{r7, lr}
 8025fce:	b082      	sub	sp, #8
 8025fd0:	af00      	add	r7, sp, #0
 8025fd2:	6078      	str	r0, [r7, #4]
  WRITE_REG(LPUARTx->ICR, USART_ICR_PECF);
 8025fd4:	687b      	ldr	r3, [r7, #4]
 8025fd6:	2201      	movs	r2, #1
 8025fd8:	621a      	str	r2, [r3, #32]
}
 8025fda:	46c0      	nop			; (mov r8, r8)
 8025fdc:	46bd      	mov	sp, r7
 8025fde:	b002      	add	sp, #8
 8025fe0:	bd80      	pop	{r7, pc}

08025fe2 <LL_LPUART_ClearFlag_FE>:
{
 8025fe2:	b580      	push	{r7, lr}
 8025fe4:	b082      	sub	sp, #8
 8025fe6:	af00      	add	r7, sp, #0
 8025fe8:	6078      	str	r0, [r7, #4]
  WRITE_REG(LPUARTx->ICR, USART_ICR_FECF);
 8025fea:	687b      	ldr	r3, [r7, #4]
 8025fec:	2202      	movs	r2, #2
 8025fee:	621a      	str	r2, [r3, #32]
}
 8025ff0:	46c0      	nop			; (mov r8, r8)
 8025ff2:	46bd      	mov	sp, r7
 8025ff4:	b002      	add	sp, #8
 8025ff6:	bd80      	pop	{r7, pc}

08025ff8 <LL_LPUART_ClearFlag_NE>:
{
 8025ff8:	b580      	push	{r7, lr}
 8025ffa:	b082      	sub	sp, #8
 8025ffc:	af00      	add	r7, sp, #0
 8025ffe:	6078      	str	r0, [r7, #4]
  WRITE_REG(LPUARTx->ICR, USART_ICR_NECF);
 8026000:	687b      	ldr	r3, [r7, #4]
 8026002:	2204      	movs	r2, #4
 8026004:	621a      	str	r2, [r3, #32]
}
 8026006:	46c0      	nop			; (mov r8, r8)
 8026008:	46bd      	mov	sp, r7
 802600a:	b002      	add	sp, #8
 802600c:	bd80      	pop	{r7, pc}

0802600e <LL_LPUART_ClearFlag_ORE>:
{
 802600e:	b580      	push	{r7, lr}
 8026010:	b082      	sub	sp, #8
 8026012:	af00      	add	r7, sp, #0
 8026014:	6078      	str	r0, [r7, #4]
  WRITE_REG(LPUARTx->ICR, USART_ICR_ORECF);
 8026016:	687b      	ldr	r3, [r7, #4]
 8026018:	2208      	movs	r2, #8
 802601a:	621a      	str	r2, [r3, #32]
}
 802601c:	46c0      	nop			; (mov r8, r8)
 802601e:	46bd      	mov	sp, r7
 8026020:	b002      	add	sp, #8
 8026022:	bd80      	pop	{r7, pc}

08026024 <LL_LPUART_ClearFlag_TC>:
{
 8026024:	b580      	push	{r7, lr}
 8026026:	b082      	sub	sp, #8
 8026028:	af00      	add	r7, sp, #0
 802602a:	6078      	str	r0, [r7, #4]
  WRITE_REG(LPUARTx->ICR, USART_ICR_TCCF);
 802602c:	687b      	ldr	r3, [r7, #4]
 802602e:	2240      	movs	r2, #64	; 0x40
 8026030:	621a      	str	r2, [r3, #32]
}
 8026032:	46c0      	nop			; (mov r8, r8)
 8026034:	46bd      	mov	sp, r7
 8026036:	b002      	add	sp, #8
 8026038:	bd80      	pop	{r7, pc}

0802603a <LL_LPUART_EnableIT_RXNE_RXFNE>:
{
 802603a:	b580      	push	{r7, lr}
 802603c:	b086      	sub	sp, #24
 802603e:	af00      	add	r7, sp, #0
 8026040:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8026042:	f3ef 8310 	mrs	r3, PRIMASK
 8026046:	60bb      	str	r3, [r7, #8]
  return(result);
 8026048:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 802604a:	617b      	str	r3, [r7, #20]
 802604c:	2301      	movs	r3, #1
 802604e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8026050:	68fb      	ldr	r3, [r7, #12]
 8026052:	f383 8810 	msr	PRIMASK, r3
}
 8026056:	46c0      	nop			; (mov r8, r8)
 8026058:	687b      	ldr	r3, [r7, #4]
 802605a:	681b      	ldr	r3, [r3, #0]
 802605c:	2220      	movs	r2, #32
 802605e:	431a      	orrs	r2, r3
 8026060:	687b      	ldr	r3, [r7, #4]
 8026062:	601a      	str	r2, [r3, #0]
 8026064:	697b      	ldr	r3, [r7, #20]
 8026066:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8026068:	693b      	ldr	r3, [r7, #16]
 802606a:	f383 8810 	msr	PRIMASK, r3
}
 802606e:	46c0      	nop			; (mov r8, r8)
}
 8026070:	46c0      	nop			; (mov r8, r8)
 8026072:	46bd      	mov	sp, r7
 8026074:	b006      	add	sp, #24
 8026076:	bd80      	pop	{r7, pc}

08026078 <LL_LPUART_EnableIT_TC>:
  * @rmtoll CR1          TCIE          LL_LPUART_EnableIT_TC
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_EnableIT_TC(USART_TypeDef *LPUARTx)
{
 8026078:	b580      	push	{r7, lr}
 802607a:	b086      	sub	sp, #24
 802607c:	af00      	add	r7, sp, #0
 802607e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8026080:	f3ef 8310 	mrs	r3, PRIMASK
 8026084:	60bb      	str	r3, [r7, #8]
  return(result);
 8026086:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_TCIE);
 8026088:	617b      	str	r3, [r7, #20]
 802608a:	2301      	movs	r3, #1
 802608c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802608e:	68fb      	ldr	r3, [r7, #12]
 8026090:	f383 8810 	msr	PRIMASK, r3
}
 8026094:	46c0      	nop			; (mov r8, r8)
 8026096:	687b      	ldr	r3, [r7, #4]
 8026098:	681b      	ldr	r3, [r3, #0]
 802609a:	2240      	movs	r2, #64	; 0x40
 802609c:	431a      	orrs	r2, r3
 802609e:	687b      	ldr	r3, [r7, #4]
 80260a0:	601a      	str	r2, [r3, #0]
 80260a2:	697b      	ldr	r3, [r7, #20]
 80260a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80260a6:	693b      	ldr	r3, [r7, #16]
 80260a8:	f383 8810 	msr	PRIMASK, r3
}
 80260ac:	46c0      	nop			; (mov r8, r8)
}
 80260ae:	46c0      	nop			; (mov r8, r8)
 80260b0:	46bd      	mov	sp, r7
 80260b2:	b006      	add	sp, #24
 80260b4:	bd80      	pop	{r7, pc}

080260b6 <LL_LPUART_EnableIT_ERROR>:
  * @rmtoll CR3          EIE           LL_LPUART_EnableIT_ERROR
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_EnableIT_ERROR(USART_TypeDef *LPUARTx)
{
 80260b6:	b580      	push	{r7, lr}
 80260b8:	b086      	sub	sp, #24
 80260ba:	af00      	add	r7, sp, #0
 80260bc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80260be:	f3ef 8310 	mrs	r3, PRIMASK
 80260c2:	60bb      	str	r3, [r7, #8]
  return(result);
 80260c4:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(LPUARTx->CR3, USART_CR3_EIE);
 80260c6:	617b      	str	r3, [r7, #20]
 80260c8:	2301      	movs	r3, #1
 80260ca:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80260cc:	68fb      	ldr	r3, [r7, #12]
 80260ce:	f383 8810 	msr	PRIMASK, r3
}
 80260d2:	46c0      	nop			; (mov r8, r8)
 80260d4:	687b      	ldr	r3, [r7, #4]
 80260d6:	689b      	ldr	r3, [r3, #8]
 80260d8:	2201      	movs	r2, #1
 80260da:	431a      	orrs	r2, r3
 80260dc:	687b      	ldr	r3, [r7, #4]
 80260de:	609a      	str	r2, [r3, #8]
 80260e0:	697b      	ldr	r3, [r7, #20]
 80260e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80260e4:	693b      	ldr	r3, [r7, #16]
 80260e6:	f383 8810 	msr	PRIMASK, r3
}
 80260ea:	46c0      	nop			; (mov r8, r8)
}
 80260ec:	46c0      	nop			; (mov r8, r8)
 80260ee:	46bd      	mov	sp, r7
 80260f0:	b006      	add	sp, #24
 80260f2:	bd80      	pop	{r7, pc}

080260f4 <LL_LPUART_DisableIT_TC>:
  * @rmtoll CR1          TCIE          LL_LPUART_DisableIT_TC
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_DisableIT_TC(USART_TypeDef *LPUARTx)
{
 80260f4:	b580      	push	{r7, lr}
 80260f6:	b086      	sub	sp, #24
 80260f8:	af00      	add	r7, sp, #0
 80260fa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80260fc:	f3ef 8310 	mrs	r3, PRIMASK
 8026100:	60bb      	str	r3, [r7, #8]
  return(result);
 8026102:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_TCIE);
 8026104:	617b      	str	r3, [r7, #20]
 8026106:	2301      	movs	r3, #1
 8026108:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802610a:	68fb      	ldr	r3, [r7, #12]
 802610c:	f383 8810 	msr	PRIMASK, r3
}
 8026110:	46c0      	nop			; (mov r8, r8)
 8026112:	687b      	ldr	r3, [r7, #4]
 8026114:	681b      	ldr	r3, [r3, #0]
 8026116:	2240      	movs	r2, #64	; 0x40
 8026118:	4393      	bics	r3, r2
 802611a:	001a      	movs	r2, r3
 802611c:	687b      	ldr	r3, [r7, #4]
 802611e:	601a      	str	r2, [r3, #0]
 8026120:	697b      	ldr	r3, [r7, #20]
 8026122:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8026124:	693b      	ldr	r3, [r7, #16]
 8026126:	f383 8810 	msr	PRIMASK, r3
}
 802612a:	46c0      	nop			; (mov r8, r8)
}
 802612c:	46c0      	nop			; (mov r8, r8)
 802612e:	46bd      	mov	sp, r7
 8026130:	b006      	add	sp, #24
 8026132:	bd80      	pop	{r7, pc}

08026134 <LL_LPUART_IsEnabledIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_LPUART_IsEnabledIT_RXNE_RXFNE
  * @param  LPUARTx LPUART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_RXNE_RXFNE(const USART_TypeDef *LPUARTx)
{
 8026134:	b580      	push	{r7, lr}
 8026136:	b082      	sub	sp, #8
 8026138:	af00      	add	r7, sp, #0
 802613a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 802613c:	687b      	ldr	r3, [r7, #4]
 802613e:	681b      	ldr	r3, [r3, #0]
 8026140:	2220      	movs	r2, #32
 8026142:	4013      	ands	r3, r2
 8026144:	2b20      	cmp	r3, #32
 8026146:	d101      	bne.n	802614c <LL_LPUART_IsEnabledIT_RXNE_RXFNE+0x18>
 8026148:	2301      	movs	r3, #1
 802614a:	e000      	b.n	802614e <LL_LPUART_IsEnabledIT_RXNE_RXFNE+0x1a>
 802614c:	2300      	movs	r3, #0
}
 802614e:	0018      	movs	r0, r3
 8026150:	46bd      	mov	sp, r7
 8026152:	b002      	add	sp, #8
 8026154:	bd80      	pop	{r7, pc}

08026156 <LL_LPUART_IsEnabledIT_TC>:
  * @rmtoll CR1          TCIE          LL_LPUART_IsEnabledIT_TC
  * @param  LPUARTx LPUART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_TC(const USART_TypeDef *LPUARTx)
{
 8026156:	b580      	push	{r7, lr}
 8026158:	b082      	sub	sp, #8
 802615a:	af00      	add	r7, sp, #0
 802615c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->CR1, USART_CR1_TCIE) == (USART_CR1_TCIE)) ? 1UL : 0UL);
 802615e:	687b      	ldr	r3, [r7, #4]
 8026160:	681b      	ldr	r3, [r3, #0]
 8026162:	2240      	movs	r2, #64	; 0x40
 8026164:	4013      	ands	r3, r2
 8026166:	2b40      	cmp	r3, #64	; 0x40
 8026168:	d101      	bne.n	802616e <LL_LPUART_IsEnabledIT_TC+0x18>
 802616a:	2301      	movs	r3, #1
 802616c:	e000      	b.n	8026170 <LL_LPUART_IsEnabledIT_TC+0x1a>
 802616e:	2300      	movs	r3, #0
}
 8026170:	0018      	movs	r0, r3
 8026172:	46bd      	mov	sp, r7
 8026174:	b002      	add	sp, #8
 8026176:	bd80      	pop	{r7, pc}

08026178 <LL_LPUART_IsEnabledIT_PE>:
  * @rmtoll CR1          PEIE          LL_LPUART_IsEnabledIT_PE
  * @param  LPUARTx LPUART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_PE(const USART_TypeDef *LPUARTx)
{
 8026178:	b580      	push	{r7, lr}
 802617a:	b082      	sub	sp, #8
 802617c:	af00      	add	r7, sp, #0
 802617e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->CR1, USART_CR1_PEIE) == (USART_CR1_PEIE)) ? 1UL : 0UL);
 8026180:	687b      	ldr	r3, [r7, #4]
 8026182:	681a      	ldr	r2, [r3, #0]
 8026184:	2380      	movs	r3, #128	; 0x80
 8026186:	005b      	lsls	r3, r3, #1
 8026188:	401a      	ands	r2, r3
 802618a:	2380      	movs	r3, #128	; 0x80
 802618c:	005b      	lsls	r3, r3, #1
 802618e:	429a      	cmp	r2, r3
 8026190:	d101      	bne.n	8026196 <LL_LPUART_IsEnabledIT_PE+0x1e>
 8026192:	2301      	movs	r3, #1
 8026194:	e000      	b.n	8026198 <LL_LPUART_IsEnabledIT_PE+0x20>
 8026196:	2300      	movs	r3, #0
}
 8026198:	0018      	movs	r0, r3
 802619a:	46bd      	mov	sp, r7
 802619c:	b002      	add	sp, #8
 802619e:	bd80      	pop	{r7, pc}

080261a0 <LL_LPUART_IsEnabledIT_ERROR>:
  * @rmtoll CR3          EIE           LL_LPUART_IsEnabledIT_ERROR
  * @param  LPUARTx LPUART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_ERROR(const USART_TypeDef *LPUARTx)
{
 80261a0:	b580      	push	{r7, lr}
 80261a2:	b082      	sub	sp, #8
 80261a4:	af00      	add	r7, sp, #0
 80261a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 80261a8:	687b      	ldr	r3, [r7, #4]
 80261aa:	689b      	ldr	r3, [r3, #8]
 80261ac:	2201      	movs	r2, #1
 80261ae:	4013      	ands	r3, r2
 80261b0:	2b01      	cmp	r3, #1
 80261b2:	d101      	bne.n	80261b8 <LL_LPUART_IsEnabledIT_ERROR+0x18>
 80261b4:	2301      	movs	r3, #1
 80261b6:	e000      	b.n	80261ba <LL_LPUART_IsEnabledIT_ERROR+0x1a>
 80261b8:	2300      	movs	r3, #0
}
 80261ba:	0018      	movs	r0, r3
 80261bc:	46bd      	mov	sp, r7
 80261be:	b002      	add	sp, #8
 80261c0:	bd80      	pop	{r7, pc}

080261c2 <LL_LPUART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_LPUART_EnableDMAReq_TX
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_EnableDMAReq_TX(USART_TypeDef *LPUARTx)
{
 80261c2:	b580      	push	{r7, lr}
 80261c4:	b086      	sub	sp, #24
 80261c6:	af00      	add	r7, sp, #0
 80261c8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80261ca:	f3ef 8310 	mrs	r3, PRIMASK
 80261ce:	60bb      	str	r3, [r7, #8]
  return(result);
 80261d0:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(LPUARTx->CR3, USART_CR3_DMAT);
 80261d2:	617b      	str	r3, [r7, #20]
 80261d4:	2301      	movs	r3, #1
 80261d6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80261d8:	68fb      	ldr	r3, [r7, #12]
 80261da:	f383 8810 	msr	PRIMASK, r3
}
 80261de:	46c0      	nop			; (mov r8, r8)
 80261e0:	687b      	ldr	r3, [r7, #4]
 80261e2:	689b      	ldr	r3, [r3, #8]
 80261e4:	2280      	movs	r2, #128	; 0x80
 80261e6:	431a      	orrs	r2, r3
 80261e8:	687b      	ldr	r3, [r7, #4]
 80261ea:	609a      	str	r2, [r3, #8]
 80261ec:	697b      	ldr	r3, [r7, #20]
 80261ee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80261f0:	693b      	ldr	r3, [r7, #16]
 80261f2:	f383 8810 	msr	PRIMASK, r3
}
 80261f6:	46c0      	nop			; (mov r8, r8)
}
 80261f8:	46c0      	nop			; (mov r8, r8)
 80261fa:	46bd      	mov	sp, r7
 80261fc:	b006      	add	sp, #24
 80261fe:	bd80      	pop	{r7, pc}

08026200 <LL_LPUART_DMA_GetRegAddr>:
  *         @arg @ref LL_LPUART_DMA_REG_DATA_TRANSMIT
  *         @arg @ref LL_LPUART_DMA_REG_DATA_RECEIVE
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_LPUART_DMA_GetRegAddr(const USART_TypeDef *LPUARTx, uint32_t Direction)
{
 8026200:	b580      	push	{r7, lr}
 8026202:	b084      	sub	sp, #16
 8026204:	af00      	add	r7, sp, #0
 8026206:	6078      	str	r0, [r7, #4]
 8026208:	6039      	str	r1, [r7, #0]
  uint32_t data_reg_addr;

  if (Direction == LL_LPUART_DMA_REG_DATA_TRANSMIT)
 802620a:	683b      	ldr	r3, [r7, #0]
 802620c:	2b00      	cmp	r3, #0
 802620e:	d103      	bne.n	8026218 <LL_LPUART_DMA_GetRegAddr+0x18>
  {
    /* return address of TDR register */
    data_reg_addr = (uint32_t) &(LPUARTx->TDR);
 8026210:	687b      	ldr	r3, [r7, #4]
 8026212:	3328      	adds	r3, #40	; 0x28
 8026214:	60fb      	str	r3, [r7, #12]
 8026216:	e002      	b.n	802621e <LL_LPUART_DMA_GetRegAddr+0x1e>
  }
  else
  {
    /* return address of RDR register */
    data_reg_addr = (uint32_t) &(LPUARTx->RDR);
 8026218:	687b      	ldr	r3, [r7, #4]
 802621a:	3324      	adds	r3, #36	; 0x24
 802621c:	60fb      	str	r3, [r7, #12]
  }

  return data_reg_addr;
 802621e:	68fb      	ldr	r3, [r7, #12]
}
 8026220:	0018      	movs	r0, r3
 8026222:	46bd      	mov	sp, r7
 8026224:	b004      	add	sp, #16
 8026226:	bd80      	pop	{r7, pc}

08026228 <LL_LPUART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_LPUART_ReceiveData8
  * @param  LPUARTx LPUART Instance
  * @retval Time Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_LPUART_ReceiveData8(const USART_TypeDef *LPUARTx)
{
 8026228:	b580      	push	{r7, lr}
 802622a:	b082      	sub	sp, #8
 802622c:	af00      	add	r7, sp, #0
 802622e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(LPUARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8026230:	687b      	ldr	r3, [r7, #4]
 8026232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8026234:	b2db      	uxtb	r3, r3
}
 8026236:	0018      	movs	r0, r3
 8026238:	46bd      	mov	sp, r7
 802623a:	b002      	add	sp, #8
 802623c:	bd80      	pop	{r7, pc}
	...

08026240 <HW_TRACER_EMB_Init>:
  * @param  callbackTX
  * @param  callbackRX
  * @retval none
  */
void HW_TRACER_EMB_Init(void)
{
 8026240:	b580      	push	{r7, lr}
 8026242:	b088      	sub	sp, #32
 8026244:	af00      	add	r7, sp, #0
  /* Enable the peripheral clock of GPIO Port */
  TRACER_EMB_TX_GPIO_ENABLE_CLOCK();
 8026246:	2001      	movs	r0, #1
 8026248:	f7ff fdce 	bl	8025de8 <LL_IOP_GRP1_EnableClock>
  TRACER_EMB_RX_GPIO_ENABLE_CLOCK();
 802624c:	2001      	movs	r0, #1
 802624e:	f7ff fdcb 	bl	8025de8 <LL_IOP_GRP1_EnableClock>

  /* Configure Tx Pin as : Alternate function, High Speed, Push pull, Pull up */
  TRACER_EMB_TX_AF_FUNCTION(TRACER_EMB_TX_GPIO, TRACER_EMB_TX_PIN, TRACER_EMB_TX_AF);
 8026252:	23a0      	movs	r3, #160	; 0xa0
 8026254:	05db      	lsls	r3, r3, #23
 8026256:	2206      	movs	r2, #6
 8026258:	2104      	movs	r1, #4
 802625a:	0018      	movs	r0, r3
 802625c:	f7ff fe43 	bl	8025ee6 <LL_GPIO_SetAFPin_0_7>
  LL_GPIO_SetPinMode(TRACER_EMB_TX_GPIO, TRACER_EMB_TX_PIN, LL_GPIO_MODE_ALTERNATE);
 8026260:	23a0      	movs	r3, #160	; 0xa0
 8026262:	05db      	lsls	r3, r3, #23
 8026264:	2202      	movs	r2, #2
 8026266:	2104      	movs	r1, #4
 8026268:	0018      	movs	r0, r3
 802626a:	f7ff fdd3 	bl	8025e14 <LL_GPIO_SetPinMode>
  LL_GPIO_SetPinSpeed(TRACER_EMB_TX_GPIO, TRACER_EMB_TX_PIN, LL_GPIO_SPEED_FREQ_HIGH);
 802626e:	23a0      	movs	r3, #160	; 0xa0
 8026270:	05db      	lsls	r3, r3, #23
 8026272:	2202      	movs	r2, #2
 8026274:	2104      	movs	r1, #4
 8026276:	0018      	movs	r0, r3
 8026278:	f7ff fdfd 	bl	8025e76 <LL_GPIO_SetPinSpeed>
  LL_GPIO_SetPinOutputType(TRACER_EMB_TX_GPIO, TRACER_EMB_TX_PIN, LL_GPIO_OUTPUT_PUSHPULL);
 802627c:	23a0      	movs	r3, #160	; 0xa0
 802627e:	05db      	lsls	r3, r3, #23
 8026280:	2200      	movs	r2, #0
 8026282:	2104      	movs	r1, #4
 8026284:	0018      	movs	r0, r3
 8026286:	f7ff fde1 	bl	8025e4c <LL_GPIO_SetPinOutputType>
  LL_GPIO_SetPinPull(TRACER_EMB_TX_GPIO, TRACER_EMB_TX_PIN, LL_GPIO_PULL_UP);
 802628a:	23a0      	movs	r3, #160	; 0xa0
 802628c:	05db      	lsls	r3, r3, #23
 802628e:	2201      	movs	r2, #1
 8026290:	2104      	movs	r1, #4
 8026292:	0018      	movs	r0, r3
 8026294:	f7ff fe0b 	bl	8025eae <LL_GPIO_SetPinPull>

  /* Configure Rx Pin as : Alternate function, High Speed, Push pull, Pull up */
  TRACER_EMB_RX_AF_FUNCTION(TRACER_EMB_RX_GPIO, TRACER_EMB_RX_PIN, TRACER_EMB_RX_AF);
 8026298:	23a0      	movs	r3, #160	; 0xa0
 802629a:	05db      	lsls	r3, r3, #23
 802629c:	2206      	movs	r2, #6
 802629e:	2108      	movs	r1, #8
 80262a0:	0018      	movs	r0, r3
 80262a2:	f7ff fe20 	bl	8025ee6 <LL_GPIO_SetAFPin_0_7>
  LL_GPIO_SetPinMode(TRACER_EMB_RX_GPIO, TRACER_EMB_RX_PIN, LL_GPIO_MODE_ALTERNATE);
 80262a6:	23a0      	movs	r3, #160	; 0xa0
 80262a8:	05db      	lsls	r3, r3, #23
 80262aa:	2202      	movs	r2, #2
 80262ac:	2108      	movs	r1, #8
 80262ae:	0018      	movs	r0, r3
 80262b0:	f7ff fdb0 	bl	8025e14 <LL_GPIO_SetPinMode>
  LL_GPIO_SetPinSpeed(TRACER_EMB_RX_GPIO, TRACER_EMB_RX_PIN, LL_GPIO_SPEED_FREQ_HIGH);
 80262b4:	23a0      	movs	r3, #160	; 0xa0
 80262b6:	05db      	lsls	r3, r3, #23
 80262b8:	2202      	movs	r2, #2
 80262ba:	2108      	movs	r1, #8
 80262bc:	0018      	movs	r0, r3
 80262be:	f7ff fdda 	bl	8025e76 <LL_GPIO_SetPinSpeed>
  LL_GPIO_SetPinOutputType(TRACER_EMB_RX_GPIO, TRACER_EMB_RX_PIN, LL_GPIO_OUTPUT_PUSHPULL);
 80262c2:	23a0      	movs	r3, #160	; 0xa0
 80262c4:	05db      	lsls	r3, r3, #23
 80262c6:	2200      	movs	r2, #0
 80262c8:	2108      	movs	r1, #8
 80262ca:	0018      	movs	r0, r3
 80262cc:	f7ff fdbe 	bl	8025e4c <LL_GPIO_SetPinOutputType>
  LL_GPIO_SetPinPull(TRACER_EMB_RX_GPIO, TRACER_EMB_RX_PIN, LL_GPIO_PULL_UP);
 80262d0:	23a0      	movs	r3, #160	; 0xa0
 80262d2:	05db      	lsls	r3, r3, #23
 80262d4:	2201      	movs	r2, #1
 80262d6:	2108      	movs	r1, #8
 80262d8:	0018      	movs	r0, r3
 80262da:	f7ff fde8 	bl	8025eae <LL_GPIO_SetPinPull>

  /* Enable the peripheral clock for USART */
  TRACER_EMB_ENABLE_CLK_USART();
 80262de:	2380      	movs	r3, #128	; 0x80
 80262e0:	035b      	lsls	r3, r3, #13
 80262e2:	0018      	movs	r0, r3
 80262e4:	f7ff fd58 	bl	8025d98 <LL_APB1_GRP1_EnableClock>
  {
    /* Configure LPUART */
    LL_LPUART_InitTypeDef lpuart_initstruct;

    /* Disable USART prior modifying configuration registers */
    LL_LPUART_Disable(TRACER_EMB_USART_INSTANCE);
 80262e8:	4b31      	ldr	r3, [pc, #196]	; (80263b0 <HW_TRACER_EMB_Init+0x170>)
 80262ea:	0018      	movs	r0, r3
 80262ec:	f7ff fe2c 	bl	8025f48 <LL_LPUART_Disable>
    /*  - Parity              : LL_LPUART_PARITY_NONE           */
    /*  - TransferDirection   : LL_LPUART_DIRECTION_TX          */
    /*  - HardwareFlowControl : LL_LPUART_HWCONTROL_NONE        */
    /*  - OverSampling        : LL_LPUART_OVERSAMPLING_16       */
#if defined(USART_PRESC_PRESCALER)
    lpuart_initstruct.PrescalerValue      = LL_LPUART_PRESCALER_DIV1;
 80262f0:	003b      	movs	r3, r7
 80262f2:	2200      	movs	r2, #0
 80262f4:	601a      	str	r2, [r3, #0]
#endif
    lpuart_initstruct.BaudRate            = TRACER_EMB_BAUDRATE;
 80262f6:	003b      	movs	r3, r7
 80262f8:	22e1      	movs	r2, #225	; 0xe1
 80262fa:	0312      	lsls	r2, r2, #12
 80262fc:	605a      	str	r2, [r3, #4]
    lpuart_initstruct.DataWidth           = LL_LPUART_DATAWIDTH_8B;
 80262fe:	003b      	movs	r3, r7
 8026300:	2200      	movs	r2, #0
 8026302:	609a      	str	r2, [r3, #8]
    lpuart_initstruct.StopBits            = LL_LPUART_STOPBITS_1;
 8026304:	003b      	movs	r3, r7
 8026306:	2200      	movs	r2, #0
 8026308:	60da      	str	r2, [r3, #12]
    lpuart_initstruct.Parity              = LL_LPUART_PARITY_NONE;
 802630a:	003b      	movs	r3, r7
 802630c:	2200      	movs	r2, #0
 802630e:	611a      	str	r2, [r3, #16]
    lpuart_initstruct.TransferDirection   = LL_LPUART_DIRECTION_TX;
 8026310:	003b      	movs	r3, r7
 8026312:	2208      	movs	r2, #8
 8026314:	615a      	str	r2, [r3, #20]
#if defined(USART_CR3_RTSE)
    lpuart_initstruct.HardwareFlowControl = LL_LPUART_HWCONTROL_NONE;
 8026316:	003b      	movs	r3, r7
 8026318:	2200      	movs	r2, #0
 802631a:	619a      	str	r2, [r3, #24]
#endif

    /* Initialize USART instance according to parameters defined in initialization structure */
    LL_LPUART_Init(TRACER_EMB_USART_INSTANCE, &lpuart_initstruct);
 802631c:	003b      	movs	r3, r7
 802631e:	4a24      	ldr	r2, [pc, #144]	; (80263b0 <HW_TRACER_EMB_Init+0x170>)
 8026320:	0019      	movs	r1, r3
 8026322:	0010      	movs	r0, r2
 8026324:	f7ed f8d6 	bl	80134d4 <LL_LPUART_Init>

    LL_LPUART_Enable(TRACER_EMB_USART_INSTANCE);
 8026328:	4b21      	ldr	r3, [pc, #132]	; (80263b0 <HW_TRACER_EMB_Init+0x170>)
 802632a:	0018      	movs	r0, r3
 802632c:	f7ff fdfe 	bl	8025f2c <LL_LPUART_Enable>

    uint32_t _temp1 = LL_LPUART_IsActiveFlag_TEACK(TRACER_EMB_USART_INSTANCE);
 8026330:	4b1f      	ldr	r3, [pc, #124]	; (80263b0 <HW_TRACER_EMB_Init+0x170>)
 8026332:	0018      	movs	r0, r3
 8026334:	f7ff fe36 	bl	8025fa4 <LL_LPUART_IsActiveFlag_TEACK>
 8026338:	0003      	movs	r3, r0
 802633a:	61fb      	str	r3, [r7, #28]
    /* Polling USART initialisation */
    while (_temp1 == 0U)
 802633c:	e005      	b.n	802634a <HW_TRACER_EMB_Init+0x10a>
    {
      _temp1 = LL_LPUART_IsActiveFlag_TEACK(TRACER_EMB_USART_INSTANCE);
 802633e:	4b1c      	ldr	r3, [pc, #112]	; (80263b0 <HW_TRACER_EMB_Init+0x170>)
 8026340:	0018      	movs	r0, r3
 8026342:	f7ff fe2f 	bl	8025fa4 <LL_LPUART_IsActiveFlag_TEACK>
 8026346:	0003      	movs	r3, r0
 8026348:	61fb      	str	r3, [r7, #28]
    while (_temp1 == 0U)
 802634a:	69fb      	ldr	r3, [r7, #28]
 802634c:	2b00      	cmp	r3, #0
 802634e:	d0f6      	beq.n	802633e <HW_TRACER_EMB_Init+0xfe>
  }
#endif /* TRACER_EMB_IS_INSTANCE_LPUART_TYPE == 0UL */

#if TRACER_EMB_DMA_MODE == 1UL
  /* Configure TX DMA */
  TRACER_EMB_ENABLE_CLK_DMA();
 8026350:	2001      	movs	r0, #1
 8026352:	f7ff fd0b 	bl	8025d6c <LL_AHB1_GRP1_EnableClock>
                        LL_DMA_PERIPH_NOINCREMENT         |
                        LL_DMA_MEMORY_INCREMENT           |
                        LL_DMA_PDATAALIGN_BYTE            |
                        LL_DMA_MDATAALIGN_BYTE);
#else
  LL_DMA_ConfigTransfer(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_CHANNEL,
 8026356:	4a17      	ldr	r2, [pc, #92]	; (80263b4 <HW_TRACER_EMB_Init+0x174>)
 8026358:	4b17      	ldr	r3, [pc, #92]	; (80263b8 <HW_TRACER_EMB_Init+0x178>)
 802635a:	2102      	movs	r1, #2
 802635c:	0018      	movs	r0, r3
 802635e:	f7ff fbff 	bl	8025b60 <LL_DMA_ConfigTransfer>
                        LL_DMA_MEMORY_INCREMENT           |
                        LL_DMA_PDATAALIGN_BYTE            |
                        LL_DMA_MDATAALIGN_BYTE);

#if defined(DMAMUX_CxCR_DMAREQ_ID) || defined(DMA_CSELR_C1S)
  LL_DMA_SetPeriphRequest(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_CHANNEL, TRACER_EMB_TX_DMA_REQUEST);
 8026362:	4b15      	ldr	r3, [pc, #84]	; (80263b8 <HW_TRACER_EMB_Init+0x178>)
 8026364:	220f      	movs	r2, #15
 8026366:	2102      	movs	r1, #2
 8026368:	0018      	movs	r0, r3
 802636a:	f7ff fc93 	bl	8025c94 <LL_DMA_SetPeriphRequest>
#endif /* GPDMA1 */

#if defined(DMA_SxCR_CHSEL)
  LL_DMA_EnableIT_TC(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_STREAM);
#else
  LL_DMA_EnableIT_TC(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_CHANNEL);
 802636e:	4b12      	ldr	r3, [pc, #72]	; (80263b8 <HW_TRACER_EMB_Init+0x178>)
 8026370:	2102      	movs	r1, #2
 8026372:	0018      	movs	r0, r3
 8026374:	f7ff fcda 	bl	8025d2c <LL_DMA_EnableIT_TC>
#endif /* TRACER_EMB_DMA_MODE == 1*/

  /* Configure the interrupt for TX */
#if TRACER_EMB_DMA_MODE == 1UL
#ifdef TRACER_EMB_TX_DMA_PRIORITY
  NVIC_SetPriority(TRACER_EMB_TX_DMA_IRQ, TRACER_EMB_TX_DMA_PRIORITY);
 8026378:	2100      	movs	r1, #0
 802637a:	200a      	movs	r0, #10
 802637c:	f7ff fb42 	bl	8025a04 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TRACER_EMB_TX_DMA_IRQ);
 8026380:	200a      	movs	r0, #10
 8026382:	f7ff fb25 	bl	80259d0 <__NVIC_EnableIRQ>
  NVIC_SetPriority(TRACER_EMB_TX_DMA_IRQ, 0);
  NVIC_EnableIRQ(TRACER_EMB_TX_DMA_IRQ);
#endif /* TRACER_EMB_TX_DMA_PRIORITY */
#endif /* TRACER_EMB_DMA_MODE == 1 */
#ifdef TRACER_EMB_TX_IRQ_PRIORITY
  NVIC_SetPriority(TRACER_EMB_USART_IRQ, TRACER_EMB_TX_IRQ_PRIORITY);
 8026386:	2103      	movs	r1, #3
 8026388:	201d      	movs	r0, #29
 802638a:	f7ff fb3b 	bl	8025a04 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TRACER_EMB_USART_IRQ);
 802638e:	201d      	movs	r0, #29
 8026390:	f7ff fb1e 	bl	80259d0 <__NVIC_EnableIRQ>
  NVIC_SetPriority(TRACER_EMB_USART_IRQ, 3);
  NVIC_EnableIRQ(TRACER_EMB_USART_IRQ);
#endif /* TRACER_EMB_TX_IRQ_PRIORITY */

  /* Disable the UART */
  if (fptr_rx == NULL)
 8026394:	4b09      	ldr	r3, [pc, #36]	; (80263bc <HW_TRACER_EMB_Init+0x17c>)
 8026396:	681b      	ldr	r3, [r3, #0]
 8026398:	2b00      	cmp	r3, #0
 802639a:	d105      	bne.n	80263a8 <HW_TRACER_EMB_Init+0x168>
  {
    TRACER_EMB_DISABLE_CLK_USART();
 802639c:	2380      	movs	r3, #128	; 0x80
 802639e:	035b      	lsls	r3, r3, #13
 80263a0:	0018      	movs	r0, r3
 80263a2:	f7ff fd0f 	bl	8025dc4 <LL_APB1_GRP1_DisableClock>
  }
  return;
 80263a6:	46c0      	nop			; (mov r8, r8)
 80263a8:	46c0      	nop			; (mov r8, r8)
}
 80263aa:	46bd      	mov	sp, r7
 80263ac:	b008      	add	sp, #32
 80263ae:	bd80      	pop	{r7, pc}
 80263b0:	40008000 	.word	0x40008000
 80263b4:	00002090 	.word	0x00002090
 80263b8:	40020000 	.word	0x40020000
 80263bc:	200054f0 	.word	0x200054f0

080263c0 <HW_TRACER_EMB_RegisterRxCallback>:
  * @brief  Allow to update the RX callback
  * @param  callbackRX
  * @retval none
  */
void HW_TRACER_EMB_RegisterRxCallback(void (*callbackRX)(uint8_t, uint8_t))
{
 80263c0:	b580      	push	{r7, lr}
 80263c2:	b082      	sub	sp, #8
 80263c4:	af00      	add	r7, sp, #0
 80263c6:	6078      	str	r0, [r7, #4]
  fptr_rx = callbackRX;
 80263c8:	4b05      	ldr	r3, [pc, #20]	; (80263e0 <HW_TRACER_EMB_RegisterRxCallback+0x20>)
 80263ca:	687a      	ldr	r2, [r7, #4]
 80263cc:	601a      	str	r2, [r3, #0]
  TRACER_EMB_ENABLE_CLK_USART();
 80263ce:	2380      	movs	r3, #128	; 0x80
 80263d0:	035b      	lsls	r3, r3, #13
 80263d2:	0018      	movs	r0, r3
 80263d4:	f7ff fce0 	bl	8025d98 <LL_APB1_GRP1_EnableClock>
}
 80263d8:	46c0      	nop			; (mov r8, r8)
 80263da:	46bd      	mov	sp, r7
 80263dc:	b002      	add	sp, #8
 80263de:	bd80      	pop	{r7, pc}
 80263e0:	200054f0 	.word	0x200054f0

080263e4 <HW_TRACER_EMB_StartRX>:
/**
  * @brief  Start RX reception only when OSKernel have been started
  * @retval none
  */
void HW_TRACER_EMB_StartRX(void)
{
 80263e4:	b580      	push	{r7, lr}
 80263e6:	af00      	add	r7, sp, #0
  /* Enable USART IT for RX */
  TRACER_EMB_ENABLE_IT_RXNE(TRACER_EMB_USART_INSTANCE);
 80263e8:	4b0a      	ldr	r3, [pc, #40]	; (8026414 <HW_TRACER_EMB_StartRX+0x30>)
 80263ea:	0018      	movs	r0, r3
 80263ec:	f7ff fe25 	bl	802603a <LL_LPUART_EnableIT_RXNE_RXFNE>
  TRACER_EMB_ENABLE_IT_ERROR(TRACER_EMB_USART_INSTANCE);
 80263f0:	4b08      	ldr	r3, [pc, #32]	; (8026414 <HW_TRACER_EMB_StartRX+0x30>)
 80263f2:	0018      	movs	r0, r3
 80263f4:	f7ff fe5f 	bl	80260b6 <LL_LPUART_EnableIT_ERROR>

  /* Enable RX/TX */
  TRACER_EMB_ENABLEDIRECTIONRX(TRACER_EMB_USART_INSTANCE);
 80263f8:	4b06      	ldr	r3, [pc, #24]	; (8026414 <HW_TRACER_EMB_StartRX+0x30>)
 80263fa:	0018      	movs	r0, r3
 80263fc:	f7ff fdb3 	bl	8025f66 <LL_LPUART_EnableDirectionRx>

  /* Configure the interrupt for RX */
  NVIC_SetPriority(TRACER_EMB_USART_IRQ, 3);
 8026400:	2103      	movs	r1, #3
 8026402:	201d      	movs	r0, #29
 8026404:	f7ff fafe 	bl	8025a04 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TRACER_EMB_USART_IRQ);
 8026408:	201d      	movs	r0, #29
 802640a:	f7ff fae1 	bl	80259d0 <__NVIC_EnableIRQ>
}
 802640e:	46c0      	nop			; (mov r8, r8)
 8026410:	46bd      	mov	sp, r7
 8026412:	bd80      	pop	{r7, pc}
 8026414:	40008000 	.word	0x40008000

08026418 <HW_TRACER_EMB_IRQHandlerDMA>:
/**
  * @brief  Function to handle reception in DMA mode
  * @retval none
  */
void HW_TRACER_EMB_IRQHandlerDMA(void)
{
 8026418:	b580      	push	{r7, lr}
 802641a:	af00      	add	r7, sp, #0
  if (TRACER_EMB_TX_DMA_ACTIVE_FLAG(TRACER_EMB_DMA_INSTANCE) == 1UL)
 802641c:	4b08      	ldr	r3, [pc, #32]	; (8026440 <HW_TRACER_EMB_IRQHandlerDMA+0x28>)
 802641e:	0018      	movs	r0, r3
 8026420:	f7ff fc64 	bl	8025cec <LL_DMA_IsActiveFlag_TC3>
 8026424:	0003      	movs	r3, r0
 8026426:	2b01      	cmp	r3, #1
 8026428:	d107      	bne.n	802643a <HW_TRACER_EMB_IRQHandlerDMA+0x22>
  {
    TRACER_EMB_ENABLE_IT_TC(TRACER_EMB_USART_INSTANCE);
 802642a:	4b06      	ldr	r3, [pc, #24]	; (8026444 <HW_TRACER_EMB_IRQHandlerDMA+0x2c>)
 802642c:	0018      	movs	r0, r3
 802642e:	f7ff fe23 	bl	8026078 <LL_LPUART_EnableIT_TC>
    TRACER_EMB_TX_DMA_CLEAR_FLAG(TRACER_EMB_DMA_INSTANCE);
 8026432:	4b03      	ldr	r3, [pc, #12]	; (8026440 <HW_TRACER_EMB_IRQHandlerDMA+0x28>)
 8026434:	0018      	movs	r0, r3
 8026436:	f7ff fc6d 	bl	8025d14 <LL_DMA_ClearFlag_GI3>
  }
}
 802643a:	46c0      	nop			; (mov r8, r8)
 802643c:	46bd      	mov	sp, r7
 802643e:	bd80      	pop	{r7, pc}
 8026440:	40020000 	.word	0x40020000
 8026444:	40008000 	.word	0x40008000

08026448 <HW_TRACER_EMB_IRQHandlerUSART>:
/**
  * @brief  USART/LPUART IRQ Handler
  * @retval none
  */
void HW_TRACER_EMB_IRQHandlerUSART(void)
{
 8026448:	b580      	push	{r7, lr}
 802644a:	b086      	sub	sp, #24
 802644c:	af00      	add	r7, sp, #0
  uint32_t _temp1;
  uint32_t  _temp2;
  uint32_t _isrflags;
  uint32_t _errorflags;
  uint8_t _error = 0U;
 802644e:	2317      	movs	r3, #23
 8026450:	18fb      	adds	r3, r7, r3
 8026452:	2200      	movs	r2, #0
 8026454:	701a      	strb	r2, [r3, #0]

  /* Load ISR in local variable */
#if defined(USART_ISR_TC)
  _isrflags = TRACER_EMB_READREG(TRACER_EMB_USART_INSTANCE, ISR);
 8026456:	4b60      	ldr	r3, [pc, #384]	; (80265d8 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 8026458:	69db      	ldr	r3, [r3, #28]
 802645a:	613b      	str	r3, [r7, #16]
#else
  _isrflags = TRACER_EMB_READREG(TRACER_EMB_USART_INSTANCE, SR);
#endif  /* USART_ISR_TC */

  /* Ready to read received char if any */
  _temp1 = TRACER_EMB_ISENABLEDIT_RXNE(TRACER_EMB_USART_INSTANCE);
 802645c:	4b5e      	ldr	r3, [pc, #376]	; (80265d8 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 802645e:	0018      	movs	r0, r3
 8026460:	f7ff fe68 	bl	8026134 <LL_LPUART_IsEnabledIT_RXNE_RXFNE>
 8026464:	0003      	movs	r3, r0
 8026466:	60fb      	str	r3, [r7, #12]

  /* If Reception is ongoing */
  if (_temp1 == 1UL)
 8026468:	68fb      	ldr	r3, [r7, #12]
 802646a:	2b01      	cmp	r3, #1
 802646c:	d000      	beq.n	8026470 <HW_TRACER_EMB_IRQHandlerUSART+0x28>
 802646e:	e087      	b.n	8026580 <HW_TRACER_EMB_IRQHandlerUSART+0x138>
  {
    /* Reception is active : check if new byte is received */
    __IO uint32_t received_char;

    _errorflags = ((_isrflags) & (TRACER_EMB_FLAG_PE | TRACER_EMB_FLAG_FE | TRACER_EMB_FLAG_NE | TRACER_EMB_FLAG_ORE));
 8026470:	693b      	ldr	r3, [r7, #16]
 8026472:	220f      	movs	r2, #15
 8026474:	4013      	ands	r3, r2
 8026476:	60bb      	str	r3, [r7, #8]

    /* Check if RXNE flag is set : new byte is stored in DR */
    if (((TRACER_EMB_FLAG_RXNE) == ((_isrflags) & (TRACER_EMB_FLAG_RXNE)))
 8026478:	693b      	ldr	r3, [r7, #16]
 802647a:	2220      	movs	r2, #32
 802647c:	4013      	ands	r3, r2
 802647e:	d015      	beq.n	80264ac <HW_TRACER_EMB_IRQHandlerUSART+0x64>
        && (_errorflags == 0UL))
 8026480:	68bb      	ldr	r3, [r7, #8]
 8026482:	2b00      	cmp	r3, #0
 8026484:	d112      	bne.n	80264ac <HW_TRACER_EMB_IRQHandlerUSART+0x64>
    {
      /* Read Received character. RXNE flag is cleared by reading of RDR register */
      received_char = TRACER_EMB_RECEIVE_DATA8(TRACER_EMB_USART_INSTANCE);
 8026486:	4b54      	ldr	r3, [pc, #336]	; (80265d8 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 8026488:	0018      	movs	r0, r3
 802648a:	f7ff fecd 	bl	8026228 <LL_LPUART_ReceiveData8>
 802648e:	0003      	movs	r3, r0
 8026490:	603b      	str	r3, [r7, #0]

      if (fptr_rx != NULL)
 8026492:	4b52      	ldr	r3, [pc, #328]	; (80265dc <HW_TRACER_EMB_IRQHandlerUSART+0x194>)
 8026494:	681b      	ldr	r3, [r3, #0]
 8026496:	2b00      	cmp	r3, #0
 8026498:	d100      	bne.n	802649c <HW_TRACER_EMB_IRQHandlerUSART+0x54>
 802649a:	e097      	b.n	80265cc <HW_TRACER_EMB_IRQHandlerUSART+0x184>
      {
        fptr_rx(received_char, 0U);
 802649c:	4b4f      	ldr	r3, [pc, #316]	; (80265dc <HW_TRACER_EMB_IRQHandlerUSART+0x194>)
 802649e:	681b      	ldr	r3, [r3, #0]
 80264a0:	683a      	ldr	r2, [r7, #0]
 80264a2:	b2d2      	uxtb	r2, r2
 80264a4:	2100      	movs	r1, #0
 80264a6:	0010      	movs	r0, r2
 80264a8:	4798      	blx	r3
      }
      return;
 80264aa:	e08f      	b.n	80265cc <HW_TRACER_EMB_IRQHandlerUSART+0x184>
    }
    else if (_errorflags != 0UL)
 80264ac:	68bb      	ldr	r3, [r7, #8]
 80264ae:	2b00      	cmp	r3, #0
 80264b0:	d066      	beq.n	8026580 <HW_TRACER_EMB_IRQHandlerUSART+0x138>
    {
      /* Error has been detected */

      /* Check if RXNE flag is set : new byte is stored in DR */
      if ((TRACER_EMB_FLAG_RXNE) == ((_isrflags) & (TRACER_EMB_FLAG_RXNE)))
 80264b2:	693b      	ldr	r3, [r7, #16]
 80264b4:	2220      	movs	r2, #32
 80264b6:	4013      	ands	r3, r2
 80264b8:	d012      	beq.n	80264e0 <HW_TRACER_EMB_IRQHandlerUSART+0x98>
      {
        /* Read Received character. RXNE flag is cleared by reading of RDR register */
        received_char = TRACER_EMB_RECEIVE_DATA8(TRACER_EMB_USART_INSTANCE);
 80264ba:	4b47      	ldr	r3, [pc, #284]	; (80265d8 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 80264bc:	0018      	movs	r0, r3
 80264be:	f7ff feb3 	bl	8026228 <LL_LPUART_ReceiveData8>
 80264c2:	0003      	movs	r3, r0
 80264c4:	603b      	str	r3, [r7, #0]

        if (fptr_rx != NULL)
 80264c6:	4b45      	ldr	r3, [pc, #276]	; (80265dc <HW_TRACER_EMB_IRQHandlerUSART+0x194>)
 80264c8:	681b      	ldr	r3, [r3, #0]
 80264ca:	2b00      	cmp	r3, #0
 80264cc:	d100      	bne.n	80264d0 <HW_TRACER_EMB_IRQHandlerUSART+0x88>
 80264ce:	e07f      	b.n	80265d0 <HW_TRACER_EMB_IRQHandlerUSART+0x188>
        {
          fptr_rx(received_char, 0U);
 80264d0:	4b42      	ldr	r3, [pc, #264]	; (80265dc <HW_TRACER_EMB_IRQHandlerUSART+0x194>)
 80264d2:	681b      	ldr	r3, [r3, #0]
 80264d4:	683a      	ldr	r2, [r7, #0]
 80264d6:	b2d2      	uxtb	r2, r2
 80264d8:	2100      	movs	r1, #0
 80264da:	0010      	movs	r0, r2
 80264dc:	4798      	blx	r3
        }
        return;
 80264de:	e077      	b.n	80265d0 <HW_TRACER_EMB_IRQHandlerUSART+0x188>
      }

      /* Parity error    */
      _temp2 = TRACER_EMB_ISENABLEDIT_PE(TRACER_EMB_USART_INSTANCE);
 80264e0:	4b3d      	ldr	r3, [pc, #244]	; (80265d8 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 80264e2:	0018      	movs	r0, r3
 80264e4:	f7ff fe48 	bl	8026178 <LL_LPUART_IsEnabledIT_PE>
 80264e8:	0003      	movs	r3, r0
 80264ea:	607b      	str	r3, [r7, #4]
      if ((_temp2 == 1U)
 80264ec:	687b      	ldr	r3, [r7, #4]
 80264ee:	2b01      	cmp	r3, #1
 80264f0:	d10b      	bne.n	802650a <HW_TRACER_EMB_IRQHandlerUSART+0xc2>
          && (TRACER_EMB_FLAG_PE == ((_errorflags) & (TRACER_EMB_FLAG_PE))))
 80264f2:	68bb      	ldr	r3, [r7, #8]
 80264f4:	2201      	movs	r2, #1
 80264f6:	4013      	ands	r3, r2
 80264f8:	d007      	beq.n	802650a <HW_TRACER_EMB_IRQHandlerUSART+0xc2>
      {
        /* Flags clearing */
        TRACER_EMB_CLEARFLAG_PE(TRACER_EMB_USART_INSTANCE);
 80264fa:	4b37      	ldr	r3, [pc, #220]	; (80265d8 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 80264fc:	0018      	movs	r0, r3
 80264fe:	f7ff fd65 	bl	8025fcc <LL_LPUART_ClearFlag_PE>
        _error = 1U;
 8026502:	2317      	movs	r3, #23
 8026504:	18fb      	adds	r3, r7, r3
 8026506:	2201      	movs	r2, #1
 8026508:	701a      	strb	r2, [r3, #0]
      }

      /* Generic Errors*/
      _temp2 = TRACER_EMB_ISENABLEDIT_ERROR(TRACER_EMB_USART_INSTANCE);
 802650a:	4b33      	ldr	r3, [pc, #204]	; (80265d8 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 802650c:	0018      	movs	r0, r3
 802650e:	f7ff fe47 	bl	80261a0 <LL_LPUART_IsEnabledIT_ERROR>
 8026512:	0003      	movs	r3, r0
 8026514:	607b      	str	r3, [r7, #4]
      if (_temp2 == 1U)
 8026516:	687b      	ldr	r3, [r7, #4]
 8026518:	2b01      	cmp	r3, #1
 802651a:	d123      	bne.n	8026564 <HW_TRACER_EMB_IRQHandlerUSART+0x11c>
      {
        /* Framing error   */
        if (TRACER_EMB_FLAG_FE == ((_errorflags) & (TRACER_EMB_FLAG_FE)))
 802651c:	68bb      	ldr	r3, [r7, #8]
 802651e:	2202      	movs	r2, #2
 8026520:	4013      	ands	r3, r2
 8026522:	d007      	beq.n	8026534 <HW_TRACER_EMB_IRQHandlerUSART+0xec>
        {
          /* Flags clearing */
          TRACER_EMB_CLEARFLAG_FE(TRACER_EMB_USART_INSTANCE);
 8026524:	4b2c      	ldr	r3, [pc, #176]	; (80265d8 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 8026526:	0018      	movs	r0, r3
 8026528:	f7ff fd5b 	bl	8025fe2 <LL_LPUART_ClearFlag_FE>
          _error = 1U;
 802652c:	2317      	movs	r3, #23
 802652e:	18fb      	adds	r3, r7, r3
 8026530:	2201      	movs	r2, #1
 8026532:	701a      	strb	r2, [r3, #0]
        }

        /* Overrun error   */
        if (TRACER_EMB_FLAG_ORE == ((_errorflags) & (TRACER_EMB_FLAG_ORE)))
 8026534:	68bb      	ldr	r3, [r7, #8]
 8026536:	2208      	movs	r2, #8
 8026538:	4013      	ands	r3, r2
 802653a:	d007      	beq.n	802654c <HW_TRACER_EMB_IRQHandlerUSART+0x104>
        {
          /* Flags clearing */
          TRACER_EMB_CLEARFLAG_ORE(TRACER_EMB_USART_INSTANCE);
 802653c:	4b26      	ldr	r3, [pc, #152]	; (80265d8 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 802653e:	0018      	movs	r0, r3
 8026540:	f7ff fd65 	bl	802600e <LL_LPUART_ClearFlag_ORE>
          _error = 1U;
 8026544:	2317      	movs	r3, #23
 8026546:	18fb      	adds	r3, r7, r3
 8026548:	2201      	movs	r2, #1
 802654a:	701a      	strb	r2, [r3, #0]
        }

        /* Noise detection */
        if (TRACER_EMB_FLAG_NE == ((_errorflags) & (TRACER_EMB_FLAG_NE)))
 802654c:	68bb      	ldr	r3, [r7, #8]
 802654e:	2204      	movs	r2, #4
 8026550:	4013      	ands	r3, r2
 8026552:	d007      	beq.n	8026564 <HW_TRACER_EMB_IRQHandlerUSART+0x11c>
        {
          /* Flags clearing */
          TRACER_EMB_CLEARFLAG_NE(TRACER_EMB_USART_INSTANCE);
 8026554:	4b20      	ldr	r3, [pc, #128]	; (80265d8 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 8026556:	0018      	movs	r0, r3
 8026558:	f7ff fd4e 	bl	8025ff8 <LL_LPUART_ClearFlag_NE>
          _error = 1U;
 802655c:	2317      	movs	r3, #23
 802655e:	18fb      	adds	r3, r7, r3
 8026560:	2201      	movs	r2, #1
 8026562:	701a      	strb	r2, [r3, #0]
        }
      }

      if ((_error == 1U) && (fptr_rx != NULL))
 8026564:	2317      	movs	r3, #23
 8026566:	18fb      	adds	r3, r7, r3
 8026568:	781b      	ldrb	r3, [r3, #0]
 802656a:	2b01      	cmp	r3, #1
 802656c:	d108      	bne.n	8026580 <HW_TRACER_EMB_IRQHandlerUSART+0x138>
 802656e:	4b1b      	ldr	r3, [pc, #108]	; (80265dc <HW_TRACER_EMB_IRQHandlerUSART+0x194>)
 8026570:	681b      	ldr	r3, [r3, #0]
 8026572:	2b00      	cmp	r3, #0
 8026574:	d004      	beq.n	8026580 <HW_TRACER_EMB_IRQHandlerUSART+0x138>
      {
        fptr_rx(1U, 1U);  /* 1 indicate a reception error */
 8026576:	4b19      	ldr	r3, [pc, #100]	; (80265dc <HW_TRACER_EMB_IRQHandlerUSART+0x194>)
 8026578:	681b      	ldr	r3, [r3, #0]
 802657a:	2101      	movs	r1, #1
 802657c:	2001      	movs	r0, #1
 802657e:	4798      	blx	r3
  }
#endif /* TRACER_EMB_IT_MODE == 1 */

#if  (TRACER_EMB_DMA_MODE == 1UL)
  /* Ready to handle TC interrupt */
  _temp2 = TRACER_EMB_ISENABLEDIT_TC(TRACER_EMB_USART_INSTANCE);
 8026580:	4b15      	ldr	r3, [pc, #84]	; (80265d8 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 8026582:	0018      	movs	r0, r3
 8026584:	f7ff fde7 	bl	8026156 <LL_LPUART_IsEnabledIT_TC>
 8026588:	0003      	movs	r3, r0
 802658a:	607b      	str	r3, [r7, #4]
  if (((TRACER_EMB_FLAG_TC) == ((_isrflags) & (TRACER_EMB_FLAG_TC))) && (_temp2 == 1UL))
 802658c:	693b      	ldr	r3, [r7, #16]
 802658e:	2240      	movs	r2, #64	; 0x40
 8026590:	4013      	ands	r3, r2
 8026592:	d01e      	beq.n	80265d2 <HW_TRACER_EMB_IRQHandlerUSART+0x18a>
 8026594:	687b      	ldr	r3, [r7, #4]
 8026596:	2b01      	cmp	r3, #1
 8026598:	d11b      	bne.n	80265d2 <HW_TRACER_EMB_IRQHandlerUSART+0x18a>
  {
    TRACER_EMB_DISABLEIT_TC(TRACER_EMB_USART_INSTANCE);
 802659a:	4b0f      	ldr	r3, [pc, #60]	; (80265d8 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 802659c:	0018      	movs	r0, r3
 802659e:	f7ff fda9 	bl	80260f4 <LL_LPUART_DisableIT_TC>
    TRACER_EMB_CLEARFLAG_TC(TRACER_EMB_USART_INSTANCE);
 80265a2:	4b0d      	ldr	r3, [pc, #52]	; (80265d8 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 80265a4:	0018      	movs	r0, r3
 80265a6:	f7ff fd3d 	bl	8026024 <LL_LPUART_ClearFlag_TC>
#if defined(DMA_SxCR_CHSEL)
    TRACER_EMB_DISABLESTREAM(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_STREAM);
#else
    TRACER_EMB_DISABLECHANNEL(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_CHANNEL);
 80265aa:	4b0d      	ldr	r3, [pc, #52]	; (80265e0 <HW_TRACER_EMB_IRQHandlerUSART+0x198>)
 80265ac:	2102      	movs	r1, #2
 80265ae:	0018      	movs	r0, r3
 80265b0:	f7ff fab6 	bl	8025b20 <LL_DMA_DisableChannel>
#endif /* DMA_SxCR_CHSEL */
    if (fptr_rx == NULL)
 80265b4:	4b09      	ldr	r3, [pc, #36]	; (80265dc <HW_TRACER_EMB_IRQHandlerUSART+0x194>)
 80265b6:	681b      	ldr	r3, [r3, #0]
 80265b8:	2b00      	cmp	r3, #0
 80265ba:	d104      	bne.n	80265c6 <HW_TRACER_EMB_IRQHandlerUSART+0x17e>
    {
      TRACER_EMB_DISABLE_CLK_USART();
 80265bc:	2380      	movs	r3, #128	; 0x80
 80265be:	035b      	lsls	r3, r3, #13
 80265c0:	0018      	movs	r0, r3
 80265c2:	f7ff fbff 	bl	8025dc4 <LL_APB1_GRP1_DisableClock>
    }
    /* call the callback */
    TRACER_EMB_CALLBACK_TX();
 80265c6:	f7ff f8b7 	bl	8025738 <TRACER_EMB_CALLBACK_TX>
 80265ca:	e002      	b.n	80265d2 <HW_TRACER_EMB_IRQHandlerUSART+0x18a>
      return;
 80265cc:	46c0      	nop			; (mov r8, r8)
 80265ce:	e000      	b.n	80265d2 <HW_TRACER_EMB_IRQHandlerUSART+0x18a>
        return;
 80265d0:	46c0      	nop			; (mov r8, r8)
  }
#endif /* TRACER_EMB_DMA_MODE == 1 */

}
 80265d2:	46bd      	mov	sp, r7
 80265d4:	b006      	add	sp, #24
 80265d6:	bd80      	pop	{r7, pc}
 80265d8:	40008000 	.word	0x40008000
 80265dc:	200054f0 	.word	0x200054f0
 80265e0:	40020000 	.word	0x40020000

080265e4 <HW_TRACER_EMB_SendData>:
  * @param data pointer
  * @param data size
  * @retval none
  */
void HW_TRACER_EMB_SendData(const uint8_t *pData, uint32_t Size)
{
 80265e4:	b5b0      	push	{r4, r5, r7, lr}
 80265e6:	b084      	sub	sp, #16
 80265e8:	af02      	add	r7, sp, #8
 80265ea:	6078      	str	r0, [r7, #4]
 80265ec:	6039      	str	r1, [r7, #0]
  /* enable the USART */
  TRACER_EMB_ENABLE_CLK_USART();
 80265ee:	2380      	movs	r3, #128	; 0x80
 80265f0:	035b      	lsls	r3, r3, #13
 80265f2:	0018      	movs	r0, r3
 80265f4:	f7ff fbd0 	bl	8025d98 <LL_APB1_GRP1_EnableClock>
  TRACER_EMB_ENABLEDMAREQ_TX(TRACER_EMB_USART_INSTANCE);

  /* Enable DMA Channel Tx */
  TRACER_EMB_ENABLESTREAM(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_STREAM);
#else
  LL_DMA_ConfigAddresses(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_CHANNEL,
 80265f8:	687c      	ldr	r4, [r7, #4]
 80265fa:	4b13      	ldr	r3, [pc, #76]	; (8026648 <HW_TRACER_EMB_SendData+0x64>)
 80265fc:	2100      	movs	r1, #0
 80265fe:	0018      	movs	r0, r3
 8026600:	f7ff fdfe 	bl	8026200 <LL_LPUART_DMA_GetRegAddr>
 8026604:	0005      	movs	r5, r0
 8026606:	4b11      	ldr	r3, [pc, #68]	; (802664c <HW_TRACER_EMB_SendData+0x68>)
 8026608:	2102      	movs	r1, #2
 802660a:	0018      	movs	r0, r3
 802660c:	f7ff face 	bl	8025bac <LL_DMA_GetDataTransferDirection>
 8026610:	0003      	movs	r3, r0
 8026612:	480e      	ldr	r0, [pc, #56]	; (802664c <HW_TRACER_EMB_SendData+0x68>)
 8026614:	9300      	str	r3, [sp, #0]
 8026616:	002b      	movs	r3, r5
 8026618:	0022      	movs	r2, r4
 802661a:	2102      	movs	r1, #2
 802661c:	f7ff fb02 	bl	8025c24 <LL_DMA_ConfigAddresses>
                         (uint32_t)pData,
                         TRACER_EMB_DMA_GETREGADDR(TRACER_EMB_USART_INSTANCE, TRACER_EMB_DMA_DIRECTION),
                         LL_DMA_GetDataTransferDirection(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_CHANNEL));
  LL_DMA_SetDataLength(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_CHANNEL, Size);
 8026620:	683b      	ldr	r3, [r7, #0]
 8026622:	480a      	ldr	r0, [pc, #40]	; (802664c <HW_TRACER_EMB_SendData+0x68>)
 8026624:	001a      	movs	r2, r3
 8026626:	2102      	movs	r1, #2
 8026628:	f7ff fada 	bl	8025be0 <LL_DMA_SetDataLength>

  /* Enable DMA TX Interrupt */
  TRACER_EMB_ENABLEDMAREQ_TX(TRACER_EMB_USART_INSTANCE);
 802662c:	4b06      	ldr	r3, [pc, #24]	; (8026648 <HW_TRACER_EMB_SendData+0x64>)
 802662e:	0018      	movs	r0, r3
 8026630:	f7ff fdc7 	bl	80261c2 <LL_LPUART_EnableDMAReq_TX>

  /* Enable DMA Channel Tx */
  TRACER_EMB_ENABLECHANNEL(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_CHANNEL);
 8026634:	4b05      	ldr	r3, [pc, #20]	; (802664c <HW_TRACER_EMB_SendData+0x68>)
 8026636:	2102      	movs	r1, #2
 8026638:	0018      	movs	r0, r3
 802663a:	f7ff fa51 	bl	8025ae0 <LL_DMA_EnableChannel>
  txSize = Size;

  /* Enable the TXEIE */
  TRACER_EMB_ENABLE_IT_TXE(TRACER_EMB_USART_INSTANCE);
#endif /* TRACER_EMB_IT_MODE == 1 */
}
 802663e:	46c0      	nop			; (mov r8, r8)
 8026640:	46bd      	mov	sp, r7
 8026642:	b002      	add	sp, #8
 8026644:	bdb0      	pop	{r4, r5, r7, pc}
 8026646:	46c0      	nop			; (mov r8, r8)
 8026648:	40008000 	.word	0x40008000
 802664c:	40020000 	.word	0x40020000

08026650 <atof>:
 8026650:	b510      	push	{r4, lr}
 8026652:	2100      	movs	r1, #0
 8026654:	f000 fee2 	bl	802741c <strtod>
 8026658:	bd10      	pop	{r4, pc}
	...

0802665c <malloc>:
 802665c:	b510      	push	{r4, lr}
 802665e:	4b03      	ldr	r3, [pc, #12]	; (802666c <malloc+0x10>)
 8026660:	0001      	movs	r1, r0
 8026662:	6818      	ldr	r0, [r3, #0]
 8026664:	f000 f826 	bl	80266b4 <_malloc_r>
 8026668:	bd10      	pop	{r4, pc}
 802666a:	46c0      	nop			; (mov r8, r8)
 802666c:	20000478 	.word	0x20000478

08026670 <sbrk_aligned>:
 8026670:	b570      	push	{r4, r5, r6, lr}
 8026672:	4e0f      	ldr	r6, [pc, #60]	; (80266b0 <sbrk_aligned+0x40>)
 8026674:	000d      	movs	r5, r1
 8026676:	6831      	ldr	r1, [r6, #0]
 8026678:	0004      	movs	r4, r0
 802667a:	2900      	cmp	r1, #0
 802667c:	d102      	bne.n	8026684 <sbrk_aligned+0x14>
 802667e:	f001 f975 	bl	802796c <_sbrk_r>
 8026682:	6030      	str	r0, [r6, #0]
 8026684:	0029      	movs	r1, r5
 8026686:	0020      	movs	r0, r4
 8026688:	f001 f970 	bl	802796c <_sbrk_r>
 802668c:	1c43      	adds	r3, r0, #1
 802668e:	d00a      	beq.n	80266a6 <sbrk_aligned+0x36>
 8026690:	2303      	movs	r3, #3
 8026692:	1cc5      	adds	r5, r0, #3
 8026694:	439d      	bics	r5, r3
 8026696:	42a8      	cmp	r0, r5
 8026698:	d007      	beq.n	80266aa <sbrk_aligned+0x3a>
 802669a:	1a29      	subs	r1, r5, r0
 802669c:	0020      	movs	r0, r4
 802669e:	f001 f965 	bl	802796c <_sbrk_r>
 80266a2:	3001      	adds	r0, #1
 80266a4:	d101      	bne.n	80266aa <sbrk_aligned+0x3a>
 80266a6:	2501      	movs	r5, #1
 80266a8:	426d      	negs	r5, r5
 80266aa:	0028      	movs	r0, r5
 80266ac:	bd70      	pop	{r4, r5, r6, pc}
 80266ae:	46c0      	nop			; (mov r8, r8)
 80266b0:	200054f8 	.word	0x200054f8

080266b4 <_malloc_r>:
 80266b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80266b6:	2203      	movs	r2, #3
 80266b8:	1ccb      	adds	r3, r1, #3
 80266ba:	4393      	bics	r3, r2
 80266bc:	3308      	adds	r3, #8
 80266be:	0006      	movs	r6, r0
 80266c0:	001f      	movs	r7, r3
 80266c2:	2b0c      	cmp	r3, #12
 80266c4:	d238      	bcs.n	8026738 <_malloc_r+0x84>
 80266c6:	270c      	movs	r7, #12
 80266c8:	42b9      	cmp	r1, r7
 80266ca:	d837      	bhi.n	802673c <_malloc_r+0x88>
 80266cc:	0030      	movs	r0, r6
 80266ce:	f000 f873 	bl	80267b8 <__malloc_lock>
 80266d2:	4b38      	ldr	r3, [pc, #224]	; (80267b4 <_malloc_r+0x100>)
 80266d4:	9300      	str	r3, [sp, #0]
 80266d6:	681b      	ldr	r3, [r3, #0]
 80266d8:	001c      	movs	r4, r3
 80266da:	2c00      	cmp	r4, #0
 80266dc:	d133      	bne.n	8026746 <_malloc_r+0x92>
 80266de:	0039      	movs	r1, r7
 80266e0:	0030      	movs	r0, r6
 80266e2:	f7ff ffc5 	bl	8026670 <sbrk_aligned>
 80266e6:	0004      	movs	r4, r0
 80266e8:	1c43      	adds	r3, r0, #1
 80266ea:	d15e      	bne.n	80267aa <_malloc_r+0xf6>
 80266ec:	9b00      	ldr	r3, [sp, #0]
 80266ee:	681c      	ldr	r4, [r3, #0]
 80266f0:	0025      	movs	r5, r4
 80266f2:	2d00      	cmp	r5, #0
 80266f4:	d14e      	bne.n	8026794 <_malloc_r+0xe0>
 80266f6:	2c00      	cmp	r4, #0
 80266f8:	d051      	beq.n	802679e <_malloc_r+0xea>
 80266fa:	6823      	ldr	r3, [r4, #0]
 80266fc:	0029      	movs	r1, r5
 80266fe:	18e3      	adds	r3, r4, r3
 8026700:	0030      	movs	r0, r6
 8026702:	9301      	str	r3, [sp, #4]
 8026704:	f001 f932 	bl	802796c <_sbrk_r>
 8026708:	9b01      	ldr	r3, [sp, #4]
 802670a:	4283      	cmp	r3, r0
 802670c:	d147      	bne.n	802679e <_malloc_r+0xea>
 802670e:	6823      	ldr	r3, [r4, #0]
 8026710:	0030      	movs	r0, r6
 8026712:	1aff      	subs	r7, r7, r3
 8026714:	0039      	movs	r1, r7
 8026716:	f7ff ffab 	bl	8026670 <sbrk_aligned>
 802671a:	3001      	adds	r0, #1
 802671c:	d03f      	beq.n	802679e <_malloc_r+0xea>
 802671e:	6823      	ldr	r3, [r4, #0]
 8026720:	19db      	adds	r3, r3, r7
 8026722:	6023      	str	r3, [r4, #0]
 8026724:	9b00      	ldr	r3, [sp, #0]
 8026726:	681b      	ldr	r3, [r3, #0]
 8026728:	2b00      	cmp	r3, #0
 802672a:	d040      	beq.n	80267ae <_malloc_r+0xfa>
 802672c:	685a      	ldr	r2, [r3, #4]
 802672e:	42a2      	cmp	r2, r4
 8026730:	d133      	bne.n	802679a <_malloc_r+0xe6>
 8026732:	2200      	movs	r2, #0
 8026734:	605a      	str	r2, [r3, #4]
 8026736:	e014      	b.n	8026762 <_malloc_r+0xae>
 8026738:	2b00      	cmp	r3, #0
 802673a:	dac5      	bge.n	80266c8 <_malloc_r+0x14>
 802673c:	230c      	movs	r3, #12
 802673e:	2500      	movs	r5, #0
 8026740:	6033      	str	r3, [r6, #0]
 8026742:	0028      	movs	r0, r5
 8026744:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8026746:	6821      	ldr	r1, [r4, #0]
 8026748:	1bc9      	subs	r1, r1, r7
 802674a:	d420      	bmi.n	802678e <_malloc_r+0xda>
 802674c:	290b      	cmp	r1, #11
 802674e:	d918      	bls.n	8026782 <_malloc_r+0xce>
 8026750:	19e2      	adds	r2, r4, r7
 8026752:	6027      	str	r7, [r4, #0]
 8026754:	42a3      	cmp	r3, r4
 8026756:	d112      	bne.n	802677e <_malloc_r+0xca>
 8026758:	9b00      	ldr	r3, [sp, #0]
 802675a:	601a      	str	r2, [r3, #0]
 802675c:	6863      	ldr	r3, [r4, #4]
 802675e:	6011      	str	r1, [r2, #0]
 8026760:	6053      	str	r3, [r2, #4]
 8026762:	0030      	movs	r0, r6
 8026764:	0025      	movs	r5, r4
 8026766:	f000 f82f 	bl	80267c8 <__malloc_unlock>
 802676a:	2207      	movs	r2, #7
 802676c:	350b      	adds	r5, #11
 802676e:	1d23      	adds	r3, r4, #4
 8026770:	4395      	bics	r5, r2
 8026772:	1aea      	subs	r2, r5, r3
 8026774:	429d      	cmp	r5, r3
 8026776:	d0e4      	beq.n	8026742 <_malloc_r+0x8e>
 8026778:	1b5b      	subs	r3, r3, r5
 802677a:	50a3      	str	r3, [r4, r2]
 802677c:	e7e1      	b.n	8026742 <_malloc_r+0x8e>
 802677e:	605a      	str	r2, [r3, #4]
 8026780:	e7ec      	b.n	802675c <_malloc_r+0xa8>
 8026782:	6862      	ldr	r2, [r4, #4]
 8026784:	42a3      	cmp	r3, r4
 8026786:	d1d5      	bne.n	8026734 <_malloc_r+0x80>
 8026788:	9b00      	ldr	r3, [sp, #0]
 802678a:	601a      	str	r2, [r3, #0]
 802678c:	e7e9      	b.n	8026762 <_malloc_r+0xae>
 802678e:	0023      	movs	r3, r4
 8026790:	6864      	ldr	r4, [r4, #4]
 8026792:	e7a2      	b.n	80266da <_malloc_r+0x26>
 8026794:	002c      	movs	r4, r5
 8026796:	686d      	ldr	r5, [r5, #4]
 8026798:	e7ab      	b.n	80266f2 <_malloc_r+0x3e>
 802679a:	0013      	movs	r3, r2
 802679c:	e7c4      	b.n	8026728 <_malloc_r+0x74>
 802679e:	230c      	movs	r3, #12
 80267a0:	0030      	movs	r0, r6
 80267a2:	6033      	str	r3, [r6, #0]
 80267a4:	f000 f810 	bl	80267c8 <__malloc_unlock>
 80267a8:	e7cb      	b.n	8026742 <_malloc_r+0x8e>
 80267aa:	6027      	str	r7, [r4, #0]
 80267ac:	e7d9      	b.n	8026762 <_malloc_r+0xae>
 80267ae:	605b      	str	r3, [r3, #4]
 80267b0:	deff      	udf	#255	; 0xff
 80267b2:	46c0      	nop			; (mov r8, r8)
 80267b4:	200054f4 	.word	0x200054f4

080267b8 <__malloc_lock>:
 80267b8:	b510      	push	{r4, lr}
 80267ba:	4802      	ldr	r0, [pc, #8]	; (80267c4 <__malloc_lock+0xc>)
 80267bc:	f001 f927 	bl	8027a0e <__retarget_lock_acquire_recursive>
 80267c0:	bd10      	pop	{r4, pc}
 80267c2:	46c0      	nop			; (mov r8, r8)
 80267c4:	2000563c 	.word	0x2000563c

080267c8 <__malloc_unlock>:
 80267c8:	b510      	push	{r4, lr}
 80267ca:	4802      	ldr	r0, [pc, #8]	; (80267d4 <__malloc_unlock+0xc>)
 80267cc:	f001 f920 	bl	8027a10 <__retarget_lock_release_recursive>
 80267d0:	bd10      	pop	{r4, pc}
 80267d2:	46c0      	nop			; (mov r8, r8)
 80267d4:	2000563c 	.word	0x2000563c

080267d8 <sulp>:
 80267d8:	b570      	push	{r4, r5, r6, lr}
 80267da:	0016      	movs	r6, r2
 80267dc:	000d      	movs	r5, r1
 80267de:	f002 f893 	bl	8028908 <__ulp>
 80267e2:	2e00      	cmp	r6, #0
 80267e4:	d00d      	beq.n	8026802 <sulp+0x2a>
 80267e6:	236b      	movs	r3, #107	; 0x6b
 80267e8:	006a      	lsls	r2, r5, #1
 80267ea:	0d52      	lsrs	r2, r2, #21
 80267ec:	1a9b      	subs	r3, r3, r2
 80267ee:	2b00      	cmp	r3, #0
 80267f0:	dd07      	ble.n	8026802 <sulp+0x2a>
 80267f2:	2400      	movs	r4, #0
 80267f4:	4a03      	ldr	r2, [pc, #12]	; (8026804 <sulp+0x2c>)
 80267f6:	051b      	lsls	r3, r3, #20
 80267f8:	189d      	adds	r5, r3, r2
 80267fa:	002b      	movs	r3, r5
 80267fc:	0022      	movs	r2, r4
 80267fe:	f7e0 ff75 	bl	80076ec <__aeabi_dmul>
 8026802:	bd70      	pop	{r4, r5, r6, pc}
 8026804:	3ff00000 	.word	0x3ff00000

08026808 <_strtod_l>:
 8026808:	b5f0      	push	{r4, r5, r6, r7, lr}
 802680a:	b0a1      	sub	sp, #132	; 0x84
 802680c:	9219      	str	r2, [sp, #100]	; 0x64
 802680e:	2200      	movs	r2, #0
 8026810:	2600      	movs	r6, #0
 8026812:	2700      	movs	r7, #0
 8026814:	9004      	str	r0, [sp, #16]
 8026816:	9107      	str	r1, [sp, #28]
 8026818:	921c      	str	r2, [sp, #112]	; 0x70
 802681a:	911b      	str	r1, [sp, #108]	; 0x6c
 802681c:	780a      	ldrb	r2, [r1, #0]
 802681e:	2a2b      	cmp	r2, #43	; 0x2b
 8026820:	d055      	beq.n	80268ce <_strtod_l+0xc6>
 8026822:	d841      	bhi.n	80268a8 <_strtod_l+0xa0>
 8026824:	2a0d      	cmp	r2, #13
 8026826:	d83b      	bhi.n	80268a0 <_strtod_l+0x98>
 8026828:	2a08      	cmp	r2, #8
 802682a:	d83b      	bhi.n	80268a4 <_strtod_l+0x9c>
 802682c:	2a00      	cmp	r2, #0
 802682e:	d044      	beq.n	80268ba <_strtod_l+0xb2>
 8026830:	2200      	movs	r2, #0
 8026832:	920f      	str	r2, [sp, #60]	; 0x3c
 8026834:	2100      	movs	r1, #0
 8026836:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8026838:	9109      	str	r1, [sp, #36]	; 0x24
 802683a:	782a      	ldrb	r2, [r5, #0]
 802683c:	2a30      	cmp	r2, #48	; 0x30
 802683e:	d000      	beq.n	8026842 <_strtod_l+0x3a>
 8026840:	e085      	b.n	802694e <_strtod_l+0x146>
 8026842:	786a      	ldrb	r2, [r5, #1]
 8026844:	3120      	adds	r1, #32
 8026846:	438a      	bics	r2, r1
 8026848:	2a58      	cmp	r2, #88	; 0x58
 802684a:	d000      	beq.n	802684e <_strtod_l+0x46>
 802684c:	e075      	b.n	802693a <_strtod_l+0x132>
 802684e:	9302      	str	r3, [sp, #8]
 8026850:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8026852:	4a97      	ldr	r2, [pc, #604]	; (8026ab0 <_strtod_l+0x2a8>)
 8026854:	9301      	str	r3, [sp, #4]
 8026856:	ab1c      	add	r3, sp, #112	; 0x70
 8026858:	9300      	str	r3, [sp, #0]
 802685a:	9804      	ldr	r0, [sp, #16]
 802685c:	ab1d      	add	r3, sp, #116	; 0x74
 802685e:	a91b      	add	r1, sp, #108	; 0x6c
 8026860:	f001 f9c8 	bl	8027bf4 <__gethex>
 8026864:	230f      	movs	r3, #15
 8026866:	0002      	movs	r2, r0
 8026868:	401a      	ands	r2, r3
 802686a:	0004      	movs	r4, r0
 802686c:	9205      	str	r2, [sp, #20]
 802686e:	4218      	tst	r0, r3
 8026870:	d005      	beq.n	802687e <_strtod_l+0x76>
 8026872:	2a06      	cmp	r2, #6
 8026874:	d12d      	bne.n	80268d2 <_strtod_l+0xca>
 8026876:	1c6b      	adds	r3, r5, #1
 8026878:	931b      	str	r3, [sp, #108]	; 0x6c
 802687a:	2300      	movs	r3, #0
 802687c:	930f      	str	r3, [sp, #60]	; 0x3c
 802687e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8026880:	2b00      	cmp	r3, #0
 8026882:	d002      	beq.n	802688a <_strtod_l+0x82>
 8026884:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8026886:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8026888:	6013      	str	r3, [r2, #0]
 802688a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 802688c:	2b00      	cmp	r3, #0
 802688e:	d01b      	beq.n	80268c8 <_strtod_l+0xc0>
 8026890:	2380      	movs	r3, #128	; 0x80
 8026892:	0032      	movs	r2, r6
 8026894:	061b      	lsls	r3, r3, #24
 8026896:	18fb      	adds	r3, r7, r3
 8026898:	0010      	movs	r0, r2
 802689a:	0019      	movs	r1, r3
 802689c:	b021      	add	sp, #132	; 0x84
 802689e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80268a0:	2a20      	cmp	r2, #32
 80268a2:	d1c5      	bne.n	8026830 <_strtod_l+0x28>
 80268a4:	3101      	adds	r1, #1
 80268a6:	e7b8      	b.n	802681a <_strtod_l+0x12>
 80268a8:	2a2d      	cmp	r2, #45	; 0x2d
 80268aa:	d1c1      	bne.n	8026830 <_strtod_l+0x28>
 80268ac:	3a2c      	subs	r2, #44	; 0x2c
 80268ae:	920f      	str	r2, [sp, #60]	; 0x3c
 80268b0:	1c4a      	adds	r2, r1, #1
 80268b2:	921b      	str	r2, [sp, #108]	; 0x6c
 80268b4:	784a      	ldrb	r2, [r1, #1]
 80268b6:	2a00      	cmp	r2, #0
 80268b8:	d1bc      	bne.n	8026834 <_strtod_l+0x2c>
 80268ba:	9b07      	ldr	r3, [sp, #28]
 80268bc:	931b      	str	r3, [sp, #108]	; 0x6c
 80268be:	2300      	movs	r3, #0
 80268c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80268c2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80268c4:	2b00      	cmp	r3, #0
 80268c6:	d1dd      	bne.n	8026884 <_strtod_l+0x7c>
 80268c8:	0032      	movs	r2, r6
 80268ca:	003b      	movs	r3, r7
 80268cc:	e7e4      	b.n	8026898 <_strtod_l+0x90>
 80268ce:	2200      	movs	r2, #0
 80268d0:	e7ed      	b.n	80268ae <_strtod_l+0xa6>
 80268d2:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80268d4:	2a00      	cmp	r2, #0
 80268d6:	d007      	beq.n	80268e8 <_strtod_l+0xe0>
 80268d8:	2135      	movs	r1, #53	; 0x35
 80268da:	a81e      	add	r0, sp, #120	; 0x78
 80268dc:	f002 f905 	bl	8028aea <__copybits>
 80268e0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80268e2:	9804      	ldr	r0, [sp, #16]
 80268e4:	f001 fcce 	bl	8028284 <_Bfree>
 80268e8:	9805      	ldr	r0, [sp, #20]
 80268ea:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80268ec:	3801      	subs	r0, #1
 80268ee:	2804      	cmp	r0, #4
 80268f0:	d806      	bhi.n	8026900 <_strtod_l+0xf8>
 80268f2:	f7df fc7d 	bl	80061f0 <__gnu_thumb1_case_uqi>
 80268f6:	0312      	.short	0x0312
 80268f8:	1e1c      	.short	0x1e1c
 80268fa:	12          	.byte	0x12
 80268fb:	00          	.byte	0x00
 80268fc:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 80268fe:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 8026900:	05e4      	lsls	r4, r4, #23
 8026902:	d502      	bpl.n	802690a <_strtod_l+0x102>
 8026904:	2380      	movs	r3, #128	; 0x80
 8026906:	061b      	lsls	r3, r3, #24
 8026908:	431f      	orrs	r7, r3
 802690a:	4b6a      	ldr	r3, [pc, #424]	; (8026ab4 <_strtod_l+0x2ac>)
 802690c:	423b      	tst	r3, r7
 802690e:	d1b6      	bne.n	802687e <_strtod_l+0x76>
 8026910:	f001 f852 	bl	80279b8 <__errno>
 8026914:	2322      	movs	r3, #34	; 0x22
 8026916:	6003      	str	r3, [r0, #0]
 8026918:	e7b1      	b.n	802687e <_strtod_l+0x76>
 802691a:	4967      	ldr	r1, [pc, #412]	; (8026ab8 <_strtod_l+0x2b0>)
 802691c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 802691e:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8026920:	400a      	ands	r2, r1
 8026922:	4966      	ldr	r1, [pc, #408]	; (8026abc <_strtod_l+0x2b4>)
 8026924:	185b      	adds	r3, r3, r1
 8026926:	051b      	lsls	r3, r3, #20
 8026928:	431a      	orrs	r2, r3
 802692a:	0017      	movs	r7, r2
 802692c:	e7e8      	b.n	8026900 <_strtod_l+0xf8>
 802692e:	4f61      	ldr	r7, [pc, #388]	; (8026ab4 <_strtod_l+0x2ac>)
 8026930:	e7e6      	b.n	8026900 <_strtod_l+0xf8>
 8026932:	2601      	movs	r6, #1
 8026934:	4f62      	ldr	r7, [pc, #392]	; (8026ac0 <_strtod_l+0x2b8>)
 8026936:	4276      	negs	r6, r6
 8026938:	e7e2      	b.n	8026900 <_strtod_l+0xf8>
 802693a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 802693c:	1c5a      	adds	r2, r3, #1
 802693e:	921b      	str	r2, [sp, #108]	; 0x6c
 8026940:	785b      	ldrb	r3, [r3, #1]
 8026942:	2b30      	cmp	r3, #48	; 0x30
 8026944:	d0f9      	beq.n	802693a <_strtod_l+0x132>
 8026946:	2b00      	cmp	r3, #0
 8026948:	d099      	beq.n	802687e <_strtod_l+0x76>
 802694a:	2301      	movs	r3, #1
 802694c:	9309      	str	r3, [sp, #36]	; 0x24
 802694e:	2500      	movs	r5, #0
 8026950:	220a      	movs	r2, #10
 8026952:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8026954:	950d      	str	r5, [sp, #52]	; 0x34
 8026956:	9310      	str	r3, [sp, #64]	; 0x40
 8026958:	9508      	str	r5, [sp, #32]
 802695a:	981b      	ldr	r0, [sp, #108]	; 0x6c
 802695c:	7804      	ldrb	r4, [r0, #0]
 802695e:	0023      	movs	r3, r4
 8026960:	3b30      	subs	r3, #48	; 0x30
 8026962:	b2d9      	uxtb	r1, r3
 8026964:	2909      	cmp	r1, #9
 8026966:	d927      	bls.n	80269b8 <_strtod_l+0x1b0>
 8026968:	2201      	movs	r2, #1
 802696a:	4956      	ldr	r1, [pc, #344]	; (8026ac4 <_strtod_l+0x2bc>)
 802696c:	f000 fedd 	bl	802772a <strncmp>
 8026970:	2800      	cmp	r0, #0
 8026972:	d031      	beq.n	80269d8 <_strtod_l+0x1d0>
 8026974:	2000      	movs	r0, #0
 8026976:	0023      	movs	r3, r4
 8026978:	4684      	mov	ip, r0
 802697a:	9a08      	ldr	r2, [sp, #32]
 802697c:	900c      	str	r0, [sp, #48]	; 0x30
 802697e:	9205      	str	r2, [sp, #20]
 8026980:	2220      	movs	r2, #32
 8026982:	0019      	movs	r1, r3
 8026984:	4391      	bics	r1, r2
 8026986:	000a      	movs	r2, r1
 8026988:	2100      	movs	r1, #0
 802698a:	9106      	str	r1, [sp, #24]
 802698c:	2a45      	cmp	r2, #69	; 0x45
 802698e:	d000      	beq.n	8026992 <_strtod_l+0x18a>
 8026990:	e0c2      	b.n	8026b18 <_strtod_l+0x310>
 8026992:	9b05      	ldr	r3, [sp, #20]
 8026994:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8026996:	4303      	orrs	r3, r0
 8026998:	4313      	orrs	r3, r2
 802699a:	428b      	cmp	r3, r1
 802699c:	d08d      	beq.n	80268ba <_strtod_l+0xb2>
 802699e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80269a0:	9307      	str	r3, [sp, #28]
 80269a2:	3301      	adds	r3, #1
 80269a4:	931b      	str	r3, [sp, #108]	; 0x6c
 80269a6:	9b07      	ldr	r3, [sp, #28]
 80269a8:	785b      	ldrb	r3, [r3, #1]
 80269aa:	2b2b      	cmp	r3, #43	; 0x2b
 80269ac:	d071      	beq.n	8026a92 <_strtod_l+0x28a>
 80269ae:	000c      	movs	r4, r1
 80269b0:	2b2d      	cmp	r3, #45	; 0x2d
 80269b2:	d174      	bne.n	8026a9e <_strtod_l+0x296>
 80269b4:	2401      	movs	r4, #1
 80269b6:	e06d      	b.n	8026a94 <_strtod_l+0x28c>
 80269b8:	9908      	ldr	r1, [sp, #32]
 80269ba:	2908      	cmp	r1, #8
 80269bc:	dc09      	bgt.n	80269d2 <_strtod_l+0x1ca>
 80269be:	990d      	ldr	r1, [sp, #52]	; 0x34
 80269c0:	4351      	muls	r1, r2
 80269c2:	185b      	adds	r3, r3, r1
 80269c4:	930d      	str	r3, [sp, #52]	; 0x34
 80269c6:	9b08      	ldr	r3, [sp, #32]
 80269c8:	3001      	adds	r0, #1
 80269ca:	3301      	adds	r3, #1
 80269cc:	9308      	str	r3, [sp, #32]
 80269ce:	901b      	str	r0, [sp, #108]	; 0x6c
 80269d0:	e7c3      	b.n	802695a <_strtod_l+0x152>
 80269d2:	4355      	muls	r5, r2
 80269d4:	195d      	adds	r5, r3, r5
 80269d6:	e7f6      	b.n	80269c6 <_strtod_l+0x1be>
 80269d8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80269da:	1c5a      	adds	r2, r3, #1
 80269dc:	921b      	str	r2, [sp, #108]	; 0x6c
 80269de:	9a08      	ldr	r2, [sp, #32]
 80269e0:	785b      	ldrb	r3, [r3, #1]
 80269e2:	2a00      	cmp	r2, #0
 80269e4:	d03a      	beq.n	8026a5c <_strtod_l+0x254>
 80269e6:	900c      	str	r0, [sp, #48]	; 0x30
 80269e8:	9205      	str	r2, [sp, #20]
 80269ea:	001a      	movs	r2, r3
 80269ec:	3a30      	subs	r2, #48	; 0x30
 80269ee:	2a09      	cmp	r2, #9
 80269f0:	d912      	bls.n	8026a18 <_strtod_l+0x210>
 80269f2:	2201      	movs	r2, #1
 80269f4:	4694      	mov	ip, r2
 80269f6:	e7c3      	b.n	8026980 <_strtod_l+0x178>
 80269f8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80269fa:	3001      	adds	r0, #1
 80269fc:	1c5a      	adds	r2, r3, #1
 80269fe:	921b      	str	r2, [sp, #108]	; 0x6c
 8026a00:	785b      	ldrb	r3, [r3, #1]
 8026a02:	2b30      	cmp	r3, #48	; 0x30
 8026a04:	d0f8      	beq.n	80269f8 <_strtod_l+0x1f0>
 8026a06:	001a      	movs	r2, r3
 8026a08:	3a31      	subs	r2, #49	; 0x31
 8026a0a:	2a08      	cmp	r2, #8
 8026a0c:	d83c      	bhi.n	8026a88 <_strtod_l+0x280>
 8026a0e:	900c      	str	r0, [sp, #48]	; 0x30
 8026a10:	2000      	movs	r0, #0
 8026a12:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8026a14:	9005      	str	r0, [sp, #20]
 8026a16:	9210      	str	r2, [sp, #64]	; 0x40
 8026a18:	001a      	movs	r2, r3
 8026a1a:	1c41      	adds	r1, r0, #1
 8026a1c:	3a30      	subs	r2, #48	; 0x30
 8026a1e:	2b30      	cmp	r3, #48	; 0x30
 8026a20:	d016      	beq.n	8026a50 <_strtod_l+0x248>
 8026a22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8026a24:	185b      	adds	r3, r3, r1
 8026a26:	930c      	str	r3, [sp, #48]	; 0x30
 8026a28:	9b05      	ldr	r3, [sp, #20]
 8026a2a:	210a      	movs	r1, #10
 8026a2c:	469c      	mov	ip, r3
 8026a2e:	4484      	add	ip, r0
 8026a30:	4563      	cmp	r3, ip
 8026a32:	d115      	bne.n	8026a60 <_strtod_l+0x258>
 8026a34:	9905      	ldr	r1, [sp, #20]
 8026a36:	9b05      	ldr	r3, [sp, #20]
 8026a38:	3101      	adds	r1, #1
 8026a3a:	1809      	adds	r1, r1, r0
 8026a3c:	181b      	adds	r3, r3, r0
 8026a3e:	9105      	str	r1, [sp, #20]
 8026a40:	2b08      	cmp	r3, #8
 8026a42:	dc19      	bgt.n	8026a78 <_strtod_l+0x270>
 8026a44:	230a      	movs	r3, #10
 8026a46:	990d      	ldr	r1, [sp, #52]	; 0x34
 8026a48:	434b      	muls	r3, r1
 8026a4a:	2100      	movs	r1, #0
 8026a4c:	18d3      	adds	r3, r2, r3
 8026a4e:	930d      	str	r3, [sp, #52]	; 0x34
 8026a50:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8026a52:	0008      	movs	r0, r1
 8026a54:	1c5a      	adds	r2, r3, #1
 8026a56:	921b      	str	r2, [sp, #108]	; 0x6c
 8026a58:	785b      	ldrb	r3, [r3, #1]
 8026a5a:	e7c6      	b.n	80269ea <_strtod_l+0x1e2>
 8026a5c:	9808      	ldr	r0, [sp, #32]
 8026a5e:	e7d0      	b.n	8026a02 <_strtod_l+0x1fa>
 8026a60:	1c5c      	adds	r4, r3, #1
 8026a62:	2b08      	cmp	r3, #8
 8026a64:	dc04      	bgt.n	8026a70 <_strtod_l+0x268>
 8026a66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8026a68:	434b      	muls	r3, r1
 8026a6a:	930d      	str	r3, [sp, #52]	; 0x34
 8026a6c:	0023      	movs	r3, r4
 8026a6e:	e7df      	b.n	8026a30 <_strtod_l+0x228>
 8026a70:	2c10      	cmp	r4, #16
 8026a72:	dcfb      	bgt.n	8026a6c <_strtod_l+0x264>
 8026a74:	434d      	muls	r5, r1
 8026a76:	e7f9      	b.n	8026a6c <_strtod_l+0x264>
 8026a78:	9b05      	ldr	r3, [sp, #20]
 8026a7a:	2100      	movs	r1, #0
 8026a7c:	2b10      	cmp	r3, #16
 8026a7e:	dce7      	bgt.n	8026a50 <_strtod_l+0x248>
 8026a80:	230a      	movs	r3, #10
 8026a82:	435d      	muls	r5, r3
 8026a84:	1955      	adds	r5, r2, r5
 8026a86:	e7e3      	b.n	8026a50 <_strtod_l+0x248>
 8026a88:	2200      	movs	r2, #0
 8026a8a:	920c      	str	r2, [sp, #48]	; 0x30
 8026a8c:	9205      	str	r2, [sp, #20]
 8026a8e:	3201      	adds	r2, #1
 8026a90:	e7b0      	b.n	80269f4 <_strtod_l+0x1ec>
 8026a92:	2400      	movs	r4, #0
 8026a94:	9b07      	ldr	r3, [sp, #28]
 8026a96:	3302      	adds	r3, #2
 8026a98:	931b      	str	r3, [sp, #108]	; 0x6c
 8026a9a:	9b07      	ldr	r3, [sp, #28]
 8026a9c:	789b      	ldrb	r3, [r3, #2]
 8026a9e:	001a      	movs	r2, r3
 8026aa0:	3a30      	subs	r2, #48	; 0x30
 8026aa2:	2a09      	cmp	r2, #9
 8026aa4:	d914      	bls.n	8026ad0 <_strtod_l+0x2c8>
 8026aa6:	9a07      	ldr	r2, [sp, #28]
 8026aa8:	921b      	str	r2, [sp, #108]	; 0x6c
 8026aaa:	2200      	movs	r2, #0
 8026aac:	e033      	b.n	8026b16 <_strtod_l+0x30e>
 8026aae:	46c0      	nop			; (mov r8, r8)
 8026ab0:	0802b630 	.word	0x0802b630
 8026ab4:	7ff00000 	.word	0x7ff00000
 8026ab8:	ffefffff 	.word	0xffefffff
 8026abc:	00000433 	.word	0x00000433
 8026ac0:	7fffffff 	.word	0x7fffffff
 8026ac4:	0802b61f 	.word	0x0802b61f
 8026ac8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8026aca:	1c5a      	adds	r2, r3, #1
 8026acc:	921b      	str	r2, [sp, #108]	; 0x6c
 8026ace:	785b      	ldrb	r3, [r3, #1]
 8026ad0:	2b30      	cmp	r3, #48	; 0x30
 8026ad2:	d0f9      	beq.n	8026ac8 <_strtod_l+0x2c0>
 8026ad4:	2200      	movs	r2, #0
 8026ad6:	9206      	str	r2, [sp, #24]
 8026ad8:	001a      	movs	r2, r3
 8026ada:	3a31      	subs	r2, #49	; 0x31
 8026adc:	2a08      	cmp	r2, #8
 8026ade:	d81b      	bhi.n	8026b18 <_strtod_l+0x310>
 8026ae0:	3b30      	subs	r3, #48	; 0x30
 8026ae2:	930e      	str	r3, [sp, #56]	; 0x38
 8026ae4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8026ae6:	9306      	str	r3, [sp, #24]
 8026ae8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8026aea:	1c59      	adds	r1, r3, #1
 8026aec:	911b      	str	r1, [sp, #108]	; 0x6c
 8026aee:	785b      	ldrb	r3, [r3, #1]
 8026af0:	001a      	movs	r2, r3
 8026af2:	3a30      	subs	r2, #48	; 0x30
 8026af4:	2a09      	cmp	r2, #9
 8026af6:	d93a      	bls.n	8026b6e <_strtod_l+0x366>
 8026af8:	9a06      	ldr	r2, [sp, #24]
 8026afa:	1a8a      	subs	r2, r1, r2
 8026afc:	49b2      	ldr	r1, [pc, #712]	; (8026dc8 <_strtod_l+0x5c0>)
 8026afe:	9106      	str	r1, [sp, #24]
 8026b00:	2a08      	cmp	r2, #8
 8026b02:	dc04      	bgt.n	8026b0e <_strtod_l+0x306>
 8026b04:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8026b06:	9206      	str	r2, [sp, #24]
 8026b08:	428a      	cmp	r2, r1
 8026b0a:	dd00      	ble.n	8026b0e <_strtod_l+0x306>
 8026b0c:	9106      	str	r1, [sp, #24]
 8026b0e:	2c00      	cmp	r4, #0
 8026b10:	d002      	beq.n	8026b18 <_strtod_l+0x310>
 8026b12:	9a06      	ldr	r2, [sp, #24]
 8026b14:	4252      	negs	r2, r2
 8026b16:	9206      	str	r2, [sp, #24]
 8026b18:	9a05      	ldr	r2, [sp, #20]
 8026b1a:	2a00      	cmp	r2, #0
 8026b1c:	d14d      	bne.n	8026bba <_strtod_l+0x3b2>
 8026b1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8026b20:	4310      	orrs	r0, r2
 8026b22:	d000      	beq.n	8026b26 <_strtod_l+0x31e>
 8026b24:	e6ab      	b.n	802687e <_strtod_l+0x76>
 8026b26:	4662      	mov	r2, ip
 8026b28:	2a00      	cmp	r2, #0
 8026b2a:	d000      	beq.n	8026b2e <_strtod_l+0x326>
 8026b2c:	e6c5      	b.n	80268ba <_strtod_l+0xb2>
 8026b2e:	2b69      	cmp	r3, #105	; 0x69
 8026b30:	d027      	beq.n	8026b82 <_strtod_l+0x37a>
 8026b32:	dc23      	bgt.n	8026b7c <_strtod_l+0x374>
 8026b34:	2b49      	cmp	r3, #73	; 0x49
 8026b36:	d024      	beq.n	8026b82 <_strtod_l+0x37a>
 8026b38:	2b4e      	cmp	r3, #78	; 0x4e
 8026b3a:	d000      	beq.n	8026b3e <_strtod_l+0x336>
 8026b3c:	e6bd      	b.n	80268ba <_strtod_l+0xb2>
 8026b3e:	49a3      	ldr	r1, [pc, #652]	; (8026dcc <_strtod_l+0x5c4>)
 8026b40:	a81b      	add	r0, sp, #108	; 0x6c
 8026b42:	f001 fa8d 	bl	8028060 <__match>
 8026b46:	2800      	cmp	r0, #0
 8026b48:	d100      	bne.n	8026b4c <_strtod_l+0x344>
 8026b4a:	e6b6      	b.n	80268ba <_strtod_l+0xb2>
 8026b4c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8026b4e:	781b      	ldrb	r3, [r3, #0]
 8026b50:	2b28      	cmp	r3, #40	; 0x28
 8026b52:	d12c      	bne.n	8026bae <_strtod_l+0x3a6>
 8026b54:	499e      	ldr	r1, [pc, #632]	; (8026dd0 <_strtod_l+0x5c8>)
 8026b56:	aa1e      	add	r2, sp, #120	; 0x78
 8026b58:	a81b      	add	r0, sp, #108	; 0x6c
 8026b5a:	f001 fa95 	bl	8028088 <__hexnan>
 8026b5e:	2805      	cmp	r0, #5
 8026b60:	d125      	bne.n	8026bae <_strtod_l+0x3a6>
 8026b62:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8026b64:	4a9b      	ldr	r2, [pc, #620]	; (8026dd4 <_strtod_l+0x5cc>)
 8026b66:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8026b68:	431a      	orrs	r2, r3
 8026b6a:	0017      	movs	r7, r2
 8026b6c:	e687      	b.n	802687e <_strtod_l+0x76>
 8026b6e:	220a      	movs	r2, #10
 8026b70:	990e      	ldr	r1, [sp, #56]	; 0x38
 8026b72:	434a      	muls	r2, r1
 8026b74:	18d2      	adds	r2, r2, r3
 8026b76:	3a30      	subs	r2, #48	; 0x30
 8026b78:	920e      	str	r2, [sp, #56]	; 0x38
 8026b7a:	e7b5      	b.n	8026ae8 <_strtod_l+0x2e0>
 8026b7c:	2b6e      	cmp	r3, #110	; 0x6e
 8026b7e:	d0de      	beq.n	8026b3e <_strtod_l+0x336>
 8026b80:	e69b      	b.n	80268ba <_strtod_l+0xb2>
 8026b82:	4995      	ldr	r1, [pc, #596]	; (8026dd8 <_strtod_l+0x5d0>)
 8026b84:	a81b      	add	r0, sp, #108	; 0x6c
 8026b86:	f001 fa6b 	bl	8028060 <__match>
 8026b8a:	2800      	cmp	r0, #0
 8026b8c:	d100      	bne.n	8026b90 <_strtod_l+0x388>
 8026b8e:	e694      	b.n	80268ba <_strtod_l+0xb2>
 8026b90:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8026b92:	4992      	ldr	r1, [pc, #584]	; (8026ddc <_strtod_l+0x5d4>)
 8026b94:	3b01      	subs	r3, #1
 8026b96:	a81b      	add	r0, sp, #108	; 0x6c
 8026b98:	931b      	str	r3, [sp, #108]	; 0x6c
 8026b9a:	f001 fa61 	bl	8028060 <__match>
 8026b9e:	2800      	cmp	r0, #0
 8026ba0:	d102      	bne.n	8026ba8 <_strtod_l+0x3a0>
 8026ba2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8026ba4:	3301      	adds	r3, #1
 8026ba6:	931b      	str	r3, [sp, #108]	; 0x6c
 8026ba8:	2600      	movs	r6, #0
 8026baa:	4f8a      	ldr	r7, [pc, #552]	; (8026dd4 <_strtod_l+0x5cc>)
 8026bac:	e667      	b.n	802687e <_strtod_l+0x76>
 8026bae:	488c      	ldr	r0, [pc, #560]	; (8026de0 <_strtod_l+0x5d8>)
 8026bb0:	f000 ff48 	bl	8027a44 <nan>
 8026bb4:	0006      	movs	r6, r0
 8026bb6:	000f      	movs	r7, r1
 8026bb8:	e661      	b.n	802687e <_strtod_l+0x76>
 8026bba:	9b06      	ldr	r3, [sp, #24]
 8026bbc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8026bbe:	1a9b      	subs	r3, r3, r2
 8026bc0:	9309      	str	r3, [sp, #36]	; 0x24
 8026bc2:	9b08      	ldr	r3, [sp, #32]
 8026bc4:	2b00      	cmp	r3, #0
 8026bc6:	d101      	bne.n	8026bcc <_strtod_l+0x3c4>
 8026bc8:	9b05      	ldr	r3, [sp, #20]
 8026bca:	9308      	str	r3, [sp, #32]
 8026bcc:	9c05      	ldr	r4, [sp, #20]
 8026bce:	2c10      	cmp	r4, #16
 8026bd0:	dd00      	ble.n	8026bd4 <_strtod_l+0x3cc>
 8026bd2:	2410      	movs	r4, #16
 8026bd4:	980d      	ldr	r0, [sp, #52]	; 0x34
 8026bd6:	f7e1 fc33 	bl	8008440 <__aeabi_ui2d>
 8026bda:	9b05      	ldr	r3, [sp, #20]
 8026bdc:	0006      	movs	r6, r0
 8026bde:	000f      	movs	r7, r1
 8026be0:	2b09      	cmp	r3, #9
 8026be2:	dd15      	ble.n	8026c10 <_strtod_l+0x408>
 8026be4:	0022      	movs	r2, r4
 8026be6:	4b7f      	ldr	r3, [pc, #508]	; (8026de4 <_strtod_l+0x5dc>)
 8026be8:	3a09      	subs	r2, #9
 8026bea:	00d2      	lsls	r2, r2, #3
 8026bec:	189b      	adds	r3, r3, r2
 8026bee:	681a      	ldr	r2, [r3, #0]
 8026bf0:	685b      	ldr	r3, [r3, #4]
 8026bf2:	f7e0 fd7b 	bl	80076ec <__aeabi_dmul>
 8026bf6:	0006      	movs	r6, r0
 8026bf8:	0028      	movs	r0, r5
 8026bfa:	000f      	movs	r7, r1
 8026bfc:	f7e1 fc20 	bl	8008440 <__aeabi_ui2d>
 8026c00:	0002      	movs	r2, r0
 8026c02:	000b      	movs	r3, r1
 8026c04:	0030      	movs	r0, r6
 8026c06:	0039      	movs	r1, r7
 8026c08:	f7df fe16 	bl	8006838 <__aeabi_dadd>
 8026c0c:	0006      	movs	r6, r0
 8026c0e:	000f      	movs	r7, r1
 8026c10:	9b05      	ldr	r3, [sp, #20]
 8026c12:	2b0f      	cmp	r3, #15
 8026c14:	dc39      	bgt.n	8026c8a <_strtod_l+0x482>
 8026c16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8026c18:	2b00      	cmp	r3, #0
 8026c1a:	d100      	bne.n	8026c1e <_strtod_l+0x416>
 8026c1c:	e62f      	b.n	802687e <_strtod_l+0x76>
 8026c1e:	dd24      	ble.n	8026c6a <_strtod_l+0x462>
 8026c20:	2b16      	cmp	r3, #22
 8026c22:	dc09      	bgt.n	8026c38 <_strtod_l+0x430>
 8026c24:	496f      	ldr	r1, [pc, #444]	; (8026de4 <_strtod_l+0x5dc>)
 8026c26:	00db      	lsls	r3, r3, #3
 8026c28:	18c9      	adds	r1, r1, r3
 8026c2a:	0032      	movs	r2, r6
 8026c2c:	6808      	ldr	r0, [r1, #0]
 8026c2e:	6849      	ldr	r1, [r1, #4]
 8026c30:	003b      	movs	r3, r7
 8026c32:	f7e0 fd5b 	bl	80076ec <__aeabi_dmul>
 8026c36:	e7bd      	b.n	8026bb4 <_strtod_l+0x3ac>
 8026c38:	2325      	movs	r3, #37	; 0x25
 8026c3a:	9a05      	ldr	r2, [sp, #20]
 8026c3c:	1a9b      	subs	r3, r3, r2
 8026c3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8026c40:	4293      	cmp	r3, r2
 8026c42:	db22      	blt.n	8026c8a <_strtod_l+0x482>
 8026c44:	240f      	movs	r4, #15
 8026c46:	9b05      	ldr	r3, [sp, #20]
 8026c48:	4d66      	ldr	r5, [pc, #408]	; (8026de4 <_strtod_l+0x5dc>)
 8026c4a:	1ae4      	subs	r4, r4, r3
 8026c4c:	00e1      	lsls	r1, r4, #3
 8026c4e:	1869      	adds	r1, r5, r1
 8026c50:	0032      	movs	r2, r6
 8026c52:	6808      	ldr	r0, [r1, #0]
 8026c54:	6849      	ldr	r1, [r1, #4]
 8026c56:	003b      	movs	r3, r7
 8026c58:	f7e0 fd48 	bl	80076ec <__aeabi_dmul>
 8026c5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8026c5e:	1b1c      	subs	r4, r3, r4
 8026c60:	00e4      	lsls	r4, r4, #3
 8026c62:	192d      	adds	r5, r5, r4
 8026c64:	682a      	ldr	r2, [r5, #0]
 8026c66:	686b      	ldr	r3, [r5, #4]
 8026c68:	e7e3      	b.n	8026c32 <_strtod_l+0x42a>
 8026c6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8026c6c:	3316      	adds	r3, #22
 8026c6e:	db0c      	blt.n	8026c8a <_strtod_l+0x482>
 8026c70:	9906      	ldr	r1, [sp, #24]
 8026c72:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8026c74:	4b5b      	ldr	r3, [pc, #364]	; (8026de4 <_strtod_l+0x5dc>)
 8026c76:	1a52      	subs	r2, r2, r1
 8026c78:	00d2      	lsls	r2, r2, #3
 8026c7a:	189b      	adds	r3, r3, r2
 8026c7c:	0030      	movs	r0, r6
 8026c7e:	681a      	ldr	r2, [r3, #0]
 8026c80:	685b      	ldr	r3, [r3, #4]
 8026c82:	0039      	movs	r1, r7
 8026c84:	f7e0 f938 	bl	8006ef8 <__aeabi_ddiv>
 8026c88:	e794      	b.n	8026bb4 <_strtod_l+0x3ac>
 8026c8a:	9b05      	ldr	r3, [sp, #20]
 8026c8c:	1b1c      	subs	r4, r3, r4
 8026c8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8026c90:	18e4      	adds	r4, r4, r3
 8026c92:	2c00      	cmp	r4, #0
 8026c94:	dd72      	ble.n	8026d7c <_strtod_l+0x574>
 8026c96:	220f      	movs	r2, #15
 8026c98:	0023      	movs	r3, r4
 8026c9a:	4013      	ands	r3, r2
 8026c9c:	4214      	tst	r4, r2
 8026c9e:	d00a      	beq.n	8026cb6 <_strtod_l+0x4ae>
 8026ca0:	4950      	ldr	r1, [pc, #320]	; (8026de4 <_strtod_l+0x5dc>)
 8026ca2:	00db      	lsls	r3, r3, #3
 8026ca4:	18c9      	adds	r1, r1, r3
 8026ca6:	0032      	movs	r2, r6
 8026ca8:	6808      	ldr	r0, [r1, #0]
 8026caa:	6849      	ldr	r1, [r1, #4]
 8026cac:	003b      	movs	r3, r7
 8026cae:	f7e0 fd1d 	bl	80076ec <__aeabi_dmul>
 8026cb2:	0006      	movs	r6, r0
 8026cb4:	000f      	movs	r7, r1
 8026cb6:	230f      	movs	r3, #15
 8026cb8:	439c      	bics	r4, r3
 8026cba:	d04a      	beq.n	8026d52 <_strtod_l+0x54a>
 8026cbc:	3326      	adds	r3, #38	; 0x26
 8026cbe:	33ff      	adds	r3, #255	; 0xff
 8026cc0:	429c      	cmp	r4, r3
 8026cc2:	dd22      	ble.n	8026d0a <_strtod_l+0x502>
 8026cc4:	2300      	movs	r3, #0
 8026cc6:	9305      	str	r3, [sp, #20]
 8026cc8:	9306      	str	r3, [sp, #24]
 8026cca:	930d      	str	r3, [sp, #52]	; 0x34
 8026ccc:	9308      	str	r3, [sp, #32]
 8026cce:	2322      	movs	r3, #34	; 0x22
 8026cd0:	2600      	movs	r6, #0
 8026cd2:	9a04      	ldr	r2, [sp, #16]
 8026cd4:	4f3f      	ldr	r7, [pc, #252]	; (8026dd4 <_strtod_l+0x5cc>)
 8026cd6:	6013      	str	r3, [r2, #0]
 8026cd8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8026cda:	42b3      	cmp	r3, r6
 8026cdc:	d100      	bne.n	8026ce0 <_strtod_l+0x4d8>
 8026cde:	e5ce      	b.n	802687e <_strtod_l+0x76>
 8026ce0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8026ce2:	9804      	ldr	r0, [sp, #16]
 8026ce4:	f001 face 	bl	8028284 <_Bfree>
 8026ce8:	9908      	ldr	r1, [sp, #32]
 8026cea:	9804      	ldr	r0, [sp, #16]
 8026cec:	f001 faca 	bl	8028284 <_Bfree>
 8026cf0:	9906      	ldr	r1, [sp, #24]
 8026cf2:	9804      	ldr	r0, [sp, #16]
 8026cf4:	f001 fac6 	bl	8028284 <_Bfree>
 8026cf8:	990d      	ldr	r1, [sp, #52]	; 0x34
 8026cfa:	9804      	ldr	r0, [sp, #16]
 8026cfc:	f001 fac2 	bl	8028284 <_Bfree>
 8026d00:	9905      	ldr	r1, [sp, #20]
 8026d02:	9804      	ldr	r0, [sp, #16]
 8026d04:	f001 fabe 	bl	8028284 <_Bfree>
 8026d08:	e5b9      	b.n	802687e <_strtod_l+0x76>
 8026d0a:	2300      	movs	r3, #0
 8026d0c:	0030      	movs	r0, r6
 8026d0e:	0039      	movs	r1, r7
 8026d10:	4d35      	ldr	r5, [pc, #212]	; (8026de8 <_strtod_l+0x5e0>)
 8026d12:	1124      	asrs	r4, r4, #4
 8026d14:	9307      	str	r3, [sp, #28]
 8026d16:	2c01      	cmp	r4, #1
 8026d18:	dc1e      	bgt.n	8026d58 <_strtod_l+0x550>
 8026d1a:	2b00      	cmp	r3, #0
 8026d1c:	d001      	beq.n	8026d22 <_strtod_l+0x51a>
 8026d1e:	0006      	movs	r6, r0
 8026d20:	000f      	movs	r7, r1
 8026d22:	4b32      	ldr	r3, [pc, #200]	; (8026dec <_strtod_l+0x5e4>)
 8026d24:	9a07      	ldr	r2, [sp, #28]
 8026d26:	18ff      	adds	r7, r7, r3
 8026d28:	4b2f      	ldr	r3, [pc, #188]	; (8026de8 <_strtod_l+0x5e0>)
 8026d2a:	00d2      	lsls	r2, r2, #3
 8026d2c:	189d      	adds	r5, r3, r2
 8026d2e:	6828      	ldr	r0, [r5, #0]
 8026d30:	6869      	ldr	r1, [r5, #4]
 8026d32:	0032      	movs	r2, r6
 8026d34:	003b      	movs	r3, r7
 8026d36:	f7e0 fcd9 	bl	80076ec <__aeabi_dmul>
 8026d3a:	4b26      	ldr	r3, [pc, #152]	; (8026dd4 <_strtod_l+0x5cc>)
 8026d3c:	4a2c      	ldr	r2, [pc, #176]	; (8026df0 <_strtod_l+0x5e8>)
 8026d3e:	0006      	movs	r6, r0
 8026d40:	400b      	ands	r3, r1
 8026d42:	4293      	cmp	r3, r2
 8026d44:	d8be      	bhi.n	8026cc4 <_strtod_l+0x4bc>
 8026d46:	4a2b      	ldr	r2, [pc, #172]	; (8026df4 <_strtod_l+0x5ec>)
 8026d48:	4293      	cmp	r3, r2
 8026d4a:	d913      	bls.n	8026d74 <_strtod_l+0x56c>
 8026d4c:	2601      	movs	r6, #1
 8026d4e:	4f2a      	ldr	r7, [pc, #168]	; (8026df8 <_strtod_l+0x5f0>)
 8026d50:	4276      	negs	r6, r6
 8026d52:	2300      	movs	r3, #0
 8026d54:	9307      	str	r3, [sp, #28]
 8026d56:	e088      	b.n	8026e6a <_strtod_l+0x662>
 8026d58:	2201      	movs	r2, #1
 8026d5a:	4214      	tst	r4, r2
 8026d5c:	d004      	beq.n	8026d68 <_strtod_l+0x560>
 8026d5e:	682a      	ldr	r2, [r5, #0]
 8026d60:	686b      	ldr	r3, [r5, #4]
 8026d62:	f7e0 fcc3 	bl	80076ec <__aeabi_dmul>
 8026d66:	2301      	movs	r3, #1
 8026d68:	9a07      	ldr	r2, [sp, #28]
 8026d6a:	1064      	asrs	r4, r4, #1
 8026d6c:	3201      	adds	r2, #1
 8026d6e:	9207      	str	r2, [sp, #28]
 8026d70:	3508      	adds	r5, #8
 8026d72:	e7d0      	b.n	8026d16 <_strtod_l+0x50e>
 8026d74:	23d4      	movs	r3, #212	; 0xd4
 8026d76:	049b      	lsls	r3, r3, #18
 8026d78:	18cf      	adds	r7, r1, r3
 8026d7a:	e7ea      	b.n	8026d52 <_strtod_l+0x54a>
 8026d7c:	2c00      	cmp	r4, #0
 8026d7e:	d0e8      	beq.n	8026d52 <_strtod_l+0x54a>
 8026d80:	4264      	negs	r4, r4
 8026d82:	230f      	movs	r3, #15
 8026d84:	0022      	movs	r2, r4
 8026d86:	401a      	ands	r2, r3
 8026d88:	421c      	tst	r4, r3
 8026d8a:	d00a      	beq.n	8026da2 <_strtod_l+0x59a>
 8026d8c:	4b15      	ldr	r3, [pc, #84]	; (8026de4 <_strtod_l+0x5dc>)
 8026d8e:	00d2      	lsls	r2, r2, #3
 8026d90:	189b      	adds	r3, r3, r2
 8026d92:	0030      	movs	r0, r6
 8026d94:	681a      	ldr	r2, [r3, #0]
 8026d96:	685b      	ldr	r3, [r3, #4]
 8026d98:	0039      	movs	r1, r7
 8026d9a:	f7e0 f8ad 	bl	8006ef8 <__aeabi_ddiv>
 8026d9e:	0006      	movs	r6, r0
 8026da0:	000f      	movs	r7, r1
 8026da2:	1124      	asrs	r4, r4, #4
 8026da4:	d0d5      	beq.n	8026d52 <_strtod_l+0x54a>
 8026da6:	2c1f      	cmp	r4, #31
 8026da8:	dd28      	ble.n	8026dfc <_strtod_l+0x5f4>
 8026daa:	2300      	movs	r3, #0
 8026dac:	9305      	str	r3, [sp, #20]
 8026dae:	9306      	str	r3, [sp, #24]
 8026db0:	930d      	str	r3, [sp, #52]	; 0x34
 8026db2:	9308      	str	r3, [sp, #32]
 8026db4:	2322      	movs	r3, #34	; 0x22
 8026db6:	9a04      	ldr	r2, [sp, #16]
 8026db8:	2600      	movs	r6, #0
 8026dba:	6013      	str	r3, [r2, #0]
 8026dbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8026dbe:	2700      	movs	r7, #0
 8026dc0:	2b00      	cmp	r3, #0
 8026dc2:	d18d      	bne.n	8026ce0 <_strtod_l+0x4d8>
 8026dc4:	e55b      	b.n	802687e <_strtod_l+0x76>
 8026dc6:	46c0      	nop			; (mov r8, r8)
 8026dc8:	00004e1f 	.word	0x00004e1f
 8026dcc:	0802b62a 	.word	0x0802b62a
 8026dd0:	0802b644 	.word	0x0802b644
 8026dd4:	7ff00000 	.word	0x7ff00000
 8026dd8:	0802b621 	.word	0x0802b621
 8026ddc:	0802b624 	.word	0x0802b624
 8026de0:	0802b734 	.word	0x0802b734
 8026de4:	0802b828 	.word	0x0802b828
 8026de8:	0802b800 	.word	0x0802b800
 8026dec:	fcb00000 	.word	0xfcb00000
 8026df0:	7ca00000 	.word	0x7ca00000
 8026df4:	7c900000 	.word	0x7c900000
 8026df8:	7fefffff 	.word	0x7fefffff
 8026dfc:	2310      	movs	r3, #16
 8026dfe:	0022      	movs	r2, r4
 8026e00:	401a      	ands	r2, r3
 8026e02:	9207      	str	r2, [sp, #28]
 8026e04:	421c      	tst	r4, r3
 8026e06:	d001      	beq.n	8026e0c <_strtod_l+0x604>
 8026e08:	335a      	adds	r3, #90	; 0x5a
 8026e0a:	9307      	str	r3, [sp, #28]
 8026e0c:	0030      	movs	r0, r6
 8026e0e:	0039      	movs	r1, r7
 8026e10:	2300      	movs	r3, #0
 8026e12:	4dc4      	ldr	r5, [pc, #784]	; (8027124 <_strtod_l+0x91c>)
 8026e14:	2201      	movs	r2, #1
 8026e16:	4214      	tst	r4, r2
 8026e18:	d004      	beq.n	8026e24 <_strtod_l+0x61c>
 8026e1a:	682a      	ldr	r2, [r5, #0]
 8026e1c:	686b      	ldr	r3, [r5, #4]
 8026e1e:	f7e0 fc65 	bl	80076ec <__aeabi_dmul>
 8026e22:	2301      	movs	r3, #1
 8026e24:	1064      	asrs	r4, r4, #1
 8026e26:	3508      	adds	r5, #8
 8026e28:	2c00      	cmp	r4, #0
 8026e2a:	d1f3      	bne.n	8026e14 <_strtod_l+0x60c>
 8026e2c:	2b00      	cmp	r3, #0
 8026e2e:	d001      	beq.n	8026e34 <_strtod_l+0x62c>
 8026e30:	0006      	movs	r6, r0
 8026e32:	000f      	movs	r7, r1
 8026e34:	9b07      	ldr	r3, [sp, #28]
 8026e36:	2b00      	cmp	r3, #0
 8026e38:	d00f      	beq.n	8026e5a <_strtod_l+0x652>
 8026e3a:	236b      	movs	r3, #107	; 0x6b
 8026e3c:	007a      	lsls	r2, r7, #1
 8026e3e:	0d52      	lsrs	r2, r2, #21
 8026e40:	0039      	movs	r1, r7
 8026e42:	1a9b      	subs	r3, r3, r2
 8026e44:	2b00      	cmp	r3, #0
 8026e46:	dd08      	ble.n	8026e5a <_strtod_l+0x652>
 8026e48:	2b1f      	cmp	r3, #31
 8026e4a:	dc00      	bgt.n	8026e4e <_strtod_l+0x646>
 8026e4c:	e121      	b.n	8027092 <_strtod_l+0x88a>
 8026e4e:	2600      	movs	r6, #0
 8026e50:	2b34      	cmp	r3, #52	; 0x34
 8026e52:	dc00      	bgt.n	8026e56 <_strtod_l+0x64e>
 8026e54:	e116      	b.n	8027084 <_strtod_l+0x87c>
 8026e56:	27dc      	movs	r7, #220	; 0xdc
 8026e58:	04bf      	lsls	r7, r7, #18
 8026e5a:	2200      	movs	r2, #0
 8026e5c:	2300      	movs	r3, #0
 8026e5e:	0030      	movs	r0, r6
 8026e60:	0039      	movs	r1, r7
 8026e62:	f7df fb5f 	bl	8006524 <__aeabi_dcmpeq>
 8026e66:	2800      	cmp	r0, #0
 8026e68:	d19f      	bne.n	8026daa <_strtod_l+0x5a2>
 8026e6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8026e6c:	9a08      	ldr	r2, [sp, #32]
 8026e6e:	9300      	str	r3, [sp, #0]
 8026e70:	9910      	ldr	r1, [sp, #64]	; 0x40
 8026e72:	9b05      	ldr	r3, [sp, #20]
 8026e74:	9804      	ldr	r0, [sp, #16]
 8026e76:	f001 fa6d 	bl	8028354 <__s2b>
 8026e7a:	900d      	str	r0, [sp, #52]	; 0x34
 8026e7c:	2800      	cmp	r0, #0
 8026e7e:	d100      	bne.n	8026e82 <_strtod_l+0x67a>
 8026e80:	e720      	b.n	8026cc4 <_strtod_l+0x4bc>
 8026e82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8026e84:	9906      	ldr	r1, [sp, #24]
 8026e86:	17da      	asrs	r2, r3, #31
 8026e88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8026e8a:	1a5b      	subs	r3, r3, r1
 8026e8c:	401a      	ands	r2, r3
 8026e8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8026e90:	9215      	str	r2, [sp, #84]	; 0x54
 8026e92:	43db      	mvns	r3, r3
 8026e94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8026e96:	17db      	asrs	r3, r3, #31
 8026e98:	401a      	ands	r2, r3
 8026e9a:	2300      	movs	r3, #0
 8026e9c:	9218      	str	r2, [sp, #96]	; 0x60
 8026e9e:	9305      	str	r3, [sp, #20]
 8026ea0:	9306      	str	r3, [sp, #24]
 8026ea2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8026ea4:	9804      	ldr	r0, [sp, #16]
 8026ea6:	6859      	ldr	r1, [r3, #4]
 8026ea8:	f001 f9a8 	bl	80281fc <_Balloc>
 8026eac:	9008      	str	r0, [sp, #32]
 8026eae:	2800      	cmp	r0, #0
 8026eb0:	d100      	bne.n	8026eb4 <_strtod_l+0x6ac>
 8026eb2:	e70c      	b.n	8026cce <_strtod_l+0x4c6>
 8026eb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8026eb6:	300c      	adds	r0, #12
 8026eb8:	0019      	movs	r1, r3
 8026eba:	691a      	ldr	r2, [r3, #16]
 8026ebc:	310c      	adds	r1, #12
 8026ebe:	3202      	adds	r2, #2
 8026ec0:	0092      	lsls	r2, r2, #2
 8026ec2:	f000 fdb6 	bl	8027a32 <memcpy>
 8026ec6:	ab1e      	add	r3, sp, #120	; 0x78
 8026ec8:	9301      	str	r3, [sp, #4]
 8026eca:	ab1d      	add	r3, sp, #116	; 0x74
 8026ecc:	9300      	str	r3, [sp, #0]
 8026ece:	0032      	movs	r2, r6
 8026ed0:	003b      	movs	r3, r7
 8026ed2:	9804      	ldr	r0, [sp, #16]
 8026ed4:	9610      	str	r6, [sp, #64]	; 0x40
 8026ed6:	9711      	str	r7, [sp, #68]	; 0x44
 8026ed8:	f001 fd7e 	bl	80289d8 <__d2b>
 8026edc:	901c      	str	r0, [sp, #112]	; 0x70
 8026ede:	2800      	cmp	r0, #0
 8026ee0:	d100      	bne.n	8026ee4 <_strtod_l+0x6dc>
 8026ee2:	e6f4      	b.n	8026cce <_strtod_l+0x4c6>
 8026ee4:	2101      	movs	r1, #1
 8026ee6:	9804      	ldr	r0, [sp, #16]
 8026ee8:	f001 fac8 	bl	802847c <__i2b>
 8026eec:	9006      	str	r0, [sp, #24]
 8026eee:	2800      	cmp	r0, #0
 8026ef0:	d100      	bne.n	8026ef4 <_strtod_l+0x6ec>
 8026ef2:	e6ec      	b.n	8026cce <_strtod_l+0x4c6>
 8026ef4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8026ef6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8026ef8:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8026efa:	1ad4      	subs	r4, r2, r3
 8026efc:	2b00      	cmp	r3, #0
 8026efe:	db01      	blt.n	8026f04 <_strtod_l+0x6fc>
 8026f00:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8026f02:	195d      	adds	r5, r3, r5
 8026f04:	9907      	ldr	r1, [sp, #28]
 8026f06:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8026f08:	1a5b      	subs	r3, r3, r1
 8026f0a:	2136      	movs	r1, #54	; 0x36
 8026f0c:	189b      	adds	r3, r3, r2
 8026f0e:	1a8a      	subs	r2, r1, r2
 8026f10:	4985      	ldr	r1, [pc, #532]	; (8027128 <_strtod_l+0x920>)
 8026f12:	2001      	movs	r0, #1
 8026f14:	468c      	mov	ip, r1
 8026f16:	2100      	movs	r1, #0
 8026f18:	3b01      	subs	r3, #1
 8026f1a:	9114      	str	r1, [sp, #80]	; 0x50
 8026f1c:	9012      	str	r0, [sp, #72]	; 0x48
 8026f1e:	4563      	cmp	r3, ip
 8026f20:	da07      	bge.n	8026f32 <_strtod_l+0x72a>
 8026f22:	4661      	mov	r1, ip
 8026f24:	1ac9      	subs	r1, r1, r3
 8026f26:	1a52      	subs	r2, r2, r1
 8026f28:	291f      	cmp	r1, #31
 8026f2a:	dd00      	ble.n	8026f2e <_strtod_l+0x726>
 8026f2c:	e0b6      	b.n	802709c <_strtod_l+0x894>
 8026f2e:	4088      	lsls	r0, r1
 8026f30:	9012      	str	r0, [sp, #72]	; 0x48
 8026f32:	18ab      	adds	r3, r5, r2
 8026f34:	930c      	str	r3, [sp, #48]	; 0x30
 8026f36:	18a4      	adds	r4, r4, r2
 8026f38:	9b07      	ldr	r3, [sp, #28]
 8026f3a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8026f3c:	191c      	adds	r4, r3, r4
 8026f3e:	002b      	movs	r3, r5
 8026f40:	4295      	cmp	r5, r2
 8026f42:	dd00      	ble.n	8026f46 <_strtod_l+0x73e>
 8026f44:	0013      	movs	r3, r2
 8026f46:	42a3      	cmp	r3, r4
 8026f48:	dd00      	ble.n	8026f4c <_strtod_l+0x744>
 8026f4a:	0023      	movs	r3, r4
 8026f4c:	2b00      	cmp	r3, #0
 8026f4e:	dd04      	ble.n	8026f5a <_strtod_l+0x752>
 8026f50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8026f52:	1ae4      	subs	r4, r4, r3
 8026f54:	1ad2      	subs	r2, r2, r3
 8026f56:	920c      	str	r2, [sp, #48]	; 0x30
 8026f58:	1aed      	subs	r5, r5, r3
 8026f5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8026f5c:	2b00      	cmp	r3, #0
 8026f5e:	dd17      	ble.n	8026f90 <_strtod_l+0x788>
 8026f60:	001a      	movs	r2, r3
 8026f62:	9906      	ldr	r1, [sp, #24]
 8026f64:	9804      	ldr	r0, [sp, #16]
 8026f66:	f001 fb51 	bl	802860c <__pow5mult>
 8026f6a:	9006      	str	r0, [sp, #24]
 8026f6c:	2800      	cmp	r0, #0
 8026f6e:	d100      	bne.n	8026f72 <_strtod_l+0x76a>
 8026f70:	e6ad      	b.n	8026cce <_strtod_l+0x4c6>
 8026f72:	0001      	movs	r1, r0
 8026f74:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8026f76:	9804      	ldr	r0, [sp, #16]
 8026f78:	f001 fa98 	bl	80284ac <__multiply>
 8026f7c:	900e      	str	r0, [sp, #56]	; 0x38
 8026f7e:	2800      	cmp	r0, #0
 8026f80:	d100      	bne.n	8026f84 <_strtod_l+0x77c>
 8026f82:	e6a4      	b.n	8026cce <_strtod_l+0x4c6>
 8026f84:	991c      	ldr	r1, [sp, #112]	; 0x70
 8026f86:	9804      	ldr	r0, [sp, #16]
 8026f88:	f001 f97c 	bl	8028284 <_Bfree>
 8026f8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8026f8e:	931c      	str	r3, [sp, #112]	; 0x70
 8026f90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8026f92:	2b00      	cmp	r3, #0
 8026f94:	dd00      	ble.n	8026f98 <_strtod_l+0x790>
 8026f96:	e087      	b.n	80270a8 <_strtod_l+0x8a0>
 8026f98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8026f9a:	2b00      	cmp	r3, #0
 8026f9c:	dd08      	ble.n	8026fb0 <_strtod_l+0x7a8>
 8026f9e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8026fa0:	9908      	ldr	r1, [sp, #32]
 8026fa2:	9804      	ldr	r0, [sp, #16]
 8026fa4:	f001 fb32 	bl	802860c <__pow5mult>
 8026fa8:	9008      	str	r0, [sp, #32]
 8026faa:	2800      	cmp	r0, #0
 8026fac:	d100      	bne.n	8026fb0 <_strtod_l+0x7a8>
 8026fae:	e68e      	b.n	8026cce <_strtod_l+0x4c6>
 8026fb0:	2c00      	cmp	r4, #0
 8026fb2:	dd08      	ble.n	8026fc6 <_strtod_l+0x7be>
 8026fb4:	0022      	movs	r2, r4
 8026fb6:	9908      	ldr	r1, [sp, #32]
 8026fb8:	9804      	ldr	r0, [sp, #16]
 8026fba:	f001 fb83 	bl	80286c4 <__lshift>
 8026fbe:	9008      	str	r0, [sp, #32]
 8026fc0:	2800      	cmp	r0, #0
 8026fc2:	d100      	bne.n	8026fc6 <_strtod_l+0x7be>
 8026fc4:	e683      	b.n	8026cce <_strtod_l+0x4c6>
 8026fc6:	2d00      	cmp	r5, #0
 8026fc8:	dd08      	ble.n	8026fdc <_strtod_l+0x7d4>
 8026fca:	002a      	movs	r2, r5
 8026fcc:	9906      	ldr	r1, [sp, #24]
 8026fce:	9804      	ldr	r0, [sp, #16]
 8026fd0:	f001 fb78 	bl	80286c4 <__lshift>
 8026fd4:	9006      	str	r0, [sp, #24]
 8026fd6:	2800      	cmp	r0, #0
 8026fd8:	d100      	bne.n	8026fdc <_strtod_l+0x7d4>
 8026fda:	e678      	b.n	8026cce <_strtod_l+0x4c6>
 8026fdc:	9a08      	ldr	r2, [sp, #32]
 8026fde:	991c      	ldr	r1, [sp, #112]	; 0x70
 8026fe0:	9804      	ldr	r0, [sp, #16]
 8026fe2:	f001 fbf9 	bl	80287d8 <__mdiff>
 8026fe6:	9005      	str	r0, [sp, #20]
 8026fe8:	2800      	cmp	r0, #0
 8026fea:	d100      	bne.n	8026fee <_strtod_l+0x7e6>
 8026fec:	e66f      	b.n	8026cce <_strtod_l+0x4c6>
 8026fee:	2200      	movs	r2, #0
 8026ff0:	68c3      	ldr	r3, [r0, #12]
 8026ff2:	9906      	ldr	r1, [sp, #24]
 8026ff4:	60c2      	str	r2, [r0, #12]
 8026ff6:	930c      	str	r3, [sp, #48]	; 0x30
 8026ff8:	f001 fbd2 	bl	80287a0 <__mcmp>
 8026ffc:	2800      	cmp	r0, #0
 8026ffe:	da5d      	bge.n	80270bc <_strtod_l+0x8b4>
 8027000:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8027002:	4333      	orrs	r3, r6
 8027004:	d000      	beq.n	8027008 <_strtod_l+0x800>
 8027006:	e088      	b.n	802711a <_strtod_l+0x912>
 8027008:	033b      	lsls	r3, r7, #12
 802700a:	d000      	beq.n	802700e <_strtod_l+0x806>
 802700c:	e085      	b.n	802711a <_strtod_l+0x912>
 802700e:	22d6      	movs	r2, #214	; 0xd6
 8027010:	4b46      	ldr	r3, [pc, #280]	; (802712c <_strtod_l+0x924>)
 8027012:	04d2      	lsls	r2, r2, #19
 8027014:	403b      	ands	r3, r7
 8027016:	4293      	cmp	r3, r2
 8027018:	d97f      	bls.n	802711a <_strtod_l+0x912>
 802701a:	9b05      	ldr	r3, [sp, #20]
 802701c:	695b      	ldr	r3, [r3, #20]
 802701e:	2b00      	cmp	r3, #0
 8027020:	d103      	bne.n	802702a <_strtod_l+0x822>
 8027022:	9b05      	ldr	r3, [sp, #20]
 8027024:	691b      	ldr	r3, [r3, #16]
 8027026:	2b01      	cmp	r3, #1
 8027028:	dd77      	ble.n	802711a <_strtod_l+0x912>
 802702a:	9905      	ldr	r1, [sp, #20]
 802702c:	2201      	movs	r2, #1
 802702e:	9804      	ldr	r0, [sp, #16]
 8027030:	f001 fb48 	bl	80286c4 <__lshift>
 8027034:	9906      	ldr	r1, [sp, #24]
 8027036:	9005      	str	r0, [sp, #20]
 8027038:	f001 fbb2 	bl	80287a0 <__mcmp>
 802703c:	2800      	cmp	r0, #0
 802703e:	dd6c      	ble.n	802711a <_strtod_l+0x912>
 8027040:	9907      	ldr	r1, [sp, #28]
 8027042:	003b      	movs	r3, r7
 8027044:	4a39      	ldr	r2, [pc, #228]	; (802712c <_strtod_l+0x924>)
 8027046:	2900      	cmp	r1, #0
 8027048:	d100      	bne.n	802704c <_strtod_l+0x844>
 802704a:	e094      	b.n	8027176 <_strtod_l+0x96e>
 802704c:	0011      	movs	r1, r2
 802704e:	20d6      	movs	r0, #214	; 0xd6
 8027050:	4039      	ands	r1, r7
 8027052:	04c0      	lsls	r0, r0, #19
 8027054:	4281      	cmp	r1, r0
 8027056:	dd00      	ble.n	802705a <_strtod_l+0x852>
 8027058:	e08d      	b.n	8027176 <_strtod_l+0x96e>
 802705a:	23dc      	movs	r3, #220	; 0xdc
 802705c:	049b      	lsls	r3, r3, #18
 802705e:	4299      	cmp	r1, r3
 8027060:	dc00      	bgt.n	8027064 <_strtod_l+0x85c>
 8027062:	e6a7      	b.n	8026db4 <_strtod_l+0x5ac>
 8027064:	0030      	movs	r0, r6
 8027066:	0039      	movs	r1, r7
 8027068:	4b31      	ldr	r3, [pc, #196]	; (8027130 <_strtod_l+0x928>)
 802706a:	2200      	movs	r2, #0
 802706c:	f7e0 fb3e 	bl	80076ec <__aeabi_dmul>
 8027070:	4b2e      	ldr	r3, [pc, #184]	; (802712c <_strtod_l+0x924>)
 8027072:	0006      	movs	r6, r0
 8027074:	000f      	movs	r7, r1
 8027076:	420b      	tst	r3, r1
 8027078:	d000      	beq.n	802707c <_strtod_l+0x874>
 802707a:	e631      	b.n	8026ce0 <_strtod_l+0x4d8>
 802707c:	2322      	movs	r3, #34	; 0x22
 802707e:	9a04      	ldr	r2, [sp, #16]
 8027080:	6013      	str	r3, [r2, #0]
 8027082:	e62d      	b.n	8026ce0 <_strtod_l+0x4d8>
 8027084:	234b      	movs	r3, #75	; 0x4b
 8027086:	1a9a      	subs	r2, r3, r2
 8027088:	3b4c      	subs	r3, #76	; 0x4c
 802708a:	4093      	lsls	r3, r2
 802708c:	4019      	ands	r1, r3
 802708e:	000f      	movs	r7, r1
 8027090:	e6e3      	b.n	8026e5a <_strtod_l+0x652>
 8027092:	2201      	movs	r2, #1
 8027094:	4252      	negs	r2, r2
 8027096:	409a      	lsls	r2, r3
 8027098:	4016      	ands	r6, r2
 802709a:	e6de      	b.n	8026e5a <_strtod_l+0x652>
 802709c:	4925      	ldr	r1, [pc, #148]	; (8027134 <_strtod_l+0x92c>)
 802709e:	1acb      	subs	r3, r1, r3
 80270a0:	0001      	movs	r1, r0
 80270a2:	4099      	lsls	r1, r3
 80270a4:	9114      	str	r1, [sp, #80]	; 0x50
 80270a6:	e743      	b.n	8026f30 <_strtod_l+0x728>
 80270a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80270aa:	991c      	ldr	r1, [sp, #112]	; 0x70
 80270ac:	9804      	ldr	r0, [sp, #16]
 80270ae:	f001 fb09 	bl	80286c4 <__lshift>
 80270b2:	901c      	str	r0, [sp, #112]	; 0x70
 80270b4:	2800      	cmp	r0, #0
 80270b6:	d000      	beq.n	80270ba <_strtod_l+0x8b2>
 80270b8:	e76e      	b.n	8026f98 <_strtod_l+0x790>
 80270ba:	e608      	b.n	8026cce <_strtod_l+0x4c6>
 80270bc:	970e      	str	r7, [sp, #56]	; 0x38
 80270be:	2800      	cmp	r0, #0
 80270c0:	d177      	bne.n	80271b2 <_strtod_l+0x9aa>
 80270c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80270c4:	033b      	lsls	r3, r7, #12
 80270c6:	0b1b      	lsrs	r3, r3, #12
 80270c8:	2a00      	cmp	r2, #0
 80270ca:	d039      	beq.n	8027140 <_strtod_l+0x938>
 80270cc:	4a1a      	ldr	r2, [pc, #104]	; (8027138 <_strtod_l+0x930>)
 80270ce:	4293      	cmp	r3, r2
 80270d0:	d139      	bne.n	8027146 <_strtod_l+0x93e>
 80270d2:	2101      	movs	r1, #1
 80270d4:	9b07      	ldr	r3, [sp, #28]
 80270d6:	4249      	negs	r1, r1
 80270d8:	0032      	movs	r2, r6
 80270da:	0008      	movs	r0, r1
 80270dc:	2b00      	cmp	r3, #0
 80270de:	d00b      	beq.n	80270f8 <_strtod_l+0x8f0>
 80270e0:	24d4      	movs	r4, #212	; 0xd4
 80270e2:	4b12      	ldr	r3, [pc, #72]	; (802712c <_strtod_l+0x924>)
 80270e4:	0008      	movs	r0, r1
 80270e6:	403b      	ands	r3, r7
 80270e8:	04e4      	lsls	r4, r4, #19
 80270ea:	42a3      	cmp	r3, r4
 80270ec:	d804      	bhi.n	80270f8 <_strtod_l+0x8f0>
 80270ee:	306c      	adds	r0, #108	; 0x6c
 80270f0:	0d1b      	lsrs	r3, r3, #20
 80270f2:	1ac3      	subs	r3, r0, r3
 80270f4:	4099      	lsls	r1, r3
 80270f6:	0008      	movs	r0, r1
 80270f8:	4282      	cmp	r2, r0
 80270fa:	d124      	bne.n	8027146 <_strtod_l+0x93e>
 80270fc:	4b0f      	ldr	r3, [pc, #60]	; (802713c <_strtod_l+0x934>)
 80270fe:	990e      	ldr	r1, [sp, #56]	; 0x38
 8027100:	4299      	cmp	r1, r3
 8027102:	d102      	bne.n	802710a <_strtod_l+0x902>
 8027104:	3201      	adds	r2, #1
 8027106:	d100      	bne.n	802710a <_strtod_l+0x902>
 8027108:	e5e1      	b.n	8026cce <_strtod_l+0x4c6>
 802710a:	4b08      	ldr	r3, [pc, #32]	; (802712c <_strtod_l+0x924>)
 802710c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 802710e:	2600      	movs	r6, #0
 8027110:	401a      	ands	r2, r3
 8027112:	0013      	movs	r3, r2
 8027114:	2280      	movs	r2, #128	; 0x80
 8027116:	0352      	lsls	r2, r2, #13
 8027118:	189f      	adds	r7, r3, r2
 802711a:	9b07      	ldr	r3, [sp, #28]
 802711c:	2b00      	cmp	r3, #0
 802711e:	d1a1      	bne.n	8027064 <_strtod_l+0x85c>
 8027120:	e5de      	b.n	8026ce0 <_strtod_l+0x4d8>
 8027122:	46c0      	nop			; (mov r8, r8)
 8027124:	0802b658 	.word	0x0802b658
 8027128:	fffffc02 	.word	0xfffffc02
 802712c:	7ff00000 	.word	0x7ff00000
 8027130:	39500000 	.word	0x39500000
 8027134:	fffffbe2 	.word	0xfffffbe2
 8027138:	000fffff 	.word	0x000fffff
 802713c:	7fefffff 	.word	0x7fefffff
 8027140:	4333      	orrs	r3, r6
 8027142:	d100      	bne.n	8027146 <_strtod_l+0x93e>
 8027144:	e77c      	b.n	8027040 <_strtod_l+0x838>
 8027146:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8027148:	2b00      	cmp	r3, #0
 802714a:	d01d      	beq.n	8027188 <_strtod_l+0x980>
 802714c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 802714e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8027150:	4213      	tst	r3, r2
 8027152:	d0e2      	beq.n	802711a <_strtod_l+0x912>
 8027154:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8027156:	0030      	movs	r0, r6
 8027158:	0039      	movs	r1, r7
 802715a:	9a07      	ldr	r2, [sp, #28]
 802715c:	2b00      	cmp	r3, #0
 802715e:	d017      	beq.n	8027190 <_strtod_l+0x988>
 8027160:	f7ff fb3a 	bl	80267d8 <sulp>
 8027164:	0002      	movs	r2, r0
 8027166:	000b      	movs	r3, r1
 8027168:	9810      	ldr	r0, [sp, #64]	; 0x40
 802716a:	9911      	ldr	r1, [sp, #68]	; 0x44
 802716c:	f7df fb64 	bl	8006838 <__aeabi_dadd>
 8027170:	0006      	movs	r6, r0
 8027172:	000f      	movs	r7, r1
 8027174:	e7d1      	b.n	802711a <_strtod_l+0x912>
 8027176:	2601      	movs	r6, #1
 8027178:	4013      	ands	r3, r2
 802717a:	4a98      	ldr	r2, [pc, #608]	; (80273dc <_strtod_l+0xbd4>)
 802717c:	4276      	negs	r6, r6
 802717e:	189b      	adds	r3, r3, r2
 8027180:	4a97      	ldr	r2, [pc, #604]	; (80273e0 <_strtod_l+0xbd8>)
 8027182:	431a      	orrs	r2, r3
 8027184:	0017      	movs	r7, r2
 8027186:	e7c8      	b.n	802711a <_strtod_l+0x912>
 8027188:	9b12      	ldr	r3, [sp, #72]	; 0x48
 802718a:	4233      	tst	r3, r6
 802718c:	d0c5      	beq.n	802711a <_strtod_l+0x912>
 802718e:	e7e1      	b.n	8027154 <_strtod_l+0x94c>
 8027190:	f7ff fb22 	bl	80267d8 <sulp>
 8027194:	0002      	movs	r2, r0
 8027196:	000b      	movs	r3, r1
 8027198:	9810      	ldr	r0, [sp, #64]	; 0x40
 802719a:	9911      	ldr	r1, [sp, #68]	; 0x44
 802719c:	f7e0 fd68 	bl	8007c70 <__aeabi_dsub>
 80271a0:	2200      	movs	r2, #0
 80271a2:	2300      	movs	r3, #0
 80271a4:	0006      	movs	r6, r0
 80271a6:	000f      	movs	r7, r1
 80271a8:	f7df f9bc 	bl	8006524 <__aeabi_dcmpeq>
 80271ac:	2800      	cmp	r0, #0
 80271ae:	d0b4      	beq.n	802711a <_strtod_l+0x912>
 80271b0:	e600      	b.n	8026db4 <_strtod_l+0x5ac>
 80271b2:	9906      	ldr	r1, [sp, #24]
 80271b4:	9805      	ldr	r0, [sp, #20]
 80271b6:	f001 fc6f 	bl	8028a98 <__ratio>
 80271ba:	2380      	movs	r3, #128	; 0x80
 80271bc:	2200      	movs	r2, #0
 80271be:	05db      	lsls	r3, r3, #23
 80271c0:	0004      	movs	r4, r0
 80271c2:	000d      	movs	r5, r1
 80271c4:	f7df f9be 	bl	8006544 <__aeabi_dcmple>
 80271c8:	2800      	cmp	r0, #0
 80271ca:	d06d      	beq.n	80272a8 <_strtod_l+0xaa0>
 80271cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80271ce:	2b00      	cmp	r3, #0
 80271d0:	d000      	beq.n	80271d4 <_strtod_l+0x9cc>
 80271d2:	e07e      	b.n	80272d2 <_strtod_l+0xaca>
 80271d4:	2e00      	cmp	r6, #0
 80271d6:	d158      	bne.n	802728a <_strtod_l+0xa82>
 80271d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80271da:	031b      	lsls	r3, r3, #12
 80271dc:	d000      	beq.n	80271e0 <_strtod_l+0x9d8>
 80271de:	e07f      	b.n	80272e0 <_strtod_l+0xad8>
 80271e0:	2200      	movs	r2, #0
 80271e2:	0020      	movs	r0, r4
 80271e4:	0029      	movs	r1, r5
 80271e6:	4b7f      	ldr	r3, [pc, #508]	; (80273e4 <_strtod_l+0xbdc>)
 80271e8:	f7df f9a2 	bl	8006530 <__aeabi_dcmplt>
 80271ec:	2800      	cmp	r0, #0
 80271ee:	d158      	bne.n	80272a2 <_strtod_l+0xa9a>
 80271f0:	0020      	movs	r0, r4
 80271f2:	0029      	movs	r1, r5
 80271f4:	2200      	movs	r2, #0
 80271f6:	4b7c      	ldr	r3, [pc, #496]	; (80273e8 <_strtod_l+0xbe0>)
 80271f8:	f7e0 fa78 	bl	80076ec <__aeabi_dmul>
 80271fc:	0004      	movs	r4, r0
 80271fe:	000d      	movs	r5, r1
 8027200:	2380      	movs	r3, #128	; 0x80
 8027202:	061b      	lsls	r3, r3, #24
 8027204:	940a      	str	r4, [sp, #40]	; 0x28
 8027206:	18eb      	adds	r3, r5, r3
 8027208:	930b      	str	r3, [sp, #44]	; 0x2c
 802720a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 802720c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802720e:	9212      	str	r2, [sp, #72]	; 0x48
 8027210:	9313      	str	r3, [sp, #76]	; 0x4c
 8027212:	4a76      	ldr	r2, [pc, #472]	; (80273ec <_strtod_l+0xbe4>)
 8027214:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8027216:	4013      	ands	r3, r2
 8027218:	9314      	str	r3, [sp, #80]	; 0x50
 802721a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 802721c:	4b74      	ldr	r3, [pc, #464]	; (80273f0 <_strtod_l+0xbe8>)
 802721e:	429a      	cmp	r2, r3
 8027220:	d000      	beq.n	8027224 <_strtod_l+0xa1c>
 8027222:	e091      	b.n	8027348 <_strtod_l+0xb40>
 8027224:	4a73      	ldr	r2, [pc, #460]	; (80273f4 <_strtod_l+0xbec>)
 8027226:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8027228:	4694      	mov	ip, r2
 802722a:	4463      	add	r3, ip
 802722c:	001f      	movs	r7, r3
 802722e:	0030      	movs	r0, r6
 8027230:	0019      	movs	r1, r3
 8027232:	f001 fb69 	bl	8028908 <__ulp>
 8027236:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8027238:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802723a:	f7e0 fa57 	bl	80076ec <__aeabi_dmul>
 802723e:	0032      	movs	r2, r6
 8027240:	003b      	movs	r3, r7
 8027242:	f7df faf9 	bl	8006838 <__aeabi_dadd>
 8027246:	4a69      	ldr	r2, [pc, #420]	; (80273ec <_strtod_l+0xbe4>)
 8027248:	4b6b      	ldr	r3, [pc, #428]	; (80273f8 <_strtod_l+0xbf0>)
 802724a:	0006      	movs	r6, r0
 802724c:	400a      	ands	r2, r1
 802724e:	429a      	cmp	r2, r3
 8027250:	d949      	bls.n	80272e6 <_strtod_l+0xade>
 8027252:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8027254:	4b69      	ldr	r3, [pc, #420]	; (80273fc <_strtod_l+0xbf4>)
 8027256:	429a      	cmp	r2, r3
 8027258:	d103      	bne.n	8027262 <_strtod_l+0xa5a>
 802725a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 802725c:	3301      	adds	r3, #1
 802725e:	d100      	bne.n	8027262 <_strtod_l+0xa5a>
 8027260:	e535      	b.n	8026cce <_strtod_l+0x4c6>
 8027262:	2601      	movs	r6, #1
 8027264:	4f65      	ldr	r7, [pc, #404]	; (80273fc <_strtod_l+0xbf4>)
 8027266:	4276      	negs	r6, r6
 8027268:	991c      	ldr	r1, [sp, #112]	; 0x70
 802726a:	9804      	ldr	r0, [sp, #16]
 802726c:	f001 f80a 	bl	8028284 <_Bfree>
 8027270:	9908      	ldr	r1, [sp, #32]
 8027272:	9804      	ldr	r0, [sp, #16]
 8027274:	f001 f806 	bl	8028284 <_Bfree>
 8027278:	9906      	ldr	r1, [sp, #24]
 802727a:	9804      	ldr	r0, [sp, #16]
 802727c:	f001 f802 	bl	8028284 <_Bfree>
 8027280:	9905      	ldr	r1, [sp, #20]
 8027282:	9804      	ldr	r0, [sp, #16]
 8027284:	f000 fffe 	bl	8028284 <_Bfree>
 8027288:	e60b      	b.n	8026ea2 <_strtod_l+0x69a>
 802728a:	2e01      	cmp	r6, #1
 802728c:	d103      	bne.n	8027296 <_strtod_l+0xa8e>
 802728e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8027290:	2b00      	cmp	r3, #0
 8027292:	d100      	bne.n	8027296 <_strtod_l+0xa8e>
 8027294:	e58e      	b.n	8026db4 <_strtod_l+0x5ac>
 8027296:	2300      	movs	r3, #0
 8027298:	4c59      	ldr	r4, [pc, #356]	; (8027400 <_strtod_l+0xbf8>)
 802729a:	930a      	str	r3, [sp, #40]	; 0x28
 802729c:	940b      	str	r4, [sp, #44]	; 0x2c
 802729e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80272a0:	e01c      	b.n	80272dc <_strtod_l+0xad4>
 80272a2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80272a4:	4d50      	ldr	r5, [pc, #320]	; (80273e8 <_strtod_l+0xbe0>)
 80272a6:	e7ab      	b.n	8027200 <_strtod_l+0x9f8>
 80272a8:	2200      	movs	r2, #0
 80272aa:	0020      	movs	r0, r4
 80272ac:	0029      	movs	r1, r5
 80272ae:	4b4e      	ldr	r3, [pc, #312]	; (80273e8 <_strtod_l+0xbe0>)
 80272b0:	f7e0 fa1c 	bl	80076ec <__aeabi_dmul>
 80272b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80272b6:	0004      	movs	r4, r0
 80272b8:	000b      	movs	r3, r1
 80272ba:	000d      	movs	r5, r1
 80272bc:	2a00      	cmp	r2, #0
 80272be:	d104      	bne.n	80272ca <_strtod_l+0xac2>
 80272c0:	2280      	movs	r2, #128	; 0x80
 80272c2:	0612      	lsls	r2, r2, #24
 80272c4:	900a      	str	r0, [sp, #40]	; 0x28
 80272c6:	188b      	adds	r3, r1, r2
 80272c8:	e79e      	b.n	8027208 <_strtod_l+0xa00>
 80272ca:	0002      	movs	r2, r0
 80272cc:	920a      	str	r2, [sp, #40]	; 0x28
 80272ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80272d0:	e79b      	b.n	802720a <_strtod_l+0xa02>
 80272d2:	2300      	movs	r3, #0
 80272d4:	4c43      	ldr	r4, [pc, #268]	; (80273e4 <_strtod_l+0xbdc>)
 80272d6:	930a      	str	r3, [sp, #40]	; 0x28
 80272d8:	940b      	str	r4, [sp, #44]	; 0x2c
 80272da:	2400      	movs	r4, #0
 80272dc:	4d41      	ldr	r5, [pc, #260]	; (80273e4 <_strtod_l+0xbdc>)
 80272de:	e794      	b.n	802720a <_strtod_l+0xa02>
 80272e0:	2300      	movs	r3, #0
 80272e2:	4c47      	ldr	r4, [pc, #284]	; (8027400 <_strtod_l+0xbf8>)
 80272e4:	e7f7      	b.n	80272d6 <_strtod_l+0xace>
 80272e6:	23d4      	movs	r3, #212	; 0xd4
 80272e8:	049b      	lsls	r3, r3, #18
 80272ea:	18cf      	adds	r7, r1, r3
 80272ec:	9b07      	ldr	r3, [sp, #28]
 80272ee:	970e      	str	r7, [sp, #56]	; 0x38
 80272f0:	2b00      	cmp	r3, #0
 80272f2:	d1b9      	bne.n	8027268 <_strtod_l+0xa60>
 80272f4:	4b3d      	ldr	r3, [pc, #244]	; (80273ec <_strtod_l+0xbe4>)
 80272f6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80272f8:	403b      	ands	r3, r7
 80272fa:	429a      	cmp	r2, r3
 80272fc:	d1b4      	bne.n	8027268 <_strtod_l+0xa60>
 80272fe:	0020      	movs	r0, r4
 8027300:	0029      	movs	r1, r5
 8027302:	f7df f97b 	bl	80065fc <__aeabi_d2lz>
 8027306:	f7df f9b5 	bl	8006674 <__aeabi_l2d>
 802730a:	0002      	movs	r2, r0
 802730c:	000b      	movs	r3, r1
 802730e:	0020      	movs	r0, r4
 8027310:	0029      	movs	r1, r5
 8027312:	f7e0 fcad 	bl	8007c70 <__aeabi_dsub>
 8027316:	033b      	lsls	r3, r7, #12
 8027318:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 802731a:	0b1b      	lsrs	r3, r3, #12
 802731c:	4333      	orrs	r3, r6
 802731e:	4313      	orrs	r3, r2
 8027320:	0004      	movs	r4, r0
 8027322:	000d      	movs	r5, r1
 8027324:	4a37      	ldr	r2, [pc, #220]	; (8027404 <_strtod_l+0xbfc>)
 8027326:	2b00      	cmp	r3, #0
 8027328:	d054      	beq.n	80273d4 <_strtod_l+0xbcc>
 802732a:	4b37      	ldr	r3, [pc, #220]	; (8027408 <_strtod_l+0xc00>)
 802732c:	f7df f900 	bl	8006530 <__aeabi_dcmplt>
 8027330:	2800      	cmp	r0, #0
 8027332:	d000      	beq.n	8027336 <_strtod_l+0xb2e>
 8027334:	e4d4      	b.n	8026ce0 <_strtod_l+0x4d8>
 8027336:	0020      	movs	r0, r4
 8027338:	0029      	movs	r1, r5
 802733a:	4a34      	ldr	r2, [pc, #208]	; (802740c <_strtod_l+0xc04>)
 802733c:	4b2a      	ldr	r3, [pc, #168]	; (80273e8 <_strtod_l+0xbe0>)
 802733e:	f7df f90b 	bl	8006558 <__aeabi_dcmpgt>
 8027342:	2800      	cmp	r0, #0
 8027344:	d090      	beq.n	8027268 <_strtod_l+0xa60>
 8027346:	e4cb      	b.n	8026ce0 <_strtod_l+0x4d8>
 8027348:	9b07      	ldr	r3, [sp, #28]
 802734a:	2b00      	cmp	r3, #0
 802734c:	d02b      	beq.n	80273a6 <_strtod_l+0xb9e>
 802734e:	23d4      	movs	r3, #212	; 0xd4
 8027350:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8027352:	04db      	lsls	r3, r3, #19
 8027354:	429a      	cmp	r2, r3
 8027356:	d826      	bhi.n	80273a6 <_strtod_l+0xb9e>
 8027358:	0020      	movs	r0, r4
 802735a:	0029      	movs	r1, r5
 802735c:	4a2c      	ldr	r2, [pc, #176]	; (8027410 <_strtod_l+0xc08>)
 802735e:	4b2d      	ldr	r3, [pc, #180]	; (8027414 <_strtod_l+0xc0c>)
 8027360:	f7df f8f0 	bl	8006544 <__aeabi_dcmple>
 8027364:	2800      	cmp	r0, #0
 8027366:	d017      	beq.n	8027398 <_strtod_l+0xb90>
 8027368:	0020      	movs	r0, r4
 802736a:	0029      	movs	r1, r5
 802736c:	f7df f928 	bl	80065c0 <__aeabi_d2uiz>
 8027370:	2800      	cmp	r0, #0
 8027372:	d100      	bne.n	8027376 <_strtod_l+0xb6e>
 8027374:	3001      	adds	r0, #1
 8027376:	f7e1 f863 	bl	8008440 <__aeabi_ui2d>
 802737a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 802737c:	0004      	movs	r4, r0
 802737e:	000b      	movs	r3, r1
 8027380:	000d      	movs	r5, r1
 8027382:	2a00      	cmp	r2, #0
 8027384:	d122      	bne.n	80273cc <_strtod_l+0xbc4>
 8027386:	2280      	movs	r2, #128	; 0x80
 8027388:	0612      	lsls	r2, r2, #24
 802738a:	188b      	adds	r3, r1, r2
 802738c:	9016      	str	r0, [sp, #88]	; 0x58
 802738e:	9317      	str	r3, [sp, #92]	; 0x5c
 8027390:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8027392:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8027394:	9212      	str	r2, [sp, #72]	; 0x48
 8027396:	9313      	str	r3, [sp, #76]	; 0x4c
 8027398:	22d6      	movs	r2, #214	; 0xd6
 802739a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 802739c:	04d2      	lsls	r2, r2, #19
 802739e:	189b      	adds	r3, r3, r2
 80273a0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80273a2:	1a9b      	subs	r3, r3, r2
 80273a4:	9313      	str	r3, [sp, #76]	; 0x4c
 80273a6:	9810      	ldr	r0, [sp, #64]	; 0x40
 80273a8:	9911      	ldr	r1, [sp, #68]	; 0x44
 80273aa:	9e12      	ldr	r6, [sp, #72]	; 0x48
 80273ac:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 80273ae:	f001 faab 	bl	8028908 <__ulp>
 80273b2:	0002      	movs	r2, r0
 80273b4:	000b      	movs	r3, r1
 80273b6:	0030      	movs	r0, r6
 80273b8:	0039      	movs	r1, r7
 80273ba:	f7e0 f997 	bl	80076ec <__aeabi_dmul>
 80273be:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80273c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80273c2:	f7df fa39 	bl	8006838 <__aeabi_dadd>
 80273c6:	0006      	movs	r6, r0
 80273c8:	000f      	movs	r7, r1
 80273ca:	e78f      	b.n	80272ec <_strtod_l+0xae4>
 80273cc:	0002      	movs	r2, r0
 80273ce:	9216      	str	r2, [sp, #88]	; 0x58
 80273d0:	9317      	str	r3, [sp, #92]	; 0x5c
 80273d2:	e7dd      	b.n	8027390 <_strtod_l+0xb88>
 80273d4:	4b10      	ldr	r3, [pc, #64]	; (8027418 <_strtod_l+0xc10>)
 80273d6:	f7df f8ab 	bl	8006530 <__aeabi_dcmplt>
 80273da:	e7b2      	b.n	8027342 <_strtod_l+0xb3a>
 80273dc:	fff00000 	.word	0xfff00000
 80273e0:	000fffff 	.word	0x000fffff
 80273e4:	3ff00000 	.word	0x3ff00000
 80273e8:	3fe00000 	.word	0x3fe00000
 80273ec:	7ff00000 	.word	0x7ff00000
 80273f0:	7fe00000 	.word	0x7fe00000
 80273f4:	fcb00000 	.word	0xfcb00000
 80273f8:	7c9fffff 	.word	0x7c9fffff
 80273fc:	7fefffff 	.word	0x7fefffff
 8027400:	bff00000 	.word	0xbff00000
 8027404:	94a03595 	.word	0x94a03595
 8027408:	3fdfffff 	.word	0x3fdfffff
 802740c:	35afe535 	.word	0x35afe535
 8027410:	ffc00000 	.word	0xffc00000
 8027414:	41dfffff 	.word	0x41dfffff
 8027418:	3fcfffff 	.word	0x3fcfffff

0802741c <strtod>:
 802741c:	b510      	push	{r4, lr}
 802741e:	4c04      	ldr	r4, [pc, #16]	; (8027430 <strtod+0x14>)
 8027420:	000a      	movs	r2, r1
 8027422:	0001      	movs	r1, r0
 8027424:	4b03      	ldr	r3, [pc, #12]	; (8027434 <strtod+0x18>)
 8027426:	6820      	ldr	r0, [r4, #0]
 8027428:	f7ff f9ee 	bl	8026808 <_strtod_l>
 802742c:	bd10      	pop	{r4, pc}
 802742e:	46c0      	nop			; (mov r8, r8)
 8027430:	20000478 	.word	0x20000478
 8027434:	200002c0 	.word	0x200002c0

08027438 <std>:
 8027438:	2300      	movs	r3, #0
 802743a:	b510      	push	{r4, lr}
 802743c:	0004      	movs	r4, r0
 802743e:	6003      	str	r3, [r0, #0]
 8027440:	6043      	str	r3, [r0, #4]
 8027442:	6083      	str	r3, [r0, #8]
 8027444:	8181      	strh	r1, [r0, #12]
 8027446:	6643      	str	r3, [r0, #100]	; 0x64
 8027448:	81c2      	strh	r2, [r0, #14]
 802744a:	6103      	str	r3, [r0, #16]
 802744c:	6143      	str	r3, [r0, #20]
 802744e:	6183      	str	r3, [r0, #24]
 8027450:	0019      	movs	r1, r3
 8027452:	2208      	movs	r2, #8
 8027454:	305c      	adds	r0, #92	; 0x5c
 8027456:	f000 f953 	bl	8027700 <memset>
 802745a:	4b0b      	ldr	r3, [pc, #44]	; (8027488 <std+0x50>)
 802745c:	6224      	str	r4, [r4, #32]
 802745e:	6263      	str	r3, [r4, #36]	; 0x24
 8027460:	4b0a      	ldr	r3, [pc, #40]	; (802748c <std+0x54>)
 8027462:	62a3      	str	r3, [r4, #40]	; 0x28
 8027464:	4b0a      	ldr	r3, [pc, #40]	; (8027490 <std+0x58>)
 8027466:	62e3      	str	r3, [r4, #44]	; 0x2c
 8027468:	4b0a      	ldr	r3, [pc, #40]	; (8027494 <std+0x5c>)
 802746a:	6323      	str	r3, [r4, #48]	; 0x30
 802746c:	4b0a      	ldr	r3, [pc, #40]	; (8027498 <std+0x60>)
 802746e:	429c      	cmp	r4, r3
 8027470:	d005      	beq.n	802747e <std+0x46>
 8027472:	4b0a      	ldr	r3, [pc, #40]	; (802749c <std+0x64>)
 8027474:	429c      	cmp	r4, r3
 8027476:	d002      	beq.n	802747e <std+0x46>
 8027478:	4b09      	ldr	r3, [pc, #36]	; (80274a0 <std+0x68>)
 802747a:	429c      	cmp	r4, r3
 802747c:	d103      	bne.n	8027486 <std+0x4e>
 802747e:	0020      	movs	r0, r4
 8027480:	3058      	adds	r0, #88	; 0x58
 8027482:	f000 fac3 	bl	8027a0c <__retarget_lock_init_recursive>
 8027486:	bd10      	pop	{r4, pc}
 8027488:	08027669 	.word	0x08027669
 802748c:	08027691 	.word	0x08027691
 8027490:	080276c9 	.word	0x080276c9
 8027494:	080276f5 	.word	0x080276f5
 8027498:	200054fc 	.word	0x200054fc
 802749c:	20005564 	.word	0x20005564
 80274a0:	200055cc 	.word	0x200055cc

080274a4 <stdio_exit_handler>:
 80274a4:	b510      	push	{r4, lr}
 80274a6:	4a03      	ldr	r2, [pc, #12]	; (80274b4 <stdio_exit_handler+0x10>)
 80274a8:	4903      	ldr	r1, [pc, #12]	; (80274b8 <stdio_exit_handler+0x14>)
 80274aa:	4804      	ldr	r0, [pc, #16]	; (80274bc <stdio_exit_handler+0x18>)
 80274ac:	f000 f86c 	bl	8027588 <_fwalk_sglue>
 80274b0:	bd10      	pop	{r4, pc}
 80274b2:	46c0      	nop			; (mov r8, r8)
 80274b4:	200002b4 	.word	0x200002b4
 80274b8:	08029265 	.word	0x08029265
 80274bc:	2000042c 	.word	0x2000042c

080274c0 <cleanup_stdio>:
 80274c0:	6841      	ldr	r1, [r0, #4]
 80274c2:	4b0b      	ldr	r3, [pc, #44]	; (80274f0 <cleanup_stdio+0x30>)
 80274c4:	b510      	push	{r4, lr}
 80274c6:	0004      	movs	r4, r0
 80274c8:	4299      	cmp	r1, r3
 80274ca:	d001      	beq.n	80274d0 <cleanup_stdio+0x10>
 80274cc:	f001 feca 	bl	8029264 <_fflush_r>
 80274d0:	68a1      	ldr	r1, [r4, #8]
 80274d2:	4b08      	ldr	r3, [pc, #32]	; (80274f4 <cleanup_stdio+0x34>)
 80274d4:	4299      	cmp	r1, r3
 80274d6:	d002      	beq.n	80274de <cleanup_stdio+0x1e>
 80274d8:	0020      	movs	r0, r4
 80274da:	f001 fec3 	bl	8029264 <_fflush_r>
 80274de:	68e1      	ldr	r1, [r4, #12]
 80274e0:	4b05      	ldr	r3, [pc, #20]	; (80274f8 <cleanup_stdio+0x38>)
 80274e2:	4299      	cmp	r1, r3
 80274e4:	d002      	beq.n	80274ec <cleanup_stdio+0x2c>
 80274e6:	0020      	movs	r0, r4
 80274e8:	f001 febc 	bl	8029264 <_fflush_r>
 80274ec:	bd10      	pop	{r4, pc}
 80274ee:	46c0      	nop			; (mov r8, r8)
 80274f0:	200054fc 	.word	0x200054fc
 80274f4:	20005564 	.word	0x20005564
 80274f8:	200055cc 	.word	0x200055cc

080274fc <global_stdio_init.part.0>:
 80274fc:	b510      	push	{r4, lr}
 80274fe:	4b09      	ldr	r3, [pc, #36]	; (8027524 <global_stdio_init.part.0+0x28>)
 8027500:	4a09      	ldr	r2, [pc, #36]	; (8027528 <global_stdio_init.part.0+0x2c>)
 8027502:	2104      	movs	r1, #4
 8027504:	601a      	str	r2, [r3, #0]
 8027506:	4809      	ldr	r0, [pc, #36]	; (802752c <global_stdio_init.part.0+0x30>)
 8027508:	2200      	movs	r2, #0
 802750a:	f7ff ff95 	bl	8027438 <std>
 802750e:	2201      	movs	r2, #1
 8027510:	2109      	movs	r1, #9
 8027512:	4807      	ldr	r0, [pc, #28]	; (8027530 <global_stdio_init.part.0+0x34>)
 8027514:	f7ff ff90 	bl	8027438 <std>
 8027518:	2202      	movs	r2, #2
 802751a:	2112      	movs	r1, #18
 802751c:	4805      	ldr	r0, [pc, #20]	; (8027534 <global_stdio_init.part.0+0x38>)
 802751e:	f7ff ff8b 	bl	8027438 <std>
 8027522:	bd10      	pop	{r4, pc}
 8027524:	20005634 	.word	0x20005634
 8027528:	080274a5 	.word	0x080274a5
 802752c:	200054fc 	.word	0x200054fc
 8027530:	20005564 	.word	0x20005564
 8027534:	200055cc 	.word	0x200055cc

08027538 <__sfp_lock_acquire>:
 8027538:	b510      	push	{r4, lr}
 802753a:	4802      	ldr	r0, [pc, #8]	; (8027544 <__sfp_lock_acquire+0xc>)
 802753c:	f000 fa67 	bl	8027a0e <__retarget_lock_acquire_recursive>
 8027540:	bd10      	pop	{r4, pc}
 8027542:	46c0      	nop			; (mov r8, r8)
 8027544:	2000563d 	.word	0x2000563d

08027548 <__sfp_lock_release>:
 8027548:	b510      	push	{r4, lr}
 802754a:	4802      	ldr	r0, [pc, #8]	; (8027554 <__sfp_lock_release+0xc>)
 802754c:	f000 fa60 	bl	8027a10 <__retarget_lock_release_recursive>
 8027550:	bd10      	pop	{r4, pc}
 8027552:	46c0      	nop			; (mov r8, r8)
 8027554:	2000563d 	.word	0x2000563d

08027558 <__sinit>:
 8027558:	b510      	push	{r4, lr}
 802755a:	0004      	movs	r4, r0
 802755c:	f7ff ffec 	bl	8027538 <__sfp_lock_acquire>
 8027560:	6a23      	ldr	r3, [r4, #32]
 8027562:	2b00      	cmp	r3, #0
 8027564:	d002      	beq.n	802756c <__sinit+0x14>
 8027566:	f7ff ffef 	bl	8027548 <__sfp_lock_release>
 802756a:	bd10      	pop	{r4, pc}
 802756c:	4b04      	ldr	r3, [pc, #16]	; (8027580 <__sinit+0x28>)
 802756e:	6223      	str	r3, [r4, #32]
 8027570:	4b04      	ldr	r3, [pc, #16]	; (8027584 <__sinit+0x2c>)
 8027572:	681b      	ldr	r3, [r3, #0]
 8027574:	2b00      	cmp	r3, #0
 8027576:	d1f6      	bne.n	8027566 <__sinit+0xe>
 8027578:	f7ff ffc0 	bl	80274fc <global_stdio_init.part.0>
 802757c:	e7f3      	b.n	8027566 <__sinit+0xe>
 802757e:	46c0      	nop			; (mov r8, r8)
 8027580:	080274c1 	.word	0x080274c1
 8027584:	20005634 	.word	0x20005634

08027588 <_fwalk_sglue>:
 8027588:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 802758a:	0014      	movs	r4, r2
 802758c:	2600      	movs	r6, #0
 802758e:	9000      	str	r0, [sp, #0]
 8027590:	9101      	str	r1, [sp, #4]
 8027592:	68a5      	ldr	r5, [r4, #8]
 8027594:	6867      	ldr	r7, [r4, #4]
 8027596:	3f01      	subs	r7, #1
 8027598:	d504      	bpl.n	80275a4 <_fwalk_sglue+0x1c>
 802759a:	6824      	ldr	r4, [r4, #0]
 802759c:	2c00      	cmp	r4, #0
 802759e:	d1f8      	bne.n	8027592 <_fwalk_sglue+0xa>
 80275a0:	0030      	movs	r0, r6
 80275a2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80275a4:	89ab      	ldrh	r3, [r5, #12]
 80275a6:	2b01      	cmp	r3, #1
 80275a8:	d908      	bls.n	80275bc <_fwalk_sglue+0x34>
 80275aa:	220e      	movs	r2, #14
 80275ac:	5eab      	ldrsh	r3, [r5, r2]
 80275ae:	3301      	adds	r3, #1
 80275b0:	d004      	beq.n	80275bc <_fwalk_sglue+0x34>
 80275b2:	0029      	movs	r1, r5
 80275b4:	9800      	ldr	r0, [sp, #0]
 80275b6:	9b01      	ldr	r3, [sp, #4]
 80275b8:	4798      	blx	r3
 80275ba:	4306      	orrs	r6, r0
 80275bc:	3568      	adds	r5, #104	; 0x68
 80275be:	e7ea      	b.n	8027596 <_fwalk_sglue+0xe>

080275c0 <sniprintf>:
 80275c0:	b40c      	push	{r2, r3}
 80275c2:	b530      	push	{r4, r5, lr}
 80275c4:	4b17      	ldr	r3, [pc, #92]	; (8027624 <sniprintf+0x64>)
 80275c6:	000c      	movs	r4, r1
 80275c8:	681d      	ldr	r5, [r3, #0]
 80275ca:	b09d      	sub	sp, #116	; 0x74
 80275cc:	2900      	cmp	r1, #0
 80275ce:	da08      	bge.n	80275e2 <sniprintf+0x22>
 80275d0:	238b      	movs	r3, #139	; 0x8b
 80275d2:	2001      	movs	r0, #1
 80275d4:	602b      	str	r3, [r5, #0]
 80275d6:	4240      	negs	r0, r0
 80275d8:	b01d      	add	sp, #116	; 0x74
 80275da:	bc30      	pop	{r4, r5}
 80275dc:	bc08      	pop	{r3}
 80275de:	b002      	add	sp, #8
 80275e0:	4718      	bx	r3
 80275e2:	2382      	movs	r3, #130	; 0x82
 80275e4:	466a      	mov	r2, sp
 80275e6:	009b      	lsls	r3, r3, #2
 80275e8:	8293      	strh	r3, [r2, #20]
 80275ea:	2300      	movs	r3, #0
 80275ec:	9002      	str	r0, [sp, #8]
 80275ee:	9006      	str	r0, [sp, #24]
 80275f0:	4299      	cmp	r1, r3
 80275f2:	d000      	beq.n	80275f6 <sniprintf+0x36>
 80275f4:	1e4b      	subs	r3, r1, #1
 80275f6:	9304      	str	r3, [sp, #16]
 80275f8:	9307      	str	r3, [sp, #28]
 80275fa:	2301      	movs	r3, #1
 80275fc:	466a      	mov	r2, sp
 80275fe:	425b      	negs	r3, r3
 8027600:	82d3      	strh	r3, [r2, #22]
 8027602:	0028      	movs	r0, r5
 8027604:	ab21      	add	r3, sp, #132	; 0x84
 8027606:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8027608:	a902      	add	r1, sp, #8
 802760a:	9301      	str	r3, [sp, #4]
 802760c:	f001 fb20 	bl	8028c50 <_svfiprintf_r>
 8027610:	1c43      	adds	r3, r0, #1
 8027612:	da01      	bge.n	8027618 <sniprintf+0x58>
 8027614:	238b      	movs	r3, #139	; 0x8b
 8027616:	602b      	str	r3, [r5, #0]
 8027618:	2c00      	cmp	r4, #0
 802761a:	d0dd      	beq.n	80275d8 <sniprintf+0x18>
 802761c:	2200      	movs	r2, #0
 802761e:	9b02      	ldr	r3, [sp, #8]
 8027620:	701a      	strb	r2, [r3, #0]
 8027622:	e7d9      	b.n	80275d8 <sniprintf+0x18>
 8027624:	20000478 	.word	0x20000478

08027628 <siprintf>:
 8027628:	b40e      	push	{r1, r2, r3}
 802762a:	b500      	push	{lr}
 802762c:	490b      	ldr	r1, [pc, #44]	; (802765c <siprintf+0x34>)
 802762e:	b09c      	sub	sp, #112	; 0x70
 8027630:	ab1d      	add	r3, sp, #116	; 0x74
 8027632:	9002      	str	r0, [sp, #8]
 8027634:	9006      	str	r0, [sp, #24]
 8027636:	9107      	str	r1, [sp, #28]
 8027638:	9104      	str	r1, [sp, #16]
 802763a:	4809      	ldr	r0, [pc, #36]	; (8027660 <siprintf+0x38>)
 802763c:	4909      	ldr	r1, [pc, #36]	; (8027664 <siprintf+0x3c>)
 802763e:	cb04      	ldmia	r3!, {r2}
 8027640:	9105      	str	r1, [sp, #20]
 8027642:	6800      	ldr	r0, [r0, #0]
 8027644:	a902      	add	r1, sp, #8
 8027646:	9301      	str	r3, [sp, #4]
 8027648:	f001 fb02 	bl	8028c50 <_svfiprintf_r>
 802764c:	2200      	movs	r2, #0
 802764e:	9b02      	ldr	r3, [sp, #8]
 8027650:	701a      	strb	r2, [r3, #0]
 8027652:	b01c      	add	sp, #112	; 0x70
 8027654:	bc08      	pop	{r3}
 8027656:	b003      	add	sp, #12
 8027658:	4718      	bx	r3
 802765a:	46c0      	nop			; (mov r8, r8)
 802765c:	7fffffff 	.word	0x7fffffff
 8027660:	20000478 	.word	0x20000478
 8027664:	ffff0208 	.word	0xffff0208

08027668 <__sread>:
 8027668:	b570      	push	{r4, r5, r6, lr}
 802766a:	000c      	movs	r4, r1
 802766c:	250e      	movs	r5, #14
 802766e:	5f49      	ldrsh	r1, [r1, r5]
 8027670:	f000 f968 	bl	8027944 <_read_r>
 8027674:	2800      	cmp	r0, #0
 8027676:	db03      	blt.n	8027680 <__sread+0x18>
 8027678:	6d63      	ldr	r3, [r4, #84]	; 0x54
 802767a:	181b      	adds	r3, r3, r0
 802767c:	6563      	str	r3, [r4, #84]	; 0x54
 802767e:	bd70      	pop	{r4, r5, r6, pc}
 8027680:	89a3      	ldrh	r3, [r4, #12]
 8027682:	4a02      	ldr	r2, [pc, #8]	; (802768c <__sread+0x24>)
 8027684:	4013      	ands	r3, r2
 8027686:	81a3      	strh	r3, [r4, #12]
 8027688:	e7f9      	b.n	802767e <__sread+0x16>
 802768a:	46c0      	nop			; (mov r8, r8)
 802768c:	ffffefff 	.word	0xffffefff

08027690 <__swrite>:
 8027690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8027692:	001f      	movs	r7, r3
 8027694:	898b      	ldrh	r3, [r1, #12]
 8027696:	0005      	movs	r5, r0
 8027698:	000c      	movs	r4, r1
 802769a:	0016      	movs	r6, r2
 802769c:	05db      	lsls	r3, r3, #23
 802769e:	d505      	bpl.n	80276ac <__swrite+0x1c>
 80276a0:	230e      	movs	r3, #14
 80276a2:	5ec9      	ldrsh	r1, [r1, r3]
 80276a4:	2200      	movs	r2, #0
 80276a6:	2302      	movs	r3, #2
 80276a8:	f000 f938 	bl	802791c <_lseek_r>
 80276ac:	89a3      	ldrh	r3, [r4, #12]
 80276ae:	4a05      	ldr	r2, [pc, #20]	; (80276c4 <__swrite+0x34>)
 80276b0:	0028      	movs	r0, r5
 80276b2:	4013      	ands	r3, r2
 80276b4:	81a3      	strh	r3, [r4, #12]
 80276b6:	0032      	movs	r2, r6
 80276b8:	230e      	movs	r3, #14
 80276ba:	5ee1      	ldrsh	r1, [r4, r3]
 80276bc:	003b      	movs	r3, r7
 80276be:	f000 f967 	bl	8027990 <_write_r>
 80276c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80276c4:	ffffefff 	.word	0xffffefff

080276c8 <__sseek>:
 80276c8:	b570      	push	{r4, r5, r6, lr}
 80276ca:	000c      	movs	r4, r1
 80276cc:	250e      	movs	r5, #14
 80276ce:	5f49      	ldrsh	r1, [r1, r5]
 80276d0:	f000 f924 	bl	802791c <_lseek_r>
 80276d4:	89a3      	ldrh	r3, [r4, #12]
 80276d6:	1c42      	adds	r2, r0, #1
 80276d8:	d103      	bne.n	80276e2 <__sseek+0x1a>
 80276da:	4a05      	ldr	r2, [pc, #20]	; (80276f0 <__sseek+0x28>)
 80276dc:	4013      	ands	r3, r2
 80276de:	81a3      	strh	r3, [r4, #12]
 80276e0:	bd70      	pop	{r4, r5, r6, pc}
 80276e2:	2280      	movs	r2, #128	; 0x80
 80276e4:	0152      	lsls	r2, r2, #5
 80276e6:	4313      	orrs	r3, r2
 80276e8:	81a3      	strh	r3, [r4, #12]
 80276ea:	6560      	str	r0, [r4, #84]	; 0x54
 80276ec:	e7f8      	b.n	80276e0 <__sseek+0x18>
 80276ee:	46c0      	nop			; (mov r8, r8)
 80276f0:	ffffefff 	.word	0xffffefff

080276f4 <__sclose>:
 80276f4:	b510      	push	{r4, lr}
 80276f6:	230e      	movs	r3, #14
 80276f8:	5ec9      	ldrsh	r1, [r1, r3]
 80276fa:	f000 f89f 	bl	802783c <_close_r>
 80276fe:	bd10      	pop	{r4, pc}

08027700 <memset>:
 8027700:	0003      	movs	r3, r0
 8027702:	1882      	adds	r2, r0, r2
 8027704:	4293      	cmp	r3, r2
 8027706:	d100      	bne.n	802770a <memset+0xa>
 8027708:	4770      	bx	lr
 802770a:	7019      	strb	r1, [r3, #0]
 802770c:	3301      	adds	r3, #1
 802770e:	e7f9      	b.n	8027704 <memset+0x4>

08027710 <strcat>:
 8027710:	0002      	movs	r2, r0
 8027712:	b510      	push	{r4, lr}
 8027714:	7813      	ldrb	r3, [r2, #0]
 8027716:	0014      	movs	r4, r2
 8027718:	3201      	adds	r2, #1
 802771a:	2b00      	cmp	r3, #0
 802771c:	d1fa      	bne.n	8027714 <strcat+0x4>
 802771e:	5cca      	ldrb	r2, [r1, r3]
 8027720:	54e2      	strb	r2, [r4, r3]
 8027722:	3301      	adds	r3, #1
 8027724:	2a00      	cmp	r2, #0
 8027726:	d1fa      	bne.n	802771e <strcat+0xe>
 8027728:	bd10      	pop	{r4, pc}

0802772a <strncmp>:
 802772a:	b530      	push	{r4, r5, lr}
 802772c:	0005      	movs	r5, r0
 802772e:	1e10      	subs	r0, r2, #0
 8027730:	d00b      	beq.n	802774a <strncmp+0x20>
 8027732:	2400      	movs	r4, #0
 8027734:	3a01      	subs	r2, #1
 8027736:	5d2b      	ldrb	r3, [r5, r4]
 8027738:	5d08      	ldrb	r0, [r1, r4]
 802773a:	4283      	cmp	r3, r0
 802773c:	d104      	bne.n	8027748 <strncmp+0x1e>
 802773e:	42a2      	cmp	r2, r4
 8027740:	d002      	beq.n	8027748 <strncmp+0x1e>
 8027742:	3401      	adds	r4, #1
 8027744:	2b00      	cmp	r3, #0
 8027746:	d1f6      	bne.n	8027736 <strncmp+0xc>
 8027748:	1a18      	subs	r0, r3, r0
 802774a:	bd30      	pop	{r4, r5, pc}

0802774c <strncpy>:
 802774c:	0003      	movs	r3, r0
 802774e:	b530      	push	{r4, r5, lr}
 8027750:	001d      	movs	r5, r3
 8027752:	2a00      	cmp	r2, #0
 8027754:	d006      	beq.n	8027764 <strncpy+0x18>
 8027756:	780c      	ldrb	r4, [r1, #0]
 8027758:	3a01      	subs	r2, #1
 802775a:	3301      	adds	r3, #1
 802775c:	702c      	strb	r4, [r5, #0]
 802775e:	3101      	adds	r1, #1
 8027760:	2c00      	cmp	r4, #0
 8027762:	d1f5      	bne.n	8027750 <strncpy+0x4>
 8027764:	2100      	movs	r1, #0
 8027766:	189a      	adds	r2, r3, r2
 8027768:	4293      	cmp	r3, r2
 802776a:	d100      	bne.n	802776e <strncpy+0x22>
 802776c:	bd30      	pop	{r4, r5, pc}
 802776e:	7019      	strb	r1, [r3, #0]
 8027770:	3301      	adds	r3, #1
 8027772:	e7f9      	b.n	8027768 <strncpy+0x1c>

08027774 <strtok>:
 8027774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8027776:	4b16      	ldr	r3, [pc, #88]	; (80277d0 <strtok+0x5c>)
 8027778:	0005      	movs	r5, r0
 802777a:	681f      	ldr	r7, [r3, #0]
 802777c:	000e      	movs	r6, r1
 802777e:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 8027780:	2c00      	cmp	r4, #0
 8027782:	d11d      	bne.n	80277c0 <strtok+0x4c>
 8027784:	2050      	movs	r0, #80	; 0x50
 8027786:	f7fe ff69 	bl	802665c <malloc>
 802778a:	1e02      	subs	r2, r0, #0
 802778c:	6478      	str	r0, [r7, #68]	; 0x44
 802778e:	d104      	bne.n	802779a <strtok+0x26>
 8027790:	215b      	movs	r1, #91	; 0x5b
 8027792:	4b10      	ldr	r3, [pc, #64]	; (80277d4 <strtok+0x60>)
 8027794:	4810      	ldr	r0, [pc, #64]	; (80277d8 <strtok+0x64>)
 8027796:	f000 f95b 	bl	8027a50 <__assert_func>
 802779a:	6004      	str	r4, [r0, #0]
 802779c:	6044      	str	r4, [r0, #4]
 802779e:	6084      	str	r4, [r0, #8]
 80277a0:	60c4      	str	r4, [r0, #12]
 80277a2:	6104      	str	r4, [r0, #16]
 80277a4:	6144      	str	r4, [r0, #20]
 80277a6:	6184      	str	r4, [r0, #24]
 80277a8:	6284      	str	r4, [r0, #40]	; 0x28
 80277aa:	62c4      	str	r4, [r0, #44]	; 0x2c
 80277ac:	6304      	str	r4, [r0, #48]	; 0x30
 80277ae:	6344      	str	r4, [r0, #52]	; 0x34
 80277b0:	6384      	str	r4, [r0, #56]	; 0x38
 80277b2:	63c4      	str	r4, [r0, #60]	; 0x3c
 80277b4:	6404      	str	r4, [r0, #64]	; 0x40
 80277b6:	6444      	str	r4, [r0, #68]	; 0x44
 80277b8:	6484      	str	r4, [r0, #72]	; 0x48
 80277ba:	64c4      	str	r4, [r0, #76]	; 0x4c
 80277bc:	7704      	strb	r4, [r0, #28]
 80277be:	6244      	str	r4, [r0, #36]	; 0x24
 80277c0:	0031      	movs	r1, r6
 80277c2:	0028      	movs	r0, r5
 80277c4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80277c6:	2301      	movs	r3, #1
 80277c8:	f000 f808 	bl	80277dc <__strtok_r>
 80277cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80277ce:	46c0      	nop			; (mov r8, r8)
 80277d0:	20000478 	.word	0x20000478
 80277d4:	0802b680 	.word	0x0802b680
 80277d8:	0802b697 	.word	0x0802b697

080277dc <__strtok_r>:
 80277dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80277de:	2800      	cmp	r0, #0
 80277e0:	d102      	bne.n	80277e8 <__strtok_r+0xc>
 80277e2:	6810      	ldr	r0, [r2, #0]
 80277e4:	2800      	cmp	r0, #0
 80277e6:	d013      	beq.n	8027810 <__strtok_r+0x34>
 80277e8:	0004      	movs	r4, r0
 80277ea:	0020      	movs	r0, r4
 80277ec:	000e      	movs	r6, r1
 80277ee:	7805      	ldrb	r5, [r0, #0]
 80277f0:	3401      	adds	r4, #1
 80277f2:	7837      	ldrb	r7, [r6, #0]
 80277f4:	2f00      	cmp	r7, #0
 80277f6:	d104      	bne.n	8027802 <__strtok_r+0x26>
 80277f8:	2d00      	cmp	r5, #0
 80277fa:	d10f      	bne.n	802781c <__strtok_r+0x40>
 80277fc:	0028      	movs	r0, r5
 80277fe:	6015      	str	r5, [r2, #0]
 8027800:	e006      	b.n	8027810 <__strtok_r+0x34>
 8027802:	3601      	adds	r6, #1
 8027804:	42bd      	cmp	r5, r7
 8027806:	d1f4      	bne.n	80277f2 <__strtok_r+0x16>
 8027808:	2b00      	cmp	r3, #0
 802780a:	d1ee      	bne.n	80277ea <__strtok_r+0xe>
 802780c:	6014      	str	r4, [r2, #0]
 802780e:	7003      	strb	r3, [r0, #0]
 8027810:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8027812:	002f      	movs	r7, r5
 8027814:	e00f      	b.n	8027836 <__strtok_r+0x5a>
 8027816:	3301      	adds	r3, #1
 8027818:	2e00      	cmp	r6, #0
 802781a:	d104      	bne.n	8027826 <__strtok_r+0x4a>
 802781c:	0023      	movs	r3, r4
 802781e:	3401      	adds	r4, #1
 8027820:	781d      	ldrb	r5, [r3, #0]
 8027822:	0027      	movs	r7, r4
 8027824:	000b      	movs	r3, r1
 8027826:	781e      	ldrb	r6, [r3, #0]
 8027828:	42b5      	cmp	r5, r6
 802782a:	d1f4      	bne.n	8027816 <__strtok_r+0x3a>
 802782c:	2d00      	cmp	r5, #0
 802782e:	d0f0      	beq.n	8027812 <__strtok_r+0x36>
 8027830:	2300      	movs	r3, #0
 8027832:	3c01      	subs	r4, #1
 8027834:	7023      	strb	r3, [r4, #0]
 8027836:	6017      	str	r7, [r2, #0]
 8027838:	e7ea      	b.n	8027810 <__strtok_r+0x34>
	...

0802783c <_close_r>:
 802783c:	2300      	movs	r3, #0
 802783e:	b570      	push	{r4, r5, r6, lr}
 8027840:	4d06      	ldr	r5, [pc, #24]	; (802785c <_close_r+0x20>)
 8027842:	0004      	movs	r4, r0
 8027844:	0008      	movs	r0, r1
 8027846:	602b      	str	r3, [r5, #0]
 8027848:	f7e4 fcb6 	bl	800c1b8 <_close>
 802784c:	1c43      	adds	r3, r0, #1
 802784e:	d103      	bne.n	8027858 <_close_r+0x1c>
 8027850:	682b      	ldr	r3, [r5, #0]
 8027852:	2b00      	cmp	r3, #0
 8027854:	d000      	beq.n	8027858 <_close_r+0x1c>
 8027856:	6023      	str	r3, [r4, #0]
 8027858:	bd70      	pop	{r4, r5, r6, pc}
 802785a:	46c0      	nop			; (mov r8, r8)
 802785c:	20005638 	.word	0x20005638

08027860 <_reclaim_reent>:
 8027860:	4b2d      	ldr	r3, [pc, #180]	; (8027918 <_reclaim_reent+0xb8>)
 8027862:	b570      	push	{r4, r5, r6, lr}
 8027864:	681b      	ldr	r3, [r3, #0]
 8027866:	0004      	movs	r4, r0
 8027868:	4283      	cmp	r3, r0
 802786a:	d042      	beq.n	80278f2 <_reclaim_reent+0x92>
 802786c:	69c3      	ldr	r3, [r0, #28]
 802786e:	2b00      	cmp	r3, #0
 8027870:	d00a      	beq.n	8027888 <_reclaim_reent+0x28>
 8027872:	2500      	movs	r5, #0
 8027874:	68db      	ldr	r3, [r3, #12]
 8027876:	42ab      	cmp	r3, r5
 8027878:	d140      	bne.n	80278fc <_reclaim_reent+0x9c>
 802787a:	69e3      	ldr	r3, [r4, #28]
 802787c:	6819      	ldr	r1, [r3, #0]
 802787e:	2900      	cmp	r1, #0
 8027880:	d002      	beq.n	8027888 <_reclaim_reent+0x28>
 8027882:	0020      	movs	r0, r4
 8027884:	f000 f902 	bl	8027a8c <_free_r>
 8027888:	6961      	ldr	r1, [r4, #20]
 802788a:	2900      	cmp	r1, #0
 802788c:	d002      	beq.n	8027894 <_reclaim_reent+0x34>
 802788e:	0020      	movs	r0, r4
 8027890:	f000 f8fc 	bl	8027a8c <_free_r>
 8027894:	69e1      	ldr	r1, [r4, #28]
 8027896:	2900      	cmp	r1, #0
 8027898:	d002      	beq.n	80278a0 <_reclaim_reent+0x40>
 802789a:	0020      	movs	r0, r4
 802789c:	f000 f8f6 	bl	8027a8c <_free_r>
 80278a0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80278a2:	2900      	cmp	r1, #0
 80278a4:	d002      	beq.n	80278ac <_reclaim_reent+0x4c>
 80278a6:	0020      	movs	r0, r4
 80278a8:	f000 f8f0 	bl	8027a8c <_free_r>
 80278ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80278ae:	2900      	cmp	r1, #0
 80278b0:	d002      	beq.n	80278b8 <_reclaim_reent+0x58>
 80278b2:	0020      	movs	r0, r4
 80278b4:	f000 f8ea 	bl	8027a8c <_free_r>
 80278b8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80278ba:	2900      	cmp	r1, #0
 80278bc:	d002      	beq.n	80278c4 <_reclaim_reent+0x64>
 80278be:	0020      	movs	r0, r4
 80278c0:	f000 f8e4 	bl	8027a8c <_free_r>
 80278c4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80278c6:	2900      	cmp	r1, #0
 80278c8:	d002      	beq.n	80278d0 <_reclaim_reent+0x70>
 80278ca:	0020      	movs	r0, r4
 80278cc:	f000 f8de 	bl	8027a8c <_free_r>
 80278d0:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80278d2:	2900      	cmp	r1, #0
 80278d4:	d002      	beq.n	80278dc <_reclaim_reent+0x7c>
 80278d6:	0020      	movs	r0, r4
 80278d8:	f000 f8d8 	bl	8027a8c <_free_r>
 80278dc:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80278de:	2900      	cmp	r1, #0
 80278e0:	d002      	beq.n	80278e8 <_reclaim_reent+0x88>
 80278e2:	0020      	movs	r0, r4
 80278e4:	f000 f8d2 	bl	8027a8c <_free_r>
 80278e8:	6a23      	ldr	r3, [r4, #32]
 80278ea:	2b00      	cmp	r3, #0
 80278ec:	d001      	beq.n	80278f2 <_reclaim_reent+0x92>
 80278ee:	0020      	movs	r0, r4
 80278f0:	4798      	blx	r3
 80278f2:	bd70      	pop	{r4, r5, r6, pc}
 80278f4:	5949      	ldr	r1, [r1, r5]
 80278f6:	2900      	cmp	r1, #0
 80278f8:	d108      	bne.n	802790c <_reclaim_reent+0xac>
 80278fa:	3504      	adds	r5, #4
 80278fc:	69e3      	ldr	r3, [r4, #28]
 80278fe:	68d9      	ldr	r1, [r3, #12]
 8027900:	2d80      	cmp	r5, #128	; 0x80
 8027902:	d1f7      	bne.n	80278f4 <_reclaim_reent+0x94>
 8027904:	0020      	movs	r0, r4
 8027906:	f000 f8c1 	bl	8027a8c <_free_r>
 802790a:	e7b6      	b.n	802787a <_reclaim_reent+0x1a>
 802790c:	680e      	ldr	r6, [r1, #0]
 802790e:	0020      	movs	r0, r4
 8027910:	f000 f8bc 	bl	8027a8c <_free_r>
 8027914:	0031      	movs	r1, r6
 8027916:	e7ee      	b.n	80278f6 <_reclaim_reent+0x96>
 8027918:	20000478 	.word	0x20000478

0802791c <_lseek_r>:
 802791c:	b570      	push	{r4, r5, r6, lr}
 802791e:	0004      	movs	r4, r0
 8027920:	0008      	movs	r0, r1
 8027922:	0011      	movs	r1, r2
 8027924:	001a      	movs	r2, r3
 8027926:	2300      	movs	r3, #0
 8027928:	4d05      	ldr	r5, [pc, #20]	; (8027940 <_lseek_r+0x24>)
 802792a:	602b      	str	r3, [r5, #0]
 802792c:	f7e4 fc65 	bl	800c1fa <_lseek>
 8027930:	1c43      	adds	r3, r0, #1
 8027932:	d103      	bne.n	802793c <_lseek_r+0x20>
 8027934:	682b      	ldr	r3, [r5, #0]
 8027936:	2b00      	cmp	r3, #0
 8027938:	d000      	beq.n	802793c <_lseek_r+0x20>
 802793a:	6023      	str	r3, [r4, #0]
 802793c:	bd70      	pop	{r4, r5, r6, pc}
 802793e:	46c0      	nop			; (mov r8, r8)
 8027940:	20005638 	.word	0x20005638

08027944 <_read_r>:
 8027944:	b570      	push	{r4, r5, r6, lr}
 8027946:	0004      	movs	r4, r0
 8027948:	0008      	movs	r0, r1
 802794a:	0011      	movs	r1, r2
 802794c:	001a      	movs	r2, r3
 802794e:	2300      	movs	r3, #0
 8027950:	4d05      	ldr	r5, [pc, #20]	; (8027968 <_read_r+0x24>)
 8027952:	602b      	str	r3, [r5, #0]
 8027954:	f7e4 fbf7 	bl	800c146 <_read>
 8027958:	1c43      	adds	r3, r0, #1
 802795a:	d103      	bne.n	8027964 <_read_r+0x20>
 802795c:	682b      	ldr	r3, [r5, #0]
 802795e:	2b00      	cmp	r3, #0
 8027960:	d000      	beq.n	8027964 <_read_r+0x20>
 8027962:	6023      	str	r3, [r4, #0]
 8027964:	bd70      	pop	{r4, r5, r6, pc}
 8027966:	46c0      	nop			; (mov r8, r8)
 8027968:	20005638 	.word	0x20005638

0802796c <_sbrk_r>:
 802796c:	2300      	movs	r3, #0
 802796e:	b570      	push	{r4, r5, r6, lr}
 8027970:	4d06      	ldr	r5, [pc, #24]	; (802798c <_sbrk_r+0x20>)
 8027972:	0004      	movs	r4, r0
 8027974:	0008      	movs	r0, r1
 8027976:	602b      	str	r3, [r5, #0]
 8027978:	f7e4 fc4a 	bl	800c210 <_sbrk>
 802797c:	1c43      	adds	r3, r0, #1
 802797e:	d103      	bne.n	8027988 <_sbrk_r+0x1c>
 8027980:	682b      	ldr	r3, [r5, #0]
 8027982:	2b00      	cmp	r3, #0
 8027984:	d000      	beq.n	8027988 <_sbrk_r+0x1c>
 8027986:	6023      	str	r3, [r4, #0]
 8027988:	bd70      	pop	{r4, r5, r6, pc}
 802798a:	46c0      	nop			; (mov r8, r8)
 802798c:	20005638 	.word	0x20005638

08027990 <_write_r>:
 8027990:	b570      	push	{r4, r5, r6, lr}
 8027992:	0004      	movs	r4, r0
 8027994:	0008      	movs	r0, r1
 8027996:	0011      	movs	r1, r2
 8027998:	001a      	movs	r2, r3
 802799a:	2300      	movs	r3, #0
 802799c:	4d05      	ldr	r5, [pc, #20]	; (80279b4 <_write_r+0x24>)
 802799e:	602b      	str	r3, [r5, #0]
 80279a0:	f7e4 fbee 	bl	800c180 <_write>
 80279a4:	1c43      	adds	r3, r0, #1
 80279a6:	d103      	bne.n	80279b0 <_write_r+0x20>
 80279a8:	682b      	ldr	r3, [r5, #0]
 80279aa:	2b00      	cmp	r3, #0
 80279ac:	d000      	beq.n	80279b0 <_write_r+0x20>
 80279ae:	6023      	str	r3, [r4, #0]
 80279b0:	bd70      	pop	{r4, r5, r6, pc}
 80279b2:	46c0      	nop			; (mov r8, r8)
 80279b4:	20005638 	.word	0x20005638

080279b8 <__errno>:
 80279b8:	4b01      	ldr	r3, [pc, #4]	; (80279c0 <__errno+0x8>)
 80279ba:	6818      	ldr	r0, [r3, #0]
 80279bc:	4770      	bx	lr
 80279be:	46c0      	nop			; (mov r8, r8)
 80279c0:	20000478 	.word	0x20000478

080279c4 <__libc_init_array>:
 80279c4:	b570      	push	{r4, r5, r6, lr}
 80279c6:	2600      	movs	r6, #0
 80279c8:	4c0c      	ldr	r4, [pc, #48]	; (80279fc <__libc_init_array+0x38>)
 80279ca:	4d0d      	ldr	r5, [pc, #52]	; (8027a00 <__libc_init_array+0x3c>)
 80279cc:	1b64      	subs	r4, r4, r5
 80279ce:	10a4      	asrs	r4, r4, #2
 80279d0:	42a6      	cmp	r6, r4
 80279d2:	d109      	bne.n	80279e8 <__libc_init_array+0x24>
 80279d4:	2600      	movs	r6, #0
 80279d6:	f001 ffc7 	bl	8029968 <_init>
 80279da:	4c0a      	ldr	r4, [pc, #40]	; (8027a04 <__libc_init_array+0x40>)
 80279dc:	4d0a      	ldr	r5, [pc, #40]	; (8027a08 <__libc_init_array+0x44>)
 80279de:	1b64      	subs	r4, r4, r5
 80279e0:	10a4      	asrs	r4, r4, #2
 80279e2:	42a6      	cmp	r6, r4
 80279e4:	d105      	bne.n	80279f2 <__libc_init_array+0x2e>
 80279e6:	bd70      	pop	{r4, r5, r6, pc}
 80279e8:	00b3      	lsls	r3, r6, #2
 80279ea:	58eb      	ldr	r3, [r5, r3]
 80279ec:	4798      	blx	r3
 80279ee:	3601      	adds	r6, #1
 80279f0:	e7ee      	b.n	80279d0 <__libc_init_array+0xc>
 80279f2:	00b3      	lsls	r3, r6, #2
 80279f4:	58eb      	ldr	r3, [r5, r3]
 80279f6:	4798      	blx	r3
 80279f8:	3601      	adds	r6, #1
 80279fa:	e7f2      	b.n	80279e2 <__libc_init_array+0x1e>
 80279fc:	0802ba38 	.word	0x0802ba38
 8027a00:	0802ba38 	.word	0x0802ba38
 8027a04:	0802ba3c 	.word	0x0802ba3c
 8027a08:	0802ba38 	.word	0x0802ba38

08027a0c <__retarget_lock_init_recursive>:
 8027a0c:	4770      	bx	lr

08027a0e <__retarget_lock_acquire_recursive>:
 8027a0e:	4770      	bx	lr

08027a10 <__retarget_lock_release_recursive>:
 8027a10:	4770      	bx	lr

08027a12 <__aeabi_memcpy>:
 8027a12:	b510      	push	{r4, lr}
 8027a14:	f000 f80d 	bl	8027a32 <memcpy>
 8027a18:	bd10      	pop	{r4, pc}

08027a1a <__aeabi_memset>:
 8027a1a:	000b      	movs	r3, r1
 8027a1c:	b510      	push	{r4, lr}
 8027a1e:	0011      	movs	r1, r2
 8027a20:	001a      	movs	r2, r3
 8027a22:	f7ff fe6d 	bl	8027700 <memset>
 8027a26:	bd10      	pop	{r4, pc}

08027a28 <__aeabi_memclr>:
 8027a28:	b510      	push	{r4, lr}
 8027a2a:	2200      	movs	r2, #0
 8027a2c:	f7ff fff5 	bl	8027a1a <__aeabi_memset>
 8027a30:	bd10      	pop	{r4, pc}

08027a32 <memcpy>:
 8027a32:	2300      	movs	r3, #0
 8027a34:	b510      	push	{r4, lr}
 8027a36:	429a      	cmp	r2, r3
 8027a38:	d100      	bne.n	8027a3c <memcpy+0xa>
 8027a3a:	bd10      	pop	{r4, pc}
 8027a3c:	5ccc      	ldrb	r4, [r1, r3]
 8027a3e:	54c4      	strb	r4, [r0, r3]
 8027a40:	3301      	adds	r3, #1
 8027a42:	e7f8      	b.n	8027a36 <memcpy+0x4>

08027a44 <nan>:
 8027a44:	2000      	movs	r0, #0
 8027a46:	4901      	ldr	r1, [pc, #4]	; (8027a4c <nan+0x8>)
 8027a48:	4770      	bx	lr
 8027a4a:	46c0      	nop			; (mov r8, r8)
 8027a4c:	7ff80000 	.word	0x7ff80000

08027a50 <__assert_func>:
 8027a50:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8027a52:	0014      	movs	r4, r2
 8027a54:	001a      	movs	r2, r3
 8027a56:	4b09      	ldr	r3, [pc, #36]	; (8027a7c <__assert_func+0x2c>)
 8027a58:	0005      	movs	r5, r0
 8027a5a:	681b      	ldr	r3, [r3, #0]
 8027a5c:	000e      	movs	r6, r1
 8027a5e:	68d8      	ldr	r0, [r3, #12]
 8027a60:	4b07      	ldr	r3, [pc, #28]	; (8027a80 <__assert_func+0x30>)
 8027a62:	2c00      	cmp	r4, #0
 8027a64:	d101      	bne.n	8027a6a <__assert_func+0x1a>
 8027a66:	4b07      	ldr	r3, [pc, #28]	; (8027a84 <__assert_func+0x34>)
 8027a68:	001c      	movs	r4, r3
 8027a6a:	4907      	ldr	r1, [pc, #28]	; (8027a88 <__assert_func+0x38>)
 8027a6c:	9301      	str	r3, [sp, #4]
 8027a6e:	9402      	str	r4, [sp, #8]
 8027a70:	002b      	movs	r3, r5
 8027a72:	9600      	str	r6, [sp, #0]
 8027a74:	f001 fc22 	bl	80292bc <fiprintf>
 8027a78:	f001 fc4e 	bl	8029318 <abort>
 8027a7c:	20000478 	.word	0x20000478
 8027a80:	0802b6f9 	.word	0x0802b6f9
 8027a84:	0802b734 	.word	0x0802b734
 8027a88:	0802b706 	.word	0x0802b706

08027a8c <_free_r>:
 8027a8c:	b570      	push	{r4, r5, r6, lr}
 8027a8e:	0005      	movs	r5, r0
 8027a90:	2900      	cmp	r1, #0
 8027a92:	d010      	beq.n	8027ab6 <_free_r+0x2a>
 8027a94:	1f0c      	subs	r4, r1, #4
 8027a96:	6823      	ldr	r3, [r4, #0]
 8027a98:	2b00      	cmp	r3, #0
 8027a9a:	da00      	bge.n	8027a9e <_free_r+0x12>
 8027a9c:	18e4      	adds	r4, r4, r3
 8027a9e:	0028      	movs	r0, r5
 8027aa0:	f7fe fe8a 	bl	80267b8 <__malloc_lock>
 8027aa4:	4a1d      	ldr	r2, [pc, #116]	; (8027b1c <_free_r+0x90>)
 8027aa6:	6813      	ldr	r3, [r2, #0]
 8027aa8:	2b00      	cmp	r3, #0
 8027aaa:	d105      	bne.n	8027ab8 <_free_r+0x2c>
 8027aac:	6063      	str	r3, [r4, #4]
 8027aae:	6014      	str	r4, [r2, #0]
 8027ab0:	0028      	movs	r0, r5
 8027ab2:	f7fe fe89 	bl	80267c8 <__malloc_unlock>
 8027ab6:	bd70      	pop	{r4, r5, r6, pc}
 8027ab8:	42a3      	cmp	r3, r4
 8027aba:	d908      	bls.n	8027ace <_free_r+0x42>
 8027abc:	6820      	ldr	r0, [r4, #0]
 8027abe:	1821      	adds	r1, r4, r0
 8027ac0:	428b      	cmp	r3, r1
 8027ac2:	d1f3      	bne.n	8027aac <_free_r+0x20>
 8027ac4:	6819      	ldr	r1, [r3, #0]
 8027ac6:	685b      	ldr	r3, [r3, #4]
 8027ac8:	1809      	adds	r1, r1, r0
 8027aca:	6021      	str	r1, [r4, #0]
 8027acc:	e7ee      	b.n	8027aac <_free_r+0x20>
 8027ace:	001a      	movs	r2, r3
 8027ad0:	685b      	ldr	r3, [r3, #4]
 8027ad2:	2b00      	cmp	r3, #0
 8027ad4:	d001      	beq.n	8027ada <_free_r+0x4e>
 8027ad6:	42a3      	cmp	r3, r4
 8027ad8:	d9f9      	bls.n	8027ace <_free_r+0x42>
 8027ada:	6811      	ldr	r1, [r2, #0]
 8027adc:	1850      	adds	r0, r2, r1
 8027ade:	42a0      	cmp	r0, r4
 8027ae0:	d10b      	bne.n	8027afa <_free_r+0x6e>
 8027ae2:	6820      	ldr	r0, [r4, #0]
 8027ae4:	1809      	adds	r1, r1, r0
 8027ae6:	1850      	adds	r0, r2, r1
 8027ae8:	6011      	str	r1, [r2, #0]
 8027aea:	4283      	cmp	r3, r0
 8027aec:	d1e0      	bne.n	8027ab0 <_free_r+0x24>
 8027aee:	6818      	ldr	r0, [r3, #0]
 8027af0:	685b      	ldr	r3, [r3, #4]
 8027af2:	1841      	adds	r1, r0, r1
 8027af4:	6011      	str	r1, [r2, #0]
 8027af6:	6053      	str	r3, [r2, #4]
 8027af8:	e7da      	b.n	8027ab0 <_free_r+0x24>
 8027afa:	42a0      	cmp	r0, r4
 8027afc:	d902      	bls.n	8027b04 <_free_r+0x78>
 8027afe:	230c      	movs	r3, #12
 8027b00:	602b      	str	r3, [r5, #0]
 8027b02:	e7d5      	b.n	8027ab0 <_free_r+0x24>
 8027b04:	6820      	ldr	r0, [r4, #0]
 8027b06:	1821      	adds	r1, r4, r0
 8027b08:	428b      	cmp	r3, r1
 8027b0a:	d103      	bne.n	8027b14 <_free_r+0x88>
 8027b0c:	6819      	ldr	r1, [r3, #0]
 8027b0e:	685b      	ldr	r3, [r3, #4]
 8027b10:	1809      	adds	r1, r1, r0
 8027b12:	6021      	str	r1, [r4, #0]
 8027b14:	6063      	str	r3, [r4, #4]
 8027b16:	6054      	str	r4, [r2, #4]
 8027b18:	e7ca      	b.n	8027ab0 <_free_r+0x24>
 8027b1a:	46c0      	nop			; (mov r8, r8)
 8027b1c:	200054f4 	.word	0x200054f4

08027b20 <rshift>:
 8027b20:	0002      	movs	r2, r0
 8027b22:	b5f0      	push	{r4, r5, r6, r7, lr}
 8027b24:	6904      	ldr	r4, [r0, #16]
 8027b26:	114b      	asrs	r3, r1, #5
 8027b28:	b085      	sub	sp, #20
 8027b2a:	3214      	adds	r2, #20
 8027b2c:	9302      	str	r3, [sp, #8]
 8027b2e:	114d      	asrs	r5, r1, #5
 8027b30:	0013      	movs	r3, r2
 8027b32:	42ac      	cmp	r4, r5
 8027b34:	dd32      	ble.n	8027b9c <rshift+0x7c>
 8027b36:	261f      	movs	r6, #31
 8027b38:	000f      	movs	r7, r1
 8027b3a:	114b      	asrs	r3, r1, #5
 8027b3c:	009b      	lsls	r3, r3, #2
 8027b3e:	00a5      	lsls	r5, r4, #2
 8027b40:	18d3      	adds	r3, r2, r3
 8027b42:	4037      	ands	r7, r6
 8027b44:	1955      	adds	r5, r2, r5
 8027b46:	9300      	str	r3, [sp, #0]
 8027b48:	9701      	str	r7, [sp, #4]
 8027b4a:	4231      	tst	r1, r6
 8027b4c:	d10d      	bne.n	8027b6a <rshift+0x4a>
 8027b4e:	0016      	movs	r6, r2
 8027b50:	0019      	movs	r1, r3
 8027b52:	428d      	cmp	r5, r1
 8027b54:	d836      	bhi.n	8027bc4 <rshift+0xa4>
 8027b56:	9900      	ldr	r1, [sp, #0]
 8027b58:	2300      	movs	r3, #0
 8027b5a:	3903      	subs	r1, #3
 8027b5c:	428d      	cmp	r5, r1
 8027b5e:	d302      	bcc.n	8027b66 <rshift+0x46>
 8027b60:	9b02      	ldr	r3, [sp, #8]
 8027b62:	1ae4      	subs	r4, r4, r3
 8027b64:	00a3      	lsls	r3, r4, #2
 8027b66:	18d3      	adds	r3, r2, r3
 8027b68:	e018      	b.n	8027b9c <rshift+0x7c>
 8027b6a:	2120      	movs	r1, #32
 8027b6c:	9e01      	ldr	r6, [sp, #4]
 8027b6e:	9f01      	ldr	r7, [sp, #4]
 8027b70:	1b89      	subs	r1, r1, r6
 8027b72:	9e00      	ldr	r6, [sp, #0]
 8027b74:	9103      	str	r1, [sp, #12]
 8027b76:	ce02      	ldmia	r6!, {r1}
 8027b78:	4694      	mov	ip, r2
 8027b7a:	40f9      	lsrs	r1, r7
 8027b7c:	42b5      	cmp	r5, r6
 8027b7e:	d816      	bhi.n	8027bae <rshift+0x8e>
 8027b80:	9e00      	ldr	r6, [sp, #0]
 8027b82:	2300      	movs	r3, #0
 8027b84:	3601      	adds	r6, #1
 8027b86:	42b5      	cmp	r5, r6
 8027b88:	d303      	bcc.n	8027b92 <rshift+0x72>
 8027b8a:	9b02      	ldr	r3, [sp, #8]
 8027b8c:	1ae3      	subs	r3, r4, r3
 8027b8e:	009b      	lsls	r3, r3, #2
 8027b90:	3b04      	subs	r3, #4
 8027b92:	18d3      	adds	r3, r2, r3
 8027b94:	6019      	str	r1, [r3, #0]
 8027b96:	2900      	cmp	r1, #0
 8027b98:	d000      	beq.n	8027b9c <rshift+0x7c>
 8027b9a:	3304      	adds	r3, #4
 8027b9c:	1a99      	subs	r1, r3, r2
 8027b9e:	1089      	asrs	r1, r1, #2
 8027ba0:	6101      	str	r1, [r0, #16]
 8027ba2:	4293      	cmp	r3, r2
 8027ba4:	d101      	bne.n	8027baa <rshift+0x8a>
 8027ba6:	2300      	movs	r3, #0
 8027ba8:	6143      	str	r3, [r0, #20]
 8027baa:	b005      	add	sp, #20
 8027bac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8027bae:	6837      	ldr	r7, [r6, #0]
 8027bb0:	9b03      	ldr	r3, [sp, #12]
 8027bb2:	409f      	lsls	r7, r3
 8027bb4:	430f      	orrs	r7, r1
 8027bb6:	4661      	mov	r1, ip
 8027bb8:	c180      	stmia	r1!, {r7}
 8027bba:	468c      	mov	ip, r1
 8027bbc:	9b01      	ldr	r3, [sp, #4]
 8027bbe:	ce02      	ldmia	r6!, {r1}
 8027bc0:	40d9      	lsrs	r1, r3
 8027bc2:	e7db      	b.n	8027b7c <rshift+0x5c>
 8027bc4:	c980      	ldmia	r1!, {r7}
 8027bc6:	c680      	stmia	r6!, {r7}
 8027bc8:	e7c3      	b.n	8027b52 <rshift+0x32>

08027bca <__hexdig_fun>:
 8027bca:	0002      	movs	r2, r0
 8027bcc:	3a30      	subs	r2, #48	; 0x30
 8027bce:	0003      	movs	r3, r0
 8027bd0:	2a09      	cmp	r2, #9
 8027bd2:	d802      	bhi.n	8027bda <__hexdig_fun+0x10>
 8027bd4:	3b20      	subs	r3, #32
 8027bd6:	b2d8      	uxtb	r0, r3
 8027bd8:	4770      	bx	lr
 8027bda:	0002      	movs	r2, r0
 8027bdc:	3a61      	subs	r2, #97	; 0x61
 8027bde:	2a05      	cmp	r2, #5
 8027be0:	d801      	bhi.n	8027be6 <__hexdig_fun+0x1c>
 8027be2:	3b47      	subs	r3, #71	; 0x47
 8027be4:	e7f7      	b.n	8027bd6 <__hexdig_fun+0xc>
 8027be6:	001a      	movs	r2, r3
 8027be8:	3a41      	subs	r2, #65	; 0x41
 8027bea:	2000      	movs	r0, #0
 8027bec:	2a05      	cmp	r2, #5
 8027bee:	d8f3      	bhi.n	8027bd8 <__hexdig_fun+0xe>
 8027bf0:	3b27      	subs	r3, #39	; 0x27
 8027bf2:	e7f0      	b.n	8027bd6 <__hexdig_fun+0xc>

08027bf4 <__gethex>:
 8027bf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8027bf6:	b089      	sub	sp, #36	; 0x24
 8027bf8:	9307      	str	r3, [sp, #28]
 8027bfa:	2302      	movs	r3, #2
 8027bfc:	9201      	str	r2, [sp, #4]
 8027bfe:	680a      	ldr	r2, [r1, #0]
 8027c00:	425b      	negs	r3, r3
 8027c02:	9003      	str	r0, [sp, #12]
 8027c04:	9106      	str	r1, [sp, #24]
 8027c06:	1c96      	adds	r6, r2, #2
 8027c08:	1a9b      	subs	r3, r3, r2
 8027c0a:	199a      	adds	r2, r3, r6
 8027c0c:	9600      	str	r6, [sp, #0]
 8027c0e:	9205      	str	r2, [sp, #20]
 8027c10:	9a00      	ldr	r2, [sp, #0]
 8027c12:	3601      	adds	r6, #1
 8027c14:	7810      	ldrb	r0, [r2, #0]
 8027c16:	2830      	cmp	r0, #48	; 0x30
 8027c18:	d0f7      	beq.n	8027c0a <__gethex+0x16>
 8027c1a:	f7ff ffd6 	bl	8027bca <__hexdig_fun>
 8027c1e:	2300      	movs	r3, #0
 8027c20:	001d      	movs	r5, r3
 8027c22:	9302      	str	r3, [sp, #8]
 8027c24:	4298      	cmp	r0, r3
 8027c26:	d11d      	bne.n	8027c64 <__gethex+0x70>
 8027c28:	2201      	movs	r2, #1
 8027c2a:	49a6      	ldr	r1, [pc, #664]	; (8027ec4 <__gethex+0x2d0>)
 8027c2c:	9800      	ldr	r0, [sp, #0]
 8027c2e:	f7ff fd7c 	bl	802772a <strncmp>
 8027c32:	0007      	movs	r7, r0
 8027c34:	42a8      	cmp	r0, r5
 8027c36:	d169      	bne.n	8027d0c <__gethex+0x118>
 8027c38:	9b00      	ldr	r3, [sp, #0]
 8027c3a:	0034      	movs	r4, r6
 8027c3c:	7858      	ldrb	r0, [r3, #1]
 8027c3e:	f7ff ffc4 	bl	8027bca <__hexdig_fun>
 8027c42:	2301      	movs	r3, #1
 8027c44:	9302      	str	r3, [sp, #8]
 8027c46:	42a8      	cmp	r0, r5
 8027c48:	d02f      	beq.n	8027caa <__gethex+0xb6>
 8027c4a:	9600      	str	r6, [sp, #0]
 8027c4c:	9b00      	ldr	r3, [sp, #0]
 8027c4e:	7818      	ldrb	r0, [r3, #0]
 8027c50:	2830      	cmp	r0, #48	; 0x30
 8027c52:	d009      	beq.n	8027c68 <__gethex+0x74>
 8027c54:	f7ff ffb9 	bl	8027bca <__hexdig_fun>
 8027c58:	4242      	negs	r2, r0
 8027c5a:	4142      	adcs	r2, r0
 8027c5c:	2301      	movs	r3, #1
 8027c5e:	0035      	movs	r5, r6
 8027c60:	9202      	str	r2, [sp, #8]
 8027c62:	9305      	str	r3, [sp, #20]
 8027c64:	9c00      	ldr	r4, [sp, #0]
 8027c66:	e004      	b.n	8027c72 <__gethex+0x7e>
 8027c68:	9b00      	ldr	r3, [sp, #0]
 8027c6a:	3301      	adds	r3, #1
 8027c6c:	9300      	str	r3, [sp, #0]
 8027c6e:	e7ed      	b.n	8027c4c <__gethex+0x58>
 8027c70:	3401      	adds	r4, #1
 8027c72:	7820      	ldrb	r0, [r4, #0]
 8027c74:	f7ff ffa9 	bl	8027bca <__hexdig_fun>
 8027c78:	1e07      	subs	r7, r0, #0
 8027c7a:	d1f9      	bne.n	8027c70 <__gethex+0x7c>
 8027c7c:	2201      	movs	r2, #1
 8027c7e:	0020      	movs	r0, r4
 8027c80:	4990      	ldr	r1, [pc, #576]	; (8027ec4 <__gethex+0x2d0>)
 8027c82:	f7ff fd52 	bl	802772a <strncmp>
 8027c86:	2800      	cmp	r0, #0
 8027c88:	d10d      	bne.n	8027ca6 <__gethex+0xb2>
 8027c8a:	2d00      	cmp	r5, #0
 8027c8c:	d106      	bne.n	8027c9c <__gethex+0xa8>
 8027c8e:	3401      	adds	r4, #1
 8027c90:	0025      	movs	r5, r4
 8027c92:	7820      	ldrb	r0, [r4, #0]
 8027c94:	f7ff ff99 	bl	8027bca <__hexdig_fun>
 8027c98:	2800      	cmp	r0, #0
 8027c9a:	d102      	bne.n	8027ca2 <__gethex+0xae>
 8027c9c:	1b2d      	subs	r5, r5, r4
 8027c9e:	00af      	lsls	r7, r5, #2
 8027ca0:	e003      	b.n	8027caa <__gethex+0xb6>
 8027ca2:	3401      	adds	r4, #1
 8027ca4:	e7f5      	b.n	8027c92 <__gethex+0x9e>
 8027ca6:	2d00      	cmp	r5, #0
 8027ca8:	d1f8      	bne.n	8027c9c <__gethex+0xa8>
 8027caa:	2220      	movs	r2, #32
 8027cac:	7823      	ldrb	r3, [r4, #0]
 8027cae:	0026      	movs	r6, r4
 8027cb0:	4393      	bics	r3, r2
 8027cb2:	2b50      	cmp	r3, #80	; 0x50
 8027cb4:	d11d      	bne.n	8027cf2 <__gethex+0xfe>
 8027cb6:	7863      	ldrb	r3, [r4, #1]
 8027cb8:	2b2b      	cmp	r3, #43	; 0x2b
 8027cba:	d02c      	beq.n	8027d16 <__gethex+0x122>
 8027cbc:	2b2d      	cmp	r3, #45	; 0x2d
 8027cbe:	d02e      	beq.n	8027d1e <__gethex+0x12a>
 8027cc0:	2300      	movs	r3, #0
 8027cc2:	1c66      	adds	r6, r4, #1
 8027cc4:	9304      	str	r3, [sp, #16]
 8027cc6:	7830      	ldrb	r0, [r6, #0]
 8027cc8:	f7ff ff7f 	bl	8027bca <__hexdig_fun>
 8027ccc:	1e43      	subs	r3, r0, #1
 8027cce:	b2db      	uxtb	r3, r3
 8027cd0:	2b18      	cmp	r3, #24
 8027cd2:	d82b      	bhi.n	8027d2c <__gethex+0x138>
 8027cd4:	3810      	subs	r0, #16
 8027cd6:	0005      	movs	r5, r0
 8027cd8:	7870      	ldrb	r0, [r6, #1]
 8027cda:	f7ff ff76 	bl	8027bca <__hexdig_fun>
 8027cde:	1e43      	subs	r3, r0, #1
 8027ce0:	b2db      	uxtb	r3, r3
 8027ce2:	3601      	adds	r6, #1
 8027ce4:	2b18      	cmp	r3, #24
 8027ce6:	d91c      	bls.n	8027d22 <__gethex+0x12e>
 8027ce8:	9b04      	ldr	r3, [sp, #16]
 8027cea:	2b00      	cmp	r3, #0
 8027cec:	d000      	beq.n	8027cf0 <__gethex+0xfc>
 8027cee:	426d      	negs	r5, r5
 8027cf0:	197f      	adds	r7, r7, r5
 8027cf2:	9b06      	ldr	r3, [sp, #24]
 8027cf4:	601e      	str	r6, [r3, #0]
 8027cf6:	9b02      	ldr	r3, [sp, #8]
 8027cf8:	2b00      	cmp	r3, #0
 8027cfa:	d019      	beq.n	8027d30 <__gethex+0x13c>
 8027cfc:	2600      	movs	r6, #0
 8027cfe:	9b05      	ldr	r3, [sp, #20]
 8027d00:	42b3      	cmp	r3, r6
 8027d02:	d100      	bne.n	8027d06 <__gethex+0x112>
 8027d04:	3606      	adds	r6, #6
 8027d06:	0030      	movs	r0, r6
 8027d08:	b009      	add	sp, #36	; 0x24
 8027d0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8027d0c:	2301      	movs	r3, #1
 8027d0e:	2700      	movs	r7, #0
 8027d10:	9c00      	ldr	r4, [sp, #0]
 8027d12:	9302      	str	r3, [sp, #8]
 8027d14:	e7c9      	b.n	8027caa <__gethex+0xb6>
 8027d16:	2300      	movs	r3, #0
 8027d18:	9304      	str	r3, [sp, #16]
 8027d1a:	1ca6      	adds	r6, r4, #2
 8027d1c:	e7d3      	b.n	8027cc6 <__gethex+0xd2>
 8027d1e:	2301      	movs	r3, #1
 8027d20:	e7fa      	b.n	8027d18 <__gethex+0x124>
 8027d22:	230a      	movs	r3, #10
 8027d24:	435d      	muls	r5, r3
 8027d26:	182d      	adds	r5, r5, r0
 8027d28:	3d10      	subs	r5, #16
 8027d2a:	e7d5      	b.n	8027cd8 <__gethex+0xe4>
 8027d2c:	0026      	movs	r6, r4
 8027d2e:	e7e0      	b.n	8027cf2 <__gethex+0xfe>
 8027d30:	9b00      	ldr	r3, [sp, #0]
 8027d32:	9902      	ldr	r1, [sp, #8]
 8027d34:	1ae3      	subs	r3, r4, r3
 8027d36:	3b01      	subs	r3, #1
 8027d38:	2b07      	cmp	r3, #7
 8027d3a:	dc0a      	bgt.n	8027d52 <__gethex+0x15e>
 8027d3c:	9803      	ldr	r0, [sp, #12]
 8027d3e:	f000 fa5d 	bl	80281fc <_Balloc>
 8027d42:	1e05      	subs	r5, r0, #0
 8027d44:	d108      	bne.n	8027d58 <__gethex+0x164>
 8027d46:	002a      	movs	r2, r5
 8027d48:	21e4      	movs	r1, #228	; 0xe4
 8027d4a:	4b5f      	ldr	r3, [pc, #380]	; (8027ec8 <__gethex+0x2d4>)
 8027d4c:	485f      	ldr	r0, [pc, #380]	; (8027ecc <__gethex+0x2d8>)
 8027d4e:	f7ff fe7f 	bl	8027a50 <__assert_func>
 8027d52:	3101      	adds	r1, #1
 8027d54:	105b      	asrs	r3, r3, #1
 8027d56:	e7ef      	b.n	8027d38 <__gethex+0x144>
 8027d58:	0003      	movs	r3, r0
 8027d5a:	3314      	adds	r3, #20
 8027d5c:	9302      	str	r3, [sp, #8]
 8027d5e:	9305      	str	r3, [sp, #20]
 8027d60:	2300      	movs	r3, #0
 8027d62:	001e      	movs	r6, r3
 8027d64:	9304      	str	r3, [sp, #16]
 8027d66:	9b00      	ldr	r3, [sp, #0]
 8027d68:	42a3      	cmp	r3, r4
 8027d6a:	d33f      	bcc.n	8027dec <__gethex+0x1f8>
 8027d6c:	9c05      	ldr	r4, [sp, #20]
 8027d6e:	9b02      	ldr	r3, [sp, #8]
 8027d70:	c440      	stmia	r4!, {r6}
 8027d72:	1ae4      	subs	r4, r4, r3
 8027d74:	10a4      	asrs	r4, r4, #2
 8027d76:	0030      	movs	r0, r6
 8027d78:	612c      	str	r4, [r5, #16]
 8027d7a:	f000 fb37 	bl	80283ec <__hi0bits>
 8027d7e:	9b01      	ldr	r3, [sp, #4]
 8027d80:	0164      	lsls	r4, r4, #5
 8027d82:	681b      	ldr	r3, [r3, #0]
 8027d84:	1a26      	subs	r6, r4, r0
 8027d86:	9300      	str	r3, [sp, #0]
 8027d88:	429e      	cmp	r6, r3
 8027d8a:	dd51      	ble.n	8027e30 <__gethex+0x23c>
 8027d8c:	1af6      	subs	r6, r6, r3
 8027d8e:	0031      	movs	r1, r6
 8027d90:	0028      	movs	r0, r5
 8027d92:	f000 fecb 	bl	8028b2c <__any_on>
 8027d96:	1e04      	subs	r4, r0, #0
 8027d98:	d016      	beq.n	8027dc8 <__gethex+0x1d4>
 8027d9a:	2401      	movs	r4, #1
 8027d9c:	231f      	movs	r3, #31
 8027d9e:	0020      	movs	r0, r4
 8027da0:	1e72      	subs	r2, r6, #1
 8027da2:	4013      	ands	r3, r2
 8027da4:	4098      	lsls	r0, r3
 8027da6:	0003      	movs	r3, r0
 8027da8:	1151      	asrs	r1, r2, #5
 8027daa:	9802      	ldr	r0, [sp, #8]
 8027dac:	0089      	lsls	r1, r1, #2
 8027dae:	5809      	ldr	r1, [r1, r0]
 8027db0:	4219      	tst	r1, r3
 8027db2:	d009      	beq.n	8027dc8 <__gethex+0x1d4>
 8027db4:	42a2      	cmp	r2, r4
 8027db6:	dd06      	ble.n	8027dc6 <__gethex+0x1d2>
 8027db8:	0028      	movs	r0, r5
 8027dba:	1eb1      	subs	r1, r6, #2
 8027dbc:	f000 feb6 	bl	8028b2c <__any_on>
 8027dc0:	3402      	adds	r4, #2
 8027dc2:	2800      	cmp	r0, #0
 8027dc4:	d100      	bne.n	8027dc8 <__gethex+0x1d4>
 8027dc6:	2402      	movs	r4, #2
 8027dc8:	0031      	movs	r1, r6
 8027dca:	0028      	movs	r0, r5
 8027dcc:	f7ff fea8 	bl	8027b20 <rshift>
 8027dd0:	19bf      	adds	r7, r7, r6
 8027dd2:	9b01      	ldr	r3, [sp, #4]
 8027dd4:	689b      	ldr	r3, [r3, #8]
 8027dd6:	42bb      	cmp	r3, r7
 8027dd8:	da3a      	bge.n	8027e50 <__gethex+0x25c>
 8027dda:	0029      	movs	r1, r5
 8027ddc:	9803      	ldr	r0, [sp, #12]
 8027dde:	f000 fa51 	bl	8028284 <_Bfree>
 8027de2:	2300      	movs	r3, #0
 8027de4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8027de6:	26a3      	movs	r6, #163	; 0xa3
 8027de8:	6013      	str	r3, [r2, #0]
 8027dea:	e78c      	b.n	8027d06 <__gethex+0x112>
 8027dec:	3c01      	subs	r4, #1
 8027dee:	7823      	ldrb	r3, [r4, #0]
 8027df0:	2b2e      	cmp	r3, #46	; 0x2e
 8027df2:	d012      	beq.n	8027e1a <__gethex+0x226>
 8027df4:	9b04      	ldr	r3, [sp, #16]
 8027df6:	2b20      	cmp	r3, #32
 8027df8:	d104      	bne.n	8027e04 <__gethex+0x210>
 8027dfa:	9b05      	ldr	r3, [sp, #20]
 8027dfc:	c340      	stmia	r3!, {r6}
 8027dfe:	2600      	movs	r6, #0
 8027e00:	9305      	str	r3, [sp, #20]
 8027e02:	9604      	str	r6, [sp, #16]
 8027e04:	7820      	ldrb	r0, [r4, #0]
 8027e06:	f7ff fee0 	bl	8027bca <__hexdig_fun>
 8027e0a:	230f      	movs	r3, #15
 8027e0c:	4018      	ands	r0, r3
 8027e0e:	9b04      	ldr	r3, [sp, #16]
 8027e10:	4098      	lsls	r0, r3
 8027e12:	3304      	adds	r3, #4
 8027e14:	4306      	orrs	r6, r0
 8027e16:	9304      	str	r3, [sp, #16]
 8027e18:	e7a5      	b.n	8027d66 <__gethex+0x172>
 8027e1a:	9b00      	ldr	r3, [sp, #0]
 8027e1c:	42a3      	cmp	r3, r4
 8027e1e:	d8e9      	bhi.n	8027df4 <__gethex+0x200>
 8027e20:	2201      	movs	r2, #1
 8027e22:	0020      	movs	r0, r4
 8027e24:	4927      	ldr	r1, [pc, #156]	; (8027ec4 <__gethex+0x2d0>)
 8027e26:	f7ff fc80 	bl	802772a <strncmp>
 8027e2a:	2800      	cmp	r0, #0
 8027e2c:	d1e2      	bne.n	8027df4 <__gethex+0x200>
 8027e2e:	e79a      	b.n	8027d66 <__gethex+0x172>
 8027e30:	9b00      	ldr	r3, [sp, #0]
 8027e32:	2400      	movs	r4, #0
 8027e34:	429e      	cmp	r6, r3
 8027e36:	dacc      	bge.n	8027dd2 <__gethex+0x1de>
 8027e38:	1b9e      	subs	r6, r3, r6
 8027e3a:	0029      	movs	r1, r5
 8027e3c:	0032      	movs	r2, r6
 8027e3e:	9803      	ldr	r0, [sp, #12]
 8027e40:	f000 fc40 	bl	80286c4 <__lshift>
 8027e44:	0003      	movs	r3, r0
 8027e46:	3314      	adds	r3, #20
 8027e48:	0005      	movs	r5, r0
 8027e4a:	1bbf      	subs	r7, r7, r6
 8027e4c:	9302      	str	r3, [sp, #8]
 8027e4e:	e7c0      	b.n	8027dd2 <__gethex+0x1de>
 8027e50:	9b01      	ldr	r3, [sp, #4]
 8027e52:	685e      	ldr	r6, [r3, #4]
 8027e54:	42be      	cmp	r6, r7
 8027e56:	dd70      	ble.n	8027f3a <__gethex+0x346>
 8027e58:	9b00      	ldr	r3, [sp, #0]
 8027e5a:	1bf6      	subs	r6, r6, r7
 8027e5c:	42b3      	cmp	r3, r6
 8027e5e:	dc37      	bgt.n	8027ed0 <__gethex+0x2dc>
 8027e60:	9b01      	ldr	r3, [sp, #4]
 8027e62:	68db      	ldr	r3, [r3, #12]
 8027e64:	2b02      	cmp	r3, #2
 8027e66:	d024      	beq.n	8027eb2 <__gethex+0x2be>
 8027e68:	2b03      	cmp	r3, #3
 8027e6a:	d026      	beq.n	8027eba <__gethex+0x2c6>
 8027e6c:	2b01      	cmp	r3, #1
 8027e6e:	d117      	bne.n	8027ea0 <__gethex+0x2ac>
 8027e70:	9b00      	ldr	r3, [sp, #0]
 8027e72:	42b3      	cmp	r3, r6
 8027e74:	d114      	bne.n	8027ea0 <__gethex+0x2ac>
 8027e76:	2b01      	cmp	r3, #1
 8027e78:	d10b      	bne.n	8027e92 <__gethex+0x29e>
 8027e7a:	9b01      	ldr	r3, [sp, #4]
 8027e7c:	9a07      	ldr	r2, [sp, #28]
 8027e7e:	685b      	ldr	r3, [r3, #4]
 8027e80:	2662      	movs	r6, #98	; 0x62
 8027e82:	6013      	str	r3, [r2, #0]
 8027e84:	2301      	movs	r3, #1
 8027e86:	9a02      	ldr	r2, [sp, #8]
 8027e88:	612b      	str	r3, [r5, #16]
 8027e8a:	6013      	str	r3, [r2, #0]
 8027e8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8027e8e:	601d      	str	r5, [r3, #0]
 8027e90:	e739      	b.n	8027d06 <__gethex+0x112>
 8027e92:	9900      	ldr	r1, [sp, #0]
 8027e94:	0028      	movs	r0, r5
 8027e96:	3901      	subs	r1, #1
 8027e98:	f000 fe48 	bl	8028b2c <__any_on>
 8027e9c:	2800      	cmp	r0, #0
 8027e9e:	d1ec      	bne.n	8027e7a <__gethex+0x286>
 8027ea0:	0029      	movs	r1, r5
 8027ea2:	9803      	ldr	r0, [sp, #12]
 8027ea4:	f000 f9ee 	bl	8028284 <_Bfree>
 8027ea8:	2300      	movs	r3, #0
 8027eaa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8027eac:	2650      	movs	r6, #80	; 0x50
 8027eae:	6013      	str	r3, [r2, #0]
 8027eb0:	e729      	b.n	8027d06 <__gethex+0x112>
 8027eb2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8027eb4:	2b00      	cmp	r3, #0
 8027eb6:	d1f3      	bne.n	8027ea0 <__gethex+0x2ac>
 8027eb8:	e7df      	b.n	8027e7a <__gethex+0x286>
 8027eba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8027ebc:	2b00      	cmp	r3, #0
 8027ebe:	d1dc      	bne.n	8027e7a <__gethex+0x286>
 8027ec0:	e7ee      	b.n	8027ea0 <__gethex+0x2ac>
 8027ec2:	46c0      	nop			; (mov r8, r8)
 8027ec4:	0802b61f 	.word	0x0802b61f
 8027ec8:	0802b735 	.word	0x0802b735
 8027ecc:	0802b746 	.word	0x0802b746
 8027ed0:	1e77      	subs	r7, r6, #1
 8027ed2:	2c00      	cmp	r4, #0
 8027ed4:	d12f      	bne.n	8027f36 <__gethex+0x342>
 8027ed6:	2f00      	cmp	r7, #0
 8027ed8:	d004      	beq.n	8027ee4 <__gethex+0x2f0>
 8027eda:	0039      	movs	r1, r7
 8027edc:	0028      	movs	r0, r5
 8027ede:	f000 fe25 	bl	8028b2c <__any_on>
 8027ee2:	0004      	movs	r4, r0
 8027ee4:	231f      	movs	r3, #31
 8027ee6:	117a      	asrs	r2, r7, #5
 8027ee8:	401f      	ands	r7, r3
 8027eea:	3b1e      	subs	r3, #30
 8027eec:	40bb      	lsls	r3, r7
 8027eee:	9902      	ldr	r1, [sp, #8]
 8027ef0:	0092      	lsls	r2, r2, #2
 8027ef2:	5852      	ldr	r2, [r2, r1]
 8027ef4:	421a      	tst	r2, r3
 8027ef6:	d001      	beq.n	8027efc <__gethex+0x308>
 8027ef8:	2302      	movs	r3, #2
 8027efa:	431c      	orrs	r4, r3
 8027efc:	9b00      	ldr	r3, [sp, #0]
 8027efe:	0031      	movs	r1, r6
 8027f00:	1b9b      	subs	r3, r3, r6
 8027f02:	2602      	movs	r6, #2
 8027f04:	0028      	movs	r0, r5
 8027f06:	9300      	str	r3, [sp, #0]
 8027f08:	f7ff fe0a 	bl	8027b20 <rshift>
 8027f0c:	9b01      	ldr	r3, [sp, #4]
 8027f0e:	685f      	ldr	r7, [r3, #4]
 8027f10:	2c00      	cmp	r4, #0
 8027f12:	d041      	beq.n	8027f98 <__gethex+0x3a4>
 8027f14:	9b01      	ldr	r3, [sp, #4]
 8027f16:	68db      	ldr	r3, [r3, #12]
 8027f18:	2b02      	cmp	r3, #2
 8027f1a:	d010      	beq.n	8027f3e <__gethex+0x34a>
 8027f1c:	2b03      	cmp	r3, #3
 8027f1e:	d012      	beq.n	8027f46 <__gethex+0x352>
 8027f20:	2b01      	cmp	r3, #1
 8027f22:	d106      	bne.n	8027f32 <__gethex+0x33e>
 8027f24:	07a2      	lsls	r2, r4, #30
 8027f26:	d504      	bpl.n	8027f32 <__gethex+0x33e>
 8027f28:	9a02      	ldr	r2, [sp, #8]
 8027f2a:	6812      	ldr	r2, [r2, #0]
 8027f2c:	4314      	orrs	r4, r2
 8027f2e:	421c      	tst	r4, r3
 8027f30:	d10c      	bne.n	8027f4c <__gethex+0x358>
 8027f32:	2310      	movs	r3, #16
 8027f34:	e02f      	b.n	8027f96 <__gethex+0x3a2>
 8027f36:	2401      	movs	r4, #1
 8027f38:	e7d4      	b.n	8027ee4 <__gethex+0x2f0>
 8027f3a:	2601      	movs	r6, #1
 8027f3c:	e7e8      	b.n	8027f10 <__gethex+0x31c>
 8027f3e:	2301      	movs	r3, #1
 8027f40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8027f42:	1a9b      	subs	r3, r3, r2
 8027f44:	930f      	str	r3, [sp, #60]	; 0x3c
 8027f46:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8027f48:	2b00      	cmp	r3, #0
 8027f4a:	d0f2      	beq.n	8027f32 <__gethex+0x33e>
 8027f4c:	692b      	ldr	r3, [r5, #16]
 8027f4e:	2000      	movs	r0, #0
 8027f50:	9302      	str	r3, [sp, #8]
 8027f52:	009b      	lsls	r3, r3, #2
 8027f54:	9304      	str	r3, [sp, #16]
 8027f56:	002b      	movs	r3, r5
 8027f58:	9a04      	ldr	r2, [sp, #16]
 8027f5a:	3314      	adds	r3, #20
 8027f5c:	1899      	adds	r1, r3, r2
 8027f5e:	681a      	ldr	r2, [r3, #0]
 8027f60:	1c54      	adds	r4, r2, #1
 8027f62:	d01e      	beq.n	8027fa2 <__gethex+0x3ae>
 8027f64:	3201      	adds	r2, #1
 8027f66:	601a      	str	r2, [r3, #0]
 8027f68:	002b      	movs	r3, r5
 8027f6a:	3314      	adds	r3, #20
 8027f6c:	2e02      	cmp	r6, #2
 8027f6e:	d141      	bne.n	8027ff4 <__gethex+0x400>
 8027f70:	9a01      	ldr	r2, [sp, #4]
 8027f72:	9900      	ldr	r1, [sp, #0]
 8027f74:	6812      	ldr	r2, [r2, #0]
 8027f76:	3a01      	subs	r2, #1
 8027f78:	428a      	cmp	r2, r1
 8027f7a:	d10b      	bne.n	8027f94 <__gethex+0x3a0>
 8027f7c:	221f      	movs	r2, #31
 8027f7e:	9800      	ldr	r0, [sp, #0]
 8027f80:	1149      	asrs	r1, r1, #5
 8027f82:	4002      	ands	r2, r0
 8027f84:	2001      	movs	r0, #1
 8027f86:	0004      	movs	r4, r0
 8027f88:	4094      	lsls	r4, r2
 8027f8a:	0089      	lsls	r1, r1, #2
 8027f8c:	58cb      	ldr	r3, [r1, r3]
 8027f8e:	4223      	tst	r3, r4
 8027f90:	d000      	beq.n	8027f94 <__gethex+0x3a0>
 8027f92:	2601      	movs	r6, #1
 8027f94:	2320      	movs	r3, #32
 8027f96:	431e      	orrs	r6, r3
 8027f98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8027f9a:	601d      	str	r5, [r3, #0]
 8027f9c:	9b07      	ldr	r3, [sp, #28]
 8027f9e:	601f      	str	r7, [r3, #0]
 8027fa0:	e6b1      	b.n	8027d06 <__gethex+0x112>
 8027fa2:	c301      	stmia	r3!, {r0}
 8027fa4:	4299      	cmp	r1, r3
 8027fa6:	d8da      	bhi.n	8027f5e <__gethex+0x36a>
 8027fa8:	68ab      	ldr	r3, [r5, #8]
 8027faa:	9a02      	ldr	r2, [sp, #8]
 8027fac:	429a      	cmp	r2, r3
 8027fae:	db18      	blt.n	8027fe2 <__gethex+0x3ee>
 8027fb0:	6869      	ldr	r1, [r5, #4]
 8027fb2:	9803      	ldr	r0, [sp, #12]
 8027fb4:	3101      	adds	r1, #1
 8027fb6:	f000 f921 	bl	80281fc <_Balloc>
 8027fba:	1e04      	subs	r4, r0, #0
 8027fbc:	d104      	bne.n	8027fc8 <__gethex+0x3d4>
 8027fbe:	0022      	movs	r2, r4
 8027fc0:	2184      	movs	r1, #132	; 0x84
 8027fc2:	4b1c      	ldr	r3, [pc, #112]	; (8028034 <__gethex+0x440>)
 8027fc4:	481c      	ldr	r0, [pc, #112]	; (8028038 <__gethex+0x444>)
 8027fc6:	e6c2      	b.n	8027d4e <__gethex+0x15a>
 8027fc8:	0029      	movs	r1, r5
 8027fca:	692a      	ldr	r2, [r5, #16]
 8027fcc:	310c      	adds	r1, #12
 8027fce:	3202      	adds	r2, #2
 8027fd0:	0092      	lsls	r2, r2, #2
 8027fd2:	300c      	adds	r0, #12
 8027fd4:	f7ff fd2d 	bl	8027a32 <memcpy>
 8027fd8:	0029      	movs	r1, r5
 8027fda:	9803      	ldr	r0, [sp, #12]
 8027fdc:	f000 f952 	bl	8028284 <_Bfree>
 8027fe0:	0025      	movs	r5, r4
 8027fe2:	692b      	ldr	r3, [r5, #16]
 8027fe4:	1c5a      	adds	r2, r3, #1
 8027fe6:	612a      	str	r2, [r5, #16]
 8027fe8:	2201      	movs	r2, #1
 8027fea:	3304      	adds	r3, #4
 8027fec:	009b      	lsls	r3, r3, #2
 8027fee:	18eb      	adds	r3, r5, r3
 8027ff0:	605a      	str	r2, [r3, #4]
 8027ff2:	e7b9      	b.n	8027f68 <__gethex+0x374>
 8027ff4:	692a      	ldr	r2, [r5, #16]
 8027ff6:	9902      	ldr	r1, [sp, #8]
 8027ff8:	428a      	cmp	r2, r1
 8027ffa:	dd09      	ble.n	8028010 <__gethex+0x41c>
 8027ffc:	2101      	movs	r1, #1
 8027ffe:	0028      	movs	r0, r5
 8028000:	f7ff fd8e 	bl	8027b20 <rshift>
 8028004:	9b01      	ldr	r3, [sp, #4]
 8028006:	3701      	adds	r7, #1
 8028008:	689b      	ldr	r3, [r3, #8]
 802800a:	42bb      	cmp	r3, r7
 802800c:	dac1      	bge.n	8027f92 <__gethex+0x39e>
 802800e:	e6e4      	b.n	8027dda <__gethex+0x1e6>
 8028010:	221f      	movs	r2, #31
 8028012:	9c00      	ldr	r4, [sp, #0]
 8028014:	9900      	ldr	r1, [sp, #0]
 8028016:	2601      	movs	r6, #1
 8028018:	4014      	ands	r4, r2
 802801a:	4211      	tst	r1, r2
 802801c:	d0ba      	beq.n	8027f94 <__gethex+0x3a0>
 802801e:	9a04      	ldr	r2, [sp, #16]
 8028020:	189b      	adds	r3, r3, r2
 8028022:	3b04      	subs	r3, #4
 8028024:	6818      	ldr	r0, [r3, #0]
 8028026:	f000 f9e1 	bl	80283ec <__hi0bits>
 802802a:	2320      	movs	r3, #32
 802802c:	1b1b      	subs	r3, r3, r4
 802802e:	4298      	cmp	r0, r3
 8028030:	dbe4      	blt.n	8027ffc <__gethex+0x408>
 8028032:	e7af      	b.n	8027f94 <__gethex+0x3a0>
 8028034:	0802b735 	.word	0x0802b735
 8028038:	0802b746 	.word	0x0802b746

0802803c <L_shift>:
 802803c:	2308      	movs	r3, #8
 802803e:	b570      	push	{r4, r5, r6, lr}
 8028040:	2520      	movs	r5, #32
 8028042:	1a9a      	subs	r2, r3, r2
 8028044:	0092      	lsls	r2, r2, #2
 8028046:	1aad      	subs	r5, r5, r2
 8028048:	6843      	ldr	r3, [r0, #4]
 802804a:	6804      	ldr	r4, [r0, #0]
 802804c:	001e      	movs	r6, r3
 802804e:	40ae      	lsls	r6, r5
 8028050:	40d3      	lsrs	r3, r2
 8028052:	4334      	orrs	r4, r6
 8028054:	6004      	str	r4, [r0, #0]
 8028056:	6043      	str	r3, [r0, #4]
 8028058:	3004      	adds	r0, #4
 802805a:	4288      	cmp	r0, r1
 802805c:	d3f4      	bcc.n	8028048 <L_shift+0xc>
 802805e:	bd70      	pop	{r4, r5, r6, pc}

08028060 <__match>:
 8028060:	b530      	push	{r4, r5, lr}
 8028062:	6803      	ldr	r3, [r0, #0]
 8028064:	780c      	ldrb	r4, [r1, #0]
 8028066:	3301      	adds	r3, #1
 8028068:	2c00      	cmp	r4, #0
 802806a:	d102      	bne.n	8028072 <__match+0x12>
 802806c:	6003      	str	r3, [r0, #0]
 802806e:	2001      	movs	r0, #1
 8028070:	bd30      	pop	{r4, r5, pc}
 8028072:	781a      	ldrb	r2, [r3, #0]
 8028074:	0015      	movs	r5, r2
 8028076:	3d41      	subs	r5, #65	; 0x41
 8028078:	2d19      	cmp	r5, #25
 802807a:	d800      	bhi.n	802807e <__match+0x1e>
 802807c:	3220      	adds	r2, #32
 802807e:	3101      	adds	r1, #1
 8028080:	42a2      	cmp	r2, r4
 8028082:	d0ef      	beq.n	8028064 <__match+0x4>
 8028084:	2000      	movs	r0, #0
 8028086:	e7f3      	b.n	8028070 <__match+0x10>

08028088 <__hexnan>:
 8028088:	b5f0      	push	{r4, r5, r6, r7, lr}
 802808a:	680b      	ldr	r3, [r1, #0]
 802808c:	b08b      	sub	sp, #44	; 0x2c
 802808e:	9201      	str	r2, [sp, #4]
 8028090:	9901      	ldr	r1, [sp, #4]
 8028092:	115a      	asrs	r2, r3, #5
 8028094:	0092      	lsls	r2, r2, #2
 8028096:	188a      	adds	r2, r1, r2
 8028098:	9202      	str	r2, [sp, #8]
 802809a:	0019      	movs	r1, r3
 802809c:	221f      	movs	r2, #31
 802809e:	4011      	ands	r1, r2
 80280a0:	9008      	str	r0, [sp, #32]
 80280a2:	9106      	str	r1, [sp, #24]
 80280a4:	4213      	tst	r3, r2
 80280a6:	d002      	beq.n	80280ae <__hexnan+0x26>
 80280a8:	9b02      	ldr	r3, [sp, #8]
 80280aa:	3304      	adds	r3, #4
 80280ac:	9302      	str	r3, [sp, #8]
 80280ae:	9b02      	ldr	r3, [sp, #8]
 80280b0:	2500      	movs	r5, #0
 80280b2:	1f1f      	subs	r7, r3, #4
 80280b4:	003e      	movs	r6, r7
 80280b6:	003c      	movs	r4, r7
 80280b8:	9b08      	ldr	r3, [sp, #32]
 80280ba:	603d      	str	r5, [r7, #0]
 80280bc:	681b      	ldr	r3, [r3, #0]
 80280be:	9507      	str	r5, [sp, #28]
 80280c0:	9305      	str	r3, [sp, #20]
 80280c2:	9503      	str	r5, [sp, #12]
 80280c4:	9b05      	ldr	r3, [sp, #20]
 80280c6:	3301      	adds	r3, #1
 80280c8:	9309      	str	r3, [sp, #36]	; 0x24
 80280ca:	9b05      	ldr	r3, [sp, #20]
 80280cc:	785b      	ldrb	r3, [r3, #1]
 80280ce:	9304      	str	r3, [sp, #16]
 80280d0:	2b00      	cmp	r3, #0
 80280d2:	d028      	beq.n	8028126 <__hexnan+0x9e>
 80280d4:	9804      	ldr	r0, [sp, #16]
 80280d6:	f7ff fd78 	bl	8027bca <__hexdig_fun>
 80280da:	2800      	cmp	r0, #0
 80280dc:	d154      	bne.n	8028188 <__hexnan+0x100>
 80280de:	9b04      	ldr	r3, [sp, #16]
 80280e0:	2b20      	cmp	r3, #32
 80280e2:	d819      	bhi.n	8028118 <__hexnan+0x90>
 80280e4:	9b03      	ldr	r3, [sp, #12]
 80280e6:	9a07      	ldr	r2, [sp, #28]
 80280e8:	4293      	cmp	r3, r2
 80280ea:	dd12      	ble.n	8028112 <__hexnan+0x8a>
 80280ec:	42b4      	cmp	r4, r6
 80280ee:	d206      	bcs.n	80280fe <__hexnan+0x76>
 80280f0:	2d07      	cmp	r5, #7
 80280f2:	dc04      	bgt.n	80280fe <__hexnan+0x76>
 80280f4:	002a      	movs	r2, r5
 80280f6:	0031      	movs	r1, r6
 80280f8:	0020      	movs	r0, r4
 80280fa:	f7ff ff9f 	bl	802803c <L_shift>
 80280fe:	9b01      	ldr	r3, [sp, #4]
 8028100:	2508      	movs	r5, #8
 8028102:	429c      	cmp	r4, r3
 8028104:	d905      	bls.n	8028112 <__hexnan+0x8a>
 8028106:	1f26      	subs	r6, r4, #4
 8028108:	2500      	movs	r5, #0
 802810a:	0034      	movs	r4, r6
 802810c:	9b03      	ldr	r3, [sp, #12]
 802810e:	6035      	str	r5, [r6, #0]
 8028110:	9307      	str	r3, [sp, #28]
 8028112:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8028114:	9305      	str	r3, [sp, #20]
 8028116:	e7d5      	b.n	80280c4 <__hexnan+0x3c>
 8028118:	9b04      	ldr	r3, [sp, #16]
 802811a:	2b29      	cmp	r3, #41	; 0x29
 802811c:	d159      	bne.n	80281d2 <__hexnan+0x14a>
 802811e:	9b05      	ldr	r3, [sp, #20]
 8028120:	9a08      	ldr	r2, [sp, #32]
 8028122:	3302      	adds	r3, #2
 8028124:	6013      	str	r3, [r2, #0]
 8028126:	9b03      	ldr	r3, [sp, #12]
 8028128:	2b00      	cmp	r3, #0
 802812a:	d052      	beq.n	80281d2 <__hexnan+0x14a>
 802812c:	42b4      	cmp	r4, r6
 802812e:	d206      	bcs.n	802813e <__hexnan+0xb6>
 8028130:	2d07      	cmp	r5, #7
 8028132:	dc04      	bgt.n	802813e <__hexnan+0xb6>
 8028134:	002a      	movs	r2, r5
 8028136:	0031      	movs	r1, r6
 8028138:	0020      	movs	r0, r4
 802813a:	f7ff ff7f 	bl	802803c <L_shift>
 802813e:	9b01      	ldr	r3, [sp, #4]
 8028140:	429c      	cmp	r4, r3
 8028142:	d935      	bls.n	80281b0 <__hexnan+0x128>
 8028144:	001a      	movs	r2, r3
 8028146:	0023      	movs	r3, r4
 8028148:	cb02      	ldmia	r3!, {r1}
 802814a:	c202      	stmia	r2!, {r1}
 802814c:	429f      	cmp	r7, r3
 802814e:	d2fb      	bcs.n	8028148 <__hexnan+0xc0>
 8028150:	9b02      	ldr	r3, [sp, #8]
 8028152:	1c62      	adds	r2, r4, #1
 8028154:	1ed9      	subs	r1, r3, #3
 8028156:	2304      	movs	r3, #4
 8028158:	4291      	cmp	r1, r2
 802815a:	d305      	bcc.n	8028168 <__hexnan+0xe0>
 802815c:	9b02      	ldr	r3, [sp, #8]
 802815e:	3b04      	subs	r3, #4
 8028160:	1b1b      	subs	r3, r3, r4
 8028162:	089b      	lsrs	r3, r3, #2
 8028164:	3301      	adds	r3, #1
 8028166:	009b      	lsls	r3, r3, #2
 8028168:	9a01      	ldr	r2, [sp, #4]
 802816a:	18d3      	adds	r3, r2, r3
 802816c:	2200      	movs	r2, #0
 802816e:	c304      	stmia	r3!, {r2}
 8028170:	429f      	cmp	r7, r3
 8028172:	d2fc      	bcs.n	802816e <__hexnan+0xe6>
 8028174:	683b      	ldr	r3, [r7, #0]
 8028176:	2b00      	cmp	r3, #0
 8028178:	d104      	bne.n	8028184 <__hexnan+0xfc>
 802817a:	9b01      	ldr	r3, [sp, #4]
 802817c:	429f      	cmp	r7, r3
 802817e:	d126      	bne.n	80281ce <__hexnan+0x146>
 8028180:	2301      	movs	r3, #1
 8028182:	603b      	str	r3, [r7, #0]
 8028184:	2005      	movs	r0, #5
 8028186:	e025      	b.n	80281d4 <__hexnan+0x14c>
 8028188:	9b03      	ldr	r3, [sp, #12]
 802818a:	3501      	adds	r5, #1
 802818c:	3301      	adds	r3, #1
 802818e:	9303      	str	r3, [sp, #12]
 8028190:	2d08      	cmp	r5, #8
 8028192:	dd06      	ble.n	80281a2 <__hexnan+0x11a>
 8028194:	9b01      	ldr	r3, [sp, #4]
 8028196:	429c      	cmp	r4, r3
 8028198:	d9bb      	bls.n	8028112 <__hexnan+0x8a>
 802819a:	2300      	movs	r3, #0
 802819c:	2501      	movs	r5, #1
 802819e:	3c04      	subs	r4, #4
 80281a0:	6023      	str	r3, [r4, #0]
 80281a2:	220f      	movs	r2, #15
 80281a4:	6823      	ldr	r3, [r4, #0]
 80281a6:	4010      	ands	r0, r2
 80281a8:	011b      	lsls	r3, r3, #4
 80281aa:	4303      	orrs	r3, r0
 80281ac:	6023      	str	r3, [r4, #0]
 80281ae:	e7b0      	b.n	8028112 <__hexnan+0x8a>
 80281b0:	9b06      	ldr	r3, [sp, #24]
 80281b2:	2b00      	cmp	r3, #0
 80281b4:	d0de      	beq.n	8028174 <__hexnan+0xec>
 80281b6:	2320      	movs	r3, #32
 80281b8:	9a06      	ldr	r2, [sp, #24]
 80281ba:	9902      	ldr	r1, [sp, #8]
 80281bc:	1a9b      	subs	r3, r3, r2
 80281be:	2201      	movs	r2, #1
 80281c0:	4252      	negs	r2, r2
 80281c2:	40da      	lsrs	r2, r3
 80281c4:	3904      	subs	r1, #4
 80281c6:	680b      	ldr	r3, [r1, #0]
 80281c8:	4013      	ands	r3, r2
 80281ca:	600b      	str	r3, [r1, #0]
 80281cc:	e7d2      	b.n	8028174 <__hexnan+0xec>
 80281ce:	3f04      	subs	r7, #4
 80281d0:	e7d0      	b.n	8028174 <__hexnan+0xec>
 80281d2:	2004      	movs	r0, #4
 80281d4:	b00b      	add	sp, #44	; 0x2c
 80281d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080281d8 <__ascii_mbtowc>:
 80281d8:	b082      	sub	sp, #8
 80281da:	2900      	cmp	r1, #0
 80281dc:	d100      	bne.n	80281e0 <__ascii_mbtowc+0x8>
 80281de:	a901      	add	r1, sp, #4
 80281e0:	1e10      	subs	r0, r2, #0
 80281e2:	d006      	beq.n	80281f2 <__ascii_mbtowc+0x1a>
 80281e4:	2b00      	cmp	r3, #0
 80281e6:	d006      	beq.n	80281f6 <__ascii_mbtowc+0x1e>
 80281e8:	7813      	ldrb	r3, [r2, #0]
 80281ea:	600b      	str	r3, [r1, #0]
 80281ec:	7810      	ldrb	r0, [r2, #0]
 80281ee:	1e43      	subs	r3, r0, #1
 80281f0:	4198      	sbcs	r0, r3
 80281f2:	b002      	add	sp, #8
 80281f4:	4770      	bx	lr
 80281f6:	2002      	movs	r0, #2
 80281f8:	4240      	negs	r0, r0
 80281fa:	e7fa      	b.n	80281f2 <__ascii_mbtowc+0x1a>

080281fc <_Balloc>:
 80281fc:	b570      	push	{r4, r5, r6, lr}
 80281fe:	69c5      	ldr	r5, [r0, #28]
 8028200:	0006      	movs	r6, r0
 8028202:	000c      	movs	r4, r1
 8028204:	2d00      	cmp	r5, #0
 8028206:	d10e      	bne.n	8028226 <_Balloc+0x2a>
 8028208:	2010      	movs	r0, #16
 802820a:	f7fe fa27 	bl	802665c <malloc>
 802820e:	1e02      	subs	r2, r0, #0
 8028210:	61f0      	str	r0, [r6, #28]
 8028212:	d104      	bne.n	802821e <_Balloc+0x22>
 8028214:	216b      	movs	r1, #107	; 0x6b
 8028216:	4b19      	ldr	r3, [pc, #100]	; (802827c <_Balloc+0x80>)
 8028218:	4819      	ldr	r0, [pc, #100]	; (8028280 <_Balloc+0x84>)
 802821a:	f7ff fc19 	bl	8027a50 <__assert_func>
 802821e:	6045      	str	r5, [r0, #4]
 8028220:	6085      	str	r5, [r0, #8]
 8028222:	6005      	str	r5, [r0, #0]
 8028224:	60c5      	str	r5, [r0, #12]
 8028226:	69f5      	ldr	r5, [r6, #28]
 8028228:	68eb      	ldr	r3, [r5, #12]
 802822a:	2b00      	cmp	r3, #0
 802822c:	d013      	beq.n	8028256 <_Balloc+0x5a>
 802822e:	69f3      	ldr	r3, [r6, #28]
 8028230:	00a2      	lsls	r2, r4, #2
 8028232:	68db      	ldr	r3, [r3, #12]
 8028234:	189b      	adds	r3, r3, r2
 8028236:	6818      	ldr	r0, [r3, #0]
 8028238:	2800      	cmp	r0, #0
 802823a:	d118      	bne.n	802826e <_Balloc+0x72>
 802823c:	2101      	movs	r1, #1
 802823e:	000d      	movs	r5, r1
 8028240:	40a5      	lsls	r5, r4
 8028242:	1d6a      	adds	r2, r5, #5
 8028244:	0030      	movs	r0, r6
 8028246:	0092      	lsls	r2, r2, #2
 8028248:	f001 f86d 	bl	8029326 <_calloc_r>
 802824c:	2800      	cmp	r0, #0
 802824e:	d00c      	beq.n	802826a <_Balloc+0x6e>
 8028250:	6044      	str	r4, [r0, #4]
 8028252:	6085      	str	r5, [r0, #8]
 8028254:	e00d      	b.n	8028272 <_Balloc+0x76>
 8028256:	2221      	movs	r2, #33	; 0x21
 8028258:	2104      	movs	r1, #4
 802825a:	0030      	movs	r0, r6
 802825c:	f001 f863 	bl	8029326 <_calloc_r>
 8028260:	69f3      	ldr	r3, [r6, #28]
 8028262:	60e8      	str	r0, [r5, #12]
 8028264:	68db      	ldr	r3, [r3, #12]
 8028266:	2b00      	cmp	r3, #0
 8028268:	d1e1      	bne.n	802822e <_Balloc+0x32>
 802826a:	2000      	movs	r0, #0
 802826c:	bd70      	pop	{r4, r5, r6, pc}
 802826e:	6802      	ldr	r2, [r0, #0]
 8028270:	601a      	str	r2, [r3, #0]
 8028272:	2300      	movs	r3, #0
 8028274:	6103      	str	r3, [r0, #16]
 8028276:	60c3      	str	r3, [r0, #12]
 8028278:	e7f8      	b.n	802826c <_Balloc+0x70>
 802827a:	46c0      	nop			; (mov r8, r8)
 802827c:	0802b680 	.word	0x0802b680
 8028280:	0802b7a6 	.word	0x0802b7a6

08028284 <_Bfree>:
 8028284:	b570      	push	{r4, r5, r6, lr}
 8028286:	69c6      	ldr	r6, [r0, #28]
 8028288:	0005      	movs	r5, r0
 802828a:	000c      	movs	r4, r1
 802828c:	2e00      	cmp	r6, #0
 802828e:	d10e      	bne.n	80282ae <_Bfree+0x2a>
 8028290:	2010      	movs	r0, #16
 8028292:	f7fe f9e3 	bl	802665c <malloc>
 8028296:	1e02      	subs	r2, r0, #0
 8028298:	61e8      	str	r0, [r5, #28]
 802829a:	d104      	bne.n	80282a6 <_Bfree+0x22>
 802829c:	218f      	movs	r1, #143	; 0x8f
 802829e:	4b09      	ldr	r3, [pc, #36]	; (80282c4 <_Bfree+0x40>)
 80282a0:	4809      	ldr	r0, [pc, #36]	; (80282c8 <_Bfree+0x44>)
 80282a2:	f7ff fbd5 	bl	8027a50 <__assert_func>
 80282a6:	6046      	str	r6, [r0, #4]
 80282a8:	6086      	str	r6, [r0, #8]
 80282aa:	6006      	str	r6, [r0, #0]
 80282ac:	60c6      	str	r6, [r0, #12]
 80282ae:	2c00      	cmp	r4, #0
 80282b0:	d007      	beq.n	80282c2 <_Bfree+0x3e>
 80282b2:	69eb      	ldr	r3, [r5, #28]
 80282b4:	6862      	ldr	r2, [r4, #4]
 80282b6:	68db      	ldr	r3, [r3, #12]
 80282b8:	0092      	lsls	r2, r2, #2
 80282ba:	189b      	adds	r3, r3, r2
 80282bc:	681a      	ldr	r2, [r3, #0]
 80282be:	6022      	str	r2, [r4, #0]
 80282c0:	601c      	str	r4, [r3, #0]
 80282c2:	bd70      	pop	{r4, r5, r6, pc}
 80282c4:	0802b680 	.word	0x0802b680
 80282c8:	0802b7a6 	.word	0x0802b7a6

080282cc <__multadd>:
 80282cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80282ce:	000e      	movs	r6, r1
 80282d0:	9001      	str	r0, [sp, #4]
 80282d2:	000c      	movs	r4, r1
 80282d4:	001d      	movs	r5, r3
 80282d6:	2000      	movs	r0, #0
 80282d8:	690f      	ldr	r7, [r1, #16]
 80282da:	3614      	adds	r6, #20
 80282dc:	6833      	ldr	r3, [r6, #0]
 80282de:	3001      	adds	r0, #1
 80282e0:	b299      	uxth	r1, r3
 80282e2:	4351      	muls	r1, r2
 80282e4:	0c1b      	lsrs	r3, r3, #16
 80282e6:	4353      	muls	r3, r2
 80282e8:	1949      	adds	r1, r1, r5
 80282ea:	0c0d      	lsrs	r5, r1, #16
 80282ec:	195b      	adds	r3, r3, r5
 80282ee:	0c1d      	lsrs	r5, r3, #16
 80282f0:	b289      	uxth	r1, r1
 80282f2:	041b      	lsls	r3, r3, #16
 80282f4:	185b      	adds	r3, r3, r1
 80282f6:	c608      	stmia	r6!, {r3}
 80282f8:	4287      	cmp	r7, r0
 80282fa:	dcef      	bgt.n	80282dc <__multadd+0x10>
 80282fc:	2d00      	cmp	r5, #0
 80282fe:	d022      	beq.n	8028346 <__multadd+0x7a>
 8028300:	68a3      	ldr	r3, [r4, #8]
 8028302:	42bb      	cmp	r3, r7
 8028304:	dc19      	bgt.n	802833a <__multadd+0x6e>
 8028306:	6861      	ldr	r1, [r4, #4]
 8028308:	9801      	ldr	r0, [sp, #4]
 802830a:	3101      	adds	r1, #1
 802830c:	f7ff ff76 	bl	80281fc <_Balloc>
 8028310:	1e06      	subs	r6, r0, #0
 8028312:	d105      	bne.n	8028320 <__multadd+0x54>
 8028314:	0032      	movs	r2, r6
 8028316:	21ba      	movs	r1, #186	; 0xba
 8028318:	4b0c      	ldr	r3, [pc, #48]	; (802834c <__multadd+0x80>)
 802831a:	480d      	ldr	r0, [pc, #52]	; (8028350 <__multadd+0x84>)
 802831c:	f7ff fb98 	bl	8027a50 <__assert_func>
 8028320:	0021      	movs	r1, r4
 8028322:	6922      	ldr	r2, [r4, #16]
 8028324:	310c      	adds	r1, #12
 8028326:	3202      	adds	r2, #2
 8028328:	0092      	lsls	r2, r2, #2
 802832a:	300c      	adds	r0, #12
 802832c:	f7ff fb81 	bl	8027a32 <memcpy>
 8028330:	0021      	movs	r1, r4
 8028332:	9801      	ldr	r0, [sp, #4]
 8028334:	f7ff ffa6 	bl	8028284 <_Bfree>
 8028338:	0034      	movs	r4, r6
 802833a:	1d3b      	adds	r3, r7, #4
 802833c:	009b      	lsls	r3, r3, #2
 802833e:	18e3      	adds	r3, r4, r3
 8028340:	605d      	str	r5, [r3, #4]
 8028342:	1c7b      	adds	r3, r7, #1
 8028344:	6123      	str	r3, [r4, #16]
 8028346:	0020      	movs	r0, r4
 8028348:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 802834a:	46c0      	nop			; (mov r8, r8)
 802834c:	0802b735 	.word	0x0802b735
 8028350:	0802b7a6 	.word	0x0802b7a6

08028354 <__s2b>:
 8028354:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8028356:	0006      	movs	r6, r0
 8028358:	0018      	movs	r0, r3
 802835a:	000c      	movs	r4, r1
 802835c:	3008      	adds	r0, #8
 802835e:	2109      	movs	r1, #9
 8028360:	9301      	str	r3, [sp, #4]
 8028362:	0015      	movs	r5, r2
 8028364:	f7dd ffe2 	bl	800632c <__divsi3>
 8028368:	2301      	movs	r3, #1
 802836a:	2100      	movs	r1, #0
 802836c:	4283      	cmp	r3, r0
 802836e:	db0a      	blt.n	8028386 <__s2b+0x32>
 8028370:	0030      	movs	r0, r6
 8028372:	f7ff ff43 	bl	80281fc <_Balloc>
 8028376:	1e01      	subs	r1, r0, #0
 8028378:	d108      	bne.n	802838c <__s2b+0x38>
 802837a:	000a      	movs	r2, r1
 802837c:	4b19      	ldr	r3, [pc, #100]	; (80283e4 <__s2b+0x90>)
 802837e:	481a      	ldr	r0, [pc, #104]	; (80283e8 <__s2b+0x94>)
 8028380:	31d3      	adds	r1, #211	; 0xd3
 8028382:	f7ff fb65 	bl	8027a50 <__assert_func>
 8028386:	005b      	lsls	r3, r3, #1
 8028388:	3101      	adds	r1, #1
 802838a:	e7ef      	b.n	802836c <__s2b+0x18>
 802838c:	9b08      	ldr	r3, [sp, #32]
 802838e:	6143      	str	r3, [r0, #20]
 8028390:	2301      	movs	r3, #1
 8028392:	6103      	str	r3, [r0, #16]
 8028394:	2d09      	cmp	r5, #9
 8028396:	dd18      	ble.n	80283ca <__s2b+0x76>
 8028398:	0023      	movs	r3, r4
 802839a:	3309      	adds	r3, #9
 802839c:	001f      	movs	r7, r3
 802839e:	9300      	str	r3, [sp, #0]
 80283a0:	1964      	adds	r4, r4, r5
 80283a2:	783b      	ldrb	r3, [r7, #0]
 80283a4:	220a      	movs	r2, #10
 80283a6:	0030      	movs	r0, r6
 80283a8:	3b30      	subs	r3, #48	; 0x30
 80283aa:	f7ff ff8f 	bl	80282cc <__multadd>
 80283ae:	3701      	adds	r7, #1
 80283b0:	0001      	movs	r1, r0
 80283b2:	42a7      	cmp	r7, r4
 80283b4:	d1f5      	bne.n	80283a2 <__s2b+0x4e>
 80283b6:	002c      	movs	r4, r5
 80283b8:	9b00      	ldr	r3, [sp, #0]
 80283ba:	3c08      	subs	r4, #8
 80283bc:	191c      	adds	r4, r3, r4
 80283be:	002f      	movs	r7, r5
 80283c0:	9b01      	ldr	r3, [sp, #4]
 80283c2:	429f      	cmp	r7, r3
 80283c4:	db04      	blt.n	80283d0 <__s2b+0x7c>
 80283c6:	0008      	movs	r0, r1
 80283c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80283ca:	2509      	movs	r5, #9
 80283cc:	340a      	adds	r4, #10
 80283ce:	e7f6      	b.n	80283be <__s2b+0x6a>
 80283d0:	1b63      	subs	r3, r4, r5
 80283d2:	5ddb      	ldrb	r3, [r3, r7]
 80283d4:	220a      	movs	r2, #10
 80283d6:	0030      	movs	r0, r6
 80283d8:	3b30      	subs	r3, #48	; 0x30
 80283da:	f7ff ff77 	bl	80282cc <__multadd>
 80283de:	3701      	adds	r7, #1
 80283e0:	0001      	movs	r1, r0
 80283e2:	e7ed      	b.n	80283c0 <__s2b+0x6c>
 80283e4:	0802b735 	.word	0x0802b735
 80283e8:	0802b7a6 	.word	0x0802b7a6

080283ec <__hi0bits>:
 80283ec:	0003      	movs	r3, r0
 80283ee:	0c02      	lsrs	r2, r0, #16
 80283f0:	2000      	movs	r0, #0
 80283f2:	4282      	cmp	r2, r0
 80283f4:	d101      	bne.n	80283fa <__hi0bits+0xe>
 80283f6:	041b      	lsls	r3, r3, #16
 80283f8:	3010      	adds	r0, #16
 80283fa:	0e1a      	lsrs	r2, r3, #24
 80283fc:	d101      	bne.n	8028402 <__hi0bits+0x16>
 80283fe:	3008      	adds	r0, #8
 8028400:	021b      	lsls	r3, r3, #8
 8028402:	0f1a      	lsrs	r2, r3, #28
 8028404:	d101      	bne.n	802840a <__hi0bits+0x1e>
 8028406:	3004      	adds	r0, #4
 8028408:	011b      	lsls	r3, r3, #4
 802840a:	0f9a      	lsrs	r2, r3, #30
 802840c:	d101      	bne.n	8028412 <__hi0bits+0x26>
 802840e:	3002      	adds	r0, #2
 8028410:	009b      	lsls	r3, r3, #2
 8028412:	2b00      	cmp	r3, #0
 8028414:	db03      	blt.n	802841e <__hi0bits+0x32>
 8028416:	3001      	adds	r0, #1
 8028418:	005b      	lsls	r3, r3, #1
 802841a:	d400      	bmi.n	802841e <__hi0bits+0x32>
 802841c:	2020      	movs	r0, #32
 802841e:	4770      	bx	lr

08028420 <__lo0bits>:
 8028420:	6803      	ldr	r3, [r0, #0]
 8028422:	0001      	movs	r1, r0
 8028424:	2207      	movs	r2, #7
 8028426:	0018      	movs	r0, r3
 8028428:	4010      	ands	r0, r2
 802842a:	4213      	tst	r3, r2
 802842c:	d00d      	beq.n	802844a <__lo0bits+0x2a>
 802842e:	3a06      	subs	r2, #6
 8028430:	2000      	movs	r0, #0
 8028432:	4213      	tst	r3, r2
 8028434:	d105      	bne.n	8028442 <__lo0bits+0x22>
 8028436:	3002      	adds	r0, #2
 8028438:	4203      	tst	r3, r0
 802843a:	d003      	beq.n	8028444 <__lo0bits+0x24>
 802843c:	40d3      	lsrs	r3, r2
 802843e:	0010      	movs	r0, r2
 8028440:	600b      	str	r3, [r1, #0]
 8028442:	4770      	bx	lr
 8028444:	089b      	lsrs	r3, r3, #2
 8028446:	600b      	str	r3, [r1, #0]
 8028448:	e7fb      	b.n	8028442 <__lo0bits+0x22>
 802844a:	b29a      	uxth	r2, r3
 802844c:	2a00      	cmp	r2, #0
 802844e:	d101      	bne.n	8028454 <__lo0bits+0x34>
 8028450:	2010      	movs	r0, #16
 8028452:	0c1b      	lsrs	r3, r3, #16
 8028454:	b2da      	uxtb	r2, r3
 8028456:	2a00      	cmp	r2, #0
 8028458:	d101      	bne.n	802845e <__lo0bits+0x3e>
 802845a:	3008      	adds	r0, #8
 802845c:	0a1b      	lsrs	r3, r3, #8
 802845e:	071a      	lsls	r2, r3, #28
 8028460:	d101      	bne.n	8028466 <__lo0bits+0x46>
 8028462:	3004      	adds	r0, #4
 8028464:	091b      	lsrs	r3, r3, #4
 8028466:	079a      	lsls	r2, r3, #30
 8028468:	d101      	bne.n	802846e <__lo0bits+0x4e>
 802846a:	3002      	adds	r0, #2
 802846c:	089b      	lsrs	r3, r3, #2
 802846e:	07da      	lsls	r2, r3, #31
 8028470:	d4e9      	bmi.n	8028446 <__lo0bits+0x26>
 8028472:	3001      	adds	r0, #1
 8028474:	085b      	lsrs	r3, r3, #1
 8028476:	d1e6      	bne.n	8028446 <__lo0bits+0x26>
 8028478:	2020      	movs	r0, #32
 802847a:	e7e2      	b.n	8028442 <__lo0bits+0x22>

0802847c <__i2b>:
 802847c:	b510      	push	{r4, lr}
 802847e:	000c      	movs	r4, r1
 8028480:	2101      	movs	r1, #1
 8028482:	f7ff febb 	bl	80281fc <_Balloc>
 8028486:	2800      	cmp	r0, #0
 8028488:	d107      	bne.n	802849a <__i2b+0x1e>
 802848a:	2146      	movs	r1, #70	; 0x46
 802848c:	4c05      	ldr	r4, [pc, #20]	; (80284a4 <__i2b+0x28>)
 802848e:	0002      	movs	r2, r0
 8028490:	4b05      	ldr	r3, [pc, #20]	; (80284a8 <__i2b+0x2c>)
 8028492:	0020      	movs	r0, r4
 8028494:	31ff      	adds	r1, #255	; 0xff
 8028496:	f7ff fadb 	bl	8027a50 <__assert_func>
 802849a:	2301      	movs	r3, #1
 802849c:	6144      	str	r4, [r0, #20]
 802849e:	6103      	str	r3, [r0, #16]
 80284a0:	bd10      	pop	{r4, pc}
 80284a2:	46c0      	nop			; (mov r8, r8)
 80284a4:	0802b7a6 	.word	0x0802b7a6
 80284a8:	0802b735 	.word	0x0802b735

080284ac <__multiply>:
 80284ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80284ae:	0015      	movs	r5, r2
 80284b0:	690a      	ldr	r2, [r1, #16]
 80284b2:	692b      	ldr	r3, [r5, #16]
 80284b4:	000c      	movs	r4, r1
 80284b6:	b08b      	sub	sp, #44	; 0x2c
 80284b8:	429a      	cmp	r2, r3
 80284ba:	da01      	bge.n	80284c0 <__multiply+0x14>
 80284bc:	002c      	movs	r4, r5
 80284be:	000d      	movs	r5, r1
 80284c0:	6927      	ldr	r7, [r4, #16]
 80284c2:	692e      	ldr	r6, [r5, #16]
 80284c4:	6861      	ldr	r1, [r4, #4]
 80284c6:	19bb      	adds	r3, r7, r6
 80284c8:	9303      	str	r3, [sp, #12]
 80284ca:	68a3      	ldr	r3, [r4, #8]
 80284cc:	19ba      	adds	r2, r7, r6
 80284ce:	4293      	cmp	r3, r2
 80284d0:	da00      	bge.n	80284d4 <__multiply+0x28>
 80284d2:	3101      	adds	r1, #1
 80284d4:	f7ff fe92 	bl	80281fc <_Balloc>
 80284d8:	9002      	str	r0, [sp, #8]
 80284da:	2800      	cmp	r0, #0
 80284dc:	d106      	bne.n	80284ec <__multiply+0x40>
 80284de:	21b1      	movs	r1, #177	; 0xb1
 80284e0:	4b48      	ldr	r3, [pc, #288]	; (8028604 <__multiply+0x158>)
 80284e2:	4849      	ldr	r0, [pc, #292]	; (8028608 <__multiply+0x15c>)
 80284e4:	9a02      	ldr	r2, [sp, #8]
 80284e6:	0049      	lsls	r1, r1, #1
 80284e8:	f7ff fab2 	bl	8027a50 <__assert_func>
 80284ec:	9b02      	ldr	r3, [sp, #8]
 80284ee:	2200      	movs	r2, #0
 80284f0:	3314      	adds	r3, #20
 80284f2:	469c      	mov	ip, r3
 80284f4:	19bb      	adds	r3, r7, r6
 80284f6:	009b      	lsls	r3, r3, #2
 80284f8:	4463      	add	r3, ip
 80284fa:	9304      	str	r3, [sp, #16]
 80284fc:	4663      	mov	r3, ip
 80284fe:	9904      	ldr	r1, [sp, #16]
 8028500:	428b      	cmp	r3, r1
 8028502:	d32a      	bcc.n	802855a <__multiply+0xae>
 8028504:	0023      	movs	r3, r4
 8028506:	00bf      	lsls	r7, r7, #2
 8028508:	3314      	adds	r3, #20
 802850a:	3514      	adds	r5, #20
 802850c:	9308      	str	r3, [sp, #32]
 802850e:	00b6      	lsls	r6, r6, #2
 8028510:	19db      	adds	r3, r3, r7
 8028512:	9305      	str	r3, [sp, #20]
 8028514:	19ab      	adds	r3, r5, r6
 8028516:	9309      	str	r3, [sp, #36]	; 0x24
 8028518:	2304      	movs	r3, #4
 802851a:	9306      	str	r3, [sp, #24]
 802851c:	0023      	movs	r3, r4
 802851e:	9a05      	ldr	r2, [sp, #20]
 8028520:	3315      	adds	r3, #21
 8028522:	9501      	str	r5, [sp, #4]
 8028524:	429a      	cmp	r2, r3
 8028526:	d305      	bcc.n	8028534 <__multiply+0x88>
 8028528:	1b13      	subs	r3, r2, r4
 802852a:	3b15      	subs	r3, #21
 802852c:	089b      	lsrs	r3, r3, #2
 802852e:	3301      	adds	r3, #1
 8028530:	009b      	lsls	r3, r3, #2
 8028532:	9306      	str	r3, [sp, #24]
 8028534:	9b01      	ldr	r3, [sp, #4]
 8028536:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8028538:	4293      	cmp	r3, r2
 802853a:	d310      	bcc.n	802855e <__multiply+0xb2>
 802853c:	9b03      	ldr	r3, [sp, #12]
 802853e:	2b00      	cmp	r3, #0
 8028540:	dd05      	ble.n	802854e <__multiply+0xa2>
 8028542:	9b04      	ldr	r3, [sp, #16]
 8028544:	3b04      	subs	r3, #4
 8028546:	9304      	str	r3, [sp, #16]
 8028548:	681b      	ldr	r3, [r3, #0]
 802854a:	2b00      	cmp	r3, #0
 802854c:	d056      	beq.n	80285fc <__multiply+0x150>
 802854e:	9b02      	ldr	r3, [sp, #8]
 8028550:	9a03      	ldr	r2, [sp, #12]
 8028552:	0018      	movs	r0, r3
 8028554:	611a      	str	r2, [r3, #16]
 8028556:	b00b      	add	sp, #44	; 0x2c
 8028558:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802855a:	c304      	stmia	r3!, {r2}
 802855c:	e7cf      	b.n	80284fe <__multiply+0x52>
 802855e:	9b01      	ldr	r3, [sp, #4]
 8028560:	6818      	ldr	r0, [r3, #0]
 8028562:	b280      	uxth	r0, r0
 8028564:	2800      	cmp	r0, #0
 8028566:	d01e      	beq.n	80285a6 <__multiply+0xfa>
 8028568:	4667      	mov	r7, ip
 802856a:	2500      	movs	r5, #0
 802856c:	9e08      	ldr	r6, [sp, #32]
 802856e:	ce02      	ldmia	r6!, {r1}
 8028570:	683b      	ldr	r3, [r7, #0]
 8028572:	9307      	str	r3, [sp, #28]
 8028574:	b28b      	uxth	r3, r1
 8028576:	4343      	muls	r3, r0
 8028578:	001a      	movs	r2, r3
 802857a:	466b      	mov	r3, sp
 802857c:	8b9b      	ldrh	r3, [r3, #28]
 802857e:	18d3      	adds	r3, r2, r3
 8028580:	195b      	adds	r3, r3, r5
 8028582:	0c0d      	lsrs	r5, r1, #16
 8028584:	4345      	muls	r5, r0
 8028586:	9a07      	ldr	r2, [sp, #28]
 8028588:	0c11      	lsrs	r1, r2, #16
 802858a:	1869      	adds	r1, r5, r1
 802858c:	0c1a      	lsrs	r2, r3, #16
 802858e:	188a      	adds	r2, r1, r2
 8028590:	b29b      	uxth	r3, r3
 8028592:	0c15      	lsrs	r5, r2, #16
 8028594:	0412      	lsls	r2, r2, #16
 8028596:	431a      	orrs	r2, r3
 8028598:	9b05      	ldr	r3, [sp, #20]
 802859a:	c704      	stmia	r7!, {r2}
 802859c:	42b3      	cmp	r3, r6
 802859e:	d8e6      	bhi.n	802856e <__multiply+0xc2>
 80285a0:	4663      	mov	r3, ip
 80285a2:	9a06      	ldr	r2, [sp, #24]
 80285a4:	509d      	str	r5, [r3, r2]
 80285a6:	9b01      	ldr	r3, [sp, #4]
 80285a8:	6818      	ldr	r0, [r3, #0]
 80285aa:	0c00      	lsrs	r0, r0, #16
 80285ac:	d020      	beq.n	80285f0 <__multiply+0x144>
 80285ae:	4663      	mov	r3, ip
 80285b0:	0025      	movs	r5, r4
 80285b2:	4661      	mov	r1, ip
 80285b4:	2700      	movs	r7, #0
 80285b6:	681b      	ldr	r3, [r3, #0]
 80285b8:	3514      	adds	r5, #20
 80285ba:	682a      	ldr	r2, [r5, #0]
 80285bc:	680e      	ldr	r6, [r1, #0]
 80285be:	b292      	uxth	r2, r2
 80285c0:	4342      	muls	r2, r0
 80285c2:	0c36      	lsrs	r6, r6, #16
 80285c4:	1992      	adds	r2, r2, r6
 80285c6:	19d2      	adds	r2, r2, r7
 80285c8:	0416      	lsls	r6, r2, #16
 80285ca:	b29b      	uxth	r3, r3
 80285cc:	431e      	orrs	r6, r3
 80285ce:	600e      	str	r6, [r1, #0]
 80285d0:	cd40      	ldmia	r5!, {r6}
 80285d2:	684b      	ldr	r3, [r1, #4]
 80285d4:	0c36      	lsrs	r6, r6, #16
 80285d6:	4346      	muls	r6, r0
 80285d8:	b29b      	uxth	r3, r3
 80285da:	0c12      	lsrs	r2, r2, #16
 80285dc:	18f3      	adds	r3, r6, r3
 80285de:	189b      	adds	r3, r3, r2
 80285e0:	9a05      	ldr	r2, [sp, #20]
 80285e2:	0c1f      	lsrs	r7, r3, #16
 80285e4:	3104      	adds	r1, #4
 80285e6:	42aa      	cmp	r2, r5
 80285e8:	d8e7      	bhi.n	80285ba <__multiply+0x10e>
 80285ea:	4662      	mov	r2, ip
 80285ec:	9906      	ldr	r1, [sp, #24]
 80285ee:	5053      	str	r3, [r2, r1]
 80285f0:	9b01      	ldr	r3, [sp, #4]
 80285f2:	3304      	adds	r3, #4
 80285f4:	9301      	str	r3, [sp, #4]
 80285f6:	2304      	movs	r3, #4
 80285f8:	449c      	add	ip, r3
 80285fa:	e79b      	b.n	8028534 <__multiply+0x88>
 80285fc:	9b03      	ldr	r3, [sp, #12]
 80285fe:	3b01      	subs	r3, #1
 8028600:	9303      	str	r3, [sp, #12]
 8028602:	e79b      	b.n	802853c <__multiply+0x90>
 8028604:	0802b735 	.word	0x0802b735
 8028608:	0802b7a6 	.word	0x0802b7a6

0802860c <__pow5mult>:
 802860c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 802860e:	2303      	movs	r3, #3
 8028610:	0015      	movs	r5, r2
 8028612:	0007      	movs	r7, r0
 8028614:	000e      	movs	r6, r1
 8028616:	401a      	ands	r2, r3
 8028618:	421d      	tst	r5, r3
 802861a:	d008      	beq.n	802862e <__pow5mult+0x22>
 802861c:	4925      	ldr	r1, [pc, #148]	; (80286b4 <__pow5mult+0xa8>)
 802861e:	3a01      	subs	r2, #1
 8028620:	0092      	lsls	r2, r2, #2
 8028622:	5852      	ldr	r2, [r2, r1]
 8028624:	2300      	movs	r3, #0
 8028626:	0031      	movs	r1, r6
 8028628:	f7ff fe50 	bl	80282cc <__multadd>
 802862c:	0006      	movs	r6, r0
 802862e:	10ad      	asrs	r5, r5, #2
 8028630:	d03d      	beq.n	80286ae <__pow5mult+0xa2>
 8028632:	69fc      	ldr	r4, [r7, #28]
 8028634:	2c00      	cmp	r4, #0
 8028636:	d10f      	bne.n	8028658 <__pow5mult+0x4c>
 8028638:	2010      	movs	r0, #16
 802863a:	f7fe f80f 	bl	802665c <malloc>
 802863e:	1e02      	subs	r2, r0, #0
 8028640:	61f8      	str	r0, [r7, #28]
 8028642:	d105      	bne.n	8028650 <__pow5mult+0x44>
 8028644:	21b4      	movs	r1, #180	; 0xb4
 8028646:	4b1c      	ldr	r3, [pc, #112]	; (80286b8 <__pow5mult+0xac>)
 8028648:	481c      	ldr	r0, [pc, #112]	; (80286bc <__pow5mult+0xb0>)
 802864a:	31ff      	adds	r1, #255	; 0xff
 802864c:	f7ff fa00 	bl	8027a50 <__assert_func>
 8028650:	6044      	str	r4, [r0, #4]
 8028652:	6084      	str	r4, [r0, #8]
 8028654:	6004      	str	r4, [r0, #0]
 8028656:	60c4      	str	r4, [r0, #12]
 8028658:	69fb      	ldr	r3, [r7, #28]
 802865a:	689c      	ldr	r4, [r3, #8]
 802865c:	9301      	str	r3, [sp, #4]
 802865e:	2c00      	cmp	r4, #0
 8028660:	d108      	bne.n	8028674 <__pow5mult+0x68>
 8028662:	0038      	movs	r0, r7
 8028664:	4916      	ldr	r1, [pc, #88]	; (80286c0 <__pow5mult+0xb4>)
 8028666:	f7ff ff09 	bl	802847c <__i2b>
 802866a:	9b01      	ldr	r3, [sp, #4]
 802866c:	0004      	movs	r4, r0
 802866e:	6098      	str	r0, [r3, #8]
 8028670:	2300      	movs	r3, #0
 8028672:	6003      	str	r3, [r0, #0]
 8028674:	2301      	movs	r3, #1
 8028676:	421d      	tst	r5, r3
 8028678:	d00a      	beq.n	8028690 <__pow5mult+0x84>
 802867a:	0031      	movs	r1, r6
 802867c:	0022      	movs	r2, r4
 802867e:	0038      	movs	r0, r7
 8028680:	f7ff ff14 	bl	80284ac <__multiply>
 8028684:	0031      	movs	r1, r6
 8028686:	9001      	str	r0, [sp, #4]
 8028688:	0038      	movs	r0, r7
 802868a:	f7ff fdfb 	bl	8028284 <_Bfree>
 802868e:	9e01      	ldr	r6, [sp, #4]
 8028690:	106d      	asrs	r5, r5, #1
 8028692:	d00c      	beq.n	80286ae <__pow5mult+0xa2>
 8028694:	6820      	ldr	r0, [r4, #0]
 8028696:	2800      	cmp	r0, #0
 8028698:	d107      	bne.n	80286aa <__pow5mult+0x9e>
 802869a:	0022      	movs	r2, r4
 802869c:	0021      	movs	r1, r4
 802869e:	0038      	movs	r0, r7
 80286a0:	f7ff ff04 	bl	80284ac <__multiply>
 80286a4:	2300      	movs	r3, #0
 80286a6:	6020      	str	r0, [r4, #0]
 80286a8:	6003      	str	r3, [r0, #0]
 80286aa:	0004      	movs	r4, r0
 80286ac:	e7e2      	b.n	8028674 <__pow5mult+0x68>
 80286ae:	0030      	movs	r0, r6
 80286b0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80286b2:	46c0      	nop			; (mov r8, r8)
 80286b4:	0802b8f0 	.word	0x0802b8f0
 80286b8:	0802b680 	.word	0x0802b680
 80286bc:	0802b7a6 	.word	0x0802b7a6
 80286c0:	00000271 	.word	0x00000271

080286c4 <__lshift>:
 80286c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80286c6:	000c      	movs	r4, r1
 80286c8:	0017      	movs	r7, r2
 80286ca:	6923      	ldr	r3, [r4, #16]
 80286cc:	1155      	asrs	r5, r2, #5
 80286ce:	b087      	sub	sp, #28
 80286d0:	18eb      	adds	r3, r5, r3
 80286d2:	9302      	str	r3, [sp, #8]
 80286d4:	3301      	adds	r3, #1
 80286d6:	9301      	str	r3, [sp, #4]
 80286d8:	6849      	ldr	r1, [r1, #4]
 80286da:	68a3      	ldr	r3, [r4, #8]
 80286dc:	9004      	str	r0, [sp, #16]
 80286de:	9a01      	ldr	r2, [sp, #4]
 80286e0:	4293      	cmp	r3, r2
 80286e2:	db10      	blt.n	8028706 <__lshift+0x42>
 80286e4:	9804      	ldr	r0, [sp, #16]
 80286e6:	f7ff fd89 	bl	80281fc <_Balloc>
 80286ea:	2300      	movs	r3, #0
 80286ec:	0002      	movs	r2, r0
 80286ee:	0006      	movs	r6, r0
 80286f0:	0019      	movs	r1, r3
 80286f2:	3214      	adds	r2, #20
 80286f4:	4298      	cmp	r0, r3
 80286f6:	d10c      	bne.n	8028712 <__lshift+0x4e>
 80286f8:	31df      	adds	r1, #223	; 0xdf
 80286fa:	0032      	movs	r2, r6
 80286fc:	4b26      	ldr	r3, [pc, #152]	; (8028798 <__lshift+0xd4>)
 80286fe:	4827      	ldr	r0, [pc, #156]	; (802879c <__lshift+0xd8>)
 8028700:	31ff      	adds	r1, #255	; 0xff
 8028702:	f7ff f9a5 	bl	8027a50 <__assert_func>
 8028706:	3101      	adds	r1, #1
 8028708:	005b      	lsls	r3, r3, #1
 802870a:	e7e8      	b.n	80286de <__lshift+0x1a>
 802870c:	0098      	lsls	r0, r3, #2
 802870e:	5011      	str	r1, [r2, r0]
 8028710:	3301      	adds	r3, #1
 8028712:	42ab      	cmp	r3, r5
 8028714:	dbfa      	blt.n	802870c <__lshift+0x48>
 8028716:	43eb      	mvns	r3, r5
 8028718:	17db      	asrs	r3, r3, #31
 802871a:	401d      	ands	r5, r3
 802871c:	211f      	movs	r1, #31
 802871e:	0023      	movs	r3, r4
 8028720:	0038      	movs	r0, r7
 8028722:	00ad      	lsls	r5, r5, #2
 8028724:	1955      	adds	r5, r2, r5
 8028726:	6922      	ldr	r2, [r4, #16]
 8028728:	3314      	adds	r3, #20
 802872a:	0092      	lsls	r2, r2, #2
 802872c:	4008      	ands	r0, r1
 802872e:	4684      	mov	ip, r0
 8028730:	189a      	adds	r2, r3, r2
 8028732:	420f      	tst	r7, r1
 8028734:	d02a      	beq.n	802878c <__lshift+0xc8>
 8028736:	3101      	adds	r1, #1
 8028738:	1a09      	subs	r1, r1, r0
 802873a:	9105      	str	r1, [sp, #20]
 802873c:	2100      	movs	r1, #0
 802873e:	9503      	str	r5, [sp, #12]
 8028740:	4667      	mov	r7, ip
 8028742:	6818      	ldr	r0, [r3, #0]
 8028744:	40b8      	lsls	r0, r7
 8028746:	4308      	orrs	r0, r1
 8028748:	9903      	ldr	r1, [sp, #12]
 802874a:	c101      	stmia	r1!, {r0}
 802874c:	9103      	str	r1, [sp, #12]
 802874e:	9805      	ldr	r0, [sp, #20]
 8028750:	cb02      	ldmia	r3!, {r1}
 8028752:	40c1      	lsrs	r1, r0
 8028754:	429a      	cmp	r2, r3
 8028756:	d8f3      	bhi.n	8028740 <__lshift+0x7c>
 8028758:	0020      	movs	r0, r4
 802875a:	3015      	adds	r0, #21
 802875c:	2304      	movs	r3, #4
 802875e:	4282      	cmp	r2, r0
 8028760:	d304      	bcc.n	802876c <__lshift+0xa8>
 8028762:	1b13      	subs	r3, r2, r4
 8028764:	3b15      	subs	r3, #21
 8028766:	089b      	lsrs	r3, r3, #2
 8028768:	3301      	adds	r3, #1
 802876a:	009b      	lsls	r3, r3, #2
 802876c:	50e9      	str	r1, [r5, r3]
 802876e:	2900      	cmp	r1, #0
 8028770:	d002      	beq.n	8028778 <__lshift+0xb4>
 8028772:	9b02      	ldr	r3, [sp, #8]
 8028774:	3302      	adds	r3, #2
 8028776:	9301      	str	r3, [sp, #4]
 8028778:	9b01      	ldr	r3, [sp, #4]
 802877a:	9804      	ldr	r0, [sp, #16]
 802877c:	3b01      	subs	r3, #1
 802877e:	0021      	movs	r1, r4
 8028780:	6133      	str	r3, [r6, #16]
 8028782:	f7ff fd7f 	bl	8028284 <_Bfree>
 8028786:	0030      	movs	r0, r6
 8028788:	b007      	add	sp, #28
 802878a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802878c:	cb02      	ldmia	r3!, {r1}
 802878e:	c502      	stmia	r5!, {r1}
 8028790:	429a      	cmp	r2, r3
 8028792:	d8fb      	bhi.n	802878c <__lshift+0xc8>
 8028794:	e7f0      	b.n	8028778 <__lshift+0xb4>
 8028796:	46c0      	nop			; (mov r8, r8)
 8028798:	0802b735 	.word	0x0802b735
 802879c:	0802b7a6 	.word	0x0802b7a6

080287a0 <__mcmp>:
 80287a0:	b530      	push	{r4, r5, lr}
 80287a2:	690b      	ldr	r3, [r1, #16]
 80287a4:	6904      	ldr	r4, [r0, #16]
 80287a6:	0002      	movs	r2, r0
 80287a8:	1ae0      	subs	r0, r4, r3
 80287aa:	429c      	cmp	r4, r3
 80287ac:	d10e      	bne.n	80287cc <__mcmp+0x2c>
 80287ae:	3214      	adds	r2, #20
 80287b0:	009b      	lsls	r3, r3, #2
 80287b2:	3114      	adds	r1, #20
 80287b4:	0014      	movs	r4, r2
 80287b6:	18c9      	adds	r1, r1, r3
 80287b8:	18d2      	adds	r2, r2, r3
 80287ba:	3a04      	subs	r2, #4
 80287bc:	3904      	subs	r1, #4
 80287be:	6815      	ldr	r5, [r2, #0]
 80287c0:	680b      	ldr	r3, [r1, #0]
 80287c2:	429d      	cmp	r5, r3
 80287c4:	d003      	beq.n	80287ce <__mcmp+0x2e>
 80287c6:	2001      	movs	r0, #1
 80287c8:	429d      	cmp	r5, r3
 80287ca:	d303      	bcc.n	80287d4 <__mcmp+0x34>
 80287cc:	bd30      	pop	{r4, r5, pc}
 80287ce:	4294      	cmp	r4, r2
 80287d0:	d3f3      	bcc.n	80287ba <__mcmp+0x1a>
 80287d2:	e7fb      	b.n	80287cc <__mcmp+0x2c>
 80287d4:	4240      	negs	r0, r0
 80287d6:	e7f9      	b.n	80287cc <__mcmp+0x2c>

080287d8 <__mdiff>:
 80287d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80287da:	000e      	movs	r6, r1
 80287dc:	0007      	movs	r7, r0
 80287de:	0011      	movs	r1, r2
 80287e0:	0030      	movs	r0, r6
 80287e2:	b087      	sub	sp, #28
 80287e4:	0014      	movs	r4, r2
 80287e6:	f7ff ffdb 	bl	80287a0 <__mcmp>
 80287ea:	1e05      	subs	r5, r0, #0
 80287ec:	d110      	bne.n	8028810 <__mdiff+0x38>
 80287ee:	0001      	movs	r1, r0
 80287f0:	0038      	movs	r0, r7
 80287f2:	f7ff fd03 	bl	80281fc <_Balloc>
 80287f6:	1e02      	subs	r2, r0, #0
 80287f8:	d104      	bne.n	8028804 <__mdiff+0x2c>
 80287fa:	4b3f      	ldr	r3, [pc, #252]	; (80288f8 <__mdiff+0x120>)
 80287fc:	483f      	ldr	r0, [pc, #252]	; (80288fc <__mdiff+0x124>)
 80287fe:	4940      	ldr	r1, [pc, #256]	; (8028900 <__mdiff+0x128>)
 8028800:	f7ff f926 	bl	8027a50 <__assert_func>
 8028804:	2301      	movs	r3, #1
 8028806:	6145      	str	r5, [r0, #20]
 8028808:	6103      	str	r3, [r0, #16]
 802880a:	0010      	movs	r0, r2
 802880c:	b007      	add	sp, #28
 802880e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8028810:	2301      	movs	r3, #1
 8028812:	9301      	str	r3, [sp, #4]
 8028814:	2800      	cmp	r0, #0
 8028816:	db04      	blt.n	8028822 <__mdiff+0x4a>
 8028818:	0023      	movs	r3, r4
 802881a:	0034      	movs	r4, r6
 802881c:	001e      	movs	r6, r3
 802881e:	2300      	movs	r3, #0
 8028820:	9301      	str	r3, [sp, #4]
 8028822:	0038      	movs	r0, r7
 8028824:	6861      	ldr	r1, [r4, #4]
 8028826:	f7ff fce9 	bl	80281fc <_Balloc>
 802882a:	1e02      	subs	r2, r0, #0
 802882c:	d103      	bne.n	8028836 <__mdiff+0x5e>
 802882e:	4b32      	ldr	r3, [pc, #200]	; (80288f8 <__mdiff+0x120>)
 8028830:	4832      	ldr	r0, [pc, #200]	; (80288fc <__mdiff+0x124>)
 8028832:	4934      	ldr	r1, [pc, #208]	; (8028904 <__mdiff+0x12c>)
 8028834:	e7e4      	b.n	8028800 <__mdiff+0x28>
 8028836:	9b01      	ldr	r3, [sp, #4]
 8028838:	2700      	movs	r7, #0
 802883a:	60c3      	str	r3, [r0, #12]
 802883c:	6920      	ldr	r0, [r4, #16]
 802883e:	3414      	adds	r4, #20
 8028840:	0083      	lsls	r3, r0, #2
 8028842:	18e3      	adds	r3, r4, r3
 8028844:	0021      	movs	r1, r4
 8028846:	9401      	str	r4, [sp, #4]
 8028848:	0034      	movs	r4, r6
 802884a:	9302      	str	r3, [sp, #8]
 802884c:	6933      	ldr	r3, [r6, #16]
 802884e:	3414      	adds	r4, #20
 8028850:	009b      	lsls	r3, r3, #2
 8028852:	18e3      	adds	r3, r4, r3
 8028854:	9303      	str	r3, [sp, #12]
 8028856:	0013      	movs	r3, r2
 8028858:	3314      	adds	r3, #20
 802885a:	469c      	mov	ip, r3
 802885c:	9305      	str	r3, [sp, #20]
 802885e:	9104      	str	r1, [sp, #16]
 8028860:	9b04      	ldr	r3, [sp, #16]
 8028862:	cc02      	ldmia	r4!, {r1}
 8028864:	cb20      	ldmia	r3!, {r5}
 8028866:	9304      	str	r3, [sp, #16]
 8028868:	b2ab      	uxth	r3, r5
 802886a:	19df      	adds	r7, r3, r7
 802886c:	b28b      	uxth	r3, r1
 802886e:	1afb      	subs	r3, r7, r3
 8028870:	0c09      	lsrs	r1, r1, #16
 8028872:	0c2d      	lsrs	r5, r5, #16
 8028874:	1a6d      	subs	r5, r5, r1
 8028876:	1419      	asrs	r1, r3, #16
 8028878:	1869      	adds	r1, r5, r1
 802887a:	b29b      	uxth	r3, r3
 802887c:	140f      	asrs	r7, r1, #16
 802887e:	0409      	lsls	r1, r1, #16
 8028880:	4319      	orrs	r1, r3
 8028882:	4663      	mov	r3, ip
 8028884:	c302      	stmia	r3!, {r1}
 8028886:	469c      	mov	ip, r3
 8028888:	9b03      	ldr	r3, [sp, #12]
 802888a:	42a3      	cmp	r3, r4
 802888c:	d8e8      	bhi.n	8028860 <__mdiff+0x88>
 802888e:	0031      	movs	r1, r6
 8028890:	9c03      	ldr	r4, [sp, #12]
 8028892:	3115      	adds	r1, #21
 8028894:	2304      	movs	r3, #4
 8028896:	428c      	cmp	r4, r1
 8028898:	d304      	bcc.n	80288a4 <__mdiff+0xcc>
 802889a:	1ba3      	subs	r3, r4, r6
 802889c:	3b15      	subs	r3, #21
 802889e:	089b      	lsrs	r3, r3, #2
 80288a0:	3301      	adds	r3, #1
 80288a2:	009b      	lsls	r3, r3, #2
 80288a4:	9901      	ldr	r1, [sp, #4]
 80288a6:	18cd      	adds	r5, r1, r3
 80288a8:	9905      	ldr	r1, [sp, #20]
 80288aa:	002e      	movs	r6, r5
 80288ac:	18cb      	adds	r3, r1, r3
 80288ae:	469c      	mov	ip, r3
 80288b0:	9902      	ldr	r1, [sp, #8]
 80288b2:	428e      	cmp	r6, r1
 80288b4:	d310      	bcc.n	80288d8 <__mdiff+0x100>
 80288b6:	9e02      	ldr	r6, [sp, #8]
 80288b8:	1ee9      	subs	r1, r5, #3
 80288ba:	2400      	movs	r4, #0
 80288bc:	428e      	cmp	r6, r1
 80288be:	d304      	bcc.n	80288ca <__mdiff+0xf2>
 80288c0:	0031      	movs	r1, r6
 80288c2:	3103      	adds	r1, #3
 80288c4:	1b49      	subs	r1, r1, r5
 80288c6:	0889      	lsrs	r1, r1, #2
 80288c8:	008c      	lsls	r4, r1, #2
 80288ca:	191b      	adds	r3, r3, r4
 80288cc:	3b04      	subs	r3, #4
 80288ce:	6819      	ldr	r1, [r3, #0]
 80288d0:	2900      	cmp	r1, #0
 80288d2:	d00f      	beq.n	80288f4 <__mdiff+0x11c>
 80288d4:	6110      	str	r0, [r2, #16]
 80288d6:	e798      	b.n	802880a <__mdiff+0x32>
 80288d8:	ce02      	ldmia	r6!, {r1}
 80288da:	b28c      	uxth	r4, r1
 80288dc:	19e4      	adds	r4, r4, r7
 80288de:	0c0f      	lsrs	r7, r1, #16
 80288e0:	1421      	asrs	r1, r4, #16
 80288e2:	1879      	adds	r1, r7, r1
 80288e4:	b2a4      	uxth	r4, r4
 80288e6:	140f      	asrs	r7, r1, #16
 80288e8:	0409      	lsls	r1, r1, #16
 80288ea:	4321      	orrs	r1, r4
 80288ec:	4664      	mov	r4, ip
 80288ee:	c402      	stmia	r4!, {r1}
 80288f0:	46a4      	mov	ip, r4
 80288f2:	e7dd      	b.n	80288b0 <__mdiff+0xd8>
 80288f4:	3801      	subs	r0, #1
 80288f6:	e7e9      	b.n	80288cc <__mdiff+0xf4>
 80288f8:	0802b735 	.word	0x0802b735
 80288fc:	0802b7a6 	.word	0x0802b7a6
 8028900:	00000237 	.word	0x00000237
 8028904:	00000245 	.word	0x00000245

08028908 <__ulp>:
 8028908:	2000      	movs	r0, #0
 802890a:	4b0b      	ldr	r3, [pc, #44]	; (8028938 <__ulp+0x30>)
 802890c:	4019      	ands	r1, r3
 802890e:	4b0b      	ldr	r3, [pc, #44]	; (802893c <__ulp+0x34>)
 8028910:	18c9      	adds	r1, r1, r3
 8028912:	4281      	cmp	r1, r0
 8028914:	dc06      	bgt.n	8028924 <__ulp+0x1c>
 8028916:	4249      	negs	r1, r1
 8028918:	150b      	asrs	r3, r1, #20
 802891a:	2b13      	cmp	r3, #19
 802891c:	dc03      	bgt.n	8028926 <__ulp+0x1e>
 802891e:	2180      	movs	r1, #128	; 0x80
 8028920:	0309      	lsls	r1, r1, #12
 8028922:	4119      	asrs	r1, r3
 8028924:	4770      	bx	lr
 8028926:	3b14      	subs	r3, #20
 8028928:	2001      	movs	r0, #1
 802892a:	2b1e      	cmp	r3, #30
 802892c:	dc02      	bgt.n	8028934 <__ulp+0x2c>
 802892e:	2080      	movs	r0, #128	; 0x80
 8028930:	0600      	lsls	r0, r0, #24
 8028932:	40d8      	lsrs	r0, r3
 8028934:	2100      	movs	r1, #0
 8028936:	e7f5      	b.n	8028924 <__ulp+0x1c>
 8028938:	7ff00000 	.word	0x7ff00000
 802893c:	fcc00000 	.word	0xfcc00000

08028940 <__b2d>:
 8028940:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8028942:	0006      	movs	r6, r0
 8028944:	6903      	ldr	r3, [r0, #16]
 8028946:	3614      	adds	r6, #20
 8028948:	009b      	lsls	r3, r3, #2
 802894a:	18f3      	adds	r3, r6, r3
 802894c:	1f1d      	subs	r5, r3, #4
 802894e:	682c      	ldr	r4, [r5, #0]
 8028950:	000f      	movs	r7, r1
 8028952:	0020      	movs	r0, r4
 8028954:	9301      	str	r3, [sp, #4]
 8028956:	f7ff fd49 	bl	80283ec <__hi0bits>
 802895a:	2220      	movs	r2, #32
 802895c:	1a12      	subs	r2, r2, r0
 802895e:	603a      	str	r2, [r7, #0]
 8028960:	0003      	movs	r3, r0
 8028962:	4a1c      	ldr	r2, [pc, #112]	; (80289d4 <__b2d+0x94>)
 8028964:	280a      	cmp	r0, #10
 8028966:	dc15      	bgt.n	8028994 <__b2d+0x54>
 8028968:	210b      	movs	r1, #11
 802896a:	0027      	movs	r7, r4
 802896c:	1a09      	subs	r1, r1, r0
 802896e:	40cf      	lsrs	r7, r1
 8028970:	433a      	orrs	r2, r7
 8028972:	468c      	mov	ip, r1
 8028974:	0011      	movs	r1, r2
 8028976:	2200      	movs	r2, #0
 8028978:	42ae      	cmp	r6, r5
 802897a:	d202      	bcs.n	8028982 <__b2d+0x42>
 802897c:	9a01      	ldr	r2, [sp, #4]
 802897e:	3a08      	subs	r2, #8
 8028980:	6812      	ldr	r2, [r2, #0]
 8028982:	3315      	adds	r3, #21
 8028984:	409c      	lsls	r4, r3
 8028986:	4663      	mov	r3, ip
 8028988:	0027      	movs	r7, r4
 802898a:	40da      	lsrs	r2, r3
 802898c:	4317      	orrs	r7, r2
 802898e:	0038      	movs	r0, r7
 8028990:	b003      	add	sp, #12
 8028992:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8028994:	2700      	movs	r7, #0
 8028996:	42ae      	cmp	r6, r5
 8028998:	d202      	bcs.n	80289a0 <__b2d+0x60>
 802899a:	9d01      	ldr	r5, [sp, #4]
 802899c:	3d08      	subs	r5, #8
 802899e:	682f      	ldr	r7, [r5, #0]
 80289a0:	210b      	movs	r1, #11
 80289a2:	4249      	negs	r1, r1
 80289a4:	468c      	mov	ip, r1
 80289a6:	449c      	add	ip, r3
 80289a8:	2b0b      	cmp	r3, #11
 80289aa:	d010      	beq.n	80289ce <__b2d+0x8e>
 80289ac:	4661      	mov	r1, ip
 80289ae:	2320      	movs	r3, #32
 80289b0:	408c      	lsls	r4, r1
 80289b2:	1a5b      	subs	r3, r3, r1
 80289b4:	0039      	movs	r1, r7
 80289b6:	40d9      	lsrs	r1, r3
 80289b8:	430c      	orrs	r4, r1
 80289ba:	4322      	orrs	r2, r4
 80289bc:	0011      	movs	r1, r2
 80289be:	2200      	movs	r2, #0
 80289c0:	42b5      	cmp	r5, r6
 80289c2:	d901      	bls.n	80289c8 <__b2d+0x88>
 80289c4:	3d04      	subs	r5, #4
 80289c6:	682a      	ldr	r2, [r5, #0]
 80289c8:	4664      	mov	r4, ip
 80289ca:	40a7      	lsls	r7, r4
 80289cc:	e7dd      	b.n	802898a <__b2d+0x4a>
 80289ce:	4322      	orrs	r2, r4
 80289d0:	0011      	movs	r1, r2
 80289d2:	e7dc      	b.n	802898e <__b2d+0x4e>
 80289d4:	3ff00000 	.word	0x3ff00000

080289d8 <__d2b>:
 80289d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80289da:	2101      	movs	r1, #1
 80289dc:	0014      	movs	r4, r2
 80289de:	001d      	movs	r5, r3
 80289e0:	9f08      	ldr	r7, [sp, #32]
 80289e2:	f7ff fc0b 	bl	80281fc <_Balloc>
 80289e6:	1e06      	subs	r6, r0, #0
 80289e8:	d105      	bne.n	80289f6 <__d2b+0x1e>
 80289ea:	0032      	movs	r2, r6
 80289ec:	4b24      	ldr	r3, [pc, #144]	; (8028a80 <__d2b+0xa8>)
 80289ee:	4825      	ldr	r0, [pc, #148]	; (8028a84 <__d2b+0xac>)
 80289f0:	4925      	ldr	r1, [pc, #148]	; (8028a88 <__d2b+0xb0>)
 80289f2:	f7ff f82d 	bl	8027a50 <__assert_func>
 80289f6:	032b      	lsls	r3, r5, #12
 80289f8:	006d      	lsls	r5, r5, #1
 80289fa:	0b1b      	lsrs	r3, r3, #12
 80289fc:	0d6d      	lsrs	r5, r5, #21
 80289fe:	d125      	bne.n	8028a4c <__d2b+0x74>
 8028a00:	9301      	str	r3, [sp, #4]
 8028a02:	2c00      	cmp	r4, #0
 8028a04:	d028      	beq.n	8028a58 <__d2b+0x80>
 8028a06:	4668      	mov	r0, sp
 8028a08:	9400      	str	r4, [sp, #0]
 8028a0a:	f7ff fd09 	bl	8028420 <__lo0bits>
 8028a0e:	9b01      	ldr	r3, [sp, #4]
 8028a10:	9900      	ldr	r1, [sp, #0]
 8028a12:	2800      	cmp	r0, #0
 8028a14:	d01e      	beq.n	8028a54 <__d2b+0x7c>
 8028a16:	2220      	movs	r2, #32
 8028a18:	001c      	movs	r4, r3
 8028a1a:	1a12      	subs	r2, r2, r0
 8028a1c:	4094      	lsls	r4, r2
 8028a1e:	0022      	movs	r2, r4
 8028a20:	40c3      	lsrs	r3, r0
 8028a22:	430a      	orrs	r2, r1
 8028a24:	6172      	str	r2, [r6, #20]
 8028a26:	9301      	str	r3, [sp, #4]
 8028a28:	9c01      	ldr	r4, [sp, #4]
 8028a2a:	61b4      	str	r4, [r6, #24]
 8028a2c:	1e63      	subs	r3, r4, #1
 8028a2e:	419c      	sbcs	r4, r3
 8028a30:	3401      	adds	r4, #1
 8028a32:	6134      	str	r4, [r6, #16]
 8028a34:	2d00      	cmp	r5, #0
 8028a36:	d017      	beq.n	8028a68 <__d2b+0x90>
 8028a38:	2435      	movs	r4, #53	; 0x35
 8028a3a:	4b14      	ldr	r3, [pc, #80]	; (8028a8c <__d2b+0xb4>)
 8028a3c:	18ed      	adds	r5, r5, r3
 8028a3e:	182d      	adds	r5, r5, r0
 8028a40:	603d      	str	r5, [r7, #0]
 8028a42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8028a44:	1a24      	subs	r4, r4, r0
 8028a46:	601c      	str	r4, [r3, #0]
 8028a48:	0030      	movs	r0, r6
 8028a4a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8028a4c:	2280      	movs	r2, #128	; 0x80
 8028a4e:	0352      	lsls	r2, r2, #13
 8028a50:	4313      	orrs	r3, r2
 8028a52:	e7d5      	b.n	8028a00 <__d2b+0x28>
 8028a54:	6171      	str	r1, [r6, #20]
 8028a56:	e7e7      	b.n	8028a28 <__d2b+0x50>
 8028a58:	a801      	add	r0, sp, #4
 8028a5a:	f7ff fce1 	bl	8028420 <__lo0bits>
 8028a5e:	9b01      	ldr	r3, [sp, #4]
 8028a60:	2401      	movs	r4, #1
 8028a62:	6173      	str	r3, [r6, #20]
 8028a64:	3020      	adds	r0, #32
 8028a66:	e7e4      	b.n	8028a32 <__d2b+0x5a>
 8028a68:	4b09      	ldr	r3, [pc, #36]	; (8028a90 <__d2b+0xb8>)
 8028a6a:	18c0      	adds	r0, r0, r3
 8028a6c:	4b09      	ldr	r3, [pc, #36]	; (8028a94 <__d2b+0xbc>)
 8028a6e:	6038      	str	r0, [r7, #0]
 8028a70:	18e3      	adds	r3, r4, r3
 8028a72:	009b      	lsls	r3, r3, #2
 8028a74:	18f3      	adds	r3, r6, r3
 8028a76:	6958      	ldr	r0, [r3, #20]
 8028a78:	f7ff fcb8 	bl	80283ec <__hi0bits>
 8028a7c:	0164      	lsls	r4, r4, #5
 8028a7e:	e7e0      	b.n	8028a42 <__d2b+0x6a>
 8028a80:	0802b735 	.word	0x0802b735
 8028a84:	0802b7a6 	.word	0x0802b7a6
 8028a88:	0000030f 	.word	0x0000030f
 8028a8c:	fffffbcd 	.word	0xfffffbcd
 8028a90:	fffffbce 	.word	0xfffffbce
 8028a94:	3fffffff 	.word	0x3fffffff

08028a98 <__ratio>:
 8028a98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8028a9a:	b087      	sub	sp, #28
 8028a9c:	000f      	movs	r7, r1
 8028a9e:	a904      	add	r1, sp, #16
 8028aa0:	0006      	movs	r6, r0
 8028aa2:	f7ff ff4d 	bl	8028940 <__b2d>
 8028aa6:	9000      	str	r0, [sp, #0]
 8028aa8:	9101      	str	r1, [sp, #4]
 8028aaa:	9c00      	ldr	r4, [sp, #0]
 8028aac:	9d01      	ldr	r5, [sp, #4]
 8028aae:	0038      	movs	r0, r7
 8028ab0:	a905      	add	r1, sp, #20
 8028ab2:	f7ff ff45 	bl	8028940 <__b2d>
 8028ab6:	9002      	str	r0, [sp, #8]
 8028ab8:	9103      	str	r1, [sp, #12]
 8028aba:	9a02      	ldr	r2, [sp, #8]
 8028abc:	9b03      	ldr	r3, [sp, #12]
 8028abe:	6930      	ldr	r0, [r6, #16]
 8028ac0:	6939      	ldr	r1, [r7, #16]
 8028ac2:	9e04      	ldr	r6, [sp, #16]
 8028ac4:	1a40      	subs	r0, r0, r1
 8028ac6:	9905      	ldr	r1, [sp, #20]
 8028ac8:	0140      	lsls	r0, r0, #5
 8028aca:	1a71      	subs	r1, r6, r1
 8028acc:	1841      	adds	r1, r0, r1
 8028ace:	0508      	lsls	r0, r1, #20
 8028ad0:	2900      	cmp	r1, #0
 8028ad2:	dd07      	ble.n	8028ae4 <__ratio+0x4c>
 8028ad4:	9901      	ldr	r1, [sp, #4]
 8028ad6:	1845      	adds	r5, r0, r1
 8028ad8:	0020      	movs	r0, r4
 8028ada:	0029      	movs	r1, r5
 8028adc:	f7de fa0c 	bl	8006ef8 <__aeabi_ddiv>
 8028ae0:	b007      	add	sp, #28
 8028ae2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8028ae4:	9903      	ldr	r1, [sp, #12]
 8028ae6:	1a0b      	subs	r3, r1, r0
 8028ae8:	e7f6      	b.n	8028ad8 <__ratio+0x40>

08028aea <__copybits>:
 8028aea:	b570      	push	{r4, r5, r6, lr}
 8028aec:	0014      	movs	r4, r2
 8028aee:	0005      	movs	r5, r0
 8028af0:	3901      	subs	r1, #1
 8028af2:	6913      	ldr	r3, [r2, #16]
 8028af4:	1149      	asrs	r1, r1, #5
 8028af6:	3101      	adds	r1, #1
 8028af8:	0089      	lsls	r1, r1, #2
 8028afa:	3414      	adds	r4, #20
 8028afc:	009b      	lsls	r3, r3, #2
 8028afe:	1841      	adds	r1, r0, r1
 8028b00:	18e3      	adds	r3, r4, r3
 8028b02:	42a3      	cmp	r3, r4
 8028b04:	d80d      	bhi.n	8028b22 <__copybits+0x38>
 8028b06:	0014      	movs	r4, r2
 8028b08:	3411      	adds	r4, #17
 8028b0a:	2500      	movs	r5, #0
 8028b0c:	429c      	cmp	r4, r3
 8028b0e:	d803      	bhi.n	8028b18 <__copybits+0x2e>
 8028b10:	1a9b      	subs	r3, r3, r2
 8028b12:	3b11      	subs	r3, #17
 8028b14:	089b      	lsrs	r3, r3, #2
 8028b16:	009d      	lsls	r5, r3, #2
 8028b18:	2300      	movs	r3, #0
 8028b1a:	1940      	adds	r0, r0, r5
 8028b1c:	4281      	cmp	r1, r0
 8028b1e:	d803      	bhi.n	8028b28 <__copybits+0x3e>
 8028b20:	bd70      	pop	{r4, r5, r6, pc}
 8028b22:	cc40      	ldmia	r4!, {r6}
 8028b24:	c540      	stmia	r5!, {r6}
 8028b26:	e7ec      	b.n	8028b02 <__copybits+0x18>
 8028b28:	c008      	stmia	r0!, {r3}
 8028b2a:	e7f7      	b.n	8028b1c <__copybits+0x32>

08028b2c <__any_on>:
 8028b2c:	0002      	movs	r2, r0
 8028b2e:	6900      	ldr	r0, [r0, #16]
 8028b30:	b510      	push	{r4, lr}
 8028b32:	3214      	adds	r2, #20
 8028b34:	114b      	asrs	r3, r1, #5
 8028b36:	4298      	cmp	r0, r3
 8028b38:	db13      	blt.n	8028b62 <__any_on+0x36>
 8028b3a:	dd0c      	ble.n	8028b56 <__any_on+0x2a>
 8028b3c:	241f      	movs	r4, #31
 8028b3e:	0008      	movs	r0, r1
 8028b40:	4020      	ands	r0, r4
 8028b42:	4221      	tst	r1, r4
 8028b44:	d007      	beq.n	8028b56 <__any_on+0x2a>
 8028b46:	0099      	lsls	r1, r3, #2
 8028b48:	588c      	ldr	r4, [r1, r2]
 8028b4a:	0021      	movs	r1, r4
 8028b4c:	40c1      	lsrs	r1, r0
 8028b4e:	4081      	lsls	r1, r0
 8028b50:	2001      	movs	r0, #1
 8028b52:	428c      	cmp	r4, r1
 8028b54:	d104      	bne.n	8028b60 <__any_on+0x34>
 8028b56:	009b      	lsls	r3, r3, #2
 8028b58:	18d3      	adds	r3, r2, r3
 8028b5a:	4293      	cmp	r3, r2
 8028b5c:	d803      	bhi.n	8028b66 <__any_on+0x3a>
 8028b5e:	2000      	movs	r0, #0
 8028b60:	bd10      	pop	{r4, pc}
 8028b62:	0003      	movs	r3, r0
 8028b64:	e7f7      	b.n	8028b56 <__any_on+0x2a>
 8028b66:	3b04      	subs	r3, #4
 8028b68:	6819      	ldr	r1, [r3, #0]
 8028b6a:	2900      	cmp	r1, #0
 8028b6c:	d0f5      	beq.n	8028b5a <__any_on+0x2e>
 8028b6e:	2001      	movs	r0, #1
 8028b70:	e7f6      	b.n	8028b60 <__any_on+0x34>

08028b72 <__ascii_wctomb>:
 8028b72:	0003      	movs	r3, r0
 8028b74:	1e08      	subs	r0, r1, #0
 8028b76:	d005      	beq.n	8028b84 <__ascii_wctomb+0x12>
 8028b78:	2aff      	cmp	r2, #255	; 0xff
 8028b7a:	d904      	bls.n	8028b86 <__ascii_wctomb+0x14>
 8028b7c:	228a      	movs	r2, #138	; 0x8a
 8028b7e:	2001      	movs	r0, #1
 8028b80:	601a      	str	r2, [r3, #0]
 8028b82:	4240      	negs	r0, r0
 8028b84:	4770      	bx	lr
 8028b86:	2001      	movs	r0, #1
 8028b88:	700a      	strb	r2, [r1, #0]
 8028b8a:	e7fb      	b.n	8028b84 <__ascii_wctomb+0x12>

08028b8c <__ssputs_r>:
 8028b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8028b8e:	b085      	sub	sp, #20
 8028b90:	9301      	str	r3, [sp, #4]
 8028b92:	9203      	str	r2, [sp, #12]
 8028b94:	688e      	ldr	r6, [r1, #8]
 8028b96:	9a01      	ldr	r2, [sp, #4]
 8028b98:	0007      	movs	r7, r0
 8028b9a:	000c      	movs	r4, r1
 8028b9c:	680b      	ldr	r3, [r1, #0]
 8028b9e:	4296      	cmp	r6, r2
 8028ba0:	d831      	bhi.n	8028c06 <__ssputs_r+0x7a>
 8028ba2:	898a      	ldrh	r2, [r1, #12]
 8028ba4:	2190      	movs	r1, #144	; 0x90
 8028ba6:	00c9      	lsls	r1, r1, #3
 8028ba8:	420a      	tst	r2, r1
 8028baa:	d029      	beq.n	8028c00 <__ssputs_r+0x74>
 8028bac:	2003      	movs	r0, #3
 8028bae:	6921      	ldr	r1, [r4, #16]
 8028bb0:	1a5b      	subs	r3, r3, r1
 8028bb2:	9302      	str	r3, [sp, #8]
 8028bb4:	6963      	ldr	r3, [r4, #20]
 8028bb6:	4343      	muls	r3, r0
 8028bb8:	0fdd      	lsrs	r5, r3, #31
 8028bba:	18ed      	adds	r5, r5, r3
 8028bbc:	9b01      	ldr	r3, [sp, #4]
 8028bbe:	9802      	ldr	r0, [sp, #8]
 8028bc0:	3301      	adds	r3, #1
 8028bc2:	181b      	adds	r3, r3, r0
 8028bc4:	106d      	asrs	r5, r5, #1
 8028bc6:	42ab      	cmp	r3, r5
 8028bc8:	d900      	bls.n	8028bcc <__ssputs_r+0x40>
 8028bca:	001d      	movs	r5, r3
 8028bcc:	0552      	lsls	r2, r2, #21
 8028bce:	d529      	bpl.n	8028c24 <__ssputs_r+0x98>
 8028bd0:	0029      	movs	r1, r5
 8028bd2:	0038      	movs	r0, r7
 8028bd4:	f7fd fd6e 	bl	80266b4 <_malloc_r>
 8028bd8:	1e06      	subs	r6, r0, #0
 8028bda:	d02d      	beq.n	8028c38 <__ssputs_r+0xac>
 8028bdc:	9a02      	ldr	r2, [sp, #8]
 8028bde:	6921      	ldr	r1, [r4, #16]
 8028be0:	f7fe ff27 	bl	8027a32 <memcpy>
 8028be4:	89a2      	ldrh	r2, [r4, #12]
 8028be6:	4b19      	ldr	r3, [pc, #100]	; (8028c4c <__ssputs_r+0xc0>)
 8028be8:	401a      	ands	r2, r3
 8028bea:	2380      	movs	r3, #128	; 0x80
 8028bec:	4313      	orrs	r3, r2
 8028bee:	81a3      	strh	r3, [r4, #12]
 8028bf0:	9b02      	ldr	r3, [sp, #8]
 8028bf2:	6126      	str	r6, [r4, #16]
 8028bf4:	18f6      	adds	r6, r6, r3
 8028bf6:	6026      	str	r6, [r4, #0]
 8028bf8:	6165      	str	r5, [r4, #20]
 8028bfa:	9e01      	ldr	r6, [sp, #4]
 8028bfc:	1aed      	subs	r5, r5, r3
 8028bfe:	60a5      	str	r5, [r4, #8]
 8028c00:	9b01      	ldr	r3, [sp, #4]
 8028c02:	429e      	cmp	r6, r3
 8028c04:	d900      	bls.n	8028c08 <__ssputs_r+0x7c>
 8028c06:	9e01      	ldr	r6, [sp, #4]
 8028c08:	0032      	movs	r2, r6
 8028c0a:	9903      	ldr	r1, [sp, #12]
 8028c0c:	6820      	ldr	r0, [r4, #0]
 8028c0e:	f000 fb65 	bl	80292dc <memmove>
 8028c12:	2000      	movs	r0, #0
 8028c14:	68a3      	ldr	r3, [r4, #8]
 8028c16:	1b9b      	subs	r3, r3, r6
 8028c18:	60a3      	str	r3, [r4, #8]
 8028c1a:	6823      	ldr	r3, [r4, #0]
 8028c1c:	199b      	adds	r3, r3, r6
 8028c1e:	6023      	str	r3, [r4, #0]
 8028c20:	b005      	add	sp, #20
 8028c22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8028c24:	002a      	movs	r2, r5
 8028c26:	0038      	movs	r0, r7
 8028c28:	f000 fbaa 	bl	8029380 <_realloc_r>
 8028c2c:	1e06      	subs	r6, r0, #0
 8028c2e:	d1df      	bne.n	8028bf0 <__ssputs_r+0x64>
 8028c30:	0038      	movs	r0, r7
 8028c32:	6921      	ldr	r1, [r4, #16]
 8028c34:	f7fe ff2a 	bl	8027a8c <_free_r>
 8028c38:	230c      	movs	r3, #12
 8028c3a:	2001      	movs	r0, #1
 8028c3c:	603b      	str	r3, [r7, #0]
 8028c3e:	89a2      	ldrh	r2, [r4, #12]
 8028c40:	3334      	adds	r3, #52	; 0x34
 8028c42:	4313      	orrs	r3, r2
 8028c44:	81a3      	strh	r3, [r4, #12]
 8028c46:	4240      	negs	r0, r0
 8028c48:	e7ea      	b.n	8028c20 <__ssputs_r+0x94>
 8028c4a:	46c0      	nop			; (mov r8, r8)
 8028c4c:	fffffb7f 	.word	0xfffffb7f

08028c50 <_svfiprintf_r>:
 8028c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8028c52:	b0a1      	sub	sp, #132	; 0x84
 8028c54:	9003      	str	r0, [sp, #12]
 8028c56:	001d      	movs	r5, r3
 8028c58:	898b      	ldrh	r3, [r1, #12]
 8028c5a:	000f      	movs	r7, r1
 8028c5c:	0016      	movs	r6, r2
 8028c5e:	061b      	lsls	r3, r3, #24
 8028c60:	d511      	bpl.n	8028c86 <_svfiprintf_r+0x36>
 8028c62:	690b      	ldr	r3, [r1, #16]
 8028c64:	2b00      	cmp	r3, #0
 8028c66:	d10e      	bne.n	8028c86 <_svfiprintf_r+0x36>
 8028c68:	2140      	movs	r1, #64	; 0x40
 8028c6a:	f7fd fd23 	bl	80266b4 <_malloc_r>
 8028c6e:	6038      	str	r0, [r7, #0]
 8028c70:	6138      	str	r0, [r7, #16]
 8028c72:	2800      	cmp	r0, #0
 8028c74:	d105      	bne.n	8028c82 <_svfiprintf_r+0x32>
 8028c76:	230c      	movs	r3, #12
 8028c78:	9a03      	ldr	r2, [sp, #12]
 8028c7a:	3801      	subs	r0, #1
 8028c7c:	6013      	str	r3, [r2, #0]
 8028c7e:	b021      	add	sp, #132	; 0x84
 8028c80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8028c82:	2340      	movs	r3, #64	; 0x40
 8028c84:	617b      	str	r3, [r7, #20]
 8028c86:	2300      	movs	r3, #0
 8028c88:	ac08      	add	r4, sp, #32
 8028c8a:	6163      	str	r3, [r4, #20]
 8028c8c:	3320      	adds	r3, #32
 8028c8e:	7663      	strb	r3, [r4, #25]
 8028c90:	3310      	adds	r3, #16
 8028c92:	76a3      	strb	r3, [r4, #26]
 8028c94:	9507      	str	r5, [sp, #28]
 8028c96:	0035      	movs	r5, r6
 8028c98:	782b      	ldrb	r3, [r5, #0]
 8028c9a:	2b00      	cmp	r3, #0
 8028c9c:	d001      	beq.n	8028ca2 <_svfiprintf_r+0x52>
 8028c9e:	2b25      	cmp	r3, #37	; 0x25
 8028ca0:	d148      	bne.n	8028d34 <_svfiprintf_r+0xe4>
 8028ca2:	1bab      	subs	r3, r5, r6
 8028ca4:	9305      	str	r3, [sp, #20]
 8028ca6:	42b5      	cmp	r5, r6
 8028ca8:	d00b      	beq.n	8028cc2 <_svfiprintf_r+0x72>
 8028caa:	0032      	movs	r2, r6
 8028cac:	0039      	movs	r1, r7
 8028cae:	9803      	ldr	r0, [sp, #12]
 8028cb0:	f7ff ff6c 	bl	8028b8c <__ssputs_r>
 8028cb4:	3001      	adds	r0, #1
 8028cb6:	d100      	bne.n	8028cba <_svfiprintf_r+0x6a>
 8028cb8:	e0af      	b.n	8028e1a <_svfiprintf_r+0x1ca>
 8028cba:	6963      	ldr	r3, [r4, #20]
 8028cbc:	9a05      	ldr	r2, [sp, #20]
 8028cbe:	189b      	adds	r3, r3, r2
 8028cc0:	6163      	str	r3, [r4, #20]
 8028cc2:	782b      	ldrb	r3, [r5, #0]
 8028cc4:	2b00      	cmp	r3, #0
 8028cc6:	d100      	bne.n	8028cca <_svfiprintf_r+0x7a>
 8028cc8:	e0a7      	b.n	8028e1a <_svfiprintf_r+0x1ca>
 8028cca:	2201      	movs	r2, #1
 8028ccc:	2300      	movs	r3, #0
 8028cce:	4252      	negs	r2, r2
 8028cd0:	6062      	str	r2, [r4, #4]
 8028cd2:	a904      	add	r1, sp, #16
 8028cd4:	3254      	adds	r2, #84	; 0x54
 8028cd6:	1852      	adds	r2, r2, r1
 8028cd8:	1c6e      	adds	r6, r5, #1
 8028cda:	6023      	str	r3, [r4, #0]
 8028cdc:	60e3      	str	r3, [r4, #12]
 8028cde:	60a3      	str	r3, [r4, #8]
 8028ce0:	7013      	strb	r3, [r2, #0]
 8028ce2:	65a3      	str	r3, [r4, #88]	; 0x58
 8028ce4:	4b55      	ldr	r3, [pc, #340]	; (8028e3c <_svfiprintf_r+0x1ec>)
 8028ce6:	2205      	movs	r2, #5
 8028ce8:	0018      	movs	r0, r3
 8028cea:	7831      	ldrb	r1, [r6, #0]
 8028cec:	9305      	str	r3, [sp, #20]
 8028cee:	f000 fb08 	bl	8029302 <memchr>
 8028cf2:	1c75      	adds	r5, r6, #1
 8028cf4:	2800      	cmp	r0, #0
 8028cf6:	d11f      	bne.n	8028d38 <_svfiprintf_r+0xe8>
 8028cf8:	6822      	ldr	r2, [r4, #0]
 8028cfa:	06d3      	lsls	r3, r2, #27
 8028cfc:	d504      	bpl.n	8028d08 <_svfiprintf_r+0xb8>
 8028cfe:	2353      	movs	r3, #83	; 0x53
 8028d00:	a904      	add	r1, sp, #16
 8028d02:	185b      	adds	r3, r3, r1
 8028d04:	2120      	movs	r1, #32
 8028d06:	7019      	strb	r1, [r3, #0]
 8028d08:	0713      	lsls	r3, r2, #28
 8028d0a:	d504      	bpl.n	8028d16 <_svfiprintf_r+0xc6>
 8028d0c:	2353      	movs	r3, #83	; 0x53
 8028d0e:	a904      	add	r1, sp, #16
 8028d10:	185b      	adds	r3, r3, r1
 8028d12:	212b      	movs	r1, #43	; 0x2b
 8028d14:	7019      	strb	r1, [r3, #0]
 8028d16:	7833      	ldrb	r3, [r6, #0]
 8028d18:	2b2a      	cmp	r3, #42	; 0x2a
 8028d1a:	d016      	beq.n	8028d4a <_svfiprintf_r+0xfa>
 8028d1c:	0035      	movs	r5, r6
 8028d1e:	2100      	movs	r1, #0
 8028d20:	200a      	movs	r0, #10
 8028d22:	68e3      	ldr	r3, [r4, #12]
 8028d24:	782a      	ldrb	r2, [r5, #0]
 8028d26:	1c6e      	adds	r6, r5, #1
 8028d28:	3a30      	subs	r2, #48	; 0x30
 8028d2a:	2a09      	cmp	r2, #9
 8028d2c:	d94e      	bls.n	8028dcc <_svfiprintf_r+0x17c>
 8028d2e:	2900      	cmp	r1, #0
 8028d30:	d111      	bne.n	8028d56 <_svfiprintf_r+0x106>
 8028d32:	e017      	b.n	8028d64 <_svfiprintf_r+0x114>
 8028d34:	3501      	adds	r5, #1
 8028d36:	e7af      	b.n	8028c98 <_svfiprintf_r+0x48>
 8028d38:	9b05      	ldr	r3, [sp, #20]
 8028d3a:	6822      	ldr	r2, [r4, #0]
 8028d3c:	1ac0      	subs	r0, r0, r3
 8028d3e:	2301      	movs	r3, #1
 8028d40:	4083      	lsls	r3, r0
 8028d42:	4313      	orrs	r3, r2
 8028d44:	002e      	movs	r6, r5
 8028d46:	6023      	str	r3, [r4, #0]
 8028d48:	e7cc      	b.n	8028ce4 <_svfiprintf_r+0x94>
 8028d4a:	9b07      	ldr	r3, [sp, #28]
 8028d4c:	1d19      	adds	r1, r3, #4
 8028d4e:	681b      	ldr	r3, [r3, #0]
 8028d50:	9107      	str	r1, [sp, #28]
 8028d52:	2b00      	cmp	r3, #0
 8028d54:	db01      	blt.n	8028d5a <_svfiprintf_r+0x10a>
 8028d56:	930b      	str	r3, [sp, #44]	; 0x2c
 8028d58:	e004      	b.n	8028d64 <_svfiprintf_r+0x114>
 8028d5a:	425b      	negs	r3, r3
 8028d5c:	60e3      	str	r3, [r4, #12]
 8028d5e:	2302      	movs	r3, #2
 8028d60:	4313      	orrs	r3, r2
 8028d62:	6023      	str	r3, [r4, #0]
 8028d64:	782b      	ldrb	r3, [r5, #0]
 8028d66:	2b2e      	cmp	r3, #46	; 0x2e
 8028d68:	d10a      	bne.n	8028d80 <_svfiprintf_r+0x130>
 8028d6a:	786b      	ldrb	r3, [r5, #1]
 8028d6c:	2b2a      	cmp	r3, #42	; 0x2a
 8028d6e:	d135      	bne.n	8028ddc <_svfiprintf_r+0x18c>
 8028d70:	9b07      	ldr	r3, [sp, #28]
 8028d72:	3502      	adds	r5, #2
 8028d74:	1d1a      	adds	r2, r3, #4
 8028d76:	681b      	ldr	r3, [r3, #0]
 8028d78:	9207      	str	r2, [sp, #28]
 8028d7a:	2b00      	cmp	r3, #0
 8028d7c:	db2b      	blt.n	8028dd6 <_svfiprintf_r+0x186>
 8028d7e:	9309      	str	r3, [sp, #36]	; 0x24
 8028d80:	4e2f      	ldr	r6, [pc, #188]	; (8028e40 <_svfiprintf_r+0x1f0>)
 8028d82:	2203      	movs	r2, #3
 8028d84:	0030      	movs	r0, r6
 8028d86:	7829      	ldrb	r1, [r5, #0]
 8028d88:	f000 fabb 	bl	8029302 <memchr>
 8028d8c:	2800      	cmp	r0, #0
 8028d8e:	d006      	beq.n	8028d9e <_svfiprintf_r+0x14e>
 8028d90:	2340      	movs	r3, #64	; 0x40
 8028d92:	1b80      	subs	r0, r0, r6
 8028d94:	4083      	lsls	r3, r0
 8028d96:	6822      	ldr	r2, [r4, #0]
 8028d98:	3501      	adds	r5, #1
 8028d9a:	4313      	orrs	r3, r2
 8028d9c:	6023      	str	r3, [r4, #0]
 8028d9e:	7829      	ldrb	r1, [r5, #0]
 8028da0:	2206      	movs	r2, #6
 8028da2:	4828      	ldr	r0, [pc, #160]	; (8028e44 <_svfiprintf_r+0x1f4>)
 8028da4:	1c6e      	adds	r6, r5, #1
 8028da6:	7621      	strb	r1, [r4, #24]
 8028da8:	f000 faab 	bl	8029302 <memchr>
 8028dac:	2800      	cmp	r0, #0
 8028dae:	d03c      	beq.n	8028e2a <_svfiprintf_r+0x1da>
 8028db0:	4b25      	ldr	r3, [pc, #148]	; (8028e48 <_svfiprintf_r+0x1f8>)
 8028db2:	2b00      	cmp	r3, #0
 8028db4:	d125      	bne.n	8028e02 <_svfiprintf_r+0x1b2>
 8028db6:	2207      	movs	r2, #7
 8028db8:	9b07      	ldr	r3, [sp, #28]
 8028dba:	3307      	adds	r3, #7
 8028dbc:	4393      	bics	r3, r2
 8028dbe:	3308      	adds	r3, #8
 8028dc0:	9307      	str	r3, [sp, #28]
 8028dc2:	6963      	ldr	r3, [r4, #20]
 8028dc4:	9a04      	ldr	r2, [sp, #16]
 8028dc6:	189b      	adds	r3, r3, r2
 8028dc8:	6163      	str	r3, [r4, #20]
 8028dca:	e764      	b.n	8028c96 <_svfiprintf_r+0x46>
 8028dcc:	4343      	muls	r3, r0
 8028dce:	0035      	movs	r5, r6
 8028dd0:	2101      	movs	r1, #1
 8028dd2:	189b      	adds	r3, r3, r2
 8028dd4:	e7a6      	b.n	8028d24 <_svfiprintf_r+0xd4>
 8028dd6:	2301      	movs	r3, #1
 8028dd8:	425b      	negs	r3, r3
 8028dda:	e7d0      	b.n	8028d7e <_svfiprintf_r+0x12e>
 8028ddc:	2300      	movs	r3, #0
 8028dde:	200a      	movs	r0, #10
 8028de0:	001a      	movs	r2, r3
 8028de2:	3501      	adds	r5, #1
 8028de4:	6063      	str	r3, [r4, #4]
 8028de6:	7829      	ldrb	r1, [r5, #0]
 8028de8:	1c6e      	adds	r6, r5, #1
 8028dea:	3930      	subs	r1, #48	; 0x30
 8028dec:	2909      	cmp	r1, #9
 8028dee:	d903      	bls.n	8028df8 <_svfiprintf_r+0x1a8>
 8028df0:	2b00      	cmp	r3, #0
 8028df2:	d0c5      	beq.n	8028d80 <_svfiprintf_r+0x130>
 8028df4:	9209      	str	r2, [sp, #36]	; 0x24
 8028df6:	e7c3      	b.n	8028d80 <_svfiprintf_r+0x130>
 8028df8:	4342      	muls	r2, r0
 8028dfa:	0035      	movs	r5, r6
 8028dfc:	2301      	movs	r3, #1
 8028dfe:	1852      	adds	r2, r2, r1
 8028e00:	e7f1      	b.n	8028de6 <_svfiprintf_r+0x196>
 8028e02:	aa07      	add	r2, sp, #28
 8028e04:	9200      	str	r2, [sp, #0]
 8028e06:	0021      	movs	r1, r4
 8028e08:	003a      	movs	r2, r7
 8028e0a:	4b10      	ldr	r3, [pc, #64]	; (8028e4c <_svfiprintf_r+0x1fc>)
 8028e0c:	9803      	ldr	r0, [sp, #12]
 8028e0e:	e000      	b.n	8028e12 <_svfiprintf_r+0x1c2>
 8028e10:	bf00      	nop
 8028e12:	9004      	str	r0, [sp, #16]
 8028e14:	9b04      	ldr	r3, [sp, #16]
 8028e16:	3301      	adds	r3, #1
 8028e18:	d1d3      	bne.n	8028dc2 <_svfiprintf_r+0x172>
 8028e1a:	89bb      	ldrh	r3, [r7, #12]
 8028e1c:	980d      	ldr	r0, [sp, #52]	; 0x34
 8028e1e:	065b      	lsls	r3, r3, #25
 8028e20:	d400      	bmi.n	8028e24 <_svfiprintf_r+0x1d4>
 8028e22:	e72c      	b.n	8028c7e <_svfiprintf_r+0x2e>
 8028e24:	2001      	movs	r0, #1
 8028e26:	4240      	negs	r0, r0
 8028e28:	e729      	b.n	8028c7e <_svfiprintf_r+0x2e>
 8028e2a:	aa07      	add	r2, sp, #28
 8028e2c:	9200      	str	r2, [sp, #0]
 8028e2e:	0021      	movs	r1, r4
 8028e30:	003a      	movs	r2, r7
 8028e32:	4b06      	ldr	r3, [pc, #24]	; (8028e4c <_svfiprintf_r+0x1fc>)
 8028e34:	9803      	ldr	r0, [sp, #12]
 8028e36:	f000 f87b 	bl	8028f30 <_printf_i>
 8028e3a:	e7ea      	b.n	8028e12 <_svfiprintf_r+0x1c2>
 8028e3c:	0802b9fd 	.word	0x0802b9fd
 8028e40:	0802ba03 	.word	0x0802ba03
 8028e44:	0802ba07 	.word	0x0802ba07
 8028e48:	00000000 	.word	0x00000000
 8028e4c:	08028b8d 	.word	0x08028b8d

08028e50 <_printf_common>:
 8028e50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8028e52:	0016      	movs	r6, r2
 8028e54:	9301      	str	r3, [sp, #4]
 8028e56:	688a      	ldr	r2, [r1, #8]
 8028e58:	690b      	ldr	r3, [r1, #16]
 8028e5a:	000c      	movs	r4, r1
 8028e5c:	9000      	str	r0, [sp, #0]
 8028e5e:	4293      	cmp	r3, r2
 8028e60:	da00      	bge.n	8028e64 <_printf_common+0x14>
 8028e62:	0013      	movs	r3, r2
 8028e64:	0022      	movs	r2, r4
 8028e66:	6033      	str	r3, [r6, #0]
 8028e68:	3243      	adds	r2, #67	; 0x43
 8028e6a:	7812      	ldrb	r2, [r2, #0]
 8028e6c:	2a00      	cmp	r2, #0
 8028e6e:	d001      	beq.n	8028e74 <_printf_common+0x24>
 8028e70:	3301      	adds	r3, #1
 8028e72:	6033      	str	r3, [r6, #0]
 8028e74:	6823      	ldr	r3, [r4, #0]
 8028e76:	069b      	lsls	r3, r3, #26
 8028e78:	d502      	bpl.n	8028e80 <_printf_common+0x30>
 8028e7a:	6833      	ldr	r3, [r6, #0]
 8028e7c:	3302      	adds	r3, #2
 8028e7e:	6033      	str	r3, [r6, #0]
 8028e80:	6822      	ldr	r2, [r4, #0]
 8028e82:	2306      	movs	r3, #6
 8028e84:	0015      	movs	r5, r2
 8028e86:	401d      	ands	r5, r3
 8028e88:	421a      	tst	r2, r3
 8028e8a:	d027      	beq.n	8028edc <_printf_common+0x8c>
 8028e8c:	0023      	movs	r3, r4
 8028e8e:	3343      	adds	r3, #67	; 0x43
 8028e90:	781b      	ldrb	r3, [r3, #0]
 8028e92:	1e5a      	subs	r2, r3, #1
 8028e94:	4193      	sbcs	r3, r2
 8028e96:	6822      	ldr	r2, [r4, #0]
 8028e98:	0692      	lsls	r2, r2, #26
 8028e9a:	d430      	bmi.n	8028efe <_printf_common+0xae>
 8028e9c:	0022      	movs	r2, r4
 8028e9e:	9901      	ldr	r1, [sp, #4]
 8028ea0:	9800      	ldr	r0, [sp, #0]
 8028ea2:	9d08      	ldr	r5, [sp, #32]
 8028ea4:	3243      	adds	r2, #67	; 0x43
 8028ea6:	47a8      	blx	r5
 8028ea8:	3001      	adds	r0, #1
 8028eaa:	d025      	beq.n	8028ef8 <_printf_common+0xa8>
 8028eac:	2206      	movs	r2, #6
 8028eae:	6823      	ldr	r3, [r4, #0]
 8028eb0:	2500      	movs	r5, #0
 8028eb2:	4013      	ands	r3, r2
 8028eb4:	2b04      	cmp	r3, #4
 8028eb6:	d105      	bne.n	8028ec4 <_printf_common+0x74>
 8028eb8:	6833      	ldr	r3, [r6, #0]
 8028eba:	68e5      	ldr	r5, [r4, #12]
 8028ebc:	1aed      	subs	r5, r5, r3
 8028ebe:	43eb      	mvns	r3, r5
 8028ec0:	17db      	asrs	r3, r3, #31
 8028ec2:	401d      	ands	r5, r3
 8028ec4:	68a3      	ldr	r3, [r4, #8]
 8028ec6:	6922      	ldr	r2, [r4, #16]
 8028ec8:	4293      	cmp	r3, r2
 8028eca:	dd01      	ble.n	8028ed0 <_printf_common+0x80>
 8028ecc:	1a9b      	subs	r3, r3, r2
 8028ece:	18ed      	adds	r5, r5, r3
 8028ed0:	2600      	movs	r6, #0
 8028ed2:	42b5      	cmp	r5, r6
 8028ed4:	d120      	bne.n	8028f18 <_printf_common+0xc8>
 8028ed6:	2000      	movs	r0, #0
 8028ed8:	e010      	b.n	8028efc <_printf_common+0xac>
 8028eda:	3501      	adds	r5, #1
 8028edc:	68e3      	ldr	r3, [r4, #12]
 8028ede:	6832      	ldr	r2, [r6, #0]
 8028ee0:	1a9b      	subs	r3, r3, r2
 8028ee2:	42ab      	cmp	r3, r5
 8028ee4:	ddd2      	ble.n	8028e8c <_printf_common+0x3c>
 8028ee6:	0022      	movs	r2, r4
 8028ee8:	2301      	movs	r3, #1
 8028eea:	9901      	ldr	r1, [sp, #4]
 8028eec:	9800      	ldr	r0, [sp, #0]
 8028eee:	9f08      	ldr	r7, [sp, #32]
 8028ef0:	3219      	adds	r2, #25
 8028ef2:	47b8      	blx	r7
 8028ef4:	3001      	adds	r0, #1
 8028ef6:	d1f0      	bne.n	8028eda <_printf_common+0x8a>
 8028ef8:	2001      	movs	r0, #1
 8028efa:	4240      	negs	r0, r0
 8028efc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8028efe:	2030      	movs	r0, #48	; 0x30
 8028f00:	18e1      	adds	r1, r4, r3
 8028f02:	3143      	adds	r1, #67	; 0x43
 8028f04:	7008      	strb	r0, [r1, #0]
 8028f06:	0021      	movs	r1, r4
 8028f08:	1c5a      	adds	r2, r3, #1
 8028f0a:	3145      	adds	r1, #69	; 0x45
 8028f0c:	7809      	ldrb	r1, [r1, #0]
 8028f0e:	18a2      	adds	r2, r4, r2
 8028f10:	3243      	adds	r2, #67	; 0x43
 8028f12:	3302      	adds	r3, #2
 8028f14:	7011      	strb	r1, [r2, #0]
 8028f16:	e7c1      	b.n	8028e9c <_printf_common+0x4c>
 8028f18:	0022      	movs	r2, r4
 8028f1a:	2301      	movs	r3, #1
 8028f1c:	9901      	ldr	r1, [sp, #4]
 8028f1e:	9800      	ldr	r0, [sp, #0]
 8028f20:	9f08      	ldr	r7, [sp, #32]
 8028f22:	321a      	adds	r2, #26
 8028f24:	47b8      	blx	r7
 8028f26:	3001      	adds	r0, #1
 8028f28:	d0e6      	beq.n	8028ef8 <_printf_common+0xa8>
 8028f2a:	3601      	adds	r6, #1
 8028f2c:	e7d1      	b.n	8028ed2 <_printf_common+0x82>
	...

08028f30 <_printf_i>:
 8028f30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8028f32:	b08b      	sub	sp, #44	; 0x2c
 8028f34:	9206      	str	r2, [sp, #24]
 8028f36:	000a      	movs	r2, r1
 8028f38:	3243      	adds	r2, #67	; 0x43
 8028f3a:	9307      	str	r3, [sp, #28]
 8028f3c:	9005      	str	r0, [sp, #20]
 8028f3e:	9204      	str	r2, [sp, #16]
 8028f40:	7e0a      	ldrb	r2, [r1, #24]
 8028f42:	000c      	movs	r4, r1
 8028f44:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8028f46:	2a78      	cmp	r2, #120	; 0x78
 8028f48:	d809      	bhi.n	8028f5e <_printf_i+0x2e>
 8028f4a:	2a62      	cmp	r2, #98	; 0x62
 8028f4c:	d80b      	bhi.n	8028f66 <_printf_i+0x36>
 8028f4e:	2a00      	cmp	r2, #0
 8028f50:	d100      	bne.n	8028f54 <_printf_i+0x24>
 8028f52:	e0be      	b.n	80290d2 <_printf_i+0x1a2>
 8028f54:	497c      	ldr	r1, [pc, #496]	; (8029148 <_printf_i+0x218>)
 8028f56:	9103      	str	r1, [sp, #12]
 8028f58:	2a58      	cmp	r2, #88	; 0x58
 8028f5a:	d100      	bne.n	8028f5e <_printf_i+0x2e>
 8028f5c:	e093      	b.n	8029086 <_printf_i+0x156>
 8028f5e:	0026      	movs	r6, r4
 8028f60:	3642      	adds	r6, #66	; 0x42
 8028f62:	7032      	strb	r2, [r6, #0]
 8028f64:	e022      	b.n	8028fac <_printf_i+0x7c>
 8028f66:	0010      	movs	r0, r2
 8028f68:	3863      	subs	r0, #99	; 0x63
 8028f6a:	2815      	cmp	r0, #21
 8028f6c:	d8f7      	bhi.n	8028f5e <_printf_i+0x2e>
 8028f6e:	f7dd f949 	bl	8006204 <__gnu_thumb1_case_shi>
 8028f72:	0016      	.short	0x0016
 8028f74:	fff6001f 	.word	0xfff6001f
 8028f78:	fff6fff6 	.word	0xfff6fff6
 8028f7c:	001ffff6 	.word	0x001ffff6
 8028f80:	fff6fff6 	.word	0xfff6fff6
 8028f84:	fff6fff6 	.word	0xfff6fff6
 8028f88:	003600a3 	.word	0x003600a3
 8028f8c:	fff60083 	.word	0xfff60083
 8028f90:	00b4fff6 	.word	0x00b4fff6
 8028f94:	0036fff6 	.word	0x0036fff6
 8028f98:	fff6fff6 	.word	0xfff6fff6
 8028f9c:	0087      	.short	0x0087
 8028f9e:	0026      	movs	r6, r4
 8028fa0:	681a      	ldr	r2, [r3, #0]
 8028fa2:	3642      	adds	r6, #66	; 0x42
 8028fa4:	1d11      	adds	r1, r2, #4
 8028fa6:	6019      	str	r1, [r3, #0]
 8028fa8:	6813      	ldr	r3, [r2, #0]
 8028faa:	7033      	strb	r3, [r6, #0]
 8028fac:	2301      	movs	r3, #1
 8028fae:	e0a2      	b.n	80290f6 <_printf_i+0x1c6>
 8028fb0:	6818      	ldr	r0, [r3, #0]
 8028fb2:	6809      	ldr	r1, [r1, #0]
 8028fb4:	1d02      	adds	r2, r0, #4
 8028fb6:	060d      	lsls	r5, r1, #24
 8028fb8:	d50b      	bpl.n	8028fd2 <_printf_i+0xa2>
 8028fba:	6805      	ldr	r5, [r0, #0]
 8028fbc:	601a      	str	r2, [r3, #0]
 8028fbe:	2d00      	cmp	r5, #0
 8028fc0:	da03      	bge.n	8028fca <_printf_i+0x9a>
 8028fc2:	232d      	movs	r3, #45	; 0x2d
 8028fc4:	9a04      	ldr	r2, [sp, #16]
 8028fc6:	426d      	negs	r5, r5
 8028fc8:	7013      	strb	r3, [r2, #0]
 8028fca:	4b5f      	ldr	r3, [pc, #380]	; (8029148 <_printf_i+0x218>)
 8028fcc:	270a      	movs	r7, #10
 8028fce:	9303      	str	r3, [sp, #12]
 8028fd0:	e01b      	b.n	802900a <_printf_i+0xda>
 8028fd2:	6805      	ldr	r5, [r0, #0]
 8028fd4:	601a      	str	r2, [r3, #0]
 8028fd6:	0649      	lsls	r1, r1, #25
 8028fd8:	d5f1      	bpl.n	8028fbe <_printf_i+0x8e>
 8028fda:	b22d      	sxth	r5, r5
 8028fdc:	e7ef      	b.n	8028fbe <_printf_i+0x8e>
 8028fde:	680d      	ldr	r5, [r1, #0]
 8028fe0:	6819      	ldr	r1, [r3, #0]
 8028fe2:	1d08      	adds	r0, r1, #4
 8028fe4:	6018      	str	r0, [r3, #0]
 8028fe6:	062e      	lsls	r6, r5, #24
 8028fe8:	d501      	bpl.n	8028fee <_printf_i+0xbe>
 8028fea:	680d      	ldr	r5, [r1, #0]
 8028fec:	e003      	b.n	8028ff6 <_printf_i+0xc6>
 8028fee:	066d      	lsls	r5, r5, #25
 8028ff0:	d5fb      	bpl.n	8028fea <_printf_i+0xba>
 8028ff2:	680d      	ldr	r5, [r1, #0]
 8028ff4:	b2ad      	uxth	r5, r5
 8028ff6:	4b54      	ldr	r3, [pc, #336]	; (8029148 <_printf_i+0x218>)
 8028ff8:	2708      	movs	r7, #8
 8028ffa:	9303      	str	r3, [sp, #12]
 8028ffc:	2a6f      	cmp	r2, #111	; 0x6f
 8028ffe:	d000      	beq.n	8029002 <_printf_i+0xd2>
 8029000:	3702      	adds	r7, #2
 8029002:	0023      	movs	r3, r4
 8029004:	2200      	movs	r2, #0
 8029006:	3343      	adds	r3, #67	; 0x43
 8029008:	701a      	strb	r2, [r3, #0]
 802900a:	6863      	ldr	r3, [r4, #4]
 802900c:	60a3      	str	r3, [r4, #8]
 802900e:	2b00      	cmp	r3, #0
 8029010:	db03      	blt.n	802901a <_printf_i+0xea>
 8029012:	2104      	movs	r1, #4
 8029014:	6822      	ldr	r2, [r4, #0]
 8029016:	438a      	bics	r2, r1
 8029018:	6022      	str	r2, [r4, #0]
 802901a:	2d00      	cmp	r5, #0
 802901c:	d102      	bne.n	8029024 <_printf_i+0xf4>
 802901e:	9e04      	ldr	r6, [sp, #16]
 8029020:	2b00      	cmp	r3, #0
 8029022:	d00c      	beq.n	802903e <_printf_i+0x10e>
 8029024:	9e04      	ldr	r6, [sp, #16]
 8029026:	0028      	movs	r0, r5
 8029028:	0039      	movs	r1, r7
 802902a:	f7dd f97b 	bl	8006324 <__aeabi_uidivmod>
 802902e:	9b03      	ldr	r3, [sp, #12]
 8029030:	3e01      	subs	r6, #1
 8029032:	5c5b      	ldrb	r3, [r3, r1]
 8029034:	7033      	strb	r3, [r6, #0]
 8029036:	002b      	movs	r3, r5
 8029038:	0005      	movs	r5, r0
 802903a:	429f      	cmp	r7, r3
 802903c:	d9f3      	bls.n	8029026 <_printf_i+0xf6>
 802903e:	2f08      	cmp	r7, #8
 8029040:	d109      	bne.n	8029056 <_printf_i+0x126>
 8029042:	6823      	ldr	r3, [r4, #0]
 8029044:	07db      	lsls	r3, r3, #31
 8029046:	d506      	bpl.n	8029056 <_printf_i+0x126>
 8029048:	6862      	ldr	r2, [r4, #4]
 802904a:	6923      	ldr	r3, [r4, #16]
 802904c:	429a      	cmp	r2, r3
 802904e:	dc02      	bgt.n	8029056 <_printf_i+0x126>
 8029050:	2330      	movs	r3, #48	; 0x30
 8029052:	3e01      	subs	r6, #1
 8029054:	7033      	strb	r3, [r6, #0]
 8029056:	9b04      	ldr	r3, [sp, #16]
 8029058:	1b9b      	subs	r3, r3, r6
 802905a:	6123      	str	r3, [r4, #16]
 802905c:	9b07      	ldr	r3, [sp, #28]
 802905e:	0021      	movs	r1, r4
 8029060:	9300      	str	r3, [sp, #0]
 8029062:	9805      	ldr	r0, [sp, #20]
 8029064:	9b06      	ldr	r3, [sp, #24]
 8029066:	aa09      	add	r2, sp, #36	; 0x24
 8029068:	f7ff fef2 	bl	8028e50 <_printf_common>
 802906c:	3001      	adds	r0, #1
 802906e:	d147      	bne.n	8029100 <_printf_i+0x1d0>
 8029070:	2001      	movs	r0, #1
 8029072:	4240      	negs	r0, r0
 8029074:	b00b      	add	sp, #44	; 0x2c
 8029076:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8029078:	2220      	movs	r2, #32
 802907a:	6809      	ldr	r1, [r1, #0]
 802907c:	430a      	orrs	r2, r1
 802907e:	6022      	str	r2, [r4, #0]
 8029080:	2278      	movs	r2, #120	; 0x78
 8029082:	4932      	ldr	r1, [pc, #200]	; (802914c <_printf_i+0x21c>)
 8029084:	9103      	str	r1, [sp, #12]
 8029086:	0021      	movs	r1, r4
 8029088:	3145      	adds	r1, #69	; 0x45
 802908a:	700a      	strb	r2, [r1, #0]
 802908c:	6819      	ldr	r1, [r3, #0]
 802908e:	6822      	ldr	r2, [r4, #0]
 8029090:	c920      	ldmia	r1!, {r5}
 8029092:	0610      	lsls	r0, r2, #24
 8029094:	d402      	bmi.n	802909c <_printf_i+0x16c>
 8029096:	0650      	lsls	r0, r2, #25
 8029098:	d500      	bpl.n	802909c <_printf_i+0x16c>
 802909a:	b2ad      	uxth	r5, r5
 802909c:	6019      	str	r1, [r3, #0]
 802909e:	07d3      	lsls	r3, r2, #31
 80290a0:	d502      	bpl.n	80290a8 <_printf_i+0x178>
 80290a2:	2320      	movs	r3, #32
 80290a4:	4313      	orrs	r3, r2
 80290a6:	6023      	str	r3, [r4, #0]
 80290a8:	2710      	movs	r7, #16
 80290aa:	2d00      	cmp	r5, #0
 80290ac:	d1a9      	bne.n	8029002 <_printf_i+0xd2>
 80290ae:	2220      	movs	r2, #32
 80290b0:	6823      	ldr	r3, [r4, #0]
 80290b2:	4393      	bics	r3, r2
 80290b4:	6023      	str	r3, [r4, #0]
 80290b6:	e7a4      	b.n	8029002 <_printf_i+0xd2>
 80290b8:	681a      	ldr	r2, [r3, #0]
 80290ba:	680d      	ldr	r5, [r1, #0]
 80290bc:	1d10      	adds	r0, r2, #4
 80290be:	6949      	ldr	r1, [r1, #20]
 80290c0:	6018      	str	r0, [r3, #0]
 80290c2:	6813      	ldr	r3, [r2, #0]
 80290c4:	062e      	lsls	r6, r5, #24
 80290c6:	d501      	bpl.n	80290cc <_printf_i+0x19c>
 80290c8:	6019      	str	r1, [r3, #0]
 80290ca:	e002      	b.n	80290d2 <_printf_i+0x1a2>
 80290cc:	066d      	lsls	r5, r5, #25
 80290ce:	d5fb      	bpl.n	80290c8 <_printf_i+0x198>
 80290d0:	8019      	strh	r1, [r3, #0]
 80290d2:	2300      	movs	r3, #0
 80290d4:	9e04      	ldr	r6, [sp, #16]
 80290d6:	6123      	str	r3, [r4, #16]
 80290d8:	e7c0      	b.n	802905c <_printf_i+0x12c>
 80290da:	681a      	ldr	r2, [r3, #0]
 80290dc:	1d11      	adds	r1, r2, #4
 80290de:	6019      	str	r1, [r3, #0]
 80290e0:	6816      	ldr	r6, [r2, #0]
 80290e2:	2100      	movs	r1, #0
 80290e4:	0030      	movs	r0, r6
 80290e6:	6862      	ldr	r2, [r4, #4]
 80290e8:	f000 f90b 	bl	8029302 <memchr>
 80290ec:	2800      	cmp	r0, #0
 80290ee:	d001      	beq.n	80290f4 <_printf_i+0x1c4>
 80290f0:	1b80      	subs	r0, r0, r6
 80290f2:	6060      	str	r0, [r4, #4]
 80290f4:	6863      	ldr	r3, [r4, #4]
 80290f6:	6123      	str	r3, [r4, #16]
 80290f8:	2300      	movs	r3, #0
 80290fa:	9a04      	ldr	r2, [sp, #16]
 80290fc:	7013      	strb	r3, [r2, #0]
 80290fe:	e7ad      	b.n	802905c <_printf_i+0x12c>
 8029100:	0032      	movs	r2, r6
 8029102:	6923      	ldr	r3, [r4, #16]
 8029104:	9906      	ldr	r1, [sp, #24]
 8029106:	9805      	ldr	r0, [sp, #20]
 8029108:	9d07      	ldr	r5, [sp, #28]
 802910a:	47a8      	blx	r5
 802910c:	3001      	adds	r0, #1
 802910e:	d0af      	beq.n	8029070 <_printf_i+0x140>
 8029110:	6823      	ldr	r3, [r4, #0]
 8029112:	079b      	lsls	r3, r3, #30
 8029114:	d415      	bmi.n	8029142 <_printf_i+0x212>
 8029116:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8029118:	68e0      	ldr	r0, [r4, #12]
 802911a:	4298      	cmp	r0, r3
 802911c:	daaa      	bge.n	8029074 <_printf_i+0x144>
 802911e:	0018      	movs	r0, r3
 8029120:	e7a8      	b.n	8029074 <_printf_i+0x144>
 8029122:	0022      	movs	r2, r4
 8029124:	2301      	movs	r3, #1
 8029126:	9906      	ldr	r1, [sp, #24]
 8029128:	9805      	ldr	r0, [sp, #20]
 802912a:	9e07      	ldr	r6, [sp, #28]
 802912c:	3219      	adds	r2, #25
 802912e:	47b0      	blx	r6
 8029130:	3001      	adds	r0, #1
 8029132:	d09d      	beq.n	8029070 <_printf_i+0x140>
 8029134:	3501      	adds	r5, #1
 8029136:	68e3      	ldr	r3, [r4, #12]
 8029138:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802913a:	1a9b      	subs	r3, r3, r2
 802913c:	42ab      	cmp	r3, r5
 802913e:	dcf0      	bgt.n	8029122 <_printf_i+0x1f2>
 8029140:	e7e9      	b.n	8029116 <_printf_i+0x1e6>
 8029142:	2500      	movs	r5, #0
 8029144:	e7f7      	b.n	8029136 <_printf_i+0x206>
 8029146:	46c0      	nop			; (mov r8, r8)
 8029148:	0802ba0e 	.word	0x0802ba0e
 802914c:	0802ba1f 	.word	0x0802ba1f

08029150 <__sflush_r>:
 8029150:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8029152:	898b      	ldrh	r3, [r1, #12]
 8029154:	0005      	movs	r5, r0
 8029156:	000c      	movs	r4, r1
 8029158:	071a      	lsls	r2, r3, #28
 802915a:	d45c      	bmi.n	8029216 <__sflush_r+0xc6>
 802915c:	684a      	ldr	r2, [r1, #4]
 802915e:	2a00      	cmp	r2, #0
 8029160:	dc04      	bgt.n	802916c <__sflush_r+0x1c>
 8029162:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8029164:	2a00      	cmp	r2, #0
 8029166:	dc01      	bgt.n	802916c <__sflush_r+0x1c>
 8029168:	2000      	movs	r0, #0
 802916a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 802916c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 802916e:	2f00      	cmp	r7, #0
 8029170:	d0fa      	beq.n	8029168 <__sflush_r+0x18>
 8029172:	2200      	movs	r2, #0
 8029174:	2080      	movs	r0, #128	; 0x80
 8029176:	682e      	ldr	r6, [r5, #0]
 8029178:	602a      	str	r2, [r5, #0]
 802917a:	001a      	movs	r2, r3
 802917c:	0140      	lsls	r0, r0, #5
 802917e:	6a21      	ldr	r1, [r4, #32]
 8029180:	4002      	ands	r2, r0
 8029182:	4203      	tst	r3, r0
 8029184:	d034      	beq.n	80291f0 <__sflush_r+0xa0>
 8029186:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8029188:	89a3      	ldrh	r3, [r4, #12]
 802918a:	075b      	lsls	r3, r3, #29
 802918c:	d506      	bpl.n	802919c <__sflush_r+0x4c>
 802918e:	6863      	ldr	r3, [r4, #4]
 8029190:	1ac0      	subs	r0, r0, r3
 8029192:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8029194:	2b00      	cmp	r3, #0
 8029196:	d001      	beq.n	802919c <__sflush_r+0x4c>
 8029198:	6c23      	ldr	r3, [r4, #64]	; 0x40
 802919a:	1ac0      	subs	r0, r0, r3
 802919c:	0002      	movs	r2, r0
 802919e:	2300      	movs	r3, #0
 80291a0:	0028      	movs	r0, r5
 80291a2:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80291a4:	6a21      	ldr	r1, [r4, #32]
 80291a6:	47b8      	blx	r7
 80291a8:	89a2      	ldrh	r2, [r4, #12]
 80291aa:	1c43      	adds	r3, r0, #1
 80291ac:	d106      	bne.n	80291bc <__sflush_r+0x6c>
 80291ae:	6829      	ldr	r1, [r5, #0]
 80291b0:	291d      	cmp	r1, #29
 80291b2:	d82c      	bhi.n	802920e <__sflush_r+0xbe>
 80291b4:	4b2a      	ldr	r3, [pc, #168]	; (8029260 <__sflush_r+0x110>)
 80291b6:	410b      	asrs	r3, r1
 80291b8:	07db      	lsls	r3, r3, #31
 80291ba:	d428      	bmi.n	802920e <__sflush_r+0xbe>
 80291bc:	2300      	movs	r3, #0
 80291be:	6063      	str	r3, [r4, #4]
 80291c0:	6923      	ldr	r3, [r4, #16]
 80291c2:	6023      	str	r3, [r4, #0]
 80291c4:	04d2      	lsls	r2, r2, #19
 80291c6:	d505      	bpl.n	80291d4 <__sflush_r+0x84>
 80291c8:	1c43      	adds	r3, r0, #1
 80291ca:	d102      	bne.n	80291d2 <__sflush_r+0x82>
 80291cc:	682b      	ldr	r3, [r5, #0]
 80291ce:	2b00      	cmp	r3, #0
 80291d0:	d100      	bne.n	80291d4 <__sflush_r+0x84>
 80291d2:	6560      	str	r0, [r4, #84]	; 0x54
 80291d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80291d6:	602e      	str	r6, [r5, #0]
 80291d8:	2900      	cmp	r1, #0
 80291da:	d0c5      	beq.n	8029168 <__sflush_r+0x18>
 80291dc:	0023      	movs	r3, r4
 80291de:	3344      	adds	r3, #68	; 0x44
 80291e0:	4299      	cmp	r1, r3
 80291e2:	d002      	beq.n	80291ea <__sflush_r+0x9a>
 80291e4:	0028      	movs	r0, r5
 80291e6:	f7fe fc51 	bl	8027a8c <_free_r>
 80291ea:	2000      	movs	r0, #0
 80291ec:	6360      	str	r0, [r4, #52]	; 0x34
 80291ee:	e7bc      	b.n	802916a <__sflush_r+0x1a>
 80291f0:	2301      	movs	r3, #1
 80291f2:	0028      	movs	r0, r5
 80291f4:	47b8      	blx	r7
 80291f6:	1c43      	adds	r3, r0, #1
 80291f8:	d1c6      	bne.n	8029188 <__sflush_r+0x38>
 80291fa:	682b      	ldr	r3, [r5, #0]
 80291fc:	2b00      	cmp	r3, #0
 80291fe:	d0c3      	beq.n	8029188 <__sflush_r+0x38>
 8029200:	2b1d      	cmp	r3, #29
 8029202:	d001      	beq.n	8029208 <__sflush_r+0xb8>
 8029204:	2b16      	cmp	r3, #22
 8029206:	d101      	bne.n	802920c <__sflush_r+0xbc>
 8029208:	602e      	str	r6, [r5, #0]
 802920a:	e7ad      	b.n	8029168 <__sflush_r+0x18>
 802920c:	89a2      	ldrh	r2, [r4, #12]
 802920e:	2340      	movs	r3, #64	; 0x40
 8029210:	4313      	orrs	r3, r2
 8029212:	81a3      	strh	r3, [r4, #12]
 8029214:	e7a9      	b.n	802916a <__sflush_r+0x1a>
 8029216:	690e      	ldr	r6, [r1, #16]
 8029218:	2e00      	cmp	r6, #0
 802921a:	d0a5      	beq.n	8029168 <__sflush_r+0x18>
 802921c:	680f      	ldr	r7, [r1, #0]
 802921e:	600e      	str	r6, [r1, #0]
 8029220:	1bba      	subs	r2, r7, r6
 8029222:	9201      	str	r2, [sp, #4]
 8029224:	2200      	movs	r2, #0
 8029226:	079b      	lsls	r3, r3, #30
 8029228:	d100      	bne.n	802922c <__sflush_r+0xdc>
 802922a:	694a      	ldr	r2, [r1, #20]
 802922c:	60a2      	str	r2, [r4, #8]
 802922e:	9b01      	ldr	r3, [sp, #4]
 8029230:	2b00      	cmp	r3, #0
 8029232:	dd99      	ble.n	8029168 <__sflush_r+0x18>
 8029234:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8029236:	0032      	movs	r2, r6
 8029238:	001f      	movs	r7, r3
 802923a:	0028      	movs	r0, r5
 802923c:	9b01      	ldr	r3, [sp, #4]
 802923e:	6a21      	ldr	r1, [r4, #32]
 8029240:	47b8      	blx	r7
 8029242:	2800      	cmp	r0, #0
 8029244:	dc06      	bgt.n	8029254 <__sflush_r+0x104>
 8029246:	2340      	movs	r3, #64	; 0x40
 8029248:	2001      	movs	r0, #1
 802924a:	89a2      	ldrh	r2, [r4, #12]
 802924c:	4240      	negs	r0, r0
 802924e:	4313      	orrs	r3, r2
 8029250:	81a3      	strh	r3, [r4, #12]
 8029252:	e78a      	b.n	802916a <__sflush_r+0x1a>
 8029254:	9b01      	ldr	r3, [sp, #4]
 8029256:	1836      	adds	r6, r6, r0
 8029258:	1a1b      	subs	r3, r3, r0
 802925a:	9301      	str	r3, [sp, #4]
 802925c:	e7e7      	b.n	802922e <__sflush_r+0xde>
 802925e:	46c0      	nop			; (mov r8, r8)
 8029260:	dfbffffe 	.word	0xdfbffffe

08029264 <_fflush_r>:
 8029264:	690b      	ldr	r3, [r1, #16]
 8029266:	b570      	push	{r4, r5, r6, lr}
 8029268:	0005      	movs	r5, r0
 802926a:	000c      	movs	r4, r1
 802926c:	2b00      	cmp	r3, #0
 802926e:	d102      	bne.n	8029276 <_fflush_r+0x12>
 8029270:	2500      	movs	r5, #0
 8029272:	0028      	movs	r0, r5
 8029274:	bd70      	pop	{r4, r5, r6, pc}
 8029276:	2800      	cmp	r0, #0
 8029278:	d004      	beq.n	8029284 <_fflush_r+0x20>
 802927a:	6a03      	ldr	r3, [r0, #32]
 802927c:	2b00      	cmp	r3, #0
 802927e:	d101      	bne.n	8029284 <_fflush_r+0x20>
 8029280:	f7fe f96a 	bl	8027558 <__sinit>
 8029284:	220c      	movs	r2, #12
 8029286:	5ea3      	ldrsh	r3, [r4, r2]
 8029288:	2b00      	cmp	r3, #0
 802928a:	d0f1      	beq.n	8029270 <_fflush_r+0xc>
 802928c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 802928e:	07d2      	lsls	r2, r2, #31
 8029290:	d404      	bmi.n	802929c <_fflush_r+0x38>
 8029292:	059b      	lsls	r3, r3, #22
 8029294:	d402      	bmi.n	802929c <_fflush_r+0x38>
 8029296:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8029298:	f7fe fbb9 	bl	8027a0e <__retarget_lock_acquire_recursive>
 802929c:	0028      	movs	r0, r5
 802929e:	0021      	movs	r1, r4
 80292a0:	f7ff ff56 	bl	8029150 <__sflush_r>
 80292a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80292a6:	0005      	movs	r5, r0
 80292a8:	07db      	lsls	r3, r3, #31
 80292aa:	d4e2      	bmi.n	8029272 <_fflush_r+0xe>
 80292ac:	89a3      	ldrh	r3, [r4, #12]
 80292ae:	059b      	lsls	r3, r3, #22
 80292b0:	d4df      	bmi.n	8029272 <_fflush_r+0xe>
 80292b2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80292b4:	f7fe fbac 	bl	8027a10 <__retarget_lock_release_recursive>
 80292b8:	e7db      	b.n	8029272 <_fflush_r+0xe>
	...

080292bc <fiprintf>:
 80292bc:	b40e      	push	{r1, r2, r3}
 80292be:	b517      	push	{r0, r1, r2, r4, lr}
 80292c0:	4c05      	ldr	r4, [pc, #20]	; (80292d8 <fiprintf+0x1c>)
 80292c2:	ab05      	add	r3, sp, #20
 80292c4:	cb04      	ldmia	r3!, {r2}
 80292c6:	0001      	movs	r1, r0
 80292c8:	6820      	ldr	r0, [r4, #0]
 80292ca:	9301      	str	r3, [sp, #4]
 80292cc:	f000 f8ae 	bl	802942c <_vfiprintf_r>
 80292d0:	bc1e      	pop	{r1, r2, r3, r4}
 80292d2:	bc08      	pop	{r3}
 80292d4:	b003      	add	sp, #12
 80292d6:	4718      	bx	r3
 80292d8:	20000478 	.word	0x20000478

080292dc <memmove>:
 80292dc:	b510      	push	{r4, lr}
 80292de:	4288      	cmp	r0, r1
 80292e0:	d902      	bls.n	80292e8 <memmove+0xc>
 80292e2:	188b      	adds	r3, r1, r2
 80292e4:	4298      	cmp	r0, r3
 80292e6:	d303      	bcc.n	80292f0 <memmove+0x14>
 80292e8:	2300      	movs	r3, #0
 80292ea:	e007      	b.n	80292fc <memmove+0x20>
 80292ec:	5c8b      	ldrb	r3, [r1, r2]
 80292ee:	5483      	strb	r3, [r0, r2]
 80292f0:	3a01      	subs	r2, #1
 80292f2:	d2fb      	bcs.n	80292ec <memmove+0x10>
 80292f4:	bd10      	pop	{r4, pc}
 80292f6:	5ccc      	ldrb	r4, [r1, r3]
 80292f8:	54c4      	strb	r4, [r0, r3]
 80292fa:	3301      	adds	r3, #1
 80292fc:	429a      	cmp	r2, r3
 80292fe:	d1fa      	bne.n	80292f6 <memmove+0x1a>
 8029300:	e7f8      	b.n	80292f4 <memmove+0x18>

08029302 <memchr>:
 8029302:	b2c9      	uxtb	r1, r1
 8029304:	1882      	adds	r2, r0, r2
 8029306:	4290      	cmp	r0, r2
 8029308:	d101      	bne.n	802930e <memchr+0xc>
 802930a:	2000      	movs	r0, #0
 802930c:	4770      	bx	lr
 802930e:	7803      	ldrb	r3, [r0, #0]
 8029310:	428b      	cmp	r3, r1
 8029312:	d0fb      	beq.n	802930c <memchr+0xa>
 8029314:	3001      	adds	r0, #1
 8029316:	e7f6      	b.n	8029306 <memchr+0x4>

08029318 <abort>:
 8029318:	2006      	movs	r0, #6
 802931a:	b510      	push	{r4, lr}
 802931c:	f000 fa72 	bl	8029804 <raise>
 8029320:	2001      	movs	r0, #1
 8029322:	f7e2 ff04 	bl	800c12e <_exit>

08029326 <_calloc_r>:
 8029326:	b570      	push	{r4, r5, r6, lr}
 8029328:	0c0b      	lsrs	r3, r1, #16
 802932a:	0c15      	lsrs	r5, r2, #16
 802932c:	2b00      	cmp	r3, #0
 802932e:	d11e      	bne.n	802936e <_calloc_r+0x48>
 8029330:	2d00      	cmp	r5, #0
 8029332:	d10c      	bne.n	802934e <_calloc_r+0x28>
 8029334:	b289      	uxth	r1, r1
 8029336:	b294      	uxth	r4, r2
 8029338:	434c      	muls	r4, r1
 802933a:	0021      	movs	r1, r4
 802933c:	f7fd f9ba 	bl	80266b4 <_malloc_r>
 8029340:	1e05      	subs	r5, r0, #0
 8029342:	d01b      	beq.n	802937c <_calloc_r+0x56>
 8029344:	0022      	movs	r2, r4
 8029346:	2100      	movs	r1, #0
 8029348:	f7fe f9da 	bl	8027700 <memset>
 802934c:	e016      	b.n	802937c <_calloc_r+0x56>
 802934e:	1c2b      	adds	r3, r5, #0
 8029350:	1c0c      	adds	r4, r1, #0
 8029352:	b289      	uxth	r1, r1
 8029354:	b292      	uxth	r2, r2
 8029356:	434a      	muls	r2, r1
 8029358:	b2a1      	uxth	r1, r4
 802935a:	b29c      	uxth	r4, r3
 802935c:	434c      	muls	r4, r1
 802935e:	0c13      	lsrs	r3, r2, #16
 8029360:	18e4      	adds	r4, r4, r3
 8029362:	0c23      	lsrs	r3, r4, #16
 8029364:	d107      	bne.n	8029376 <_calloc_r+0x50>
 8029366:	0424      	lsls	r4, r4, #16
 8029368:	b292      	uxth	r2, r2
 802936a:	4314      	orrs	r4, r2
 802936c:	e7e5      	b.n	802933a <_calloc_r+0x14>
 802936e:	2d00      	cmp	r5, #0
 8029370:	d101      	bne.n	8029376 <_calloc_r+0x50>
 8029372:	1c14      	adds	r4, r2, #0
 8029374:	e7ed      	b.n	8029352 <_calloc_r+0x2c>
 8029376:	230c      	movs	r3, #12
 8029378:	2500      	movs	r5, #0
 802937a:	6003      	str	r3, [r0, #0]
 802937c:	0028      	movs	r0, r5
 802937e:	bd70      	pop	{r4, r5, r6, pc}

08029380 <_realloc_r>:
 8029380:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8029382:	0007      	movs	r7, r0
 8029384:	000e      	movs	r6, r1
 8029386:	0014      	movs	r4, r2
 8029388:	2900      	cmp	r1, #0
 802938a:	d105      	bne.n	8029398 <_realloc_r+0x18>
 802938c:	0011      	movs	r1, r2
 802938e:	f7fd f991 	bl	80266b4 <_malloc_r>
 8029392:	0005      	movs	r5, r0
 8029394:	0028      	movs	r0, r5
 8029396:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8029398:	2a00      	cmp	r2, #0
 802939a:	d103      	bne.n	80293a4 <_realloc_r+0x24>
 802939c:	f7fe fb76 	bl	8027a8c <_free_r>
 80293a0:	0025      	movs	r5, r4
 80293a2:	e7f7      	b.n	8029394 <_realloc_r+0x14>
 80293a4:	f000 fa4e 	bl	8029844 <_malloc_usable_size_r>
 80293a8:	9001      	str	r0, [sp, #4]
 80293aa:	4284      	cmp	r4, r0
 80293ac:	d803      	bhi.n	80293b6 <_realloc_r+0x36>
 80293ae:	0035      	movs	r5, r6
 80293b0:	0843      	lsrs	r3, r0, #1
 80293b2:	42a3      	cmp	r3, r4
 80293b4:	d3ee      	bcc.n	8029394 <_realloc_r+0x14>
 80293b6:	0021      	movs	r1, r4
 80293b8:	0038      	movs	r0, r7
 80293ba:	f7fd f97b 	bl	80266b4 <_malloc_r>
 80293be:	1e05      	subs	r5, r0, #0
 80293c0:	d0e8      	beq.n	8029394 <_realloc_r+0x14>
 80293c2:	9b01      	ldr	r3, [sp, #4]
 80293c4:	0022      	movs	r2, r4
 80293c6:	429c      	cmp	r4, r3
 80293c8:	d900      	bls.n	80293cc <_realloc_r+0x4c>
 80293ca:	001a      	movs	r2, r3
 80293cc:	0031      	movs	r1, r6
 80293ce:	0028      	movs	r0, r5
 80293d0:	f7fe fb2f 	bl	8027a32 <memcpy>
 80293d4:	0031      	movs	r1, r6
 80293d6:	0038      	movs	r0, r7
 80293d8:	f7fe fb58 	bl	8027a8c <_free_r>
 80293dc:	e7da      	b.n	8029394 <_realloc_r+0x14>

080293de <__sfputc_r>:
 80293de:	6893      	ldr	r3, [r2, #8]
 80293e0:	b510      	push	{r4, lr}
 80293e2:	3b01      	subs	r3, #1
 80293e4:	6093      	str	r3, [r2, #8]
 80293e6:	2b00      	cmp	r3, #0
 80293e8:	da04      	bge.n	80293f4 <__sfputc_r+0x16>
 80293ea:	6994      	ldr	r4, [r2, #24]
 80293ec:	42a3      	cmp	r3, r4
 80293ee:	db07      	blt.n	8029400 <__sfputc_r+0x22>
 80293f0:	290a      	cmp	r1, #10
 80293f2:	d005      	beq.n	8029400 <__sfputc_r+0x22>
 80293f4:	6813      	ldr	r3, [r2, #0]
 80293f6:	1c58      	adds	r0, r3, #1
 80293f8:	6010      	str	r0, [r2, #0]
 80293fa:	7019      	strb	r1, [r3, #0]
 80293fc:	0008      	movs	r0, r1
 80293fe:	bd10      	pop	{r4, pc}
 8029400:	f000 f930 	bl	8029664 <__swbuf_r>
 8029404:	0001      	movs	r1, r0
 8029406:	e7f9      	b.n	80293fc <__sfputc_r+0x1e>

08029408 <__sfputs_r>:
 8029408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802940a:	0006      	movs	r6, r0
 802940c:	000f      	movs	r7, r1
 802940e:	0014      	movs	r4, r2
 8029410:	18d5      	adds	r5, r2, r3
 8029412:	42ac      	cmp	r4, r5
 8029414:	d101      	bne.n	802941a <__sfputs_r+0x12>
 8029416:	2000      	movs	r0, #0
 8029418:	e007      	b.n	802942a <__sfputs_r+0x22>
 802941a:	7821      	ldrb	r1, [r4, #0]
 802941c:	003a      	movs	r2, r7
 802941e:	0030      	movs	r0, r6
 8029420:	f7ff ffdd 	bl	80293de <__sfputc_r>
 8029424:	3401      	adds	r4, #1
 8029426:	1c43      	adds	r3, r0, #1
 8029428:	d1f3      	bne.n	8029412 <__sfputs_r+0xa>
 802942a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0802942c <_vfiprintf_r>:
 802942c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802942e:	b0a1      	sub	sp, #132	; 0x84
 8029430:	000f      	movs	r7, r1
 8029432:	0015      	movs	r5, r2
 8029434:	001e      	movs	r6, r3
 8029436:	9003      	str	r0, [sp, #12]
 8029438:	2800      	cmp	r0, #0
 802943a:	d004      	beq.n	8029446 <_vfiprintf_r+0x1a>
 802943c:	6a03      	ldr	r3, [r0, #32]
 802943e:	2b00      	cmp	r3, #0
 8029440:	d101      	bne.n	8029446 <_vfiprintf_r+0x1a>
 8029442:	f7fe f889 	bl	8027558 <__sinit>
 8029446:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8029448:	07db      	lsls	r3, r3, #31
 802944a:	d405      	bmi.n	8029458 <_vfiprintf_r+0x2c>
 802944c:	89bb      	ldrh	r3, [r7, #12]
 802944e:	059b      	lsls	r3, r3, #22
 8029450:	d402      	bmi.n	8029458 <_vfiprintf_r+0x2c>
 8029452:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8029454:	f7fe fadb 	bl	8027a0e <__retarget_lock_acquire_recursive>
 8029458:	89bb      	ldrh	r3, [r7, #12]
 802945a:	071b      	lsls	r3, r3, #28
 802945c:	d502      	bpl.n	8029464 <_vfiprintf_r+0x38>
 802945e:	693b      	ldr	r3, [r7, #16]
 8029460:	2b00      	cmp	r3, #0
 8029462:	d113      	bne.n	802948c <_vfiprintf_r+0x60>
 8029464:	0039      	movs	r1, r7
 8029466:	9803      	ldr	r0, [sp, #12]
 8029468:	f000 f93e 	bl	80296e8 <__swsetup_r>
 802946c:	2800      	cmp	r0, #0
 802946e:	d00d      	beq.n	802948c <_vfiprintf_r+0x60>
 8029470:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8029472:	07db      	lsls	r3, r3, #31
 8029474:	d503      	bpl.n	802947e <_vfiprintf_r+0x52>
 8029476:	2001      	movs	r0, #1
 8029478:	4240      	negs	r0, r0
 802947a:	b021      	add	sp, #132	; 0x84
 802947c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802947e:	89bb      	ldrh	r3, [r7, #12]
 8029480:	059b      	lsls	r3, r3, #22
 8029482:	d4f8      	bmi.n	8029476 <_vfiprintf_r+0x4a>
 8029484:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8029486:	f7fe fac3 	bl	8027a10 <__retarget_lock_release_recursive>
 802948a:	e7f4      	b.n	8029476 <_vfiprintf_r+0x4a>
 802948c:	2300      	movs	r3, #0
 802948e:	ac08      	add	r4, sp, #32
 8029490:	6163      	str	r3, [r4, #20]
 8029492:	3320      	adds	r3, #32
 8029494:	7663      	strb	r3, [r4, #25]
 8029496:	3310      	adds	r3, #16
 8029498:	76a3      	strb	r3, [r4, #26]
 802949a:	9607      	str	r6, [sp, #28]
 802949c:	002e      	movs	r6, r5
 802949e:	7833      	ldrb	r3, [r6, #0]
 80294a0:	2b00      	cmp	r3, #0
 80294a2:	d001      	beq.n	80294a8 <_vfiprintf_r+0x7c>
 80294a4:	2b25      	cmp	r3, #37	; 0x25
 80294a6:	d148      	bne.n	802953a <_vfiprintf_r+0x10e>
 80294a8:	1b73      	subs	r3, r6, r5
 80294aa:	9305      	str	r3, [sp, #20]
 80294ac:	42ae      	cmp	r6, r5
 80294ae:	d00b      	beq.n	80294c8 <_vfiprintf_r+0x9c>
 80294b0:	002a      	movs	r2, r5
 80294b2:	0039      	movs	r1, r7
 80294b4:	9803      	ldr	r0, [sp, #12]
 80294b6:	f7ff ffa7 	bl	8029408 <__sfputs_r>
 80294ba:	3001      	adds	r0, #1
 80294bc:	d100      	bne.n	80294c0 <_vfiprintf_r+0x94>
 80294be:	e0af      	b.n	8029620 <_vfiprintf_r+0x1f4>
 80294c0:	6963      	ldr	r3, [r4, #20]
 80294c2:	9a05      	ldr	r2, [sp, #20]
 80294c4:	189b      	adds	r3, r3, r2
 80294c6:	6163      	str	r3, [r4, #20]
 80294c8:	7833      	ldrb	r3, [r6, #0]
 80294ca:	2b00      	cmp	r3, #0
 80294cc:	d100      	bne.n	80294d0 <_vfiprintf_r+0xa4>
 80294ce:	e0a7      	b.n	8029620 <_vfiprintf_r+0x1f4>
 80294d0:	2201      	movs	r2, #1
 80294d2:	2300      	movs	r3, #0
 80294d4:	4252      	negs	r2, r2
 80294d6:	6062      	str	r2, [r4, #4]
 80294d8:	a904      	add	r1, sp, #16
 80294da:	3254      	adds	r2, #84	; 0x54
 80294dc:	1852      	adds	r2, r2, r1
 80294de:	1c75      	adds	r5, r6, #1
 80294e0:	6023      	str	r3, [r4, #0]
 80294e2:	60e3      	str	r3, [r4, #12]
 80294e4:	60a3      	str	r3, [r4, #8]
 80294e6:	7013      	strb	r3, [r2, #0]
 80294e8:	65a3      	str	r3, [r4, #88]	; 0x58
 80294ea:	4b59      	ldr	r3, [pc, #356]	; (8029650 <_vfiprintf_r+0x224>)
 80294ec:	2205      	movs	r2, #5
 80294ee:	0018      	movs	r0, r3
 80294f0:	7829      	ldrb	r1, [r5, #0]
 80294f2:	9305      	str	r3, [sp, #20]
 80294f4:	f7ff ff05 	bl	8029302 <memchr>
 80294f8:	1c6e      	adds	r6, r5, #1
 80294fa:	2800      	cmp	r0, #0
 80294fc:	d11f      	bne.n	802953e <_vfiprintf_r+0x112>
 80294fe:	6822      	ldr	r2, [r4, #0]
 8029500:	06d3      	lsls	r3, r2, #27
 8029502:	d504      	bpl.n	802950e <_vfiprintf_r+0xe2>
 8029504:	2353      	movs	r3, #83	; 0x53
 8029506:	a904      	add	r1, sp, #16
 8029508:	185b      	adds	r3, r3, r1
 802950a:	2120      	movs	r1, #32
 802950c:	7019      	strb	r1, [r3, #0]
 802950e:	0713      	lsls	r3, r2, #28
 8029510:	d504      	bpl.n	802951c <_vfiprintf_r+0xf0>
 8029512:	2353      	movs	r3, #83	; 0x53
 8029514:	a904      	add	r1, sp, #16
 8029516:	185b      	adds	r3, r3, r1
 8029518:	212b      	movs	r1, #43	; 0x2b
 802951a:	7019      	strb	r1, [r3, #0]
 802951c:	782b      	ldrb	r3, [r5, #0]
 802951e:	2b2a      	cmp	r3, #42	; 0x2a
 8029520:	d016      	beq.n	8029550 <_vfiprintf_r+0x124>
 8029522:	002e      	movs	r6, r5
 8029524:	2100      	movs	r1, #0
 8029526:	200a      	movs	r0, #10
 8029528:	68e3      	ldr	r3, [r4, #12]
 802952a:	7832      	ldrb	r2, [r6, #0]
 802952c:	1c75      	adds	r5, r6, #1
 802952e:	3a30      	subs	r2, #48	; 0x30
 8029530:	2a09      	cmp	r2, #9
 8029532:	d94e      	bls.n	80295d2 <_vfiprintf_r+0x1a6>
 8029534:	2900      	cmp	r1, #0
 8029536:	d111      	bne.n	802955c <_vfiprintf_r+0x130>
 8029538:	e017      	b.n	802956a <_vfiprintf_r+0x13e>
 802953a:	3601      	adds	r6, #1
 802953c:	e7af      	b.n	802949e <_vfiprintf_r+0x72>
 802953e:	9b05      	ldr	r3, [sp, #20]
 8029540:	6822      	ldr	r2, [r4, #0]
 8029542:	1ac0      	subs	r0, r0, r3
 8029544:	2301      	movs	r3, #1
 8029546:	4083      	lsls	r3, r0
 8029548:	4313      	orrs	r3, r2
 802954a:	0035      	movs	r5, r6
 802954c:	6023      	str	r3, [r4, #0]
 802954e:	e7cc      	b.n	80294ea <_vfiprintf_r+0xbe>
 8029550:	9b07      	ldr	r3, [sp, #28]
 8029552:	1d19      	adds	r1, r3, #4
 8029554:	681b      	ldr	r3, [r3, #0]
 8029556:	9107      	str	r1, [sp, #28]
 8029558:	2b00      	cmp	r3, #0
 802955a:	db01      	blt.n	8029560 <_vfiprintf_r+0x134>
 802955c:	930b      	str	r3, [sp, #44]	; 0x2c
 802955e:	e004      	b.n	802956a <_vfiprintf_r+0x13e>
 8029560:	425b      	negs	r3, r3
 8029562:	60e3      	str	r3, [r4, #12]
 8029564:	2302      	movs	r3, #2
 8029566:	4313      	orrs	r3, r2
 8029568:	6023      	str	r3, [r4, #0]
 802956a:	7833      	ldrb	r3, [r6, #0]
 802956c:	2b2e      	cmp	r3, #46	; 0x2e
 802956e:	d10a      	bne.n	8029586 <_vfiprintf_r+0x15a>
 8029570:	7873      	ldrb	r3, [r6, #1]
 8029572:	2b2a      	cmp	r3, #42	; 0x2a
 8029574:	d135      	bne.n	80295e2 <_vfiprintf_r+0x1b6>
 8029576:	9b07      	ldr	r3, [sp, #28]
 8029578:	3602      	adds	r6, #2
 802957a:	1d1a      	adds	r2, r3, #4
 802957c:	681b      	ldr	r3, [r3, #0]
 802957e:	9207      	str	r2, [sp, #28]
 8029580:	2b00      	cmp	r3, #0
 8029582:	db2b      	blt.n	80295dc <_vfiprintf_r+0x1b0>
 8029584:	9309      	str	r3, [sp, #36]	; 0x24
 8029586:	4d33      	ldr	r5, [pc, #204]	; (8029654 <_vfiprintf_r+0x228>)
 8029588:	2203      	movs	r2, #3
 802958a:	0028      	movs	r0, r5
 802958c:	7831      	ldrb	r1, [r6, #0]
 802958e:	f7ff feb8 	bl	8029302 <memchr>
 8029592:	2800      	cmp	r0, #0
 8029594:	d006      	beq.n	80295a4 <_vfiprintf_r+0x178>
 8029596:	2340      	movs	r3, #64	; 0x40
 8029598:	1b40      	subs	r0, r0, r5
 802959a:	4083      	lsls	r3, r0
 802959c:	6822      	ldr	r2, [r4, #0]
 802959e:	3601      	adds	r6, #1
 80295a0:	4313      	orrs	r3, r2
 80295a2:	6023      	str	r3, [r4, #0]
 80295a4:	7831      	ldrb	r1, [r6, #0]
 80295a6:	2206      	movs	r2, #6
 80295a8:	482b      	ldr	r0, [pc, #172]	; (8029658 <_vfiprintf_r+0x22c>)
 80295aa:	1c75      	adds	r5, r6, #1
 80295ac:	7621      	strb	r1, [r4, #24]
 80295ae:	f7ff fea8 	bl	8029302 <memchr>
 80295b2:	2800      	cmp	r0, #0
 80295b4:	d043      	beq.n	802963e <_vfiprintf_r+0x212>
 80295b6:	4b29      	ldr	r3, [pc, #164]	; (802965c <_vfiprintf_r+0x230>)
 80295b8:	2b00      	cmp	r3, #0
 80295ba:	d125      	bne.n	8029608 <_vfiprintf_r+0x1dc>
 80295bc:	2207      	movs	r2, #7
 80295be:	9b07      	ldr	r3, [sp, #28]
 80295c0:	3307      	adds	r3, #7
 80295c2:	4393      	bics	r3, r2
 80295c4:	3308      	adds	r3, #8
 80295c6:	9307      	str	r3, [sp, #28]
 80295c8:	6963      	ldr	r3, [r4, #20]
 80295ca:	9a04      	ldr	r2, [sp, #16]
 80295cc:	189b      	adds	r3, r3, r2
 80295ce:	6163      	str	r3, [r4, #20]
 80295d0:	e764      	b.n	802949c <_vfiprintf_r+0x70>
 80295d2:	4343      	muls	r3, r0
 80295d4:	002e      	movs	r6, r5
 80295d6:	2101      	movs	r1, #1
 80295d8:	189b      	adds	r3, r3, r2
 80295da:	e7a6      	b.n	802952a <_vfiprintf_r+0xfe>
 80295dc:	2301      	movs	r3, #1
 80295de:	425b      	negs	r3, r3
 80295e0:	e7d0      	b.n	8029584 <_vfiprintf_r+0x158>
 80295e2:	2300      	movs	r3, #0
 80295e4:	200a      	movs	r0, #10
 80295e6:	001a      	movs	r2, r3
 80295e8:	3601      	adds	r6, #1
 80295ea:	6063      	str	r3, [r4, #4]
 80295ec:	7831      	ldrb	r1, [r6, #0]
 80295ee:	1c75      	adds	r5, r6, #1
 80295f0:	3930      	subs	r1, #48	; 0x30
 80295f2:	2909      	cmp	r1, #9
 80295f4:	d903      	bls.n	80295fe <_vfiprintf_r+0x1d2>
 80295f6:	2b00      	cmp	r3, #0
 80295f8:	d0c5      	beq.n	8029586 <_vfiprintf_r+0x15a>
 80295fa:	9209      	str	r2, [sp, #36]	; 0x24
 80295fc:	e7c3      	b.n	8029586 <_vfiprintf_r+0x15a>
 80295fe:	4342      	muls	r2, r0
 8029600:	002e      	movs	r6, r5
 8029602:	2301      	movs	r3, #1
 8029604:	1852      	adds	r2, r2, r1
 8029606:	e7f1      	b.n	80295ec <_vfiprintf_r+0x1c0>
 8029608:	aa07      	add	r2, sp, #28
 802960a:	9200      	str	r2, [sp, #0]
 802960c:	0021      	movs	r1, r4
 802960e:	003a      	movs	r2, r7
 8029610:	4b13      	ldr	r3, [pc, #76]	; (8029660 <_vfiprintf_r+0x234>)
 8029612:	9803      	ldr	r0, [sp, #12]
 8029614:	e000      	b.n	8029618 <_vfiprintf_r+0x1ec>
 8029616:	bf00      	nop
 8029618:	9004      	str	r0, [sp, #16]
 802961a:	9b04      	ldr	r3, [sp, #16]
 802961c:	3301      	adds	r3, #1
 802961e:	d1d3      	bne.n	80295c8 <_vfiprintf_r+0x19c>
 8029620:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8029622:	07db      	lsls	r3, r3, #31
 8029624:	d405      	bmi.n	8029632 <_vfiprintf_r+0x206>
 8029626:	89bb      	ldrh	r3, [r7, #12]
 8029628:	059b      	lsls	r3, r3, #22
 802962a:	d402      	bmi.n	8029632 <_vfiprintf_r+0x206>
 802962c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 802962e:	f7fe f9ef 	bl	8027a10 <__retarget_lock_release_recursive>
 8029632:	89bb      	ldrh	r3, [r7, #12]
 8029634:	065b      	lsls	r3, r3, #25
 8029636:	d500      	bpl.n	802963a <_vfiprintf_r+0x20e>
 8029638:	e71d      	b.n	8029476 <_vfiprintf_r+0x4a>
 802963a:	980d      	ldr	r0, [sp, #52]	; 0x34
 802963c:	e71d      	b.n	802947a <_vfiprintf_r+0x4e>
 802963e:	aa07      	add	r2, sp, #28
 8029640:	9200      	str	r2, [sp, #0]
 8029642:	0021      	movs	r1, r4
 8029644:	003a      	movs	r2, r7
 8029646:	4b06      	ldr	r3, [pc, #24]	; (8029660 <_vfiprintf_r+0x234>)
 8029648:	9803      	ldr	r0, [sp, #12]
 802964a:	f7ff fc71 	bl	8028f30 <_printf_i>
 802964e:	e7e3      	b.n	8029618 <_vfiprintf_r+0x1ec>
 8029650:	0802b9fd 	.word	0x0802b9fd
 8029654:	0802ba03 	.word	0x0802ba03
 8029658:	0802ba07 	.word	0x0802ba07
 802965c:	00000000 	.word	0x00000000
 8029660:	08029409 	.word	0x08029409

08029664 <__swbuf_r>:
 8029664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8029666:	0006      	movs	r6, r0
 8029668:	000d      	movs	r5, r1
 802966a:	0014      	movs	r4, r2
 802966c:	2800      	cmp	r0, #0
 802966e:	d004      	beq.n	802967a <__swbuf_r+0x16>
 8029670:	6a03      	ldr	r3, [r0, #32]
 8029672:	2b00      	cmp	r3, #0
 8029674:	d101      	bne.n	802967a <__swbuf_r+0x16>
 8029676:	f7fd ff6f 	bl	8027558 <__sinit>
 802967a:	69a3      	ldr	r3, [r4, #24]
 802967c:	60a3      	str	r3, [r4, #8]
 802967e:	89a3      	ldrh	r3, [r4, #12]
 8029680:	071b      	lsls	r3, r3, #28
 8029682:	d528      	bpl.n	80296d6 <__swbuf_r+0x72>
 8029684:	6923      	ldr	r3, [r4, #16]
 8029686:	2b00      	cmp	r3, #0
 8029688:	d025      	beq.n	80296d6 <__swbuf_r+0x72>
 802968a:	6923      	ldr	r3, [r4, #16]
 802968c:	6820      	ldr	r0, [r4, #0]
 802968e:	b2ef      	uxtb	r7, r5
 8029690:	1ac0      	subs	r0, r0, r3
 8029692:	6963      	ldr	r3, [r4, #20]
 8029694:	b2ed      	uxtb	r5, r5
 8029696:	4283      	cmp	r3, r0
 8029698:	dc05      	bgt.n	80296a6 <__swbuf_r+0x42>
 802969a:	0021      	movs	r1, r4
 802969c:	0030      	movs	r0, r6
 802969e:	f7ff fde1 	bl	8029264 <_fflush_r>
 80296a2:	2800      	cmp	r0, #0
 80296a4:	d11d      	bne.n	80296e2 <__swbuf_r+0x7e>
 80296a6:	68a3      	ldr	r3, [r4, #8]
 80296a8:	3001      	adds	r0, #1
 80296aa:	3b01      	subs	r3, #1
 80296ac:	60a3      	str	r3, [r4, #8]
 80296ae:	6823      	ldr	r3, [r4, #0]
 80296b0:	1c5a      	adds	r2, r3, #1
 80296b2:	6022      	str	r2, [r4, #0]
 80296b4:	701f      	strb	r7, [r3, #0]
 80296b6:	6963      	ldr	r3, [r4, #20]
 80296b8:	4283      	cmp	r3, r0
 80296ba:	d004      	beq.n	80296c6 <__swbuf_r+0x62>
 80296bc:	89a3      	ldrh	r3, [r4, #12]
 80296be:	07db      	lsls	r3, r3, #31
 80296c0:	d507      	bpl.n	80296d2 <__swbuf_r+0x6e>
 80296c2:	2d0a      	cmp	r5, #10
 80296c4:	d105      	bne.n	80296d2 <__swbuf_r+0x6e>
 80296c6:	0021      	movs	r1, r4
 80296c8:	0030      	movs	r0, r6
 80296ca:	f7ff fdcb 	bl	8029264 <_fflush_r>
 80296ce:	2800      	cmp	r0, #0
 80296d0:	d107      	bne.n	80296e2 <__swbuf_r+0x7e>
 80296d2:	0028      	movs	r0, r5
 80296d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80296d6:	0021      	movs	r1, r4
 80296d8:	0030      	movs	r0, r6
 80296da:	f000 f805 	bl	80296e8 <__swsetup_r>
 80296de:	2800      	cmp	r0, #0
 80296e0:	d0d3      	beq.n	802968a <__swbuf_r+0x26>
 80296e2:	2501      	movs	r5, #1
 80296e4:	426d      	negs	r5, r5
 80296e6:	e7f4      	b.n	80296d2 <__swbuf_r+0x6e>

080296e8 <__swsetup_r>:
 80296e8:	4b30      	ldr	r3, [pc, #192]	; (80297ac <__swsetup_r+0xc4>)
 80296ea:	b570      	push	{r4, r5, r6, lr}
 80296ec:	0005      	movs	r5, r0
 80296ee:	6818      	ldr	r0, [r3, #0]
 80296f0:	000c      	movs	r4, r1
 80296f2:	2800      	cmp	r0, #0
 80296f4:	d004      	beq.n	8029700 <__swsetup_r+0x18>
 80296f6:	6a03      	ldr	r3, [r0, #32]
 80296f8:	2b00      	cmp	r3, #0
 80296fa:	d101      	bne.n	8029700 <__swsetup_r+0x18>
 80296fc:	f7fd ff2c 	bl	8027558 <__sinit>
 8029700:	230c      	movs	r3, #12
 8029702:	5ee2      	ldrsh	r2, [r4, r3]
 8029704:	b293      	uxth	r3, r2
 8029706:	0711      	lsls	r1, r2, #28
 8029708:	d423      	bmi.n	8029752 <__swsetup_r+0x6a>
 802970a:	06d9      	lsls	r1, r3, #27
 802970c:	d407      	bmi.n	802971e <__swsetup_r+0x36>
 802970e:	2309      	movs	r3, #9
 8029710:	2001      	movs	r0, #1
 8029712:	602b      	str	r3, [r5, #0]
 8029714:	3337      	adds	r3, #55	; 0x37
 8029716:	4313      	orrs	r3, r2
 8029718:	81a3      	strh	r3, [r4, #12]
 802971a:	4240      	negs	r0, r0
 802971c:	bd70      	pop	{r4, r5, r6, pc}
 802971e:	075b      	lsls	r3, r3, #29
 8029720:	d513      	bpl.n	802974a <__swsetup_r+0x62>
 8029722:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8029724:	2900      	cmp	r1, #0
 8029726:	d008      	beq.n	802973a <__swsetup_r+0x52>
 8029728:	0023      	movs	r3, r4
 802972a:	3344      	adds	r3, #68	; 0x44
 802972c:	4299      	cmp	r1, r3
 802972e:	d002      	beq.n	8029736 <__swsetup_r+0x4e>
 8029730:	0028      	movs	r0, r5
 8029732:	f7fe f9ab 	bl	8027a8c <_free_r>
 8029736:	2300      	movs	r3, #0
 8029738:	6363      	str	r3, [r4, #52]	; 0x34
 802973a:	2224      	movs	r2, #36	; 0x24
 802973c:	89a3      	ldrh	r3, [r4, #12]
 802973e:	4393      	bics	r3, r2
 8029740:	81a3      	strh	r3, [r4, #12]
 8029742:	2300      	movs	r3, #0
 8029744:	6063      	str	r3, [r4, #4]
 8029746:	6923      	ldr	r3, [r4, #16]
 8029748:	6023      	str	r3, [r4, #0]
 802974a:	2308      	movs	r3, #8
 802974c:	89a2      	ldrh	r2, [r4, #12]
 802974e:	4313      	orrs	r3, r2
 8029750:	81a3      	strh	r3, [r4, #12]
 8029752:	6923      	ldr	r3, [r4, #16]
 8029754:	2b00      	cmp	r3, #0
 8029756:	d10b      	bne.n	8029770 <__swsetup_r+0x88>
 8029758:	21a0      	movs	r1, #160	; 0xa0
 802975a:	2280      	movs	r2, #128	; 0x80
 802975c:	89a3      	ldrh	r3, [r4, #12]
 802975e:	0089      	lsls	r1, r1, #2
 8029760:	0092      	lsls	r2, r2, #2
 8029762:	400b      	ands	r3, r1
 8029764:	4293      	cmp	r3, r2
 8029766:	d003      	beq.n	8029770 <__swsetup_r+0x88>
 8029768:	0021      	movs	r1, r4
 802976a:	0028      	movs	r0, r5
 802976c:	f000 f89a 	bl	80298a4 <__smakebuf_r>
 8029770:	220c      	movs	r2, #12
 8029772:	5ea3      	ldrsh	r3, [r4, r2]
 8029774:	2001      	movs	r0, #1
 8029776:	001a      	movs	r2, r3
 8029778:	b299      	uxth	r1, r3
 802977a:	4002      	ands	r2, r0
 802977c:	4203      	tst	r3, r0
 802977e:	d00f      	beq.n	80297a0 <__swsetup_r+0xb8>
 8029780:	2200      	movs	r2, #0
 8029782:	60a2      	str	r2, [r4, #8]
 8029784:	6962      	ldr	r2, [r4, #20]
 8029786:	4252      	negs	r2, r2
 8029788:	61a2      	str	r2, [r4, #24]
 802978a:	2000      	movs	r0, #0
 802978c:	6922      	ldr	r2, [r4, #16]
 802978e:	4282      	cmp	r2, r0
 8029790:	d1c4      	bne.n	802971c <__swsetup_r+0x34>
 8029792:	0609      	lsls	r1, r1, #24
 8029794:	d5c2      	bpl.n	802971c <__swsetup_r+0x34>
 8029796:	2240      	movs	r2, #64	; 0x40
 8029798:	4313      	orrs	r3, r2
 802979a:	81a3      	strh	r3, [r4, #12]
 802979c:	3801      	subs	r0, #1
 802979e:	e7bd      	b.n	802971c <__swsetup_r+0x34>
 80297a0:	0788      	lsls	r0, r1, #30
 80297a2:	d400      	bmi.n	80297a6 <__swsetup_r+0xbe>
 80297a4:	6962      	ldr	r2, [r4, #20]
 80297a6:	60a2      	str	r2, [r4, #8]
 80297a8:	e7ef      	b.n	802978a <__swsetup_r+0xa2>
 80297aa:	46c0      	nop			; (mov r8, r8)
 80297ac:	20000478 	.word	0x20000478

080297b0 <_raise_r>:
 80297b0:	b570      	push	{r4, r5, r6, lr}
 80297b2:	0004      	movs	r4, r0
 80297b4:	000d      	movs	r5, r1
 80297b6:	291f      	cmp	r1, #31
 80297b8:	d904      	bls.n	80297c4 <_raise_r+0x14>
 80297ba:	2316      	movs	r3, #22
 80297bc:	6003      	str	r3, [r0, #0]
 80297be:	2001      	movs	r0, #1
 80297c0:	4240      	negs	r0, r0
 80297c2:	bd70      	pop	{r4, r5, r6, pc}
 80297c4:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80297c6:	2b00      	cmp	r3, #0
 80297c8:	d004      	beq.n	80297d4 <_raise_r+0x24>
 80297ca:	008a      	lsls	r2, r1, #2
 80297cc:	189b      	adds	r3, r3, r2
 80297ce:	681a      	ldr	r2, [r3, #0]
 80297d0:	2a00      	cmp	r2, #0
 80297d2:	d108      	bne.n	80297e6 <_raise_r+0x36>
 80297d4:	0020      	movs	r0, r4
 80297d6:	f000 f831 	bl	802983c <_getpid_r>
 80297da:	002a      	movs	r2, r5
 80297dc:	0001      	movs	r1, r0
 80297de:	0020      	movs	r0, r4
 80297e0:	f000 f81a 	bl	8029818 <_kill_r>
 80297e4:	e7ed      	b.n	80297c2 <_raise_r+0x12>
 80297e6:	2000      	movs	r0, #0
 80297e8:	2a01      	cmp	r2, #1
 80297ea:	d0ea      	beq.n	80297c2 <_raise_r+0x12>
 80297ec:	1c51      	adds	r1, r2, #1
 80297ee:	d103      	bne.n	80297f8 <_raise_r+0x48>
 80297f0:	2316      	movs	r3, #22
 80297f2:	3001      	adds	r0, #1
 80297f4:	6023      	str	r3, [r4, #0]
 80297f6:	e7e4      	b.n	80297c2 <_raise_r+0x12>
 80297f8:	2400      	movs	r4, #0
 80297fa:	0028      	movs	r0, r5
 80297fc:	601c      	str	r4, [r3, #0]
 80297fe:	4790      	blx	r2
 8029800:	0020      	movs	r0, r4
 8029802:	e7de      	b.n	80297c2 <_raise_r+0x12>

08029804 <raise>:
 8029804:	b510      	push	{r4, lr}
 8029806:	4b03      	ldr	r3, [pc, #12]	; (8029814 <raise+0x10>)
 8029808:	0001      	movs	r1, r0
 802980a:	6818      	ldr	r0, [r3, #0]
 802980c:	f7ff ffd0 	bl	80297b0 <_raise_r>
 8029810:	bd10      	pop	{r4, pc}
 8029812:	46c0      	nop			; (mov r8, r8)
 8029814:	20000478 	.word	0x20000478

08029818 <_kill_r>:
 8029818:	2300      	movs	r3, #0
 802981a:	b570      	push	{r4, r5, r6, lr}
 802981c:	4d06      	ldr	r5, [pc, #24]	; (8029838 <_kill_r+0x20>)
 802981e:	0004      	movs	r4, r0
 8029820:	0008      	movs	r0, r1
 8029822:	0011      	movs	r1, r2
 8029824:	602b      	str	r3, [r5, #0]
 8029826:	f7e2 fc72 	bl	800c10e <_kill>
 802982a:	1c43      	adds	r3, r0, #1
 802982c:	d103      	bne.n	8029836 <_kill_r+0x1e>
 802982e:	682b      	ldr	r3, [r5, #0]
 8029830:	2b00      	cmp	r3, #0
 8029832:	d000      	beq.n	8029836 <_kill_r+0x1e>
 8029834:	6023      	str	r3, [r4, #0]
 8029836:	bd70      	pop	{r4, r5, r6, pc}
 8029838:	20005638 	.word	0x20005638

0802983c <_getpid_r>:
 802983c:	b510      	push	{r4, lr}
 802983e:	f7e2 fc60 	bl	800c102 <_getpid>
 8029842:	bd10      	pop	{r4, pc}

08029844 <_malloc_usable_size_r>:
 8029844:	1f0b      	subs	r3, r1, #4
 8029846:	681b      	ldr	r3, [r3, #0]
 8029848:	1f18      	subs	r0, r3, #4
 802984a:	2b00      	cmp	r3, #0
 802984c:	da01      	bge.n	8029852 <_malloc_usable_size_r+0xe>
 802984e:	580b      	ldr	r3, [r1, r0]
 8029850:	18c0      	adds	r0, r0, r3
 8029852:	4770      	bx	lr

08029854 <__swhatbuf_r>:
 8029854:	b570      	push	{r4, r5, r6, lr}
 8029856:	000e      	movs	r6, r1
 8029858:	001d      	movs	r5, r3
 802985a:	230e      	movs	r3, #14
 802985c:	5ec9      	ldrsh	r1, [r1, r3]
 802985e:	0014      	movs	r4, r2
 8029860:	b096      	sub	sp, #88	; 0x58
 8029862:	2900      	cmp	r1, #0
 8029864:	da0c      	bge.n	8029880 <__swhatbuf_r+0x2c>
 8029866:	89b2      	ldrh	r2, [r6, #12]
 8029868:	2380      	movs	r3, #128	; 0x80
 802986a:	0011      	movs	r1, r2
 802986c:	4019      	ands	r1, r3
 802986e:	421a      	tst	r2, r3
 8029870:	d013      	beq.n	802989a <__swhatbuf_r+0x46>
 8029872:	2100      	movs	r1, #0
 8029874:	3b40      	subs	r3, #64	; 0x40
 8029876:	2000      	movs	r0, #0
 8029878:	6029      	str	r1, [r5, #0]
 802987a:	6023      	str	r3, [r4, #0]
 802987c:	b016      	add	sp, #88	; 0x58
 802987e:	bd70      	pop	{r4, r5, r6, pc}
 8029880:	466a      	mov	r2, sp
 8029882:	f000 f84d 	bl	8029920 <_fstat_r>
 8029886:	2800      	cmp	r0, #0
 8029888:	dbed      	blt.n	8029866 <__swhatbuf_r+0x12>
 802988a:	23f0      	movs	r3, #240	; 0xf0
 802988c:	9901      	ldr	r1, [sp, #4]
 802988e:	021b      	lsls	r3, r3, #8
 8029890:	4019      	ands	r1, r3
 8029892:	4b03      	ldr	r3, [pc, #12]	; (80298a0 <__swhatbuf_r+0x4c>)
 8029894:	18c9      	adds	r1, r1, r3
 8029896:	424b      	negs	r3, r1
 8029898:	4159      	adcs	r1, r3
 802989a:	2380      	movs	r3, #128	; 0x80
 802989c:	00db      	lsls	r3, r3, #3
 802989e:	e7ea      	b.n	8029876 <__swhatbuf_r+0x22>
 80298a0:	ffffe000 	.word	0xffffe000

080298a4 <__smakebuf_r>:
 80298a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80298a6:	2602      	movs	r6, #2
 80298a8:	898b      	ldrh	r3, [r1, #12]
 80298aa:	0005      	movs	r5, r0
 80298ac:	000c      	movs	r4, r1
 80298ae:	4233      	tst	r3, r6
 80298b0:	d006      	beq.n	80298c0 <__smakebuf_r+0x1c>
 80298b2:	0023      	movs	r3, r4
 80298b4:	3347      	adds	r3, #71	; 0x47
 80298b6:	6023      	str	r3, [r4, #0]
 80298b8:	6123      	str	r3, [r4, #16]
 80298ba:	2301      	movs	r3, #1
 80298bc:	6163      	str	r3, [r4, #20]
 80298be:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80298c0:	466a      	mov	r2, sp
 80298c2:	ab01      	add	r3, sp, #4
 80298c4:	f7ff ffc6 	bl	8029854 <__swhatbuf_r>
 80298c8:	9900      	ldr	r1, [sp, #0]
 80298ca:	0007      	movs	r7, r0
 80298cc:	0028      	movs	r0, r5
 80298ce:	f7fc fef1 	bl	80266b4 <_malloc_r>
 80298d2:	2800      	cmp	r0, #0
 80298d4:	d108      	bne.n	80298e8 <__smakebuf_r+0x44>
 80298d6:	220c      	movs	r2, #12
 80298d8:	5ea3      	ldrsh	r3, [r4, r2]
 80298da:	059a      	lsls	r2, r3, #22
 80298dc:	d4ef      	bmi.n	80298be <__smakebuf_r+0x1a>
 80298de:	2203      	movs	r2, #3
 80298e0:	4393      	bics	r3, r2
 80298e2:	431e      	orrs	r6, r3
 80298e4:	81a6      	strh	r6, [r4, #12]
 80298e6:	e7e4      	b.n	80298b2 <__smakebuf_r+0xe>
 80298e8:	2380      	movs	r3, #128	; 0x80
 80298ea:	89a2      	ldrh	r2, [r4, #12]
 80298ec:	6020      	str	r0, [r4, #0]
 80298ee:	4313      	orrs	r3, r2
 80298f0:	81a3      	strh	r3, [r4, #12]
 80298f2:	9b00      	ldr	r3, [sp, #0]
 80298f4:	6120      	str	r0, [r4, #16]
 80298f6:	6163      	str	r3, [r4, #20]
 80298f8:	9b01      	ldr	r3, [sp, #4]
 80298fa:	2b00      	cmp	r3, #0
 80298fc:	d00c      	beq.n	8029918 <__smakebuf_r+0x74>
 80298fe:	0028      	movs	r0, r5
 8029900:	230e      	movs	r3, #14
 8029902:	5ee1      	ldrsh	r1, [r4, r3]
 8029904:	f000 f81e 	bl	8029944 <_isatty_r>
 8029908:	2800      	cmp	r0, #0
 802990a:	d005      	beq.n	8029918 <__smakebuf_r+0x74>
 802990c:	2303      	movs	r3, #3
 802990e:	89a2      	ldrh	r2, [r4, #12]
 8029910:	439a      	bics	r2, r3
 8029912:	3b02      	subs	r3, #2
 8029914:	4313      	orrs	r3, r2
 8029916:	81a3      	strh	r3, [r4, #12]
 8029918:	89a3      	ldrh	r3, [r4, #12]
 802991a:	433b      	orrs	r3, r7
 802991c:	81a3      	strh	r3, [r4, #12]
 802991e:	e7ce      	b.n	80298be <__smakebuf_r+0x1a>

08029920 <_fstat_r>:
 8029920:	2300      	movs	r3, #0
 8029922:	b570      	push	{r4, r5, r6, lr}
 8029924:	4d06      	ldr	r5, [pc, #24]	; (8029940 <_fstat_r+0x20>)
 8029926:	0004      	movs	r4, r0
 8029928:	0008      	movs	r0, r1
 802992a:	0011      	movs	r1, r2
 802992c:	602b      	str	r3, [r5, #0]
 802992e:	f7e2 fc4d 	bl	800c1cc <_fstat>
 8029932:	1c43      	adds	r3, r0, #1
 8029934:	d103      	bne.n	802993e <_fstat_r+0x1e>
 8029936:	682b      	ldr	r3, [r5, #0]
 8029938:	2b00      	cmp	r3, #0
 802993a:	d000      	beq.n	802993e <_fstat_r+0x1e>
 802993c:	6023      	str	r3, [r4, #0]
 802993e:	bd70      	pop	{r4, r5, r6, pc}
 8029940:	20005638 	.word	0x20005638

08029944 <_isatty_r>:
 8029944:	2300      	movs	r3, #0
 8029946:	b570      	push	{r4, r5, r6, lr}
 8029948:	4d06      	ldr	r5, [pc, #24]	; (8029964 <_isatty_r+0x20>)
 802994a:	0004      	movs	r4, r0
 802994c:	0008      	movs	r0, r1
 802994e:	602b      	str	r3, [r5, #0]
 8029950:	f7e2 fc4a 	bl	800c1e8 <_isatty>
 8029954:	1c43      	adds	r3, r0, #1
 8029956:	d103      	bne.n	8029960 <_isatty_r+0x1c>
 8029958:	682b      	ldr	r3, [r5, #0]
 802995a:	2b00      	cmp	r3, #0
 802995c:	d000      	beq.n	8029960 <_isatty_r+0x1c>
 802995e:	6023      	str	r3, [r4, #0]
 8029960:	bd70      	pop	{r4, r5, r6, pc}
 8029962:	46c0      	nop			; (mov r8, r8)
 8029964:	20005638 	.word	0x20005638

08029968 <_init>:
 8029968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802996a:	46c0      	nop			; (mov r8, r8)
 802996c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802996e:	bc08      	pop	{r3}
 8029970:	469e      	mov	lr, r3
 8029972:	4770      	bx	lr

08029974 <_fini>:
 8029974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8029976:	46c0      	nop			; (mov r8, r8)
 8029978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802997a:	bc08      	pop	{r3}
 802997c:	469e      	mov	lr, r3
 802997e:	4770      	bx	lr

08029980 <__FLASH_Program_Fast_veneer>:
 8029980:	b401      	push	{r0}
 8029982:	4802      	ldr	r0, [pc, #8]	; (802998c <__FLASH_Program_Fast_veneer+0xc>)
 8029984:	4684      	mov	ip, r0
 8029986:	bc01      	pop	{r0}
 8029988:	4760      	bx	ip
 802998a:	bf00      	nop
 802998c:	2000047d 	.word	0x2000047d

Disassembly of section .data:

20000000 <USBPD_Trace>:
20000000:	0800150f                                ....

20000004 <dac_value>:
20000004:	000001f4                                ....

20000008 <stateMachine>:
20000008:	00010001 00000000 00000000 00000000     ................
	...
20000028:	00000002 0000000a 00000000 00000000     ................
20000038:	00000100 00000000 00000000 00000000     ................
20000048:	00000000                                ....

2000004c <SNK_data>:
2000004c:	00000258 000003e8 000003e8 00000000     X...............
2000005c:	00000000 000001f4 00000000 00000000     ................
2000006c:	00000000 00000004 00000000 00000000     ................
	...

200000e8 <dhandle>:
200000e8:	2000004c                                L.. 

200000ec <sm>:
200000ec:	20000008                                ... 

200000f0 <events>:
200000f0:	200005a0                                ... 

200000f4 <firstEntry.0>:
200000f4:	00000001                                ....

200000f8 <SYMBOLS>:
200000f8:	796d307e 705f5b33 4f017b7f 00670e37     ~0my3[_p.{.O7.g.

20000108 <SystemCoreClock>:
20000108:	00f42400                                .$..

2000010c <uwTickPrio>:
2000010c:	00000004                                ....

20000110 <uwTickFreq>:
20000110:	00000001                                ....

20000114 <USBD_CDC_DeviceQualifierDesc>:
20000114:	0200060a 40000000 00000001              .......@....

20000120 <USBD_CDC>:
20000120:	0801898d 08018bad 08018ccd 00000000     ................
20000130:	08019061 08018ebd 08018fdb 00000000     a...............
	...
20000148:	0801917d 080190ed 0801920d 0801929d     }...............

20000158 <USBD_CDC_CfgDesc>:
20000158:	00430209 c0000102 00040932 02020100     ..C.....2.......
20000168:	24050001 05011000 01000124 02022404     ...$....$....$..
20000178:	00062405 82050701 10000803 00010409     .$..............
20000188:	00000a02 01050700 00004002 02810507     .........@......
20000198:	                                         @..

2000019b <CDCInEpAdd>:
2000019b:	                                         .

2000019c <CDCOutEpAdd>:
2000019c:	                                         .

2000019d <CDCCmdEpAdd>:
2000019d:	                                         ...

200001a0 <uxCriticalNesting>:
200001a0:	aaaaaaaa                                ....

200001a4 <DPM_Settings>:
200001a4:	00000001 00000002 00000000              ............

200001b0 <DPM_ID_Settings>:
200001b0:	f0000003 00020483                       ........

200001b8 <DPM_USER_Settings>:
200001b8:	0000000c 00000000 00000000 00000000     ................
	...

2000022c <USBPD_NbPDO>:
2000022c:	00000003                                ....

20000230 <PORT0_PDO_ListSNK>:
20000230:	00019096 0002d096 0603c096 00000000     ................
	...

2000024c <USBD_Interface_fops_FS>:
2000024c:	08020921 08020951 0802095d 080209b5     !...Q...].......
2000025c:	08020a89                                ....

20000260 <CDC_Desc>:
20000260:	08020aad 08020ad1 08020b39 08020af5     ........9.......
20000270:	08020b65 08020b8d 08020bd1 00000000     e...............

20000280 <USBD_CDC_DeviceDesc>:
20000280:	02000112 40000202 57400483 02010200     .......@..@W....
20000290:	00000103                                ....

20000294 <USBD_LangIDDesc>:
20000294:	04090304                                ....

20000298 <USBD_StringSerial>:
20000298:	0000031a 00000000 00000000 00000000     ................
	...

200002b4 <__sglue>:
200002b4:	00000000 00000003 200054fc              .........T. 

200002c0 <__global_locale>:
200002c0:	00000043 00000000 00000000 00000000     C...............
	...
200002e0:	00000043 00000000 00000000 00000000     C...............
	...
20000300:	00000043 00000000 00000000 00000000     C...............
	...
20000320:	00000043 00000000 00000000 00000000     C...............
	...
20000340:	00000043 00000000 00000000 00000000     C...............
	...
20000360:	00000043 00000000 00000000 00000000     C...............
	...
20000380:	00000043 00000000 00000000 00000000     C...............
	...
200003a0:	08028b73 080281d9 00000000 0802b8fc     s...............
200003b0:	0802b61f 0802b734 0802b734 0802b734     ....4...4...4...
200003c0:	0802b734 0802b734 0802b734 0802b734     4...4...4...4...
200003d0:	0802b734 0802b734 ffffffff ffffffff     4...4...........
200003e0:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
20000408:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

2000042c <_impure_data>:
2000042c:	00000000 200054fc 20005564 200055cc     .....T. dU. .U. 
	...

20000478 <_impure_ptr>:
20000478:	2000042c                                ,.. 

2000047c <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
2000047c:	b580      	push	{r7, lr}
2000047e:	b088      	sub	sp, #32
20000480:	af00      	add	r7, sp, #0
20000482:	6078      	str	r0, [r7, #4]
20000484:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
20000486:	231f      	movs	r3, #31
20000488:	18fb      	adds	r3, r7, r3
2000048a:	2200      	movs	r2, #0
2000048c:	701a      	strb	r2, [r3, #0]
  uint32_t dest = Address;
2000048e:	687b      	ldr	r3, [r7, #4]
20000490:	61bb      	str	r3, [r7, #24]
  uint32_t src = DataAddress;
20000492:	683b      	ldr	r3, [r7, #0]
20000494:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
20000496:	4b1a      	ldr	r3, [pc, #104]	; (20000500 <FLASH_Program_Fast+0x84>)
20000498:	695a      	ldr	r2, [r3, #20]
2000049a:	4b19      	ldr	r3, [pc, #100]	; (20000500 <FLASH_Program_Fast+0x84>)
2000049c:	2180      	movs	r1, #128	; 0x80
2000049e:	02c9      	lsls	r1, r1, #11
200004a0:	430a      	orrs	r2, r1
200004a2:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
200004a4:	f3ef 8310 	mrs	r3, PRIMASK
200004a8:	60fb      	str	r3, [r7, #12]
  return(result);
200004aa:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
200004ac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
200004ae:	b672      	cpsid	i
}
200004b0:	46c0      	nop			; (mov r8, r8)
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
200004b2:	e00f      	b.n	200004d4 <FLASH_Program_Fast+0x58>
  {
    *(uint32_t *)dest = *(uint32_t *)src;
200004b4:	697a      	ldr	r2, [r7, #20]
200004b6:	69bb      	ldr	r3, [r7, #24]
200004b8:	6812      	ldr	r2, [r2, #0]
200004ba:	601a      	str	r2, [r3, #0]
    src += 4U;
200004bc:	697b      	ldr	r3, [r7, #20]
200004be:	3304      	adds	r3, #4
200004c0:	617b      	str	r3, [r7, #20]
    dest += 4U;
200004c2:	69bb      	ldr	r3, [r7, #24]
200004c4:	3304      	adds	r3, #4
200004c6:	61bb      	str	r3, [r7, #24]
    index++;
200004c8:	211f      	movs	r1, #31
200004ca:	187b      	adds	r3, r7, r1
200004cc:	781a      	ldrb	r2, [r3, #0]
200004ce:	187b      	adds	r3, r7, r1
200004d0:	3201      	adds	r2, #1
200004d2:	701a      	strb	r2, [r3, #0]
  while (index < 64U)
200004d4:	231f      	movs	r3, #31
200004d6:	18fb      	adds	r3, r7, r3
200004d8:	781b      	ldrb	r3, [r3, #0]
200004da:	2b3f      	cmp	r3, #63	; 0x3f
200004dc:	d9ea      	bls.n	200004b4 <FLASH_Program_Fast+0x38>
  /* wait for BSY1 in order to be sure that flash operation is ended befoire
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */

#if defined(FLASH_DBANK_SUPPORT)
  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
200004de:	46c0      	nop			; (mov r8, r8)
200004e0:	4b07      	ldr	r3, [pc, #28]	; (20000500 <FLASH_Program_Fast+0x84>)
200004e2:	691a      	ldr	r2, [r3, #16]
200004e4:	23c0      	movs	r3, #192	; 0xc0
200004e6:	029b      	lsls	r3, r3, #10
200004e8:	4013      	ands	r3, r2
200004ea:	d1f9      	bne.n	200004e0 <FLASH_Program_Fast+0x64>
200004ec:	693b      	ldr	r3, [r7, #16]
200004ee:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
200004f0:	68bb      	ldr	r3, [r7, #8]
200004f2:	f383 8810 	msr	PRIMASK, r3
}
200004f6:	46c0      	nop			; (mov r8, r8)
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
200004f8:	46c0      	nop			; (mov r8, r8)
200004fa:	46bd      	mov	sp, r7
200004fc:	b008      	add	sp, #32
200004fe:	bd80      	pop	{r7, pc}
20000500:	40022000 	.word	0x40022000
