From 72b9c3cbe544b39baf9f34be1de806b7c9ff89b3 Mon Sep 17 00:00:00 2001
From: Ranjani Vaidyanathan <Ranjani.Vaidyanathan@freescale.com>
Date: Fri, 30 Jan 2015 13:41:28 -0600
Subject: [PATCH 0252/1594] MLK-9961-5 cpufreq:imx6x: Change PLL1 clock
 management.

commit 86e44cc68bdddc683ead9a2a254abfeb94d5943a from
git://git.freescale.com/imx/linux-2.6-imx.git

Add support to leave PLL1 enabled since its required whenever ARM-PODF is
changed. With this patch PLL1 is set to bypassed mode (and enabled) whenever
ARM is sourced from step_clk.

Signed-off-by: Ranjani Vaidyanathan <Ranjani.Vaidyanathan@freescale.com>
---
 drivers/cpufreq/imx6q-cpufreq.c |   25 ++++++++++++++++++++++---
 1 files changed, 22 insertions(+), 3 deletions(-)

diff --git a/drivers/cpufreq/imx6q-cpufreq.c b/drivers/cpufreq/imx6q-cpufreq.c
index f4f4f58..f7ac1d0 100644
--- a/drivers/cpufreq/imx6q-cpufreq.c
+++ b/drivers/cpufreq/imx6q-cpufreq.c
@@ -31,6 +31,9 @@ static struct clk *pll1_sys_clk;
 static struct clk *pll1_sw_clk;
 static struct clk *step_clk;
 static struct clk *pll2_pfd2_396m_clk;
+static struct clk *pll1_bypass;
+static struct clk *pll1_bypass_src;
+static struct clk *pll1;
 
 static struct device *cpu_dev;
 static bool free_opp;
@@ -113,9 +116,19 @@ static int imx6q_set_target(struct cpufreq_policy *policy, unsigned int index)
 	clk_set_parent(step_clk, pll2_pfd2_396m_clk);
 	clk_set_parent(pll1_sw_clk, step_clk);
 	if (freq_hz > clk_get_rate(pll2_pfd2_396m_clk)) {
-		clk_set_rate(pll1_sys_clk, new_freq * 1000);
+		clk_set_rate(pll1, new_freq * 1000);
+		/*
+		  * Ensure pll1_bypass is set back to pll1.
+		  */
+		clk_set_parent(pll1_bypass, pll1);
 		clk_set_parent(pll1_sw_clk, pll1_sys_clk);
-	}
+	} else
+		/*
+		  * Need to ensure that PLL1 is bypassed and enabled
+		  * before ARM-PODF is set.
+		  */
+		clk_set_parent(pll1_bypass, pll1_bypass_src);
+
 
 	/* Ensure the arm clock divider is what we expect */
 	ret = clk_set_rate(arm_clk, new_freq * 1000);
@@ -247,8 +260,14 @@ static int imx6q_cpufreq_probe(struct platform_device *pdev)
 	pll1_sw_clk = clk_get(cpu_dev, "pll1_sw");
 	step_clk = clk_get(cpu_dev, "step");
 	pll2_pfd2_396m_clk = clk_get(cpu_dev, "pll2_pfd2_396m");
+	pll1_bypass = devm_clk_get(cpu_dev, "pll1_bypass");
+	pll1 = devm_clk_get(cpu_dev, "pll1");
+	pll1_bypass_src = devm_clk_get(cpu_dev, "pll1_bypass_src");
+
 	if (IS_ERR(arm_clk) || IS_ERR(pll1_sys_clk) || IS_ERR(pll1_sw_clk) ||
-	    IS_ERR(step_clk) || IS_ERR(pll2_pfd2_396m_clk)) {
+	    IS_ERR(step_clk) || IS_ERR(pll2_pfd2_396m_clk) ||
+	    IS_ERR(pll1_bypass) || IS_ERR(pll1) ||
+	    IS_ERR(pll1_bypass_src)) {
 		dev_err(cpu_dev, "failed to get clocks\n");
 		ret = -ENOENT;
 		goto put_clk;
-- 
1.7.5.4

