/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Fri Oct 18 11:45:08 2013
 *                 Full Compile MD5 Checksum 32c6546d3ec1c83fbf8bc6d4e3ec46d1
 *                   (minus title and desc)  
 *                 MD5 Checksum              839f407f1c04ba70b32cb458815eb9b4
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AFEC_INTR_CTRL2_1_H__
#define BCHP_AFEC_INTR_CTRL2_1_H__

/***************************************************************************
 *AFEC_INTR_CTRL2_1 - AFEC L2 Interrupt Control Registers
 ***************************************************************************/
#define BCHP_AFEC_INTR_CTRL2_1_CPU_STATUS        0x000c8800 /* CPU interrupt Status Register */
#define BCHP_AFEC_INTR_CTRL2_1_CPU_SET           0x000c8804 /* CPU interrupt Set Register */
#define BCHP_AFEC_INTR_CTRL2_1_CPU_CLEAR         0x000c8808 /* CPU interrupt Clear Register */
#define BCHP_AFEC_INTR_CTRL2_1_CPU_MASK_STATUS   0x000c880c /* CPU interrupt Mask Status Register */
#define BCHP_AFEC_INTR_CTRL2_1_CPU_MASK_SET      0x000c8810 /* CPU interrupt Mask Set Register */
#define BCHP_AFEC_INTR_CTRL2_1_CPU_MASK_CLEAR    0x000c8814 /* CPU interrupt Mask Clear Register */
#define BCHP_AFEC_INTR_CTRL2_1_PCI_STATUS        0x000c8818 /* PCI interrupt Status Register */
#define BCHP_AFEC_INTR_CTRL2_1_PCI_SET           0x000c881c /* PCI interrupt Set Register */
#define BCHP_AFEC_INTR_CTRL2_1_PCI_CLEAR         0x000c8820 /* PCI interrupt Clear Register */
#define BCHP_AFEC_INTR_CTRL2_1_PCI_MASK_STATUS   0x000c8824 /* PCI interrupt Mask Status Register */
#define BCHP_AFEC_INTR_CTRL2_1_PCI_MASK_SET      0x000c8828 /* PCI interrupt Mask Set Register */
#define BCHP_AFEC_INTR_CTRL2_1_PCI_MASK_CLEAR    0x000c882c /* PCI interrupt Mask Clear Register */

#endif /* #ifndef BCHP_AFEC_INTR_CTRL2_1_H__ */

/* End of File */
