#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Feb  1 15:15:35 2020
# Process ID: 12120
# Current directory: C:/fpga/lab2/ipblock/ipblock.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/fpga/lab2/ipblock/ipblock.runs/impl_1/top.vdi
# Journal file: C:/fpga/lab2/ipblock/ipblock.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/fpga/lab2/pmul_hw'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top top -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/design_1_single_bit_multiplier_0_0.dcp' for cell 'bitwise/design_1_i/single_bit_multiplier_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/design_1_single_bit_multiplier_0_1.dcp' for cell 'bitwise/design_1_i/single_bit_multiplier_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/design_1_single_bit_multiplier_1_0.dcp' for cell 'bitwise/design_1_i/single_bit_multiplier_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/design_1_single_bit_multiplier_2_0.dcp' for cell 'bitwise/design_1_i/single_bit_multiplier_3'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 656.293 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc] for cell 'bitwise/design_1_i/single_bit_multiplier_0/U0'
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:83]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports GCLK]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:83]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWA[0]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWA[1]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWA[2]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWA[3]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWB[0]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWB[1]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWB[2]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWB[3]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:245]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:245]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:363]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:363]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:368]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:368]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:373]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:373]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:376]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc:376]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_0/zedboard_master.xdc] for cell 'bitwise/design_1_i/single_bit_multiplier_0/U0'
Parsing XDC File [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc] for cell 'bitwise/design_1_i/single_bit_multiplier_1/U0'
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:83]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports GCLK]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:83]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWA[0]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWA[1]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWA[2]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWA[3]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWB[0]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWB[1]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWB[2]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWB[3]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:245]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:245]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:363]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:363]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:368]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:368]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:373]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:373]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:376]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc:376]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_0_1/zedboard_master.xdc] for cell 'bitwise/design_1_i/single_bit_multiplier_1/U0'
Parsing XDC File [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc] for cell 'bitwise/design_1_i/single_bit_multiplier_2/U0'
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:83]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports GCLK]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:83]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWA[0]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWA[1]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWA[2]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWA[3]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWB[0]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWB[1]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWB[2]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWB[3]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:245]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:245]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:363]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:363]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:368]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:368]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:373]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:373]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:376]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:376]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc] for cell 'bitwise/design_1_i/single_bit_multiplier_2/U0'
Parsing XDC File [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc] for cell 'bitwise/design_1_i/single_bit_multiplier_3/U0'
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:83]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports GCLK]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:83]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWA[0]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWA[1]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWA[2]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWA[3]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWB[0]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWB[1]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWB[2]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWB[3]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:245]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:245]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:363]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:363]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:368]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:368]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:373]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:373]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:376]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc:376]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_2_0/zedboard_master.xdc] for cell 'bitwise/design_1_i/single_bit_multiplier_3/U0'
Parsing XDC File [C:/fpga/lab2/ipblock/ipblock.srcs/constrs_1/new/zezboard.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/fpga/lab2/ipblock/ipblock.srcs/constrs_1/new/zezboard.xdc:368]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga/lab2/ipblock/ipblock.srcs/constrs_1/new/zezboard.xdc:368]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/fpga/lab2/ipblock/ipblock.srcs/constrs_1/new/zezboard.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 783.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 89 Warnings, 89 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 783.129 ; gain = 443.496
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 805.254 ; gain = 22.125

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1384d4887

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1315.664 ; gain = 510.410

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15b656c5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1511.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 4 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10d462f39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1511.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 9 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d6c30565

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1511.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1d6c30565

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1511.484 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d6c30565

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1511.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d6c30565

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1511.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |               4  |                                              0  |
|  Constant propagation         |               3  |               9  |                                              0  |
|  Sweep                        |               0  |               2  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1511.484 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b52e26c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1511.484 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b52e26c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1511.484 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b52e26c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1511.484 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1511.484 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b52e26c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1511.484 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 89 Warnings, 89 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1511.484 ; gain = 728.355
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1511.484 ; gain = 0.000
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.179 . Memory (MB): peak = 1511.484 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/fpga/lab2/ipblock/ipblock.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/fpga/lab2/ipblock/ipblock.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1511.484 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1398baa1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.479 . Memory (MB): peak = 1511.484 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1511.484 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 119bba153

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1511.484 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18184e79d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1511.484 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18184e79d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1511.484 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18184e79d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1511.484 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1620f80c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1511.484 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1511.484 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 162f6cfd8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1511.484 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1cdef8ac7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1511.484 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1cdef8ac7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1511.484 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19955c0b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1511.484 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 144ec63c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1511.484 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 212ab1212

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1511.484 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 212ab1212

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1511.484 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10a76ab8f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1511.484 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10a76ab8f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1511.484 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10a76ab8f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1511.484 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 10a76ab8f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1511.484 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c0dedd9d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c0dedd9d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.230 ; gain = 10.746
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.695. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15cc79524

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.230 ; gain = 10.746
Phase 4.1 Post Commit Optimization | Checksum: 15cc79524

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.230 ; gain = 10.746

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15cc79524

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.230 ; gain = 10.746

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15cc79524

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.230 ; gain = 10.746

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1522.230 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 17c979ded

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.230 ; gain = 10.746
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17c979ded

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.230 ; gain = 10.746
Ending Placer Task | Checksum: 11f65d24c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.230 ; gain = 10.746
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 89 Warnings, 89 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1522.230 ; gain = 10.746
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1522.230 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1522.238 ; gain = 0.008
INFO: [Common 17-1381] The checkpoint 'C:/fpga/lab2/ipblock/ipblock.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1522.238 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1522.238 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 89 Warnings, 89 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1523.594 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1541.465 ; gain = 17.871
INFO: [Common 17-1381] The checkpoint 'C:/fpga/lab2/ipblock/ipblock.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7c517736 ConstDB: 0 ShapeSum: a3145b16 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1466d2c26

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1640.711 ; gain = 90.227
Post Restoration Checksum: NetGraph: 8ecf5922 NumContArr: b79dd304 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1466d2c26

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1640.711 ; gain = 90.227

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1466d2c26

Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1646.988 ; gain = 96.504

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1466d2c26

Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1646.988 ; gain = 96.504
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 161e82e0c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1650.902 ; gain = 100.418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.304  | TNS=0.000  | WHS=-0.322 | THS=-0.322 |

Phase 2 Router Initialization | Checksum: 1734cab7f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1650.902 ; gain = 100.418

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00403852 %
  Global Horizontal Routing Utilization  = 0.0125085 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c92bc784

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.547 ; gain = 103.063

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.393  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1baddce67

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.547 ; gain = 103.063
Phase 4 Rip-up And Reroute | Checksum: 1baddce67

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.547 ; gain = 103.063

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1baddce67

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.547 ; gain = 103.063

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1baddce67

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.547 ; gain = 103.063
Phase 5 Delay and Skew Optimization | Checksum: 1baddce67

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.547 ; gain = 103.063

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1067b7c89

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.547 ; gain = 103.063
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.393  | TNS=0.000  | WHS=0.433  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a10a3a7b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.547 ; gain = 103.063
Phase 6 Post Hold Fix | Checksum: 1a10a3a7b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.547 ; gain = 103.063

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0162059 %
  Global Horizontal Routing Utilization  = 0.0148749 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 119d63c33

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.547 ; gain = 103.063

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 119d63c33

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1655.559 ; gain = 105.074

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10a046bb1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1655.559 ; gain = 105.074

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.393  | TNS=0.000  | WHS=0.433  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10a046bb1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1655.559 ; gain = 105.074
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1655.559 ; gain = 105.074

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 89 Warnings, 89 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1655.559 ; gain = 114.094
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1655.559 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1665.441 ; gain = 9.883
INFO: [Common 17-1381] The checkpoint 'C:/fpga/lab2/ipblock/ipblock.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/fpga/lab2/ipblock/ipblock.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/fpga/lab2/ipblock/ipblock.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 89 Warnings, 89 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/fpga/lab2/ipblock/ipblock.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Feb  1 15:17:24 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 90 Warnings, 89 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2116.094 ; gain = 416.203
INFO: [Common 17-206] Exiting Vivado at Sat Feb  1 15:17:25 2020...
