/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [19:0] _00_;
  reg [6:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(celloutsig_1_1z & celloutsig_1_0z);
  assign celloutsig_1_4z = ~(in_data[173] & in_data[154]);
  assign celloutsig_0_1z = in_data[62] | ~(celloutsig_0_0z);
  assign celloutsig_0_2z = celloutsig_0_1z | ~(celloutsig_0_1z);
  assign celloutsig_1_0z = in_data[163] | in_data[113];
  assign celloutsig_1_3z = celloutsig_1_2z | in_data[130];
  assign celloutsig_1_10z = celloutsig_1_2z | celloutsig_1_7z;
  assign celloutsig_1_14z = celloutsig_1_1z | celloutsig_1_2z;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 20'h00000;
    else _00_ <= in_data[19:0];
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 7'h00;
    else _01_ <= { _00_[15:10], celloutsig_0_3z };
  reg [20:0] _12_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _12_ <= 21'h000000;
    else _12_ <= { _00_[18:1], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_8z };
  assign out_data[52:32] = _12_;
  assign celloutsig_1_1z = { in_data[171], celloutsig_1_0z, celloutsig_1_0z } >= { in_data[161:160], celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[184:174], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z } >= { in_data[134:125], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[154:124], celloutsig_1_1z, celloutsig_1_0z } >= { in_data[183:153], celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_8z = { _00_[13:11], _00_, _01_ } <= { _01_, _01_, _01_, celloutsig_0_0z, _01_, celloutsig_0_1z };
  assign celloutsig_1_12z = { in_data[170:168], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_0z } <= { in_data[155:153], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_19z = { in_data[146:122], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_16z } < { in_data[127:114], celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_18z, celloutsig_1_18z };
  assign celloutsig_0_5z = { celloutsig_0_2z, _00_ } < { in_data[90:78], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_3z = celloutsig_0_2z & ~(celloutsig_0_2z);
  assign celloutsig_1_15z = celloutsig_1_3z & ~(celloutsig_1_14z);
  assign celloutsig_0_0z = in_data[87] & in_data[34];
  assign celloutsig_0_6z = celloutsig_0_5z & celloutsig_0_0z;
  assign celloutsig_1_18z = celloutsig_1_10z & celloutsig_1_12z;
  assign celloutsig_0_11z = | { _01_[6:3], celloutsig_0_1z };
  assign celloutsig_1_17z = | in_data[110:106];
  assign celloutsig_1_5z = ~((celloutsig_1_0z & in_data[156]) | celloutsig_1_4z);
  assign celloutsig_1_11z = ~((in_data[157] & celloutsig_1_3z) | celloutsig_1_4z);
  assign celloutsig_1_16z = ~((celloutsig_1_14z & celloutsig_1_10z) | celloutsig_1_10z);
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z };
endmodule
