# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Parser.srcs/sources_1/bd/parser_bd/ipshared/85a3" \
"../../../../Parser.ip_user_files/bd/parser_bd/ip/parser_bd_clk_wiz_0_0/parser_bd_clk_wiz_0_0_clk_wiz.v" \
"../../../../Parser.ip_user_files/bd/parser_bd/ip/parser_bd_clk_wiz_0_0/parser_bd_clk_wiz_0_0.v" \

sv xil_defaultlib  --include "../../../../Parser.srcs/sources_1/bd/parser_bd/ipshared/85a3" \
"../../../../../../Users/Muaz/Documents/Parser/Parser.srcs/sources_1/imports/Parser/sensor_parser.sv" \
"../../../../Parser.ip_user_files/bd/parser_bd/ip/parser_bd_hcsr04_sensor_0_0/sim/parser_bd_hcsr04_sensor_0_0.sv" \

verilog xil_defaultlib  --include "../../../../Parser.srcs/sources_1/bd/parser_bd/ipshared/85a3" \
"../../../../Parser.ip_user_files/bd/parser_bd/ip/parser_bd_ila_0_0/sim/parser_bd_ila_0_0.v" \
"../../../../Parser.ip_user_files/bd/parser_bd/sim/parser_bd.v" \
"../../../../Parser.srcs/sources_1/bd/parser_bd/hdl/parser_bd_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
