--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/robert/XilinxISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml VGA_Debug.twx VGA_Debug.ncd -o VGA_Debug.twr
VGA_Debug.pcf -ucf vga_debug.ucf

Design file:              VGA_Debug.ncd
Physical constraint file: VGA_Debug.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_IBUFG1" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 271588 paths analyzed, 1816 endpoints analyzed, 46 failing endpoints
 46 timing errors detected. (46 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  29.054ns.
--------------------------------------------------------------------------------

Paths for end point U3/ALU_FLAGS_Reg/DataOutSignal_2 (SLICE_X46Y46.F4), 32714 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/RA_DC1_Reg/Dout_2 (FF)
  Destination:          U3/ALU_FLAGS_Reg/DataOutSignal_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.499ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.096 - 0.124)
  Source Clock:         CLK_IBUFG falling at 10.000ns
  Destination Clock:    CLK_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U3/RA_DC1_Reg/Dout_2 to U3/ALU_FLAGS_Reg/DataOutSignal_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y47.YQ      Tcko                  0.652   U3/RA_DC1_Reg/Dout<3>
                                                       U3/RA_DC1_Reg/Dout_2
    SLICE_X34Y49.F3      net (fanout=3)        0.719   U3/RA_DC1_Reg/Dout<2>
    SLICE_X34Y49.X       Tilo                  0.759   U3/DCCTL/OP2_cmp_eq0001453
                                                       U3/DCCTL/OP2_cmp_eq0001453
    SLICE_X37Y49.F3      net (fanout=2)        0.370   U3/DCCTL/OP2_cmp_eq0001453
    SLICE_X37Y49.X       Tilo                  0.704   N138
                                                       U3/DCCTL/OP2_SEL<1>_SW1
    SLICE_X38Y48.G3      net (fanout=1)        0.345   N138
    SLICE_X38Y48.Y       Tilo                  0.759   N273
                                                       U3/DCCTL/OP2_SEL<1>
    SLICE_X42Y45.BX      net (fanout=16)       0.736   U3/OP2_SEL<1>
    SLICE_X42Y45.X       Tbxx                  0.806   DST_ADR<0>
                                                       U3/Mmux_RB_OUT_2_f5
    SLICE_X40Y42.G1      net (fanout=91)       0.936   DST_ADR<0>
    SLICE_X40Y42.Y       Tilo                  0.759   N78
                                                       U3/ALU_UNIT/shift_unit/Sh85_SW1
    SLICE_X44Y41.G4      net (fanout=1)        0.633   N63
    SLICE_X44Y41.X       Tif5x                 1.152   U3/ALU_UNIT/shift_unit/shift_result<11>33
                                                       U3/ALU_UNIT/shift_unit/shift_result<11>33_F
                                                       U3/ALU_UNIT/shift_unit/shift_result<11>33
    SLICE_X46Y49.G3      net (fanout=1)        0.812   U3/ALU_UNIT/shift_unit/shift_result<11>33
    SLICE_X46Y49.X       Tif5x                 1.152   U3/ALU_UNIT/SHIFT<11>
                                                       U3/ALU_UNIT/shift_unit/shift_result<11>88_F
                                                       U3/ALU_UNIT/shift_unit/shift_result<11>88
    SLICE_X48Y46.F3      net (fanout=2)        0.364   U3/ALU_UNIT/SHIFT<11>
    SLICE_X48Y46.X       Tilo                  0.759   N258
                                                       U3/ALU_UNIT/SREG<2>405_SW0
    SLICE_X46Y46.G1      net (fanout=1)        0.408   N258
    SLICE_X46Y46.Y       Tilo                  0.759   U3/ALU_FLAGS_Reg/DataOutSignal<2>
                                                       U3/ALU_UNIT/SREG<2>419
    SLICE_X46Y46.F4      net (fanout=1)        0.023   U3/ALU_UNIT/SREG<2>419/O
    SLICE_X46Y46.CLK     Tfck                  0.892   U3/ALU_FLAGS_Reg/DataOutSignal<2>
                                                       U3/ALU_UNIT/SREG<2>447
                                                       U3/ALU_FLAGS_Reg/DataOutSignal_2
    -------------------------------------------------  ---------------------------
    Total                                     14.499ns (9.153ns logic, 5.346ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/OP3_Reg/Dout_3 (FF)
  Destination:          U3/ALU_FLAGS_Reg/DataOutSignal_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.499ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.029 - 0.055)
  Source Clock:         CLK_IBUFG falling at 10.000ns
  Destination Clock:    CLK_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U3/OP3_Reg/Dout_3 to U3/ALU_FLAGS_Reg/DataOutSignal_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y49.XQ      Tcko                  0.591   U3/OP3_Reg/Dout<3>
                                                       U3/OP3_Reg/Dout_3
    SLICE_X34Y48.G2      net (fanout=46)       0.707   U3/OP3_Reg/Dout<3>
    SLICE_X34Y48.Y       Tilo                  0.759   N154
                                                       U3/DCCTL/OP2_SEL<1>_SW0_1
    SLICE_X35Y44.BX      net (fanout=27)       1.218   U3/DCCTL/OP2_SEL<1>_SW0
    SLICE_X35Y44.X       Tbxx                  0.739   N155
                                                       U3/DCCTL/OP2_SEL<0>_SW29_f5
    SLICE_X42Y45.F3      net (fanout=1)        0.684   N155
    SLICE_X42Y45.X       Tif5x                 1.152   DST_ADR<0>
                                                       U3/Mmux_RB_OUT_3
                                                       U3/Mmux_RB_OUT_2_f5
    SLICE_X40Y42.G1      net (fanout=91)       0.936   DST_ADR<0>
    SLICE_X40Y42.Y       Tilo                  0.759   N78
                                                       U3/ALU_UNIT/shift_unit/Sh85_SW1
    SLICE_X44Y41.G4      net (fanout=1)        0.633   N63
    SLICE_X44Y41.X       Tif5x                 1.152   U3/ALU_UNIT/shift_unit/shift_result<11>33
                                                       U3/ALU_UNIT/shift_unit/shift_result<11>33_F
                                                       U3/ALU_UNIT/shift_unit/shift_result<11>33
    SLICE_X46Y49.G3      net (fanout=1)        0.812   U3/ALU_UNIT/shift_unit/shift_result<11>33
    SLICE_X46Y49.X       Tif5x                 1.152   U3/ALU_UNIT/SHIFT<11>
                                                       U3/ALU_UNIT/shift_unit/shift_result<11>88_F
                                                       U3/ALU_UNIT/shift_unit/shift_result<11>88
    SLICE_X48Y46.F3      net (fanout=2)        0.364   U3/ALU_UNIT/SHIFT<11>
    SLICE_X48Y46.X       Tilo                  0.759   N258
                                                       U3/ALU_UNIT/SREG<2>405_SW0
    SLICE_X46Y46.G1      net (fanout=1)        0.408   N258
    SLICE_X46Y46.Y       Tilo                  0.759   U3/ALU_FLAGS_Reg/DataOutSignal<2>
                                                       U3/ALU_UNIT/SREG<2>419
    SLICE_X46Y46.F4      net (fanout=1)        0.023   U3/ALU_UNIT/SREG<2>419/O
    SLICE_X46Y46.CLK     Tfck                  0.892   U3/ALU_FLAGS_Reg/DataOutSignal<2>
                                                       U3/ALU_UNIT/SREG<2>447
                                                       U3/ALU_FLAGS_Reg/DataOutSignal_2
    -------------------------------------------------  ---------------------------
    Total                                     14.499ns (8.714ns logic, 5.785ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/RA_DC1_Reg/Dout_1 (FF)
  Destination:          U3/ALU_FLAGS_Reg/DataOutSignal_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.490ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.096 - 0.124)
  Source Clock:         CLK_IBUFG falling at 10.000ns
  Destination Clock:    CLK_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U3/RA_DC1_Reg/Dout_1 to U3/ALU_FLAGS_Reg/DataOutSignal_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y46.XQ      Tcko                  0.591   U3/RA_DC1_Reg/Dout<1>
                                                       U3/RA_DC1_Reg/Dout_1
    SLICE_X32Y46.F1      net (fanout=3)        0.573   U3/RA_DC1_Reg/Dout<1>
    SLICE_X32Y46.X       Tilo                  0.759   U3/DCCTL/OP2_cmp_eq0001426
                                                       U3/DCCTL/OP2_cmp_eq0001426
    SLICE_X37Y49.F4      net (fanout=2)        0.568   U3/DCCTL/OP2_cmp_eq0001426
    SLICE_X37Y49.X       Tilo                  0.704   N138
                                                       U3/DCCTL/OP2_SEL<1>_SW1
    SLICE_X38Y48.G3      net (fanout=1)        0.345   N138
    SLICE_X38Y48.Y       Tilo                  0.759   N273
                                                       U3/DCCTL/OP2_SEL<1>
    SLICE_X42Y45.BX      net (fanout=16)       0.736   U3/OP2_SEL<1>
    SLICE_X42Y45.X       Tbxx                  0.806   DST_ADR<0>
                                                       U3/Mmux_RB_OUT_2_f5
    SLICE_X40Y42.G1      net (fanout=91)       0.936   DST_ADR<0>
    SLICE_X40Y42.Y       Tilo                  0.759   N78
                                                       U3/ALU_UNIT/shift_unit/Sh85_SW1
    SLICE_X44Y41.G4      net (fanout=1)        0.633   N63
    SLICE_X44Y41.X       Tif5x                 1.152   U3/ALU_UNIT/shift_unit/shift_result<11>33
                                                       U3/ALU_UNIT/shift_unit/shift_result<11>33_F
                                                       U3/ALU_UNIT/shift_unit/shift_result<11>33
    SLICE_X46Y49.G3      net (fanout=1)        0.812   U3/ALU_UNIT/shift_unit/shift_result<11>33
    SLICE_X46Y49.X       Tif5x                 1.152   U3/ALU_UNIT/SHIFT<11>
                                                       U3/ALU_UNIT/shift_unit/shift_result<11>88_F
                                                       U3/ALU_UNIT/shift_unit/shift_result<11>88
    SLICE_X48Y46.F3      net (fanout=2)        0.364   U3/ALU_UNIT/SHIFT<11>
    SLICE_X48Y46.X       Tilo                  0.759   N258
                                                       U3/ALU_UNIT/SREG<2>405_SW0
    SLICE_X46Y46.G1      net (fanout=1)        0.408   N258
    SLICE_X46Y46.Y       Tilo                  0.759   U3/ALU_FLAGS_Reg/DataOutSignal<2>
                                                       U3/ALU_UNIT/SREG<2>419
    SLICE_X46Y46.F4      net (fanout=1)        0.023   U3/ALU_UNIT/SREG<2>419/O
    SLICE_X46Y46.CLK     Tfck                  0.892   U3/ALU_FLAGS_Reg/DataOutSignal<2>
                                                       U3/ALU_UNIT/SREG<2>447
                                                       U3/ALU_FLAGS_Reg/DataOutSignal_2
    -------------------------------------------------  ---------------------------
    Total                                     14.490ns (9.092ns logic, 5.398ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Paths for end point U3/ALU_FLAGS_Reg/DataOutSignal_0 (SLICE_X48Y52.F4), 19266 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/OP3_Reg/Dout_3 (FF)
  Destination:          U3/ALU_FLAGS_Reg/DataOutSignal_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.966ns (Levels of Logic = 8)
  Clock Path Skew:      -0.034ns (0.021 - 0.055)
  Source Clock:         CLK_IBUFG falling at 10.000ns
  Destination Clock:    CLK_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U3/OP3_Reg/Dout_3 to U3/ALU_FLAGS_Reg/DataOutSignal_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y49.XQ      Tcko                  0.591   U3/OP3_Reg/Dout<3>
                                                       U3/OP3_Reg/Dout_3
    SLICE_X34Y48.G2      net (fanout=46)       0.707   U3/OP3_Reg/Dout<3>
    SLICE_X34Y48.Y       Tilo                  0.759   N154
                                                       U3/DCCTL/OP2_SEL<1>_SW0_1
    SLICE_X35Y45.BX      net (fanout=27)       1.218   U3/DCCTL/OP2_SEL<1>_SW0
    SLICE_X35Y45.X       Tbxx                  0.739   N219
                                                       U3/DCCTL/OP2_SEL<0>_SW61_f5
    SLICE_X42Y44.F1      net (fanout=1)        1.072   N219
    SLICE_X42Y44.X       Tif5x                 1.152   DST_ADR<1>
                                                       U3/Mmux_RB_OUT_37
                                                       U3/Mmux_RB_OUT_2_f5_6
    SLICE_X42Y41.BX      net (fanout=62)       1.514   DST_ADR<1>
    SLICE_X42Y41.X       Tbxx                  0.806   U3/ALU_UNIT/shift_unit/Sh85
                                                       U3/ALU_UNIT/shift_unit/Sh85
    SLICE_X48Y51.G1      net (fanout=3)        1.641   U3/ALU_UNIT/shift_unit/Sh85
    SLICE_X48Y51.X       Tif5x                 1.152   U3/ALU_UNIT/SREG<0>114
                                                       U3/ALU_UNIT/SREG<0>114_F
                                                       U3/ALU_UNIT/SREG<0>114
    SLICE_X49Y51.F3      net (fanout=1)        0.023   U3/ALU_UNIT/SREG<0>114
    SLICE_X49Y51.X       Tilo                  0.704   U3/ALU_UNIT/SREG<0>136
                                                       U3/ALU_UNIT/SREG<0>136
    SLICE_X49Y53.F3      net (fanout=1)        0.269   U3/ALU_UNIT/SREG<0>136
    SLICE_X49Y53.X       Tilo                  0.704   U3/ALU_UNIT/SREG<0>220
                                                       U3/ALU_UNIT/SREG<0>220
    SLICE_X48Y52.F4      net (fanout=1)        0.023   U3/ALU_UNIT/SREG<0>220
    SLICE_X48Y52.CLK     Tfck                  0.892   U3/ALU_FLAGS_Reg/DataOutSignal<0>
                                                       U3/ALU_UNIT/SREG<0>365
                                                       U3/ALU_FLAGS_Reg/DataOutSignal_0
    -------------------------------------------------  ---------------------------
    Total                                     13.966ns (7.499ns logic, 6.467ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/RA4ADR_Reg/Dout_0 (FF)
  Destination:          U3/ALU_FLAGS_Reg/DataOutSignal_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.857ns (Levels of Logic = 8)
  Clock Path Skew:      -0.036ns (0.088 - 0.124)
  Source Clock:         CLK_IBUFG falling at 10.000ns
  Destination Clock:    CLK_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U3/RA4ADR_Reg/Dout_0 to U3/ALU_FLAGS_Reg/DataOutSignal_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y44.YQ      Tcko                  0.652   U3/RA4ADR_Reg/Dout<1>
                                                       U3/RA4ADR_Reg/Dout_0
    SLICE_X32Y46.G2      net (fanout=7)        0.572   U3/RA4ADR_Reg/Dout<0>
    SLICE_X32Y46.Y       Tilo                  0.759   U3/DCCTL/OP2_cmp_eq0001426
                                                       U3/DCCTL/OP2_cmp_eq0000426
    SLICE_X35Y45.G4      net (fanout=23)       0.897   U3/DCCTL/OP2_cmp_eq0000426
    SLICE_X35Y45.X       Tif5x                 1.025   N219
                                                       U3/DCCTL/OP2_SEL<0>_SW611
                                                       U3/DCCTL/OP2_SEL<0>_SW61_f5
    SLICE_X42Y44.F1      net (fanout=1)        1.072   N219
    SLICE_X42Y44.X       Tif5x                 1.152   DST_ADR<1>
                                                       U3/Mmux_RB_OUT_37
                                                       U3/Mmux_RB_OUT_2_f5_6
    SLICE_X42Y41.BX      net (fanout=62)       1.514   DST_ADR<1>
    SLICE_X42Y41.X       Tbxx                  0.806   U3/ALU_UNIT/shift_unit/Sh85
                                                       U3/ALU_UNIT/shift_unit/Sh85
    SLICE_X48Y51.G1      net (fanout=3)        1.641   U3/ALU_UNIT/shift_unit/Sh85
    SLICE_X48Y51.X       Tif5x                 1.152   U3/ALU_UNIT/SREG<0>114
                                                       U3/ALU_UNIT/SREG<0>114_F
                                                       U3/ALU_UNIT/SREG<0>114
    SLICE_X49Y51.F3      net (fanout=1)        0.023   U3/ALU_UNIT/SREG<0>114
    SLICE_X49Y51.X       Tilo                  0.704   U3/ALU_UNIT/SREG<0>136
                                                       U3/ALU_UNIT/SREG<0>136
    SLICE_X49Y53.F3      net (fanout=1)        0.269   U3/ALU_UNIT/SREG<0>136
    SLICE_X49Y53.X       Tilo                  0.704   U3/ALU_UNIT/SREG<0>220
                                                       U3/ALU_UNIT/SREG<0>220
    SLICE_X48Y52.F4      net (fanout=1)        0.023   U3/ALU_UNIT/SREG<0>220
    SLICE_X48Y52.CLK     Tfck                  0.892   U3/ALU_FLAGS_Reg/DataOutSignal<0>
                                                       U3/ALU_UNIT/SREG<0>365
                                                       U3/ALU_FLAGS_Reg/DataOutSignal_0
    -------------------------------------------------  ---------------------------
    Total                                     13.857ns (7.846ns logic, 6.011ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/OP3_Reg/Dout_0 (FF)
  Destination:          U3/ALU_FLAGS_Reg/DataOutSignal_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.836ns (Levels of Logic = 8)
  Clock Path Skew:      -0.033ns (0.021 - 0.054)
  Source Clock:         CLK_IBUFG falling at 10.000ns
  Destination Clock:    CLK_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U3/OP3_Reg/Dout_0 to U3/ALU_FLAGS_Reg/DataOutSignal_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y50.YQ      Tcko                  0.652   U3/OP3_Reg/Dout<1>
                                                       U3/OP3_Reg/Dout_0
    SLICE_X34Y48.G3      net (fanout=16)       0.516   U3/OP3_Reg/Dout<0>
    SLICE_X34Y48.Y       Tilo                  0.759   N154
                                                       U3/DCCTL/OP2_SEL<1>_SW0_1
    SLICE_X35Y45.BX      net (fanout=27)       1.218   U3/DCCTL/OP2_SEL<1>_SW0
    SLICE_X35Y45.X       Tbxx                  0.739   N219
                                                       U3/DCCTL/OP2_SEL<0>_SW61_f5
    SLICE_X42Y44.F1      net (fanout=1)        1.072   N219
    SLICE_X42Y44.X       Tif5x                 1.152   DST_ADR<1>
                                                       U3/Mmux_RB_OUT_37
                                                       U3/Mmux_RB_OUT_2_f5_6
    SLICE_X42Y41.BX      net (fanout=62)       1.514   DST_ADR<1>
    SLICE_X42Y41.X       Tbxx                  0.806   U3/ALU_UNIT/shift_unit/Sh85
                                                       U3/ALU_UNIT/shift_unit/Sh85
    SLICE_X48Y51.G1      net (fanout=3)        1.641   U3/ALU_UNIT/shift_unit/Sh85
    SLICE_X48Y51.X       Tif5x                 1.152   U3/ALU_UNIT/SREG<0>114
                                                       U3/ALU_UNIT/SREG<0>114_F
                                                       U3/ALU_UNIT/SREG<0>114
    SLICE_X49Y51.F3      net (fanout=1)        0.023   U3/ALU_UNIT/SREG<0>114
    SLICE_X49Y51.X       Tilo                  0.704   U3/ALU_UNIT/SREG<0>136
                                                       U3/ALU_UNIT/SREG<0>136
    SLICE_X49Y53.F3      net (fanout=1)        0.269   U3/ALU_UNIT/SREG<0>136
    SLICE_X49Y53.X       Tilo                  0.704   U3/ALU_UNIT/SREG<0>220
                                                       U3/ALU_UNIT/SREG<0>220
    SLICE_X48Y52.F4      net (fanout=1)        0.023   U3/ALU_UNIT/SREG<0>220
    SLICE_X48Y52.CLK     Tfck                  0.892   U3/ALU_FLAGS_Reg/DataOutSignal<0>
                                                       U3/ALU_UNIT/SREG<0>365
                                                       U3/ALU_FLAGS_Reg/DataOutSignal_0
    -------------------------------------------------  ---------------------------
    Total                                     13.836ns (7.560ns logic, 6.276ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point U3/ALU_FLAGS_Reg/DataOutSignal_2 (SLICE_X46Y46.F1), 16925 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/OP3_Reg/Dout_3 (FF)
  Destination:          U3/ALU_FLAGS_Reg/DataOutSignal_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.885ns (Levels of Logic = 8)
  Clock Path Skew:      -0.026ns (0.029 - 0.055)
  Source Clock:         CLK_IBUFG falling at 10.000ns
  Destination Clock:    CLK_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U3/OP3_Reg/Dout_3 to U3/ALU_FLAGS_Reg/DataOutSignal_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y49.XQ      Tcko                  0.591   U3/OP3_Reg/Dout<3>
                                                       U3/OP3_Reg/Dout_3
    SLICE_X34Y48.G2      net (fanout=46)       0.707   U3/OP3_Reg/Dout<3>
    SLICE_X34Y48.Y       Tilo                  0.759   N154
                                                       U3/DCCTL/OP2_SEL<1>_SW0_1
    SLICE_X35Y45.BX      net (fanout=27)       1.218   U3/DCCTL/OP2_SEL<1>_SW0
    SLICE_X35Y45.X       Tbxx                  0.739   N219
                                                       U3/DCCTL/OP2_SEL<0>_SW61_f5
    SLICE_X42Y44.F1      net (fanout=1)        1.072   N219
    SLICE_X42Y44.X       Tif5x                 1.152   DST_ADR<1>
                                                       U3/Mmux_RB_OUT_37
                                                       U3/Mmux_RB_OUT_2_f5_6
    SLICE_X44Y48.F3      net (fanout=62)       1.080   DST_ADR<1>
    SLICE_X44Y48.X       Tilo                  0.759   U3/ALU_UNIT/shift_unit/shift_result<1>26
                                                       U3/ALU_UNIT/shift_unit/shift_result<1>26
    SLICE_X45Y40.G1      net (fanout=1)        1.400   U3/ALU_UNIT/shift_unit/shift_result<1>26
    SLICE_X45Y40.X       Tif5x                 1.025   U3/ALU_UNIT/shift_unit/shift_result<1>102
                                                       U3/ALU_UNIT/shift_unit/shift_result<1>102_F
                                                       U3/ALU_UNIT/shift_unit/shift_result<1>102
    SLICE_X47Y40.F4      net (fanout=1)        0.343   U3/ALU_UNIT/shift_unit/shift_result<1>102
    SLICE_X47Y40.X       Tilo                  0.704   U3/ALU_UNIT/SHIFT<1>
                                                       U3/ALU_UNIT/shift_unit/shift_result<1>161
    SLICE_X46Y42.F3      net (fanout=2)        0.314   U3/ALU_UNIT/SHIFT<1>
    SLICE_X46Y42.X       Tilo                  0.759   U3/ALU_UNIT/SREG<2>362
                                                       U3/ALU_UNIT/SREG<2>362
    SLICE_X46Y46.F1      net (fanout=1)        0.371   U3/ALU_UNIT/SREG<2>362
    SLICE_X46Y46.CLK     Tfck                  0.892   U3/ALU_FLAGS_Reg/DataOutSignal<2>
                                                       U3/ALU_UNIT/SREG<2>447
                                                       U3/ALU_FLAGS_Reg/DataOutSignal_2
    -------------------------------------------------  ---------------------------
    Total                                     13.885ns (7.380ns logic, 6.505ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/OP3_Reg/Dout_3 (FF)
  Destination:          U3/ALU_FLAGS_Reg/DataOutSignal_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.881ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.029 - 0.055)
  Source Clock:         CLK_IBUFG falling at 10.000ns
  Destination Clock:    CLK_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U3/OP3_Reg/Dout_3 to U3/ALU_FLAGS_Reg/DataOutSignal_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y49.XQ      Tcko                  0.591   U3/OP3_Reg/Dout<3>
                                                       U3/OP3_Reg/Dout_3
    SLICE_X34Y48.G2      net (fanout=46)       0.707   U3/OP3_Reg/Dout<3>
    SLICE_X34Y48.Y       Tilo                  0.759   N154
                                                       U3/DCCTL/OP2_SEL<1>_SW0_1
    SLICE_X35Y45.BX      net (fanout=27)       1.218   U3/DCCTL/OP2_SEL<1>_SW0
    SLICE_X35Y45.X       Tbxx                  0.739   N219
                                                       U3/DCCTL/OP2_SEL<0>_SW61_f5
    SLICE_X42Y44.F1      net (fanout=1)        1.072   N219
    SLICE_X42Y44.X       Tif5x                 1.152   DST_ADR<1>
                                                       U3/Mmux_RB_OUT_37
                                                       U3/Mmux_RB_OUT_2_f5_6
    SLICE_X42Y40.BX      net (fanout=62)       1.514   DST_ADR<1>
    SLICE_X42Y40.X       Tbxx                  0.806   U3/ALU_UNIT/shift_unit/Sh11
                                                       U3/ALU_UNIT/shift_unit/Sh11
    SLICE_X46Y40.G3      net (fanout=2)        0.606   U3/ALU_UNIT/shift_unit/Sh11
    SLICE_X46Y40.Y       Tilo                  0.759   U3/ALU_UNIT/shift_unit/shift_result<3>103
                                                       U3/ALU_UNIT/shift_unit/shift_result<3>73
    SLICE_X46Y40.F4      net (fanout=1)        0.023   U3/ALU_UNIT/shift_unit/shift_result<3>73/O
    SLICE_X46Y40.X       Tilo                  0.759   U3/ALU_UNIT/shift_unit/shift_result<3>103
                                                       U3/ALU_UNIT/shift_unit/shift_result<3>103
    SLICE_X46Y42.G1      net (fanout=1)        0.371   U3/ALU_UNIT/shift_unit/shift_result<3>103
    SLICE_X46Y42.Y       Tilo                  0.759   U3/ALU_UNIT/SREG<2>362
                                                       U3/ALU_UNIT/shift_unit/shift_result<3>161
    SLICE_X46Y42.F4      net (fanout=2)        0.024   U3/ALU_UNIT/SHIFT<3>
    SLICE_X46Y42.X       Tilo                  0.759   U3/ALU_UNIT/SREG<2>362
                                                       U3/ALU_UNIT/SREG<2>362
    SLICE_X46Y46.F1      net (fanout=1)        0.371   U3/ALU_UNIT/SREG<2>362
    SLICE_X46Y46.CLK     Tfck                  0.892   U3/ALU_FLAGS_Reg/DataOutSignal<2>
                                                       U3/ALU_UNIT/SREG<2>447
                                                       U3/ALU_FLAGS_Reg/DataOutSignal_2
    -------------------------------------------------  ---------------------------
    Total                                     13.881ns (7.975ns logic, 5.906ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/RA4ADR_Reg/Dout_0 (FF)
  Destination:          U3/ALU_FLAGS_Reg/DataOutSignal_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.776ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.096 - 0.124)
  Source Clock:         CLK_IBUFG falling at 10.000ns
  Destination Clock:    CLK_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U3/RA4ADR_Reg/Dout_0 to U3/ALU_FLAGS_Reg/DataOutSignal_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y44.YQ      Tcko                  0.652   U3/RA4ADR_Reg/Dout<1>
                                                       U3/RA4ADR_Reg/Dout_0
    SLICE_X32Y46.G2      net (fanout=7)        0.572   U3/RA4ADR_Reg/Dout<0>
    SLICE_X32Y46.Y       Tilo                  0.759   U3/DCCTL/OP2_cmp_eq0001426
                                                       U3/DCCTL/OP2_cmp_eq0000426
    SLICE_X35Y45.G4      net (fanout=23)       0.897   U3/DCCTL/OP2_cmp_eq0000426
    SLICE_X35Y45.X       Tif5x                 1.025   N219
                                                       U3/DCCTL/OP2_SEL<0>_SW611
                                                       U3/DCCTL/OP2_SEL<0>_SW61_f5
    SLICE_X42Y44.F1      net (fanout=1)        1.072   N219
    SLICE_X42Y44.X       Tif5x                 1.152   DST_ADR<1>
                                                       U3/Mmux_RB_OUT_37
                                                       U3/Mmux_RB_OUT_2_f5_6
    SLICE_X44Y48.F3      net (fanout=62)       1.080   DST_ADR<1>
    SLICE_X44Y48.X       Tilo                  0.759   U3/ALU_UNIT/shift_unit/shift_result<1>26
                                                       U3/ALU_UNIT/shift_unit/shift_result<1>26
    SLICE_X45Y40.G1      net (fanout=1)        1.400   U3/ALU_UNIT/shift_unit/shift_result<1>26
    SLICE_X45Y40.X       Tif5x                 1.025   U3/ALU_UNIT/shift_unit/shift_result<1>102
                                                       U3/ALU_UNIT/shift_unit/shift_result<1>102_F
                                                       U3/ALU_UNIT/shift_unit/shift_result<1>102
    SLICE_X47Y40.F4      net (fanout=1)        0.343   U3/ALU_UNIT/shift_unit/shift_result<1>102
    SLICE_X47Y40.X       Tilo                  0.704   U3/ALU_UNIT/SHIFT<1>
                                                       U3/ALU_UNIT/shift_unit/shift_result<1>161
    SLICE_X46Y42.F3      net (fanout=2)        0.314   U3/ALU_UNIT/SHIFT<1>
    SLICE_X46Y42.X       Tilo                  0.759   U3/ALU_UNIT/SREG<2>362
                                                       U3/ALU_UNIT/SREG<2>362
    SLICE_X46Y46.F1      net (fanout=1)        0.371   U3/ALU_UNIT/SREG<2>362
    SLICE_X46Y46.CLK     Tfck                  0.892   U3/ALU_FLAGS_Reg/DataOutSignal<2>
                                                       U3/ALU_UNIT/SREG<2>447
                                                       U3/ALU_FLAGS_Reg/DataOutSignal_2
    -------------------------------------------------  ---------------------------
    Total                                     13.776ns (7.727ns logic, 6.049ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_IBUFG1" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U1/U5/Mrom_DATA_rom0000.A (RAMB16_X1Y2.ADDRA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/U2/vcounter_1 (FF)
  Destination:          U1/U5/Mrom_DATA_rom0000.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.822ns (Levels of Logic = 0)
  Clock Path Skew:      1.548ns (1.648 - 0.100)
  Source Clock:         U1/PCLK rising at 0.000ns
  Destination Clock:    CLK_IBUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U1/U2/vcounter_1 to U1/U5/Mrom_DATA_rom0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y21.YQ      Tcko                  0.470   U1/U2/vcounter<0>
                                                       U1/U2/vcounter_1
    RAMB16_X1Y2.ADDRA4   net (fanout=4)        1.483   U1/U2/vcounter<1>
    RAMB16_X1Y2.CLKA     Tbcka       (-Th)     0.131   U1/U5/Mrom_DATA_rom0000
                                                       U1/U5/Mrom_DATA_rom0000.A
    -------------------------------------------------  ---------------------------
    Total                                      1.822ns (0.339ns logic, 1.483ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point U1/U5/Mrom_DATA_rom0000.A (RAMB16_X1Y2.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/U2/vcounter_2 (FF)
  Destination:          U1/U5/Mrom_DATA_rom0000.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.861ns (Levels of Logic = 0)
  Clock Path Skew:      1.566ns (1.648 - 0.082)
  Source Clock:         U1/PCLK rising at 0.000ns
  Destination Clock:    CLK_IBUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U1/U2/vcounter_2 to U1/U5/Mrom_DATA_rom0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y22.XQ      Tcko                  0.473   U1/U2/vcounter<2>
                                                       U1/U2/vcounter_2
    RAMB16_X1Y2.ADDRA5   net (fanout=5)        1.519   U1/U2/vcounter<2>
    RAMB16_X1Y2.CLKA     Tbcka       (-Th)     0.131   U1/U5/Mrom_DATA_rom0000
                                                       U1/U5/Mrom_DATA_rom0000.A
    -------------------------------------------------  ---------------------------
    Total                                      1.861ns (0.342ns logic, 1.519ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B (RAMB16_X1Y3.ADDRB4), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.656ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/U2/hcounter_5 (FF)
  Destination:          U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.228ns (Levels of Logic = 1)
  Clock Path Skew:      1.572ns (1.651 - 0.079)
  Source Clock:         U1/PCLK rising at 0.000ns
  Destination Clock:    CLK_IBUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U1/U2/hcounter_5 to U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y28.YQ      Tcko                  0.470   U1/U2/hcounter<4>
                                                       U1/U2/hcounter_5
    SLICE_X55Y30.F3      net (fanout=4)        0.541   U1/U2/hcounter<5>
    SLICE_X55Y30.X       Topx                  0.848   U1/VGA_ADR<2>
                                                       U1/Madd_VGA_ADR_Madd_lut<2>
                                                       U1/Madd_VGA_ADR_Madd_xor<2>
    RAMB16_X1Y3.ADDRB4   net (fanout=2)        0.500   U1/VGA_ADR<2>
    RAMB16_X1Y3.CLKB     Tbcka       (-Th)     0.131   U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      2.228ns (1.187ns logic, 1.041ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/U2/hcounter_3 (FF)
  Destination:          U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.735ns (Levels of Logic = 2)
  Clock Path Skew:      1.570ns (1.651 - 0.081)
  Source Clock:         U1/PCLK rising at 0.000ns
  Destination Clock:    CLK_IBUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U1/U2/hcounter_3 to U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y27.YQ      Tcko                  0.470   U1/U2/hcounter<2>
                                                       U1/U2/hcounter_3
    SLICE_X55Y29.F3      net (fanout=4)        0.596   U1/U2/hcounter<3>
    SLICE_X55Y29.COUT    Topcyf                0.930   U1/VGA_ADR<0>
                                                       U1/Madd_VGA_ADR_Madd_lut<0>
                                                       U1/Madd_VGA_ADR_Madd_cy<0>
                                                       U1/Madd_VGA_ADR_Madd_cy<1>
    SLICE_X55Y30.CIN     net (fanout=1)        0.000   U1/Madd_VGA_ADR_Madd_cy<1>
    SLICE_X55Y30.X       Tcinx                 0.370   U1/VGA_ADR<2>
                                                       U1/Madd_VGA_ADR_Madd_xor<2>
    RAMB16_X1Y3.ADDRB4   net (fanout=2)        0.500   U1/VGA_ADR<2>
    RAMB16_X1Y3.CLKB     Tbcka       (-Th)     0.131   U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (1.639ns logic, 1.096ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/U2/hcounter_4 (FF)
  Destination:          U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.929ns (Levels of Logic = 2)
  Clock Path Skew:      1.572ns (1.651 - 0.079)
  Source Clock:         U1/PCLK rising at 0.000ns
  Destination Clock:    CLK_IBUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U1/U2/hcounter_4 to U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y28.XQ      Tcko                  0.473   U1/U2/hcounter<4>
                                                       U1/U2/hcounter_4
    SLICE_X55Y29.G1      net (fanout=4)        0.916   U1/U2/hcounter<4>
    SLICE_X55Y29.COUT    Topcyg                0.801   U1/VGA_ADR<0>
                                                       U1/Madd_VGA_ADR_Madd_lut<1>
                                                       U1/Madd_VGA_ADR_Madd_cy<1>
    SLICE_X55Y30.CIN     net (fanout=1)        0.000   U1/Madd_VGA_ADR_Madd_cy<1>
    SLICE_X55Y30.X       Tcinx                 0.370   U1/VGA_ADR<2>
                                                       U1/Madd_VGA_ADR_Madd_xor<2>
    RAMB16_X1Y3.ADDRB4   net (fanout=2)        0.500   U1/VGA_ADR<2>
    RAMB16_X1Y3.CLKB     Tbcka       (-Th)     0.131   U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      2.929ns (1.513ns logic, 1.416ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_IBUFG1" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.786ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.214ns (311.139MHz) (Tdcmpco)
  Physical resource: U1/U1/CLKDLL_inst/DCM_SP/CLK2X
  Logical resource: U1/U1/CLKDLL_inst/DCM_SP/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: U1/U1/CLK_D
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: U1/U1/CLKDLL_inst/DCM_SP/CLKIN
  Logical resource: U1/U1/CLKDLL_inst/DCM_SP/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_IBUFG1
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: U1/U1/CLKDLL_inst/DCM_SP/CLKIN
  Logical resource: U1/U1/CLKDLL_inst/DCM_SP/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_IBUFG1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "U1/PCLK1" derived from  NET 
"CLK_IBUFG1" PERIOD = 20 ns HIGH 50%;  multiplied by 2.00 to 40 nS and duty 
cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 561 paths analyzed, 79 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.018ns.
--------------------------------------------------------------------------------

Paths for end point U1/U2/hcounter_0 (SLICE_X51Y26.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/BTN_3/OUTPUT (FF)
  Destination:          U1/U2/hcounter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.945ns (Levels of Logic = 1)
  Clock Path Skew:      -1.564ns (0.081 - 1.645)
  Source Clock:         CLK_IBUFG rising at 20.000ns
  Destination Clock:    U1/PCLK rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U2/BTN_3/OUTPUT to U1/U2/hcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.YQ      Tcko                  0.652   U2/BTN_3/OUTPUT
                                                       U2/BTN_3/OUTPUT
    SLICE_X48Y26.F2      net (fanout=115)      2.455   U2/BTN_3/OUTPUT
    SLICE_X48Y26.X       Tilo                  0.759   U1/U2/hcounter_or0000
                                                       U1/U2/hcounter_or00001
    SLICE_X51Y26.SR      net (fanout=5)        1.169   U1/U2/hcounter_or0000
    SLICE_X51Y26.CLK     Tsrck                 0.910   U1/U2/hcounter<0>
                                                       U1/U2/hcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      5.945ns (2.321ns logic, 3.624ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/U2/hcounter_6 (FF)
  Destination:          U1/U2/hcounter_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.526ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U1/PCLK rising at 0.000ns
  Destination Clock:    U1/PCLK rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U1/U2/hcounter_6 to U1/U2/hcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.XQ      Tcko                  0.591   U1/U2/hcounter<6>
                                                       U1/U2/hcounter_6
    SLICE_X50Y29.F1      net (fanout=4)        1.081   U1/U2/hcounter<6>
    SLICE_X50Y29.X       Tilo                  0.759   U1/U2/vcounter_cmp_eq000032
                                                       U1/U2/vcounter_cmp_eq000032
    SLICE_X48Y26.G1      net (fanout=1)        0.446   U1/U2/vcounter_cmp_eq000032
    SLICE_X48Y26.Y       Tilo                  0.759   U1/U2/hcounter_or0000
                                                       U1/U2/vcounter_cmp_eq000034
    SLICE_X48Y26.F4      net (fanout=7)        0.052   U1/U2/vcounter_cmp_eq0000
    SLICE_X48Y26.X       Tilo                  0.759   U1/U2/hcounter_or0000
                                                       U1/U2/hcounter_or00001
    SLICE_X51Y26.SR      net (fanout=5)        1.169   U1/U2/hcounter_or0000
    SLICE_X51Y26.CLK     Tsrck                 0.910   U1/U2/hcounter<0>
                                                       U1/U2/hcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      6.526ns (3.778ns logic, 2.748ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/U2/hcounter_0 (FF)
  Destination:          U1/U2/hcounter_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.389ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U1/PCLK rising at 0.000ns
  Destination Clock:    U1/PCLK rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U1/U2/hcounter_0 to U1/U2/hcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y26.XQ      Tcko                  0.591   U1/U2/hcounter<0>
                                                       U1/U2/hcounter_0
    SLICE_X50Y26.G4      net (fanout=6)        0.956   U1/U2/hcounter<0>
    SLICE_X50Y26.Y       Tilo                  0.759   U1/U4/SEL1<2>
                                                       U1/U2/vcounter_cmp_eq000013
    SLICE_X48Y26.G2      net (fanout=1)        0.434   U1/U2/vcounter_cmp_eq000013
    SLICE_X48Y26.Y       Tilo                  0.759   U1/U2/hcounter_or0000
                                                       U1/U2/vcounter_cmp_eq000034
    SLICE_X48Y26.F4      net (fanout=7)        0.052   U1/U2/vcounter_cmp_eq0000
    SLICE_X48Y26.X       Tilo                  0.759   U1/U2/hcounter_or0000
                                                       U1/U2/hcounter_or00001
    SLICE_X51Y26.SR      net (fanout=5)        1.169   U1/U2/hcounter_or0000
    SLICE_X51Y26.CLK     Tsrck                 0.910   U1/U2/hcounter<0>
                                                       U1/U2/hcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      6.389ns (3.778ns logic, 2.611ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point U1/U2/hcounter_1 (SLICE_X51Y26.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/BTN_3/OUTPUT (FF)
  Destination:          U1/U2/hcounter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.945ns (Levels of Logic = 1)
  Clock Path Skew:      -1.564ns (0.081 - 1.645)
  Source Clock:         CLK_IBUFG rising at 20.000ns
  Destination Clock:    U1/PCLK rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U2/BTN_3/OUTPUT to U1/U2/hcounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.YQ      Tcko                  0.652   U2/BTN_3/OUTPUT
                                                       U2/BTN_3/OUTPUT
    SLICE_X48Y26.F2      net (fanout=115)      2.455   U2/BTN_3/OUTPUT
    SLICE_X48Y26.X       Tilo                  0.759   U1/U2/hcounter_or0000
                                                       U1/U2/hcounter_or00001
    SLICE_X51Y26.SR      net (fanout=5)        1.169   U1/U2/hcounter_or0000
    SLICE_X51Y26.CLK     Tsrck                 0.910   U1/U2/hcounter<0>
                                                       U1/U2/hcounter_1
    -------------------------------------------------  ---------------------------
    Total                                      5.945ns (2.321ns logic, 3.624ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/U2/hcounter_6 (FF)
  Destination:          U1/U2/hcounter_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.526ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U1/PCLK rising at 0.000ns
  Destination Clock:    U1/PCLK rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U1/U2/hcounter_6 to U1/U2/hcounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.XQ      Tcko                  0.591   U1/U2/hcounter<6>
                                                       U1/U2/hcounter_6
    SLICE_X50Y29.F1      net (fanout=4)        1.081   U1/U2/hcounter<6>
    SLICE_X50Y29.X       Tilo                  0.759   U1/U2/vcounter_cmp_eq000032
                                                       U1/U2/vcounter_cmp_eq000032
    SLICE_X48Y26.G1      net (fanout=1)        0.446   U1/U2/vcounter_cmp_eq000032
    SLICE_X48Y26.Y       Tilo                  0.759   U1/U2/hcounter_or0000
                                                       U1/U2/vcounter_cmp_eq000034
    SLICE_X48Y26.F4      net (fanout=7)        0.052   U1/U2/vcounter_cmp_eq0000
    SLICE_X48Y26.X       Tilo                  0.759   U1/U2/hcounter_or0000
                                                       U1/U2/hcounter_or00001
    SLICE_X51Y26.SR      net (fanout=5)        1.169   U1/U2/hcounter_or0000
    SLICE_X51Y26.CLK     Tsrck                 0.910   U1/U2/hcounter<0>
                                                       U1/U2/hcounter_1
    -------------------------------------------------  ---------------------------
    Total                                      6.526ns (3.778ns logic, 2.748ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/U2/hcounter_0 (FF)
  Destination:          U1/U2/hcounter_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.389ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U1/PCLK rising at 0.000ns
  Destination Clock:    U1/PCLK rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U1/U2/hcounter_0 to U1/U2/hcounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y26.XQ      Tcko                  0.591   U1/U2/hcounter<0>
                                                       U1/U2/hcounter_0
    SLICE_X50Y26.G4      net (fanout=6)        0.956   U1/U2/hcounter<0>
    SLICE_X50Y26.Y       Tilo                  0.759   U1/U4/SEL1<2>
                                                       U1/U2/vcounter_cmp_eq000013
    SLICE_X48Y26.G2      net (fanout=1)        0.434   U1/U2/vcounter_cmp_eq000013
    SLICE_X48Y26.Y       Tilo                  0.759   U1/U2/hcounter_or0000
                                                       U1/U2/vcounter_cmp_eq000034
    SLICE_X48Y26.F4      net (fanout=7)        0.052   U1/U2/vcounter_cmp_eq0000
    SLICE_X48Y26.X       Tilo                  0.759   U1/U2/hcounter_or0000
                                                       U1/U2/hcounter_or00001
    SLICE_X51Y26.SR      net (fanout=5)        1.169   U1/U2/hcounter_or0000
    SLICE_X51Y26.CLK     Tsrck                 0.910   U1/U2/hcounter<0>
                                                       U1/U2/hcounter_1
    -------------------------------------------------  ---------------------------
    Total                                      6.389ns (3.778ns logic, 2.611ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point U1/U2/hcounter_2 (SLICE_X51Y27.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/BTN_3/OUTPUT (FF)
  Destination:          U1/U2/hcounter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.945ns (Levels of Logic = 1)
  Clock Path Skew:      -1.564ns (0.081 - 1.645)
  Source Clock:         CLK_IBUFG rising at 20.000ns
  Destination Clock:    U1/PCLK rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U2/BTN_3/OUTPUT to U1/U2/hcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.YQ      Tcko                  0.652   U2/BTN_3/OUTPUT
                                                       U2/BTN_3/OUTPUT
    SLICE_X48Y26.F2      net (fanout=115)      2.455   U2/BTN_3/OUTPUT
    SLICE_X48Y26.X       Tilo                  0.759   U1/U2/hcounter_or0000
                                                       U1/U2/hcounter_or00001
    SLICE_X51Y27.SR      net (fanout=5)        1.169   U1/U2/hcounter_or0000
    SLICE_X51Y27.CLK     Tsrck                 0.910   U1/U2/hcounter<2>
                                                       U1/U2/hcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      5.945ns (2.321ns logic, 3.624ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/U2/hcounter_6 (FF)
  Destination:          U1/U2/hcounter_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.526ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U1/PCLK rising at 0.000ns
  Destination Clock:    U1/PCLK rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U1/U2/hcounter_6 to U1/U2/hcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.XQ      Tcko                  0.591   U1/U2/hcounter<6>
                                                       U1/U2/hcounter_6
    SLICE_X50Y29.F1      net (fanout=4)        1.081   U1/U2/hcounter<6>
    SLICE_X50Y29.X       Tilo                  0.759   U1/U2/vcounter_cmp_eq000032
                                                       U1/U2/vcounter_cmp_eq000032
    SLICE_X48Y26.G1      net (fanout=1)        0.446   U1/U2/vcounter_cmp_eq000032
    SLICE_X48Y26.Y       Tilo                  0.759   U1/U2/hcounter_or0000
                                                       U1/U2/vcounter_cmp_eq000034
    SLICE_X48Y26.F4      net (fanout=7)        0.052   U1/U2/vcounter_cmp_eq0000
    SLICE_X48Y26.X       Tilo                  0.759   U1/U2/hcounter_or0000
                                                       U1/U2/hcounter_or00001
    SLICE_X51Y27.SR      net (fanout=5)        1.169   U1/U2/hcounter_or0000
    SLICE_X51Y27.CLK     Tsrck                 0.910   U1/U2/hcounter<2>
                                                       U1/U2/hcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      6.526ns (3.778ns logic, 2.748ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/U2/hcounter_0 (FF)
  Destination:          U1/U2/hcounter_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.389ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U1/PCLK rising at 0.000ns
  Destination Clock:    U1/PCLK rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U1/U2/hcounter_0 to U1/U2/hcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y26.XQ      Tcko                  0.591   U1/U2/hcounter<0>
                                                       U1/U2/hcounter_0
    SLICE_X50Y26.G4      net (fanout=6)        0.956   U1/U2/hcounter<0>
    SLICE_X50Y26.Y       Tilo                  0.759   U1/U4/SEL1<2>
                                                       U1/U2/vcounter_cmp_eq000013
    SLICE_X48Y26.G2      net (fanout=1)        0.434   U1/U2/vcounter_cmp_eq000013
    SLICE_X48Y26.Y       Tilo                  0.759   U1/U2/hcounter_or0000
                                                       U1/U2/vcounter_cmp_eq000034
    SLICE_X48Y26.F4      net (fanout=7)        0.052   U1/U2/vcounter_cmp_eq0000
    SLICE_X48Y26.X       Tilo                  0.759   U1/U2/hcounter_or0000
                                                       U1/U2/hcounter_or00001
    SLICE_X51Y27.SR      net (fanout=5)        1.169   U1/U2/hcounter_or0000
    SLICE_X51Y27.CLK     Tsrck                 0.910   U1/U2/hcounter<2>
                                                       U1/U2/hcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      6.389ns (3.778ns logic, 2.611ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "U1/PCLK1" derived from
 NET "CLK_IBUFG1" PERIOD = 20 ns HIGH 50%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point U1/U2/hcounter_2 (SLICE_X51Y27.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.667ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/U2/hcounter_2 (FF)
  Destination:          U1/U2/hcounter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.667ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U1/PCLK rising at 40.000ns
  Destination Clock:    U1/PCLK rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U1/U2/hcounter_2 to U1/U2/hcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y27.XQ      Tcko                  0.473   U1/U2/hcounter<2>
                                                       U1/U2/hcounter_2
    SLICE_X51Y27.F4      net (fanout=3)        0.393   U1/U2/hcounter<2>
    SLICE_X51Y27.CLK     Tckf        (-Th)    -0.801   U1/U2/hcounter<2>
                                                       U1/U2/hcounter<2>_rt
                                                       U1/U2/Mcount_hcounter_xor<2>
                                                       U1/U2/hcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      1.667ns (1.274ns logic, 0.393ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------

Paths for end point U1/U2/vcounter_6 (SLICE_X49Y24.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.671ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/U2/vcounter_6 (FF)
  Destination:          U1/U2/vcounter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.671ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U1/PCLK rising at 40.000ns
  Destination Clock:    U1/PCLK rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U1/U2/vcounter_6 to U1/U2/vcounter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y24.XQ      Tcko                  0.473   U1/U2/vcounter<6>
                                                       U1/U2/vcounter_6
    SLICE_X49Y24.F3      net (fanout=5)        0.397   U1/U2/vcounter<6>
    SLICE_X49Y24.CLK     Tckf        (-Th)    -0.801   U1/U2/vcounter<6>
                                                       U1/U2/vcounter<6>_rt
                                                       U1/U2/Mcount_vcounter_xor<6>
                                                       U1/U2/vcounter_6
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (1.274ns logic, 0.397ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------

Paths for end point U1/U2/hcounter_6 (SLICE_X51Y29.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.681ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/U2/hcounter_6 (FF)
  Destination:          U1/U2/hcounter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.681ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U1/PCLK rising at 40.000ns
  Destination Clock:    U1/PCLK rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U1/U2/hcounter_6 to U1/U2/hcounter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.XQ      Tcko                  0.473   U1/U2/hcounter<6>
                                                       U1/U2/hcounter_6
    SLICE_X51Y29.F3      net (fanout=4)        0.407   U1/U2/hcounter<6>
    SLICE_X51Y29.CLK     Tckf        (-Th)    -0.801   U1/U2/hcounter<6>
                                                       U1/U2/hcounter<6>_rt
                                                       U1/U2/Mcount_hcounter_xor<6>
                                                       U1/U2/hcounter_6
    -------------------------------------------------  ---------------------------
    Total                                      1.681ns (1.274ns logic, 0.407ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "U1/PCLK1" derived from
 NET "CLK_IBUFG1" PERIOD = 20 ns HIGH 50%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 33.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 6.249ns (160.026MHz) (Tdcmpdv)
  Physical resource: U1/U1/CLKDLL_inst/DCM_SP/CLKDV
  Logical resource: U1/U1/CLKDLL_inst/DCM_SP/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: U1/PCLK1
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: U1/U2/BLANK/CLK
  Logical resource: U1/U2/BLANK/CK
  Location pin: SLICE_X38Y24.CLK
  Clock network: U1/PCLK
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: U1/U2/BLANK/CLK
  Logical resource: U1/U2/BLANK/CK
  Location pin: SLICE_X38Y24.CLK
  Clock network: U1/PCLK
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLK_IBUFG1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLK_IBUFG1                     |     20.000ns|     29.054ns|      7.509ns|           46|            0|       271588|          561|
| U1/PCLK1                      |     40.000ns|     15.018ns|          N/A|            0|            0|          561|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.096|   14.527|    3.374|    9.493|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 46  Score: 106436  (Setup/Max: 106436, Hold: 0)

Constraints cover 272149 paths, 0 nets, and 5187 connections

Design statistics:
   Minimum period:  29.054ns{1}   (Maximum frequency:  34.419MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Apr 10 18:05:33 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 370 MB



