Synthesis report
Mon Jun 21 09:42:28 2021
Quartus Prime Version 21.1.0 Build 169 03/24/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Summary
  2. Synthesis Settings
  3. Synthesis Source Files Read
  4. Synthesis Partition Summary
  5. Parameter Settings for User Entity Instance: fsm
  6. Parameter Settings for User Entity Instance: display|MS_HR
  7. Parameter Settings for User Entity Instance: display|LS_HR
  8. Parameter Settings for User Entity Instance: display|MS_MIN
  9. Parameter Settings for User Entity Instance: display|LS_MIN
 10. Partition "root_partition" Resource Utilization by Entity
 11. State Machine - Summary
 12. State Machine - fsm|pre_state
 13. Registers Removed During Synthesis
 14. General Register Statistics for Partition "root_partition"
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Post-Synthesis Netlist Statistics for Partition "root_partition"
 17. Synthesis Resource Usage Summary for Partition "root_partition"
 18. Synthesis Messages



+---------------------------------------------------------------+
; Synthesis Summary                                             ;
+-----------------------+---------------------------------------+
; Synthesis Status      ; Successful - Mon Jun 21 09:42:28 2021 ;
; Revision Name         ; alarm_clock_top                       ;
; Top-level Entity Name ; alarm_clock_top                       ;
; Family                ; Cyclone 10 GX                         ;
+-----------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                        ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 10CX220YF780I5G    ;                    ;
; Top-level entity name                                                           ; alarm_clock_top    ; alarm_clock_top    ;
; Family name                                                                     ; Cyclone 10 GX      ; Cyclone 10 GX      ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Design Assistant include IP blocks                                              ; Off                ; Off                ;
; High fanout net threshold for RAM inference                                     ; 15                 ; 15                 ;
; Design Assistant limit on reported violations per rule                          ; 5000               ; 5000               ;
; Optimization Mode                                                               ; Balanced           ; Balanced           ;
; Allow Register Merging                                                          ; On                 ; On                 ;
; Allow Register Duplication                                                      ; On                 ; On                 ;
; Allow Register Retiming                                                         ; On                 ; On                 ;
; Allow RAM Retiming                                                              ; Off                ; Off                ;
; Allow DSP Retiming                                                              ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Auto               ; Auto               ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                ; 100                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
; Disable DSP Negate Inferencing                                                  ; Off                ; Off                ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Parameter Settings to ASCII                                              ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Source Assignments to ASCII                                              ; On                 ; On                 ;
; Report Resource Utilization by Entity to ASCII                                  ; On                 ; On                 ;
; Size of the Latch Report                                                        ; 100                ; 100                ;
; Enable VHDL static assertion support                                            ; Off                ; Off                ;
; Enable SystemVerilog static assertion support                                   ; Off                ; Off                ;
; Enable State Machines Inference                                                 ; On                 ; On                 ;
; Enable formal verification support during compilation                           ; Off                ; Off                ;
; Size of the PR Initial Conditions Report                                        ; 100                ; 100                ;
; Number of Registers with Ignored Power-Up Settings Reported in Synthesis Report ; 500                ; 500                ;
; Report PR Initial Values as Errors                                              ; Off                ; Off                ;
; Fractal Synthesis                                                               ; Off                ; Off                ;
; Synthesis Available Resource Multiplier                                         ; 1                  ; 1                  ;
; Message Level for Unconnected Output Ports                                      ; Warning            ; Warning            ;
; Pack Barrelshifters into Carry Chains for Better Area                           ; Auto               ; Auto               ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                      ;
+----------------------------------+------------------------+-----------------------------------------------------------------------------------------+---------+----------------------------------+
; File Name with User-Entered Path ; File Type              ; File Name with Absolute Path                                                            ; Library ; MD5                              ;
+----------------------------------+------------------------+-----------------------------------------------------------------------------------------+---------+----------------------------------+
; rtl/alarm_clock_top.v            ; User Verilog HDL File  ; C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/alarm_clock_top.v  ;         ; ad384db830a43342caacff0fec7d1930 ;
; rtl/aclk_timegen.v               ; User Verilog HDL File  ; C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_timegen.v     ;         ; 59884d34ce4c93bc456a3e331e6b335a ;
; rtl/aclk_lcd_driver.v            ; User Verilog HDL File  ; C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_driver.v  ;         ; 05b4be3c272b016f4e236b50c33840ae ;
; rtl/aclk_lcd_display.v           ; User Verilog HDL File  ; C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_display.v ;         ; b6b08a09709f004e58198c97886ffdc4 ;
; rtl/aclk_keyreg.v                ; User Verilog HDL File  ; C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_keyreg.v      ;         ; 5e4c2fe0aec34284b5e51416a74afdac ;
; rtl/aclk_counter.v               ; User Verilog HDL File  ; C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_counter.v     ;         ; 214c572db34bc9ef0941217de83c7837 ;
; rtl/aclk_controller.v            ; User Verilog HDL File  ; C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_controller.v  ;         ; f7414e6120ac44d178f5e3eebe6bdf68 ;
; rtl/aclk_areg.v                  ; User Verilog HDL File  ; C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_areg.v        ;         ; 8b517799d954c1db125b8997300b22e9 ;
+----------------------------------+------------------------+-----------------------------------------------------------------------------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------------------+
; Synthesis Partition Summary                                                                ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; Partition Name ; Hierarchy Path ; Type    ; Preservation ; Empty ; Partition Database File ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; root_partition ; |              ; Default ;              ;       ;                         ;
+----------------+----------------+---------+--------------+-------+-------------------------+


+--------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm ;
+------------------+-------+-----------------------+
; Parameter Name   ; Value ; Type                  ;
+------------------+-------+-----------------------+
; SHOW_TIME        ; 000   ; Unsigned Binary       ;
; KEY_ENTRY        ; 001   ; Unsigned Binary       ;
; KEY_STORED       ; 010   ; Unsigned Binary       ;
; SHOW_ALARM       ; 011   ; Unsigned Binary       ;
; SET_ALARM_TIME   ; 100   ; Unsigned Binary       ;
; SET_CURRENT_TIME ; 101   ; Unsigned Binary       ;
; KEY_WAITED       ; 110   ; Unsigned Binary       ;
; NOKEY            ; 10    ; Signed Integer        ;
+------------------+-------+-----------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display|MS_HR ;
+----------------+----------+--------------------------------+
; Parameter Name ; Value    ; Type                           ;
+----------------+----------+--------------------------------+
; ZERO           ; 00110000 ; Unsigned Binary                ;
; ONE            ; 00110001 ; Unsigned Binary                ;
; TWO            ; 00110010 ; Unsigned Binary                ;
; THREE          ; 00110011 ; Unsigned Binary                ;
; FOUR           ; 00110100 ; Unsigned Binary                ;
; FIVE           ; 00110101 ; Unsigned Binary                ;
; SIX            ; 00110110 ; Unsigned Binary                ;
; SEVEN          ; 00110111 ; Unsigned Binary                ;
; EIGHT          ; 00111000 ; Unsigned Binary                ;
; NINE           ; 00111001 ; Unsigned Binary                ;
; ERROR          ; 00111010 ; Unsigned Binary                ;
+----------------+----------+--------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display|LS_HR ;
+----------------+----------+--------------------------------+
; Parameter Name ; Value    ; Type                           ;
+----------------+----------+--------------------------------+
; ZERO           ; 00110000 ; Unsigned Binary                ;
; ONE            ; 00110001 ; Unsigned Binary                ;
; TWO            ; 00110010 ; Unsigned Binary                ;
; THREE          ; 00110011 ; Unsigned Binary                ;
; FOUR           ; 00110100 ; Unsigned Binary                ;
; FIVE           ; 00110101 ; Unsigned Binary                ;
; SIX            ; 00110110 ; Unsigned Binary                ;
; SEVEN          ; 00110111 ; Unsigned Binary                ;
; EIGHT          ; 00111000 ; Unsigned Binary                ;
; NINE           ; 00111001 ; Unsigned Binary                ;
; ERROR          ; 00111010 ; Unsigned Binary                ;
+----------------+----------+--------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display|MS_MIN ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; ZERO           ; 00110000 ; Unsigned Binary                 ;
; ONE            ; 00110001 ; Unsigned Binary                 ;
; TWO            ; 00110010 ; Unsigned Binary                 ;
; THREE          ; 00110011 ; Unsigned Binary                 ;
; FOUR           ; 00110100 ; Unsigned Binary                 ;
; FIVE           ; 00110101 ; Unsigned Binary                 ;
; SIX            ; 00110110 ; Unsigned Binary                 ;
; SEVEN          ; 00110111 ; Unsigned Binary                 ;
; EIGHT          ; 00111000 ; Unsigned Binary                 ;
; NINE           ; 00111001 ; Unsigned Binary                 ;
; ERROR          ; 00111010 ; Unsigned Binary                 ;
+----------------+----------+---------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display|LS_MIN ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; ZERO           ; 00110000 ; Unsigned Binary                 ;
; ONE            ; 00110001 ; Unsigned Binary                 ;
; TWO            ; 00110010 ; Unsigned Binary                 ;
; THREE          ; 00110011 ; Unsigned Binary                 ;
; FOUR           ; 00110100 ; Unsigned Binary                 ;
; FIVE           ; 00110101 ; Unsigned Binary                 ;
; SIX            ; 00110110 ; Unsigned Binary                 ;
; SEVEN          ; 00110111 ; Unsigned Binary                 ;
; EIGHT          ; 00111000 ; Unsigned Binary                 ;
; NINE           ; 00111001 ; Unsigned Binary                 ;
; ERROR          ; 00111010 ; Unsigned Binary                 ;
+----------------+----------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "root_partition" Resource Utilization by Entity                                                                                                                                            ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+---------------------+------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name ; Entity Name      ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+---------------------+------------------+--------------+
; |                          ; 121 (2)             ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; |                   ; alarm_clock_top  ; altera_work  ;
;    |alrm_reg|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; alrm_reg            ; aclk_areg        ; altera_work  ;
;    |counter|               ; 27 (27)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; counter             ; aclk_counter     ; altera_work  ;
;    |display|               ; 47 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; display             ; aclk_lcd_display ; altera_work  ;
;       |LS_HR|              ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; display|LS_HR       ; aclk_lcd_driver  ; altera_work  ;
;       |LS_MIN|             ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; display|LS_MIN      ; aclk_lcd_driver  ; altera_work  ;
;       |MS_HR|              ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; display|MS_HR       ; aclk_lcd_driver  ; altera_work  ;
;       |MS_MIN|             ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; display|MS_MIN      ; aclk_lcd_driver  ; altera_work  ;
;    |fsm|                   ; 26 (26)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; fsm                 ; aclk_controller  ; altera_work  ;
;    |key_reg|               ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; key_reg             ; aclk_keyreg      ; altera_work  ;
;    |timegen|               ; 19 (19)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; timegen             ; aclk_timegen     ; altera_work  ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+---------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------+
; State Machine - Summary                                                   ;
+---------------+------------------+------------+----------------+----------+
; Name          ; Number of States ; Using aclr ; Encoding Style ; Safeness ;
+---------------+------------------+------------+----------------+----------+
; fsm|pre_state ; 7                ; Yes        ; One-Hot        ; Not Safe ;
+---------------+------------------+------------+----------------+----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - fsm|pre_state                                                                                                                                                                       ;
+----------------------------+----------------------------+--------------------------+----------------------+----------------------+---------------------+----------------------+---------------------+
; Name                       ; pre_state.SET_CURRENT_TIME ; pre_state.SET_ALARM_TIME ; pre_state.KEY_STORED ; pre_state.SHOW_ALARM ; pre_state.KEY_ENTRY ; pre_state.KEY_WAITED ; pre_state.SHOW_TIME ;
+----------------------------+----------------------------+--------------------------+----------------------+----------------------+---------------------+----------------------+---------------------+
; pre_state.SHOW_TIME        ; 0                          ; 0                        ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ;
; pre_state.KEY_WAITED       ; 0                          ; 0                        ; 0                    ; 0                    ; 0                   ; 1                    ; 1                   ;
; pre_state.KEY_ENTRY        ; 0                          ; 0                        ; 0                    ; 0                    ; 1                   ; 0                    ; 1                   ;
; pre_state.SHOW_ALARM       ; 0                          ; 0                        ; 0                    ; 1                    ; 0                   ; 0                    ; 1                   ;
; pre_state.KEY_STORED       ; 0                          ; 0                        ; 1                    ; 0                    ; 0                   ; 0                    ; 1                   ;
; pre_state.SET_ALARM_TIME   ; 0                          ; 1                        ; 0                    ; 0                    ; 0                   ; 0                    ; 1                   ;
; pre_state.SET_CURRENT_TIME ; 1                          ; 0                        ; 0                    ; 0                    ; 0                   ; 0                    ; 1                   ;
+----------------------------+----------------------------+--------------------------+----------------------+----------------------+---------------------+----------------------+---------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; timegen|one_second                    ; Lost fanout        ;
; fsm|pre_state~0                       ; Lost fanout        ;
; fsm|pre_state~1                       ; Lost fanout        ;
; fsm|pre_state~2                       ; Lost fanout        ;
; timegen|i[14]                         ; Lost fanout        ;
; Total Number of Removed Registers = 5 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------------+
; General Register Statistics for Partition "root_partition" ;
+----------------------------------------------+-------------+
; Statistic                                    ; Value       ;
+----------------------------------------------+-------------+
; Total registers                              ; 78          ;
; Number of registers using Synchronous Clear  ; 1           ;
; Number of registers using Synchronous Load   ; 6           ;
; Number of registers using Asynchronous Clear ; 64          ;
; Number of registers using Asynchronous Load  ; 0           ;
; Number of registers using Clock Enable       ; 56          ;
; Number of registers using Preset             ; 0           ;
+----------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+-------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output     ; Restructuring Performed ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+-------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; fsm|count1[3]                  ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; fsm|count2[3]                  ; Yes                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; counter|current_time_ms_hr[1]  ; Yes                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; counter|current_time_ls_hr[3]  ; Yes                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; counter|current_time_ms_min[3] ; Yes                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; counter|current_time_ls_min[0] ; Yes                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; display|MS_HR|Mux_10           ; Yes                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; fsm|i71                        ; Yes                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+-------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "root_partition" ;
+------------------------+-----------------------------------------+
; Type                   ; Count                                   ;
+------------------------+-----------------------------------------+
; boundary_port          ; 42                                      ;
; cyclone10gx_ff         ; 78                                      ;
;     CLR                ; 18                                      ;
;     CLR SCLR           ; 1                                       ;
;     CLR SLD            ; 3                                       ;
;     ENA                ; 14                                      ;
;     ENA CLR            ; 39                                      ;
;     ENA CLR SLD        ; 3                                       ;
; cyclone10gx_lcell_comb ; 121                                     ;
;     arith              ; 14                                      ;
;         1 data inputs  ; 1                                       ;
;         3 data inputs  ; 13                                      ;
;     extend             ; 3                                       ;
;         7 data inputs  ; 3                                       ;
;     normal             ; 104                                     ;
;         0 data inputs  ; 2                                       ;
;         1 data inputs  ; 1                                       ;
;         2 data inputs  ; 14                                      ;
;         3 data inputs  ; 9                                       ;
;         4 data inputs  ; 15                                      ;
;         5 data inputs  ; 24                                      ;
;         6 data inputs  ; 39                                      ;
;                        ;                                         ;
; Number of carry chains ; 1                                       ;
; Max carry chain length ; 14                                      ;
;                        ;                                         ;
; Max LUT depth          ; 4.30                                    ;
; Average LUT depth      ; 2.71                                    ;
+------------------------+-----------------------------------------+


+-----------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "root_partition" ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 84                ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 121               ;
;     -- 7 input functions                    ; 3                 ;
;     -- 6 input functions                    ; 39                ;
;     -- 5 input functions                    ; 24                ;
;     -- 4 input functions                    ; 15                ;
;     -- <=3 input functions                  ; 40                ;
;                                             ;                   ;
; Dedicated logic registers                   ; 78                ;
;                                             ;                   ;
; I/O pins                                    ; 42                ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;     -- [A] Total Fixed Point DSP Blocks     ; 0                 ;
;     -- [B] Total Floating Point DSP Blocks  ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; clock             ;
; Maximum fan-out                             ; 78                ;
; Total fan-out                               ; 866               ;
; Average fan-out                             ; 3.59              ;
+---------------------------------------------+-------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 21.1.0 Build 169 03/24/2021 SC Pro Edition
    Info: Processing started: Mon Jun 21 09:42:16 2021
    Info: System process ID: 8500
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off alarm_clock_top -c alarm_clock_top
Info: qis_default_flow_script.tcl version: #2
Info: Initializing Synthesis...
Info: Project = "alarm_clock_top"
Info: Revision = "alarm_clock_top"
Info: Analyzing source files
Info: Elaborating from top-level entity "alarm_clock_top"
Warning (13475): Verilog HDL Always Construct warning at aclk_lcd_driver.v(16): variable "display_value" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_driver.v Line: 16
Warning (19651): Verilog HDL warning at aclk_lcd_driver.v(22): latch inferred for net display_value[3] File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_driver.v Line: 22
Info: Found 8 design entities
Info: There are 11 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Info: found pre-synthesis snapshots for 1 partition(s)
Info: Synthesizing partition "root_partition"
Warning (14026): LATCH primitive "display|MS_HR|display_value[1]" is permanently enabled File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_driver.v Line: 4
Warning (14026): LATCH primitive "display|MS_HR|display_value[2]" is permanently enabled File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_driver.v Line: 4
Warning (14026): LATCH primitive "display|MS_HR|display_value[3]" is permanently enabled File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_driver.v Line: 4
Warning (14026): LATCH primitive "display|MS_HR|display_value[0]" is permanently enabled File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_driver.v Line: 4
Warning (14026): LATCH primitive "display|LS_HR|display_value[1]" is permanently enabled File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_driver.v Line: 4
Warning (14026): LATCH primitive "display|LS_HR|display_value[2]" is permanently enabled File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_driver.v Line: 4
Warning (14026): LATCH primitive "display|LS_HR|display_value[3]" is permanently enabled File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_driver.v Line: 4
Warning (14026): LATCH primitive "display|LS_HR|display_value[0]" is permanently enabled File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_driver.v Line: 4
Warning (14026): LATCH primitive "display|MS_MIN|display_value[1]" is permanently enabled File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_driver.v Line: 4
Warning (14026): LATCH primitive "display|MS_MIN|display_value[2]" is permanently enabled File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_driver.v Line: 4
Warning (14026): LATCH primitive "display|MS_MIN|display_value[3]" is permanently enabled File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_driver.v Line: 4
Warning (14026): LATCH primitive "display|MS_MIN|display_value[0]" is permanently enabled File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_driver.v Line: 4
Warning (14026): LATCH primitive "display|LS_MIN|display_value[1]" is permanently enabled File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_driver.v Line: 4
Warning (14026): LATCH primitive "display|LS_MIN|display_value[2]" is permanently enabled File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_driver.v Line: 4
Warning (14026): LATCH primitive "display|LS_MIN|display_value[3]" is permanently enabled File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_driver.v Line: 4
Warning (14026): LATCH primitive "display|LS_MIN|display_value[0]" is permanently enabled File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_driver.v Line: 4
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ms_hour[4]" is stuck at VCC File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/alarm_clock_top.v Line: 2
    Warning (13410): Pin "ms_hour[5]" is stuck at VCC File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/alarm_clock_top.v Line: 2
    Warning (13410): Pin "ms_hour[6]" is stuck at GND File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/alarm_clock_top.v Line: 2
    Warning (13410): Pin "ms_hour[7]" is stuck at GND File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/alarm_clock_top.v Line: 2
    Warning (13410): Pin "ls_hour[4]" is stuck at VCC File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/alarm_clock_top.v Line: 2
    Warning (13410): Pin "ls_hour[5]" is stuck at VCC File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/alarm_clock_top.v Line: 2
    Warning (13410): Pin "ls_hour[6]" is stuck at GND File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/alarm_clock_top.v Line: 2
    Warning (13410): Pin "ls_hour[7]" is stuck at GND File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/alarm_clock_top.v Line: 2
    Warning (13410): Pin "ms_minute[4]" is stuck at VCC File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/alarm_clock_top.v Line: 2
    Warning (13410): Pin "ms_minute[5]" is stuck at VCC File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/alarm_clock_top.v Line: 2
    Warning (13410): Pin "ms_minute[6]" is stuck at GND File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/alarm_clock_top.v Line: 2
    Warning (13410): Pin "ms_minute[7]" is stuck at GND File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/alarm_clock_top.v Line: 2
    Warning (13410): Pin "ls_minute[4]" is stuck at VCC File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/alarm_clock_top.v Line: 2
    Warning (13410): Pin "ls_minute[5]" is stuck at VCC File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/alarm_clock_top.v Line: 2
    Warning (13410): Pin "ls_minute[6]" is stuck at GND File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/alarm_clock_top.v Line: 2
    Warning (13410): Pin "ls_minute[7]" is stuck at GND File: C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/alarm_clock_top.v Line: 2
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 196 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 154 logic cells
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info: Quartus Prime Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 485 megabytes
    Info: Processing ended: Mon Jun 21 09:42:28 2021
    Info: Elapsed time: 00:00:12
    Info: System process ID: 8500


