$date
	Wed Dec 08 18:25:29 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module c_input_tb $end
$var wire 4 ! Digit_tb [3:0] $end
$var wire 1 " loadn_tb $end
$var wire 1 # pgt_out_tb $end
$var reg 1 $ clock_tb $end
$var reg 1 % enable_tb $end
$var reg 10 & keypad_tb [9:0] $end
$scope module DUT $end
$var wire 4 ' Digit [3:0] $end
$var wire 1 ( clock $end
$var wire 1 ) delay $end
$var wire 1 * enable $end
$var wire 1 + f_carry $end
$var wire 10 , keys [9:0] $end
$var wire 1 " loadn $end
$var wire 1 # pgt_out $end
$scope module fdivider1 $end
$var wire 1 ( clk_in $end
$var wire 1 + clk_out $end
$var reg 7 - counter [6:0] $end
$upscope $end
$scope module encoder1 $end
$var wire 1 * en $end
$var wire 10 . keys [9:0] $end
$var reg 4 / D [3:0] $end
$var reg 1 0 loadn $end
$upscope $end
$scope module counter1 $end
$var wire 1 " clear $end
$var wire 1 ( clk $end
$var reg 3 1 counter [2:0] $end
$var reg 1 2 delay $end
$upscope $end
$scope module mux1 $end
$var wire 1 ) cont $end
$var wire 1 + div $end
$var wire 1 * sel $end
$var reg 1 3 pgt $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x3
x2
b0 1
x0
bx /
bx .
b0 -
bx ,
0+
x*
x)
x(
bx '
bx &
x%
x$
x#
x"
bx !
$end
#10
