#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001af53c683b0 .scope module, "tb_alu_32bit" "tb_alu_32bit" 2 3;
 .timescale -9 -12;
v000001af53c5e000_0 .var "a", 31 0;
v000001af53c6c5a0_0 .var "b", 31 0;
v000001af53bdde30_0 .var "clk", 0 0;
v000001af53cc1610_0 .var "op", 3 0;
o000001af53c6f098 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001af53cc14d0_0 .net "result", 31 0, o000001af53c6f098;  0 drivers
v000001af53cc07b0_0 .var "rst_n", 0 0;
v000001af53cc0d50_0 .var/i "test_failed", 31 0;
v000001af53cc0cb0_0 .var/i "test_passed", 31 0;
o000001af53c6f0c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001af53cc1430_0 .net "zero", 0 0, o000001af53c6f0c8;  0 drivers
S_000001af53c182c0 .scope task, "addition_test" "addition_test" 2 92, 2 92 0, S_000001af53c683b0;
 .timescale -9 -12;
v000001af53bf3510_0 .var/i "j", 31 0;
TD_tb_alu_32bit.addition_test ;
    %vpi_call 2 95 "$display", "Running Addition Test..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af53bf3510_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001af53bf3510_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001af53bf3510_0;
    %muli 100, 0, 32;
    %store/vec4 v000001af53c5e000_0, 0, 32;
    %load/vec4 v000001af53bf3510_0;
    %muli 50, 0, 32;
    %store/vec4 v000001af53c6c5a0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001af53cc1610_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v000001af53cc14d0_0;
    %load/vec4 v000001af53c5e000_0;
    %load/vec4 v000001af53c6c5a0_0;
    %add;
    %cmp/ne;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000001af53c5e000_0;
    %load/vec4 v000001af53c6c5a0_0;
    %add;
    %vpi_call 2 102 "$display", "Addition Test Failed at cycle %0d: Expected 0x%08h, Got 0x%08h", v000001af53bf3510_0, S<0,vec4,u32>, v000001af53cc14d0_0 {1 0 0};
    %load/vec4 v000001af53cc0d50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0d50_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001af53cc0cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0cb0_0, 0, 32;
T_0.3 ;
    %load/vec4 v000001af53bf3510_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53bf3510_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 109 "$display", "Addition Test Completed." {0 0 0};
    %end;
S_000001af53c24940 .scope task, "boundary_test" "boundary_test" 2 332, 2 332 0, S_000001af53c683b0;
 .timescale -9 -12;
TD_tb_alu_32bit.boundary_test ;
    %vpi_call 2 335 "$display", "Running Boundary Test..." {0 0 0};
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000001af53c5e000_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001af53c6c5a0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001af53cc1610_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v000001af53cc14d0_0;
    %cmpi/ne 2147483648, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %vpi_call 2 343 "$display", "Boundary Test Failed: Max Value Addition" {0 0 0};
    %load/vec4 v000001af53cc0d50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0d50_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001af53cc0cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0cb0_0, 0, 32;
T_1.5 ;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000001af53c5e000_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001af53c6c5a0_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001af53cc1610_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v000001af53cc14d0_0;
    %cmpi/ne 2147483647, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %vpi_call 2 355 "$display", "Boundary Test Failed: Min Value Subtraction" {0 0 0};
    %load/vec4 v000001af53cc0d50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0d50_0, 0, 32;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000001af53cc0cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0cb0_0, 0, 32;
T_1.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af53c5e000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af53c6c5a0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001af53cc1610_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v000001af53cc14d0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %vpi_call 2 367 "$display", "Boundary Test Failed: Zero Addition" {0 0 0};
    %load/vec4 v000001af53cc0d50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0d50_0, 0, 32;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v000001af53cc0cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0cb0_0, 0, 32;
T_1.9 ;
    %vpi_call 2 373 "$display", "Boundary Test Completed." {0 0 0};
    %end;
S_000001af53c21650 .scope task, "division_test" "division_test" 2 158, 2 158 0, S_000001af53c683b0;
 .timescale -9 -12;
v000001af53bdccd0_0 .var/i "j", 31 0;
TD_tb_alu_32bit.division_test ;
    %vpi_call 2 161 "$display", "Running Division Test..." {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001af53bdccd0_0, 0, 32;
T_2.10 ;
    %load/vec4 v000001af53bdccd0_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.11, 5;
    %load/vec4 v000001af53bdccd0_0;
    %muli 100, 0, 32;
    %store/vec4 v000001af53c5e000_0, 0, 32;
    %load/vec4 v000001af53bdccd0_0;
    %muli 10, 0, 32;
    %store/vec4 v000001af53c6c5a0_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001af53cc1610_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v000001af53c6c5a0_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.14, 4;
    %load/vec4 v000001af53cc14d0_0;
    %load/vec4 v000001af53c5e000_0;
    %load/vec4 v000001af53c6c5a0_0;
    %div;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %load/vec4 v000001af53c5e000_0;
    %load/vec4 v000001af53c6c5a0_0;
    %div;
    %vpi_call 2 168 "$display", "Division Test Failed at cycle %0d: Expected 0x%08h, Got 0x%08h", v000001af53bdccd0_0, S<0,vec4,u32>, v000001af53cc14d0_0 {1 0 0};
    %load/vec4 v000001af53cc0d50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0d50_0, 0, 32;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001af53c6c5a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.15, 4;
    %load/vec4 v000001af53cc14d0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.17, 4;
    %vpi_call 2 174 "$display", "Division by Zero Test Failed at cycle %0d: Expected 0x00000000, Got 0x%08h", v000001af53bdccd0_0, v000001af53cc14d0_0 {0 0 0};
    %load/vec4 v000001af53cc0d50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0d50_0, 0, 32;
    %jmp T_2.18;
T_2.17 ;
    %load/vec4 v000001af53cc0cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0cb0_0, 0, 32;
T_2.18 ;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v000001af53cc0cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0cb0_0, 0, 32;
T_2.16 ;
T_2.13 ;
    %load/vec4 v000001af53bdccd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53bdccd0_0, 0, 32;
    %jmp T_2.10;
T_2.11 ;
    %vpi_call 2 184 "$display", "Division Test Completed." {0 0 0};
    %end;
S_000001af53bddb10 .scope task, "logical_and_test" "logical_and_test" 2 189, 2 189 0, S_000001af53c683b0;
 .timescale -9 -12;
v000001af53c1f6d0_0 .var/i "j", 31 0;
TD_tb_alu_32bit.logical_and_test ;
    %vpi_call 2 192 "$display", "Running Logical AND Test..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af53c1f6d0_0, 0, 32;
T_3.19 ;
    %load/vec4 v000001af53c1f6d0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.20, 5;
    %load/vec4 v000001af53c1f6d0_0;
    %muli 100, 0, 32;
    %store/vec4 v000001af53c5e000_0, 0, 32;
    %load/vec4 v000001af53c1f6d0_0;
    %muli 50, 0, 32;
    %store/vec4 v000001af53c6c5a0_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001af53cc1610_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v000001af53cc14d0_0;
    %load/vec4 v000001af53c5e000_0;
    %load/vec4 v000001af53c6c5a0_0;
    %and;
    %cmp/ne;
    %jmp/0xz  T_3.21, 4;
    %load/vec4 v000001af53c5e000_0;
    %load/vec4 v000001af53c6c5a0_0;
    %and;
    %vpi_call 2 199 "$display", "Logical AND Test Failed at cycle %0d: Expected 0x%08h, Got 0x%08h", v000001af53c1f6d0_0, S<0,vec4,u32>, v000001af53cc14d0_0 {1 0 0};
    %load/vec4 v000001af53cc0d50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0d50_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v000001af53cc0cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0cb0_0, 0, 32;
T_3.22 ;
    %load/vec4 v000001af53c1f6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53c1f6d0_0, 0, 32;
    %jmp T_3.19;
T_3.20 ;
    %vpi_call 2 206 "$display", "Logical AND Test Completed." {0 0 0};
    %end;
S_000001af53bddca0 .scope task, "logical_or_test" "logical_or_test" 2 211, 2 211 0, S_000001af53c683b0;
 .timescale -9 -12;
v000001af53c217e0_0 .var/i "j", 31 0;
TD_tb_alu_32bit.logical_or_test ;
    %vpi_call 2 214 "$display", "Running Logical OR Test..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af53c217e0_0, 0, 32;
T_4.23 ;
    %load/vec4 v000001af53c217e0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.24, 5;
    %load/vec4 v000001af53c217e0_0;
    %muli 100, 0, 32;
    %store/vec4 v000001af53c5e000_0, 0, 32;
    %load/vec4 v000001af53c217e0_0;
    %muli 50, 0, 32;
    %store/vec4 v000001af53c6c5a0_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001af53cc1610_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v000001af53cc14d0_0;
    %load/vec4 v000001af53c5e000_0;
    %load/vec4 v000001af53c6c5a0_0;
    %or;
    %cmp/ne;
    %jmp/0xz  T_4.25, 4;
    %load/vec4 v000001af53c5e000_0;
    %load/vec4 v000001af53c6c5a0_0;
    %or;
    %vpi_call 2 221 "$display", "Logical OR Test Failed at cycle %0d: Expected 0x%08h, Got 0x%08h", v000001af53c217e0_0, S<0,vec4,u32>, v000001af53cc14d0_0 {1 0 0};
    %load/vec4 v000001af53cc0d50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0d50_0, 0, 32;
    %jmp T_4.26;
T_4.25 ;
    %load/vec4 v000001af53cc0cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0cb0_0, 0, 32;
T_4.26 ;
    %load/vec4 v000001af53c217e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53c217e0_0, 0, 32;
    %jmp T_4.23;
T_4.24 ;
    %vpi_call 2 228 "$display", "Logical OR Test Completed." {0 0 0};
    %end;
S_000001af53bf2d20 .scope task, "logical_xor_test" "logical_xor_test" 2 233, 2 233 0, S_000001af53c683b0;
 .timescale -9 -12;
v000001af53c17890_0 .var/i "j", 31 0;
TD_tb_alu_32bit.logical_xor_test ;
    %vpi_call 2 236 "$display", "Running Logical XOR Test..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af53c17890_0, 0, 32;
T_5.27 ;
    %load/vec4 v000001af53c17890_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.28, 5;
    %load/vec4 v000001af53c17890_0;
    %muli 100, 0, 32;
    %store/vec4 v000001af53c5e000_0, 0, 32;
    %load/vec4 v000001af53c17890_0;
    %muli 50, 0, 32;
    %store/vec4 v000001af53c6c5a0_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001af53cc1610_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v000001af53cc14d0_0;
    %load/vec4 v000001af53c5e000_0;
    %load/vec4 v000001af53c6c5a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_5.29, 4;
    %load/vec4 v000001af53c5e000_0;
    %load/vec4 v000001af53c6c5a0_0;
    %xor;
    %vpi_call 2 243 "$display", "Logical XOR Test Failed at cycle %0d: Expected 0x%08h, Got 0x%08h", v000001af53c17890_0, S<0,vec4,u32>, v000001af53cc14d0_0 {1 0 0};
    %load/vec4 v000001af53cc0d50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0d50_0, 0, 32;
    %jmp T_5.30;
T_5.29 ;
    %load/vec4 v000001af53cc0cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0cb0_0, 0, 32;
T_5.30 ;
    %load/vec4 v000001af53c17890_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53c17890_0, 0, 32;
    %jmp T_5.27;
T_5.28 ;
    %vpi_call 2 250 "$display", "Logical XOR Test Completed." {0 0 0};
    %end;
S_000001af53bf2eb0 .scope task, "multiplication_test" "multiplication_test" 2 136, 2 136 0, S_000001af53c683b0;
 .timescale -9 -12;
v000001af53c1a070_0 .var/i "j", 31 0;
TD_tb_alu_32bit.multiplication_test ;
    %vpi_call 2 139 "$display", "Running Multiplication Test..." {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001af53c1a070_0, 0, 32;
T_6.31 ;
    %load/vec4 v000001af53c1a070_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.32, 5;
    %load/vec4 v000001af53c1a070_0;
    %muli 10, 0, 32;
    %store/vec4 v000001af53c5e000_0, 0, 32;
    %load/vec4 v000001af53c1a070_0;
    %muli 5, 0, 32;
    %store/vec4 v000001af53c6c5a0_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001af53cc1610_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v000001af53cc14d0_0;
    %load/vec4 v000001af53c5e000_0;
    %load/vec4 v000001af53c6c5a0_0;
    %mul;
    %cmp/ne;
    %jmp/0xz  T_6.33, 4;
    %load/vec4 v000001af53c5e000_0;
    %load/vec4 v000001af53c6c5a0_0;
    %mul;
    %vpi_call 2 146 "$display", "Multiplication Test Failed at cycle %0d: Expected 0x%08h, Got 0x%08h", v000001af53c1a070_0, S<0,vec4,u32>, v000001af53cc14d0_0 {1 0 0};
    %load/vec4 v000001af53cc0d50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0d50_0, 0, 32;
    %jmp T_6.34;
T_6.33 ;
    %load/vec4 v000001af53cc0cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0cb0_0, 0, 32;
T_6.34 ;
    %load/vec4 v000001af53c1a070_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53c1a070_0, 0, 32;
    %jmp T_6.31;
T_6.32 ;
    %vpi_call 2 153 "$display", "Multiplication Test Completed." {0 0 0};
    %end;
S_000001af53bf3040 .scope task, "shift_left_test" "shift_left_test" 2 255, 2 255 0, S_000001af53c683b0;
 .timescale -9 -12;
v000001af53c1aaf0_0 .var/i "j", 31 0;
TD_tb_alu_32bit.shift_left_test ;
    %vpi_call 2 258 "$display", "Running Shift Left Test..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af53c1aaf0_0, 0, 32;
T_7.35 ;
    %load/vec4 v000001af53c1aaf0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_7.36, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v000001af53c1aaf0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001af53c5e000_0, 0, 32;
    %load/vec4 v000001af53c1aaf0_0;
    %store/vec4 v000001af53c6c5a0_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001af53cc1610_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v000001af53cc14d0_0;
    %load/vec4 v000001af53c5e000_0;
    %ix/getv 4, v000001af53c6c5a0_0;
    %shiftl 4;
    %cmp/ne;
    %jmp/0xz  T_7.37, 4;
    %load/vec4 v000001af53c5e000_0;
    %ix/getv 4, v000001af53c6c5a0_0;
    %shiftl 4;
    %vpi_call 2 265 "$display", "Shift Left Test Failed at cycle %0d: Expected 0x%08h, Got 0x%08h", v000001af53c1aaf0_0, S<0,vec4,u32>, v000001af53cc14d0_0 {1 0 0};
    %load/vec4 v000001af53cc0d50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0d50_0, 0, 32;
    %jmp T_7.38;
T_7.37 ;
    %load/vec4 v000001af53cc0cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0cb0_0, 0, 32;
T_7.38 ;
    %load/vec4 v000001af53c1aaf0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53c1aaf0_0, 0, 32;
    %jmp T_7.35;
T_7.36 ;
    %vpi_call 2 272 "$display", "Shift Left Test Completed." {0 0 0};
    %end;
S_000001af53c6bf60 .scope task, "shift_right_test" "shift_right_test" 2 277, 2 277 0, S_000001af53c683b0;
 .timescale -9 -12;
v000001af53bdbc60_0 .var/i "j", 31 0;
TD_tb_alu_32bit.shift_right_test ;
    %vpi_call 2 280 "$display", "Running Shift Right Test..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af53bdbc60_0, 0, 32;
T_8.39 ;
    %load/vec4 v000001af53bdbc60_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_8.40, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v000001af53bdbc60_0;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001af53c5e000_0, 0, 32;
    %load/vec4 v000001af53bdbc60_0;
    %store/vec4 v000001af53c6c5a0_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001af53cc1610_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v000001af53cc14d0_0;
    %load/vec4 v000001af53c5e000_0;
    %ix/getv 4, v000001af53c6c5a0_0;
    %shiftr 4;
    %cmp/ne;
    %jmp/0xz  T_8.41, 4;
    %load/vec4 v000001af53c5e000_0;
    %ix/getv 4, v000001af53c6c5a0_0;
    %shiftr 4;
    %vpi_call 2 287 "$display", "Shift Right Test Failed at cycle %0d: Expected 0x%08h, Got 0x%08h", v000001af53bdbc60_0, S<0,vec4,u32>, v000001af53cc14d0_0 {1 0 0};
    %load/vec4 v000001af53cc0d50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0d50_0, 0, 32;
    %jmp T_8.42;
T_8.41 ;
    %load/vec4 v000001af53cc0cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0cb0_0, 0, 32;
T_8.42 ;
    %load/vec4 v000001af53bdbc60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53bdbc60_0, 0, 32;
    %jmp T_8.39;
T_8.40 ;
    %vpi_call 2 294 "$display", "Shift Right Test Completed." {0 0 0};
    %end;
S_000001af53c6c0f0 .scope task, "subtraction_test" "subtraction_test" 2 114, 2 114 0, S_000001af53c683b0;
 .timescale -9 -12;
v000001af53c14d40_0 .var/i "j", 31 0;
TD_tb_alu_32bit.subtraction_test ;
    %vpi_call 2 117 "$display", "Running Subtraction Test..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af53c14d40_0, 0, 32;
T_9.43 ;
    %load/vec4 v000001af53c14d40_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_9.44, 5;
    %load/vec4 v000001af53c14d40_0;
    %muli 200, 0, 32;
    %store/vec4 v000001af53c5e000_0, 0, 32;
    %load/vec4 v000001af53c14d40_0;
    %muli 75, 0, 32;
    %store/vec4 v000001af53c6c5a0_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001af53cc1610_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v000001af53cc14d0_0;
    %load/vec4 v000001af53c5e000_0;
    %load/vec4 v000001af53c6c5a0_0;
    %sub;
    %cmp/ne;
    %jmp/0xz  T_9.45, 4;
    %load/vec4 v000001af53c5e000_0;
    %load/vec4 v000001af53c6c5a0_0;
    %sub;
    %vpi_call 2 124 "$display", "Subtraction Test Failed at cycle %0d: Expected 0x%08h, Got 0x%08h", v000001af53c14d40_0, S<0,vec4,u32>, v000001af53cc14d0_0 {1 0 0};
    %load/vec4 v000001af53cc0d50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0d50_0, 0, 32;
    %jmp T_9.46;
T_9.45 ;
    %load/vec4 v000001af53cc0cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0cb0_0, 0, 32;
T_9.46 ;
    %load/vec4 v000001af53c14d40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53c14d40_0, 0, 32;
    %jmp T_9.43;
T_9.44 ;
    %vpi_call 2 131 "$display", "Subtraction Test Completed." {0 0 0};
    %end;
S_000001af53c6c280 .scope module, "uut" "alu_32bit" 2 22, 3 1 0, S_000001af53c683b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
v000001af53c5adf0_0 .net "a", 31 0, v000001af53c5e000_0;  1 drivers
v000001af53c5ae90_0 .net "b", 31 0, v000001af53c6c5a0_0;  1 drivers
v000001af53c61fc0_0 .net "op", 3 0, v000001af53cc1610_0;  1 drivers
v000001af53c62060_0 .net "result", 31 0, o000001af53c6f098;  alias, 0 drivers
v000001af53c5df60_0 .net "zero", 0 0, o000001af53c6f0c8;  alias, 0 drivers
S_000001af53c6c410 .scope task, "zero_flag_test" "zero_flag_test" 2 299, 2 299 0, S_000001af53c683b0;
 .timescale -9 -12;
TD_tb_alu_32bit.zero_flag_test ;
    %vpi_call 2 302 "$display", "Running Zero Flag Test..." {0 0 0};
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000001af53c5e000_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000001af53c6c5a0_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001af53cc1610_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v000001af53cc14d0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.47, 4;
    %vpi_call 2 309 "$display", "Zero Flag Test Failed: Expected zero flag but got non-zero result" {0 0 0};
    %load/vec4 v000001af53cc0d50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0d50_0, 0, 32;
    %jmp T_10.48;
T_10.47 ;
    %load/vec4 v000001af53cc0cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0cb0_0, 0, 32;
T_10.48 ;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000001af53c5e000_0, 0, 32;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v000001af53c6c5a0_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001af53cc1610_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v000001af53cc14d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.49, 4;
    %vpi_call 2 321 "$display", "Zero Flag Test Failed: Expected non-zero result but got zero" {0 0 0};
    %load/vec4 v000001af53cc0d50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0d50_0, 0, 32;
    %jmp T_10.50;
T_10.49 ;
    %load/vec4 v000001af53cc0cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af53cc0cb0_0, 0, 32;
T_10.50 ;
    %vpi_call 2 327 "$display", "Zero Flag Test Completed." {0 0 0};
    %end;
    .scope S_000001af53c683b0;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v000001af53bdde30_0;
    %inv;
    %store/vec4 v000001af53bdde30_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_000001af53c683b0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001af53bdde30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001af53cc07b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af53c5e000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af53c6c5a0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001af53cc1610_0, 0, 4;
    %vpi_call 2 43 "$display", "===================================" {0 0 0};
    %vpi_call 2 44 "$display", "ALU 32BIT Testbench Started" {0 0 0};
    %vpi_call 2 45 "$display", "===================================" {0 0 0};
    %vpi_call 2 48 "$dumpfile", "alu_32bit.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001af53c683b0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001af53cc07b0_0, 0, 1;
    %fork TD_tb_alu_32bit.addition_test, S_000001af53c182c0;
    %join;
    %fork TD_tb_alu_32bit.subtraction_test, S_000001af53c6c0f0;
    %join;
    %fork TD_tb_alu_32bit.multiplication_test, S_000001af53bf2eb0;
    %join;
    %fork TD_tb_alu_32bit.division_test, S_000001af53c21650;
    %join;
    %fork TD_tb_alu_32bit.logical_and_test, S_000001af53bddb10;
    %join;
    %fork TD_tb_alu_32bit.logical_or_test, S_000001af53bddca0;
    %join;
    %fork TD_tb_alu_32bit.logical_xor_test, S_000001af53bf2d20;
    %join;
    %fork TD_tb_alu_32bit.shift_left_test, S_000001af53bf3040;
    %join;
    %fork TD_tb_alu_32bit.shift_right_test, S_000001af53c6bf60;
    %join;
    %fork TD_tb_alu_32bit.zero_flag_test, S_000001af53c6c410;
    %join;
    %fork TD_tb_alu_32bit.boundary_test, S_000001af53c24940;
    %join;
    %vpi_call 2 68 "$display", "===================================" {0 0 0};
    %vpi_call 2 69 "$display", "Test Report:" {0 0 0};
    %vpi_call 2 70 "$display", "Passed Tests: %d", v000001af53cc0cb0_0 {0 0 0};
    %vpi_call 2 71 "$display", "Failed Tests: %d", v000001af53cc0d50_0 {0 0 0};
    %load/vec4 v000001af53cc0cb0_0;
    %load/vec4 v000001af53cc0d50_0;
    %add;
    %vpi_call 2 72 "$display", "Total Tests: %d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 73 "$display", "===================================" {0 0 0};
    %load/vec4 v000001af53cc0d50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %vpi_call 2 76 "$display", "All tests PASSED!" {0 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call 2 78 "$display", "Some tests FAILED!" {0 0 0};
T_12.1 ;
    %delay 100000, 0;
    %vpi_call 2 82 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_000001af53c683b0;
T_13 ;
    %vpi_call 2 87 "$monitor", "Time=%0t: a=0x%08h, b=0x%08h, op=%b, result=0x%08h, zero=%b", $time, v000001af53c5e000_0, v000001af53c6c5a0_0, v000001af53cc1610_0, v000001af53cc14d0_0, v000001af53cc1430_0 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "C:\Users\84672\Documents\Research\V-Agent\tdd_experiments\unified_tdd_alu_1754296630\testbenches\testbench_alu_32bit.v";
    "C:\Users\84672\Documents\Research\V-Agent\tdd_experiments\unified_tdd_alu_1754296630\designs\alu_32bit.v";
