Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue May 10 14:28:48 2016
| Host         : LMX-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file openmips_min_sopc_control_sets_placed.rpt
| Design       : openmips_min_sopc
| Device       : xc7a35ti
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    14 |
| Minimum Number of register sites lost to control set restrictions |    28 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             139 |           60 |
| Yes          | No                    | No                     |              70 |           30 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             456 |          185 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+-------------------------------------+-----------------------------------+------------------+----------------+
|       Clock Signal       |            Enable Signal            |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------------------+-------------------------------------+-----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG           |                                     |                                   |                1 |              1 |
|  clk_div0/count_reg[1]_0 |                                     |                                   |                1 |              2 |
|  clk_IBUF_BUFG           | openmips0/div0/cnt[5]_i_1_n_0       |                                   |                2 |              6 |
|  clk_IBUF_BUFG           |                                     | clk_div0/count[0]_i_1_n_0         |                8 |             32 |
|  clk_IBUF_BUFG           | openmips0/id_ex0/E[0]               |                                   |               16 |             32 |
|  clk_IBUF_BUFG           | openmips0/id_ex0/sel                | openmips0/pc_reg0/clear           |                9 |             32 |
|  clk_IBUF_BUFG           | openmips0/id_ex0/dividend_reg[64]   | openmips0/id_ex0/dividend_reg[33] |               10 |             32 |
|  clk_IBUF_BUFG           | openmips0/div0/divisor              |                                   |               12 |             32 |
|  clk_IBUF_BUFG           | openmips0/mem_wb0/E[0]              | rst_IBUF                          |               35 |             64 |
|  clk_IBUF_BUFG           | openmips0/div0/result_o[63]_i_1_n_0 | rst_IBUF                          |               18 |             65 |
|  clk_IBUF_BUFG           | openmips0/id_ex0/sel                | openmips0/id_ex0/SR[0]            |               59 |            103 |
|  clk_IBUF_BUFG           |                                     | rst_IBUF                          |               52 |            107 |
|  clk_IBUF_BUFG           | openmips0/mem_wb0/ex_reg1_reg[31]   |                                   |               18 |            144 |
|  clk_IBUF_BUFG           | openmips0/id_ex0/sel                | rst_IBUF                          |               54 |            160 |
+--------------------------+-------------------------------------+-----------------------------------+------------------+----------------+


