Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jan 14 20:49:08 2024
| Host         : DESKTOP-1238Q2R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   17          
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Impartire/uctrl_div/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Impartire/uctrl_div/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Impartire/uctrl_div/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Impartire/uctrl_div/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Impartire/uctrl_div/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Impartire/uctrl_div/FSM_onehot_state_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Impartire/uctrl_div/FSM_onehot_state_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Impartire/uctrl_div/FSM_onehot_state_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.947        0.000                      0                  193        0.220        0.000                      0                  193        4.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.947        0.000                      0                  193        0.220        0.000                      0                  193        4.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 display/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.766ns (22.206%)  route 2.684ns (77.794%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711     5.314    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  display/Num_reg[19]/Q
                         net (fo=14, routed)          1.431     7.263    display/Num_reg[19]_0[2]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.124     7.387 f  display/Num[0]_i_7/O
                         net (fo=1, routed)           0.424     7.811    display/Num[0]_i_7_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.935 r  display/Num[0]_i_1/O
                         net (fo=20, routed)          0.828     8.763    display/Num[0]_i_1_n_0
    SLICE_X2Y74          FDRE                                         r  display/Num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.588    15.011    display/Clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  display/Num_reg[0]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y74          FDRE (Setup_fdre_C_R)       -0.524    14.710    display/Num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 display/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.766ns (22.206%)  route 2.684ns (77.794%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711     5.314    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  display/Num_reg[19]/Q
                         net (fo=14, routed)          1.431     7.263    display/Num_reg[19]_0[2]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.124     7.387 f  display/Num[0]_i_7/O
                         net (fo=1, routed)           0.424     7.811    display/Num[0]_i_7_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.935 r  display/Num[0]_i_1/O
                         net (fo=20, routed)          0.828     8.763    display/Num[0]_i_1_n_0
    SLICE_X2Y74          FDRE                                         r  display/Num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.588    15.011    display/Clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  display/Num_reg[1]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y74          FDRE (Setup_fdre_C_R)       -0.524    14.710    display/Num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 display/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Num_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.766ns (22.206%)  route 2.684ns (77.794%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711     5.314    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  display/Num_reg[19]/Q
                         net (fo=14, routed)          1.431     7.263    display/Num_reg[19]_0[2]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.124     7.387 f  display/Num[0]_i_7/O
                         net (fo=1, routed)           0.424     7.811    display/Num[0]_i_7_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.935 r  display/Num[0]_i_1/O
                         net (fo=20, routed)          0.828     8.763    display/Num[0]_i_1_n_0
    SLICE_X2Y74          FDRE                                         r  display/Num_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.588    15.011    display/Clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  display/Num_reg[2]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y74          FDRE (Setup_fdre_C_R)       -0.524    14.710    display/Num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 display/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Num_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.766ns (22.206%)  route 2.684ns (77.794%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711     5.314    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  display/Num_reg[19]/Q
                         net (fo=14, routed)          1.431     7.263    display/Num_reg[19]_0[2]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.124     7.387 f  display/Num[0]_i_7/O
                         net (fo=1, routed)           0.424     7.811    display/Num[0]_i_7_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.935 r  display/Num[0]_i_1/O
                         net (fo=20, routed)          0.828     8.763    display/Num[0]_i_1_n_0
    SLICE_X2Y74          FDRE                                         r  display/Num_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.588    15.011    display/Clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  display/Num_reg[3]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y74          FDRE (Setup_fdre_C_R)       -0.524    14.710    display/Num_reg[3]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 display/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Num_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.766ns (22.083%)  route 2.703ns (77.917%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711     5.314    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  display/Num_reg[19]/Q
                         net (fo=14, routed)          1.431     7.263    display/Num_reg[19]_0[2]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.124     7.387 f  display/Num[0]_i_7/O
                         net (fo=1, routed)           0.424     7.811    display/Num[0]_i_7_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.935 r  display/Num[0]_i_1/O
                         net (fo=20, routed)          0.847     8.783    display/Num[0]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.593    15.016    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[16]/C
                         clock pessimism              0.298    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.754    display/Num_reg[16]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 display/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Num_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.766ns (22.083%)  route 2.703ns (77.917%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711     5.314    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  display/Num_reg[19]/Q
                         net (fo=14, routed)          1.431     7.263    display/Num_reg[19]_0[2]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.124     7.387 f  display/Num[0]_i_7/O
                         net (fo=1, routed)           0.424     7.811    display/Num[0]_i_7_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.935 r  display/Num[0]_i_1/O
                         net (fo=20, routed)          0.847     8.783    display/Num[0]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.593    15.016    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[17]/C
                         clock pessimism              0.298    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.754    display/Num_reg[17]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 display/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Num_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.766ns (22.083%)  route 2.703ns (77.917%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711     5.314    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  display/Num_reg[19]/Q
                         net (fo=14, routed)          1.431     7.263    display/Num_reg[19]_0[2]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.124     7.387 f  display/Num[0]_i_7/O
                         net (fo=1, routed)           0.424     7.811    display/Num[0]_i_7_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.935 r  display/Num[0]_i_1/O
                         net (fo=20, routed)          0.847     8.783    display/Num[0]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.593    15.016    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[18]/C
                         clock pessimism              0.298    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.754    display/Num_reg[18]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 display/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Num_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.766ns (22.083%)  route 2.703ns (77.917%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711     5.314    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  display/Num_reg[19]/Q
                         net (fo=14, routed)          1.431     7.263    display/Num_reg[19]_0[2]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.124     7.387 f  display/Num[0]_i_7/O
                         net (fo=1, routed)           0.424     7.811    display/Num[0]_i_7_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.935 r  display/Num[0]_i_1/O
                         net (fo=20, routed)          0.847     8.783    display/Num[0]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.593    15.016    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[19]/C
                         clock pessimism              0.298    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.754    display/Num_reg[19]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 display/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Num_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.766ns (22.740%)  route 2.602ns (77.260%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711     5.314    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  display/Num_reg[19]/Q
                         net (fo=14, routed)          1.431     7.263    display/Num_reg[19]_0[2]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.124     7.387 f  display/Num[0]_i_7/O
                         net (fo=1, routed)           0.424     7.811    display/Num[0]_i_7_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.935 r  display/Num[0]_i_1/O
                         net (fo=20, routed)          0.747     8.682    display/Num[0]_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  display/Num_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.590    15.013    display/Clk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  display/Num_reg[10]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y76          FDRE (Setup_fdre_C_R)       -0.524    14.728    display/Num_reg[10]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 display/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Num_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.766ns (22.740%)  route 2.602ns (77.260%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711     5.314    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  display/Num_reg[19]/Q
                         net (fo=14, routed)          1.431     7.263    display/Num_reg[19]_0[2]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.124     7.387 f  display/Num[0]_i_7/O
                         net (fo=1, routed)           0.424     7.811    display/Num[0]_i_7_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.935 r  display/Num[0]_i_1/O
                         net (fo=20, routed)          0.747     8.682    display/Num[0]_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  display/Num_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.590    15.013    display/Clk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  display/Num_reg[11]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y76          FDRE (Setup_fdre_C_R)       -0.524    14.728    display/Num_reg[11]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  6.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Impartire/regQ_div/aux_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Impartire/regQ_div/aux_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.226ns (72.621%)  route 0.085ns (27.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.593     1.512    Impartire/regQ_div/Clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  Impartire/regQ_div/aux_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.128     1.640 r  Impartire/regQ_div/aux_reg[9]/Q
                         net (fo=1, routed)           0.085     1.726    Impartire/regQ_div/aux_reg_n_0_[9]
    SLICE_X5Y78          LUT2 (Prop_lut2_I0_O)        0.098     1.824 r  Impartire/regQ_div/aux[10]_i_1/O
                         net (fo=1, routed)           0.000     1.824    Impartire/regQ_div/aux[10]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  Impartire/regQ_div/aux_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.862     2.027    Impartire/regQ_div/Clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  Impartire/regQ_div/aux_reg[10]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.091     1.603    Impartire/regQ_div/aux_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Impartire/regQ_div/aux_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Impartire/regQ_div/aux_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.593     1.512    Impartire/regQ_div/Clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  Impartire/regQ_div/aux_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  Impartire/regQ_div/aux_reg[10]/Q
                         net (fo=1, routed)           0.156     1.809    Impartire/regQ_div/aux_reg_n_0_[10]
    SLICE_X5Y78          LUT2 (Prop_lut2_I0_O)        0.042     1.851 r  Impartire/regQ_div/aux[11]_i_1/O
                         net (fo=1, routed)           0.000     1.851    Impartire/regQ_div/aux[11]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  Impartire/regQ_div/aux_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.862     2.027    Impartire/regQ_div/Clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  Impartire/regQ_div/aux_reg[11]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.107     1.619    Impartire/regQ_div/aux_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Impartire/regA_div/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Impartire/regA_div/aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    Impartire/regA_div/Clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  Impartire/regA_div/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Impartire/regA_div/aux_reg[0]/Q
                         net (fo=3, routed)           0.168     1.823    Impartire/regA_div/p_0_in[8]
    SLICE_X1Y78          LUT3 (Prop_lut3_I2_O)        0.042     1.865 r  Impartire/regA_div/aux[1]_i_1/O
                         net (fo=1, routed)           0.000     1.865    Impartire/regA_div/p_1_in[1]
    SLICE_X1Y78          FDRE                                         r  Impartire/regA_div/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.865     2.030    Impartire/regA_div/Clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  Impartire/regA_div/aux_reg[1]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.107     1.620    Impartire/regA_div/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Impartire/regQ_div/aux_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Impartire/regQ_div/aux_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.593     1.512    Impartire/regQ_div/Clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  Impartire/regQ_div/aux_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  Impartire/regQ_div/aux_reg[14]/Q
                         net (fo=1, routed)           0.173     1.826    Impartire/regQ_div/aux_reg_n_0_[14]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.042     1.868 r  Impartire/regQ_div/aux[15]_i_2/O
                         net (fo=1, routed)           0.000     1.868    Impartire/regQ_div/aux[15]_i_2_n_0
    SLICE_X4Y78          FDRE                                         r  Impartire/regQ_div/aux_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.862     2.027    Impartire/regQ_div/Clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  Impartire/regQ_div/aux_reg[15]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.107     1.619    Impartire/regQ_div/aux_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Impartire/uctrl_div/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Impartire/uctrl_div/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.591     1.510    Impartire/uctrl_div/Clk_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  Impartire/uctrl_div/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  Impartire/uctrl_div/FSM_onehot_state_reg[3]/Q
                         net (fo=11, routed)          0.180     1.831    Impartire/uctrl_div/Q[1]
    SLICE_X5Y76          FDRE                                         r  Impartire/uctrl_div/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.859     2.024    Impartire/uctrl_div/Clk_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  Impartire/uctrl_div/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.066     1.576    Impartire/uctrl_div/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Impartire/regQ_div/aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Impartire/regQ_div/aux_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.411%)  route 0.169ns (47.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.593     1.512    Impartire/regQ_div/Clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  Impartire/regQ_div/aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  Impartire/regQ_div/aux_reg[3]/Q
                         net (fo=2, routed)           0.169     1.822    Impartire/regQ_div/data3[3]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.045     1.867 r  Impartire/regQ_div/aux[4]_i_1/O
                         net (fo=1, routed)           0.000     1.867    Impartire/regQ_div/aux[4]_i_1_n_0
    SLICE_X4Y78          FDRE                                         r  Impartire/regQ_div/aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.862     2.027    Impartire/regQ_div/Clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  Impartire/regQ_div/aux_reg[4]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.092     1.604    Impartire/regQ_div/aux_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Impartire/regA_div/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Impartire/regA_div/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    Impartire/regA_div/Clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  Impartire/regA_div/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Impartire/regA_div/aux_reg[0]/Q
                         net (fo=3, routed)           0.168     1.823    Impartire/regA_div/p_0_in[8]
    SLICE_X1Y78          LUT3 (Prop_lut3_I0_O)        0.045     1.868 r  Impartire/regA_div/aux[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    Impartire/regA_div/p_1_in[0]
    SLICE_X1Y78          FDRE                                         r  Impartire/regA_div/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.865     2.030    Impartire/regA_div/Clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  Impartire/regA_div/aux_reg[0]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.091     1.604    Impartire/regA_div/aux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Impartire/regA_div/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Impartire/regA_div/aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.595     1.514    Impartire/regA_div/Clk_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  Impartire/regA_div/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  Impartire/regA_div/aux_reg[2]/Q
                         net (fo=3, routed)           0.168     1.824    Impartire/regA_div/p_0_in[10]
    SLICE_X1Y79          LUT3 (Prop_lut3_I0_O)        0.045     1.869 r  Impartire/regA_div/aux[2]_i_1/O
                         net (fo=1, routed)           0.000     1.869    Impartire/regA_div/p_1_in[2]
    SLICE_X1Y79          FDRE                                         r  Impartire/regA_div/aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.866     2.031    Impartire/regA_div/Clk_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  Impartire/regA_div/aux_reg[2]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.091     1.605    Impartire/regA_div/aux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Impartire/uctrl_div/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Impartire/uctrl_div/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.281%)  route 0.192ns (57.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.591     1.510    Impartire/uctrl_div/Clk_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  Impartire/uctrl_div/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  Impartire/uctrl_div/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.192     1.844    Impartire/uctrl_div/FSM_onehot_state_reg_n_0_[4]
    SLICE_X5Y76          FDRE                                         r  Impartire/uctrl_div/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.859     2.024    Impartire/uctrl_div/Clk_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  Impartire/uctrl_div/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.070     1.580    Impartire/uctrl_div/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Impartire/uctrl_div/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Impartire/regQ_div/aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.215%)  route 0.210ns (59.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.591     1.510    Impartire/uctrl_div/Clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  Impartire/uctrl_div/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  Impartire/uctrl_div/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.210     1.861    Impartire/regQ_div/Q[0]
    SLICE_X4Y78          FDRE                                         r  Impartire/regQ_div/aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.862     2.027    Impartire/regQ_div/Clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  Impartire/regQ_div/aux_reg[3]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.070     1.596    Impartire/regQ_div/aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y78     Impartire/regA_div/aux_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y78     Impartire/regA_div/aux_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y79     Impartire/regA_div/aux_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     Impartire/regA_div/aux_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     Impartire/regA_div/aux_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     Impartire/regA_div/aux_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     Impartire/regA_div/aux_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     Impartire/regA_div/aux_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y77     Impartire/regB_div/aux_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     Impartire/regA_div/aux_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     Impartire/regA_div/aux_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     Impartire/regA_div/aux_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     Impartire/regA_div/aux_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y79     Impartire/regA_div/aux_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y79     Impartire/regA_div/aux_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     Impartire/regA_div/aux_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     Impartire/regA_div/aux_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     Impartire/regA_div/aux_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     Impartire/regA_div/aux_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     Impartire/regA_div/aux_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     Impartire/regA_div/aux_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     Impartire/regA_div/aux_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     Impartire/regA_div/aux_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y79     Impartire/regA_div/aux_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y79     Impartire/regA_div/aux_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     Impartire/regA_div/aux_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     Impartire/regA_div/aux_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     Impartire/regA_div/aux_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     Impartire/regA_div/aux_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            Seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.816ns  (logic 5.938ns (46.337%)  route 6.877ns (53.663%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sel_IBUF[2]_inst/O
                         net (fo=8, routed)           2.483     4.007    Impartire/regA_div/sel_IBUF[2]
    SLICE_X4Y78          LUT6 (Prop_lut6_I2_O)        0.124     4.131 r  Impartire/regA_div/Seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.981     5.111    display/Seg_OBUF[4]_inst_i_1_2
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.152     5.263 r  display/Seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.846     6.110    display/sel0[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.360     6.470 r  display/Seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.567     9.037    Seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    12.816 r  Seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.816    Seg[0]
    T10                                                               r  Seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            Seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.735ns  (logic 5.687ns (44.656%)  route 7.048ns (55.344%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sel_IBUF[2]_inst/O
                         net (fo=8, routed)           2.483     4.007    Impartire/regA_div/sel_IBUF[2]
    SLICE_X4Y78          LUT6 (Prop_lut6_I2_O)        0.124     4.131 r  Impartire/regA_div/Seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.981     5.111    display/Seg_OBUF[4]_inst_i_1_2
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.152     5.263 r  display/Seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.846     6.110    display/sel0[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.332     6.442 r  display/Seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.738     9.179    Seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.735 r  Seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.735    Seg[1]
    R10                                                               r  Seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            Seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.697ns  (logic 5.682ns (44.749%)  route 7.015ns (55.251%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sel_IBUF[2]_inst/O
                         net (fo=8, routed)           2.483     4.007    Impartire/regA_div/sel_IBUF[2]
    SLICE_X4Y78          LUT6 (Prop_lut6_I2_O)        0.124     4.131 r  Impartire/regA_div/Seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.981     5.111    display/Seg_OBUF[4]_inst_i_1_2
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.152     5.263 r  display/Seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.674     5.937    display/sel0[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.332     6.269 r  display/Seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.877     9.146    Seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.697 r  Seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.697    Seg[3]
    K13                                                               r  Seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            Seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.408ns  (logic 5.924ns (47.743%)  route 6.484ns (52.257%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sel_IBUF[2]_inst/O
                         net (fo=8, routed)           2.483     4.007    Impartire/regA_div/sel_IBUF[2]
    SLICE_X4Y78          LUT6 (Prop_lut6_I2_O)        0.124     4.131 r  Impartire/regA_div/Seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.981     5.111    display/Seg_OBUF[4]_inst_i_1_2
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.152     5.263 r  display/Seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.674     5.937    display/sel0[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.361     6.298 r  display/Seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.346     8.645    Seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    12.408 r  Seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.408    Seg[5]
    T11                                                               r  Seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            Seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.237ns  (logic 5.624ns (45.962%)  route 6.613ns (54.038%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sel_IBUF[2]_inst/O
                         net (fo=8, routed)           2.483     4.007    Impartire/regA_div/sel_IBUF[2]
    SLICE_X4Y78          LUT6 (Prop_lut6_I2_O)        0.124     4.131 r  Impartire/regA_div/Seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.981     5.111    display/Seg_OBUF[4]_inst_i_1_2
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.152     5.263 r  display/Seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.839     6.102    display/sel0[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.332     6.434 r  display/Seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.310     8.744    Seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.237 r  Seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.237    Seg[2]
    K16                                                               r  Seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            Seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.099ns  (logic 5.901ns (48.772%)  route 6.198ns (51.228%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  sel_IBUF[2]_inst/O
                         net (fo=8, routed)           2.483     4.007    Impartire/regA_div/sel_IBUF[2]
    SLICE_X4Y78          LUT6 (Prop_lut6_I2_O)        0.124     4.131 f  Impartire/regA_div/Seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.981     5.111    display/Seg_OBUF[4]_inst_i_1_2
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.152     5.263 f  display/Seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.839     6.102    display/sel0[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.360     6.462 r  display/Seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.895     8.357    Seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    12.099 r  Seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.099    Seg[4]
    P15                                                               r  Seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            Seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.864ns  (logic 5.669ns (47.781%)  route 6.195ns (52.219%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sel_IBUF[2]_inst/O
                         net (fo=8, routed)           2.483     4.007    Impartire/regA_div/sel_IBUF[2]
    SLICE_X4Y78          LUT6 (Prop_lut6_I2_O)        0.124     4.131 r  Impartire/regA_div/Seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.981     5.111    display/Seg_OBUF[4]_inst_i_1_2
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.152     5.263 r  display/Seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.667     5.930    display/sel0[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.332     6.262 r  display/Seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.064     8.327    Seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.864 r  Seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.864    Seg[6]
    L18                                                               r  Seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            Seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.993ns  (logic 1.651ns (55.140%)  route 1.343ns (44.860%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sel_IBUF[1]_inst/O
                         net (fo=8, routed)           0.660     0.938    Impartire/regQ_div/sel_IBUF[1]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.045     0.983 r  Impartire/regQ_div/Seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.054     1.037    Impartire/regQ_div/Seg_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y79          LUT4 (Prop_lut4_I0_O)        0.045     1.082 r  Impartire/regQ_div/Seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.130     1.212    display/Seg[4]
    SLICE_X0Y79          LUT4 (Prop_lut4_I1_O)        0.045     1.257 r  display/Seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.498     1.755    Seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.993 r  Seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.993    Seg[6]
    L18                                                               r  Seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            Seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.087ns  (logic 1.714ns (55.518%)  route 1.373ns (44.482%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sel_IBUF[1]_inst/O
                         net (fo=8, routed)           0.660     0.938    Impartire/regQ_div/sel_IBUF[1]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.045     0.983 r  Impartire/regQ_div/Seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.054     1.037    Impartire/regQ_div/Seg_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y79          LUT4 (Prop_lut4_I0_O)        0.045     1.082 r  Impartire/regQ_div/Seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.208     1.290    display/Seg[4]
    SLICE_X0Y79          LUT4 (Prop_lut4_I3_O)        0.045     1.335 r  display/Seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.451     1.786    Seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.301     3.087 r  Seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.087    Seg[4]
    P15                                                               r  Seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            Seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.127ns  (logic 1.607ns (51.389%)  route 1.520ns (48.611%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sel_IBUF[1]_inst/O
                         net (fo=8, routed)           0.660     0.938    Impartire/regQ_div/sel_IBUF[1]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.045     0.983 f  Impartire/regQ_div/Seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.054     1.037    Impartire/regQ_div/Seg_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y79          LUT4 (Prop_lut4_I0_O)        0.045     1.082 f  Impartire/regQ_div/Seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.208     1.290    display/Seg[4]
    SLICE_X0Y79          LUT4 (Prop_lut4_I1_O)        0.045     1.335 r  display/Seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.598     1.932    Seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.127 r  Seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.127    Seg[2]
    K16                                                               r  Seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            Seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.392ns  (logic 1.669ns (49.195%)  route 1.723ns (50.805%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sel_IBUF[1]_inst/O
                         net (fo=8, routed)           0.660     0.938    Impartire/regQ_div/sel_IBUF[1]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.045     0.983 r  Impartire/regQ_div/Seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.054     1.037    Impartire/regQ_div/Seg_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y79          LUT4 (Prop_lut4_I0_O)        0.045     1.082 r  Impartire/regQ_div/Seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.217     1.299    display/Seg[4]
    SLICE_X0Y79          LUT4 (Prop_lut4_I3_O)        0.045     1.344 r  display/Seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.792     2.136    Seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.392 r  Seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.392    Seg[1]
    R10                                                               r  Seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            Seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.419ns  (logic 1.753ns (51.265%)  route 1.666ns (48.735%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sel_IBUF[1]_inst/O
                         net (fo=8, routed)           0.660     0.938    Impartire/regQ_div/sel_IBUF[1]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.045     0.983 r  Impartire/regQ_div/Seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.054     1.037    Impartire/regQ_div/Seg_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y79          LUT4 (Prop_lut4_I0_O)        0.045     1.082 r  Impartire/regQ_div/Seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.217     1.299    display/Seg[4]
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.046     1.345 r  display/Seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.735     2.080    Seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.339     3.419 r  Seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.419    Seg[0]
    T10                                                               r  Seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            Seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.433ns  (logic 1.737ns (50.586%)  route 1.696ns (49.414%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sel_IBUF[1]_inst/O
                         net (fo=8, routed)           0.660     0.938    Impartire/regQ_div/sel_IBUF[1]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.045     0.983 r  Impartire/regQ_div/Seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.054     1.037    Impartire/regQ_div/Seg_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y79          LUT4 (Prop_lut4_I0_O)        0.045     1.082 r  Impartire/regQ_div/Seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.359     1.441    display/Seg[4]
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.043     1.484 r  display/Seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.623     2.107    Seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.326     3.433 r  Seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.433    Seg[5]
    T11                                                               r  Seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            Seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.585ns  (logic 1.663ns (46.403%)  route 1.921ns (53.597%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sel_IBUF[1]_inst/O
                         net (fo=8, routed)           0.660     0.938    Impartire/regQ_div/sel_IBUF[1]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.045     0.983 r  Impartire/regQ_div/Seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.054     1.037    Impartire/regQ_div/Seg_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y79          LUT4 (Prop_lut4_I0_O)        0.045     1.082 r  Impartire/regQ_div/Seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.359     1.441    display/Seg[4]
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.045     1.486 r  display/Seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.848     2.334    Seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.585 r  Seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.585    Seg[3]
    K13                                                               r  Seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.526ns  (logic 4.160ns (39.516%)  route 6.367ns (60.484%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711     5.314    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  display/Num_reg[19]/Q
                         net (fo=14, routed)          1.436     7.268    display/Num_reg[19]_0[2]
    SLICE_X0Y77          LUT3 (Prop_lut3_I1_O)        0.124     7.392 r  display/An_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.930    12.322    An_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.840 r  An_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.840    An[6]
    K2                                                                r  An[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.187ns  (logic 4.933ns (48.425%)  route 5.254ns (51.575%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711     5.314    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  display/Num_reg[17]/Q
                         net (fo=20, routed)          0.860     6.692    Impartire/regA_div/Num_reg[0]
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.124     6.816 r  Impartire/regA_div/Seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.981     7.796    display/Seg_OBUF[4]_inst_i_1_2
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.152     7.948 r  display/Seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.846     8.795    display/sel0[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.360     9.155 r  display/Seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.567    11.722    Seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    15.501 r  Seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.501    Seg[0]
    T10                                                               r  Seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.106ns  (logic 4.681ns (46.323%)  route 5.425ns (53.677%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711     5.314    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  display/Num_reg[17]/Q
                         net (fo=20, routed)          0.860     6.692    Impartire/regA_div/Num_reg[0]
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.124     6.816 r  Impartire/regA_div/Seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.981     7.796    display/Seg_OBUF[4]_inst_i_1_2
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.152     7.948 r  display/Seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.846     8.795    display/sel0[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.332     9.127 r  display/Seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.738    11.864    Seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.420 r  Seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.420    Seg[1]
    R10                                                               r  Seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.068ns  (logic 4.676ns (46.447%)  route 5.392ns (53.553%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711     5.314    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  display/Num_reg[17]/Q
                         net (fo=20, routed)          0.860     6.692    Impartire/regA_div/Num_reg[0]
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.124     6.816 r  Impartire/regA_div/Seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.981     7.796    display/Seg_OBUF[4]_inst_i_1_2
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.152     7.948 r  display/Seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.674     8.622    display/sel0[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.332     8.954 r  display/Seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.877    11.831    Seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.382 r  Seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.382    Seg[3]
    K13                                                               r  Seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.780ns  (logic 4.919ns (50.296%)  route 4.861ns (49.704%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711     5.314    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  display/Num_reg[17]/Q
                         net (fo=20, routed)          0.860     6.692    Impartire/regA_div/Num_reg[0]
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.124     6.816 r  Impartire/regA_div/Seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.981     7.796    display/Seg_OBUF[4]_inst_i_1_2
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.152     7.948 r  display/Seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.674     8.622    display/sel0[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.361     8.983 r  display/Seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.346    11.330    Seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    15.093 r  Seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.093    Seg[5]
    T11                                                               r  Seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.609ns  (logic 4.619ns (48.072%)  route 4.989ns (51.928%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711     5.314    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  display/Num_reg[17]/Q
                         net (fo=20, routed)          0.860     6.692    Impartire/regA_div/Num_reg[0]
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.124     6.816 r  Impartire/regA_div/Seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.981     7.796    display/Seg_OBUF[4]_inst_i_1_2
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.152     7.948 r  display/Seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.839     8.787    display/sel0[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.332     9.119 r  display/Seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.310    11.429    Seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.922 r  Seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.922    Seg[2]
    K16                                                               r  Seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.470ns  (logic 4.896ns (51.694%)  route 4.575ns (48.306%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711     5.314    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  display/Num_reg[17]/Q
                         net (fo=20, routed)          0.860     6.692    Impartire/regA_div/Num_reg[0]
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.124     6.816 f  Impartire/regA_div/Seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.981     7.796    display/Seg_OBUF[4]_inst_i_1_2
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.152     7.948 f  display/Seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.839     8.787    display/sel0[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.360     9.147 r  display/Seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.895    11.042    Seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    14.784 r  Seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.784    Seg[4]
    P15                                                               r  Seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.235ns  (logic 4.663ns (50.495%)  route 4.572ns (49.505%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711     5.314    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  display/Num_reg[17]/Q
                         net (fo=20, routed)          0.860     6.692    Impartire/regA_div/Num_reg[0]
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.124     6.816 r  Impartire/regA_div/Seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.981     7.796    display/Seg_OBUF[4]_inst_i_1_2
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.152     7.948 r  display/Seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.667     8.615    display/sel0[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.332     8.947 r  display/Seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.064    11.012    Seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.549 r  Seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.549    Seg[6]
    L18                                                               r  Seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.396ns  (logic 4.431ns (52.783%)  route 3.964ns (47.217%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711     5.314    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  display/Num_reg[19]/Q
                         net (fo=14, routed)          1.436     7.268    display/Num_reg[19]_0[2]
    SLICE_X0Y77          LUT3 (Prop_lut3_I0_O)        0.152     7.420 r  display/An_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.528     9.948    An_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761    13.709 r  An_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.709    An[7]
    U13                                                               r  An[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.395ns  (logic 4.444ns (52.940%)  route 3.951ns (47.060%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711     5.314    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  display/Num_reg[19]/Q
                         net (fo=14, routed)          1.431     7.263    display/Num_reg[19]_0[2]
    SLICE_X1Y77          LUT3 (Prop_lut3_I0_O)        0.150     7.413 r  display/An_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.520     9.933    An_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    13.709 r  An_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.709    An[2]
    T9                                                                r  An[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Impartire/uctrl_div/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Impartire/uctrl_div/rstA_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.606ns  (logic 0.185ns (30.513%)  route 0.421ns (69.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.591     1.510    Impartire/uctrl_div/Clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  Impartire/uctrl_div/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  Impartire/uctrl_div/FSM_onehot_state_reg[0]/Q
                         net (fo=35, routed)          0.317     1.968    Impartire/uctrl_div/FSM_onehot_state_reg_n_0_[0]
    SLICE_X5Y77          LUT2 (Prop_lut2_I0_O)        0.044     2.012 r  Impartire/uctrl_div/rstA_reg_i_1/O
                         net (fo=1, routed)           0.105     2.117    Impartire/uctrl_div/rstA_reg_i_1_n_0
    SLICE_X6Y77          LDCE                                         r  Impartire/uctrl_div/rstA_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.461ns (65.191%)  route 0.780ns (34.809%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 f  display/Num_reg[17]/Q
                         net (fo=20, routed)          0.335     2.013    display/Num_reg[19]_0[0]
    SLICE_X0Y77          LUT3 (Prop_lut3_I1_O)        0.045     2.058 r  display/An_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.445     2.503    An_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.755 r  An_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.755    An[5]
    T14                                                               r  An[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.523ns (66.939%)  route 0.752ns (33.061%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  display/Num_reg[17]/Q
                         net (fo=20, routed)          0.335     2.013    display/Num_reg[19]_0[0]
    SLICE_X0Y77          LUT3 (Prop_lut3_I1_O)        0.046     2.059 r  display/An_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.417     2.475    An_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.313     3.788 r  An_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.788    An[4]
    P14                                                               r  An[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.492ns (64.242%)  route 0.831ns (35.758%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 f  display/Num_reg[19]/Q
                         net (fo=14, routed)          0.202     1.879    Impartire/regQ_div/Num_reg[2]
    SLICE_X2Y79          LUT4 (Prop_lut4_I3_O)        0.045     1.924 r  Impartire/regQ_div/Seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.130     2.055    display/Seg[4]
    SLICE_X0Y79          LUT4 (Prop_lut4_I1_O)        0.045     2.100 r  display/Seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.498     2.598    Seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.836 r  Seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.836    Seg[6]
    L18                                                               r  Seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.510ns (62.518%)  route 0.906ns (37.482%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  display/Num_reg[18]/Q
                         net (fo=14, routed)          0.300     1.977    display/Num_reg[19]_0[1]
    SLICE_X1Y79          LUT3 (Prop_lut3_I0_O)        0.043     2.020 r  display/An_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.606     2.626    An_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     3.929 r  An_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.929    An[0]
    J17                                                               r  An[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.555ns (64.373%)  route 0.861ns (35.627%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 f  display/Num_reg[19]/Q
                         net (fo=14, routed)          0.202     1.879    Impartire/regQ_div/Num_reg[2]
    SLICE_X2Y79          LUT4 (Prop_lut4_I3_O)        0.045     1.924 r  Impartire/regQ_div/Seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.208     2.132    display/Seg[4]
    SLICE_X0Y79          LUT4 (Prop_lut4_I3_O)        0.045     2.177 r  display/Seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.451     2.628    Seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.301     3.929 r  Seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.929    Seg[4]
    P15                                                               r  Seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.445ns (59.660%)  route 0.977ns (40.340%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 f  display/Num_reg[17]/Q
                         net (fo=20, routed)          0.325     2.003    display/Num_reg[19]_0[0]
    SLICE_X0Y78          LUT3 (Prop_lut3_I2_O)        0.045     2.048 r  display/An_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.652     2.700    An_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.936 r  An_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.936    An[1]
    J18                                                               r  An[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.448ns (58.973%)  route 1.008ns (41.027%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  display/Num_reg[19]/Q
                         net (fo=14, routed)          0.202     1.879    Impartire/regQ_div/Num_reg[2]
    SLICE_X2Y79          LUT4 (Prop_lut4_I3_O)        0.045     1.924 f  Impartire/regQ_div/Seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.208     2.132    display/Seg[4]
    SLICE_X0Y79          LUT4 (Prop_lut4_I1_O)        0.045     2.177 r  display/Seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.598     2.775    Seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.969 r  Seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.969    Seg[2]
    K16                                                               r  Seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.462ns (58.903%)  route 1.020ns (41.097%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 f  display/Num_reg[17]/Q
                         net (fo=20, routed)          0.189     1.867    display/Num_reg[19]_0[0]
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.045     1.912 r  display/An_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.831     2.742    An_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.995 r  An_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.995    An[3]
    J14                                                               r  An[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.530ns (59.299%)  route 1.050ns (40.701%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 f  display/Num_reg[17]/Q
                         net (fo=20, routed)          0.326     2.003    display/Num_reg[19]_0[0]
    SLICE_X0Y77          LUT3 (Prop_lut3_I1_O)        0.045     2.048 r  display/An_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.724     2.772    An_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.321     4.094 r  An_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.094    An[7]
    U13                                                               r  An[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            display/Num_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.051ns  (logic 1.604ns (39.596%)  route 2.447ns (60.404%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=16, routed)          1.599     3.079    display/SR[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     3.203 r  display/Num[0]_i_1/O
                         net (fo=20, routed)          0.847     4.051    display/Num[0]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.593     5.016    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[16]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            display/Num_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.051ns  (logic 1.604ns (39.596%)  route 2.447ns (60.404%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=16, routed)          1.599     3.079    display/SR[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     3.203 r  display/Num[0]_i_1/O
                         net (fo=20, routed)          0.847     4.051    display/Num[0]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.593     5.016    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[17]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            display/Num_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.051ns  (logic 1.604ns (39.596%)  route 2.447ns (60.404%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=16, routed)          1.599     3.079    display/SR[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     3.203 r  display/Num[0]_i_1/O
                         net (fo=20, routed)          0.847     4.051    display/Num[0]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.593     5.016    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[18]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            display/Num_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.051ns  (logic 1.604ns (39.596%)  route 2.447ns (60.404%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=16, routed)          1.599     3.079    display/SR[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     3.203 r  display/Num[0]_i_1/O
                         net (fo=20, routed)          0.847     4.051    display/Num[0]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.593     5.016    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/Num_reg[19]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            display/Num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.032ns  (logic 1.604ns (39.785%)  route 2.428ns (60.215%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=16, routed)          1.599     3.079    display/SR[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     3.203 r  display/Num[0]_i_1/O
                         net (fo=20, routed)          0.828     4.032    display/Num[0]_i_1_n_0
    SLICE_X2Y74          FDRE                                         r  display/Num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.588     5.011    display/Clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  display/Num_reg[0]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            display/Num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.032ns  (logic 1.604ns (39.785%)  route 2.428ns (60.215%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=16, routed)          1.599     3.079    display/SR[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     3.203 r  display/Num[0]_i_1/O
                         net (fo=20, routed)          0.828     4.032    display/Num[0]_i_1_n_0
    SLICE_X2Y74          FDRE                                         r  display/Num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.588     5.011    display/Clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  display/Num_reg[1]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            display/Num_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.032ns  (logic 1.604ns (39.785%)  route 2.428ns (60.215%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=16, routed)          1.599     3.079    display/SR[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     3.203 r  display/Num[0]_i_1/O
                         net (fo=20, routed)          0.828     4.032    display/Num[0]_i_1_n_0
    SLICE_X2Y74          FDRE                                         r  display/Num_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.588     5.011    display/Clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  display/Num_reg[2]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            display/Num_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.032ns  (logic 1.604ns (39.785%)  route 2.428ns (60.215%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=16, routed)          1.599     3.079    display/SR[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     3.203 r  display/Num[0]_i_1/O
                         net (fo=20, routed)          0.828     4.032    display/Num[0]_i_1_n_0
    SLICE_X2Y74          FDRE                                         r  display/Num_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.588     5.011    display/Clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  display/Num_reg[3]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            display/Num_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.951ns  (logic 1.604ns (40.602%)  route 2.347ns (59.398%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=16, routed)          1.599     3.079    display/SR[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     3.203 r  display/Num[0]_i_1/O
                         net (fo=20, routed)          0.747     3.951    display/Num[0]_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  display/Num_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.590     5.013    display/Clk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  display/Num_reg[10]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            display/Num_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.951ns  (logic 1.604ns (40.602%)  route 2.347ns (59.398%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=16, routed)          1.599     3.079    display/SR[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     3.203 r  display/Num[0]_i_1/O
                         net (fo=20, routed)          0.747     3.951    display/Num[0]_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  display/Num_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.590     5.013    display/Clk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  display/Num_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Impartire/uctrl_div/rstA_reg/G
                            (positive level-sensitive latch)
  Destination:            Impartire/regA_div/aux_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.178ns (42.195%)  route 0.244ns (57.805%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          LDCE                         0.000     0.000 r  Impartire/uctrl_div/rstA_reg/G
    SLICE_X6Y77          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Impartire/uctrl_div/rstA_reg/Q
                         net (fo=8, routed)           0.244     0.422    Impartire/regA_div/SR[0]
    SLICE_X5Y79          FDRE                                         r  Impartire/regA_div/aux_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.863     2.028    Impartire/regA_div/Clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  Impartire/regA_div/aux_reg[5]/C

Slack:                    inf
  Source:                 Impartire/uctrl_div/rstA_reg/G
                            (positive level-sensitive latch)
  Destination:            Impartire/regA_div/aux_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.178ns (41.764%)  route 0.248ns (58.236%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          LDCE                         0.000     0.000 r  Impartire/uctrl_div/rstA_reg/G
    SLICE_X6Y77          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Impartire/uctrl_div/rstA_reg/Q
                         net (fo=8, routed)           0.248     0.426    Impartire/regA_div/SR[0]
    SLICE_X4Y79          FDRE                                         r  Impartire/regA_div/aux_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.863     2.028    Impartire/regA_div/Clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  Impartire/regA_div/aux_reg[3]/C

Slack:                    inf
  Source:                 Impartire/uctrl_div/rstA_reg/G
                            (positive level-sensitive latch)
  Destination:            Impartire/regA_div/aux_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.178ns (41.764%)  route 0.248ns (58.236%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          LDCE                         0.000     0.000 r  Impartire/uctrl_div/rstA_reg/G
    SLICE_X6Y77          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Impartire/uctrl_div/rstA_reg/Q
                         net (fo=8, routed)           0.248     0.426    Impartire/regA_div/SR[0]
    SLICE_X4Y79          FDRE                                         r  Impartire/regA_div/aux_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.863     2.028    Impartire/regA_div/Clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  Impartire/regA_div/aux_reg[4]/C

Slack:                    inf
  Source:                 Impartire/uctrl_div/rstA_reg/G
                            (positive level-sensitive latch)
  Destination:            Impartire/regA_div/aux_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.178ns (41.764%)  route 0.248ns (58.236%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          LDCE                         0.000     0.000 r  Impartire/uctrl_div/rstA_reg/G
    SLICE_X6Y77          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Impartire/uctrl_div/rstA_reg/Q
                         net (fo=8, routed)           0.248     0.426    Impartire/regA_div/SR[0]
    SLICE_X4Y79          FDRE                                         r  Impartire/regA_div/aux_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.863     2.028    Impartire/regA_div/Clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  Impartire/regA_div/aux_reg[6]/C

Slack:                    inf
  Source:                 Impartire/uctrl_div/rstA_reg/G
                            (positive level-sensitive latch)
  Destination:            Impartire/regA_div/aux_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.178ns (41.764%)  route 0.248ns (58.236%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          LDCE                         0.000     0.000 r  Impartire/uctrl_div/rstA_reg/G
    SLICE_X6Y77          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Impartire/uctrl_div/rstA_reg/Q
                         net (fo=8, routed)           0.248     0.426    Impartire/regA_div/SR[0]
    SLICE_X4Y79          FDRE                                         r  Impartire/regA_div/aux_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.863     2.028    Impartire/regA_div/Clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  Impartire/regA_div/aux_reg[7]/C

Slack:                    inf
  Source:                 Impartire/uctrl_div/rstA_reg/G
                            (positive level-sensitive latch)
  Destination:            Impartire/regA_div/aux_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.178ns (33.866%)  route 0.348ns (66.134%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          LDCE                         0.000     0.000 r  Impartire/uctrl_div/rstA_reg/G
    SLICE_X6Y77          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Impartire/uctrl_div/rstA_reg/Q
                         net (fo=8, routed)           0.348     0.526    Impartire/regA_div/SR[0]
    SLICE_X1Y79          FDRE                                         r  Impartire/regA_div/aux_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.866     2.031    Impartire/regA_div/Clk_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  Impartire/regA_div/aux_reg[2]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Impartire/regQ_div/aux_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.248ns (32.918%)  route 0.505ns (67.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  Rst_IBUF_inst/O
                         net (fo=16, routed)          0.505     0.753    Impartire/regQ_div/SR[0]
    SLICE_X5Y77          FDRE                                         r  Impartire/regQ_div/aux_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.861     2.026    Impartire/regQ_div/Clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  Impartire/regQ_div/aux_reg[7]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Impartire/regB_div/aux_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.248ns (32.729%)  route 0.509ns (67.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  Rst_IBUF_inst/O
                         net (fo=16, routed)          0.509     0.757    Impartire/regB_div/SR[0]
    SLICE_X4Y77          FDRE                                         r  Impartire/regB_div/aux_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.861     2.026    Impartire/regB_div/Clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  Impartire/regB_div/aux_reg[3]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Impartire/regB_div/aux_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.248ns (32.729%)  route 0.509ns (67.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  Rst_IBUF_inst/O
                         net (fo=16, routed)          0.509     0.757    Impartire/regB_div/SR[0]
    SLICE_X4Y77          FDRE                                         r  Impartire/regB_div/aux_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.861     2.026    Impartire/regB_div/Clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  Impartire/regB_div/aux_reg[7]/C

Slack:                    inf
  Source:                 Impartire/uctrl_div/rstA_reg/G
                            (positive level-sensitive latch)
  Destination:            Impartire/regA_div/aux_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.178ns (22.751%)  route 0.604ns (77.249%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          LDCE                         0.000     0.000 r  Impartire/uctrl_div/rstA_reg/G
    SLICE_X6Y77          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Impartire/uctrl_div/rstA_reg/Q
                         net (fo=8, routed)           0.604     0.782    Impartire/regA_div/SR[0]
    SLICE_X1Y78          FDRE                                         r  Impartire/regA_div/aux_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.865     2.030    Impartire/regA_div/Clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  Impartire/regA_div/aux_reg[0]/C





