Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Fri Oct  4 14:49:23 2024
| Host         : LAPTOP-D2QVBJO8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file four_bit_adder_342_timing_summary_routed.rpt -pb four_bit_adder_342_timing_summary_routed.pb -rpx four_bit_adder_342_timing_summary_routed.rpx -warn_on_violation
| Design       : four_bit_adder_342
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B3
                            (input port)
  Destination:            C4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.705ns  (logic 4.689ns (53.861%)  route 4.016ns (46.139%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B3 (IN)
                         net (fo=0)                   0.000     0.000    B3
    V2                   IBUF (Prop_ibuf_I_O)         1.303     1.303 r  B3_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.033    B3_IBUF
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.113     4.146 r  C4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.286     5.432    C4_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.273     8.705 r  C4_OBUF_inst/O
                         net (fo=0)                   0.000     8.705    C4
    W18                                                               r  C4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B3
                            (input port)
  Destination:            S3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.488ns  (logic 4.531ns (53.382%)  route 3.957ns (46.618%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B3 (IN)
                         net (fo=0)                   0.000     0.000    B3
    V2                   IBUF (Prop_ibuf_I_O)         1.303     1.303 r  B3_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.033    B3_IBUF
    SLICE_X0Y16          LUT5 (Prop_lut5_I4_O)        0.097     4.130 r  S3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.227     5.357    S3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.131     8.488 r  S3_OBUF_inst/O
                         net (fo=0)                   0.000     8.488    S3
    V19                                                               r  S3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            S1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.957ns  (logic 4.693ns (58.976%)  route 3.264ns (41.024%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    W14                  IBUF (Prop_ibuf_I_O)         1.298     1.298 r  B1_IBUF_inst/O
                         net (fo=2, routed)           1.167     2.464    B1_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.101     2.565 r  S1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.098     4.663    S1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.294     7.957 r  S1_OBUF_inst/O
                         net (fo=0)                   0.000     7.957    S1
    E19                                                               r  S1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            S2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.633ns  (logic 4.615ns (60.464%)  route 3.018ns (39.536%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    W14                  IBUF (Prop_ibuf_I_O)         1.298     1.298 r  B1_IBUF_inst/O
                         net (fo=2, routed)           1.167     2.464    B1_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.097     2.561 r  C4_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.510     3.072    C2
    SLICE_X0Y16          LUT3 (Prop_lut3_I0_O)        0.097     3.169 r  S2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.341     4.510    S2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.123     7.633 r  S2_OBUF_inst/O
                         net (fo=0)                   0.000     7.633    S2
    U19                                                               r  S2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C0
                            (input port)
  Destination:            S0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.648ns  (logic 4.525ns (68.064%)  route 2.123ns (31.936%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  C0 (IN)
                         net (fo=0)                   0.000     0.000    C0
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  C0_IBUF_inst/O
                         net (fo=3, routed)           0.776     2.077    C0_IBUF
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.097     2.174 r  S0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.347     3.521    S0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.127     6.648 r  S0_OBUF_inst/O
                         net (fo=0)                   0.000     6.648    S0
    U16                                                               r  S0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A0
                            (input port)
  Destination:            S0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.480ns (66.478%)  route 0.746ns (33.522%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A0 (IN)
                         net (fo=0)                   0.000     0.000    A0
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  A0_IBUF_inst/O
                         net (fo=3, routed)           0.337     0.566    A0_IBUF
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.045     0.611 r  S0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.410     1.021    S0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.227 r  S0_OBUF_inst/O
                         net (fo=0)                   0.000     2.227    S0
    U16                                                               r  S0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2
                            (input port)
  Destination:            S3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.472ns (62.841%)  route 0.870ns (37.159%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A2 (IN)
                         net (fo=0)                   0.000     0.000    A2
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A2_IBUF_inst/O
                         net (fo=3, routed)           0.526     0.742    A2_IBUF
    SLICE_X0Y16          LUT5 (Prop_lut5_I1_O)        0.045     0.787 r  S3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.345     1.132    S3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.342 r  S3_OBUF_inst/O
                         net (fo=0)                   0.000     2.342    S3
    V19                                                               r  S3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2
                            (input port)
  Destination:            S2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.464ns (61.260%)  route 0.926ns (38.740%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A2 (IN)
                         net (fo=0)                   0.000     0.000    A2
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A2_IBUF_inst/O
                         net (fo=3, routed)           0.526     0.743    A2_IBUF
    SLICE_X0Y16          LUT3 (Prop_lut3_I1_O)        0.045     0.788 r  S2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.400     1.187    S2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.389 r  S2_OBUF_inst/O
                         net (fo=0)                   0.000     2.389    S2
    U19                                                               r  S2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2
                            (input port)
  Destination:            C4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.530ns (62.897%)  route 0.903ns (37.103%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A2 (IN)
                         net (fo=0)                   0.000     0.000    A2
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A2_IBUF_inst/O
                         net (fo=3, routed)           0.526     0.742    A2_IBUF
    SLICE_X0Y16          LUT5 (Prop_lut5_I3_O)        0.042     0.784 r  C4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.377     1.161    C4_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.272     2.433 r  C4_OBUF_inst/O
                         net (fo=0)                   0.000     2.433    C4
    W18                                                               r  C4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C0
                            (input port)
  Destination:            S1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.556ns (56.270%)  route 1.209ns (43.730%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  C0 (IN)
                         net (fo=0)                   0.000     0.000    C0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  C0_IBUF_inst/O
                         net (fo=3, routed)           0.394     0.615    C0_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.042     0.657 r  S1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.815     1.472    S1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.293     2.764 r  S1_OBUF_inst/O
                         net (fo=0)                   0.000     2.764    S1
    E19                                                               r  S1 (OUT)
  -------------------------------------------------------------------    -------------------





