// Seed: 513622671
module module_0 (
    input wand id_0,
    input wor id_1,
    input supply1 id_2,
    input wor id_3,
    output supply1 id_4,
    input tri0 id_5,
    input wor id_6,
    input tri0 id_7,
    output wor id_8,
    input uwire id_9,
    input supply1 id_10,
    output tri1 id_11,
    input wor id_12,
    output tri0 id_13,
    input uwire id_14,
    input tri id_15,
    input wor id_16,
    input wor id_17,
    input wire id_18,
    output wire id_19,
    output wire id_20
);
  wire id_22;
  assign module_1.id_2 = 0;
  wire id_23;
  assign id_22 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    output wire id_2,
    input tri0 id_3,
    output supply1 id_4
);
  assign id_2 = id_0;
  always if (id_0) id_1 <= 1;
  assign id_4 = id_0 - id_0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_0,
      id_0,
      id_4,
      id_0,
      id_3,
      id_4,
      id_3,
      id_2,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_4,
      id_4
  );
  assign id_1 = -1 && id_3;
  assign id_1 = -1;
endmodule
