

================================================================
== Vitis HLS Report for 'fuse_9x9_1x1_Pipeline_acc1'
================================================================
* Date:           Tue Oct 21 14:52:40 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.207 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.290 us|  0.290 us|   29|   29|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- acc1    |       27|       27|         4|          3|          1|     9|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      26|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      49|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      83|    -|
|Register         |        -|     -|      42|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      42|     158|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_9_4_32_1_1_U349  |mux_9_4_32_1_1  |        0|   0|  0|  49|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  49|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln126_fu_150_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln126_fu_144_p2  |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  26|           9|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |acc1_1_fu_52                    |   9|          2|   32|         64|
    |ap_NS_fsm                       |  20|          4|    1|          4|
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc1_1_load_1  |   9|          2|   32|         64|
    |i_fu_56                         |   9|          2|    4|          8|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  83|         18|   73|        148|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |acc1_1_fu_52                 |  32|   0|   32|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_56                      |   4|   0|    4|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  42|   0|   42|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  fuse_9x9_1x1_Pipeline_acc1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  fuse_9x9_1x1_Pipeline_acc1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  fuse_9x9_1x1_Pipeline_acc1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  fuse_9x9_1x1_Pipeline_acc1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  fuse_9x9_1x1_Pipeline_acc1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  fuse_9x9_1x1_Pipeline_acc1|  return value|
|grp_fu_3060_p_din0    |  out|   32|  ap_ctrl_hs|  fuse_9x9_1x1_Pipeline_acc1|  return value|
|grp_fu_3060_p_din1    |  out|   32|  ap_ctrl_hs|  fuse_9x9_1x1_Pipeline_acc1|  return value|
|grp_fu_3060_p_opcode  |  out|    2|  ap_ctrl_hs|  fuse_9x9_1x1_Pipeline_acc1|  return value|
|grp_fu_3060_p_dout0   |   in|   32|  ap_ctrl_hs|  fuse_9x9_1x1_Pipeline_acc1|  return value|
|grp_fu_3060_p_ce      |  out|    1|  ap_ctrl_hs|  fuse_9x9_1x1_Pipeline_acc1|  return value|
|acc1                  |   in|   32|     ap_none|                        acc1|        scalar|
|add5129_i_i_reload    |   in|   32|     ap_none|          add5129_i_i_reload|        scalar|
|add51_130_i_i_reload  |   in|   32|     ap_none|        add51_130_i_i_reload|        scalar|
|add51_231_i_i_reload  |   in|   32|     ap_none|        add51_231_i_i_reload|        scalar|
|add51_332_i_i_reload  |   in|   32|     ap_none|        add51_332_i_i_reload|        scalar|
|add51_433_i_i_reload  |   in|   32|     ap_none|        add51_433_i_i_reload|        scalar|
|add51_534_i_i_reload  |   in|   32|     ap_none|        add51_534_i_i_reload|        scalar|
|add51_635_i_i_reload  |   in|   32|     ap_none|        add51_635_i_i_reload|        scalar|
|add51_736_i_i_reload  |   in|   32|     ap_none|        add51_736_i_i_reload|        scalar|
|add51_837_i_i_reload  |   in|   32|     ap_none|        add51_837_i_i_reload|        scalar|
|acc1_2_out            |  out|   32|      ap_vld|                  acc1_2_out|       pointer|
|acc1_2_out_ap_vld     |  out|    1|      ap_vld|                  acc1_2_out|       pointer|
+----------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%acc1_1 = alloca i32 1"   --->   Operation 7 'alloca' 'acc1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add51_837_i_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add51_837_i_i_reload"   --->   Operation 9 'read' 'add51_837_i_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add51_736_i_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add51_736_i_i_reload"   --->   Operation 10 'read' 'add51_736_i_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add51_635_i_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add51_635_i_i_reload"   --->   Operation 11 'read' 'add51_635_i_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add51_534_i_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add51_534_i_i_reload"   --->   Operation 12 'read' 'add51_534_i_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add51_433_i_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add51_433_i_i_reload"   --->   Operation 13 'read' 'add51_433_i_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add51_332_i_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add51_332_i_i_reload"   --->   Operation 14 'read' 'add51_332_i_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add51_231_i_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add51_231_i_i_reload"   --->   Operation 15 'read' 'add51_231_i_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add51_130_i_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add51_130_i_i_reload"   --->   Operation 16 'read' 'add51_130_i_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add5129_i_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add5129_i_i_reload"   --->   Operation 17 'read' 'add5129_i_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%acc1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %acc1"   --->   Operation 18 'read' 'acc1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %acc1_read, i32 %acc1_1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc69.i.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.20>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 22 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln126 = icmp_eq  i4 %i_1, i4 9" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 24 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.79ns)   --->   "%add_ln126 = add i4 %i_1, i4 1" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 25 'add' 'add_ln126' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %icmp_ln126, void %for.inc69.split.i.i, void %for.end71.i.i.exitStub" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 26 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%acc1_1_load_1 = load i32 %acc1_1" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 27 'load' 'acc1_1_load_1' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.77ns)   --->   "%tmp_16_i_i = mux i32 @_ssdm_op_Mux.ap_auto.9f32.i4, i32 %add5129_i_i_reload_read, i32 %add51_130_i_i_reload_read, i32 %add51_231_i_i_reload_read, i32 %add51_332_i_i_reload_read, i32 %add51_433_i_i_reload_read, i32 %add51_534_i_i_reload_read, i32 %add51_635_i_i_reload_read, i32 %add51_736_i_i_reload_read, i32 %add51_837_i_i_reload_read, i4 %i_1" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 28 'mux' 'tmp_16_i_i' <Predicate = (!icmp_ln126)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.73ns)   --->   Input mux for Operation 29 '%acc1_2 = fadd i32 %acc1_1_load_1, i32 %tmp_16_i_i'
ST_2 : Operation 29 [4/4] (5.69ns)   --->   "%acc1_2 = fadd i32 %acc1_1_load_1, i32 %tmp_16_i_i" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 29 'fadd' 'acc1_2' <Predicate = (!icmp_ln126)> <Delay = 5.69> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln126 = store i4 %add_ln126, i4 %i" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 30 'store' 'store_ln126' <Predicate = (!icmp_ln126)> <Delay = 0.42>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%acc1_1_load = load i32 %acc1_1"   --->   Operation 38 'load' 'acc1_1_load' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %acc1_2_out, i32 %acc1_1_load"   --->   Operation 39 'write' 'write_ln0' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln126)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 31 [3/4] (6.43ns)   --->   "%acc1_2 = fadd i32 %acc1_1_load_1, i32 %tmp_16_i_i" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 31 'fadd' 'acc1_2' <Predicate = (!icmp_ln126)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 32 [2/4] (6.43ns)   --->   "%acc1_2 = fadd i32 %acc1_1_load_1, i32 %tmp_16_i_i" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 32 'fadd' 'acc1_2' <Predicate = (!icmp_ln126)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.86>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln124 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/srcnn.cpp:124->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln126 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 34 'specloopname' 'specloopname_ln126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/4] (6.43ns)   --->   "%acc1_2 = fadd i32 %acc1_1_load_1, i32 %tmp_16_i_i" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 35 'fadd' 'acc1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %acc1_2, i32 %acc1_1" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 36 'store' 'store_ln126' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln126 = br void %for.inc69.i.i" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 37 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ acc1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add5129_i_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add51_130_i_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add51_231_i_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add51_332_i_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add51_433_i_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add51_534_i_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add51_635_i_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add51_736_i_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add51_837_i_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc1_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc1_1                    (alloca           ) [ 011111]
i                         (alloca           ) [ 011000]
add51_837_i_i_reload_read (read             ) [ 001000]
add51_736_i_i_reload_read (read             ) [ 001000]
add51_635_i_i_reload_read (read             ) [ 001000]
add51_534_i_i_reload_read (read             ) [ 001000]
add51_433_i_i_reload_read (read             ) [ 001000]
add51_332_i_i_reload_read (read             ) [ 001000]
add51_231_i_i_reload_read (read             ) [ 001000]
add51_130_i_i_reload_read (read             ) [ 001000]
add5129_i_i_reload_read   (read             ) [ 001000]
acc1_read                 (read             ) [ 000000]
store_ln0                 (store            ) [ 000000]
store_ln0                 (store            ) [ 000000]
br_ln0                    (br               ) [ 000000]
i_1                       (load             ) [ 000000]
specpipeline_ln0          (specpipeline     ) [ 000000]
icmp_ln126                (icmp             ) [ 011110]
add_ln126                 (add              ) [ 000000]
br_ln126                  (br               ) [ 000000]
acc1_1_load_1             (load             ) [ 011111]
tmp_16_i_i                (mux              ) [ 011111]
store_ln126               (store            ) [ 000000]
speclooptripcount_ln124   (speclooptripcount) [ 000000]
specloopname_ln126        (specloopname     ) [ 000000]
acc1_2                    (fadd             ) [ 000000]
store_ln126               (store            ) [ 000000]
br_ln126                  (br               ) [ 000000]
acc1_1_load               (load             ) [ 000000]
write_ln0                 (write            ) [ 000000]
ret_ln0                   (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="acc1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add5129_i_i_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add5129_i_i_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add51_130_i_i_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add51_130_i_i_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add51_231_i_i_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add51_231_i_i_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="add51_332_i_i_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add51_332_i_i_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="add51_433_i_i_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add51_433_i_i_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="add51_534_i_i_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add51_534_i_i_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="add51_635_i_i_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add51_635_i_i_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="add51_736_i_i_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add51_736_i_i_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="add51_837_i_i_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add51_837_i_i_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="acc1_2_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc1_2_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.9f32.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="acc1_1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc1_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="add51_837_i_i_reload_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add51_837_i_i_reload_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="add51_736_i_i_reload_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add51_736_i_i_reload_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="add51_635_i_i_reload_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add51_635_i_i_reload_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="add51_534_i_i_reload_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add51_534_i_i_reload_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add51_433_i_i_reload_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add51_433_i_i_reload_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add51_332_i_i_reload_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add51_332_i_i_reload_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add51_231_i_i_reload_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add51_231_i_i_reload_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add51_130_i_i_reload_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add51_130_i_i_reload_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add5129_i_i_reload_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add5129_i_i_reload_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="acc1_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="acc1_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln0_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc1_2/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="4" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_1_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="1"/>
<pin id="143" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln126_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln126/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln126_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="acc1_1_load_1_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc1_1_load_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_16_i_i_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="0" index="2" bw="32" slack="1"/>
<pin id="164" dir="0" index="3" bw="32" slack="1"/>
<pin id="165" dir="0" index="4" bw="32" slack="1"/>
<pin id="166" dir="0" index="5" bw="32" slack="1"/>
<pin id="167" dir="0" index="6" bw="32" slack="1"/>
<pin id="168" dir="0" index="7" bw="32" slack="1"/>
<pin id="169" dir="0" index="8" bw="32" slack="1"/>
<pin id="170" dir="0" index="9" bw="32" slack="1"/>
<pin id="171" dir="0" index="10" bw="4" slack="0"/>
<pin id="172" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_16_i_i/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln126_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="1"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln126_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="4"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="acc1_1_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc1_1_load/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="acc1_1_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc1_1 "/>
</bind>
</comp>

<comp id="198" class="1005" name="i_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="205" class="1005" name="add51_837_i_i_reload_read_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add51_837_i_i_reload_read "/>
</bind>
</comp>

<comp id="210" class="1005" name="add51_736_i_i_reload_read_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add51_736_i_i_reload_read "/>
</bind>
</comp>

<comp id="215" class="1005" name="add51_635_i_i_reload_read_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add51_635_i_i_reload_read "/>
</bind>
</comp>

<comp id="220" class="1005" name="add51_534_i_i_reload_read_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add51_534_i_i_reload_read "/>
</bind>
</comp>

<comp id="225" class="1005" name="add51_433_i_i_reload_read_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add51_433_i_i_reload_read "/>
</bind>
</comp>

<comp id="230" class="1005" name="add51_332_i_i_reload_read_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add51_332_i_i_reload_read "/>
</bind>
</comp>

<comp id="235" class="1005" name="add51_231_i_i_reload_read_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add51_231_i_i_reload_read "/>
</bind>
</comp>

<comp id="240" class="1005" name="add51_130_i_i_reload_read_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add51_130_i_i_reload_read "/>
</bind>
</comp>

<comp id="245" class="1005" name="add5129_i_i_reload_read_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add5129_i_i_reload_read "/>
</bind>
</comp>

<comp id="250" class="1005" name="icmp_ln126_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln126 "/>
</bind>
</comp>

<comp id="254" class="1005" name="acc1_1_load_1_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc1_1_load_1 "/>
</bind>
</comp>

<comp id="259" class="1005" name="tmp_16_i_i_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="22" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="50" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="114" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="141" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="156" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="174"><net_src comp="141" pin="1"/><net_sink comp="160" pin=10"/></net>

<net id="175"><net_src comp="160" pin="11"/><net_sink comp="127" pin=1"/></net>

<net id="180"><net_src comp="150" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="127" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="186" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="193"><net_src comp="52" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="196"><net_src comp="190" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="197"><net_src comp="190" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="201"><net_src comp="56" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="208"><net_src comp="60" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="160" pin=9"/></net>

<net id="213"><net_src comp="66" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="160" pin=8"/></net>

<net id="218"><net_src comp="72" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="160" pin=7"/></net>

<net id="223"><net_src comp="78" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="160" pin=6"/></net>

<net id="228"><net_src comp="84" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="160" pin=5"/></net>

<net id="233"><net_src comp="90" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="160" pin=4"/></net>

<net id="238"><net_src comp="96" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="160" pin=3"/></net>

<net id="243"><net_src comp="102" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="248"><net_src comp="108" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="253"><net_src comp="144" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="156" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="262"><net_src comp="160" pin="11"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="127" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc1_2_out | {2 }
 - Input state : 
	Port: fuse_9x9_1x1_Pipeline_acc1 : acc1 | {1 }
	Port: fuse_9x9_1x1_Pipeline_acc1 : add5129_i_i_reload | {1 }
	Port: fuse_9x9_1x1_Pipeline_acc1 : add51_130_i_i_reload | {1 }
	Port: fuse_9x9_1x1_Pipeline_acc1 : add51_231_i_i_reload | {1 }
	Port: fuse_9x9_1x1_Pipeline_acc1 : add51_332_i_i_reload | {1 }
	Port: fuse_9x9_1x1_Pipeline_acc1 : add51_433_i_i_reload | {1 }
	Port: fuse_9x9_1x1_Pipeline_acc1 : add51_534_i_i_reload | {1 }
	Port: fuse_9x9_1x1_Pipeline_acc1 : add51_635_i_i_reload | {1 }
	Port: fuse_9x9_1x1_Pipeline_acc1 : add51_736_i_i_reload | {1 }
	Port: fuse_9x9_1x1_Pipeline_acc1 : add51_837_i_i_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln126 : 1
		add_ln126 : 1
		br_ln126 : 2
		tmp_16_i_i : 1
		acc1_2 : 2
		store_ln126 : 2
		write_ln0 : 1
	State 3
	State 4
	State 5
		store_ln126 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|   fadd   |               grp_fu_127              |    2    |   227   |   214   |
|----------|---------------------------------------|---------|---------|---------|
|    mux   |           tmp_16_i_i_fu_160           |    0    |    0    |    49   |
|----------|---------------------------------------|---------|---------|---------|
|   icmp   |           icmp_ln126_fu_144           |    0    |    0    |    12   |
|----------|---------------------------------------|---------|---------|---------|
|    add   |            add_ln126_fu_150           |    0    |    0    |    12   |
|----------|---------------------------------------|---------|---------|---------|
|          |  add51_837_i_i_reload_read_read_fu_60 |    0    |    0    |    0    |
|          |  add51_736_i_i_reload_read_read_fu_66 |    0    |    0    |    0    |
|          |  add51_635_i_i_reload_read_read_fu_72 |    0    |    0    |    0    |
|          |  add51_534_i_i_reload_read_read_fu_78 |    0    |    0    |    0    |
|   read   |  add51_433_i_i_reload_read_read_fu_84 |    0    |    0    |    0    |
|          |  add51_332_i_i_reload_read_read_fu_90 |    0    |    0    |    0    |
|          |  add51_231_i_i_reload_read_read_fu_96 |    0    |    0    |    0    |
|          | add51_130_i_i_reload_read_read_fu_102 |    0    |    0    |    0    |
|          |  add5129_i_i_reload_read_read_fu_108  |    0    |    0    |    0    |
|          |         acc1_read_read_fu_114         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   write  |         write_ln0_write_fu_120        |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    2    |   227   |   287   |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|      acc1_1_load_1_reg_254      |   32   |
|          acc1_1_reg_190         |   32   |
| add5129_i_i_reload_read_reg_245 |   32   |
|add51_130_i_i_reload_read_reg_240|   32   |
|add51_231_i_i_reload_read_reg_235|   32   |
|add51_332_i_i_reload_read_reg_230|   32   |
|add51_433_i_i_reload_read_reg_225|   32   |
|add51_534_i_i_reload_read_reg_220|   32   |
|add51_635_i_i_reload_read_reg_215|   32   |
|add51_736_i_i_reload_read_reg_210|   32   |
|add51_837_i_i_reload_read_reg_205|   32   |
|            i_reg_198            |    4   |
|        icmp_ln126_reg_250       |    1   |
|        tmp_16_i_i_reg_259       |   32   |
+---------------------------------+--------+
|              Total              |   389  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_127 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_127 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   128  ||  0.854  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   287  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   389  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   616  |   305  |
+-----------+--------+--------+--------+--------+
