# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-sv --trace -CFLAGS -DMEM_DEPTH=1048576 -DMEM_PATH=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/data/test1.x_ -DVCD -DVCD_FILE=test1.vcd --cc /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/constants.svh /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/memory.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/fetch.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/control.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/branch_control.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/decode.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/igen.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/register_file.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/writeback.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/execute.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/stall_flush_logic.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/pd5.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/clockgen.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/design_wrapper.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/test_pd.sv --exe /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/test_pd.cpp -I/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design -I/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code -I/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests -top-module top --Mdir /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd +define+MEM_PATH=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/data/test1.x_ +define+TEST_VECTOR=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/data/test_vector.x_ +define+MEM_DEPTH=1048576 +define+GEN_TRACE=0 +define+TRACE_FILE=_test1.trace_ +define+LINE_COUNT=154 +define+PATTERN_FILE=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/data/test1.pattern_ +define+PATTERN_LINE_COUNT=2389 +define+PATTERN_DUMP_FILE=_test1.dump_ +define+PATTERN_DUMP=0 +define+PATTERN_CHECK=1 +define+VCD_FILE=_test1.vcd_ +define+TIMEOUT=50000"
S      1847 211873644  1764131071           0  1764131071           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/branch_control.sv"
S      2572 211873933  1764387195           0  1764387195           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/constants.svh"
S      9051 211873845  1764137134           0  1764137134           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/control.sv"
S      2493 211873934  1764131072           0  1764131072           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/decode.sv"
S      4805 211873648  1764131071           0  1764131071           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/execute.sv"
S       870 211874031  1764387851           0  1764387851           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/fetch.sv"
S      2224 211873650  1764131071           0  1764131071           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/igen.sv"
S      9071 211874032  1764133270           0  1764133270           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/memory.sv"
S     11132 211874044  1764447260           0  1764447260           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/pd5.sv"
S      2095 211873975  1764131072           0  1764131072           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/register_file.sv"
S       495 212598757  1764442433           0  1764442433           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/stall_flush_logic.sv"
S      1305 211873981  1764386457           0  1764386457           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/writeback.sv"
S       332 205749466  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/design_wrapper.sv"
S      1287 211874046  1764438083           0  1764438083           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/probes.svh"
T      4948 211873859  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop.cpp"
T      3576 211873860  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop.h"
T      2209 211874048  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop.mk"
T      1219 211874051  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__ConstPool_0.cpp"
T       913 211873867  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__Dpi.cpp"
T       688 211873868  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__Dpi.h"
T       633 211873869  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__Dpi_Export__0.cpp"
T      1541 211873988  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__Syms.cpp"
T      1395 211873871  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__Syms.h"
T       290 211873872  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__TraceDecls__0__Slow.cpp"
T     27498 211874052  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__Trace__0.cpp"
T     69487 211874053  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__Trace__0__Slow.cpp"
T      9381 211874054  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024root.h"
T     41778 211873876  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h4b98a05d__0.cpp"
T       845 211873877  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h4b98a05d__0__Slow.cpp"
T     98981 211874055  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h6944321b__0.cpp"
T     81572 211874056  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h6944321b__0__Slow.cpp"
T       620 211873880  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024root__Slow.cpp"
T       627 211873881  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024unit.h"
T       467 211873882  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024unit__DepSet_h1e8fffb9__0__Slow.cpp"
T       620 211873883  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024unit__Slow.cpp"
T       773 211873884  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__pch.h"
T      5041 211873885  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__ver.d"
T         0        0  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__verFiles.dat"
T      1974 211873887  1764447530           0  1764447530           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop_classes.mk"
S       893 205749487  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/clockgen.sv"
S      1158 211481484  1763831430           0  1763831430           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/fields.h"
S      1197 211874061  1764131072           0  1764131072           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/pattern_check.h"
S      2280 211481486  1763831430           0  1763831430           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/pattern_dump.h"
S      6635 211871060  1764130777           0  1764130777           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/tasks.h"
S      1328 211481488  1763831430           0  1763831430           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/test_pd.sv"
S      1473 208901548  1762500671           0  1762500671           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/trace_dump.h"
S      1317 208901549  1762500671           0  1762500671           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/tracegen.v"
S  10869344 203033992  1758844571           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/bin/verilator_bin"
S      6525 203034111  1758844571           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/share/verilator/include/verilated_std.sv"
S      2787 203034112  1758844571           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/share/verilator/include/verilated_std_waiver.vlt"
