`include "define.v"
module Register(
    input   wire          clk,
    input   wire          rst_n,
    input   wire          we_reg,   //wrire enable
    input   wire[4: 0]    rs1,
    input   wire[4: 0]    rs2,
    input   wire[4: 0]    wr,        //write address
    input   wire[31: 0]   wd,        //write data
    output  wire[31: 0]   rd1,
    output  wire[31: 0]   rd2
    );

    reg[31: 0] regs[0:31];  
    //è®¿é—®x1æ—¶åªéœ€å–regs[1]ï¼Œé¿å…äº†ç´¢å¼•åç§»

    assign rd1 = (|rs1) ? regs[rs1] : {32{1'b0}};  
    assign rd2 = (|rs2) ? regs[rs2] : {32{1'b0}};
    //åˆ¤æ–­rs1æ˜?å¦å…¨ä¸?0

    integer i;
    always @(posedge clk) 
    begin
        if (!rst_n) 
        begin
            for(i=0; i<=31; i=i+1)  
                regs[i] <= 32'b0;
        end
        else if (we_reg && |wr)       // å†™ä½¿èƒ?+éé›¶åœ°å€
        begin  
            regs[wr] <= wd;
        end
    end


endmodule