--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 23.500 ns
From           : UARTTXBIG:inst9|tx
To             : UART_TX
From Clock     : clk100MHz
To Clock       : --
Failed Paths   : 0

Type           : Clock Setup: 'clk100MHz'
Slack          : 2.134 ns
Required Time  : 100.66 MHz ( period = 9.934 ns )
Actual Time    : 128.21 MHz ( period = 7.800 ns )
From           : clkDiv21:inst2|cntdiv[4]
To             : clkDiv21:inst2|cntdiv[0]
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk80MHz'
Slack          : 2.400 ns
Required Time  : 80.00 MHz ( period = 12.500 ns )
Actual Time    : 99.01 MHz ( period = 10.100 ns )
From           : OrbPacker:inst5|state.00
To             : OrbPacker:inst5|lpm_counter:cntWrd_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]
From Clock     : clk80MHz
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clkDiv100:inst3|Outdiv8'
Slack          : 64.872 ns
Required Time  : 12.58 MHz ( period = 79.472 ns )
Actual Time    : 68.49 MHz ( period = 14.600 ns )
From           : M16:inst8|lpm_counter:cntWrd_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[7]
To             : M16:inst8|lpm_counter:cntFrm_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[6]
From Clock     : clkDiv100:inst3|Outdiv8
To Clock       : clkDiv100:inst3|Outdiv8
Failed Paths   : 0

Type           : Clock Hold: 'clkDiv100:inst3|Outdiv8'
Slack          : 0.200 ns
Required Time  : 12.58 MHz ( period = 79.472 ns )
Actual Time    : N/A
From           : M16:inst8|lpm_counter:cntFrm_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[6]
To             : M16:inst8|lpm_counter:cntFrm_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[6]
From Clock     : clkDiv100:inst3|Outdiv8
To Clock       : clkDiv100:inst3|Outdiv8
Failed Paths   : 0

Type           : Clock Hold: 'clk80MHz'
Slack          : 0.200 ns
Required Time  : 80.00 MHz ( period = 12.500 ns )
Actual Time    : N/A
From           : OrbPacker:inst5|lpm_counter:cntWrd_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]
To             : OrbPacker:inst5|lpm_counter:cntWrd_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]
From Clock     : clk80MHz
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Hold: 'clk100MHz'
Slack          : 0.200 ns
Required Time  : 100.66 MHz ( period = 9.934 ns )
Actual Time    : N/A
From           : clkDiv100:inst3|lpm_counter:clk_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[0]
To             : clkDiv100:inst3|lpm_counter:clk_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[0]
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

