$date
	Mon Nov 18 22:30:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_circuit $end
$var wire 5 ! g [4:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 1 $ c0 $end
$var reg 1 % clk $end
$var reg 1 & gnd $end
$var reg 1 ' vdd $end
$scope module uut $end
$var wire 4 ( A [3:0] $end
$var wire 4 ) B [3:0] $end
$var wire 1 $ c0 $end
$var wire 1 % clk $end
$var wire 1 & gnd $end
$var wire 1 ' vdd $end
$var wire 5 * S1 [4:0] $end
$var wire 5 + S [4:0] $end
$var wire 4 , B1 [3:0] $end
$var wire 4 - A1 [3:0] $end
$scope module x1 $end
$var wire 1 . D $end
$var wire 1 % clk $end
$var wire 1 & gnd $end
$var wire 1 ' vdd $end
$var reg 1 / Q $end
$upscope $end
$scope module x10 $end
$var wire 1 0 D $end
$var wire 1 % clk $end
$var wire 1 & gnd $end
$var wire 1 ' vdd $end
$var reg 1 1 Q $end
$upscope $end
$scope module x11 $end
$var wire 1 2 D $end
$var wire 1 % clk $end
$var wire 1 & gnd $end
$var wire 1 ' vdd $end
$var reg 1 3 Q $end
$upscope $end
$scope module x12 $end
$var wire 1 4 D $end
$var wire 1 % clk $end
$var wire 1 & gnd $end
$var wire 1 ' vdd $end
$var reg 1 5 Q $end
$upscope $end
$scope module x13 $end
$var wire 1 6 D $end
$var wire 1 % clk $end
$var wire 1 & gnd $end
$var wire 1 ' vdd $end
$var reg 1 7 Q $end
$upscope $end
$scope module x14 $end
$var wire 1 8 D $end
$var wire 1 % clk $end
$var wire 1 & gnd $end
$var wire 1 ' vdd $end
$var reg 1 9 Q $end
$upscope $end
$scope module x2 $end
$var wire 1 : D $end
$var wire 1 % clk $end
$var wire 1 & gnd $end
$var wire 1 ' vdd $end
$var reg 1 ; Q $end
$upscope $end
$scope module x3 $end
$var wire 1 < D $end
$var wire 1 % clk $end
$var wire 1 & gnd $end
$var wire 1 ' vdd $end
$var reg 1 = Q $end
$upscope $end
$scope module x4 $end
$var wire 1 > D $end
$var wire 1 % clk $end
$var wire 1 & gnd $end
$var wire 1 ' vdd $end
$var reg 1 ? Q $end
$upscope $end
$scope module x5 $end
$var wire 1 @ D $end
$var wire 1 % clk $end
$var wire 1 & gnd $end
$var wire 1 ' vdd $end
$var reg 1 A Q $end
$upscope $end
$scope module x6 $end
$var wire 1 B D $end
$var wire 1 % clk $end
$var wire 1 & gnd $end
$var wire 1 ' vdd $end
$var reg 1 C Q $end
$upscope $end
$scope module x7 $end
$var wire 1 D D $end
$var wire 1 % clk $end
$var wire 1 & gnd $end
$var wire 1 ' vdd $end
$var reg 1 E Q $end
$upscope $end
$scope module x8 $end
$var wire 1 F D $end
$var wire 1 % clk $end
$var wire 1 & gnd $end
$var wire 1 ' vdd $end
$var reg 1 G Q $end
$upscope $end
$scope module x9 $end
$var wire 4 H A [3:0] $end
$var wire 4 I B [3:0] $end
$var wire 1 $ c0 $end
$var wire 1 & gnd $end
$var wire 1 ' vdd $end
$var wire 5 J s [4:0] $end
$var wire 4 K p [3:0] $end
$var wire 4 L g [3:0] $end
$var wire 1 M c3 $end
$var wire 1 N c2 $end
$var wire 1 O c1 $end
$scope module x1 $end
$var wire 1 P A $end
$var wire 1 Q B $end
$var wire 1 & gnd $end
$var wire 1 ' vdd $end
$var wire 1 R p $end
$var wire 1 S g $end
$scope module and1 $end
$var wire 1 P A $end
$var wire 1 Q B $end
$var wire 1 & gnd $end
$var wire 1 S out $end
$var wire 1 ' vdd $end
$upscope $end
$scope module xor1 $end
$var wire 1 P A $end
$var wire 1 Q B $end
$var wire 1 & gnd $end
$var wire 1 R out $end
$var wire 1 ' vdd $end
$upscope $end
$upscope $end
$scope module x2 $end
$var wire 1 T A $end
$var wire 1 U B $end
$var wire 1 & gnd $end
$var wire 1 ' vdd $end
$var wire 1 V p $end
$var wire 1 W g $end
$scope module and1 $end
$var wire 1 T A $end
$var wire 1 U B $end
$var wire 1 & gnd $end
$var wire 1 W out $end
$var wire 1 ' vdd $end
$upscope $end
$scope module xor1 $end
$var wire 1 T A $end
$var wire 1 U B $end
$var wire 1 & gnd $end
$var wire 1 V out $end
$var wire 1 ' vdd $end
$upscope $end
$upscope $end
$scope module x3 $end
$var wire 1 X A $end
$var wire 1 Y B $end
$var wire 1 & gnd $end
$var wire 1 ' vdd $end
$var wire 1 Z p $end
$var wire 1 [ g $end
$scope module and1 $end
$var wire 1 X A $end
$var wire 1 Y B $end
$var wire 1 & gnd $end
$var wire 1 [ out $end
$var wire 1 ' vdd $end
$upscope $end
$scope module xor1 $end
$var wire 1 X A $end
$var wire 1 Y B $end
$var wire 1 & gnd $end
$var wire 1 Z out $end
$var wire 1 ' vdd $end
$upscope $end
$upscope $end
$scope module x4 $end
$var wire 1 \ A $end
$var wire 1 ] B $end
$var wire 1 & gnd $end
$var wire 1 ' vdd $end
$var wire 1 ^ p $end
$var wire 1 _ g $end
$scope module and1 $end
$var wire 1 \ A $end
$var wire 1 ] B $end
$var wire 1 & gnd $end
$var wire 1 _ out $end
$var wire 1 ' vdd $end
$upscope $end
$scope module xor1 $end
$var wire 1 \ A $end
$var wire 1 ] B $end
$var wire 1 & gnd $end
$var wire 1 ^ out $end
$var wire 1 ' vdd $end
$upscope $end
$upscope $end
$scope module x5 $end
$var wire 1 $ c1 $end
$var wire 1 O c2 $end
$var wire 1 N c3 $end
$var wire 1 M c4 $end
$var wire 1 ` c5 $end
$var wire 1 a g1 $end
$var wire 1 b g2 $end
$var wire 1 c g3 $end
$var wire 1 d g4 $end
$var wire 1 & gnd $end
$var wire 1 e p1 $end
$var wire 1 f p2 $end
$var wire 1 g p3 $end
$var wire 1 h p4 $end
$var wire 1 ' vdd $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
bx L
bx K
bx J
bx I
bx H
xG
0F
xE
0D
xC
1B
xA
0@
x?
0>
x=
0<
x;
0:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
1.
bx -
bx ,
bx +
bx *
b10 )
b1 (
x'
x&
0%
1$
b10 #
b1 "
bx !
$end
#5000
14
06
08
1N
0`
0M
02
00
1O
b100 *
b100 J
0a
1e
0b
1f
0c
0g
0d
0h
0S
1R
0W
1V
0[
0Z
b0 L
0_
b11 K
0^
1P
0T
0X
0\
0Q
1U
0Y
0]
1/
0;
0=
b1 -
b1 H
0?
0A
1C
0E
b10 ,
b10 I
0G
1%
#10000
0%
#15000
09
07
15
03
b100 !
b100 +
01
1%
#20000
04
12
0N
10
0O
b11 *
b11 J
1@
0B
1:
1<
1>
0%
0$
b1 #
b1 )
b1111 "
b1111 (
#25000
18
1`
1M
02
1N
04
06
00
1O
b10000 *
b10000 J
1g
1h
1a
0e
1Z
1^
b1 L
1S
b1110 K
0R
1T
1X
1\
1Q
0U
1;
1=
b1111 -
b1111 H
1?
1A
b1 ,
b1 I
0C
11
13
b11 !
b11 +
05
1%
#30000
0%
#35000
19
03
b10000 !
b10000 +
01
1%
#40000
10
b10001 *
b10001 J
0@
1D
0.
0<
0%
1$
b100 #
b100 )
b1010 "
b1010 (
#45000
16
08
14
0`
0M
12
0N
b1111 *
b1111 J
0O
0a
b0 L
0S
0P
0X
0Q
1Y
0/
b1010 -
b1010 H
0=
0A
b100 ,
b100 I
1E
b10001 !
b10001 +
11
1%
#50000
0%
#55000
09
17
15
b1111 !
b1111 +
13
1%
#60000
0%
