
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[tip:x86/pti] x86/events/intel/ds: Use the proper cache flush method for mapping ds buffers - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [tip:x86/pti] x86/events/intel/ds: Use the proper cache flush method for mapping ds buffers</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=60001">tip-bot for Jacob Shin</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Jan. 4, 2018, 10:11 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;tip-2f8411c2e98d93100de55d413f7c54a090bdf04e@git.kernel.org&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/10145673/mbox/"
   >mbox</a>
|
   <a href="/patch/10145673/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/10145673/">/patch/10145673/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	89CAF60594 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu,  4 Jan 2018 22:16:29 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id CAD6D2885C
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu,  4 Jan 2018 22:16:29 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id BE6C72885E; Thu,  4 Jan 2018 22:16:29 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 2E0C12885C
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu,  4 Jan 2018 22:16:29 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1753328AbeADWQZ (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Thu, 4 Jan 2018 17:16:25 -0500
Received: from terminus.zytor.com ([65.50.211.136]:51761 &quot;EHLO
	terminus.zytor.com&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1751952AbeADWQY (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Thu, 4 Jan 2018 17:16:24 -0500
Received: from terminus.zytor.com (localhost [127.0.0.1])
	by terminus.zytor.com (8.15.2/8.15.2) with ESMTP id w04MBCqN020374;
	Thu, 4 Jan 2018 14:11:12 -0800
Received: (from tipbot@localhost)
	by terminus.zytor.com (8.15.2/8.15.2/Submit) id w04MB9rJ020365;
	Thu, 4 Jan 2018 14:11:09 -0800
Date: Thu, 4 Jan 2018 14:11:09 -0800
X-Authentication-Warning: terminus.zytor.com: tipbot set sender to
	tipbot@zytor.com using -f
From: tip-bot for Peter Zijlstra &lt;tipbot@zytor.com&gt;
Message-ID: &lt;tip-2f8411c2e98d93100de55d413f7c54a090bdf04e@git.kernel.org&gt;
Cc: gregkh@linuxfoundation.org, peterz@infradead.org, hughd@google.com,
	thomas.zeitlhofer+lkml@ze-it.at, mingo@kernel.org,
	linux-kernel@vger.kernel.org, tglx@linutronix.de, hpa@zytor.com
Reply-To: hughd@google.com, peterz@infradead.org,
	gregkh@linuxfoundation.org, hpa@zytor.com, tglx@linutronix.de,
	linux-kernel@vger.kernel.org, mingo@kernel.org,
	thomas.zeitlhofer+lkml@ze-it.at
In-Reply-To: &lt;20180104170712.GB3040@hirez.programming.kicks-ass.net&gt;
References: &lt;20180104170712.GB3040@hirez.programming.kicks-ass.net&gt;
To: linux-tip-commits@vger.kernel.org
Subject: [tip:x86/pti] x86/events/intel/ds: Use the proper cache flush
	method for mapping ds buffers
Git-Commit-ID: 2f8411c2e98d93100de55d413f7c54a090bdf04e
X-Mailer: tip-git-log-daemon
Robot-ID: &lt;tip-bot.git.kernel.org&gt;
Robot-Unsubscribe: Contact &lt;mailto:hpa@kernel.org&gt; to get blacklisted from
	these emails
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain; charset=UTF-8
Content-Disposition: inline
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=60001">tip-bot for Jacob Shin</a> - Jan. 4, 2018, 10:11 p.m.</div>
<pre class="content">
Commit-ID:  2f8411c2e98d93100de55d413f7c54a090bdf04e
Gitweb:     https://git.kernel.org/tip/2f8411c2e98d93100de55d413f7c54a090bdf04e
Author:     Peter Zijlstra &lt;peterz@infradead.org&gt;
AuthorDate: Thu, 4 Jan 2018 18:07:12 +0100
Committer:  Thomas Gleixner &lt;tglx@linutronix.de&gt;
CommitDate: Thu, 4 Jan 2018 23:04:58 +0100

x86/events/intel/ds: Use the proper cache flush method for mapping ds buffers

Thomas reported the following warning:

 BUG: using smp_processor_id() in preemptible [00000000] code: ovsdb-server/4498
 caller is native_flush_tlb_single+0x57/0xc0
 native_flush_tlb_single+0x57/0xc0
 __set_pte_vaddr+0x2d/0x40
 set_pte_vaddr+0x2f/0x40
 cea_set_pte+0x30/0x40
 ds_update_cea.constprop.4+0x4d/0x70
 reserve_ds_buffers+0x159/0x410
 x86_reserve_hardware+0x150/0x160
 x86_pmu_event_init+0x3e/0x1f0
 perf_try_init_event+0x69/0x80
 perf_event_alloc+0x652/0x740
 SyS_perf_event_open+0x3f6/0xd60
 do_syscall_64+0x5c/0x190

set_pte_vaddr is used to map the ds buffers into the cpu entry area, but
there are two problems with that:

 1) The resulting flush is not supposed to be called in preemptible context

 2) The cpu entry area is supposed to be per CPU, but the debug store
    buffers are mapped for all CPUs so these mappings need to be flushed
    globally.

Add the necessary preemption protection across the mapping code and flush
TLBs globally.

Fixes: c1961a4631da (&quot;x86/events/intel/ds: Map debug buffers in cpu_entry_area&quot;)
Reported-by: Thomas Zeitlhofer &lt;thomas.zeitlhofer+lkml@ze-it.at&gt;
<span class="signed-off-by">Signed-off-by: Peter Zijlstra &lt;peterz@infradead.org&gt;</span>
<span class="signed-off-by">Signed-off-by: Thomas Gleixner &lt;tglx@linutronix.de&gt;</span>
<span class="tested-by">Tested-by: Thomas Zeitlhofer &lt;thomas.zeitlhofer+lkml@ze-it.at&gt;</span>
Cc: Greg Kroah-Hartman &lt;gregkh@linuxfoundation.org&gt;
Cc: Hugh Dickins &lt;hughd@google.com&gt;
Cc: stable@vger.kernel.org
Link: https://lkml.kernel.org/r/20180104170712.GB3040@hirez.programming.kicks-ass.net

---
 arch/x86/events/intel/ds.c | 16 ++++++++++++++++
 1 file changed, 16 insertions(+)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/x86/events/intel/ds.c b/arch/x86/events/intel/ds.c</span>
<span class="p_header">index 8f0aace..8156e47 100644</span>
<span class="p_header">--- a/arch/x86/events/intel/ds.c</span>
<span class="p_header">+++ b/arch/x86/events/intel/ds.c</span>
<span class="p_chunk">@@ -5,6 +5,7 @@</span> <span class="p_context"></span>
 
 #include &lt;asm/cpu_entry_area.h&gt;
 #include &lt;asm/perf_event.h&gt;
<span class="p_add">+#include &lt;asm/tlbflush.h&gt;</span>
 #include &lt;asm/insn.h&gt;
 
 #include &quot;../perf_event.h&quot;
<span class="p_chunk">@@ -283,20 +284,35 @@</span> <span class="p_context"> static DEFINE_PER_CPU(void *, insn_buffer);</span>
 
 static void ds_update_cea(void *cea, void *addr, size_t size, pgprot_t prot)
 {
<span class="p_add">+	unsigned long start = (unsigned long)cea;</span>
 	phys_addr_t pa;
 	size_t msz = 0;
 
 	pa = virt_to_phys(addr);
<span class="p_add">+</span>
<span class="p_add">+	preempt_disable();</span>
 	for (; msz &lt; size; msz += PAGE_SIZE, pa += PAGE_SIZE, cea += PAGE_SIZE)
 		cea_set_pte(cea, pa, prot);
<span class="p_add">+</span>
<span class="p_add">+	/*</span>
<span class="p_add">+	 * This is a cross-CPU update of the cpu_entry_area, we must shoot down</span>
<span class="p_add">+	 * all TLB entries for it.</span>
<span class="p_add">+	 */</span>
<span class="p_add">+	flush_tlb_kernel_range(start, start + size);</span>
<span class="p_add">+	preempt_enable();</span>
 }
 
 static void ds_clear_cea(void *cea, size_t size)
 {
<span class="p_add">+	unsigned long start = (unsigned long)cea;</span>
 	size_t msz = 0;
 
<span class="p_add">+	preempt_disable();</span>
 	for (; msz &lt; size; msz += PAGE_SIZE, cea += PAGE_SIZE)
 		cea_set_pte(cea, 0, PAGE_NONE);
<span class="p_add">+</span>
<span class="p_add">+	flush_tlb_kernel_range(start, start + size);</span>
<span class="p_add">+	preempt_enable();</span>
 }
 
 static void *dsalloc_pages(size_t size, gfp_t flags, int cpu)

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



