
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109555                       # Number of seconds simulated
sim_ticks                                109555233294                       # Number of ticks simulated
final_tick                               639192950604                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142349                       # Simulator instruction rate (inst/s)
host_op_rate                                   186946                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7405228                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903868                       # Number of bytes of host memory used
host_seconds                                 14794.31                       # Real time elapsed on the host
sim_insts                                  2105951875                       # Number of instructions simulated
sim_ops                                    2765735598                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      8960128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4101632                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13064960                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1265920                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1265920                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        70001                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        32044                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                102070                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9890                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9890                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11684                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     81786399                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17525                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     37438942                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               119254550                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11684                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17525                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29209                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11555085                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11555085                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11555085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11684                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     81786399                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17525                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     37438942                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              130809634                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               262722383                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21377039                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17410682                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1908402                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8416063                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8099432                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2231214                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86594                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193015893                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120279923                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21377039                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10330646                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25420047                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5678927                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      14541860                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11805301                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1905745                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    236720112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.977103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       211300065     89.26%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2723425      1.15%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2131659      0.90%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2293241      0.97%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1956857      0.83%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1090619      0.46%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          747051      0.32%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1942522      0.82%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12534673      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    236720112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081367                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.457821                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190742138                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     16853402                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25276542                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       112235                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3735791                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3645100                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6521                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145234330                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51632                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3735791                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191001814                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       13358732                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2369463                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25133050                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1121250                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145015142                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1977                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        429668                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       560031                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         6821                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202899518                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675846301                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675846301                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34448812                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32724                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16644                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3603085                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13961048                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7843710                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       291320                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1737179                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144501186                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32723                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137175599                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        76843                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20047071                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41387503                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          563                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    236720112                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579484                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.286756                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    178846784     75.55%     75.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24404089     10.31%     85.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12307611      5.20%     91.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7981623      3.37%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6583083      2.78%     97.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2587791      1.09%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3177171      1.34%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778574      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53386      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    236720112                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962493     75.31%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146147     11.44%     86.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169412     13.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113739312     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2006853      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13609669      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7803685      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137175599                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.522131                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278052                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009317                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    512426205                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164581698                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133370272                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138453651                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       144789                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1809448                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          718                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       134144                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          551                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3735791                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       12582311                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       319068                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144533909                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          510                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13961048                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7843710                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16643                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        248898                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12511                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          718                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1136136                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065301                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2201437                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134591843                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13480053                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2583756                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21283116                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19212652                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7803063                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.512297                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133372127                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133370272                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79205799                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213491339                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.507647                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371002                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22078409                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1929541                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    232984321                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.525642                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.378484                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    183253800     78.65%     78.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23294406     10.00%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10805531      4.64%     93.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817682      2.07%     95.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3651212      1.57%     96.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1540052      0.66%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534499      0.66%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1101365      0.47%     98.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2985774      1.28%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    232984321                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2985774                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           374543319                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292825399                       # The number of ROB writes
system.switch_cpus0.timesIdled                2851386                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               26002271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.627224                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.627224                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380630                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380630                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608455808                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183769479                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137887542                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               262722383                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19330034                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17161018                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1662145                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10115889                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9879884                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1229696                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        48251                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    208056212                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             109394184                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19330034                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11109580                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22125997                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5103134                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2640485                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12723223                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1655923                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    236254938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.521908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.771864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       214128941     90.63%     90.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1005932      0.43%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1868660      0.79%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1620505      0.69%     92.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3274692      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3945346      1.67%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          947354      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          519157      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8944351      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    236254938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.073576                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.416387                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       206230029                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4481819                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22092706                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22601                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3427782                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1897255                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4462                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     123236620                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1321                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3427782                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       206493066                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2418927                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1208124                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21846159                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       860872                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     123103700                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          109                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         80833                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       572446                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    162609282                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    556703468                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    556703468                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    134336669                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        28272594                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        17002                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8518                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2531058                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21379712                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3805289                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        68539                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       856768                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         122640193                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        17002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        116477584                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        74845                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18615155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38827784                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           34                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    236254938                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.493017                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.175906                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    186367753     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20952112      8.87%     87.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10735078      4.54%     92.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6147884      2.60%     94.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6856495      2.90%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3430221      1.45%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1384412      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       319757      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        61226      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    236254938                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         215672     47.70%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        167756     37.10%     84.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        68699     15.19%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     91478289     78.54%     78.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       924909      0.79%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8484      0.01%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20280832     17.41%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3785070      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     116477584                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.443349                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             452127                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003882                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    469737078                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    141272637                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    113791999                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     116929711                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       206176                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3583105                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          226                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          287                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       102942                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3427782                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1712553                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        68338                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    122657195                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5741                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21379712                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3805289                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8518                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33890                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          634                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          287                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       749175                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1002891                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1752066                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    115447104                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20027394                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1030480                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23812429                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17836421                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3785035                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.439426                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             113821780                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            113791999                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         65074949                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        150393577                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.433126                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432698                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     91440854                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    103081264                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19579736                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16968                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1666209                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    232827156                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.442737                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.292599                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    194185671     83.40%     83.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14666547      6.30%     89.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11423614      4.91%     94.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2260661      0.97%     95.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2861626      1.23%     96.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       972291      0.42%     97.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4131461      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       913499      0.39%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1411786      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    232827156                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     91440854                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     103081264                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21498950                       # Number of memory references committed
system.switch_cpus1.commit.loads             17796603                       # Number of loads committed
system.switch_cpus1.commit.membars               8484                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16253433                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         89685007                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1306811                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1411786                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           354076370                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          248749854                       # The number of ROB writes
system.switch_cpus1.timesIdled                5512900                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               26467445                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           91440854                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            103081264                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     91440854                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.873140                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.873140                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.348051                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.348051                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       534519695                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      148498913                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      130257399                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16968                       # number of misc regfile writes
system.l20.replacements                         70242                       # number of replacements
system.l20.tagsinuse                              512                       # Cycle average of tags in use
system.l20.total_refs                           34259                       # Total number of references to valid blocks.
system.l20.sampled_refs                         70754                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.484199                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            3.167468                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.060060                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   506.186311                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             2.586161                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.006186                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000117                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.988645                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.005051                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        26131                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  26131                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8112                       # number of Writeback hits
system.l20.Writeback_hits::total                 8112                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        26131                       # number of demand (read+write) hits
system.l20.demand_hits::total                   26131                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        26131                       # number of overall hits
system.l20.overall_hits::total                  26131                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        70001                       # number of ReadReq misses
system.l20.ReadReq_misses::total                70011                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        70001                       # number of demand (read+write) misses
system.l20.demand_misses::total                 70011                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        70001                       # number of overall misses
system.l20.overall_misses::total                70011                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1936580                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  14858278158                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    14860214738                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1936580                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  14858278158                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     14860214738                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1936580                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  14858278158                       # number of overall miss cycles
system.l20.overall_miss_latency::total    14860214738                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96132                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96142                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8112                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8112                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96132                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96142                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96132                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96142                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.728176                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.728204                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.728176                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.728204                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.728176                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.728204                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       193658                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 212258.084285                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 212255.427547                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       193658                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 212258.084285                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 212255.427547                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       193658                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 212258.084285                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 212255.427547                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6638                       # number of writebacks
system.l20.writebacks::total                     6638                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        70001                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           70011                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        70001                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            70011                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        70001                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           70011                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1337706                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  10662270407                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  10663608113                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1337706                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  10662270407                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10663608113                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1337706                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  10662270407                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10663608113                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.728176                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.728204                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.728176                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.728204                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.728176                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.728204                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 133770.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 152315.972729                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 152313.323806                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 133770.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 152315.972729                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 152313.323806                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 133770.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 152315.972729                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 152313.323806                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         32152                       # number of replacements
system.l21.tagsinuse                              512                       # Cycle average of tags in use
system.l21.total_refs                           19275                       # Total number of references to valid blocks.
system.l21.sampled_refs                         32664                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.590099                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            3.181209                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.175249                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   503.998528                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             4.645014                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.006213                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000342                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.984372                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.009072                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        14522                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  14522                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            4328                       # number of Writeback hits
system.l21.Writeback_hits::total                 4328                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        14522                       # number of demand (read+write) hits
system.l21.demand_hits::total                   14522                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        14522                       # number of overall hits
system.l21.overall_hits::total                  14522                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        32044                       # number of ReadReq misses
system.l21.ReadReq_misses::total                32059                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        32044                       # number of demand (read+write) misses
system.l21.demand_misses::total                 32059                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        32044                       # number of overall misses
system.l21.overall_misses::total                32059                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2749787                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6532342494                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6535092281                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2749787                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6532342494                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6535092281                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2749787                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6532342494                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6535092281                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        46566                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              46581                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         4328                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             4328                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        46566                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               46581                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        46566                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              46581                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.688142                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.688242                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.688142                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.688242                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.688142                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.688242                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 183319.133333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203855.401760                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203845.793100                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 183319.133333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203855.401760                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203845.793100                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 183319.133333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203855.401760                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203845.793100                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3252                       # number of writebacks
system.l21.writebacks::total                     3252                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        32044                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           32059                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        32044                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            32059                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        32044                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           32059                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1846105                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4603495870                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4605341975                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1846105                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4603495870                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4605341975                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1846105                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4603495870                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4605341975                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.688142                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.688242                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.688142                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.688242                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.688142                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.688242                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 123073.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143661.711085                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143652.078200                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 123073.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143661.711085                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143652.078200                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 123073.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143661.711085                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143652.078200                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.891571                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011812941                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849749.435101                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.891571                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015852                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876429                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11805291                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11805291                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11805291                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11805291                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11805291                       # number of overall hits
system.cpu0.icache.overall_hits::total       11805291                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2124580                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2124580                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2124580                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2124580                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2124580                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2124580                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11805301                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11805301                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11805301                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11805301                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11805301                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11805301                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       212458                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       212458                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       212458                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       212458                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       212458                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       212458                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2019580                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2019580                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2019580                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2019580                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2019580                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2019580                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       201958                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       201958                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       201958                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       201958                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       201958                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       201958                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96132                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190966272                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96388                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1981.224551                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.606904                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.393096                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916433                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083567                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10382037                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10382037                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677212                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677212                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16450                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16450                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18059249                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18059249                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18059249                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18059249                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       401631                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       401631                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       401731                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        401731                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       401731                       # number of overall misses
system.cpu0.dcache.overall_misses::total       401731                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  69197754155                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  69197754155                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11166775                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11166775                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  69208920930                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  69208920930                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  69208920930                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  69208920930                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10783668                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10783668                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18460980                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18460980                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18460980                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18460980                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037244                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037244                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021761                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021761                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021761                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021761                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 172291.865307                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 172291.865307                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 111667.750000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 111667.750000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 172276.774583                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 172276.774583                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 172276.774583                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 172276.774583                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8112                       # number of writebacks
system.cpu0.dcache.writebacks::total             8112                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305499                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305499                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305599                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305599                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305599                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305599                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96132                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96132                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96132                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96132                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96132                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96132                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  17151641693                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  17151641693                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  17151641693                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  17151641693                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  17151641693                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  17151641693                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008915                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008915                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005207                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005207                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005207                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005207                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 178417.610088                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 178417.610088                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 178417.610088                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 178417.610088                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 178417.610088                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 178417.610088                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.992854                       # Cycle average of tags in use
system.cpu1.icache.total_refs               927266339                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1710823.503690                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.992854                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024027                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868578                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12723205                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12723205                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12723205                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12723205                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12723205                       # number of overall hits
system.cpu1.icache.overall_hits::total       12723205                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3445201                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3445201                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3445201                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3445201                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3445201                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3445201                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12723223                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12723223                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12723223                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12723223                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12723223                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12723223                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 191400.055556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 191400.055556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 191400.055556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 191400.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 191400.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 191400.055556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2886708                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2886708                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2886708                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2886708                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2886708                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2886708                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 192447.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 192447.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 192447.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 192447.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 192447.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 192447.200000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46566                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               228290294                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46822                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4875.705737                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.688379                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.311621                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.819095                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.180905                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18259190                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18259190                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3685330                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3685330                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8522                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8522                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8484                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8484                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21944520                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21944520                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21944520                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21944520                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       187222                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       187222                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       187222                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        187222                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       187222                       # number of overall misses
system.cpu1.dcache.overall_misses::total       187222                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  31237349163                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  31237349163                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  31237349163                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  31237349163                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  31237349163                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  31237349163                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18446412                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18446412                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3685330                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3685330                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8484                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8484                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22131742                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22131742                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22131742                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22131742                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010150                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010150                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008459                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008459                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008459                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008459                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 166846.573389                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 166846.573389                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 166846.573389                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 166846.573389                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 166846.573389                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 166846.573389                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4328                       # number of writebacks
system.cpu1.dcache.writebacks::total             4328                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       140656                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       140656                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       140656                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       140656                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       140656                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       140656                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46566                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46566                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46566                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46566                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46566                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46566                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7743884180                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7743884180                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7743884180                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7743884180                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7743884180                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7743884180                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002104                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002104                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002104                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002104                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 166299.106215                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 166299.106215                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 166299.106215                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 166299.106215                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 166299.106215                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 166299.106215                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
