VERSION 5.5 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN SET ;

SCANCHAINS 1 ;

- 1
+ START PIN test_si
+ FLOATING CandidateAdder_U/candidate_reg[0] ( IN SI ) ( OUT Q )
           CandidateAdder_U/candidate_reg[1] ( IN SI ) ( OUT Q )
           CandidateAdder_U/candidate_reg[2] ( IN SI ) ( OUT Q )
           CandidateAdder_U/candidate_reg[3] ( IN SI ) ( OUT Q )
           CandidateAdder_U/candidate_reg[4] ( IN SI ) ( OUT Q )
           CandidateAdder_U/candidate_reg[5] ( IN SI ) ( OUT Q )
           CandidateAdder_U/candidate_reg[6] ( IN SI ) ( OUT Q )
           CandidateAdder_U/candidate_reg[7] ( IN SI ) ( OUT Q )
           CandidateAdder_U/tmp_reg ( IN SI ) ( OUT Q )
           Control_U/Candidate_en_reg ( IN SI ) ( OUT Q )
           Control_U/MapCell_en_reg ( IN SI ) ( OUT Q )
           Control_U/busy_reg ( IN SI ) ( OUT Q )
           Control_U/circle_A_reg[0] ( IN SI ) ( OUT Q )
           Control_U/circle_A_reg[1] ( IN SI ) ( OUT Q )
           Control_U/circle_A_reg[2] ( IN SI ) ( OUT Q )
           Control_U/circle_A_reg[3] ( IN SI ) ( OUT Q )
           Control_U/circle_A_reg[4] ( IN SI ) ( OUT Q )
           Control_U/circle_A_reg[5] ( IN SI ) ( OUT Q )
           Control_U/circle_A_reg[6] ( IN SI ) ( OUT Q )
           Control_U/circle_A_reg[7] ( IN SI ) ( OUT Q )
           Control_U/circle_A_reg[8] ( IN SI ) ( OUT Q )
           Control_U/circle_A_reg[9] ( IN SI ) ( OUT Q )
           Control_U/circle_A_reg[10] ( IN SI ) ( OUT Q )
           Control_U/circle_A_reg[11] ( IN SI ) ( OUT Q )
           Control_U/circle_B_reg[0] ( IN SI ) ( OUT Q )
           Control_U/circle_B_reg[1] ( IN SI ) ( OUT Q )
           Control_U/circle_B_reg[2] ( IN SI ) ( OUT Q )
           Control_U/circle_B_reg[3] ( IN SI ) ( OUT Q )
           Control_U/circle_B_reg[4] ( IN SI ) ( OUT Q )
           Control_U/circle_B_reg[5] ( IN SI ) ( OUT Q )
           Control_U/circle_B_reg[6] ( IN SI ) ( OUT Q )
           Control_U/circle_B_reg[7] ( IN SI ) ( OUT Q )
           Control_U/circle_B_reg[8] ( IN SI ) ( OUT Q )
           Control_U/circle_B_reg[9] ( IN SI ) ( OUT Q )
           Control_U/circle_B_reg[10] ( IN SI ) ( OUT Q )
           Control_U/circle_B_reg[11] ( IN SI ) ( OUT Q )
           Control_U/circle_C_reg[0] ( IN SI ) ( OUT Q )
           Control_U/circle_C_reg[1] ( IN SI ) ( OUT Q )
           Control_U/circle_C_reg[2] ( IN SI ) ( OUT Q )
           Control_U/circle_C_reg[3] ( IN SI ) ( OUT Q )
           Control_U/circle_C_reg[4] ( IN SI ) ( OUT Q )
           Control_U/circle_C_reg[5] ( IN SI ) ( OUT Q )
           Control_U/circle_C_reg[6] ( IN SI ) ( OUT Q )
           Control_U/circle_C_reg[7] ( IN SI ) ( OUT Q )
           Control_U/circle_C_reg[8] ( IN SI ) ( OUT Q )
           Control_U/circle_C_reg[9] ( IN SI ) ( OUT Q )
           Control_U/circle_C_reg[10] ( IN SI ) ( OUT Q )
           Control_U/circle_C_reg[11] ( IN SI ) ( OUT Q )
           Control_U/count_reg ( IN SI ) ( OUT Q )
           Control_U/now_0_reg[0] ( IN SI ) ( OUT Q )
           Control_U/now_0_reg[1] ( IN SI ) ( OUT Q )
           Control_U/now_0_reg[2] ( IN SI ) ( OUT Q )
           Control_U/now_0_reg[3] ( IN SI ) ( OUT Q )
           Control_U/now_0_reg[4] ( IN SI ) ( OUT Q )
           Control_U/now_0_reg[5] ( IN SI ) ( OUT Q )
           Control_U/now_1_reg[0] ( IN SI ) ( OUT Q )
           Control_U/now_1_reg[1] ( IN SI ) ( OUT Q )
           Control_U/now_1_reg[2] ( IN SI ) ( OUT Q )
           Control_U/now_1_reg[3] ( IN SI ) ( OUT Q )
           Control_U/now_1_reg[4] ( IN SI ) ( OUT Q )
           Control_U/now_1_reg[5] ( IN SI ) ( OUT Q )
           Control_U/now_2_reg[0] ( IN SI ) ( OUT Q )
           Control_U/now_2_reg[1] ( IN SI ) ( OUT Q )
           Control_U/now_2_reg[2] ( IN SI ) ( OUT Q )
           Control_U/now_2_reg[3] ( IN SI ) ( OUT Q )
           Control_U/now_2_reg[4] ( IN SI ) ( OUT Q )
           Control_U/now_2_reg[5] ( IN SI ) ( OUT Q )
           Control_U/reg_mode_reg[0] ( IN SI ) ( OUT Q )
           Control_U/reg_mode_reg[1] ( IN SI ) ( OUT Q )
           Control_U/state_reg[0] ( IN SI ) ( OUT Q )
           Control_U/state_reg[1] ( IN SI ) ( OUT Q )
           Control_U/state_reg[2] ( IN SI ) ( OUT Q )
           GenerateAddress_MapCell_U0/MapCell_U0_result_reg ( IN SI ) ( OUT Q )
           GenerateAddress_MapCell_U0/MapCell_U1_result_reg ( IN SI ) ( OUT Q )
           GenerateAddress_MapCell_U0/MapCell_U2_result_reg ( IN SI ) ( OUT Q )
+ PARTITION clk_45_45
+ STOP Control_U/valid_reg SI ;

END SCANCHAINS

END DESIGN
