#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000008e25e0 .scope module, "test" "test" 2 3;
 .timescale -9 -9;
v00000000012813e0_0 .var "clk", 0 0;
v0000000001281700_0 .var "reset", 0 0;
o0000000000927168 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001283350_0 .net "rx", 0 0, o0000000000927168;  0 drivers
v00000000012824f0_0 .net "tx", 0 0, L_00000000012ddb00;  1 drivers
S_00000000008e2770 .scope module, "tok" "TOK" 2 20, 3 12 0, S_00000000008e25e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /INPUT 1 "rx";
L_000000000091fa70 .functor AND 1, v000000000127c880_0, L_00000000012826d0, C4<1>, C4<1>;
L_000000000091f140 .functor AND 1, L_0000000001283530, L_0000000001282d10, C4<1>, C4<1>;
L_000000000091fd80 .functor AND 1, L_0000000001283210, L_000000000091f450, C4<1>, C4<1>;
L_000000000091f8b0 .functor AND 1, L_0000000001283f30, L_0000000001282090, C4<1>, C4<1>;
L_000000000091f220 .functor OR 1, L_000000000091fd80, L_000000000091f8b0, C4<0>, C4<0>;
L_000000000091f3e0 .functor OR 1, L_00000000012832b0, L_0000000001282ef0, C4<0>, C4<0>;
L_000000000091fa00 .functor OR 1, L_000000000091f3e0, L_0000000001282590, C4<0>, C4<0>;
L_000000000091f530 .functor OR 1, L_000000000091fa00, L_0000000001282270, C4<0>, C4<0>;
L_000000000091fbc0 .functor OR 1, L_0000000001282e50, L_00000000012821d0, C4<0>, C4<0>;
L_000000000091f5a0 .functor OR 1, L_0000000001282a90, L_0000000001283710, C4<0>, C4<0>;
L_000000000091fc30 .functor AND 1, L_0000000001283cb0, L_0000000001282310, C4<1>, C4<1>;
L_000000000091f0d0 .functor AND 1, v00000000012809e0_0, L_0000000001283df0, C4<1>, C4<1>;
L_000000000091fca0 .functor AND 1, L_0000000001282db0, L_000000000091f0d0, C4<1>, C4<1>;
L_000000000091f290 .functor AND 1, L_000000000091fca0, v00000000012809e0_0, C4<1>, C4<1>;
v000000000127dd20_0 .var "A", 15 0;
v000000000127cec0_0 .var "A_", 15 0;
v000000000127cf60_0 .net "A_low", 7 0, L_00000000012837b0;  1 drivers
v000000000127f6f0_0 .var "A_stk_delta", 1 0;
v000000000127e610_0 .var "A_stk_write", 0 0;
v000000000127e2f0_0 .var "C_stk_delta", 1 0;
v000000000127fab0_0 .var "C_stk_write", 0 0;
v000000000127fa10_0 .net "S", 15 0, L_000000000091f920;  1 drivers
v000000000127e070_0 .net "T", 7 0, v0000000000907e90_0;  1 drivers
L_0000000001284058 .functor BUFT 1, C4<00100111>, C4<0>, C4<0>, C4<0>;
v000000000127f330_0 .net/2u *"_ivl_0", 7 0, L_0000000001284058;  1 drivers
v000000000127f5b0_0 .net *"_ivl_10", 0 0, L_0000000001282d10;  1 drivers
L_0000000001284568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000127e1b0_0 .net/2u *"_ivl_100", 31 0, L_0000000001284568;  1 drivers
v000000000127ed90_0 .net *"_ivl_102", 0 0, L_0000000001283710;  1 drivers
v000000000127ef70_0 .net *"_ivl_104", 0 0, L_000000000091f5a0;  1 drivers
v000000000127fb50_0 .net *"_ivl_106", 0 0, L_0000000001283cb0;  1 drivers
v000000000127f150_0 .net *"_ivl_108", 31 0, L_0000000001283170;  1 drivers
L_00000000012845b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000127e4d0_0 .net *"_ivl_111", 15 0, L_00000000012845b0;  1 drivers
L_00000000012845f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000127f790_0 .net/2u *"_ivl_112", 31 0, L_00000000012845f8;  1 drivers
v000000000127e750_0 .net *"_ivl_114", 0 0, L_0000000001282310;  1 drivers
v000000000127f1f0_0 .net *"_ivl_116", 0 0, L_000000000091fc30;  1 drivers
v000000000127fc90_0 .net *"_ivl_118", 0 0, L_0000000001283df0;  1 drivers
v000000000127ee30_0 .net *"_ivl_123", 0 0, L_000000000091fca0;  1 drivers
v000000000127e890_0 .net *"_ivl_125", 0 0, L_000000000091f290;  1 drivers
L_0000000001284640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000127f290_0 .net/2u *"_ivl_126", 0 0, L_0000000001284640;  1 drivers
L_0000000001284688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000127e930_0 .net/2u *"_ivl_128", 0 0, L_0000000001284688;  1 drivers
L_00000000012846d0 .functor BUFT 1, C4<00101000>, C4<0>, C4<0>, C4<0>;
v000000000127e250_0 .net/2u *"_ivl_132", 7 0, L_00000000012846d0;  1 drivers
v000000000127e570_0 .net *"_ivl_134", 0 0, L_0000000001282770;  1 drivers
v000000000127f3d0_0 .net *"_ivl_136", 15 0, L_00000000012835d0;  1 drivers
L_0000000001284718 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000000000127f650_0 .net *"_ivl_139", 7 0, L_0000000001284718;  1 drivers
L_00000000012840e8 .functor BUFT 1, C4<00100010>, C4<0>, C4<0>, C4<0>;
v000000000127f470_0 .net/2u *"_ivl_14", 7 0, L_00000000012840e8;  1 drivers
L_0000000001284760 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000000000127e6b0_0 .net/2u *"_ivl_142", 7 0, L_0000000001284760;  1 drivers
v000000000127f510_0 .net *"_ivl_16", 0 0, L_0000000001283210;  1 drivers
v000000000127fbf0_0 .net *"_ivl_18", 0 0, L_000000000091fd80;  1 drivers
v000000000127f830_0 .net *"_ivl_2", 0 0, L_00000000012826d0;  1 drivers
L_0000000001284130 .functor BUFT 1, C4<00100111>, C4<0>, C4<0>, C4<0>;
v000000000127f0b0_0 .net/2u *"_ivl_20", 7 0, L_0000000001284130;  1 drivers
v000000000127f8d0_0 .net *"_ivl_22", 0 0, L_0000000001283f30;  1 drivers
v000000000127fd30_0 .net *"_ivl_25", 0 0, L_0000000001282090;  1 drivers
v000000000127f010_0 .net *"_ivl_26", 0 0, L_000000000091f8b0;  1 drivers
L_0000000001284178 .functor BUFT 1, C4<00100011>, C4<0>, C4<0>, C4<0>;
v000000000127f970_0 .net/2u *"_ivl_30", 7 0, L_0000000001284178;  1 drivers
L_00000000012841c0 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v000000000127e430_0 .net/2u *"_ivl_36", 7 0, L_00000000012841c0;  1 drivers
v000000000127e9d0_0 .net *"_ivl_38", 0 0, L_0000000001283b70;  1 drivers
L_0000000001284208 .functor BUFT 1, C4<01111011>, C4<0>, C4<0>, C4<0>;
v000000000127fdd0_0 .net/2u *"_ivl_40", 7 0, L_0000000001284208;  1 drivers
v000000000127ea70_0 .net *"_ivl_42", 0 0, L_0000000001283c10;  1 drivers
v000000000127e390_0 .net *"_ivl_45", 7 0, L_0000000001282130;  1 drivers
v000000000127ebb0_0 .net *"_ivl_46", 7 0, L_00000000012833f0;  1 drivers
L_0000000001284250 .functor BUFT 1, C4<00100001>, C4<0>, C4<0>, C4<0>;
v000000000127fe70_0 .net/2u *"_ivl_50", 7 0, L_0000000001284250;  1 drivers
v000000000127eed0_0 .net *"_ivl_52", 0 0, L_00000000012832b0;  1 drivers
L_0000000001284298 .functor BUFT 1, C4<01000000>, C4<0>, C4<0>, C4<0>;
v000000000127ff10_0 .net/2u *"_ivl_54", 7 0, L_0000000001284298;  1 drivers
v000000000127ecf0_0 .net *"_ivl_56", 0 0, L_0000000001282ef0;  1 drivers
v000000000127e110_0 .net *"_ivl_58", 0 0, L_000000000091f3e0;  1 drivers
L_00000000012842e0 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v000000000127e7f0_0 .net/2u *"_ivl_60", 7 0, L_00000000012842e0;  1 drivers
v000000000127eb10_0 .net *"_ivl_62", 0 0, L_0000000001282590;  1 drivers
v000000000127ec50_0 .net *"_ivl_64", 0 0, L_000000000091fa00;  1 drivers
L_0000000001284328 .functor BUFT 1, C4<00101000>, C4<0>, C4<0>, C4<0>;
v00000000012804e0_0 .net/2u *"_ivl_66", 7 0, L_0000000001284328;  1 drivers
v0000000001281de0_0 .net *"_ivl_68", 0 0, L_0000000001282270;  1 drivers
v0000000001280ee0_0 .net *"_ivl_7", 0 0, L_0000000001283530;  1 drivers
v00000000012817a0_0 .net *"_ivl_70", 0 0, L_000000000091f530;  1 drivers
L_0000000001284370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000001280b20_0 .net/2u *"_ivl_72", 0 0, L_0000000001284370;  1 drivers
L_00000000012843b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001281e80_0 .net/2u *"_ivl_74", 0 0, L_00000000012843b8;  1 drivers
L_0000000001284400 .functor BUFT 1, C4<00100001>, C4<0>, C4<0>, C4<0>;
v0000000001280800_0 .net/2u *"_ivl_78", 7 0, L_0000000001284400;  1 drivers
L_00000000012840a0 .functor BUFT 1, C4<00100010>, C4<0>, C4<0>, C4<0>;
v0000000001281020_0 .net/2u *"_ivl_8", 7 0, L_00000000012840a0;  1 drivers
v0000000001280760_0 .net *"_ivl_80", 0 0, L_0000000001282e50;  1 drivers
L_0000000001284448 .functor BUFT 1, C4<00101000>, C4<0>, C4<0>, C4<0>;
v0000000001280260_0 .net/2u *"_ivl_82", 7 0, L_0000000001284448;  1 drivers
v0000000001281480_0 .net *"_ivl_84", 0 0, L_00000000012821d0;  1 drivers
v0000000001281520_0 .net *"_ivl_86", 0 0, L_000000000091fbc0;  1 drivers
L_0000000001284490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000012818e0_0 .net/2u *"_ivl_88", 0 0, L_0000000001284490;  1 drivers
L_00000000012844d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000012815c0_0 .net/2u *"_ivl_90", 0 0, L_00000000012844d8;  1 drivers
v0000000001280120_0 .net *"_ivl_94", 0 0, L_0000000001282a90;  1 drivers
v0000000001280e40_0 .net *"_ivl_96", 31 0, L_0000000001283490;  1 drivers
L_0000000001284520 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000012810c0_0 .net *"_ivl_99", 15 0, L_0000000001284520;  1 drivers
v0000000001281ca0_0 .net "c_stk_r", 7 0, L_000000000091f990;  1 drivers
v00000000012812a0_0 .net "c_stk_w", 7 0, L_00000000012828b0;  1 drivers
v0000000001281840_0 .net "clk", 0 0, v00000000012813e0_0;  1 drivers
v0000000001281d40_0 .var "depth", 3 0;
v0000000001281ac0_0 .var "depth_", 3 0;
v00000000012806c0_0 .net "found_slot", 0 0, L_000000000091f0d0;  1 drivers
v0000000001280940_0 .var "idx", 7 0;
v0000000001281160_0 .var "idx_", 7 0;
v0000000001281f20_0 .net "key_rd", 15 0, v00000000009090b0_0;  1 drivers
v00000000012808a0_0 .net "reset", 0 0, v0000000001281700_0;  1 drivers
v0000000001280080_0 .net "rx", 0 0, o0000000000927168;  alias, 0 drivers
v0000000001280da0_0 .var "search_clk", 0 0;
v00000000012809e0_0 .var "stall", 0 0;
v0000000001280300_0 .var "stall_", 0 0;
v0000000001281980_0 .net "table_rd", 15 0, v000000000127c4c0_0;  1 drivers
v0000000001280bc0_0 .net "table_search", 0 0, L_0000000001283990;  1 drivers
v00000000012803a0_0 .net "table_wr_data", 15 0, L_0000000001283670;  1 drivers
v0000000001281b60_0 .net "table_write", 0 0, L_0000000001282db0;  1 drivers
v0000000001281200_0 .var "tc", 7 0;
v0000000001281c00_0 .var "tc_", 7 0;
v0000000001281340_0 .net "tc_plus_1", 7 0, L_0000000001282f90;  1 drivers
v0000000001281a20_0 .net "tx", 0 0, L_00000000012ddb00;  alias, 1 drivers
v0000000001280620_0 .net "uart_error", 0 0, v000000000127d960_0;  1 drivers
v0000000001280d00_0 .net "uart_rd", 0 0, L_000000000091fa70;  1 drivers
v0000000001280440_0 .net "uart_rx_data", 7 0, v000000000127d3c0_0;  1 drivers
v0000000001281660_0 .net "uart_rx_valid", 0 0, v000000000127c880_0;  1 drivers
v0000000001280f80_0 .net "uart_stall", 0 0, L_000000000091f220;  1 drivers
v00000000012801c0_0 .net "uart_tx_busy", 0 0, L_000000000091f450;  1 drivers
v0000000001280a80_0 .net "uart_wr", 0 0, L_000000000091f140;  1 drivers
v0000000001280580_0 .net "write_flag", 0 0, L_00000000012830d0;  1 drivers
v0000000001280c60_0 .net "write_slot", 0 0, L_0000000001282c70;  1 drivers
E_000000000091ae90/0 .event negedge, v000000000127d320_0;
E_000000000091ae90/1 .event posedge, v0000000000907b70_0;
E_000000000091ae90 .event/or E_000000000091ae90/0, E_000000000091ae90/1;
E_000000000091a450/0 .event edge, v0000000001280300_0, v0000000001281d40_0, v0000000000907e90_0, v0000000001281200_0;
E_000000000091a450/1 .event edge, v000000000127c4c0_0, v0000000000907ad0_0, v0000000000908d90_0, v0000000001281340_0;
E_000000000091a450 .event/or E_000000000091a450/0, E_000000000091a450/1;
E_000000000091ad90 .event edge, v00000000012809e0_0, v0000000001281d40_0, v0000000000907e90_0;
E_000000000091a710/0 .event edge, v0000000001281d40_0, v0000000000907e90_0, v0000000000907990_0, v00000000012809e0_0;
E_000000000091a710/1 .event edge, v0000000001281ac0_0, v0000000000908d90_0, v000000000127c4c0_0, v000000000127d3c0_0;
E_000000000091a710 .event/or E_000000000091a710/0, E_000000000091a710/1;
E_000000000091b010/0 .event edge, v0000000001280da0_0, v00000000012806c0_0, v0000000001280bc0_0, v0000000001280f80_0;
E_000000000091b010/1 .event edge, v00000000012809e0_0, v0000000000908d90_0, v0000000000909330_0;
E_000000000091b010 .event/or E_000000000091b010/0, E_000000000091b010/1;
L_00000000012826d0 .cmp/eq 8, v0000000000907e90_0, L_0000000001284058;
L_0000000001283530 .reduce/nor L_000000000091f450;
L_0000000001282d10 .cmp/eq 8, v0000000000907e90_0, L_00000000012840a0;
L_0000000001283210 .cmp/eq 8, v0000000000907e90_0, L_00000000012840e8;
L_0000000001283f30 .cmp/eq 8, v0000000000907e90_0, L_0000000001284130;
L_0000000001282090 .reduce/nor v000000000127c880_0;
L_00000000012830d0 .cmp/eq 8, v0000000000907e90_0, L_0000000001284178;
L_00000000012837b0 .part v000000000127dd20_0, 0, 8;
L_0000000001283b70 .cmp/eq 8, v0000000000907e90_0, L_00000000012841c0;
L_0000000001283c10 .cmp/eq 8, v0000000000907e90_0, L_0000000001284208;
L_0000000001282130 .part v000000000127dd20_0, 0, 8;
L_00000000012833f0 .functor MUXZ 8, L_0000000001282130, v0000000001281200_0, L_0000000001283c10, C4<>;
L_00000000012828b0 .functor MUXZ 8, L_00000000012833f0, L_0000000001282f90, L_0000000001283b70, C4<>;
L_00000000012832b0 .cmp/eq 8, v0000000000907e90_0, L_0000000001284250;
L_0000000001282ef0 .cmp/eq 8, v0000000000907e90_0, L_0000000001284298;
L_0000000001282590 .cmp/eq 8, v0000000000907e90_0, L_00000000012842e0;
L_0000000001282270 .cmp/eq 8, v0000000000907e90_0, L_0000000001284328;
L_0000000001283990 .functor MUXZ 1, L_00000000012843b8, L_0000000001284370, L_000000000091f530, C4<>;
L_0000000001282e50 .cmp/eq 8, v0000000000907e90_0, L_0000000001284400;
L_00000000012821d0 .cmp/eq 8, v0000000000907e90_0, L_0000000001284448;
L_0000000001282db0 .functor MUXZ 1, L_00000000012844d8, L_0000000001284490, L_000000000091fbc0, C4<>;
L_0000000001282a90 .cmp/eq 16, v00000000009090b0_0, v000000000127dd20_0;
L_0000000001283490 .concat [ 16 16 0 0], v00000000009090b0_0, L_0000000001284520;
L_0000000001283710 .cmp/eq 32, L_0000000001283490, L_0000000001284568;
L_0000000001283cb0 .cmp/eq 16, v00000000009090b0_0, v000000000127dd20_0;
L_0000000001283170 .concat [ 16 16 0 0], v00000000009090b0_0, L_00000000012845b0;
L_0000000001282310 .cmp/ne 32, L_0000000001283170, L_00000000012845f8;
L_0000000001283df0 .functor MUXZ 1, L_000000000091fc30, L_000000000091f5a0, L_0000000001282db0, C4<>;
L_0000000001282c70 .functor MUXZ 1, L_0000000001284688, L_0000000001284640, L_000000000091f290, C4<>;
L_0000000001282770 .cmp/eq 8, v0000000000907e90_0, L_00000000012846d0;
L_00000000012835d0 .concat [ 8 8 0 0], L_0000000001282f90, L_0000000001284718;
L_0000000001283670 .functor MUXZ 16, L_000000000091f920, L_00000000012835d0, L_0000000001282770, C4<>;
L_0000000001282f90 .arith/sum 8, v0000000001281200_0, L_0000000001284760;
L_0000000001283d50 .part v000000000127dd20_0, 0, 8;
L_0000000001283030 .part L_000000000091f920, 0, 8;
S_00000000008e2900 .scope module, "A_stk" "STACK" 3 184, 4 3 0, S_00000000008e2770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "rd";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 2 "delta";
    .port_info 4 /INPUT 16 "wd";
P_00000000008aca40 .param/l "BITS" 1 4 11, +C4<00000000000000000000000000000000000000000000000000000000001111111>;
P_00000000008aca78 .param/l "DEPTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_00000000008acab0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_000000000091f920 .functor BUFZ 16, v0000000000908390_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000000000909510_0 .net *"_ivl_11", 111 0, L_0000000001283a30;  1 drivers
v0000000000908890_0 .net *"_ivl_12", 127 0, L_0000000001282950;  1 drivers
v00000000009084d0_0 .net *"_ivl_15", 111 0, L_0000000001283e90;  1 drivers
v00000000009089d0_0 .net *"_ivl_16", 127 0, L_0000000001283ad0;  1 drivers
v0000000000907fd0_0 .net *"_ivl_3", 15 0, L_00000000012838f0;  1 drivers
v0000000000907c10_0 .net *"_ivl_7", 0 0, L_00000000012823b0;  1 drivers
L_00000000012847a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000908070_0 .net/2u *"_ivl_8", 15 0, L_00000000012847a8;  1 drivers
v0000000000907b70_0 .net "clk", 0 0, v00000000012813e0_0;  alias, 1 drivers
v0000000000908ed0_0 .net "delta", 1 0, v000000000127f6f0_0;  1 drivers
v0000000000908390_0 .var "head", 15 0;
v0000000000907cb0_0 .net "headN", 15 0, L_00000000012829f0;  1 drivers
v0000000000908750_0 .net "move", 0 0, L_0000000001283850;  1 drivers
v0000000000907990_0 .net "rd", 15 0, L_000000000091f920;  alias, 1 drivers
v0000000000908570_0 .var "tail", 127 0;
v0000000000909290_0 .net "tailN", 127 0, L_0000000001282450;  1 drivers
v0000000000908d90_0 .net "wd", 15 0, v000000000127dd20_0;  1 drivers
v00000000009077b0_0 .net "we", 0 0, v000000000127e610_0;  1 drivers
E_000000000091af90 .event posedge, v0000000000907b70_0;
L_0000000001283850 .part v000000000127f6f0_0, 0, 1;
L_00000000012838f0 .part v0000000000908570_0, 0, 16;
L_00000000012829f0 .functor MUXZ 16, L_00000000012838f0, v000000000127dd20_0, v000000000127e610_0, C4<>;
L_00000000012823b0 .part v000000000127f6f0_0, 1, 1;
L_0000000001283a30 .part v0000000000908570_0, 16, 112;
L_0000000001282950 .concat [ 112 16 0 0], L_0000000001283a30, L_00000000012847a8;
L_0000000001283e90 .part v0000000000908570_0, 0, 112;
L_0000000001283ad0 .concat [ 16 112 0 0], v0000000000908390_0, L_0000000001283e90;
L_0000000001282450 .functor MUXZ 128, L_0000000001283ad0, L_0000000001282950, L_00000000012823b0, C4<>;
S_00000000008bac40 .scope module, "C_stk" "STACK" 3 194, 4 3 0, S_00000000008e2770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "rd";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 2 "delta";
    .port_info 4 /INPUT 8 "wd";
P_00000000008badd0 .param/l "BITS" 1 4 11, +C4<00000000000000000000000000000000000000000000000000000000000111111>;
P_00000000008bae08 .param/l "DEPTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_00000000008bae40 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000001000>;
L_000000000091f990 .functor BUFZ 8, v00000000009081b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000000908110_0 .net *"_ivl_11", 55 0, L_00000000012dd4c0;  1 drivers
v0000000000909150_0 .net *"_ivl_12", 63 0, L_00000000012ddf60;  1 drivers
v00000000009082f0_0 .net *"_ivl_15", 55 0, L_00000000012dc160;  1 drivers
v00000000009086b0_0 .net *"_ivl_16", 63 0, L_00000000012dcb60;  1 drivers
v0000000000908a70_0 .net *"_ivl_3", 7 0, L_0000000001282810;  1 drivers
v0000000000908c50_0 .net *"_ivl_7", 0 0, L_0000000001282bd0;  1 drivers
L_00000000012847f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000000909010_0 .net/2u *"_ivl_8", 7 0, L_00000000012847f0;  1 drivers
v00000000009095b0_0 .net "clk", 0 0, v00000000012813e0_0;  alias, 1 drivers
v00000000009078f0_0 .net "delta", 1 0, v000000000127e2f0_0;  1 drivers
v00000000009081b0_0 .var "head", 7 0;
v0000000000907a30_0 .net "headN", 7 0, L_0000000001282b30;  1 drivers
v0000000000908250_0 .net "move", 0 0, L_0000000001282630;  1 drivers
v0000000000907ad0_0 .net "rd", 7 0, L_000000000091f990;  alias, 1 drivers
v0000000000908610_0 .var "tail", 63 0;
v0000000000907d50_0 .net "tailN", 63 0, L_00000000012dcd40;  1 drivers
v0000000000908b10_0 .net "wd", 7 0, L_00000000012828b0;  alias, 1 drivers
v0000000000908f70_0 .net "we", 0 0, v000000000127fab0_0;  1 drivers
L_0000000001282630 .part v000000000127e2f0_0, 0, 1;
L_0000000001282810 .part v0000000000908610_0, 0, 8;
L_0000000001282b30 .functor MUXZ 8, L_0000000001282810, L_00000000012828b0, v000000000127fab0_0, C4<>;
L_0000000001282bd0 .part v000000000127e2f0_0, 1, 1;
L_00000000012dd4c0 .part v0000000000908610_0, 8, 56;
L_00000000012ddf60 .concat [ 56 8 0 0], L_00000000012dd4c0, L_00000000012847f0;
L_00000000012dc160 .part v0000000000908610_0, 0, 56;
L_00000000012dcb60 .concat [ 8 56 0 0], v00000000009081b0_0, L_00000000012dc160;
L_00000000012dcd40 .functor MUXZ 64, L_00000000012dcb60, L_00000000012ddf60, L_0000000001282bd0, C4<>;
S_00000000008bae80 .scope module, "keys" "RAM" 3 204, 5 3 0, S_00000000008e2770;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "din";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 8 "waddr";
    .port_info 3 /INPUT 1 "wclk";
    .port_info 4 /INPUT 8 "raddr";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /OUTPUT 16 "dout";
P_00000000008bb010 .param/l "addr_width" 0 5 5, +C4<00000000000000000000000000001000>;
P_00000000008bb048 .param/l "data_width" 0 5 6, +C4<00000000000000000000000000010000>;
P_00000000008bb080 .param/str "init_file" 0 5 4, "blank256.hex";
v0000000000908430_0 .net "din", 15 0, v000000000127dd20_0;  alias, 1 drivers
v00000000009090b0_0 .var "dout", 15 0;
v00000000009091f0 .array "mem", 0 255, 15 0;
v0000000000909330_0 .net "raddr", 7 0, v0000000001280940_0;  1 drivers
v0000000000907f30_0 .net "rclk", 0 0, v00000000012813e0_0;  alias, 1 drivers
v0000000000909650_0 .net "waddr", 7 0, v0000000001280940_0;  alias, 1 drivers
v00000000009093d0_0 .net "wclk", 0 0, v00000000012813e0_0;  alias, 1 drivers
v0000000000908cf0_0 .net "write_en", 0 0, L_0000000001282c70;  alias, 1 drivers
S_000000000125d040 .scope module, "ram" "RAM" 3 171, 5 3 0, S_00000000008e2770;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "din";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 8 "waddr";
    .port_info 3 /INPUT 1 "wclk";
    .port_info 4 /INPUT 8 "raddr";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /OUTPUT 8 "dout";
P_000000000125d1d0 .param/l "addr_width" 0 5 5, +C4<00000000000000000000000000001000>;
P_000000000125d208 .param/l "data_width" 0 5 6, +C4<00000000000000000000000000001000>;
P_000000000125d240 .param/str "init_file" 0 5 4, "init.hex";
v0000000000907df0_0 .net "din", 7 0, L_0000000001283d50;  1 drivers
v0000000000907e90_0 .var "dout", 7 0;
v00000000008f7480 .array "mem", 0 255, 7 0;
v00000000008f6620_0 .net "raddr", 7 0, v0000000001281c00_0;  1 drivers
v00000000008f6760_0 .net "rclk", 0 0, v00000000012813e0_0;  alias, 1 drivers
v00000000008f6800_0 .net "waddr", 7 0, L_0000000001283030;  1 drivers
v00000000008f6c60_0 .net "wclk", 0 0, v00000000012813e0_0;  alias, 1 drivers
v00000000008f7020_0 .net "write_en", 0 0, L_00000000012830d0;  alias, 1 drivers
S_000000000125d280 .scope module, "uart" "UART" 3 230, 6 3 0, S_00000000008e2770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetq";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 1 "tx";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /INPUT 1 "wr";
    .port_info 6 /OUTPUT 1 "valid";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /INPUT 8 "tx_data";
    .port_info 9 /OUTPUT 8 "rx_data";
    .port_info 10 /OUTPUT 1 "error";
P_000000000125d410 .param/l "BAUD" 0 6 21, +C4<00000000000000011100001000000000>;
P_000000000125d448 .param/l "CDSIZE" 1 6 26, +C4<000000000000000000000000000000111>;
P_000000000125d480 .param/l "CLKFREQ" 0 6 22, +C4<00000001011011100011011000000000>;
P_000000000125d4b8 .param/l "CLOCK_DIVIDE" 0 6 23, +C4<0000000000000000000000000000000000000000000000000000000000110100>;
L_000000000091f4c0 .functor AND 1, o0000000000927168, L_00000000012dca20, C4<1>, C4<1>;
L_000000000091fed0 .functor AND 1, L_00000000012dd560, L_00000000012dde20, C4<1>, C4<1>;
L_000000000091fae0 .functor AND 1, L_00000000012dc0c0, o0000000000927168, C4<1>, C4<1>;
L_000000000091f300 .functor NOT 1, L_00000000012dd920, C4<0>, C4<0>, C4<0>;
L_000000000091fd10 .functor AND 1, L_00000000012dc5c0, L_000000000091f300, C4<1>, C4<1>;
L_000000000091f450 .functor NOT 1, L_00000000012dcca0, C4<0>, C4<0>, C4<0>;
v00000000008f7520_0 .net *"_ivl_0", 63 0, L_00000000012dcc00;  1 drivers
L_00000000012848c8 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v00000000008f75c0_0 .net/2u *"_ivl_12", 5 0, L_00000000012848c8;  1 drivers
v00000000008f59a0_0 .net *"_ivl_17", 1 0, L_00000000012dc2a0;  1 drivers
L_0000000001284910 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000000000127d5a0_0 .net/2u *"_ivl_18", 1 0, L_0000000001284910;  1 drivers
v000000000127c9c0_0 .net *"_ivl_20", 0 0, L_00000000012dd560;  1 drivers
L_0000000001284958 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000000000127cce0_0 .net/2u *"_ivl_24", 5 0, L_0000000001284958;  1 drivers
v000000000127d640_0 .net *"_ivl_26", 0 0, L_00000000012dc0c0;  1 drivers
L_0000000001284838 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000127c7e0_0 .net *"_ivl_3", 56 0, L_0000000001284838;  1 drivers
v000000000127d000_0 .net *"_ivl_34", 0 0, L_000000000091f300;  1 drivers
v000000000127c240_0 .net *"_ivl_38", 63 0, L_00000000012dcde0;  1 drivers
L_0000000001284880 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000110100>, C4<0>, C4<0>, C4<0>;
v000000000127d780_0 .net/2u *"_ivl_4", 63 0, L_0000000001284880;  1 drivers
L_00000000012849a0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000127d460_0 .net *"_ivl_41", 54 0, L_00000000012849a0;  1 drivers
L_00000000012849e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000011010000>, C4<0>, C4<0>, C4<0>;
v000000000127d8c0_0 .net/2u *"_ivl_42", 63 0, L_00000000012849e8;  1 drivers
L_0000000001284a30 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v000000000127d6e0_0 .net/2u *"_ivl_46", 3 0, L_0000000001284a30;  1 drivers
v000000000127c100_0 .net *"_ivl_9", 0 0, L_00000000012dca20;  1 drivers
v000000000127ce20_0 .net "busy", 0 0, L_000000000091f450;  alias, 1 drivers
v000000000127de60_0 .var "bytephase", 5 0;
v000000000127dc80_0 .var "capture", 9 0;
v000000000127d280_0 .net "clk", 0 0, v00000000012813e0_0;  alias, 1 drivers
v000000000127d820_0 .net "done", 0 0, L_00000000012dcca0;  1 drivers
v000000000127d960_0 .var "error", 0 0;
v000000000127c420_0 .net "good", 0 0, L_000000000091fd10;  1 drivers
v000000000127daa0_0 .net "nonstarter", 0 0, L_000000000091fae0;  1 drivers
v000000000127c060_0 .net "rd", 0 0, L_000000000091fa70;  alias, 1 drivers
v000000000127d320_0 .net "resetq", 0 0, v0000000001281700_0;  alias, 1 drivers
v000000000127c1a0_0 .net "rx", 0 0, o0000000000927168;  alias, 0 drivers
v000000000127d3c0_0 .var "rx_data", 7 0;
v000000000127c2e0_0 .var "rxclkcounter", 6 0;
v000000000127cb00_0 .net "rxqtick", 0 0, L_00000000012dde20;  1 drivers
v000000000127c380_0 .net "rxrst", 0 0, L_000000000091f4c0;  1 drivers
v000000000127d0a0_0 .net "rxstop", 0 0, L_00000000012dd600;  1 drivers
v000000000127cc40_0 .net "sample", 0 0, L_000000000091fed0;  1 drivers
v000000000127c560_0 .var "sender", 9 0;
v000000000127cd80_0 .var "sentbits", 3 0;
v000000000127d140_0 .net "startbit", 0 0, L_00000000012dd920;  1 drivers
v000000000127da00_0 .net "stopbit", 0 0, L_00000000012dc5c0;  1 drivers
v000000000127ddc0_0 .net "tx", 0 0, L_00000000012ddb00;  alias, 1 drivers
v000000000127d500_0 .net "tx_data", 7 0, L_00000000012837b0;  alias, 1 drivers
v000000000127df00_0 .var "txclkcounter", 8 0;
v000000000127db40_0 .net "txtick", 0 0, L_00000000012ddec0;  1 drivers
v000000000127c880_0 .var "valid", 0 0;
v000000000127c6a0_0 .net "wr", 0 0, L_000000000091f140;  alias, 1 drivers
L_00000000012dcc00 .concat [ 7 57 0 0], v000000000127c2e0_0, L_0000000001284838;
L_00000000012dde20 .cmp/eq 64, L_00000000012dcc00, L_0000000001284880;
L_00000000012dca20 .reduce/nor v000000000127de60_0;
L_00000000012dd600 .cmp/eq 6, v000000000127de60_0, L_00000000012848c8;
L_00000000012dc2a0 .part v000000000127de60_0, 0, 2;
L_00000000012dd560 .cmp/eq 2, L_00000000012dc2a0, L_0000000001284910;
L_00000000012dc0c0 .cmp/eq 6, v000000000127de60_0, L_0000000001284958;
L_00000000012dd920 .part v000000000127dc80_0, 0, 1;
L_00000000012dc5c0 .part v000000000127dc80_0, 9, 1;
L_00000000012dcde0 .concat [ 9 55 0 0], v000000000127df00_0, L_00000000012849a0;
L_00000000012ddec0 .cmp/eq 64, L_00000000012dcde0, L_00000000012849e8;
L_00000000012dcca0 .cmp/eq 4, v000000000127cd80_0, L_0000000001284a30;
L_00000000012ddb00 .part v000000000127c560_0, 0, 1;
S_00000000008727e0 .scope module, "vals" "RAM" 3 217, 5 3 0, S_00000000008e2770;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "din";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 8 "waddr";
    .port_info 3 /INPUT 1 "wclk";
    .port_info 4 /INPUT 8 "raddr";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /OUTPUT 16 "dout";
P_000000000095e110 .param/l "addr_width" 0 5 5, +C4<00000000000000000000000000001000>;
P_000000000095e148 .param/l "data_width" 0 5 6, +C4<00000000000000000000000000010000>;
P_000000000095e180 .param/str "init_file" 0 5 4, "blank256.hex";
v000000000127d1e0_0 .net "din", 15 0, L_0000000001283670;  alias, 1 drivers
v000000000127c4c0_0 .var "dout", 15 0;
v000000000127dbe0 .array "mem", 0 255, 15 0;
v000000000127c920_0 .net "raddr", 7 0, v0000000001280940_0;  alias, 1 drivers
v000000000127c600_0 .net "rclk", 0 0, v00000000012813e0_0;  alias, 1 drivers
v000000000127c740_0 .net "waddr", 7 0, v0000000001280940_0;  alias, 1 drivers
v000000000127ca60_0 .net "wclk", 0 0, v00000000012813e0_0;  alias, 1 drivers
v000000000127cba0_0 .net "write_en", 0 0, L_0000000001282c70;  alias, 1 drivers
    .scope S_000000000125d040;
T_0 ;
    %wait E_000000000091af90;
    %load/vec4 v00000000008f7020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000000000907df0_0;
    %load/vec4 v00000000008f6800_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008f7480, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000125d040;
T_1 ;
    %wait E_000000000091af90;
    %load/vec4 v00000000008f6620_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000008f7480, 4;
    %assign/vec4 v0000000000907e90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000125d040;
T_2 ;
    %vpi_call 5 24 "$readmemh", P_000000000125d240, v00000000008f7480 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000000008e2900;
T_3 ;
    %wait E_000000000091af90;
    %load/vec4 v00000000009077b0_0;
    %load/vec4 v0000000000908750_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000000000907cb0_0;
    %assign/vec4 v0000000000908390_0, 0;
T_3.0 ;
    %load/vec4 v0000000000908750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000000000909290_0;
    %assign/vec4 v0000000000908570_0, 0;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008bac40;
T_4 ;
    %wait E_000000000091af90;
    %load/vec4 v0000000000908f70_0;
    %load/vec4 v0000000000908250_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000000000907a30_0;
    %assign/vec4 v00000000009081b0_0, 0;
T_4.0 ;
    %load/vec4 v0000000000908250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000000907d50_0;
    %assign/vec4 v0000000000908610_0, 0;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000008bae80;
T_5 ;
    %wait E_000000000091af90;
    %load/vec4 v0000000000908cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000000000908430_0;
    %load/vec4 v0000000000909650_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009091f0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000008bae80;
T_6 ;
    %wait E_000000000091af90;
    %load/vec4 v0000000000909330_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000009091f0, 4;
    %assign/vec4 v00000000009090b0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000008bae80;
T_7 ;
    %vpi_call 5 24 "$readmemh", P_00000000008bb080, v00000000009091f0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000000008727e0;
T_8 ;
    %wait E_000000000091af90;
    %load/vec4 v000000000127cba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000000000127d1e0_0;
    %load/vec4 v000000000127c740_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000127dbe0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000008727e0;
T_9 ;
    %wait E_000000000091af90;
    %load/vec4 v000000000127c920_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000000000127dbe0, 4;
    %assign/vec4 v000000000127c4c0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000008727e0;
T_10 ;
    %vpi_call 5 24 "$readmemh", P_000000000095e180, v000000000127dbe0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000000000125d280;
T_11 ;
    %wait E_000000000091af90;
    %load/vec4 v000000000127c380_0;
    %load/vec4 v000000000127cb00_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 1, 0, 7;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v000000000127c2e0_0;
    %addi 1, 0, 7;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %assign/vec4 v000000000127c2e0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000125d280;
T_12 ;
    %wait E_000000000091af90;
    %load/vec4 v000000000127d0a0_0;
    %load/vec4 v000000000127daa0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %pushi/vec4 0, 0, 6;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v000000000127cb00_0;
    %flag_set/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v000000000127de60_0;
    %addi 1, 0, 6;
    %jmp/1 T_12.3, 9;
T_12.2 ; End of true expr.
    %load/vec4 v000000000127de60_0;
    %jmp/0 T_12.3, 9;
 ; End of false expr.
    %blend;
T_12.3;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %assign/vec4 v000000000127de60_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000125d280;
T_13 ;
    %wait E_000000000091af90;
    %load/vec4 v000000000127cc40_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %load/vec4 v000000000127c1a0_0;
    %load/vec4 v000000000127dc80_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v000000000127dc80_0;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %assign/vec4 v000000000127dc80_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_000000000125d280;
T_14 ;
    %wait E_000000000091af90;
    %load/vec4 v000000000127c060_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v000000000127d0a0_0;
    %load/vec4 v000000000127c420_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_14.2, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v000000000127c880_0;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %assign/vec4 v000000000127c880_0, 0;
    %load/vec4 v000000000127d0a0_0;
    %load/vec4 v000000000127c420_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_14.4, 8;
    %load/vec4 v000000000127dc80_0;
    %parti/s 8, 1, 2;
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %load/vec4 v000000000127d3c0_0;
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %assign/vec4 v000000000127d3c0_0, 0;
    %load/vec4 v000000000127daa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_14.7, 8;
T_14.6 ; End of true expr.
    %load/vec4 v000000000127d0a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_14.8, 9;
    %load/vec4 v000000000127c420_0;
    %inv;
    %jmp/1 T_14.9, 9;
T_14.8 ; End of true expr.
    %load/vec4 v000000000127d960_0;
    %jmp/0 T_14.9, 9;
 ; End of false expr.
    %blend;
T_14.9;
    %jmp/0 T_14.7, 8;
 ; End of false expr.
    %blend;
T_14.7;
    %assign/vec4 v000000000127d960_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_000000000125d280;
T_15 ;
    %wait E_000000000091af90;
    %load/vec4 v000000000127db40_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 1, 0, 9;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v000000000127df00_0;
    %addi 1, 0, 9;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %assign/vec4 v000000000127df00_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_000000000125d280;
T_16 ;
    %wait E_000000000091af90;
    %load/vec4 v000000000127db40_0;
    %load/vec4 v000000000127d820_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %load/vec4 v000000000127cd80_0;
    %addi 1, 0, 4;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v000000000127c6a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_16.2, 9;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_16.3, 9;
T_16.2 ; End of true expr.
    %load/vec4 v000000000127cd80_0;
    %jmp/0 T_16.3, 9;
 ; End of false expr.
    %blend;
T_16.3;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %assign/vec4 v000000000127cd80_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_000000000125d280;
T_17 ;
    %wait E_000000000091af90;
    %load/vec4 v000000000127c6a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.0, 8;
    %load/vec4 v000000000127d500_0;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v000000000127db40_0;
    %flag_set/vec4 9;
    %jmp/0 T_17.2, 9;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000127c560_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.3, 9;
T_17.2 ; End of true expr.
    %load/vec4 v000000000127c560_0;
    %jmp/0 T_17.3, 9;
 ; End of false expr.
    %blend;
T_17.3;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %assign/vec4 v000000000127c560_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000000008e2770;
T_18 ;
    %wait E_000000000091ad90;
    %load/vec4 v00000000012809e0_0;
    %load/vec4 v0000000001281d40_0;
    %or/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000127e070_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 40, 0, 10;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 10;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 10;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 10;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 10;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 126, 0, 10;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 10;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 10;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %pushi/vec4 0, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000127f6f0_0, 0, 2;
    %store/vec4 v000000000127e610_0, 0, 1;
    %jmp T_18.10;
T_18.0 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000127f6f0_0, 0, 2;
    %store/vec4 v000000000127e610_0, 0, 1;
    %jmp T_18.10;
T_18.1 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000127f6f0_0, 0, 2;
    %store/vec4 v000000000127e610_0, 0, 1;
    %jmp T_18.10;
T_18.2 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000127f6f0_0, 0, 2;
    %store/vec4 v000000000127e610_0, 0, 1;
    %jmp T_18.10;
T_18.3 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000127f6f0_0, 0, 2;
    %store/vec4 v000000000127e610_0, 0, 1;
    %jmp T_18.10;
T_18.4 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000127f6f0_0, 0, 2;
    %store/vec4 v000000000127e610_0, 0, 1;
    %jmp T_18.10;
T_18.5 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000127f6f0_0, 0, 2;
    %store/vec4 v000000000127e610_0, 0, 1;
    %jmp T_18.10;
T_18.6 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000127f6f0_0, 0, 2;
    %store/vec4 v000000000127e610_0, 0, 1;
    %jmp T_18.10;
T_18.7 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000127f6f0_0, 0, 2;
    %store/vec4 v000000000127e610_0, 0, 1;
    %jmp T_18.10;
T_18.8 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000127f6f0_0, 0, 2;
    %store/vec4 v000000000127e610_0, 0, 1;
    %jmp T_18.10;
T_18.10 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000000008e2770;
T_19 ;
    %wait E_000000000091ad90;
    %load/vec4 v00000000012809e0_0;
    %load/vec4 v0000000001281d40_0;
    %or/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000127e070_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 63, 0, 10;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 10;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 125, 0, 10;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 126, 0, 10;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 123, 0, 10;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %pushi/vec4 0, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000127e2f0_0, 0, 2;
    %store/vec4 v000000000127fab0_0, 0, 1;
    %jmp T_19.6;
T_19.0 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000127e2f0_0, 0, 2;
    %store/vec4 v000000000127fab0_0, 0, 1;
    %jmp T_19.6;
T_19.1 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000127e2f0_0, 0, 2;
    %store/vec4 v000000000127fab0_0, 0, 1;
    %jmp T_19.6;
T_19.2 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000127e2f0_0, 0, 2;
    %store/vec4 v000000000127fab0_0, 0, 1;
    %jmp T_19.6;
T_19.3 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000127e2f0_0, 0, 2;
    %store/vec4 v000000000127fab0_0, 0, 1;
    %jmp T_19.6;
T_19.4 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000127e2f0_0, 0, 2;
    %store/vec4 v000000000127fab0_0, 0, 1;
    %jmp T_19.6;
T_19.6 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000000008e2770;
T_20 ;
    %wait E_000000000091b010;
    %load/vec4 v0000000001280da0_0;
    %load/vec4 v00000000012806c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001280bc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001280f80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000012809e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 24, 5;
    %cmp/z;
    %jmp/1 T_20.0, 4;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/z;
    %jmp/1 T_20.1, 4;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/z;
    %jmp/1 T_20.2, 4;
    %dup/vec4;
    %pushi/vec4 2, 28, 5;
    %cmp/z;
    %jmp/1 T_20.3, 4;
    %dup/vec4;
    %pushi/vec4 1, 28, 5;
    %cmp/z;
    %jmp/1 T_20.4, 4;
    %load/vec4 v00000000012809e0_0;
    %load/vec4 v0000000001280940_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0000000001281160_0, 0, 8;
    %store/vec4 v0000000001280300_0, 0, 1;
    %jmp T_20.6;
T_20.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000127dd20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0000000001281160_0, 0, 8;
    %store/vec4 v0000000001280300_0, 0, 1;
    %jmp T_20.6;
T_20.1 ;
    %load/vec4 v00000000012809e0_0;
    %load/vec4 v0000000001280940_0;
    %addi 1, 0, 8;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0000000001281160_0, 0, 8;
    %store/vec4 v0000000001280300_0, 0, 1;
    %jmp T_20.6;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000001280940_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0000000001281160_0, 0, 8;
    %store/vec4 v0000000001280300_0, 0, 1;
    %jmp T_20.6;
T_20.3 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000000001280940_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0000000001281160_0, 0, 8;
    %store/vec4 v0000000001280300_0, 0, 1;
    %jmp T_20.6;
T_20.4 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000001280940_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0000000001281160_0, 0, 8;
    %store/vec4 v0000000001280300_0, 0, 1;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000000008e2770;
T_21 ;
    %wait E_000000000091a710;
    %load/vec4 v0000000001281d40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000127e070_0;
    %pushi/vec4 40, 0, 8; draw_string_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000000000127fa10_0;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000000012809e0_0;
    %pad/u 4;
    %load/vec4 v0000000001281ac0_0;
    %or;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v000000000127dd20_0;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v000000000127e070_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %dup/vec4;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 98, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %dup/vec4;
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %dup/vec4;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.24, 6;
    %dup/vec4;
    %pushi/vec4 102, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.25, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.26, 6;
    %dup/vec4;
    %pushi/vec4 104, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.27, 6;
    %dup/vec4;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.28, 6;
    %dup/vec4;
    %pushi/vec4 106, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.29, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.30, 6;
    %dup/vec4;
    %pushi/vec4 108, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.31, 6;
    %dup/vec4;
    %pushi/vec4 109, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.32, 6;
    %dup/vec4;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.33, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.34, 6;
    %dup/vec4;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.35, 6;
    %dup/vec4;
    %pushi/vec4 113, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.36, 6;
    %dup/vec4;
    %pushi/vec4 114, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.37, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.38, 6;
    %dup/vec4;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.39, 6;
    %dup/vec4;
    %pushi/vec4 117, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.40, 6;
    %dup/vec4;
    %pushi/vec4 118, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.41, 6;
    %dup/vec4;
    %pushi/vec4 119, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.42, 6;
    %dup/vec4;
    %pushi/vec4 120, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.43, 6;
    %dup/vec4;
    %pushi/vec4 121, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.44, 6;
    %dup/vec4;
    %pushi/vec4 122, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.45, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.46, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.47, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.48, 6;
    %dup/vec4;
    %pushi/vec4 95, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.49, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.50, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.51, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.52, 6;
    %dup/vec4;
    %pushi/vec4 126, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.53, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.54, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.55, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.56, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.57, 6;
    %load/vec4 v000000000127dd20_0;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.4 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.5 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.6 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.7 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.8 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.9 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.10 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.11 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.12 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.13 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.14 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %pushi/vec4 55, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.15 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %pushi/vec4 55, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.16 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %pushi/vec4 55, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.17 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %pushi/vec4 55, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.18 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %pushi/vec4 55, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.19 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %pushi/vec4 55, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.20 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.21 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.22 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.23 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.24 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.25 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.26 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.27 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.28 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.29 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.30 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.31 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.32 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.33 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.34 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.35 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.36 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.37 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.38 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.39 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.40 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.41 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.42 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.43 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.44 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.45 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000127e070_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.46 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.47 ;
    %load/vec4 v000000000127dd20_0;
    %load/vec4 v000000000127fa10_0;
    %add;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.48 ;
    %load/vec4 v000000000127fa10_0;
    %load/vec4 v000000000127dd20_0;
    %sub;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.49 ;
    %load/vec4 v000000000127dd20_0;
    %inv;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.50 ;
    %load/vec4 v000000000127dd20_0;
    %load/vec4 v000000000127fa10_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_21.60, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_21.61, 8;
T_21.60 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_21.61, 8;
 ; End of false expr.
    %blend;
T_21.61;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.51 ;
    %load/vec4 v000000000127fa10_0;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.52 ;
    %load/vec4 v000000000127fa10_0;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.53 ;
    %load/vec4 v000000000127fa10_0;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.54 ;
    %load/vec4 v000000000127fa10_0;
    %addi 1, 0, 16;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.55 ;
    %load/vec4 v0000000001281980_0;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.56 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0000000001280440_0;
    %pad/u 16;
    %or;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.57 ;
    %load/vec4 v000000000127dd20_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000127cec0_0, 0, 16;
    %jmp T_21.59;
T_21.59 ;
    %pop/vec4 1;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000000008e2770;
T_22 ;
    %wait E_000000000091ad90;
    %load/vec4 v00000000012809e0_0;
    %load/vec4 v0000000001281d40_0;
    %or/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000127e070_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 40, 0, 10;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 297, 0, 10;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %load/vec4 v0000000001281d40_0;
    %store/vec4 v0000000001281ac0_0, 0, 4;
    %jmp T_22.3;
T_22.0 ;
    %load/vec4 v0000000001281d40_0;
    %addi 1, 0, 4;
    %store/vec4 v0000000001281ac0_0, 0, 4;
    %jmp T_22.3;
T_22.1 ;
    %load/vec4 v0000000001281d40_0;
    %subi 1, 0, 4;
    %store/vec4 v0000000001281ac0_0, 0, 4;
    %jmp T_22.3;
T_22.3 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000000008e2770;
T_23 ;
    %wait E_000000000091a450;
    %load/vec4 v0000000001280300_0;
    %load/vec4 v0000000001281d40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000127e070_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4096, 4095, 13;
    %cmp/z;
    %jmp/1 T_23.0, 4;
    %dup/vec4;
    %pushi/vec4 126, 0, 13;
    %cmp/z;
    %jmp/1 T_23.1, 4;
    %dup/vec4;
    %pushi/vec4 41, 0, 13;
    %cmp/z;
    %jmp/1 T_23.2, 4;
    %dup/vec4;
    %pushi/vec4 125, 0, 13;
    %cmp/z;
    %jmp/1 T_23.3, 4;
    %dup/vec4;
    %pushi/vec4 63, 0, 13;
    %cmp/z;
    %jmp/1 T_23.4, 4;
    %load/vec4 v0000000001281340_0;
    %assign/vec4 v0000000001281c00_0, 0;
    %jmp T_23.6;
T_23.0 ;
    %load/vec4 v0000000001281200_0;
    %assign/vec4 v0000000001281c00_0, 0;
    %jmp T_23.6;
T_23.1 ;
    %load/vec4 v0000000001281980_0;
    %pad/u 8;
    %assign/vec4 v0000000001281c00_0, 0;
    %jmp T_23.6;
T_23.2 ;
    %load/vec4 v0000000001281ca0_0;
    %assign/vec4 v0000000001281c00_0, 0;
    %jmp T_23.6;
T_23.3 ;
    %load/vec4 v0000000001281ca0_0;
    %assign/vec4 v0000000001281c00_0, 0;
    %jmp T_23.6;
T_23.4 ;
    %load/vec4 v000000000127dd20_0;
    %cmpi/ne 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_23.7, 8;
    %load/vec4 v0000000001281ca0_0;
    %jmp/1 T_23.8, 8;
T_23.7 ; End of true expr.
    %load/vec4 v0000000001281340_0;
    %jmp/0 T_23.8, 8;
 ; End of false expr.
    %blend;
T_23.8;
    %assign/vec4 v0000000001281c00_0, 0;
    %jmp T_23.6;
T_23.6 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000000008e2770;
T_24 ;
    %wait E_000000000091ae90;
    %load/vec4 v00000000012808a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000127dd20_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0000000001281200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001280da0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001281d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012809e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001280940_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000000000127cec0_0;
    %assign/vec4 v000000000127dd20_0, 0;
    %load/vec4 v0000000001281c00_0;
    %assign/vec4 v0000000001281200_0, 0;
    %load/vec4 v0000000001281ac0_0;
    %assign/vec4 v0000000001281d40_0, 0;
    %load/vec4 v0000000001280da0_0;
    %inv;
    %assign/vec4 v0000000001280da0_0, 0;
    %load/vec4 v0000000001280300_0;
    %assign/vec4 v00000000012809e0_0, 0;
    %load/vec4 v0000000001281160_0;
    %assign/vec4 v0000000001280940_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_00000000008e25e0;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001281700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000012813e0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_00000000008e25e0;
T_26 ;
    %vpi_call 2 8 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000008e25e0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001281700_0, 0, 1;
    %delay 512, 0;
    %vpi_call 2 12 "$finish" {0 0 0};
    %end;
    .thread T_26;
    .scope S_00000000008e25e0;
T_27 ;
    %delay 1, 0;
    %load/vec4 v00000000012813e0_0;
    %nor/r;
    %store/vec4 v00000000012813e0_0, 0, 1;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "test.v";
    "tok.v";
    "stack.v";
    "ram.v";
    "uart.v";
