<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>hw_pmhal_data.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_24c84a99586fed3db8b2257cf02e9a6c.html">pmhal</a></li><li class="navelem"><a class="el" href="dir_3fa2f83f4593ba409444d8ad12d4153e.html">prcm</a></li><li class="navelem"><a class="el" href="dir_22cd2e2bcea1eab32ac61ed9e40121dc.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">hw_pmhal_data.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This file contains macros and data-structures pertaining to StarterWare PRCM (internal) implementation.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;pmhal_prcm_includes.h&quot;</code><br />
<code>#include &quot;pmhal_prcm.h&quot;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structreg_bit_field.html">regBitField</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of global resets that is software controllable. In TDA2xx and TDA3xx this value is 2 for Cold and Warm Reset.  <a href="structreg_bit_field.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structreg_bit_field_shift.html">regBitFieldShift</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining register bit-field of width one (no mask).  <a href="structreg_bit_field_shift.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_clock.html">pmhalClock</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the properties of clock.  <a href="structpmhal_clock.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvalid_div_value.html">validDivValue</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure to capture programmed divider value and the corresponding bitfield value to configure.  <a href="structvalid_div_value.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_clock_divider.html">pmhalClockDivider</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the properties of divider. Divider is defined as one input and one output.  <a href="structpmhal_clock_divider.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvalid_enum_value.html">validEnumValue</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure to capture programmed Mux value and the corresponding bitfield value to configure.  <a href="structvalid_enum_value.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_multiplexer.html">pmhalMultiplexer</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the properties of multiplexer. The link to input clocks are part of the graph's edge property.  <a href="structpmhal_multiplexer.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_dpll_post_div.html">pmhalDpllPostDiv</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the properties of pll post divider.  <a href="structpmhal_dpll_post_div.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_dpll_ctrl_mdl_hs_div.html">pmhalDpllCtrlMdlHsDiv</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the properties of pll post divider configured by control module.  <a href="structpmhal_dpll_ctrl_mdl_hs_div.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_dpll.html">pmhalDpll</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each PLL in the Soc has to be instantiated with the below data.  <a href="structpmhal_dpll.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_root_clock_values.html">pmhalRootClockValues</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Root clock configuration value.  <a href="structpmhal_root_clock_values.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structreg_bit_field_root_clk.html">regBitFieldRootClk</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Root clock fields to get the clock rate.  <a href="structreg_bit_field_root_clk.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_root_clk.html">pmhalRootClk</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the properties of the root clock.  <a href="structpmhal_root_clk.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_voltage_domain.html">pmhalVoltageDomain</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the reset properties of a voltage domain. This is added for place holder to which Power domains can link to.  <a href="structpmhal_voltage_domain.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_global_reset_ctrl.html">pmhalGlobalResetCtrl</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the Global reset control properties. These parameters define the properties to configure global reset of all device modules.  <a href="structpmhal_global_reset_ctrl.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_global_reset_status.html">pmhalGlobalResetStatus</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the Global reset status properties. These parameters define the properties to get the reset status of a global reset source.  <a href="structpmhal_global_reset_status.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_reset.html">pmhalReset</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the reset properties of a power domain. These parameters define the properties to configure the reset of a power domain.  <a href="structpmhal_reset.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_power_domain.html">pmhalPowerDomain</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the power domain properties. These parameters define the properties of power domain and allow to configure PD to different states.  <a href="structpmhal_power_domain.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_physical_memory.html">pmhalPhysicalMemory</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the physical memory. These parameters define the properties of the physical memory and allow to configure the memory state.  <a href="structpmhal_physical_memory.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_clk_domain.html">pmhalClkDomain</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the clock domain. These parameters define the properties of the clock domain and enable clock domain control.  <a href="structpmhal_clk_domain.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_sys_config.html">pmhalSysConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the SIDLEMODE definition. These parameters define the properties to configure SIDLEMODE.  <a href="structpmhal_sys_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_clock_sel_config.html">pmhalClockSelConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the Clock Select definition for modules. These parameters define the properties for selecting input clocks for a given module.  <a href="structpmhal_clock_sel_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_module.html">pmhalModule</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the MODULE definition. These parameters define the properties of a module and allow to configure, read status and traverse the tree.  <a href="structpmhal_module.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a20f0424d4890e6c7d535e854288d6e4a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a20f0424d4890e6c7d535e854288d6e4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a20f0424d4890e6c7d535e854288d6e4a">VSIZE_TYPE</a>(vec,  type)&#160;&#160;&#160;(sizeof (vec) / sizeof (type))</td></tr>
<tr class="memdesc:a20f0424d4890e6c7d535e854288d6e4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to find the size of the vector. <br /></td></tr>
<tr class="separator:a20f0424d4890e6c7d535e854288d6e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae583fd2fce659686ccbf5c2db44cdda4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae583fd2fce659686ccbf5c2db44cdda4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#ae583fd2fce659686ccbf5c2db44cdda4">PMHAL_OPT_CLOCK_ENABLE</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ae583fd2fce659686ccbf5c2db44cdda4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Optional clock enable. <br /></td></tr>
<tr class="separator:ae583fd2fce659686ccbf5c2db44cdda4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e314ac3781d9c6fcba4a338a623e06d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e314ac3781d9c6fcba4a338a623e06d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a1e314ac3781d9c6fcba4a338a623e06d">PMHAL_MAX_SYS_CONFIG_ELEMS</a>&#160;&#160;&#160;(56U)</td></tr>
<tr class="memdesc:a1e314ac3781d9c6fcba4a338a623e06d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL MAX SysConfigElems. <br /></td></tr>
<tr class="separator:a1e314ac3781d9c6fcba4a338a623e06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829bdc62123c6ea985bc960d37ee0f30"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a829bdc62123c6ea985bc960d37ee0f30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a829bdc62123c6ea985bc960d37ee0f30">PMHAL_CLKMODE_DPLL_EN_SHIFT</a>&#160;&#160;&#160;(CM_CLKMODE_DPLL_CORE_DPLL_EN_SHIFT)</td></tr>
<tr class="memdesc:a829bdc62123c6ea985bc960d37ee0f30"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Bypass modes shift. <br /></td></tr>
<tr class="separator:a829bdc62123c6ea985bc960d37ee0f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528a2acd331ce7cde5d41e3083205e73"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a528a2acd331ce7cde5d41e3083205e73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a528a2acd331ce7cde5d41e3083205e73">PMHAL_CLKMODE_DPLL_EN_MASK</a>&#160;&#160;&#160;(CM_CLKMODE_DPLL_CORE_DPLL_EN_MASK)</td></tr>
<tr class="memdesc:a528a2acd331ce7cde5d41e3083205e73"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Bypass modes mask. <br /></td></tr>
<tr class="separator:a528a2acd331ce7cde5d41e3083205e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60f68b7d37881f3e4da053dcbaa95cbd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60f68b7d37881f3e4da053dcbaa95cbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a60f68b7d37881f3e4da053dcbaa95cbd">PMHAL_CLKSEL_DPLL_DCC_EN_SHIFT</a>&#160;&#160;&#160;(CM_CLKSEL_DPLL_CORE_DCC_EN_SHIFT)</td></tr>
<tr class="memdesc:a60f68b7d37881f3e4da053dcbaa95cbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Duty-cycle corrector shift. <br /></td></tr>
<tr class="separator:a60f68b7d37881f3e4da053dcbaa95cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a082fe6013c6340481ab4562cb051b45d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a082fe6013c6340481ab4562cb051b45d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a082fe6013c6340481ab4562cb051b45d">PMHAL_CLKSEL_DPLL_DCC_EN_MASK</a>&#160;&#160;&#160;(CM_CLKSEL_DPLL_CORE_DCC_EN_MASK)</td></tr>
<tr class="memdesc:a082fe6013c6340481ab4562cb051b45d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Duty-cycle corrector mask. <br /></td></tr>
<tr class="separator:a082fe6013c6340481ab4562cb051b45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39d9c5c2aa8ae0ed5fa1151ad0f588de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39d9c5c2aa8ae0ed5fa1151ad0f588de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a39d9c5c2aa8ae0ed5fa1151ad0f588de">PMHAL_CLKSEL_DPLL_BYP_CLKSEL_SHIFT</a></td></tr>
<tr class="memdesc:a39d9c5c2aa8ae0ed5fa1151ad0f588de"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL dpll bypass clock shift. <br /></td></tr>
<tr class="separator:a39d9c5c2aa8ae0ed5fa1151ad0f588de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16103ba8b1d7433cae908026e6c34eef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16103ba8b1d7433cae908026e6c34eef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a16103ba8b1d7433cae908026e6c34eef">PMHAL_CLKSEL_DPLL_BYP_CLKSEL_MASK</a></td></tr>
<tr class="memdesc:a16103ba8b1d7433cae908026e6c34eef"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL dpll bypass clock mask. <br /></td></tr>
<tr class="separator:a16103ba8b1d7433cae908026e6c34eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afae6ed194b8f8d28fea8dc865d0e91e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afae6ed194b8f8d28fea8dc865d0e91e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#afae6ed194b8f8d28fea8dc865d0e91e9">PMHAL_CLKSEL_DPLL_HIF_CLKSEL_SHIFT</a></td></tr>
<tr class="memdesc:afae6ed194b8f8d28fea8dc865d0e91e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL dpll bypass clock shift. <br /></td></tr>
<tr class="separator:afae6ed194b8f8d28fea8dc865d0e91e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bb51239189975fce4426a6d7f789513"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2bb51239189975fce4426a6d7f789513"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a2bb51239189975fce4426a6d7f789513">PMHAL_CLKSEL_DPLL_HIF_CLKSEL_MASK</a></td></tr>
<tr class="memdesc:a2bb51239189975fce4426a6d7f789513"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL dpll bypass clock mask. <br /></td></tr>
<tr class="separator:a2bb51239189975fce4426a6d7f789513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f90d96587cd5c3b4d8170f507d30dde"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f90d96587cd5c3b4d8170f507d30dde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a9f90d96587cd5c3b4d8170f507d30dde">PMHAL_IDLEST_DPLL_ST_CLK_SHIFT</a>&#160;&#160;&#160;(CM_IDLEST_DPLL_CORE_ST_DPLL_CLK_SHIFT)</td></tr>
<tr class="memdesc:a9f90d96587cd5c3b4d8170f507d30dde"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Idle state shift. <br /></td></tr>
<tr class="separator:a9f90d96587cd5c3b4d8170f507d30dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6ffc935f70603fa90d8cdaf92ef9c02"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6ffc935f70603fa90d8cdaf92ef9c02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#af6ffc935f70603fa90d8cdaf92ef9c02">PMHAL_IDLEST_DPLL_ST_CLK_MASK</a>&#160;&#160;&#160;(CM_IDLEST_DPLL_CORE_ST_DPLL_CLK_MASK)</td></tr>
<tr class="memdesc:af6ffc935f70603fa90d8cdaf92ef9c02"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Idle state shift. <br /></td></tr>
<tr class="separator:af6ffc935f70603fa90d8cdaf92ef9c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b660706037e10a0652c90e5923934a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b660706037e10a0652c90e5923934a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a5b660706037e10a0652c90e5923934a6">CM_IDLEST_DPLL_ST_DPLL_MODE_SHIFT</a>&#160;&#160;&#160;(CM_IDLEST_DPLL_CORE_ST_DPLL_MODE_SHIFT)</td></tr>
<tr class="memdesc:a5b660706037e10a0652c90e5923934a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Idle state shift. <br /></td></tr>
<tr class="separator:a5b660706037e10a0652c90e5923934a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab00b7329c04dcca428080857565fa7a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab00b7329c04dcca428080857565fa7a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#ab00b7329c04dcca428080857565fa7a6">CM_IDLEST_DPLL_ST_DPLL_MODE_MASK</a>&#160;&#160;&#160;(CM_IDLEST_DPLL_CORE_ST_DPLL_MODE_MASK)</td></tr>
<tr class="memdesc:ab00b7329c04dcca428080857565fa7a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Idle state shift. <br /></td></tr>
<tr class="separator:ab00b7329c04dcca428080857565fa7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeec65c0fcde232c04d288f9e2357dfb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeeec65c0fcde232c04d288f9e2357dfb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#aeeec65c0fcde232c04d288f9e2357dfb">PMHAL_CLKSEL_MULT_SHIFT</a>&#160;&#160;&#160;(CM_CLKSEL_DPLL_CORE_DPLL_MULT_SHIFT)</td></tr>
<tr class="memdesc:aeeec65c0fcde232c04d288f9e2357dfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL ADPLLS Multiplier shift. <br /></td></tr>
<tr class="separator:aeeec65c0fcde232c04d288f9e2357dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab77bc236f33fe8d12e510f211505f2b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab77bc236f33fe8d12e510f211505f2b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#ab77bc236f33fe8d12e510f211505f2b3">PMHAL_CLKSEL_MULT_MASK</a>&#160;&#160;&#160;(CM_CLKSEL_DPLL_CORE_DPLL_MULT_MASK)</td></tr>
<tr class="memdesc:ab77bc236f33fe8d12e510f211505f2b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL ADPLLS Multiplier mask. <br /></td></tr>
<tr class="separator:ab77bc236f33fe8d12e510f211505f2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a6a8d47864965c778cdc09b5c1da31"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31a6a8d47864965c778cdc09b5c1da31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a31a6a8d47864965c778cdc09b5c1da31">PMHAL_DPLL_DRIFTGUARD_EN_SHIFT</a>&#160;&#160;&#160;(CM_CLKMODE_DPLL_CORE_DPLL_DRIFTGUARD_EN_SHIFT)</td></tr>
<tr class="memdesc:a31a6a8d47864965c778cdc09b5c1da31"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Drift guard shift. <br /></td></tr>
<tr class="separator:a31a6a8d47864965c778cdc09b5c1da31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce5b1b45fa9c9f7e995d7d2a522c826"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afce5b1b45fa9c9f7e995d7d2a522c826"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#afce5b1b45fa9c9f7e995d7d2a522c826">PMHAL_DPLL_DRIFTGUARD_EN_MASK</a>&#160;&#160;&#160;(CM_CLKMODE_DPLL_CORE_DPLL_DRIFTGUARD_EN_MASK)</td></tr>
<tr class="memdesc:afce5b1b45fa9c9f7e995d7d2a522c826"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Drift guard mask. <br /></td></tr>
<tr class="separator:afce5b1b45fa9c9f7e995d7d2a522c826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36ccb48b45140deb1f0bd5e86fa500ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a36ccb48b45140deb1f0bd5e86fa500ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a36ccb48b45140deb1f0bd5e86fa500ff">PMHAL_DPLL_RAMP_LEVEL_SHIFT</a>&#160;&#160;&#160;(CM_CLKMODE_DPLL_CORE_DPLL_RAMP_LEVEL_SHIFT)</td></tr>
<tr class="memdesc:a36ccb48b45140deb1f0bd5e86fa500ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Ramp level shift. <br /></td></tr>
<tr class="separator:a36ccb48b45140deb1f0bd5e86fa500ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a53d2f336f8f09b0816109ad59a934"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2a53d2f336f8f09b0816109ad59a934"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#aa2a53d2f336f8f09b0816109ad59a934">PMHAL_DPLL_RAMP_LEVEL_MASK</a>&#160;&#160;&#160;(CM_CLKMODE_DPLL_CORE_DPLL_RAMP_LEVEL_MASK)</td></tr>
<tr class="memdesc:aa2a53d2f336f8f09b0816109ad59a934"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Ramp level mask. <br /></td></tr>
<tr class="separator:aa2a53d2f336f8f09b0816109ad59a934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace1bd90029e211a2c228478cf38b1f44"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace1bd90029e211a2c228478cf38b1f44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#ace1bd90029e211a2c228478cf38b1f44">PMHAL_DPLL_RAMP_RATE_SHIFT</a>&#160;&#160;&#160;(CM_CLKMODE_DPLL_CORE_DPLL_RAMP_RATE_SHIFT)</td></tr>
<tr class="memdesc:ace1bd90029e211a2c228478cf38b1f44"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Ramp Rate shift. <br /></td></tr>
<tr class="separator:ace1bd90029e211a2c228478cf38b1f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0ca15f179ff94f70d99a401b710b21d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa0ca15f179ff94f70d99a401b710b21d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#aa0ca15f179ff94f70d99a401b710b21d">PMHAL_DPLL_RAMP_RATE_MASK</a>&#160;&#160;&#160;(CM_CLKMODE_DPLL_CORE_DPLL_RAMP_RATE_MASK)</td></tr>
<tr class="memdesc:aa0ca15f179ff94f70d99a401b710b21d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Ramp Rate mask. <br /></td></tr>
<tr class="separator:aa0ca15f179ff94f70d99a401b710b21d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a2ec74ac8487c9e2c8d36f9cfee07cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a2ec74ac8487c9e2c8d36f9cfee07cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a5a2ec74ac8487c9e2c8d36f9cfee07cc">PMHAL_DPLL_DIV_SHIFT</a>&#160;&#160;&#160;(CM_CLKSEL_DPLL_CORE_DPLL_DIV_SHIFT)</td></tr>
<tr class="memdesc:a5a2ec74ac8487c9e2c8d36f9cfee07cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Divider Shift. <br /></td></tr>
<tr class="separator:a5a2ec74ac8487c9e2c8d36f9cfee07cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d8481049d5c1fcc739215d01027ea05"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d8481049d5c1fcc739215d01027ea05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a6d8481049d5c1fcc739215d01027ea05">PMHAL_DPLL_DIV_MASK</a>&#160;&#160;&#160;(CM_CLKSEL_DPLL_CORE_DPLL_DIV_MASK)</td></tr>
<tr class="memdesc:a6d8481049d5c1fcc739215d01027ea05"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Divider Mask. <br /></td></tr>
<tr class="separator:a6d8481049d5c1fcc739215d01027ea05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb92d78f9273d34da5f6e5a41ee0fc2d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb92d78f9273d34da5f6e5a41ee0fc2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#acb92d78f9273d34da5f6e5a41ee0fc2d">PMHAL_DPLL_USB_DPLL_DIV_MASK</a>&#160;&#160;&#160;(CM_CLKSEL_DPLL_USB_DPLL_DIV_MASK)</td></tr>
<tr class="memdesc:acb92d78f9273d34da5f6e5a41ee0fc2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Divider Mask. <br /></td></tr>
<tr class="separator:acb92d78f9273d34da5f6e5a41ee0fc2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af909a29b5a4443ca32b804bea75fb4d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af909a29b5a4443ca32b804bea75fb4d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#af909a29b5a4443ca32b804bea75fb4d5">PMHAL_DPLL_BYP_SHIFT</a>&#160;&#160;&#160;(CM_CLKSEL_DPLL_CORE_DPLL_BYP_CLKSEL_SHIFT)</td></tr>
<tr class="memdesc:af909a29b5a4443ca32b804bea75fb4d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL bypass clock selection shift. <br /></td></tr>
<tr class="separator:af909a29b5a4443ca32b804bea75fb4d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9be23d530ae332ea50410960f6d66c2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af9be23d530ae332ea50410960f6d66c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#af9be23d530ae332ea50410960f6d66c2">PMHAL_DPLL_BYP_MASK</a>&#160;&#160;&#160;(CM_CLKSEL_DPLL_CORE_DPLL_BYP_CLKSEL_MASK)</td></tr>
<tr class="memdesc:af9be23d530ae332ea50410960f6d66c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL bypass clock selection mask. <br /></td></tr>
<tr class="separator:af9be23d530ae332ea50410960f6d66c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae60ed418ee6227474f4dac3da0ba02c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae60ed418ee6227474f4dac3da0ba02c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#ae60ed418ee6227474f4dac3da0ba02c4">PMHAL_MODULE_MODE_SHIFT</a>&#160;&#160;&#160;(CM_L3MAIN1_L3_MAIN_1_CLKCTRL_MODULEMODE_SHIFT)</td></tr>
<tr class="memdesc:ae60ed418ee6227474f4dac3da0ba02c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL module mode shift. <br /></td></tr>
<tr class="separator:ae60ed418ee6227474f4dac3da0ba02c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e1e7ce9ad2d6fa311c086cff52288d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a85e1e7ce9ad2d6fa311c086cff52288d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a85e1e7ce9ad2d6fa311c086cff52288d">PMHAL_MODULE_MODE_MASK</a>&#160;&#160;&#160;(CM_L3MAIN1_L3_MAIN_1_CLKCTRL_MODULEMODE_MASK)</td></tr>
<tr class="memdesc:a85e1e7ce9ad2d6fa311c086cff52288d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL module mode mask. <br /></td></tr>
<tr class="separator:a85e1e7ce9ad2d6fa311c086cff52288d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a547962e724568f30ac0b60f4f40ca6af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a547962e724568f30ac0b60f4f40ca6af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a547962e724568f30ac0b60f4f40ca6af">PMHAL_CLKCTRL_IDLEST_SHIFT</a>&#160;&#160;&#160;(CM_L3MAIN1_L3_MAIN_1_CLKCTRL_IDLEST_SHIFT)</td></tr>
<tr class="memdesc:a547962e724568f30ac0b60f4f40ca6af"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Clock control - idle state shift. <br /></td></tr>
<tr class="separator:a547962e724568f30ac0b60f4f40ca6af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0a034238756089933212d28cd6b91b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0a034238756089933212d28cd6b91b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#af0a034238756089933212d28cd6b91b0">PMHAL_CLKCTRL_IDLEST_MASK</a>&#160;&#160;&#160;(CM_L3MAIN1_L3_MAIN_1_CLKCTRL_IDLEST_MASK)</td></tr>
<tr class="memdesc:af0a034238756089933212d28cd6b91b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Clock control - idle state mask. <br /></td></tr>
<tr class="separator:af0a034238756089933212d28cd6b91b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf2856b3f223d1f9809de732835fc9fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf2856b3f223d1f9809de732835fc9fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#aaf2856b3f223d1f9809de732835fc9fa">PMHAL_CLKCTRL_STBYST_SHIFT</a>&#160;&#160;&#160;(CM_L3MAIN1_TPTC1_CLKCTRL_STBYST_SHIFT)</td></tr>
<tr class="memdesc:aaf2856b3f223d1f9809de732835fc9fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Clock control - standby state shift. <br /></td></tr>
<tr class="separator:aaf2856b3f223d1f9809de732835fc9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeb5e4c78ff449b320c4e68b30c5fa5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeeb5e4c78ff449b320c4e68b30c5fa5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#aeeb5e4c78ff449b320c4e68b30c5fa5a">PMHAL_CLKCTRL_STBYST_MASK</a>&#160;&#160;&#160;(CM_L3MAIN1_TPTC1_CLKCTRL_STBYST_MASK)</td></tr>
<tr class="memdesc:aeeb5e4c78ff449b320c4e68b30c5fa5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Clock control - standby state mask. <br /></td></tr>
<tr class="separator:aeeb5e4c78ff449b320c4e68b30c5fa5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0777be18fb74c2c4d218cf138a803241"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0777be18fb74c2c4d218cf138a803241"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a0777be18fb74c2c4d218cf138a803241">PMHAL_CLKSTCTRL_CLKTRCTRL_SHIFT</a>&#160;&#160;&#160;(CM_L3MAIN1_CLKSTCTRL_CLKTRCTRL_SHIFT)</td></tr>
<tr class="memdesc:a0777be18fb74c2c4d218cf138a803241"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Clock domain transition shift. <br /></td></tr>
<tr class="separator:a0777be18fb74c2c4d218cf138a803241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a407b4b67edecba4b41c1e61eb13ba648"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a407b4b67edecba4b41c1e61eb13ba648"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a407b4b67edecba4b41c1e61eb13ba648">PMHAL_CLKSTCTRL_CLKTRCTRL_MASK</a>&#160;&#160;&#160;(CM_L3MAIN1_CLKSTCTRL_CLKTRCTRL_MASK)</td></tr>
<tr class="memdesc:a407b4b67edecba4b41c1e61eb13ba648"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Clock domain transition mask. <br /></td></tr>
<tr class="separator:a407b4b67edecba4b41c1e61eb13ba648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2a557fa291abbf6c303992bc9fb5ea6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2a557fa291abbf6c303992bc9fb5ea6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#ad2a557fa291abbf6c303992bc9fb5ea6">PMHAL_PWRSTST_POWERSTATEST_SHIFT</a>&#160;&#160;&#160;(PM_CORE_PWRSTST_POWERSTATEST_SHIFT)</td></tr>
<tr class="memdesc:ad2a557fa291abbf6c303992bc9fb5ea6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Power domain status shift. <br /></td></tr>
<tr class="separator:ad2a557fa291abbf6c303992bc9fb5ea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2f42913bcd5e99f682be79d885cf78c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2f42913bcd5e99f682be79d885cf78c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#ac2f42913bcd5e99f682be79d885cf78c">PMHAL_PWRSTST_POWERSTATEST_MASK</a>&#160;&#160;&#160;(PM_CORE_PWRSTST_POWERSTATEST_MASK)</td></tr>
<tr class="memdesc:ac2f42913bcd5e99f682be79d885cf78c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Power domain status mask. <br /></td></tr>
<tr class="separator:ac2f42913bcd5e99f682be79d885cf78c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99a32544a5ceb76d4aeb4299cda2b81a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99a32544a5ceb76d4aeb4299cda2b81a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a99a32544a5ceb76d4aeb4299cda2b81a">PMHAL_PWRSTST_LOGICSTATEST_SHIFT</a>&#160;&#160;&#160;(PM_CORE_PWRSTST_LOGICSTATEST_SHIFT)</td></tr>
<tr class="memdesc:a99a32544a5ceb76d4aeb4299cda2b81a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Power domain logic status shift. <br /></td></tr>
<tr class="separator:a99a32544a5ceb76d4aeb4299cda2b81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae757d024267dde43e308359a2c246f95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae757d024267dde43e308359a2c246f95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#ae757d024267dde43e308359a2c246f95">PMHAL_PWRSTST_LOGICSTATEST_MASK</a>&#160;&#160;&#160;(PM_CORE_PWRSTST_LOGICSTATEST_MASK)</td></tr>
<tr class="memdesc:ae757d024267dde43e308359a2c246f95"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Power domain logic status mask. <br /></td></tr>
<tr class="separator:ae757d024267dde43e308359a2c246f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af71287a2c4d8f073a39399ba7c9e99f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af71287a2c4d8f073a39399ba7c9e99f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#af71287a2c4d8f073a39399ba7c9e99f9">PMHAL_PWRSTST_INTRANSITION_SHIFT</a>&#160;&#160;&#160;(PM_CORE_PWRSTST_INTRANSITION_SHIFT)</td></tr>
<tr class="memdesc:af71287a2c4d8f073a39399ba7c9e99f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Power domain in transition shift. <br /></td></tr>
<tr class="separator:af71287a2c4d8f073a39399ba7c9e99f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfafcabf04af295e218172939136456c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acfafcabf04af295e218172939136456c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#acfafcabf04af295e218172939136456c">PMHAL_PWRSTST_INTRANSITION_MASK</a>&#160;&#160;&#160;(PM_CORE_PWRSTST_INTRANSITION_MASK)</td></tr>
<tr class="memdesc:acfafcabf04af295e218172939136456c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Power domain in transition mask. <br /></td></tr>
<tr class="separator:acfafcabf04af295e218172939136456c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1bc8661f8c86ef7c3b3564476ec344d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1bc8661f8c86ef7c3b3564476ec344d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#aa1bc8661f8c86ef7c3b3564476ec344d">PMHAL_PWRSTST_LASTPOWERSTATEENTERED_SHIFT</a>&#160;&#160;&#160;(PM_CORE_PWRSTST_LASTPOWERSTATEENTERED_SHIFT)</td></tr>
<tr class="memdesc:aa1bc8661f8c86ef7c3b3564476ec344d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Power domain last power status shift. <br /></td></tr>
<tr class="separator:aa1bc8661f8c86ef7c3b3564476ec344d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6434b8818df1017686d4cf60b8966a85"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6434b8818df1017686d4cf60b8966a85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a6434b8818df1017686d4cf60b8966a85">PMHAL_PWRSTST_LASTPOWERSTATEENTERED_MASK</a>&#160;&#160;&#160;(PM_CORE_PWRSTST_LASTPOWERSTATEENTERED_MASK)</td></tr>
<tr class="memdesc:a6434b8818df1017686d4cf60b8966a85"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Power domain last power status mask. <br /></td></tr>
<tr class="separator:a6434b8818df1017686d4cf60b8966a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0eb4299af0f85927e8712288db4a170"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0eb4299af0f85927e8712288db4a170"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#af0eb4299af0f85927e8712288db4a170">PMHAL_PWRSTCTRL_POWERSTATE_SHIFT</a>&#160;&#160;&#160;(PM_CORE_PWRSTCTRL_POWERSTATE_SHIFT)</td></tr>
<tr class="memdesc:af0eb4299af0f85927e8712288db4a170"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Power domain status shift. <br /></td></tr>
<tr class="separator:af0eb4299af0f85927e8712288db4a170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81257755229150ca6360ece2d1f8cf46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81257755229150ca6360ece2d1f8cf46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a81257755229150ca6360ece2d1f8cf46">PMHAL_PWRSTCTRL_POWERSTATE_MASK</a>&#160;&#160;&#160;(PM_CORE_PWRSTCTRL_POWERSTATE_MASK)</td></tr>
<tr class="memdesc:a81257755229150ca6360ece2d1f8cf46"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Power domain status mask. <br /></td></tr>
<tr class="separator:a81257755229150ca6360ece2d1f8cf46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66acd76763c1e94bdc79f12843cec9f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66acd76763c1e94bdc79f12843cec9f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a66acd76763c1e94bdc79f12843cec9f2">PMHAL_PWRSTCTRL_LOGICRETSTATE_SHIFT</a>&#160;&#160;&#160;(PM_CORE_PWRSTCTRL_LOGICRETSTATE_SHIFT)</td></tr>
<tr class="memdesc:a66acd76763c1e94bdc79f12843cec9f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Power domain logic retention state shift. <br /></td></tr>
<tr class="separator:a66acd76763c1e94bdc79f12843cec9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcc5d06e35dd9a492ab77b6ae13b353e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adcc5d06e35dd9a492ab77b6ae13b353e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#adcc5d06e35dd9a492ab77b6ae13b353e">PMHAL_PWRSTCTRL_LOGICRETSTATE_MASK</a>&#160;&#160;&#160;(PM_CORE_PWRSTCTRL_LOGICRETSTATE_MASK)</td></tr>
<tr class="memdesc:adcc5d06e35dd9a492ab77b6ae13b353e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Power domain logic retention state mask. <br /></td></tr>
<tr class="separator:adcc5d06e35dd9a492ab77b6ae13b353e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2358c2e24867cadd3f6c8d4fa135f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf2358c2e24867cadd3f6c8d4fa135f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#abf2358c2e24867cadd3f6c8d4fa135f6">PMHAL_PWRSTCTRL_LOWPOWERSTATECHANGE_SHIFT</a>&#160;&#160;&#160;(PM_CORE_PWRSTCTRL_LOWPOWERSTATECHANGE_SHIFT)</td></tr>
<tr class="memdesc:abf2358c2e24867cadd3f6c8d4fa135f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Power domain logic power state change shift. <br /></td></tr>
<tr class="separator:abf2358c2e24867cadd3f6c8d4fa135f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab9e9b5cb063965e8c20733765e7a96"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acab9e9b5cb063965e8c20733765e7a96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#acab9e9b5cb063965e8c20733765e7a96">PMHAL_PWRSTCTRL_LOWPOWERSTATECHANGE_MASK</a>&#160;&#160;&#160;(PM_CORE_PWRSTCTRL_LOWPOWERSTATECHANGE_MASK)</td></tr>
<tr class="memdesc:acab9e9b5cb063965e8c20733765e7a96"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Power domain logic power state change mask. <br /></td></tr>
<tr class="separator:acab9e9b5cb063965e8c20733765e7a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a990086d6d1456fd2b78a200d0cccd4ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a990086d6d1456fd2b78a200d0cccd4ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a990086d6d1456fd2b78a200d0cccd4ca">PMHAL_CLKMODE_DPLL_LPMODE_EN_SHIFT</a>&#160;&#160;&#160;(CM_CLKMODE_DPLL_CORE_DPLL_LPMODE_EN_SHIFT)</td></tr>
<tr class="memdesc:a990086d6d1456fd2b78a200d0cccd4ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Low power mode enable shift. <br /></td></tr>
<tr class="separator:a990086d6d1456fd2b78a200d0cccd4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a024c6f08ce35116cc050a2423c306229"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a024c6f08ce35116cc050a2423c306229"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a024c6f08ce35116cc050a2423c306229">PMHAL_CLKMODE_DPLL_LPMODE_EN_MASK</a>&#160;&#160;&#160;(CM_CLKMODE_DPLL_CORE_DPLL_LPMODE_EN_MASK)</td></tr>
<tr class="memdesc:a024c6f08ce35116cc050a2423c306229"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Low power mode enable mask. <br /></td></tr>
<tr class="separator:a024c6f08ce35116cc050a2423c306229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be509b4b3c87ec71c95ab78f25e0ef6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8be509b4b3c87ec71c95ab78f25e0ef6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a8be509b4b3c87ec71c95ab78f25e0ef6">PMHAL_AUTOIDLE_DPLL_MPU_AUTO_DPLL_MODE_SHIFT</a>&#160;&#160;&#160;(CM_AUTOIDLE_DPLL_CORE_AUTO_DPLL_MODE_SHIFT)</td></tr>
<tr class="memdesc:a8be509b4b3c87ec71c95ab78f25e0ef6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Auto mode enable shift. <br /></td></tr>
<tr class="separator:a8be509b4b3c87ec71c95ab78f25e0ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a067ceeaa54e259e2cb29c0691fc9b616"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a067ceeaa54e259e2cb29c0691fc9b616"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a067ceeaa54e259e2cb29c0691fc9b616">PMHAL_AUTOIDLE_DPLL_MPU_AUTO_DPLL_MODE_MASK</a>&#160;&#160;&#160;(CM_AUTOIDLE_DPLL_CORE_AUTO_DPLL_MODE_MASK)</td></tr>
<tr class="memdesc:a067ceeaa54e259e2cb29c0691fc9b616"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Auto mode enable mask. <br /></td></tr>
<tr class="separator:a067ceeaa54e259e2cb29c0691fc9b616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31388b65cdf103296f9e7bf18bba42c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31388b65cdf103296f9e7bf18bba42c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a31388b65cdf103296f9e7bf18bba42c4">SYSCONFIG_STANDBYMODE_SHIFT</a>&#160;&#160;&#160;(DSP_SYSCONFIG_STANDBYMODE_SHIFT)</td></tr>
<tr class="memdesc:a31388b65cdf103296f9e7bf18bba42c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module SysConfig Standby Mode shift. <br /></td></tr>
<tr class="separator:a31388b65cdf103296f9e7bf18bba42c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d5eb7d34d91baf7c1668500fb9f372f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d5eb7d34d91baf7c1668500fb9f372f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a6d5eb7d34d91baf7c1668500fb9f372f">SYSCONFIG_STANDBYMODE_MASK</a>&#160;&#160;&#160;(DSP_SYSCONFIG_STANDBYMODE_MASK)</td></tr>
<tr class="memdesc:a6d5eb7d34d91baf7c1668500fb9f372f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module SysConfig Standby Mode mask. <br /></td></tr>
<tr class="separator:a6d5eb7d34d91baf7c1668500fb9f372f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a898af3a3342e901047e4e1a3a0d70a8a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a898af3a3342e901047e4e1a3a0d70a8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a898af3a3342e901047e4e1a3a0d70a8a">SYSCONFIG_IDLEMODE_SHIFT</a>&#160;&#160;&#160;(DSP_SYSCONFIG_IDLEMODE_SHIFT)</td></tr>
<tr class="memdesc:a898af3a3342e901047e4e1a3a0d70a8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module SysConfig Idlemode Mode shift. <br /></td></tr>
<tr class="separator:a898af3a3342e901047e4e1a3a0d70a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9e0a8fa8f122dffb01d1fa9780efd39"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9e0a8fa8f122dffb01d1fa9780efd39"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#aa9e0a8fa8f122dffb01d1fa9780efd39">SYSCONFIG_IDLEMODE_MASK</a>&#160;&#160;&#160;(DSP_SYSCONFIG_IDLEMODE_MASK)</td></tr>
<tr class="memdesc:aa9e0a8fa8f122dffb01d1fa9780efd39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module SysConfig Idlemode Mode mask. <br /></td></tr>
<tr class="separator:aa9e0a8fa8f122dffb01d1fa9780efd39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a3cbf70e69c24da1c0cc0bbad735937"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a3cbf70e69c24da1c0cc0bbad735937"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a3a3cbf70e69c24da1c0cc0bbad735937">SYSCONFIG_CLOCKACTIVITY_SHIFT</a>&#160;&#160;&#160;(DSS_DISPC_SYSCONFIG_CLOCKACTIVITY_SHIFT)</td></tr>
<tr class="memdesc:a3a3cbf70e69c24da1c0cc0bbad735937"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module SysConfig ClockActivity Mode shift. <br /></td></tr>
<tr class="separator:a3a3cbf70e69c24da1c0cc0bbad735937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56807b5c369414e5ff86a1096c099e22"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56807b5c369414e5ff86a1096c099e22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a56807b5c369414e5ff86a1096c099e22">SYSCONFIG_CLOCKACTIVITY_MASK</a>&#160;&#160;&#160;(DSS_DISPC_SYSCONFIG_CLOCKACTIVITY_MASK)</td></tr>
<tr class="memdesc:a56807b5c369414e5ff86a1096c099e22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module SysConfig ClockActivity Mode mask. <br /></td></tr>
<tr class="separator:a56807b5c369414e5ff86a1096c099e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8662d49324dff0aa3fafcdaafa3ff0ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8662d49324dff0aa3fafcdaafa3ff0ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a8662d49324dff0aa3fafcdaafa3ff0ff">POWERSTATE_SHIFT</a>&#160;&#160;&#160;(PM_CORE_PWRSTCTRL_POWERSTATE_SHIFT)</td></tr>
<tr class="memdesc:a8662d49324dff0aa3fafcdaafa3ff0ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Powerdomain Powerstate shift. <br /></td></tr>
<tr class="separator:a8662d49324dff0aa3fafcdaafa3ff0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d1d92c441315af8f803e01c1e3c166"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61d1d92c441315af8f803e01c1e3c166"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a61d1d92c441315af8f803e01c1e3c166">POWERSTATE_MASK</a>&#160;&#160;&#160;(PM_CORE_PWRSTCTRL_POWERSTATE_MASK)</td></tr>
<tr class="memdesc:a61d1d92c441315af8f803e01c1e3c166"><td class="mdescLeft">&#160;</td><td class="mdescRight">Powerdomain Powerstate mask. <br /></td></tr>
<tr class="separator:a61d1d92c441315af8f803e01c1e3c166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d7e5efef124446c30a5d79e8576f32"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3d7e5efef124446c30a5d79e8576f32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#ad3d7e5efef124446c30a5d79e8576f32">LOGICRETSTATE_SHIFT</a>&#160;&#160;&#160;(PM_CORE_PWRSTCTRL_LOGICRETSTATE_SHIFT)</td></tr>
<tr class="memdesc:ad3d7e5efef124446c30a5d79e8576f32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Powerdomain LogicRetention State shift. <br /></td></tr>
<tr class="separator:ad3d7e5efef124446c30a5d79e8576f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9f40796bd255b56b97a7e3c55b7be0f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9f40796bd255b56b97a7e3c55b7be0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#ae9f40796bd255b56b97a7e3c55b7be0f">LOGICRETSTATE_MASK</a>&#160;&#160;&#160;(PM_CORE_PWRSTCTRL_LOGICRETSTATE_MASK)</td></tr>
<tr class="memdesc:ae9f40796bd255b56b97a7e3c55b7be0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Powerdomain LogicRetention State mask. <br /></td></tr>
<tr class="separator:ae9f40796bd255b56b97a7e3c55b7be0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ef9edc0a1a2ca53fc6b2362fd143e71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ef9edc0a1a2ca53fc6b2362fd143e71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a2ef9edc0a1a2ca53fc6b2362fd143e71">LOWPOWERSTATECHANGE_SHIFT</a>&#160;&#160;&#160;(PM_CAM_PWRSTCTRL_LOWPOWERSTATECHANGE_SHIFT)</td></tr>
<tr class="memdesc:a2ef9edc0a1a2ca53fc6b2362fd143e71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Powerdomain LOWPOWERSTATECHANGE shift. <br /></td></tr>
<tr class="separator:a2ef9edc0a1a2ca53fc6b2362fd143e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fe0cfccfa2a9d386293624b1429f5e2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2fe0cfccfa2a9d386293624b1429f5e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a2fe0cfccfa2a9d386293624b1429f5e2">LOWPOWERSTATECHANGE_MASK</a>&#160;&#160;&#160;(PM_CAM_PWRSTCTRL_LOWPOWERSTATECHANGE_MASK)</td></tr>
<tr class="memdesc:a2fe0cfccfa2a9d386293624b1429f5e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Powerdomain LOWPOWERSTATECHANGE mask. <br /></td></tr>
<tr class="separator:a2fe0cfccfa2a9d386293624b1429f5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc6d91b620d3bf5af711ebe75f5202f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aacc6d91b620d3bf5af711ebe75f5202f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#aacc6d91b620d3bf5af711ebe75f5202f">POWERSTATEST_SHIFT</a>&#160;&#160;&#160;(PM_CAM_PWRSTST_POWERSTATEST_SHIFT)</td></tr>
<tr class="memdesc:aacc6d91b620d3bf5af711ebe75f5202f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Powerdomain POWERSTATEST shift. <br /></td></tr>
<tr class="separator:aacc6d91b620d3bf5af711ebe75f5202f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43dd9988e7af2fd00faa891d1f2cc522"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43dd9988e7af2fd00faa891d1f2cc522"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a43dd9988e7af2fd00faa891d1f2cc522">POWERSTATEST_MASK</a>&#160;&#160;&#160;(PM_CAM_PWRSTST_POWERSTATEST_MASK)</td></tr>
<tr class="memdesc:a43dd9988e7af2fd00faa891d1f2cc522"><td class="mdescLeft">&#160;</td><td class="mdescRight">Powerdomain POWERSTATEST mask. <br /></td></tr>
<tr class="separator:a43dd9988e7af2fd00faa891d1f2cc522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa1cc171f8532436ccd83e0bad5e31c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa1cc171f8532436ccd83e0bad5e31c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#aaa1cc171f8532436ccd83e0bad5e31c4">LASTPOWERSTATEENTERED_SHIFT</a>&#160;&#160;&#160;(PM_CAM_PWRSTST_LASTPOWERSTATEENTERED_SHIFT)</td></tr>
<tr class="memdesc:aaa1cc171f8532436ccd83e0bad5e31c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Powerdomain LastPowerstateEntered shift. <br /></td></tr>
<tr class="separator:aaa1cc171f8532436ccd83e0bad5e31c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb30fbb2d9550f496a543696333a043a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb30fbb2d9550f496a543696333a043a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#adb30fbb2d9550f496a543696333a043a">LASTPOWERSTATEENTERED_MASK</a>&#160;&#160;&#160;(PM_CAM_PWRSTST_LASTPOWERSTATEENTERED_MASK)</td></tr>
<tr class="memdesc:adb30fbb2d9550f496a543696333a043a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Powerdomain LastPowerstateEntered mask. <br /></td></tr>
<tr class="separator:adb30fbb2d9550f496a543696333a043a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ffc92a0fa7cbc85043b5d14c1bf165"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a14ffc92a0fa7cbc85043b5d14c1bf165"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a14ffc92a0fa7cbc85043b5d14c1bf165">INTRANSITION_SHIFT</a>&#160;&#160;&#160;(PM_CAM_PWRSTST_INTRANSITION_SHIFT)</td></tr>
<tr class="memdesc:a14ffc92a0fa7cbc85043b5d14c1bf165"><td class="mdescLeft">&#160;</td><td class="mdescRight">Powerdomain LastPowerstateEntered shift. <br /></td></tr>
<tr class="separator:a14ffc92a0fa7cbc85043b5d14c1bf165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f9577760912fb3f411b81d353d66754"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f9577760912fb3f411b81d353d66754"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a0f9577760912fb3f411b81d353d66754">INTRANSITION_MASK</a>&#160;&#160;&#160;(PM_CAM_PWRSTST_INTRANSITION_MASK)</td></tr>
<tr class="memdesc:a0f9577760912fb3f411b81d353d66754"><td class="mdescLeft">&#160;</td><td class="mdescRight">Powerdomain LastPowerstateEntered mask. <br /></td></tr>
<tr class="separator:a0f9577760912fb3f411b81d353d66754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa86e77ab1de894624108e978ee9891a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa86e77ab1de894624108e978ee9891a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#aa86e77ab1de894624108e978ee9891a6">LOGICSTATEST_SHIFT</a>&#160;&#160;&#160;(PM_CAM_PWRSTST_LOGICSTATEST_SHIFT)</td></tr>
<tr class="memdesc:aa86e77ab1de894624108e978ee9891a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Powerdomain LastPowerstateEntered shift. <br /></td></tr>
<tr class="separator:aa86e77ab1de894624108e978ee9891a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64742c6684d3fc06cecb8c5cbc56f09c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64742c6684d3fc06cecb8c5cbc56f09c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a64742c6684d3fc06cecb8c5cbc56f09c">LOGICSTATEST_MASK</a>&#160;&#160;&#160;(PM_CAM_PWRSTST_LOGICSTATEST_MASK)</td></tr>
<tr class="memdesc:a64742c6684d3fc06cecb8c5cbc56f09c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Powerdomain LastPowerstateEntered mask. <br /></td></tr>
<tr class="separator:a64742c6684d3fc06cecb8c5cbc56f09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82a28f8eeefc5dbe318625add5ddeacb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a82a28f8eeefc5dbe318625add5ddeacb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a82a28f8eeefc5dbe318625add5ddeacb">PMHAL_DPLL_LPMODE_EN_SHIFT</a>&#160;&#160;&#160;(CM_CLKMODE_DPLL_CORE_DPLL_LPMODE_EN_SHIFT)</td></tr>
<tr class="memdesc:a82a28f8eeefc5dbe318625add5ddeacb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Module DPLL LPMODE shift. <br /></td></tr>
<tr class="separator:a82a28f8eeefc5dbe318625add5ddeacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a491a8707fc41742bbddefc53b15173c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a491a8707fc41742bbddefc53b15173c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a491a8707fc41742bbddefc53b15173c4">PMHAL_DPLL_LPMODE_EN_MASK</a>&#160;&#160;&#160;(CM_CLKMODE_DPLL_CORE_DPLL_LPMODE_EN_MASK)</td></tr>
<tr class="memdesc:a491a8707fc41742bbddefc53b15173c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Module DPLL LPMODE mask. <br /></td></tr>
<tr class="separator:a491a8707fc41742bbddefc53b15173c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16849b6f3f3b6d2f6285d617fc04a3b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16849b6f3f3b6d2f6285d617fc04a3b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a16849b6f3f3b6d2f6285d617fc04a3b3">PMHAL_DPLL_SELFREQDCO_SHIFT</a>&#160;&#160;&#160;(CM_CLKSEL_DPLL_USB_DPLL_SELFREQDCO_SHIFT)</td></tr>
<tr class="memdesc:a16849b6f3f3b6d2f6285d617fc04a3b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Module DPLL SELFREQDCO shift. <br /></td></tr>
<tr class="separator:a16849b6f3f3b6d2f6285d617fc04a3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afae63fcf1abdb2080d86c1f2ac9ff219"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afae63fcf1abdb2080d86c1f2ac9ff219"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#afae63fcf1abdb2080d86c1f2ac9ff219">PMHAL_DPLL_SELFREQDCO_MASK</a>&#160;&#160;&#160;(CM_CLKSEL_DPLL_USB_DPLL_SELFREQDCO_MASK)</td></tr>
<tr class="memdesc:afae63fcf1abdb2080d86c1f2ac9ff219"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Module DPLL SELFREQDCO mask. <br /></td></tr>
<tr class="separator:afae63fcf1abdb2080d86c1f2ac9ff219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a517a24b4bcecdf91349a253e7fa4c987"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a517a24b4bcecdf91349a253e7fa4c987"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a517a24b4bcecdf91349a253e7fa4c987">PMHAL_CTRLMDL_POSTDIV_MUXSEL0_VAL</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a517a24b4bcecdf91349a253e7fa4c987"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Module muxselect0 value for control module postdivider. <br /></td></tr>
<tr class="separator:a517a24b4bcecdf91349a253e7fa4c987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7fe852bef90860921697de06227608"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada7fe852bef90860921697de06227608"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#ada7fe852bef90860921697de06227608">PMHAL_CTRLMDL_POSTDIV_MUXSEL1_VAL</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ada7fe852bef90860921697de06227608"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Module muxselect1 value for control module postdivider. <br /></td></tr>
<tr class="separator:ada7fe852bef90860921697de06227608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06efb93a0743711efbb91ec390eb7c3a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a06efb93a0743711efbb91ec390eb7c3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a06efb93a0743711efbb91ec390eb7c3a">PMHAL_CTRLMDL_POSTDIV_MUXSEL2_VAL</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a06efb93a0743711efbb91ec390eb7c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Module muxselect2 value for control module postdivider. <br /></td></tr>
<tr class="separator:a06efb93a0743711efbb91ec390eb7c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a568673866c87350d72fe260bb8057001"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a568673866c87350d72fe260bb8057001"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a568673866c87350d72fe260bb8057001">PMHAL_CTRLMDL_POSTDIV_MUXSEL3_VAL</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a568673866c87350d72fe260bb8057001"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Module muxselect3 value for control module postdivider. <br /></td></tr>
<tr class="separator:a568673866c87350d72fe260bb8057001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2baec86555cee0da07ce4f421e5fbd11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2baec86555cee0da07ce4f421e5fbd11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a2baec86555cee0da07ce4f421e5fbd11">PMHAL_CTRLMDL_POSTDIV_MUXSEL4_VAL</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a2baec86555cee0da07ce4f421e5fbd11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Module muxselect4 value for control module postdivider. <br /></td></tr>
<tr class="separator:a2baec86555cee0da07ce4f421e5fbd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c544ea09de2dd86d37c97e2f85218b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c544ea09de2dd86d37c97e2f85218b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a8c544ea09de2dd86d37c97e2f85218b4">PMHAL_INVALID_REGADDR</a>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="memdesc:a8c544ea09de2dd86d37c97e2f85218b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros for invalid value. <br /></td></tr>
<tr class="separator:a8c544ea09de2dd86d37c97e2f85218b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebfe7777e4996ed9593985d2bece0ba8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aebfe7777e4996ed9593985d2bece0ba8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#aebfe7777e4996ed9593985d2bece0ba8">PMHAL_INVALID_BITFIELD</a>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="memdesc:aebfe7777e4996ed9593985d2bece0ba8"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Invalid address. <br /></td></tr>
<tr class="separator:aebfe7777e4996ed9593985d2bece0ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93fc5240f8b5ab1ce28adb3927c46812"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93fc5240f8b5ab1ce28adb3927c46812"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a93fc5240f8b5ab1ce28adb3927c46812">PMHAL_INVALID_SHIFT</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:a93fc5240f8b5ab1ce28adb3927c46812"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Invalid bit-field. <br /></td></tr>
<tr class="separator:a93fc5240f8b5ab1ce28adb3927c46812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67b444edeeb5dd89f50d80671d82ad36"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67b444edeeb5dd89f50d80671d82ad36"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a67b444edeeb5dd89f50d80671d82ad36">PMHAL_INVALID_MASK</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a67b444edeeb5dd89f50d80671d82ad36"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Invalid shift. <br /></td></tr>
<tr class="separator:a67b444edeeb5dd89f50d80671d82ad36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af861197f8b43d5cedc2963a43ae726d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af861197f8b43d5cedc2963a43ae726d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#af861197f8b43d5cedc2963a43ae726d9">PMHAL_CLKSELCTRL_NOTAPPLICABLE</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:af861197f8b43d5cedc2963a43ae726d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Invalid mask. <br /></td></tr>
<tr class="separator:af861197f8b43d5cedc2963a43ae726d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94ba9f578e8eedc54de80a6e306083f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae94ba9f578e8eedc54de80a6e306083f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#ae94ba9f578e8eedc54de80a6e306083f">PMHAL_REG_NOTAPPLICABLE</a>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="memdesc:ae94ba9f578e8eedc54de80a6e306083f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL CLKCTRL not applicable. <br /></td></tr>
<tr class="separator:ae94ba9f578e8eedc54de80a6e306083f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7be445b2fc3411c2f575600f1d808fec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7be445b2fc3411c2f575600f1d808fec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a7be445b2fc3411c2f575600f1d808fec">PMHAL_BITFIELD_NOTAPPLICABLE</a>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="memdesc:a7be445b2fc3411c2f575600f1d808fec"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL register not applicable. <br /></td></tr>
<tr class="separator:a7be445b2fc3411c2f575600f1d808fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e1c9aa31d6cffa13cfbdd48d0dc6e7c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e1c9aa31d6cffa13cfbdd48d0dc6e7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a4e1c9aa31d6cffa13cfbdd48d0dc6e7c">PMHAL_SHIFT_NOTAPPLICABLE</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:a4e1c9aa31d6cffa13cfbdd48d0dc6e7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL bit-field not applicable. <br /></td></tr>
<tr class="separator:a4e1c9aa31d6cffa13cfbdd48d0dc6e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41ac4656dc85e89c362eb8193a8b5fc3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41ac4656dc85e89c362eb8193a8b5fc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a41ac4656dc85e89c362eb8193a8b5fc3">PMHAL_MASK_NOTAPPLICABLE</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a41ac4656dc85e89c362eb8193a8b5fc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL shift not applicable. <br /></td></tr>
<tr class="separator:a41ac4656dc85e89c362eb8193a8b5fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaefda401fa18cd24cee69336dc74afe6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaefda401fa18cd24cee69336dc74afe6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#aaefda401fa18cd24cee69336dc74afe6">PMHAL_VALUE_NOTAPPLICABLE</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:aaefda401fa18cd24cee69336dc74afe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL mask not applicable. <br /></td></tr>
<tr class="separator:aaefda401fa18cd24cee69336dc74afe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09ac31e5c175ce8643ad93b1b635522d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09ac31e5c175ce8643ad93b1b635522d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a09ac31e5c175ce8643ad93b1b635522d">PMHAL_DIV_ENUM_NOTAPPLICABLE</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:a09ac31e5c175ce8643ad93b1b635522d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL value not applicable. <br /></td></tr>
<tr class="separator:a09ac31e5c175ce8643ad93b1b635522d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac153a34f21052c5302cd39c69f9ef1c2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac153a34f21052c5302cd39c69f9ef1c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#ac153a34f21052c5302cd39c69f9ef1c2">PMHAL_MUX_ENUM_NOTAPPLICABLE</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:ac153a34f21052c5302cd39c69f9ef1c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Divider Enum not applicable. <br /></td></tr>
<tr class="separator:ac153a34f21052c5302cd39c69f9ef1c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a266ca2d3aa7c3e1874a418302d0b1f8a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a266ca2d3aa7c3e1874a418302d0b1f8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a266ca2d3aa7c3e1874a418302d0b1f8a">PMHAL_SIDLEMODE_NOTAPPLICABLE</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:a266ca2d3aa7c3e1874a418302d0b1f8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL Multiplexer Enum not applicable. <br /></td></tr>
<tr class="separator:a266ca2d3aa7c3e1874a418302d0b1f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58b850c3bd012a8a58c6d32cf442ebb3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a58b850c3bd012a8a58c6d32cf442ebb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a58b850c3bd012a8a58c6d32cf442ebb3">PMHAL_DIV_DPLL_CLKST_SHIFT</a>&#160;&#160;&#160;(CM_DIV_M2_DPLL_CORE_CLKST_SHIFT)</td></tr>
<tr class="memdesc:a58b850c3bd012a8a58c6d32cf442ebb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL SIDLEMODE Enum not applicable. <br /></td></tr>
<tr class="separator:a58b850c3bd012a8a58c6d32cf442ebb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af62e3949b2285ba8a462941050fc4ada"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af62e3949b2285ba8a462941050fc4ada"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#af62e3949b2285ba8a462941050fc4ada">PMHAL_DIV_DPLL_CLKST_MASK</a>&#160;&#160;&#160;(CM_DIV_M2_DPLL_CORE_CLKST_MASK)</td></tr>
<tr class="memdesc:af62e3949b2285ba8a462941050fc4ada"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL divider clock status register shift. <br /></td></tr>
<tr class="separator:af62e3949b2285ba8a462941050fc4ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1351dfde87de29b4424791d390a02fac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1351dfde87de29b4424791d390a02fac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a1351dfde87de29b4424791d390a02fac">PMHAL_DIV_DPLL_CLKX2ST_SHIFT</a>&#160;&#160;&#160;(CM_DIV_M2_DPLL_PER_CLKX2ST_SHIFT)</td></tr>
<tr class="memdesc:a1351dfde87de29b4424791d390a02fac"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL divider clock status register Mask. <br /></td></tr>
<tr class="separator:a1351dfde87de29b4424791d390a02fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a730187899758c1ea59eed955a5be062f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a730187899758c1ea59eed955a5be062f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a730187899758c1ea59eed955a5be062f">PMHAL_DIV_DPLL_CLKX2ST_MASK</a>&#160;&#160;&#160;(CM_DIV_M2_DPLL_PER_CLKX2ST_MASK)</td></tr>
<tr class="memdesc:a730187899758c1ea59eed955a5be062f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL divider clock status X2 register Shift. <br /></td></tr>
<tr class="separator:a730187899758c1ea59eed955a5be062f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50e3715b7765cdfbcc7c137b1ae629f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50e3715b7765cdfbcc7c137b1ae629f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a50e3715b7765cdfbcc7c137b1ae629f0">PMHAL_MODULEMODE_NOTAPPLICABLE</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a50e3715b7765cdfbcc7c137b1ae629f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL divider clock status register Mask. <br /></td></tr>
<tr class="separator:a50e3715b7765cdfbcc7c137b1ae629f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6904ccca343356f4a2bbe8eef5b10d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6904ccca343356f4a2bbe8eef5b10d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#af6904ccca343356f4a2bbe8eef5b10d3">PMHAL_PRCM_PD_RM_OCCUR_COUNT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:af6904ccca343356f4a2bbe8eef5b10d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL MODULE MODE not applicable. <br /></td></tr>
<tr class="separator:af6904ccca343356f4a2bbe8eef5b10d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ad55896ad937e4ea61c08ff4c20791a44"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structreg_bit_field.html">regBitField</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#ad55896ad937e4ea61c08ff4c20791a44">regBitField_t</a></td></tr>
<tr class="memdesc:ad55896ad937e4ea61c08ff4c20791a44"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of global resets that is software controllable. In TDA2xx and TDA3xx this value is 2 for Cold and Warm Reset.  <a href="#ad55896ad937e4ea61c08ff4c20791a44">More...</a><br /></td></tr>
<tr class="separator:ad55896ad937e4ea61c08ff4c20791a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8ce035f48d4cc19b58c0f693e713b80"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8ce035f48d4cc19b58c0f693e713b80"></a>
typedef struct <a class="el" href="structreg_bit_field_shift.html">regBitFieldShift</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#ad8ce035f48d4cc19b58c0f693e713b80">regBitFieldShift_t</a></td></tr>
<tr class="memdesc:ad8ce035f48d4cc19b58c0f693e713b80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining register bit-field of width one (no mask). <br /></td></tr>
<tr class="separator:ad8ce035f48d4cc19b58c0f693e713b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a451d1c7c8d6d0c3ec2ccb4744f9ff970"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a451d1c7c8d6d0c3ec2ccb4744f9ff970"></a>
typedef struct <a class="el" href="structpmhal_clock.html">pmhalClock</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a451d1c7c8d6d0c3ec2ccb4744f9ff970">pmhalClock_t</a></td></tr>
<tr class="memdesc:a451d1c7c8d6d0c3ec2ccb4744f9ff970"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the properties of clock. <br /></td></tr>
<tr class="separator:a451d1c7c8d6d0c3ec2ccb4744f9ff970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66db5526a817ce16384dcea0a30672cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66db5526a817ce16384dcea0a30672cb"></a>
typedef struct <a class="el" href="structvalid_div_value.html">validDivValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a66db5526a817ce16384dcea0a30672cb">validDivValue_t</a></td></tr>
<tr class="memdesc:a66db5526a817ce16384dcea0a30672cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure to capture programmed divider value and the corresponding bitfield value to configure. <br /></td></tr>
<tr class="separator:a66db5526a817ce16384dcea0a30672cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1054ce7ccbf8a8a811bb61b2d200bf9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1054ce7ccbf8a8a811bb61b2d200bf9"></a>
typedef struct <a class="el" href="structpmhal_clock_divider.html">pmhalClockDivider</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#ae1054ce7ccbf8a8a811bb61b2d200bf9">pmhalClockDivider_t</a></td></tr>
<tr class="memdesc:ae1054ce7ccbf8a8a811bb61b2d200bf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the properties of divider. Divider is defined as one input and one output. <br /></td></tr>
<tr class="separator:ae1054ce7ccbf8a8a811bb61b2d200bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597a8707e8c66a59fcb10812313e606e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a597a8707e8c66a59fcb10812313e606e"></a>
typedef struct <a class="el" href="structvalid_enum_value.html">validEnumValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a597a8707e8c66a59fcb10812313e606e">validEnumValue_t</a></td></tr>
<tr class="memdesc:a597a8707e8c66a59fcb10812313e606e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure to capture programmed Mux value and the corresponding bitfield value to configure. <br /></td></tr>
<tr class="separator:a597a8707e8c66a59fcb10812313e606e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab68c6c27e37a4ff673a8dcc11c3fd469"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab68c6c27e37a4ff673a8dcc11c3fd469"></a>
typedef struct <a class="el" href="structpmhal_multiplexer.html">pmhalMultiplexer</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#ab68c6c27e37a4ff673a8dcc11c3fd469">pmhalMultiplexer_t</a></td></tr>
<tr class="memdesc:ab68c6c27e37a4ff673a8dcc11c3fd469"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the properties of multiplexer. The link to input clocks are part of the graph's edge property. <br /></td></tr>
<tr class="separator:ab68c6c27e37a4ff673a8dcc11c3fd469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb6c80f10b75a72d5c52267cdf08863f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb6c80f10b75a72d5c52267cdf08863f"></a>
typedef struct <a class="el" href="structpmhal_dpll_post_div.html">pmhalDpllPostDiv</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#aeb6c80f10b75a72d5c52267cdf08863f">pmhalDpllPostDiv_t</a></td></tr>
<tr class="memdesc:aeb6c80f10b75a72d5c52267cdf08863f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the properties of pll post divider. <br /></td></tr>
<tr class="separator:aeb6c80f10b75a72d5c52267cdf08863f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a922b5da5f72932c810180f99a4957f9e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a922b5da5f72932c810180f99a4957f9e"></a>
typedef struct <a class="el" href="structpmhal_dpll_ctrl_mdl_hs_div.html">pmhalDpllCtrlMdlHsDiv</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a922b5da5f72932c810180f99a4957f9e">pmhalDpllCtrlMdlHsDiv_t</a></td></tr>
<tr class="memdesc:a922b5da5f72932c810180f99a4957f9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the properties of pll post divider configured by control module. <br /></td></tr>
<tr class="separator:a922b5da5f72932c810180f99a4957f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78f41b06c153251c9ead3a69f033bd94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78f41b06c153251c9ead3a69f033bd94"></a>
typedef struct <a class="el" href="structpmhal_dpll.html">pmhalDpll</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a78f41b06c153251c9ead3a69f033bd94">pmhalDpll_t</a></td></tr>
<tr class="memdesc:a78f41b06c153251c9ead3a69f033bd94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each PLL in the Soc has to be instantiated with the below data. <br /></td></tr>
<tr class="separator:a78f41b06c153251c9ead3a69f033bd94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64d9052512d632b440d01bf8bec84b41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64d9052512d632b440d01bf8bec84b41"></a>
typedef struct <a class="el" href="structpmhal_root_clock_values.html">pmhalRootClockValues</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a64d9052512d632b440d01bf8bec84b41">pmhalRootClockValues_t</a></td></tr>
<tr class="memdesc:a64d9052512d632b440d01bf8bec84b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Root clock configuration value. <br /></td></tr>
<tr class="separator:a64d9052512d632b440d01bf8bec84b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969a1ec818e79696b8db745d3d9df9e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a969a1ec818e79696b8db745d3d9df9e6"></a>
typedef struct <a class="el" href="structreg_bit_field_root_clk.html">regBitFieldRootClk</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a969a1ec818e79696b8db745d3d9df9e6">regBitFieldRootClk_t</a></td></tr>
<tr class="memdesc:a969a1ec818e79696b8db745d3d9df9e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Root clock fields to get the clock rate. <br /></td></tr>
<tr class="separator:a969a1ec818e79696b8db745d3d9df9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5faac097735ab1fc37ae05bbd3d7e420"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5faac097735ab1fc37ae05bbd3d7e420"></a>
typedef struct <a class="el" href="structpmhal_root_clk.html">pmhalRootClk</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a5faac097735ab1fc37ae05bbd3d7e420">pmhalRootClk_t</a></td></tr>
<tr class="memdesc:a5faac097735ab1fc37ae05bbd3d7e420"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the properties of the root clock. <br /></td></tr>
<tr class="separator:a5faac097735ab1fc37ae05bbd3d7e420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c9bed90b52f80405207866779bce823"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c9bed90b52f80405207866779bce823"></a>
typedef struct <a class="el" href="structpmhal_voltage_domain.html">pmhalVoltageDomain</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a5c9bed90b52f80405207866779bce823">pmhalVoltageDomain_t</a></td></tr>
<tr class="memdesc:a5c9bed90b52f80405207866779bce823"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the reset properties of a voltage domain. This is added for place holder to which Power domains can link to. <br /></td></tr>
<tr class="separator:a5c9bed90b52f80405207866779bce823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6139b33d688dc3ce83dd2adfa834f685"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6139b33d688dc3ce83dd2adfa834f685"></a>
typedef struct <a class="el" href="structpmhal_global_reset_ctrl.html">pmhalGlobalResetCtrl</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a6139b33d688dc3ce83dd2adfa834f685">pmhalGlobalResetControl_t</a></td></tr>
<tr class="memdesc:a6139b33d688dc3ce83dd2adfa834f685"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the Global reset control properties. These parameters define the properties to configure global reset of all device modules. <br /></td></tr>
<tr class="separator:a6139b33d688dc3ce83dd2adfa834f685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa70b53242d105109691fc1f6ee21e2c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa70b53242d105109691fc1f6ee21e2c7"></a>
typedef struct <a class="el" href="structpmhal_global_reset_status.html">pmhalGlobalResetStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#aa70b53242d105109691fc1f6ee21e2c7">pmhalGlobalResetStatus_t</a></td></tr>
<tr class="memdesc:aa70b53242d105109691fc1f6ee21e2c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the Global reset status properties. These parameters define the properties to get the reset status of a global reset source. <br /></td></tr>
<tr class="separator:aa70b53242d105109691fc1f6ee21e2c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a473eb20366da493cdec898e24c1e8f61"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a473eb20366da493cdec898e24c1e8f61"></a>
typedef struct <a class="el" href="structpmhal_reset.html">pmhalReset</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a473eb20366da493cdec898e24c1e8f61">pmhalReset_t</a></td></tr>
<tr class="memdesc:a473eb20366da493cdec898e24c1e8f61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the reset properties of a power domain. These parameters define the properties to configure the reset of a power domain. <br /></td></tr>
<tr class="separator:a473eb20366da493cdec898e24c1e8f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e97d4e239e625cef37296a7cf572ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9e97d4e239e625cef37296a7cf572ff"></a>
typedef struct <a class="el" href="structpmhal_power_domain.html">pmhalPowerDomain</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#ab9e97d4e239e625cef37296a7cf572ff">pmhalPowerDomain_t</a></td></tr>
<tr class="memdesc:ab9e97d4e239e625cef37296a7cf572ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the power domain properties. These parameters define the properties of power domain and allow to configure PD to different states. <br /></td></tr>
<tr class="separator:ab9e97d4e239e625cef37296a7cf572ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dcc95db1f57235812052d774eabdd9b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3dcc95db1f57235812052d774eabdd9b"></a>
typedef struct <a class="el" href="structpmhal_physical_memory.html">pmhalPhysicalMemory</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a3dcc95db1f57235812052d774eabdd9b">pmhalPhysicalMemory_t</a></td></tr>
<tr class="memdesc:a3dcc95db1f57235812052d774eabdd9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the physical memory. These parameters define the properties of the physical memory and allow to configure the memory state. <br /></td></tr>
<tr class="separator:a3dcc95db1f57235812052d774eabdd9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a231159e464dd31bf0a06d18b98b677e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a231159e464dd31bf0a06d18b98b677e5"></a>
typedef struct <a class="el" href="structpmhal_clk_domain.html">pmhalClkDomain</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a231159e464dd31bf0a06d18b98b677e5">pmhalClkDomain_t</a></td></tr>
<tr class="memdesc:a231159e464dd31bf0a06d18b98b677e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the clock domain. These parameters define the properties of the clock domain and enable clock domain control. <br /></td></tr>
<tr class="separator:a231159e464dd31bf0a06d18b98b677e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8424acfba60a6e0bbe0100e073ff8ca6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8424acfba60a6e0bbe0100e073ff8ca6"></a>
typedef struct <a class="el" href="structpmhal_sys_config.html">pmhalSysConfig</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a8424acfba60a6e0bbe0100e073ff8ca6">pmhalSysConfig_t</a></td></tr>
<tr class="memdesc:a8424acfba60a6e0bbe0100e073ff8ca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the SIDLEMODE definition. These parameters define the properties to configure SIDLEMODE. <br /></td></tr>
<tr class="separator:a8424acfba60a6e0bbe0100e073ff8ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a917a449abd6099738ea30f4fa9830dce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a917a449abd6099738ea30f4fa9830dce"></a>
typedef struct <a class="el" href="structpmhal_clock_sel_config.html">pmhalClockSelConfig</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a917a449abd6099738ea30f4fa9830dce">pmhalClockSelConfig_t</a></td></tr>
<tr class="memdesc:a917a449abd6099738ea30f4fa9830dce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the Clock Select definition for modules. These parameters define the properties for selecting input clocks for a given module. <br /></td></tr>
<tr class="separator:a917a449abd6099738ea30f4fa9830dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e7cab2dff317c8d8574d2d1884be92b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e7cab2dff317c8d8574d2d1884be92b"></a>
typedef struct <a class="el" href="structpmhal_module.html">pmhalModule</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a5e7cab2dff317c8d8574d2d1884be92b">pmhalModule_t</a></td></tr>
<tr class="memdesc:a5e7cab2dff317c8d8574d2d1884be92b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining the MODULE definition. These parameters define the properties of a module and allow to configure, read status and traverse the tree. <br /></td></tr>
<tr class="separator:a5e7cab2dff317c8d8574d2d1884be92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a5b426fd646c2e56cac367530dba7ef46"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="hw__pmhal__data_8h.html#ab9e97d4e239e625cef37296a7cf572ff">pmhalPowerDomain_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a5b426fd646c2e56cac367530dba7ef46">pmhalPowerDomainElems</a> [<a class="el" href="group___m_i_s_c.html#ga8b3c60e570b829f8ce1ec525418e30ccad674523060f2a448e8a0bf6d0c899a50">PMHAL_PRCM_PD_COUNT</a>]</td></tr>
<tr class="memdesc:a5b426fd646c2e56cac367530dba7ef46"><td class="mdescLeft">&#160;</td><td class="mdescRight">structure defining Power Domain Elements  <a href="#a5b426fd646c2e56cac367530dba7ef46">More...</a><br /></td></tr>
<tr class="separator:a5b426fd646c2e56cac367530dba7ef46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a120903da35172a5d8e756e3bfcb58c"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="hw__pmhal__data_8h.html#a5e7cab2dff317c8d8574d2d1884be92b">pmhalModule_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a2a120903da35172a5d8e756e3bfcb58c">pmhalModuleElems</a> [<a class="el" href="group___m_i_s_c.html#gabc6f057c182f5b955e9990c5e490a496a5ffdf1c5bf7e7563d27656ed43fe3f66">PMHAL_PRCM_MOD_COUNT</a>-<a class="el" href="group___m_i_s_c.html#gabc6f057c182f5b955e9990c5e490a496a2c5eb21c7acbcfa36d6c200e903c5c2b">PMHAL_PRCM_MOD_LOWER_BOUND</a>]</td></tr>
<tr class="memdesc:a2a120903da35172a5d8e756e3bfcb58c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining Module Elements List.  <a href="#a2a120903da35172a5d8e756e3bfcb58c">More...</a><br /></td></tr>
<tr class="separator:a2a120903da35172a5d8e756e3bfcb58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a755b6646cd3b10f9c97e5749bedc1443"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="hw__pmhal__data_8h.html#a8424acfba60a6e0bbe0100e073ff8ca6">pmhalSysConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a755b6646cd3b10f9c97e5749bedc1443">pmhalSysConfigElems</a> [<a class="el" href="group___m_i_s_c.html#ga22f2026b5ca276af7cbcc5e3d73d3f85a8e489242f9bec7ff98d39747c8c2134b">PMHAL_PRCM_SYSCFG_COUNT</a>]</td></tr>
<tr class="memdesc:a755b6646cd3b10f9c97e5749bedc1443"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining SysConfig Elements.  <a href="#a755b6646cd3b10f9c97e5749bedc1443">More...</a><br /></td></tr>
<tr class="separator:a755b6646cd3b10f9c97e5749bedc1443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0003167956a633100fc6fbb9eb89dd6"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="hw__pmhal__data_8h.html#a473eb20366da493cdec898e24c1e8f61">pmhalReset_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#af0003167956a633100fc6fbb9eb89dd6">pmhalResetDomainElems</a> [<a class="el" href="group___m_i_s_c.html#ga20124b1ba1f46e211e6a48931f2a093daf900351884e4c1d11fe05320dd4d7dbc">PMHAL_PRCM_RG_PROGRAMMABLE_RST_COUNT</a>]</td></tr>
<tr class="memdesc:af0003167956a633100fc6fbb9eb89dd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">structure defining programmable Reset Domain Elements  <a href="#af0003167956a633100fc6fbb9eb89dd6">More...</a><br /></td></tr>
<tr class="separator:af0003167956a633100fc6fbb9eb89dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6038a6625c0ba1b2908ee7231e3d1da4"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="hw__pmhal__data_8h.html#a231159e464dd31bf0a06d18b98b677e5">pmhalClkDomain_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a6038a6625c0ba1b2908ee7231e3d1da4">pmhalClockDomainElems</a> [<a class="el" href="group___m_i_s_c.html#gad21de540e4f63977e898d201a5fc1d28a5001243d4f0e097e80a1cf7f93e915e7">PMHAL_PRCM_CD_COUNT</a>]</td></tr>
<tr class="memdesc:a6038a6625c0ba1b2908ee7231e3d1da4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining Clock Domain Elements.  <a href="#a6038a6625c0ba1b2908ee7231e3d1da4">More...</a><br /></td></tr>
<tr class="separator:a6038a6625c0ba1b2908ee7231e3d1da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9a933dc4958a09c13cab2fc1e22b07"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="hw__pmhal__data_8h.html#a3dcc95db1f57235812052d774eabdd9b">pmhalPhysicalMemory_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a3e9a933dc4958a09c13cab2fc1e22b07">pmhalPhysicalMemoryElems</a> [<a class="el" href="group___m_i_s_c.html#gab50afbb1d823e9dc0df2d499a06cf71ba20e2700a5a8ceabdbaa05f9caca91503">PMHAL_PRCM_PHY_BANK_COUNT</a>]</td></tr>
<tr class="memdesc:a3e9a933dc4958a09c13cab2fc1e22b07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining Physical Memory Elements List.  <a href="#a3e9a933dc4958a09c13cab2fc1e22b07">More...</a><br /></td></tr>
<tr class="separator:a3e9a933dc4958a09c13cab2fc1e22b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f5695c25b3141778b03b3eb3d6c63c"><td class="memItemLeft" align="right" valign="top">const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a28f5695c25b3141778b03b3eb3d6c63c">gPmhalSysClkFreqkHz</a> [<a class="el" href="group___m_i_s_c.html#ga205f238b8447553db670eb5f22fb65ceaa90b821070b7b6dd4113b513bc23581d">PMHAL_PRCM_SYSCLK_COUNT</a>]</td></tr>
<tr class="memdesc:a28f5695c25b3141778b03b3eb3d6c63c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array defining the list of valid system clock frequencies in kHz.  <a href="#a28f5695c25b3141778b03b3eb3d6c63c">More...</a><br /></td></tr>
<tr class="separator:a28f5695c25b3141778b03b3eb3d6c63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a440c890b437f99537e5b4dfaa60641f4"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="hw__pmhal__data_8h.html#aa70b53242d105109691fc1f6ee21e2c7">pmhalGlobalResetStatus_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a440c890b437f99537e5b4dfaa60641f4">pmhalGlobalResetStatusElems</a> [<a class="el" href="group___m_i_s_c.html#ga1f386e3f61dd624bed631ce0826c3207aa3cf0c4e268b6e1f9a4cf725b5cf9e58">PMHAL_PRCM_GLB_RG_COUNT</a>]</td></tr>
<tr class="separator:a440c890b437f99537e5b4dfaa60641f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0266efb3b7e7542430dda7d19882432"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="hw__pmhal__data_8h.html#a6139b33d688dc3ce83dd2adfa834f685">pmhalGlobalResetControl_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#aa0266efb3b7e7542430dda7d19882432">pmhalGlobalResetControlElems</a> [<a class="el" href="hw__pmhal__data_8h.html#af6904ccca343356f4a2bbe8eef5b10d3">PMHAL_PRCM_PD_RM_OCCUR_COUNT</a>]</td></tr>
<tr class="memdesc:aa0266efb3b7e7542430dda7d19882432"><td class="mdescLeft">&#160;</td><td class="mdescRight">structure defining Global Reset Domain Control elements  <a href="#aa0266efb3b7e7542430dda7d19882432">More...</a><br /></td></tr>
<tr class="separator:aa0266efb3b7e7542430dda7d19882432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a836dac4584b87af398466a24d688fdc8"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="hw__pmhal__data_8h.html#ab68c6c27e37a4ff673a8dcc11c3fd469">pmhalMultiplexer_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a836dac4584b87af398466a24d688fdc8">pmhalMultiplexerElems</a> [<a class="el" href="group___m_i_s_c.html#gafd8c838394f13ef40129700b49d9ebfda51a929c8f1fded6a0f25227de0337aa8">PMHAL_PRCM_MUX_COUNT</a>-<a class="el" href="group___m_i_s_c.html#gafd8c838394f13ef40129700b49d9ebfda3474216bff1e282c2cfabc64090dca0b">PMHAL_PRCM_MUX_MIN</a>]</td></tr>
<tr class="memdesc:a836dac4584b87af398466a24d688fdc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining Mux Elements.  <a href="#a836dac4584b87af398466a24d688fdc8">More...</a><br /></td></tr>
<tr class="separator:a836dac4584b87af398466a24d688fdc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa41dc5dbf5a5ddcf612cd30c476fc71"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="hw__pmhal__data_8h.html#a78f41b06c153251c9ead3a69f033bd94">pmhalDpll_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#afa41dc5dbf5a5ddcf612cd30c476fc71">pmhalDpllElems</a> [<a class="el" href="group___m_i_s_c.html#gafd8c838394f13ef40129700b49d9ebfda868898672aa95710740b3fc1dc256a7d">PMHAL_PRCM_DPLL_COUNT</a>-<a class="el" href="group___m_i_s_c.html#gafd8c838394f13ef40129700b49d9ebfdae92cb01d88efbf8ff09a76a58d3ef9fd">PMHAL_PRCM_DPLL_MIN</a>]</td></tr>
<tr class="memdesc:afa41dc5dbf5a5ddcf612cd30c476fc71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining DPLL Element List.  <a href="#afa41dc5dbf5a5ddcf612cd30c476fc71">More...</a><br /></td></tr>
<tr class="separator:afa41dc5dbf5a5ddcf612cd30c476fc71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cd093fbab33ab74e910d34c2b49681e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="hw__pmhal__data_8h.html#ae1054ce7ccbf8a8a811bb61b2d200bf9">pmhalClockDivider_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a7cd093fbab33ab74e910d34c2b49681e">pmhalDividerElems</a> [<a class="el" href="group___m_i_s_c.html#gafd8c838394f13ef40129700b49d9ebfda6a2129556e1840c85433fa17d85a70dd">PMHAL_PRCM_DIV_COUNT</a>-<a class="el" href="group___m_i_s_c.html#gafd8c838394f13ef40129700b49d9ebfdac3e741ae2ebb9eb2330de5683c26a3a2">PMHAL_PRCM_DIV_MIN</a>]</td></tr>
<tr class="memdesc:a7cd093fbab33ab74e910d34c2b49681e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining Divider Elements.  <a href="#a7cd093fbab33ab74e910d34c2b49681e">More...</a><br /></td></tr>
<tr class="separator:a7cd093fbab33ab74e910d34c2b49681e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff775382b3c0def3b4e9ad0ea30e3f20"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="hw__pmhal__data_8h.html#a922b5da5f72932c810180f99a4957f9e">pmhalDpllCtrlMdlHsDiv_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#aff775382b3c0def3b4e9ad0ea30e3f20">pmhalCtrlModuleDpllDividerElems</a> [<a class="el" href="group___m_i_s_c.html#gaa1acbd7580505595bac8a8125f979f8ba61a7fa624f669e6f2df0439a40f2a235">PMHAL_CTRL_POSTDIV_COUNT</a>]</td></tr>
<tr class="memdesc:aff775382b3c0def3b4e9ad0ea30e3f20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining DPLL Post Dividers controlled by control module added for compatibility between TDA2xx and TDA3xx.  <a href="#aff775382b3c0def3b4e9ad0ea30e3f20">More...</a><br /></td></tr>
<tr class="separator:aff775382b3c0def3b4e9ad0ea30e3f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4c7b089459ae9c694f79c82777e13c8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#ac4c7b089459ae9c694f79c82777e13c8">pmhalOppModuleMaxRate</a> [<a class="el" href="group___m_i_s_c.html#ga48fdaf3822fa630955b724ddb6836c79a44eaf11119f9e4d09518b688472270f7">PMHAL_PRCM_CPU_ID_COUNT</a>][<a class="el" href="group___m_i_s_c.html#ga6afc1f108ebb2bfc80be8e40c6c30754a025d6671a555f973dc8dda5a9845057b">PMHAL_VM_OPP_MAX</a>]</td></tr>
<tr class="memdesc:ac4c7b089459ae9c694f79c82777e13c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">OPP Table for TDA2xx devices. This is a fixed table and should not be changed.  <a href="#ac4c7b089459ae9c694f79c82777e13c8">More...</a><br /></td></tr>
<tr class="separator:ac4c7b089459ae9c694f79c82777e13c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a457466d438db98cb103cce95b8c6dc5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___m_i_s_c.html#ga99a34edbdf86163e76ad26f01ad50b06">pmhalPrcmCpuId_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#a457466d438db98cb103cce95b8c6dc5c">pmhalDepCpuList</a> [<a class="el" href="group___m_i_s_c.html#ga48fdaf3822fa630955b724ddb6836c79a44eaf11119f9e4d09518b688472270f7">PMHAL_PRCM_CPU_ID_COUNT</a>]</td></tr>
<tr class="memdesc:a457466d438db98cb103cce95b8c6dc5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array defining the dependent CPU's for a given CPU ID.  <a href="#a457466d438db98cb103cce95b8c6dc5c">More...</a><br /></td></tr>
<tr class="separator:a457466d438db98cb103cce95b8c6dc5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac2a107602390afa6adac28cb1d1b4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___m_i_s_c.html#gae6eabe0c22d429e372e33a32623700d8">pmhalPrcmModuleId_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__data_8h.html#aaac2a107602390afa6adac28cb1d1b4f">pmhalCpuModuleId</a> [<a class="el" href="group___m_i_s_c.html#ga48fdaf3822fa630955b724ddb6836c79a44eaf11119f9e4d09518b688472270f7">PMHAL_PRCM_CPU_ID_COUNT</a>]</td></tr>
<tr class="separator:aaac2a107602390afa6adac28cb1d1b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains macros and data-structures pertaining to StarterWare PRCM (internal) implementation. </p>
<dl class="section warning"><dt>Warning</dt><dd>This file is auto generated. So avoid manual changes. If manual changes are required the implications of the change in this and other auto generated files has to be completely understood. </dd></dl>
</div><h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ad55896ad937e4ea61c08ff4c20791a44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structreg_bit_field.html">regBitField</a>  <a class="el" href="hw__pmhal__data_8h.html#ad55896ad937e4ea61c08ff4c20791a44">regBitField_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The number of global resets that is software controllable. In TDA2xx and TDA3xx this value is 2 for Cold and Warm Reset. </p>
<p>Structure defining register bit-field. </p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a28f5695c25b3141778b03b3eb3d6c63c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t gPmhalSysClkFreqkHz[<a class="el" href="group___m_i_s_c.html#ga205f238b8447553db670eb5f22fb65ceaa90b821070b7b6dd4113b513bc23581d">PMHAL_PRCM_SYSCLK_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array defining the list of valid system clock frequencies in kHz. </p>
<p>Array of SysClk Freq Elements </p>

</div>
</div>
<a class="anchor" id="a6038a6625c0ba1b2908ee7231e3d1da4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="hw__pmhal__data_8h.html#a231159e464dd31bf0a06d18b98b677e5">pmhalClkDomain_t</a> pmhalClockDomainElems[<a class="el" href="group___m_i_s_c.html#gad21de540e4f63977e898d201a5fc1d28a5001243d4f0e097e80a1cf7f93e915e7">PMHAL_PRCM_CD_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Structure defining Clock Domain Elements. </p>
<p>Array of Clock Domain Elements </p>

</div>
</div>
<a class="anchor" id="aaac2a107602390afa6adac28cb1d1b4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___m_i_s_c.html#gae6eabe0c22d429e372e33a32623700d8">pmhalPrcmModuleId_t</a> pmhalCpuModuleId[<a class="el" href="group___m_i_s_c.html#ga48fdaf3822fa630955b724ddb6836c79a44eaf11119f9e4d09518b688472270f7">PMHAL_PRCM_CPU_ID_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array of Cpu Module Id Elements </p>

</div>
</div>
<a class="anchor" id="aff775382b3c0def3b4e9ad0ea30e3f20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="hw__pmhal__data_8h.html#a922b5da5f72932c810180f99a4957f9e">pmhalDpllCtrlMdlHsDiv_t</a> pmhalCtrlModuleDpllDividerElems[<a class="el" href="group___m_i_s_c.html#gaa1acbd7580505595bac8a8125f979f8ba61a7fa624f669e6f2df0439a40f2a235">PMHAL_CTRL_POSTDIV_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Structure defining DPLL Post Dividers controlled by control module added for compatibility between TDA2xx and TDA3xx. </p>
<p>Array of CtrlModule Dpll Divider Elements</p>
<p>Structure defining DPLL Post Dividers controlled by control module added for compatibility between TDA2xx and TDA3xx. </p>

</div>
</div>
<a class="anchor" id="a457466d438db98cb103cce95b8c6dc5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___m_i_s_c.html#ga99a34edbdf86163e76ad26f01ad50b06">pmhalPrcmCpuId_t</a> pmhalDepCpuList[<a class="el" href="group___m_i_s_c.html#ga48fdaf3822fa630955b724ddb6836c79a44eaf11119f9e4d09518b688472270f7">PMHAL_PRCM_CPU_ID_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array defining the dependent CPU's for a given CPU ID. </p>
<p>Array of Dep Cpu List Elements </p>

</div>
</div>
<a class="anchor" id="a7cd093fbab33ab74e910d34c2b49681e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="hw__pmhal__data_8h.html#ae1054ce7ccbf8a8a811bb61b2d200bf9">pmhalClockDivider_t</a> pmhalDividerElems[<a class="el" href="group___m_i_s_c.html#gafd8c838394f13ef40129700b49d9ebfda6a2129556e1840c85433fa17d85a70dd">PMHAL_PRCM_DIV_COUNT</a>-<a class="el" href="group___m_i_s_c.html#gafd8c838394f13ef40129700b49d9ebfdac3e741ae2ebb9eb2330de5683c26a3a2">PMHAL_PRCM_DIV_MIN</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Structure defining Divider Elements. </p>
<p>Array of Divider Elements </p>

</div>
</div>
<a class="anchor" id="afa41dc5dbf5a5ddcf612cd30c476fc71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="hw__pmhal__data_8h.html#a78f41b06c153251c9ead3a69f033bd94">pmhalDpll_t</a> pmhalDpllElems[<a class="el" href="group___m_i_s_c.html#gafd8c838394f13ef40129700b49d9ebfda868898672aa95710740b3fc1dc256a7d">PMHAL_PRCM_DPLL_COUNT</a>-<a class="el" href="group___m_i_s_c.html#gafd8c838394f13ef40129700b49d9ebfdae92cb01d88efbf8ff09a76a58d3ef9fd">PMHAL_PRCM_DPLL_MIN</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Structure defining DPLL Element List. </p>
<p>Array of Dpll Elements </p>

</div>
</div>
<a class="anchor" id="aa0266efb3b7e7542430dda7d19882432"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="hw__pmhal__data_8h.html#a6139b33d688dc3ce83dd2adfa834f685">pmhalGlobalResetControl_t</a> pmhalGlobalResetControlElems[<a class="el" href="hw__pmhal__data_8h.html#af6904ccca343356f4a2bbe8eef5b10d3">PMHAL_PRCM_PD_RM_OCCUR_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>structure defining Global Reset Domain Control elements </p>
<p>Array of GlobalReset Elements </p>

</div>
</div>
<a class="anchor" id="a440c890b437f99537e5b4dfaa60641f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="hw__pmhal__data_8h.html#aa70b53242d105109691fc1f6ee21e2c7">pmhalGlobalResetStatus_t</a> pmhalGlobalResetStatusElems[<a class="el" href="group___m_i_s_c.html#ga1f386e3f61dd624bed631ce0826c3207aa3cf0c4e268b6e1f9a4cf725b5cf9e58">PMHAL_PRCM_GLB_RG_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array of GlobalReset Status Elements </p>

</div>
</div>
<a class="anchor" id="a2a120903da35172a5d8e756e3bfcb58c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="hw__pmhal__data_8h.html#a5e7cab2dff317c8d8574d2d1884be92b">pmhalModule_t</a> pmhalModuleElems[<a class="el" href="group___m_i_s_c.html#gabc6f057c182f5b955e9990c5e490a496a5ffdf1c5bf7e7563d27656ed43fe3f66">PMHAL_PRCM_MOD_COUNT</a>-<a class="el" href="group___m_i_s_c.html#gabc6f057c182f5b955e9990c5e490a496a2c5eb21c7acbcfa36d6c200e903c5c2b">PMHAL_PRCM_MOD_LOWER_BOUND</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Structure defining Module Elements List. </p>
<p>Array of Module Elements </p>

</div>
</div>
<a class="anchor" id="a836dac4584b87af398466a24d688fdc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="hw__pmhal__data_8h.html#ab68c6c27e37a4ff673a8dcc11c3fd469">pmhalMultiplexer_t</a> pmhalMultiplexerElems[<a class="el" href="group___m_i_s_c.html#gafd8c838394f13ef40129700b49d9ebfda51a929c8f1fded6a0f25227de0337aa8">PMHAL_PRCM_MUX_COUNT</a>-<a class="el" href="group___m_i_s_c.html#gafd8c838394f13ef40129700b49d9ebfda3474216bff1e282c2cfabc64090dca0b">PMHAL_PRCM_MUX_MIN</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Structure defining Mux Elements. </p>
<p>Array of Multiplexer Elements </p>

</div>
</div>
<a class="anchor" id="ac4c7b089459ae9c694f79c82777e13c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pmhalOppModuleMaxRate[<a class="el" href="group___m_i_s_c.html#ga48fdaf3822fa630955b724ddb6836c79a44eaf11119f9e4d09518b688472270f7">PMHAL_PRCM_CPU_ID_COUNT</a>][<a class="el" href="group___m_i_s_c.html#ga6afc1f108ebb2bfc80be8e40c6c30754a025d6671a555f973dc8dda5a9845057b">PMHAL_VM_OPP_MAX</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OPP Table for TDA2xx devices. This is a fixed table and should not be changed. </p>
<p>Array of Opp Module Max Rate Elements</p>
<dl class="section note"><dt>Note</dt><dd>The following structures should not be changed as they define silicon characteristics or supported frequencies for a given OPP.</dd></dl>
<ol type="1">
<li>Frequency Table +--------&mdash;+--------&mdash;+-----------&mdash;+----------&mdash;+----------&mdash;+ | Voltage | Module | OPP_NOM | OPP_OD | OPP_HIGH | | Domain | | Max Freq MHz | Max Freq MHz| Max Freq MHz| +--------&mdash;+--------&mdash;+-----------&mdash;+----------&mdash;+----------&mdash;+ | VD_MPU | MPU | 750.0 | 1176.0 | 1176.0 | | VD_CORE | IPU | 212.8 | NA | NA | | VD_CORE | L3 | 266.0 | NA | NA | | VD_IVA | IVA | 388.3 | 430.0 | 532.0 | | VD_DSPEVE | DSP | 600.0 | 700.0 | 750.0 | | VD_DSPEVE | EVE | 535.0 | 650.0 | 650.0 | | VD_GPU | GPU | 425.6 | 500.0 | 532.0 | +--------&mdash;+--------&mdash;+-----------&mdash;+----------&mdash;+----------&mdash;+</li>
</ol>
<p>OPP Table for TDA2xx devices. This is a fixed table and should not be changed.</p>
<dl class="section note"><dt>Note</dt><dd>The following structures should not be changed as they define silicon characteristics or supported frequencies for a given OPP.</dd></dl>
<ol type="1">
<li>Frequency Table +--------&mdash;+--------&mdash;+-----------&mdash;+----------&mdash;+----------&mdash;+ | Voltage | Module | OPP_NOM | OPP_OD | OPP_HIGH | | Domain | | Max Freq MHz | Max Freq MHz| Max Freq MHz| +--------&mdash;+--------&mdash;+-----------&mdash;+----------&mdash;+----------&mdash;+ | VD_CORE | IPU | 212.8 | NA | NA | | VD_CORE | L3 | 266.0 | NA | NA | | VD_DSPEVE | DSP | 500.0 | NA | NA | | VD_DSPEVE | EVE | 500.0 | NA | NA | +--------&mdash;+--------&mdash;+-----------&mdash;+----------&mdash;+----------&mdash;+</li>
</ol>
<p>OPP Table for TDA2xx devices. This is a fixed table and should not be changed.</p>
<dl class="section note"><dt>Note</dt><dd>The following structures should not be changed as they define silicon characteristics or supported frequencies for a given OPP.</dd></dl>
<ol type="1">
<li>Frequency Table +--------&mdash;+--------&mdash;+-----------&mdash;+----------&mdash;+----------&mdash;+ | Voltage | Module | OPP_LOW | OPP_NOM | OPP_OD | | Domain | | Max Freq MHz | Max Freq MHz| Max Freq MHz| +--------&mdash;+--------&mdash;+-----------&mdash;+----------&mdash;+----------&mdash;+ | VD_MPU | MPU | 300.0 | 600.0 | 720.0 | +--------&mdash;+--------&mdash;+-----------&mdash;+----------&mdash;+----------&mdash;+ | OPP_HIGH | OPP_HIGH2 | | Max Freq MHz | Max Freq MHz| +-----------&mdash;+----------&mdash;+ | 800.0 | 1000.0 | +---------&mdash; -+----------&mdash;+ </li>
</ol>

</div>
</div>
<a class="anchor" id="a3e9a933dc4958a09c13cab2fc1e22b07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="hw__pmhal__data_8h.html#a3dcc95db1f57235812052d774eabdd9b">pmhalPhysicalMemory_t</a> pmhalPhysicalMemoryElems[<a class="el" href="group___m_i_s_c.html#gab50afbb1d823e9dc0df2d499a06cf71ba20e2700a5a8ceabdbaa05f9caca91503">PMHAL_PRCM_PHY_BANK_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Structure defining Physical Memory Elements List. </p>
<p>Array of Physical Memory Elements </p>

</div>
</div>
<a class="anchor" id="a5b426fd646c2e56cac367530dba7ef46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="hw__pmhal__data_8h.html#ab9e97d4e239e625cef37296a7cf572ff">pmhalPowerDomain_t</a> pmhalPowerDomainElems[<a class="el" href="group___m_i_s_c.html#ga8b3c60e570b829f8ce1ec525418e30ccad674523060f2a448e8a0bf6d0c899a50">PMHAL_PRCM_PD_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>structure defining Power Domain Elements </p>
<p>Array of Power Domain Elements</p>
<p>structure defining Power Domain Elements </p>

</div>
</div>
<a class="anchor" id="af0003167956a633100fc6fbb9eb89dd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="hw__pmhal__data_8h.html#a473eb20366da493cdec898e24c1e8f61">pmhalReset_t</a> pmhalResetDomainElems[<a class="el" href="group___m_i_s_c.html#ga20124b1ba1f46e211e6a48931f2a093daf900351884e4c1d11fe05320dd4d7dbc">PMHAL_PRCM_RG_PROGRAMMABLE_RST_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>structure defining programmable Reset Domain Elements </p>
<p>Array of Reset Domain Elements </p>

</div>
</div>
<a class="anchor" id="a755b6646cd3b10f9c97e5749bedc1443"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="hw__pmhal__data_8h.html#a8424acfba60a6e0bbe0100e073ff8ca6">pmhalSysConfig_t</a> pmhalSysConfigElems[<a class="el" href="group___m_i_s_c.html#ga22f2026b5ca276af7cbcc5e3d73d3f85a8e489242f9bec7ff98d39747c8c2134b">PMHAL_PRCM_SYSCFG_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Structure defining SysConfig Elements. </p>
<p>Array of SysConfig Elements </p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
