\doxysubsubsubsection{Oversampling -\/ Data shift}
\hypertarget{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t}{}\label{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t}\index{Oversampling -\/ Data shift@{Oversampling -\/ Data shift}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_ga5aa8708d515776edb746a3cb88340b64}{ADC\+\_\+\+RIGHTBITSHIFT\+\_\+\+NONE}}~(LL\+\_\+\+ADC\+\_\+\+OVS\+\_\+\+SHIFT\+\_\+\+NONE)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_ga919c0f1a5ea3266b1547ff3965762d61}{ADC\+\_\+\+RIGHTBITSHIFT\+\_\+1}}~(LL\+\_\+\+ADC\+\_\+\+OVS\+\_\+\+SHIFT\+\_\+\+RIGHT\+\_\+1)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_ga3e62bdc832f3bf84eb28a8aa1b0515ef}{ADC\+\_\+\+RIGHTBITSHIFT\+\_\+2}}~(LL\+\_\+\+ADC\+\_\+\+OVS\+\_\+\+SHIFT\+\_\+\+RIGHT\+\_\+2)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_gab1e6d3776e79409c483c5b938e2ddefb}{ADC\+\_\+\+RIGHTBITSHIFT\+\_\+3}}~(LL\+\_\+\+ADC\+\_\+\+OVS\+\_\+\+SHIFT\+\_\+\+RIGHT\+\_\+3)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_ga496b5b4f7b6539c4b76f05f215c7ffbf}{ADC\+\_\+\+RIGHTBITSHIFT\+\_\+4}}~(LL\+\_\+\+ADC\+\_\+\+OVS\+\_\+\+SHIFT\+\_\+\+RIGHT\+\_\+4)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_ga0e17345d4907e6e8deccc6f20b2b49a8}{ADC\+\_\+\+RIGHTBITSHIFT\+\_\+5}}~(LL\+\_\+\+ADC\+\_\+\+OVS\+\_\+\+SHIFT\+\_\+\+RIGHT\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_ga30848470ecc0e35684b2728b4ca0f3e6}{ADC\+\_\+\+RIGHTBITSHIFT\+\_\+6}}~(LL\+\_\+\+ADC\+\_\+\+OVS\+\_\+\+SHIFT\+\_\+\+RIGHT\+\_\+6)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_ga94011fd4c7e08dab09e34586345fd1fc}{ADC\+\_\+\+RIGHTBITSHIFT\+\_\+7}}~(LL\+\_\+\+ADC\+\_\+\+OVS\+\_\+\+SHIFT\+\_\+\+RIGHT\+\_\+7)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_gac94bc7860016de354e25e8b25556dc0b}{ADC\+\_\+\+RIGHTBITSHIFT\+\_\+8}}~(LL\+\_\+\+ADC\+\_\+\+OVS\+\_\+\+SHIFT\+\_\+\+RIGHT\+\_\+8)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Description détaillée}


\doxysubsubsubsubsection{Documentation des macros}
\Hypertarget{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_ga919c0f1a5ea3266b1547ff3965762d61}\index{Oversampling -\/ Data shift@{Oversampling -\/ Data shift}!ADC\_RIGHTBITSHIFT\_1@{ADC\_RIGHTBITSHIFT\_1}}
\index{ADC\_RIGHTBITSHIFT\_1@{ADC\_RIGHTBITSHIFT\_1}!Oversampling -\/ Data shift@{Oversampling -\/ Data shift}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_RIGHTBITSHIFT\_1}{ADC\_RIGHTBITSHIFT\_1}}
{\footnotesize\ttfamily \label{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_ga919c0f1a5ea3266b1547ff3965762d61} 
\#define ADC\+\_\+\+RIGHTBITSHIFT\+\_\+1~(LL\+\_\+\+ADC\+\_\+\+OVS\+\_\+\+SHIFT\+\_\+\+RIGHT\+\_\+1)}

ADC oversampling right shift of 1 ranks \Hypertarget{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_ga3e62bdc832f3bf84eb28a8aa1b0515ef}\index{Oversampling -\/ Data shift@{Oversampling -\/ Data shift}!ADC\_RIGHTBITSHIFT\_2@{ADC\_RIGHTBITSHIFT\_2}}
\index{ADC\_RIGHTBITSHIFT\_2@{ADC\_RIGHTBITSHIFT\_2}!Oversampling -\/ Data shift@{Oversampling -\/ Data shift}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_RIGHTBITSHIFT\_2}{ADC\_RIGHTBITSHIFT\_2}}
{\footnotesize\ttfamily \label{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_ga3e62bdc832f3bf84eb28a8aa1b0515ef} 
\#define ADC\+\_\+\+RIGHTBITSHIFT\+\_\+2~(LL\+\_\+\+ADC\+\_\+\+OVS\+\_\+\+SHIFT\+\_\+\+RIGHT\+\_\+2)}

ADC oversampling right shift of 2 ranks \Hypertarget{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_gab1e6d3776e79409c483c5b938e2ddefb}\index{Oversampling -\/ Data shift@{Oversampling -\/ Data shift}!ADC\_RIGHTBITSHIFT\_3@{ADC\_RIGHTBITSHIFT\_3}}
\index{ADC\_RIGHTBITSHIFT\_3@{ADC\_RIGHTBITSHIFT\_3}!Oversampling -\/ Data shift@{Oversampling -\/ Data shift}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_RIGHTBITSHIFT\_3}{ADC\_RIGHTBITSHIFT\_3}}
{\footnotesize\ttfamily \label{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_gab1e6d3776e79409c483c5b938e2ddefb} 
\#define ADC\+\_\+\+RIGHTBITSHIFT\+\_\+3~(LL\+\_\+\+ADC\+\_\+\+OVS\+\_\+\+SHIFT\+\_\+\+RIGHT\+\_\+3)}

ADC oversampling right shift of 3 ranks \Hypertarget{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_ga496b5b4f7b6539c4b76f05f215c7ffbf}\index{Oversampling -\/ Data shift@{Oversampling -\/ Data shift}!ADC\_RIGHTBITSHIFT\_4@{ADC\_RIGHTBITSHIFT\_4}}
\index{ADC\_RIGHTBITSHIFT\_4@{ADC\_RIGHTBITSHIFT\_4}!Oversampling -\/ Data shift@{Oversampling -\/ Data shift}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_RIGHTBITSHIFT\_4}{ADC\_RIGHTBITSHIFT\_4}}
{\footnotesize\ttfamily \label{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_ga496b5b4f7b6539c4b76f05f215c7ffbf} 
\#define ADC\+\_\+\+RIGHTBITSHIFT\+\_\+4~(LL\+\_\+\+ADC\+\_\+\+OVS\+\_\+\+SHIFT\+\_\+\+RIGHT\+\_\+4)}

ADC oversampling right shift of 4 ranks \Hypertarget{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_ga0e17345d4907e6e8deccc6f20b2b49a8}\index{Oversampling -\/ Data shift@{Oversampling -\/ Data shift}!ADC\_RIGHTBITSHIFT\_5@{ADC\_RIGHTBITSHIFT\_5}}
\index{ADC\_RIGHTBITSHIFT\_5@{ADC\_RIGHTBITSHIFT\_5}!Oversampling -\/ Data shift@{Oversampling -\/ Data shift}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_RIGHTBITSHIFT\_5}{ADC\_RIGHTBITSHIFT\_5}}
{\footnotesize\ttfamily \label{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_ga0e17345d4907e6e8deccc6f20b2b49a8} 
\#define ADC\+\_\+\+RIGHTBITSHIFT\+\_\+5~(LL\+\_\+\+ADC\+\_\+\+OVS\+\_\+\+SHIFT\+\_\+\+RIGHT\+\_\+5)}

ADC oversampling right shift of 5 ranks \Hypertarget{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_ga30848470ecc0e35684b2728b4ca0f3e6}\index{Oversampling -\/ Data shift@{Oversampling -\/ Data shift}!ADC\_RIGHTBITSHIFT\_6@{ADC\_RIGHTBITSHIFT\_6}}
\index{ADC\_RIGHTBITSHIFT\_6@{ADC\_RIGHTBITSHIFT\_6}!Oversampling -\/ Data shift@{Oversampling -\/ Data shift}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_RIGHTBITSHIFT\_6}{ADC\_RIGHTBITSHIFT\_6}}
{\footnotesize\ttfamily \label{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_ga30848470ecc0e35684b2728b4ca0f3e6} 
\#define ADC\+\_\+\+RIGHTBITSHIFT\+\_\+6~(LL\+\_\+\+ADC\+\_\+\+OVS\+\_\+\+SHIFT\+\_\+\+RIGHT\+\_\+6)}

ADC oversampling right shift of 6 ranks \Hypertarget{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_ga94011fd4c7e08dab09e34586345fd1fc}\index{Oversampling -\/ Data shift@{Oversampling -\/ Data shift}!ADC\_RIGHTBITSHIFT\_7@{ADC\_RIGHTBITSHIFT\_7}}
\index{ADC\_RIGHTBITSHIFT\_7@{ADC\_RIGHTBITSHIFT\_7}!Oversampling -\/ Data shift@{Oversampling -\/ Data shift}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_RIGHTBITSHIFT\_7}{ADC\_RIGHTBITSHIFT\_7}}
{\footnotesize\ttfamily \label{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_ga94011fd4c7e08dab09e34586345fd1fc} 
\#define ADC\+\_\+\+RIGHTBITSHIFT\+\_\+7~(LL\+\_\+\+ADC\+\_\+\+OVS\+\_\+\+SHIFT\+\_\+\+RIGHT\+\_\+7)}

ADC oversampling right shift of 7 ranks \Hypertarget{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_gac94bc7860016de354e25e8b25556dc0b}\index{Oversampling -\/ Data shift@{Oversampling -\/ Data shift}!ADC\_RIGHTBITSHIFT\_8@{ADC\_RIGHTBITSHIFT\_8}}
\index{ADC\_RIGHTBITSHIFT\_8@{ADC\_RIGHTBITSHIFT\_8}!Oversampling -\/ Data shift@{Oversampling -\/ Data shift}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_RIGHTBITSHIFT\_8}{ADC\_RIGHTBITSHIFT\_8}}
{\footnotesize\ttfamily \label{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_gac94bc7860016de354e25e8b25556dc0b} 
\#define ADC\+\_\+\+RIGHTBITSHIFT\+\_\+8~(LL\+\_\+\+ADC\+\_\+\+OVS\+\_\+\+SHIFT\+\_\+\+RIGHT\+\_\+8)}

ADC oversampling right shift of 8 ranks \Hypertarget{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_ga5aa8708d515776edb746a3cb88340b64}\index{Oversampling -\/ Data shift@{Oversampling -\/ Data shift}!ADC\_RIGHTBITSHIFT\_NONE@{ADC\_RIGHTBITSHIFT\_NONE}}
\index{ADC\_RIGHTBITSHIFT\_NONE@{ADC\_RIGHTBITSHIFT\_NONE}!Oversampling -\/ Data shift@{Oversampling -\/ Data shift}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_RIGHTBITSHIFT\_NONE}{ADC\_RIGHTBITSHIFT\_NONE}}
{\footnotesize\ttfamily \label{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t_ga5aa8708d515776edb746a3cb88340b64} 
\#define ADC\+\_\+\+RIGHTBITSHIFT\+\_\+\+NONE~(LL\+\_\+\+ADC\+\_\+\+OVS\+\_\+\+SHIFT\+\_\+\+NONE)}

\begin{DoxyNote}{Note}
The sum of the ADC conversions data is divided by "{}\+Rightbitshift"{} number to result as the ADC oversampling conversion data) ADC oversampling no shift ~\newline
 
\end{DoxyNote}
