	component NiosPheriSys is
		port (
			clk_clk             : in    std_logic                     := 'X';             -- clk
			reset_reset_n       : in    std_logic                     := 'X';             -- reset_n
			sdram_cntr_addr     : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_cntr_ba       : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cntr_cas_n    : out   std_logic;                                        -- cas_n
			sdram_cntr_cke      : out   std_logic;                                        -- cke
			sdram_cntr_cs_n     : out   std_logic;                                        -- cs_n
			sdram_cntr_dq       : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_cntr_dqm      : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_cntr_ras_n    : out   std_logic;                                        -- ras_n
			sdram_cntr_we_n     : out   std_logic;                                        -- we_n
			idseven_seg0_export : out   std_logic_vector(7 downto 0);                     -- export
			idseven_seg1_export : out   std_logic_vector(7 downto 0);                     -- export
			idseven_seg2_export : out   std_logic_vector(7 downto 0);                     -- export
			idseven_seg3_export : out   std_logic_vector(7 downto 0);                     -- export
			led_export          : out   std_logic_vector(7 downto 0);                     -- export
			sw_export           : in    std_logic_vector(7 downto 0)  := (others => 'X')  -- export
		);
	end component NiosPheriSys;

