Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 17 18:55:48 2025
| Host         : kuudere running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file miniRV_SoC_timing_summary_routed.rpt -pb miniRV_SoC_timing_summary_routed.pb -rpx miniRV_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : miniRV_SoC
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.394        0.000                      0                85309        0.081        0.000                      0                85309        3.000        0.000                       0                 10250  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
fpga_clk           {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 10.000}     20.000          50.000          
  clkfbout_cpuclk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                 3.956        0.000                      0                  418        0.133        0.000                      0                  418        3.000        0.000                       0                   385  
  clk_out1_cpuclk        2.236        0.000                      0                84675        0.081        0.000                      0                84675        8.750        0.000                       0                  9862  
  clkfbout_cpuclk                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_cpuclk  fpga_clk               0.394        0.000                      0                  272        0.895        0.000                      0                  272  
fpga_clk         clk_out1_cpuclk        4.773        0.000                      0                   96        0.153        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fpga_clk           fpga_clk                 7.277        0.000                      0                    8        0.590        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 Timer_0/FRE_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_0/CNT0_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 1.620ns (28.085%)  route 4.148ns (71.915%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 14.986 - 10.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.282    Timer_0/CLK
    SLICE_X63Y63         FDCE                                         r  Timer_0/FRE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.419     5.701 r  Timer_0/FRE_reg[10]/Q
                         net (fo=2, routed)           1.447     7.148    Timer_0/FRE[10]
    SLICE_X67Y78         LUT4 (Prop_lut4_I2_O)        0.299     7.447 r  Timer_0/CNT11_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.447    Timer_0/CNT11_carry__0_i_7_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.997 r  Timer_0/CNT11_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.997    Timer_0/CNT11_carry__0_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.111 r  Timer_0/CNT11_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.111    Timer_0/CNT11_carry__1_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.225 f  Timer_0/CNT11_carry__2/CO[3]
                         net (fo=34, routed)          1.916    10.141    Timer_0/CNT11
    SLICE_X68Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.265 r  Timer_0/CNT0[31]_i_1/O
                         net (fo=32, routed)          0.785    11.050    Timer_0/CNT0_0
    SLICE_X71Y50         FDCE                                         r  Timer_0/CNT0_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.510    14.986    Timer_0/CLK
    SLICE_X71Y50         FDCE                                         r  Timer_0/CNT0_reg[12]/C
                         clock pessimism              0.261    15.247    
                         clock uncertainty           -0.035    15.212    
    SLICE_X71Y50         FDCE (Setup_fdce_C_CE)      -0.205    15.007    Timer_0/CNT0_reg[12]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 Timer_0/FRE_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_0/CNT0_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 1.620ns (28.085%)  route 4.148ns (71.915%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 14.986 - 10.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.282    Timer_0/CLK
    SLICE_X63Y63         FDCE                                         r  Timer_0/FRE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.419     5.701 r  Timer_0/FRE_reg[10]/Q
                         net (fo=2, routed)           1.447     7.148    Timer_0/FRE[10]
    SLICE_X67Y78         LUT4 (Prop_lut4_I2_O)        0.299     7.447 r  Timer_0/CNT11_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.447    Timer_0/CNT11_carry__0_i_7_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.997 r  Timer_0/CNT11_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.997    Timer_0/CNT11_carry__0_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.111 r  Timer_0/CNT11_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.111    Timer_0/CNT11_carry__1_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.225 f  Timer_0/CNT11_carry__2/CO[3]
                         net (fo=34, routed)          1.916    10.141    Timer_0/CNT11
    SLICE_X68Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.265 r  Timer_0/CNT0[31]_i_1/O
                         net (fo=32, routed)          0.785    11.050    Timer_0/CNT0_0
    SLICE_X71Y50         FDCE                                         r  Timer_0/CNT0_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.510    14.986    Timer_0/CLK
    SLICE_X71Y50         FDCE                                         r  Timer_0/CNT0_reg[13]/C
                         clock pessimism              0.261    15.247    
                         clock uncertainty           -0.035    15.212    
    SLICE_X71Y50         FDCE (Setup_fdce_C_CE)      -0.205    15.007    Timer_0/CNT0_reg[13]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 Timer_0/FRE_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_0/CNT0_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 1.620ns (28.085%)  route 4.148ns (71.915%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 14.986 - 10.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.282    Timer_0/CLK
    SLICE_X63Y63         FDCE                                         r  Timer_0/FRE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.419     5.701 r  Timer_0/FRE_reg[10]/Q
                         net (fo=2, routed)           1.447     7.148    Timer_0/FRE[10]
    SLICE_X67Y78         LUT4 (Prop_lut4_I2_O)        0.299     7.447 r  Timer_0/CNT11_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.447    Timer_0/CNT11_carry__0_i_7_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.997 r  Timer_0/CNT11_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.997    Timer_0/CNT11_carry__0_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.111 r  Timer_0/CNT11_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.111    Timer_0/CNT11_carry__1_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.225 f  Timer_0/CNT11_carry__2/CO[3]
                         net (fo=34, routed)          1.916    10.141    Timer_0/CNT11
    SLICE_X68Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.265 r  Timer_0/CNT0[31]_i_1/O
                         net (fo=32, routed)          0.785    11.050    Timer_0/CNT0_0
    SLICE_X71Y50         FDCE                                         r  Timer_0/CNT0_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.510    14.986    Timer_0/CLK
    SLICE_X71Y50         FDCE                                         r  Timer_0/CNT0_reg[14]/C
                         clock pessimism              0.261    15.247    
                         clock uncertainty           -0.035    15.212    
    SLICE_X71Y50         FDCE (Setup_fdce_C_CE)      -0.205    15.007    Timer_0/CNT0_reg[14]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 Timer_0/FRE_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_0/CNT0_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 1.620ns (28.085%)  route 4.148ns (71.915%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 14.986 - 10.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.282    Timer_0/CLK
    SLICE_X63Y63         FDCE                                         r  Timer_0/FRE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.419     5.701 r  Timer_0/FRE_reg[10]/Q
                         net (fo=2, routed)           1.447     7.148    Timer_0/FRE[10]
    SLICE_X67Y78         LUT4 (Prop_lut4_I2_O)        0.299     7.447 r  Timer_0/CNT11_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.447    Timer_0/CNT11_carry__0_i_7_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.997 r  Timer_0/CNT11_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.997    Timer_0/CNT11_carry__0_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.111 r  Timer_0/CNT11_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.111    Timer_0/CNT11_carry__1_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.225 f  Timer_0/CNT11_carry__2/CO[3]
                         net (fo=34, routed)          1.916    10.141    Timer_0/CNT11
    SLICE_X68Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.265 r  Timer_0/CNT0[31]_i_1/O
                         net (fo=32, routed)          0.785    11.050    Timer_0/CNT0_0
    SLICE_X71Y50         FDCE                                         r  Timer_0/CNT0_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.510    14.986    Timer_0/CLK
    SLICE_X71Y50         FDCE                                         r  Timer_0/CNT0_reg[17]/C
                         clock pessimism              0.261    15.247    
                         clock uncertainty           -0.035    15.212    
    SLICE_X71Y50         FDCE (Setup_fdce_C_CE)      -0.205    15.007    Timer_0/CNT0_reg[17]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 Timer_0/FRE_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_0/CNT0_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 1.620ns (28.085%)  route 4.148ns (71.915%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 14.986 - 10.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.282    Timer_0/CLK
    SLICE_X63Y63         FDCE                                         r  Timer_0/FRE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.419     5.701 r  Timer_0/FRE_reg[10]/Q
                         net (fo=2, routed)           1.447     7.148    Timer_0/FRE[10]
    SLICE_X67Y78         LUT4 (Prop_lut4_I2_O)        0.299     7.447 r  Timer_0/CNT11_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.447    Timer_0/CNT11_carry__0_i_7_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.997 r  Timer_0/CNT11_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.997    Timer_0/CNT11_carry__0_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.111 r  Timer_0/CNT11_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.111    Timer_0/CNT11_carry__1_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.225 f  Timer_0/CNT11_carry__2/CO[3]
                         net (fo=34, routed)          1.916    10.141    Timer_0/CNT11
    SLICE_X68Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.265 r  Timer_0/CNT0[31]_i_1/O
                         net (fo=32, routed)          0.785    11.050    Timer_0/CNT0_0
    SLICE_X71Y50         FDCE                                         r  Timer_0/CNT0_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.510    14.986    Timer_0/CLK
    SLICE_X71Y50         FDCE                                         r  Timer_0/CNT0_reg[21]/C
                         clock pessimism              0.261    15.247    
                         clock uncertainty           -0.035    15.212    
    SLICE_X71Y50         FDCE (Setup_fdce_C_CE)      -0.205    15.007    Timer_0/CNT0_reg[21]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 Timer_0/FRE_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_0/CNT0_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 1.620ns (28.085%)  route 4.148ns (71.915%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 14.986 - 10.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.282    Timer_0/CLK
    SLICE_X63Y63         FDCE                                         r  Timer_0/FRE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.419     5.701 r  Timer_0/FRE_reg[10]/Q
                         net (fo=2, routed)           1.447     7.148    Timer_0/FRE[10]
    SLICE_X67Y78         LUT4 (Prop_lut4_I2_O)        0.299     7.447 r  Timer_0/CNT11_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.447    Timer_0/CNT11_carry__0_i_7_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.997 r  Timer_0/CNT11_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.997    Timer_0/CNT11_carry__0_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.111 r  Timer_0/CNT11_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.111    Timer_0/CNT11_carry__1_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.225 f  Timer_0/CNT11_carry__2/CO[3]
                         net (fo=34, routed)          1.916    10.141    Timer_0/CNT11
    SLICE_X68Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.265 r  Timer_0/CNT0[31]_i_1/O
                         net (fo=32, routed)          0.785    11.050    Timer_0/CNT0_0
    SLICE_X71Y50         FDCE                                         r  Timer_0/CNT0_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.510    14.986    Timer_0/CLK
    SLICE_X71Y50         FDCE                                         r  Timer_0/CNT0_reg[8]/C
                         clock pessimism              0.261    15.247    
                         clock uncertainty           -0.035    15.212    
    SLICE_X71Y50         FDCE (Setup_fdce_C_CE)      -0.205    15.007    Timer_0/CNT0_reg[8]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 Timer_0/FRE_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_0/CNT0_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 1.620ns (28.063%)  route 4.153ns (71.937%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 15.151 - 10.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.282    Timer_0/CLK
    SLICE_X63Y63         FDCE                                         r  Timer_0/FRE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.419     5.701 r  Timer_0/FRE_reg[10]/Q
                         net (fo=2, routed)           1.447     7.148    Timer_0/FRE[10]
    SLICE_X67Y78         LUT4 (Prop_lut4_I2_O)        0.299     7.447 r  Timer_0/CNT11_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.447    Timer_0/CNT11_carry__0_i_7_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.997 r  Timer_0/CNT11_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.997    Timer_0/CNT11_carry__0_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.111 r  Timer_0/CNT11_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.111    Timer_0/CNT11_carry__1_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.225 f  Timer_0/CNT11_carry__2/CO[3]
                         net (fo=34, routed)          1.916    10.141    Timer_0/CNT11
    SLICE_X68Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.265 r  Timer_0/CNT0[31]_i_1/O
                         net (fo=32, routed)          0.789    11.055    Timer_0/CNT0_0
    SLICE_X71Y49         FDCE                                         r  Timer_0/CNT0_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.675    15.151    Timer_0/CLK
    SLICE_X71Y49         FDCE                                         r  Timer_0/CNT0_reg[10]/C
                         clock pessimism              0.189    15.339    
                         clock uncertainty           -0.035    15.304    
    SLICE_X71Y49         FDCE (Setup_fdce_C_CE)      -0.205    15.099    Timer_0/CNT0_reg[10]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 Timer_0/FRE_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_0/CNT0_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 1.620ns (28.063%)  route 4.153ns (71.937%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 15.151 - 10.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.282    Timer_0/CLK
    SLICE_X63Y63         FDCE                                         r  Timer_0/FRE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.419     5.701 r  Timer_0/FRE_reg[10]/Q
                         net (fo=2, routed)           1.447     7.148    Timer_0/FRE[10]
    SLICE_X67Y78         LUT4 (Prop_lut4_I2_O)        0.299     7.447 r  Timer_0/CNT11_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.447    Timer_0/CNT11_carry__0_i_7_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.997 r  Timer_0/CNT11_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.997    Timer_0/CNT11_carry__0_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.111 r  Timer_0/CNT11_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.111    Timer_0/CNT11_carry__1_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.225 f  Timer_0/CNT11_carry__2/CO[3]
                         net (fo=34, routed)          1.916    10.141    Timer_0/CNT11
    SLICE_X68Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.265 r  Timer_0/CNT0[31]_i_1/O
                         net (fo=32, routed)          0.789    11.055    Timer_0/CNT0_0
    SLICE_X71Y49         FDCE                                         r  Timer_0/CNT0_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.675    15.151    Timer_0/CLK
    SLICE_X71Y49         FDCE                                         r  Timer_0/CNT0_reg[11]/C
                         clock pessimism              0.189    15.339    
                         clock uncertainty           -0.035    15.304    
    SLICE_X71Y49         FDCE (Setup_fdce_C_CE)      -0.205    15.099    Timer_0/CNT0_reg[11]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 Timer_0/FRE_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_0/CNT0_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 1.620ns (28.063%)  route 4.153ns (71.937%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 15.151 - 10.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.282    Timer_0/CLK
    SLICE_X63Y63         FDCE                                         r  Timer_0/FRE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.419     5.701 r  Timer_0/FRE_reg[10]/Q
                         net (fo=2, routed)           1.447     7.148    Timer_0/FRE[10]
    SLICE_X67Y78         LUT4 (Prop_lut4_I2_O)        0.299     7.447 r  Timer_0/CNT11_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.447    Timer_0/CNT11_carry__0_i_7_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.997 r  Timer_0/CNT11_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.997    Timer_0/CNT11_carry__0_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.111 r  Timer_0/CNT11_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.111    Timer_0/CNT11_carry__1_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.225 f  Timer_0/CNT11_carry__2/CO[3]
                         net (fo=34, routed)          1.916    10.141    Timer_0/CNT11
    SLICE_X68Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.265 r  Timer_0/CNT0[31]_i_1/O
                         net (fo=32, routed)          0.789    11.055    Timer_0/CNT0_0
    SLICE_X71Y49         FDCE                                         r  Timer_0/CNT0_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.675    15.151    Timer_0/CLK
    SLICE_X71Y49         FDCE                                         r  Timer_0/CNT0_reg[15]/C
                         clock pessimism              0.189    15.339    
                         clock uncertainty           -0.035    15.304    
    SLICE_X71Y49         FDCE (Setup_fdce_C_CE)      -0.205    15.099    Timer_0/CNT0_reg[15]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 Timer_0/FRE_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_0/CNT0_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 1.620ns (28.063%)  route 4.153ns (71.937%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 15.151 - 10.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.282    Timer_0/CLK
    SLICE_X63Y63         FDCE                                         r  Timer_0/FRE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.419     5.701 r  Timer_0/FRE_reg[10]/Q
                         net (fo=2, routed)           1.447     7.148    Timer_0/FRE[10]
    SLICE_X67Y78         LUT4 (Prop_lut4_I2_O)        0.299     7.447 r  Timer_0/CNT11_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.447    Timer_0/CNT11_carry__0_i_7_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.997 r  Timer_0/CNT11_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.997    Timer_0/CNT11_carry__0_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.111 r  Timer_0/CNT11_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.111    Timer_0/CNT11_carry__1_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.225 f  Timer_0/CNT11_carry__2/CO[3]
                         net (fo=34, routed)          1.916    10.141    Timer_0/CNT11
    SLICE_X68Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.265 r  Timer_0/CNT0[31]_i_1/O
                         net (fo=32, routed)          0.789    11.055    Timer_0/CNT0_0
    SLICE_X71Y49         FDCE                                         r  Timer_0/CNT0_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.675    15.151    Timer_0/CLK
    SLICE_X71Y49         FDCE                                         r  Timer_0/CNT0_reg[16]/C
                         clock pessimism              0.189    15.339    
                         clock uncertainty           -0.035    15.304    
    SLICE_X71Y49         FDCE (Setup_fdce_C_CE)      -0.205    15.099    Timer_0/CNT0_reg[16]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                  4.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Button_0/button_sync1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button_0/button_sync2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.067%)  route 0.328ns (69.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.560     1.538    Button_0/CLK
    SLICE_X52Y60         FDCE                                         r  Button_0/button_sync1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  Button_0/button_sync1_reg[0]/Q
                         net (fo=3, routed)           0.328     2.007    Button_0/button_sync1[0]
    SLICE_X49Y55         FDCE                                         r  Button_0/button_sync2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.835     2.059    Button_0/CLK
    SLICE_X49Y55         FDCE                                         r  Button_0/button_sync2_reg[0]/C
                         clock pessimism             -0.251     1.808    
    SLICE_X49Y55         FDCE (Hold_fdce_C_D)         0.066     1.874    Button_0/button_sync2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Timer_0/CNT0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_0/rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.085%)  route 0.298ns (67.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.633     1.611    Timer_0/CLK
    SLICE_X71Y49         FDCE                                         r  Timer_0/CNT0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y49         FDCE (Prop_fdce_C_Q)         0.141     1.752 r  Timer_0/CNT0_reg[10]/Q
                         net (fo=2, routed)           0.298     2.051    Timer_0/CNT0[10]
    SLICE_X73Y52         FDRE                                         r  Timer_0/rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.866     2.090    Timer_0/CLK
    SLICE_X73Y52         FDRE                                         r  Timer_0/rdata_reg[10]/C
                         clock pessimism             -0.251     1.839    
    SLICE_X73Y52         FDRE (Hold_fdre_C_D)         0.070     1.909    Timer_0/rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Timer_0/CNT0_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_0/rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.883%)  route 0.275ns (66.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.633     1.611    Timer_0/CLK
    SLICE_X71Y49         FDCE                                         r  Timer_0/CNT0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y49         FDCE (Prop_fdce_C_Q)         0.141     1.752 r  Timer_0/CNT0_reg[15]/Q
                         net (fo=2, routed)           0.275     2.028    Timer_0/CNT0[15]
    SLICE_X69Y52         FDRE                                         r  Timer_0/rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.839     2.063    Timer_0/CLK
    SLICE_X69Y52         FDRE                                         r  Timer_0/rdata_reg[15]/C
                         clock pessimism             -0.251     1.812    
    SLICE_X69Y52         FDRE (Hold_fdre_C_D)         0.059     1.871    Timer_0/rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Timer_0/CNT0_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_0/rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.566     1.544    Timer_0/CLK
    SLICE_X71Y53         FDCE                                         r  Timer_0/CNT0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y53         FDCE (Prop_fdce_C_Q)         0.141     1.685 r  Timer_0/CNT0_reg[22]/Q
                         net (fo=2, routed)           0.122     1.807    Timer_0/CNT0[22]
    SLICE_X71Y52         FDRE                                         r  Timer_0/rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.839     2.063    Timer_0/CLK
    SLICE_X71Y52         FDRE                                         r  Timer_0/rdata_reg[22]/C
                         clock pessimism             -0.502     1.561    
    SLICE_X71Y52         FDRE (Hold_fdre_C_D)         0.070     1.631    Timer_0/rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Digital_LED_0/led_en_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/led_en_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.975%)  route 0.130ns (48.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.566     1.544    Digital_LED_0/CLK
    SLICE_X64Y94         FDPE                                         r  Digital_LED_0/led_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDPE (Prop_fdpe_C_Q)         0.141     1.685 r  Digital_LED_0/led_en_reg[7]/Q
                         net (fo=2, routed)           0.130     1.815    Digital_LED_0/Q[7]
    SLICE_X65Y94         FDCE                                         r  Digital_LED_0/led_en_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.838     2.062    Digital_LED_0/CLK
    SLICE_X65Y94         FDCE                                         r  Digital_LED_0/led_en_reg[0]_lopt_replica/C
                         clock pessimism             -0.505     1.557    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.066     1.623    Digital_LED_0/led_en_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Timer_0/CNT0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_0/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.128ns (28.778%)  route 0.317ns (71.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.633     1.611    Timer_0/CLK
    SLICE_X71Y49         FDCE                                         r  Timer_0/CNT0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y49         FDCE (Prop_fdce_C_Q)         0.128     1.739 r  Timer_0/CNT0_reg[7]/Q
                         net (fo=2, routed)           0.317     2.056    Timer_0/CNT0[7]
    SLICE_X73Y53         FDRE                                         r  Timer_0/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.865     2.089    Timer_0/CLK
    SLICE_X73Y53         FDRE                                         r  Timer_0/rdata_reg[7]/C
                         clock pessimism             -0.251     1.838    
    SLICE_X73Y53         FDRE (Hold_fdre_C_D)         0.022     1.860    Timer_0/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Digital_LED_0/led_en_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/led_en_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.853%)  route 0.126ns (47.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.563     1.541    Digital_LED_0/CLK
    SLICE_X64Y87         FDPE                                         r  Digital_LED_0/led_en_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.682 r  Digital_LED_0/led_en_reg[4]/Q
                         net (fo=6, routed)           0.126     1.808    Digital_LED_0/Q[4]
    SLICE_X64Y87         FDPE                                         r  Digital_LED_0/led_en_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.834     2.058    Digital_LED_0/CLK
    SLICE_X64Y87         FDPE                                         r  Digital_LED_0/led_en_reg[5]/C
                         clock pessimism             -0.517     1.541    
    SLICE_X64Y87         FDPE (Hold_fdpe_C_D)         0.070     1.611    Digital_LED_0/led_en_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Digital_LED_0/led_en_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/led_en_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.824%)  route 0.131ns (48.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.563     1.541    Digital_LED_0/CLK
    SLICE_X65Y87         FDPE                                         r  Digital_LED_0/led_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.682 r  Digital_LED_0/led_en_reg[2]/Q
                         net (fo=10, routed)          0.131     1.813    Digital_LED_0/Q[2]
    SLICE_X65Y87         FDPE                                         r  Digital_LED_0/led_en_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.834     2.058    Digital_LED_0/CLK
    SLICE_X65Y87         FDPE                                         r  Digital_LED_0/led_en_reg[3]_lopt_replica/C
                         clock pessimism             -0.517     1.541    
    SLICE_X65Y87         FDPE (Hold_fdpe_C_D)         0.072     1.613    Digital_LED_0/led_en_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Timer_0/CNT0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_0/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.471%)  route 0.138ns (49.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.566     1.544    Timer_0/CLK
    SLICE_X71Y53         FDCE                                         r  Timer_0/CNT0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y53         FDCE (Prop_fdce_C_Q)         0.141     1.685 r  Timer_0/CNT0_reg[1]/Q
                         net (fo=2, routed)           0.138     1.823    Timer_0/CNT0[1]
    SLICE_X69Y53         FDRE                                         r  Timer_0/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.838     2.062    Timer_0/CLK
    SLICE_X69Y53         FDRE                                         r  Timer_0/rdata_reg[1]/C
                         clock pessimism             -0.502     1.560    
    SLICE_X69Y53         FDRE (Hold_fdre_C_D)         0.057     1.617    Timer_0/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Timer_0/CNT0_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_0/rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.783%)  route 0.148ns (51.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.566     1.544    Timer_0/CLK
    SLICE_X68Y53         FDCE                                         r  Timer_0/CNT0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y53         FDCE (Prop_fdce_C_Q)         0.141     1.685 r  Timer_0/CNT0_reg[25]/Q
                         net (fo=2, routed)           0.148     1.833    Timer_0/CNT0[25]
    SLICE_X69Y53         FDRE                                         r  Timer_0/rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.838     2.062    Timer_0/CLK
    SLICE_X69Y53         FDRE                                         r  Timer_0/rdata_reg[25]/C
                         clock pessimism             -0.505     1.557    
    SLICE_X69Y53         FDRE (Hold_fdre_C_D)         0.059     1.616    Timer_0/rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   fpga_clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X49Y55    Button_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X63Y53    Button_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X65Y54    Button_0/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X65Y52    Button_0/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X65Y55    Button_0/FSM_sequential_state_reg[4]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X52Y60    Button_0/button_sync1_reg[0]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X63Y53    Button_0/button_sync1_reg[1]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X65Y54    Button_0/button_sync1_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X64Y48    Button_0/timer_reg[3][0]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X64Y48    Button_0/timer_reg[3][1]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X64Y48    Button_0/timer_reg[3][2]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X64Y48    Button_0/timer_reg[3][3]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X64Y49    Button_0/timer_reg[3][4]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X64Y49    Button_0/timer_reg[3][5]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X64Y49    Button_0/timer_reg[3][6]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X64Y49    Button_0/timer_reg[3][7]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X63Y57    Button_0/timer_reg[1][12]/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X63Y57    Button_0/timer_reg[1][13]/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X63Y57    Button_0/timer_reg[1][14]/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X63Y57    Button_0/timer_reg[1][15]/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X63Y58    Button_0/timer_reg[1][16]/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X63Y58    Button_0/timer_reg[1][17]/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X63Y58    Button_0/timer_reg[1][18]/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X63Y58    Button_0/timer_reg[1][19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        2.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 1.091ns (14.536%)  route 6.414ns (85.464%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.947ns = ( 17.947 - 10.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.799     8.690    Core_cpu/U_IF_ID/CLK
    SLICE_X61Y40         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDCE (Prop_fdce_C_Q)         0.456     9.146 r  Core_cpu/U_IF_ID/ID_inst_reg[16]/Q
                         net (fo=261, routed)         5.611    14.758    Core_cpu/RF_0/rD2_reg[0]_1[1]
    SLICE_X81Y57         LUT6 (Prop_lut6_I2_O)        0.124    14.882 r  Core_cpu/RF_0/rD1[27]_i_8/O
                         net (fo=1, routed)           0.000    14.882    Core_cpu/RF_0/rD1[27]_i_8_n_0
    SLICE_X81Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    15.094 r  Core_cpu/RF_0/rD1_reg[27]_i_3/O
                         net (fo=1, routed)           0.803    15.897    Core_cpu/RF_0/rD1_reg[27]_i_3_n_0
    SLICE_X81Y55         LUT6 (Prop_lut6_I1_O)        0.299    16.196 r  Core_cpu/RF_0/rD1[27]_i_1/O
                         net (fo=1, routed)           0.000    16.196    Core_cpu/RF_0/rf[27]
    SLICE_X81Y55         FDRE                                         r  Core_cpu/RF_0/rD1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    15.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.600    17.947    Core_cpu/RF_0/CLK
    SLICE_X81Y55         FDRE                                         r  Core_cpu/RF_0/rD1_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.553    18.499    
                         clock uncertainty           -0.103    18.397    
    SLICE_X81Y55         FDRE (Setup_fdre_C_D)        0.035    18.432    Core_cpu/RF_0/rD1_reg[27]
  -------------------------------------------------------------------
                         required time                         18.432    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.417ns  (required time - arrival time)
  Source:                 Core_cpu/RF_0/rD1_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk fall@10.000ns)
  Data Path Delay:        7.398ns  (logic 1.061ns (14.341%)  route 6.337ns (85.659%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.021ns = ( 28.021 - 20.000 ) 
    Source Clock Delay      (SCD):    8.691ns = ( 18.691 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    11.545 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    13.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.656 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830    15.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    11.548 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.656 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    15.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    16.075 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    16.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.891 f  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.800    18.691    Core_cpu/RF_0/CLK
    SLICE_X71Y37         FDRE                                         r  Core_cpu/RF_0/rD1_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y37         FDRE (Prop_fdre_C_Q)         0.459    19.150 r  Core_cpu/RF_0/rD1_reg[28]/Q
                         net (fo=1, routed)           1.313    20.463    Core_cpu/RF_0/rD1[28]
    SLICE_X71Y41         LUT3 (Prop_lut3_I0_O)        0.152    20.615 r  Core_cpu/RF_0/EX_rD1[28]_i_4/O
                         net (fo=1, routed)           1.157    21.772    Core_cpu/U_EX_MEM/EX_rD1_reg[28]
    SLICE_X71Y49         LUT6 (Prop_lut6_I0_O)        0.326    22.098 r  Core_cpu/U_EX_MEM/EX_rD1[28]_i_3/O
                         net (fo=1, routed)           0.923    23.021    Core_cpu/U_ID_EX/EX_rD1_reg[28]_0
    SLICE_X68Y48         LUT5 (Prop_lut5_I3_O)        0.124    23.145 r  Core_cpu/U_ID_EX/EX_rD1[28]_i_1/O
                         net (fo=1, routed)           2.944    26.090    Core_cpu/U_ID_EX/EX_rD1[28]_i_1_n_0
    SLICE_X68Y48         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    25.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.675    28.021    Core_cpu/U_ID_EX/CLK
    SLICE_X68Y48         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[28]/C
                         clock pessimism              0.650    28.671    
                         clock uncertainty           -0.103    28.569    
    SLICE_X68Y48         FDCE (Setup_fdce_C_D)       -0.062    28.507    Core_cpu/U_ID_EX/EX_rD1_reg[28]
  -------------------------------------------------------------------
                         required time                         28.507    
                         arrival time                         -26.090    
  -------------------------------------------------------------------
                         slack                                  2.417    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 1.123ns (15.229%)  route 6.251ns (84.771%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.055ns = ( 18.055 - 10.000 ) 
    Source Clock Delay      (SCD):    8.693ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.802     8.693    Core_cpu/U_IF_ID/CLK
    SLICE_X61Y48         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDCE (Prop_fdce_C_Q)         0.456     9.149 r  Core_cpu/U_IF_ID/ID_inst_reg[20]/Q
                         net (fo=264, routed)         5.189    14.338    Core_cpu/RF_0/rD2_reg[0]_1[5]
    SLICE_X73Y22         LUT6 (Prop_lut6_I4_O)        0.124    14.462 r  Core_cpu/RF_0/rD2[5]_i_11/O
                         net (fo=1, routed)           0.000    14.462    Core_cpu/RF_0/rD2[5]_i_11_n_0
    SLICE_X73Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    14.707 r  Core_cpu/RF_0/rD2_reg[5]_i_4/O
                         net (fo=1, routed)           1.062    15.769    Core_cpu/RF_0/rD2_reg[5]_i_4_n_0
    SLICE_X78Y26         LUT6 (Prop_lut6_I3_O)        0.298    16.067 r  Core_cpu/RF_0/rD2[5]_i_1/O
                         net (fo=1, routed)           0.000    16.067    Core_cpu/RF_0/rD2[5]_i_1_n_0
    SLICE_X78Y26         FDRE                                         r  Core_cpu/RF_0/rD2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    15.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.709    18.055    Core_cpu/RF_0/CLK
    SLICE_X78Y26         FDRE                                         r  Core_cpu/RF_0/rD2_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.633    18.688    
                         clock uncertainty           -0.103    18.586    
    SLICE_X78Y26         FDRE (Setup_fdre_C_D)        0.084    18.670    Core_cpu/RF_0/rD2_reg[5]
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -16.067    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.283ns  (logic 1.119ns (15.365%)  route 6.164ns (84.635%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.056ns = ( 18.056 - 10.000 ) 
    Source Clock Delay      (SCD):    8.693ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.802     8.693    Core_cpu/U_IF_ID/CLK
    SLICE_X61Y48         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDCE (Prop_fdce_C_Q)         0.456     9.149 r  Core_cpu/U_IF_ID/ID_inst_reg[20]/Q
                         net (fo=264, routed)         5.578    14.727    Core_cpu/RF_0/rD2_reg[0]_1[5]
    SLICE_X74Y26         LUT5 (Prop_lut5_I4_O)        0.124    14.851 r  Core_cpu/RF_0/rD2[4]_i_12/O
                         net (fo=1, routed)           0.000    14.851    Core_cpu/RF_0/rD2[4]_i_12_n_0
    SLICE_X74Y26         MUXF7 (Prop_muxf7_I0_O)      0.241    15.092 r  Core_cpu/RF_0/rD2_reg[4]_i_5/O
                         net (fo=1, routed)           0.586    15.678    Core_cpu/RF_0/rD2_reg[4]_i_5_n_0
    SLICE_X72Y27         LUT6 (Prop_lut6_I5_O)        0.298    15.976 r  Core_cpu/RF_0/rD2[4]_i_1/O
                         net (fo=1, routed)           0.000    15.976    Core_cpu/RF_0/rD2[4]_i_1_n_0
    SLICE_X72Y27         FDRE                                         r  Core_cpu/RF_0/rD2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    15.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.710    18.056    Core_cpu/RF_0/CLK
    SLICE_X72Y27         FDRE                                         r  Core_cpu/RF_0/rD2_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.633    18.689    
                         clock uncertainty           -0.103    18.587    
    SLICE_X72Y27         FDRE (Setup_fdre_C_D)        0.035    18.622    Core_cpu/RF_0/rD2_reg[4]
  -------------------------------------------------------------------
                         required time                         18.622    
                         arrival time                         -15.976    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.238ns  (logic 1.119ns (15.460%)  route 6.119ns (84.540%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.059ns = ( 18.059 - 10.000 ) 
    Source Clock Delay      (SCD):    8.695ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.804     8.695    Core_cpu/U_IF_ID/CLK
    SLICE_X67Y44         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y44         FDCE (Prop_fdce_C_Q)         0.456     9.151 r  Core_cpu/U_IF_ID/ID_inst_reg[21]/Q
                         net (fo=263, routed)         5.369    14.520    Core_cpu/RF_0/rD2_reg[0]_1[6]
    SLICE_X74Y21         LUT5 (Prop_lut5_I2_O)        0.124    14.644 r  Core_cpu/RF_0/rD2[31]_i_12/O
                         net (fo=1, routed)           0.000    14.644    Core_cpu/RF_0/rD2[31]_i_12_n_0
    SLICE_X74Y21         MUXF7 (Prop_muxf7_I0_O)      0.241    14.885 r  Core_cpu/RF_0/rD2_reg[31]_i_5/O
                         net (fo=1, routed)           0.750    15.635    Core_cpu/RF_0/rD2_reg[31]_i_5_n_0
    SLICE_X77Y31         LUT6 (Prop_lut6_I5_O)        0.298    15.933 r  Core_cpu/RF_0/rD2[31]_i_1/O
                         net (fo=1, routed)           0.000    15.933    Core_cpu/RF_0/rD2[31]_i_1_n_0
    SLICE_X77Y31         FDRE                                         r  Core_cpu/RF_0/rD2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    15.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.713    18.059    Core_cpu/RF_0/CLK
    SLICE_X77Y31         FDRE                                         r  Core_cpu/RF_0/rD2_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.633    18.692    
                         clock uncertainty           -0.103    18.590    
    SLICE_X77Y31         FDRE (Setup_fdre_C_D)        0.034    18.624    Core_cpu/RF_0/rD2_reg[31]
  -------------------------------------------------------------------
                         required time                         18.624    
                         arrival time                         -15.933    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.701ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 1.091ns (15.498%)  route 5.948ns (84.502%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.947ns = ( 17.947 - 10.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.799     8.690    Core_cpu/U_IF_ID/CLK
    SLICE_X61Y40         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDCE (Prop_fdce_C_Q)         0.456     9.146 r  Core_cpu/U_IF_ID/ID_inst_reg[16]/Q
                         net (fo=261, routed)         5.264    14.410    Core_cpu/RF_0/rD2_reg[0]_1[1]
    SLICE_X82Y52         LUT5 (Prop_lut5_I2_O)        0.124    14.534 r  Core_cpu/RF_0/rD1[26]_i_12/O
                         net (fo=1, routed)           0.000    14.534    Core_cpu/RF_0/rD1[26]_i_12_n_0
    SLICE_X82Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    14.746 r  Core_cpu/RF_0/rD1_reg[26]_i_5/O
                         net (fo=1, routed)           0.685    15.431    Core_cpu/RF_0/rD1_reg[26]_i_5_n_0
    SLICE_X81Y55         LUT6 (Prop_lut6_I5_O)        0.299    15.730 r  Core_cpu/RF_0/rD1[26]_i_1/O
                         net (fo=1, routed)           0.000    15.730    Core_cpu/RF_0/rf[26]
    SLICE_X81Y55         FDRE                                         r  Core_cpu/RF_0/rD1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    15.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.600    17.947    Core_cpu/RF_0/CLK
    SLICE_X81Y55         FDRE                                         r  Core_cpu/RF_0/rD1_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.553    18.499    
                         clock uncertainty           -0.103    18.397    
    SLICE_X81Y55         FDRE (Setup_fdre_C_D)        0.034    18.431    Core_cpu/RF_0/rD1_reg[26]
  -------------------------------------------------------------------
                         required time                         18.431    
                         arrival time                         -15.730    
  -------------------------------------------------------------------
                         slack                                  2.701    

Slack (MET) :             2.734ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 1.116ns (15.513%)  route 6.078ns (84.487%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.059ns = ( 18.059 - 10.000 ) 
    Source Clock Delay      (SCD):    8.695ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.804     8.695    Core_cpu/U_IF_ID/CLK
    SLICE_X67Y44         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y44         FDCE (Prop_fdce_C_Q)         0.456     9.151 r  Core_cpu/U_IF_ID/ID_inst_reg[21]/Q
                         net (fo=263, routed)         4.888    14.039    Core_cpu/RF_0/rD2_reg[0]_1[6]
    SLICE_X79Y20         LUT5 (Prop_lut5_I2_O)        0.124    14.163 r  Core_cpu/RF_0/rD2[19]_i_12/O
                         net (fo=1, routed)           0.000    14.163    Core_cpu/RF_0/rD2[19]_i_12_n_0
    SLICE_X79Y20         MUXF7 (Prop_muxf7_I0_O)      0.238    14.401 r  Core_cpu/RF_0/rD2_reg[19]_i_5/O
                         net (fo=1, routed)           1.190    15.591    Core_cpu/RF_0/rD2_reg[19]_i_5_n_0
    SLICE_X79Y30         LUT6 (Prop_lut6_I5_O)        0.298    15.889 r  Core_cpu/RF_0/rD2[19]_i_1/O
                         net (fo=1, routed)           0.000    15.889    Core_cpu/RF_0/rD2[19]_i_1_n_0
    SLICE_X79Y30         FDRE                                         r  Core_cpu/RF_0/rD2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    15.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.713    18.059    Core_cpu/RF_0/CLK
    SLICE_X79Y30         FDRE                                         r  Core_cpu/RF_0/rD2_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.633    18.692    
                         clock uncertainty           -0.103    18.590    
    SLICE_X79Y30         FDRE (Setup_fdre_C_D)        0.034    18.624    Core_cpu/RF_0/rD2_reg[19]
  -------------------------------------------------------------------
                         required time                         18.624    
                         arrival time                         -15.889    
  -------------------------------------------------------------------
                         slack                                  2.734    

Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 1.091ns (15.690%)  route 5.862ns (84.310%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.947ns = ( 17.947 - 10.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.799     8.690    Core_cpu/U_IF_ID/CLK
    SLICE_X61Y40         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDCE (Prop_fdce_C_Q)         0.456     9.146 r  Core_cpu/U_IF_ID/ID_inst_reg[16]/Q
                         net (fo=261, routed)         5.260    14.407    Core_cpu/RF_0/rD2_reg[0]_1[1]
    SLICE_X83Y52         LUT5 (Prop_lut5_I2_O)        0.124    14.531 r  Core_cpu/RF_0/rD1[22]_i_12/O
                         net (fo=1, routed)           0.000    14.531    Core_cpu/RF_0/rD1[22]_i_12_n_0
    SLICE_X83Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    14.743 r  Core_cpu/RF_0/rD1_reg[22]_i_5/O
                         net (fo=1, routed)           0.602    15.345    Core_cpu/RF_0/rD1_reg[22]_i_5_n_0
    SLICE_X81Y55         LUT6 (Prop_lut6_I5_O)        0.299    15.644 r  Core_cpu/RF_0/rD1[22]_i_1/O
                         net (fo=1, routed)           0.000    15.644    Core_cpu/RF_0/rf[22]
    SLICE_X81Y55         FDRE                                         r  Core_cpu/RF_0/rD1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    15.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.600    17.947    Core_cpu/RF_0/CLK
    SLICE_X81Y55         FDRE                                         r  Core_cpu/RF_0/rD1_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.553    18.499    
                         clock uncertainty           -0.103    18.397    
    SLICE_X81Y55         FDRE (Setup_fdre_C_D)        0.032    18.429    Core_cpu/RF_0/rD1_reg[22]
  -------------------------------------------------------------------
                         required time                         18.429    
                         arrival time                         -15.644    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 1.123ns (15.851%)  route 5.962ns (84.149%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.008ns = ( 18.008 - 10.000 ) 
    Source Clock Delay      (SCD):    8.695ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.804     8.695    Core_cpu/U_IF_ID/CLK
    SLICE_X67Y44         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y44         FDCE (Prop_fdce_C_Q)         0.456     9.151 r  Core_cpu/U_IF_ID/ID_inst_reg[21]/Q
                         net (fo=263, routed)         4.999    14.150    Core_cpu/RF_0/rD2_reg[0]_1[6]
    SLICE_X67Y24         LUT6 (Prop_lut6_I2_O)        0.124    14.274 r  Core_cpu/RF_0/rD2[2]_i_11/O
                         net (fo=1, routed)           0.000    14.274    Core_cpu/RF_0/rD2[2]_i_11_n_0
    SLICE_X67Y24         MUXF7 (Prop_muxf7_I1_O)      0.245    14.519 r  Core_cpu/RF_0/rD2_reg[2]_i_4/O
                         net (fo=1, routed)           0.963    15.482    Core_cpu/RF_0/rD2_reg[2]_i_4_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I3_O)        0.298    15.780 r  Core_cpu/RF_0/rD2[2]_i_1/O
                         net (fo=1, routed)           0.000    15.780    Core_cpu/RF_0/rD2[2]_i_1_n_0
    SLICE_X69Y28         FDRE                                         r  Core_cpu/RF_0/rD2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    15.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.662    18.008    Core_cpu/RF_0/CLK
    SLICE_X69Y28         FDRE                                         r  Core_cpu/RF_0/rD2_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.633    18.641    
                         clock uncertainty           -0.103    18.539    
    SLICE_X69Y28         FDRE (Setup_fdre_C_D)        0.034    18.573    Core_cpu/RF_0/rD2_reg[2]
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                         -15.780    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.879ns  (logic 1.091ns (15.860%)  route 5.788ns (84.140%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.947ns = ( 17.947 - 10.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.799     8.690    Core_cpu/U_IF_ID/CLK
    SLICE_X61Y40         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDCE (Prop_fdce_C_Q)         0.456     9.146 r  Core_cpu/U_IF_ID/ID_inst_reg[16]/Q
                         net (fo=261, routed)         4.591    13.737    Core_cpu/RF_0/rD2_reg[0]_1[1]
    SLICE_X82Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.861 r  Core_cpu/RF_0/rD1[23]_i_10/O
                         net (fo=1, routed)           0.000    13.861    Core_cpu/RF_0/rD1[23]_i_10_n_0
    SLICE_X82Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    14.073 r  Core_cpu/RF_0/rD1_reg[23]_i_4/O
                         net (fo=1, routed)           1.197    15.270    Core_cpu/RF_0/rD1_reg[23]_i_4_n_0
    SLICE_X81Y55         LUT6 (Prop_lut6_I3_O)        0.299    15.569 r  Core_cpu/RF_0/rD1[23]_i_1/O
                         net (fo=1, routed)           0.000    15.569    Core_cpu/RF_0/rf[23]
    SLICE_X81Y55         FDRE                                         r  Core_cpu/RF_0/rD1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    15.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.600    17.947    Core_cpu/RF_0/CLK
    SLICE_X81Y55         FDRE                                         r  Core_cpu/RF_0/rD1_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.553    18.499    
                         clock uncertainty           -0.103    18.397    
    SLICE_X81Y55         FDRE (Setup_fdre_C_D)        0.034    18.431    Core_cpu/RF_0/rD1_reg[23]
  -------------------------------------------------------------------
                         required time                         18.431    
                         arrival time                         -15.569    
  -------------------------------------------------------------------
                         slack                                  2.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_EX_MEM/MEM_rD2_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.618%)  route 0.206ns (59.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.633     2.743    Core_cpu/U_ID_EX/CLK
    SLICE_X68Y48         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y48         FDCE (Prop_fdce_C_Q)         0.141     2.884 r  Core_cpu/U_ID_EX/EX_rD2_reg[31]/Q
                         net (fo=6, routed)           0.206     3.090    Core_cpu/U_EX_MEM/EX_rD2[31]
    SLICE_X67Y50         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.839     3.563    Core_cpu/U_EX_MEM/CLK
    SLICE_X67Y50         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[31]/C
                         clock pessimism             -0.619     2.944    
    SLICE_X67Y50         FDCE (Hold_fdce_C_D)         0.066     3.010    Core_cpu/U_EX_MEM/MEM_rD2_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           3.090    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_alu_c_reg[6]_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.208%)  route 0.164ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.555     2.665    Core_cpu/U_EX_MEM/CLK
    SLICE_X55Y68         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[6]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.141     2.806 r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[6]_replica_6/Q
                         net (fo=544, routed)         0.164     2.970    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/A4
    SLICE_X54Y68         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.823     3.547    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/WCLK
    SLICE_X54Y68         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_A/CLK
                         clock pessimism             -0.869     2.678    
    SLICE_X54Y68         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     2.878    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_alu_c_reg[6]_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.208%)  route 0.164ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.555     2.665    Core_cpu/U_EX_MEM/CLK
    SLICE_X55Y68         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[6]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.141     2.806 r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[6]_replica_6/Q
                         net (fo=544, routed)         0.164     2.970    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/A4
    SLICE_X54Y68         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.823     3.547    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/WCLK
    SLICE_X54Y68         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_B/CLK
                         clock pessimism             -0.869     2.678    
    SLICE_X54Y68         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     2.878    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_alu_c_reg[6]_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_C/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.208%)  route 0.164ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.555     2.665    Core_cpu/U_EX_MEM/CLK
    SLICE_X55Y68         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[6]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.141     2.806 r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[6]_replica_6/Q
                         net (fo=544, routed)         0.164     2.970    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/A4
    SLICE_X54Y68         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_C/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.823     3.547    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/WCLK
    SLICE_X54Y68         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_C/CLK
                         clock pessimism             -0.869     2.678    
    SLICE_X54Y68         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     2.878    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_alu_c_reg[6]_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_D/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.208%)  route 0.164ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.555     2.665    Core_cpu/U_EX_MEM/CLK
    SLICE_X55Y68         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[6]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.141     2.806 r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[6]_replica_6/Q
                         net (fo=544, routed)         0.164     2.970    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/A4
    SLICE_X54Y68         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_D/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.823     3.547    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/WCLK
    SLICE_X54Y68         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_D/CLK
                         clock pessimism             -0.869     2.678    
    SLICE_X54Y68         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     2.878    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_alu_c_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.897%)  route 0.180ns (56.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.676ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.566     2.676    Core_cpu/U_EX_MEM/CLK
    SLICE_X67Y56         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDCE (Prop_fdce_C_Q)         0.141     2.817 r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[7]_replica/Q
                         net (fo=491, routed)         0.180     2.997    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/A5
    SLICE_X70Y56         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.838     3.562    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/WCLK
    SLICE_X70Y56         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.848     2.714    
    SLICE_X70Y56         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     2.884    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_alu_c_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_B/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.897%)  route 0.180ns (56.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.676ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.566     2.676    Core_cpu/U_EX_MEM/CLK
    SLICE_X67Y56         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDCE (Prop_fdce_C_Q)         0.141     2.817 r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[7]_replica/Q
                         net (fo=491, routed)         0.180     2.997    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/A5
    SLICE_X70Y56         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_B/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.838     3.562    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/WCLK
    SLICE_X70Y56         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_B/CLK
                         clock pessimism             -0.848     2.714    
    SLICE_X70Y56         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     2.884    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_alu_c_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_C/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.897%)  route 0.180ns (56.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.676ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.566     2.676    Core_cpu/U_EX_MEM/CLK
    SLICE_X67Y56         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDCE (Prop_fdce_C_Q)         0.141     2.817 r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[7]_replica/Q
                         net (fo=491, routed)         0.180     2.997    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/A5
    SLICE_X70Y56         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_C/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.838     3.562    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/WCLK
    SLICE_X70Y56         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_C/CLK
                         clock pessimism             -0.848     2.714    
    SLICE_X70Y56         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     2.884    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_alu_c_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_D/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.897%)  route 0.180ns (56.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.676ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.566     2.676    Core_cpu/U_EX_MEM/CLK
    SLICE_X67Y56         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDCE (Prop_fdce_C_Q)         0.141     2.817 r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[7]_replica/Q
                         net (fo=491, routed)         0.180     2.997    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/A5
    SLICE_X70Y56         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_D/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.838     3.562    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/WCLK
    SLICE_X70Y56         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_D/CLK
                         clock pessimism             -0.848     2.714    
    SLICE_X70Y56         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     2.884    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_alu_c_reg[3]_replica_9/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_9_9/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.756%)  route 0.303ns (68.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.559     2.669    Core_cpu/U_EX_MEM/CLK
    SLICE_X52Y62         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[3]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDCE (Prop_fdce_C_Q)         0.141     2.810 r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[3]_replica_9/Q
                         net (fo=544, routed)         0.303     3.113    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_9_9/A1
    SLICE_X54Y61         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_9_9/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.830     3.554    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_9_9/WCLK
    SLICE_X54Y61         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_9_9/RAMS64E_A/CLK
                         clock pessimism             -0.868     2.686    
    SLICE_X54Y61         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     2.995    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_9_9/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.995    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3   Clkgen/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   cpu_clk_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X69Y46    Core_cpu/U_EX_MEM/MEM_ext_reg[24]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X68Y47    Core_cpu/U_EX_MEM/MEM_ext_reg[25]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X69Y49    Core_cpu/U_EX_MEM/MEM_ext_reg[26]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X75Y50    Core_cpu/U_EX_MEM/MEM_ext_reg[27]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X69Y47    Core_cpu/U_EX_MEM/MEM_ext_reg[28]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X72Y46    Core_cpu/U_EX_MEM/MEM_ext_reg[29]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X71Y40    Core_cpu/U_EX_MEM/MEM_ext_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y55    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_4_4/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y55    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_4_4/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y55    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_4_4/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y55    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_4_4/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y53    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_5_5/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y127   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_30_30/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y127   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_30_30/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y127   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_30_30/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y127   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_30_30/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X56Y129   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_31_31/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X56Y142   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_15_15/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X56Y142   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_15_15/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X56Y142   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_15_15/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X56Y142   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_15_15/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y55    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y55    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y55    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y55    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y53    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_5_5/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X76Y92    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_22_22/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2   Clkgen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.895ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 Core_cpu/U_EX_MEM/MEM_alu_c_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/data_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 0.952ns (16.962%)  route 4.660ns (83.038%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.799     8.690    Core_cpu/U_EX_MEM/CLK
    SLICE_X61Y39         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDCE (Prop_fdce_C_Q)         0.456     9.146 f  Core_cpu/U_EX_MEM/MEM_alu_c_reg[11]/Q
                         net (fo=582, routed)         1.512    10.659    Core_cpu/U_EX_MEM/MEM_alu_c_reg[31]_0[11]
    SLICE_X67Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.783 f  Core_cpu/U_EX_MEM/CNT0[31]_i_5/O
                         net (fo=2, routed)           0.587    11.370    Core_cpu/U_EX_MEM/CNT0[31]_i_5_n_0
    SLICE_X67Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.494 r  Core_cpu/U_EX_MEM/WB_rd[31]_i_8/O
                         net (fo=4, routed)           0.586    12.080    Core_cpu/U_EX_MEM/WB_rd[31]_i_8_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.204 r  Core_cpu/U_EX_MEM/data[31]_i_2/O
                         net (fo=1, routed)           0.775    12.979    Core_cpu/U_EX_MEM/data[31]_i_2_n_0
    SLICE_X67Y64         LUT2 (Prop_lut2_I0_O)        0.124    13.103 r  Core_cpu/U_EX_MEM/data[31]_i_1/O
                         net (fo=32, routed)          1.200    14.303    Digital_LED_0/E[0]
    SLICE_X67Y84         FDCE                                         r  Digital_LED_0/data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.503    14.979    Digital_LED_0/CLK
    SLICE_X67Y84         FDCE                                         r  Digital_LED_0/data_reg[16]/C
                         clock pessimism              0.181    15.160    
                         clock uncertainty           -0.258    14.902    
    SLICE_X67Y84         FDCE (Setup_fdce_C_CE)      -0.205    14.697    Digital_LED_0/data_reg[16]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                         -14.303    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 Core_cpu/U_EX_MEM/MEM_alu_c_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/data_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 0.952ns (16.962%)  route 4.660ns (83.038%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.799     8.690    Core_cpu/U_EX_MEM/CLK
    SLICE_X61Y39         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDCE (Prop_fdce_C_Q)         0.456     9.146 f  Core_cpu/U_EX_MEM/MEM_alu_c_reg[11]/Q
                         net (fo=582, routed)         1.512    10.659    Core_cpu/U_EX_MEM/MEM_alu_c_reg[31]_0[11]
    SLICE_X67Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.783 f  Core_cpu/U_EX_MEM/CNT0[31]_i_5/O
                         net (fo=2, routed)           0.587    11.370    Core_cpu/U_EX_MEM/CNT0[31]_i_5_n_0
    SLICE_X67Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.494 r  Core_cpu/U_EX_MEM/WB_rd[31]_i_8/O
                         net (fo=4, routed)           0.586    12.080    Core_cpu/U_EX_MEM/WB_rd[31]_i_8_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.204 r  Core_cpu/U_EX_MEM/data[31]_i_2/O
                         net (fo=1, routed)           0.775    12.979    Core_cpu/U_EX_MEM/data[31]_i_2_n_0
    SLICE_X67Y64         LUT2 (Prop_lut2_I0_O)        0.124    13.103 r  Core_cpu/U_EX_MEM/data[31]_i_1/O
                         net (fo=32, routed)          1.200    14.303    Digital_LED_0/E[0]
    SLICE_X67Y84         FDCE                                         r  Digital_LED_0/data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.503    14.979    Digital_LED_0/CLK
    SLICE_X67Y84         FDCE                                         r  Digital_LED_0/data_reg[20]/C
                         clock pessimism              0.181    15.160    
                         clock uncertainty           -0.258    14.902    
    SLICE_X67Y84         FDCE (Setup_fdce_C_CE)      -0.205    14.697    Digital_LED_0/data_reg[20]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                         -14.303    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 Core_cpu/U_EX_MEM/MEM_alu_c_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 0.952ns (16.962%)  route 4.660ns (83.038%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.799     8.690    Core_cpu/U_EX_MEM/CLK
    SLICE_X61Y39         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDCE (Prop_fdce_C_Q)         0.456     9.146 f  Core_cpu/U_EX_MEM/MEM_alu_c_reg[11]/Q
                         net (fo=582, routed)         1.512    10.659    Core_cpu/U_EX_MEM/MEM_alu_c_reg[31]_0[11]
    SLICE_X67Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.783 f  Core_cpu/U_EX_MEM/CNT0[31]_i_5/O
                         net (fo=2, routed)           0.587    11.370    Core_cpu/U_EX_MEM/CNT0[31]_i_5_n_0
    SLICE_X67Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.494 r  Core_cpu/U_EX_MEM/WB_rd[31]_i_8/O
                         net (fo=4, routed)           0.586    12.080    Core_cpu/U_EX_MEM/WB_rd[31]_i_8_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.204 r  Core_cpu/U_EX_MEM/data[31]_i_2/O
                         net (fo=1, routed)           0.775    12.979    Core_cpu/U_EX_MEM/data[31]_i_2_n_0
    SLICE_X67Y64         LUT2 (Prop_lut2_I0_O)        0.124    13.103 r  Core_cpu/U_EX_MEM/data[31]_i_1/O
                         net (fo=32, routed)          1.200    14.303    Digital_LED_0/E[0]
    SLICE_X67Y84         FDCE                                         r  Digital_LED_0/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.503    14.979    Digital_LED_0/CLK
    SLICE_X67Y84         FDCE                                         r  Digital_LED_0/data_reg[3]/C
                         clock pessimism              0.181    15.160    
                         clock uncertainty           -0.258    14.902    
    SLICE_X67Y84         FDCE (Setup_fdce_C_CE)      -0.205    14.697    Digital_LED_0/data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                         -14.303    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 Core_cpu/U_EX_MEM/MEM_alu_c_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 0.952ns (16.962%)  route 4.660ns (83.038%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.799     8.690    Core_cpu/U_EX_MEM/CLK
    SLICE_X61Y39         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDCE (Prop_fdce_C_Q)         0.456     9.146 f  Core_cpu/U_EX_MEM/MEM_alu_c_reg[11]/Q
                         net (fo=582, routed)         1.512    10.659    Core_cpu/U_EX_MEM/MEM_alu_c_reg[31]_0[11]
    SLICE_X67Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.783 f  Core_cpu/U_EX_MEM/CNT0[31]_i_5/O
                         net (fo=2, routed)           0.587    11.370    Core_cpu/U_EX_MEM/CNT0[31]_i_5_n_0
    SLICE_X67Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.494 r  Core_cpu/U_EX_MEM/WB_rd[31]_i_8/O
                         net (fo=4, routed)           0.586    12.080    Core_cpu/U_EX_MEM/WB_rd[31]_i_8_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.204 r  Core_cpu/U_EX_MEM/data[31]_i_2/O
                         net (fo=1, routed)           0.775    12.979    Core_cpu/U_EX_MEM/data[31]_i_2_n_0
    SLICE_X67Y64         LUT2 (Prop_lut2_I0_O)        0.124    13.103 r  Core_cpu/U_EX_MEM/data[31]_i_1/O
                         net (fo=32, routed)          1.200    14.303    Digital_LED_0/E[0]
    SLICE_X67Y84         FDCE                                         r  Digital_LED_0/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.503    14.979    Digital_LED_0/CLK
    SLICE_X67Y84         FDCE                                         r  Digital_LED_0/data_reg[4]/C
                         clock pessimism              0.181    15.160    
                         clock uncertainty           -0.258    14.902    
    SLICE_X67Y84         FDCE (Setup_fdce_C_CE)      -0.205    14.697    Digital_LED_0/data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                         -14.303    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 Core_cpu/U_EX_MEM/MEM_alu_c_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/data_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 0.952ns (16.962%)  route 4.660ns (83.038%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.799     8.690    Core_cpu/U_EX_MEM/CLK
    SLICE_X61Y39         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDCE (Prop_fdce_C_Q)         0.456     9.146 f  Core_cpu/U_EX_MEM/MEM_alu_c_reg[11]/Q
                         net (fo=582, routed)         1.512    10.659    Core_cpu/U_EX_MEM/MEM_alu_c_reg[31]_0[11]
    SLICE_X67Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.783 f  Core_cpu/U_EX_MEM/CNT0[31]_i_5/O
                         net (fo=2, routed)           0.587    11.370    Core_cpu/U_EX_MEM/CNT0[31]_i_5_n_0
    SLICE_X67Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.494 r  Core_cpu/U_EX_MEM/WB_rd[31]_i_8/O
                         net (fo=4, routed)           0.586    12.080    Core_cpu/U_EX_MEM/WB_rd[31]_i_8_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.204 r  Core_cpu/U_EX_MEM/data[31]_i_2/O
                         net (fo=1, routed)           0.775    12.979    Core_cpu/U_EX_MEM/data[31]_i_2_n_0
    SLICE_X67Y64         LUT2 (Prop_lut2_I0_O)        0.124    13.103 r  Core_cpu/U_EX_MEM/data[31]_i_1/O
                         net (fo=32, routed)          1.200    14.303    Digital_LED_0/E[0]
    SLICE_X67Y84         FDCE                                         r  Digital_LED_0/data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.503    14.979    Digital_LED_0/CLK
    SLICE_X67Y84         FDCE                                         r  Digital_LED_0/data_reg[8]/C
                         clock pessimism              0.181    15.160    
                         clock uncertainty           -0.258    14.902    
    SLICE_X67Y84         FDCE (Setup_fdce_C_CE)      -0.205    14.697    Digital_LED_0/data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                         -14.303    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 Core_cpu/U_EX_MEM/MEM_alu_c_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Timer_0/rdata_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.182ns (21.075%)  route 4.426ns (78.925%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -3.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 14.986 - 10.000 ) 
    Source Clock Delay      (SCD):    8.693ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.802     8.693    Core_cpu/U_EX_MEM/CLK
    SLICE_X63Y42         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDCE (Prop_fdce_C_Q)         0.456     9.149 r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[17]/Q
                         net (fo=5, routed)           1.146    10.295    Core_cpu/U_EX_MEM/MEM_alu_c_reg[31]_0[17]
    SLICE_X69Y46         LUT4 (Prop_lut4_I0_O)        0.152    10.447 f  Core_cpu/U_EX_MEM/WB_rd[31]_i_12/O
                         net (fo=5, routed)           0.926    11.373    Core_cpu/U_EX_MEM/WB_rd[31]_i_12_n_0
    SLICE_X72Y54         LUT4 (Prop_lut4_I1_O)        0.326    11.699 r  Core_cpu/U_EX_MEM/WB_rd[28]_i_5/O
                         net (fo=21, routed)          0.681    12.380    Core_cpu/U_EX_MEM/WB_rd[28]_i_5_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.504 r  Core_cpu/U_EX_MEM/WB_rd[28]_i_2/O
                         net (fo=22, routed)          0.882    13.386    Core_cpu/U_EX_MEM/WB_rd[28]_i_2_n_0
    SLICE_X72Y52         LUT2 (Prop_lut2_I0_O)        0.124    13.510 r  Core_cpu/U_EX_MEM/rdata[31]_i_1/O
                         net (fo=32, routed)          0.791    14.302    Timer_0/rdata_reg[31]_1[0]
    SLICE_X69Y52         FDRE                                         r  Timer_0/rdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.510    14.986    Timer_0/CLK
    SLICE_X69Y52         FDRE                                         r  Timer_0/rdata_reg[15]/C
                         clock pessimism              0.181    15.167    
                         clock uncertainty           -0.258    14.909    
    SLICE_X69Y52         FDRE (Setup_fdre_C_CE)      -0.205    14.704    Timer_0/rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 Core_cpu/U_EX_MEM/MEM_alu_c_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Timer_0/rdata_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.182ns (21.075%)  route 4.426ns (78.925%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -3.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 14.986 - 10.000 ) 
    Source Clock Delay      (SCD):    8.693ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.802     8.693    Core_cpu/U_EX_MEM/CLK
    SLICE_X63Y42         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDCE (Prop_fdce_C_Q)         0.456     9.149 r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[17]/Q
                         net (fo=5, routed)           1.146    10.295    Core_cpu/U_EX_MEM/MEM_alu_c_reg[31]_0[17]
    SLICE_X69Y46         LUT4 (Prop_lut4_I0_O)        0.152    10.447 f  Core_cpu/U_EX_MEM/WB_rd[31]_i_12/O
                         net (fo=5, routed)           0.926    11.373    Core_cpu/U_EX_MEM/WB_rd[31]_i_12_n_0
    SLICE_X72Y54         LUT4 (Prop_lut4_I1_O)        0.326    11.699 r  Core_cpu/U_EX_MEM/WB_rd[28]_i_5/O
                         net (fo=21, routed)          0.681    12.380    Core_cpu/U_EX_MEM/WB_rd[28]_i_5_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.504 r  Core_cpu/U_EX_MEM/WB_rd[28]_i_2/O
                         net (fo=22, routed)          0.882    13.386    Core_cpu/U_EX_MEM/WB_rd[28]_i_2_n_0
    SLICE_X72Y52         LUT2 (Prop_lut2_I0_O)        0.124    13.510 r  Core_cpu/U_EX_MEM/rdata[31]_i_1/O
                         net (fo=32, routed)          0.791    14.302    Timer_0/rdata_reg[31]_1[0]
    SLICE_X69Y52         FDRE                                         r  Timer_0/rdata_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.510    14.986    Timer_0/CLK
    SLICE_X69Y52         FDRE                                         r  Timer_0/rdata_reg[18]/C
                         clock pessimism              0.181    15.167    
                         clock uncertainty           -0.258    14.909    
    SLICE_X69Y52         FDRE (Setup_fdre_C_CE)      -0.205    14.704    Timer_0/rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 Core_cpu/U_EX_MEM/MEM_alu_c_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Timer_0/rdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.182ns (21.075%)  route 4.426ns (78.925%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -3.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 14.986 - 10.000 ) 
    Source Clock Delay      (SCD):    8.693ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.802     8.693    Core_cpu/U_EX_MEM/CLK
    SLICE_X63Y42         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDCE (Prop_fdce_C_Q)         0.456     9.149 r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[17]/Q
                         net (fo=5, routed)           1.146    10.295    Core_cpu/U_EX_MEM/MEM_alu_c_reg[31]_0[17]
    SLICE_X69Y46         LUT4 (Prop_lut4_I0_O)        0.152    10.447 f  Core_cpu/U_EX_MEM/WB_rd[31]_i_12/O
                         net (fo=5, routed)           0.926    11.373    Core_cpu/U_EX_MEM/WB_rd[31]_i_12_n_0
    SLICE_X72Y54         LUT4 (Prop_lut4_I1_O)        0.326    11.699 r  Core_cpu/U_EX_MEM/WB_rd[28]_i_5/O
                         net (fo=21, routed)          0.681    12.380    Core_cpu/U_EX_MEM/WB_rd[28]_i_5_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.504 r  Core_cpu/U_EX_MEM/WB_rd[28]_i_2/O
                         net (fo=22, routed)          0.882    13.386    Core_cpu/U_EX_MEM/WB_rd[28]_i_2_n_0
    SLICE_X72Y52         LUT2 (Prop_lut2_I0_O)        0.124    13.510 r  Core_cpu/U_EX_MEM/rdata[31]_i_1/O
                         net (fo=32, routed)          0.791    14.302    Timer_0/rdata_reg[31]_1[0]
    SLICE_X69Y52         FDRE                                         r  Timer_0/rdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.510    14.986    Timer_0/CLK
    SLICE_X69Y52         FDRE                                         r  Timer_0/rdata_reg[2]/C
                         clock pessimism              0.181    15.167    
                         clock uncertainty           -0.258    14.909    
    SLICE_X69Y52         FDRE (Setup_fdre_C_CE)      -0.205    14.704    Timer_0/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 Core_cpu/U_EX_MEM/MEM_alu_c_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Timer_0/rdata_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.182ns (21.075%)  route 4.426ns (78.925%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -3.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 14.986 - 10.000 ) 
    Source Clock Delay      (SCD):    8.693ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.802     8.693    Core_cpu/U_EX_MEM/CLK
    SLICE_X63Y42         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDCE (Prop_fdce_C_Q)         0.456     9.149 r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[17]/Q
                         net (fo=5, routed)           1.146    10.295    Core_cpu/U_EX_MEM/MEM_alu_c_reg[31]_0[17]
    SLICE_X69Y46         LUT4 (Prop_lut4_I0_O)        0.152    10.447 f  Core_cpu/U_EX_MEM/WB_rd[31]_i_12/O
                         net (fo=5, routed)           0.926    11.373    Core_cpu/U_EX_MEM/WB_rd[31]_i_12_n_0
    SLICE_X72Y54         LUT4 (Prop_lut4_I1_O)        0.326    11.699 r  Core_cpu/U_EX_MEM/WB_rd[28]_i_5/O
                         net (fo=21, routed)          0.681    12.380    Core_cpu/U_EX_MEM/WB_rd[28]_i_5_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.504 r  Core_cpu/U_EX_MEM/WB_rd[28]_i_2/O
                         net (fo=22, routed)          0.882    13.386    Core_cpu/U_EX_MEM/WB_rd[28]_i_2_n_0
    SLICE_X72Y52         LUT2 (Prop_lut2_I0_O)        0.124    13.510 r  Core_cpu/U_EX_MEM/rdata[31]_i_1/O
                         net (fo=32, routed)          0.791    14.302    Timer_0/rdata_reg[31]_1[0]
    SLICE_X69Y52         FDRE                                         r  Timer_0/rdata_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.510    14.986    Timer_0/CLK
    SLICE_X69Y52         FDRE                                         r  Timer_0/rdata_reg[30]/C
                         clock pessimism              0.181    15.167    
                         clock uncertainty           -0.258    14.909    
    SLICE_X69Y52         FDRE (Setup_fdre_C_CE)      -0.205    14.704    Timer_0/rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 Core_cpu/U_EX_MEM/MEM_alu_c_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/data_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 0.952ns (16.996%)  route 4.649ns (83.004%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -3.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.799     8.690    Core_cpu/U_EX_MEM/CLK
    SLICE_X61Y39         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDCE (Prop_fdce_C_Q)         0.456     9.146 f  Core_cpu/U_EX_MEM/MEM_alu_c_reg[11]/Q
                         net (fo=582, routed)         1.512    10.659    Core_cpu/U_EX_MEM/MEM_alu_c_reg[31]_0[11]
    SLICE_X67Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.783 f  Core_cpu/U_EX_MEM/CNT0[31]_i_5/O
                         net (fo=2, routed)           0.587    11.370    Core_cpu/U_EX_MEM/CNT0[31]_i_5_n_0
    SLICE_X67Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.494 r  Core_cpu/U_EX_MEM/WB_rd[31]_i_8/O
                         net (fo=4, routed)           0.586    12.080    Core_cpu/U_EX_MEM/WB_rd[31]_i_8_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.204 r  Core_cpu/U_EX_MEM/data[31]_i_2/O
                         net (fo=1, routed)           0.775    12.979    Core_cpu/U_EX_MEM/data[31]_i_2_n_0
    SLICE_X67Y64         LUT2 (Prop_lut2_I0_O)        0.124    13.103 r  Core_cpu/U_EX_MEM/data[31]_i_1/O
                         net (fo=32, routed)          1.189    14.291    Digital_LED_0/E[0]
    SLICE_X67Y85         FDCE                                         r  Digital_LED_0/data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.504    14.980    Digital_LED_0/CLK
    SLICE_X67Y85         FDCE                                         r  Digital_LED_0/data_reg[12]/C
                         clock pessimism              0.181    15.161    
                         clock uncertainty           -0.258    14.903    
    SLICE_X67Y85         FDCE (Setup_fdce_C_CE)      -0.205    14.698    Digital_LED_0/data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -14.291    
  -------------------------------------------------------------------
                         slack                                  0.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Timer_0/CNT0_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.192ns (57.484%)  route 0.142ns (42.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.633     2.743    Core_cpu/U_EX_MEM/CLK
    SLICE_X69Y49         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y49         FDCE (Prop_fdce_C_Q)         0.141     2.884 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[8]/Q
                         net (fo=260, routed)         0.142     3.026    Core_cpu/U_EX_MEM/Bus_wdata[8]
    SLICE_X71Y50         LUT3 (Prop_lut3_I2_O)        0.051     3.077 r  Core_cpu/U_EX_MEM/CNT0[8]_i_1/O
                         net (fo=1, routed)           0.000     3.077    Timer_0/CNT0_reg[31]_0[8]
    SLICE_X71Y50         FDCE                                         r  Timer_0/CNT0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.839     2.063    Timer_0/CLK
    SLICE_X71Y50         FDCE                                         r  Timer_0/CNT0_reg[8]/C
                         clock pessimism             -0.246     1.817    
                         clock uncertainty            0.258     2.075    
    SLICE_X71Y50         FDCE (Hold_fdce_C_D)         0.107     2.182    Timer_0/CNT0_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Timer_0/CNT0_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.195%)  route 0.277ns (59.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.567     2.677    Core_cpu/U_EX_MEM/CLK
    SLICE_X65Y50         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDCE (Prop_fdce_C_Q)         0.141     2.818 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[18]/Q
                         net (fo=260, routed)         0.277     3.094    Core_cpu/U_EX_MEM/Bus_wdata[18]
    SLICE_X68Y51         LUT3 (Prop_lut3_I2_O)        0.045     3.139 r  Core_cpu/U_EX_MEM/CNT0[18]_i_1/O
                         net (fo=1, routed)           0.000     3.139    Timer_0/CNT0_reg[31]_0[18]
    SLICE_X68Y51         FDCE                                         r  Timer_0/CNT0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.839     2.063    Timer_0/CLK
    SLICE_X68Y51         FDCE                                         r  Timer_0/CNT0_reg[18]/C
                         clock pessimism             -0.246     1.817    
                         clock uncertainty            0.258     2.075    
    SLICE_X68Y51         FDCE (Hold_fdce_C_D)         0.091     2.166    Timer_0/CNT0_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Timer_0/FRE_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.033%)  route 0.345ns (70.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.567     2.677    Core_cpu/U_EX_MEM/CLK
    SLICE_X65Y50         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDCE (Prop_fdce_C_Q)         0.141     2.818 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[18]/Q
                         net (fo=260, routed)         0.345     3.162    Timer_0/D[18]
    SLICE_X67Y63         FDCE                                         r  Timer_0/FRE_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.833     2.057    Timer_0/CLK
    SLICE_X67Y63         FDCE                                         r  Timer_0/FRE_reg[18]/C
                         clock pessimism             -0.246     1.811    
                         clock uncertainty            0.258     2.069    
    SLICE_X67Y63         FDCE (Hold_fdce_C_D)         0.075     2.144    Timer_0/FRE_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Timer_0/CNT0_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.185ns (35.126%)  route 0.342ns (64.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    2.676ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.566     2.676    Core_cpu/U_EX_MEM/CLK
    SLICE_X65Y53         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDCE (Prop_fdce_C_Q)         0.141     2.817 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[28]/Q
                         net (fo=259, routed)         0.342     3.158    Core_cpu/U_EX_MEM/Bus_wdata[28]
    SLICE_X71Y53         LUT3 (Prop_lut3_I2_O)        0.044     3.202 r  Core_cpu/U_EX_MEM/CNT0[28]_i_1/O
                         net (fo=1, routed)           0.000     3.202    Timer_0/CNT0_reg[31]_0[28]
    SLICE_X71Y53         FDCE                                         r  Timer_0/CNT0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.838     2.062    Timer_0/CLK
    SLICE_X71Y53         FDCE                                         r  Timer_0/CNT0_reg[28]/C
                         clock pessimism             -0.246     1.816    
                         clock uncertainty            0.258     2.074    
    SLICE_X71Y53         FDCE (Hold_fdce_C_D)         0.107     2.181    Timer_0/CNT0_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Timer_0/CNT0_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.548%)  route 0.337ns (64.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.567     2.677    Core_cpu/U_EX_MEM/CLK
    SLICE_X65Y50         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDCE (Prop_fdce_C_Q)         0.141     2.818 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[12]/Q
                         net (fo=260, routed)         0.337     3.155    Core_cpu/U_EX_MEM/Bus_wdata[12]
    SLICE_X71Y50         LUT3 (Prop_lut3_I2_O)        0.045     3.200 r  Core_cpu/U_EX_MEM/CNT0[12]_i_1/O
                         net (fo=1, routed)           0.000     3.200    Timer_0/CNT0_reg[31]_0[12]
    SLICE_X71Y50         FDCE                                         r  Timer_0/CNT0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.839     2.063    Timer_0/CLK
    SLICE_X71Y50         FDCE                                         r  Timer_0/CNT0_reg[12]/C
                         clock pessimism             -0.246     1.817    
                         clock uncertainty            0.258     2.075    
    SLICE_X71Y50         FDCE (Hold_fdce_C_D)         0.091     2.166    Timer_0/CNT0_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Timer_0/CNT0_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.226ns (48.956%)  route 0.236ns (51.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.633     2.743    Core_cpu/U_EX_MEM/CLK
    SLICE_X67Y49         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDCE (Prop_fdce_C_Q)         0.128     2.871 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[30]/Q
                         net (fo=259, routed)         0.236     3.107    Core_cpu/U_EX_MEM/Bus_wdata[30]
    SLICE_X68Y52         LUT3 (Prop_lut3_I2_O)        0.098     3.205 r  Core_cpu/U_EX_MEM/CNT0[30]_i_1/O
                         net (fo=1, routed)           0.000     3.205    Timer_0/CNT0_reg[31]_0[30]
    SLICE_X68Y52         FDCE                                         r  Timer_0/CNT0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.839     2.063    Timer_0/CLK
    SLICE_X68Y52         FDCE                                         r  Timer_0/CNT0_reg[30]/C
                         clock pessimism             -0.246     1.817    
                         clock uncertainty            0.258     2.075    
    SLICE_X68Y52         FDCE (Hold_fdce_C_D)         0.092     2.167    Timer_0/CNT0_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           3.205    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Timer_0/CNT0_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.594%)  route 0.352ns (65.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.567     2.677    Core_cpu/U_EX_MEM/CLK
    SLICE_X67Y50         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDCE (Prop_fdce_C_Q)         0.141     2.818 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[31]/Q
                         net (fo=259, routed)         0.352     3.169    Core_cpu/U_EX_MEM/Bus_wdata[31]
    SLICE_X68Y53         LUT3 (Prop_lut3_I2_O)        0.045     3.214 r  Core_cpu/U_EX_MEM/CNT0[31]_i_2/O
                         net (fo=1, routed)           0.000     3.214    Timer_0/CNT0_reg[31]_0[31]
    SLICE_X68Y53         FDCE                                         r  Timer_0/CNT0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.838     2.062    Timer_0/CLK
    SLICE_X68Y53         FDCE                                         r  Timer_0/CNT0_reg[31]/C
                         clock pessimism             -0.246     1.816    
                         clock uncertainty            0.258     2.074    
    SLICE_X68Y53         FDCE (Hold_fdce_C_D)         0.092     2.166    Timer_0/CNT0_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           3.214    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Timer_0/CNT0_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.183ns (36.846%)  route 0.314ns (63.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.633     2.743    Core_cpu/U_EX_MEM/CLK
    SLICE_X68Y48         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y48         FDCE (Prop_fdce_C_Q)         0.141     2.884 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[29]/Q
                         net (fo=259, routed)         0.314     3.198    Core_cpu/U_EX_MEM/Bus_wdata[29]
    SLICE_X71Y53         LUT3 (Prop_lut3_I2_O)        0.042     3.240 r  Core_cpu/U_EX_MEM/CNT0[29]_i_1/O
                         net (fo=1, routed)           0.000     3.240    Timer_0/CNT0_reg[31]_0[29]
    SLICE_X71Y53         FDCE                                         r  Timer_0/CNT0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.838     2.062    Timer_0/CLK
    SLICE_X71Y53         FDCE                                         r  Timer_0/CNT0_reg[29]/C
                         clock pessimism             -0.246     1.816    
                         clock uncertainty            0.258     2.074    
    SLICE_X71Y53         FDCE (Hold_fdce_C_D)         0.107     2.181    Timer_0/CNT0_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Timer_0/CNT0_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.184ns (31.950%)  route 0.392ns (68.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    2.676ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.566     2.676    Core_cpu/U_EX_MEM/CLK
    SLICE_X65Y53         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDCE (Prop_fdce_C_Q)         0.141     2.817 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[27]/Q
                         net (fo=259, routed)         0.392     3.208    Core_cpu/U_EX_MEM/Bus_wdata[27]
    SLICE_X71Y53         LUT3 (Prop_lut3_I2_O)        0.043     3.251 r  Core_cpu/U_EX_MEM/CNT0[27]_i_1/O
                         net (fo=1, routed)           0.000     3.251    Timer_0/CNT0_reg[31]_0[27]
    SLICE_X71Y53         FDCE                                         r  Timer_0/CNT0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.838     2.062    Timer_0/CLK
    SLICE_X71Y53         FDCE                                         r  Timer_0/CNT0_reg[27]/C
                         clock pessimism             -0.246     1.816    
                         clock uncertainty            0.258     2.074    
    SLICE_X71Y53         FDCE (Hold_fdce_C_D)         0.107     2.181    Timer_0/CNT0_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Timer_0/CNT0_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.226ns (39.138%)  route 0.351ns (60.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.567     2.677    Core_cpu/U_EX_MEM/CLK
    SLICE_X67Y52         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDCE (Prop_fdce_C_Q)         0.128     2.805 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[26]/Q
                         net (fo=259, routed)         0.351     3.156    Core_cpu/U_EX_MEM/Bus_wdata[26]
    SLICE_X68Y53         LUT3 (Prop_lut3_I2_O)        0.098     3.254 r  Core_cpu/U_EX_MEM/CNT0[26]_i_1/O
                         net (fo=1, routed)           0.000     3.254    Timer_0/CNT0_reg[31]_0[26]
    SLICE_X68Y53         FDCE                                         r  Timer_0/CNT0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.838     2.062    Timer_0/CLK
    SLICE_X68Y53         FDCE                                         r  Timer_0/CNT0_reg[26]/C
                         clock pessimism             -0.246     1.816    
                         clock uncertainty            0.258     2.074    
    SLICE_X68Y53         FDCE (Hold_fdce_C_D)         0.107     2.181    Timer_0/CNT0_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  1.073    





---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        4.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 Switch_0/rdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@20.000ns - fpga_clk rise@10.000ns)
  Data Path Delay:        7.830ns  (logic 0.952ns (12.158%)  route 6.878ns (87.842%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.018ns = ( 28.018 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 15.369 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    11.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    13.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.712    15.369    Switch_0/CLK
    SLICE_X73Y58         FDCE                                         r  Switch_0/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y58         FDCE (Prop_fdce_C_Q)         0.456    15.825 r  Switch_0/rdata_reg[2]/Q
                         net (fo=2, routed)           2.290    18.115    Core_cpu/U_EX_MEM/WB_rd_reg[23][2]
    SLICE_X67Y53         LUT5 (Prop_lut5_I1_O)        0.124    18.239 r  Core_cpu/U_EX_MEM/EX_rD1[2]_i_8/O
                         net (fo=1, routed)           1.528    19.767    Core_cpu/U_EX_MEM/EX_rD1[2]_i_8_n_0
    SLICE_X67Y52         LUT6 (Prop_lut6_I2_O)        0.124    19.891 r  Core_cpu/U_EX_MEM/EX_rD1[2]_i_6/O
                         net (fo=1, routed)           1.740    21.630    Core_cpu/U_EX_MEM/EX_rD1[2]_i_6_n_0
    SLICE_X71Y40         LUT6 (Prop_lut6_I3_O)        0.124    21.754 r  Core_cpu/U_EX_MEM/EX_rD1[2]_i_4/O
                         net (fo=2, routed)           1.321    23.075    Core_cpu/U_ID_EX/EX_rD2_reg[2]_1
    SLICE_X71Y40         LUT6 (Prop_lut6_I4_O)        0.124    23.199 r  Core_cpu/U_ID_EX/EX_rD2[2]_i_1/O
                         net (fo=1, routed)           0.000    23.199    Core_cpu/U_ID_EX/EX_rD2[2]_i_1_n_0
    SLICE_X71Y40         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    25.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.672    28.018    Core_cpu/U_ID_EX/CLK
    SLICE_X71Y40         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[2]/C
                         clock pessimism              0.181    28.199    
                         clock uncertainty           -0.258    27.941    
    SLICE_X71Y40         FDCE (Setup_fdce_C_D)        0.031    27.972    Core_cpu/U_ID_EX/EX_rD2_reg[2]
  -------------------------------------------------------------------
                         required time                         27.972    
                         arrival time                         -23.199    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 Switch_0/rdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@20.000ns - fpga_clk rise@10.000ns)
  Data Path Delay:        7.806ns  (logic 0.952ns (12.196%)  route 6.854ns (87.804%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.018ns = ( 28.018 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 15.369 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    11.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    13.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.712    15.369    Switch_0/CLK
    SLICE_X73Y58         FDCE                                         r  Switch_0/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y58         FDCE (Prop_fdce_C_Q)         0.456    15.825 r  Switch_0/rdata_reg[2]/Q
                         net (fo=2, routed)           2.290    18.115    Core_cpu/U_EX_MEM/WB_rd_reg[23][2]
    SLICE_X67Y53         LUT5 (Prop_lut5_I1_O)        0.124    18.239 r  Core_cpu/U_EX_MEM/EX_rD1[2]_i_8/O
                         net (fo=1, routed)           1.528    19.767    Core_cpu/U_EX_MEM/EX_rD1[2]_i_8_n_0
    SLICE_X67Y52         LUT6 (Prop_lut6_I2_O)        0.124    19.891 r  Core_cpu/U_EX_MEM/EX_rD1[2]_i_6/O
                         net (fo=1, routed)           1.740    21.630    Core_cpu/U_EX_MEM/EX_rD1[2]_i_6_n_0
    SLICE_X71Y40         LUT6 (Prop_lut6_I3_O)        0.124    21.754 r  Core_cpu/U_EX_MEM/EX_rD1[2]_i_4/O
                         net (fo=2, routed)           1.296    23.050    Core_cpu/U_ID_EX/EX_rD2_reg[2]_1
    SLICE_X71Y40         LUT6 (Prop_lut6_I4_O)        0.124    23.174 r  Core_cpu/U_ID_EX/EX_rD1[2]_i_1/O
                         net (fo=1, routed)           0.000    23.174    Core_cpu/U_ID_EX/EX_rD1[2]_i_1_n_0
    SLICE_X71Y40         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    25.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.672    28.018    Core_cpu/U_ID_EX/CLK
    SLICE_X71Y40         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[2]/C
                         clock pessimism              0.181    28.199    
                         clock uncertainty           -0.258    27.941    
    SLICE_X71Y40         FDCE (Setup_fdce_C_D)        0.029    27.970    Core_cpu/U_ID_EX/EX_rD1_reg[2]
  -------------------------------------------------------------------
                         required time                         27.970    
                         arrival time                         -23.174    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 Switch_0/rdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@20.000ns - fpga_clk rise@10.000ns)
  Data Path Delay:        7.748ns  (logic 1.188ns (15.333%)  route 6.560ns (84.667%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.065ns = ( 28.065 - 20.000 ) 
    Source Clock Delay      (SCD):    5.288ns = ( 15.288 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    11.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    13.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.631    15.288    Switch_0/CLK
    SLICE_X67Y55         FDCE                                         r  Switch_0/rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.456    15.744 r  Switch_0/rdata_reg[4]/Q
                         net (fo=2, routed)           1.808    17.552    Core_cpu/U_EX_MEM/WB_rd_reg[23][4]
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.152    17.704 r  Core_cpu/U_EX_MEM/EX_rD1[4]_i_10/O
                         net (fo=1, routed)           1.306    19.009    Core_cpu/U_EX_MEM/EX_rD1[4]_i_10_n_0
    SLICE_X71Y53         LUT6 (Prop_lut6_I2_O)        0.332    19.341 r  Core_cpu/U_EX_MEM/EX_rD1[4]_i_8/O
                         net (fo=1, routed)           1.735    21.076    Core_cpu/U_EX_MEM/EX_rD1[4]_i_8_n_0
    SLICE_X73Y39         LUT6 (Prop_lut6_I4_O)        0.124    21.200 r  Core_cpu/U_EX_MEM/EX_rD1[4]_i_4/O
                         net (fo=2, routed)           1.712    22.912    Core_cpu/U_ID_EX/EX_rD2_reg[4]_1
    SLICE_X73Y35         LUT6 (Prop_lut6_I4_O)        0.124    23.036 r  Core_cpu/U_ID_EX/EX_rD1[4]_i_1/O
                         net (fo=1, routed)           0.000    23.036    Core_cpu/U_ID_EX/EX_rD1[4]_i_1_n_0
    SLICE_X73Y35         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    25.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.719    28.065    Core_cpu/U_ID_EX/CLK
    SLICE_X73Y35         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[4]/C
                         clock pessimism              0.181    28.246    
                         clock uncertainty           -0.258    27.988    
    SLICE_X73Y35         FDCE (Setup_fdce_C_D)        0.029    28.017    Core_cpu/U_ID_EX/EX_rD1_reg[4]
  -------------------------------------------------------------------
                         required time                         28.017    
                         arrival time                         -23.036    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 Switch_0/rdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@20.000ns - fpga_clk rise@10.000ns)
  Data Path Delay:        7.492ns  (logic 0.952ns (12.706%)  route 6.540ns (87.294%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.016ns = ( 28.016 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns = ( 15.372 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    11.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    13.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.715    15.372    Switch_0/CLK
    SLICE_X77Y56         FDCE                                         r  Switch_0/rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y56         FDCE (Prop_fdce_C_Q)         0.456    15.828 r  Switch_0/rdata_reg[1]/Q
                         net (fo=2, routed)           1.839    17.667    Core_cpu/U_EX_MEM/WB_rd_reg[23][1]
    SLICE_X77Y54         LUT5 (Prop_lut5_I0_O)        0.124    17.791 r  Core_cpu/U_EX_MEM/EX_rD1[1]_i_8/O
                         net (fo=1, routed)           1.536    19.327    Core_cpu/U_EX_MEM/EX_rD1[1]_i_8_n_0
    SLICE_X72Y53         LUT6 (Prop_lut6_I0_O)        0.124    19.451 r  Core_cpu/U_EX_MEM/EX_rD1[1]_i_6/O
                         net (fo=1, routed)           1.876    21.327    Core_cpu/U_EX_MEM/EX_rD1[1]_i_6_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I3_O)        0.124    21.451 r  Core_cpu/U_EX_MEM/EX_rD1[1]_i_4/O
                         net (fo=2, routed)           1.289    22.740    Core_cpu/U_ID_EX/EX_rD2_reg[1]_1
    SLICE_X68Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.864 r  Core_cpu/U_ID_EX/EX_rD1[1]_i_1/O
                         net (fo=1, routed)           0.000    22.864    Core_cpu/U_ID_EX/EX_rD1[1]_i_1_n_0
    SLICE_X68Y37         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    25.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.670    28.016    Core_cpu/U_ID_EX/CLK
    SLICE_X68Y37         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[1]/C
                         clock pessimism              0.181    28.197    
                         clock uncertainty           -0.258    27.939    
    SLICE_X68Y37         FDCE (Setup_fdce_C_D)        0.029    27.968    Core_cpu/U_ID_EX/EX_rD1_reg[1]
  -------------------------------------------------------------------
                         required time                         27.968    
                         arrival time                         -22.864    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 Switch_0/rdata_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@20.000ns - fpga_clk rise@10.000ns)
  Data Path Delay:        7.542ns  (logic 0.952ns (12.623%)  route 6.590ns (87.377%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.067ns = ( 28.067 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 15.369 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    11.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    13.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.712    15.369    Switch_0/CLK
    SLICE_X72Y58         FDCE                                         r  Switch_0/rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y58         FDCE (Prop_fdce_C_Q)         0.456    15.825 r  Switch_0/rdata_reg[3]/Q
                         net (fo=2, routed)           1.946    17.770    Core_cpu/U_EX_MEM/WB_rd_reg[23][3]
    SLICE_X72Y57         LUT5 (Prop_lut5_I0_O)        0.124    17.894 r  Core_cpu/U_EX_MEM/EX_rD1[3]_i_12/O
                         net (fo=1, routed)           1.465    19.359    Core_cpu/U_EX_MEM/EX_rD1[3]_i_12_n_0
    SLICE_X72Y56         LUT6 (Prop_lut6_I0_O)        0.124    19.483 r  Core_cpu/U_EX_MEM/EX_rD1[3]_i_6/O
                         net (fo=1, routed)           1.711    21.194    Core_cpu/U_EX_MEM/EX_rD1[3]_i_6_n_0
    SLICE_X72Y38         LUT6 (Prop_lut6_I0_O)        0.124    21.318 r  Core_cpu/U_EX_MEM/EX_rD1[3]_i_3/O
                         net (fo=2, routed)           1.469    22.787    Core_cpu/U_ID_EX/EX_rD2_reg[3]_0
    SLICE_X72Y38         LUT6 (Prop_lut6_I1_O)        0.124    22.911 r  Core_cpu/U_ID_EX/EX_rD2[3]_i_1/O
                         net (fo=1, routed)           0.000    22.911    Core_cpu/U_ID_EX/EX_rD2[3]_i_1_n_0
    SLICE_X72Y38         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    25.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.721    28.067    Core_cpu/U_ID_EX/CLK
    SLICE_X72Y38         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[3]/C
                         clock pessimism              0.181    28.248    
                         clock uncertainty           -0.258    27.990    
    SLICE_X72Y38         FDCE (Setup_fdce_C_D)        0.031    28.021    Core_cpu/U_ID_EX/EX_rD2_reg[3]
  -------------------------------------------------------------------
                         required time                         28.021    
                         arrival time                         -22.911    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 Switch_0/rdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@20.000ns - fpga_clk rise@10.000ns)
  Data Path Delay:        7.484ns  (logic 0.952ns (12.720%)  route 6.532ns (87.280%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.016ns = ( 28.016 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns = ( 15.372 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    11.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    13.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.715    15.372    Switch_0/CLK
    SLICE_X77Y56         FDCE                                         r  Switch_0/rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y56         FDCE (Prop_fdce_C_Q)         0.456    15.828 r  Switch_0/rdata_reg[1]/Q
                         net (fo=2, routed)           1.839    17.667    Core_cpu/U_EX_MEM/WB_rd_reg[23][1]
    SLICE_X77Y54         LUT5 (Prop_lut5_I0_O)        0.124    17.791 r  Core_cpu/U_EX_MEM/EX_rD1[1]_i_8/O
                         net (fo=1, routed)           1.536    19.327    Core_cpu/U_EX_MEM/EX_rD1[1]_i_8_n_0
    SLICE_X72Y53         LUT6 (Prop_lut6_I0_O)        0.124    19.451 r  Core_cpu/U_EX_MEM/EX_rD1[1]_i_6/O
                         net (fo=1, routed)           1.876    21.327    Core_cpu/U_EX_MEM/EX_rD1[1]_i_6_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I3_O)        0.124    21.451 r  Core_cpu/U_EX_MEM/EX_rD1[1]_i_4/O
                         net (fo=2, routed)           1.281    22.732    Core_cpu/U_ID_EX/EX_rD2_reg[1]_1
    SLICE_X68Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.856 r  Core_cpu/U_ID_EX/EX_rD2[1]_i_1/O
                         net (fo=1, routed)           0.000    22.856    Core_cpu/U_ID_EX/EX_rD2[1]_i_1_n_0
    SLICE_X68Y37         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    25.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.670    28.016    Core_cpu/U_ID_EX/CLK
    SLICE_X68Y37         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[1]/C
                         clock pessimism              0.181    28.197    
                         clock uncertainty           -0.258    27.939    
    SLICE_X68Y37         FDCE (Setup_fdce_C_D)        0.031    27.970    Core_cpu/U_ID_EX/EX_rD2_reg[1]
  -------------------------------------------------------------------
                         required time                         27.970    
                         arrival time                         -22.856    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 Switch_0/rdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@20.000ns - fpga_clk rise@10.000ns)
  Data Path Delay:        7.538ns  (logic 1.188ns (15.760%)  route 6.350ns (84.240%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.065ns = ( 28.065 - 20.000 ) 
    Source Clock Delay      (SCD):    5.288ns = ( 15.288 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    11.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    13.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.631    15.288    Switch_0/CLK
    SLICE_X67Y55         FDCE                                         r  Switch_0/rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.456    15.744 r  Switch_0/rdata_reg[4]/Q
                         net (fo=2, routed)           1.808    17.552    Core_cpu/U_EX_MEM/WB_rd_reg[23][4]
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.152    17.704 r  Core_cpu/U_EX_MEM/EX_rD1[4]_i_10/O
                         net (fo=1, routed)           1.306    19.009    Core_cpu/U_EX_MEM/EX_rD1[4]_i_10_n_0
    SLICE_X71Y53         LUT6 (Prop_lut6_I2_O)        0.332    19.341 r  Core_cpu/U_EX_MEM/EX_rD1[4]_i_8/O
                         net (fo=1, routed)           1.735    21.076    Core_cpu/U_EX_MEM/EX_rD1[4]_i_8_n_0
    SLICE_X73Y39         LUT6 (Prop_lut6_I4_O)        0.124    21.200 r  Core_cpu/U_EX_MEM/EX_rD1[4]_i_4/O
                         net (fo=2, routed)           1.502    22.702    Core_cpu/U_ID_EX/EX_rD2_reg[4]_1
    SLICE_X73Y35         LUT6 (Prop_lut6_I4_O)        0.124    22.826 r  Core_cpu/U_ID_EX/EX_rD2[4]_i_1/O
                         net (fo=1, routed)           0.000    22.826    Core_cpu/U_ID_EX/EX_rD2[4]_i_1_n_0
    SLICE_X73Y35         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    25.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.719    28.065    Core_cpu/U_ID_EX/CLK
    SLICE_X73Y35         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[4]/C
                         clock pessimism              0.181    28.246    
                         clock uncertainty           -0.258    27.988    
    SLICE_X73Y35         FDCE (Setup_fdce_C_D)        0.031    28.019    Core_cpu/U_ID_EX/EX_rD2_reg[4]
  -------------------------------------------------------------------
                         required time                         28.019    
                         arrival time                         -22.826    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 Switch_0/rdata_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@20.000ns - fpga_clk rise@10.000ns)
  Data Path Delay:        7.391ns  (logic 0.952ns (12.881%)  route 6.439ns (87.119%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.067ns = ( 28.067 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 15.369 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    11.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    13.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.712    15.369    Switch_0/CLK
    SLICE_X72Y58         FDCE                                         r  Switch_0/rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y58         FDCE (Prop_fdce_C_Q)         0.456    15.825 r  Switch_0/rdata_reg[3]/Q
                         net (fo=2, routed)           1.946    17.770    Core_cpu/U_EX_MEM/WB_rd_reg[23][3]
    SLICE_X72Y57         LUT5 (Prop_lut5_I0_O)        0.124    17.894 r  Core_cpu/U_EX_MEM/EX_rD1[3]_i_12/O
                         net (fo=1, routed)           1.465    19.359    Core_cpu/U_EX_MEM/EX_rD1[3]_i_12_n_0
    SLICE_X72Y56         LUT6 (Prop_lut6_I0_O)        0.124    19.483 r  Core_cpu/U_EX_MEM/EX_rD1[3]_i_6/O
                         net (fo=1, routed)           1.711    21.194    Core_cpu/U_EX_MEM/EX_rD1[3]_i_6_n_0
    SLICE_X72Y38         LUT6 (Prop_lut6_I0_O)        0.124    21.318 r  Core_cpu/U_EX_MEM/EX_rD1[3]_i_3/O
                         net (fo=2, routed)           1.318    22.636    Core_cpu/U_ID_EX/EX_rD2_reg[3]_0
    SLICE_X72Y38         LUT6 (Prop_lut6_I2_O)        0.124    22.760 r  Core_cpu/U_ID_EX/EX_rD1[3]_i_1/O
                         net (fo=1, routed)           0.000    22.760    Core_cpu/U_ID_EX/EX_rD1[3]_i_1_n_0
    SLICE_X72Y38         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    25.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.721    28.067    Core_cpu/U_ID_EX/CLK
    SLICE_X72Y38         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[3]/C
                         clock pessimism              0.181    28.248    
                         clock uncertainty           -0.258    27.990    
    SLICE_X72Y38         FDCE (Setup_fdce_C_D)        0.029    28.019    Core_cpu/U_ID_EX/EX_rD1_reg[3]
  -------------------------------------------------------------------
                         required time                         28.019    
                         arrival time                         -22.760    
  -------------------------------------------------------------------
                         slack                                  5.259    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 Switch_0/rdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_MEM_WB/WB_rd_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@20.000ns - fpga_clk rise@10.000ns)
  Data Path Delay:        7.204ns  (logic 0.704ns (9.773%)  route 6.500ns (90.227%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.055ns = ( 28.055 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 15.369 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    11.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    13.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.712    15.369    Switch_0/CLK
    SLICE_X73Y58         FDCE                                         r  Switch_0/rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y58         FDCE (Prop_fdce_C_Q)         0.456    15.825 r  Switch_0/rdata_reg[6]/Q
                         net (fo=1, routed)           1.502    17.326    Core_cpu/U_EX_MEM/WB_rd_reg[23][6]
    SLICE_X73Y58         LUT5 (Prop_lut5_I2_O)        0.124    17.450 r  Core_cpu/U_EX_MEM/WB_rd[6]_i_2/O
                         net (fo=1, routed)           1.526    18.976    Core_cpu/U_EX_MEM/WB_rd[6]_i_2_n_0
    SLICE_X73Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.100 r  Core_cpu/U_EX_MEM/WB_rd[6]_i_1/O
                         net (fo=2, routed)           3.472    22.573    Core_cpu/U_MEM_WB/WB_rd_reg[31]_1[6]
    SLICE_X75Y27         FDCE                                         r  Core_cpu/U_MEM_WB/WB_rd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    25.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.709    28.055    Core_cpu/U_MEM_WB/CLK
    SLICE_X75Y27         FDCE                                         r  Core_cpu/U_MEM_WB/WB_rd_reg[6]/C
                         clock pessimism              0.181    28.236    
                         clock uncertainty           -0.258    27.978    
    SLICE_X75Y27         FDCE (Setup_fdce_C_D)       -0.058    27.920    Core_cpu/U_MEM_WB/WB_rd_reg[6]
  -------------------------------------------------------------------
                         required time                         27.920    
                         arrival time                         -22.573    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 Switch_0/rdata_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@20.000ns - fpga_clk rise@10.000ns)
  Data Path Delay:        7.296ns  (logic 0.952ns (13.048%)  route 6.344ns (86.952%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.066ns = ( 28.066 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 15.369 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    11.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    13.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.712    15.369    Switch_0/CLK
    SLICE_X72Y58         FDCE                                         r  Switch_0/rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y58         FDCE (Prop_fdce_C_Q)         0.456    15.825 r  Switch_0/rdata_reg[13]/Q
                         net (fo=1, routed)           1.643    17.468    Core_cpu/U_EX_MEM/WB_rd_reg[23][13]
    SLICE_X72Y58         LUT5 (Prop_lut5_I1_O)        0.124    17.592 r  Core_cpu/U_EX_MEM/WB_rd[13]_i_2/O
                         net (fo=1, routed)           1.256    18.849    Core_cpu/U_EX_MEM/WB_rd[13]_i_2_n_0
    SLICE_X73Y53         LUT6 (Prop_lut6_I5_O)        0.124    18.973 r  Core_cpu/U_EX_MEM/WB_rd[13]_i_1/O
                         net (fo=3, routed)           1.936    20.908    Core_cpu/U_EX_MEM/D[13]
    SLICE_X75Y38         LUT6 (Prop_lut6_I1_O)        0.124    21.032 r  Core_cpu/U_EX_MEM/EX_rD1[13]_i_2/O
                         net (fo=1, routed)           1.509    22.541    Core_cpu/U_IF_ID/EX_rD1_reg[13]_0
    SLICE_X75Y38         LUT6 (Prop_lut6_I1_O)        0.124    22.665 r  Core_cpu/U_IF_ID/EX_rD1[13]_i_1/O
                         net (fo=1, routed)           0.000    22.665    Core_cpu/U_ID_EX/EX_rD1_reg[31]_1[5]
    SLICE_X75Y38         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    25.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        1.720    28.066    Core_cpu/U_ID_EX/CLK
    SLICE_X75Y38         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[13]/C
                         clock pessimism              0.181    28.247    
                         clock uncertainty           -0.258    27.989    
    SLICE_X75Y38         FDCE (Setup_fdce_C_D)        0.029    28.018    Core_cpu/U_ID_EX/EX_rD1_reg[13]
  -------------------------------------------------------------------
                         required time                         28.018    
                         arrival time                         -22.665    
  -------------------------------------------------------------------
                         slack                                  5.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Timer_0/rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_MEM_WB/WB_rd_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.186ns (8.167%)  route 2.091ns (91.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.593ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.594     1.572    Timer_0/CLK
    SLICE_X73Y52         FDRE                                         r  Timer_0/rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y52         FDRE (Prop_fdre_C_Q)         0.141     1.713 r  Timer_0/rdata_reg[10]/Q
                         net (fo=2, routed)           2.091     3.804    Core_cpu/U_EX_MEM/Q[10]
    SLICE_X75Y52         LUT6 (Prop_lut6_I4_O)        0.045     3.849 r  Core_cpu/U_EX_MEM/WB_rd[10]_i_1/O
                         net (fo=1, routed)           0.000     3.849    Core_cpu/U_MEM_WB/WB_rd_reg[31]_1[10]
    SLICE_X75Y52         FDCE                                         r  Core_cpu/U_MEM_WB/WB_rd_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.869     3.593    Core_cpu/U_MEM_WB/CLK
    SLICE_X75Y52         FDCE                                         r  Core_cpu/U_MEM_WB/WB_rd_reg[10]/C
                         clock pessimism             -0.246     3.347    
                         clock uncertainty            0.258     3.605    
    SLICE_X75Y52         FDCE (Hold_fdce_C_D)         0.091     3.696    Core_cpu/U_MEM_WB/WB_rd_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.696    
                         arrival time                           3.849    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Timer_0/rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_MEM_WB/WB_rd_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.186ns (8.227%)  route 2.075ns (91.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.593     1.571    Timer_0/CLK
    SLICE_X73Y54         FDRE                                         r  Timer_0/rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  Timer_0/rdata_reg[20]/Q
                         net (fo=1, routed)           0.789     2.501    Core_cpu/U_EX_MEM/Q[20]
    SLICE_X73Y56         LUT6 (Prop_lut6_I2_O)        0.045     2.546 r  Core_cpu/U_EX_MEM/WB_rd[20]_i_1/O
                         net (fo=3, routed)           1.286     3.832    Core_cpu/U_MEM_WB/WB_rd_reg[31]_1[20]
    SLICE_X75Y56         FDCE                                         r  Core_cpu/U_MEM_WB/WB_rd_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.868     3.592    Core_cpu/U_MEM_WB/CLK
    SLICE_X75Y56         FDCE                                         r  Core_cpu/U_MEM_WB/WB_rd_reg[20]/C
                         clock pessimism             -0.246     3.346    
                         clock uncertainty            0.258     3.604    
    SLICE_X75Y56         FDCE (Hold_fdce_C_D)         0.072     3.676    Core_cpu/U_MEM_WB/WB_rd_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.676    
                         arrival time                           3.832    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Timer_0/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_MEM_WB/WB_rd_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.186ns (8.117%)  route 2.105ns (91.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.593     1.571    Timer_0/CLK
    SLICE_X72Y53         FDRE                                         r  Timer_0/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y53         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  Timer_0/rdata_reg[0]/Q
                         net (fo=2, routed)           2.105     3.817    Core_cpu/U_EX_MEM/Q[0]
    SLICE_X75Y57         LUT4 (Prop_lut4_I1_O)        0.045     3.862 r  Core_cpu/U_EX_MEM/WB_rd[0]_i_1/O
                         net (fo=1, routed)           0.000     3.862    Core_cpu/U_MEM_WB/WB_rd_reg[31]_1[0]
    SLICE_X75Y57         FDCE                                         r  Core_cpu/U_MEM_WB/WB_rd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.867     3.591    Core_cpu/U_MEM_WB/CLK
    SLICE_X75Y57         FDCE                                         r  Core_cpu/U_MEM_WB/WB_rd_reg[0]/C
                         clock pessimism             -0.246     3.345    
                         clock uncertainty            0.258     3.603    
    SLICE_X75Y57         FDCE (Hold_fdce_C_D)         0.091     3.694    Core_cpu/U_MEM_WB/WB_rd_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.694    
                         arrival time                           3.862    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Timer_0/rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_MEM_WB/WB_rd_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.186ns (8.104%)  route 2.109ns (91.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.566     1.544    Timer_0/CLK
    SLICE_X69Y53         FDRE                                         r  Timer_0/rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y53         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  Timer_0/rdata_reg[4]/Q
                         net (fo=2, routed)           2.109     3.794    Core_cpu/U_EX_MEM/Q[4]
    SLICE_X71Y51         LUT5 (Prop_lut5_I3_O)        0.045     3.839 r  Core_cpu/U_EX_MEM/WB_rd[4]_i_1/O
                         net (fo=1, routed)           0.000     3.839    Core_cpu/U_MEM_WB/WB_rd_reg[31]_1[4]
    SLICE_X71Y51         FDCE                                         r  Core_cpu/U_MEM_WB/WB_rd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.839     3.563    Core_cpu/U_MEM_WB/CLK
    SLICE_X71Y51         FDCE                                         r  Core_cpu/U_MEM_WB/WB_rd_reg[4]/C
                         clock pessimism             -0.246     3.317    
                         clock uncertainty            0.258     3.575    
    SLICE_X71Y51         FDCE (Hold_fdce_C_D)         0.092     3.667    Core_cpu/U_MEM_WB/WB_rd_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.667    
                         arrival time                           3.839    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Timer_0/rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_MEM_WB/WB_rd_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.186ns (8.051%)  route 2.124ns (91.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.593ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.593     1.571    Timer_0/CLK
    SLICE_X73Y53         FDRE                                         r  Timer_0/rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y53         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  Timer_0/rdata_reg[27]/Q
                         net (fo=2, routed)           2.124     3.836    Core_cpu/U_EX_MEM/Q[27]
    SLICE_X75Y52         LUT6 (Prop_lut6_I4_O)        0.045     3.881 r  Core_cpu/U_EX_MEM/WB_rd[27]_i_1/O
                         net (fo=1, routed)           0.000     3.881    Core_cpu/U_MEM_WB/WB_rd_reg[31]_1[27]
    SLICE_X75Y52         FDCE                                         r  Core_cpu/U_MEM_WB/WB_rd_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.869     3.593    Core_cpu/U_MEM_WB/CLK
    SLICE_X75Y52         FDCE                                         r  Core_cpu/U_MEM_WB/WB_rd_reg[27]/C
                         clock pessimism             -0.246     3.347    
                         clock uncertainty            0.258     3.605    
    SLICE_X75Y52         FDCE (Hold_fdce_C_D)         0.092     3.697    Core_cpu/U_MEM_WB/WB_rd_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.697    
                         arrival time                           3.881    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Timer_0/rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_MEM_WB/WB_rd_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.186ns (8.025%)  route 2.132ns (91.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.593     1.571    Timer_0/CLK
    SLICE_X72Y53         FDRE                                         r  Timer_0/rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y53         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  Timer_0/rdata_reg[31]/Q
                         net (fo=2, routed)           2.132     3.844    Core_cpu/U_EX_MEM/Q[31]
    SLICE_X75Y53         LUT6 (Prop_lut6_I4_O)        0.045     3.889 r  Core_cpu/U_EX_MEM/WB_rd[31]_i_1/O
                         net (fo=1, routed)           0.000     3.889    Core_cpu/U_MEM_WB/WB_rd_reg[31]_1[31]
    SLICE_X75Y53         FDCE                                         r  Core_cpu/U_MEM_WB/WB_rd_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.868     3.592    Core_cpu/U_MEM_WB/CLK
    SLICE_X75Y53         FDCE                                         r  Core_cpu/U_MEM_WB/WB_rd_reg[31]/C
                         clock pessimism             -0.246     3.346    
                         clock uncertainty            0.258     3.604    
    SLICE_X75Y53         FDCE (Hold_fdce_C_D)         0.092     3.696    Core_cpu/U_MEM_WB/WB_rd_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.696    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Timer_0/rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD1_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.276ns (11.589%)  route 2.105ns (88.411%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.653ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.593     1.571    Timer_0/CLK
    SLICE_X73Y54         FDRE                                         r  Timer_0/rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  Timer_0/rdata_reg[20]/Q
                         net (fo=1, routed)           0.789     2.501    Core_cpu/U_EX_MEM/Q[20]
    SLICE_X73Y56         LUT6 (Prop_lut6_I2_O)        0.045     2.546 r  Core_cpu/U_EX_MEM/WB_rd[20]_i_1/O
                         net (fo=3, routed)           0.760     3.305    Core_cpu/U_EX_MEM/D[20]
    SLICE_X75Y49         LUT6 (Prop_lut6_I0_O)        0.045     3.350 r  Core_cpu/U_EX_MEM/EX_rD1[20]_i_2/O
                         net (fo=1, routed)           0.557     3.907    Core_cpu/U_IF_ID/EX_rD1_reg[20]_0
    SLICE_X75Y48         LUT6 (Prop_lut6_I1_O)        0.045     3.952 r  Core_cpu/U_IF_ID/EX_rD1[20]_i_1/O
                         net (fo=1, routed)           0.000     3.952    Core_cpu/U_ID_EX/EX_rD1_reg[31]_1[12]
    SLICE_X75Y48         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.929     3.653    Core_cpu/U_ID_EX/CLK
    SLICE_X75Y48         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[20]/C
                         clock pessimism             -0.246     3.407    
                         clock uncertainty            0.258     3.665    
    SLICE_X75Y48         FDCE (Hold_fdce_C_D)         0.092     3.757    Core_cpu/U_ID_EX/EX_rD1_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.757    
                         arrival time                           3.952    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Timer_0/rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_MEM_WB/WB_rd_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.186ns (8.023%)  route 2.132ns (91.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.567     1.545    Timer_0/CLK
    SLICE_X69Y52         FDRE                                         r  Timer_0/rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y52         FDRE (Prop_fdre_C_Q)         0.141     1.686 r  Timer_0/rdata_reg[30]/Q
                         net (fo=2, routed)           2.132     3.818    Core_cpu/U_EX_MEM/Q[30]
    SLICE_X71Y51         LUT6 (Prop_lut6_I4_O)        0.045     3.863 r  Core_cpu/U_EX_MEM/WB_rd[30]_i_1/O
                         net (fo=1, routed)           0.000     3.863    Core_cpu/U_MEM_WB/WB_rd_reg[31]_1[30]
    SLICE_X71Y51         FDCE                                         r  Core_cpu/U_MEM_WB/WB_rd_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.839     3.563    Core_cpu/U_MEM_WB/CLK
    SLICE_X71Y51         FDCE                                         r  Core_cpu/U_MEM_WB/WB_rd_reg[30]/C
                         clock pessimism             -0.246     3.317    
                         clock uncertainty            0.258     3.575    
    SLICE_X71Y51         FDCE (Hold_fdce_C_D)         0.092     3.667    Core_cpu/U_MEM_WB/WB_rd_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.667    
                         arrival time                           3.863    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Switch_0/rdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_MEM_WB/WB_rd_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.186ns (8.019%)  route 2.134ns (91.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.593ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.573    Switch_0/CLK
    SLICE_X77Y56         FDCE                                         r  Switch_0/rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y56         FDCE (Prop_fdce_C_Q)         0.141     1.714 r  Switch_0/rdata_reg[1]/Q
                         net (fo=2, routed)           2.134     3.847    Core_cpu/U_EX_MEM/WB_rd_reg[23][1]
    SLICE_X75Y51         LUT6 (Prop_lut6_I2_O)        0.045     3.892 r  Core_cpu/U_EX_MEM/WB_rd[1]_i_1/O
                         net (fo=1, routed)           0.000     3.892    Core_cpu/U_MEM_WB/WB_rd_reg[31]_1[1]
    SLICE_X75Y51         FDCE                                         r  Core_cpu/U_MEM_WB/WB_rd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.869     3.593    Core_cpu/U_MEM_WB/CLK
    SLICE_X75Y51         FDCE                                         r  Core_cpu/U_MEM_WB/WB_rd_reg[1]/C
                         clock pessimism             -0.246     3.347    
                         clock uncertainty            0.258     3.605    
    SLICE_X75Y51         FDCE (Hold_fdce_C_D)         0.091     3.696    Core_cpu/U_MEM_WB/WB_rd_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.696    
                         arrival time                           3.892    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Timer_0/rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_MEM_WB/WB_rd_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.186ns (7.890%)  route 2.171ns (92.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.566     1.544    Timer_0/CLK
    SLICE_X69Y53         FDRE                                         r  Timer_0/rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y53         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  Timer_0/rdata_reg[25]/Q
                         net (fo=2, routed)           2.171     3.856    Core_cpu/U_EX_MEM/Q[25]
    SLICE_X72Y52         LUT6 (Prop_lut6_I4_O)        0.045     3.901 r  Core_cpu/U_EX_MEM/WB_rd[25]_i_1/O
                         net (fo=1, routed)           0.000     3.901    Core_cpu/U_MEM_WB/WB_rd_reg[31]_1[25]
    SLICE_X72Y52         FDCE                                         r  Core_cpu/U_MEM_WB/WB_rd_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9859, routed)        0.866     3.590    Core_cpu/U_MEM_WB/CLK
    SLICE_X72Y52         FDCE                                         r  Core_cpu/U_MEM_WB/WB_rd_reg[25]/C
                         clock pessimism             -0.246     3.344    
                         clock uncertainty            0.258     3.602    
    SLICE_X72Y52         FDCE (Hold_fdce_C_D)         0.091     3.693    Core_cpu/U_MEM_WB/WB_rd_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.693    
                         arrival time                           3.901    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.277ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[2]_C/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.844%)  route 1.664ns (74.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.624     5.281    Digital_LED_0/CLK
    SLICE_X64Y84         FDCE                                         r  Digital_LED_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDCE (Prop_fdce_C_Q)         0.456     5.737 r  Digital_LED_0/data_reg[2]/Q
                         net (fo=3, routed)           0.886     6.623    Digital_LED_0/data[2]
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.747 f  Digital_LED_0/DN_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.778     7.525    Digital_LED_0/DN_data_reg[2]_LDC_i_2_n_0
    SLICE_X63Y89         FDCE                                         f  Digital_LED_0/DN_data_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.506    14.982    Digital_LED_0/CLK
    SLICE_X63Y89         FDCE                                         r  Digital_LED_0/DN_data_reg[2]_C/C
                         clock pessimism              0.261    15.243    
                         clock uncertainty           -0.035    15.208    
    SLICE_X63Y89         FDCE (Recov_fdce_C_CLR)     -0.405    14.803    Digital_LED_0/DN_data_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                  7.277    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[0]_C/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.580ns (26.590%)  route 1.601ns (73.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 14.983 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.614     5.271    Digital_LED_0/CLK
    SLICE_X69Y77         FDCE                                         r  Digital_LED_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.456     5.727 r  Digital_LED_0/data_reg[0]/Q
                         net (fo=3, routed)           1.050     6.777    Digital_LED_0/data[0]
    SLICE_X65Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.901 f  Digital_LED_0/DN_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.552     7.452    Digital_LED_0/DN_data_reg[0]_LDC_i_2_n_0
    SLICE_X68Y89         FDCE                                         f  Digital_LED_0/DN_data_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.507    14.983    Digital_LED_0/CLK
    SLICE_X68Y89         FDCE                                         r  Digital_LED_0/DN_data_reg[0]_C/C
                         clock pessimism              0.278    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X68Y89         FDCE (Recov_fdce_C_CLR)     -0.405    14.821    Digital_LED_0/DN_data_reg[0]_C
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                  7.368    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[0]_P/PRE
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.580ns (28.081%)  route 1.485ns (71.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 14.983 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.614     5.271    Digital_LED_0/CLK
    SLICE_X69Y77         FDCE                                         r  Digital_LED_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.456     5.727 f  Digital_LED_0/data_reg[0]/Q
                         net (fo=3, routed)           0.813     6.540    Digital_LED_0/data[0]
    SLICE_X65Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.664 f  Digital_LED_0/DN_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.673     7.336    Digital_LED_0/DN_data_reg[0]_LDC_i_1_n_0
    SLICE_X67Y89         FDPE                                         f  Digital_LED_0/DN_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.507    14.983    Digital_LED_0/CLK
    SLICE_X67Y89         FDPE                                         r  Digital_LED_0/DN_data_reg[0]_P/C
                         clock pessimism              0.261    15.244    
                         clock uncertainty           -0.035    15.209    
    SLICE_X67Y89         FDPE (Recov_fdpe_C_PRE)     -0.359    14.850    Digital_LED_0/DN_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  7.513    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[3]_C/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.580ns (29.956%)  route 1.356ns (70.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.624     5.281    Digital_LED_0/CLK
    SLICE_X67Y84         FDCE                                         r  Digital_LED_0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456     5.737 r  Digital_LED_0/data_reg[3]/Q
                         net (fo=3, routed)           0.763     6.500    Digital_LED_0/data[3]
    SLICE_X68Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.624 f  Digital_LED_0/DN_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.593     7.217    Digital_LED_0/DN_data_reg[3]_LDC_i_2_n_0
    SLICE_X68Y86         FDCE                                         f  Digital_LED_0/DN_data_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.504    14.980    Digital_LED_0/CLK
    SLICE_X68Y86         FDCE                                         r  Digital_LED_0/DN_data_reg[3]_C/C
                         clock pessimism              0.261    15.241    
                         clock uncertainty           -0.035    15.206    
    SLICE_X68Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.801    Digital_LED_0/DN_data_reg[3]_C
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.624ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[1]_P/PRE
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.580ns (29.430%)  route 1.391ns (70.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.614     5.271    Digital_LED_0/CLK
    SLICE_X69Y77         FDCE                                         r  Digital_LED_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.456     5.727 f  Digital_LED_0/data_reg[1]/Q
                         net (fo=3, routed)           0.850     6.577    Digital_LED_0/data[1]
    SLICE_X69Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.701 f  Digital_LED_0/DN_data_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.541     7.242    Digital_LED_0/DN_data_reg[1]_LDC_i_1_n_0
    SLICE_X68Y88         FDPE                                         f  Digital_LED_0/DN_data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.506    14.982    Digital_LED_0/CLK
    SLICE_X68Y88         FDPE                                         r  Digital_LED_0/DN_data_reg[1]_P/C
                         clock pessimism              0.278    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X68Y88         FDPE (Recov_fdpe_C_PRE)     -0.359    14.866    Digital_LED_0/DN_data_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  7.624    

Slack (MET) :             7.728ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[2]_P/PRE
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.580ns (31.228%)  route 1.277ns (68.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 14.983 - 10.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.624     5.281    Digital_LED_0/CLK
    SLICE_X64Y84         FDCE                                         r  Digital_LED_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDCE (Prop_fdce_C_Q)         0.456     5.737 f  Digital_LED_0/data_reg[2]/Q
                         net (fo=3, routed)           0.607     6.344    Digital_LED_0/data[2]
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.468 f  Digital_LED_0/DN_data_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.670     7.138    Digital_LED_0/DN_data_reg[2]_LDC_i_1_n_0
    SLICE_X64Y89         FDPE                                         f  Digital_LED_0/DN_data_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.507    14.983    Digital_LED_0/CLK
    SLICE_X64Y89         FDPE                                         r  Digital_LED_0/DN_data_reg[2]_P/C
                         clock pessimism              0.278    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X64Y89         FDPE (Recov_fdpe_C_PRE)     -0.359    14.867    Digital_LED_0/DN_data_reg[2]_P
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                  7.728    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[1]_C/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.580ns (32.507%)  route 1.204ns (67.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.614     5.271    Digital_LED_0/CLK
    SLICE_X69Y77         FDCE                                         r  Digital_LED_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.456     5.727 r  Digital_LED_0/data_reg[1]/Q
                         net (fo=3, routed)           0.847     6.574    Digital_LED_0/data[1]
    SLICE_X69Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.698 f  Digital_LED_0/DN_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.357     7.055    Digital_LED_0/DN_data_reg[1]_LDC_i_2_n_0
    SLICE_X67Y88         FDCE                                         f  Digital_LED_0/DN_data_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.506    14.982    Digital_LED_0/CLK
    SLICE_X67Y88         FDCE                                         r  Digital_LED_0/DN_data_reg[1]_C/C
                         clock pessimism              0.261    15.243    
                         clock uncertainty           -0.035    15.208    
    SLICE_X67Y88         FDCE (Recov_fdce_C_CLR)     -0.405    14.803    Digital_LED_0/DN_data_reg[1]_C
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                  7.747    

Slack (MET) :             8.160ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[3]_P/PRE
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.580ns (40.780%)  route 0.842ns (59.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.624     5.281    Digital_LED_0/CLK
    SLICE_X67Y84         FDCE                                         r  Digital_LED_0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456     5.737 f  Digital_LED_0/data_reg[3]/Q
                         net (fo=3, routed)           0.484     6.221    Digital_LED_0/data[3]
    SLICE_X68Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.345 f  Digital_LED_0/DN_data_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.359     6.703    Digital_LED_0/DN_data_reg[3]_LDC_i_1_n_0
    SLICE_X67Y86         FDPE                                         f  Digital_LED_0/DN_data_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.504    14.980    Digital_LED_0/CLK
    SLICE_X67Y86         FDPE                                         r  Digital_LED_0/DN_data_reg[3]_P/C
                         clock pessimism              0.278    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X67Y86         FDPE (Recov_fdpe_C_PRE)     -0.359    14.864    Digital_LED_0/DN_data_reg[3]_P
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  8.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[3]_P/PRE
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.452%)  route 0.324ns (63.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.562     1.540    Digital_LED_0/CLK
    SLICE_X67Y84         FDCE                                         r  Digital_LED_0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141     1.681 f  Digital_LED_0/data_reg[3]/Q
                         net (fo=3, routed)           0.193     1.874    Digital_LED_0/data[3]
    SLICE_X68Y86         LUT2 (Prop_lut2_I1_O)        0.045     1.919 f  Digital_LED_0/DN_data_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.132     2.050    Digital_LED_0/DN_data_reg[3]_LDC_i_1_n_0
    SLICE_X67Y86         FDPE                                         f  Digital_LED_0/DN_data_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.833     2.057    Digital_LED_0/CLK
    SLICE_X67Y86         FDPE                                         r  Digital_LED_0/DN_data_reg[3]_P/C
                         clock pessimism             -0.502     1.555    
    SLICE_X67Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     1.460    Digital_LED_0/DN_data_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[1]_C/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.186ns (28.916%)  route 0.457ns (71.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.556     1.534    Digital_LED_0/CLK
    SLICE_X69Y77         FDCE                                         r  Digital_LED_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.141     1.675 r  Digital_LED_0/data_reg[1]/Q
                         net (fo=3, routed)           0.327     2.002    Digital_LED_0/data[1]
    SLICE_X69Y88         LUT2 (Prop_lut2_I1_O)        0.045     2.047 f  Digital_LED_0/DN_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.130     2.177    Digital_LED_0/DN_data_reg[1]_LDC_i_2_n_0
    SLICE_X67Y88         FDCE                                         f  Digital_LED_0/DN_data_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.836     2.060    Digital_LED_0/CLK
    SLICE_X67Y88         FDCE                                         r  Digital_LED_0/DN_data_reg[1]_C/C
                         clock pessimism             -0.480     1.580    
    SLICE_X67Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.488    Digital_LED_0/DN_data_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[3]_C/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.131%)  route 0.475ns (71.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.562     1.540    Digital_LED_0/CLK
    SLICE_X67Y84         FDCE                                         r  Digital_LED_0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  Digital_LED_0/data_reg[3]/Q
                         net (fo=3, routed)           0.279     1.960    Digital_LED_0/data[3]
    SLICE_X68Y86         LUT2 (Prop_lut2_I1_O)        0.045     2.005 f  Digital_LED_0/DN_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.196     2.201    Digital_LED_0/DN_data_reg[3]_LDC_i_2_n_0
    SLICE_X68Y86         FDCE                                         f  Digital_LED_0/DN_data_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.833     2.057    Digital_LED_0/CLK
    SLICE_X68Y86         FDCE                                         r  Digital_LED_0/DN_data_reg[3]_C/C
                         clock pessimism             -0.480     1.577    
    SLICE_X68Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.485    Digital_LED_0/DN_data_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[1]_P/PRE
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.581%)  route 0.514ns (73.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.556     1.534    Digital_LED_0/CLK
    SLICE_X69Y77         FDCE                                         r  Digital_LED_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.141     1.675 f  Digital_LED_0/data_reg[1]/Q
                         net (fo=3, routed)           0.328     2.003    Digital_LED_0/data[1]
    SLICE_X69Y88         LUT2 (Prop_lut2_I1_O)        0.045     2.048 f  Digital_LED_0/DN_data_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.186     2.234    Digital_LED_0/DN_data_reg[1]_LDC_i_1_n_0
    SLICE_X68Y88         FDPE                                         f  Digital_LED_0/DN_data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.836     2.060    Digital_LED_0/CLK
    SLICE_X68Y88         FDPE                                         r  Digital_LED_0/DN_data_reg[1]_P/C
                         clock pessimism             -0.502     1.558    
    SLICE_X68Y88         FDPE (Remov_fdpe_C_PRE)     -0.095     1.463    Digital_LED_0/DN_data_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[2]_P/PRE
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.789%)  route 0.508ns (73.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.562     1.540    Digital_LED_0/CLK
    SLICE_X64Y84         FDCE                                         r  Digital_LED_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDCE (Prop_fdce_C_Q)         0.141     1.681 f  Digital_LED_0/data_reg[2]/Q
                         net (fo=3, routed)           0.253     1.934    Digital_LED_0/data[2]
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.045     1.979 f  Digital_LED_0/DN_data_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.255     2.234    Digital_LED_0/DN_data_reg[2]_LDC_i_1_n_0
    SLICE_X64Y89         FDPE                                         f  Digital_LED_0/DN_data_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.836     2.060    Digital_LED_0/CLK
    SLICE_X64Y89         FDPE                                         r  Digital_LED_0/DN_data_reg[2]_P/C
                         clock pessimism             -0.502     1.558    
    SLICE_X64Y89         FDPE (Remov_fdpe_C_PRE)     -0.095     1.463    Digital_LED_0/DN_data_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[0]_P/PRE
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.186ns (25.052%)  route 0.556ns (74.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.556     1.534    Digital_LED_0/CLK
    SLICE_X69Y77         FDCE                                         r  Digital_LED_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.141     1.675 f  Digital_LED_0/data_reg[0]/Q
                         net (fo=3, routed)           0.326     2.001    Digital_LED_0/data[0]
    SLICE_X65Y89         LUT2 (Prop_lut2_I1_O)        0.045     2.046 f  Digital_LED_0/DN_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.231     2.276    Digital_LED_0/DN_data_reg[0]_LDC_i_1_n_0
    SLICE_X67Y89         FDPE                                         f  Digital_LED_0/DN_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.836     2.060    Digital_LED_0/CLK
    SLICE_X67Y89         FDPE                                         r  Digital_LED_0/DN_data_reg[0]_P/C
                         clock pessimism             -0.480     1.580    
    SLICE_X67Y89         FDPE (Remov_fdpe_C_PRE)     -0.095     1.485    Digital_LED_0/DN_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[0]_C/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.777%)  route 0.596ns (76.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.556     1.534    Digital_LED_0/CLK
    SLICE_X69Y77         FDCE                                         r  Digital_LED_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.141     1.675 r  Digital_LED_0/data_reg[0]/Q
                         net (fo=3, routed)           0.402     2.077    Digital_LED_0/data[0]
    SLICE_X65Y89         LUT2 (Prop_lut2_I1_O)        0.045     2.122 f  Digital_LED_0/DN_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.195     2.316    Digital_LED_0/DN_data_reg[0]_LDC_i_2_n_0
    SLICE_X68Y89         FDCE                                         f  Digital_LED_0/DN_data_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.836     2.060    Digital_LED_0/CLK
    SLICE_X68Y89         FDCE                                         r  Digital_LED_0/DN_data_reg[0]_C/C
                         clock pessimism             -0.502     1.558    
    SLICE_X68Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.466    Digital_LED_0/DN_data_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[2]_C/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.593%)  route 0.637ns (77.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.562     1.540    Digital_LED_0/CLK
    SLICE_X64Y84         FDCE                                         r  Digital_LED_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  Digital_LED_0/data_reg[2]/Q
                         net (fo=3, routed)           0.339     2.020    Digital_LED_0/data[2]
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.045     2.065 f  Digital_LED_0/DN_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.298     2.363    Digital_LED_0/DN_data_reg[2]_LDC_i_2_n_0
    SLICE_X63Y89         FDCE                                         f  Digital_LED_0/DN_data_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.835     2.059    Digital_LED_0/CLK
    SLICE_X63Y89         FDCE                                         r  Digital_LED_0/DN_data_reg[2]_C/C
                         clock pessimism             -0.480     1.579    
    SLICE_X63Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.487    Digital_LED_0/DN_data_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.876    





