// Seed: 222006898
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    output tri1 id_2,
    input supply0 id_3,
    input uwire id_4,
    input tri id_5,
    input wor id_6,
    input supply1 id_7,
    input wire id_8
    , id_12,
    output tri0 id_9,
    output supply0 id_10
);
  assign id_0 = 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input supply0 id_2,
    output tri0 id_3,
    output tri1 id_4,
    input tri1 id_5,
    output supply1 id_6,
    output supply0 id_7
    , id_9
);
  module_0(
      id_3, id_1, id_4, id_0, id_5, id_5, id_5, id_1, id_0, id_4, id_4
  );
endmodule
