// Seed: 1381875713
module module_0 (
    output wor id_0
);
  id_2(
      1
  );
  wire id_3;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    output supply0 id_2,
    input tri0 id_3
    , id_16,
    input supply0 id_4,
    input tri id_5,
    output tri1 id_6,
    input tri1 id_7,
    output wor id_8,
    input wor id_9,
    output supply0 id_10,
    output wor id_11,
    output wor id_12,
    input wire id_13,
    output tri0 id_14
);
  wire id_17;
  module_0(
      id_6
  );
endmodule
