#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Oct  1 14:27:55 2016
# Process ID: 15339
# Log file: /afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/project_1.runs/impl_1/mastermindVGA.vdi
# Journal file: /afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source mastermindVGA.tcl -notrace
