  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/testing_comm/spi_directio/ap_hs/spi_master/spi_master 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/testing_comm/spi_directio/ap_hs/dut.cpp' from C:/testing_comm/spi_directio/ap_hs/spi_master/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/testing_comm/spi_directio/ap_hs/dut.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/testing_comm/spi_directio/ap_hs/tb.cpp' from C:/testing_comm/spi_directio/ap_hs/spi_master/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/testing_comm/spi_directio/ap_hs/tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=C:/testing_comm/spi_directio/ap_hs/tb.cpp,-D HW_COSIM' from C:/testing_comm/spi_directio/ap_hs/spi_master/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'syn.top=spi_master' from C:/testing_comm/spi_directio/ap_hs/spi_master/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/testing_comm/spi_directio/ap_hs/spi_master/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/testing_comm/spi_directio/ap_hs/spi_master/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/testing_comm/spi_directio/ap_hs/spi_master/hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/testing_comm/spi_directio/ap_hs/spi_master/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/testing_comm/spi_directio/ap_hs/spi_master/hls_config.cfg(5)
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis/2024.2/vcxx/libexec/clang++"
   Compiling apatb_spi_master_util.cpp
   Compiling dut.cpp_pre.cpp.tb.cpp
   Compiling apatb_spi_master.cpp
   Compiling tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_spi_master_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Chip Select Activated
start master loop
Writing bit1
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit1
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit0
end of master loop
start master loop
Writing bit0
end of master loop
Received data: 0
Test failed!
