<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<title>PD Knowledge Base | Pritesh Hirani</title>
<link rel="icon" href="data:image/svg+xml,<svg xmlns=%22http://www.w3.org/2000/svg%22 viewBox=%220 0 100 100%22><text y=%22.9em%22 font-size=%2290%22>üß†</text></svg>">
<link href="https://fonts.googleapis.com/css2?family=Poppins:wght@300;400;600;700&family=Space+Mono:ital,wght@0,400;0,700;1,400&display=swap" rel="stylesheet">
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css">
<link rel="stylesheet" href="style.css">
</head>
<body>

<div class="cursor-dot"></div><div class="cursor-outline"></div>

<div id="preloader">
    <div class="loader-core"></div><div class="loader-text">Loading Modules...</div>
</div>

<canvas id="network" style="opacity: 0.5;"></canvas>

<nav id="navbar">
    <a href="index.html" class="logo-link" style="text-decoration: none;">
        <div><b>Pritesh Hirani <span class="emoji">üöÄ</span></b></div>
    </a>
    <div>
        <a href="index.html#profile" class="nav-link"><span class="emoji">üë®‚Äçüíª</span> Profile</a>
        <a href="index.html#experience" class="nav-link"><span class="emoji">üíº</span> Experience</a>
        <a href="index.html#skills" class="nav-link"><span class="emoji">üõ†Ô∏è</span> Skills</a>
        <a href="index.html#projects" class="nav-link"><span class="emoji">üéØ</span> Projects</a>
        <a href="index.html#knowledge" class="nav-link"><span class="emoji">üß†</span> Knowledge Base</a>
        <a href="learn.html" class="nav-link"><span class="emoji">üìñ</span> Learn PD</a>
        <a href="blog.html" class="nav-link"><span class="emoji">üìù</span> Blog</a>
        <a href="games.html" class="nav-link"><span class="emoji">üéÆ</span> Simulators</a>
        <a href="index.html#contact" class="nav-link"><span class="emoji">üì¨</span> Contact</a>
    </div>
</nav>

<div class="learn-container container">
    <div class="sidebar">
        <button class="tab-btn active" onclick="openTab(event, 'flow')">00. ASIC Flow Overview</button>
        <button class="tab-btn" onclick="openTab(event, 'floorplan')">01. Floorplanning</button>
        <button class="tab-btn" onclick="openTab(event, 'placement')">02. Placement</button>
        <button class="tab-btn" onclick="openTab(event, 'cts')">03. Clock Tree Synthesis</button>
        <button class="tab-btn" onclick="openTab(event, 'routing')">04. Routing</button>
        <button class="tab-btn" onclick="openTab(event, 'signoff')">05. Signoff & PV</button>
    </div>

    <div class="content-area">
        <div id="flow" class="content-panel active">
            <h1 class="decode-text" data-value="ASIC Design Flow">ASIC Design Flow</h1>
            <p>Physical Design (PD) is the process of transforming a logical circuit description (RTL/Netlist) into a physical layout that can be manufactured. It bridges the gap between front-end logic design and back-end fabrication.</p>
            
            <div class="img-container">
                
            </div>

            <h3>Core Objectives</h3>
            <ul>
                <li><strong>PPA Optimization:</strong> Balancing Power, Performance (Speed/Timing), and Area.</li>
                <li><strong>Manufacturability:</strong> Ensuring the final GDSII is free of Design Rule Check (DRC) violations.</li>
                <li><strong>Signal Integrity:</strong> Preventing crosstalk, EM (Electromigration), and excessive IR drop.</li>
            </ul>
        </div>

        <div id="floorplan" class="content-panel">
            <h1 class="decode-text" data-value="Floorplanning & Power">Floorplanning & Power</h1>
            <p>Floorplanning is the most critical stage. A bad floorplan will cause unfixable routing congestion and timing failures later in the flow.</p>
            <h3>Key Operations</h3>
            <ul>
                <li><strong>Core & Die Sizing:</strong> Establishing the physical boundaries and determining the aspect ratio and core utilization (typically starting around 60-70%).</li>
                <li><strong>Macro Placement:</strong> Positioning large IP blocks (SRAMs, PLLs). Macros are typically placed near the boundaries to keep the center open for standard cells, reducing wire routing detours.</li>
                <li><strong>Power Planning (PG Grid):</strong> Building a robust mesh of metal layers (VDD and VSS) to deliver clean power to every cell. We use upper thick metal layers to minimize resistance and combat <strong>IR Drop</strong>.</li>
            </ul>
        </div>

        <div id="placement" class="content-panel">
            <h1 class="decode-text" data-value="Standard Cell Placement">Standard Cell Placement</h1>
            <p>Placement involves assigning exact coordinates to millions of standard cells within the core area defined during floorplanning. This is done in two main phases:</p>
            <h3>1. Global Placement</h3><p>The tool determines approximate locations for all cells to minimize total wirelength and meet timing constraints. Cells may overlap during this stage.</p>
            <h3>2. Detail Placement</h3><p>The tool legalizes the placement. It snaps cells to the placement grid (site rows) and ensures absolutely no cells are overlapping. It also resolves local routing congestion.</p>
            <h3>High Fanout Net Synthesis (HFNS)</h3><p>During placement, nets with thousands of driven cells (like reset lines) are buffered to prevent massive transition violations and delays.</p>
        </div>

        <div id="cts" class="content-panel">
            <h1 class="decode-text" data-value="Clock Tree Synthesis">Clock Tree Synthesis</h1>
            <p>Before CTS, the clock is considered "ideal" (zero delay). CTS builds a physical buffer tree to distribute the clock signal from the root pin to every sequential element (flop) in the design simultaneously.</p>
            <div class="img-container">
                
            </div>
            <h3>Primary CTS Goals</h3>
            <ul>
                <li><strong>Minimize Skew:</strong> Skew is the difference in clock arrival time between two communicating flops. High skew directly causes Setup and Hold timing violations.</li>
                <li><strong>Minimize Insertion Delay:</strong> The total time it takes for the clock to travel from the root to the leaf nodes. High latency increases the chip's susceptibility to OCV (On-Chip Variation).</li>
                <li><strong>Power Dissipation:</strong> The clock network toggles constantly and consumes up to 40% of the chip's total dynamic power. <strong>Clock Gating</strong> is utilized to shut down inactive branches.</li>
            </ul>
        </div>

        <div id="routing" class="content-panel">
            <h1 class="decode-text" data-value="Routing Phase">Routing Phase</h1>
            <p>Routing connects the placed cells using the metal layers available in the foundry's technology node, following the logical connections defined in the netlist.</p>
            <h3>The Routing Flow</h3>
            <ul>
                <li><strong>Global Routing:</strong> The core is divided into grid cells (GCells). The tool plans approximate paths for nets to avoid congested areas.</li>
                <li><strong>Track Assignment:</strong> Nets are assigned to specific routing tracks on specific metal layers.</li>
                <li><strong>Detail Routing:</strong> The actual physical metal geometries and vias are drawn. The router strictly adheres to foundry Design Rules (spacing, min width) to prevent shorts and spacing violations.</li>
            </ul>
        </div>

        <div id="signoff" class="content-panel">
            <h1 class="decode-text" data-value="Signoff & Verification">Signoff & Verification</h1>
            <p>Before the layout can be sent to the foundry (Tapeout), it must pass rigorous mathematical and physical checks to guarantee it will function as manufactured.</p>
            <h3>1. Static Timing Analysis (STA)</h3><p>Using tools like PrimeTime to verify that the design meets the target frequency across all Multi-Mode Multi-Corner (MMMC) scenarios without Setup, Hold, or Transition violations.</p>
            <h3>2. Physical Verification (Calibre)</h3>
            <ul>
                <li><strong>DRC (Design Rule Check):</strong> Confirms no metal tracks are too close together or too thin.</li>
                <li><strong>LVS (Layout vs. Schematic):</strong> Extracts the physical shapes back into a netlist and compares it against the original logical netlist to ensure no missing or shorted connections.</li>
            </ul>
        </div>
    </div>
</div>

<script src="script.js" defer></script>
<footer style="padding: 40px 10%; background: rgba(7, 9, 15, 0.9); border-top: 1px solid rgba(255, 255, 255, 0.05); text-align: center; margin-top: 50px;">
    <p style="color: var(--text-secondary); font-family: 'Space Mono', monospace; font-size: 0.9rem;">
        ¬© 2026 Hirani Tech. All Rights Reserved.
    </p>
    <p style="color: var(--accent-1); font-family: 'Space Mono', monospace; font-size: 0.8rem; margin-top: 10px; letter-spacing: 1px;">
        DEVELOPED BY PRITESH HIRANI
    </p>
</footer>
<div class="back-to-top" id="backToTop" onclick="scrollToTop()">
    <i class="fa-solid fa-rocket"></i>
</div>
</body>
</html>