Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_top_tb_behav xil_defaultlib.core_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sim_1/new/core_top_tb.sv:47]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sim_1/new/core_top_tb.sv:49]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sim_1/new/core_top_tb.sv:51]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sim_1/new/core_top_tb.sv:53]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 47, File C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sim_1/new/core_top_tb.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 49, File C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sim_1/new/core_top_tb.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 51, File C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sim_1/new/core_top_tb.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 53, File C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sim_1/new/core_top_tb.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sim_1/new/core_top_tb.sv" Line 3. Module core_top_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/core_top.sv" Line 5. Module core_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/decoder.sv" Line 5. Module decoder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/imm_gen.sv" Line 3. Module imm_gen has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/regfile.sv" Line 3. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/alu.sv" Line 7. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sim_1/new/core_top_tb.sv" Line 3. Module core_top_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/core_top.sv" Line 5. Module core_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/decoder.sv" Line 5. Module decoder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/imm_gen.sv" Line 3. Module imm_gen has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/regfile.sv" Line 3. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/alu.sv" Line 7. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.types_pkg
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.core_top
Compiling module xil_defaultlib.core_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_top_tb_behav
