<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPU.h' l='361' type='0'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPU.h' l='411' u='r' c='_ZN4llvm6AMDGPU21isFlatGlobalAddrSpaceEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAliasAnalysis.cpp' l='83' u='r' c='_ZN4llvm14AMDGPUAAResult5aliasERKNS_14MemoryLocationES3_RNS_11AAQueryInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAliasAnalysis.cpp' l='87' u='r' c='_ZN4llvm14AMDGPUAAResult5aliasERKNS_14MemoryLocationES3_RNS_11AAQueryInfoE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPU.h' l='361'>///&lt; Address space for flat memory.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUHSAMetadataStreamer.cpp' l='105' c='_ZNK4llvm6AMDGPU5HSAMD18MetadataStreamerV224getAddressSpaceQualifierEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUHSAMetadataStreamer.cpp' l='524' c='_ZNK4llvm6AMDGPU5HSAMD18MetadataStreamerV324getAddressSpaceQualifierEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1699' u='r' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel16SelectFlatOffsetEPN4llvm6SDNodeENS1_7SDValueERS4_S5_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='2356' u='r' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISel21SelectATOMIC_CMP_SWAPEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h' l='179' u='r' c='_ZNK4llvm10GCNTTIImpl19getFlatAddressSpaceEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2348' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector29selectG_AMDGPU_ATOMIC_CMPXCHGERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='471' u='r' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1809' u='r' c='_ZNK4llvm19AMDGPULegalizerInfo21legalizeAddrSpaceCastERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULibCalls.cpp' l='1328' u='r' c='_ZN4llvm14AMDGPULibCalls11fold_sincosEPNS_8CallInstERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_9AAResultsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPerfHintAnalysis.cpp' l='301' u='r' c='_ZNK12_GLOBAL__N_114AMDGPUPerfHint12isGlobalAddrEPKN4llvm5ValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='934' u='r' c='_ZNK4llvm10GCNTTIImpl20isSourceOfDivergenceEPKNS_5ValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='1163' u='r' c='_ZNK4llvm10GCNTTIImpl23adjustInliningThresholdEPKNS_8CallBaseE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1214' u='r' c='_ZNK4llvm16SITargetLowering25isLegalFlatAddressingModeERKNS_18TargetLoweringBase8AddrModeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1344' u='r' c='_ZNK4llvm16SITargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1360' u='r' c='_ZNK4llvm16SITargetLowering16canMergeStoresToEjNS_3EVTERKNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1431' u='r' c='_ZNK4llvm16SITargetLowering34allowsMisalignedMemoryAccessesImplEjjNS_5AlignENS_17MachineMemOperand5FlagsEPb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1522' u='r' c='_ZNK4llvm16SITargetLowering19isFreeAddrSpaceCastEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5202' u='r' c='_ZNK4llvm16SITargetLowering18lowerADDRSPACECASTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5218' u='r' c='_ZNK4llvm16SITargetLowering18lowerADDRSPACECASTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7944' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7953' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7991' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8491' u='r' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8500' u='r' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8507' u='r' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11683' u='r' c='_ZNK4llvm16SITargetLowering26isSDNodeSourceOfDivergenceEPKNS_6SDNodeEPNS_20FunctionLoweringInfoEPNS_24LegacyDivergenceAnalysisE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='1219' u='r' c='_ZNK12_GLOBAL__N_116SIInsertWaitcnts23mayAccessLDSThroughFlatERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2616' u='r' c='_ZNK4llvm11SIInstrInfo34getAddressSpaceForPseudoSourceKindEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6815' u='r' c='_ZNK4llvm11SIInstrInfo25mayAccessFlatAddressSpaceERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7035' u='r' c='_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='524' u='r' c='_ZNK12_GLOBAL__N_113SIMemOpAccess19toSIAtomicAddrSpaceEj'/>
