[editor]
line_wrapping=true
line_break_column=80
auto_continue_multiline=true

[file_prefs]
final_new_line=true
ensure_convert_new_lines=false
strip_trailing_spaces=false
replace_tabs=false

[indentation]
indent_width=4
indent_type=0
indent_hard_tab_width=8
detect_indent=false
detect_indent_width=false
indent_mode=2

[project]
name=test
base_path=/home/horacio/src/Verilog/picosoc/ue_picosoc/ue_picosoc_2/SoC/software/programs/test
description=

[long line marker]
long_line_behaviour=1
long_line_column=80

[files]
current_page=5
FILE_NAME_0=14583;C;0;EUTF-8;0;1;1;%2Fhome%2Fhoracio%2Fsrc%2FVerilog%2Fpicosoc%2FUEx_picosoc%2FUEx_picosoc_2%2FSoC%2Fsoftware%2Fprograms%2Ftest%2Ftest.c;0;4
FILE_NAME_1=0;Make;0;EUTF-8;1;1;1;%2Fhome%2Fhoracio%2Fsrc%2FVerilog%2Fpicosoc%2FUEx_picosoc%2FUEx_picosoc_2%2FSoC%2Fsoftware%2Fprograms%2Ftest%2FMakefile;0;4
FILE_NAME_2=0;Verilog;0;EUTF-8;0;1;1;%2Fhome%2Fhoracio%2Fsrc%2FVerilog%2Fpicosoc%2FUEx_picosoc%2FUEx_picosoc_2%2FSoC%2Fsoftware%2Fprograms%2Ftest%2Ftest_basys3_tb.v;0;4
FILE_NAME_3=1953;Make;0;EUTF-8;1;1;1;%2Fhome%2Fhoracio%2Fsrc%2FVerilog%2Fpicosoc%2FUEx_picosoc%2FUEx_picosoc_2%2FSoC%2Fhdl%2Fbasys_soc.mk;0;4
FILE_NAME_4=223;Sh;0;EUTF-8;0;1;1;%2Fhome%2Fhoracio%2Fsrc%2FVerilog%2Fpicosoc%2FUEx_picosoc%2FUEx_picosoc_2%2FSoC%2Fsoftware%2Fprograms%2Ftest%2Fgenera_bin.sh;0;4
FILE_NAME_5=0;Verilog;0;EUTF-8;0;1;1;%2Frun%2Fuser%2F1000%2Fgvfs%2Fsftp%3Ahost%3D192.168.1.100%2Cuser%3Dhoracio%2Fhome%2Fhoracio%2Fsrc%2FVerilog%2Fue_picosoc_1%2FSoC%2Fverilog%2Fbasys3.v;0;4

[VTE]
last_dir=/home/horacio
