# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Sequence_Detector_Mealy_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Sequence_Detector_Mealy_101011 {C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Sequence_Detector_Mealy_101011/Sequence_Detector_Mealy.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:51 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Sequence_Detector_Mealy_101011" C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Sequence_Detector_Mealy_101011/Sequence_Detector_Mealy.v 
# -- Compiling module Sequence_Detector_Mealy
# 
# Top level modules:
# 	Sequence_Detector_Mealy
# End time: 18:36:51 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Sequence_Detector_Mealy_101011 {C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Sequence_Detector_Mealy_101011/test_sequence_detector_mealy.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:51 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Sequence_Detector_Mealy_101011" C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Sequence_Detector_Mealy_101011/test_sequence_detector_mealy.v 
# -- Compiling module test_sequence_detector_mealy
# 
# Top level modules:
# 	test_sequence_detector_mealy
# End time: 18:36:51 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  test_sequence_detector_mealy
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" test_sequence_detector_mealy 
# Start time: 18:36:52 on Nov 21,2023
# Loading work.test_sequence_detector_mealy
# Loading work.Sequence_Detector_Mealy
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Sequence_Detector_Mealy_101011/test_sequence_detector_mealy.v(25)
#    Time: 412 ps  Iteration: 0  Instance: /test_sequence_detector_mealy
# Break in Module test_sequence_detector_mealy at C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Sequence_Detector_Mealy_101011/test_sequence_detector_mealy.v line 25
# End time: 18:38:59 on Nov 21,2023, Elapsed time: 0:02:07
# Errors: 0, Warnings: 0
