Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 20 03:33:18 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/caravel-soc_fpga-lab/lab-fir/fir/timing.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (159)
6. checking no_output_delay (165)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (159)
--------------------------------
 There are 159 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (165)
---------------------------------
 There are 165 ports with no output delay specified. (HIGH)

arready
awready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.150        0.000                      0                  242        0.140        0.000                      0                  242        1.700        0.000                       0                   165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axis_clk  {0.000 2.200}        4.400           227.273         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.150        0.000                      0                  242        0.140        0.000                      0                  242        1.700        0.000                       0                   165  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 araddr_buf_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (axis_clk rise@4.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 1.021ns (29.063%)  route 2.492ns (70.937%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.528 - 4.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  araddr_buf_reg[10]/Q
                         net (fo=3, unplaced)         0.759     3.693    araddr_buf[10]
                                                                      f  tap_A_OBUF[11]_inst_i_15/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.988 f  tap_A_OBUF[11]_inst_i_15/O
                         net (fo=2, unplaced)         0.460     4.448    tap_A_OBUF[11]_inst_i_15_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.572 f  tap_A_OBUF[6]_inst_i_2/O
                         net (fo=4, unplaced)         0.473     5.045    tap_A_OBUF[6]_inst_i_2_n_0
                                                                      f  tap_cnt[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.169 r  tap_cnt[3]_i_1/O
                         net (fo=4, unplaced)         0.800     5.969    tap_cnt[3]_i_1_n_0
                         FDRE                                         r  tap_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.400     4.400 r  
                                                      0.000     4.400 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     6.528    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_cnt_reg[0]/C
                         clock pessimism              0.184     6.711    
                         clock uncertainty           -0.035     6.676    
                         FDRE (Setup_fdre_C_R)       -0.557     6.119    tap_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.119    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 araddr_buf_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (axis_clk rise@4.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 1.021ns (29.063%)  route 2.492ns (70.937%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.528 - 4.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  araddr_buf_reg[10]/Q
                         net (fo=3, unplaced)         0.759     3.693    araddr_buf[10]
                                                                      f  tap_A_OBUF[11]_inst_i_15/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.988 f  tap_A_OBUF[11]_inst_i_15/O
                         net (fo=2, unplaced)         0.460     4.448    tap_A_OBUF[11]_inst_i_15_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.572 f  tap_A_OBUF[6]_inst_i_2/O
                         net (fo=4, unplaced)         0.473     5.045    tap_A_OBUF[6]_inst_i_2_n_0
                                                                      f  tap_cnt[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.169 r  tap_cnt[3]_i_1/O
                         net (fo=4, unplaced)         0.800     5.969    tap_cnt[3]_i_1_n_0
                         FDRE                                         r  tap_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.400     4.400 r  
                                                      0.000     4.400 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     6.528    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_cnt_reg[1]/C
                         clock pessimism              0.184     6.711    
                         clock uncertainty           -0.035     6.676    
                         FDRE (Setup_fdre_C_R)       -0.557     6.119    tap_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.119    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 araddr_buf_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (axis_clk rise@4.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 1.021ns (29.063%)  route 2.492ns (70.937%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.528 - 4.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  araddr_buf_reg[10]/Q
                         net (fo=3, unplaced)         0.759     3.693    araddr_buf[10]
                                                                      f  tap_A_OBUF[11]_inst_i_15/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.988 f  tap_A_OBUF[11]_inst_i_15/O
                         net (fo=2, unplaced)         0.460     4.448    tap_A_OBUF[11]_inst_i_15_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.572 f  tap_A_OBUF[6]_inst_i_2/O
                         net (fo=4, unplaced)         0.473     5.045    tap_A_OBUF[6]_inst_i_2_n_0
                                                                      f  tap_cnt[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.169 r  tap_cnt[3]_i_1/O
                         net (fo=4, unplaced)         0.800     5.969    tap_cnt[3]_i_1_n_0
                         FDRE                                         r  tap_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.400     4.400 r  
                                                      0.000     4.400 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     6.528    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_cnt_reg[2]/C
                         clock pessimism              0.184     6.711    
                         clock uncertainty           -0.035     6.676    
                         FDRE (Setup_fdre_C_R)       -0.557     6.119    tap_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.119    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 araddr_buf_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (axis_clk rise@4.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 1.021ns (29.063%)  route 2.492ns (70.937%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.528 - 4.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  araddr_buf_reg[10]/Q
                         net (fo=3, unplaced)         0.759     3.693    araddr_buf[10]
                                                                      f  tap_A_OBUF[11]_inst_i_15/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.988 f  tap_A_OBUF[11]_inst_i_15/O
                         net (fo=2, unplaced)         0.460     4.448    tap_A_OBUF[11]_inst_i_15_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.572 f  tap_A_OBUF[6]_inst_i_2/O
                         net (fo=4, unplaced)         0.473     5.045    tap_A_OBUF[6]_inst_i_2_n_0
                                                                      f  tap_cnt[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.169 r  tap_cnt[3]_i_1/O
                         net (fo=4, unplaced)         0.800     5.969    tap_cnt[3]_i_1_n_0
                         FDRE                                         r  tap_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.400     4.400 r  
                                                      0.000     4.400 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     6.528    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_cnt_reg[3]/C
                         clock pessimism              0.184     6.711    
                         clock uncertainty           -0.035     6.676    
                         FDRE (Setup_fdre_C_R)       -0.557     6.119    tap_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.119    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 fir_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            fir_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (axis_clk rise@4.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 2.646ns (70.354%)  route 1.115ns (29.646%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.528 - 4.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  fir_out_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    fir_out[1]
                                                                      r  fir_out[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  fir_out[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    fir_out[3]_i_5_n_0
                                                                      r  fir_out_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  fir_out_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    fir_out_reg[3]_i_2_n_0
                                                                      r  fir_out_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  fir_out_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    fir_out_reg[7]_i_2_n_0
                                                                      r  fir_out_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  fir_out_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    fir_out_reg[11]_i_2_n_0
                                                                      r  fir_out_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  fir_out_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    fir_out_reg[15]_i_2_n_0
                                                                      r  fir_out_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  fir_out_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    fir_out_reg[19]_i_2_n_0
                                                                      r  fir_out_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.844 r  fir_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.844    fir_out_reg[23]_i_2_n_0
                                                                      r  fir_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.961 r  fir_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.961    fir_out_reg[27]_i_2_n_0
                                                                      r  fir_out_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.292 r  fir_out_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     5.910    fir_out0[31]
                                                                      r  fir_out[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.307     6.217 r  fir_out[31]_i_1/O
                         net (fo=1, unplaced)         0.000     6.217    fir_out[31]_i_1_n_0
                         FDRE                                         r  fir_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.400     4.400 r  
                                                      0.000     4.400 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     6.528    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_out_reg[31]/C
                         clock pessimism              0.184     6.711    
                         clock uncertainty           -0.035     6.676    
                         FDRE (Setup_fdre_C_D)        0.044     6.720    fir_out_reg[31]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 fir_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            fir_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (axis_clk rise@4.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 2.529ns (69.402%)  route 1.115ns (30.598%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.528 - 4.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  fir_out_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    fir_out[1]
                                                                      r  fir_out[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  fir_out[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    fir_out[3]_i_5_n_0
                                                                      r  fir_out_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  fir_out_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    fir_out_reg[3]_i_2_n_0
                                                                      r  fir_out_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  fir_out_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    fir_out_reg[7]_i_2_n_0
                                                                      r  fir_out_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  fir_out_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    fir_out_reg[11]_i_2_n_0
                                                                      r  fir_out_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  fir_out_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    fir_out_reg[15]_i_2_n_0
                                                                      r  fir_out_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  fir_out_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    fir_out_reg[19]_i_2_n_0
                                                                      r  fir_out_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.844 r  fir_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.844    fir_out_reg[23]_i_2_n_0
                                                                      r  fir_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.175 r  fir_out_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     5.793    fir_out0[27]
                                                                      r  fir_out[27]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.307     6.100 r  fir_out[27]_i_1/O
                         net (fo=1, unplaced)         0.000     6.100    fir_out[27]_i_1_n_0
                         FDRE                                         r  fir_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.400     4.400 r  
                                                      0.000     4.400 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     6.528    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_out_reg[27]/C
                         clock pessimism              0.184     6.711    
                         clock uncertainty           -0.035     6.676    
                         FDRE (Setup_fdre_C_D)        0.044     6.720    fir_out_reg[27]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 fir_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            fir_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (axis_clk rise@4.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 2.412ns (68.387%)  route 1.115ns (31.613%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.528 - 4.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  fir_out_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    fir_out[1]
                                                                      r  fir_out[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  fir_out[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    fir_out[3]_i_5_n_0
                                                                      r  fir_out_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  fir_out_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    fir_out_reg[3]_i_2_n_0
                                                                      r  fir_out_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  fir_out_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    fir_out_reg[7]_i_2_n_0
                                                                      r  fir_out_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  fir_out_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    fir_out_reg[11]_i_2_n_0
                                                                      r  fir_out_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  fir_out_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    fir_out_reg[15]_i_2_n_0
                                                                      r  fir_out_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  fir_out_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    fir_out_reg[19]_i_2_n_0
                                                                      r  fir_out_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.058 r  fir_out_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     5.676    fir_out0[23]
                                                                      r  fir_out[23]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.307     5.983 r  fir_out[23]_i_1/O
                         net (fo=1, unplaced)         0.000     5.983    fir_out[23]_i_1_n_0
                         FDRE                                         r  fir_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.400     4.400 r  
                                                      0.000     4.400 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     6.528    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_out_reg[23]/C
                         clock pessimism              0.184     6.711    
                         clock uncertainty           -0.035     6.676    
                         FDRE (Setup_fdre_C_D)        0.044     6.720    fir_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 fir_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            fir_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (axis_clk rise@4.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 2.565ns (72.994%)  route 0.949ns (27.006%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.528 - 4.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  fir_out_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    fir_out[1]
                                                                      r  fir_out[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  fir_out[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    fir_out[3]_i_5_n_0
                                                                      r  fir_out_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  fir_out_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    fir_out_reg[3]_i_2_n_0
                                                                      r  fir_out_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  fir_out_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    fir_out_reg[7]_i_2_n_0
                                                                      r  fir_out_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  fir_out_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    fir_out_reg[11]_i_2_n_0
                                                                      r  fir_out_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  fir_out_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    fir_out_reg[15]_i_2_n_0
                                                                      r  fir_out_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  fir_out_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    fir_out_reg[19]_i_2_n_0
                                                                      r  fir_out_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.844 r  fir_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.844    fir_out_reg[23]_i_2_n_0
                                                                      r  fir_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.961 r  fir_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.961    fir_out_reg[27]_i_2_n_0
                                                                      r  fir_out_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.217 r  fir_out_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.452     5.669    fir_out0[30]
                                                                      r  fir_out[30]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.301     5.970 r  fir_out[30]_i_1/O
                         net (fo=1, unplaced)         0.000     5.970    fir_out[30]_i_1_n_0
                         FDRE                                         r  fir_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.400     4.400 r  
                                                      0.000     4.400 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     6.528    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_out_reg[30]/C
                         clock pessimism              0.184     6.711    
                         clock uncertainty           -0.035     6.676    
                         FDRE (Setup_fdre_C_D)        0.044     6.720    fir_out_reg[30]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -5.970    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 fir_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            fir_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (axis_clk rise@4.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 2.651ns (76.618%)  route 0.809ns (23.381%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.528 - 4.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  fir_out_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    fir_out[1]
                                                                      r  fir_out[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  fir_out[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    fir_out[3]_i_5_n_0
                                                                      r  fir_out_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  fir_out_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    fir_out_reg[3]_i_2_n_0
                                                                      r  fir_out_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  fir_out_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    fir_out_reg[7]_i_2_n_0
                                                                      r  fir_out_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  fir_out_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    fir_out_reg[11]_i_2_n_0
                                                                      r  fir_out_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  fir_out_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    fir_out_reg[15]_i_2_n_0
                                                                      r  fir_out_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  fir_out_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    fir_out_reg[19]_i_2_n_0
                                                                      r  fir_out_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.844 r  fir_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.844    fir_out_reg[23]_i_2_n_0
                                                                      r  fir_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.961 r  fir_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.961    fir_out_reg[27]_i_2_n_0
                                                                      r  fir_out_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.298 r  fir_out_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.312     5.610    fir_out0[29]
                                                                      r  fir_out[29]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.306     5.916 r  fir_out[29]_i_1/O
                         net (fo=1, unplaced)         0.000     5.916    fir_out[29]_i_1_n_0
                         FDRE                                         r  fir_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.400     4.400 r  
                                                      0.000     4.400 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     6.528    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_out_reg[29]/C
                         clock pessimism              0.184     6.711    
                         clock uncertainty           -0.035     6.676    
                         FDRE (Setup_fdre_C_D)        0.044     6.720    fir_out_reg[29]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 araddr_buf_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (axis_clk rise@4.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 1.021ns (31.807%)  route 2.189ns (68.193%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.528 - 4.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  araddr_buf_reg[10]/Q
                         net (fo=3, unplaced)         0.759     3.693    araddr_buf[10]
                                                                      r  tap_A_OBUF[11]_inst_i_15/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.988 r  tap_A_OBUF[11]_inst_i_15/O
                         net (fo=2, unplaced)         0.460     4.448    tap_A_OBUF[11]_inst_i_15_n_0
                                                                      r  tap_A_OBUF[6]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.572 r  tap_A_OBUF[6]_inst_i_2/O
                         net (fo=4, unplaced)         0.473     5.045    tap_A_OBUF[6]_inst_i_2_n_0
                                                                      r  tap_cnt[3]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.169 r  tap_cnt[3]_i_2/O
                         net (fo=4, unplaced)         0.497     5.666    tap_cnt0
                         FDRE                                         r  tap_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.400     4.400 r  
                                                      0.000     4.400 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     6.528    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_cnt_reg[0]/C
                         clock pessimism              0.184     6.711    
                         clock uncertainty           -0.035     6.676    
                         FDRE (Setup_fdre_C_CE)      -0.202     6.474    tap_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.474    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  0.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tap_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.248ns (64.629%)  route 0.136ns (35.371%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  tap_cnt_reg[3]/Q
                         net (fo=2, unplaced)         0.136     0.960    tap_cnt_reg[3]
                                                                      r  tap_cnt[3]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.061 r  tap_cnt[3]_i_3/O
                         net (fo=1, unplaced)         0.000     1.061    p_0_in[3]
                         FDRE                                         r  tap_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_cnt_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    tap_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 tap_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  tap_cnt_reg[1]/Q
                         net (fo=4, unplaced)         0.141     0.966    tap_cnt_reg[1]
                                                                      r  tap_cnt[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.064 r  tap_cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    p_0_in[1]
                         FDRE                                         r  tap_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_cnt_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    tap_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 wready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            wready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  wready_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  wready_reg_reg/Q
                         net (fo=4, unplaced)         0.141     0.966    wready_reg
                                                                      r  wready_reg_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.064 r  wready_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    wready_reg_i_1_n_0
                         FDRE                                         r  wready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  wready_reg_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    wready_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tap_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.248ns (64.136%)  route 0.139ns (35.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  tap_cnt_reg[2]/Q
                         net (fo=3, unplaced)         0.139     0.963    tap_cnt_reg[2]
                                                                      r  tap_cnt[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.064 r  tap_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    p_0_in[2]
                         FDRE                                         r  tap_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_cnt_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    tap_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 tap_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  tap_cnt_reg[0]/Q
                         net (fo=5, unplaced)         0.143     0.967    tap_cnt_reg[0]
                                                                      f  tap_cnt[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.065 r  tap_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    p_0_in[0]
                         FDRE                                         r  tap_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_cnt_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    tap_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 awready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            awready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.248ns (63.719%)  route 0.141ns (36.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  awready_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  awready_reg_reg/Q
                         net (fo=4, unplaced)         0.141     0.966    awready_reg
                                                                      r  awready_reg_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.067 r  awready_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    awready_reg_i_1_n_0
                         FDRE                                         r  awready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  awready_reg_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    awready_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.245ns (60.092%)  route 0.163ns (39.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  cnt_reg[1]/Q
                         net (fo=38, unplaced)        0.163     0.987    cnt[1]
                                                                      r  cnt[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.085 r  cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.085    cnt[1]_i_1_n_0
                         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.245ns (60.030%)  route 0.163ns (39.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  cnt_reg[0]/Q
                         net (fo=39, unplaced)        0.163     0.988    cnt[0]
                                                                      f  cnt[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.086 r  cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.086    cnt[0]_i_1_n_0
                         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cs_lite_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.245ns (57.936%)  route 0.178ns (42.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_lite_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  cs_lite_reg[2]/Q
                         net (fo=156, unplaced)       0.178     1.002    cs_lite[2]
                                                                      r  ap_start_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.100 r  ap_start_i_1/O
                         net (fo=1, unplaced)         0.000     1.100    ap_start
                         FDRE                                         r  ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_start_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    ap_start_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cs_lite_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            araddr_buf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.245ns (57.936%)  route 0.178ns (42.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_lite_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  cs_lite_reg[2]/Q
                         net (fo=156, unplaced)       0.178     1.002    cs_lite[2]
                                                                      f  araddr_buf[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.100 r  araddr_buf[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.100    p_1_in[0]
                         FDCE                                         r  araddr_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    araddr_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 2.200 }
Period(ns):         4.400
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.400       2.245                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         4.400       3.400                ap_done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         4.400       3.400                ap_idle_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         4.400       3.400                ap_start_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         4.400       3.400                araddr_buf_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.400       3.400                araddr_buf_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.400       3.400                araddr_buf_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.400       3.400                araddr_buf_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.400       3.400                araddr_buf_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.400       3.400                araddr_buf_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.200       1.700                ap_done_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.200       1.700                ap_done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.200       1.700                ap_idle_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.200       1.700                ap_idle_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.200       1.700                ap_start_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.200       1.700                ap_start_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.200       1.700                araddr_buf_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.200       1.700                araddr_buf_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.200       1.700                araddr_buf_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.200       1.700                araddr_buf_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.200       1.700                ap_done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.200       1.700                ap_done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.200       1.700                ap_idle_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.200       1.700                ap_idle_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.200       1.700                ap_start_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.200       1.700                ap_start_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.200       1.700                araddr_buf_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.200       1.700                araddr_buf_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.200       1.700                araddr_buf_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.200       1.700                araddr_buf_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[0]
                                                                      r  data_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[0]
                                                                      r  data_Di_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.330    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[10]
                                                                      r  data_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[10]
                                                                      r  data_Di_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.330    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[11]
                                                                      r  data_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[11]
                                                                      r  data_Di_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.330    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[12]
                                                                      r  data_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[12]
                                                                      r  data_Di_OBUF[12]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.330    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[13] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[13]
                                                                      r  data_Do_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[13]
                                                                      r  data_Di_OBUF[13]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  data_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.330    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[14]
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[14]
                                                                      r  data_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[14]
                                                                      r  data_Di_OBUF[14]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  data_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.330    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[15]
                            (input port)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[15] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[15]
                                                                      r  data_Do_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[15]
                                                                      r  data_Di_OBUF[15]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  data_Di_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.330    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  data_Di_OBUF[16]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     5.330    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[17]
                            (input port)
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[17] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[17]
                                                                      r  data_Do_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[17]
                                                                      r  data_Di_OBUF[17]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  data_Di_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     5.330    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[18]
                            (input port)
  Destination:            data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[18] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[18]
                                                                      r  data_Do_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[18]
                                                                      r  data_Di_OBUF[18]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  data_Di_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_Di_OBUF[18]
                                                                      r  data_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     5.330    data_Di[18]
                                                                      r  data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[0]
                                                                      r  data_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    data_Do_IBUF[0]
                                                                      r  data_Di_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[10]
                                                                      r  data_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    data_Do_IBUF[10]
                                                                      r  data_Di_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[11]
                                                                      r  data_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    data_Do_IBUF[11]
                                                                      r  data_Di_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[12]
                                                                      r  data_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    data_Do_IBUF[12]
                                                                      r  data_Di_OBUF[12]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[13] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[13]
                                                                      r  data_Do_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    data_Do_IBUF[13]
                                                                      r  data_Di_OBUF[13]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  data_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[14]
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[14]
                                                                      r  data_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    data_Do_IBUF[14]
                                                                      r  data_Di_OBUF[14]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  data_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[15]
                            (input port)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[15] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[15]
                                                                      r  data_Do_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    data_Do_IBUF[15]
                                                                      r  data_Di_OBUF[15]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  data_Di_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    data_Do_IBUF[16]
                                                                      r  data_Di_OBUF[16]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[17]
                            (input port)
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[17] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[17]
                                                                      r  data_Do_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[17]
                                                                      r  data_Di_OBUF[17]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  data_Di_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[18]
                            (input port)
  Destination:            data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[18] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[18]
                                                                      r  data_Do_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[18]
                                                                      r  data_Di_OBUF[18]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  data_Di_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[18]
                                                                      r  data_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[18]
                                                                      r  data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           165 Endpoints
Min Delay           165 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cs_lite_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.922ns  (logic 4.578ns (66.142%)  route 2.344ns (33.858%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_lite_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  cs_lite_reg[2]/Q
                         net (fo=156, unplaced)       0.917     3.851    cs_lite[2]
                                                                      r  tap_A_OBUF[7]_inst_i_8/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.146 r  tap_A_OBUF[7]_inst_i_8/O
                         net (fo=1, unplaced)         0.000     4.146    tap_A_OBUF[7]_inst_i_8_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.679 r  tap_A_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.688    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.019 r  tap_A_OBUF[11]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.618     5.637    config_tap_A0[11]
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307     5.944 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.744    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.379 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.379    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_lite_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.912ns  (logic 3.681ns (53.261%)  route 3.231ns (46.739%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_lite_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  cs_lite_reg[2]/Q
                         net (fo=156, unplaced)       0.581     3.515    cs_lite[2]
                                                                      f  tap_A_OBUF[11]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.321     3.836 f  tap_A_OBUF[11]_inst_i_13/O
                         net (fo=1, unplaced)         0.902     4.738    tap_A_OBUF[11]_inst_i_13_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.862 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=11, unplaced)        0.948     5.810    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.934 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.734    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.369 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.369    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_lite_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.912ns  (logic 3.681ns (53.261%)  route 3.231ns (46.739%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_lite_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  cs_lite_reg[2]/Q
                         net (fo=156, unplaced)       0.581     3.515    cs_lite[2]
                                                                      f  tap_A_OBUF[11]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.321     3.836 f  tap_A_OBUF[11]_inst_i_13/O
                         net (fo=1, unplaced)         0.902     4.738    tap_A_OBUF[11]_inst_i_13_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.862 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=11, unplaced)        0.948     5.810    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.934 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.734    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.369 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.369    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_lite_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.912ns  (logic 3.681ns (53.261%)  route 3.231ns (46.739%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_lite_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  cs_lite_reg[2]/Q
                         net (fo=156, unplaced)       0.581     3.515    cs_lite[2]
                                                                      f  tap_A_OBUF[11]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.321     3.836 f  tap_A_OBUF[11]_inst_i_13/O
                         net (fo=1, unplaced)         0.902     4.738    tap_A_OBUF[11]_inst_i_13_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.862 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=11, unplaced)        0.948     5.810    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[9]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.934 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.734    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.369 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.369    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_lite_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.674ns  (logic 4.357ns (65.288%)  route 2.317ns (34.712%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_lite_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  cs_lite_reg[2]/Q
                         net (fo=156, unplaced)       0.917     3.851    cs_lite[2]
                                                                      r  tap_A_OBUF[7]_inst_i_8/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.146 r  tap_A_OBUF[7]_inst_i_8/O
                         net (fo=1, unplaced)         0.000     4.146    tap_A_OBUF[7]_inst_i_8_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.789 r  tap_A_OBUF[7]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.600     5.389    config_tap_A0[7]
                                                                      r  tap_A_OBUF[7]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307     5.696 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.496    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.131 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.131    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr_buf_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.622ns  (logic 3.655ns (55.200%)  route 2.967ns (44.800%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  araddr_buf_reg[10]/Q
                         net (fo=3, unplaced)         0.759     3.693    araddr_buf[10]
                                                                      r  tap_A_OBUF[11]_inst_i_15/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.988 r  tap_A_OBUF[11]_inst_i_15/O
                         net (fo=2, unplaced)         0.913     4.901    tap_A_OBUF[11]_inst_i_15_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.025 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     5.520    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.644 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.444    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.079 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.079    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr_buf_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.622ns  (logic 3.655ns (55.200%)  route 2.967ns (44.800%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  araddr_buf_reg[10]/Q
                         net (fo=3, unplaced)         0.759     3.693    araddr_buf[10]
                                                                      r  tap_A_OBUF[11]_inst_i_15/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.988 r  tap_A_OBUF[11]_inst_i_15/O
                         net (fo=2, unplaced)         0.913     4.901    tap_A_OBUF[11]_inst_i_15_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.025 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     5.520    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.644 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.444    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.079 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.079    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr_buf_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.622ns  (logic 3.655ns (55.200%)  route 2.967ns (44.800%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  araddr_buf_reg[10]/Q
                         net (fo=3, unplaced)         0.759     3.693    araddr_buf[10]
                                                                      r  tap_A_OBUF[11]_inst_i_15/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.988 r  tap_A_OBUF[11]_inst_i_15/O
                         net (fo=2, unplaced)         0.913     4.901    tap_A_OBUF[11]_inst_i_15_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.025 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     5.520    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     5.644 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.444    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.079 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.079    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr_buf_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.622ns  (logic 3.655ns (55.200%)  route 2.967ns (44.800%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  araddr_buf_reg[10]/Q
                         net (fo=3, unplaced)         0.759     3.693    araddr_buf[10]
                                                                      r  tap_A_OBUF[11]_inst_i_15/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.988 r  tap_A_OBUF[11]_inst_i_15/O
                         net (fo=2, unplaced)         0.913     4.901    tap_A_OBUF[11]_inst_i_15_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.025 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=11, unplaced)        0.495     5.520    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     5.644 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.444    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.079 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.079    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr_buf_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.600ns  (logic 3.655ns (55.384%)  route 2.945ns (44.616%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  araddr_buf_reg[10]/Q
                         net (fo=3, unplaced)         0.759     3.693    araddr_buf[10]
                                                                      f  tap_A_OBUF[11]_inst_i_15/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.988 f  tap_A_OBUF[11]_inst_i_15/O
                         net (fo=2, unplaced)         0.460     4.448    tap_A_OBUF[11]_inst_i_15_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.572 f  tap_A_OBUF[6]_inst_i_2/O
                         net (fo=4, unplaced)         0.926     5.498    tap_A_OBUF[6]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.622 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.422    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.057 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.057    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arready_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  arready_reg_reg/Q
                         net (fo=3, unplaced)         0.337     1.162    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_addr_reg_reg[10]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_addr_reg_reg[11]/Q
                         net (fo=3, unplaced)         0.337     1.162    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_addr_reg_reg[2]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_addr_reg_reg[3]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_addr_reg_reg[4]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_addr_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            data_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_addr_reg_reg[6]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[6]
                                                                      r  data_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[6]
                                                                      r  data_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            data_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_addr_reg_reg[7]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[7]
                                                                      r  data_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[7]
                                                                      r  data_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            data_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_addr_reg_reg[8]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[8]
                                                                      r  data_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[8]
                                                                      r  data_A[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           301 Endpoints
Min Delay           301 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.851ns  (logic 8.952ns (75.535%)  route 2.899ns (24.465%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  fir_out_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    fir_out_reg[23]_i_7_n_0
                                                                      r  fir_out_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  fir_out_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    fir_out_reg[27]_i_7_n_4
                                                                      r  fir_out[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  fir_out[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    fir_out[27]_i_3_n_0
                                                                      r  fir_out_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  fir_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    fir_out_reg[27]_i_2_n_0
                                                                      r  fir_out_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.926 r  fir_out_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.544    fir_out0[31]
                                                                      r  fir_out[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    11.851 r  fir_out[31]_i_1/O
                         net (fo=1, unplaced)         0.000    11.851    fir_out[31]_i_1_n_0
                         FDRE                                         r  fir_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_out_reg[31]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.734ns  (logic 8.835ns (75.291%)  route 2.899ns (24.709%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  fir_out_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    fir_out_reg[23]_i_7_n_4
                                                                      r  fir_out[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  fir_out[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    fir_out[23]_i_3_n_0
                                                                      r  fir_out_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  fir_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    fir_out_reg[23]_i_2_n_0
                                                                      r  fir_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.809 r  fir_out_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.427    fir_out0[27]
                                                                      r  fir_out[27]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    11.734 r  fir_out[27]_i_1/O
                         net (fo=1, unplaced)         0.000    11.734    fir_out[27]_i_1_n_0
                         FDRE                                         r  fir_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_out_reg[27]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.604ns  (logic 8.871ns (76.444%)  route 2.733ns (23.556%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  fir_out_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    fir_out_reg[23]_i_7_n_0
                                                                      r  fir_out_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  fir_out_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    fir_out_reg[27]_i_7_n_4
                                                                      r  fir_out[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  fir_out[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    fir_out[27]_i_3_n_0
                                                                      r  fir_out_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  fir_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    fir_out_reg[27]_i_2_n_0
                                                                      r  fir_out_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.851 r  fir_out_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.303    fir_out0[30]
                                                                      r  fir_out[30]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.301    11.604 r  fir_out[30]_i_1/O
                         net (fo=1, unplaced)         0.000    11.604    fir_out[30]_i_1_n_0
                         FDRE                                         r  fir_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_out_reg[30]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.550ns  (logic 8.957ns (77.546%)  route 2.593ns (22.454%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  fir_out_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    fir_out_reg[23]_i_7_n_0
                                                                      r  fir_out_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  fir_out_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    fir_out_reg[27]_i_7_n_4
                                                                      r  fir_out[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  fir_out[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    fir_out[27]_i_3_n_0
                                                                      r  fir_out_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  fir_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    fir_out_reg[27]_i_2_n_0
                                                                      r  fir_out_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.932 r  fir_out_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.244    fir_out0[29]
                                                                      r  fir_out[29]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.306    11.550 r  fir_out[29]_i_1/O
                         net (fo=1, unplaced)         0.000    11.550    fir_out[29]_i_1_n_0
                         FDRE                                         r  fir_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_out_reg[29]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.504ns  (logic 8.614ns (74.875%)  route 2.890ns (25.125%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  fir_out_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.565    fir_out_reg[19]_i_7_n_4
                                                                      r  fir_out[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     9.872 r  fir_out[19]_i_3/O
                         net (fo=1, unplaced)         0.000     9.872    fir_out[19]_i_3_n_0
                                                                      r  fir_out_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  fir_out_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    fir_out_reg[19]_i_2_n_0
                                                                      r  fir_out_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.579 r  fir_out_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.197    fir_out0[23]
                                                                      r  fir_out[23]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    11.504 r  fir_out[23]_i_1/O
                         net (fo=1, unplaced)         0.000    11.504    fir_out[23]_i_1_n_0
                         FDRE                                         r  fir_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_out_reg[23]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.487ns  (logic 8.754ns (76.204%)  route 2.733ns (23.796%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  fir_out_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    fir_out_reg[23]_i_7_n_4
                                                                      r  fir_out[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  fir_out[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    fir_out[23]_i_3_n_0
                                                                      r  fir_out_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  fir_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    fir_out_reg[23]_i_2_n_0
                                                                      r  fir_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.734 r  fir_out_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.186    fir_out0[26]
                                                                      r  fir_out[26]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.301    11.487 r  fir_out[26]_i_1/O
                         net (fo=1, unplaced)         0.000    11.487    fir_out[26]_i_1_n_0
                         FDRE                                         r  fir_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_out_reg[26]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.433ns  (logic 8.840ns (77.316%)  route 2.593ns (22.684%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  fir_out_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    fir_out_reg[23]_i_7_n_4
                                                                      r  fir_out[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  fir_out[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    fir_out[23]_i_3_n_0
                                                                      r  fir_out_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  fir_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    fir_out_reg[23]_i_2_n_0
                                                                      r  fir_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.815 r  fir_out_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.127    fir_out0[25]
                                                                      r  fir_out[25]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.306    11.433 r  fir_out[25]_i_1/O
                         net (fo=1, unplaced)         0.000    11.433    fir_out[25]_i_1_n_0
                         FDRE                                         r  fir_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_out_reg[25]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.433ns  (logic 8.841ns (77.325%)  route 2.592ns (22.675%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  fir_out_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    fir_out_reg[23]_i_7_n_0
                                                                      r  fir_out_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  fir_out_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    fir_out_reg[27]_i_7_n_4
                                                                      r  fir_out[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  fir_out[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    fir_out[27]_i_3_n_0
                                                                      r  fir_out_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  fir_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    fir_out_reg[27]_i_2_n_0
                                                                      r  fir_out_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.827 r  fir_out_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.138    fir_out0[28]
                                                                      r  fir_out[28]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.295    11.433 r  fir_out[28]_i_1/O
                         net (fo=1, unplaced)         0.000    11.433    fir_out[28]_i_1_n_0
                         FDRE                                         r  fir_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_out_reg[28]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.316ns  (logic 8.724ns (77.091%)  route 2.592ns (22.909%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  fir_out_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    fir_out_reg[23]_i_7_n_4
                                                                      r  fir_out[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  fir_out[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    fir_out[23]_i_3_n_0
                                                                      r  fir_out_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  fir_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    fir_out_reg[23]_i_2_n_0
                                                                      r  fir_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.710 r  fir_out_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.021    fir_out0[24]
                                                                      r  fir_out[24]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.295    11.316 r  fir_out[24]_i_1/O
                         net (fo=1, unplaced)         0.000    11.316    fir_out[24]_i_1_n_0
                         FDRE                                         r  fir_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_out_reg[24]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.257ns  (logic 8.533ns (75.798%)  route 2.724ns (24.202%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  fir_out_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.565    fir_out_reg[19]_i_7_n_4
                                                                      r  fir_out[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     9.872 r  fir_out[19]_i_3/O
                         net (fo=1, unplaced)         0.000     9.872    fir_out[19]_i_3_n_0
                                                                      r  fir_out_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  fir_out_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    fir_out_reg[19]_i_2_n_0
                                                                      r  fir_out_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.504 r  fir_out_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    10.956    fir_out0[22]
                                                                      r  fir_out[22]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.301    11.257 r  fir_out[22]_i_1/O
                         net (fo=1, unplaced)         0.000    11.257    fir_out[22]_i_1_n_0
                         FDRE                                         r  fir_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_out_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            araddr_buf_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      r  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[11]
                                                                      r  araddr_buf[11]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  araddr_buf[11]_i_2/O
                         net (fo=1, unplaced)         0.000     0.581    p_1_in[11]
                         FDCE                                         r  araddr_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[11]/C

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            araddr_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      r  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[1]
                                                                      r  araddr_buf[1]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  araddr_buf[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    p_1_in[1]
                         FDCE                                         r  araddr_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[1]/C

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            araddr_buf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[3]
                                                                      r  araddr_buf[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  araddr_buf[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    p_1_in[3]
                         FDCE                                         r  araddr_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[3]/C

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            araddr_buf_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[5]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[5]
                                                                      r  araddr_buf[5]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  araddr_buf[5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    p_1_in[5]
                         FDCE                                         r  araddr_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[5]/C

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            araddr_buf_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     0.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[7]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[7]
                                                                      r  araddr_buf[7]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  araddr_buf[7]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    p_1_in[7]
                         FDCE                                         r  araddr_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[7]/C

Slack:                    inf
  Source:                 araddr[9]
                            (input port)
  Destination:            araddr_buf_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[9] (IN)
                         net (fo=0)                   0.000     0.000    araddr[9]
                                                                      r  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[9]
                                                                      r  araddr_buf[9]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  araddr_buf[9]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    p_1_in[9]
                         FDCE                                         r  araddr_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[9]/C

Slack:                    inf
  Source:                 awaddr[11]
                            (input port)
  Destination:            awaddr_buf_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[11] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[11]
                                                                      r  awaddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    awaddr_IBUF[11]
                                                                      r  awaddr_buf[11]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  awaddr_buf[11]_i_2/O
                         net (fo=1, unplaced)         0.000     0.582    awaddr_buf[11]_i_2_n_0
                         FDCE                                         r  awaddr_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_buf_reg[11]/C

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            awaddr_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      r  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    awaddr_IBUF[1]
                                                                      r  awaddr_buf[1]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  awaddr_buf[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    awaddr_buf[1]_i_1_n_0
                         FDCE                                         r  awaddr_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_buf_reg[1]/C

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            awaddr_buf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[3]
                                                                      r  awaddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    awaddr_IBUF[3]
                                                                      r  awaddr_buf[3]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  awaddr_buf[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    awaddr_buf[3]_i_1_n_0
                         FDCE                                         r  awaddr_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_buf_reg[3]/C

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            awaddr_buf_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[5]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    awaddr_IBUF[5]
                                                                      r  awaddr_buf[5]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  awaddr_buf[5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    awaddr_buf[5]_i_1_n_0
                         FDCE                                         r  awaddr_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_buf_reg[5]/C





