#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr 12 22:10:54 2018
# Process ID: 17180
# Current directory: C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10040 C:\Users\Manuel Aguirre\Desktop\G2\Versiones\actual\Proyecto Base\Proyecto Base.xpr
# Log file: C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/vivado.log
# Journal file: C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.xpr}
INFO: [Project 1-313] Project file moved from 'C:/G2-master/Versiones/Manuel/Proyecto Base' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.srcs/sim_1/new/sim1.vhd', nor could it be found using path 'C:/G2-master/Versiones/Manuel/Proyecto Base/Proyecto Base.srcs/sim_1/new/sim1.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basys3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Basys3_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.srcs/sources_1/new/Clock_Divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Clock_Divider
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.srcs/sources_1/new/Debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Debouncer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.srcs/sources_1/new/Display_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Display_Controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.srcs/sources_1/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.srcs/sources_1/new/SHL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SHL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.srcs/sources_1/new/SHR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SHR
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.srcs/sources_1/new/andd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.srcs/sources_1/new/multbit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multbit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.srcs/sources_1/new/multip.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multip
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.srcs/sources_1/new/nott.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nott
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.srcs/sources_1/new/orr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.srcs/sources_1/new/sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.srcs/sources_1/new/sum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.srcs/sources_1/new/xorr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xorr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Basys3
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 866.289 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a35b2fba0be742e6ac0032a12eca4df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Basys3_behav xil_defaultlib.Basys3 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.Clock_Divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.Display_Controller [display_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.Debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.nott [nott_default]
Compiling architecture behavioral of entity xil_defaultlib.xorr [xorr_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.sum [sum_default]
Compiling architecture behavioral of entity xil_defaultlib.sub [sub_default]
Compiling architecture behavioral of entity xil_defaultlib.multbit [multbit_default]
Compiling architecture behavioral of entity xil_defaultlib.SHL [shl_default]
Compiling architecture behavioral of entity xil_defaultlib.multip [multip_default]
Compiling architecture behavioral of entity xil_defaultlib.SHR [shr_default]
Compiling architecture behavioral of entity xil_defaultlib.orr [orr_default]
Compiling architecture behavioral of entity xil_defaultlib.andd [andd_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.basys3
Built simulation snapshot Basys3_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Manuel -notrace
couldn't read file "C:/Users/Manuel": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 12 22:26:26 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 869.922 ; gain = 3.633
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Manuel Aguirre/Desktop/G2/Versiones/actual/Proyecto Base/Proyecto Base.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Basys3_behav -key {Behavioral:sim_1:Functional:Basys3} -tclbatch {Basys3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Basys3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Basys3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 883.617 ; gain = 17.328
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 12 22:27:46 2018...
