;redcode
;assert 1
	SPL 0, <602
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @124, 106
	ADD 250, 30
	SLT -1, <-21
	SUB <0, <2
	SUB <0, <2
	ADD 250, 30
	SPL 0, <602
	SUB #10, 0
	MOV -1, <-20
	ADD 250, 30
	SUB #10, 0
	MOV -1, <-20
	SUB @121, 103
	SLT 30, 9
	ADD 30, 9
	ADD 250, 30
	ADD 3, 20
	SUB @0, 0
	SUB 200, 2
	SUB @121, 103
	SUB <0, <2
	SUB 600, @90
	MOV -1, <-21
	SUB <0, <2
	SUB <0, <2
	ADD 250, 30
	SPL 460, -109
	SUB @0, 0
	ADD @-198, 100
	DJN <-128, 100
	SLT @721, 103
	SUB @0, 0
	SUB <0, <2
	SUB 600, @90
	MOV -1, <-20
	MOV -1, <-20
	SUB 600, @90
	SUB @121, 106
	MOV -7, <-20
	CMP -207, <-120
	ADD 30, 9
	SUB @-127, 100
	CMP -207, <-120
	SPL 0, <602
	SPL 0, <602
	CMP @127, 106
	MOV -7, <-20
	DJN -1, @-20
