Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Aug 19 23:33:27 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file challenge_5_timing_summary_routed.rpt -pb challenge_5_timing_summary_routed.pb -rpx challenge_5_timing_summary_routed.rpx -warn_on_violation
| Design       : challenge_5
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.760        0.000                      0                   17        0.254        0.000                      0                   17        3.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.760        0.000                      0                   17        0.254        0.000                      0                   17        3.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 timer/counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            timer/counter1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.346%)  route 0.541ns (23.654%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.739     5.373    timer/clk
    SLICE_X42Y58         FDRE                                         r  timer/counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.891 r  timer/counter1_reg[1]/Q
                         net (fo=1, routed)           0.541     6.432    timer/counter1_reg_n_0_[1]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.089 r  timer/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    timer/counter1_reg[0]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 r  timer/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    timer/counter1_reg[4]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.323 r  timer/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    timer/counter1_reg[8]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.440 r  timer/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    timer/counter1_reg[12]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.659 r  timer/counter1_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.659    timer/counter1_reg[16]_i_1_n_7
    SLICE_X42Y62         FDRE                                         r  timer/counter1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.559    14.917    timer/clk
    SLICE_X42Y62         FDRE                                         r  timer/counter1_reg[16]/C
                         clock pessimism              0.429    15.345    
                         clock uncertainty           -0.035    15.310    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.109    15.419    timer/counter1_reg[16]
  -------------------------------------------------------------------
                         required time                         15.419    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  7.760    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 timer/counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            timer/counter1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.739     5.373    timer/clk
    SLICE_X42Y58         FDRE                                         r  timer/counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.891 r  timer/counter1_reg[1]/Q
                         net (fo=1, routed)           0.541     6.432    timer/counter1_reg_n_0_[1]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.089 r  timer/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    timer/counter1_reg[0]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 r  timer/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    timer/counter1_reg[4]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.323 r  timer/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    timer/counter1_reg[8]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.646 r  timer/counter1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.646    timer/counter1_reg[12]_i_1_n_6
    SLICE_X42Y61         FDRE                                         r  timer/counter1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.560    14.918    timer/clk
    SLICE_X42Y61         FDRE                                         r  timer/counter1_reg[13]/C
                         clock pessimism              0.429    15.346    
                         clock uncertainty           -0.035    15.311    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)        0.109    15.420    timer/counter1_reg[13]
  -------------------------------------------------------------------
                         required time                         15.420    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.782ns  (required time - arrival time)
  Source:                 timer/counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            timer/counter1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.724ns (76.127%)  route 0.541ns (23.873%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.739     5.373    timer/clk
    SLICE_X42Y58         FDRE                                         r  timer/counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.891 r  timer/counter1_reg[1]/Q
                         net (fo=1, routed)           0.541     6.432    timer/counter1_reg_n_0_[1]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.089 r  timer/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    timer/counter1_reg[0]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 r  timer/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    timer/counter1_reg[4]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.323 r  timer/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    timer/counter1_reg[8]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.638 r  timer/counter1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.638    timer/counter1_reg[12]_i_1_n_4
    SLICE_X42Y61         FDRE                                         r  timer/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.560    14.918    timer/clk
    SLICE_X42Y61         FDRE                                         r  timer/counter1_reg[15]/C
                         clock pessimism              0.429    15.346    
                         clock uncertainty           -0.035    15.311    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)        0.109    15.420    timer/counter1_reg[15]
  -------------------------------------------------------------------
                         required time                         15.420    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                  7.782    

Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 timer/counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            timer/counter1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 1.648ns (75.298%)  route 0.541ns (24.702%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.739     5.373    timer/clk
    SLICE_X42Y58         FDRE                                         r  timer/counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.891 r  timer/counter1_reg[1]/Q
                         net (fo=1, routed)           0.541     6.432    timer/counter1_reg_n_0_[1]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.089 r  timer/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    timer/counter1_reg[0]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 r  timer/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    timer/counter1_reg[4]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.323 r  timer/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    timer/counter1_reg[8]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.562 r  timer/counter1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.562    timer/counter1_reg[12]_i_1_n_5
    SLICE_X42Y61         FDRE                                         r  timer/counter1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.560    14.918    timer/clk
    SLICE_X42Y61         FDRE                                         r  timer/counter1_reg[14]/C
                         clock pessimism              0.429    15.346    
                         clock uncertainty           -0.035    15.311    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)        0.109    15.420    timer/counter1_reg[14]
  -------------------------------------------------------------------
                         required time                         15.420    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                  7.858    

Slack (MET) :             7.878ns  (required time - arrival time)
  Source:                 timer/counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            timer/counter1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.628ns (75.070%)  route 0.541ns (24.930%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.739     5.373    timer/clk
    SLICE_X42Y58         FDRE                                         r  timer/counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.891 r  timer/counter1_reg[1]/Q
                         net (fo=1, routed)           0.541     6.432    timer/counter1_reg_n_0_[1]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.089 r  timer/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    timer/counter1_reg[0]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 r  timer/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    timer/counter1_reg[4]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.323 r  timer/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    timer/counter1_reg[8]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.542 r  timer/counter1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.542    timer/counter1_reg[12]_i_1_n_7
    SLICE_X42Y61         FDRE                                         r  timer/counter1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.560    14.918    timer/clk
    SLICE_X42Y61         FDRE                                         r  timer/counter1_reg[12]/C
                         clock pessimism              0.429    15.346    
                         clock uncertainty           -0.035    15.311    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)        0.109    15.420    timer/counter1_reg[12]
  -------------------------------------------------------------------
                         required time                         15.420    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  7.878    

Slack (MET) :             7.892ns  (required time - arrival time)
  Source:                 timer/counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            timer/counter1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.615ns (74.919%)  route 0.541ns (25.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.739     5.373    timer/clk
    SLICE_X42Y58         FDRE                                         r  timer/counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.891 r  timer/counter1_reg[1]/Q
                         net (fo=1, routed)           0.541     6.432    timer/counter1_reg_n_0_[1]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.089 r  timer/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    timer/counter1_reg[0]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 r  timer/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    timer/counter1_reg[4]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.529 r  timer/counter1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.529    timer/counter1_reg[8]_i_1_n_6
    SLICE_X42Y60         FDRE                                         r  timer/counter1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.561    14.919    timer/clk
    SLICE_X42Y60         FDRE                                         r  timer/counter1_reg[9]/C
                         clock pessimism              0.429    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X42Y60         FDRE (Setup_fdre_C_D)        0.109    15.421    timer/counter1_reg[9]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  7.892    

Slack (MET) :             7.900ns  (required time - arrival time)
  Source:                 timer/counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            timer/counter1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.607ns (74.826%)  route 0.541ns (25.174%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.739     5.373    timer/clk
    SLICE_X42Y58         FDRE                                         r  timer/counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.891 r  timer/counter1_reg[1]/Q
                         net (fo=1, routed)           0.541     6.432    timer/counter1_reg_n_0_[1]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.089 r  timer/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    timer/counter1_reg[0]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 r  timer/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    timer/counter1_reg[4]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.521 r  timer/counter1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.521    timer/counter1_reg[8]_i_1_n_4
    SLICE_X42Y60         FDRE                                         r  timer/counter1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.561    14.919    timer/clk
    SLICE_X42Y60         FDRE                                         r  timer/counter1_reg[11]/C
                         clock pessimism              0.429    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X42Y60         FDRE (Setup_fdre_C_D)        0.109    15.421    timer/counter1_reg[11]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  7.900    

Slack (MET) :             7.976ns  (required time - arrival time)
  Source:                 timer/counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            timer/counter1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 1.531ns (73.903%)  route 0.541ns (26.097%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.739     5.373    timer/clk
    SLICE_X42Y58         FDRE                                         r  timer/counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.891 r  timer/counter1_reg[1]/Q
                         net (fo=1, routed)           0.541     6.432    timer/counter1_reg_n_0_[1]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.089 r  timer/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    timer/counter1_reg[0]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 r  timer/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    timer/counter1_reg[4]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.445 r  timer/counter1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.445    timer/counter1_reg[8]_i_1_n_5
    SLICE_X42Y60         FDRE                                         r  timer/counter1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.561    14.919    timer/clk
    SLICE_X42Y60         FDRE                                         r  timer/counter1_reg[10]/C
                         clock pessimism              0.429    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X42Y60         FDRE (Setup_fdre_C_D)        0.109    15.421    timer/counter1_reg[10]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                  7.976    

Slack (MET) :             7.996ns  (required time - arrival time)
  Source:                 timer/counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            timer/counter1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 1.511ns (73.648%)  route 0.541ns (26.352%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.739     5.373    timer/clk
    SLICE_X42Y58         FDRE                                         r  timer/counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.891 r  timer/counter1_reg[1]/Q
                         net (fo=1, routed)           0.541     6.432    timer/counter1_reg_n_0_[1]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.089 r  timer/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    timer/counter1_reg[0]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 r  timer/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    timer/counter1_reg[4]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.425 r  timer/counter1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.425    timer/counter1_reg[8]_i_1_n_7
    SLICE_X42Y60         FDRE                                         r  timer/counter1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.561    14.919    timer/clk
    SLICE_X42Y60         FDRE                                         r  timer/counter1_reg[8]/C
                         clock pessimism              0.429    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X42Y60         FDRE (Setup_fdre_C_D)        0.109    15.421    timer/counter1_reg[8]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                  7.996    

Slack (MET) :             8.009ns  (required time - arrival time)
  Source:                 timer/counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            timer/counter1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 1.498ns (73.480%)  route 0.541ns (26.520%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.739     5.373    timer/clk
    SLICE_X42Y58         FDRE                                         r  timer/counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.891 r  timer/counter1_reg[1]/Q
                         net (fo=1, routed)           0.541     6.432    timer/counter1_reg_n_0_[1]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.089 r  timer/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    timer/counter1_reg[0]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.412 r  timer/counter1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.412    timer/counter1_reg[4]_i_1_n_6
    SLICE_X42Y59         FDRE                                         r  timer/counter1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.561    14.919    timer/clk
    SLICE_X42Y59         FDRE                                         r  timer/counter1_reg[5]/C
                         clock pessimism              0.429    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X42Y59         FDRE (Setup_fdre_C_D)        0.109    15.421    timer/counter1_reg[5]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                  8.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 timer/counter1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            timer/counter1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.464    timer/clk
    SLICE_X42Y60         FDRE                                         r  timer/counter1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  timer/counter1_reg[10]/Q
                         net (fo=1, routed)           0.114     1.742    timer/counter1_reg_n_0_[10]
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.852 r  timer/counter1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    timer/counter1_reg[8]_i_1_n_5
    SLICE_X42Y60         FDRE                                         r  timer/counter1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.981    timer/clk
    SLICE_X42Y60         FDRE                                         r  timer/counter1_reg[10]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.134     1.598    timer/counter1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 timer/counter1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            timer/counter1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.464    timer/clk
    SLICE_X42Y61         FDRE                                         r  timer/counter1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  timer/counter1_reg[14]/Q
                         net (fo=1, routed)           0.114     1.742    timer/counter1_reg_n_0_[14]
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.852 r  timer/counter1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    timer/counter1_reg[12]_i_1_n_5
    SLICE_X42Y61         FDRE                                         r  timer/counter1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.981    timer/clk
    SLICE_X42Y61         FDRE                                         r  timer/counter1_reg[14]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.134     1.598    timer/counter1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 timer/counter1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            timer/counter1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.465    timer/clk
    SLICE_X42Y59         FDRE                                         r  timer/counter1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  timer/counter1_reg[6]/Q
                         net (fo=1, routed)           0.114     1.743    timer/counter1_reg_n_0_[6]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.853 r  timer/counter1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    timer/counter1_reg[4]_i_1_n_5
    SLICE_X42Y59         FDRE                                         r  timer/counter1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.857     1.982    timer/clk
    SLICE_X42Y59         FDRE                                         r  timer/counter1_reg[6]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.134     1.599    timer/counter1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 timer/counter1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            timer/counter1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.464    timer/clk
    SLICE_X42Y60         FDRE                                         r  timer/counter1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  timer/counter1_reg[10]/Q
                         net (fo=1, routed)           0.114     1.742    timer/counter1_reg_n_0_[10]
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.888 r  timer/counter1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    timer/counter1_reg[8]_i_1_n_4
    SLICE_X42Y60         FDRE                                         r  timer/counter1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.981    timer/clk
    SLICE_X42Y60         FDRE                                         r  timer/counter1_reg[11]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.134     1.598    timer/counter1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 timer/counter1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            timer/counter1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.464    timer/clk
    SLICE_X42Y61         FDRE                                         r  timer/counter1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  timer/counter1_reg[14]/Q
                         net (fo=1, routed)           0.114     1.742    timer/counter1_reg_n_0_[14]
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.888 r  timer/counter1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    timer/counter1_reg[12]_i_1_n_4
    SLICE_X42Y61         FDRE                                         r  timer/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.981    timer/clk
    SLICE_X42Y61         FDRE                                         r  timer/counter1_reg[15]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.134     1.598    timer/counter1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 timer/counter1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            timer/counter1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.465    timer/clk
    SLICE_X42Y59         FDRE                                         r  timer/counter1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  timer/counter1_reg[6]/Q
                         net (fo=1, routed)           0.114     1.743    timer/counter1_reg_n_0_[6]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.889 r  timer/counter1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    timer/counter1_reg[4]_i_1_n_4
    SLICE_X42Y59         FDRE                                         r  timer/counter1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.857     1.982    timer/clk
    SLICE_X42Y59         FDRE                                         r  timer/counter1_reg[7]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.134     1.599    timer/counter1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 timer/counter1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            timer/counter1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.465    timer/clk
    SLICE_X42Y58         FDRE                                         r  timer/counter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     1.629 f  timer/counter1_reg[0]/Q
                         net (fo=1, routed)           0.163     1.792    timer/counter1_reg_n_0_[0]
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  timer/counter1[0]_i_2/O
                         net (fo=1, routed)           0.000     1.837    timer/counter1[0]_i_2_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.907 r  timer/counter1_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    timer/counter1_reg[0]_i_1_n_7
    SLICE_X42Y58         FDRE                                         r  timer/counter1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.857     1.982    timer/clk
    SLICE_X42Y58         FDRE                                         r  timer/counter1_reg[0]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.134     1.599    timer/counter1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 timer/counter1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            timer/counter1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.465    timer/clk
    SLICE_X42Y58         FDRE                                         r  timer/counter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  timer/counter1_reg[3]/Q
                         net (fo=1, routed)           0.173     1.802    timer/counter1_reg_n_0_[3]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.911 r  timer/counter1_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.911    timer/counter1_reg[0]_i_1_n_4
    SLICE_X42Y58         FDRE                                         r  timer/counter1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.857     1.982    timer/clk
    SLICE_X42Y58         FDRE                                         r  timer/counter1_reg[3]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.134     1.599    timer/counter1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 timer/counter1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            timer/counter1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.464    timer/clk
    SLICE_X42Y61         FDRE                                         r  timer/counter1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  timer/counter1_reg[12]/Q
                         net (fo=1, routed)           0.170     1.799    timer/counter1_reg_n_0_[12]
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.914 r  timer/counter1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.914    timer/counter1_reg[12]_i_1_n_7
    SLICE_X42Y61         FDRE                                         r  timer/counter1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.981    timer/clk
    SLICE_X42Y61         FDRE                                         r  timer/counter1_reg[12]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.134     1.598    timer/counter1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 timer/counter1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            timer/counter1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.465    timer/clk
    SLICE_X42Y59         FDRE                                         r  timer/counter1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  timer/counter1_reg[4]/Q
                         net (fo=1, routed)           0.170     1.800    timer/counter1_reg_n_0_[4]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.915 r  timer/counter1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    timer/counter1_reg[4]_i_1_n_7
    SLICE_X42Y59         FDRE                                         r  timer/counter1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.857     1.982    timer/clk
    SLICE_X42Y59         FDRE                                         r  timer/counter1_reg[4]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.134     1.599    timer/counter1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y58    timer/counter1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y60    timer/counter1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y60    timer/counter1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y61    timer/counter1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y61    timer/counter1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y61    timer/counter1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y61    timer/counter1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y62    timer/counter1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y58    timer/counter1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y58    timer/counter1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y58    timer/counter1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y60    timer/counter1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y60    timer/counter1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y60    timer/counter1_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y60    timer/counter1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y61    timer/counter1_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y61    timer/counter1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y61    timer/counter1_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y61    timer/counter1_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y62    timer/counter1_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y58    timer/counter1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y60    timer/counter1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y60    timer/counter1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y61    timer/counter1_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y61    timer/counter1_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y61    timer/counter1_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y61    timer/counter1_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y62    timer/counter1_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y58    timer/counter1_reg[1]/C



