// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_103_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        col_sums_31_address0,
        col_sums_31_ce0,
        col_sums_31_we0,
        col_sums_31_d0,
        col_sums_30_address0,
        col_sums_30_ce0,
        col_sums_30_we0,
        col_sums_30_d0,
        col_sums_29_address0,
        col_sums_29_ce0,
        col_sums_29_we0,
        col_sums_29_d0,
        col_sums_28_address0,
        col_sums_28_ce0,
        col_sums_28_we0,
        col_sums_28_d0,
        col_sums_27_address0,
        col_sums_27_ce0,
        col_sums_27_we0,
        col_sums_27_d0,
        col_sums_26_address0,
        col_sums_26_ce0,
        col_sums_26_we0,
        col_sums_26_d0,
        col_sums_25_address0,
        col_sums_25_ce0,
        col_sums_25_we0,
        col_sums_25_d0,
        col_sums_24_address0,
        col_sums_24_ce0,
        col_sums_24_we0,
        col_sums_24_d0,
        col_sums_23_address0,
        col_sums_23_ce0,
        col_sums_23_we0,
        col_sums_23_d0,
        col_sums_22_address0,
        col_sums_22_ce0,
        col_sums_22_we0,
        col_sums_22_d0,
        col_sums_21_address0,
        col_sums_21_ce0,
        col_sums_21_we0,
        col_sums_21_d0,
        col_sums_20_address0,
        col_sums_20_ce0,
        col_sums_20_we0,
        col_sums_20_d0,
        col_sums_19_address0,
        col_sums_19_ce0,
        col_sums_19_we0,
        col_sums_19_d0,
        col_sums_18_address0,
        col_sums_18_ce0,
        col_sums_18_we0,
        col_sums_18_d0,
        col_sums_17_address0,
        col_sums_17_ce0,
        col_sums_17_we0,
        col_sums_17_d0,
        col_sums_16_address0,
        col_sums_16_ce0,
        col_sums_16_we0,
        col_sums_16_d0,
        col_sums_15_address0,
        col_sums_15_ce0,
        col_sums_15_we0,
        col_sums_15_d0,
        col_sums_14_address0,
        col_sums_14_ce0,
        col_sums_14_we0,
        col_sums_14_d0,
        col_sums_13_address0,
        col_sums_13_ce0,
        col_sums_13_we0,
        col_sums_13_d0,
        col_sums_12_address0,
        col_sums_12_ce0,
        col_sums_12_we0,
        col_sums_12_d0,
        col_sums_11_address0,
        col_sums_11_ce0,
        col_sums_11_we0,
        col_sums_11_d0,
        col_sums_10_address0,
        col_sums_10_ce0,
        col_sums_10_we0,
        col_sums_10_d0,
        col_sums_9_address0,
        col_sums_9_ce0,
        col_sums_9_we0,
        col_sums_9_d0,
        col_sums_8_address0,
        col_sums_8_ce0,
        col_sums_8_we0,
        col_sums_8_d0,
        col_sums_7_address0,
        col_sums_7_ce0,
        col_sums_7_we0,
        col_sums_7_d0,
        col_sums_6_address0,
        col_sums_6_ce0,
        col_sums_6_we0,
        col_sums_6_d0,
        col_sums_5_address0,
        col_sums_5_ce0,
        col_sums_5_we0,
        col_sums_5_d0,
        col_sums_4_address0,
        col_sums_4_ce0,
        col_sums_4_we0,
        col_sums_4_d0,
        col_sums_3_address0,
        col_sums_3_ce0,
        col_sums_3_we0,
        col_sums_3_d0,
        col_sums_2_address0,
        col_sums_2_ce0,
        col_sums_2_we0,
        col_sums_2_d0,
        col_sums_1_address0,
        col_sums_1_ce0,
        col_sums_1_we0,
        col_sums_1_d0,
        col_sums_address0,
        col_sums_ce0,
        col_sums_we0,
        col_sums_d0
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [0:0] col_sums_31_address0;
output   col_sums_31_ce0;
output   col_sums_31_we0;
output  [23:0] col_sums_31_d0;
output  [0:0] col_sums_30_address0;
output   col_sums_30_ce0;
output   col_sums_30_we0;
output  [23:0] col_sums_30_d0;
output  [0:0] col_sums_29_address0;
output   col_sums_29_ce0;
output   col_sums_29_we0;
output  [23:0] col_sums_29_d0;
output  [0:0] col_sums_28_address0;
output   col_sums_28_ce0;
output   col_sums_28_we0;
output  [23:0] col_sums_28_d0;
output  [0:0] col_sums_27_address0;
output   col_sums_27_ce0;
output   col_sums_27_we0;
output  [23:0] col_sums_27_d0;
output  [0:0] col_sums_26_address0;
output   col_sums_26_ce0;
output   col_sums_26_we0;
output  [23:0] col_sums_26_d0;
output  [0:0] col_sums_25_address0;
output   col_sums_25_ce0;
output   col_sums_25_we0;
output  [23:0] col_sums_25_d0;
output  [0:0] col_sums_24_address0;
output   col_sums_24_ce0;
output   col_sums_24_we0;
output  [23:0] col_sums_24_d0;
output  [0:0] col_sums_23_address0;
output   col_sums_23_ce0;
output   col_sums_23_we0;
output  [23:0] col_sums_23_d0;
output  [0:0] col_sums_22_address0;
output   col_sums_22_ce0;
output   col_sums_22_we0;
output  [23:0] col_sums_22_d0;
output  [0:0] col_sums_21_address0;
output   col_sums_21_ce0;
output   col_sums_21_we0;
output  [23:0] col_sums_21_d0;
output  [0:0] col_sums_20_address0;
output   col_sums_20_ce0;
output   col_sums_20_we0;
output  [23:0] col_sums_20_d0;
output  [0:0] col_sums_19_address0;
output   col_sums_19_ce0;
output   col_sums_19_we0;
output  [23:0] col_sums_19_d0;
output  [0:0] col_sums_18_address0;
output   col_sums_18_ce0;
output   col_sums_18_we0;
output  [23:0] col_sums_18_d0;
output  [0:0] col_sums_17_address0;
output   col_sums_17_ce0;
output   col_sums_17_we0;
output  [23:0] col_sums_17_d0;
output  [0:0] col_sums_16_address0;
output   col_sums_16_ce0;
output   col_sums_16_we0;
output  [23:0] col_sums_16_d0;
output  [0:0] col_sums_15_address0;
output   col_sums_15_ce0;
output   col_sums_15_we0;
output  [23:0] col_sums_15_d0;
output  [0:0] col_sums_14_address0;
output   col_sums_14_ce0;
output   col_sums_14_we0;
output  [23:0] col_sums_14_d0;
output  [0:0] col_sums_13_address0;
output   col_sums_13_ce0;
output   col_sums_13_we0;
output  [23:0] col_sums_13_d0;
output  [0:0] col_sums_12_address0;
output   col_sums_12_ce0;
output   col_sums_12_we0;
output  [23:0] col_sums_12_d0;
output  [0:0] col_sums_11_address0;
output   col_sums_11_ce0;
output   col_sums_11_we0;
output  [23:0] col_sums_11_d0;
output  [0:0] col_sums_10_address0;
output   col_sums_10_ce0;
output   col_sums_10_we0;
output  [23:0] col_sums_10_d0;
output  [0:0] col_sums_9_address0;
output   col_sums_9_ce0;
output   col_sums_9_we0;
output  [23:0] col_sums_9_d0;
output  [0:0] col_sums_8_address0;
output   col_sums_8_ce0;
output   col_sums_8_we0;
output  [23:0] col_sums_8_d0;
output  [0:0] col_sums_7_address0;
output   col_sums_7_ce0;
output   col_sums_7_we0;
output  [23:0] col_sums_7_d0;
output  [0:0] col_sums_6_address0;
output   col_sums_6_ce0;
output   col_sums_6_we0;
output  [23:0] col_sums_6_d0;
output  [0:0] col_sums_5_address0;
output   col_sums_5_ce0;
output   col_sums_5_we0;
output  [23:0] col_sums_5_d0;
output  [0:0] col_sums_4_address0;
output   col_sums_4_ce0;
output   col_sums_4_we0;
output  [23:0] col_sums_4_d0;
output  [0:0] col_sums_3_address0;
output   col_sums_3_ce0;
output   col_sums_3_we0;
output  [23:0] col_sums_3_d0;
output  [0:0] col_sums_2_address0;
output   col_sums_2_ce0;
output   col_sums_2_we0;
output  [23:0] col_sums_2_d0;
output  [0:0] col_sums_1_address0;
output   col_sums_1_ce0;
output   col_sums_1_we0;
output  [23:0] col_sums_1_d0;
output  [0:0] col_sums_address0;
output   col_sums_ce0;
output   col_sums_we0;
output  [23:0] col_sums_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln103_fu_616_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [63:0] zext_ln103_fu_640_p1;
reg   [6:0] j_fu_156;
wire   [6:0] add_ln103_fu_622_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_7;
reg    col_sums_30_we0_local;
wire   [4:0] trunc_ln103_fu_628_p1;
reg    col_sums_30_ce0_local;
reg    col_sums_29_we0_local;
reg    col_sums_29_ce0_local;
reg    col_sums_28_we0_local;
reg    col_sums_28_ce0_local;
reg    col_sums_27_we0_local;
reg    col_sums_27_ce0_local;
reg    col_sums_26_we0_local;
reg    col_sums_26_ce0_local;
reg    col_sums_25_we0_local;
reg    col_sums_25_ce0_local;
reg    col_sums_24_we0_local;
reg    col_sums_24_ce0_local;
reg    col_sums_23_we0_local;
reg    col_sums_23_ce0_local;
reg    col_sums_22_we0_local;
reg    col_sums_22_ce0_local;
reg    col_sums_21_we0_local;
reg    col_sums_21_ce0_local;
reg    col_sums_20_we0_local;
reg    col_sums_20_ce0_local;
reg    col_sums_19_we0_local;
reg    col_sums_19_ce0_local;
reg    col_sums_18_we0_local;
reg    col_sums_18_ce0_local;
reg    col_sums_17_we0_local;
reg    col_sums_17_ce0_local;
reg    col_sums_16_we0_local;
reg    col_sums_16_ce0_local;
reg    col_sums_15_we0_local;
reg    col_sums_15_ce0_local;
reg    col_sums_14_we0_local;
reg    col_sums_14_ce0_local;
reg    col_sums_13_we0_local;
reg    col_sums_13_ce0_local;
reg    col_sums_12_we0_local;
reg    col_sums_12_ce0_local;
reg    col_sums_11_we0_local;
reg    col_sums_11_ce0_local;
reg    col_sums_10_we0_local;
reg    col_sums_10_ce0_local;
reg    col_sums_9_we0_local;
reg    col_sums_9_ce0_local;
reg    col_sums_8_we0_local;
reg    col_sums_8_ce0_local;
reg    col_sums_7_we0_local;
reg    col_sums_7_ce0_local;
reg    col_sums_6_we0_local;
reg    col_sums_6_ce0_local;
reg    col_sums_5_we0_local;
reg    col_sums_5_ce0_local;
reg    col_sums_4_we0_local;
reg    col_sums_4_ce0_local;
reg    col_sums_3_we0_local;
reg    col_sums_3_ce0_local;
reg    col_sums_2_we0_local;
reg    col_sums_2_ce0_local;
reg    col_sums_1_we0_local;
reg    col_sums_1_ce0_local;
reg    col_sums_we0_local;
reg    col_sums_ce0_local;
reg    col_sums_31_we0_local;
reg    col_sums_31_ce0_local;
wire   [0:0] tmp_fu_632_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 j_fu_156 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((icmp_ln103_fu_616_p2 == 1'd0)) begin
            j_fu_156 <= add_ln103_fu_622_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_156 <= 7'd0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln103_fu_616_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_j_7 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_7 = j_fu_156;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_10_ce0_local = 1'b1;
    end else begin
        col_sums_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd10) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_10_we0_local = 1'b1;
    end else begin
        col_sums_10_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_11_ce0_local = 1'b1;
    end else begin
        col_sums_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd11) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_11_we0_local = 1'b1;
    end else begin
        col_sums_11_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_12_ce0_local = 1'b1;
    end else begin
        col_sums_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd12) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_12_we0_local = 1'b1;
    end else begin
        col_sums_12_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_13_ce0_local = 1'b1;
    end else begin
        col_sums_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd13) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_13_we0_local = 1'b1;
    end else begin
        col_sums_13_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_14_ce0_local = 1'b1;
    end else begin
        col_sums_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd14) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_14_we0_local = 1'b1;
    end else begin
        col_sums_14_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_15_ce0_local = 1'b1;
    end else begin
        col_sums_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd15) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_15_we0_local = 1'b1;
    end else begin
        col_sums_15_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_16_ce0_local = 1'b1;
    end else begin
        col_sums_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd16) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_16_we0_local = 1'b1;
    end else begin
        col_sums_16_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_17_ce0_local = 1'b1;
    end else begin
        col_sums_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd17) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_17_we0_local = 1'b1;
    end else begin
        col_sums_17_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_18_ce0_local = 1'b1;
    end else begin
        col_sums_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd18) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_18_we0_local = 1'b1;
    end else begin
        col_sums_18_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_19_ce0_local = 1'b1;
    end else begin
        col_sums_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd19) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_19_we0_local = 1'b1;
    end else begin
        col_sums_19_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_1_ce0_local = 1'b1;
    end else begin
        col_sums_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd1) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_1_we0_local = 1'b1;
    end else begin
        col_sums_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_20_ce0_local = 1'b1;
    end else begin
        col_sums_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd20) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_20_we0_local = 1'b1;
    end else begin
        col_sums_20_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_21_ce0_local = 1'b1;
    end else begin
        col_sums_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd21) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_21_we0_local = 1'b1;
    end else begin
        col_sums_21_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_22_ce0_local = 1'b1;
    end else begin
        col_sums_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd22) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_22_we0_local = 1'b1;
    end else begin
        col_sums_22_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_23_ce0_local = 1'b1;
    end else begin
        col_sums_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd23) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_23_we0_local = 1'b1;
    end else begin
        col_sums_23_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_24_ce0_local = 1'b1;
    end else begin
        col_sums_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd24) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_24_we0_local = 1'b1;
    end else begin
        col_sums_24_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_25_ce0_local = 1'b1;
    end else begin
        col_sums_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd25) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_25_we0_local = 1'b1;
    end else begin
        col_sums_25_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_26_ce0_local = 1'b1;
    end else begin
        col_sums_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd26) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_26_we0_local = 1'b1;
    end else begin
        col_sums_26_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_27_ce0_local = 1'b1;
    end else begin
        col_sums_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd27) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_27_we0_local = 1'b1;
    end else begin
        col_sums_27_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_28_ce0_local = 1'b1;
    end else begin
        col_sums_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd28) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_28_we0_local = 1'b1;
    end else begin
        col_sums_28_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_29_ce0_local = 1'b1;
    end else begin
        col_sums_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd29) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_29_we0_local = 1'b1;
    end else begin
        col_sums_29_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_2_ce0_local = 1'b1;
    end else begin
        col_sums_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd2) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_2_we0_local = 1'b1;
    end else begin
        col_sums_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_30_ce0_local = 1'b1;
    end else begin
        col_sums_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd30) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_30_we0_local = 1'b1;
    end else begin
        col_sums_30_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_31_ce0_local = 1'b1;
    end else begin
        col_sums_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd31) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_31_we0_local = 1'b1;
    end else begin
        col_sums_31_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_3_ce0_local = 1'b1;
    end else begin
        col_sums_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd3) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_3_we0_local = 1'b1;
    end else begin
        col_sums_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_4_ce0_local = 1'b1;
    end else begin
        col_sums_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd4) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_4_we0_local = 1'b1;
    end else begin
        col_sums_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_5_ce0_local = 1'b1;
    end else begin
        col_sums_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd5) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_5_we0_local = 1'b1;
    end else begin
        col_sums_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_6_ce0_local = 1'b1;
    end else begin
        col_sums_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd6) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_6_we0_local = 1'b1;
    end else begin
        col_sums_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_7_ce0_local = 1'b1;
    end else begin
        col_sums_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd7) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_7_we0_local = 1'b1;
    end else begin
        col_sums_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_8_ce0_local = 1'b1;
    end else begin
        col_sums_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd8) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_8_we0_local = 1'b1;
    end else begin
        col_sums_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_9_ce0_local = 1'b1;
    end else begin
        col_sums_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd9) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_9_we0_local = 1'b1;
    end else begin
        col_sums_9_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_ce0_local = 1'b1;
    end else begin
        col_sums_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln103_fu_628_p1 == 5'd0) & (icmp_ln103_fu_616_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        col_sums_we0_local = 1'b1;
    end else begin
        col_sums_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln103_fu_622_p2 = (ap_sig_allocacmp_j_7 + 7'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign col_sums_10_address0 = zext_ln103_fu_640_p1;

assign col_sums_10_ce0 = col_sums_10_ce0_local;

assign col_sums_10_d0 = 24'd0;

assign col_sums_10_we0 = col_sums_10_we0_local;

assign col_sums_11_address0 = zext_ln103_fu_640_p1;

assign col_sums_11_ce0 = col_sums_11_ce0_local;

assign col_sums_11_d0 = 24'd0;

assign col_sums_11_we0 = col_sums_11_we0_local;

assign col_sums_12_address0 = zext_ln103_fu_640_p1;

assign col_sums_12_ce0 = col_sums_12_ce0_local;

assign col_sums_12_d0 = 24'd0;

assign col_sums_12_we0 = col_sums_12_we0_local;

assign col_sums_13_address0 = zext_ln103_fu_640_p1;

assign col_sums_13_ce0 = col_sums_13_ce0_local;

assign col_sums_13_d0 = 24'd0;

assign col_sums_13_we0 = col_sums_13_we0_local;

assign col_sums_14_address0 = zext_ln103_fu_640_p1;

assign col_sums_14_ce0 = col_sums_14_ce0_local;

assign col_sums_14_d0 = 24'd0;

assign col_sums_14_we0 = col_sums_14_we0_local;

assign col_sums_15_address0 = zext_ln103_fu_640_p1;

assign col_sums_15_ce0 = col_sums_15_ce0_local;

assign col_sums_15_d0 = 24'd0;

assign col_sums_15_we0 = col_sums_15_we0_local;

assign col_sums_16_address0 = zext_ln103_fu_640_p1;

assign col_sums_16_ce0 = col_sums_16_ce0_local;

assign col_sums_16_d0 = 24'd0;

assign col_sums_16_we0 = col_sums_16_we0_local;

assign col_sums_17_address0 = zext_ln103_fu_640_p1;

assign col_sums_17_ce0 = col_sums_17_ce0_local;

assign col_sums_17_d0 = 24'd0;

assign col_sums_17_we0 = col_sums_17_we0_local;

assign col_sums_18_address0 = zext_ln103_fu_640_p1;

assign col_sums_18_ce0 = col_sums_18_ce0_local;

assign col_sums_18_d0 = 24'd0;

assign col_sums_18_we0 = col_sums_18_we0_local;

assign col_sums_19_address0 = zext_ln103_fu_640_p1;

assign col_sums_19_ce0 = col_sums_19_ce0_local;

assign col_sums_19_d0 = 24'd0;

assign col_sums_19_we0 = col_sums_19_we0_local;

assign col_sums_1_address0 = zext_ln103_fu_640_p1;

assign col_sums_1_ce0 = col_sums_1_ce0_local;

assign col_sums_1_d0 = 24'd0;

assign col_sums_1_we0 = col_sums_1_we0_local;

assign col_sums_20_address0 = zext_ln103_fu_640_p1;

assign col_sums_20_ce0 = col_sums_20_ce0_local;

assign col_sums_20_d0 = 24'd0;

assign col_sums_20_we0 = col_sums_20_we0_local;

assign col_sums_21_address0 = zext_ln103_fu_640_p1;

assign col_sums_21_ce0 = col_sums_21_ce0_local;

assign col_sums_21_d0 = 24'd0;

assign col_sums_21_we0 = col_sums_21_we0_local;

assign col_sums_22_address0 = zext_ln103_fu_640_p1;

assign col_sums_22_ce0 = col_sums_22_ce0_local;

assign col_sums_22_d0 = 24'd0;

assign col_sums_22_we0 = col_sums_22_we0_local;

assign col_sums_23_address0 = zext_ln103_fu_640_p1;

assign col_sums_23_ce0 = col_sums_23_ce0_local;

assign col_sums_23_d0 = 24'd0;

assign col_sums_23_we0 = col_sums_23_we0_local;

assign col_sums_24_address0 = zext_ln103_fu_640_p1;

assign col_sums_24_ce0 = col_sums_24_ce0_local;

assign col_sums_24_d0 = 24'd0;

assign col_sums_24_we0 = col_sums_24_we0_local;

assign col_sums_25_address0 = zext_ln103_fu_640_p1;

assign col_sums_25_ce0 = col_sums_25_ce0_local;

assign col_sums_25_d0 = 24'd0;

assign col_sums_25_we0 = col_sums_25_we0_local;

assign col_sums_26_address0 = zext_ln103_fu_640_p1;

assign col_sums_26_ce0 = col_sums_26_ce0_local;

assign col_sums_26_d0 = 24'd0;

assign col_sums_26_we0 = col_sums_26_we0_local;

assign col_sums_27_address0 = zext_ln103_fu_640_p1;

assign col_sums_27_ce0 = col_sums_27_ce0_local;

assign col_sums_27_d0 = 24'd0;

assign col_sums_27_we0 = col_sums_27_we0_local;

assign col_sums_28_address0 = zext_ln103_fu_640_p1;

assign col_sums_28_ce0 = col_sums_28_ce0_local;

assign col_sums_28_d0 = 24'd0;

assign col_sums_28_we0 = col_sums_28_we0_local;

assign col_sums_29_address0 = zext_ln103_fu_640_p1;

assign col_sums_29_ce0 = col_sums_29_ce0_local;

assign col_sums_29_d0 = 24'd0;

assign col_sums_29_we0 = col_sums_29_we0_local;

assign col_sums_2_address0 = zext_ln103_fu_640_p1;

assign col_sums_2_ce0 = col_sums_2_ce0_local;

assign col_sums_2_d0 = 24'd0;

assign col_sums_2_we0 = col_sums_2_we0_local;

assign col_sums_30_address0 = zext_ln103_fu_640_p1;

assign col_sums_30_ce0 = col_sums_30_ce0_local;

assign col_sums_30_d0 = 24'd0;

assign col_sums_30_we0 = col_sums_30_we0_local;

assign col_sums_31_address0 = zext_ln103_fu_640_p1;

assign col_sums_31_ce0 = col_sums_31_ce0_local;

assign col_sums_31_d0 = 24'd0;

assign col_sums_31_we0 = col_sums_31_we0_local;

assign col_sums_3_address0 = zext_ln103_fu_640_p1;

assign col_sums_3_ce0 = col_sums_3_ce0_local;

assign col_sums_3_d0 = 24'd0;

assign col_sums_3_we0 = col_sums_3_we0_local;

assign col_sums_4_address0 = zext_ln103_fu_640_p1;

assign col_sums_4_ce0 = col_sums_4_ce0_local;

assign col_sums_4_d0 = 24'd0;

assign col_sums_4_we0 = col_sums_4_we0_local;

assign col_sums_5_address0 = zext_ln103_fu_640_p1;

assign col_sums_5_ce0 = col_sums_5_ce0_local;

assign col_sums_5_d0 = 24'd0;

assign col_sums_5_we0 = col_sums_5_we0_local;

assign col_sums_6_address0 = zext_ln103_fu_640_p1;

assign col_sums_6_ce0 = col_sums_6_ce0_local;

assign col_sums_6_d0 = 24'd0;

assign col_sums_6_we0 = col_sums_6_we0_local;

assign col_sums_7_address0 = zext_ln103_fu_640_p1;

assign col_sums_7_ce0 = col_sums_7_ce0_local;

assign col_sums_7_d0 = 24'd0;

assign col_sums_7_we0 = col_sums_7_we0_local;

assign col_sums_8_address0 = zext_ln103_fu_640_p1;

assign col_sums_8_ce0 = col_sums_8_ce0_local;

assign col_sums_8_d0 = 24'd0;

assign col_sums_8_we0 = col_sums_8_we0_local;

assign col_sums_9_address0 = zext_ln103_fu_640_p1;

assign col_sums_9_ce0 = col_sums_9_ce0_local;

assign col_sums_9_d0 = 24'd0;

assign col_sums_9_we0 = col_sums_9_we0_local;

assign col_sums_address0 = zext_ln103_fu_640_p1;

assign col_sums_ce0 = col_sums_ce0_local;

assign col_sums_d0 = 24'd0;

assign col_sums_we0 = col_sums_we0_local;

assign icmp_ln103_fu_616_p2 = ((ap_sig_allocacmp_j_7 == 7'd64) ? 1'b1 : 1'b0);

assign tmp_fu_632_p3 = ap_sig_allocacmp_j_7[32'd5];

assign trunc_ln103_fu_628_p1 = ap_sig_allocacmp_j_7[4:0];

assign zext_ln103_fu_640_p1 = tmp_fu_632_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_103_1
