<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/basejump_stl/bsg_comm_link/bsg_comm_link.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a>
<a href="#l-277">277</a>
<a href="#l-278">278</a>
<a href="#l-279">279</a>
<a href="#l-280">280</a>
<a href="#l-281">281</a>
<a href="#l-282">282</a>
<a href="#l-283">283</a>
<a href="#l-284">284</a>
<a href="#l-285">285</a>
<a href="#l-286">286</a>
<a href="#l-287">287</a>
<a href="#l-288">288</a>
<a href="#l-289">289</a>
<a href="#l-290">290</a>
<a href="#l-291">291</a>
<a href="#l-292">292</a>
<a href="#l-293">293</a>
<a href="#l-294">294</a>
<a href="#l-295">295</a>
<a href="#l-296">296</a>
<a href="#l-297">297</a>
<a href="#l-298">298</a>
<a href="#l-299">299</a>
<a href="#l-300">300</a>
<a href="#l-301">301</a>
<a href="#l-302">302</a>
<a href="#l-303">303</a>
<a href="#l-304">304</a>
<a href="#l-305">305</a>
<a href="#l-306">306</a>
<a href="#l-307">307</a>
<a href="#l-308">308</a>
<a href="#l-309">309</a>
<a href="#l-310">310</a>
<a href="#l-311">311</a>
<a href="#l-312">312</a>
<a href="#l-313">313</a>
<a href="#l-314">314</a>
<a href="#l-315">315</a>
<a href="#l-316">316</a>
<a href="#l-317">317</a>
<a href="#l-318">318</a>
<a href="#l-319">319</a>
<a href="#l-320">320</a>
<a href="#l-321">321</a>
<a href="#l-322">322</a>
<a href="#l-323">323</a>
<a href="#l-324">324</a>
<a href="#l-325">325</a>
<a href="#l-326">326</a>
<a href="#l-327">327</a>
<a href="#l-328">328</a>
<a href="#l-329">329</a>
<a href="#l-330">330</a>
<a href="#l-331">331</a>
<a href="#l-332">332</a>
<a href="#l-333">333</a>
<a href="#l-334">334</a>
<a href="#l-335">335</a>
<a href="#l-336">336</a>
<a href="#l-337">337</a>
<a href="#l-338">338</a>
<a href="#l-339">339</a>
<a href="#l-340">340</a>
<a href="#l-341">341</a>
<a href="#l-342">342</a>
<a href="#l-343">343</a>
<a href="#l-344">344</a>
<a href="#l-345">345</a>
<a href="#l-346">346</a>
<a href="#l-347">347</a>
<a href="#l-348">348</a>
<a href="#l-349">349</a>
<a href="#l-350">350</a>
<a href="#l-351">351</a>
<a href="#l-352">352</a>
<a href="#l-353">353</a>
<a href="#l-354">354</a>
<a href="#l-355">355</a>
<a href="#l-356">356</a>
<a href="#l-357">357</a>
<a href="#l-358">358</a>
<a href="#l-359">359</a>
<a href="#l-360">360</a>
<a href="#l-361">361</a>
<a href="#l-362">362</a>
<a href="#l-363">363</a>
<a href="#l-364">364</a>
<a href="#l-365">365</a>
<a href="#l-366">366</a>
<a href="#l-367">367</a>
<a href="#l-368">368</a>
<a href="#l-369">369</a>
<a href="#l-370">370</a>
<a href="#l-371">371</a>
<a href="#l-372">372</a>
<a href="#l-373">373</a>
<a href="#l-374">374</a>
<a href="#l-375">375</a>
<a href="#l-376">376</a>
<a href="#l-377">377</a>
<a href="#l-378">378</a>
<a href="#l-379">379</a>
<a href="#l-380">380</a>
<a href="#l-381">381</a>
<a href="#l-382">382</a>
<a href="#l-383">383</a>
<a href="#l-384">384</a>
<a href="#l-385">385</a>
<a href="#l-386">386</a>
<a href="#l-387">387</a>
<a href="#l-388">388</a>
<a href="#l-389">389</a>
<a href="#l-390">390</a>
<a href="#l-391">391</a>
<a href="#l-392">392</a>
<a href="#l-393">393</a>
<a href="#l-394">394</a>
<a href="#l-395">395</a>
<a href="#l-396">396</a>
<a href="#l-397">397</a>
<a href="#l-398">398</a>
<a href="#l-399">399</a>
<a href="#l-400">400</a>
<a href="#l-401">401</a>
<a href="#l-402">402</a>
<a href="#l-403">403</a>
<a href="#l-404">404</a>
<a href="#l-405">405</a>
<a href="#l-406">406</a>
<a href="#l-407">407</a>
<a href="#l-408">408</a>
<a href="#l-409">409</a>
<a href="#l-410">410</a>
<a href="#l-411">411</a>
<a href="#l-412">412</a>
<a href="#l-413">413</a>
<a href="#l-414">414</a>
<a href="#l-415">415</a>
<a href="#l-416">416</a>
<a href="#l-417">417</a>
<a href="#l-418">418</a>
<a href="#l-419">419</a>
<a href="#l-420">420</a>
<a href="#l-421">421</a>
<a href="#l-422">422</a>
<a href="#l-423">423</a>
<a href="#l-424">424</a>
<a href="#l-425">425</a>
<a href="#l-426">426</a>
<a href="#l-427">427</a>
<a href="#l-428">428</a>
<a href="#l-429">429</a>
<a href="#l-430">430</a>
<a href="#l-431">431</a>
<a href="#l-432">432</a>
<a href="#l-433">433</a>
<a href="#l-434">434</a>
<a href="#l-435">435</a>
<a href="#l-436">436</a>
<a href="#l-437">437</a>
<a href="#l-438">438</a>
<a href="#l-439">439</a>
<a href="#l-440">440</a>
<a href="#l-441">441</a>
<a href="#l-442">442</a>
<a href="#l-443">443</a>
<a href="#l-444">444</a>
<a href="#l-445">445</a>
<a href="#l-446">446</a>
<a href="#l-447">447</a>
<a href="#l-448">448</a>
<a href="#l-449">449</a>
<a href="#l-450">450</a>
<a href="#l-451">451</a>
<a href="#l-452">452</a>
<a href="#l-453">453</a>
<a href="#l-454">454</a>
<a href="#l-455">455</a>
<a href="#l-456">456</a>
<a href="#l-457">457</a>
<a href="#l-458">458</a>
<a href="#l-459">459</a>
<a href="#l-460">460</a>
<a href="#l-461">461</a>
<a href="#l-462">462</a>
<a href="#l-463">463</a>
<a href="#l-464">464</a>
<a href="#l-465">465</a>
<a href="#l-466">466</a>
<a href="#l-467">467</a>
<a href="#l-468">468</a>
<a href="#l-469">469</a>
<a href="#l-470">470</a>
<a href="#l-471">471</a>
<a href="#l-472">472</a>
<a href="#l-473">473</a>
<a href="#l-474">474</a>
<a href="#l-475">475</a>
<a href="#l-476">476</a>
<a href="#l-477">477</a>
<a href="#l-478">478</a>
<a href="#l-479">479</a>
<a href="#l-480">480</a>
<a href="#l-481">481</a>
<a href="#l-482">482</a>
<a href="#l-483">483</a>
<a href="#l-484">484</a>
<a href="#l-485">485</a>
<a href="#l-486">486</a>
<a href="#l-487">487</a>
<a href="#l-488">488</a>
<a href="#l-489">489</a>
<a href="#l-490">490</a>
<a href="#l-491">491</a>
<a href="#l-492">492</a>
<a href="#l-493">493</a>
<a href="#l-494">494</a>
<a href="#l-495">495</a>
<a href="#l-496">496</a>
<a href="#l-497">497</a>
<a href="#l-498">498</a>
<a href="#l-499">499</a>
<a href="#l-500">500</a>
<a href="#l-501">501</a>
<a href="#l-502">502</a>
<a href="#l-503">503</a>
<a href="#l-504">504</a>
<a href="#l-505">505</a>
<a href="#l-506">506</a>
<a href="#l-507">507</a>
<a href="#l-508">508</a>
<a href="#l-509">509</a>
<a href="#l-510">510</a>
<a href="#l-511">511</a>
<a href="#l-512">512</a>
<a href="#l-513">513</a>
<a href="#l-514">514</a>
<a href="#l-515">515</a>
<a href="#l-516">516</a>
<a href="#l-517">517</a>
<a href="#l-518">518</a>
<a href="#l-519">519</a>
<a href="#l-520">520</a>
<a href="#l-521">521</a>
<a href="#l-522">522</a>
<a href="#l-523">523</a>
<a href="#l-524">524</a>
<a href="#l-525">525</a>
<a href="#l-526">526</a>
<a href="#l-527">527</a>
<a href="#l-528">528</a>
<a href="#l-529">529</a>
<a href="#l-530">530</a>
<a href="#l-531">531</a>
<a href="#l-532">532</a>
<a href="#l-533">533</a>
<a href="#l-534">534</a>
<a href="#l-535">535</a>
<a href="#l-536">536</a>
<a href="#l-537">537</a>
<a href="#l-538">538</a>
<a href="#l-539">539</a>
<a href="#l-540">540</a>
<a href="#l-541">541</a>
<a href="#l-542">542</a>
<a href="#l-543">543</a>
<a href="#l-544">544</a>
<a href="#l-545">545</a>
<a href="#l-546">546</a>
<a href="#l-547">547</a>
<a href="#l-548">548</a>
<a href="#l-549">549</a>
<a href="#l-550">550</a>
<a href="#l-551">551</a>
<a href="#l-552">552</a>
<a href="#l-553">553</a>
<a href="#l-554">554</a>
<a href="#l-555">555</a>
<a href="#l-556">556</a>
<a href="#l-557">557</a>
<a href="#l-558">558</a>
<a href="#l-559">559</a>
<a href="#l-560">560</a>
<a href="#l-561">561</a>
<a href="#l-562">562</a>
<a href="#l-563">563</a>
<a href="#l-564">564</a>
<a href="#l-565">565</a>
<a href="#l-566">566</a>
<a href="#l-567">567</a>
<a href="#l-568">568</a>
<a href="#l-569">569</a>
<a href="#l-570">570</a>
<a href="#l-571">571</a>
<a href="#l-572">572</a>
<a href="#l-573">573</a>
<a href="#l-574">574</a>
<a href="#l-575">575</a>
<a href="#l-576">576</a>
<a href="#l-577">577</a>
<a href="#l-578">578</a>
<a href="#l-579">579</a>
<a href="#l-580">580</a>
<a href="#l-581">581</a>
<a href="#l-582">582</a>
<a href="#l-583">583</a>
<a href="#l-584">584</a>
<a href="#l-585">585</a>
<a href="#l-586">586</a>
<a href="#l-587">587</a>
<a href="#l-588">588</a>
<a href="#l-589">589</a>
<a href="#l-590">590</a>
<a href="#l-591">591</a>
<a href="#l-592">592</a>
<a href="#l-593">593</a>
<a href="#l-594">594</a>
<a href="#l-595">595</a>
<a href="#l-596">596</a>
<a href="#l-597">597</a>
<a href="#l-598">598</a>
<a href="#l-599">599</a>
<a href="#l-600">600</a>
<a href="#l-601">601</a>
<a href="#l-602">602</a>
<a href="#l-603">603</a>
<a href="#l-604">604</a>
<a href="#l-605">605</a>
<a href="#l-606">606</a>
<a href="#l-607">607</a>
<a href="#l-608">608</a>
<a href="#l-609">609</a>
<a href="#l-610">610</a>
<a href="#l-611">611</a>
<a href="#l-612">612</a>
<a href="#l-613">613</a>
<a href="#l-614">614</a>
<a href="#l-615">615</a>
<a href="#l-616">616</a>
<a href="#l-617">617</a>
<a href="#l-618">618</a>
<a href="#l-619">619</a>
<a href="#l-620">620</a>
<a href="#l-621">621</a>
<a href="#l-622">622</a>
<a href="#l-623">623</a>
<a href="#l-624">624</a>
<a href="#l-625">625</a>
<a href="#l-626">626</a>
<a href="#l-627">627</a>
<a href="#l-628">628</a>
<a href="#l-629">629</a>
<a href="#l-630">630</a>
<a href="#l-631">631</a>
<a href="#l-632">632</a>
<a href="#l-633">633</a>
<a href="#l-634">634</a>
<a href="#l-635">635</a>
<a href="#l-636">636</a>
<a href="#l-637">637</a>
<a href="#l-638">638</a>
<a href="#l-639">639</a>
<a href="#l-640">640</a>
<a href="#l-641">641</a>
<a href="#l-642">642</a>
<a href="#l-643">643</a>
<a href="#l-644">644</a>
<a href="#l-645">645</a>
<a href="#l-646">646</a>
<a href="#l-647">647</a>
<a href="#l-648">648</a>
<a href="#l-649">649</a>
<a href="#l-650">650</a>
<a href="#l-651">651</a>
<a href="#l-652">652</a>
<a href="#l-653">653</a>
<a href="#l-654">654</a>
<a href="#l-655">655</a>
<a href="#l-656">656</a>
<a href="#l-657">657</a>
<a href="#l-658">658</a>
<a href="#l-659">659</a>
<a href="#l-660">660</a>
<a href="#l-661">661</a>
<a href="#l-662">662</a>
<a href="#l-663">663</a>
<a href="#l-664">664</a>
<a href="#l-665">665</a>
<a href="#l-666">666</a>
<a href="#l-667">667</a>
<a href="#l-668">668</a>
<a href="#l-669">669</a>
<a href="#l-670">670</a>
<a href="#l-671">671</a>
<a href="#l-672">672</a>
<a href="#l-673">673</a>
<a href="#l-674">674</a>
<a href="#l-675">675</a>
<a href="#l-676">676</a>
<a href="#l-677">677</a>
<a href="#l-678">678</a>
<a href="#l-679">679</a>
<a href="#l-680">680</a>
<a href="#l-681">681</a>
<a href="#l-682">682</a>
<a href="#l-683">683</a>
<a href="#l-684">684</a>
<a href="#l-685">685</a>
<a href="#l-686">686</a>
<a href="#l-687">687</a>
<a href="#l-688">688</a>
<a href="#l-689">689</a>
<a href="#l-690">690</a>
<a href="#l-691">691</a>
<a href="#l-692">692</a>
<a href="#l-693">693</a>
<a href="#l-694">694</a>
<a href="#l-695">695</a>
<a href="#l-696">696</a>
<a href="#l-697">697</a>
<a href="#l-698">698</a>
<a href="#l-699">699</a>
<a href="#l-700">700</a>
<a href="#l-701">701</a>
<a href="#l-702">702</a>
<a href="#l-703">703</a>
<a href="#l-704">704</a>
<a href="#l-705">705</a>
<a href="#l-706">706</a>
<a href="#l-707">707</a>
<a href="#l-708">708</a>
<a href="#l-709">709</a>
<a href="#l-710">710</a>
<a href="#l-711">711</a>
<a href="#l-712">712</a>
<a href="#l-713">713</a>
<a href="#l-714">714</a>
<a href="#l-715">715</a>
<a href="#l-716">716</a>
<a href="#l-717">717</a>
<a href="#l-718">718</a>
<a href="#l-719">719</a>
<a href="#l-720">720</a>
<a href="#l-721">721</a>
<a href="#l-722">722</a>
<a href="#l-723">723</a>
<a href="#l-724">724</a>
<a href="#l-725">725</a>
<a href="#l-726">726</a>
<a href="#l-727">727</a>
<a href="#l-728">728</a>
<a href="#l-729">729</a>
<a href="#l-730">730</a>
<a href="#l-731">731</a>
<a href="#l-732">732</a>
<a href="#l-733">733</a>
<a href="#l-734">734</a>
<a href="#l-735">735</a>
<a href="#l-736">736</a>
<a href="#l-737">737</a>
<a href="#l-738">738</a>
<a href="#l-739">739</a>
<a href="#l-740">740</a>
<a href="#l-741">741</a>
<a href="#l-742">742</a>
<a href="#l-743">743</a>
<a href="#l-744">744</a>
<a href="#l-745">745</a>
<a href="#l-746">746</a>
<a href="#l-747">747</a>
<a href="#l-748">748</a>
<a href="#l-749">749</a>
<a href="#l-750">750</a>
<a href="#l-751">751</a>
<a href="#l-752">752</a>
<a href="#l-753">753</a>
<a href="#l-754">754</a>
<a href="#l-755">755</a>
<a href="#l-756">756</a>
<a href="#l-757">757</a>
<a href="#l-758">758</a>
<a href="#l-759">759</a>
<a href="#l-760">760</a>
<a href="#l-761">761</a>
<a href="#l-762">762</a>
<a href="#l-763">763</a>
<a href="#l-764">764</a>
<a href="#l-765">765</a>
<a href="#l-766">766</a>
<a href="#l-767">767</a>
<a href="#l-768">768</a>
<a href="#l-769">769</a>
<a href="#l-770">770</a>
<a href="#l-771">771</a>
<a href="#l-772">772</a>
<a href="#l-773">773</a>
<a href="#l-774">774</a>
<a href="#l-775">775</a>
<a href="#l-776">776</a>
<a href="#l-777">777</a>
<a href="#l-778">778</a>
<a href="#l-779">779</a>
<a href="#l-780">780</a>
<a href="#l-781">781</a>
<a href="#l-782">782</a>
<a href="#l-783">783</a>
<a href="#l-784">784</a>
<a href="#l-785">785</a>
<a href="#l-786">786</a>
<a href="#l-787">787</a>
<a href="#l-788">788</a>
<a href="#l-789">789</a>
<a href="#l-790">790</a>
<a href="#l-791">791</a>
<a href="#l-792">792</a>
<a href="#l-793">793</a>
<a href="#l-794">794</a>
<a href="#l-795">795</a>
<a href="#l-796">796</a>
<a href="#l-797">797</a>
<a href="#l-798">798</a>
<a href="#l-799">799</a>
<a href="#l-800">800</a>
<a href="#l-801">801</a>
<a href="#l-802">802</a>
<a href="#l-803">803</a>
<a href="#l-804">804</a>
<a href="#l-805">805</a>
<a href="#l-806">806</a>
<a href="#l-807">807</a>
<a href="#l-808">808</a>
<a href="#l-809">809</a>
<a href="#l-810">810</a>
<a href="#l-811">811</a>
<a href="#l-812">812</a>
<a href="#l-813">813</a>
<a href="#l-814">814</a>
<a href="#l-815">815</a>
<a href="#l-816">816</a>
<a href="#l-817">817</a>
<a href="#l-818">818</a>
<a href="#l-819">819</a>
<a href="#l-820">820</a>
<a href="#l-821">821</a>
<a href="#l-822">822</a>
<a href="#l-823">823</a>
<a href="#l-824">824</a>
<a href="#l-825">825</a>
<a href="#l-826">826</a>
<a href="#l-827">827</a>
<a href="#l-828">828</a>
<a href="#l-829">829</a>
<a href="#l-830">830</a>
<a href="#l-831">831</a>
<a href="#l-832">832</a>
<a href="#l-833">833</a>
<a href="#l-834">834</a>
<a href="#l-835">835</a>
<a href="#l-836">836</a>
<a href="#l-837">837</a>
<a href="#l-838">838</a>
<a href="#l-839">839</a>
<a href="#l-840">840</a>
<a href="#l-841">841</a>
<a href="#l-842">842</a>
<a href="#l-843">843</a>
<a href="#l-844">844</a>
<a href="#l-845">845</a>
<a href="#l-846">846</a>
<a href="#l-847">847</a>
<a href="#l-848">848</a>
<a href="#l-849">849</a>
<a href="#l-850">850</a>
<a href="#l-851">851</a>
<a href="#l-852">852</a>
<a href="#l-853">853</a>
<a href="#l-854">854</a>
<a href="#l-855">855</a>
<a href="#l-856">856</a>
<a href="#l-857">857</a>
<a href="#l-858">858</a>
<a href="#l-859">859</a>
<a href="#l-860">860</a>
<a href="#l-861">861</a>
<a href="#l-862">862</a>
<a href="#l-863">863</a>
<a href="#l-864">864</a>
<a href="#l-865">865</a>
<a href="#l-866">866</a>
<a href="#l-867">867</a>
<a href="#l-868">868</a>
<a href="#l-869">869</a>
<a href="#l-870">870</a>
<a href="#l-871">871</a>
<a href="#l-872">872</a>
<a href="#l-873">873</a>
<a href="#l-874">874</a>
<a href="#l-875">875</a>
<a href="#l-876">876</a>
<a href="#l-877">877</a>
<a href="#l-878">878</a>
<a href="#l-879">879</a>
<a href="#l-880">880</a>
<a href="#l-881">881</a>
<a href="#l-882">882</a>
<a href="#l-883">883</a>
<a href="#l-884">884</a>
<a href="#l-885">885</a>
<a href="#l-886">886</a>
<a href="#l-887">887</a>
<a href="#l-888">888</a>
<a href="#l-889">889</a>
<a href="#l-890">890</a>
<a href="#l-891">891</a>
<a href="#l-892">892</a>
<a href="#l-893">893</a>
<a href="#l-894">894</a>
<a href="#l-895">895</a>
<a href="#l-896">896</a>
<a href="#l-897">897</a>
<a href="#l-898">898</a>
<a href="#l-899">899</a>
<a href="#l-900">900</a>
<a href="#l-901">901</a>
<a href="#l-902">902</a>
<a href="#l-903">903</a>
<a href="#l-904">904</a>
<a href="#l-905">905</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// MBT 8-27-14</span>
<a name="l-2"></a><span class="c1">//</span>
<a name="l-3"></a><span class="c1">// This is the &quot;whole enchilada&quot; for full-duplex DDR calibrated</span>
<a name="l-4"></a><span class="c1">// communication over multiple source-synchronous channels :</span>
<a name="l-5"></a><span class="c1">//</span>
<a name="l-6"></a><span class="c1">//    - bsg_assembler_in</span>
<a name="l-7"></a><span class="c1">//    - bsg_assembler_out</span>
<a name="l-8"></a><span class="c1">//    - source_synchronous_in</span>
<a name="l-9"></a><span class="c1">//    - source_synchronous_out</span>
<a name="l-10"></a><span class="c1">//    - bsg_source_sync_channel_control_slave</span>
<a name="l-11"></a><span class="c1">//    - bsg_source_sync_channel_control_master</span>
<a name="l-12"></a><span class="c1">//    - bsg_source_sync_channel_control_master_master</span>
<a name="l-13"></a><span class="c1">//</span>
<a name="l-14"></a><span class="c1">// ** CLOCKS</span>
<a name="l-15"></a><span class="c1">//</span>
<a name="l-16"></a><span class="c1">// There are many clocks in this module, and synchronizer</span>
<a name="l-17"></a><span class="c1">// conventions must be obeyed when mixing signals in</span>
<a name="l-18"></a><span class="c1">// different domains. Moreover, they need to be generated</span>
<a name="l-19"></a><span class="c1">// as clocks in physical design.</span>
<a name="l-20"></a><span class="c1">//</span>
<a name="l-21"></a><span class="c1">// We use the following conventions for signals:</span>
<a name="l-22"></a><span class="c1">//</span>
<a name="l-23"></a><span class="c1">// core_                    : synchronous to core clock domain</span>
<a name="l-24"></a><span class="c1">// im_                      : synchronous to the io_master_clk (for output channels)</span>
<a name="l-25"></a><span class="c1">// io_ [link_channels_p]    : synchronous to one of N input channel clocks,</span>
<a name="l-26"></a><span class="c1">//                            each potentially with a different freq/phase</span>
<a name="l-27"></a><span class="c1">// token_ [link_channels_p] : synchronous to one of N incoming token clocks</span>
<a name="l-28"></a><span class="c1">//</span>
<a name="l-29"></a><span class="c1">//    signals in the core clock domain begin with core_</span>
<a name="l-30"></a><span class="c1">//    signals in the channel&#39;s clock domains begin with channel_</span>
<a name="l-31"></a><span class="c1">//</span>
<a name="l-32"></a><span class="c1">//</span>
<a name="l-33"></a><span class="c1">// ** RESETS</span>
<a name="l-34"></a><span class="c1">//</span>
<a name="l-35"></a><span class="c1">// All resets in this module are synchronous.</span>
<a name="l-36"></a><span class="c1">// Care has been made to synchronize all of the resets.</span>
<a name="l-37"></a><span class="c1">// See notes below for token reset.</span>
<a name="l-38"></a>
<a name="l-39"></a><span class="cm">/*</span>
<a name="l-40"></a><span class="cm">  Reset is the hardest part about this module.</span>
<a name="l-41"></a>
<a name="l-42"></a><span class="cm">  Here is the reset timeline:</span>
<a name="l-43"></a>
<a name="l-44"></a><span class="cm">FPGA:</span>
<a name="l-45"></a><span class="cm">  async_reset 0&#39;d for 16  [C0,C1,M0,M1] cycles.  &lt;test_bsg_comm_link&gt;</span>
<a name="l-46"></a><span class="cm">  async_reset 1&#39;d for 256 [C0,C1,M0,M1] cycles.  &lt;test_bsg_comm_link&gt;</span>
<a name="l-47"></a><span class="cm">  async_reset 0&#39;d</span>
<a name="l-48"></a>
<a name="l-49"></a><span class="cm"> bsg_comm_link:</span>
<a name="l-50"></a><span class="cm">    async_reset --&gt; CO CO -&gt; core_reset (C0)</span>
<a name="l-51"></a><span class="cm">    async_reset --&gt; M0 M0 -&gt; im_reset   (MO)</span>
<a name="l-52"></a>
<a name="l-53"></a><span class="cm">   MO:</span>
<a name="l-54"></a><span class="cm">      im_start_calibration_n goes high</span>
<a name="l-55"></a><span class="cm">      master_lg_wait_after_reset_p M0 cycles after im_reset goes lo &lt;bsg_comm_link&gt;,</span>
<a name="l-56"></a><span class="cm">      causing start_i is asserted on master_master.</span>
<a name="l-57"></a><span class="cm">      1 M0 cycle later, prepare_o goes high in master_master</span>
<a name="l-58"></a><span class="cm">             -&gt; im_channel_reset -&gt; token_reset</span>
<a name="l-59"></a><span class="cm">           (prepare_o goes low after master_calib_prepare_cycles_p)</span>
<a name="l-60"></a><span class="cm">       1 M0 cycle later</span>
<a name="l-61"></a><span class="cm">         a. im_slave_reset_tline_r_o goes high ----&gt; ASIC async_reset_i (slave)</span>
<a name="l-62"></a><span class="cm">         b. out_ctr_r in master starts at zero</span>
<a name="l-63"></a><span class="cm">      2^master_lg_token_width_p cycles later, token act goes high (QQ)</span>
<a name="l-64"></a><span class="cm">      2^master_lg_token_width_p cycles later, token act goes lo (ZZ)</span>
<a name="l-65"></a>
<a name="l-66"></a><span class="cm">   im_channel_reset -&gt; {M0,I0n,IOn} -&gt; io_reset (I0n) --&gt; token_bypass (BB)</span>
<a name="l-67"></a>
<a name="l-68"></a><span class="cm">  IOn:</span>
<a name="l-69"></a>
<a name="l-70"></a>
<a name="l-71"></a><span class="cm">ASIC:</span>
<a name="l-72"></a>
<a name="l-73"></a><span class="cm">     ASIC async_reset_i {C1,C1}&#39;d --&gt; core_reset (C1)</span>
<a name="l-74"></a><span class="cm">     ASIC async_reset_i {M1,M1}&#39;d --&gt; im_reset (M1)</span>
<a name="l-75"></a><span class="cm">                                     = token_reset = im_channel_reset</span>
<a name="l-76"></a><span class="cm">     async_reset_i {In,In}&#39;d --&gt; io_reset (I1n)= token_bypass</span>
<a name="l-77"></a>
<a name="l-78"></a><span class="cm">    M1:</span>
<a name="l-79"></a>
<a name="l-80"></a><span class="cm">      1 M1 cycle later</span>
<a name="l-81"></a><span class="cm">      slave enters sBegin state</span>
<a name="l-82"></a><span class="cm">      out_ctr_r is zeroed</span>
<a name="l-83"></a>
<a name="l-84"></a><span class="cm">     (2^slave_lg_token_width_p) M1 cycles later, token bit goes high. (XX)</span>
<a name="l-85"></a><span class="cm">     (2^slave_lg_token_width_p) M1 cycles later, token bit goes low. (YY)</span>
<a name="l-86"></a>
<a name="l-87"></a><span class="cm">     I1n:</span>
<a name="l-88"></a><span class="cm">       1 In cycle later, token_bypass is enabled (QQ)</span>
<a name="l-89"></a>
<a name="l-90"></a>
<a name="l-91"></a><span class="cm">    C1:</span>
<a name="l-92"></a><span class="cm">     A few cycles later, the fifos in the core are reset.</span>
<a name="l-93"></a>
<a name="l-94"></a><span class="cm"> Race condition tests:</span>
<a name="l-95"></a><span class="cm">     (BB) master token bypass must go high after ASIC token_reset</span>
<a name="l-96"></a><span class="cm">          when prepare signal goes high:</span>
<a name="l-97"></a><span class="cm">            master: prepare-&gt;M0-&gt;ASIC reset_hi-&gt;M1-&gt;M1-&gt;token_reset</span>
<a name="l-98"></a><span class="cm">                    prepare-&gt;M0-&gt;I0n-&gt;I0n-&gt;token_bypass</span>
<a name="l-99"></a><span class="cm">            since IOn = M1/2 (DDR); we know we are always safe.</span>
<a name="l-100"></a><span class="cm">     (QQ) token_bypass must enabled before token bit goes hi from FPGA</span>
<a name="l-101"></a><span class="cm">        if we do not do this, we could fail to properly reset</span>
<a name="l-102"></a><span class="cm">        the token signal.</span>
<a name="l-103"></a><span class="cm">          --&gt; Since I1n = 2 M0, this case is easy; basically around 6 M0</span>
<a name="l-104"></a><span class="cm">              i.e. 2^master_lg_token_width_p &gt; 6. A bigger constraint</span>
<a name="l-105"></a><span class="cm">              is we want to slow things down by the token decimation factor.</span>
<a name="l-106"></a><span class="cm">              :: simple solution; make sure master_lg_token_width_p &gt;= 5</span>
<a name="l-107"></a><span class="cm">     (ZZ) token act must have time to go hi and then lo before token_bypass goes low</span>
<a name="l-108"></a><span class="cm">     before async_reset_i goes low. This means lg_token_width_p is too</span>
<a name="l-109"></a><span class="cm">     long relative to prepare_cycles.</span>
<a name="l-110"></a><span class="cm">              :: Make sure prepare_cycles &gt;&gt; 2**(master_lg_token_width_p+1)</span>
<a name="l-111"></a>
<a name="l-112"></a><span class="cm">     (XX) ASIC token_activation must go high after FPGA token_reset hi</span>
<a name="l-113"></a><span class="cm">       --&gt; currently token_reset goes high before ASIC_reset is even asserted</span>
<a name="l-114"></a><span class="cm">           so this is always satisfied.</span>
<a name="l-115"></a><span class="cm">           :: keep slave_lg_token_width_p = 5 (or at least the decimation factor)</span>
<a name="l-116"></a><span class="cm">     (YY) ASIC token_activation must complete before FPGA token_reset goes lo</span>
<a name="l-117"></a><span class="cm">       --&gt; master_calib_prepare_cycles_p x M0 &gt; (3+2^slave_lg_token_width_p) x M1</span>
<a name="l-118"></a><span class="cm">       --&gt; master_calib_prepare_cycles_p &gt; (3+2^slave_lg_token_width_p) x (M1 / M0)</span>
<a name="l-119"></a>
<a name="l-120"></a><span class="cm">     (SS) prepare_hold_cycles. we need to make sure that somehow the changed data</span>
<a name="l-121"></a><span class="cm">          does not get to wherever before the reset gets to where it needs to go.</span>
<a name="l-122"></a><span class="cm">          going out of the FPGA, these should be pretty evenly matched in M0 cycles.</span>
<a name="l-123"></a><span class="cm">          the reset has to go through two M1 latches that the data does not have to.</span>
<a name="l-124"></a><span class="cm">          so, to be safe 10 + 5*(M1/M0) should be more than adequate.</span>
<a name="l-125"></a><span class="cm">     (CC) prepare_hold_cycles. we need to make sure that enough cycles have passed</span>
<a name="l-126"></a><span class="cm">          for the core to reset so that the inputs to the source synchronous</span>
<a name="l-127"></a><span class="cm">          channels are valid.</span>
<a name="l-128"></a><span class="cm">          --&gt; master_calib_prepare_cycles &gt;  ~5 * C1/M0</span>
<a name="l-129"></a>
<a name="l-130"></a><span class="cm">*/</span>
<a name="l-131"></a>
<a name="l-132"></a><span class="k">module</span> <span class="n">bsg_comm_link</span>
<a name="l-133"></a>  <span class="p">#(</span><span class="k">parameter</span> <span class="n">channel_width_p</span>   <span class="o">=</span> <span class="s">&quot;inv&quot;</span>
<a name="l-134"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">core_channels_p</span> <span class="o">=</span> <span class="s">&quot;inv&quot;</span>
<a name="l-135"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">link_channels_p</span> <span class="o">=</span> <span class="s">&quot;inv&quot;</span>
<a name="l-136"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">nodes_p</span>         <span class="o">=</span> <span class="s">&quot;inv&quot;</span> <span class="c1">// how many nodes on the FSB</span>
<a name="l-137"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">master_p</span>        <span class="o">=</span> <span class="s">&quot;inv&quot;</span> <span class="c1">// 1=FPGA,0=ASIC</span>
<a name="l-138"></a>
<a name="l-139"></a>    <span class="c1">// e.g if you have four channels, and you wanted any</span>
<a name="l-140"></a>    <span class="c1">// subset of them to be supported, you would</span>
<a name="l-141"></a>    <span class="c1">// provide 1111. if you only want all four channels</span>
<a name="l-142"></a>    <span class="c1">// to be supported, then you provide 1000.</span>
<a name="l-143"></a>    <span class="c1">//</span>
<a name="l-144"></a>    <span class="c1">// any combination of channels</span>
<a name="l-145"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">channel_mask_p</span><span class="o">=</span><span class="p">(</span><span class="mh">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">link_channels_p</span><span class="p">))</span><span class="o">-</span><span class="mh">1</span>
<a name="l-146"></a>
<a name="l-147"></a>    <span class="c1">// NB: master_  parameters only apply to the master</span>
<a name="l-148"></a>
<a name="l-149"></a>    <span class="c1">// this is the maximum ratio between master io frequency</span>
<a name="l-150"></a>    <span class="c1">// and the min of: slave io frequency</span>
<a name="l-151"></a>    <span class="c1">//                 slave core frequency</span>
<a name="l-152"></a>    <span class="c1">//                 master core frequency</span>
<a name="l-153"></a>    <span class="c1">//</span>
<a name="l-154"></a>    <span class="c1">// that we want to support.</span>
<a name="l-155"></a>    <span class="c1">// Used only by master.</span>
<a name="l-156"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">master_to_slave_speedup_p</span> <span class="o">=</span> <span class="mh">100</span>
<a name="l-157"></a>
<a name="l-158"></a>    <span class="c1">// have this node enabled at startup (typ. 0 for ASIC; 1 for FPGA)</span>
<a name="l-159"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">enabled_at_start_vec_p</span>     <span class="o">=</span> <span class="p">(</span><span class="n">nodes_p</span><span class="p">)</span> <span class="p">&#39;</span> <span class="p">(</span><span class="mh">0</span><span class="p">)</span>
<a name="l-160"></a>
<a name="l-161"></a>    <span class="c1">// * PARAMETERS</span>
<a name="l-162"></a>    <span class="c1">// * below here mostly can be left alone</span>
<a name="l-163"></a>    <span class="c1">// *</span>
<a name="l-164"></a>    <span class="c1">// *</span>
<a name="l-165"></a>    <span class="c1">// *</span>
<a name="l-166"></a>
<a name="l-167"></a>    <span class="c1">// enable this if comm_link appears on the critical path</span>
<a name="l-168"></a>    <span class="c1">// adds one core cycle of latency in or out</span>
<a name="l-169"></a>    <span class="c1">// and two channel_width_p*link_channels fifos.</span>
<a name="l-170"></a>
<a name="l-171"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">sbox_pipeline_in_p</span>  <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span>
<a name="l-172"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">sbox_pipeline_out_p</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span>
<a name="l-173"></a>
<a name="l-174"></a>    <span class="c1">// made this node see all packets (typ. 0 for ASIC and FPGA)</span>
<a name="l-175"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">snoop_vec_p</span>               <span class="o">=</span> <span class="p">(</span><span class="n">nodes_p</span><span class="p">)</span> <span class="p">&#39;</span> <span class="p">(</span><span class="mh">0</span><span class="p">)</span>
<a name="l-176"></a>
<a name="l-177"></a>    <span class="c1">// in testing, use this to disable tests</span>
<a name="l-178"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">master_bypass_test_p</span> <span class="o">=</span> <span class="mh">5</span><span class="mb">&#39;b00000</span>
<a name="l-179"></a>
<a name="l-180"></a>
<a name="l-181"></a>    <span class="c1">// for DDR at 500 mbps, we make token go at / 8 = 66 mbps</span>
<a name="l-182"></a>    <span class="c1">// this will keep the token clock nice and slow</span>
<a name="l-183"></a>    <span class="c1">// careful: values other than 3 have not been tested.</span>
<a name="l-184"></a>
<a name="l-185"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">lg_credit_to_token_decimation_p</span> <span class="o">=</span> <span class="mh">3</span>
<a name="l-186"></a>
<a name="l-187"></a>    <span class="c1">// lg of how many cycles to wait to assert token reset</span>
<a name="l-188"></a>    <span class="c1">// also how many cycles to assert it for</span>
<a name="l-189"></a>    <span class="c1">// keep these at 5; bigger is not necessarilybetter.</span>
<a name="l-190"></a>    <span class="c1">// bigger is not necessarily better for token_width</span>
<a name="l-191"></a>    <span class="c1">// keep these at 5, unless token_decimation</span>
<a name="l-192"></a>    <span class="c1">// increases.</span>
<a name="l-193"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">master_lg_token_width_p</span> <span class="o">=</span> <span class="n">lg_credit_to_token_decimation_p</span><span class="o">+</span><span class="mh">2</span>
<a name="l-194"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">slave_lg_token_width_p</span>  <span class="o">=</span> <span class="n">lg_credit_to_token_decimation_p</span><span class="o">+</span><span class="mh">2</span>
<a name="l-195"></a>
<a name="l-196"></a>    <span class="c1">// time after reset to start calibration process</span>
<a name="l-197"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">master_lg_wait_after_reset_p</span> <span class="o">=</span> <span class="n">$clog2</span><span class="p">(</span><span class="mh">1</span><span class="o">+</span><span class="n">master_to_slave_speedup_p</span><span class="o">*</span><span class="mh">128</span><span class="p">)</span>
<a name="l-198"></a>
<a name="l-199"></a>    <span class="c1">// time to assert reset before calibration code</span>
<a name="l-200"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">master_calib_prepare_cycles_p</span>
<a name="l-201"></a>         <span class="o">=</span> <span class="n">master_to_slave_speedup_p</span>
<a name="l-202"></a>           <span class="o">*</span> <span class="mh">2</span> <span class="o">*</span> <span class="p">(</span><span class="mh">2</span><span class="o">**</span><span class="p">(</span><span class="n">master_lg_token_width_p</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="o">+</span><span class="mh">2</span><span class="o">**</span><span class="p">(</span><span class="n">slave_lg_token_width_p</span><span class="o">+</span><span class="mh">1</span><span class="p">))</span>
<a name="l-203"></a>
<a name="l-204"></a>    <span class="c1">// time to hold calibration code after reset</span>
<a name="l-205"></a>    <span class="c1">// see derivation in master_master</span>
<a name="l-206"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">master_lg_out_prepare_hold_cycles_p</span>
<a name="l-207"></a>         <span class="o">=</span> <span class="n">$clog2</span><span class="p">(</span><span class="mh">5</span><span class="o">*</span><span class="n">master_to_slave_speedup_p</span><span class="o">+</span><span class="mh">10</span><span class="p">)</span>
<a name="l-208"></a>
<a name="l-209"></a>    <span class="c1">// fixme: derive value better (we reduced this to 25 from 5000 for simulation)</span>
<a name="l-210"></a>    <span class="c1">// 25 might actually be okay</span>
<a name="l-211"></a>
<a name="l-212"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">master_calib_timeout_cycles_p</span> <span class="o">=</span> <span class="n">master_to_slave_speedup_p</span> <span class="o">*</span> <span class="mh">25</span>
<a name="l-213"></a>
<a name="l-214"></a>    <span class="p">)</span>
<a name="l-215"></a>   <span class="p">(</span><span class="k">input</span> <span class="n">core_clk_i</span>
<a name="l-216"></a>    <span class="p">,</span> <span class="k">input</span> <span class="n">async_reset_i</span>
<a name="l-217"></a>
<a name="l-218"></a>    <span class="p">,</span> <span class="k">input</span> <span class="n">io_master_clk_i</span>
<a name="l-219"></a>
<a name="l-220"></a>    <span class="c1">// into nodes (control)</span>
<a name="l-221"></a>    <span class="p">,</span> <span class="k">output</span> <span class="p">[</span><span class="n">nodes_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">core_node_reset_r_o</span>
<a name="l-222"></a>    <span class="p">,</span> <span class="k">output</span> <span class="p">[</span><span class="n">nodes_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">core_node_en_r_o</span>
<a name="l-223"></a>
<a name="l-224"></a>   <span class="c1">// into nodes (fsb interface)</span>
<a name="l-225"></a>    <span class="p">,</span> <span class="k">output</span> <span class="p">[</span><span class="n">nodes_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">core_node_v_o</span>
<a name="l-226"></a>    <span class="p">,</span> <span class="k">output</span> <span class="p">[</span><span class="n">core_channels_p</span><span class="o">*</span><span class="n">channel_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">core_node_data_o</span> <span class="p">[</span><span class="n">nodes_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>
<a name="l-227"></a>    <span class="p">,</span> <span class="k">input</span>  <span class="p">[</span><span class="n">nodes_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">core_node_ready_i</span>
<a name="l-228"></a>
<a name="l-229"></a>    <span class="c1">// out of nodes (fsb interface)</span>
<a name="l-230"></a>    <span class="p">,</span> <span class="k">input</span>  <span class="p">[</span><span class="n">nodes_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">core_node_v_i</span>
<a name="l-231"></a>    <span class="p">,</span> <span class="k">input</span>  <span class="p">[</span><span class="n">core_channels_p</span><span class="o">*</span><span class="n">channel_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">core_node_data_i</span> <span class="p">[</span><span class="n">nodes_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>
<a name="l-232"></a>    <span class="p">,</span> <span class="k">output</span> <span class="p">[</span><span class="n">nodes_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">core_node_yumi_o</span>
<a name="l-233"></a>
<a name="l-234"></a>    <span class="c1">// use this as a reset signal if you want to wakeup</span>
<a name="l-235"></a>    <span class="c1">// after the comm link has woken up.</span>
<a name="l-236"></a>
<a name="l-237"></a>    <span class="p">,</span> <span class="k">output</span>                       <span class="n">core_calib_reset_r_o</span>
<a name="l-238"></a>
<a name="l-239"></a>    <span class="c1">// in from i/o</span>
<a name="l-240"></a>    <span class="p">,</span> <span class="k">input</span>  <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">io_valid_tline_i</span>
<a name="l-241"></a>    <span class="p">,</span> <span class="k">input</span>  <span class="p">[</span><span class="n">channel_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">io_data_tline_i</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>
<a name="l-242"></a>    <span class="p">,</span> <span class="k">input</span>  <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">io_clk_tline_i</span>       <span class="c1">// clk</span>
<a name="l-243"></a>    <span class="p">,</span> <span class="k">output</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">io_token_clk_tline_o</span> <span class="c1">// clk</span>
<a name="l-244"></a>
<a name="l-245"></a>    <span class="c1">// out to i/o</span>
<a name="l-246"></a>    <span class="p">,</span> <span class="k">output</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">im_valid_tline_o</span>
<a name="l-247"></a>    <span class="p">,</span> <span class="k">output</span> <span class="p">[</span><span class="n">channel_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">im_data_tline_o</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>
<a name="l-248"></a>    <span class="p">,</span> <span class="k">output</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">im_clk_tline_o</span>       <span class="c1">// clk</span>
<a name="l-249"></a>
<a name="l-250"></a>    <span class="c1">// note: generate by the master (FPGA) and sent to the slave (ASIC)</span>
<a name="l-251"></a>    <span class="c1">// not used by slave (ASIC).</span>
<a name="l-252"></a>    <span class="p">,</span> <span class="k">output</span> <span class="k">reg</span>                      <span class="n">im_slave_reset_tline_r_o</span>
<a name="l-253"></a>
<a name="l-254"></a>    <span class="p">,</span> <span class="k">input</span>  <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">token_clk_tline_i</span>    <span class="c1">// clk</span>
<a name="l-255"></a>
<a name="l-256"></a>    <span class="c1">// note: this is almost never the right reset to use</span>
<a name="l-257"></a>    <span class="c1">// as it occurs before the channels come up</span>
<a name="l-258"></a>    <span class="c1">// safest thing is to not connect it</span>
<a name="l-259"></a>    <span class="p">,</span> <span class="k">output</span> <span class="n">core_async_reset_danger_o</span>
<a name="l-260"></a>    <span class="p">);</span>
<a name="l-261"></a>
<a name="l-262"></a>   <span class="c1">// if we have more than 2X the number of core channels than link channels</span>
<a name="l-263"></a>   <span class="c1">// we should use a channel narrow gadget to simplify the circuit</span>
<a name="l-264"></a>   <span class="c1">// higher multiples are possible but TBD.</span>
<a name="l-265"></a>
<a name="l-266"></a>   <span class="k">localparam</span> <span class="n">bao_narrow_lp</span> <span class="o">=</span> <span class="p">(</span>
<a name="l-267"></a>                               <span class="p">((</span><span class="n">core_channels_p</span> <span class="o">/</span> <span class="mh">2</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">link_channels_p</span><span class="p">)</span>
<a name="l-268"></a>                               <span class="o">&amp;</span> <span class="p">(</span><span class="n">core_channels_p</span> <span class="o">%</span> <span class="mh">2</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0</span>
<a name="l-269"></a>                               <span class="p">)</span> <span class="o">?</span> <span class="mh">2</span> <span class="o">:</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-270"></a>
<a name="l-271"></a>   <span class="c1">// across all frequency combinations, we need a little over 20 fifo slots</span>
<a name="l-272"></a>   <span class="c1">// so we round up to 32, to allow for delay in the FPGA</span>
<a name="l-273"></a>
<a name="l-274"></a>   <span class="k">localparam</span> <span class="n">lg_input_fifo_depth_lp</span> <span class="o">=</span> <span class="mh">5</span><span class="p">;</span>
<a name="l-275"></a>
<a name="l-276"></a>   <span class="c1">// synchronized resets for incoming i/o channels</span>
<a name="l-277"></a>
<a name="l-278"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">io_reset</span><span class="p">;</span>
<a name="l-279"></a>
<a name="l-280"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">io_calib_done</span><span class="p">;</span>
<a name="l-281"></a>   <span class="k">wire</span>                        <span class="n">im_reset</span><span class="p">;</span>
<a name="l-282"></a>
<a name="l-283"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">im_clk_init</span><span class="p">;</span>
<a name="l-284"></a>
<a name="l-285"></a>   <span class="k">wire</span>                        <span class="n">im_slave_reset_tline_n</span><span class="p">;</span>
<a name="l-286"></a>
<a name="l-287"></a>   <span class="k">wire</span>                        <span class="n">core_reset_i</span><span class="p">;</span>
<a name="l-288"></a>
<a name="l-289"></a>   <span class="k">assign</span> <span class="n">core_async_reset_danger_o</span> <span class="o">=</span> <span class="n">core_reset_i</span><span class="p">;</span>
<a name="l-290"></a>
<a name="l-291"></a>   <span class="c1">// synchronize core and im resets</span>
<a name="l-292"></a>   <span class="n">bsg_sync_sync</span> <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="mh">1</span><span class="p">))</span> <span class="n">core_reset_ss</span>
<a name="l-293"></a>     <span class="p">(.</span><span class="n">oclk_i</span><span class="p">(</span><span class="n">core_clk_i</span><span class="p">)</span>
<a name="l-294"></a>      <span class="p">,</span> <span class="p">.</span><span class="n">iclk_data_i</span><span class="p">(</span><span class="n">async_reset_i</span><span class="p">)</span>
<a name="l-295"></a>      <span class="p">,</span> <span class="p">.</span><span class="n">oclk_data_o</span><span class="p">(</span><span class="n">core_reset_i</span><span class="p">)</span>
<a name="l-296"></a>      <span class="p">);</span>
<a name="l-297"></a>
<a name="l-298"></a>   <span class="n">bsg_sync_sync</span> <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="mh">1</span><span class="p">))</span> <span class="n">im_reset_ss</span>
<a name="l-299"></a>     <span class="p">(.</span><span class="n">oclk_i</span><span class="p">(</span><span class="n">io_master_clk_i</span><span class="p">)</span>
<a name="l-300"></a>      <span class="p">,</span> <span class="p">.</span><span class="n">iclk_data_i</span><span class="p">(</span><span class="n">async_reset_i</span><span class="p">)</span>
<a name="l-301"></a>      <span class="p">,</span> <span class="p">.</span><span class="n">oclk_data_o</span><span class="p">(</span><span class="n">im_reset</span><span class="p">)</span>
<a name="l-302"></a>      <span class="p">);</span>
<a name="l-303"></a>
<a name="l-304"></a>   <span class="c1">// register true output signals</span>
<a name="l-305"></a>   <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">io_master_clk_i</span><span class="p">)</span>
<a name="l-306"></a>     <span class="n">im_slave_reset_tline_r_o</span> <span class="o">&lt;=</span> <span class="n">im_slave_reset_tline_n</span><span class="p">;</span>
<a name="l-307"></a>
<a name="l-308"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">core_asm_to_sso_valid</span><span class="p">;</span>
<a name="l-309"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">channel_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">core_asm_to_sso_data</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-310"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">core_asm_to_sso_ready</span><span class="p">;</span>
<a name="l-311"></a>
<a name="l-312"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">core_ssi_to_asm_valid</span><span class="p">;</span>
<a name="l-313"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">channel_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">core_ssi_to_asm_data</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-314"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">core_ssi_to_asm_yumi</span><span class="p">;</span>
<a name="l-315"></a>
<a name="l-316"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">core_asm_to_sso_valid_sbox</span>
<a name="l-317"></a>                               <span class="p">,</span> <span class="n">core_ssi_to_asm_valid_sbox</span><span class="p">;</span>
<a name="l-318"></a>
<a name="l-319"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">channel_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">core_asm_to_sso_data_sbox</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-320"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">channel_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">core_ssi_to_asm_data_sbox</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-321"></a>
<a name="l-322"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">core_asm_to_sso_ready_sbox</span>
<a name="l-323"></a>                               <span class="p">,</span> <span class="n">core_ssi_to_asm_yumi_sbox</span><span class="p">;</span>
<a name="l-324"></a>
<a name="l-325"></a>   <span class="c1">// synchronous to im clock</span>
<a name="l-326"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">im_override_en</span><span class="p">;</span>
<a name="l-327"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">channel_width_p</span><span class="o">+</span><span class="mh">1</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">im_override_valid_data</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-328"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">im_override_is_posedge</span><span class="p">,</span> <span class="n">im_infinite_credits_en</span><span class="p">;</span>
<a name="l-329"></a>
<a name="l-330"></a>   <span class="c1">// synchronous to io clocks</span>
<a name="l-331"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">channel_width_p</span><span class="o">+</span><span class="mh">1</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">io_snoop_valid_data_pos</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-332"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">channel_width_p</span><span class="o">+</span><span class="mh">1</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">io_snoop_valid_data_neg</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-333"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> 	<span class="n">io_trigger_mode_en</span><span class="p">,</span> <span class="n">io_trigger_mode_alt_en</span><span class="p">;</span>
<a name="l-334"></a>
<a name="l-335"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">core_loopback_en</span><span class="p">;</span>
<a name="l-336"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">core_channel_active</span><span class="p">,</span> <span class="n">im_channel_active</span><span class="p">;</span>
<a name="l-337"></a>
<a name="l-338"></a>   <span class="c1">// computed from channel_active signals</span>
<a name="l-339"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">`BSG_MAX</span><span class="p">(</span><span class="mh">0</span><span class="p">,</span><span class="n">$clog2</span><span class="p">(</span><span class="n">link_channels_p</span><span class="p">)</span><span class="o">-</span><span class="mh">1</span><span class="p">)</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">core_top_active_channel_bao_r</span><span class="p">,</span> <span class="n">core_top_active_channel_bai_r</span><span class="p">,</span> <span class="n">core_top_active_channel_n</span><span class="p">;</span>
<a name="l-340"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">`BSG_MAX</span><span class="p">(</span><span class="mh">0</span><span class="p">,</span><span class="n">$clog2</span><span class="p">(</span><span class="n">link_channels_p</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="o">-</span><span class="mh">1</span><span class="p">)</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">active_channel_count</span><span class="p">;</span>
<a name="l-341"></a>
<a name="l-342"></a>   <span class="n">bsg_popcount</span> <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="n">link_channels_p</span><span class="p">))</span> <span class="n">pop</span> <span class="p">(.</span><span class="n">i</span><span class="p">(</span><span class="n">core_channel_active</span><span class="p">)</span>
<a name="l-343"></a>                                                  <span class="p">,.</span><span class="n">o</span><span class="p">(</span><span class="n">active_channel_count</span><span class="p">)</span> <span class="p">);</span>
<a name="l-344"></a>
<a name="l-345"></a>
<a name="l-346"></a>   <span class="c1">// how many channels are alive?</span>
<a name="l-347"></a>   <span class="k">assign</span> <span class="n">core_top_active_channel_n</span> <span class="o">=</span> <span class="p">(</span><span class="o">|</span> <span class="n">core_channel_active</span><span class="p">)</span> <span class="o">?</span> <span class="p">(</span><span class="n">active_channel_count</span> <span class="o">-</span> <span class="mh">1</span><span class="p">)</span> <span class="o">:</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-348"></a>
<a name="l-349"></a>   <span class="c1">// clone this register to keep it off critical paths</span>
<a name="l-350"></a>
<a name="l-351"></a>   <span class="n">bsg_dff</span> <span class="p">#(.</span><span class="n">harden_p</span><span class="p">(</span><span class="mh">1</span><span class="p">)</span>
<a name="l-352"></a>             <span class="p">,.</span><span class="n">strength_p</span><span class="p">(</span><span class="mh">4</span><span class="p">)</span>
<a name="l-353"></a>             <span class="p">,.</span><span class="n">width_p</span><span class="p">(</span><span class="no">`BSG_MAX</span><span class="p">(</span><span class="mh">1</span><span class="p">,</span><span class="n">$clog2</span><span class="p">(</span><span class="n">link_channels_p</span><span class="p">)))</span>
<a name="l-354"></a>            <span class="p">)</span> <span class="n">core_top_active_channel_bai_r_reg</span>
<a name="l-355"></a>     <span class="p">(.</span><span class="n">clock_i</span><span class="p">(</span><span class="n">core_clk_i</span><span class="p">)</span>
<a name="l-356"></a>      <span class="p">,.</span><span class="n">data_i</span><span class="p">(</span><span class="n">core_top_active_channel_n</span><span class="p">)</span>
<a name="l-357"></a>      <span class="p">,.</span><span class="n">data_o</span><span class="p">(</span><span class="n">core_top_active_channel_bai_r</span><span class="p">)</span>
<a name="l-358"></a>      <span class="p">);</span>
<a name="l-359"></a>
<a name="l-360"></a>   <span class="n">bsg_dff</span> <span class="p">#(.</span><span class="n">harden_p</span><span class="p">(</span><span class="mh">1</span><span class="p">)</span>
<a name="l-361"></a>             <span class="p">,.</span><span class="n">strength_p</span><span class="p">(</span><span class="mh">4</span><span class="p">)</span>
<a name="l-362"></a>             <span class="p">,.</span><span class="n">width_p</span><span class="p">(</span><span class="no">`BSG_MAX</span><span class="p">(</span><span class="mh">1</span><span class="p">,</span><span class="n">$clog2</span><span class="p">(</span><span class="n">link_channels_p</span><span class="p">)))</span>
<a name="l-363"></a>            <span class="p">)</span> <span class="n">core_top_active_channel_bao_r_reg</span>
<a name="l-364"></a>     <span class="p">(.</span><span class="n">clock_i</span><span class="p">(</span><span class="n">core_clk_i</span><span class="p">)</span>
<a name="l-365"></a>      <span class="p">,.</span><span class="n">data_i</span><span class="p">(</span><span class="n">core_top_active_channel_n</span><span class="p">)</span>
<a name="l-366"></a>      <span class="p">,.</span><span class="n">data_o</span><span class="p">(</span><span class="n">core_top_active_channel_bao_r</span><span class="p">)</span>
<a name="l-367"></a>      <span class="p">);</span>
<a name="l-368"></a>
<a name="l-369"></a>   <span class="k">localparam</span> <span class="n">tests_p</span> <span class="o">=</span> <span class="mh">5</span><span class="p">;</span>
<a name="l-370"></a>
<a name="l-371"></a>   <span class="k">wire</span> <span class="n">im_calib_done</span><span class="p">,</span> <span class="n">im_calib_done_r</span><span class="p">;</span>
<a name="l-372"></a>   <span class="k">wire</span> <span class="n">core_calib_done_prefanout_r</span><span class="p">;</span>
<a name="l-373"></a>
<a name="l-374"></a>   <span class="n">bsg_launch_sync_sync</span> <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="mh">1</span><span class="p">))</span> <span class="n">out_to_core_sync_calib_done</span>
<a name="l-375"></a>     <span class="p">(.</span><span class="n">iclk_i</span><span class="p">(</span><span class="n">io_master_clk_i</span><span class="p">)</span>
<a name="l-376"></a>      <span class="p">,.</span><span class="n">iclk_reset_i</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">)</span>
<a name="l-377"></a>      <span class="p">,.</span><span class="n">oclk_i</span><span class="p">(</span><span class="n">core_clk_i</span><span class="p">)</span>
<a name="l-378"></a>      <span class="p">,.</span><span class="n">iclk_data_i</span><span class="p">(</span><span class="n">im_calib_done</span><span class="p">)</span>
<a name="l-379"></a>      <span class="p">,.</span><span class="n">iclk_data_o</span><span class="p">(</span><span class="n">im_calib_done_r</span><span class="p">)</span>
<a name="l-380"></a><span class="c1">//      ,.oclk_data_o(core_calib_done_r)</span>
<a name="l-381"></a>      <span class="p">,.</span><span class="n">oclk_data_o</span><span class="p">(</span><span class="n">core_calib_done_prefanout_r</span><span class="p">)</span>
<a name="l-382"></a>      <span class="p">);</span>
<a name="l-383"></a>
<a name="l-384"></a>   <span class="c1">// generate pipelined reset tree</span>
<a name="l-385"></a>   <span class="k">wire</span> <span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="n">core_calib_done_vec_r</span><span class="p">;</span>
<a name="l-386"></a>   <span class="k">assign</span> <span class="n">core_calib_reset_r_o</span> <span class="o">=</span> <span class="o">~</span><span class="n">core_calib_done_vec_r</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
<a name="l-387"></a>
<a name="l-388"></a>   <span class="k">genvar</span>                  <span class="n">k</span><span class="p">;</span>
<a name="l-389"></a>
<a name="l-390"></a>   <span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">k</span> <span class="o">&lt;</span> <span class="mh">6</span><span class="p">;</span> <span class="n">k</span><span class="o">=</span><span class="n">k</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span>
<a name="l-391"></a>     <span class="k">begin</span><span class="o">:</span> <span class="n">cr</span>
<a name="l-392"></a>        <span class="n">bsg_dff</span> <span class="p">#(.</span><span class="n">harden_p</span><span class="p">(</span><span class="mh">1</span><span class="p">)</span>
<a name="l-393"></a>                  <span class="p">,.</span><span class="n">strength_p</span><span class="p">(</span><span class="mh">4</span><span class="p">)</span>
<a name="l-394"></a>                  <span class="p">,.</span><span class="n">width_p</span><span class="p">(</span><span class="mh">1</span><span class="p">)</span>
<a name="l-395"></a>                  <span class="p">)</span> <span class="n">core_calib_reset_fanout_reg</span>
<a name="l-396"></a>          <span class="p">(.</span><span class="n">clock_i</span><span class="p">(</span><span class="n">core_clk_i</span><span class="p">)</span>
<a name="l-397"></a>           <span class="p">,.</span><span class="n">data_i</span><span class="p">(</span><span class="n">core_calib_done_prefanout_r</span><span class="p">)</span>
<a name="l-398"></a>           <span class="p">,.</span><span class="n">data_o</span><span class="p">(</span><span class="n">core_calib_done_vec_r</span><span class="p">[</span><span class="n">k</span><span class="p">])</span>
<a name="l-399"></a>           <span class="p">);</span>
<a name="l-400"></a>     <span class="k">end</span>
<a name="l-401"></a>
<a name="l-402"></a>
<a name="l-403"></a>   <span class="k">if</span> <span class="p">(</span><span class="n">master_p</span><span class="p">)</span>
<a name="l-404"></a>     <span class="k">begin</span> <span class="o">:</span> <span class="n">mstr</span>
<a name="l-405"></a>        <span class="c1">// counter intuitive; organized by tests then by channel</span>
<a name="l-406"></a>        <span class="k">wire</span> <span class="p">[</span><span class="n">tests_p</span><span class="o">+</span><span class="mh">1</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="n">link_channels_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">im_test_scoreboard</span><span class="p">;</span>
<a name="l-407"></a>        <span class="k">wire</span> <span class="p">[</span><span class="n">$clog2</span><span class="p">(</span><span class="n">tests_p</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="n">im_test_index</span><span class="p">;</span>  <span class="c1">// + 1; for the &quot;final test&quot;</span>
<a name="l-408"></a>        <span class="k">wire</span>                                      <span class="n">im_prepare</span><span class="p">;</span>
<a name="l-409"></a>
<a name="l-410"></a>        <span class="c1">// assert the tline</span>
<a name="l-411"></a>        <span class="k">assign</span> <span class="n">im_slave_reset_tline_n</span> <span class="o">=</span> <span class="n">im_prepare</span><span class="p">;</span>
<a name="l-412"></a>
<a name="l-413"></a>        <span class="k">logic</span>  <span class="n">im_start_calibration_n</span><span class="p">,</span> <span class="n">im_start_calibration_r</span><span class="p">;</span>
<a name="l-414"></a>
<a name="l-415"></a>        <span class="c1">// wait a certain number of cycles after global reset to start</span>
<a name="l-416"></a>        <span class="c1">// global calibration</span>
<a name="l-417"></a>
<a name="l-418"></a>        <span class="n">bsg_wait_after_reset</span> <span class="p">#(.</span><span class="n">lg_wait_cycles_p</span><span class="p">(</span><span class="n">master_lg_wait_after_reset_p</span><span class="p">))</span> <span class="n">bwar</span>
<a name="l-419"></a>          <span class="p">(.</span><span class="n">clk_i</span><span class="p">(</span><span class="n">io_master_clk_i</span><span class="p">)</span>
<a name="l-420"></a>           <span class="p">,.</span><span class="n">reset_i</span>  <span class="p">(</span><span class="n">im_reset</span><span class="p">)</span>
<a name="l-421"></a>           <span class="p">,.</span><span class="n">ready_r_o</span><span class="p">(</span><span class="n">im_start_calibration_n</span><span class="p">)</span>
<a name="l-422"></a>           <span class="p">);</span>
<a name="l-423"></a>
<a name="l-424"></a>        <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">io_master_clk_i</span><span class="p">)</span>
<a name="l-425"></a>          <span class="n">im_start_calibration_r</span> <span class="o">&lt;=</span> <span class="n">im_start_calibration_n</span><span class="p">;</span>
<a name="l-426"></a>
<a name="l-427"></a>        <span class="n">bsg_source_sync_channel_control_master_master</span>
<a name="l-428"></a>          <span class="p">#(.</span><span class="n">link_channels_p</span><span class="p">(</span><span class="n">link_channels_p</span><span class="p">)</span>
<a name="l-429"></a>            <span class="p">,.</span><span class="n">tests_p</span><span class="p">(</span><span class="n">tests_p</span><span class="p">)</span>
<a name="l-430"></a>            <span class="p">,.</span><span class="n">prepare_cycles_p</span><span class="p">(</span><span class="n">master_calib_prepare_cycles_p</span><span class="p">)</span>
<a name="l-431"></a>            <span class="p">,.</span><span class="n">timeout_cycles_p</span><span class="p">(</span><span class="n">master_calib_timeout_cycles_p</span><span class="p">)</span>
<a name="l-432"></a>            <span class="p">)</span> <span class="n">master_master</span>
<a name="l-433"></a>
<a name="l-434"></a>            <span class="p">(.</span><span class="n">clk_i</span><span class="p">(</span><span class="n">io_master_clk_i</span><span class="p">)</span>
<a name="l-435"></a>             <span class="p">,.</span><span class="n">reset_i</span>          <span class="p">(</span><span class="n">im_reset</span><span class="p">)</span>
<a name="l-436"></a>             <span class="p">,.</span><span class="n">start_i</span>         <span class="p">(</span><span class="o">~</span><span class="n">im_start_calibration_r</span> <span class="o">&amp;</span> <span class="n">im_start_calibration_n</span> <span class="p">)</span>
<a name="l-437"></a>             <span class="p">,.</span><span class="n">test_scoreboard_i</span><span class="p">(</span><span class="n">im_test_scoreboard</span><span class="p">)</span>
<a name="l-438"></a>             <span class="p">,.</span><span class="n">test_index_r_o</span>   <span class="p">(</span><span class="n">im_test_index</span>     <span class="p">)</span>
<a name="l-439"></a>             <span class="p">,.</span><span class="n">prepare_o</span>        <span class="p">(</span><span class="n">im_prepare</span>        <span class="p">)</span>
<a name="l-440"></a>             <span class="p">,.</span><span class="n">done_o</span>           <span class="p">(</span><span class="n">im_calib_done</span>     <span class="p">)</span>
<a name="l-441"></a>             <span class="p">);</span>
<a name="l-442"></a>
<a name="l-443"></a>        <span class="k">always_ff</span> <span class="p">@(</span><span class="k">negedge</span> <span class="n">io_master_clk_i</span><span class="p">)</span>
<a name="l-444"></a>          <span class="k">if</span> <span class="p">(</span><span class="n">im_calib_done</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">im_calib_done_r</span><span class="p">)</span>
<a name="l-445"></a>            <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;###### Master calibration COMPLETED with active channels: (%b).&quot;</span>
<a name="l-446"></a>                     <span class="p">,</span> <span class="n">im_channel_active</span><span class="p">);</span>
<a name="l-447"></a>      <span class="k">end</span> <span class="c1">// block: mstr</span>
<a name="l-448"></a>   <span class="k">else</span> <span class="c1">// slave</span>
<a name="l-449"></a>     <span class="k">begin</span>
<a name="l-450"></a>        <span class="c1">// the slave is done calibrating if any of the channels are</span>
<a name="l-451"></a>        <span class="c1">// active. since activation goes high only when im_reset goes</span>
<a name="l-452"></a>        <span class="c1">// low, all channels will all activate at the same time.</span>
<a name="l-453"></a>        <span class="c1">//</span>
<a name="l-454"></a>        <span class="c1">// no waiting for differences in channel clocks is necessary.</span>
<a name="l-455"></a>        <span class="c1">//</span>
<a name="l-456"></a>
<a name="l-457"></a>        <span class="k">assign</span> <span class="n">im_calib_done</span>          <span class="o">=</span> <span class="p">(</span><span class="o">|</span><span class="n">im_channel_active</span><span class="p">);</span>
<a name="l-458"></a>        <span class="k">assign</span> <span class="n">im_slave_reset_tline_n</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-459"></a>     <span class="k">end</span>
<a name="l-460"></a>
<a name="l-461"></a>   <span class="k">wire</span> <span class="n">im_channel_reset</span><span class="p">,</span> <span class="n">core_channel_reset</span><span class="p">;</span>
<a name="l-462"></a>
<a name="l-463"></a>   <span class="k">genvar</span> <span class="n">i</span><span class="p">,</span><span class="n">j</span><span class="p">;</span>
<a name="l-464"></a>
<a name="l-465"></a>   <span class="k">logic</span>  <span class="n">im_reset_r</span><span class="p">;</span>
<a name="l-466"></a>
<a name="l-467"></a>   <span class="k">if</span> <span class="p">(</span><span class="n">master_p</span><span class="p">)</span>
<a name="l-468"></a>     <span class="k">begin</span> <span class="o">:</span> <span class="n">rreg</span>
<a name="l-469"></a>        <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">io_master_clk_i</span><span class="p">)</span>
<a name="l-470"></a>          <span class="n">im_reset_r</span> <span class="o">&lt;=</span> <span class="n">im_reset</span><span class="p">;</span>
<a name="l-471"></a>     <span class="k">end</span>
<a name="l-472"></a>
<a name="l-473"></a>  <span class="c1">// create all of the input and output channels</span>
<a name="l-474"></a>   <span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">link_channels_p</span><span class="p">;</span> <span class="n">i</span><span class="o">=</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span>
<a name="l-475"></a>     <span class="k">begin</span><span class="o">:</span> <span class="n">ch</span>
<a name="l-476"></a>
<a name="l-477"></a>             <span class="n">bsg_launch_sync_sync</span> <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="mh">1</span><span class="p">))</span> <span class="n">blss_channel_active</span>
<a name="l-478"></a>               <span class="p">(.</span><span class="n">iclk_i</span>      <span class="p">(</span><span class="n">io_master_clk_i</span><span class="p">)</span>
<a name="l-479"></a>                <span class="p">,.</span><span class="n">iclk_reset_i</span><span class="p">(</span><span class="n">im_reset</span><span class="p">)</span>
<a name="l-480"></a>                <span class="p">,.</span><span class="n">oclk_i</span>      <span class="p">(</span><span class="n">core_clk_i</span><span class="p">)</span>
<a name="l-481"></a>                <span class="p">,.</span><span class="n">iclk_data_i</span> <span class="p">(</span><span class="n">im_channel_active</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-482"></a>                <span class="p">,.</span><span class="n">iclk_data_o</span><span class="p">()</span>
<a name="l-483"></a>                <span class="p">,.</span><span class="n">oclk_data_o</span> <span class="p">(</span><span class="n">core_channel_active</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-484"></a>                <span class="p">);</span>
<a name="l-485"></a>
<a name="l-486"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">master_p</span><span class="p">)</span>
<a name="l-487"></a>          <span class="k">begin</span> <span class="o">:</span><span class="n">m</span>
<a name="l-488"></a>             <span class="k">wire</span> <span class="p">[</span><span class="n">tests_p</span><span class="o">+</span><span class="mh">1</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">im_tests_gather</span><span class="p">;</span>
<a name="l-489"></a>
<a name="l-490"></a>             <span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">tests_p</span><span class="o">+</span><span class="mh">1</span><span class="p">;</span> <span class="n">j</span><span class="o">=</span><span class="n">j</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span>
<a name="l-491"></a>               <span class="k">begin</span> <span class="o">:</span> <span class="n">mpa</span>
<a name="l-492"></a>                  <span class="k">assign</span> <span class="n">mstr</span><span class="p">.</span><span class="n">im_test_scoreboard</span><span class="p">[</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">im_tests_gather</span><span class="p">[</span><span class="n">j</span><span class="p">];</span>
<a name="l-493"></a>               <span class="k">end</span>
<a name="l-494"></a>
<a name="l-495"></a>             <span class="n">bsg_source_sync_channel_control_master</span>
<a name="l-496"></a>               <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="n">channel_width_p</span><span class="p">)</span>
<a name="l-497"></a>                 <span class="p">,.</span><span class="n">lg_token_width_p</span><span class="p">(</span><span class="n">master_lg_token_width_p</span><span class="p">)</span>
<a name="l-498"></a>                 <span class="p">,.</span><span class="n">lg_out_prepare_hold_cycles_p</span><span class="p">(</span><span class="n">master_lg_out_prepare_hold_cycles_p</span><span class="p">)</span>
<a name="l-499"></a>                 <span class="p">,.</span><span class="n">bypass_test_p</span><span class="p">(</span><span class="n">master_bypass_test_p</span><span class="p">)</span>
<a name="l-500"></a>                 <span class="p">,.</span><span class="n">tests_lp</span><span class="p">(</span><span class="n">tests_p</span><span class="p">)</span>
<a name="l-501"></a>                 <span class="p">)</span> <span class="n">control_master</span>
<a name="l-502"></a>             <span class="p">(</span>
<a name="l-503"></a>              <span class="p">.</span><span class="n">out_clk_i</span>                 <span class="p">(</span><span class="n">io_master_clk_i</span><span class="p">)</span>
<a name="l-504"></a>              <span class="p">,.</span><span class="n">out_reset_i</span>              <span class="p">(</span><span class="n">im_reset</span><span class="p">)</span>
<a name="l-505"></a>
<a name="l-506"></a>              <span class="p">,.</span><span class="n">out_calibration_state_i</span>  <span class="p">(</span><span class="n">mstr</span><span class="p">.</span><span class="n">im_test_index</span><span class="p">)</span>
<a name="l-507"></a>              <span class="p">,.</span><span class="n">out_calib_prepare_i</span>      <span class="p">(</span><span class="n">mstr</span><span class="p">.</span><span class="n">im_prepare</span><span class="p">)</span>
<a name="l-508"></a>
<a name="l-509"></a>              <span class="p">,.</span><span class="n">out_channel_blessed_i</span>    <span class="p">(</span><span class="n">im_channel_active</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-510"></a>
<a name="l-511"></a>              <span class="p">,.</span><span class="n">out_override_en_o</span>         <span class="p">(</span><span class="n">im_override_en</span>          <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-512"></a>              <span class="p">,.</span><span class="n">out_override_valid_data_o</span> <span class="p">(</span><span class="n">im_override_valid_data</span>  <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-513"></a>              <span class="p">,.</span><span class="n">out_override_is_posedge_i</span> <span class="p">(</span><span class="n">im_override_is_posedge</span>  <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-514"></a>
<a name="l-515"></a>              <span class="p">,.</span><span class="n">in_clk_i</span>                 <span class="p">(</span><span class="n">io_clk_tline_i</span>          <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-516"></a>
<a name="l-517"></a>              <span class="c1">// reset synchronized to io_clk_tline_i</span>
<a name="l-518"></a>              <span class="p">,.</span><span class="n">in_reset_i</span>               <span class="p">(</span><span class="n">io_reset</span>                <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-519"></a>              <span class="p">,.</span><span class="n">in_snoop_valid_data_neg_i</span><span class="p">(</span><span class="n">io_snoop_valid_data_neg</span> <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-520"></a>              <span class="p">,.</span><span class="n">in_snoop_valid_data_pos_i</span><span class="p">(</span><span class="n">io_snoop_valid_data_pos</span> <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-521"></a>
<a name="l-522"></a>              <span class="c1">// AWC fixme: incorrect name should be output clocked, not in clocked</span>
<a name="l-523"></a>              <span class="c1">// i.e. should be:</span>
<a name="l-524"></a>              <span class="p">,.</span><span class="n">out_infinite_credits_o</span> <span class="p">(</span><span class="n">im_infinite_credits_en</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-525"></a>              <span class="c1">//,.in_infinite_credits_o    (io_infinite_credits_en  [i])</span>
<a name="l-526"></a>
<a name="l-527"></a>              <span class="p">,.</span><span class="n">out_test_pass_r_o</span>        <span class="p">(</span> <span class="n">im_tests_gather</span> <span class="p">)</span>
<a name="l-528"></a>              <span class="p">);</span>
<a name="l-529"></a>
<a name="l-530"></a>             <span class="k">assign</span> <span class="n">im_channel_reset</span> <span class="o">=</span> <span class="n">mstr</span><span class="p">.</span><span class="n">im_prepare</span><span class="p">;</span>
<a name="l-531"></a>
<a name="l-532"></a>             <span class="n">bsg_launch_sync_sync</span> <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="mh">1</span><span class="p">))</span> <span class="n">io_reset_lss</span>
<a name="l-533"></a>               <span class="p">(.</span><span class="n">iclk_i</span>      <span class="p">(</span><span class="n">io_master_clk_i</span><span class="p">)</span>
<a name="l-534"></a>                <span class="p">,.</span><span class="n">iclk_reset_i</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">)</span>
<a name="l-535"></a>                <span class="p">,.</span><span class="n">oclk_i</span>      <span class="p">(</span><span class="n">io_clk_tline_i</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-536"></a>                <span class="p">,.</span><span class="n">iclk_data_i</span> <span class="p">(</span><span class="n">im_channel_reset</span><span class="p">)</span>
<a name="l-537"></a>                <span class="p">,.</span><span class="n">iclk_data_o</span><span class="p">()</span>
<a name="l-538"></a>                <span class="p">,.</span><span class="n">oclk_data_o</span> <span class="p">(</span><span class="n">io_reset</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-539"></a>                <span class="p">);</span>
<a name="l-540"></a>
<a name="l-541"></a>             <span class="c1">// generate core_channel reset from im_channel reset</span>
<a name="l-542"></a>             <span class="n">bsg_launch_sync_sync</span> <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="mh">1</span><span class="p">))</span> <span class="n">bssi_reset</span>
<a name="l-543"></a>               <span class="p">(.</span><span class="n">iclk_i</span><span class="p">(</span><span class="n">io_master_clk_i</span><span class="p">)</span>
<a name="l-544"></a>                <span class="p">,.</span><span class="n">iclk_reset_i</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">)</span>
<a name="l-545"></a>                <span class="p">,.</span><span class="n">oclk_i</span><span class="p">(</span><span class="n">core_clk_i</span><span class="p">)</span>
<a name="l-546"></a>                <span class="p">,.</span><span class="n">iclk_data_i</span><span class="p">(</span><span class="n">im_channel_reset</span><span class="p">)</span>
<a name="l-547"></a>                <span class="p">,.</span><span class="n">iclk_data_o</span><span class="p">()</span>
<a name="l-548"></a>                <span class="p">,.</span><span class="n">oclk_data_o</span><span class="p">(</span><span class="n">core_channel_reset</span><span class="p">)</span>
<a name="l-549"></a>                <span class="p">);</span>
<a name="l-550"></a>
<a name="l-551"></a>             <span class="k">assign</span> <span class="n">io_trigger_mode_en</span>     <span class="p">[</span><span class="n">i</span><span class="p">]</span>     <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-552"></a>             <span class="k">assign</span> <span class="n">io_trigger_mode_alt_en</span> <span class="p">[</span><span class="n">i</span><span class="p">]</span>     <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-553"></a>             <span class="k">assign</span> <span class="n">core_loopback_en</span>       <span class="p">[</span><span class="n">i</span><span class="p">]</span>     <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-554"></a>
<a name="l-555"></a><span class="no">`ifndef</span> <span class="no">SYNTHESIS</span>
<a name="l-556"></a>             <span class="c1">// activate the channel if all of the &quot;real&quot; tests passed</span>
<a name="l-557"></a>             <span class="c1">// MBT: we use triple equals because this handles the X case in simulation</span>
<a name="l-558"></a>             <span class="c1">//      DC of course does not like ===</span>
<a name="l-559"></a>             <span class="k">assign</span> <span class="n">im_channel_active</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">im_tests_gather</span><span class="p">[</span><span class="n">tests_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">===</span> <span class="p">{</span> <span class="n">tests_p</span> <span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">}</span> <span class="p">});</span>
<a name="l-560"></a><span class="no">`else</span>
<a name="l-561"></a>             <span class="k">assign</span> <span class="n">im_channel_active</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">im_tests_gather</span><span class="p">[</span><span class="n">tests_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="p">{</span> <span class="n">tests_p</span> <span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">}</span> <span class="p">});</span>
<a name="l-562"></a><span class="no">`endif</span>
<a name="l-563"></a>             <span class="k">assign</span> <span class="n">im_clk_init</span>            <span class="p">[</span><span class="n">i</span><span class="p">]</span>      <span class="o">=</span> <span class="n">im_reset</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">im_reset_r</span><span class="p">;</span>
<a name="l-564"></a>
<a name="l-565"></a>          <span class="k">end</span>
<a name="l-566"></a>        <span class="k">else</span>
<a name="l-567"></a>          <span class="k">begin</span> <span class="o">:</span> <span class="n">s</span>
<a name="l-568"></a>
<a name="l-569"></a>             <span class="c1">// no launch flop necessary here</span>
<a name="l-570"></a>             <span class="c1">// and we synchronize directly from</span>
<a name="l-571"></a>             <span class="c1">// the async reset for speed</span>
<a name="l-572"></a>             <span class="n">bsg_sync_sync</span> <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="mh">1</span><span class="p">))</span> <span class="n">io_reset_ss</span>
<a name="l-573"></a>               <span class="p">(.</span><span class="n">oclk_i</span><span class="p">(</span><span class="n">io_clk_tline_i</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-574"></a>                <span class="p">,</span> <span class="p">.</span><span class="n">iclk_data_i</span><span class="p">(</span><span class="n">async_reset_i</span><span class="p">)</span>
<a name="l-575"></a>                <span class="p">,</span> <span class="p">.</span><span class="n">oclk_data_o</span><span class="p">(</span><span class="n">io_reset</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-576"></a>                <span class="p">);</span>
<a name="l-577"></a>
<a name="l-578"></a>             <span class="k">assign</span> <span class="n">core_channel_reset</span> <span class="o">=</span> <span class="n">core_reset_i</span><span class="p">;</span>
<a name="l-579"></a>
<a name="l-580"></a>             <span class="k">assign</span> <span class="n">im_channel_reset</span>   <span class="o">=</span> <span class="n">im_reset</span><span class="p">;</span>
<a name="l-581"></a>
<a name="l-582"></a>             <span class="n">bsg_source_sync_channel_control_slave</span>
<a name="l-583"></a>               <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="n">channel_width_p</span><span class="p">)</span>
<a name="l-584"></a>                 <span class="p">,.</span><span class="n">lg_token_width_p</span><span class="p">(</span><span class="n">slave_lg_token_width_p</span><span class="p">)</span>
<a name="l-585"></a>                 <span class="p">)</span>
<a name="l-586"></a>             <span class="n">control_slave</span>
<a name="l-587"></a>             <span class="p">(</span><span class="c1">// output channel</span>
<a name="l-588"></a>              <span class="p">.</span><span class="n">out_clk_i</span>                  <span class="p">(</span><span class="n">io_master_clk_i</span><span class="p">)</span>
<a name="l-589"></a>
<a name="l-590"></a>              <span class="p">,.</span><span class="n">out_reset_i</span>               <span class="p">(</span><span class="n">im_reset</span><span class="p">)</span>
<a name="l-591"></a>              <span class="p">,.</span><span class="n">out_clk_init_r_o</span>          <span class="p">(</span><span class="n">im_clk_init</span>            <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-592"></a>              <span class="p">,.</span><span class="n">out_override_en_o</span>         <span class="p">(</span><span class="n">im_override_en</span>         <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-593"></a>              <span class="p">,.</span><span class="n">out_override_valid_data_o</span> <span class="p">(</span><span class="n">im_override_valid_data</span> <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-594"></a>
<a name="l-595"></a>              <span class="c1">// whether the channel is available for I/O assembler, post reset</span>
<a name="l-596"></a>              <span class="p">,.</span><span class="n">out_channel_active_o</span>      <span class="p">(</span><span class="n">im_channel_active</span>      <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-597"></a>
<a name="l-598"></a>              <span class="c1">// for input channel</span>
<a name="l-599"></a>              <span class="p">,.</span><span class="n">in_clk_i</span>                     <span class="p">(</span><span class="n">io_clk_tline_i</span>             <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-600"></a>
<a name="l-601"></a>              <span class="p">,.</span><span class="n">in_snoop_valid_data_i</span>        <span class="p">(</span><span class="n">io_snoop_valid_data_pos</span>    <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-602"></a>              <span class="p">,.</span><span class="n">in_trigger_mode_en_o</span>         <span class="p">(</span><span class="n">io_trigger_mode_en</span>         <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-603"></a>              <span class="p">,.</span><span class="n">in_trigger_mode_alt_en_o</span>     <span class="p">(</span><span class="n">io_trigger_mode_alt_en</span>     <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-604"></a>
<a name="l-605"></a>              <span class="c1">// AWC fixme: incorrect name should be output clocked, not in clocked</span>
<a name="l-606"></a>              <span class="c1">// i.e. should be:</span>
<a name="l-607"></a>
<a name="l-608"></a>              <span class="p">,.</span><span class="n">out_infinite_credits_o</span> <span class="p">(</span><span class="n">im_infinite_credits_en</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-609"></a>              <span class="c1">//,.in_infinite_credits_o        (io_infinite_credits_en     [i])</span>
<a name="l-610"></a>
<a name="l-611"></a>              <span class="c1">// for core control</span>
<a name="l-612"></a>              <span class="p">,.</span><span class="n">core_clk_i</span>                   <span class="p">(</span><span class="n">core_clk_i</span>                    <span class="p">)</span>
<a name="l-613"></a>              <span class="p">,.</span><span class="n">core_loopback_en_o</span>           <span class="p">(</span><span class="n">core_loopback_en</span>           <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-614"></a>              <span class="p">);</span>
<a name="l-615"></a>          <span class="k">end</span>
<a name="l-616"></a>
<a name="l-617"></a>
<a name="l-618"></a>        <span class="c1">// The token reset strategy for metastability is different,</span>
<a name="l-619"></a>        <span class="c1">// because clocking the token clock increments a counter. Introducing</span>
<a name="l-620"></a>        <span class="c1">// a synchronizer for the reset requires for us to control the token reset</span>
<a name="l-621"></a>        <span class="c1">// precisely relative to the token clock, which cannot easily be done</span>
<a name="l-622"></a>        <span class="c1">// from another clock domain.</span>
<a name="l-623"></a>        <span class="c1">//</span>
<a name="l-624"></a>        <span class="c1">// Instead, we tie the token reset to the im reset, and avoid</span>
<a name="l-625"></a>        <span class="c1">// metastability by requiring the master reset be asserted for many cycles</span>
<a name="l-626"></a>        <span class="c1">// before going low.</span>
<a name="l-627"></a>        <span class="c1">//</span>
<a name="l-628"></a>        <span class="c1">// During that reset period, we toggle the token clock to clear out state.</span>
<a name="l-629"></a>        <span class="c1">// The token clock should only be toggled again (in normal use) a safe</span>
<a name="l-630"></a>        <span class="c1">// number of cycles after reset goes low.</span>
<a name="l-631"></a>
<a name="l-632"></a>        <span class="k">wire</span>      <span class="n">token_reset</span> <span class="o">=</span> <span class="n">im_channel_reset</span><span class="p">;</span>
<a name="l-633"></a>
<a name="l-634"></a>        <span class="n">bsg_source_sync_output</span>
<a name="l-635"></a>          <span class="p">#(.</span><span class="n">lg_start_credits_p</span><span class="p">(</span><span class="n">lg_input_fifo_depth_lp</span><span class="p">)</span>
<a name="l-636"></a>            <span class="p">,.</span><span class="n">lg_credit_to_token_decimation_p</span><span class="p">(</span><span class="n">lg_credit_to_token_decimation_p</span><span class="p">)</span>
<a name="l-637"></a>            <span class="p">,.</span><span class="n">channel_width_p</span><span class="p">(</span><span class="n">channel_width_p</span><span class="p">)</span>
<a name="l-638"></a>            <span class="p">)</span> <span class="n">sso</span>
<a name="l-639"></a>            <span class="p">(.</span><span class="n">core_clk_i</span><span class="p">(</span><span class="n">core_clk_i</span><span class="p">)</span>
<a name="l-640"></a>             <span class="p">,.</span><span class="n">core_reset_i</span><span class="p">(</span><span class="n">core_channel_reset</span><span class="p">)</span>
<a name="l-641"></a>
<a name="l-642"></a>             <span class="p">,.</span><span class="n">core_data_i</span> <span class="p">(</span><span class="n">core_loopback_en</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>
<a name="l-643"></a>                            <span class="o">?</span> <span class="n">core_ssi_to_asm_data</span> <span class="p">[</span><span class="n">i</span><span class="p">]</span>
<a name="l-644"></a>                            <span class="o">:</span> <span class="n">core_asm_to_sso_data_sbox</span> <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-645"></a>             <span class="p">,.</span><span class="n">core_valid_i</span><span class="p">(</span><span class="n">core_loopback_en</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>
<a name="l-646"></a>                            <span class="o">?</span> <span class="n">core_ssi_to_asm_valid</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>
<a name="l-647"></a>                            <span class="o">:</span> <span class="n">core_asm_to_sso_valid_sbox</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-648"></a>
<a name="l-649"></a>             <span class="c1">// fixme: any special treatment required for loopback?</span>
<a name="l-650"></a>             <span class="p">,.</span><span class="n">core_ready_o</span><span class="p">(</span><span class="n">core_asm_to_sso_ready</span> <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-651"></a>
<a name="l-652"></a>             <span class="p">,.</span><span class="n">io_master_clk_i</span><span class="p">(</span><span class="n">io_master_clk_i</span><span class="p">)</span>
<a name="l-653"></a>             <span class="p">,.</span><span class="n">io_reset_i</span>     <span class="p">(</span><span class="n">im_channel_reset</span><span class="p">)</span>
<a name="l-654"></a>             <span class="p">,.</span><span class="n">io_clk_init_i</span>  <span class="p">(</span><span class="n">im_clk_init</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-655"></a>
<a name="l-656"></a>             <span class="p">,.</span><span class="n">io_override_en_i</span>        <span class="p">(</span><span class="n">im_override_en</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>        <span class="p">)</span>
<a name="l-657"></a>             <span class="p">,.</span><span class="n">io_override_valid_data_i</span><span class="p">(</span><span class="n">im_override_valid_data</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-658"></a>             <span class="p">,.</span><span class="n">io_override_is_posedge_o</span><span class="p">(</span><span class="n">im_override_is_posedge</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-659"></a>
<a name="l-660"></a>             <span class="p">,.</span><span class="n">io_clk_r_o</span><span class="p">(</span>  <span class="n">im_clk_tline_o</span>     <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-661"></a>             <span class="p">,.</span><span class="n">io_data_r_o</span><span class="p">(</span> <span class="n">im_data_tline_o</span>    <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-662"></a>             <span class="p">,.</span><span class="n">io_valid_r_o</span><span class="p">(</span><span class="n">im_valid_tline_o</span>   <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-663"></a>
<a name="l-664"></a>              <span class="c1">// AWC fixme: incorrect name should be output clocked, not in clocked</span>
<a name="l-665"></a>              <span class="c1">// i.e. should be:</span>
<a name="l-666"></a>	     <span class="p">,.</span><span class="n">io_infinite_credits_i</span> <span class="p">(</span><span class="n">im_infinite_credits_en</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-667"></a>             <span class="c1">//,.io_infinite_credits_i (io_infinite_credits_en[i])</span>
<a name="l-668"></a>
<a name="l-669"></a>             <span class="p">,.</span><span class="n">token_clk_i</span>  <span class="p">(</span><span class="n">token_clk_tline_i</span> <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-670"></a>             <span class="p">,.</span><span class="n">token_reset_i</span><span class="p">(</span><span class="n">token_reset</span>    <span class="p">)</span>
<a name="l-671"></a>             <span class="p">);</span>
<a name="l-672"></a>
<a name="l-673"></a>        <span class="n">bsg_launch_sync_sync</span> <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="mh">1</span><span class="p">))</span> <span class="n">im_to_io_calib_done</span>
<a name="l-674"></a>          <span class="p">(.</span><span class="n">iclk_i</span>      <span class="p">(</span><span class="n">io_master_clk_i</span><span class="p">)</span>
<a name="l-675"></a>           <span class="p">,.</span><span class="n">iclk_reset_i</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">)</span>
<a name="l-676"></a>           <span class="p">,.</span><span class="n">oclk_i</span>      <span class="p">(</span><span class="n">io_clk_tline_i</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-677"></a>           <span class="p">,.</span><span class="n">iclk_data_i</span> <span class="p">(</span><span class="n">im_calib_done</span><span class="p">)</span>
<a name="l-678"></a>           <span class="p">,.</span><span class="n">iclk_data_o</span><span class="p">()</span>
<a name="l-679"></a>           <span class="p">,.</span><span class="n">oclk_data_o</span> <span class="p">(</span><span class="n">io_calib_done</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-680"></a>           <span class="p">);</span>
<a name="l-681"></a>
<a name="l-682"></a>        <span class="n">bsg_source_sync_input</span>
<a name="l-683"></a>          <span class="p">#(.</span><span class="n">lg_fifo_depth_p</span><span class="p">(</span><span class="n">lg_input_fifo_depth_lp</span><span class="p">)</span>
<a name="l-684"></a>            <span class="p">,.</span><span class="n">lg_credit_to_token_decimation_p</span><span class="p">(</span><span class="n">lg_credit_to_token_decimation_p</span><span class="p">)</span>
<a name="l-685"></a>            <span class="p">,.</span><span class="n">channel_width_p</span><span class="p">(</span><span class="n">channel_width_p</span><span class="p">)</span>
<a name="l-686"></a>            <span class="p">)</span> <span class="n">ssi</span>
<a name="l-687"></a>            <span class="c1">// starts on reset lo-&gt;hi xition</span>
<a name="l-688"></a>          <span class="p">(.</span><span class="n">io_clk_i</span>     <span class="p">(</span><span class="n">io_clk_tline_i</span>       <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-689"></a>           <span class="p">,.</span><span class="n">io_data_i</span>   <span class="p">(</span><span class="n">io_data_tline_i</span>      <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-690"></a>           <span class="p">,.</span><span class="n">io_valid_i</span>  <span class="p">(</span><span class="n">io_valid_tline_i</span>     <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-691"></a>           <span class="p">,.</span><span class="n">io_token_r_o</span><span class="p">(</span><span class="n">io_token_clk_tline_o</span> <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-692"></a>
<a name="l-693"></a>           <span class="c1">// note a small quirk: for the master, we tie reset of the</span>
<a name="l-694"></a>           <span class="c1">// input channel to the calibration being done rather</span>
<a name="l-695"></a>           <span class="c1">// than the channel reset. this is because for the most</span>
<a name="l-696"></a>           <span class="c1">// part the input channel is not used during calibration.</span>
<a name="l-697"></a>
<a name="l-698"></a>           <span class="c1">// for the master, we keep this unit quiet until calibration is done</span>
<a name="l-699"></a>           <span class="c1">// for the slave,  we need to use this unit, but we reset it for each</span>
<a name="l-700"></a>           <span class="c1">// phase of calibration</span>
<a name="l-701"></a>
<a name="l-702"></a>           <span class="p">,.</span><span class="n">io_reset_i</span><span class="p">(</span><span class="n">master_p</span> <span class="o">?</span> <span class="o">~</span><span class="n">io_calib_done</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">:</span> <span class="n">io_reset</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-703"></a>
<a name="l-704"></a>           <span class="c1">// for both master and slave, prepare/reset mode enables token bypass</span>
<a name="l-705"></a>           <span class="c1">// i.e.; we reset the token on every Phase.</span>
<a name="l-706"></a>           <span class="c1">//</span>
<a name="l-707"></a>
<a name="l-708"></a>           <span class="p">,.</span><span class="n">io_token_bypass_i</span><span class="p">(</span><span class="n">io_reset</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-709"></a>
<a name="l-710"></a>           <span class="p">,.</span><span class="n">io_edge_i</span><span class="p">(</span><span class="mh">2</span><span class="mb">&#39;b11</span><span class="p">)</span>  <span class="c1">// latch on both edges; could change on the fly</span>
<a name="l-711"></a>
<a name="l-712"></a>           <span class="p">,.</span><span class="n">io_snoop_pos_r_o</span><span class="p">(</span><span class="n">io_snoop_valid_data_pos</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="c1">// snoop input channel</span>
<a name="l-713"></a>                                                          <span class="c1">// for establishing calib.</span>
<a name="l-714"></a>                                                          <span class="c1">// state on reset</span>
<a name="l-715"></a>           <span class="p">,.</span><span class="n">io_snoop_neg_r_o</span><span class="p">(</span><span class="n">io_snoop_valid_data_neg</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-716"></a>
<a name="l-717"></a>           <span class="c1">// enable loop-back trigger mode</span>
<a name="l-718"></a>           <span class="p">,.</span><span class="n">io_trigger_mode_en_i</span>    <span class="p">(</span><span class="n">io_trigger_mode_en</span>    <span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-719"></a>
<a name="l-720"></a>           <span class="c1">// enable loop-back trigger mode: alternate trigger</span>
<a name="l-721"></a>           <span class="p">,.</span><span class="n">io_trigger_mode_alt_en_i</span><span class="p">(</span><span class="n">io_trigger_mode_alt_en</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-722"></a>
<a name="l-723"></a>           <span class="p">,.</span><span class="n">core_clk_i</span>  <span class="p">(</span><span class="n">core_clk_i</span><span class="p">)</span>
<a name="l-724"></a>           <span class="p">,.</span><span class="n">core_reset_i</span><span class="p">(</span><span class="n">core_channel_reset</span><span class="p">)</span>
<a name="l-725"></a>
<a name="l-726"></a>           <span class="c1">// core 1 side logical signals</span>
<a name="l-727"></a>           <span class="p">,.</span><span class="n">core_data_o</span> <span class="p">(</span><span class="n">core_ssi_to_asm_data</span>  <span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="p">)</span>
<a name="l-728"></a>           <span class="p">,.</span><span class="n">core_valid_o</span><span class="p">(</span><span class="n">core_ssi_to_asm_valid</span> <span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="p">)</span>
<a name="l-729"></a>           <span class="p">,.</span><span class="n">core_yumi_i</span> <span class="p">(</span><span class="n">core_loopback_en</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>
<a name="l-730"></a>                          <span class="o">?</span> <span class="p">(</span><span class="n">core_asm_to_sso_ready</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">core_ssi_to_asm_valid</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-731"></a>                          <span class="o">:</span> <span class="n">core_ssi_to_asm_yumi_sbox</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-732"></a>           <span class="p">);</span>
<a name="l-733"></a>
<a name="l-734"></a>        <span class="c1">// only used by master; ignore for slave</span>
<a name="l-735"></a>        <span class="c1">// wire           ignore = | io_snoop_valid_data_neg[i];</span>
<a name="l-736"></a>     <span class="k">end</span> <span class="c1">// block: channel</span>
<a name="l-737"></a>
<a name="l-738"></a>
<a name="l-739"></a>   <span class="c1">//***************************************************</span>
<a name="l-740"></a>   <span class="c1">//</span>
<a name="l-741"></a>   <span class="c1">// SBOX, ASSEMBLER AND FRONT SIDE BUS</span>
<a name="l-742"></a>   <span class="c1">//</span>
<a name="l-743"></a>   <span class="c1">//</span>
<a name="l-744"></a>   <span class="c1">// fixme: the code after this point</span>
<a name="l-745"></a>   <span class="c1">// could be factored into another file</span>
<a name="l-746"></a>   <span class="c1">//</span>
<a name="l-747"></a>   <span class="c1">//***************************************************</span>
<a name="l-748"></a>
<a name="l-749"></a>   <span class="n">bsg_sbox</span> <span class="p">#(.</span><span class="n">num_channels_p</span><span class="p">(</span><span class="n">link_channels_p</span><span class="p">)</span>
<a name="l-750"></a>              <span class="p">,.</span><span class="n">channel_width_p</span><span class="p">(</span><span class="n">channel_width_p</span><span class="p">)</span>
<a name="l-751"></a>              <span class="p">,.</span><span class="n">pipeline_indir_p</span><span class="p">(</span><span class="n">sbox_pipeline_in_p</span><span class="p">)</span>
<a name="l-752"></a>              <span class="p">,.</span><span class="n">pipeline_outdir_p</span><span class="p">(</span><span class="n">sbox_pipeline_out_p</span><span class="p">)</span>
<a name="l-753"></a>              <span class="p">)</span> <span class="n">sbox</span>
<a name="l-754"></a>     <span class="p">(.</span><span class="n">clk_i</span><span class="p">(</span><span class="n">core_clk_i</span><span class="p">)</span>
<a name="l-755"></a>      <span class="p">,.</span><span class="n">reset_i</span><span class="p">(</span><span class="n">core_reset_i</span><span class="p">)</span>
<a name="l-756"></a>      <span class="p">,.</span><span class="n">calibration_done_i</span><span class="p">(</span><span class="n">core_calib_done_vec_r</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span>
<a name="l-757"></a>      <span class="p">,.</span><span class="n">channel_active_i</span><span class="p">(</span><span class="n">core_channel_active</span><span class="p">)</span>
<a name="l-758"></a>
<a name="l-759"></a>      <span class="p">,.</span><span class="n">in_v_i</span>   <span class="p">(</span><span class="n">core_ssi_to_asm_valid</span><span class="p">)</span>
<a name="l-760"></a>      <span class="p">,.</span><span class="n">in_data_i</span><span class="p">(</span><span class="n">core_ssi_to_asm_data</span>      <span class="p">)</span>
<a name="l-761"></a>      <span class="p">,.</span><span class="n">in_yumi_o</span><span class="p">(</span><span class="n">core_ssi_to_asm_yumi_sbox</span> <span class="p">)</span>
<a name="l-762"></a>
<a name="l-763"></a>      <span class="p">,.</span><span class="n">in_v_o</span>   <span class="p">(</span><span class="n">core_ssi_to_asm_valid_sbox</span> <span class="p">)</span>
<a name="l-764"></a>      <span class="p">,.</span><span class="n">in_data_o</span><span class="p">(</span><span class="n">core_ssi_to_asm_data_sbox</span>  <span class="p">)</span>
<a name="l-765"></a>      <span class="p">,.</span><span class="n">in_yumi_i</span><span class="p">(</span><span class="n">core_ssi_to_asm_yumi</span>       <span class="p">)</span>
<a name="l-766"></a>
<a name="l-767"></a>      <span class="p">,.</span><span class="n">out_me_v_i</span>    <span class="p">(</span><span class="n">core_asm_to_sso_valid</span>      <span class="p">)</span>
<a name="l-768"></a>      <span class="p">,.</span><span class="n">out_me_data_i</span> <span class="p">(</span><span class="n">core_asm_to_sso_data</span>       <span class="p">)</span>
<a name="l-769"></a>      <span class="p">,.</span><span class="n">out_me_ready_o</span><span class="p">(</span><span class="n">core_asm_to_sso_ready_sbox</span> <span class="p">)</span>
<a name="l-770"></a>
<a name="l-771"></a>      <span class="p">,.</span><span class="n">out_me_v_o</span>    <span class="p">(</span><span class="n">core_asm_to_sso_valid_sbox</span> <span class="p">)</span>
<a name="l-772"></a>      <span class="p">,.</span><span class="n">out_me_data_o</span> <span class="p">(</span><span class="n">core_asm_to_sso_data_sbox</span>  <span class="p">)</span>
<a name="l-773"></a>      <span class="p">,.</span><span class="n">out_me_ready_i</span><span class="p">(</span><span class="n">core_asm_to_sso_ready</span>      <span class="p">)</span>
<a name="l-774"></a>      <span class="p">);</span>
<a name="l-775"></a>
<a name="l-776"></a>    <span class="c1">// outgoing from fsb to nrw</span>
<a name="l-777"></a>   <span class="k">wire</span>                                       <span class="n">core_nrw_valid_li</span><span class="p">;</span>
<a name="l-778"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">core_channels_p</span><span class="o">*</span><span class="n">channel_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">core_nrw_data_li</span><span class="p">;</span>
<a name="l-779"></a>   <span class="k">wire</span>                                       <span class="n">core_nrw_ready_lo</span><span class="p">;</span>
<a name="l-780"></a>
<a name="l-781"></a>   <span class="c1">// outgoing from nrw to asm</span>
<a name="l-782"></a>   <span class="k">wire</span>                                         <span class="n">core_asm_valid_li</span><span class="p">;</span>
<a name="l-783"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">core_channels_p</span><span class="o">*</span><span class="n">channel_width_p</span><span class="o">/</span><span class="n">bao_narrow_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">core_asm_data_li</span><span class="p">;</span>
<a name="l-784"></a>   <span class="k">wire</span>                                         <span class="n">core_asm_ready_lo</span><span class="p">;</span>
<a name="l-785"></a>
<a name="l-786"></a>   <span class="c1">// out to core</span>
<a name="l-787"></a>   <span class="k">wire</span>                                       <span class="n">core_asm_valid_lo</span><span class="p">;</span>
<a name="l-788"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">core_channels_p</span><span class="o">*</span><span class="n">channel_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">core_asm_data_lo</span><span class="p">;</span>
<a name="l-789"></a>   <span class="k">wire</span>                                       <span class="n">core_asm_yumi_li</span><span class="p">;</span>
<a name="l-790"></a>
<a name="l-791"></a>   <span class="k">typedef</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`BSG_MAX</span><span class="p">(</span><span class="n">$clog2</span><span class="p">(</span><span class="n">core_channels_p</span><span class="o">/</span><span class="n">bao_narrow_lp</span><span class="p">),</span><span class="mh">1</span><span class="p">)</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">bsg_comm_link_active_out_vec_t</span><span class="p">;</span>
<a name="l-792"></a>   <span class="k">typedef</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`BSG_MAX</span><span class="p">(</span><span class="n">$clog2</span><span class="p">(</span><span class="n">core_channels_p</span><span class="p">),</span><span class="mh">1</span><span class="p">)</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>               <span class="n">bsg_comm_link_active_in_vec_t</span><span class="p">;</span>
<a name="l-793"></a>
<a name="l-794"></a>   <span class="c1">// de-bond channel into multiple individual channels</span>
<a name="l-795"></a>   <span class="n">bsg_assembler_out</span> <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="n">channel_width_p</span><span class="p">)</span>
<a name="l-796"></a>                       <span class="p">,.</span><span class="n">num_in_p</span><span class="p">(</span><span class="n">core_channels_p</span><span class="o">/</span><span class="n">bao_narrow_lp</span><span class="p">)</span>
<a name="l-797"></a>                       <span class="p">,.</span><span class="n">num_out_p</span><span class="p">(</span><span class="n">link_channels_p</span><span class="p">)</span>
<a name="l-798"></a>                       <span class="p">,.</span><span class="n">out_channel_count_mask_p</span><span class="p">(</span><span class="n">channel_mask_p</span><span class="p">)</span>
<a name="l-799"></a>                       <span class="p">)</span> <span class="n">bao</span>
<a name="l-800"></a>     <span class="p">(.</span><span class="n">clk</span>     <span class="p">(</span><span class="n">core_clk_i</span>  <span class="p">)</span>
<a name="l-801"></a>      <span class="p">,.</span><span class="n">reset</span>  <span class="p">(</span><span class="n">core_channel_reset</span><span class="p">)</span>
<a name="l-802"></a>      <span class="p">,.</span><span class="n">calibration_done_i</span><span class="p">(</span><span class="n">core_calib_done_vec_r</span><span class="p">[</span><span class="mh">2</span><span class="p">])</span>
<a name="l-803"></a>      <span class="p">,.</span><span class="n">valid_i</span><span class="p">(</span><span class="n">core_asm_valid_li</span><span class="p">)</span>
<a name="l-804"></a>      <span class="p">,.</span><span class="n">data_i</span> <span class="p">(</span><span class="n">core_asm_data_li</span> <span class="p">)</span>
<a name="l-805"></a>      <span class="p">,.</span><span class="n">ready_o</span><span class="p">(</span><span class="n">core_asm_ready_lo</span><span class="p">)</span>
<a name="l-806"></a>
<a name="l-807"></a>      <span class="c1">// typesafe equivalent to core_channels_p-1</span>
<a name="l-808"></a>      <span class="p">,.</span><span class="n">in_top_channel_i</span><span class="p">(</span> <span class="p">(</span><span class="n">bsg_comm_link_active_out_vec_t</span> <span class="p">&#39;</span> <span class="p">(</span><span class="n">core_channels_p</span><span class="o">/</span><span class="n">bao_narrow_lp</span><span class="p">))</span>
<a name="l-809"></a>                          <span class="o">-</span> <span class="mh">1</span><span class="mb">&#39;b1</span>
<a name="l-810"></a>                          <span class="p">)</span>
<a name="l-811"></a>      <span class="p">,.</span><span class="n">out_top_channel_i</span><span class="p">(</span><span class="n">core_top_active_channel_bao_r</span><span class="p">)</span>
<a name="l-812"></a>
<a name="l-813"></a>      <span class="p">,.</span><span class="n">valid_o</span><span class="p">(</span><span class="n">core_asm_to_sso_valid</span><span class="p">)</span>
<a name="l-814"></a>      <span class="p">,.</span><span class="n">data_o</span><span class="p">(</span> <span class="n">core_asm_to_sso_data</span> <span class="p">)</span>
<a name="l-815"></a>      <span class="p">,.</span><span class="n">ready_i</span><span class="p">(</span><span class="n">core_asm_to_sso_ready_sbox</span><span class="p">)</span>
<a name="l-816"></a>      <span class="p">);</span>
<a name="l-817"></a>
<a name="l-818"></a>   <span class="c1">// we will not say that data is available unless</span>
<a name="l-819"></a>   <span class="c1">// calibration is done; keeps interface clean.</span>
<a name="l-820"></a>
<a name="l-821"></a>   <span class="k">wire</span>                  <span class="n">core_valid_tmp</span><span class="p">;</span>
<a name="l-822"></a>   <span class="k">assign</span> <span class="n">core_asm_valid_lo</span> <span class="o">=</span> <span class="n">core_valid_tmp</span> <span class="o">&amp;</span> <span class="n">core_calib_done_vec_r</span><span class="p">[</span><span class="mh">2</span><span class="p">];</span>
<a name="l-823"></a>
<a name="l-824"></a>  <span class="c1">// merge them into one bonded channel</span>
<a name="l-825"></a>   <span class="n">bsg_assembler_in</span> <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="n">channel_width_p</span><span class="p">)</span>
<a name="l-826"></a>                       <span class="p">,.</span><span class="n">num_in_p</span><span class="p">(</span><span class="n">link_channels_p</span><span class="p">)</span>
<a name="l-827"></a>                       <span class="p">,.</span><span class="n">num_out_p</span><span class="p">(</span><span class="n">core_channels_p</span><span class="p">)</span>
<a name="l-828"></a>                       <span class="p">,.</span><span class="n">in_channel_count_mask_p</span><span class="p">(</span><span class="n">channel_mask_p</span><span class="p">)</span>
<a name="l-829"></a>                       <span class="p">)</span> <span class="n">bai</span>
<a name="l-830"></a>   <span class="p">(.</span><span class="n">clk</span>     <span class="p">(</span><span class="n">core_clk_i</span>  <span class="p">)</span>
<a name="l-831"></a>    <span class="p">,.</span><span class="n">reset</span>              <span class="p">(</span><span class="n">core_channel_reset</span><span class="p">)</span>
<a name="l-832"></a>    <span class="p">,.</span><span class="n">calibration_done_i</span> <span class="p">(</span><span class="n">core_calib_done_vec_r</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span> <span class="p">)</span>
<a name="l-833"></a>    <span class="p">,.</span><span class="n">valid_i</span><span class="p">(</span><span class="n">core_ssi_to_asm_valid_sbox</span><span class="p">)</span>
<a name="l-834"></a>    <span class="p">,.</span><span class="n">data_i</span> <span class="p">(</span><span class="n">core_ssi_to_asm_data_sbox</span> <span class="p">)</span>
<a name="l-835"></a>    <span class="p">,.</span><span class="n">yumi_o</span> <span class="p">(</span><span class="n">core_ssi_to_asm_yumi</span>      <span class="p">)</span>
<a name="l-836"></a>
<a name="l-837"></a>    <span class="p">,.</span><span class="n">in_top_channel_i</span><span class="p">(</span><span class="n">core_top_active_channel_bai_r</span><span class="p">)</span>
<a name="l-838"></a>
<a name="l-839"></a>    <span class="c1">// typesafe equivalent to core_channels_p-1</span>
<a name="l-840"></a>    <span class="p">,.</span><span class="n">out_top_channel_i</span><span class="p">((</span><span class="n">bsg_comm_link_active_in_vec_t</span> <span class="p">&#39;</span> <span class="p">(</span><span class="n">core_channels_p</span><span class="p">))</span> <span class="o">-</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">)</span>
<a name="l-841"></a>
<a name="l-842"></a>    <span class="p">,.</span><span class="n">valid_o</span><span class="p">(</span><span class="n">core_valid_tmp</span><span class="p">)</span>
<a name="l-843"></a>    <span class="p">,.</span><span class="n">data_o</span> <span class="p">(</span><span class="n">core_asm_data_lo</span>   <span class="p">)</span>
<a name="l-844"></a>    <span class="p">,.</span><span class="n">yumi_i</span> <span class="p">(</span><span class="n">core_asm_yumi_li</span>   <span class="p">)</span>
<a name="l-845"></a>    <span class="p">);</span>
<a name="l-846"></a>
<a name="l-847"></a>   <span class="k">if</span> <span class="p">(</span><span class="n">bao_narrow_lp</span> <span class="o">==</span> <span class="mh">2</span><span class="p">)</span>
<a name="l-848"></a>     <span class="k">begin</span><span class="o">:</span> <span class="n">nrw</span>
<a name="l-849"></a>        <span class="n">bsg_fifo_1r1w_narrowed</span> <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="n">channel_width_p</span><span class="o">*</span><span class="n">core_channels_p</span><span class="p">)</span>
<a name="l-850"></a>                                 <span class="p">,.</span><span class="n">els_p</span><span class="p">(</span><span class="mh">2</span><span class="p">)</span>
<a name="l-851"></a>                                 <span class="p">,.</span><span class="n">width_out_p</span><span class="p">(</span><span class="n">channel_width_p</span><span class="o">*</span><span class="n">core_channels_p</span><span class="o">/</span><span class="n">bao_narrow_lp</span><span class="p">)</span>
<a name="l-852"></a>                                 <span class="p">)</span> <span class="n">nrw</span>
<a name="l-853"></a>          <span class="p">(.</span><span class="n">clk_i</span><span class="p">(</span><span class="n">core_clk_i</span><span class="p">)</span>
<a name="l-854"></a>           <span class="p">,.</span><span class="n">reset_i</span><span class="p">(</span><span class="o">~</span><span class="n">core_calib_done_vec_r</span><span class="p">[</span><span class="mh">4</span><span class="p">])</span>
<a name="l-855"></a>
<a name="l-856"></a>           <span class="c1">// from FSB</span>
<a name="l-857"></a>           <span class="p">,.</span><span class="n">v_i</span>    <span class="p">(</span><span class="n">core_nrw_valid_li</span><span class="p">)</span>
<a name="l-858"></a>           <span class="p">,.</span><span class="n">data_i</span> <span class="p">(</span><span class="n">core_nrw_data_li</span> <span class="p">)</span>
<a name="l-859"></a>           <span class="p">,.</span><span class="n">ready_o</span><span class="p">(</span><span class="n">core_nrw_ready_lo</span><span class="p">)</span>
<a name="l-860"></a>
<a name="l-861"></a>           <span class="c1">// to assembler</span>
<a name="l-862"></a>           <span class="p">,.</span><span class="n">v_o</span>   <span class="p">(</span><span class="n">core_asm_valid_li</span><span class="p">)</span>
<a name="l-863"></a>           <span class="p">,.</span><span class="n">data_o</span><span class="p">(</span><span class="n">core_asm_data_li</span><span class="p">)</span>
<a name="l-864"></a>           <span class="p">,.</span><span class="n">yumi_i</span><span class="p">(</span><span class="n">core_asm_ready_lo</span> <span class="o">&amp;</span> <span class="n">core_asm_valid_li</span><span class="p">)</span>
<a name="l-865"></a>           <span class="p">);</span>
<a name="l-866"></a>     <span class="k">end</span> <span class="c1">// block: nrw</span>
<a name="l-867"></a>                  <span class="k">else</span>
<a name="l-868"></a>                  <span class="k">begin</span> <span class="o">:</span> <span class="n">not_nrw</span>
<a name="l-869"></a>                  <span class="k">assign</span> <span class="n">core_asm_valid_li</span> <span class="o">=</span> <span class="n">core_nrw_valid_li</span><span class="p">;</span>
<a name="l-870"></a>                  <span class="k">assign</span> <span class="n">core_asm_data_li</span>  <span class="o">=</span> <span class="n">core_nrw_data_li</span><span class="p">;</span>
<a name="l-871"></a>        <span class="k">assign</span> <span class="n">core_nrw_ready_lo</span> <span class="o">=</span> <span class="n">core_asm_ready_lo</span><span class="p">;</span>
<a name="l-872"></a>     <span class="k">end</span>
<a name="l-873"></a>
<a name="l-874"></a>   <span class="n">bsg_fsb</span> <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="n">channel_width_p</span><span class="o">*</span><span class="n">core_channels_p</span><span class="p">)</span>
<a name="l-875"></a>             <span class="p">,.</span><span class="n">nodes_p</span><span class="p">(</span><span class="n">nodes_p</span><span class="p">)</span>
<a name="l-876"></a>             <span class="p">,.</span><span class="n">enabled_at_start_vec_p</span><span class="p">(</span><span class="n">enabled_at_start_vec_p</span><span class="p">)</span>
<a name="l-877"></a>             <span class="p">,.</span><span class="n">snoop_vec_p</span><span class="p">(</span><span class="n">snoop_vec_p</span><span class="p">)</span>
<a name="l-878"></a>             <span class="p">)</span> <span class="n">fsb</span>
<a name="l-879"></a>     <span class="p">(.</span><span class="n">clk_i</span>   <span class="p">(</span><span class="n">core_clk_i</span><span class="p">)</span>
<a name="l-880"></a>      <span class="p">,.</span><span class="n">reset_i</span><span class="p">(</span><span class="o">~</span><span class="n">core_calib_done_vec_r</span><span class="p">[</span><span class="mh">5</span><span class="p">])</span>
<a name="l-881"></a>
<a name="l-882"></a>      <span class="c1">// from assembler</span>
<a name="l-883"></a>      <span class="p">,.</span><span class="n">asm_v_i</span>   <span class="p">(</span><span class="n">core_asm_valid_lo</span><span class="p">)</span>
<a name="l-884"></a>      <span class="p">,.</span><span class="n">asm_data_i</span><span class="p">(</span><span class="n">core_asm_data_lo</span> <span class="p">)</span>
<a name="l-885"></a>      <span class="p">,.</span><span class="n">asm_yumi_o</span><span class="p">(</span><span class="n">core_asm_yumi_li</span> <span class="p">)</span>
<a name="l-886"></a>
<a name="l-887"></a>      <span class="c1">// to assembler</span>
<a name="l-888"></a>      <span class="p">,.</span><span class="n">asm_v_o</span>    <span class="p">(</span><span class="n">core_nrw_valid_li</span><span class="p">)</span>
<a name="l-889"></a>      <span class="p">,.</span><span class="n">asm_data_o</span> <span class="p">(</span><span class="n">core_nrw_data_li</span> <span class="p">)</span>
<a name="l-890"></a>      <span class="p">,.</span><span class="n">asm_ready_i</span><span class="p">(</span><span class="n">core_nrw_ready_lo</span><span class="p">)</span>
<a name="l-891"></a>
<a name="l-892"></a>      <span class="c1">// into nodes</span>
<a name="l-893"></a>      <span class="p">,.</span><span class="n">node_v_o</span>      <span class="p">(</span><span class="n">core_node_v_o</span>      <span class="p">)</span>
<a name="l-894"></a>      <span class="p">,.</span><span class="n">node_data_o</span>   <span class="p">(</span><span class="n">core_node_data_o</span>   <span class="p">)</span>
<a name="l-895"></a>      <span class="p">,.</span><span class="n">node_ready_i</span>  <span class="p">(</span><span class="n">core_node_ready_i</span>  <span class="p">)</span>
<a name="l-896"></a>      <span class="p">,.</span><span class="n">node_en_r_o</span>   <span class="p">(</span><span class="n">core_node_en_r_o</span>   <span class="p">)</span>
<a name="l-897"></a>      <span class="p">,.</span><span class="n">node_reset_r_o</span><span class="p">(</span><span class="n">core_node_reset_r_o</span><span class="p">)</span>
<a name="l-898"></a>
<a name="l-899"></a>      <span class="c1">// out of nodes</span>
<a name="l-900"></a>      <span class="p">,.</span><span class="n">node_v_i</span>   <span class="p">(</span><span class="n">core_node_v_i</span>   <span class="p">)</span>
<a name="l-901"></a>      <span class="p">,.</span><span class="n">node_data_i</span><span class="p">(</span><span class="n">core_node_data_i</span><span class="p">)</span>
<a name="l-902"></a>      <span class="p">,.</span><span class="n">node_yumi_o</span><span class="p">(</span><span class="n">core_node_yumi_o</span><span class="p">)</span>
<a name="l-903"></a>      <span class="p">);</span>
<a name="l-904"></a>
<a name="l-905"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>