{
  "family": "MKM33ZA5",
  "architecture": "arm-cortex-m0plus",
  "vendor": "Freescale Semiconductor, Inc.",
  "mcus": {
    "MKM33ZA5": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FLASH": {
          "instances": [
            {
              "name": "FTFA_FlashConfig",
              "base": "0x00000400"
            },
            {
              "name": "FTFA",
              "base": "0x40020000",
              "irq": 13
            }
          ],
          "registers": {
            "BACKKEY3": {
              "offset": "0x00",
              "size": 8,
              "description": "Backdoor Comparison Key 3."
            },
            "BACKKEY2": {
              "offset": "0x01",
              "size": 8,
              "description": "Backdoor Comparison Key 2."
            },
            "BACKKEY1": {
              "offset": "0x02",
              "size": 8,
              "description": "Backdoor Comparison Key 1."
            },
            "BACKKEY0": {
              "offset": "0x03",
              "size": 8,
              "description": "Backdoor Comparison Key 0."
            },
            "BACKKEY7": {
              "offset": "0x04",
              "size": 8,
              "description": "Backdoor Comparison Key 7."
            },
            "BACKKEY6": {
              "offset": "0x05",
              "size": 8,
              "description": "Backdoor Comparison Key 6."
            },
            "BACKKEY5": {
              "offset": "0x06",
              "size": 8,
              "description": "Backdoor Comparison Key 5."
            },
            "BACKKEY4": {
              "offset": "0x07",
              "size": 8,
              "description": "Backdoor Comparison Key 4."
            },
            "FPROT3": {
              "offset": "0x08",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - Low Register"
            },
            "FPROT2": {
              "offset": "0x09",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - High Register"
            },
            "FPROT1": {
              "offset": "0x0A",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - Low Register"
            },
            "FPROT0": {
              "offset": "0x0B",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - High Register"
            },
            "FSEC": {
              "offset": "0x0C",
              "size": 8,
              "description": "Non-volatile Flash Security Register"
            },
            "FOPT": {
              "offset": "0x0D",
              "size": 8,
              "description": "Non-volatile Flash Option Register"
            }
          },
          "bits": {
            "BACKKEY3": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY2": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY1": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY0": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY7": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY6": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY5": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY4": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "FPROT3": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT2": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT1": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT0": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security",
                "width": 2
              },
              "FSLACC": {
                "bit": 2,
                "description": "Freescale Failure Analysis Access Code",
                "width": 2
              },
              "MEEN": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable",
                "width": 2
              }
            },
            "FOPT": {
              "LPBOOT": {
                "bit": 0,
                "description": "no description available"
              },
              "NMI_EN": {
                "bit": 2,
                "description": "no description available"
              },
              "EXE_MODE": {
                "bit": 3,
                "description": "no description available"
              },
              "CLK_SRC": {
                "bit": 5,
                "description": "no description available"
              }
            }
          }
        },
        "AIPS": {
          "instances": [
            {
              "name": "AIPS",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "PACRA": {
              "offset": "0x20",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRB": {
              "offset": "0x24",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRE": {
              "offset": "0x40",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRF": {
              "offset": "0x44",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRG": {
              "offset": "0x48",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRH": {
              "offset": "0x4C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRI": {
              "offset": "0x50",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRJ": {
              "offset": "0x54",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRK": {
              "offset": "0x58",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRL": {
              "offset": "0x5C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRM": {
              "offset": "0x60",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRN": {
              "offset": "0x64",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRO": {
              "offset": "0x68",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRP": {
              "offset": "0x6C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            }
          },
          "bits": {
            "PACRA": {
              "AC7": {
                "bit": 0,
                "description": "Attribute Check",
                "width": 3
              },
              "RO7": {
                "bit": 3,
                "description": "Read Only"
              },
              "AC6": {
                "bit": 4,
                "description": "Attribute Check",
                "width": 3
              },
              "RO6": {
                "bit": 7,
                "description": "Read Only"
              },
              "AC5": {
                "bit": 8,
                "description": "Attribute Check",
                "width": 3
              },
              "RO5": {
                "bit": 11,
                "description": "Read Only"
              },
              "AC4": {
                "bit": 12,
                "description": "Attribute Check",
                "width": 3
              },
              "RO4": {
                "bit": 15,
                "description": "Read Only"
              },
              "AC3": {
                "bit": 16,
                "description": "Attribute Check",
                "width": 3
              },
              "RO3": {
                "bit": 19,
                "description": "Read Only"
              },
              "AC2": {
                "bit": 20,
                "description": "Attribute Check",
                "width": 3
              },
              "RO2": {
                "bit": 23,
                "description": "Read Only"
              },
              "AC1": {
                "bit": 24,
                "description": "Attribute Check",
                "width": 3
              },
              "RO1": {
                "bit": 27,
                "description": "Read Only"
              },
              "AC0": {
                "bit": 28,
                "description": "Attribute Check",
                "width": 3
              },
              "RO0": {
                "bit": 31,
                "description": "Read Only"
              }
            },
            "PACRB": {
              "AC7": {
                "bit": 0,
                "description": "Attribute Check",
                "width": 3
              },
              "RO7": {
                "bit": 3,
                "description": "Read Only"
              },
              "AC6": {
                "bit": 4,
                "description": "Attribute Check",
                "width": 3
              },
              "RO6": {
                "bit": 7,
                "description": "Read Only"
              },
              "AC5": {
                "bit": 8,
                "description": "Attribute Check",
                "width": 3
              },
              "RO5": {
                "bit": 11,
                "description": "Read Only"
              },
              "AC4": {
                "bit": 12,
                "description": "Attribute Check",
                "width": 3
              },
              "RO4": {
                "bit": 15,
                "description": "Read Only"
              },
              "AC3": {
                "bit": 16,
                "description": "Attribute Check",
                "width": 3
              },
              "RO3": {
                "bit": 19,
                "description": "Read Only"
              },
              "AC2": {
                "bit": 20,
                "description": "Attribute Check",
                "width": 3
              },
              "RO2": {
                "bit": 23,
                "description": "Read Only"
              },
              "AC1": {
                "bit": 24,
                "description": "Attribute Check",
                "width": 3
              },
              "RO1": {
                "bit": 27,
                "description": "Read Only"
              },
              "AC0": {
                "bit": 28,
                "description": "Attribute Check",
                "width": 3
              },
              "RO0": {
                "bit": 31,
                "description": "Read Only"
              }
            },
            "PACRE": {
              "AC7": {
                "bit": 0,
                "description": "Attribute Check",
                "width": 3
              },
              "RO7": {
                "bit": 3,
                "description": "Read Only"
              },
              "AC6": {
                "bit": 4,
                "description": "Attribute Check",
                "width": 3
              },
              "RO6": {
                "bit": 7,
                "description": "Read Only"
              },
              "AC5": {
                "bit": 8,
                "description": "Attribute Check",
                "width": 3
              },
              "RO5": {
                "bit": 11,
                "description": "Read Only"
              },
              "AC4": {
                "bit": 12,
                "description": "Attribute Check",
                "width": 3
              },
              "RO4": {
                "bit": 15,
                "description": "Read Only"
              },
              "AC3": {
                "bit": 16,
                "description": "Attribute Check",
                "width": 3
              },
              "RO3": {
                "bit": 19,
                "description": "Read Only"
              },
              "AC2": {
                "bit": 20,
                "description": "Attribute Check",
                "width": 3
              },
              "RO2": {
                "bit": 23,
                "description": "Read Only"
              },
              "AC1": {
                "bit": 24,
                "description": "Attribute Check",
                "width": 3
              },
              "RO1": {
                "bit": 27,
                "description": "Read Only"
              },
              "AC0": {
                "bit": 28,
                "description": "Attribute Check",
                "width": 3
              },
              "RO0": {
                "bit": 31,
                "description": "Read Only"
              }
            },
            "PACRF": {
              "AC7": {
                "bit": 0,
                "description": "Attribute Check",
                "width": 3
              },
              "RO7": {
                "bit": 3,
                "description": "Read Only"
              },
              "AC6": {
                "bit": 4,
                "description": "Attribute Check",
                "width": 3
              },
              "RO6": {
                "bit": 7,
                "description": "Read Only"
              },
              "AC5": {
                "bit": 8,
                "description": "Attribute Check",
                "width": 3
              },
              "RO5": {
                "bit": 11,
                "description": "Read Only"
              },
              "AC4": {
                "bit": 12,
                "description": "Attribute Check",
                "width": 3
              },
              "RO4": {
                "bit": 15,
                "description": "Read Only"
              },
              "AC3": {
                "bit": 16,
                "description": "Attribute Check",
                "width": 3
              },
              "RO3": {
                "bit": 19,
                "description": "Read Only"
              },
              "AC2": {
                "bit": 20,
                "description": "Attribute Check",
                "width": 3
              },
              "RO2": {
                "bit": 23,
                "description": "Read Only"
              },
              "AC1": {
                "bit": 24,
                "description": "Attribute Check",
                "width": 3
              },
              "RO1": {
                "bit": 27,
                "description": "Read Only"
              },
              "AC0": {
                "bit": 28,
                "description": "Attribute Check",
                "width": 3
              },
              "RO0": {
                "bit": 31,
                "description": "Read Only"
              }
            },
            "PACRG": {
              "AC7": {
                "bit": 0,
                "description": "Attribute Check",
                "width": 3
              },
              "RO7": {
                "bit": 3,
                "description": "Read Only"
              },
              "AC6": {
                "bit": 4,
                "description": "Attribute Check",
                "width": 3
              },
              "RO6": {
                "bit": 7,
                "description": "Read Only"
              },
              "AC5": {
                "bit": 8,
                "description": "Attribute Check",
                "width": 3
              },
              "RO5": {
                "bit": 11,
                "description": "Read Only"
              },
              "AC4": {
                "bit": 12,
                "description": "Attribute Check",
                "width": 3
              },
              "RO4": {
                "bit": 15,
                "description": "Read Only"
              },
              "AC3": {
                "bit": 16,
                "description": "Attribute Check",
                "width": 3
              },
              "RO3": {
                "bit": 19,
                "description": "Read Only"
              },
              "AC2": {
                "bit": 20,
                "description": "Attribute Check",
                "width": 3
              },
              "RO2": {
                "bit": 23,
                "description": "Read Only"
              },
              "AC1": {
                "bit": 24,
                "description": "Attribute Check",
                "width": 3
              },
              "RO1": {
                "bit": 27,
                "description": "Read Only"
              },
              "AC0": {
                "bit": 28,
                "description": "Attribute Check",
                "width": 3
              },
              "RO0": {
                "bit": 31,
                "description": "Read Only"
              }
            },
            "PACRH": {
              "AC7": {
                "bit": 0,
                "description": "Attribute Check",
                "width": 3
              },
              "RO7": {
                "bit": 3,
                "description": "Read Only"
              },
              "AC6": {
                "bit": 4,
                "description": "Attribute Check",
                "width": 3
              },
              "RO6": {
                "bit": 7,
                "description": "Read Only"
              },
              "AC5": {
                "bit": 8,
                "description": "Attribute Check",
                "width": 3
              },
              "RO5": {
                "bit": 11,
                "description": "Read Only"
              },
              "AC4": {
                "bit": 12,
                "description": "Attribute Check",
                "width": 3
              },
              "RO4": {
                "bit": 15,
                "description": "Read Only"
              },
              "AC3": {
                "bit": 16,
                "description": "Attribute Check",
                "width": 3
              },
              "RO3": {
                "bit": 19,
                "description": "Read Only"
              },
              "AC2": {
                "bit": 20,
                "description": "Attribute Check",
                "width": 3
              },
              "RO2": {
                "bit": 23,
                "description": "Read Only"
              },
              "AC1": {
                "bit": 24,
                "description": "Attribute Check",
                "width": 3
              },
              "RO1": {
                "bit": 27,
                "description": "Read Only"
              },
              "AC0": {
                "bit": 28,
                "description": "Attribute Check",
                "width": 3
              },
              "RO0": {
                "bit": 31,
                "description": "Read Only"
              }
            },
            "PACRI": {
              "AC7": {
                "bit": 0,
                "description": "Attribute Check",
                "width": 3
              },
              "RO7": {
                "bit": 3,
                "description": "Read Only"
              },
              "AC6": {
                "bit": 4,
                "description": "Attribute Check",
                "width": 3
              },
              "RO6": {
                "bit": 7,
                "description": "Read Only"
              },
              "AC5": {
                "bit": 8,
                "description": "Attribute Check",
                "width": 3
              },
              "RO5": {
                "bit": 11,
                "description": "Read Only"
              },
              "AC4": {
                "bit": 12,
                "description": "Attribute Check",
                "width": 3
              },
              "RO4": {
                "bit": 15,
                "description": "Read Only"
              },
              "AC3": {
                "bit": 16,
                "description": "Attribute Check",
                "width": 3
              },
              "RO3": {
                "bit": 19,
                "description": "Read Only"
              },
              "AC2": {
                "bit": 20,
                "description": "Attribute Check",
                "width": 3
              },
              "RO2": {
                "bit": 23,
                "description": "Read Only"
              },
              "AC1": {
                "bit": 24,
                "description": "Attribute Check",
                "width": 3
              },
              "RO1": {
                "bit": 27,
                "description": "Read Only"
              },
              "AC0": {
                "bit": 28,
                "description": "Attribute Check",
                "width": 3
              },
              "RO0": {
                "bit": 31,
                "description": "Read Only"
              }
            },
            "PACRJ": {
              "AC7": {
                "bit": 0,
                "description": "Attribute Check",
                "width": 3
              },
              "RO7": {
                "bit": 3,
                "description": "Read Only"
              },
              "AC6": {
                "bit": 4,
                "description": "Attribute Check",
                "width": 3
              },
              "RO6": {
                "bit": 7,
                "description": "Read Only"
              },
              "AC5": {
                "bit": 8,
                "description": "Attribute Check",
                "width": 3
              },
              "RO5": {
                "bit": 11,
                "description": "Read Only"
              },
              "AC4": {
                "bit": 12,
                "description": "Attribute Check",
                "width": 3
              },
              "RO4": {
                "bit": 15,
                "description": "Read Only"
              },
              "AC3": {
                "bit": 16,
                "description": "Attribute Check",
                "width": 3
              },
              "RO3": {
                "bit": 19,
                "description": "Read Only"
              },
              "AC2": {
                "bit": 20,
                "description": "Attribute Check",
                "width": 3
              },
              "RO2": {
                "bit": 23,
                "description": "Read Only"
              },
              "AC1": {
                "bit": 24,
                "description": "Attribute Check",
                "width": 3
              },
              "RO1": {
                "bit": 27,
                "description": "Read Only"
              },
              "AC0": {
                "bit": 28,
                "description": "Attribute Check",
                "width": 3
              },
              "RO0": {
                "bit": 31,
                "description": "Read Only"
              }
            },
            "PACRK": {
              "AC7": {
                "bit": 0,
                "description": "Attribute Check",
                "width": 3
              },
              "RO7": {
                "bit": 3,
                "description": "Read Only"
              },
              "AC6": {
                "bit": 4,
                "description": "Attribute Check",
                "width": 3
              },
              "RO6": {
                "bit": 7,
                "description": "Read Only"
              },
              "AC5": {
                "bit": 8,
                "description": "Attribute Check",
                "width": 3
              },
              "RO5": {
                "bit": 11,
                "description": "Read Only"
              },
              "AC4": {
                "bit": 12,
                "description": "Attribute Check",
                "width": 3
              },
              "RO4": {
                "bit": 15,
                "description": "Read Only"
              },
              "AC3": {
                "bit": 16,
                "description": "Attribute Check",
                "width": 3
              },
              "RO3": {
                "bit": 19,
                "description": "Read Only"
              },
              "AC2": {
                "bit": 20,
                "description": "Attribute Check",
                "width": 3
              },
              "RO2": {
                "bit": 23,
                "description": "Read Only"
              },
              "AC1": {
                "bit": 24,
                "description": "Attribute Check",
                "width": 3
              },
              "RO1": {
                "bit": 27,
                "description": "Read Only"
              },
              "AC0": {
                "bit": 28,
                "description": "Attribute Check",
                "width": 3
              },
              "RO0": {
                "bit": 31,
                "description": "Read Only"
              }
            },
            "PACRL": {
              "AC7": {
                "bit": 0,
                "description": "Attribute Check",
                "width": 3
              },
              "RO7": {
                "bit": 3,
                "description": "Read Only"
              },
              "AC6": {
                "bit": 4,
                "description": "Attribute Check",
                "width": 3
              },
              "RO6": {
                "bit": 7,
                "description": "Read Only"
              },
              "AC5": {
                "bit": 8,
                "description": "Attribute Check",
                "width": 3
              },
              "RO5": {
                "bit": 11,
                "description": "Read Only"
              },
              "AC4": {
                "bit": 12,
                "description": "Attribute Check",
                "width": 3
              },
              "RO4": {
                "bit": 15,
                "description": "Read Only"
              },
              "AC3": {
                "bit": 16,
                "description": "Attribute Check",
                "width": 3
              },
              "RO3": {
                "bit": 19,
                "description": "Read Only"
              },
              "AC2": {
                "bit": 20,
                "description": "Attribute Check",
                "width": 3
              },
              "RO2": {
                "bit": 23,
                "description": "Read Only"
              },
              "AC1": {
                "bit": 24,
                "description": "Attribute Check",
                "width": 3
              },
              "RO1": {
                "bit": 27,
                "description": "Read Only"
              },
              "AC0": {
                "bit": 28,
                "description": "Attribute Check",
                "width": 3
              },
              "RO0": {
                "bit": 31,
                "description": "Read Only"
              }
            },
            "PACRM": {
              "AC7": {
                "bit": 0,
                "description": "Attribute Check",
                "width": 3
              },
              "RO7": {
                "bit": 3,
                "description": "Read Only"
              },
              "AC6": {
                "bit": 4,
                "description": "Attribute Check",
                "width": 3
              },
              "RO6": {
                "bit": 7,
                "description": "Read Only"
              },
              "AC5": {
                "bit": 8,
                "description": "Attribute Check",
                "width": 3
              },
              "RO5": {
                "bit": 11,
                "description": "Read Only"
              },
              "AC4": {
                "bit": 12,
                "description": "Attribute Check",
                "width": 3
              },
              "RO4": {
                "bit": 15,
                "description": "Read Only"
              },
              "AC3": {
                "bit": 16,
                "description": "Attribute Check",
                "width": 3
              },
              "RO3": {
                "bit": 19,
                "description": "Read Only"
              },
              "AC2": {
                "bit": 20,
                "description": "Attribute Check",
                "width": 3
              },
              "RO2": {
                "bit": 23,
                "description": "Read Only"
              },
              "AC1": {
                "bit": 24,
                "description": "Attribute Check",
                "width": 3
              },
              "RO1": {
                "bit": 27,
                "description": "Read Only"
              },
              "AC0": {
                "bit": 28,
                "description": "Attribute Check",
                "width": 3
              },
              "RO0": {
                "bit": 31,
                "description": "Read Only"
              }
            },
            "PACRN": {
              "AC7": {
                "bit": 0,
                "description": "Attribute Check",
                "width": 3
              },
              "RO7": {
                "bit": 3,
                "description": "Read Only"
              },
              "AC6": {
                "bit": 4,
                "description": "Attribute Check",
                "width": 3
              },
              "RO6": {
                "bit": 7,
                "description": "Read Only"
              },
              "AC5": {
                "bit": 8,
                "description": "Attribute Check",
                "width": 3
              },
              "RO5": {
                "bit": 11,
                "description": "Read Only"
              },
              "AC4": {
                "bit": 12,
                "description": "Attribute Check",
                "width": 3
              },
              "RO4": {
                "bit": 15,
                "description": "Read Only"
              },
              "AC3": {
                "bit": 16,
                "description": "Attribute Check",
                "width": 3
              },
              "RO3": {
                "bit": 19,
                "description": "Read Only"
              },
              "AC2": {
                "bit": 20,
                "description": "Attribute Check",
                "width": 3
              },
              "RO2": {
                "bit": 23,
                "description": "Read Only"
              },
              "AC1": {
                "bit": 24,
                "description": "Attribute Check",
                "width": 3
              },
              "RO1": {
                "bit": 27,
                "description": "Read Only"
              },
              "AC0": {
                "bit": 28,
                "description": "Attribute Check",
                "width": 3
              },
              "RO0": {
                "bit": 31,
                "description": "Read Only"
              }
            },
            "PACRO": {
              "AC7": {
                "bit": 0,
                "description": "Attribute Check",
                "width": 3
              },
              "RO7": {
                "bit": 3,
                "description": "Read Only"
              },
              "AC6": {
                "bit": 4,
                "description": "Attribute Check",
                "width": 3
              },
              "RO6": {
                "bit": 7,
                "description": "Read Only"
              },
              "AC5": {
                "bit": 8,
                "description": "Attribute Check",
                "width": 3
              },
              "RO5": {
                "bit": 11,
                "description": "Read Only"
              },
              "AC4": {
                "bit": 12,
                "description": "Attribute Check",
                "width": 3
              },
              "RO4": {
                "bit": 15,
                "description": "Read Only"
              },
              "AC3": {
                "bit": 16,
                "description": "Attribute Check",
                "width": 3
              },
              "RO3": {
                "bit": 19,
                "description": "Read Only"
              },
              "AC2": {
                "bit": 20,
                "description": "Attribute Check",
                "width": 3
              },
              "RO2": {
                "bit": 23,
                "description": "Read Only"
              },
              "AC1": {
                "bit": 24,
                "description": "Attribute Check",
                "width": 3
              },
              "RO1": {
                "bit": 27,
                "description": "Read Only"
              },
              "AC0": {
                "bit": 28,
                "description": "Attribute Check",
                "width": 3
              },
              "RO0": {
                "bit": 31,
                "description": "Read Only"
              }
            },
            "PACRP": {
              "AC7": {
                "bit": 0,
                "description": "Attribute Check",
                "width": 3
              },
              "RO7": {
                "bit": 3,
                "description": "Read Only"
              },
              "AC6": {
                "bit": 4,
                "description": "Attribute Check",
                "width": 3
              },
              "RO6": {
                "bit": 7,
                "description": "Read Only"
              },
              "AC5": {
                "bit": 8,
                "description": "Attribute Check",
                "width": 3
              },
              "RO5": {
                "bit": 11,
                "description": "Read Only"
              },
              "AC4": {
                "bit": 12,
                "description": "Attribute Check",
                "width": 3
              },
              "RO4": {
                "bit": 15,
                "description": "Read Only"
              },
              "AC3": {
                "bit": 16,
                "description": "Attribute Check",
                "width": 3
              },
              "RO3": {
                "bit": 19,
                "description": "Read Only"
              },
              "AC2": {
                "bit": 20,
                "description": "Attribute Check",
                "width": 3
              },
              "RO2": {
                "bit": 23,
                "description": "Read Only"
              },
              "AC1": {
                "bit": 24,
                "description": "Attribute Check",
                "width": 3
              },
              "RO1": {
                "bit": 27,
                "description": "Read Only"
              },
              "AC0": {
                "bit": 28,
                "description": "Attribute Check",
                "width": 3
              },
              "RO0": {
                "bit": 31,
                "description": "Read Only"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA",
              "base": "0x40008000",
              "irq": 0
            },
            {
              "name": "DMAMUX0",
              "base": "0x40021000"
            },
            {
              "name": "DMAMUX1",
              "base": "0x40022000"
            },
            {
              "name": "DMAMUX2",
              "base": "0x40023000"
            },
            {
              "name": "DMAMUX3",
              "base": "0x40024000"
            }
          ],
          "registers": {
            "SAR0": {
              "offset": "0x100",
              "size": 32,
              "description": "Source Address Register"
            },
            "DAR0": {
              "offset": "0x104",
              "size": 32,
              "description": "Destination Address Register"
            },
            "DSR_BCR0": {
              "offset": "0x108",
              "size": 32,
              "description": "DMA Status Register / Byte Count Register"
            },
            "DSR0": {
              "offset": "0x10B",
              "size": 8,
              "description": "DMA_DSR0 register."
            },
            "DCR0": {
              "offset": "0x10C",
              "size": 32,
              "description": "DMA Control Register"
            },
            "SAR1": {
              "offset": "0x110",
              "size": 32,
              "description": "Source Address Register"
            },
            "DAR1": {
              "offset": "0x114",
              "size": 32,
              "description": "Destination Address Register"
            },
            "DSR_BCR1": {
              "offset": "0x118",
              "size": 32,
              "description": "DMA Status Register / Byte Count Register"
            },
            "DSR1": {
              "offset": "0x11B",
              "size": 8,
              "description": "DMA_DSR1 register."
            },
            "DCR1": {
              "offset": "0x11C",
              "size": 32,
              "description": "DMA Control Register"
            },
            "SAR2": {
              "offset": "0x120",
              "size": 32,
              "description": "Source Address Register"
            },
            "DAR2": {
              "offset": "0x124",
              "size": 32,
              "description": "Destination Address Register"
            },
            "DSR_BCR2": {
              "offset": "0x128",
              "size": 32,
              "description": "DMA Status Register / Byte Count Register"
            },
            "DSR2": {
              "offset": "0x12B",
              "size": 8,
              "description": "DMA_DSR2 register."
            },
            "DCR2": {
              "offset": "0x12C",
              "size": 32,
              "description": "DMA Control Register"
            },
            "SAR3": {
              "offset": "0x130",
              "size": 32,
              "description": "Source Address Register"
            },
            "DAR3": {
              "offset": "0x134",
              "size": 32,
              "description": "Destination Address Register"
            },
            "DSR_BCR3": {
              "offset": "0x138",
              "size": 32,
              "description": "DMA Status Register / Byte Count Register"
            },
            "DSR3": {
              "offset": "0x13B",
              "size": 8,
              "description": "DMA_DSR3 register."
            },
            "DCR3": {
              "offset": "0x13C",
              "size": 32,
              "description": "DMA Control Register"
            }
          },
          "bits": {
            "SAR0": {
              "SAR": {
                "bit": 0,
                "description": "SAR",
                "width": 32
              }
            },
            "DAR0": {
              "DAR": {
                "bit": 0,
                "description": "DAR",
                "width": 32
              }
            },
            "DSR_BCR0": {
              "BCR": {
                "bit": 0,
                "description": "BCR",
                "width": 24
              },
              "DONE": {
                "bit": 24,
                "description": "Transactions Done"
              },
              "BSY": {
                "bit": 25,
                "description": "Busy"
              },
              "REQ": {
                "bit": 26,
                "description": "Request"
              },
              "BED": {
                "bit": 28,
                "description": "Bus Error on Destination"
              },
              "BES": {
                "bit": 29,
                "description": "Bus Error on Source"
              },
              "CE": {
                "bit": 30,
                "description": "Configuration Error"
              }
            },
            "DCR0": {
              "LCH2": {
                "bit": 0,
                "description": "Link Channel 2",
                "width": 2
              },
              "LCH1": {
                "bit": 2,
                "description": "Link Channel 1",
                "width": 2
              },
              "LINKCC": {
                "bit": 4,
                "description": "Link Channel Control",
                "width": 2
              },
              "D_REQ": {
                "bit": 7,
                "description": "Disable Request"
              },
              "DMOD": {
                "bit": 8,
                "description": "Destination Address Modulo",
                "width": 4
              },
              "SMOD": {
                "bit": 12,
                "description": "Source Address Modulo",
                "width": 4
              },
              "START": {
                "bit": 16,
                "description": "Start Transfer"
              },
              "DSIZE": {
                "bit": 17,
                "description": "Destination Size",
                "width": 2
              },
              "DINC": {
                "bit": 19,
                "description": "Destination Increment"
              },
              "SSIZE": {
                "bit": 20,
                "description": "Source Size",
                "width": 2
              },
              "SINC": {
                "bit": 22,
                "description": "Source Increment"
              },
              "EADREQ": {
                "bit": 23,
                "description": "Enable asynchronous DMA requests"
              },
              "UMNSM": {
                "bit": 24,
                "description": "User Mode, Nonsecure Mode",
                "width": 2
              },
              "CHACR": {
                "bit": 26,
                "description": "Channel Access Control",
                "width": 2
              },
              "AA": {
                "bit": 28,
                "description": "Auto-align"
              },
              "CS": {
                "bit": 29,
                "description": "Cycle Steal"
              },
              "ERQ": {
                "bit": 30,
                "description": "Enable Peripheral Request"
              },
              "EINT": {
                "bit": 31,
                "description": "Enable Interrupt on Completion of Transfer"
              }
            },
            "SAR1": {
              "SAR": {
                "bit": 0,
                "description": "SAR",
                "width": 32
              }
            },
            "DAR1": {
              "DAR": {
                "bit": 0,
                "description": "DAR",
                "width": 32
              }
            },
            "DSR_BCR1": {
              "BCR": {
                "bit": 0,
                "description": "BCR",
                "width": 24
              },
              "DONE": {
                "bit": 24,
                "description": "Transactions Done"
              },
              "BSY": {
                "bit": 25,
                "description": "Busy"
              },
              "REQ": {
                "bit": 26,
                "description": "Request"
              },
              "BED": {
                "bit": 28,
                "description": "Bus Error on Destination"
              },
              "BES": {
                "bit": 29,
                "description": "Bus Error on Source"
              },
              "CE": {
                "bit": 30,
                "description": "Configuration Error"
              }
            },
            "DCR1": {
              "LCH2": {
                "bit": 0,
                "description": "Link Channel 2",
                "width": 2
              },
              "LCH1": {
                "bit": 2,
                "description": "Link Channel 1",
                "width": 2
              },
              "LINKCC": {
                "bit": 4,
                "description": "Link Channel Control",
                "width": 2
              },
              "D_REQ": {
                "bit": 7,
                "description": "Disable Request"
              },
              "DMOD": {
                "bit": 8,
                "description": "Destination Address Modulo",
                "width": 4
              },
              "SMOD": {
                "bit": 12,
                "description": "Source Address Modulo",
                "width": 4
              },
              "START": {
                "bit": 16,
                "description": "Start Transfer"
              },
              "DSIZE": {
                "bit": 17,
                "description": "Destination Size",
                "width": 2
              },
              "DINC": {
                "bit": 19,
                "description": "Destination Increment"
              },
              "SSIZE": {
                "bit": 20,
                "description": "Source Size",
                "width": 2
              },
              "SINC": {
                "bit": 22,
                "description": "Source Increment"
              },
              "EADREQ": {
                "bit": 23,
                "description": "Enable asynchronous DMA requests"
              },
              "UMNSM": {
                "bit": 24,
                "description": "User Mode, Nonsecure Mode",
                "width": 2
              },
              "CHACR": {
                "bit": 26,
                "description": "Channel Access Control",
                "width": 2
              },
              "AA": {
                "bit": 28,
                "description": "Auto-align"
              },
              "CS": {
                "bit": 29,
                "description": "Cycle Steal"
              },
              "ERQ": {
                "bit": 30,
                "description": "Enable Peripheral Request"
              },
              "EINT": {
                "bit": 31,
                "description": "Enable Interrupt on Completion of Transfer"
              }
            },
            "SAR2": {
              "SAR": {
                "bit": 0,
                "description": "SAR",
                "width": 32
              }
            },
            "DAR2": {
              "DAR": {
                "bit": 0,
                "description": "DAR",
                "width": 32
              }
            },
            "DSR_BCR2": {
              "BCR": {
                "bit": 0,
                "description": "BCR",
                "width": 24
              },
              "DONE": {
                "bit": 24,
                "description": "Transactions Done"
              },
              "BSY": {
                "bit": 25,
                "description": "Busy"
              },
              "REQ": {
                "bit": 26,
                "description": "Request"
              },
              "BED": {
                "bit": 28,
                "description": "Bus Error on Destination"
              },
              "BES": {
                "bit": 29,
                "description": "Bus Error on Source"
              },
              "CE": {
                "bit": 30,
                "description": "Configuration Error"
              }
            },
            "DCR2": {
              "LCH2": {
                "bit": 0,
                "description": "Link Channel 2",
                "width": 2
              },
              "LCH1": {
                "bit": 2,
                "description": "Link Channel 1",
                "width": 2
              },
              "LINKCC": {
                "bit": 4,
                "description": "Link Channel Control",
                "width": 2
              },
              "D_REQ": {
                "bit": 7,
                "description": "Disable Request"
              },
              "DMOD": {
                "bit": 8,
                "description": "Destination Address Modulo",
                "width": 4
              },
              "SMOD": {
                "bit": 12,
                "description": "Source Address Modulo",
                "width": 4
              },
              "START": {
                "bit": 16,
                "description": "Start Transfer"
              },
              "DSIZE": {
                "bit": 17,
                "description": "Destination Size",
                "width": 2
              },
              "DINC": {
                "bit": 19,
                "description": "Destination Increment"
              },
              "SSIZE": {
                "bit": 20,
                "description": "Source Size",
                "width": 2
              },
              "SINC": {
                "bit": 22,
                "description": "Source Increment"
              },
              "EADREQ": {
                "bit": 23,
                "description": "Enable asynchronous DMA requests"
              },
              "UMNSM": {
                "bit": 24,
                "description": "User Mode, Nonsecure Mode",
                "width": 2
              },
              "CHACR": {
                "bit": 26,
                "description": "Channel Access Control",
                "width": 2
              },
              "AA": {
                "bit": 28,
                "description": "Auto-align"
              },
              "CS": {
                "bit": 29,
                "description": "Cycle Steal"
              },
              "ERQ": {
                "bit": 30,
                "description": "Enable Peripheral Request"
              },
              "EINT": {
                "bit": 31,
                "description": "Enable Interrupt on Completion of Transfer"
              }
            },
            "SAR3": {
              "SAR": {
                "bit": 0,
                "description": "SAR",
                "width": 32
              }
            },
            "DAR3": {
              "DAR": {
                "bit": 0,
                "description": "DAR",
                "width": 32
              }
            },
            "DSR_BCR3": {
              "BCR": {
                "bit": 0,
                "description": "BCR",
                "width": 24
              },
              "DONE": {
                "bit": 24,
                "description": "Transactions Done"
              },
              "BSY": {
                "bit": 25,
                "description": "Busy"
              },
              "REQ": {
                "bit": 26,
                "description": "Request"
              },
              "BED": {
                "bit": 28,
                "description": "Bus Error on Destination"
              },
              "BES": {
                "bit": 29,
                "description": "Bus Error on Source"
              },
              "CE": {
                "bit": 30,
                "description": "Configuration Error"
              }
            },
            "DCR3": {
              "LCH2": {
                "bit": 0,
                "description": "Link Channel 2",
                "width": 2
              },
              "LCH1": {
                "bit": 2,
                "description": "Link Channel 1",
                "width": 2
              },
              "LINKCC": {
                "bit": 4,
                "description": "Link Channel Control",
                "width": 2
              },
              "D_REQ": {
                "bit": 7,
                "description": "Disable Request"
              },
              "DMOD": {
                "bit": 8,
                "description": "Destination Address Modulo",
                "width": 4
              },
              "SMOD": {
                "bit": 12,
                "description": "Source Address Modulo",
                "width": 4
              },
              "START": {
                "bit": 16,
                "description": "Start Transfer"
              },
              "DSIZE": {
                "bit": 17,
                "description": "Destination Size",
                "width": 2
              },
              "DINC": {
                "bit": 19,
                "description": "Destination Increment"
              },
              "SSIZE": {
                "bit": 20,
                "description": "Source Size",
                "width": 2
              },
              "SINC": {
                "bit": 22,
                "description": "Source Increment"
              },
              "EADREQ": {
                "bit": 23,
                "description": "Enable asynchronous DMA requests"
              },
              "UMNSM": {
                "bit": 24,
                "description": "User Mode, Nonsecure Mode",
                "width": 2
              },
              "CHACR": {
                "bit": 26,
                "description": "Channel Access Control",
                "width": 2
              },
              "AA": {
                "bit": 28,
                "description": "Auto-align"
              },
              "CS": {
                "bit": 29,
                "description": "Cycle Steal"
              },
              "ERQ": {
                "bit": 30,
                "description": "Enable Peripheral Request"
              },
              "EINT": {
                "bit": 31,
                "description": "Enable Interrupt on Completion of Transfer"
              }
            }
          }
        },
        "MPU": {
          "instances": [
            {
              "name": "MPU",
              "base": "0x4000A000"
            }
          ],
          "registers": {
            "CESR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control/Error Status Register"
            },
            "EAR%s": {
              "offset": "0x10",
              "size": 32,
              "description": "Error Address Register, slave port n"
            },
            "EDR%s": {
              "offset": "0x14",
              "size": 32,
              "description": "Error Detail Register, slave port n"
            },
            "RGD%s_WORD0": {
              "offset": "0x400",
              "size": 32,
              "description": "Region Descriptor n, Word 0"
            },
            "RGD%s_WORD1": {
              "offset": "0x404",
              "size": 32,
              "description": "Region Descriptor n, Word 1"
            },
            "RGD%s_WORD2": {
              "offset": "0x408",
              "size": 32,
              "description": "Region Descriptor n, Word 2"
            },
            "RGD%s_WORD3": {
              "offset": "0x40C",
              "size": 32,
              "description": "Region Descriptor n, Word 3"
            },
            "RGDAAC%s": {
              "offset": "0x800",
              "size": 32,
              "description": "Region Descriptor Alternate Access Control n"
            }
          },
          "bits": {
            "CESR": {
              "VLD": {
                "bit": 0,
                "description": "Valid"
              },
              "NRGD": {
                "bit": 8,
                "description": "Number Of Region Descriptors",
                "width": 4
              },
              "NSP": {
                "bit": 12,
                "description": "Number Of Slave Ports",
                "width": 4
              },
              "HRL": {
                "bit": 16,
                "description": "Hardware Revision Level",
                "width": 4
              },
              "SPERR": {
                "bit": 30,
                "description": "Slave Port n Error",
                "width": 2
              }
            },
            "EAR%s": {
              "EADDR": {
                "bit": 0,
                "description": "Error Address",
                "width": 32
              }
            },
            "EDR%s": {
              "ERW": {
                "bit": 0,
                "description": "Error Read/Write"
              },
              "EATTR": {
                "bit": 1,
                "description": "Error Attributes",
                "width": 3
              },
              "EMN": {
                "bit": 4,
                "description": "Error Master Number",
                "width": 4
              },
              "EPID": {
                "bit": 8,
                "description": "Error Process Identification",
                "width": 8
              },
              "EACD": {
                "bit": 16,
                "description": "Error Access Control Detail",
                "width": 16
              }
            },
            "RGD%s_WORD0": {
              "SRTADDR": {
                "bit": 5,
                "description": "Start Address",
                "width": 27
              }
            },
            "RGD%s_WORD1": {
              "ENDADDR": {
                "bit": 5,
                "description": "End Address",
                "width": 27
              }
            },
            "RGD%s_WORD2": {
              "M0UM": {
                "bit": 0,
                "description": "Bus Master 0 User Mode Access Control",
                "width": 3
              },
              "M0SM": {
                "bit": 3,
                "description": "Bus Master 0 Supervisor Mode Access Control",
                "width": 2
              },
              "M0PE": {
                "bit": 5,
                "description": "Bus Master 0 Process Identifier enable"
              },
              "M1UM": {
                "bit": 6,
                "description": "Bus Master 1 User Mode Access Control",
                "width": 3
              },
              "M1SM": {
                "bit": 9,
                "description": "Bus Master 1 Supervisor Mode Access Control",
                "width": 2
              },
              "M1PE": {
                "bit": 11,
                "description": "Bus Master 1 Process Identifier enable"
              },
              "M2UM": {
                "bit": 12,
                "description": "Bus Master 2 User Mode Access control",
                "width": 3
              },
              "M2SM": {
                "bit": 15,
                "description": "Bus Master 2 Supervisor Mode Access Control",
                "width": 2
              },
              "M2PE": {
                "bit": 17,
                "description": "Bus Master 2 Process Identifier Enable"
              },
              "M3UM": {
                "bit": 18,
                "description": "Bus Master 3 User Mode Access Control",
                "width": 3
              },
              "M3SM": {
                "bit": 21,
                "description": "Bus Master 3 Supervisor Mode Access Control",
                "width": 2
              },
              "M3PE": {
                "bit": 23,
                "description": "Bus Master 3 Process Identifier Enable"
              },
              "M4WE": {
                "bit": 24,
                "description": "Bus Master 4 Write Enable"
              },
              "M4RE": {
                "bit": 25,
                "description": "Bus Master 4 Read Enable"
              },
              "M5WE": {
                "bit": 26,
                "description": "Bus Master 5 Write Enable"
              },
              "M5RE": {
                "bit": 27,
                "description": "Bus Master 5 Read Enable"
              },
              "M6WE": {
                "bit": 28,
                "description": "Bus Master 6 Write Enable"
              },
              "M6RE": {
                "bit": 29,
                "description": "Bus Master 6 Read Enable"
              },
              "M7WE": {
                "bit": 30,
                "description": "Bus Master 7 Write Enable"
              },
              "M7RE": {
                "bit": 31,
                "description": "Bus Master 7 Read Enable"
              }
            },
            "RGD%s_WORD3": {
              "VLD": {
                "bit": 0,
                "description": "Valid"
              },
              "PIDMASK": {
                "bit": 16,
                "description": "Process Identifier Mask",
                "width": 8
              },
              "PID": {
                "bit": 24,
                "description": "Process Identifier",
                "width": 8
              }
            },
            "RGDAAC%s": {
              "M0UM": {
                "bit": 0,
                "description": "Bus Master 0 User Mode Access Control",
                "width": 3
              },
              "M0SM": {
                "bit": 3,
                "description": "Bus Master 0 Supervisor Mode Access Control",
                "width": 2
              },
              "M0PE": {
                "bit": 5,
                "description": "Bus Master 0 Process Identifier Enable"
              },
              "M1UM": {
                "bit": 6,
                "description": "Bus Master 1 User Mode Access Control",
                "width": 3
              },
              "M1SM": {
                "bit": 9,
                "description": "Bus Master 1 Supervisor Mode Access Control",
                "width": 2
              },
              "M1PE": {
                "bit": 11,
                "description": "Bus Master 1 Process Identifier Enable"
              },
              "M2UM": {
                "bit": 12,
                "description": "Bus Master 2 User Mode Access Control",
                "width": 3
              },
              "M2SM": {
                "bit": 15,
                "description": "Bus Master 2 Supervisor Mode Access Control",
                "width": 2
              },
              "M2PE": {
                "bit": 17,
                "description": "Bus Master 2 Process Identifier Enable"
              },
              "M3UM": {
                "bit": 18,
                "description": "Bus Master 3 User Mode Access Control",
                "width": 3
              },
              "M3SM": {
                "bit": 21,
                "description": "Bus Master 3 Supervisor Mode Access Control",
                "width": 2
              },
              "M3PE": {
                "bit": 23,
                "description": "Bus Master 3 Process Identifier Enable"
              },
              "M4WE": {
                "bit": 24,
                "description": "Bus Master 4 Write Enable"
              },
              "M4RE": {
                "bit": 25,
                "description": "Bus Master 4 Read Enable"
              },
              "M5WE": {
                "bit": 26,
                "description": "Bus Master 5 Write Enable"
              },
              "M5RE": {
                "bit": 27,
                "description": "Bus Master 5 Read Enable"
              },
              "M6WE": {
                "bit": 28,
                "description": "Bus Master 6 Write Enable"
              },
              "M6RE": {
                "bit": 29,
                "description": "Bus Master 6 Read Enable"
              },
              "M7WE": {
                "bit": 30,
                "description": "Bus Master 7 Write Enable"
              },
              "M7RE": {
                "bit": 31,
                "description": "Bus Master 7 Read Enable"
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "RNG",
              "base": "0x40029000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "RNGA Control Register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "RNGA Status Register"
            },
            "ER": {
              "offset": "0x08",
              "size": 32,
              "description": "RNGA Entropy Register"
            },
            "OR": {
              "offset": "0x0C",
              "size": 32,
              "description": "RNGA Output Register"
            }
          },
          "bits": {
            "CR": {
              "GO": {
                "bit": 0,
                "description": "Go"
              },
              "HA": {
                "bit": 1,
                "description": "High Assurance"
              },
              "INTM": {
                "bit": 2,
                "description": "Interrupt Mask"
              },
              "CLRI": {
                "bit": 3,
                "description": "Clear Interrupt"
              },
              "SLP": {
                "bit": 4,
                "description": "Sleep"
              }
            },
            "SR": {
              "SECV": {
                "bit": 0,
                "description": "Security Violation"
              },
              "LRS": {
                "bit": 1,
                "description": "Last Read Status"
              },
              "ORU": {
                "bit": 2,
                "description": "Output Register Underflow"
              },
              "ERRI": {
                "bit": 3,
                "description": "Error Interrupt"
              },
              "SLP": {
                "bit": 4,
                "description": "Sleep"
              },
              "OREG_LVL": {
                "bit": 8,
                "description": "Output Register Level",
                "width": 8
              },
              "OREG_SIZE": {
                "bit": 16,
                "description": "Output Register Size",
                "width": 8
              }
            },
            "ER": {
              "EXT_ENT": {
                "bit": 0,
                "description": "External Entropy",
                "width": 32
              }
            },
            "OR": {
              "RANDOUT": {
                "bit": 0,
                "description": "Random Output",
                "width": 32
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC",
              "base": "0x4002B000",
              "irq": 16
            }
          ],
          "registers": {
            "SC1%s": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC Status and Control Registers 1"
            },
            "CFG1": {
              "offset": "0x10",
              "size": 32,
              "description": "ADC Configuration Register 1"
            },
            "CFG2": {
              "offset": "0x14",
              "size": 32,
              "description": "ADC Configuration Register 2"
            },
            "R%s": {
              "offset": "0x18",
              "size": 32,
              "description": "ADC Data Result Register"
            },
            "CV%s": {
              "offset": "0x28",
              "size": 32,
              "description": "Compare Value Registers"
            },
            "SC2": {
              "offset": "0x30",
              "size": 32,
              "description": "Status and Control Register 2"
            },
            "SC3": {
              "offset": "0x34",
              "size": 32,
              "description": "Status and Control Register 3"
            },
            "OFS": {
              "offset": "0x38",
              "size": 32,
              "description": "ADC Offset Correction Register"
            },
            "PG": {
              "offset": "0x3C",
              "size": 32,
              "description": "ADC Plus-Side Gain Register"
            },
            "CLPD": {
              "offset": "0x44",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLPS": {
              "offset": "0x48",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP4": {
              "offset": "0x4C",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP3": {
              "offset": "0x50",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP2": {
              "offset": "0x54",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP1": {
              "offset": "0x58",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP0": {
              "offset": "0x5C",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            }
          },
          "bits": {
            "SC1%s": {
              "ADCH": {
                "bit": 0,
                "description": "Input channel select",
                "width": 5
              },
              "AIEN": {
                "bit": 6,
                "description": "Interrupt Enable"
              },
              "COCO": {
                "bit": 7,
                "description": "Conversion Complete Flag"
              }
            },
            "CFG1": {
              "ADICLK": {
                "bit": 0,
                "description": "Input Clock Select",
                "width": 2
              },
              "MODE": {
                "bit": 2,
                "description": "Conversion mode selection",
                "width": 2
              },
              "ADLSMP": {
                "bit": 4,
                "description": "Sample Time Configuration"
              },
              "ADIV": {
                "bit": 5,
                "description": "Clock Divide Select",
                "width": 2
              },
              "ADLPC": {
                "bit": 7,
                "description": "Low-Power Configuration"
              }
            },
            "CFG2": {
              "ADLSTS": {
                "bit": 0,
                "description": "Long Sample Time Select",
                "width": 2
              },
              "ADHSC": {
                "bit": 2,
                "description": "High-Speed Configuration"
              },
              "ADACKEN": {
                "bit": 3,
                "description": "Asynchronous Clock Output Enable"
              },
              "MUXSEL": {
                "bit": 4,
                "description": "ADC Mux Select"
              }
            },
            "R%s": {
              "D": {
                "bit": 0,
                "description": "Data result",
                "width": 16
              }
            },
            "CV%s": {
              "CV": {
                "bit": 0,
                "description": "Compare Value.",
                "width": 16
              }
            },
            "SC2": {
              "REFSEL": {
                "bit": 0,
                "description": "Voltage Reference Selection",
                "width": 2
              },
              "DMAEN": {
                "bit": 2,
                "description": "DMA Enable"
              },
              "ACREN": {
                "bit": 3,
                "description": "Compare Function Range Enable"
              },
              "ACFGT": {
                "bit": 4,
                "description": "Compare Function Greater Than Enable"
              },
              "ACFE": {
                "bit": 5,
                "description": "Compare Function Enable"
              },
              "ADTRG": {
                "bit": 6,
                "description": "Conversion Trigger Select"
              },
              "ADACT": {
                "bit": 7,
                "description": "Conversion Active"
              }
            },
            "SC3": {
              "AVGS": {
                "bit": 0,
                "description": "Hardware Average Select",
                "width": 2
              },
              "AVGE": {
                "bit": 2,
                "description": "Hardware Average Enable"
              },
              "ADCO": {
                "bit": 3,
                "description": "Continuous Conversion Enable"
              },
              "CALF": {
                "bit": 6,
                "description": "Calibration Failed Flag"
              },
              "CAL": {
                "bit": 7,
                "description": "Calibration"
              }
            },
            "OFS": {
              "OFS": {
                "bit": 0,
                "description": "Offset Error Correction Value",
                "width": 16
              }
            },
            "PG": {
              "PG": {
                "bit": 0,
                "description": "Plus-Side Gain",
                "width": 16
              }
            },
            "CLPD": {
              "CLPD": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLPS": {
              "CLPS": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLP4": {
              "CLP4": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 10
              }
            },
            "CLP3": {
              "CLP3": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 9
              }
            },
            "CLP2": {
              "CLP2": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 8
              }
            },
            "CLP1": {
              "CLP1": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              }
            },
            "CLP0": {
              "CLP0": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "PIT0",
              "base": "0x4002D000",
              "irq": 11
            },
            {
              "name": "PIT1",
              "base": "0x4002E000",
              "irq": 11
            },
            {
              "name": "LPTMR",
              "base": "0x4003C000",
              "irq": 30
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "PIT Module Control Register"
            },
            "LDVAL%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Timer Load Value Register"
            },
            "CVAL%s": {
              "offset": "0x104",
              "size": 32,
              "description": "Current Timer Value Register"
            },
            "TCTRL%s": {
              "offset": "0x108",
              "size": 32,
              "description": "Timer Control Register"
            },
            "TFLG%s": {
              "offset": "0x10C",
              "size": 32,
              "description": "Timer Flag Register"
            }
          },
          "bits": {
            "MCR": {
              "FRZ": {
                "bit": 0,
                "description": "Freeze"
              },
              "MDIS": {
                "bit": 1,
                "description": "Module Disable - (PIT section)"
              }
            },
            "LDVAL%s": {
              "TSV": {
                "bit": 0,
                "description": "Timer Start Value",
                "width": 32
              }
            },
            "CVAL%s": {
              "TVL": {
                "bit": 0,
                "description": "Current Timer Value",
                "width": 32
              }
            },
            "TCTRL%s": {
              "TEN": {
                "bit": 0,
                "description": "Timer Enable"
              },
              "TIE": {
                "bit": 1,
                "description": "Timer Interrupt Enable"
              },
              "CHN": {
                "bit": 2,
                "description": "Chain Mode"
              }
            },
            "TFLG%s": {
              "TIF": {
                "bit": 0,
                "description": "Timer Interrupt Flag"
              }
            }
          }
        },
        "AFE": {
          "instances": [
            {
              "name": "AFE",
              "base": "0x40030000",
              "irq": 21
            }
          ],
          "registers": {
            "CH0_CFR": {
              "offset": "0x00",
              "size": 32,
              "description": "Channel0 Configuration Register"
            },
            "CH1_CFR": {
              "offset": "0x04",
              "size": 32,
              "description": "Channel1 Configuration Register"
            },
            "CH2_CFR": {
              "offset": "0x08",
              "size": 32,
              "description": "Channel2 Configuration Register"
            },
            "CH3_CFR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel3 Configuration Register"
            },
            "CR": {
              "offset": "0x18",
              "size": 32,
              "description": "Control Register"
            },
            "CKR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Clock Configuration Register"
            },
            "DI": {
              "offset": "0x20",
              "size": 32,
              "description": "DMA and Interrupt Register"
            },
            "CH0_DR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Channel0 Delay Register"
            },
            "CH1_DR": {
              "offset": "0x30",
              "size": 32,
              "description": "Channel1 Delay Register"
            },
            "CH2_DR": {
              "offset": "0x34",
              "size": 32,
              "description": "Channel2 Delay Register"
            },
            "CH3_DR": {
              "offset": "0x38",
              "size": 32,
              "description": "Channel3 Delay Register"
            },
            "CH0_RR": {
              "offset": "0x44",
              "size": 32,
              "description": "Channel0 Result Register"
            },
            "CH1_RR": {
              "offset": "0x48",
              "size": 32,
              "description": "Channel1 Result Register"
            },
            "CH2_RR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Channel2 Result Register"
            },
            "CH3_RR": {
              "offset": "0x50",
              "size": 32,
              "description": "Channel3 Result Register"
            },
            "SR": {
              "offset": "0x5C",
              "size": 32,
              "description": "Status Register"
            }
          },
          "bits": {
            "CH0_CFR": {
              "HW_TRG": {
                "bit": 9,
                "description": "Hardware Trigger Select"
              },
              "DEC_CLK_INP_SEL": {
                "bit": 10,
                "description": "Decimator Clock Input Select"
              },
              "DEC_CLK_EDGE_SEL": {
                "bit": 11,
                "description": "Decimator Clock Edge Select"
              },
              "CC": {
                "bit": 12,
                "description": "Continuous Conversion/Single Conversion Mode Select"
              },
              "DEC_EN": {
                "bit": 13,
                "description": "Decimation Filter enable"
              },
              "SD_MOD_EN": {
                "bit": 14,
                "description": "Sigma Delta Modulator enable"
              },
              "BYP_MODE": {
                "bit": 17,
                "description": "AFE Channel bypass mode"
              },
              "PGA_GAIN_SEL": {
                "bit": 19,
                "description": "PGA Gain Select",
                "width": 3
              },
              "PGA_EN": {
                "bit": 24,
                "description": "PGA enable"
              },
              "DEC_OSR": {
                "bit": 29,
                "description": "Decimator OverSampling Ratio select",
                "width": 3
              }
            },
            "CH1_CFR": {
              "HW_TRG": {
                "bit": 9,
                "description": "Hardware Trigger Select"
              },
              "DEC_CLK_INP_SEL": {
                "bit": 10,
                "description": "Decimator Clock Input Select"
              },
              "DEC_CLK_EDGE_SEL": {
                "bit": 11,
                "description": "Decimator Clock Edge Select"
              },
              "CC": {
                "bit": 12,
                "description": "Continuous Conversion/Single Conversion Mode Select"
              },
              "DEC_EN": {
                "bit": 13,
                "description": "Decimation Filter enable"
              },
              "SD_MOD_EN": {
                "bit": 14,
                "description": "Sigma Delta Modulator enable"
              },
              "BYP_MODE": {
                "bit": 17,
                "description": "AFE Channel bypass mode"
              },
              "PGA_GAIN_SEL": {
                "bit": 19,
                "description": "PGA Gain Select",
                "width": 3
              },
              "PGA_EN": {
                "bit": 24,
                "description": "PGA enable"
              },
              "DEC_OSR": {
                "bit": 29,
                "description": "Decimator OverSampling Ratio select",
                "width": 3
              }
            },
            "CH2_CFR": {
              "HW_TRG": {
                "bit": 9,
                "description": "Hardware Trigger Select"
              },
              "DEC_CLK_INP_SEL": {
                "bit": 10,
                "description": "Decimator Clock Input Select"
              },
              "DEC_CLK_EDGE_SEL": {
                "bit": 11,
                "description": "Decimator Clock Edge Select"
              },
              "CC": {
                "bit": 12,
                "description": "Continuous Conversion/Single Conversion Mode Select"
              },
              "DEC_EN": {
                "bit": 13,
                "description": "Decimation Filter enable"
              },
              "SD_MOD_EN": {
                "bit": 14,
                "description": "Sigma Delta Modulator enable"
              },
              "BYP_MODE": {
                "bit": 17,
                "description": "AFE Channel bypass mode"
              },
              "DEC_OSR": {
                "bit": 29,
                "description": "Decimator OverSampling Ratio select",
                "width": 3
              }
            },
            "CH3_CFR": {
              "HW_TRG": {
                "bit": 9,
                "description": "Hardware Trigger Select"
              },
              "DEC_CLK_INP_SEL": {
                "bit": 10,
                "description": "Decimator Clock Input Select"
              },
              "DEC_CLK_EDGE_SEL": {
                "bit": 11,
                "description": "Decimator Clock Edge Select"
              },
              "CC": {
                "bit": 12,
                "description": "Continuous Conversion/Single Conversion Mode Select"
              },
              "DEC_EN": {
                "bit": 13,
                "description": "Decimation Filter enable"
              },
              "SD_MOD_EN": {
                "bit": 14,
                "description": "Sigma Delta Modulator enable"
              },
              "BYP_MODE": {
                "bit": 17,
                "description": "AFE Channel bypass mode"
              },
              "DEC_OSR": {
                "bit": 29,
                "description": "Decimator OverSampling Ratio select",
                "width": 3
              }
            },
            "CR": {
              "STRTUP_CNT": {
                "bit": 9,
                "description": "Start up count",
                "width": 7
              },
              "RESULT_FORMAT": {
                "bit": 18,
                "description": "Result Format"
              },
              "DLY_OK": {
                "bit": 21,
                "description": "Delay OK"
              },
              "RST_B": {
                "bit": 22,
                "description": "Software Reset"
              },
              "LPM_EN": {
                "bit": 25,
                "description": "Low power Mode enable"
              },
              "SOFT_TRG3": {
                "bit": 27,
                "description": "Software Trigger3"
              },
              "SOFT_TRG2": {
                "bit": 28,
                "description": "Software Trigger2"
              },
              "SOFT_TRG1": {
                "bit": 29,
                "description": "Software Trigger1"
              },
              "SOFT_TRG0": {
                "bit": 30,
                "description": "Software Trigger0"
              },
              "MSTR_EN": {
                "bit": 31,
                "description": "AFE Master Enable"
              }
            },
            "CKR": {
              "CLS": {
                "bit": 21,
                "description": "Clock Source Select",
                "width": 2
              },
              "DIV": {
                "bit": 28,
                "description": "Clock Divider Select",
                "width": 4
              }
            },
            "DI": {
              "INTEN3": {
                "bit": 23,
                "description": "Interrupt Enable 3"
              },
              "INTEN2": {
                "bit": 24,
                "description": "Interrupt Enable 2"
              },
              "INTEN1": {
                "bit": 25,
                "description": "Interrupt Enable 1"
              },
              "INTEN0": {
                "bit": 26,
                "description": "Interrupt Enable 0"
              },
              "DMAEN3": {
                "bit": 28,
                "description": "DMA Enable3"
              },
              "DMAEN2": {
                "bit": 29,
                "description": "DMA Enable2"
              },
              "DMAEN1": {
                "bit": 30,
                "description": "DMA Enable1"
              },
              "DMAEN0": {
                "bit": 31,
                "description": "DMA Enable0"
              }
            },
            "CH0_DR": {
              "DLY": {
                "bit": 0,
                "description": "Delay",
                "width": 11
              }
            },
            "CH1_DR": {
              "DLY": {
                "bit": 0,
                "description": "Delay",
                "width": 11
              }
            },
            "CH2_DR": {
              "DLY": {
                "bit": 0,
                "description": "Delay",
                "width": 11
              }
            },
            "CH3_DR": {
              "DLY": {
                "bit": 0,
                "description": "Delay",
                "width": 11
              }
            },
            "CH0_RR": {
              "SDR": {
                "bit": 0,
                "description": "Sample Data Result",
                "width": 23
              },
              "SIGN_BITS": {
                "bit": 23,
                "description": "Sign Bits",
                "width": 9
              }
            },
            "CH1_RR": {
              "SDR": {
                "bit": 0,
                "description": "Sample Data Result",
                "width": 23
              },
              "SIGN_BITS": {
                "bit": 23,
                "description": "Sign Bits",
                "width": 9
              }
            },
            "CH2_RR": {
              "SDR": {
                "bit": 0,
                "description": "Sample Data Result",
                "width": 23
              },
              "SIGN_BITS": {
                "bit": 23,
                "description": "Sign Bits",
                "width": 9
              }
            },
            "CH3_RR": {
              "SDR": {
                "bit": 0,
                "description": "Sample Data Result",
                "width": 23
              },
              "SIGN_BITS": {
                "bit": 23,
                "description": "Sign Bits",
                "width": 9
              }
            },
            "SR": {
              "RDY3": {
                "bit": 16,
                "description": "AFE Ready4"
              },
              "RDY2": {
                "bit": 17,
                "description": "AFE Ready3"
              },
              "RDY1": {
                "bit": 18,
                "description": "AFE Ready2"
              },
              "RDY0": {
                "bit": 19,
                "description": "AFE Ready1"
              },
              "OVR3": {
                "bit": 21,
                "description": "Overflow Flag"
              },
              "OVR2": {
                "bit": 22,
                "description": "Overflow Flag"
              },
              "OVR1": {
                "bit": 23,
                "description": "Overflow Flag"
              },
              "OVR0": {
                "bit": 24,
                "description": "Overflow Flag"
              },
              "COC3": {
                "bit": 28,
                "description": "Conversion Complete"
              },
              "COC2": {
                "bit": 29,
                "description": "Conversion Complete"
              },
              "COC1": {
                "bit": 30,
                "description": "Conversion Complete"
              },
              "COC0": {
                "bit": 31,
                "description": "Conversion Complete"
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40034000"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "CRC Data register"
            },
            "DATAL": {
              "offset": "0x00",
              "size": 16,
              "description": "CRC_DATAL register."
            },
            "DATALL": {
              "offset": "0x00",
              "size": 8,
              "description": "CRC_DATALL register."
            },
            "DATALU": {
              "offset": "0x01",
              "size": 8,
              "description": "CRC_DATALU register."
            },
            "DATAH": {
              "offset": "0x02",
              "size": 16,
              "description": "CRC_DATAH register."
            },
            "DATAHL": {
              "offset": "0x02",
              "size": 8,
              "description": "CRC_DATAHL register."
            },
            "DATAHU": {
              "offset": "0x03",
              "size": 8,
              "description": "CRC_DATAHU register."
            },
            "GPOLY": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC Polynomial register"
            },
            "GPOLYL": {
              "offset": "0x04",
              "size": 16,
              "description": "CRC_GPOLYL register."
            },
            "GPOLYLL": {
              "offset": "0x04",
              "size": 8,
              "description": "CRC_GPOLYLL register."
            },
            "GPOLYLU": {
              "offset": "0x05",
              "size": 8,
              "description": "CRC_GPOLYLU register."
            },
            "GPOLYH": {
              "offset": "0x06",
              "size": 16,
              "description": "CRC_GPOLYH register."
            },
            "GPOLYHL": {
              "offset": "0x06",
              "size": 8,
              "description": "CRC_GPOLYHL register."
            },
            "GPOLYHU": {
              "offset": "0x07",
              "size": 8,
              "description": "CRC_GPOLYHU register."
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC Control register"
            },
            "CTRLHU": {
              "offset": "0x0B",
              "size": 8,
              "description": "CRC_CTRLHU register."
            }
          },
          "bits": {
            "DATA": {
              "LL": {
                "bit": 0,
                "description": "CRC Low Lower Byte",
                "width": 8
              },
              "LU": {
                "bit": 8,
                "description": "CRC Low Upper Byte",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "CRC High Lower Byte",
                "width": 8
              },
              "HU": {
                "bit": 24,
                "description": "CRC High Upper Byte",
                "width": 8
              }
            },
            "DATAL": {
              "DATAL": {
                "bit": 0,
                "description": "DATAL stores the lower 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "DATALL": {
              "DATALL": {
                "bit": 0,
                "description": "CRCLL stores the first 8 bits of the 32 bit DATA",
                "width": 8
              }
            },
            "DATALU": {
              "DATALU": {
                "bit": 0,
                "description": "DATALL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "DATAH": {
              "DATAH": {
                "bit": 0,
                "description": "DATAH stores the high 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "DATAHL": {
              "DATAHL": {
                "bit": 0,
                "description": "DATAHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "DATAHU": {
              "DATAHU": {
                "bit": 0,
                "description": "DATAHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLY": {
              "LOW": {
                "bit": 0,
                "description": "Low Polynominal Half-word",
                "width": 16
              },
              "HIGH": {
                "bit": 16,
                "description": "High Polynominal Half-word",
                "width": 16
              }
            },
            "GPOLYL": {
              "GPOLYL": {
                "bit": 0,
                "description": "POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYLL": {
              "GPOLYLL": {
                "bit": 0,
                "description": "POLYLL stores the first 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYLU": {
              "GPOLYLU": {
                "bit": 0,
                "description": "POLYLL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYH": {
              "GPOLYH": {
                "bit": 0,
                "description": "POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYHL": {
              "GPOLYHL": {
                "bit": 0,
                "description": "POLYHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYHU": {
              "GPOLYHU": {
                "bit": 0,
                "description": "POLYHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "CTRL": {
              "TCRC": {
                "bit": 24,
                "description": "no description available"
              },
              "WAS": {
                "bit": 25,
                "description": "Write CRC Data Register As Seed"
              },
              "FXOR": {
                "bit": 26,
                "description": "Complement Read Of CRC Data Register"
              },
              "TOTR": {
                "bit": 28,
                "description": "Type Of Transpose For Read",
                "width": 2
              },
              "TOT": {
                "bit": 30,
                "description": "Type Of Transpose For Writes",
                "width": 2
              }
            },
            "CTRLHU": {
              "TCRC": {
                "bit": 0,
                "description": "no description available"
              },
              "WAS": {
                "bit": 1,
                "description": "no description available"
              },
              "FXOR": {
                "bit": 2,
                "description": "no description available"
              },
              "TOTR": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "TOT": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              }
            }
          }
        },
        "SIM": {
          "instances": [
            {
              "name": "SIM",
              "base": "0x4003E000"
            }
          ],
          "registers": {
            "SOPT1": {
              "offset": "0x00",
              "size": 32,
              "description": "System Options Register 1"
            },
            "SOPT1_CFG": {
              "offset": "0x04",
              "size": 32,
              "description": "SOPT1 Configuration Register"
            },
            "CTRL_REG": {
              "offset": "0x1004",
              "size": 32,
              "description": "System Control Register"
            },
            "SDID": {
              "offset": "0x1024",
              "size": 32,
              "description": "System Device Identification Register"
            },
            "SCGC4": {
              "offset": "0x1034",
              "size": 32,
              "description": "System Clock Gating Control Register 4"
            },
            "SCGC5": {
              "offset": "0x1038",
              "size": 32,
              "description": "System Clock Gating Control Register 5"
            },
            "SCGC6": {
              "offset": "0x103C",
              "size": 32,
              "description": "System Clock Gating Control Register 6"
            },
            "SCGC7": {
              "offset": "0x1040",
              "size": 32,
              "description": "System Clock Gating Control Register 7"
            },
            "CLKDIV1": {
              "offset": "0x1044",
              "size": 32,
              "description": "System Clock Divider Register 1"
            },
            "FCFG1": {
              "offset": "0x104C",
              "size": 32,
              "description": "Flash Configuration Register 1"
            },
            "FCFG2": {
              "offset": "0x1050",
              "size": 32,
              "description": "Flash Configuration Register 2"
            },
            "UID0": {
              "offset": "0x1054",
              "size": 32,
              "description": "Unique Identification Register 0"
            },
            "UID1": {
              "offset": "0x1058",
              "size": 32,
              "description": "Unique Identification Register 1"
            },
            "UID2": {
              "offset": "0x105C",
              "size": 32,
              "description": "Unique Identification Register 2"
            },
            "UID3": {
              "offset": "0x1060",
              "size": 32,
              "description": "Unique Identification Register 3"
            },
            "MISC_CTL": {
              "offset": "0x106C",
              "size": 32,
              "description": "Miscellaneous Control Register"
            }
          },
          "bits": {
            "SOPT1": {
              "SRAMSIZE": {
                "bit": 12,
                "description": "Returns the size of the system RAM",
                "width": 4
              },
              "OSC32KSEL": {
                "bit": 18,
                "description": "32K oscillator clock select",
                "width": 2
              }
            },
            "SOPT1_CFG": {
              "LPTMR1SEL": {
                "bit": 0,
                "description": "LP timer Channel1 Select",
                "width": 2
              },
              "LPTMR2SEL": {
                "bit": 2,
                "description": "LP timer Channel2 Select",
                "width": 2
              },
              "LPTMR3SEL": {
                "bit": 4,
                "description": "LP timer Channel3 Select",
                "width": 2
              },
              "CMPOLPTMR0SEL": {
                "bit": 6,
                "description": "Comparator output selection for LPTMR channel0"
              },
              "RAMSBDIS": {
                "bit": 8,
                "description": "no description available"
              },
              "RAMBPEN": {
                "bit": 9,
                "description": "RAM Bitline Precharge Enable"
              }
            },
            "CTRL_REG": {
              "NMIDIS": {
                "bit": 0,
                "description": "NMI Disable"
              },
              "PLL_VLP_EN": {
                "bit": 1,
                "description": "PLL VLP Enable"
              },
              "PTC2_HD_EN": {
                "bit": 2,
                "description": "PTC2 HighDrive Enable"
              },
              "SAR_TRG_CLK_SEL": {
                "bit": 3,
                "description": "SAR ADC Trigger Clk Select",
                "width": 2
              },
              "CLKOUTSEL": {
                "bit": 5,
                "description": "Clock out Select",
                "width": 3
              }
            },
            "SDID": {
              "PINID": {
                "bit": 0,
                "description": "Pincount identification",
                "width": 4
              },
              "DIEID": {
                "bit": 4,
                "description": "Die ID",
                "width": 4
              },
              "REVID": {
                "bit": 8,
                "description": "Revision ID",
                "width": 4
              },
              "SRAMSIZE": {
                "bit": 12,
                "description": "SRAM Size",
                "width": 4
              },
              "ATTR": {
                "bit": 16,
                "description": "Attribute ID",
                "width": 4
              },
              "SERIESID": {
                "bit": 20,
                "description": "Series ID",
                "width": 4
              },
              "SUBFAMID": {
                "bit": 24,
                "description": "Sub-Family ID",
                "width": 4
              },
              "FAMID": {
                "bit": 28,
                "description": "Metering family ID",
                "width": 4
              }
            },
            "SCGC4": {
              "EWM": {
                "bit": 1,
                "description": "External Watchdog Monitor Clock gate control"
              },
              "MCG": {
                "bit": 4,
                "description": "MCG clock gate control."
              },
              "OSC": {
                "bit": 6,
                "description": "Oscillator (Mhz) Clock Gate Control"
              },
              "I2C0": {
                "bit": 7,
                "description": "I2C0 Clock Gate Control"
              },
              "I2C1": {
                "bit": 8,
                "description": "I2C1 Clock Gate Control"
              },
              "UART0": {
                "bit": 10,
                "description": "UART0 Clock Gate Control"
              },
              "UART1": {
                "bit": 11,
                "description": "UART1 Clock Gate Control"
              },
              "UART2": {
                "bit": 12,
                "description": "UART2 Clock Gate Control"
              },
              "UART3": {
                "bit": 13,
                "description": "UART3 Clock Gate Control"
              },
              "VREF": {
                "bit": 15,
                "description": "VREF Clock Gate Control"
              },
              "CMP0": {
                "bit": 18,
                "description": "High Speed Comparator0 Clock Gate Control."
              },
              "CMP1": {
                "bit": 19,
                "description": "High Speed Comparator1 Clock Gate Control."
              },
              "SPI0": {
                "bit": 21,
                "description": "SPI0 Clock Gate Control"
              },
              "SPI1": {
                "bit": 22,
                "description": "SPI1 Clock Gate Control"
              }
            },
            "SCGC5": {
              "SLCD": {
                "bit": 3,
                "description": "Segmented LCD Clock Gate Control"
              },
              "PORTA": {
                "bit": 6,
                "description": "PCTLA Clock Gate Control"
              },
              "PORTB": {
                "bit": 7,
                "description": "PCTLB Clock Gate Control"
              },
              "PORTC": {
                "bit": 8,
                "description": "PCTLC Clock Gate Control"
              },
              "PORTD": {
                "bit": 9,
                "description": "PCTLD Clock Gate Control"
              },
              "PORTE": {
                "bit": 10,
                "description": "PCTLE Clock Gate Control"
              },
              "PORTF": {
                "bit": 11,
                "description": "PCTLF Clock Gate Control"
              },
              "PORTG": {
                "bit": 12,
                "description": "PCTLG Clock Gate Control"
              },
              "PORTH": {
                "bit": 13,
                "description": "PCTLH Clock Gate Control"
              },
              "PORTI": {
                "bit": 14,
                "description": "PCTLI Clock Gate Control"
              },
              "IRTC": {
                "bit": 16,
                "description": "IRTC Clock Gate Control"
              },
              "IRTCREGFILE": {
                "bit": 17,
                "description": "IRTC_REG_FILE Clock Gate Control"
              },
              "WDOG": {
                "bit": 19,
                "description": "Watchdog Clock Gate Control"
              },
              "XBAR": {
                "bit": 21,
                "description": "Peripheral Crossbar Clock Gate Control"
              },
              "TMR0": {
                "bit": 23,
                "description": "Quadtimer0 Clock Gate Control"
              },
              "TMR1": {
                "bit": 24,
                "description": "Quadtimer1 Clock Gate Control"
              },
              "TMR2": {
                "bit": 25,
                "description": "Quadtimer2 Clock Gate Control"
              },
              "TMR3": {
                "bit": 26,
                "description": "Quadtimer3 Clock Gate Control"
              }
            },
            "SCGC6": {
              "FTFA": {
                "bit": 0,
                "description": "FTFA Clock Gate Control"
              },
              "DMAMUX0": {
                "bit": 1,
                "description": "DMA MUX0 Clock Gate Control"
              },
              "DMAMUX1": {
                "bit": 2,
                "description": "DMA MUX1 Clock Gate Control"
              },
              "DMAMUX2": {
                "bit": 3,
                "description": "DMA MUX2 Clock Gate Control"
              },
              "DMAMUX3": {
                "bit": 4,
                "description": "DMA MUX3 Clock Gate Control"
              },
              "RNGA": {
                "bit": 9,
                "description": "RNGA Clock Gate Control"
              },
              "ADC": {
                "bit": 11,
                "description": "SAR ADC Clock Gate Control"
              },
              "PIT0": {
                "bit": 13,
                "description": "PIT0 Clock Gate Control"
              },
              "PIT1": {
                "bit": 14,
                "description": "PIT1 Clock Gate Control"
              },
              "AFE": {
                "bit": 16,
                "description": "AFE Clock Gate Control"
              },
              "CRC": {
                "bit": 20,
                "description": "Programmable CRC Clock Gate Control"
              },
              "LPTMR": {
                "bit": 28,
                "description": "LPTMR Clock Gate Control"
              },
              "SIM_LP": {
                "bit": 30,
                "description": "SIM_LP Clock Gate Control"
              },
              "SIM_HP": {
                "bit": 31,
                "description": "SIM_HP Clock Gate Control"
              }
            },
            "SCGC7": {
              "MPU": {
                "bit": 0,
                "description": "MPU Clock Gate control."
              },
              "DMA": {
                "bit": 1,
                "description": "DMA Clock Gate control."
              }
            },
            "CLKDIV1": {
              "SYSCLKMODE": {
                "bit": 27,
                "description": "System Clock Mode"
              },
              "SYSDIV": {
                "bit": 28,
                "description": "System Clock divider",
                "width": 4
              }
            },
            "FCFG1": {
              "FLASHDIS": {
                "bit": 0,
                "description": "Flash Disable"
              },
              "FLASHDOZE": {
                "bit": 1,
                "description": "Flash Doze"
              },
              "PFSIZE": {
                "bit": 24,
                "description": "Program flash size",
                "width": 4
              }
            },
            "FCFG2": {
              "MAXADDR": {
                "bit": 24,
                "description": "Max address block",
                "width": 7
              }
            },
            "UID0": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UID1": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UID2": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UID3": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "MISC_CTL": {
              "XBARAFEMODOUTSEL": {
                "bit": 0,
                "description": "XBAR AFE Modulator Output Select",
                "width": 2
              },
              "DMADONESEL": {
                "bit": 2,
                "description": "DMA Done select",
                "width": 2
              },
              "AFECLKSEL": {
                "bit": 4,
                "description": "AFE Clock Source Select",
                "width": 2
              },
              "AFECLKPADDIR": {
                "bit": 6,
                "description": "AFE Clock Pad Direction"
              },
              "UARTMODTYPE": {
                "bit": 7,
                "description": "UART Modulation Type"
              },
              "UART0IRSEL": {
                "bit": 8,
                "description": "UART0 IRDA Select"
              },
              "UART1IRSEL": {
                "bit": 9,
                "description": "UART1 IRDA Select"
              },
              "UART2IRSEL": {
                "bit": 10,
                "description": "UART2 IRDA Select"
              },
              "UART3IRSEL": {
                "bit": 11,
                "description": "UART3 IRDA Select"
              },
              "XBARPITOUTSEL": {
                "bit": 12,
                "description": "XBAR PIT Output select",
                "width": 2
              },
              "EWMINSEL": {
                "bit": 14,
                "description": "External Watchdog Monitor Input Select"
              },
              "TMR0PLLCLKSEL": {
                "bit": 15,
                "description": "Timer CH0 PLL clock select"
              },
              "TMR0SCSSEL": {
                "bit": 16,
                "description": "Quadtimer Channel0 Secondary Count Source Select"
              },
              "TMR1SCSSEL": {
                "bit": 17,
                "description": "Quadtimer Channel1 Secondary Count Source Select"
              },
              "TMR2SCSSEL": {
                "bit": 18,
                "description": "Quadtimer Channel2 Secondary Count Source Select"
              },
              "TMR3SCSSEL": {
                "bit": 19,
                "description": "Quadtimer Channel3 Secondary Count Source Select"
              },
              "TMR0PCSSEL": {
                "bit": 20,
                "description": "Quadtimer Channel0 Primary Count Source Select",
                "width": 2
              },
              "TMR1PCSSEL": {
                "bit": 22,
                "description": "Quadtimer Channel1 Primary Count Source Select",
                "width": 2
              },
              "TMR2PCSSEL": {
                "bit": 24,
                "description": "Quadtimer Channel2 Primary Count Source Select",
                "width": 2
              },
              "TMR3PCSSEL": {
                "bit": 26,
                "description": "Quadtimer Channel3 Primary Count Source Select",
                "width": 2
              },
              "RTCCLKSEL": {
                "bit": 28,
                "description": "RTC Clock select"
              },
              "VREFBUFOUTEN": {
                "bit": 29,
                "description": "VrefBuffer Output Enable"
              },
              "VREFBUFINSEL": {
                "bit": 30,
                "description": "VrefBuffer Input Select"
              },
              "VREFBUFPD": {
                "bit": 31,
                "description": "VrefBuffer Power Down"
              }
            }
          }
        },
        "LCD": {
          "instances": [
            {
              "name": "LCD",
              "base": "0x40043000",
              "irq": 15
            }
          ],
          "registers": {
            "GCR": {
              "offset": "0x00",
              "size": 32,
              "description": "LCD General Control Register"
            },
            "AR": {
              "offset": "0x04",
              "size": 32,
              "description": "LCD Auxiliary Register"
            },
            "FDCR": {
              "offset": "0x08",
              "size": 32,
              "description": "LCD Fault Detect Control Register"
            },
            "FDSR": {
              "offset": "0x0C",
              "size": 32,
              "description": "LCD Fault Detect Status Register"
            },
            "PEN%s": {
              "offset": "0x10",
              "size": 32,
              "description": "LCD Pin Enable register"
            },
            "BPEN%s": {
              "offset": "0x18",
              "size": 32,
              "description": "LCD Back Plane Enable register"
            },
            "WF3TO0": {
              "offset": "0x20",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF0": {
              "offset": "0x20",
              "size": 8,
              "description": "LCD Waveform Register 0."
            },
            "WF1": {
              "offset": "0x21",
              "size": 8,
              "description": "LCD Waveform Register 1."
            },
            "WF2": {
              "offset": "0x22",
              "size": 8,
              "description": "LCD Waveform Register 2."
            },
            "WF3": {
              "offset": "0x23",
              "size": 8,
              "description": "LCD Waveform Register 3."
            },
            "WF7TO4": {
              "offset": "0x24",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF4": {
              "offset": "0x24",
              "size": 8,
              "description": "LCD Waveform Register 4."
            },
            "WF5": {
              "offset": "0x25",
              "size": 8,
              "description": "LCD Waveform Register 5."
            },
            "WF6": {
              "offset": "0x26",
              "size": 8,
              "description": "LCD Waveform Register 6."
            },
            "WF7": {
              "offset": "0x27",
              "size": 8,
              "description": "LCD Waveform Register 7."
            },
            "WF11TO8": {
              "offset": "0x28",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF8": {
              "offset": "0x28",
              "size": 8,
              "description": "LCD Waveform Register 8."
            },
            "WF9": {
              "offset": "0x29",
              "size": 8,
              "description": "LCD Waveform Register 9."
            },
            "WF10": {
              "offset": "0x2A",
              "size": 8,
              "description": "LCD Waveform Register 10."
            },
            "WF11": {
              "offset": "0x2B",
              "size": 8,
              "description": "LCD Waveform Register 11."
            },
            "WF15TO12": {
              "offset": "0x2C",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF12": {
              "offset": "0x2C",
              "size": 8,
              "description": "LCD Waveform Register 12."
            },
            "WF13": {
              "offset": "0x2D",
              "size": 8,
              "description": "LCD Waveform Register 13."
            },
            "WF14": {
              "offset": "0x2E",
              "size": 8,
              "description": "LCD Waveform Register 14."
            },
            "WF15": {
              "offset": "0x2F",
              "size": 8,
              "description": "LCD Waveform Register 15."
            },
            "WF19TO16": {
              "offset": "0x30",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF16": {
              "offset": "0x30",
              "size": 8,
              "description": "LCD Waveform Register 16."
            },
            "WF17": {
              "offset": "0x31",
              "size": 8,
              "description": "LCD Waveform Register 17."
            },
            "WF18": {
              "offset": "0x32",
              "size": 8,
              "description": "LCD Waveform Register 18."
            },
            "WF19": {
              "offset": "0x33",
              "size": 8,
              "description": "LCD Waveform Register 19."
            },
            "WF23TO20": {
              "offset": "0x34",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF20": {
              "offset": "0x34",
              "size": 8,
              "description": "LCD Waveform Register 20."
            },
            "WF21": {
              "offset": "0x35",
              "size": 8,
              "description": "LCD Waveform Register 21."
            },
            "WF22": {
              "offset": "0x36",
              "size": 8,
              "description": "LCD Waveform Register 22."
            },
            "WF23": {
              "offset": "0x37",
              "size": 8,
              "description": "LCD Waveform Register 23."
            },
            "WF27TO24": {
              "offset": "0x38",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF24": {
              "offset": "0x38",
              "size": 8,
              "description": "LCD Waveform Register 24."
            },
            "WF25": {
              "offset": "0x39",
              "size": 8,
              "description": "LCD Waveform Register 25."
            },
            "WF26": {
              "offset": "0x3A",
              "size": 8,
              "description": "LCD Waveform Register 26."
            },
            "WF27": {
              "offset": "0x3B",
              "size": 8,
              "description": "LCD Waveform Register 27."
            },
            "WF31TO28": {
              "offset": "0x3C",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF28": {
              "offset": "0x3C",
              "size": 8,
              "description": "LCD Waveform Register 28."
            },
            "WF29": {
              "offset": "0x3D",
              "size": 8,
              "description": "LCD Waveform Register 29."
            },
            "WF30": {
              "offset": "0x3E",
              "size": 8,
              "description": "LCD Waveform Register 30."
            },
            "WF31": {
              "offset": "0x3F",
              "size": 8,
              "description": "LCD Waveform Register 31."
            },
            "WF35TO32": {
              "offset": "0x40",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF32": {
              "offset": "0x40",
              "size": 8,
              "description": "LCD Waveform Register 32."
            },
            "WF33": {
              "offset": "0x41",
              "size": 8,
              "description": "LCD Waveform Register 33."
            },
            "WF34": {
              "offset": "0x42",
              "size": 8,
              "description": "LCD Waveform Register 34."
            },
            "WF35": {
              "offset": "0x43",
              "size": 8,
              "description": "LCD Waveform Register 35."
            },
            "WF39TO36": {
              "offset": "0x44",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF36": {
              "offset": "0x44",
              "size": 8,
              "description": "LCD Waveform Register 36."
            },
            "WF37": {
              "offset": "0x45",
              "size": 8,
              "description": "LCD Waveform Register 37."
            },
            "WF38": {
              "offset": "0x46",
              "size": 8,
              "description": "LCD Waveform Register 38."
            },
            "WF39": {
              "offset": "0x47",
              "size": 8,
              "description": "LCD Waveform Register 39."
            },
            "WF43TO40": {
              "offset": "0x48",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF40": {
              "offset": "0x48",
              "size": 8,
              "description": "LCD Waveform Register 40."
            },
            "WF41": {
              "offset": "0x49",
              "size": 8,
              "description": "LCD Waveform Register 41."
            },
            "WF42": {
              "offset": "0x4A",
              "size": 8,
              "description": "LCD Waveform Register 42."
            },
            "WF43": {
              "offset": "0x4B",
              "size": 8,
              "description": "LCD Waveform Register 43."
            },
            "WF47TO44": {
              "offset": "0x4C",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF44": {
              "offset": "0x4C",
              "size": 8,
              "description": "LCD Waveform Register 44."
            },
            "WF45": {
              "offset": "0x4D",
              "size": 8,
              "description": "LCD Waveform Register 45."
            },
            "WF46": {
              "offset": "0x4E",
              "size": 8,
              "description": "LCD Waveform Register 46."
            },
            "WF47": {
              "offset": "0x4F",
              "size": 8,
              "description": "LCD Waveform Register 47."
            },
            "WF51TO48": {
              "offset": "0x50",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF48": {
              "offset": "0x50",
              "size": 8,
              "description": "LCD Waveform Register 48."
            },
            "WF49": {
              "offset": "0x51",
              "size": 8,
              "description": "LCD Waveform Register 49."
            },
            "WF50": {
              "offset": "0x52",
              "size": 8,
              "description": "LCD Waveform Register 50."
            },
            "WF51": {
              "offset": "0x53",
              "size": 8,
              "description": "LCD Waveform Register 51."
            },
            "WF55TO52": {
              "offset": "0x54",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF52": {
              "offset": "0x54",
              "size": 8,
              "description": "LCD Waveform Register 52."
            },
            "WF53": {
              "offset": "0x55",
              "size": 8,
              "description": "LCD Waveform Register 53."
            },
            "WF54": {
              "offset": "0x56",
              "size": 8,
              "description": "LCD Waveform Register 54."
            },
            "WF55": {
              "offset": "0x57",
              "size": 8,
              "description": "LCD Waveform Register 55."
            },
            "WF59TO56": {
              "offset": "0x58",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF56": {
              "offset": "0x58",
              "size": 8,
              "description": "LCD Waveform Register 56."
            },
            "WF57": {
              "offset": "0x59",
              "size": 8,
              "description": "LCD Waveform Register 57."
            },
            "WF58": {
              "offset": "0x5A",
              "size": 8,
              "description": "LCD Waveform Register 58."
            },
            "WF59": {
              "offset": "0x5B",
              "size": 8,
              "description": "LCD Waveform Register 59."
            },
            "WF63TO60": {
              "offset": "0x5C",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF60": {
              "offset": "0x5C",
              "size": 8,
              "description": "LCD Waveform Register 60."
            },
            "WF61": {
              "offset": "0x5D",
              "size": 8,
              "description": "LCD Waveform Register 61."
            },
            "WF62": {
              "offset": "0x5E",
              "size": 8,
              "description": "LCD Waveform Register 62."
            },
            "WF63": {
              "offset": "0x5F",
              "size": 8,
              "description": "LCD Waveform Register 63."
            }
          },
          "bits": {
            "GCR": {
              "DUTY": {
                "bit": 0,
                "description": "LCD duty select",
                "width": 3
              },
              "LCLK": {
                "bit": 3,
                "description": "LCD Clock Prescaler",
                "width": 3
              },
              "SOURCE": {
                "bit": 6,
                "description": "LCD Clock Source Select"
              },
              "LCDEN": {
                "bit": 7,
                "description": "LCD Driver Enable"
              },
              "LCDSTP": {
                "bit": 8,
                "description": "LCD Stop"
              },
              "LCDDOZE": {
                "bit": 9,
                "description": "LCD Doze enable"
              },
              "ALTDIV": {
                "bit": 12,
                "description": "LCD AlternateClock Divider",
                "width": 2
              },
              "FDCIEN": {
                "bit": 14,
                "description": "LCD Fault Detection Complete Interrupt Enable"
              },
              "LCDIEN": {
                "bit": 15,
                "description": "LCD Frame Frequency Interrupt Enable"
              },
              "VSUPPLY": {
                "bit": 17,
                "description": "Voltage Supply Control"
              },
              "LADJ": {
                "bit": 20,
                "description": "Load Adjust",
                "width": 2
              },
              "CPSEL": {
                "bit": 23,
                "description": "Charge Pump or Resistor Bias Select"
              },
              "RVTRIM": {
                "bit": 24,
                "description": "Regulated Voltage Trim",
                "width": 4
              },
              "RVEN": {
                "bit": 31,
                "description": "Regulated Voltage Enable"
              }
            },
            "AR": {
              "BRATE": {
                "bit": 0,
                "description": "Blink-rate configuration",
                "width": 3
              },
              "BMODE": {
                "bit": 3,
                "description": "Blink mode"
              },
              "BLANK": {
                "bit": 5,
                "description": "Blank display mode"
              },
              "ALT": {
                "bit": 6,
                "description": "Alternate display mode"
              },
              "BLINK": {
                "bit": 7,
                "description": "Blink command"
              },
              "LCDIF": {
                "bit": 15,
                "description": "LCD Frame Frequency Interrupt flag"
              }
            },
            "FDCR": {
              "FDPINID": {
                "bit": 0,
                "description": "Fault Detect Pin ID",
                "width": 6
              },
              "FDBPEN": {
                "bit": 6,
                "description": "Fault Detect Back Plane Enable"
              },
              "FDEN": {
                "bit": 7,
                "description": "Fault Detect Enable"
              },
              "FDSWW": {
                "bit": 9,
                "description": "Fault Detect Sample Window Width",
                "width": 3
              },
              "FDPRS": {
                "bit": 12,
                "description": "Fault Detect Clock Prescaler",
                "width": 3
              }
            },
            "FDSR": {
              "FDCNT": {
                "bit": 0,
                "description": "Fault Detect Counter",
                "width": 8
              },
              "FDCF": {
                "bit": 15,
                "description": "Fault Detection Complete Flag"
              }
            },
            "PEN%s": {
              "PEN": {
                "bit": 0,
                "description": "LCD Pin Enable",
                "width": 32
              }
            },
            "BPEN%s": {
              "BPEN": {
                "bit": 0,
                "description": "Back Plane Enable",
                "width": 32
              }
            },
            "WF3TO0": {
              "WF0": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF1": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF2": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF3": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF0": {
              "BPALCD0": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD0": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD0": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD0": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD0": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD0": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD0": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD0": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF1": {
              "BPALCD1": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD1": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD1": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD1": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD1": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD1": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD1": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD1": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF2": {
              "BPALCD2": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD2": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD2": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD2": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD2": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD2": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD2": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD2": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF3": {
              "BPALCD3": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD3": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD3": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD3": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD3": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD3": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD3": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD3": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF7TO4": {
              "WF4": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF5": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF6": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF7": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF4": {
              "BPALCD4": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD4": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD4": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD4": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD4": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD4": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD4": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD4": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF5": {
              "BPALCD5": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD5": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD5": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD5": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD5": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD5": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD5": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD5": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF6": {
              "BPALCD6": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD6": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD6": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD6": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD6": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD6": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD6": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD6": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF7": {
              "BPALCD7": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD7": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD7": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD7": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD7": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD7": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD7": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD7": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF11TO8": {
              "WF8": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF9": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF10": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF11": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF8": {
              "BPALCD8": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD8": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD8": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD8": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD8": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD8": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD8": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD8": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF9": {
              "BPALCD9": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD9": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD9": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD9": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD9": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD9": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD9": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD9": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF10": {
              "BPALCD10": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD10": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD10": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD10": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD10": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD10": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD10": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD10": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF11": {
              "BPALCD11": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD11": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD11": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD11": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD11": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD11": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD11": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD11": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF15TO12": {
              "WF12": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF13": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF14": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF15": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF12": {
              "BPALCD12": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD12": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD12": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD12": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD12": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD12": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD12": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD12": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF13": {
              "BPALCD13": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD13": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD13": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD13": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD13": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD13": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD13": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD13": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF14": {
              "BPALCD14": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD14": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD14": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD14": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD14": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD14": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD14": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD14": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF15": {
              "BPALCD15": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD15": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD15": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD15": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD15": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD15": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD15": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD15": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF19TO16": {
              "WF16": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF17": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF18": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF19": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF16": {
              "BPALCD16": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD16": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD16": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD16": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD16": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD16": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD16": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD16": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF17": {
              "BPALCD17": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD17": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD17": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD17": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD17": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD17": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD17": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD17": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF18": {
              "BPALCD18": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD18": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD18": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD18": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD18": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD18": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD18": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD18": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF19": {
              "BPALCD19": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD19": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD19": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD19": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD19": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD19": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD19": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD19": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF23TO20": {
              "WF20": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF21": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF22": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF23": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF20": {
              "BPALCD20": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD20": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD20": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD20": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD20": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD20": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD20": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD20": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF21": {
              "BPALCD21": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD21": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD21": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD21": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD21": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD21": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD21": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD21": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF22": {
              "BPALCD22": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD22": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD22": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD22": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD22": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD22": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD22": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD22": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF23": {
              "BPALCD23": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD23": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD23": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD23": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD23": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD23": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD23": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD23": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF27TO24": {
              "WF24": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF25": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF26": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF27": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF24": {
              "BPALCD24": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD24": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD24": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD24": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD24": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD24": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD24": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD24": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF25": {
              "BPALCD25": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD25": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD25": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD25": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD25": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD25": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD25": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD25": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF26": {
              "BPALCD26": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD26": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD26": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD26": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD26": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD26": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD26": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD26": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF27": {
              "BPALCD27": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD27": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD27": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD27": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD27": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD27": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD27": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD27": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF31TO28": {
              "WF28": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF29": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF30": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF31": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF28": {
              "BPALCD28": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD28": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD28": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD28": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD28": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD28": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD28": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD28": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF29": {
              "BPALCD29": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD29": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD29": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD29": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD29": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD29": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD29": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD29": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF30": {
              "BPALCD30": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD30": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD30": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD30": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD30": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD30": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD30": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD30": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF31": {
              "BPALCD31": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD31": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD31": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD31": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD31": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD31": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD31": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD31": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF35TO32": {
              "WF32": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF33": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF34": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF35": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF32": {
              "BPALCD32": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD32": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD32": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD32": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD32": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD32": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD32": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD32": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF33": {
              "BPALCD33": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD33": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD33": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD33": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD33": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD33": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD33": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD33": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF34": {
              "BPALCD34": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD34": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD34": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD34": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD34": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD34": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD34": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD34": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF35": {
              "BPALCD35": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD35": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD35": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD35": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD35": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD35": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD35": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD35": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF39TO36": {
              "WF36": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF37": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF38": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF39": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF36": {
              "BPALCD36": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD36": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD36": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD36": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD36": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD36": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD36": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD36": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF37": {
              "BPALCD37": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD37": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD37": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD37": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD37": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD37": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD37": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD37": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF38": {
              "BPALCD38": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD38": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD38": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD38": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD38": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD38": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD38": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD38": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF39": {
              "BPALCD39": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD39": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD39": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD39": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD39": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD39": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD39": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD39": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF43TO40": {
              "WF40": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF41": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF42": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF43": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF40": {
              "BPALCD40": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD40": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD40": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD40": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD40": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD40": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD40": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD40": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF41": {
              "BPALCD41": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD41": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD41": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD41": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD41": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD41": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD41": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD41": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF42": {
              "BPALCD42": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD42": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD42": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD42": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD42": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD42": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD42": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD42": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF43": {
              "BPALCD43": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD43": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD43": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD43": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD43": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD43": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD43": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD43": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF47TO44": {
              "WF44": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF45": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF46": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF47": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF44": {
              "BPALCD44": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD44": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD44": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD44": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD44": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD44": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD44": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD44": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF45": {
              "BPALCD45": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD45": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD45": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD45": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD45": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD45": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD45": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD45": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF46": {
              "BPALCD46": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD46": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD46": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD46": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD46": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD46": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD46": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD46": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF47": {
              "BPALCD47": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD47": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD47": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD47": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD47": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD47": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD47": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD47": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF51TO48": {
              "WF48": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF49": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF50": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF51": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF48": {
              "BPALCD48": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD48": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD48": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD48": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD48": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD48": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD48": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD48": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF49": {
              "BPALCD49": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD49": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD49": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD49": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD49": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD49": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD49": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD49": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF50": {
              "BPALCD50": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD50": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD50": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD50": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD50": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD50": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD50": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD50": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF51": {
              "BPALCD51": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD51": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD51": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD51": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD51": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD51": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD51": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD51": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF55TO52": {
              "WF52": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF53": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF54": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF55": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF52": {
              "BPALCD52": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD52": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD52": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD52": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD52": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD52": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD52": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD52": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF53": {
              "BPALCD53": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD53": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD53": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD53": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD53": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD53": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD53": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD53": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF54": {
              "BPALCD54": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD54": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD54": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD54": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD54": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD54": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD54": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD54": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF55": {
              "BPALCD55": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD55": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD55": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD55": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD55": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD55": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD55": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD55": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF59TO56": {
              "WF56": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF57": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF58": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF59": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF56": {
              "BPALCD56": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD56": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD56": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD56": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD56": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD56": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD56": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD56": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF57": {
              "BPALCD57": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD57": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD57": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD57": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD57": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD57": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD57": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD57": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF58": {
              "BPALCD58": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD58": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD58": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD58": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD58": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD58": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD58": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD58": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF59": {
              "BPALCD59": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD59": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD59": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD59": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD59": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD59": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD59": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD59": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF63TO60": {
              "WF60": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF61": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF62": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF63": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF60": {
              "BPALCD60": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD60": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD60": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD60": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD60": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD60": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD60": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD60": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF61": {
              "BPALCD61": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD61": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD61": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD61": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD61": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD61": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD61": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD61": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF62": {
              "BPALCD62": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD62": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD62": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD62": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD62": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD62": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD62": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD62": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF63": {
              "BPALCD63": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD63": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD63": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD63": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD63": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD63": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD63": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD63": {
                "bit": 7,
                "description": "no description available"
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORTA",
              "base": "0x40046000",
              "irq": 17
            },
            {
              "name": "PORTB",
              "base": "0x40047000",
              "irq": 17
            },
            {
              "name": "PORTC",
              "base": "0x40048000",
              "irq": 17
            },
            {
              "name": "PORTD",
              "base": "0x40049000",
              "irq": 17
            },
            {
              "name": "PORTE",
              "base": "0x4004A000",
              "irq": 17
            },
            {
              "name": "PORTF",
              "base": "0x4004B000",
              "irq": 17
            },
            {
              "name": "PORTG",
              "base": "0x4004C000",
              "irq": 17
            },
            {
              "name": "PORTH",
              "base": "0x4004D000",
              "irq": 17
            },
            {
              "name": "PORTI",
              "base": "0x4004E000",
              "irq": 17
            },
            {
              "name": "GPIOA",
              "base": "0x400FF000",
              "irq": 17
            },
            {
              "name": "GPIOB",
              "base": "0x400FF001",
              "irq": 17
            },
            {
              "name": "GPIOC",
              "base": "0x400FF002",
              "irq": 17
            },
            {
              "name": "GPIOD",
              "base": "0x400FF003",
              "irq": 17
            },
            {
              "name": "GPIOE",
              "base": "0x400FF040",
              "irq": 17
            },
            {
              "name": "GPIOF",
              "base": "0x400FF041",
              "irq": 17
            },
            {
              "name": "GPIOG",
              "base": "0x400FF042",
              "irq": 17
            },
            {
              "name": "GPIOH",
              "base": "0x400FF043",
              "irq": 17
            },
            {
              "name": "GPIOI",
              "base": "0x400FF080",
              "irq": 17
            }
          ],
          "registers": {
            "PCR%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "GPCLR": {
              "offset": "0x80",
              "size": 32,
              "description": "Global Pin Control Low Register"
            },
            "GPCHR": {
              "offset": "0x84",
              "size": 32,
              "description": "Global Pin Control High Register"
            },
            "ISFR": {
              "offset": "0xA0",
              "size": 32,
              "description": "Interrupt Status Flag Register"
            }
          },
          "bits": {
            "PCR%s": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "GPCLR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "GPCHR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "ISFR": {
              "ISF": {
                "bit": 0,
                "description": "Interrupt Status Flag",
                "width": 32
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40050000",
              "irq": 25
            }
          ],
          "registers": {
            "YEARMON": {
              "offset": "0x00",
              "size": 16,
              "description": "RTC Year and Month Counters Register"
            },
            "DAYS": {
              "offset": "0x02",
              "size": 16,
              "description": "RTC Days and Day-of-Week Counters Register"
            },
            "HOURMIN": {
              "offset": "0x04",
              "size": 16,
              "description": "RTC Hours and Minutes Counters Register"
            },
            "SECONDS": {
              "offset": "0x06",
              "size": 16,
              "description": "RTC Seconds Counters Register"
            },
            "ALM_YEARMON": {
              "offset": "0x08",
              "size": 16,
              "description": "RTC Year and Months Alarm Register"
            },
            "ALM_DAYS": {
              "offset": "0x0A",
              "size": 16,
              "description": "RTC Days Alarm Register"
            },
            "ALM_HOURMIN": {
              "offset": "0x0C",
              "size": 16,
              "description": "RTC Hours and Minutes Alarm Register"
            },
            "ALM_SECONDS": {
              "offset": "0x0E",
              "size": 16,
              "description": "RTC Seconds Alarm Register"
            },
            "CTRL": {
              "offset": "0x10",
              "size": 16,
              "description": "RTC Control Register"
            },
            "STATUS": {
              "offset": "0x12",
              "size": 16,
              "description": "RTC Status Register"
            },
            "ISR": {
              "offset": "0x14",
              "size": 16,
              "description": "RTC Interrupt Status Register"
            },
            "IER": {
              "offset": "0x16",
              "size": 16,
              "description": "RTC Interrupt Enable Register"
            },
            "GP_DATA_REG": {
              "offset": "0x20",
              "size": 16,
              "description": "RTC General Purpose Data Register"
            },
            "DST_HOUR": {
              "offset": "0x22",
              "size": 16,
              "description": "RTC Daylight Saving Hour Register"
            },
            "DST_MONTH": {
              "offset": "0x24",
              "size": 16,
              "description": "RTC Daylight Saving Month Register"
            },
            "DST_DAY": {
              "offset": "0x26",
              "size": 16,
              "description": "RTC Daylight Saving Day Register"
            },
            "COMPEN": {
              "offset": "0x28",
              "size": 16,
              "description": "RTC Compensation Register"
            },
            "TAMPER_DIRECTION": {
              "offset": "0x2C",
              "size": 16,
              "description": "Tamper Direction Register"
            },
            "TAMPER_QSCR": {
              "offset": "0x2E",
              "size": 16,
              "description": "Tamper Queue Status and Control Register"
            },
            "TAMPER_SCR": {
              "offset": "0x32",
              "size": 16,
              "description": "RTC Tamper Status and Control Register"
            },
            "FILTER01_CFG": {
              "offset": "0x34",
              "size": 16,
              "description": "RTC Tamper 0 1 Filter Configuration Register"
            },
            "FILTER2_CFG": {
              "offset": "0x36",
              "size": 16,
              "description": "RTC Tamper 2 Filter Configuration Register"
            },
            "TAMPER_QUEUE": {
              "offset": "0x40",
              "size": 16,
              "description": "Tamper Queue Register"
            },
            "CTRL2": {
              "offset": "0x42",
              "size": 16,
              "description": "RTC Control 2 Register"
            }
          },
          "bits": {
            "YEARMON": {
              "MON_CNT": {
                "bit": 0,
                "description": "no description available",
                "width": 4
              },
              "YROFST": {
                "bit": 8,
                "description": "Year Offset Count Value",
                "width": 8
              }
            },
            "DAYS": {
              "DAY_CNT": {
                "bit": 0,
                "description": "Days Counter Value.",
                "width": 5
              },
              "DOW": {
                "bit": 8,
                "description": "Day of Week Counter Value.",
                "width": 3
              }
            },
            "HOURMIN": {
              "MIN_CNT": {
                "bit": 0,
                "description": "Minutes Counter Value.",
                "width": 6
              },
              "HOUR_CNT": {
                "bit": 8,
                "description": "Hours Counter Value.",
                "width": 5
              }
            },
            "SECONDS": {
              "SEC_CNT": {
                "bit": 0,
                "description": "Seconds Counter Value.",
                "width": 6
              }
            },
            "ALM_YEARMON": {
              "ALM_MON": {
                "bit": 0,
                "description": "Months Value for Alarm.",
                "width": 4
              },
              "ALM_YEAR": {
                "bit": 8,
                "description": "Year Value for Alarm.",
                "width": 8
              }
            },
            "ALM_DAYS": {
              "ALM_DAY": {
                "bit": 0,
                "description": "Days Value for Alarm.",
                "width": 5
              }
            },
            "ALM_HOURMIN": {
              "ALM_MIN": {
                "bit": 0,
                "description": "Minutes Value for Alarm.",
                "width": 6
              },
              "ALM_HOUR": {
                "bit": 8,
                "description": "Hours Value for Alarm.",
                "width": 5
              }
            },
            "ALM_SECONDS": {
              "ALM_SEC": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "DEC_SEC": {
                "bit": 8,
                "description": "Decrement Seconds Counter by 1."
              },
              "INC_SEC": {
                "bit": 9,
                "description": "Increment Seconds Counter by 1."
              }
            },
            "CTRL": {
              "FINEEN": {
                "bit": 0,
                "description": "Fine compensation enable bit"
              },
              "COMP_EN": {
                "bit": 1,
                "description": "no description available"
              },
              "ALM_MATCH": {
                "bit": 2,
                "description": "Alarm Match bits.",
                "width": 2
              },
              "TIMER_STB_MASK": {
                "bit": 4,
                "description": "Sampling timer clocks mask"
              },
              "DST_EN": {
                "bit": 6,
                "description": "Daylight Saving Enable."
              },
              "SWR": {
                "bit": 8,
                "description": "Software Reset bit."
              },
              "CLKOUT": {
                "bit": 13,
                "description": "RTC Clock Output Selection.",
                "width": 2
              }
            },
            "STATUS": {
              "INVAL_BIT": {
                "bit": 0,
                "description": "Invalidate CPU read/write access bit."
              },
              "WRITE_PROT_EN": {
                "bit": 1,
                "description": "Write Protect Enable status bit."
              },
              "CPU_LOW_VOLT": {
                "bit": 2,
                "description": "CPU Low Voltage Warning status bit."
              },
              "RST_SRC": {
                "bit": 3,
                "description": "Reset Source bit."
              },
              "CMP_INT": {
                "bit": 5,
                "description": "Compensation Interval bit."
              },
              "WE": {
                "bit": 6,
                "description": "Write Enable bits.",
                "width": 2
              },
              "BUS_ERR": {
                "bit": 8,
                "description": "Bus Error bit."
              },
              "CMP_DONE": {
                "bit": 11,
                "description": "Compensation Done bit."
              }
            },
            "ISR": {
              "TAMPER_IS": {
                "bit": 0,
                "description": "Tamper Interrupt Status bit."
              },
              "ALM_IS": {
                "bit": 2,
                "description": "Alarm Interrupt Status bit."
              },
              "DAY_IS": {
                "bit": 3,
                "description": "Days Interrupt Status bit."
              },
              "HOUR_IS": {
                "bit": 4,
                "description": "Hours Interrupt Status bit."
              },
              "MIN_IS": {
                "bit": 5,
                "description": "Minutes Interrupt Status bit."
              },
              "IS_1HZ": {
                "bit": 6,
                "description": "1 Hz Interval Interrupt Status bit."
              },
              "IS_2HZ": {
                "bit": 7,
                "description": "2 Hz Interval Interrupt Status bit."
              },
              "IS_4HZ": {
                "bit": 8,
                "description": "4 Hz Interval Interrupt Status bit."
              },
              "IS_8HZ": {
                "bit": 9,
                "description": "8 Hz Interval Interrupt Status bit."
              },
              "IS_16HZ": {
                "bit": 10,
                "description": "16 Hz Interval Interrupt Status bit."
              },
              "IS_32HZ": {
                "bit": 11,
                "description": "32 Hz Interval Interrupt Status bit."
              },
              "IS_64HZ": {
                "bit": 12,
                "description": "64 Hz Interval Interrupt Status bit."
              },
              "IS_128HZ": {
                "bit": 13,
                "description": "128 Hz Interval Interrupt Status bit."
              },
              "IS_256HZ": {
                "bit": 14,
                "description": "256 Hz Interval Interrupt Status bit."
              },
              "IS_512HZ": {
                "bit": 15,
                "description": "512 Hz Interval Interrupt Status bit."
              }
            },
            "IER": {
              "TAMPER_IE": {
                "bit": 0,
                "description": "Tamper Interrupt Enable bit."
              },
              "ALM_IE": {
                "bit": 2,
                "description": "Alarm Interrupt Enable bit."
              },
              "DAY_IE": {
                "bit": 3,
                "description": "Days Interrupt Enable bit."
              },
              "HOUR_IE": {
                "bit": 4,
                "description": "Hours Interrupt Enable bit."
              },
              "MIN_IE": {
                "bit": 5,
                "description": "Minutes Interrupt Enable bit."
              },
              "IE_1HZ": {
                "bit": 6,
                "description": "1 Hz Interval Interrupt Enable bit."
              },
              "IE_2HZ": {
                "bit": 7,
                "description": "2 Hz Interval Interrupt Enable bit."
              },
              "IE_4HZ": {
                "bit": 8,
                "description": "4 Hz Interval Interrupt Enable bit."
              },
              "IE_8HZ": {
                "bit": 9,
                "description": "8 Hz Interval Interrupt Enable bit."
              },
              "IE_16HZ": {
                "bit": 10,
                "description": "16 Hz Interval Interrupt Enable bit."
              },
              "IE_32HZ": {
                "bit": 11,
                "description": "32 Hz Interval Interrupt Enable bit."
              },
              "IE_64HZ": {
                "bit": 12,
                "description": "64 Hz Interval Interrupt Enable bit."
              },
              "IE_128HZ": {
                "bit": 13,
                "description": "128 Hz Interval Interrupt Enable bit."
              },
              "IE_256HZ": {
                "bit": 14,
                "description": "256 Hz Interval Interrupt Enable bit."
              },
              "IE_512HZ": {
                "bit": 15,
                "description": "512 Hz Interval Interrupt Enable bit."
              }
            },
            "GP_DATA_REG": {
              "GP_DATA_REG": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "DST_HOUR": {
              "DST_END_HOUR": {
                "bit": 0,
                "description": "Daylight Saving Time (DST) Hours End Value.",
                "width": 5
              },
              "DST_START_HOUR": {
                "bit": 8,
                "description": "Daylight Saving Time (DST) Hours Start Value.",
                "width": 5
              }
            },
            "DST_MONTH": {
              "DST_END_MONTH": {
                "bit": 0,
                "description": "Daylight Saving Time (DST) Month End Value.",
                "width": 4
              },
              "DST_START_MONTH": {
                "bit": 8,
                "description": "Daylight Saving Time (DST) Month Start Value.",
                "width": 4
              }
            },
            "DST_DAY": {
              "DST_END_DAY": {
                "bit": 0,
                "description": "Daylight Saving Time (DST) Day End Value.",
                "width": 5
              },
              "DST_START_DAY": {
                "bit": 8,
                "description": "Daylight Saving Time (DST) Day Start Value.",
                "width": 5
              }
            },
            "COMPEN": {
              "COMPEN_VAL": {
                "bit": 0,
                "description": "Compensation Value",
                "width": 16
              }
            },
            "TAMPER_DIRECTION": {
              "A_P_TAMP": {
                "bit": 0,
                "description": "no description available",
                "width": 4
              },
              "I_O_TAMP": {
                "bit": 8,
                "description": "no description available",
                "width": 4
              }
            },
            "TAMPER_QSCR": {
              "Q_FULL": {
                "bit": 0,
                "description": "no description available"
              },
              "Q_FULL_INT_EN": {
                "bit": 1,
                "description": "no description available"
              },
              "Q_CLEAR": {
                "bit": 2,
                "description": "no description available"
              },
              "LFSR_CLK_SEL": {
                "bit": 8,
                "description": "no description available",
                "width": 3
              },
              "LFSR_DURATION": {
                "bit": 12,
                "description": "no description available",
                "width": 4
              }
            },
            "TAMPER_SCR": {
              "TMPR_EN": {
                "bit": 0,
                "description": "Tamper Control",
                "width": 4
              },
              "TMPR_STS": {
                "bit": 8,
                "description": "Tamper Status Bit",
                "width": 4
              }
            },
            "FILTER01_CFG": {
              "FIL_DUR1": {
                "bit": 0,
                "description": "Tamper Detect Bit 1 Filter Duration",
                "width": 4
              },
              "CLK_SEL1": {
                "bit": 4,
                "description": "Tamper Filter 1 Clock Select",
                "width": 3
              },
              "POL1": {
                "bit": 7,
                "description": "Tamper Detect Input Bit 1 Polarity Control"
              },
              "FIL_DUR0": {
                "bit": 8,
                "description": "Tamper Detect Bit 0 Filter Duration",
                "width": 4
              },
              "CLK_SEL0": {
                "bit": 12,
                "description": "Tamper Filter 0 Clock Select",
                "width": 3
              },
              "POL0": {
                "bit": 15,
                "description": "Tamper Detect Input Bit 0 Polarity Control"
              }
            },
            "FILTER2_CFG": {
              "FIL_DUR2": {
                "bit": 8,
                "description": "Tamper Detect Bit 2 Filter Duration",
                "width": 4
              },
              "CLK_SEL2": {
                "bit": 12,
                "description": "Tamper Filter 2 Clock Select",
                "width": 3
              },
              "POL2": {
                "bit": 15,
                "description": "Tamper Detect Input Bit 2 Polarity Control"
              }
            },
            "TAMPER_QUEUE": {
              "TAMPER_DATA": {
                "bit": 0,
                "description": "Tamper type stamp and pin number information register",
                "width": 16
              }
            },
            "CTRL2": {
              "TAMP_CFG_OVER": {
                "bit": 0,
                "description": "Tamper Configuration Over"
              },
              "WAKEUP_STATUS": {
                "bit": 5,
                "description": "Wakeup Status",
                "width": 2
              },
              "WAKEUP_MODE": {
                "bit": 7,
                "description": "Wakeup Mode"
              }
            }
          }
        },
        "WDOG": {
          "instances": [
            {
              "name": "WDOG",
              "base": "0x40053000",
              "irq": 29
            }
          ],
          "registers": {
            "STCTRLH": {
              "offset": "0x00",
              "size": 16,
              "description": "Watchdog Status and Control Register High"
            },
            "STCTRLL": {
              "offset": "0x02",
              "size": 16,
              "description": "Watchdog Status and Control Register Low"
            },
            "TOVALH": {
              "offset": "0x04",
              "size": 16,
              "description": "Watchdog Time-out Value Register High"
            },
            "TOVALL": {
              "offset": "0x06",
              "size": 16,
              "description": "Watchdog Time-out Value Register Low"
            },
            "WINH": {
              "offset": "0x08",
              "size": 16,
              "description": "Watchdog Window Register High"
            },
            "WINL": {
              "offset": "0x0A",
              "size": 16,
              "description": "Watchdog Window Register Low"
            },
            "REFRESH": {
              "offset": "0x0C",
              "size": 16,
              "description": "Watchdog Refresh register"
            },
            "UNLOCK": {
              "offset": "0x0E",
              "size": 16,
              "description": "Watchdog Unlock register"
            },
            "TMROUTH": {
              "offset": "0x10",
              "size": 16,
              "description": "Watchdog Timer Output Register High"
            },
            "TMROUTL": {
              "offset": "0x12",
              "size": 16,
              "description": "Watchdog Timer Output Register Low"
            },
            "RSTCNT": {
              "offset": "0x14",
              "size": 16,
              "description": "Watchdog Reset Count register"
            },
            "PRESC": {
              "offset": "0x16",
              "size": 16,
              "description": "Watchdog Prescaler register"
            }
          },
          "bits": {
            "STCTRLH": {
              "WDOGEN": {
                "bit": 0,
                "description": "no description available"
              },
              "CLKSRC": {
                "bit": 1,
                "description": "no description available"
              },
              "IRQRSTEN": {
                "bit": 2,
                "description": "no description available"
              },
              "WINEN": {
                "bit": 3,
                "description": "no description available"
              },
              "ALLOWUPDATE": {
                "bit": 4,
                "description": "no description available"
              },
              "DBGEN": {
                "bit": 5,
                "description": "no description available"
              },
              "STOPEN": {
                "bit": 6,
                "description": "no description available"
              },
              "TESTWDOG": {
                "bit": 10,
                "description": "no description available"
              },
              "TESTSEL": {
                "bit": 11,
                "description": "no description available"
              },
              "BYTESEL": {
                "bit": 12,
                "description": "no description available",
                "width": 2
              },
              "DISTESTWDOG": {
                "bit": 14,
                "description": "no description available"
              }
            },
            "STCTRLL": {
              "INTFLG": {
                "bit": 15,
                "description": "no description available"
              }
            },
            "TOVALH": {
              "TOVALHIGH": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "TOVALL": {
              "TOVALLOW": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "WINH": {
              "WINHIGH": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "WINL": {
              "WINLOW": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "REFRESH": {
              "WDOGREFRESH": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "UNLOCK": {
              "WDOGUNLOCK": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "TMROUTH": {
              "TIMEROUTHIGH": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "TMROUTL": {
              "TIMEROUTLOW": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "RSTCNT": {
              "RSTCNT": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "PRESC": {
              "PRESCVAL": {
                "bit": 8,
                "description": "no description available",
                "width": 3
              }
            }
          }
        },
        "XBAR": {
          "instances": [
            {
              "name": "XBAR",
              "base": "0x40055000",
              "irq": 31
            }
          ],
          "registers": {
            "SEL0": {
              "offset": "0x00",
              "size": 16,
              "description": "Crossbar Select Register 0"
            },
            "SEL1": {
              "offset": "0x02",
              "size": 16,
              "description": "Crossbar Select Register 1"
            },
            "SEL2": {
              "offset": "0x04",
              "size": 16,
              "description": "Crossbar Select Register 2"
            },
            "SEL3": {
              "offset": "0x06",
              "size": 16,
              "description": "Crossbar Select Register 3"
            },
            "SEL4": {
              "offset": "0x08",
              "size": 16,
              "description": "Crossbar Select Register 4"
            },
            "SEL5": {
              "offset": "0x0A",
              "size": 16,
              "description": "Crossbar Select Register 5"
            },
            "SEL6": {
              "offset": "0x0C",
              "size": 16,
              "description": "Crossbar Select Register 6"
            },
            "SEL7": {
              "offset": "0x0E",
              "size": 16,
              "description": "Crossbar Select Register 7"
            },
            "SEL8": {
              "offset": "0x10",
              "size": 16,
              "description": "Crossbar Select Register 8"
            },
            "SEL9": {
              "offset": "0x12",
              "size": 16,
              "description": "Crossbar Select Register 9"
            },
            "SEL10": {
              "offset": "0x14",
              "size": 16,
              "description": "Crossbar Select Register 10"
            },
            "SEL11": {
              "offset": "0x16",
              "size": 16,
              "description": "Crossbar Select Register 11"
            },
            "SEL12": {
              "offset": "0x18",
              "size": 16,
              "description": "Crossbar Select Register 12"
            },
            "SEL13": {
              "offset": "0x1A",
              "size": 16,
              "description": "Crossbar Select Register 13"
            },
            "SEL14": {
              "offset": "0x1C",
              "size": 16,
              "description": "Crossbar Select Register 14"
            },
            "SEL15": {
              "offset": "0x1E",
              "size": 16,
              "description": "Crossbar Select Register 15"
            },
            "SEL16": {
              "offset": "0x20",
              "size": 16,
              "description": "Crossbar Select Register 16"
            },
            "CTRL0": {
              "offset": "0x22",
              "size": 16,
              "description": "Crossbar Control Register 0"
            }
          },
          "bits": {
            "SEL0": {
              "SEL0": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "no description available",
                "width": 6
              }
            },
            "SEL1": {
              "SEL2": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "SEL3": {
                "bit": 8,
                "description": "no description available",
                "width": 6
              }
            },
            "SEL2": {
              "SEL4": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "SEL5": {
                "bit": 8,
                "description": "no description available",
                "width": 6
              }
            },
            "SEL3": {
              "SEL6": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "SEL7": {
                "bit": 8,
                "description": "no description available",
                "width": 6
              }
            },
            "SEL4": {
              "SEL8": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "SEL9": {
                "bit": 8,
                "description": "no description available",
                "width": 6
              }
            },
            "SEL5": {
              "SEL10": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "SEL11": {
                "bit": 8,
                "description": "no description available",
                "width": 6
              }
            },
            "SEL6": {
              "SEL12": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "SEL13": {
                "bit": 8,
                "description": "no description available",
                "width": 6
              }
            },
            "SEL7": {
              "SEL14": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "SEL15": {
                "bit": 8,
                "description": "no description available",
                "width": 6
              }
            },
            "SEL8": {
              "SEL16": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "SEL17": {
                "bit": 8,
                "description": "no description available",
                "width": 6
              }
            },
            "SEL9": {
              "SEL18": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "SEL19": {
                "bit": 8,
                "description": "no description available",
                "width": 6
              }
            },
            "SEL10": {
              "SEL20": {
                "bit": 0,
                "description": "no description available",
                "width": 5
              },
              "SEL21": {
                "bit": 8,
                "description": "no description available",
                "width": 5
              }
            },
            "SEL11": {
              "SEL22": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "SEL23": {
                "bit": 8,
                "description": "no description available",
                "width": 6
              }
            },
            "SEL12": {
              "SEL24": {
                "bit": 0,
                "description": "no description available",
                "width": 5
              },
              "SEL25": {
                "bit": 8,
                "description": "no description available",
                "width": 5
              }
            },
            "SEL13": {
              "SEL26": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "SEL27": {
                "bit": 8,
                "description": "no description available",
                "width": 6
              }
            },
            "SEL14": {
              "SEL28": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "SEL29": {
                "bit": 8,
                "description": "no description available",
                "width": 6
              }
            },
            "SEL15": {
              "SEL30": {
                "bit": 0,
                "description": "no description available",
                "width": 5
              },
              "SEL31": {
                "bit": 8,
                "description": "no description available",
                "width": 5
              }
            },
            "SEL16": {
              "SEL32": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              }
            },
            "CTRL0": {
              "DEN0": {
                "bit": 0,
                "description": "DMA Enable for XBAR_OUT0"
              },
              "IEN0": {
                "bit": 1,
                "description": "Interrupt Enable for XBAR_OUT0"
              },
              "EDGE0": {
                "bit": 2,
                "description": "Active edge for edge detection on XBAR_OUT0",
                "width": 2
              },
              "STS0": {
                "bit": 4,
                "description": "Edge detection status for XBAR_OUT0"
              }
            }
          }
        },
        "TMR0": {
          "instances": [
            {
              "name": "TMR0",
              "base": "0x40057000",
              "irq": 7
            }
          ],
          "registers": {
            "COMP1": {
              "offset": "0x00",
              "size": 16,
              "description": "Timer Channel Compare Register 1"
            },
            "COMP2": {
              "offset": "0x02",
              "size": 16,
              "description": "Timer Channel Compare Register 2"
            },
            "CAPT": {
              "offset": "0x04",
              "size": 16,
              "description": "Timer Channel Capture Register"
            },
            "LOAD": {
              "offset": "0x06",
              "size": 16,
              "description": "Timer Channel Load Register"
            },
            "HOLD": {
              "offset": "0x08",
              "size": 16,
              "description": "Timer Channel Hold Register"
            },
            "CNTR": {
              "offset": "0x0A",
              "size": 16,
              "description": "Timer Channel Counter Register"
            },
            "CTRL": {
              "offset": "0x0C",
              "size": 16,
              "description": "Timer Channel Control Register"
            },
            "SCTRL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Timer Channel Status and Control Register"
            },
            "CMPLD1": {
              "offset": "0x10",
              "size": 16,
              "description": "Timer Channel Comparator Load Register 1"
            },
            "CMPLD2": {
              "offset": "0x12",
              "size": 16,
              "description": "Timer Channel Comparator Load Register 2"
            },
            "CSCTRL": {
              "offset": "0x14",
              "size": 16,
              "description": "Timer Channel Comparator Status and Control Register"
            },
            "FILT": {
              "offset": "0x16",
              "size": 16,
              "description": "Timer Channel Input Filter Register"
            },
            "ENBL": {
              "offset": "0x1E",
              "size": 16,
              "description": "Timer Channel Enable Register"
            }
          },
          "bits": {
            "COMP1": {
              "COMPARISON_1": {
                "bit": 0,
                "description": "Comparison Value 1",
                "width": 16
              }
            },
            "COMP2": {
              "COMPARISON_2": {
                "bit": 0,
                "description": "Comparison Value 2",
                "width": 16
              }
            },
            "CAPT": {
              "CAPTURE": {
                "bit": 0,
                "description": "Capture Value",
                "width": 16
              }
            },
            "LOAD": {
              "LOAD": {
                "bit": 0,
                "description": "Timer Load Register",
                "width": 16
              }
            },
            "HOLD": {
              "HOLD": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "CNTR": {
              "COUNTER": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "CTRL": {
              "OUTMODE": {
                "bit": 0,
                "description": "Output Mode",
                "width": 3
              },
              "COINIT": {
                "bit": 3,
                "description": "Co-Channel Initialization"
              },
              "DIR": {
                "bit": 4,
                "description": "Count Direction"
              },
              "LENGTH": {
                "bit": 5,
                "description": "Count Length"
              },
              "ONCE": {
                "bit": 6,
                "description": "Count Once"
              },
              "SCS": {
                "bit": 7,
                "description": "Secondary Count Source",
                "width": 2
              },
              "PCS": {
                "bit": 9,
                "description": "Primary Count Source",
                "width": 4
              },
              "CM": {
                "bit": 13,
                "description": "Count Mode",
                "width": 3
              }
            },
            "SCTRL": {
              "OEN": {
                "bit": 0,
                "description": "Output Enable"
              },
              "OPS": {
                "bit": 1,
                "description": "Output Polarity Select"
              },
              "FORCE": {
                "bit": 2,
                "description": "Force OFLAG Output"
              },
              "VAL": {
                "bit": 3,
                "description": "Forced OFLAG Value"
              },
              "EEOF": {
                "bit": 4,
                "description": "Enable External OFLAG Force"
              },
              "MSTR": {
                "bit": 5,
                "description": "Master Mode"
              },
              "CAPTURE_MODE": {
                "bit": 6,
                "description": "Input Capture Mode",
                "width": 2
              },
              "INPUT": {
                "bit": 8,
                "description": "External Input Signal"
              },
              "IPS": {
                "bit": 9,
                "description": "Input Polarity Select"
              },
              "IEFIE": {
                "bit": 10,
                "description": "Input Edge Flag Interrupt Enable"
              },
              "IEF": {
                "bit": 11,
                "description": "Input Edge Flag"
              },
              "TOFIE": {
                "bit": 12,
                "description": "Timer Overflow Flag Interrupt Enable"
              },
              "TOF": {
                "bit": 13,
                "description": "Timer Overflow Flag"
              },
              "TCFIE": {
                "bit": 14,
                "description": "Timer Compare Flag Interrupt Enable"
              },
              "TCF": {
                "bit": 15,
                "description": "Timer Compare Flag"
              }
            },
            "CMPLD1": {
              "COMPARATOR_LOAD_1": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "CMPLD2": {
              "COMPARATOR_LOAD_2": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "CSCTRL": {
              "CL1": {
                "bit": 0,
                "description": "Compare Load Control 1",
                "width": 2
              },
              "CL2": {
                "bit": 2,
                "description": "Compare Load Control 2",
                "width": 2
              },
              "TCF1": {
                "bit": 4,
                "description": "Timer Compare 1 Interrupt Flag"
              },
              "TCF2": {
                "bit": 5,
                "description": "Timer Compare 2 Interrupt Flag"
              },
              "TCF1EN": {
                "bit": 6,
                "description": "Timer Compare 1 Interrupt Enable"
              },
              "TCF2EN": {
                "bit": 7,
                "description": "Timer Compare 2 Interrupt Enable"
              },
              "OFLAG": {
                "bit": 8,
                "description": "Output flag"
              },
              "UP": {
                "bit": 9,
                "description": "Counting Direction Indicator"
              },
              "TCI": {
                "bit": 10,
                "description": "Triggered Count Initialization Control"
              },
              "ROC": {
                "bit": 11,
                "description": "Reload on Capture"
              },
              "ALT_LOAD": {
                "bit": 12,
                "description": "Alternative Load Enable"
              },
              "FAULT": {
                "bit": 13,
                "description": "Fault Enable"
              },
              "DBG_EN": {
                "bit": 14,
                "description": "Debug Actions Enable",
                "width": 2
              }
            },
            "FILT": {
              "FILT_PER": {
                "bit": 0,
                "description": "Input Filter Sample Period",
                "width": 8
              },
              "FILT_CNT": {
                "bit": 8,
                "description": "Input Filter Sample Count",
                "width": 3
              }
            },
            "ENBL": {
              "ENBL": {
                "bit": 0,
                "description": "Timer Channel Enable",
                "width": 4
              }
            }
          }
        },
        "TMR1": {
          "instances": [
            {
              "name": "TMR1",
              "base": "0x40058000",
              "irq": 8
            }
          ],
          "registers": {
            "COMP1": {
              "offset": "0x00",
              "size": 16,
              "description": "Timer Channel Compare Register 1"
            },
            "COMP2": {
              "offset": "0x02",
              "size": 16,
              "description": "Timer Channel Compare Register 2"
            },
            "CAPT": {
              "offset": "0x04",
              "size": 16,
              "description": "Timer Channel Capture Register"
            },
            "LOAD": {
              "offset": "0x06",
              "size": 16,
              "description": "Timer Channel Load Register"
            },
            "HOLD": {
              "offset": "0x08",
              "size": 16,
              "description": "Timer Channel Hold Register"
            },
            "CNTR": {
              "offset": "0x0A",
              "size": 16,
              "description": "Timer Channel Counter Register"
            },
            "CTRL": {
              "offset": "0x0C",
              "size": 16,
              "description": "Timer Channel Control Register"
            },
            "SCTRL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Timer Channel Status and Control Register"
            },
            "CMPLD1": {
              "offset": "0x10",
              "size": 16,
              "description": "Timer Channel Comparator Load Register 1"
            },
            "CMPLD2": {
              "offset": "0x12",
              "size": 16,
              "description": "Timer Channel Comparator Load Register 2"
            },
            "CSCTRL": {
              "offset": "0x14",
              "size": 16,
              "description": "Timer Channel Comparator Status and Control Register"
            },
            "FILT": {
              "offset": "0x16",
              "size": 16,
              "description": "Timer Channel Input Filter Register"
            }
          },
          "bits": {
            "COMP1": {
              "COMPARISON_1": {
                "bit": 0,
                "description": "Comparison Value 1",
                "width": 16
              }
            },
            "COMP2": {
              "COMPARISON_2": {
                "bit": 0,
                "description": "Comparison Value 2",
                "width": 16
              }
            },
            "CAPT": {
              "CAPTURE": {
                "bit": 0,
                "description": "Capture Value",
                "width": 16
              }
            },
            "LOAD": {
              "LOAD": {
                "bit": 0,
                "description": "Timer Load Register",
                "width": 16
              }
            },
            "HOLD": {
              "HOLD": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "CNTR": {
              "COUNTER": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "CTRL": {
              "OUTMODE": {
                "bit": 0,
                "description": "Output Mode",
                "width": 3
              },
              "COINIT": {
                "bit": 3,
                "description": "Co-Channel Initialization"
              },
              "DIR": {
                "bit": 4,
                "description": "Count Direction"
              },
              "LENGTH": {
                "bit": 5,
                "description": "Count Length"
              },
              "ONCE": {
                "bit": 6,
                "description": "Count Once"
              },
              "SCS": {
                "bit": 7,
                "description": "Secondary Count Source",
                "width": 2
              },
              "PCS": {
                "bit": 9,
                "description": "Primary Count Source",
                "width": 4
              },
              "CM": {
                "bit": 13,
                "description": "Count Mode",
                "width": 3
              }
            },
            "SCTRL": {
              "OEN": {
                "bit": 0,
                "description": "Output Enable"
              },
              "OPS": {
                "bit": 1,
                "description": "Output Polarity Select"
              },
              "FORCE": {
                "bit": 2,
                "description": "Force OFLAG Output"
              },
              "VAL": {
                "bit": 3,
                "description": "Forced OFLAG Value"
              },
              "EEOF": {
                "bit": 4,
                "description": "Enable External OFLAG Force"
              },
              "MSTR": {
                "bit": 5,
                "description": "Master Mode"
              },
              "CAPTURE_MODE": {
                "bit": 6,
                "description": "Input Capture Mode",
                "width": 2
              },
              "INPUT": {
                "bit": 8,
                "description": "External Input Signal"
              },
              "IPS": {
                "bit": 9,
                "description": "Input Polarity Select"
              },
              "IEFIE": {
                "bit": 10,
                "description": "Input Edge Flag Interrupt Enable"
              },
              "IEF": {
                "bit": 11,
                "description": "Input Edge Flag"
              },
              "TOFIE": {
                "bit": 12,
                "description": "Timer Overflow Flag Interrupt Enable"
              },
              "TOF": {
                "bit": 13,
                "description": "Timer Overflow Flag"
              },
              "TCFIE": {
                "bit": 14,
                "description": "Timer Compare Flag Interrupt Enable"
              },
              "TCF": {
                "bit": 15,
                "description": "Timer Compare Flag"
              }
            },
            "CMPLD1": {
              "COMPARATOR_LOAD_1": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "CMPLD2": {
              "COMPARATOR_LOAD_2": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "CSCTRL": {
              "CL1": {
                "bit": 0,
                "description": "Compare Load Control 1",
                "width": 2
              },
              "CL2": {
                "bit": 2,
                "description": "Compare Load Control 2",
                "width": 2
              },
              "TCF1": {
                "bit": 4,
                "description": "Timer Compare 1 Interrupt Flag"
              },
              "TCF2": {
                "bit": 5,
                "description": "Timer Compare 2 Interrupt Flag"
              },
              "TCF1EN": {
                "bit": 6,
                "description": "Timer Compare 1 Interrupt Enable"
              },
              "TCF2EN": {
                "bit": 7,
                "description": "Timer Compare 2 Interrupt Enable"
              },
              "OFLAG": {
                "bit": 8,
                "description": "Output flag"
              },
              "UP": {
                "bit": 9,
                "description": "Counting Direction Indicator"
              },
              "TCI": {
                "bit": 10,
                "description": "Triggered Count Initialization Control"
              },
              "ROC": {
                "bit": 11,
                "description": "Reload on Capture"
              },
              "ALT_LOAD": {
                "bit": 12,
                "description": "Alternative Load Enable"
              },
              "FAULT": {
                "bit": 13,
                "description": "Fault Enable"
              },
              "DBG_EN": {
                "bit": 14,
                "description": "Debug Actions Enable",
                "width": 2
              }
            },
            "FILT": {
              "FILT_PER": {
                "bit": 0,
                "description": "Input Filter Sample Period",
                "width": 8
              },
              "FILT_CNT": {
                "bit": 8,
                "description": "Input Filter Sample Count",
                "width": 3
              }
            }
          }
        },
        "TMR2": {
          "instances": [
            {
              "name": "TMR2",
              "base": "0x40059000",
              "irq": 9
            }
          ],
          "registers": {
            "COMP1": {
              "offset": "0x00",
              "size": 16,
              "description": "Timer Channel Compare Register 1"
            },
            "COMP2": {
              "offset": "0x02",
              "size": 16,
              "description": "Timer Channel Compare Register 2"
            },
            "CAPT": {
              "offset": "0x04",
              "size": 16,
              "description": "Timer Channel Capture Register"
            },
            "LOAD": {
              "offset": "0x06",
              "size": 16,
              "description": "Timer Channel Load Register"
            },
            "HOLD": {
              "offset": "0x08",
              "size": 16,
              "description": "Timer Channel Hold Register"
            },
            "CNTR": {
              "offset": "0x0A",
              "size": 16,
              "description": "Timer Channel Counter Register"
            },
            "CTRL": {
              "offset": "0x0C",
              "size": 16,
              "description": "Timer Channel Control Register"
            },
            "SCTRL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Timer Channel Status and Control Register"
            },
            "CMPLD1": {
              "offset": "0x10",
              "size": 16,
              "description": "Timer Channel Comparator Load Register 1"
            },
            "CMPLD2": {
              "offset": "0x12",
              "size": 16,
              "description": "Timer Channel Comparator Load Register 2"
            },
            "CSCTRL": {
              "offset": "0x14",
              "size": 16,
              "description": "Timer Channel Comparator Status and Control Register"
            },
            "FILT": {
              "offset": "0x16",
              "size": 16,
              "description": "Timer Channel Input Filter Register"
            }
          },
          "bits": {
            "COMP1": {
              "COMPARISON_1": {
                "bit": 0,
                "description": "Comparison Value 1",
                "width": 16
              }
            },
            "COMP2": {
              "COMPARISON_2": {
                "bit": 0,
                "description": "Comparison Value 2",
                "width": 16
              }
            },
            "CAPT": {
              "CAPTURE": {
                "bit": 0,
                "description": "Capture Value",
                "width": 16
              }
            },
            "LOAD": {
              "LOAD": {
                "bit": 0,
                "description": "Timer Load Register",
                "width": 16
              }
            },
            "HOLD": {
              "HOLD": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "CNTR": {
              "COUNTER": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "CTRL": {
              "OUTMODE": {
                "bit": 0,
                "description": "Output Mode",
                "width": 3
              },
              "COINIT": {
                "bit": 3,
                "description": "Co-Channel Initialization"
              },
              "DIR": {
                "bit": 4,
                "description": "Count Direction"
              },
              "LENGTH": {
                "bit": 5,
                "description": "Count Length"
              },
              "ONCE": {
                "bit": 6,
                "description": "Count Once"
              },
              "SCS": {
                "bit": 7,
                "description": "Secondary Count Source",
                "width": 2
              },
              "PCS": {
                "bit": 9,
                "description": "Primary Count Source",
                "width": 4
              },
              "CM": {
                "bit": 13,
                "description": "Count Mode",
                "width": 3
              }
            },
            "SCTRL": {
              "OEN": {
                "bit": 0,
                "description": "Output Enable"
              },
              "OPS": {
                "bit": 1,
                "description": "Output Polarity Select"
              },
              "FORCE": {
                "bit": 2,
                "description": "Force OFLAG Output"
              },
              "VAL": {
                "bit": 3,
                "description": "Forced OFLAG Value"
              },
              "EEOF": {
                "bit": 4,
                "description": "Enable External OFLAG Force"
              },
              "MSTR": {
                "bit": 5,
                "description": "Master Mode"
              },
              "CAPTURE_MODE": {
                "bit": 6,
                "description": "Input Capture Mode",
                "width": 2
              },
              "INPUT": {
                "bit": 8,
                "description": "External Input Signal"
              },
              "IPS": {
                "bit": 9,
                "description": "Input Polarity Select"
              },
              "IEFIE": {
                "bit": 10,
                "description": "Input Edge Flag Interrupt Enable"
              },
              "IEF": {
                "bit": 11,
                "description": "Input Edge Flag"
              },
              "TOFIE": {
                "bit": 12,
                "description": "Timer Overflow Flag Interrupt Enable"
              },
              "TOF": {
                "bit": 13,
                "description": "Timer Overflow Flag"
              },
              "TCFIE": {
                "bit": 14,
                "description": "Timer Compare Flag Interrupt Enable"
              },
              "TCF": {
                "bit": 15,
                "description": "Timer Compare Flag"
              }
            },
            "CMPLD1": {
              "COMPARATOR_LOAD_1": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "CMPLD2": {
              "COMPARATOR_LOAD_2": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "CSCTRL": {
              "CL1": {
                "bit": 0,
                "description": "Compare Load Control 1",
                "width": 2
              },
              "CL2": {
                "bit": 2,
                "description": "Compare Load Control 2",
                "width": 2
              },
              "TCF1": {
                "bit": 4,
                "description": "Timer Compare 1 Interrupt Flag"
              },
              "TCF2": {
                "bit": 5,
                "description": "Timer Compare 2 Interrupt Flag"
              },
              "TCF1EN": {
                "bit": 6,
                "description": "Timer Compare 1 Interrupt Enable"
              },
              "TCF2EN": {
                "bit": 7,
                "description": "Timer Compare 2 Interrupt Enable"
              },
              "OFLAG": {
                "bit": 8,
                "description": "Output flag"
              },
              "UP": {
                "bit": 9,
                "description": "Counting Direction Indicator"
              },
              "TCI": {
                "bit": 10,
                "description": "Triggered Count Initialization Control"
              },
              "ROC": {
                "bit": 11,
                "description": "Reload on Capture"
              },
              "ALT_LOAD": {
                "bit": 12,
                "description": "Alternative Load Enable"
              },
              "FAULT": {
                "bit": 13,
                "description": "Fault Enable"
              },
              "DBG_EN": {
                "bit": 14,
                "description": "Debug Actions Enable",
                "width": 2
              }
            },
            "FILT": {
              "FILT_PER": {
                "bit": 0,
                "description": "Input Filter Sample Period",
                "width": 8
              },
              "FILT_CNT": {
                "bit": 8,
                "description": "Input Filter Sample Count",
                "width": 3
              }
            }
          }
        },
        "TMR3": {
          "instances": [
            {
              "name": "TMR3",
              "base": "0x4005A000",
              "irq": 10
            }
          ],
          "registers": {
            "COMP1": {
              "offset": "0x00",
              "size": 16,
              "description": "Timer Channel Compare Register 1"
            },
            "COMP2": {
              "offset": "0x02",
              "size": 16,
              "description": "Timer Channel Compare Register 2"
            },
            "CAPT": {
              "offset": "0x04",
              "size": 16,
              "description": "Timer Channel Capture Register"
            },
            "LOAD": {
              "offset": "0x06",
              "size": 16,
              "description": "Timer Channel Load Register"
            },
            "HOLD": {
              "offset": "0x08",
              "size": 16,
              "description": "Timer Channel Hold Register"
            },
            "CNTR": {
              "offset": "0x0A",
              "size": 16,
              "description": "Timer Channel Counter Register"
            },
            "CTRL": {
              "offset": "0x0C",
              "size": 16,
              "description": "Timer Channel Control Register"
            },
            "SCTRL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Timer Channel Status and Control Register"
            },
            "CMPLD1": {
              "offset": "0x10",
              "size": 16,
              "description": "Timer Channel Comparator Load Register 1"
            },
            "CMPLD2": {
              "offset": "0x12",
              "size": 16,
              "description": "Timer Channel Comparator Load Register 2"
            },
            "CSCTRL": {
              "offset": "0x14",
              "size": 16,
              "description": "Timer Channel Comparator Status and Control Register"
            },
            "FILT": {
              "offset": "0x16",
              "size": 16,
              "description": "Timer Channel Input Filter Register"
            }
          },
          "bits": {
            "COMP1": {
              "COMPARISON_1": {
                "bit": 0,
                "description": "Comparison Value 1",
                "width": 16
              }
            },
            "COMP2": {
              "COMPARISON_2": {
                "bit": 0,
                "description": "Comparison Value 2",
                "width": 16
              }
            },
            "CAPT": {
              "CAPTURE": {
                "bit": 0,
                "description": "Capture Value",
                "width": 16
              }
            },
            "LOAD": {
              "LOAD": {
                "bit": 0,
                "description": "Timer Load Register",
                "width": 16
              }
            },
            "HOLD": {
              "HOLD": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "CNTR": {
              "COUNTER": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "CTRL": {
              "OUTMODE": {
                "bit": 0,
                "description": "Output Mode",
                "width": 3
              },
              "COINIT": {
                "bit": 3,
                "description": "Co-Channel Initialization"
              },
              "DIR": {
                "bit": 4,
                "description": "Count Direction"
              },
              "LENGTH": {
                "bit": 5,
                "description": "Count Length"
              },
              "ONCE": {
                "bit": 6,
                "description": "Count Once"
              },
              "SCS": {
                "bit": 7,
                "description": "Secondary Count Source",
                "width": 2
              },
              "PCS": {
                "bit": 9,
                "description": "Primary Count Source",
                "width": 4
              },
              "CM": {
                "bit": 13,
                "description": "Count Mode",
                "width": 3
              }
            },
            "SCTRL": {
              "OEN": {
                "bit": 0,
                "description": "Output Enable"
              },
              "OPS": {
                "bit": 1,
                "description": "Output Polarity Select"
              },
              "FORCE": {
                "bit": 2,
                "description": "Force OFLAG Output"
              },
              "VAL": {
                "bit": 3,
                "description": "Forced OFLAG Value"
              },
              "EEOF": {
                "bit": 4,
                "description": "Enable External OFLAG Force"
              },
              "MSTR": {
                "bit": 5,
                "description": "Master Mode"
              },
              "CAPTURE_MODE": {
                "bit": 6,
                "description": "Input Capture Mode",
                "width": 2
              },
              "INPUT": {
                "bit": 8,
                "description": "External Input Signal"
              },
              "IPS": {
                "bit": 9,
                "description": "Input Polarity Select"
              },
              "IEFIE": {
                "bit": 10,
                "description": "Input Edge Flag Interrupt Enable"
              },
              "IEF": {
                "bit": 11,
                "description": "Input Edge Flag"
              },
              "TOFIE": {
                "bit": 12,
                "description": "Timer Overflow Flag Interrupt Enable"
              },
              "TOF": {
                "bit": 13,
                "description": "Timer Overflow Flag"
              },
              "TCFIE": {
                "bit": 14,
                "description": "Timer Compare Flag Interrupt Enable"
              },
              "TCF": {
                "bit": 15,
                "description": "Timer Compare Flag"
              }
            },
            "CMPLD1": {
              "COMPARATOR_LOAD_1": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "CMPLD2": {
              "COMPARATOR_LOAD_2": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "CSCTRL": {
              "CL1": {
                "bit": 0,
                "description": "Compare Load Control 1",
                "width": 2
              },
              "CL2": {
                "bit": 2,
                "description": "Compare Load Control 2",
                "width": 2
              },
              "TCF1": {
                "bit": 4,
                "description": "Timer Compare 1 Interrupt Flag"
              },
              "TCF2": {
                "bit": 5,
                "description": "Timer Compare 2 Interrupt Flag"
              },
              "TCF1EN": {
                "bit": 6,
                "description": "Timer Compare 1 Interrupt Enable"
              },
              "TCF2EN": {
                "bit": 7,
                "description": "Timer Compare 2 Interrupt Enable"
              },
              "OFLAG": {
                "bit": 8,
                "description": "Output flag"
              },
              "UP": {
                "bit": 9,
                "description": "Counting Direction Indicator"
              },
              "TCI": {
                "bit": 10,
                "description": "Triggered Count Initialization Control"
              },
              "ROC": {
                "bit": 11,
                "description": "Reload on Capture"
              },
              "ALT_LOAD": {
                "bit": 12,
                "description": "Alternative Load Enable"
              },
              "FAULT": {
                "bit": 13,
                "description": "Fault Enable"
              },
              "DBG_EN": {
                "bit": 14,
                "description": "Debug Actions Enable",
                "width": 2
              }
            },
            "FILT": {
              "FILT_PER": {
                "bit": 0,
                "description": "Input Filter Sample Period",
                "width": 8
              },
              "FILT_CNT": {
                "bit": 8,
                "description": "Input Filter Sample Count",
                "width": 3
              }
            }
          }
        },
        "EWM": {
          "instances": [
            {
              "name": "EWM",
              "base": "0x40061000",
              "irq": 27
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 8,
              "description": "Control Register"
            },
            "SERV": {
              "offset": "0x01",
              "size": 8,
              "description": "Service Register"
            },
            "CMPL": {
              "offset": "0x02",
              "size": 8,
              "description": "Compare Low Register"
            },
            "CMPH": {
              "offset": "0x03",
              "size": 8,
              "description": "Compare High Register"
            }
          },
          "bits": {
            "CTRL": {
              "EWMEN": {
                "bit": 0,
                "description": "EWM enable."
              },
              "ASSIN": {
                "bit": 1,
                "description": "EWM_in's Assertion State Select."
              },
              "INEN": {
                "bit": 2,
                "description": "Input Enable."
              },
              "INTEN": {
                "bit": 3,
                "description": "Interrupt Enable."
              }
            },
            "SERV": {
              "SERVICE": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "CMPL": {
              "COMPAREL": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "CMPH": {
              "COMPAREH": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "MCG",
              "base": "0x40064000",
              "irq": 28
            }
          ],
          "registers": {
            "C1": {
              "offset": "0x00",
              "size": 8,
              "description": "MCG Control 1 Register"
            },
            "C2": {
              "offset": "0x01",
              "size": 8,
              "description": "MCG Control 2 Register"
            },
            "C3": {
              "offset": "0x02",
              "size": 8,
              "description": "MCG Control 3 Register"
            },
            "C4": {
              "offset": "0x03",
              "size": 8,
              "description": "MCG Control 4 Register"
            },
            "C5": {
              "offset": "0x04",
              "size": 8,
              "description": "MCG Control 5 Register"
            },
            "C6": {
              "offset": "0x05",
              "size": 8,
              "description": "MCG Control 6 Register"
            },
            "S": {
              "offset": "0x06",
              "size": 8,
              "description": "MCG Status Register"
            },
            "SC": {
              "offset": "0x08",
              "size": 8,
              "description": "MCG Status and Control Register"
            },
            "ATCVH": {
              "offset": "0x0A",
              "size": 8,
              "description": "MCG Auto Trim Compare Value High Register"
            },
            "ATCVL": {
              "offset": "0x0B",
              "size": 8,
              "description": "MCG Auto Trim Compare Value Low Register"
            },
            "C7": {
              "offset": "0x0C",
              "size": 8,
              "description": "MCG Control 7 Register"
            },
            "C8": {
              "offset": "0x0D",
              "size": 8,
              "description": "MCG Control 8 Register"
            },
            "C9": {
              "offset": "0x0E",
              "size": 8,
              "description": "MCG Control 9 Register"
            }
          },
          "bits": {
            "C1": {
              "IREFSTEN": {
                "bit": 0,
                "description": "Internal Reference Stop Enable"
              },
              "IRCLKEN": {
                "bit": 1,
                "description": "Internal Reference Clock Enable"
              },
              "IREFS": {
                "bit": 2,
                "description": "Internal Reference Select"
              },
              "FRDIV": {
                "bit": 3,
                "description": "FLL External Reference Divider",
                "width": 3
              },
              "CLKS": {
                "bit": 6,
                "description": "Clock Source Select",
                "width": 2
              }
            },
            "C2": {
              "IRCS": {
                "bit": 0,
                "description": "Internal Reference Clock Select"
              },
              "LP": {
                "bit": 1,
                "description": "Low Power Select"
              },
              "EREFS0": {
                "bit": 2,
                "description": "External Reference Select"
              },
              "HGO0": {
                "bit": 3,
                "description": "High Gain Oscillator Select"
              },
              "RANGE0": {
                "bit": 4,
                "description": "Frequency Range Select",
                "width": 2
              },
              "LOCRE0": {
                "bit": 7,
                "description": "Loss of Clock Reset Enable"
              }
            },
            "C3": {
              "SCTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Trim Setting",
                "width": 8
              }
            },
            "C4": {
              "SCFTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Fine Trim"
              },
              "FCTRIM": {
                "bit": 1,
                "description": "Fast Internal Reference Clock Trim Setting",
                "width": 4
              },
              "DRST_DRS": {
                "bit": 5,
                "description": "DCO Range Select",
                "width": 2
              },
              "DMX32": {
                "bit": 7,
                "description": "DCO Maximum Frequency with 32.768 kHz Reference"
              }
            },
            "C5": {
              "PLLSTEN0": {
                "bit": 5,
                "description": "PLL Stop Enable"
              },
              "PLLCLKEN0": {
                "bit": 6,
                "description": "PLL Clock Enable"
              }
            },
            "C6": {
              "CHGPMP_BIAS": {
                "bit": 0,
                "description": "Directly controls the PLL Charge Pump Current. Appropiate selection of this value is imperative to ensure stable operation of the PLL closed loop system. The default value for this field is set to 5'b01000 out of reset which generates a nominal 750nA charge pump current (lcp).",
                "width": 5
              },
              "CME0": {
                "bit": 5,
                "description": "Clock Monitor Enable"
              },
              "PLLS": {
                "bit": 6,
                "description": "PLL Select"
              },
              "LOLIE0": {
                "bit": 7,
                "description": "Loss of Lock Interrrupt Enable"
              }
            },
            "S": {
              "IRCST": {
                "bit": 0,
                "description": "Internal Reference Clock Status"
              },
              "OSCINIT0": {
                "bit": 1,
                "description": "OSC Initialization"
              },
              "CLKST": {
                "bit": 2,
                "description": "Clock Mode Status",
                "width": 2
              },
              "IREFST": {
                "bit": 4,
                "description": "Internal Reference Status"
              },
              "PLLST": {
                "bit": 5,
                "description": "PLL Select Status"
              },
              "LOCK0": {
                "bit": 6,
                "description": "Lock Status"
              },
              "LOLS0": {
                "bit": 7,
                "description": "Loss of Lock Status"
              }
            },
            "SC": {
              "LOCS0": {
                "bit": 0,
                "description": "OSC0 Loss of Clock Status"
              },
              "FCRDIV": {
                "bit": 1,
                "description": "Fast Clock Internal Reference Divider",
                "width": 3
              },
              "FLTPRSRV": {
                "bit": 4,
                "description": "FLL Filter Preserve Enable"
              },
              "ATMF": {
                "bit": 5,
                "description": "Automatic Trim Machine Fail Flag"
              },
              "ATMS": {
                "bit": 6,
                "description": "Automatic Trim Machine Select"
              },
              "ATME": {
                "bit": 7,
                "description": "Automatic Trim Machine Enable"
              }
            },
            "ATCVH": {
              "ATCVH": {
                "bit": 0,
                "description": "ATM Compare Value High",
                "width": 8
              }
            },
            "ATCVL": {
              "ATCVL": {
                "bit": 0,
                "description": "ATM Compare Value Low",
                "width": 8
              }
            },
            "C7": {
              "OSCSEL": {
                "bit": 0,
                "description": "MCG OSC Clock Select"
              },
              "PLL32KREFSEL": {
                "bit": 6,
                "description": "MCG PLL 32Khz Reference Clock Select",
                "width": 2
              }
            },
            "C8": {
              "LOCS1": {
                "bit": 0,
                "description": "RTC Loss of Clock Status"
              },
              "COARSE_LOLIE": {
                "bit": 4,
                "description": "Loss of Coarse Lock Interrrupt Enable"
              },
              "CME1": {
                "bit": 5,
                "description": "Clock Monitor Enable1"
              },
              "LOLRE": {
                "bit": 6,
                "description": "PLL Loss of Lock Reset Enable"
              },
              "LOCRE1": {
                "bit": 7,
                "description": "Loss of Clock Reset Enable"
              }
            },
            "C9": {
              "COARSE_LOCK": {
                "bit": 6,
                "description": "Coarse Lock Status"
              },
              "COARSE_LOLS": {
                "bit": 7,
                "description": "Coarse Loss of Lock Status"
              }
            }
          }
        },
        "OSC": {
          "instances": [
            {
              "name": "OSC",
              "base": "0x40066000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 8,
              "description": "OSC Control Register"
            }
          },
          "bits": {
            "CR": {
              "SC16P": {
                "bit": 0,
                "description": "Oscillator 16 pF Capacitor Load Configure"
              },
              "SC8P": {
                "bit": 1,
                "description": "Oscillator 8 pF Capacitor Load Configure"
              },
              "SC4P": {
                "bit": 2,
                "description": "Oscillator 4 pF Capacitor Load Configure"
              },
              "SC2P": {
                "bit": 3,
                "description": "Oscillator 2 pF Capacitor Load Configure"
              },
              "EREFSTEN": {
                "bit": 5,
                "description": "External Reference Stop Enable"
              },
              "ERCLKEN": {
                "bit": 7,
                "description": "External Reference Enable"
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x40067000",
              "irq": 26
            },
            {
              "name": "I2C1",
              "base": "0x40068000",
              "irq": 26
            }
          ],
          "registers": {
            "A1": {
              "offset": "0x00",
              "size": 8,
              "description": "I2C Address Register 1"
            },
            "F": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Frequency Divider register"
            },
            "C1": {
              "offset": "0x02",
              "size": 8,
              "description": "I2C Control Register 1"
            },
            "S": {
              "offset": "0x03",
              "size": 8,
              "description": "I2C Status register"
            },
            "D": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Data I/O register"
            },
            "C2": {
              "offset": "0x05",
              "size": 8,
              "description": "I2C Control Register 2"
            },
            "FLT": {
              "offset": "0x06",
              "size": 8,
              "description": "I2C Programmable Input Glitch Filter Register"
            },
            "RA": {
              "offset": "0x07",
              "size": 8,
              "description": "I2C Range Address register"
            },
            "SMB": {
              "offset": "0x08",
              "size": 8,
              "description": "I2C SMBus Control and Status register"
            },
            "A2": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Address Register 2"
            },
            "SLTH": {
              "offset": "0x0A",
              "size": 8,
              "description": "I2C SCL Low Timeout Register High"
            },
            "SLTL": {
              "offset": "0x0B",
              "size": 8,
              "description": "I2C SCL Low Timeout Register Low"
            }
          },
          "bits": {
            "A1": {
              "AD": {
                "bit": 1,
                "description": "Address",
                "width": 7
              }
            },
            "F": {
              "ICR": {
                "bit": 0,
                "description": "ClockRate",
                "width": 6
              },
              "MULT": {
                "bit": 6,
                "description": "Multiplier Factor",
                "width": 2
              }
            },
            "C1": {
              "DMAEN": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "WUEN": {
                "bit": 1,
                "description": "Wakeup Enable"
              },
              "RSTA": {
                "bit": 2,
                "description": "Repeat START"
              },
              "TXAK": {
                "bit": 3,
                "description": "Transmit Acknowledge Enable"
              },
              "TX": {
                "bit": 4,
                "description": "Transmit Mode Select"
              },
              "MST": {
                "bit": 5,
                "description": "Master Mode Select"
              },
              "IICIE": {
                "bit": 6,
                "description": "I2C Interrupt Enable"
              },
              "IICEN": {
                "bit": 7,
                "description": "I2C Enable"
              }
            },
            "S": {
              "RXAK": {
                "bit": 0,
                "description": "Receive Acknowledge"
              },
              "IICIF": {
                "bit": 1,
                "description": "Interrupt Flag"
              },
              "SRW": {
                "bit": 2,
                "description": "Slave Read/Write"
              },
              "RAM": {
                "bit": 3,
                "description": "Range Address Match"
              },
              "ARBL": {
                "bit": 4,
                "description": "Arbitration Lost"
              },
              "BUSY": {
                "bit": 5,
                "description": "Bus Busy"
              },
              "IAAS": {
                "bit": 6,
                "description": "Addressed As A Slave"
              },
              "TCF": {
                "bit": 7,
                "description": "Transfer Complete Flag"
              }
            },
            "D": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 8
              }
            },
            "C2": {
              "AD": {
                "bit": 0,
                "description": "Slave Address",
                "width": 3
              },
              "RMEN": {
                "bit": 3,
                "description": "Range Address Matching Enable"
              },
              "SBRC": {
                "bit": 4,
                "description": "Slave Baud Rate Control"
              },
              "HDRS": {
                "bit": 5,
                "description": "High Drive Select"
              },
              "ADEXT": {
                "bit": 6,
                "description": "Address Extension"
              },
              "GCAEN": {
                "bit": 7,
                "description": "General Call Address Enable"
              }
            },
            "FLT": {
              "FLT": {
                "bit": 0,
                "description": "I2C Programmable Filter Factor",
                "width": 4
              },
              "STARTF": {
                "bit": 4,
                "description": "I2C Bus Start Detect Flag"
              },
              "SSIE": {
                "bit": 5,
                "description": "I2C Bus Stop or Start Interrupt Enable"
              },
              "STOPF": {
                "bit": 6,
                "description": "I2C Bus Stop Detect Flag"
              },
              "SHEN": {
                "bit": 7,
                "description": "Stop Hold Enable"
              }
            },
            "RA": {
              "RAD": {
                "bit": 1,
                "description": "Range Slave Address",
                "width": 7
              }
            },
            "SMB": {
              "SHTF2IE": {
                "bit": 0,
                "description": "SHTF2 Interrupt Enable"
              },
              "SHTF2": {
                "bit": 1,
                "description": "SCL High Timeout Flag 2"
              },
              "SHTF1": {
                "bit": 2,
                "description": "SCL High Timeout Flag 1"
              },
              "SLTF": {
                "bit": 3,
                "description": "SCL Low Timeout Flag"
              },
              "TCKSEL": {
                "bit": 4,
                "description": "Timeout Counter Clock Select"
              },
              "SIICAEN": {
                "bit": 5,
                "description": "Second I2C Address Enable"
              },
              "ALERTEN": {
                "bit": 6,
                "description": "SMBus Alert Response Address Enable"
              },
              "FACK": {
                "bit": 7,
                "description": "Fast NACK/ACK Enable"
              }
            },
            "A2": {
              "SAD": {
                "bit": 1,
                "description": "SMBus Address",
                "width": 7
              }
            },
            "SLTH": {
              "SSLT": {
                "bit": 0,
                "description": "SSLT[15:8]",
                "width": 8
              }
            },
            "SLTL": {
              "SSLT": {
                "bit": 0,
                "description": "SSLT[7:0]",
                "width": 8
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "UART0",
              "base": "0x4006A000",
              "irq": 19
            },
            {
              "name": "UART1",
              "base": "0x4006B000",
              "irq": 19
            },
            {
              "name": "UART2",
              "base": "0x4006C000",
              "irq": 20
            },
            {
              "name": "UART3",
              "base": "0x4006D000",
              "irq": 20
            }
          ],
          "registers": {
            "BDH": {
              "offset": "0x00",
              "size": 8,
              "description": "UART Baud Rate Registers: High"
            },
            "BDL": {
              "offset": "0x01",
              "size": 8,
              "description": "UART Baud Rate Registers: Low"
            },
            "C1": {
              "offset": "0x02",
              "size": 8,
              "description": "UART Control Register 1"
            },
            "C2": {
              "offset": "0x03",
              "size": 8,
              "description": "UART Control Register 2"
            },
            "S1": {
              "offset": "0x04",
              "size": 8,
              "description": "UART Status Register 1"
            },
            "S2": {
              "offset": "0x05",
              "size": 8,
              "description": "UART Status Register 2"
            },
            "C3": {
              "offset": "0x06",
              "size": 8,
              "description": "UART Control Register 3"
            },
            "D": {
              "offset": "0x07",
              "size": 8,
              "description": "UART Data Register"
            },
            "MA1": {
              "offset": "0x08",
              "size": 8,
              "description": "UART Match Address Registers 1"
            },
            "MA2": {
              "offset": "0x09",
              "size": 8,
              "description": "UART Match Address Registers 2"
            },
            "C4": {
              "offset": "0x0A",
              "size": 8,
              "description": "UART Control Register 4"
            },
            "C5": {
              "offset": "0x0B",
              "size": 8,
              "description": "UART Control Register 5"
            },
            "ED": {
              "offset": "0x0C",
              "size": 8,
              "description": "UART Extended Data Register"
            },
            "MODEM": {
              "offset": "0x0D",
              "size": 8,
              "description": "UART Modem Register"
            },
            "PFIFO": {
              "offset": "0x10",
              "size": 8,
              "description": "UART FIFO Parameters"
            },
            "CFIFO": {
              "offset": "0x11",
              "size": 8,
              "description": "UART FIFO Control Register"
            },
            "SFIFO": {
              "offset": "0x12",
              "size": 8,
              "description": "UART FIFO Status Register"
            },
            "TWFIFO": {
              "offset": "0x13",
              "size": 8,
              "description": "UART FIFO Transmit Watermark"
            },
            "TCFIFO": {
              "offset": "0x14",
              "size": 8,
              "description": "UART FIFO Transmit Count"
            },
            "RWFIFO": {
              "offset": "0x15",
              "size": 8,
              "description": "UART FIFO Receive Watermark"
            },
            "RCFIFO": {
              "offset": "0x16",
              "size": 8,
              "description": "UART FIFO Receive Count"
            }
          },
          "bits": {
            "BDH": {
              "SBR": {
                "bit": 0,
                "description": "UART Baud Rate Bits",
                "width": 5
              },
              "RXEDGIE": {
                "bit": 6,
                "description": "RxD Input Active Edge Interrupt Enable"
              }
            },
            "BDL": {
              "SBR": {
                "bit": 0,
                "description": "UART Baud Rate Bits",
                "width": 8
              }
            },
            "C1": {
              "PT": {
                "bit": 0,
                "description": "Parity Type"
              },
              "PE": {
                "bit": 1,
                "description": "Parity Enable"
              },
              "ILT": {
                "bit": 2,
                "description": "Idle Line Type Select"
              },
              "WAKE": {
                "bit": 3,
                "description": "Receiver Wakeup Method Select"
              },
              "M": {
                "bit": 4,
                "description": "9-bit or 8-bit Mode Select"
              },
              "RSRC": {
                "bit": 5,
                "description": "Receiver Source Select"
              },
              "LOOPS": {
                "bit": 7,
                "description": "Loop Mode Select"
              }
            },
            "C2": {
              "SBK": {
                "bit": 0,
                "description": "Send Break"
              },
              "RWU": {
                "bit": 1,
                "description": "Receiver Wakeup Control"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver Enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter Enable"
              },
              "ILIE": {
                "bit": 4,
                "description": "Idle Line Interrupt Enable"
              },
              "RIE": {
                "bit": 5,
                "description": "Receiver Full Interrupt or DMA Transfer Enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transmission Complete Interrupt Enable"
              },
              "TIE": {
                "bit": 7,
                "description": "Transmitter Interrupt or DMA Transfer Enable."
              }
            },
            "S1": {
              "PF": {
                "bit": 0,
                "description": "Parity Error Flag"
              },
              "FE": {
                "bit": 1,
                "description": "Framing Error Flag"
              },
              "NF": {
                "bit": 2,
                "description": "Noise Flag"
              },
              "OR": {
                "bit": 3,
                "description": "Receiver Overrun Flag"
              },
              "IDLE": {
                "bit": 4,
                "description": "Idle Line Flag"
              },
              "RDRF": {
                "bit": 5,
                "description": "Receive Data Register Full Flag"
              },
              "TC": {
                "bit": 6,
                "description": "Transmit Complete Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Register Empty Flag"
              }
            },
            "S2": {
              "RAF": {
                "bit": 0,
                "description": "Receiver Active Flag"
              },
              "BRK13": {
                "bit": 2,
                "description": "Break Transmit Character Length"
              },
              "RWUID": {
                "bit": 3,
                "description": "Receive Wakeup Idle Detect"
              },
              "RXINV": {
                "bit": 4,
                "description": "Receive Data Inversion"
              },
              "MSBF": {
                "bit": 5,
                "description": "Most Significant Bit First"
              },
              "RXEDGIF": {
                "bit": 6,
                "description": "RxD Pin Active Edge Interrupt Flag"
              }
            },
            "C3": {
              "PEIE": {
                "bit": 0,
                "description": "Parity Error Interrupt Enable"
              },
              "FEIE": {
                "bit": 1,
                "description": "Framing Error Interrupt Enable"
              },
              "NEIE": {
                "bit": 2,
                "description": "Noise Error Interrupt Enable"
              },
              "ORIE": {
                "bit": 3,
                "description": "Overrun Error Interrupt Enable"
              },
              "TXINV": {
                "bit": 4,
                "description": "Transmit Data Inversion."
              },
              "TXDIR": {
                "bit": 5,
                "description": "Transmitter Pin Data Direction in Single-Wire mode"
              },
              "T8": {
                "bit": 6,
                "description": "Transmit Bit 8"
              },
              "R8": {
                "bit": 7,
                "description": "Received Bit 8"
              }
            },
            "D": {
              "RT": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "MA1": {
              "MA": {
                "bit": 0,
                "description": "Match Address",
                "width": 8
              }
            },
            "MA2": {
              "MA": {
                "bit": 0,
                "description": "Match Address",
                "width": 8
              }
            },
            "C4": {
              "BRFA": {
                "bit": 0,
                "description": "Baud Rate Fine Adjust",
                "width": 5
              },
              "M10": {
                "bit": 5,
                "description": "10-bit Mode select"
              },
              "MAEN2": {
                "bit": 6,
                "description": "Match Address Mode Enable 2"
              },
              "MAEN1": {
                "bit": 7,
                "description": "Match Address Mode Enable 1"
              }
            },
            "C5": {
              "RDMAS": {
                "bit": 5,
                "description": "Receiver Full DMA Select"
              },
              "TDMAS": {
                "bit": 7,
                "description": "Transmitter DMA Select"
              }
            },
            "ED": {
              "PARITYE": {
                "bit": 6,
                "description": "no description available"
              },
              "NOISY": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "MODEM": {
              "TXCTSE": {
                "bit": 0,
                "description": "Transmitter clear-to-send enable"
              },
              "TXRTSE": {
                "bit": 1,
                "description": "Transmitter request-to-send enable"
              },
              "TXRTSPOL": {
                "bit": 2,
                "description": "Transmitter request-to-send polarity"
              },
              "RXRTSE": {
                "bit": 3,
                "description": "Receiver request-to-send enable"
              }
            },
            "PFIFO": {
              "RXFIFOSIZE": {
                "bit": 0,
                "description": "Receive FIFO. Buffer Depth",
                "width": 3
              },
              "RXFE": {
                "bit": 3,
                "description": "Receive FIFO Enable"
              },
              "TXFIFOSIZE": {
                "bit": 4,
                "description": "Transmit FIFO. Buffer Depth",
                "width": 3
              },
              "TXFE": {
                "bit": 7,
                "description": "Transmit FIFO Enable"
              }
            },
            "CFIFO": {
              "RXUFE": {
                "bit": 0,
                "description": "Receive FIFO Underflow Interrupt Enable"
              },
              "TXOFE": {
                "bit": 1,
                "description": "Transmit FIFO Overflow Interrupt Enable"
              },
              "RXOFE": {
                "bit": 2,
                "description": "Receive FIFO Overflow Interrupt Enable"
              },
              "RXFLUSH": {
                "bit": 6,
                "description": "Receive FIFO/Buffer Flush"
              },
              "TXFLUSH": {
                "bit": 7,
                "description": "Transmit FIFO/Buffer Flush"
              }
            },
            "SFIFO": {
              "RXUF": {
                "bit": 0,
                "description": "Receiver Buffer Underflow Flag"
              },
              "TXOF": {
                "bit": 1,
                "description": "Transmitter Buffer Overflow Flag"
              },
              "RXOF": {
                "bit": 2,
                "description": "Receiver Buffer Overflow Flag"
              },
              "RXEMPT": {
                "bit": 6,
                "description": "Receive Buffer/FIFO Empty"
              },
              "TXEMPT": {
                "bit": 7,
                "description": "Transmit Buffer/FIFO Empty"
              }
            },
            "TWFIFO": {
              "TXWATER": {
                "bit": 0,
                "description": "Transmit Watermark",
                "width": 8
              }
            },
            "TCFIFO": {
              "TXCOUNT": {
                "bit": 0,
                "description": "Transmit Counter",
                "width": 8
              }
            },
            "RWFIFO": {
              "RXWATER": {
                "bit": 0,
                "description": "Receive Watermark",
                "width": 8
              }
            },
            "RCFIFO": {
              "RXCOUNT": {
                "bit": 0,
                "description": "Receive Counter",
                "width": 8
              }
            }
          }
        },
        "VREF": {
          "instances": [
            {
              "name": "VREF",
              "base": "0x4006F000"
            }
          ],
          "registers": {
            "VREFH_TRM": {
              "offset": "0x00",
              "size": 8,
              "description": "VREF Trim Register"
            },
            "VREFH_SC": {
              "offset": "0x01",
              "size": 8,
              "description": "VREF Status and Control Register"
            },
            "VREFL_TRM": {
              "offset": "0x05",
              "size": 8,
              "description": "VREFL TRIM Register"
            }
          },
          "bits": {
            "VREFH_TRM": {
              "TRIM": {
                "bit": 0,
                "description": "Trim bits",
                "width": 6
              },
              "CHOPEN": {
                "bit": 6,
                "description": "Chop oscillator enable. When set, internal chopping operation is enabled and the internal analog offset will be minimized."
              }
            },
            "VREFH_SC": {
              "MODE_LV": {
                "bit": 0,
                "description": "Buffer Mode selection",
                "width": 2
              },
              "VREFST": {
                "bit": 2,
                "description": "Internal Voltage Reference stable"
              },
              "ICOMPEN": {
                "bit": 5,
                "description": "Second order curvature compensation enable"
              },
              "REGEN": {
                "bit": 6,
                "description": "Regulator enable"
              },
              "VREFEN": {
                "bit": 7,
                "description": "Internal Voltage Reference enable"
              }
            },
            "VREFL_TRM": {
              "VREFL_TRIM": {
                "bit": 0,
                "description": "no description available",
                "width": 3
              },
              "VREFL_EN": {
                "bit": 3,
                "description": "no description available"
              },
              "VREFL_SEL": {
                "bit": 4,
                "description": "no description available"
              }
            }
          }
        },
        "CMP0": {
          "instances": [
            {
              "name": "CMP0",
              "base": "0x40072000",
              "irq": 14
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "TRIGM": {
                "bit": 5,
                "description": "Trigger Mode Enable"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input Mux Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input Mux Control",
                "width": 3
              }
            }
          }
        },
        "CMP1": {
          "instances": [
            {
              "name": "CMP1",
              "base": "0x40072008",
              "irq": 14
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "TRIGM": {
                "bit": 5,
                "description": "Trigger Mode Enable"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input Mux Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input Mux Control",
                "width": 3
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x40075000",
              "irq": 4
            },
            {
              "name": "SPI1",
              "base": "0x40076000",
              "irq": 5
            }
          ],
          "registers": {
            "S": {
              "offset": "0x00",
              "size": 8,
              "description": "SPI Status Register"
            },
            "BR": {
              "offset": "0x01",
              "size": 8,
              "description": "SPI Baud Rate Register"
            },
            "C2": {
              "offset": "0x02",
              "size": 8,
              "description": "SPI Control Register 2"
            },
            "C1": {
              "offset": "0x03",
              "size": 8,
              "description": "SPI Control Register 1"
            },
            "ML": {
              "offset": "0x04",
              "size": 8,
              "description": "SPI Match Register low"
            },
            "MH": {
              "offset": "0x05",
              "size": 8,
              "description": "SPI match register high"
            },
            "DL": {
              "offset": "0x06",
              "size": 8,
              "description": "SPI Data Register low"
            },
            "DH": {
              "offset": "0x07",
              "size": 8,
              "description": "SPI data register high"
            },
            "CI": {
              "offset": "0x0A",
              "size": 8,
              "description": "SPI clear interrupt register"
            },
            "C3": {
              "offset": "0x0B",
              "size": 8,
              "description": "SPI control register 3"
            }
          },
          "bits": {
            "S": {
              "RFIFOEF": {
                "bit": 0,
                "description": "SPI read FIFO empty flag"
              },
              "TXFULLF": {
                "bit": 1,
                "description": "Transmit FIFO full flag"
              },
              "TNEAREF": {
                "bit": 2,
                "description": "Transmit FIFO nearly empty flag"
              },
              "RNFULLF": {
                "bit": 3,
                "description": "Receive FIFO nearly full flag"
              },
              "MODF": {
                "bit": 4,
                "description": "Master Mode Fault Flag"
              },
              "SPTEF": {
                "bit": 5,
                "description": "SPI Transmit Buffer Empty Flag (when FIFO is not supported or not enabled) or SPI transmit FIFO empty flag (when FIFO is supported and enabled)"
              },
              "SPMF": {
                "bit": 6,
                "description": "SPI Match Flag"
              },
              "SPRF": {
                "bit": 7,
                "description": "SPI Read Buffer Full Flag (when FIFO is not supported or not enabled) or SPI read FIFO FULL flag (when FIFO is supported and enabled)"
              }
            },
            "BR": {
              "SPR": {
                "bit": 0,
                "description": "SPI Baud Rate Divisor",
                "width": 4
              },
              "SPPR": {
                "bit": 4,
                "description": "SPI Baud Rate Prescale Divisor",
                "width": 3
              }
            },
            "C2": {
              "SPC0": {
                "bit": 0,
                "description": "SPI Pin Control 0"
              },
              "SPISWAI": {
                "bit": 1,
                "description": "SPI Stop in Wait Mode"
              },
              "RXDMAE": {
                "bit": 2,
                "description": "Receive DMA enable"
              },
              "BIDIROE": {
                "bit": 3,
                "description": "Bidirectional Mode Output Enable"
              },
              "MODFEN": {
                "bit": 4,
                "description": "Master Mode-Fault Function Enable"
              },
              "TXDMAE": {
                "bit": 5,
                "description": "Transmit DMA enable"
              },
              "SPIMODE": {
                "bit": 6,
                "description": "SPI 8-bit or 16-bit mode"
              },
              "SPMIE": {
                "bit": 7,
                "description": "SPI Match Interrupt Enable"
              }
            },
            "C1": {
              "LSBFE": {
                "bit": 0,
                "description": "LSB First (shifter direction)"
              },
              "SSOE": {
                "bit": 1,
                "description": "Slave Select Output Enable"
              },
              "CPHA": {
                "bit": 2,
                "description": "Clock Phase"
              },
              "CPOL": {
                "bit": 3,
                "description": "Clock Polarity"
              },
              "MSTR": {
                "bit": 4,
                "description": "Master/Slave Mode Select"
              },
              "SPTIE": {
                "bit": 5,
                "description": "SPI Transmit Interrupt Enable"
              },
              "SPE": {
                "bit": 6,
                "description": "SPI System Enable"
              },
              "SPIE": {
                "bit": 7,
                "description": "SPI Interrupt Enable: for SPRF and MODF (when FIFO is not supported or not enabled) or for read FIFO (when FIFO is supported and enabled)"
              }
            },
            "ML": {
              "Bits": {
                "bit": 0,
                "description": "Hardware compare value (low byte)",
                "width": 8
              }
            },
            "MH": {
              "Bits": {
                "bit": 0,
                "description": "Hardware compare value (high byte)",
                "width": 8
              }
            },
            "DL": {
              "Bits": {
                "bit": 0,
                "description": "Data (low byte)",
                "width": 8
              }
            },
            "DH": {
              "Bits": {
                "bit": 0,
                "description": "Data (high byte)",
                "width": 8
              }
            },
            "CI": {
              "SPRFCI": {
                "bit": 0,
                "description": "Receive FIFO full flag clear interrupt"
              },
              "SPTEFCI": {
                "bit": 1,
                "description": "Transmit FIFO empty flag clear interrupt"
              },
              "RNFULLFCI": {
                "bit": 2,
                "description": "Receive FIFO nearly full flag clear interrupt"
              },
              "TNEAREFCI": {
                "bit": 3,
                "description": "Transmit FIFO nearly empty flag clear interrupt"
              },
              "RXFOF": {
                "bit": 4,
                "description": "Receive FIFO overflow flag"
              },
              "TXFOF": {
                "bit": 5,
                "description": "Transmit FIFO overflow flag"
              },
              "RXFERR": {
                "bit": 6,
                "description": "Receive FIFO error flag"
              },
              "TXFERR": {
                "bit": 7,
                "description": "Transmit FIFO error flag"
              }
            },
            "C3": {
              "FIFOMODE": {
                "bit": 0,
                "description": "FIFO mode enable"
              },
              "RNFULLIEN": {
                "bit": 1,
                "description": "Receive FIFO nearly full interrupt enable"
              },
              "TNEARIEN": {
                "bit": 2,
                "description": "Transmit FIFO nearly empty interrupt enable"
              },
              "INTCLR": {
                "bit": 3,
                "description": "Interrupt clearing mechanism select"
              },
              "RNFULLF_MARK": {
                "bit": 4,
                "description": "Receive FIFO nearly full watermark"
              },
              "TNEAREF_MARK": {
                "bit": 5,
                "description": "Transmit FIFO nearly empty watermark"
              }
            }
          }
        },
        "RCM": {
          "instances": [
            {
              "name": "RCM",
              "base": "0x4007B000"
            }
          ],
          "registers": {
            "SRS0": {
              "offset": "0x00",
              "size": 8,
              "description": "System Reset Status Register 0"
            },
            "SRS1": {
              "offset": "0x01",
              "size": 8,
              "description": "System Reset Status Register 1"
            },
            "RPFC": {
              "offset": "0x04",
              "size": 8,
              "description": "Reset Pin Filter Control register"
            },
            "RPFW": {
              "offset": "0x05",
              "size": 8,
              "description": "Reset Pin Filter Width register"
            }
          },
          "bits": {
            "SRS0": {
              "WAKEUP": {
                "bit": 0,
                "description": "Low Leakage Wakeup Reset"
              },
              "LVD": {
                "bit": 1,
                "description": "Low-Voltage Detect Reset"
              },
              "LOC": {
                "bit": 2,
                "description": "Loss-of-Clock Reset"
              },
              "LOL": {
                "bit": 3,
                "description": "Loss-of-Lock Reset"
              },
              "WDOG": {
                "bit": 5,
                "description": "Watchdog"
              },
              "PIN": {
                "bit": 6,
                "description": "External Reset Pin"
              },
              "POR": {
                "bit": 7,
                "description": "Power-On Reset"
              }
            },
            "SRS1": {
              "LOCKUP": {
                "bit": 1,
                "description": "Core Lockup"
              },
              "SW": {
                "bit": 2,
                "description": "Software"
              },
              "MDM_AP": {
                "bit": 3,
                "description": "MDM-AP System Reset Request"
              },
              "SACKERR": {
                "bit": 5,
                "description": "Stop Mode Acknowledge Error Reset"
              }
            },
            "RPFC": {
              "RSTFLTSRW": {
                "bit": 0,
                "description": "Reset Pin Filter Select in Run and Wait Modes",
                "width": 2
              },
              "RSTFLTSS": {
                "bit": 2,
                "description": "Reset Pin Filter Select in Stop Mode"
              }
            },
            "RPFW": {
              "RSTFLTSEL": {
                "bit": 0,
                "description": "Reset Pin Filter Bus Clock Select",
                "width": 5
              }
            }
          }
        },
        "LLWU": {
          "instances": [
            {
              "name": "LLWU",
              "base": "0x4007C000",
              "irq": 12
            }
          ],
          "registers": {
            "PE1": {
              "offset": "0x00",
              "size": 8,
              "description": "LLWU Pin Enable 1 register"
            },
            "PE2": {
              "offset": "0x01",
              "size": 8,
              "description": "LLWU Pin Enable 2 register"
            },
            "PE3": {
              "offset": "0x02",
              "size": 8,
              "description": "LLWU Pin Enable 3 register"
            },
            "PE4": {
              "offset": "0x03",
              "size": 8,
              "description": "LLWU Pin Enable 4 register"
            },
            "ME": {
              "offset": "0x04",
              "size": 8,
              "description": "LLWU Module Enable register"
            },
            "F1": {
              "offset": "0x05",
              "size": 8,
              "description": "LLWU Flag 1 register"
            },
            "F2": {
              "offset": "0x06",
              "size": 8,
              "description": "LLWU Flag 2 register"
            },
            "F3": {
              "offset": "0x07",
              "size": 8,
              "description": "LLWU Flag 3 register"
            },
            "FILT1": {
              "offset": "0x08",
              "size": 8,
              "description": "LLWU Pin Filter 1 register"
            },
            "FILT2": {
              "offset": "0x09",
              "size": 8,
              "description": "LLWU Pin Filter 2 register"
            }
          },
          "bits": {
            "PE1": {
              "WUPE0": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P0",
                "width": 2
              },
              "WUPE1": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P1",
                "width": 2
              },
              "WUPE2": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P2",
                "width": 2
              },
              "WUPE3": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P3",
                "width": 2
              }
            },
            "PE2": {
              "WUPE4": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P4",
                "width": 2
              },
              "WUPE5": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P5",
                "width": 2
              },
              "WUPE6": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P6",
                "width": 2
              },
              "WUPE7": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P7",
                "width": 2
              }
            },
            "PE3": {
              "WUPE8": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P8",
                "width": 2
              },
              "WUPE9": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P9",
                "width": 2
              },
              "WUPE10": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P10",
                "width": 2
              },
              "WUPE11": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P11",
                "width": 2
              }
            },
            "PE4": {
              "WUPE12": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P12",
                "width": 2
              },
              "WUPE13": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P13",
                "width": 2
              },
              "WUPE14": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P14",
                "width": 2
              },
              "WUPE15": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P15",
                "width": 2
              }
            },
            "ME": {
              "WUME0": {
                "bit": 0,
                "description": "Wakeup Module Enable For Module 0"
              },
              "WUME1": {
                "bit": 1,
                "description": "Wakeup Module Enable for Module 1"
              },
              "WUME2": {
                "bit": 2,
                "description": "Wakeup Module Enable For Module 2"
              },
              "WUME3": {
                "bit": 3,
                "description": "Wakeup Module Enable For Module 3"
              },
              "WUME4": {
                "bit": 4,
                "description": "Wakeup Module Enable For Module 4"
              },
              "WUME5": {
                "bit": 5,
                "description": "Wakeup Module Enable For Module 5"
              },
              "WUME6": {
                "bit": 6,
                "description": "Wakeup Module Enable For Module 6"
              },
              "WUME7": {
                "bit": 7,
                "description": "Wakeup Module Enable For Module 7"
              }
            },
            "F1": {
              "WUF0": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P0"
              },
              "WUF1": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P1"
              },
              "WUF2": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P2"
              },
              "WUF3": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P3"
              },
              "WUF4": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P4"
              },
              "WUF5": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P5"
              },
              "WUF6": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P6"
              },
              "WUF7": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P7"
              }
            },
            "F2": {
              "WUF8": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P8"
              },
              "WUF9": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P9"
              },
              "WUF10": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P10"
              },
              "WUF11": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P11"
              },
              "WUF12": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P12"
              },
              "WUF13": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P13"
              },
              "WUF14": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P14"
              },
              "WUF15": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P15"
              }
            },
            "F3": {
              "MWUF0": {
                "bit": 0,
                "description": "Wakeup flag For module 0"
              },
              "MWUF1": {
                "bit": 1,
                "description": "Wakeup flag For module 1"
              },
              "MWUF2": {
                "bit": 2,
                "description": "Wakeup flag For module 2"
              },
              "MWUF3": {
                "bit": 3,
                "description": "Wakeup flag For module 3"
              },
              "MWUF4": {
                "bit": 4,
                "description": "Wakeup flag For module 4"
              },
              "MWUF5": {
                "bit": 5,
                "description": "Wakeup flag For module 5"
              },
              "MWUF6": {
                "bit": 6,
                "description": "Wakeup flag For module 6"
              },
              "MWUF7": {
                "bit": 7,
                "description": "Wakeup flag For module 7"
              }
            },
            "FILT1": {
              "FILTSEL": {
                "bit": 0,
                "description": "Filter Pin Select",
                "width": 4
              },
              "FILTE": {
                "bit": 5,
                "description": "Digital Filter On External Pin",
                "width": 2
              },
              "FILTF": {
                "bit": 7,
                "description": "Filter Detect Flag"
              }
            },
            "FILT2": {
              "FILTSEL": {
                "bit": 0,
                "description": "Filter Pin Select",
                "width": 4
              },
              "FILTE": {
                "bit": 5,
                "description": "Digital Filter On External Pin",
                "width": 2
              },
              "FILTF": {
                "bit": 7,
                "description": "Filter Detect Flag"
              }
            }
          }
        },
        "PMC": {
          "instances": [
            {
              "name": "PMC",
              "base": "0x4007D000",
              "irq": 6
            }
          ],
          "registers": {
            "LVDSC1": {
              "offset": "0x00",
              "size": 8,
              "description": "Low Voltage Detect Status And Control 1 register"
            },
            "LVDSC2": {
              "offset": "0x01",
              "size": 8,
              "description": "Low Voltage Detect Status And Control 2 register"
            },
            "REGSC": {
              "offset": "0x02",
              "size": 8,
              "description": "Regulator Status And Control register"
            }
          },
          "bits": {
            "LVDSC1": {
              "LVDV": {
                "bit": 0,
                "description": "Low-Voltage Detect Voltage Select",
                "width": 2
              },
              "LVDRE": {
                "bit": 4,
                "description": "Low-Voltage Detect Reset Enable"
              },
              "LVDIE": {
                "bit": 5,
                "description": "Low-Voltage Detect Interrupt Enable"
              },
              "LVDACK": {
                "bit": 6,
                "description": "Low-Voltage Detect Acknowledge"
              },
              "LVDF": {
                "bit": 7,
                "description": "Low-Voltage Detect Flag"
              }
            },
            "LVDSC2": {
              "LVWV": {
                "bit": 0,
                "description": "Low-Voltage Warning Voltage Select",
                "width": 2
              },
              "LVWIE": {
                "bit": 5,
                "description": "Low-Voltage Warning Interrupt Enable"
              },
              "LVWACK": {
                "bit": 6,
                "description": "Low-Voltage Warning Acknowledge"
              },
              "LVWF": {
                "bit": 7,
                "description": "Low-Voltage Warning Flag"
              }
            },
            "REGSC": {
              "BGBE": {
                "bit": 0,
                "description": "Bandgap Buffer Enable"
              },
              "BGBDS": {
                "bit": 1,
                "description": "Bandgap Buffer Drive Select"
              },
              "REGONS": {
                "bit": 2,
                "description": "Regulator In Run Regulation Status"
              },
              "ACKISO": {
                "bit": 3,
                "description": "Acknowledge Isolation"
              },
              "BGEN": {
                "bit": 4,
                "description": "Bandgap Enable In VLPx Operation"
              }
            }
          }
        },
        "SMC": {
          "instances": [
            {
              "name": "SMC",
              "base": "0x4007E000"
            }
          ],
          "registers": {
            "PMPROT": {
              "offset": "0x00",
              "size": 8,
              "description": "Power Mode Protection register"
            },
            "PMCTRL": {
              "offset": "0x01",
              "size": 8,
              "description": "Power Mode Control register"
            },
            "STOPCTRL": {
              "offset": "0x02",
              "size": 8,
              "description": "Stop Control Register"
            },
            "PMSTAT": {
              "offset": "0x03",
              "size": 8,
              "description": "Power Mode Status register"
            }
          },
          "bits": {
            "PMPROT": {
              "AVLLS": {
                "bit": 1,
                "description": "Allow Very-Low-Leakage Stop Mode"
              },
              "AVLP": {
                "bit": 5,
                "description": "Allow Very-Low-Power Modes"
              }
            },
            "PMCTRL": {
              "STOPM": {
                "bit": 0,
                "description": "Stop Mode Control",
                "width": 3
              },
              "STOPA": {
                "bit": 3,
                "description": "Stop Aborted"
              },
              "RUNM": {
                "bit": 5,
                "description": "Run Mode Control",
                "width": 2
              }
            },
            "STOPCTRL": {
              "VLLSM": {
                "bit": 0,
                "description": "VLLS Mode Control",
                "width": 3
              },
              "PORPO": {
                "bit": 5,
                "description": "POR Power Option"
              },
              "PSTOPO": {
                "bit": 6,
                "description": "Partial Stop Option",
                "width": 2
              }
            },
            "PMSTAT": {
              "PMSTAT": {
                "bit": 0,
                "description": "Power Mode Status",
                "width": 7
              }
            }
          }
        },
        "MTB": {
          "instances": [
            {
              "name": "MTB",
              "base": "0xF0000000"
            }
          ],
          "registers": {
            "POSITION": {
              "offset": "0x00",
              "size": 32,
              "description": "MTB Position Register"
            },
            "MASTER": {
              "offset": "0x04",
              "size": 32,
              "description": "MTB Master Register"
            },
            "FLOW": {
              "offset": "0x08",
              "size": 32,
              "description": "MTB Flow Register"
            },
            "BASE": {
              "offset": "0x0C",
              "size": 32,
              "description": "MTB Base Register"
            },
            "MODECTRL": {
              "offset": "0xF00",
              "size": 32,
              "description": "Integration Mode Control Register"
            },
            "TAGSET": {
              "offset": "0xFA0",
              "size": 32,
              "description": "Claim TAG Set Register"
            },
            "TAGCLEAR": {
              "offset": "0xFA4",
              "size": 32,
              "description": "Claim TAG Clear Register"
            },
            "LOCKACCESS": {
              "offset": "0xFB0",
              "size": 32,
              "description": "Lock Access Register"
            },
            "LOCKSTAT": {
              "offset": "0xFB4",
              "size": 32,
              "description": "Lock Status Register"
            },
            "AUTHSTAT": {
              "offset": "0xFB8",
              "size": 32,
              "description": "Authentication Status Register"
            },
            "DEVICEARCH": {
              "offset": "0xFBC",
              "size": 32,
              "description": "Device Architecture Register"
            },
            "DEVICECFG": {
              "offset": "0xFC8",
              "size": 32,
              "description": "Device Configuration Register"
            },
            "DEVICETYPID": {
              "offset": "0xFCC",
              "size": 32,
              "description": "Device Type Identifier Register"
            },
            "PERIPHID%s": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID Register"
            },
            "COMPID%s": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID Register"
            }
          },
          "bits": {
            "POSITION": {
              "WRAP": {
                "bit": 2,
                "description": "WRAP"
              },
              "POINTER": {
                "bit": 3,
                "description": "Trace Packet Address Pointer[28:0]",
                "width": 29
              }
            },
            "MASTER": {
              "MASK": {
                "bit": 0,
                "description": "Mask",
                "width": 5
              },
              "TSTARTEN": {
                "bit": 5,
                "description": "Trace Start Input Enable"
              },
              "TSTOPEN": {
                "bit": 6,
                "description": "Trace Stop Input Enable"
              },
              "SFRWPRIV": {
                "bit": 7,
                "description": "Special Function Register Write Privilege"
              },
              "RAMPRIV": {
                "bit": 8,
                "description": "RAM Privilege"
              },
              "HALTREQ": {
                "bit": 9,
                "description": "Halt Request"
              },
              "EN": {
                "bit": 31,
                "description": "Main Trace Enable"
              }
            },
            "FLOW": {
              "AUTOSTOP": {
                "bit": 0,
                "description": "AUTOSTOP"
              },
              "AUTOHALT": {
                "bit": 1,
                "description": "AUTOHALT"
              },
              "WATERMARK": {
                "bit": 3,
                "description": "WATERMARK[28:0]",
                "width": 29
              }
            },
            "BASE": {
              "BASEADDR": {
                "bit": 0,
                "description": "BASEADDR",
                "width": 32
              }
            },
            "MODECTRL": {
              "MODECTRL": {
                "bit": 0,
                "description": "MODECTRL",
                "width": 32
              }
            },
            "TAGSET": {
              "TAGSET": {
                "bit": 0,
                "description": "TAGSET",
                "width": 32
              }
            },
            "TAGCLEAR": {
              "TAGCLEAR": {
                "bit": 0,
                "description": "TAGCLEAR",
                "width": 32
              }
            },
            "LOCKACCESS": {
              "LOCKACCESS": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "LOCKSTAT": {
              "LOCKSTAT": {
                "bit": 0,
                "description": "LOCKSTAT",
                "width": 32
              }
            },
            "AUTHSTAT": {
              "BIT0": {
                "bit": 0,
                "description": "no description available"
              },
              "BIT1": {
                "bit": 1,
                "description": "BIT1"
              },
              "BIT2": {
                "bit": 2,
                "description": "BIT2"
              },
              "BIT3": {
                "bit": 3,
                "description": "BIT3"
              }
            },
            "DEVICEARCH": {
              "DEVICEARCH": {
                "bit": 0,
                "description": "DEVICEARCH",
                "width": 32
              }
            },
            "DEVICECFG": {
              "DEVICECFG": {
                "bit": 0,
                "description": "DEVICECFG",
                "width": 32
              }
            },
            "DEVICETYPID": {
              "DEVICETYPID": {
                "bit": 0,
                "description": "DEVICETYPID",
                "width": 32
              }
            },
            "PERIPHID%s": {
              "PERIPHID": {
                "bit": 0,
                "description": "PERIPHID",
                "width": 32
              }
            },
            "COMPID%s": {
              "COMPID": {
                "bit": 0,
                "description": "Component ID",
                "width": 32
              }
            }
          }
        },
        "MTBDWT": {
          "instances": [
            {
              "name": "MTBDWT",
              "base": "0xF0001000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "MTB DWT Control Register"
            },
            "COMP%s": {
              "offset": "0x20",
              "size": 32,
              "description": "MTB_DWT Comparator Register"
            },
            "MASK%s": {
              "offset": "0x24",
              "size": 32,
              "description": "MTB_DWT Comparator Mask Register"
            },
            "FCT0": {
              "offset": "0x28",
              "size": 32,
              "description": "MTB_DWT Comparator Function Register 0"
            },
            "FCT1": {
              "offset": "0x38",
              "size": 32,
              "description": "MTB_DWT Comparator Function Register 1"
            },
            "TBCTRL": {
              "offset": "0x200",
              "size": 32,
              "description": "MTB_DWT Trace Buffer Control Register"
            },
            "DEVICECFG": {
              "offset": "0xFC8",
              "size": 32,
              "description": "Device Configuration Register"
            },
            "DEVICETYPID": {
              "offset": "0xFCC",
              "size": 32,
              "description": "Device Type Identifier Register"
            },
            "PERIPHID%s": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID Register"
            },
            "COMPID%s": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID Register"
            }
          },
          "bits": {
            "CTRL": {
              "DWTCFGCTRL": {
                "bit": 0,
                "description": "DWT configuration controls",
                "width": 28
              },
              "NUMCMP": {
                "bit": 28,
                "description": "Number of comparators",
                "width": 4
              }
            },
            "COMP%s": {
              "COMP": {
                "bit": 0,
                "description": "Reference value for comparison",
                "width": 32
              }
            },
            "MASK%s": {
              "MASK": {
                "bit": 0,
                "description": "MASK",
                "width": 5
              }
            },
            "FCT0": {
              "FUNCTION": {
                "bit": 0,
                "description": "Function",
                "width": 4
              },
              "DATAVMATCH": {
                "bit": 8,
                "description": "Data Value Match"
              },
              "DATAVSIZE": {
                "bit": 10,
                "description": "Data Value Size",
                "width": 2
              },
              "DATAVADDR0": {
                "bit": 12,
                "description": "Data Value Address 0",
                "width": 4
              },
              "MATCHED": {
                "bit": 24,
                "description": "Comparator match"
              }
            },
            "FCT1": {
              "FUNCTION": {
                "bit": 0,
                "description": "Function",
                "width": 4
              },
              "MATCHED": {
                "bit": 24,
                "description": "Comparator match"
              }
            },
            "TBCTRL": {
              "ACOMP0": {
                "bit": 0,
                "description": "Action based on Comparator 0 match"
              },
              "ACOMP1": {
                "bit": 1,
                "description": "Action based on Comparator 1 match"
              },
              "NUMCOMP": {
                "bit": 28,
                "description": "Number of Comparators",
                "width": 4
              }
            },
            "DEVICECFG": {
              "DEVICECFG": {
                "bit": 0,
                "description": "DEVICECFG",
                "width": 32
              }
            },
            "DEVICETYPID": {
              "DEVICETYPID": {
                "bit": 0,
                "description": "DEVICETYPID",
                "width": 32
              }
            },
            "PERIPHID%s": {
              "PERIPHID": {
                "bit": 0,
                "description": "PERIPHID",
                "width": 32
              }
            },
            "COMPID%s": {
              "COMPID": {
                "bit": 0,
                "description": "Component ID",
                "width": 32
              }
            }
          }
        },
        "ROM": {
          "instances": [
            {
              "name": "ROM",
              "base": "0xF0002000"
            }
          ],
          "registers": {
            "ENTRY%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Entry"
            },
            "TABLEMARK": {
              "offset": "0x0C",
              "size": 32,
              "description": "End of Table Marker Register"
            },
            "SYSACCESS": {
              "offset": "0xFCC",
              "size": 32,
              "description": "System Access Register"
            },
            "PERIPHID%s": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID Register"
            },
            "COMPID%s": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID Register"
            }
          },
          "bits": {
            "ENTRY%s": {
              "ENTRY": {
                "bit": 0,
                "description": "ENTRY",
                "width": 32
              }
            },
            "TABLEMARK": {
              "MARK": {
                "bit": 0,
                "description": "MARK",
                "width": 32
              }
            },
            "SYSACCESS": {
              "SYSACCESS": {
                "bit": 0,
                "description": "SYSACCESS",
                "width": 32
              }
            },
            "PERIPHID%s": {
              "PERIPHID": {
                "bit": 0,
                "description": "PERIPHID",
                "width": 32
              }
            },
            "COMPID%s": {
              "COMPID": {
                "bit": 0,
                "description": "Component ID",
                "width": 32
              }
            }
          }
        },
        "MCM": {
          "instances": [
            {
              "name": "MCM",
              "base": "0xF0003000"
            }
          ],
          "registers": {
            "PLASC": {
              "offset": "0x08",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Slave Configuration"
            },
            "PLAMC": {
              "offset": "0x0A",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Master Configuration"
            },
            "PLACR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Platform Control Register"
            },
            "PID": {
              "offset": "0x30",
              "size": 32,
              "description": "Process ID register"
            },
            "CPO": {
              "offset": "0x40",
              "size": 32,
              "description": "Compute Operation Control Register"
            },
            "MATCR": {
              "offset": "0x80",
              "size": 32,
              "description": "Master Attribute Configuration Register"
            }
          },
          "bits": {
            "PLASC": {
              "ASC": {
                "bit": 0,
                "description": "Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.",
                "width": 8
              }
            },
            "PLAMC": {
              "AMC": {
                "bit": 0,
                "description": "Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.",
                "width": 8
              }
            },
            "PLACR": {
              "ARB": {
                "bit": 9,
                "description": "Arbitration select"
              },
              "CFCC": {
                "bit": 10,
                "description": "Clear Flash Controller Cache"
              },
              "DFCDA": {
                "bit": 11,
                "description": "Disable Flash Controller Data Caching"
              },
              "DFCIC": {
                "bit": 12,
                "description": "Disable Flash Controller Instruction Caching"
              },
              "DFCC": {
                "bit": 13,
                "description": "Disable Flash Controller Cache"
              },
              "EFDS": {
                "bit": 14,
                "description": "Enable Flash Data Speculation"
              },
              "DFCS": {
                "bit": 15,
                "description": "Disable Flash Controller Speculation"
              },
              "ESFC": {
                "bit": 16,
                "description": "Enable Stalling Flash Controller"
              }
            },
            "PID": {
              "PID": {
                "bit": 0,
                "description": "M0_PID For MPU",
                "width": 8
              }
            },
            "CPO": {
              "CPOREQ": {
                "bit": 0,
                "description": "Compute Operation Request"
              },
              "CPOACK": {
                "bit": 1,
                "description": "Compute Operation Acknowledge"
              },
              "CPOWOI": {
                "bit": 2,
                "description": "Compute Operation Wake-up on Interrupt"
              }
            },
            "MATCR": {
              "ATC0": {
                "bit": 0,
                "description": "Attribute Configuration Master n",
                "width": 3
              },
              "RO0": {
                "bit": 7,
                "description": "Read-Only Master n"
              },
              "ATC2": {
                "bit": 16,
                "description": "Attribute Configuration Master n",
                "width": 3
              },
              "RO2": {
                "bit": 23,
                "description": "Read-Only Master n"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 48,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "DMA0_IRQHandler"
          },
          {
            "number": 17,
            "name": "DMA1_IRQHandler"
          },
          {
            "number": 18,
            "name": "DMA2_IRQHandler"
          },
          {
            "number": 19,
            "name": "DMA3_IRQHandler"
          },
          {
            "number": 20,
            "name": "SPI0_IRQHandler"
          },
          {
            "number": 21,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 22,
            "name": "PMC_IRQHandler"
          },
          {
            "number": 23,
            "name": "TMR0_IRQHandler"
          },
          {
            "number": 24,
            "name": "TMR1_IRQHandler"
          },
          {
            "number": 25,
            "name": "TMR2_IRQHandler"
          },
          {
            "number": 26,
            "name": "TMR3_IRQHandler"
          },
          {
            "number": 27,
            "name": "PIT0_PIT1_IRQHandler"
          },
          {
            "number": 28,
            "name": "LLWU_IRQHandler"
          },
          {
            "number": 29,
            "name": "FTFA_IRQHandler"
          },
          {
            "number": 30,
            "name": "CMP0_CMP1_IRQHandler"
          },
          {
            "number": 31,
            "name": "LCD_IRQHandler"
          },
          {
            "number": 32,
            "name": "ADC_IRQHandler"
          },
          {
            "number": 33,
            "name": "PTx_IRQHandler"
          },
          {
            "number": 35,
            "name": "UART0_UART1_IRQHandler"
          },
          {
            "number": 36,
            "name": "UART2_UART3_IRQHandler"
          },
          {
            "number": 37,
            "name": "AFE_CH0_IRQHandler"
          },
          {
            "number": 38,
            "name": "AFE_CH1_IRQHandler"
          },
          {
            "number": 39,
            "name": "AFE_CH2_IRQHandler"
          },
          {
            "number": 40,
            "name": "AFE_CH3_IRQHandler"
          },
          {
            "number": 41,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 42,
            "name": "I2C0_I2C1_IRQHandler"
          },
          {
            "number": 43,
            "name": "EWM_IRQHandler"
          },
          {
            "number": 44,
            "name": "MCG_IRQHandler"
          },
          {
            "number": 45,
            "name": "Watchdog_IRQHandler"
          },
          {
            "number": 46,
            "name": "LPTMR_IRQHandler"
          },
          {
            "number": 47,
            "name": "XBAR_IRQHandler"
          }
        ]
      }
    }
  }
}