$comment
	File created using the following command:
		vcd file decoder3to8Es.msim.vcd -direction
$end
$date
	Sat Feb 20 22:08:19 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module decoder3to8Es_vlg_vec_tst $end
$var reg 3 ! A [0:2] $end
$var wire 1 " F [0] $end
$var wire 1 # F [1] $end
$var wire 1 $ F [2] $end
$var wire 1 % F [3] $end
$var wire 1 & F [4] $end
$var wire 1 ' F [5] $end
$var wire 1 ( F [6] $end
$var wire 1 ) F [7] $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 F[7]~output_o $end
$var wire 1 1 F[6]~output_o $end
$var wire 1 2 F[5]~output_o $end
$var wire 1 3 F[4]~output_o $end
$var wire 1 4 F[3]~output_o $end
$var wire 1 5 F[2]~output_o $end
$var wire 1 6 F[1]~output_o $end
$var wire 1 7 F[0]~output_o $end
$var wire 1 8 A[0]~input_o $end
$var wire 1 9 A[2]~input_o $end
$var wire 1 : A[1]~input_o $end
$var wire 1 ; Mux7~0_combout $end
$var wire 1 < Mux7~1_combout $end
$var wire 1 = Mux7~2_combout $end
$var wire 1 > Mux7~3_combout $end
$var wire 1 ? Mux7~4_combout $end
$var wire 1 @ Mux7~5_combout $end
$var wire 1 A Mux7~6_combout $end
$var wire 1 B Mux7~7_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1)
0(
0'
0&
0%
0$
0#
0"
0*
1+
x,
1-
1.
1/
10
01
02
03
04
05
06
07
08
09
0:
1;
0<
0=
0>
0?
0@
0A
0B
$end
#50000
b1 !
19
1<
0;
11
00
1(
0)
#100000
b0 !
09
0<
1;
01
10
0(
1)
#150000
b1 !
19
1<
0;
11
00
1(
0)
#200000
b0 !
09
0<
1;
01
10
0(
1)
#250000
b1 !
19
1<
0;
11
00
1(
0)
#300000
b0 !
09
0<
1;
01
10
0(
1)
#350000
b1 !
19
1<
0;
11
00
1(
0)
#400000
