<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6649480 - Method of fabricating CMOS inverter and integrated circuits utilizing ... - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Method of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs"><meta name="DC.contributor" content="Eugene A. Fitzgerald" scheme="inventor"><meta name="DC.contributor" content="Nicole Gerrish" scheme="inventor"><meta name="DC.contributor" content="Amberwave Systems Corporation" scheme="assignee"><meta name="DC.date" content="2001-6-19" scheme="dateSubmitted"><meta name="DC.description" content="A method of fabricating a CMOS inverter including providing a heterostructure having a Si substrate, a relaxed Si1-x Gex layer on the Si substrate, and a strained surface layer on said relaxed Si1-x Gex layer; and integrating a pMOSFET and an nMOSFET in said heterostructure, wherein the channel of said pMOSFET and the channel of the nMOSFET are formed in the strained surface layer. Another embodiment provides a method of fabricating an integrated circuit including providing a heterostructure having a Si substrate, a relaxed Si1-xGex layer on the Si substrate, and a strained layer on the relaxed Si1-x Gex layer; and forming a p transistor and an n transistor in the heterostructure, wherein the strained layer comprises the channel of the n transistor and the p transistor, and the n transistor and the p transistor are interconnected in a CMOS circuit."><meta name="DC.date" content="2003-11-18" scheme="issued"><meta name="DC.relation" content="US:4010045" scheme="references"><meta name="DC.relation" content="US:4710788" scheme="references"><meta name="DC.relation" content="US:4990979" scheme="references"><meta name="DC.relation" content="US:4997776" scheme="references"><meta name="DC.relation" content="US:5013681" scheme="references"><meta name="DC.relation" content="US:5155571" scheme="references"><meta name="DC.relation" content="US:5166084" scheme="references"><meta name="DC.relation" content="US:5177583" scheme="references"><meta name="DC.relation" content="US:5202284" scheme="references"><meta name="DC.relation" content="US:5207864" scheme="references"><meta name="DC.relation" content="US:5208182" scheme="references"><meta name="DC.relation" content="US:5212110" scheme="references"><meta name="DC.relation" content="US:5221413" scheme="references"><meta name="DC.relation" content="US:5241197" scheme="references"><meta name="DC.relation" content="US:5250445" scheme="references"><meta name="DC.relation" content="US:5285086" scheme="references"><meta name="DC.relation" content="US:5291439" scheme="references"><meta name="DC.relation" content="US:5298452" scheme="references"><meta name="DC.relation" content="US:5310451" scheme="references"><meta name="DC.relation" content="US:5316958" scheme="references"><meta name="DC.relation" content="US:5346848" scheme="references"><meta name="DC.relation" content="US:5374564" scheme="references"><meta name="DC.relation" content="US:5399522" scheme="references"><meta name="DC.relation" content="US:5413679" scheme="references"><meta name="DC.relation" content="US:5426069" scheme="references"><meta name="DC.relation" content="US:5426316" scheme="references"><meta name="DC.relation" content="US:5442205" scheme="references"><meta name="DC.relation" content="US:5461243" scheme="references"><meta name="DC.relation" content="US:5461250" scheme="references"><meta name="DC.relation" content="US:5462883" scheme="references"><meta name="DC.relation" content="US:5476813" scheme="references"><meta name="DC.relation" content="US:5479033" scheme="references"><meta name="DC.relation" content="US:5484664" scheme="references"><meta name="DC.relation" content="US:5523243" scheme="references"><meta name="DC.relation" content="US:5523592" scheme="references"><meta name="DC.relation" content="US:5534713" scheme="references"><meta name="DC.relation" content="US:5536361" scheme="references"><meta name="DC.relation" content="US:5540785" scheme="references"><meta name="DC.relation" content="US:5596527" scheme="references"><meta name="DC.relation" content="US:5617351" scheme="references"><meta name="DC.relation" content="US:5630905" scheme="references"><meta name="DC.relation" content="US:5659187" scheme="references"><meta name="DC.relation" content="US:5683934" scheme="references"><meta name="DC.relation" content="US:5698869" scheme="references"><meta name="DC.relation" content="US:5714777" scheme="references"><meta name="DC.relation" content="US:5728623" scheme="references"><meta name="DC.relation" content="US:5739567" scheme="references"><meta name="DC.relation" content="US:5759898" scheme="references"><meta name="DC.relation" content="US:5777347" scheme="references"><meta name="DC.relation" content="US:5786612" scheme="references"><meta name="DC.relation" content="US:5792679" scheme="references"><meta name="DC.relation" content="US:5808344" scheme="references"><meta name="DC.relation" content="US:5847419" scheme="references"><meta name="DC.relation" content="US:5877070" scheme="references"><meta name="DC.relation" content="US:5891769" scheme="references"><meta name="DC.relation" content="US:5906708" scheme="references"><meta name="DC.relation" content="US:5906951" scheme="references"><meta name="DC.relation" content="US:5912479" scheme="references"><meta name="DC.relation" content="US:5943560" scheme="references"><meta name="DC.relation" content="US:5963817" scheme="references"><meta name="DC.relation" content="US:5966622" scheme="references"><meta name="DC.relation" content="US:5998807" scheme="references"><meta name="DC.relation" content="US:6013134" scheme="references"><meta name="DC.relation" content="US:6033974" scheme="references"><meta name="DC.relation" content="US:6033995" scheme="references"><meta name="DC.relation" content="US:6058044" scheme="references"><meta name="DC.relation" content="US:6059895" scheme="references"><meta name="DC.relation" content="US:6074919" scheme="references"><meta name="DC.relation" content="US:6096590" scheme="references"><meta name="DC.relation" content="US:6103559" scheme="references"><meta name="DC.relation" content="US:6107653" scheme="references"><meta name="DC.relation" content="US:6111267" scheme="references"><meta name="DC.relation" content="US:6117750" scheme="references"><meta name="DC.relation" content="US:6130453" scheme="references"><meta name="DC.relation" content="US:6133799" scheme="references"><meta name="DC.relation" content="US:6140687" scheme="references"><meta name="DC.relation" content="US:6143636" scheme="references"><meta name="DC.relation" content="US:6153495" scheme="references"><meta name="DC.relation" content="US:6154475" scheme="references"><meta name="DC.relation" content="US:6160303" scheme="references"><meta name="DC.relation" content="US:6162688" scheme="references"><meta name="DC.relation" content="US:6184111" scheme="references"><meta name="DC.relation" content="US:6191007" scheme="references"><meta name="DC.relation" content="US:6191432" scheme="references"><meta name="DC.relation" content="US:6194722" scheme="references"><meta name="DC.relation" content="US:6204529" scheme="references"><meta name="DC.relation" content="US:6207977" scheme="references"><meta name="DC.relation" content="US:6210988" scheme="references"><meta name="DC.relation" content="US:6218677" scheme="references"><meta name="DC.relation" content="US:6232138" scheme="references"><meta name="DC.relation" content="US:6235567" scheme="references"><meta name="DC.relation" content="US:6242324" scheme="references"><meta name="DC.relation" content="US:6249022" scheme="references"><meta name="DC.relation" content="US:6251755" scheme="references"><meta name="DC.relation" content="US:6261929" scheme="references"><meta name="DC.relation" content="US:6266278" scheme="references"><meta name="DC.relation" content="US:6271551" scheme="references"><meta name="DC.relation" content="US:6271726" scheme="references"><meta name="DC.relation" content="US:6291321" scheme="references"><meta name="DC.relation" content="US:6313016" scheme="references"><meta name="citation_reference" content="&quot;2 Bit/Cell EEPROM Cell Using Band to Band Tunneling for Data Read-Out,&quot; IBM Technical Disclosure Bulletin, vol. 35, No. 4B (Sep. 1992) pp. 136-140."><meta name="citation_reference" content="&quot;Application of Silicon-Based Heterostructures To Enhanced Mobility Metal-Oxide-Semiconductor Field-Effect Transistors&quot; by Kern Rim; PhD Thesis, Stanford University, 1999; pgs: 1-184."><meta name="citation_reference" content="&quot;Electron and Hole Mobility Enhancement in Strained-Si MOSFET&#39;s on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology&quot;; by Mizuno et al.; IEEE Electron Device Letters, vol. 21, No. 5, May 2000; pgs: 230-232."><meta name="citation_reference" content="&quot;Enhanced Hole Mobilities in Surface-channel Strained-Si p-MOSFETs&quot;; Rim et al.; Solid State Electronics Laboratory, Stanfor University, Stanford, CA 94305; pgs: 20.3.1-20.3.4."><meta name="citation_reference" content="&quot;Fabrication and Analysis of Deep Submicron Strained-Si N-MOSFET&#39;s&quot;; Rim et al.; IEEE Transactions on Electron Devices, vol. 47, No. 7, Jul. 2000; pgs: 1406-1415."><meta name="citation_reference" content="&quot;High-Mobility Strained-Si PMOSFET&#39;s&quot;; Nayak et al., IEEE Transactions On Electron Devices, vol. 43, No. 10, Oct. 1996; pgs: 1709-1716."><meta name="citation_reference" content="&quot;Technology for SiGe Heterostructure-Based CMOS Devices&quot; by Mark Albert Armstrong; PhD Thesis, Massachusetts Institute of Technology, 1999; pgs: 1-154."><meta name="citation_reference" content="Armstrong et al., &quot;Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors,&quot; IEDM Technical Digest (1995 International Electron Devices Meeting) pp. 761-764."><meta name="citation_reference" content="Armstrong, &quot;Technology for SiGe Heterostructure-Based CMOS Devices&quot;, PhD Thesis, Massachusetts Institute of Technology, 1999, pp. 1-126."><meta name="citation_reference" content="Augusto et al., &quot;Proposal for a New Process Flow for the Fabrication of Silicon-based Complementary MOD-MOSFETs without ion Implantation,&quot; Thin Solid Films, vol. 294, Nos. 1-2, pp. 254-258 (Feb. 15, 1997)."><meta name="citation_reference" content="Barradas et al., &quot;RBS analysis of MBE-grown SiGe/(001) Si heterostructures with thin, high Ge content SiGe channels for HMOS transistors,&quot; Modern Physics Letters B (2001) (abstract)."><meta name="citation_reference" content="Barradas et al., “RBS analysis of MBE-grown SiGe/(001) Si heterostructures with thin, high GE content SiGe channels for HMOS transistors,” Modern Physics Letters B (2001) (abstract)."><meta name="citation_reference" content="Borenstein et al., &quot;A New Ultra-Hard Etch-Stop Layer for High Precision Micromachining,&quot; Proceedings of the 1999 12&lt;th &gt;IEEE International Conference on Micro Electro Mechanical Systems (MEMs) (Jan. 17-21, 1999) pp. 205-210."><meta name="citation_reference" content="Borenstein et al., “A New Ultra-Hard Etch-Stop Layer for High Precision Micromachining,” Proceedings of the 1999 12th IEEE International Conference on Micro Electro Mechanical Systems (MEMs) (Jan. 17-21, 1999) pp. 205-210."><meta name="citation_reference" content="Bouillon et al., &quot;Search for the optimal channel architecture for 0.18/0.12 mum bulk CMOS Experimental study,&quot; IEEE, (1996) pp. 21.2.1-21.2.4."><meta name="citation_reference" content="Bouillon et al., “Search for the optimal channel architecture for 0.18/0.12 μm bulk CMOS Experimental study,” IEEE, (1996) pp. 21.2.1-21.2.4."><meta name="citation_reference" content="Bruel et al., &quot;(R)Smart Cut: A Promising New SOI Material Technology,&quot; Proceedings 1995 IEEE International SOI Conference (Oct. 1995) pp. 178-179."><meta name="citation_reference" content="Bruel et al., “®Smart Cut: A Promising New SOI Material Technology,” Proceedings 1995 IEEE International SOI Conference (Oct. 1995) pp. 178-179."><meta name="citation_reference" content="Bruel, &quot;Silicon on Insulator Material Technology,&quot; Electronic Letters, vol. 13, No. 14 (Jul. 6, 1995) pp. 1201-1202."><meta name="citation_reference" content="Bufler et al., &quot;Hole transport in strained Si1-xGex alloys on Si1-yGey substrates,&quot; Journal of Applied Physics, vol. 84, No. 10 (Nov. 15, 1998) pp. 5597-5602."><meta name="citation_reference" content="Burghartz et al., &quot;Microwave Inductors and Capacitors in Standard Multilevel Interconnect Silicon Technology&quot;, IEEE Transactions on Microwave Theory and Techniques, vol. 44, No. 1, Jan. 1996, pp. 100-104."><meta name="citation_reference" content="Canaperi et al., &quot;Preparation of a relaxed Si-Ge layer on an insulator in fabricating high-speed semiconductor devices with strained epitaxial films,&quot; International Business Machines Corporation, USA (2002) (abstract)."><meta name="citation_reference" content="Carlin et al., &quot;High Efficiency GaAs-on-Si Solar Cells with High Voc Using Graded GeSi Buffers,&quot; IEEE (2000) pp. 1006-1011."><meta name="citation_reference" content="Chang et al., &quot;Selective Etching of SiGe/Si Heterostructures,&quot; Journal of the Electrochemical Society, No. 1 (Jan. 1991) pp. 202-204."><meta name="citation_reference" content="Cheng et al., &quot;Electron Mobility Enhancement in Strained-Si n-MOSFETs Fabricated on SiGe-on-Insulator (SGOI) Substrates,&quot; IEEE Electron Device Letters, vol. 22, No. 7 (Jul. 2001) pp. 321-323."><meta name="citation_reference" content="Cheng et al., &quot;Relaxed Silicon-Germanium on Insulator Substrate by Layer Transfer,&quot; Journal of Electronic Materials, vol. 30, No. 12 (2001) pp. L37-L39."><meta name="citation_reference" content="Cullis et al, &quot;Growth ripples upon strained SiGe epitaxial layers on Si and misfit dislocation interactions,&quot; Journal of Vacuum Science and Technology A, vol. 12, No. 4 (Jul./Aug. 1994) pp. 1924-1931."><meta name="citation_reference" content="Currie et al., &quot;Carrier mobilities and process stability of strained S in- and p-MOSFETs on SiGe virtual substrates,&quot; J. Vac. Sci. Technol. B., vol. 19, No. 6 (Nov./Dec. 2001) pp. 2268-2279."><meta name="citation_reference" content="Currie et al., &quot;Controlling threading dislocation densities in Ge on Si using graded SiGe layers and chemical-mechanical polishing,&quot; Applied Physics Letters, vol. 72, No. 14 (Apr. 6, 1998) pp. 1718-1720."><meta name="citation_reference" content="Eaglesham et al., &quot;Dislocation-Free Stranski-Krastanow Growth of Ge on Si(100),&quot; Physical Review Letters, vol. 64, No. 16 (Apr. 16, 1990) pp. 1943-1946."><meta name="citation_reference" content="Feijoo et al., &quot;Epitaxial Si-Ge Etch Stop Layers with Ethylene Diamine Pyrocatechol for Bonded and Etchback Silicon-on-Insulator,&quot; Journal of Electronic Materials, vol. 23, No. 6 (Jun. 1994) pp. 493-496."><meta name="citation_reference" content="Fischetti et al., &quot;Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys,&quot; J. Appl. Phys., vol. 80, No. 4 (Aug. 15, 1996) pp. 2234-2252."><meta name="citation_reference" content="Fischetti, &quot;Long-range Coulomb interactions in small Si devices. Part II. Effective electronmobility in thin-oxide structures,&quot; Journal of Applied Physics, vol. 89, No. 2 (Jan. 15, 2001) pp. 1232-1250."><meta name="citation_reference" content="Fitzgerald et al., &quot;Dislocation dynamics in relaxed graded composition semiconductors,&quot; Materials Science and Engineering B67, (1999) pp. 53-61."><meta name="citation_reference" content="Fitzgerald et al., &quot;Relaxed Gex-l Si1-x structures for III-V integration with Si and high mobility two-dimensional electron gases in Si,&quot; J. Vac. Sci. Technol. B, vol. 10, No. 4 (Jul./Aug. 1992) pp. 1807-1819."><meta name="citation_reference" content="Fitzgerald et al., &quot;Totally relaxed GexSi1-x layers with low threading dislocation densities grown on Si substrates,&quot; Appl. Phys. Lett., vol. 59, No. 7 (Aug. 12, 1991) pp. 811-813."><meta name="citation_reference" content="Garone et al., &quot;Silicon vapor phase epitaxial growth catalysis by the presence of germane,&quot; Applied Physics Letters, vol. 56, No. 13 (Mar. 26, 1990) pp. 1275-1277."><meta name="citation_reference" content="Gray and Meyer, &quot;Analysis and Design of Analog Integrated Circuits&quot;, John Wiley &amp; Sons, 1984, pp. 605-632."><meta name="citation_reference" content="Grützmacher et al., &quot;Ge segregation in SiGe/Si heterostructures and its dependence on deposition technique and growth atmosphere,&quot; Applied Physics Letters, vol. 63, No. 18 (Nov. 1, 1993) pp. 2531-2533."><meta name="citation_reference" content="Hackbarth et al., &quot;Alternatives to thick MBE-grown relaxed SiGe buffers,&quot; Thin Solid Films, vol. 369, (2000) pp. 148-151."><meta name="citation_reference" content="Hackbarth et al., &quot;Strain relieved SiGe buffers for Si-based heterostructure field-effect transistors,&quot; Journal of Crystal Growth, vol. 20l/202 (1999) pp. 734-738."><meta name="citation_reference" content="Herzog et al., &quot;SiGe-based FETs: buffer issues and device results,&quot; Thin Solid Films, vol. 380 (2000) pp. 36-41."><meta name="citation_reference" content="Höck et al., &quot;Carrier mobilities in modulation doped Si1-xGex heterostructures with respect to FET applications,&quot; Thin Solid Films, vol. 336 (1998) pp. 141-144."><meta name="citation_reference" content="Höck et al., &quot;High hole mobility in Si0.17 Ge0.83 channel metal-oxide semiconductor field-effect transistors grown by plasma-enhanced chemical vapor deposition,&quot; Applied Physics Letters, vol. 76, No. 26 (Jun. 26, 2000) pp. 3920-3922."><meta name="citation_reference" content="Höck et al., &quot;High performance 0.25 mum p-type Ge/SiGe MODFETs,&quot; Electronics Letters, vol. 34, No. 19 (Sep. 17, 1998) pp. 1888-1889."><meta name="citation_reference" content="Höck et al., “High performance 0.25 μm p-type Ge/SiGe MODFETs,” Electronics Letters, vol. 34, No. 19 (Sep. 17, 1998) pp. 1888-1889."><meta name="citation_reference" content="Huang et al., &quot;High-quality strain-relaxed SiGe alloy grown on implanted silicon-on-insulator substrate,&quot; Applied Physics Letters, vol. 76, No. 19 (May 8, 2000) pp. 2680-2682."><meta name="citation_reference" content="Huang et al., &quot;The Impact of Scaling Down to Deep Submicron on CMOS RF Circuits&quot;, IEEE Journal of Solid-State Circuits, vol. 33, No. 7, Jul., 1998, pp. 1023-1036."><meta name="citation_reference" content="IBM Technical Disclosure Bulletin, vol. 32, No. 8A, Jan. 1990, &quot;Optimal Growth Technique and Structure for Strain Relaxation of Si-Ge Layers on Si Substrates&quot;, pp. 330-331."><meta name="citation_reference" content="IBM Technical Disclosure Bulletin, vol. 35, No. 4B (Sep. 1992), &quot;2 Bit/Cell EEPROM Cell Using Band to Band Tunneling for Data Read-Out, &quot; pp. 136-140."><meta name="citation_reference" content="International Search Report for International Application No. PCT/US01/46322 mailed Jan. 22, 2003."><meta name="citation_reference" content="Ishikawa et al., &quot;Creation of Si-Ge-based SIMOX structures by low energy oxygen implantation,&quot; Proceedings 1997 IEEE International SOI Conference (Oct. 1997) pp. 16-17."><meta name="citation_reference" content="Ishikawa et al., &quot;SiGe-on-insulator substrate using SiGe alloy grown Si(001),&quot; Applied Physics Letters, vol. 75, No. 7 (Aug. 16, 1999) pp. 983-985."><meta name="citation_reference" content="Ismail et al., &quot;Modulation-doped n-type Si/SiGe with inverted interface,&quot; Appl. Phys. Lett., vol. 65, No. 10 (Sep. 5, 1994) pp. 1248-1250."><meta name="citation_reference" content="Ismail, &quot;Si/SiGe High-Speed Field-Effect Transistors,&quot; Electron Devices Meeting, Washington, D.C. (Dec. 10, 1995) pp. 20.1.1-20.1.4."><meta name="citation_reference" content="J. Welser, &quot;The Application of Strained Silicon/Relaxed Silicon Germanium Heterostructures to Metal-Oxide-Semiconductor Field-Effect Transistors,&quot; PhD Thesis, Stanford University, 1995, pgs: 1-205."><meta name="citation_reference" content="Kearney et al., &quot;The effect of alloy scattering on the mobility of holes in a Si1-xGex quantum well,&quot; Semicond. Sci Technol., vol. 13 (1998) pp. 174-180."><meta name="citation_reference" content="Kim et al., &quot;A Fully Integrated 1.9-GHz CMOS Low-Noise Amplifier&quot;, IEEE Microwave and Guided Wave Letters, vol. 8, No. 8, Aug. 1998, pp. 293-295."><meta name="citation_reference" content="Koester et al., &quot;Extremely High Transconductance Ge/Si0.4Ge0.6 p-MODFET&#39;s Grown by UHV-CVD,&quot; IEEE Electron Device Letters, vol. 21, No. 3 (Mar. 2000) pp. 110-112."><meta name="citation_reference" content="Konig et al., &quot;Design Rules for n-type SiGe Hetero FETs,&quot; Solid-State Electronics, vol. 41, No. 10 (1997) pp. 1541-1547."><meta name="citation_reference" content="König et al., &quot;p-Type Ge-Channel MODFET&#39;s with High Transconductance Grown on Si Substrates,&quot; IEEE Electron Device Letters, vol. 14, No. 4 (Apr. 1993) pp. 205-207."><meta name="citation_reference" content="König et al., &quot;SiGe HBTs and HFETs,&quot; Solid-State Electronics, vol. 38, No. 9 (1995) pp. 1595-1602."><meta name="citation_reference" content="Kuznetsov et al., &quot;Technology for high-performance n-channel SiGe modulation-doped field-effect transistors,&quot; J. Vac. Sci. Technol., B 13(6), pp. 2892-2896 (Nov./Dec. 1995)."><meta name="citation_reference" content="Larson, &quot;Integrated Circuit Technology Options for RFIC&#39;s□Present Status and Future Directions&quot;, IEEE Journal of Solid-State Circuits, vol. 33, No. 3, Mar. 1998, pp. 387-399."><meta name="citation_reference" content="Lee and Wong, &quot;CMOS RF Integrated Circuits at 5 GHz and Beyond&quot;, Proceedings of the IEEE, vol. 88, No. 10, Oct. 2000, pp. 1560-1571."><meta name="citation_reference" content="Lee et al., &quot;Strained Ge channel p-type metal-oxide-semiconductor field-effect transistors grown on Si1-xGex/Si virtual substrates,&quot; Applied Physics Letters, vol. 79, No. 20 (Nov. 12, 2001) pp. 3344-3346."><meta name="citation_reference" content="Lee et al., &quot;Strained Ge channel p-type MOSFETs fabricated on Si1-xGex/Si virtual substrates,&quot; Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A1.9.1-A1.9.5."><meta name="citation_reference" content="Leitz et al., &quot;Channel Engineering of SiGe-Based Heterostructures for High Mobility MOSFETs,&quot; Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A3.10.1-A3.10.6."><meta name="citation_reference" content="Leitz et al., &quot;Dislocation glide and blocking kinetics in compositionally graded SiGe/Si,&quot; Journal of Applied Physics, vol. 90, No. 6 (Sep. 15, 2001) pp. 2730-2736."><meta name="citation_reference" content="Leitz et al., &quot;Hole mobility enhancements in strained Si/Si1-yGey p-type metal-oxide-semiconductor field-effect transistors grown on relaxed Si1-xGex (x&lt;y) virtual substrates,&quot; Applied Physics Letters, vol. 79, No. 25 (Dec. 17, 2001) pp. 4246-4248."><meta name="citation_reference" content="Li et al., &quot;Design of high speed Si/SiGe heterojunction complementary metal-oxide-semiconductor field effect transistors with reduced short-channel effects,&quot; J. Vac. Sci. Technol., A vol. 20 No. 3 (May/Jun. 2002) pp. 1030-1033."><meta name="citation_reference" content="Lu et al., &quot;High Performance 0.1 □m Gate-Length P-Type SiGe MODFET&#39;s and MOS-MODFET&#39;s &quot;, IEEE Transactions on Electron Devices, vol. 47, No. 8, Aug. 2000, pp. 1645-1652."><meta name="citation_reference" content="M. Kummer et al., &quot;Low energy plasma enhanced chemical vapor deposition,&quot; Materials Science and Engineering B89 (2002) pp. 288-295."><meta name="citation_reference" content="Maiti et al., &quot;Strained-Si Heterostructure Field Effect Transistors,&quot; Semiconductor Science and Technology, vol. 13 (1998) pp. 1225-1246."><meta name="citation_reference" content="Maszara, &quot;Silicon-On-Insulator by Wafer Bonding: A Review,&quot; Journal of the Electrochemical Society, No. 1, (Jan. 1991) pp. 341-347."><meta name="citation_reference" content="Meyerson et al., &quot;Cooperative Growth Phenomena in Silicon/Germanium Low-Temperature Epitaxy,&quot; Applied Physics Letters, vol. 53, No. 25 (Dec. 19, 1988) pp. 2555-2557."><meta name="citation_reference" content="Mizuno et al., &quot;Electron and Hold Mobility Enhancement in Strained-Si MOSFET&#39;s on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology,&quot; IEEE Electron Device Letters, vol. 21, No. 5 (May 2000) pp. 230-232."><meta name="citation_reference" content="Mizuno et al., &quot;High Performance Strained-Si p-MOSFETs on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology,&quot; IEEE IDEM Technical Digest, (1999 International Electron Device Meeting) pp. 934-936."><meta name="citation_reference" content="Mizuno, &quot;Advanced SOI-MOSFETs with Strained-Si Channel for High Speed CMOS-Electron/Hole Mobility Enhancement&quot; 2000 Symposium on VLSI Technology, Digest of Technical Papers, Honolulu (Jun. 13-15, 2000), IEEE NY, NY, pp. 210-211."><meta name="citation_reference" content="Mizuno, “Advanced SOI-MOSFETs with Strained-Si Channel for High Speed CMOS—Electron/Hole Mobility Enhancement” 2000 Symposium on VLSI Technology, Digest of Technical Papers, Honolulu (Jun. 13-15, 2000), IEEE NY, NY, pp. 210-211."><meta name="citation_reference" content="Nayak et al., &quot;High-Mobility Strained-Si PMOSFET&#39;s &quot;; IEEE Transactions on Electron Devices, vol. 43, No. 10, Oct. 1996, pp. 1709-1716."><meta name="citation_reference" content="O&#39;Neill et al., &quot;SiGe Virtual substrate N-channel heterojunction MOSFETS,&quot; Semicond. Sci. Technol., vol. 14 (1999) pp. 784-789."><meta name="citation_reference" content="Papananos, &quot;Radio-Frequency Microelectronic Circuits for Telecommunication Applications&quot;, Kluwer Academic Publishers, 1999, pp. 115-117, 188-193."><meta name="citation_reference" content="Parker et al., &quot;SiGe heterostructure CMOS circuits and applications,&quot; Solid State Electronics, vol. 43 (1999) pp. 1497-1506."><meta name="citation_reference" content="Ransom et al., &quot;Gate-Self-Aligned n-channel and p-channel Germanium MOSFET&#39;s,&quot; IEEE Transactions on Electron Devices, vol. 38, No. 12 (Dec. 1991) pp. 2695."><meta name="citation_reference" content="Reinking et al., &quot;Fabrication of high-mobility Ge p-channel MOSFETs on Si substrates,&quot; Electronics Letters, vol. 35, No. 6 (Mar. 18, 1999) pp. 503-504."><meta name="citation_reference" content="Rim et al., &quot;Enhanced Hole Mobilities in Surface-channel Strained-Si p-MOSFETs&quot;; IEDM, 1995, pp. 517-520."><meta name="citation_reference" content="Rim et al., &quot;Fabrication and Analysis of Deep Submicron Strained-Si N-MOSFET&#39;s&quot;; IEEE Transactions on Electron Devices, vol. 47, No. 7, Jul. 2000, pp. 1406-1415."><meta name="citation_reference" content="Rim, &quot;Application of Silicon-Based Heterostructures to Enhanced Mobility Metal-Oxide-Semiconductor Field-Effect Transistors&quot;, PhD Thesis, Stanford University, 1999; pp. 1-184."><meta name="citation_reference" content="Robbins et al., &quot;A model for heterogeneous growth of Si1-xGex films for hydrides,&quot; Journal of Applied Physics, vol. 69, No. 6 (Mar. 15, 1991) pp. 3729-3732."><meta name="citation_reference" content="Sadek et al., &quot;Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors,&quot; IEEE Trans. Electron Devices (Aug. 1996) pp. 1224-1232."><meta name="citation_reference" content="Sadek et al., &quot;Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors,&quot; IEEE Transactions on Electron Devices, vol. 43, No. 8 (Aug. 1996) pp. 1224-1232."><meta name="citation_reference" content="Schäffler, &quot;High-Mobility Si and Ge Structures,&quot; Semiconductor Science and Technology, vol. 12 (1997) pp. 1515-1549."><meta name="citation_reference" content="Sugimoto and Ueno, &quot;A 2V, 500 MHz and 3V, 920 MHz Low-Power Current-Mode 0.6 □m CMOS VCO Circuit&quot;, IEICE Trans. Electron., vol. E82-C, No. 7, Jul. 1999, pp. 1327-1329."><meta name="citation_reference" content="Ternent et al., &quot;Metal Gate Strained Silicon MOSFETs for Microwave Integrated Circuits&quot;, IEEE Oct. 2000, pp. 38-43."><meta name="citation_reference" content="Tweet et al., &quot;Factors determining the composition of strained GeSi layers grown with dislane and germane,&quot; Applied Physics Letters, vol. 65, No. 20 (Nov. 14, 1994) pp. 2579-2581."><meta name="citation_reference" content="Usami et al., &quot;Spectroscopic study of Si-based quantum wells with neighboring confinement structure,&quot; Semicon. Sci. Technol. (1997) (abstract)."><meta name="citation_reference" content="Welser et al., &quot;Electron Mobility Enhancement in Strained-Si N-Type Metal-Oxide-Semiconductor Field-Effect Transistors,&quot; IEEE Electron Device Letters, vol. 15, No. 3 (Mar. 1994) pp. 100-102."><meta name="citation_reference" content="Welser et al., &quot;Evidence of Real-Space Hot-Electron Transfer in High Mobility, Strained-Si Multilayer MOSFETs,&quot; IEEE IDEM Technical Digest (1993 International Electron Devices Meeting) pp. 545-548."><meta name="citation_reference" content="Welser et al., &quot;NMOS and PMOS Transistors Fabricated in Strained Silicon/Relaxed Silicon-Germanium Structures,&quot; IEEE IDEM Technical Digest (1992 International Electron Devices Meeting) pp. 1000-1002."><meta name="citation_reference" content="Welser, “The Application of Strained Silicon/Relaxed Silicon Germanium Heterostructures to Metal-Oxide-Semiconductor Field-Effect Transistors,” PhD Thesis, Stanford University, 1994, pp. 1-205."><meta name="citation_reference" content="Wolf and Tauber, Silicon Processing for the VLSI Era, vol. 1: Process Technology, Lattice Press, Sunset Beach, CA, pp. 384-386 (1986)."><meta name="citation_reference" content="Xie et al., &quot;Semiconductor Surface Roughness: Dependence on Sign and Magnitude of Bulk Strain,&quot; The Physical Review Letters, vol. 73, No. 22 (Nov. 28, 1994) pp. 3006-3009."><meta name="citation_reference" content="Xie et al., &quot;Very high mobility two-dimensional hole gas in Si/ GexSi1-x/Ge structures grown by molecular beam epitaxy,&quot; Appl. Phys. Lett., vol. 63, No. 16 (Oct. 18, 1993) pp. 2263-2264."><meta name="citation_reference" content="Xie, &quot;SiGe Field effect transistors,&quot; Materials Science and Engineering, vol. 25 (1999) pp. 89-121."><meta name="citation_reference" content="Yeo et al., “Nanoscale Ultra-Thin-Body Silicon-on Insulator P-MOSFET with a SiGe/Si Heterostructure Channel,” IEEE Electron Device Letters, vol. 21, No. 4 (Apr. 2000) pp. 161-163."><meta name="citation_reference" content="Zhang et al., “Demonstration of a GaAs-Based Compliant Substrate Using Wafer Bonding and Substrate Removal Techniques,” Electronic Materials and Processing Research Laboratory, Department of Electrical Engineering, University Park, PA 16802 (1998) pp. 25-28."><meta name="citation_patent_number" content="US:6649480"><meta name="citation_patent_application_number" content="US:09/884,172"><link rel="canonical" href="http://www.google.com/patents/US6649480"/><meta property="og:url" content="http://www.google.com/patents/US6649480"/><meta name="title" content="Patent US6649480 - Method of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs"/><meta name="description" content="A method of fabricating a CMOS inverter including providing a heterostructure having a Si substrate, a relaxed Si1-x Gex layer on the Si substrate, and a strained surface layer on said relaxed Si1-x Gex layer; and integrating a pMOSFET and an nMOSFET in said heterostructure, wherein the channel of said pMOSFET and the channel of the nMOSFET are formed in the strained surface layer. Another embodiment provides a method of fabricating an integrated circuit including providing a heterostructure having a Si substrate, a relaxed Si1-xGex layer on the Si substrate, and a strained layer on the relaxed Si1-x Gex layer; and forming a p transistor and an n transistor in the heterostructure, wherein the strained layer comprises the channel of the n transistor and the p transistor, and the n transistor and the p transistor are interconnected in a CMOS circuit."/><meta property="og:title" content="Patent US6649480 - Method of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("FqLtU6fJIIynsAT7zoD4Cg"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("USA"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("FqLtU6fJIIynsAT7zoD4Cg"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("USA"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6649480?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6649480"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=GhJjBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6649480&amp;usg=AFQjCNEP7wrdOYGqCEhF-AWFChEGQC0PXQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6649480.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6649480.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20020123197"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US6649480"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6649480" style="display:none"><span itemprop="description">A method of fabricating a CMOS inverter including providing a heterostructure having a Si substrate, a relaxed Si1-x Gex layer on the Si substrate, and a strained surface layer on said relaxed Si1-x Gex layer; and integrating a pMOSFET and an nMOSFET in said heterostructure, wherein the channel of said...</span><span itemprop="url">http://www.google.com/patents/US6649480?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6649480 - Method of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6649480 - Method of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs" title="Patent US6649480 - Method of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6649480 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/884,172</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Nov 18, 2003</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jun 19, 2001</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Dec 4, 2000</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6881632">US6881632</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20020123197">US20020123197</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20040097025">US20040097025</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20050106850">US20050106850</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20060275972">US20060275972</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20100022073">US20100022073</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09884172, </span><span class="patent-bibdata-value">884172, </span><span class="patent-bibdata-value">US 6649480 B2, </span><span class="patent-bibdata-value">US 6649480B2, </span><span class="patent-bibdata-value">US-B2-6649480, </span><span class="patent-bibdata-value">US6649480 B2, </span><span class="patent-bibdata-value">US6649480B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Eugene+A.+Fitzgerald%22">Eugene A. Fitzgerald</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Nicole+Gerrish%22">Nicole Gerrish</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Amberwave+Systems+Corporation%22">Amberwave Systems Corporation</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6649480.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6649480.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6649480.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (100),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (107),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (30),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (14),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (6)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=GhJjBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6649480&usg=AFQjCNF_WpUZPnnMqjpmWsBw3VLvG3cpLQ">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=GhJjBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6649480&usg=AFQjCNENwdchOKSwbUo9ImNspeaseERD3A">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=GhJjBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6649480B2%26KC%3DB2%26FT%3DD&usg=AFQjCNFtndht1WvyrFUHzGDyNxGehyeXRw">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55174851" lang="EN" load-source="patent-office">Method of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs</invention-title></span><br><span class="patent-number">US 6649480 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50581120" lang="EN" load-source="patent-office"> <div class="abstract">A method of fabricating a CMOS inverter including providing a heterostructure having a Si substrate, a relaxed Si<sub>1-x </sub>Ge<sub>x </sub>layer on the Si substrate, and a strained surface layer on said relaxed Si<sub>1-x </sub>Ge<sub>x </sub>layer; and integrating a pMOSFET and an nMOSFET in said heterostructure, wherein the channel of said pMOSFET and the channel of the nMOSFET are formed in the strained surface layer. Another embodiment provides a method of fabricating an integrated circuit including providing a heterostructure having a Si substrate, a relaxed Si<sub>1-x</sub>Ge<sub>x </sub>layer on the Si substrate, and a strained layer on the relaxed Si<sub>1-x </sub>Ge<sub>x </sub>layer; and forming a p transistor and an n transistor in the heterostructure, wherein the strained layer comprises the channel of the n transistor and the p transistor, and the n transistor and the p transistor are interconnected in a CMOS circuit.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(14)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6649480B2/US06649480-20031118-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6649480B2/US06649480-20031118-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6649480B2/US06649480-20031118-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6649480B2/US06649480-20031118-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6649480B2/US06649480-20031118-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6649480B2/US06649480-20031118-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6649480B2/US06649480-20031118-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6649480B2/US06649480-20031118-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6649480B2/US06649480-20031118-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6649480B2/US06649480-20031118-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6649480B2/US06649480-20031118-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6649480B2/US06649480-20031118-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6649480B2/US06649480-20031118-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6649480B2/US06649480-20031118-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6649480B2/US06649480-20031118-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6649480B2/US06649480-20031118-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6649480B2/US06649480-20031118-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6649480B2/US06649480-20031118-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6649480B2/US06649480-20031118-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6649480B2/US06649480-20031118-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6649480B2/US06649480-20031118-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6649480B2/US06649480-20031118-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6649480B2/US06649480-20031118-D00011.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6649480B2/US06649480-20031118-D00011.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6649480B2/US06649480-20031118-D00012.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6649480B2/US06649480-20031118-D00012.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6649480B2/US06649480-20031118-D00013.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6649480B2/US06649480-20031118-D00013.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(23)</span></span></div><div class="patent-text"><div mxw-id="PCLM8579357" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6649480-B2-CLM-00001" class="claim">
      <div class="claim-text">1. A method of fabricating a CMOS inverter comprising:</div>
      <div class="claim-text">providing a heterostructure including a Si substrate, a relaxed Si<sub>1-x</sub>Ge<sub>x </sub>layer on said Si substrate, and a strained surface layer on said relaxed Si<sub>1-x</sub>Ge<sub>x </sub>layer, the heterostructure comprising a planarized surface located between the strained surface layer and the Si substrate and having a surface roughness less than 1 nm, whereby the strained surface layer also exhibits a roughness less than 1 nm; and </div>
      <div class="claim-text">integrating a pMOSFET and an nMOSFET in said heterostructure, wherein the channel of said pMOSFET and the channel of said nMOSFET are formed in said strained surface layer. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6649480-B2-CLM-00002" class="claim">
      <div class="claim-text">2. The method of <claim-ref idref="US-6649480-B2-CLM-00001">claim 1</claim-ref>, wherein the heterostructure further comprises an oxide layer positioned between the relaxed Si<sub>1-x </sub>Ge<sub>x </sub>layer and the Si substrate.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6649480-B2-CLM-00003" class="claim">
      <div class="claim-text">3. The method of <claim-ref idref="US-6649480-B2-CLM-00001">claim 1</claim-ref>, wherein the heterostructure further comprises a SiGe graded buffer layer positioned between the relaxed Si<sub>1-x </sub>Ge<sub>x </sub>layer and the Si substrate.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6649480-B2-CLM-00004" class="claim">
      <div class="claim-text">4. The method of <claim-ref idref="US-6649480-B2-CLM-00001">claim 1</claim-ref>, wherein the strained surface layer comprises Si.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6649480-B2-CLM-00005" class="claim">
      <div class="claim-text">5. The method of <claim-ref idref="US-6649480-B2-CLM-00001">claim 1</claim-ref>, wherein 0.1&lt;x&lt;0.5.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6649480-B2-CLM-00006" class="claim">
      <div class="claim-text">6. The method of <claim-ref idref="US-6649480-B2-CLM-00005">claim 5</claim-ref>, wherein the ratio of gate width of the pMOSFET to the gate width of the nMOSFET is approximately equal to the ratio of the electron mobility and the hole mobility in bulk silicon.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6649480-B2-CLM-00007" class="claim">
      <div class="claim-text">7. The method of <claim-ref idref="US-6649480-B2-CLM-00006">claim 6</claim-ref>, wherein the ratio of gate width of the pMOSFET to the gate width of the nMOSFET is approximately equal to the ratio of the electron mobility and the hole mobility in the strained surface layer.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6649480-B2-CLM-00008" class="claim">
      <div class="claim-text">8. The method of <claim-ref idref="US-6649480-B2-CLM-00006">claim 6</claim-ref>, wherein the ratio of gate width of the pMOSFET to the gate width of the nMOSFET is approximately equal to the square root of the ratio of the electron mobility and the hole mobility in bulk silicon.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" id="US-6649480-B2-CLM-00009" class="claim">
      <div class="claim-text">9. The method of <claim-ref idref="US-6649480-B2-CLM-00006">claim 6</claim-ref>, wherein the ratio of gate width of the pMOSFET to the gate width of the nMOSFET is approximately equal to the square root of the ratio of the electron mobility and the hole mobility in the strained surface layer.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6649480-B2-CLM-00010" class="claim">
      <div class="claim-text">10. The method of <claim-ref idref="US-6649480-B2-CLM-00006">claim 6</claim-ref>, wherein the gate drive is reduced to lower power consumption.</div>
    </div>
    </div> <div class="claim"> <div num="11" id="US-6649480-B2-CLM-00011" class="claim">
      <div class="claim-text">11. A method of fabricating an integrated circuit comprising:</div>
      <div class="claim-text">providing a heterostructure having a Si substrate, a relaxed Si<sub>1-x </sub>Ge<sub>x </sub>layer on said Si substrate, and a strained layer on said relaxed Si<sub>1-x </sub>Ge<sub>x </sub>layer; and </div>
      <div class="claim-text">forming a p transistor and an n transistor in said heterostructure, wherein said strained layer comprises the channel of said n transistor and said p transistor, and said n transistor and said p transistor are interconnected in a CMOS circuit. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6649480-B2-CLM-00012" class="claim">
      <div class="claim-text">12. The method of <claim-ref idref="US-6649480-B2-CLM-00011">claim 11</claim-ref>, wherein the heterostructure further comprises an oxide layer positioned between the relaxed Si<sub>1-x </sub>Ge<sub>x </sub>layer and the Si substrate.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6649480-B2-CLM-00013" class="claim">
      <div class="claim-text">13. The method of <claim-ref idref="US-6649480-B2-CLM-00011">claim 11</claim-ref>, wherein the heterostructure further comprises a SiGe graded buffer layer positioned between the relaxed Si<sub>1-x </sub>Ge<sub>x </sub>layer and the Si substrate.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6649480-B2-CLM-00014" class="claim">
      <div class="claim-text">14. The method of <claim-ref idref="US-6649480-B2-CLM-00011">claim 11</claim-ref>, wherein the strained layer comprises Si.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6649480-B2-CLM-00015" class="claim">
      <div class="claim-text">15. The method of <claim-ref idref="US-6649480-B2-CLM-00011">claim 11</claim-ref>, wherein 0.1&lt;x&lt;0.5.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6649480-B2-CLM-00016" class="claim">
      <div class="claim-text">16. The method of <claim-ref idref="US-6649480-B2-CLM-00011">claim 11</claim-ref>, wherein the CMOS circuit comprises a logic gate.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6649480-B2-CLM-00017" class="claim">
      <div class="claim-text">17. The method of <claim-ref idref="US-6649480-B2-CLM-00011">claim 11</claim-ref>, wherein the CMOS circuit comprises a NOR gate.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6649480-B2-CLM-00018" class="claim">
      <div class="claim-text">18. The method of <claim-ref idref="US-6649480-B2-CLM-00011">claim 11</claim-ref>, wherein the CMOS circuit comprises an XOR gate.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" id="US-6649480-B2-CLM-00019" class="claim">
      <div class="claim-text">19. The method of <claim-ref idref="US-6649480-B2-CLM-00011">claim 11</claim-ref>, wherein the CMOS circuit comprises a NAND gate.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" id="US-6649480-B2-CLM-00020" class="claim">
      <div class="claim-text">20. The method of <claim-ref idref="US-6649480-B2-CLM-00011">claim 11</claim-ref>, wherein the p-channel transistor serves as a pull-up transistor in said CMOS circuit and the n-channel transistor serves as a pull-down transistor in said CMOS circuit.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" id="US-6649480-B2-CLM-00021" class="claim">
      <div class="claim-text">21. The method of <claim-ref idref="US-6649480-B2-CLM-00011">claim 11</claim-ref>, wherein the CMOS circuit comprises an inverter.</div>
    </div>
    </div> <div class="claim"> <div num="22" id="US-6649480-B2-CLM-00022" class="claim">
      <div class="claim-text">22. A method of fabricating a CMOS inverter comprising:</div>
      <div class="claim-text">providing a graded Si<sub>1-x </sub>Ge<sub>x </sub>layer on a first Si substrate; </div>
      <div class="claim-text">providing a relaxed Si<sub>1-y </sub>Ge<sub>y </sub>layer on said graded layer to form a first structure; </div>
      <div class="claim-text">bonding said relaxed layer of said first structure to a second structure that includes a second Si substrate; </div>
      <div class="claim-text">removing said first Si substrate and said graded layer; </div>
      <div class="claim-text">providing a strained surface layer on said relaxed layer to form a heterostructure; and </div>
      <div class="claim-text">integrating a pMOSFET and an nMOSFET in said heterostructure, wherein the channel of said pMOSFET and the channel of said nMOSFET are formed in said strained surface layer. </div>
    </div>
    </div> <div class="claim"> <div num="23" id="US-6649480-B2-CLM-00023" class="claim">
      <div class="claim-text">23. A method of fabricating an integrated circuit comprising:</div>
      <div class="claim-text">providing a graded Si<sub>1-x </sub>Ge<sub>x </sub>layer on a first Si substrate; </div>
      <div class="claim-text">providing a relaxed Si<sub>1-y </sub>Ge<sub>y </sub>layer on said graded layer to form a first structure; </div>
      <div class="claim-text">bonding said relaxed layer of said first structure to a second structure that includes a second Si substrate; </div>
      <div class="claim-text">removing said first Si substrate and said graded layer; </div>
      <div class="claim-text">providing a strained surface layer on said relaxed layer to form a heterostructure; and </div>
      <div class="claim-text">forming a p transistor and an n transistor in said heterostructure, wherein said strained layer comprises the channel of said n transistor and said p transistor, and said n transistor and said p transistor are interconnected in a CMOS circuit.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES54020179" lang="EN" load-source="patent-office" class="description">
    <heading>PRIORITY INFORMATION</heading> <p>This application claims priority from provisional application Ser. No. 60/250,985 filed Dec. 4, 2000.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>The invention relates to the field of strained silicon surface channel MOSFETs, and in particular to using them in CMOS inverters and other integrated circuits.</p>
    <p>The ability to scale CMOS devices to smaller and smaller dimensions has enabled integrated circuit technology to experience continuous performance enhancement. Since the 1970's, gate lengths have decreased by two orders of magnitude, resulting in a 30% improvement in the price/performance per year. Historically, these gains have been dictated by the advancement of optical photolithography tools and photoresist materials. As CMOS device size progresses deeper and deeper into the sub-micron regime, the associated cost of these new tools and materials can be prohibitive. A state of the art CMOS facility can cost more than 1-2 billion dollars, a daunting figure considering that the lithography equipment is generally only useful for two scaling generations.</p>
    <p>In addition to economic constraints, scaling is quickly approaching constraints of device materials and design. Fundamental physical limits such as gate oxide leakage and source/drain extension resistance make continued minimization beyond 0.1 μm difficult if not impossible to maintain. New materials such as high k dielectrics and metal gate electrodes must be introduced in order to sustain the current roadmap until 2005. Beyond 2005, the fate of scaling is unclear.</p>
    <p>Since the limits of scaling are well within sight, researchers have actively sought other methods of increasing device performance. One alternative is to make heterostructure FETs in GaAs/AlGaAs in order to take advantage of the high electron mobilities in these materials. However, the high electron mobility in GaAs is partially offset by the low hole mobility, causing a problem for complementary FET architectures. In addition, GaAs devices are usually fabricated with Schottky gates. Schottky diodes have leakage currents that are orders of magnitudes higher than MOS structures. The excess leakage causes an increase in the off-state power consumption that is unacceptable for highly functional circuits. Schottky diodes also lack the self-aligned gate technology enjoyed by MOS structures and thus typically have larger gate-to-source and gate-to-drain resistances. Finally, GaAs processing does not enjoy the same economies of scale that have caused silicon technologies to thrive. As a result, wide-scale production of GaAs circuits would be extremely costly to implement.</p>
    <p>The most popular method to increase device speed at a constant gate length is to fabricate devices on silicon-on-insulator (SOI) substrates. In an SOI device, a buried oxide layer prevents the channel from fully depleting. Partially depleted devices offer improvements in the junction area capacitance, the device body effect, and the gate-to-body coupling. In the best-case scenario, these device improvements will result in an 18% enhancement in circuit speed. However, this improved performance comes at a cost. The partially depleted floating body causes an uncontrolled lowering of the threshold voltage, known as the floating body effect. This phenomenon increases the off-state leakage of the transistor and thus offsets some of the potential performance advantages. Circuit designers must extract enhancements through design changes at the architectural level. This redesign can be costly and thus is not economically advantageous for all Si CMOS products. Furthermore, the reduced junction capacitance of SOI devices is less important for high functionality circuits where the interconnect capacitance is dominant. As a result, the enhancement offered by SOI devices is limited in its scope.</p>
    <p>Researchers have also investigated the mobility enhancement in strained silicon as a method to improve CMOS performance. To date, efforts have focused on circuits that employ a buried channel device for the PMOS, and a surface channel device for the NMOS. This method provides the maximum mobility enhancement; however, at high fields the buried channel device performance is complex due to the activation of two carrier channels. In addition, monolithic buried and surface channel CMOS fabrication is more complex than bulk silicon processing. This complexity adds to processing costs and reduces the device yield.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>In accordance with the invention, the performance of a silicon CMOS inverter by increasing the electron and hole mobilities is enhanced. This enhancement is achieved through surface channel, strained-silicon epitaxy on an engineered SiGe/Si substrate. Both the n-type and p-type channels (NMOS and PMOS) are surface channel, enhancement mode devices. The technique allows inverter performance to be improved at a constant gate length without adding complexity to circuit fabrication or design.</p>
    <p>When silicon is placed under tension, the degeneracy of the conduction band splits forcing two valleys to be occupied instead of six. As a result, the in-plane, room temperature electron mobility is dramatically increased, reaching a value as high as 2900 cm<sup>2</sup>/V-sec in buried channel devices for electrons densities of 10<sup>11</sup>-10<sup>12 </sup>cm<sup>−2</sup>. Mobility enhancement can be incorporated into a MOS device through the structure of the invention. In the structure, a compositionally graded buffer layer is used to accommodate the lattice mismatch between a relaxed SiGe film and a Si substrate. By spreading the lattice mismatch over a distance, the graded buffer minimizes the number of dislocations reaching the surface and thus provides a method for growing high-quality relaxed SiGe films on Si. Subsequently, a silicon film below the critical thickness can be grown on the SiGe film. Since the lattice constant of SiGe is larger than that of Si, the Si film is under biaxial tension and thus the carriers exhibit strain-enhanced mobilities.</p>
    <p>There are two primary methods of extracting performance enhancement from the increased carrier mobility. First, the frequency of operation can be increased while keeping the power constant. The propagation delay of an inverter is inversely proportional to the carrier mobility. Thus, if the carrier mobility is increased, the propagation delay decreases, causing the overall device speed to increase. This scenario is useful for applications such as desktop computers where the speed is more crucial than the power consumption. Second, the power consumption can be decreased at a constant frequency of operation. When the carrier mobility increases, the gate voltage can be reduced by an inverse fraction while maintaining the same inverter speed. Since power is proportional to the square of the gate voltage, this reduction results in a significant decrease in the power consumption. This situation is most useful for portable applications that operate off of a limited power supply.</p>
    <p>Unlike GaAs high mobility technologies, strained silicon devices can be fabricated with standard silicon CMOS processing methods and tools. This compatibility allows for performance enhancement with no additional capital expenditures. The technology is also scalable and thus can be implemented in both long and short channel devices. The physical mechanism behind short channel mobility enhancement is not completely understood; however it has been witnessed and thus can be used to improve device performance. Furthermore, if desired, strained silicon can be incorporated with SOI technology in order to provide ultra-high speed/low power circuits. In summary, since strained silicon technology is similar to bulk silicon technology, it is not exclusive to other enhancement methods. As a result, strained silicon is an excellent technique for CMOS performance improvement.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 is a cross-section of the substrate structure required to produce a strained silicon surface channel MOSFET;</p>
    <p>FIGS. 2A and 2B are graphs of mobility enhancements for electrons and holes, respectively, for strained silicon on Si<sub>1-x</sub>Ge<sub>x </sub>for x=10-30%;</p>
    <p>FIG. 3 is a table that displays surface roughness data for various relaxed SiGe buffers on Si substrates;</p>
    <p>FIG. 4 is a schematic diagram of a CMOS inverter;</p>
    <p>FIGS. 5A and 5B are schematic diagrams of the structures of a strained silicon MOSFET <b>500</b> and a strained silicon MOSFET <b>550</b> on SOI, respectively;</p>
    <p>FIG. 6 is a table showing electron and hole mobility enhancements measured for strained silicon on 20% and 30% SiGe;</p>
    <p>FIG. 7 is a table showing inverter characteristics for 1.2 μm CMOS fabricated in both bulk and strained silicon when the interconnect capacitance is dominant;</p>
    <p>FIG. 8 is a table showing additional scenarios for strained silicon inverters when the interconnect capacitance is dominant;</p>
    <p>FIG. 9 is a table showing inverter characteristics for 1.2 μm CMOS fabricated in both bulk and strained silicon when the device capacitance is dominant;</p>
    <p>FIG. 10 is a graph showing NMOSFET transconductance versus channel length for various carrier mobilities;</p>
    <p>FIG. 11 is a graph showing the propagation delay of a 0.25 μm CMOS inverter for a range of electron and hole mobility enhancements;</p>
    <p>FIGS. 12A-12E show a fabrication process sequence for strained silicon on SOI substrates; and</p>
    <p>FIGS. 13A-13C are circuit schematics for a NOR gate, a NAND gate and a XOR gate, respectively.</p>
    <heading>DETAILED DESCRIPTION OF THE INVENTION</heading> <p>Strained Silicon Enhancement</p>
    <p>FIG. 1 is a cross-section of the substrate structure <b>100</b> required to produce a strained silicon surface channel MOSFET. The larger lattice constant, relaxed SiGe layer applies biaxial strain to the silicon surface layer. In this structure, a compositionally graded buffer layer <b>102</b> is used to accommodate the lattice mismatch between a relaxed SiGe film <b>106</b> and a Si substrate <b>104</b>. By spreading the lattice mismatch over a distance, the graded buffer minimizes the number of dislocations reaching the surface and thus provides a method for growing high-quality relaxed SiGe films on Si. Subsequently, a silicon film <b>108</b> below the critical thickness can be grown on the SiGe film. Since the lattice constant of SiGe is larger than that of Si, the Si film is under biaxial tension and thus the carriers exhibit strain-enhanced mobilities. Thereafter, a layer <b>110</b> of SiO<sub>2 </sub>and a gate <b>112</b> are provided thereon.</p>
    <p>In the structure shown in FIG. 1, the silicon channel is placed under biaxial tension by the underlying, larger lattice constant SiGe layer. This strain causes the conduction band to split into two-fold and four-fold degenerate bands. The two-fold band is preferentially occupied since it sits at a lower energy. The energy separation between the bands is approximately</p>
    <p>
      <maths> <formula-text>Δ<i>E</i> <sub>strain</sub>=0.67<i>·x</i>(<i>eV</i>)  (1)</formula-text> </maths> </p>
    <p>where x is equal to the Ge content in the SiGe layer. The equation shows that the band splitting increases as the Ge content increases. This splitting causes mobility enhancement by two mechanisms. First, the two-fold band has a lower effective mass, and thus higher mobility than the four-fold band. Therefore, as the higher mobility band becomes energetically preferred, the average carrier mobility increases. Second, since the carriers are occupying two orbitals instead of six, inter-valley phonon scattering is reduced, further enhancing the carrier mobility.</p>
    <p>The effects of Ge concentration on electron and hole mobility for a surface channel device can be seen in FIGS. 2A and 2B, respectively. FIGS. 2A and 2B are graphs of mobility enhancements for electrons and holes, respectively, for strained silicon on Si<sub>1-x </sub>Ge<sub>x </sub>for x=10-30%. At 20% Ge, the electron enhancement at high fields is approximately 1.75 while the hole enhancement is essentially negligible. Above approximately 20% Ge, the electron enhancement saturates. This saturation occurs because the conduction band splitting is large enough that almost all of the electrons occupy the high mobility band. Hole enhancement saturation has not yet been observed; therefore, raising the Ge concentration to 30% increases hole mobility by a factor of 1.4. Hole enhancement saturation is predicted to occur at a Ge concentration of about 40%.</p>
    <p>The low hole mobility in surface channel devices has caused other researchers to move to higher mobility, buried channel devices for the PMOSFET. Here, it is shown that significant CMOS enhancement can be achieved using surface channel devices for both NMOS and PMOS. This design allows for high performance without the complications of dual channel operation and without adding complexity to circuit fabrication.</p>
    <p>Until recently, the material quality of relaxed SiGe on Si was insufficient for utilization in CMOS fabrication. During epitaxial growth, the surface of the SiGe becomes very rough as the material is relaxed via dislocation introduction. Researchers have tried to intrinsically control the surface morphology through the growth; however, since the stress fields from the misfit dislocations affect the growth front, no intrinsic epitaxial solution is possible. U.S. Pat. No. 6,107,653 issued to Fitzgerald, incorporated herein by reference, describes a method of planarization and regrowth that allows all devices on relaxed SiGe to possess a significantly flatter surface. This reduction in surface roughness is critical in the production of strained Si CMOS devices since it increases the yield for fine-line lithography.</p>
    <p>FIG. 3 is a table that displays surface roughness data for various relaxed SiGe buffers on Si substrates. It will be appreciated that the as-grown crosshatch pattern for relaxed Si<sub>0.8</sub>Ge<sub>0.2 </sub>buffers creates a typical roughness of approximately 7.9 nm. This average roughness increases as the Ge content in the relaxed buffer is increased. Thus, for any relaxed SiGe layer that is relaxed through dislocation introduction during growth, the surface roughness is unacceptable for state-of-the-art fabrication facilities. After the relaxed SiGe is planarized, the average roughness is less than 1 nm (typically 0.57 nm), and after a 1.5 μm device layer deposition, the average roughness is 0.77 nm. Therefore, after the complete structure is fabricated, there is over an order of magnitude reduction in the surface roughness. The resulting high quality material is well suited for state of the art CMOS processing.</p>
    <p>CMOS Inverter</p>
    <p>FIG. 4 is a schematic diagram of a CMOS inverter <b>400</b>. When the input voltage, V<sub>in</sub>, to the inverter is low, a PMOS transistor <b>402</b> turns on, charges up a load capacitance <b>404</b>, and the output goes to a gate drive <b>406</b>, V<sub>DD</sub>. Alternatively, when V<sub>in </sub>is high, an NMOS transistor <b>408</b> turns on, discharges the load capacitance, and the output node goes to ground <b>410</b>. In this manner, the inverter is able to perform the logic swing necessary for digital processing. The load capacitance, denoted as C<sub>L</sub>, represents a lumped model of all of the capacitances between V<sub>out </sub>and ground.</p>
    <p>Since the load capacitance must be fully charged or discharged before the logic swing is complete, the magnitude of C<sub>L </sub>has a large impact on inverter performance. The performance is usually quantified by two variables: the propagation delay, t<sub>p </sub>, and the power consumed, P. The propagation delay is defined as how quickly a gate responds to a change in its input and is given by <maths> <math> <mtable> <mtr> <mtd> <mrow> <msub> <mi>t</mi> <mi>p</mi> </msub> <mo>=</mo> <mfrac> <mrow> <msub> <mi>C</mi> <mi>L</mi> </msub> <mo>·</mo> <msub> <mi>V</mi> <mi>DD</mi> </msub> </mrow> <msub> <mi>I</mi> <mi>av</mi> </msub> </mfrac> </mrow> </mtd> <mtd> <mrow> <mo>(</mo> <mn>2</mn> <mo>)</mo> </mrow> </mtd> </mtr> </mtable> </math> <div class="patent-image small-patent-image"> <a href="//patentimages.storage.googleapis.com/US6649480B2/US06649480-20031118-M00001.png"> <img id="EMI-M00001" file="US06649480-20031118-M00001.TIF" img-content="math" img-format="tif" alt="Figure US06649480-20031118-M00001" src="//patentimages.storage.googleapis.com/US6649480B2/US06649480-20031118-M00001.png" class="patent-full-image"> </a> </div> <attachments> <attachment idref="MATHEMATICA-00001" attachment-type="nb" file="US06649480-20031118-M00001.NB"> </attachment> </attachments> </maths> </p>
    <p>where I<sub>av </sub>is the average current during the voltage transition. There is a propagation delay term associated with the NMOS discharging current, t<sub>pHL</sub>, and a term associated with the PMOS charging current, t<sub>pLH</sub>. The average of these two values represents the overall inverter delay: <maths> <math> <mtable> <mtr> <mtd> <mrow> <msub> <mi>t</mi> <mi>p</mi> </msub> <mo>=</mo> <mfrac> <mrow> <msub> <mi>t</mi> <mi>pHL</mi> </msub> <mo>+</mo> <msub> <mi>t</mi> <mi>pLH</mi> </msub> </mrow> <mn>2</mn> </mfrac> </mrow> </mtd> <mtd> <mrow> <mo>(</mo> <mn>3</mn> <mo>)</mo> </mrow> </mtd> </mtr> </mtable> </math> <div class="patent-image small-patent-image"> <a href="//patentimages.storage.googleapis.com/US6649480B2/US06649480-20031118-M00002.png"> <img id="EMI-M00002" file="US06649480-20031118-M00002.TIF" img-content="math" img-format="tif" alt="Figure US06649480-20031118-M00002" src="//patentimages.storage.googleapis.com/US6649480B2/US06649480-20031118-M00002.png" class="patent-full-image"> </a> </div> <attachments> <attachment idref="MATHEMATICA-00002" attachment-type="nb" file="US06649480-20031118-M00002.NB"> </attachment> </attachments> </maths> </p>
    <p>Assuming that static and short-circuit power are negligible, the power consumed can be written as <maths> <math> <mtable> <mtr> <mtd> <mrow> <mi>P</mi> <mo>=</mo> <mfrac> <mrow> <msub> <mi>C</mi> <mi>L</mi> </msub> <mo>·</mo> <msubsup> <mi>V</mi> <mi>DD</mi> <mn>2</mn> </msubsup> </mrow> <msub> <mi>t</mi> <mi>p</mi> </msub> </mfrac> </mrow> </mtd> <mtd> <mrow> <mo>(</mo> <mn>4</mn> <mo>)</mo> </mrow> </mtd> </mtr> </mtable> </math> <div class="patent-image small-patent-image"> <a href="//patentimages.storage.googleapis.com/US6649480B2/US06649480-20031118-M00003.png"> <img id="EMI-M00003" file="US06649480-20031118-M00003.TIF" img-content="math" img-format="tif" alt="Figure US06649480-20031118-M00003" src="//patentimages.storage.googleapis.com/US6649480B2/US06649480-20031118-M00003.png" class="patent-full-image"> </a> </div> <attachments> <attachment idref="MATHEMATICA-00003" attachment-type="nb" file="US06649480-20031118-M00003.NB"> </attachment> </attachments> </maths> </p>
    <p>From equations 2 and 4, one can see that both the propagation delay and the power consumption have a linear dependence on the load capacitance. In an inverter, C<sub>L </sub>consists of two major components: interconnect capacitance and device capacitance. Which component dominates C<sub>L </sub>depends on the architecture of the circuit in question.</p>
    <p>Strained Silicon, Long Channel CMOS Inverter</p>
    <p>FIGS. 5A and 5B are schematic diagrams of the structures of a strained silicon MOSFET <b>500</b> and a strained silicon MOSFET <b>550</b> on SOI, respectively. The structure in FIG. 5A contains the elements shown in the substrate structure of FIG. 1 along with basic elements of the MOSFET device structure, i.e. source <b>513</b> and drain <b>514</b> regions, gate oxide <b>510</b> and gate <b>512</b> layers, and device isolation regions <b>516</b>. FIG. 5B shows the same device elements on a SiGe-on-insulator (SGOI) substrate. In the SGOI substrate, a buried oxide layer <b>518</b> separates the relaxed SiGe layer <b>506</b> from the underlying Si substrate <b>504</b>. In both MOSFET structures, the strained Si layer <b>508</b> serves as the carrier channel, thus enabling improved device performance over their bulk Si counterparts.</p>
    <p>When strained silicon is used as the carrier channel, the electron and hole mobilities are multiplied by enhancement factors. FIGS. 2A and 2B demonstrate that this enhancement differs for electrons and holes and also that it varies with the Ge fraction in the underlying SiGe layer.</p>
    <p>A summary of the enhancements for Si<sub>0.8</sub>Ge<sub>0.2 </sub>and Si<sub>0.7</sub>Ge<sub>0.3 </sub>is shown in FIG. <b>6</b>. FIG. 6 is a table showing electron and hole mobility enhancements measured for strained silicon on 20% and 30% SiGe. These enhancements are incorporated into 1.2 μm CMOS models in order to quantify the effects on inverter performance. The mobility enhancement can be capitalized upon in two primary ways: 1) increase the inverter speed at a constant power and 2) reduce the inverter power at a constant speed. These two optimization methods are investigated for both a wiring capacitance dominated case and a device capacitance dominated case.</p>
    <p>Interconnect Dominated Capacitance</p>
    <p>In high performance microprocessors, the interconnect or wiring capacitance is often dominant over the device capacitance. In this scenario, standard silicon PMOS devices are made two to three times wider than their NMOS counterparts. This factor comes from the ratio of the electron and hole mobilities in bulk silicon. If the devices were of equal width, the low hole mobility would cause the PMOS device to have an average current two to three times lower than the NMOS device. Equation 2 shows that this low current would result in a high t<sub>pLH </sub>and thus cause a large gate delay. Increasing the width of the PMOS device equates the high-to-low and low-to-high propagation delays and thus creates a symmetrical, high-speed inverter.</p>
    <p>Key values for a bulk silicon, 1.2 μm symmetrical inverter are shown in FIG. <b>7</b>. FIG. 7 is a table showing inverter characteristics for 1.2 μm CMOS fabricated in both bulk and strained silicon when the interconnect capacitance is dominant. The strained silicon inverters are optimized to provide high speed at constant power and low power at constant speed. The propagation delay for the bulk silicon inverter is 204 psec and the consumed power is 3.93 mW. In an application where speed is paramount, such as in desktop computing, strained silicon provides a good way to enhance the circuit speed. Assuming no change from the bulk silicon design, a strained silicon inverter on Si<sub>0.8</sub>Ge<sub>0.2 </sub>results in a 15% speed increase at constant power. When the channel is on Si<sub>0.7</sub>Ge<sub>0.3</sub>, the speed enhancement improves to 29% (FIG. <b>7</b>).</p>
    <p>The improvement in inverter speed expected with one generation of scaling is approximately 15% (assumes an 11% reduction in feature size). Thus, the speed enhancement provided by a strained silicon inverter on 20% SiGe is equal to one scaling generation, while the speed enhancement provided by 30% SiGe is equivalent to two scaling generations.</p>
    <p>Alternatively, reducing the gate drive, V<sub>DD</sub>, can reduce the power at a constant speed. For 20% SiGe, the power consumption is 27% lower than its bulk silicon counterpart. When 30% SiGe is used, the power is reduced by 44% from the bulk silicon value (FIG. <b>7</b>). This power reduction is important for portable computing applications such as laptops and handhelds.</p>
    <p>Equation 4 shows that if C<sub>L </sub>is constant and t<sub>p </sub>is reduced, V<sub>DD </sub>must decrease to maintain the same inverter power. If the power consumption is not critical, the inverter frequency can be maximized by employing strained silicon devices at the same V<sub>DD </sub>as bulk Si devices. As described heretofore above, in a constant power scenario, the inverter speed is increased 15% for Si on Si<sub>0.8</sub>Ge<sub>0.2 </sub>and 29% for Si on Si<sub>0.7</sub>Ge<sub>0.3</sub>. When V<sub>DD </sub>is held constant, this enhancement increases to 29% and 58%, for Si on Si<sub>0.8</sub>Ge<sub>0.2 </sub>and Si<sub>0.7</sub>Ge<sub>0.3</sub>, respectively. FIG. 8 is a table showing additional scenarios for strained silicon inverters on 20% and 30% SiGe when the interconnect capacitance is dominant. Parameters are given for 1) strained silicon inverters with the same V<sub>DD </sub>as comparable bulk silicon inverters 2) symmetrical strained silicon inverters -designed for high speed and 3) symmetrical strained silicon inverters designed for low power.</p>
    <p>One drawback of strained silicon, surface channel CMOS is that the electron and hole mobilities are unbalanced further by the uneven electron and hole enhancements. This unbalance in mobility translates to an unbalance in the noise margins of the inverter. The noise margins represent the allowable variability in the high and low inputs to the inverter. In bulk silicon microprocessors, both the low and high noise margins are about 2.06 V. For strained silicon on 20% and 30% SiGe, the low noise margin, NM<sub>L</sub>, is decreased to 1.65 V and 1.72 V, respectively. While the NM<sub>L </sub>is reduced, the associated NM<sub>H </sub>is increased. Therefore, if the high input is noisier than the low input, the asymmetric noise margins may be acceptable or even desired.</p>
    <p>However, if a symmetrical inverter is required, the PMOS device width must be increased to μ<sub>n</sub>/μ<sub>p </sub>times the NMOS device width. This translates to a 75% increase in PMOS width for Si<sub>0.8</sub>Ge<sub>0.2</sub>, and a 29% increase for Si<sub>0.7</sub>Ge<sub>0.3</sub>. If the circuit capacitance is dominated by interconnects, the increased device area will not cause a significant increase in C<sub>L</sub>. As a result, if the increased area is acceptable for the intended application, inverter performance can be further enhanced. In the constant power scenario, the speed can now be increased by 37% for Si<sub>0.8</sub>Ge<sub>0.2 </sub>and by 39% for Si<sub>0.7</sub>Ge<sub>0.3</sub>. When the power is reduced for a constant frequency, a 50% and 52% reduction in consumed power is possible with 20% and 30% SiGe, respectively (FIG. <b>8</b>). However, in many applications an increase in device area is not tolerable. In these situations if inverter symmetry is required, it is best to use strained silicon on 30% SiGe. Since the electron and hole enhancement is comparable on Si<sub>0.7</sub>Ge<sub>0.3</sub>, it is easier to trade-off size for symmetry to meet the needs of the application.</p>
    <p>Non-interconnect Dominant Capacitance</p>
    <p>The device capacitance is dominant over the wiring capacitance in many analog applications. The device capacitance includes the diffusion and gate capacitance of the inverter itself as well as all inverters connected to the gate output, known as the fan-out. Since the capacitance of a device depends on its area, PMOS upsizing results in an increase in C<sub>L</sub>. If inverter symmetry is not a prime concern, reducing the PMOS device size can increase the inverter speed. This PMOS downsizing has a negative effect on t<sub>pLH </sub>but has a positive effect on t<sub>pHL</sub>. The optimum speed is achieved when the ratio between PMOS and NMOS widths is set to {square root over (μ<sub>n</sub>/μ<sub>p</sub>)}, where μ<sub>n </sub>and μ<sub>p </sub>represent the electron and hole mobilities, respectively. The optimized design has a propagation delay as much as 5% lower than the symmetrical design. The down side is that making t<sub>pLH </sub>and t<sub>pHL </sub>unbalanced reduces the low noise margin by approximately 15%. In most designs, this reduced NM<sub>L </sub>is still acceptable.</p>
    <p>FIG. 9 is a table showing inverter characteristics for 1.2 μm CMOS fabricated in both bulk and strained silicon when the device capacitance is dominant. The strained silicon inverters are optimized to provide high speed at constant power and low power at constant speed. For strained silicon on Si<sub>0.8</sub>Ge<sub>0.2</sub>, the electron mobility is a factor of 5.25 higher than the hole mobility. When the PMOS width is re-optimized to accommodate these mobilities, i.e., by using the {square root over (μ<sub>n</sub>/μ<sub>p</sub>)} optimization, the strained silicon PMOS device on Si<sub>0.8</sub>Ge<sub>0.2 </sub>is over 30% wider than the bulk Si PMOS device.</p>
    <p>The resulting increase in capacitance offsets some of the advantages of the enhanced mobility. Therefore, only a 4% speed increase occurs at constant power, and only an 8% decrease in power occurs at constant speed (FIG. <b>9</b>). Although these improvements are significant, they represent a fraction of the performance improvement seen with a generation of scaling and do not surpass the performance capabilities available with SOI architectures.</p>
    <p>In contrast, strained silicon on Si<sub>0.7</sub>Ge<sub>0.3 </sub>offers a significant performance enhancement at constant gate length for circuits designed to the {square root over (μ<sub>n</sub>/μ<sub>p</sub>)} optimization. Since the electron and hole mobilities are more balanced, the effect on the load capacitance is less substantial. As a result, large performance gains can be achieved. At constant power, the inverter speed can be increased by over 23% and at constant speed, the power can be reduced by over 37% (FIG. <b>9</b>). The latter enhancement has large implications for portable analog applications such as wireless communications.</p>
    <p>As in the microprocessor case (interconnect dominated), the strained silicon devices suffer from small low noise margins. Once again, this effect can be minimized by using 30% SiGe. If larger margins are required, the PMOS device width can be increased to provide the required symmetry. However, this PMOS upsizing increases C<sub>L </sub>and thus causes an associated reduction in performance. Inverter design must be tuned to meet the specific needs of the intended application.</p>
    <p>Short Channel CMOS Inverter</p>
    <p>In short channel devices, the lateral electric field driving the current from the source to the drain becomes very high. As a result, the electron velocity approaches a limiting value called the saturation velocity, v<sub>sat</sub>. Since strained silicon provides only a small enhancement in v<sub>sat </sub>over bulk silicon, researchers believed that strained silicon would not provide a performance enhancement in short channel devices. However, recent data shows that transconductance values in short channel devices exceed the maximum value predicted by velocity saturation theories. FIG. 10 is a graph showing NMOSFET transconductance versus channel length for various carrier mobilities. The dashed line indicates the maximum transconductance predicted by velocity saturation theories. The graph shows that high low-field mobilities translate to high high-field mobilities. The physical mechanism for this phenomenon is still not completely understood; however, it demonstrates that short channel mobility enhancement can occur in strained silicon.</p>
    <p>The power consumed in an inverter depends on both V<sub>DD </sub>and t<sub>p </sub>(equation 4). Therefore, as t<sub>p </sub>is decreased due to mobility enhancement, V<sub>DD </sub>must also be decreased in order to maintain the same power consumption. In a long channel device, the average current, I<sub>av</sub>, is proportional to V<sub>DD</sub> <sup>2</sup>. Inserting this dependence into equation 2 reveals an inverse dependence of the propagation delay on V<sub>DD</sub>. Thus, as the average current in strained silicon is increased due to mobility enhancement, the effect on the propagation delay is somewhat offset by the reduction in V<sub>DD</sub>.</p>
    <p>A comparison of the high-speed scenario in FIG. 7 to the constant V<sub>DD </sub>scenario in FIG. 8 reveals the effect the reduced V<sub>DD </sub>has on speed enhancement. In a short channel device, the average current is proportional to V<sub>DD </sub>not V<sub>DD</sub> <sup>2</sup>, causing the propagation delay to have no dependence on V<sub>DD </sub>(assuming V<sub>DD</sub>&gt;&gt;V<sub>T</sub>). As a result, mobility enhancements in a short channel, strained silicon inverter are directly transferred to a reduction in t<sub>p</sub>. A 1.2 μm strained silicon inverter on 30% SiGe experiences a 29% increase in device speed for the same power. Assuming the same levels of enhancement, a short channel device experiences a 58% increase in device speed for constant power, double the enhancement seen in the long channel device.</p>
    <p>FIG. 11 is a graph showing the propagation delay of a 0.25 μm CMOS inverter for a range of electron and hole mobility enhancements. Although the exact enhancements in a short channel device vary with the fabrication processes, FIG. 11 demonstrates that even small enhancements can result in a significant effect on t<sub>p</sub>.</p>
    <p>Strained Silicon on SQI</p>
    <p>Strained silicon technology can also be incorporated with SOI technology for added performance benefits. FIGS. 12A-12E show a fabrication process sequence for strained silicon on SOI substrates. First, a SiGe graded buffer layer <b>1202</b> is grown on a silicon substrate <b>1200</b> with a uniform relaxed SiGe cap layer <b>1204</b> of the desired concentration (FIG. <b>12</b>A). This wafer is then bonded to a silicon wafer <b>1206</b> oxidized with a SiO<sub>2 </sub>layer <b>1208</b> (FIGS. <b>12</b>B-<b>12</b>C). The initial substrate and graded layer are then removed through either wafer thinning or delamination methods. The resulting structure is a fully relaxed SiGe layer on oxide (FIG. <b>12</b>D). A strained silicon layer <b>1210</b> can subsequently be grown on the engineered substrate to provide a platform for strained silicon, SOI devices (FIG. <b>12</b>E). The resulting circuits would experience the performance enhancement of strained silicon as well as about an 18% performance improvement from the SOI architecture. In short channel devices, this improvement is equivalent to 3-4 scaling generations at a constant gate length.</p>
    <p>A similar fabrication method can be used to provide relaxed SiGe layers directly on Si, i.e., without the presence of the graded buffer or an intermediate oxide. This heterostructure is fabricated using the sequence shown in FIGS. 12A-12D without the oxide layer on the Si substrate. The graded composition layer possesses many dislocations and is quite thick relative to other epitaxial layers and to typical step-heights in CMOS. In addition, SiGe does not transfer heat as rapidly as Si. Therefore, a relaxed SiGe layer directly on Si is well suited for high power applications since the heat can be conducted away from the SiGe layer more efficiently.</p>
    <p>Other Digital Gates</p>
    <p>Although the preceding embodiments describe the performance of a CMOS inverter, strained silicon enhancement can be extended to other digital gates such as NOR, NAND, and XOR structures. Circuit schematics for a NOR gate <b>1300</b>, a NAND gate <b>1302</b> and a XOR gate <b>1304</b> are shown in FIGS. 13A-C, respectively. The optimization procedures are similar to that used for the inverter in that the power consumption and/or propagation delay must be minimized while satisfying the noise margin and area requirements of the application. When analyzing these more complex circuits, the operation speed is determined by the worst-case delay for all of the possible inputs.</p>
    <p>For example, in the pull down network of the NOR gate <b>1300</b> shown in FIG. 13A, the worst delay occurs when only one NMOS transistor is activated. Since the resistances are wired in parallel, turning on the second transistor only serves to reduce the delay of the network. Once the worst-case delay is determined for both the high to low and low to high transitions, techniques similar to those applied to the inverter can be used to determine the optimum design.</p>
    <p>The enhancement provided by strained silicon is particularly beneficial for NAND-only architectures. As shown in FIG. 13B, in the architecture of the NAND gate <b>1302</b>, the NMOS devices are wired in series while the PMOS devices are wired in parallel. This configuration results in a high output when either input A or input B is low, and a low output when both input A and input B are high, thus providing a NAND logic function. Since the NMOS devices are in series in the pull down network, the NMOS resistance is equal to two times the device resistance. As a result, the NMOS gate width must be doubled to make the high to low transition equal to the low to high transition.</p>
    <p>Since electrons experience a larger enhancement than holes in strained Si, the NMOS gate width up scaling required in NAND-only architectures is less severe. For 1.2 μm strained silicon CMOS on a Si<sub>0.8</sub>Ge<sub>0.2 </sub>platform, the NMOS gate width must only be increased by 14% to balance the pull down and pull up networks (assuming the enhancements shown in FIG. <b>6</b>). Correspondingly, for 1.2 μm CMOS on Si<sub>0.7</sub>Ge<sub>0.3</sub>, the NMOS width must be increased by 55% since the n and p enhancements are more balanced. The high electron mobility becomes even more important when there are more than two inputs to the NAND gate, since additional series-wired NMOS devices are required.</p>
    <p>Although the present invention has been shown and described with respect to several preferred embodiments thereof, various changes, omissions and additions to the form and detail thereof, may be made therein, without departing from the spirit and scope of the invention.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4010045">US4010045</a></td><td class="patent-data-table-td patent-date-value">Apr 27, 1976</td><td class="patent-data-table-td patent-date-value">Mar 1, 1977</td><td class="patent-data-table-td ">Ruehrwein Robert A</td><td class="patent-data-table-td ">Process for production of III-V compound crystals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4710788">US4710788</a></td><td class="patent-data-table-td patent-date-value">Dec 1, 1986</td><td class="patent-data-table-td patent-date-value">Dec 1, 1987</td><td class="patent-data-table-td ">Licentia Patent-Verwaltungs-Gmbh</td><td class="patent-data-table-td ">Modulation doped field effect transistor with doped Six Ge1-x -intrinsic Si layering</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4990979">US4990979</a></td><td class="patent-data-table-td patent-date-value">Apr 27, 1989</td><td class="patent-data-table-td patent-date-value">Feb 5, 1991</td><td class="patent-data-table-td ">Eurosil Electronic Gmbh</td><td class="patent-data-table-td ">Non-volatile memory cell</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4997776">US4997776</a></td><td class="patent-data-table-td patent-date-value">Jun 20, 1990</td><td class="patent-data-table-td patent-date-value">Mar 5, 1991</td><td class="patent-data-table-td ">International Business Machines Corp.</td><td class="patent-data-table-td ">Complementary bipolar transistor structure and method for manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5013681">US5013681</a></td><td class="patent-data-table-td patent-date-value">Sep 29, 1989</td><td class="patent-data-table-td patent-date-value">May 7, 1991</td><td class="patent-data-table-td ">The United States Of America As Represented By The Secretary Of The Navy</td><td class="patent-data-table-td ">Method of producing a thin silicon-on-insulator layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5155571">US5155571</a></td><td class="patent-data-table-td patent-date-value">Aug 6, 1990</td><td class="patent-data-table-td patent-date-value">Oct 13, 1992</td><td class="patent-data-table-td ">The Regents Of The University Of California</td><td class="patent-data-table-td ">Having enhanced and equalized current carrier mobility</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5166084">US5166084</a></td><td class="patent-data-table-td patent-date-value">Sep 3, 1991</td><td class="patent-data-table-td patent-date-value">Nov 24, 1992</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Process for fabricating a silicon on insulator field effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5177583">US5177583</a></td><td class="patent-data-table-td patent-date-value">Jan 10, 1991</td><td class="patent-data-table-td patent-date-value">Jan 5, 1993</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Heterojunction bipolar transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5202284">US5202284</a></td><td class="patent-data-table-td patent-date-value">Dec 1, 1989</td><td class="patent-data-table-td patent-date-value">Apr 13, 1993</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Selective and non-selective deposition of Si1-x Gex on a Si subsrate that is partially masked with SiO2</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5207864">US5207864</a></td><td class="patent-data-table-td patent-date-value">Dec 30, 1991</td><td class="patent-data-table-td patent-date-value">May 4, 1993</td><td class="patent-data-table-td ">Bell Communications Research</td><td class="patent-data-table-td ">Integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5208182">US5208182</a></td><td class="patent-data-table-td patent-date-value">Nov 12, 1991</td><td class="patent-data-table-td patent-date-value">May 4, 1993</td><td class="patent-data-table-td ">Kopin Corporation</td><td class="patent-data-table-td ">Dislocation density reduction in gallium arsenide on silicon heterostructures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5212110">US5212110</a></td><td class="patent-data-table-td patent-date-value">May 26, 1992</td><td class="patent-data-table-td patent-date-value">May 18, 1993</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Silicon-germanium</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5221413">US5221413</a></td><td class="patent-data-table-td patent-date-value">Apr 24, 1991</td><td class="patent-data-table-td patent-date-value">Jun 22, 1993</td><td class="patent-data-table-td ">At&amp;T Bell Laboratories</td><td class="patent-data-table-td ">Method for making low defect density semiconductor heterostructure and devices made thereby</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5241197">US5241197</a></td><td class="patent-data-table-td patent-date-value">Sep 13, 1991</td><td class="patent-data-table-td patent-date-value">Aug 31, 1993</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Transistor provided with strained germanium layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5250445">US5250445</a></td><td class="patent-data-table-td patent-date-value">Jan 17, 1992</td><td class="patent-data-table-td patent-date-value">Oct 5, 1993</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Discretionary gettering of semiconductor circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5285086">US5285086</a></td><td class="patent-data-table-td patent-date-value">Jun 18, 1992</td><td class="patent-data-table-td patent-date-value">Feb 8, 1994</td><td class="patent-data-table-td ">At&amp;T Bell Laboratories</td><td class="patent-data-table-td ">Semiconductor devices with low dislocation defects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5291439">US5291439</a></td><td class="patent-data-table-td patent-date-value">Sep 12, 1991</td><td class="patent-data-table-td patent-date-value">Mar 1, 1994</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Semiconductor memory cell and memory array with inversion layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5298452">US5298452</a></td><td class="patent-data-table-td patent-date-value">Feb 21, 1992</td><td class="patent-data-table-td patent-date-value">Mar 29, 1994</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method and apparatus for low temperature, low pressure chemical vapor deposition of epitaxial silicon layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5310451">US5310451</a></td><td class="patent-data-table-td patent-date-value">Aug 19, 1993</td><td class="patent-data-table-td patent-date-value">May 10, 1994</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method of forming an ultra-uniform silicon-on-insulator layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5316958">US5316958</a></td><td class="patent-data-table-td patent-date-value">May 31, 1990</td><td class="patent-data-table-td patent-date-value">May 31, 1994</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method of dopant enhancement in an epitaxial silicon layer by using germanium</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5346848">US5346848</a></td><td class="patent-data-table-td patent-date-value">Jun 1, 1993</td><td class="patent-data-table-td patent-date-value">Sep 13, 1994</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Method of bonding silicon and III-V semiconductor materials</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5374564">US5374564</a></td><td class="patent-data-table-td patent-date-value">Sep 15, 1992</td><td class="patent-data-table-td patent-date-value">Dec 20, 1994</td><td class="patent-data-table-td ">Commissariat A L&#39;energie Atomique</td><td class="patent-data-table-td ">Process for the production of thin semiconductor material films</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5399522">US5399522</a></td><td class="patent-data-table-td patent-date-value">Sep 8, 1993</td><td class="patent-data-table-td patent-date-value">Mar 21, 1995</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Method of growing compound semiconductor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5413679">US5413679</a></td><td class="patent-data-table-td patent-date-value">Jun 30, 1993</td><td class="patent-data-table-td patent-date-value">May 9, 1995</td><td class="patent-data-table-td ">The United States Of America As Represented By The Secretary Of The Navy</td><td class="patent-data-table-td ">Method of producing a silicon membrane using a silicon alloy etch stop layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5426069">US5426069</a></td><td class="patent-data-table-td patent-date-value">Apr 9, 1992</td><td class="patent-data-table-td patent-date-value">Jun 20, 1995</td><td class="patent-data-table-td ">Dalsa Inc.</td><td class="patent-data-table-td ">Implanting silicon substrate with germanium ions to form active alloy regions which are free from defects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5426316">US5426316</a></td><td class="patent-data-table-td patent-date-value">Jun 8, 1994</td><td class="patent-data-table-td patent-date-value">Jun 20, 1995</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Having superlattices in collector and emitter region, each having alternating layers of silicon and silicon/germanium with germanium concentration decreasing in direction away from base layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5442205">US5442205</a></td><td class="patent-data-table-td patent-date-value">Aug 9, 1993</td><td class="patent-data-table-td patent-date-value">Aug 15, 1995</td><td class="patent-data-table-td ">At&amp;T Corp.</td><td class="patent-data-table-td ">Monocrystalline silicon substrate covered by spatially graded epitaxial layer of germanium-silicon having no germanium at interface, for integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5461243">US5461243</a></td><td class="patent-data-table-td patent-date-value">Oct 29, 1993</td><td class="patent-data-table-td patent-date-value">Oct 24, 1995</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Substrate for tensilely strained semiconductor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5461250">US5461250</a></td><td class="patent-data-table-td patent-date-value">Aug 10, 1992</td><td class="patent-data-table-td patent-date-value">Oct 24, 1995</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">SiGe thin film or SOI MOSFET and method for making the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5462883">US5462883</a></td><td class="patent-data-table-td patent-date-value">Apr 11, 1994</td><td class="patent-data-table-td patent-date-value">Oct 31, 1995</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method of fabricating defect-free silicon on an insulating substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5476813">US5476813</a></td><td class="patent-data-table-td patent-date-value">Nov 14, 1994</td><td class="patent-data-table-td patent-date-value">Dec 19, 1995</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Method of manufacturing a bonded semiconductor substrate and a dielectric isolated bipolar transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5479033">US5479033</a></td><td class="patent-data-table-td patent-date-value">May 27, 1994</td><td class="patent-data-table-td patent-date-value">Dec 26, 1995</td><td class="patent-data-table-td ">Sandia Corporation</td><td class="patent-data-table-td ">Complementary junction heterostructure field-effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5484664">US5484664</a></td><td class="patent-data-table-td patent-date-value">Jan 21, 1994</td><td class="patent-data-table-td patent-date-value">Jan 16, 1996</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Hetero-epitaxially grown compound semiconductor substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5523243">US5523243</a></td><td class="patent-data-table-td patent-date-value">Jun 8, 1994</td><td class="patent-data-table-td patent-date-value">Jun 4, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Etching rectangular groove through layer of silicon and superlattice to expose silicon-germanium base layer, doping, and forming emitter, collector and base contacts</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5523592">US5523592</a></td><td class="patent-data-table-td patent-date-value">Feb 1, 1994</td><td class="patent-data-table-td patent-date-value">Jun 4, 1996</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Layered structure forms light-emitting region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5534713">US5534713</a></td><td class="patent-data-table-td patent-date-value">May 20, 1994</td><td class="patent-data-table-td patent-date-value">Jul 9, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Silicon-germanium layers, relaxed layers alternating with layers under tensile and compressive strain</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5536361">US5536361</a></td><td class="patent-data-table-td patent-date-value">Jan 23, 1995</td><td class="patent-data-table-td patent-date-value">Jul 16, 1996</td><td class="patent-data-table-td ">Canon Kabushiki Kaisha</td><td class="patent-data-table-td ">Solar cells</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5540785">US5540785</a></td><td class="patent-data-table-td patent-date-value">Apr 4, 1994</td><td class="patent-data-table-td patent-date-value">Jul 30, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Fabrication of defect free silicon on an insulating substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5596527">US5596527</a></td><td class="patent-data-table-td patent-date-value">Feb 13, 1995</td><td class="patent-data-table-td patent-date-value">Jan 21, 1997</td><td class="patent-data-table-td ">Nippon Steel Corporation</td><td class="patent-data-table-td ">Electrically alterable n-bit per cell non-volatile memory with reference cells</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5617351">US5617351</a></td><td class="patent-data-table-td patent-date-value">Jun 5, 1995</td><td class="patent-data-table-td patent-date-value">Apr 1, 1997</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Three-dimensional direct-write EEPROM arrays and fabrication methods</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5630905">US5630905</a></td><td class="patent-data-table-td patent-date-value">Jun 5, 1995</td><td class="patent-data-table-td patent-date-value">May 20, 1997</td><td class="patent-data-table-td ">The Regents Of The University Of California</td><td class="patent-data-table-td ">Method of fabricating quantum bridges by selective etching of superlattice structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5659187">US5659187</a></td><td class="patent-data-table-td patent-date-value">Jun 7, 1995</td><td class="patent-data-table-td patent-date-value">Aug 19, 1997</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Low defect density/arbitrary lattice constant heteroepitaxial layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5683934">US5683934</a></td><td class="patent-data-table-td patent-date-value">May 3, 1996</td><td class="patent-data-table-td patent-date-value">Nov 4, 1997</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Enhanced mobility MOSFET device and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5698869">US5698869</a></td><td class="patent-data-table-td patent-date-value">Sep 13, 1995</td><td class="patent-data-table-td patent-date-value">Dec 16, 1997</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Insulated-gate transistor having narrow-bandgap-source</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5714777">US5714777</a></td><td class="patent-data-table-td patent-date-value">Feb 19, 1997</td><td class="patent-data-table-td patent-date-value">Feb 3, 1998</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Si/SiGe vertical junction field effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5728623">US5728623</a></td><td class="patent-data-table-td patent-date-value">Mar 16, 1995</td><td class="patent-data-table-td patent-date-value">Mar 17, 1998</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Method of bonding a III-V group compound semiconductor layer on a silicon substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5739567">US5739567</a></td><td class="patent-data-table-td patent-date-value">Nov 8, 1994</td><td class="patent-data-table-td patent-date-value">Apr 14, 1998</td><td class="patent-data-table-td ">Wong; Chun Chiu D.</td><td class="patent-data-table-td ">Highly compact memory device with nonvolatile vertical transistor memory cell</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5759898">US5759898</a></td><td class="patent-data-table-td patent-date-value">Dec 19, 1996</td><td class="patent-data-table-td patent-date-value">Jun 2, 1998</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Production of substrate for tensilely strained semiconductor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5777347">US5777347</a></td><td class="patent-data-table-td patent-date-value">Jul 18, 1997</td><td class="patent-data-table-td patent-date-value">Jul 7, 1998</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Vertical CMOS digital multi-valued restoring logic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5786612">US5786612</a></td><td class="patent-data-table-td patent-date-value">Apr 16, 1996</td><td class="patent-data-table-td patent-date-value">Jul 28, 1998</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Semiconductor device comprising trench EEPROM</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5792679">US5792679</a></td><td class="patent-data-table-td patent-date-value">Aug 30, 1993</td><td class="patent-data-table-td patent-date-value">Aug 11, 1998</td><td class="patent-data-table-td ">Sharp Microelectronics Technology, Inc.</td><td class="patent-data-table-td ">Implanting mobility enhancing species into first region of low mobility semiconductor material, selectively oxidizing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5808344">US5808344</a></td><td class="patent-data-table-td patent-date-value">Feb 4, 1997</td><td class="patent-data-table-td patent-date-value">Sep 15, 1998</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Single gate is shared by two transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5847419">US5847419</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 1997</td><td class="patent-data-table-td patent-date-value">Dec 8, 1998</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Si-SiGe semiconductor device and method of fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5877070">US5877070</a></td><td class="patent-data-table-td patent-date-value">May 31, 1997</td><td class="patent-data-table-td patent-date-value">Mar 2, 1999</td><td class="patent-data-table-td ">Max-Planck Society</td><td class="patent-data-table-td ">Method for the transfer of thin layers of monocrystalline material to a desirable substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5891769">US5891769</a></td><td class="patent-data-table-td patent-date-value">Feb 27, 1998</td><td class="patent-data-table-td patent-date-value">Apr 6, 1999</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Method for forming a semiconductor device having a heteroepitaxial layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5906708">US5906708</a></td><td class="patent-data-table-td patent-date-value">Dec 6, 1995</td><td class="patent-data-table-td patent-date-value">May 25, 1999</td><td class="patent-data-table-td ">Lawrence Semiconductor Research Laboratory, Inc.</td><td class="patent-data-table-td ">Vapor depositing an etching-stop dielectric layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5906951">US5906951</a></td><td class="patent-data-table-td patent-date-value">Apr 30, 1997</td><td class="patent-data-table-td patent-date-value">May 25, 1999</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Strained Si/SiGe layers on insulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5912479">US5912479</a></td><td class="patent-data-table-td patent-date-value">Jul 25, 1997</td><td class="patent-data-table-td patent-date-value">Jun 15, 1999</td><td class="patent-data-table-td ">Sony Corporation</td><td class="patent-data-table-td ">Heterojunction bipolar semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5943560">US5943560</a></td><td class="patent-data-table-td patent-date-value">Apr 19, 1996</td><td class="patent-data-table-td patent-date-value">Aug 24, 1999</td><td class="patent-data-table-td ">National Science Council</td><td class="patent-data-table-td ">Depositing polysilicon or poly-silicon-germanium on dielectric; polishing channels, depositing gate dielectric layer; low temperature deposition of silicon dioxide spacer; etching; depositing metal into contact holes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5963817">US5963817</a></td><td class="patent-data-table-td patent-date-value">Oct 16, 1997</td><td class="patent-data-table-td patent-date-value">Oct 5, 1999</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Bulk and strained silicon on insulator using local selective oxidation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5966622">US5966622</a></td><td class="patent-data-table-td patent-date-value">Oct 8, 1997</td><td class="patent-data-table-td patent-date-value">Oct 12, 1999</td><td class="patent-data-table-td ">Lucent Technologies Inc.</td><td class="patent-data-table-td ">Process for fabricating a device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5998807">US5998807</a></td><td class="patent-data-table-td patent-date-value">Sep 9, 1997</td><td class="patent-data-table-td patent-date-value">Dec 7, 1999</td><td class="patent-data-table-td ">Siemens Aktiengesellschaft</td><td class="patent-data-table-td ">Integrated CMOS circuit arrangement and method for the manufacture thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6013134">US6013134</a></td><td class="patent-data-table-td patent-date-value">Feb 18, 1998</td><td class="patent-data-table-td patent-date-value">Jan 11, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Advance integrated chemical vapor deposition (AICVD) for semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6033974">US6033974</a></td><td class="patent-data-table-td patent-date-value">Aug 10, 1999</td><td class="patent-data-table-td patent-date-value">Mar 7, 2000</td><td class="patent-data-table-td ">Silicon Genesis Corporation</td><td class="patent-data-table-td ">Method for controlled cleaving process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6033995">US6033995</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 1997</td><td class="patent-data-table-td patent-date-value">Mar 7, 2000</td><td class="patent-data-table-td ">Trw Inc.</td><td class="patent-data-table-td ">Inverted layer epitaxial liftoff process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6058044">US6058044</a></td><td class="patent-data-table-td patent-date-value">Dec 9, 1998</td><td class="patent-data-table-td patent-date-value">May 2, 2000</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Shielded bit line sensing scheme for nonvolatile semiconductor memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6059895">US6059895</a></td><td class="patent-data-table-td patent-date-value">May 13, 1999</td><td class="patent-data-table-td patent-date-value">May 9, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Intermetallic on dielectric</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6074919">US6074919</a></td><td class="patent-data-table-td patent-date-value">Jan 20, 1999</td><td class="patent-data-table-td patent-date-value">Jun 13, 2000</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Method of forming an ultrathin gate dielectric</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6096590">US6096590</a></td><td class="patent-data-table-td patent-date-value">Jun 30, 1998</td><td class="patent-data-table-td patent-date-value">Aug 1, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Scalable MOS field effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6103559">US6103559</a></td><td class="patent-data-table-td patent-date-value">Mar 30, 1999</td><td class="patent-data-table-td patent-date-value">Aug 15, 2000</td><td class="patent-data-table-td ">Amd, Inc. (Advanced Micro Devices)</td><td class="patent-data-table-td ">Method of making disposable channel masking for both source/drain and LDD implant and subsequent gate fabrication</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6107653">US6107653</a></td><td class="patent-data-table-td patent-date-value">Jun 23, 1998</td><td class="patent-data-table-td patent-date-value">Aug 22, 2000</td><td class="patent-data-table-td ">Massachusetts Institute Of Technology</td><td class="patent-data-table-td ">Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6111267">US6111267</a></td><td class="patent-data-table-td patent-date-value">May 4, 1998</td><td class="patent-data-table-td patent-date-value">Aug 29, 2000</td><td class="patent-data-table-td ">Siemens Aktiengesellschaft</td><td class="patent-data-table-td ">First silicon layer, stressed silicon germanium layer and the second silicon layer are grown by selective epitaxy; ensures that the stressed layer grows without any defects in the active regions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6117750">US6117750</a></td><td class="patent-data-table-td patent-date-value">Dec 21, 1998</td><td class="patent-data-table-td patent-date-value">Sep 12, 2000</td><td class="patent-data-table-td ">France Telecom</td><td class="patent-data-table-td ">Chemical vapour depositing a layer of single-crystal germanium on substrate of single crystal silicon using mixture of silicon and germenium precursor gases and maintaining the desired temperature and weight ratios</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6130453">US6130453</a></td><td class="patent-data-table-td patent-date-value">Jan 4, 1999</td><td class="patent-data-table-td patent-date-value">Oct 10, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Flash memory structure with floating gate in vertical trench</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6133799">US6133799</a></td><td class="patent-data-table-td patent-date-value">Feb 25, 1999</td><td class="patent-data-table-td patent-date-value">Oct 17, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Voltage controlled oscillator utilizing threshold voltage control of silicon on insulator MOSFETS</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6140687">US6140687</a></td><td class="patent-data-table-td patent-date-value">Nov 26, 1997</td><td class="patent-data-table-td patent-date-value">Oct 31, 2000</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">High frequency ring gate MOSFET</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6143636">US6143636</a></td><td class="patent-data-table-td patent-date-value">Aug 20, 1998</td><td class="patent-data-table-td patent-date-value">Nov 7, 2000</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">High density flash memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6153495">US6153495</a></td><td class="patent-data-table-td patent-date-value">Mar 9, 1998</td><td class="patent-data-table-td patent-date-value">Nov 28, 2000</td><td class="patent-data-table-td ">Intersil Corporation</td><td class="patent-data-table-td ">Advanced methods for making semiconductor devices by low temperature direct bonding</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6154475">US6154475</a></td><td class="patent-data-table-td patent-date-value">Dec 4, 1997</td><td class="patent-data-table-td patent-date-value">Nov 28, 2000</td><td class="patent-data-table-td ">The United States Of America As Represented By The Secretary Of The Air Force</td><td class="patent-data-table-td ">Silicon-based strain-symmetrized GE-SI quantum lasers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6160303">US6160303</a></td><td class="patent-data-table-td patent-date-value">Aug 26, 1998</td><td class="patent-data-table-td patent-date-value">Dec 12, 2000</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Monolithic inductor with guard rings</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6162688">US6162688</a></td><td class="patent-data-table-td patent-date-value">Jan 14, 1999</td><td class="patent-data-table-td patent-date-value">Dec 19, 2000</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Method of fabricating a transistor with a dielectric underlayer and device incorporating same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6184111">US6184111</a></td><td class="patent-data-table-td patent-date-value">Aug 10, 1999</td><td class="patent-data-table-td patent-date-value">Feb 6, 2001</td><td class="patent-data-table-td ">Silicon Genesis Corporation</td><td class="patent-data-table-td ">Pre-semiconductor process implant and post-process film separation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6191007">US6191007</a></td><td class="patent-data-table-td patent-date-value">Apr 28, 1998</td><td class="patent-data-table-td patent-date-value">Feb 20, 2001</td><td class="patent-data-table-td ">Denso Corporation</td><td class="patent-data-table-td ">Method for manufacturing a semiconductor substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6191432">US6191432</a></td><td class="patent-data-table-td patent-date-value">Sep 2, 1997</td><td class="patent-data-table-td patent-date-value">Feb 20, 2001</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor device and memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6194722">US6194722</a></td><td class="patent-data-table-td patent-date-value">Mar 27, 1998</td><td class="patent-data-table-td patent-date-value">Feb 27, 2001</td><td class="patent-data-table-td ">Interuniversitair Micro-Elektronica Centrum, Imec, Vzw</td><td class="patent-data-table-td ">Method of fabrication of an infrared radiation detector and infrared detector device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6204529">US6204529</a></td><td class="patent-data-table-td patent-date-value">Aug 27, 1999</td><td class="patent-data-table-td patent-date-value">Mar 20, 2001</td><td class="patent-data-table-td ">Hsing Lan Lung</td><td class="patent-data-table-td ">8 bit per cell non-volatile semiconductor memory structure utilizing trench technology and dielectric floating gate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6207977">US6207977</a></td><td class="patent-data-table-td patent-date-value">Oct 21, 1998</td><td class="patent-data-table-td patent-date-value">Mar 27, 2001</td><td class="patent-data-table-td ">Interuniversitaire Microelektronica</td><td class="patent-data-table-td ">Vertical MISFET devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6210988">US6210988</a></td><td class="patent-data-table-td patent-date-value">Jan 14, 2000</td><td class="patent-data-table-td patent-date-value">Apr 3, 2001</td><td class="patent-data-table-td ">The Regents Of The University Of California</td><td class="patent-data-table-td ">Polycrystalline silicon germanium films for forming micro-electromechanical systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6218677">US6218677</a></td><td class="patent-data-table-td patent-date-value">Aug 15, 1994</td><td class="patent-data-table-td patent-date-value">Apr 17, 2001</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">III-V nitride resonant tunneling</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6232138">US6232138</a></td><td class="patent-data-table-td patent-date-value">Nov 24, 1998</td><td class="patent-data-table-td patent-date-value">May 15, 2001</td><td class="patent-data-table-td ">Massachusetts Institute Of Technology</td><td class="patent-data-table-td ">Creating lattice-mismatched devices based on relaxed ingaas alloys.</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6235567">US6235567</a></td><td class="patent-data-table-td patent-date-value">Aug 31, 1999</td><td class="patent-data-table-td patent-date-value">May 22, 2001</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Silicon-germanium bicmos on soi</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6242324">US6242324</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 10, 1999</td><td class="patent-data-table-td patent-date-value">Jun 5, 2001</td><td class="patent-data-table-td ">The United States Of America As Represented By The Secretary Of The Navy</td><td class="patent-data-table-td ">Method for fabricating singe crystal materials over CMOS devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6249022">US6249022</a></td><td class="patent-data-table-td patent-date-value">Oct 22, 1999</td><td class="patent-data-table-td patent-date-value">Jun 19, 2001</td><td class="patent-data-table-td ">United Microelectronics Corp.</td><td class="patent-data-table-td ">Trench flash memory with nitride spacers for electron trapping</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6251755">US6251755</a></td><td class="patent-data-table-td patent-date-value">Apr 22, 1999</td><td class="patent-data-table-td patent-date-value">Jun 26, 2001</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">High resolution dopant/impurity incorporation in semiconductors via a scanned atomic force probe</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6261929">US6261929</a></td><td class="patent-data-table-td patent-date-value">Feb 24, 2000</td><td class="patent-data-table-td patent-date-value">Jul 17, 2001</td><td class="patent-data-table-td ">North Carolina State University</td><td class="patent-data-table-td ">Methods of forming a plurality of semiconductor layers using spaced trench arrays</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6266278">US6266278</a></td><td class="patent-data-table-td patent-date-value">Aug 8, 2000</td><td class="patent-data-table-td patent-date-value">Jul 24, 2001</td><td class="patent-data-table-td ">Sandisk Corporation</td><td class="patent-data-table-td ">Dual floating gate EEPROM cell array with steering gates shared adjacent cells</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6271551">US6271551</a></td><td class="patent-data-table-td patent-date-value">Dec 13, 1996</td><td class="patent-data-table-td patent-date-value">Aug 7, 2001</td><td class="patent-data-table-td ">U.S. Philips Corporation</td><td class="patent-data-table-td ">Si-Ge CMOS semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6271726">US6271726</a></td><td class="patent-data-table-td patent-date-value">Jan 10, 2000</td><td class="patent-data-table-td patent-date-value">Aug 7, 2001</td><td class="patent-data-table-td ">Conexant Systems, Inc.</td><td class="patent-data-table-td ">Wideband, variable gain amplifier</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6291321">US6291321</a></td><td class="patent-data-table-td patent-date-value">Mar 9, 1999</td><td class="patent-data-table-td patent-date-value">Sep 18, 2001</td><td class="patent-data-table-td ">Massachusetts Institute Of Technology</td><td class="patent-data-table-td ">Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6313016">US6313016</a></td><td class="patent-data-table-td patent-date-value">Dec 22, 1999</td><td class="patent-data-table-td patent-date-value">Nov 6, 2001</td><td class="patent-data-table-td ">Daimlerchrysler Ag</td><td class="patent-data-table-td ">Method for producing epitaxial silicon germanium layers</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="2+Bit%2FCell+EEPROM+Cell+Using+Band+to+Band+Tunneling+for+Data+Read-Out%2C"'>2 Bit/Cell EEPROM Cell Using Band to Band Tunneling for Data Read-Out,</a>" IBM Technical Disclosure Bulletin, vol. 35, No. 4B (Sep. 1992) pp. 136-140.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Application+of+Silicon-Based+Heterostructures+To+Enhanced+Mobility+Metal-Oxide-Semiconductor+Field-Effect+Transistors"'>Application of Silicon-Based Heterostructures To Enhanced Mobility Metal-Oxide-Semiconductor Field-Effect Transistors</a>" by Kern Rim; PhD Thesis, Stanford University, 1999; pgs: 1-184.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Electron+and+Hole+Mobility+Enhancement+in+Strained-Si+MOSFET%27s+on+SiGe-on-Insulator+Substrates+Fabricated+by+SIMOX+Technology"'>Electron and Hole Mobility Enhancement in Strained-Si MOSFET's on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology</a>"; by Mizuno et al.; IEEE Electron Device Letters, vol. 21, No. 5, May 2000; pgs: 230-232.</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Enhanced+Hole+Mobilities+in+Surface-channel+Strained-Si+p-MOSFETs"'>Enhanced Hole Mobilities in Surface-channel Strained-Si p-MOSFETs</a>"; Rim et al.; Solid State Electronics Laboratory, Stanfor University, Stanford, CA 94305; pgs: 20.3.1-20.3.4.</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Fabrication+and+Analysis+of+Deep+Submicron+Strained-Si+N-MOSFET%27s"'>Fabrication and Analysis of Deep Submicron Strained-Si N-MOSFET's</a>"; Rim et al.; IEEE Transactions on Electron Devices, vol. 47, No. 7, Jul. 2000; pgs: 1406-1415.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="High-Mobility+Strained-Si+PMOSFET%27s"'>High-Mobility Strained-Si PMOSFET's</a>"; Nayak et al., IEEE Transactions On Electron Devices, vol. 43, No. 10, Oct. 1996; pgs: 1709-1716.</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Technology+for+SiGe+Heterostructure-Based+CMOS+Devices"'>Technology for SiGe Heterostructure-Based CMOS Devices</a>" by Mark Albert Armstrong; PhD Thesis, Massachusetts Institute of Technology, 1999; pgs: 1-154.</td></tr><tr><td class="patent-data-table-td ">8</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Armstrong et al., "<a href='http://scholar.google.com/scholar?q="Design+of+Si%2FSiGe+Heterojunction+Complementary+Metal-Oxide-Semiconductor+Transistors%2C"'>Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors,</a>" IEDM Technical Digest (1995 International Electron Devices Meeting) pp. 761-764.</td></tr><tr><td class="patent-data-table-td ">9</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Armstrong, "<a href='http://scholar.google.com/scholar?q="Technology+for+SiGe+Heterostructure-Based+CMOS+Devices"'>Technology for SiGe Heterostructure-Based CMOS Devices</a>", PhD Thesis, Massachusetts Institute of Technology, 1999, pp. 1-126.</td></tr><tr><td class="patent-data-table-td ">10</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Augusto et al., "<a href='http://scholar.google.com/scholar?q="Proposal+for+a+New+Process+Flow+for+the+Fabrication+of+Silicon-based+Complementary+MOD-MOSFETs+without+ion+Implantation%2C"'>Proposal for a New Process Flow for the Fabrication of Silicon-based Complementary MOD-MOSFETs without ion Implantation,</a>" Thin Solid Films, vol. 294, Nos. 1-2, pp. 254-258 (Feb. 15, 1997).</td></tr><tr><td class="patent-data-table-td ">11</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Barradas et al., "<a href='http://scholar.google.com/scholar?q="RBS+analysis+of+MBE-grown+SiGe%2F%28001%29+Si+heterostructures+with+thin%2C+high+Ge+content+SiGe+channels+for+HMOS+transistors%2C"'>RBS analysis of MBE-grown SiGe/(001) Si heterostructures with thin, high Ge content SiGe channels for HMOS transistors,</a>" Modern Physics Letters B (2001) (abstract).</td></tr><tr><td class="patent-data-table-td ">12</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Barradas et al., "<a href='http://scholar.google.com/scholar?q="RBS+analysis+of+MBE-grown+SiGe%2F%28001%29+Si+heterostructures+with+thin%2C+high+GE+content+SiGe+channels+for+HMOS+transistors%2C"'>RBS analysis of MBE-grown SiGe/(001) Si heterostructures with thin, high GE content SiGe channels for HMOS transistors,</a>" Modern Physics Letters B (2001) (abstract).</td></tr><tr><td class="patent-data-table-td ">13</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Borenstein et al., "<a href='http://scholar.google.com/scholar?q="A+New+Ultra-Hard+Etch-Stop+Layer+for+High+Precision+Micromachining%2C"'>A New Ultra-Hard Etch-Stop Layer for High Precision Micromachining,</a>" Proceedings of the 1999 12&lt;th &gt;IEEE International Conference on Micro Electro Mechanical Systems (MEMs) (Jan. 17-21, 1999) pp. 205-210.</td></tr><tr><td class="patent-data-table-td ">14</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Borenstein et al., "<a href='http://scholar.google.com/scholar?q="A+New+Ultra-Hard+Etch-Stop+Layer+for+High+Precision+Micromachining%2C"'>A New Ultra-Hard Etch-Stop Layer for High Precision Micromachining,</a>" Proceedings of the 1999 12th IEEE International Conference on Micro Electro Mechanical Systems (MEMs) (Jan. 17-21, 1999) pp. 205-210.</td></tr><tr><td class="patent-data-table-td ">15</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Bouillon et al., "<a href='http://scholar.google.com/scholar?q="Search+for+the+optimal+channel+architecture+for+0.18%2F0.12+mum+bulk+CMOS+Experimental+study%2C"'>Search for the optimal channel architecture for 0.18/0.12 mum bulk CMOS Experimental study,</a>" IEEE, (1996) pp. 21.2.1-21.2.4.</td></tr><tr><td class="patent-data-table-td ">16</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Bouillon et al., "<a href='http://scholar.google.com/scholar?q="Search+for+the+optimal+channel+architecture+for+0.18%2F0.12+%CE%BCm+bulk+CMOS+Experimental+study%2C"'>Search for the optimal channel architecture for 0.18/0.12 μm bulk CMOS Experimental study,</a>" IEEE, (1996) pp. 21.2.1-21.2.4.</td></tr><tr><td class="patent-data-table-td ">17</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Bruel et al., "<a href='http://scholar.google.com/scholar?q="%28R%29Smart+Cut%3A+A+Promising+New+SOI+Material+Technology%2C"'>(R)Smart Cut: A Promising New SOI Material Technology,</a>" Proceedings 1995 IEEE International SOI Conference (Oct. 1995) pp. 178-179.</td></tr><tr><td class="patent-data-table-td ">18</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Bruel et al., "<a href='http://scholar.google.com/scholar?q="%C2%AESmart+Cut%3A+A+Promising+New+SOI+Material+Technology%2C"'>®Smart Cut: A Promising New SOI Material Technology,</a>" Proceedings 1995 IEEE International SOI Conference (Oct. 1995) pp. 178-179.</td></tr><tr><td class="patent-data-table-td ">19</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Bruel, "<a href='http://scholar.google.com/scholar?q="Silicon+on+Insulator+Material+Technology%2C"'>Silicon on Insulator Material Technology,</a>" Electronic Letters, vol. 13, No. 14 (Jul. 6, 1995) pp. 1201-1202.</td></tr><tr><td class="patent-data-table-td ">20</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Bufler et al., "<a href='http://scholar.google.com/scholar?q="Hole+transport+in+strained+Si1-xGex+alloys+on+Si1-yGey+substrates%2C"'>Hole transport in strained Si1-xGex alloys on Si1-yGey substrates,</a>" Journal of Applied Physics, vol. 84, No. 10 (Nov. 15, 1998) pp. 5597-5602.</td></tr><tr><td class="patent-data-table-td ">21</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Burghartz et al., "<a href='http://scholar.google.com/scholar?q="Microwave+Inductors+and+Capacitors+in+Standard+Multilevel+Interconnect+Silicon+Technology"'>Microwave Inductors and Capacitors in Standard Multilevel Interconnect Silicon Technology</a>", IEEE Transactions on Microwave Theory and Techniques, vol. 44, No. 1, Jan. 1996, pp. 100-104.</td></tr><tr><td class="patent-data-table-td ">22</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Canaperi et al., "<a href='http://scholar.google.com/scholar?q="Preparation+of+a+relaxed+Si-Ge+layer+on+an+insulator+in+fabricating+high-speed+semiconductor+devices+with+strained+epitaxial+films%2C"'>Preparation of a relaxed Si-Ge layer on an insulator in fabricating high-speed semiconductor devices with strained epitaxial films,</a>" International Business Machines Corporation, USA (2002) (abstract).</td></tr><tr><td class="patent-data-table-td ">23</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Carlin et al., "<a href='http://scholar.google.com/scholar?q="High+Efficiency+GaAs-on-Si+Solar+Cells+with+High+Voc+Using+Graded+GeSi+Buffers%2C"'>High Efficiency GaAs-on-Si Solar Cells with High Voc Using Graded GeSi Buffers,</a>" IEEE (2000) pp. 1006-1011.</td></tr><tr><td class="patent-data-table-td ">24</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chang et al., "<a href='http://scholar.google.com/scholar?q="Selective+Etching+of+SiGe%2FSi+Heterostructures%2C"'>Selective Etching of SiGe/Si Heterostructures,</a>" Journal of the Electrochemical Society, No. 1 (Jan. 1991) pp. 202-204.</td></tr><tr><td class="patent-data-table-td ">25</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cheng et al., "<a href='http://scholar.google.com/scholar?q="Electron+Mobility+Enhancement+in+Strained-Si+n-MOSFETs+Fabricated+on+SiGe-on-Insulator+%28SGOI%29+Substrates%2C"'>Electron Mobility Enhancement in Strained-Si n-MOSFETs Fabricated on SiGe-on-Insulator (SGOI) Substrates,</a>" IEEE Electron Device Letters, vol. 22, No. 7 (Jul. 2001) pp. 321-323.</td></tr><tr><td class="patent-data-table-td ">26</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cheng et al., "<a href='http://scholar.google.com/scholar?q="Relaxed+Silicon-Germanium+on+Insulator+Substrate+by+Layer+Transfer%2C"'>Relaxed Silicon-Germanium on Insulator Substrate by Layer Transfer,</a>" Journal of Electronic Materials, vol. 30, No. 12 (2001) pp. L37-L39.</td></tr><tr><td class="patent-data-table-td ">27</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cullis et al, "<a href='http://scholar.google.com/scholar?q="Growth+ripples+upon+strained+SiGe+epitaxial+layers+on+Si+and+misfit+dislocation+interactions%2C"'>Growth ripples upon strained SiGe epitaxial layers on Si and misfit dislocation interactions,</a>" Journal of Vacuum Science and Technology A, vol. 12, No. 4 (Jul./Aug. 1994) pp. 1924-1931.</td></tr><tr><td class="patent-data-table-td ">28</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Currie et al., "<a href='http://scholar.google.com/scholar?q="Carrier+mobilities+and+process+stability+of+strained+S+in-+and+p-MOSFETs+on+SiGe+virtual+substrates%2C"'>Carrier mobilities and process stability of strained S in- and p-MOSFETs on SiGe virtual substrates,</a>" J. Vac. Sci. Technol. B., vol. 19, No. 6 (Nov./Dec. 2001) pp. 2268-2279.</td></tr><tr><td class="patent-data-table-td ">29</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Currie et al., "<a href='http://scholar.google.com/scholar?q="Controlling+threading+dislocation+densities+in+Ge+on+Si+using+graded+SiGe+layers+and+chemical-mechanical+polishing%2C"'>Controlling threading dislocation densities in Ge on Si using graded SiGe layers and chemical-mechanical polishing,</a>" Applied Physics Letters, vol. 72, No. 14 (Apr. 6, 1998) pp. 1718-1720.</td></tr><tr><td class="patent-data-table-td ">30</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Eaglesham et al., "<a href='http://scholar.google.com/scholar?q="Dislocation-Free+Stranski-Krastanow+Growth+of+Ge+on+Si%28100%29%2C"'>Dislocation-Free Stranski-Krastanow Growth of Ge on Si(100),</a>" Physical Review Letters, vol. 64, No. 16 (Apr. 16, 1990) pp. 1943-1946.</td></tr><tr><td class="patent-data-table-td ">31</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Feijoo et al., "<a href='http://scholar.google.com/scholar?q="Epitaxial+Si-Ge+Etch+Stop+Layers+with+Ethylene+Diamine+Pyrocatechol+for+Bonded+and+Etchback+Silicon-on-Insulator%2C"'>Epitaxial Si-Ge Etch Stop Layers with Ethylene Diamine Pyrocatechol for Bonded and Etchback Silicon-on-Insulator,</a>" Journal of Electronic Materials, vol. 23, No. 6 (Jun. 1994) pp. 493-496.</td></tr><tr><td class="patent-data-table-td ">32</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Fischetti et al., "<a href='http://scholar.google.com/scholar?q="Band+structure%2C+deformation+potentials%2C+and+carrier+mobility+in+strained+Si%2C+Ge%2C+and+SiGe+alloys%2C"'>Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys,</a>" J. Appl. Phys., vol. 80, No. 4 (Aug. 15, 1996) pp. 2234-2252.</td></tr><tr><td class="patent-data-table-td ">33</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Fischetti, "<a href='http://scholar.google.com/scholar?q="Long-range+Coulomb+interactions+in+small+Si+devices.+Part+II.+Effective+electronmobility+in+thin-oxide+structures%2C"'>Long-range Coulomb interactions in small Si devices. Part II. Effective electronmobility in thin-oxide structures,</a>" Journal of Applied Physics, vol. 89, No. 2 (Jan. 15, 2001) pp. 1232-1250.</td></tr><tr><td class="patent-data-table-td ">34</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Fitzgerald et al., "<a href='http://scholar.google.com/scholar?q="Dislocation+dynamics+in+relaxed+graded+composition+semiconductors%2C"'>Dislocation dynamics in relaxed graded composition semiconductors,</a>" Materials Science and Engineering B67, (1999) pp. 53-61.</td></tr><tr><td class="patent-data-table-td ">35</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Fitzgerald et al., "<a href='http://scholar.google.com/scholar?q="Relaxed+Gex-l+Si1-x+structures+for+III-V+integration+with+Si+and+high+mobility+two-dimensional+electron+gases+in+Si%2C"'>Relaxed Gex-l Si1-x structures for III-V integration with Si and high mobility two-dimensional electron gases in Si,</a>" J. Vac. Sci. Technol. B, vol. 10, No. 4 (Jul./Aug. 1992) pp. 1807-1819.</td></tr><tr><td class="patent-data-table-td ">36</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Fitzgerald et al., "<a href='http://scholar.google.com/scholar?q="Totally+relaxed+GexSi1-x+layers+with+low+threading+dislocation+densities+grown+on+Si+substrates%2C"'>Totally relaxed GexSi1-x layers with low threading dislocation densities grown on Si substrates,</a>" Appl. Phys. Lett., vol. 59, No. 7 (Aug. 12, 1991) pp. 811-813.</td></tr><tr><td class="patent-data-table-td ">37</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Garone et al., "<a href='http://scholar.google.com/scholar?q="Silicon+vapor+phase+epitaxial+growth+catalysis+by+the+presence+of+germane%2C"'>Silicon vapor phase epitaxial growth catalysis by the presence of germane,</a>" Applied Physics Letters, vol. 56, No. 13 (Mar. 26, 1990) pp. 1275-1277.</td></tr><tr><td class="patent-data-table-td ">38</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Gray and Meyer, "<a href='http://scholar.google.com/scholar?q="Analysis+and+Design+of+Analog+Integrated+Circuits"'>Analysis and Design of Analog Integrated Circuits</a>", John Wiley &amp; Sons, 1984, pp. 605-632.</td></tr><tr><td class="patent-data-table-td ">39</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Grützmacher et al., "<a href='http://scholar.google.com/scholar?q="Ge+segregation+in+SiGe%2FSi+heterostructures+and+its+dependence+on+deposition+technique+and+growth+atmosphere%2C"'>Ge segregation in SiGe/Si heterostructures and its dependence on deposition technique and growth atmosphere,</a>" Applied Physics Letters, vol. 63, No. 18 (Nov. 1, 1993) pp. 2531-2533.</td></tr><tr><td class="patent-data-table-td ">40</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Hackbarth et al., "<a href='http://scholar.google.com/scholar?q="Alternatives+to+thick+MBE-grown+relaxed+SiGe+buffers%2C"'>Alternatives to thick MBE-grown relaxed SiGe buffers,</a>" Thin Solid Films, vol. 369, (2000) pp. 148-151.</td></tr><tr><td class="patent-data-table-td ">41</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Hackbarth et al., "<a href='http://scholar.google.com/scholar?q="Strain+relieved+SiGe+buffers+for+Si-based+heterostructure+field-effect+transistors%2C"'>Strain relieved SiGe buffers for Si-based heterostructure field-effect transistors,</a>" Journal of Crystal Growth, vol. 20l/202 (1999) pp. 734-738.</td></tr><tr><td class="patent-data-table-td ">42</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Herzog et al., "<a href='http://scholar.google.com/scholar?q="SiGe-based+FETs%3A+buffer+issues+and+device+results%2C"'>SiGe-based FETs: buffer issues and device results,</a>" Thin Solid Films, vol. 380 (2000) pp. 36-41.</td></tr><tr><td class="patent-data-table-td ">43</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Höck et al., "<a href='http://scholar.google.com/scholar?q="Carrier+mobilities+in+modulation+doped+Si1-xGex+heterostructures+with+respect+to+FET+applications%2C"'>Carrier mobilities in modulation doped Si1-xGex heterostructures with respect to FET applications,</a>" Thin Solid Films, vol. 336 (1998) pp. 141-144.</td></tr><tr><td class="patent-data-table-td ">44</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Höck et al., "<a href='http://scholar.google.com/scholar?q="High+hole+mobility+in+Si0.17+Ge0.83+channel+metal-oxide+semiconductor+field-effect+transistors+grown+by+plasma-enhanced+chemical+vapor+deposition%2C"'>High hole mobility in Si0.17 Ge0.83 channel metal-oxide semiconductor field-effect transistors grown by plasma-enhanced chemical vapor deposition,</a>" Applied Physics Letters, vol. 76, No. 26 (Jun. 26, 2000) pp. 3920-3922.</td></tr><tr><td class="patent-data-table-td ">45</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Höck et al., "<a href='http://scholar.google.com/scholar?q="High+performance+0.25+mum+p-type+Ge%2FSiGe+MODFETs%2C"'>High performance 0.25 mum p-type Ge/SiGe MODFETs,</a>" Electronics Letters, vol. 34, No. 19 (Sep. 17, 1998) pp. 1888-1889.</td></tr><tr><td class="patent-data-table-td ">46</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Höck et al., "<a href='http://scholar.google.com/scholar?q="High+performance+0.25+%CE%BCm+p-type+Ge%2FSiGe+MODFETs%2C"'>High performance 0.25 μm p-type Ge/SiGe MODFETs,</a>" Electronics Letters, vol. 34, No. 19 (Sep. 17, 1998) pp. 1888-1889.</td></tr><tr><td class="patent-data-table-td ">47</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Huang et al., "<a href='http://scholar.google.com/scholar?q="High-quality+strain-relaxed+SiGe+alloy+grown+on+implanted+silicon-on-insulator+substrate%2C"'>High-quality strain-relaxed SiGe alloy grown on implanted silicon-on-insulator substrate,</a>" Applied Physics Letters, vol. 76, No. 19 (May 8, 2000) pp. 2680-2682.</td></tr><tr><td class="patent-data-table-td ">48</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Huang et al., "<a href='http://scholar.google.com/scholar?q="The+Impact+of+Scaling+Down+to+Deep+Submicron+on+CMOS+RF+Circuits"'>The Impact of Scaling Down to Deep Submicron on CMOS RF Circuits</a>", IEEE Journal of Solid-State Circuits, vol. 33, No. 7, Jul., 1998, pp. 1023-1036.</td></tr><tr><td class="patent-data-table-td ">49</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">IBM Technical Disclosure Bulletin, vol. 32, No. 8A, Jan. 1990, "<a href='http://scholar.google.com/scholar?q="Optimal+Growth+Technique+and+Structure+for+Strain+Relaxation+of+Si-Ge+Layers+on+Si+Substrates"'>Optimal Growth Technique and Structure for Strain Relaxation of Si-Ge Layers on Si Substrates</a>", pp. 330-331.</td></tr><tr><td class="patent-data-table-td ">50</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">IBM Technical Disclosure Bulletin, vol. 35, No. 4B (Sep. 1992), "<a href='http://scholar.google.com/scholar?q="2+Bit%2FCell+EEPROM+Cell+Using+Band+to+Band+Tunneling+for+Data+Read-Out%2C+"'>2 Bit/Cell EEPROM Cell Using Band to Band Tunneling for Data Read-Out, </a>" pp. 136-140.</td></tr><tr><td class="patent-data-table-td ">51</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">International Search Report for International Application No. PCT/US01/46322 mailed Jan. 22, 2003.</td></tr><tr><td class="patent-data-table-td ">52</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ishikawa et al., "<a href='http://scholar.google.com/scholar?q="Creation+of+Si-Ge-based+SIMOX+structures+by+low+energy+oxygen+implantation%2C"'>Creation of Si-Ge-based SIMOX structures by low energy oxygen implantation,</a>" Proceedings 1997 IEEE International SOI Conference (Oct. 1997) pp. 16-17.</td></tr><tr><td class="patent-data-table-td ">53</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ishikawa et al., "<a href='http://scholar.google.com/scholar?q="SiGe-on-insulator+substrate+using+SiGe+alloy+grown+Si%28001%29%2C"'>SiGe-on-insulator substrate using SiGe alloy grown Si(001),</a>" Applied Physics Letters, vol. 75, No. 7 (Aug. 16, 1999) pp. 983-985.</td></tr><tr><td class="patent-data-table-td ">54</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ismail et al., "<a href='http://scholar.google.com/scholar?q="Modulation-doped+n-type+Si%2FSiGe+with+inverted+interface%2C"'>Modulation-doped n-type Si/SiGe with inverted interface,</a>" Appl. Phys. Lett., vol. 65, No. 10 (Sep. 5, 1994) pp. 1248-1250.</td></tr><tr><td class="patent-data-table-td ">55</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ismail, "<a href='http://scholar.google.com/scholar?q="Si%2FSiGe+High-Speed+Field-Effect+Transistors%2C"'>Si/SiGe High-Speed Field-Effect Transistors,</a>" Electron Devices Meeting, Washington, D.C. (Dec. 10, 1995) pp. 20.1.1-20.1.4.</td></tr><tr><td class="patent-data-table-td ">56</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">J. Welser, "<a href='http://scholar.google.com/scholar?q="The+Application+of+Strained+Silicon%2FRelaxed+Silicon+Germanium+Heterostructures+to+Metal-Oxide-Semiconductor+Field-Effect+Transistors%2C"'>The Application of Strained Silicon/Relaxed Silicon Germanium Heterostructures to Metal-Oxide-Semiconductor Field-Effect Transistors,</a>" PhD Thesis, Stanford University, 1995, pgs: 1-205.</td></tr><tr><td class="patent-data-table-td ">57</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Kearney et al., "<a href='http://scholar.google.com/scholar?q="The+effect+of+alloy+scattering+on+the+mobility+of+holes+in+a+Si1-xGex+quantum+well%2C"'>The effect of alloy scattering on the mobility of holes in a Si1-xGex quantum well,</a>" Semicond. Sci Technol., vol. 13 (1998) pp. 174-180.</td></tr><tr><td class="patent-data-table-td ">58</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Kim et al., "<a href='http://scholar.google.com/scholar?q="A+Fully+Integrated+1.9-GHz+CMOS+Low-Noise+Amplifier"'>A Fully Integrated 1.9-GHz CMOS Low-Noise Amplifier</a>", IEEE Microwave and Guided Wave Letters, vol. 8, No. 8, Aug. 1998, pp. 293-295.</td></tr><tr><td class="patent-data-table-td ">59</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Koester et al., "<a href='http://scholar.google.com/scholar?q="Extremely+High+Transconductance+Ge%2FSi0.4Ge0.6+p-MODFET%27s+Grown+by+UHV-CVD%2C"'>Extremely High Transconductance Ge/Si0.4Ge0.6 p-MODFET's Grown by UHV-CVD,</a>" IEEE Electron Device Letters, vol. 21, No. 3 (Mar. 2000) pp. 110-112.</td></tr><tr><td class="patent-data-table-td ">60</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Konig et al., "<a href='http://scholar.google.com/scholar?q="Design+Rules+for+n-type+SiGe+Hetero+FETs%2C"'>Design Rules for n-type SiGe Hetero FETs,</a>" Solid-State Electronics, vol. 41, No. 10 (1997) pp. 1541-1547.</td></tr><tr><td class="patent-data-table-td ">61</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">König et al., "<a href='http://scholar.google.com/scholar?q="p-Type+Ge-Channel+MODFET%27s+with+High+Transconductance+Grown+on+Si+Substrates%2C"'>p-Type Ge-Channel MODFET's with High Transconductance Grown on Si Substrates,</a>" IEEE Electron Device Letters, vol. 14, No. 4 (Apr. 1993) pp. 205-207.</td></tr><tr><td class="patent-data-table-td ">62</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">König et al., "<a href='http://scholar.google.com/scholar?q="SiGe+HBTs+and+HFETs%2C"'>SiGe HBTs and HFETs,</a>" Solid-State Electronics, vol. 38, No. 9 (1995) pp. 1595-1602.</td></tr><tr><td class="patent-data-table-td ">63</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Kuznetsov et al., "<a href='http://scholar.google.com/scholar?q="Technology+for+high-performance+n-channel+SiGe+modulation-doped+field-effect+transistors%2C"'>Technology for high-performance n-channel SiGe modulation-doped field-effect transistors,</a>" J. Vac. Sci. Technol., B 13(6), pp. 2892-2896 (Nov./Dec. 1995).</td></tr><tr><td class="patent-data-table-td ">64</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Larson, "<a href='http://scholar.google.com/scholar?q="Integrated+Circuit+Technology+Options+for+RFIC%27s%E2%96%A1Present+Status+and+Future+Directions"'>Integrated Circuit Technology Options for RFIC's□Present Status and Future Directions</a>", IEEE Journal of Solid-State Circuits, vol. 33, No. 3, Mar. 1998, pp. 387-399.</td></tr><tr><td class="patent-data-table-td ">65</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Lee and Wong, "<a href='http://scholar.google.com/scholar?q="CMOS+RF+Integrated+Circuits+at+5+GHz+and+Beyond"'>CMOS RF Integrated Circuits at 5 GHz and Beyond</a>", Proceedings of the IEEE, vol. 88, No. 10, Oct. 2000, pp. 1560-1571.</td></tr><tr><td class="patent-data-table-td ">66</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Lee et al., "<a href='http://scholar.google.com/scholar?q="Strained+Ge+channel+p-type+metal-oxide-semiconductor+field-effect+transistors+grown+on+Si1-xGex%2FSi+virtual+substrates%2C"'>Strained Ge channel p-type metal-oxide-semiconductor field-effect transistors grown on Si1-xGex/Si virtual substrates,</a>" Applied Physics Letters, vol. 79, No. 20 (Nov. 12, 2001) pp. 3344-3346.</td></tr><tr><td class="patent-data-table-td ">67</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Lee et al., "<a href='http://scholar.google.com/scholar?q="Strained+Ge+channel+p-type+MOSFETs+fabricated+on+Si1-xGex%2FSi+virtual+substrates%2C"'>Strained Ge channel p-type MOSFETs fabricated on Si1-xGex/Si virtual substrates,</a>" Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A1.9.1-A1.9.5.</td></tr><tr><td class="patent-data-table-td ">68</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Leitz et al., "<a href='http://scholar.google.com/scholar?q="Channel+Engineering+of+SiGe-Based+Heterostructures+for+High+Mobility+MOSFETs%2C"'>Channel Engineering of SiGe-Based Heterostructures for High Mobility MOSFETs,</a>" Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A3.10.1-A3.10.6.</td></tr><tr><td class="patent-data-table-td ">69</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Leitz et al., "<a href='http://scholar.google.com/scholar?q="Dislocation+glide+and+blocking+kinetics+in+compositionally+graded+SiGe%2FSi%2C"'>Dislocation glide and blocking kinetics in compositionally graded SiGe/Si,</a>" Journal of Applied Physics, vol. 90, No. 6 (Sep. 15, 2001) pp. 2730-2736.</td></tr><tr><td class="patent-data-table-td ">70</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Leitz et al., "<a href='http://scholar.google.com/scholar?q="Hole+mobility+enhancements+in+strained+Si%2FSi1-yGey+p-type+metal-oxide-semiconductor+field-effect+transistors+grown+on+relaxed+Si1-xGex+%28x%26lt%3By%29+virtual+substrates%2C"'>Hole mobility enhancements in strained Si/Si1-yGey p-type metal-oxide-semiconductor field-effect transistors grown on relaxed Si1-xGex (x&lt;y) virtual substrates,</a>" Applied Physics Letters, vol. 79, No. 25 (Dec. 17, 2001) pp. 4246-4248.</td></tr><tr><td class="patent-data-table-td ">71</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Li et al., "<a href='http://scholar.google.com/scholar?q="Design+of+high+speed+Si%2FSiGe+heterojunction+complementary+metal-oxide-semiconductor+field+effect+transistors+with+reduced+short-channel+effects%2C"'>Design of high speed Si/SiGe heterojunction complementary metal-oxide-semiconductor field effect transistors with reduced short-channel effects,</a>" J. Vac. Sci. Technol., A vol. 20 No. 3 (May/Jun. 2002) pp. 1030-1033.</td></tr><tr><td class="patent-data-table-td ">72</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Lu et al., "<a href='http://scholar.google.com/scholar?q="High+Performance+0.1+%E2%96%A1m+Gate-Length+P-Type+SiGe+MODFET%27s+and+MOS-MODFET%27s+"'>High Performance 0.1 □m Gate-Length P-Type SiGe MODFET's and MOS-MODFET's </a>", IEEE Transactions on Electron Devices, vol. 47, No. 8, Aug. 2000, pp. 1645-1652.</td></tr><tr><td class="patent-data-table-td ">73</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">M. Kummer et al., "<a href='http://scholar.google.com/scholar?q="Low+energy+plasma+enhanced+chemical+vapor+deposition%2C"'>Low energy plasma enhanced chemical vapor deposition,</a>" Materials Science and Engineering B89 (2002) pp. 288-295.</td></tr><tr><td class="patent-data-table-td ">74</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Maiti et al., "<a href='http://scholar.google.com/scholar?q="Strained-Si+Heterostructure+Field+Effect+Transistors%2C"'>Strained-Si Heterostructure Field Effect Transistors,</a>" Semiconductor Science and Technology, vol. 13 (1998) pp. 1225-1246.</td></tr><tr><td class="patent-data-table-td ">75</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Maszara, "<a href='http://scholar.google.com/scholar?q="Silicon-On-Insulator+by+Wafer+Bonding%3A+A+Review%2C"'>Silicon-On-Insulator by Wafer Bonding: A Review,</a>" Journal of the Electrochemical Society, No. 1, (Jan. 1991) pp. 341-347.</td></tr><tr><td class="patent-data-table-td ">76</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Meyerson et al., "<a href='http://scholar.google.com/scholar?q="Cooperative+Growth+Phenomena+in+Silicon%2FGermanium+Low-Temperature+Epitaxy%2C"'>Cooperative Growth Phenomena in Silicon/Germanium Low-Temperature Epitaxy,</a>" Applied Physics Letters, vol. 53, No. 25 (Dec. 19, 1988) pp. 2555-2557.</td></tr><tr><td class="patent-data-table-td ">77</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Mizuno et al., "<a href='http://scholar.google.com/scholar?q="Electron+and+Hold+Mobility+Enhancement+in+Strained-Si+MOSFET%27s+on+SiGe-on-Insulator+Substrates+Fabricated+by+SIMOX+Technology%2C"'>Electron and Hold Mobility Enhancement in Strained-Si MOSFET's on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology,</a>" IEEE Electron Device Letters, vol. 21, No. 5 (May 2000) pp. 230-232.</td></tr><tr><td class="patent-data-table-td ">78</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Mizuno et al., "<a href='http://scholar.google.com/scholar?q="High+Performance+Strained-Si+p-MOSFETs+on+SiGe-on-Insulator+Substrates+Fabricated+by+SIMOX+Technology%2C"'>High Performance Strained-Si p-MOSFETs on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology,</a>" IEEE IDEM Technical Digest, (1999 International Electron Device Meeting) pp. 934-936.</td></tr><tr><td class="patent-data-table-td ">79</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Mizuno, "<a href='http://scholar.google.com/scholar?q="Advanced+SOI-MOSFETs+with+Strained-Si+Channel+for+High+Speed+CMOS-Electron%2FHole+Mobility+Enhancement"'>Advanced SOI-MOSFETs with Strained-Si Channel for High Speed CMOS-Electron/Hole Mobility Enhancement</a>" 2000 Symposium on VLSI Technology, Digest of Technical Papers, Honolulu (Jun. 13-15, 2000), IEEE NY, NY, pp. 210-211.</td></tr><tr><td class="patent-data-table-td ">80</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Mizuno, "<a href='http://scholar.google.com/scholar?q="Advanced+SOI-MOSFETs+with+Strained-Si+Channel+for+High+Speed+CMOS%E2%80%94Electron%2FHole+Mobility+Enhancement"'>Advanced SOI-MOSFETs with Strained-Si Channel for High Speed CMOS—Electron/Hole Mobility Enhancement</a>" 2000 Symposium on VLSI Technology, Digest of Technical Papers, Honolulu (Jun. 13-15, 2000), IEEE NY, NY, pp. 210-211.</td></tr><tr><td class="patent-data-table-td ">81</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Nayak et al., "<a href='http://scholar.google.com/scholar?q="High-Mobility+Strained-Si+PMOSFET%27s+"'>High-Mobility Strained-Si PMOSFET's </a>"; IEEE Transactions on Electron Devices, vol. 43, No. 10, Oct. 1996, pp. 1709-1716.</td></tr><tr><td class="patent-data-table-td ">82</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">O'Neill et al., "<a href='http://scholar.google.com/scholar?q="SiGe+Virtual+substrate+N-channel+heterojunction+MOSFETS%2C"'>SiGe Virtual substrate N-channel heterojunction MOSFETS,</a>" Semicond. Sci. Technol., vol. 14 (1999) pp. 784-789.</td></tr><tr><td class="patent-data-table-td ">83</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Papananos, "<a href='http://scholar.google.com/scholar?q="Radio-Frequency+Microelectronic+Circuits+for+Telecommunication+Applications"'>Radio-Frequency Microelectronic Circuits for Telecommunication Applications</a>", Kluwer Academic Publishers, 1999, pp. 115-117, 188-193.</td></tr><tr><td class="patent-data-table-td ">84</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Parker et al., "<a href='http://scholar.google.com/scholar?q="SiGe+heterostructure+CMOS+circuits+and+applications%2C"'>SiGe heterostructure CMOS circuits and applications,</a>" Solid State Electronics, vol. 43 (1999) pp. 1497-1506.</td></tr><tr><td class="patent-data-table-td ">85</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ransom et al., "<a href='http://scholar.google.com/scholar?q="Gate-Self-Aligned+n-channel+and+p-channel+Germanium+MOSFET%27s%2C"'>Gate-Self-Aligned n-channel and p-channel Germanium MOSFET's,</a>" IEEE Transactions on Electron Devices, vol. 38, No. 12 (Dec. 1991) pp. 2695.</td></tr><tr><td class="patent-data-table-td ">86</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Reinking et al., "<a href='http://scholar.google.com/scholar?q="Fabrication+of+high-mobility+Ge+p-channel+MOSFETs+on+Si+substrates%2C"'>Fabrication of high-mobility Ge p-channel MOSFETs on Si substrates,</a>" Electronics Letters, vol. 35, No. 6 (Mar. 18, 1999) pp. 503-504.</td></tr><tr><td class="patent-data-table-td ">87</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Rim et al., "<a href='http://scholar.google.com/scholar?q="Enhanced+Hole+Mobilities+in+Surface-channel+Strained-Si+p-MOSFETs"'>Enhanced Hole Mobilities in Surface-channel Strained-Si p-MOSFETs</a>"; IEDM, 1995, pp. 517-520.</td></tr><tr><td class="patent-data-table-td ">88</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Rim et al., "<a href='http://scholar.google.com/scholar?q="Fabrication+and+Analysis+of+Deep+Submicron+Strained-Si+N-MOSFET%27s"'>Fabrication and Analysis of Deep Submicron Strained-Si N-MOSFET's</a>"; IEEE Transactions on Electron Devices, vol. 47, No. 7, Jul. 2000, pp. 1406-1415.</td></tr><tr><td class="patent-data-table-td ">89</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Rim, "<a href='http://scholar.google.com/scholar?q="Application+of+Silicon-Based+Heterostructures+to+Enhanced+Mobility+Metal-Oxide-Semiconductor+Field-Effect+Transistors"'>Application of Silicon-Based Heterostructures to Enhanced Mobility Metal-Oxide-Semiconductor Field-Effect Transistors</a>", PhD Thesis, Stanford University, 1999; pp. 1-184.</td></tr><tr><td class="patent-data-table-td ">90</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Robbins et al., "<a href='http://scholar.google.com/scholar?q="A+model+for+heterogeneous+growth+of+Si1-xGex+films+for+hydrides%2C"'>A model for heterogeneous growth of Si1-xGex films for hydrides,</a>" Journal of Applied Physics, vol. 69, No. 6 (Mar. 15, 1991) pp. 3729-3732.</td></tr><tr><td class="patent-data-table-td ">91</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Sadek et al., "<a href='http://scholar.google.com/scholar?q="Design+of+Si%2FSiGe+Heterojunction+Complementary+Metal-Oxide-Semiconductor+Transistors%2C"'>Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors,</a>" IEEE Trans. Electron Devices (Aug. 1996) pp. 1224-1232.</td></tr><tr><td class="patent-data-table-td ">92</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Sadek et al., "<a href='http://scholar.google.com/scholar?q="Design+of+Si%2FSiGe+Heterojunction+Complementary+Metal-Oxide-Semiconductor+Transistors%2C"'>Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors,</a>" IEEE Transactions on Electron Devices, vol. 43, No. 8 (Aug. 1996) pp. 1224-1232.</td></tr><tr><td class="patent-data-table-td ">93</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Schäffler, "<a href='http://scholar.google.com/scholar?q="High-Mobility+Si+and+Ge+Structures%2C"'>High-Mobility Si and Ge Structures,</a>" Semiconductor Science and Technology, vol. 12 (1997) pp. 1515-1549.</td></tr><tr><td class="patent-data-table-td ">94</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Sugimoto and Ueno, "<a href='http://scholar.google.com/scholar?q="A+2V%2C+500+MHz+and+3V%2C+920+MHz+Low-Power+Current-Mode+0.6+%E2%96%A1m+CMOS+VCO+Circuit"'>A 2V, 500 MHz and 3V, 920 MHz Low-Power Current-Mode 0.6 □m CMOS VCO Circuit</a>", IEICE Trans. Electron., vol. E82-C, No. 7, Jul. 1999, pp. 1327-1329.</td></tr><tr><td class="patent-data-table-td ">95</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ternent et al., "<a href='http://scholar.google.com/scholar?q="Metal+Gate+Strained+Silicon+MOSFETs+for+Microwave+Integrated+Circuits"'>Metal Gate Strained Silicon MOSFETs for Microwave Integrated Circuits</a>", IEEE Oct. 2000, pp. 38-43.</td></tr><tr><td class="patent-data-table-td ">96</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Tweet et al., "<a href='http://scholar.google.com/scholar?q="Factors+determining+the+composition+of+strained+GeSi+layers+grown+with+dislane+and+germane%2C"'>Factors determining the composition of strained GeSi layers grown with dislane and germane,</a>" Applied Physics Letters, vol. 65, No. 20 (Nov. 14, 1994) pp. 2579-2581.</td></tr><tr><td class="patent-data-table-td ">97</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Usami et al., "<a href='http://scholar.google.com/scholar?q="Spectroscopic+study+of+Si-based+quantum+wells+with+neighboring+confinement+structure%2C"'>Spectroscopic study of Si-based quantum wells with neighboring confinement structure,</a>" Semicon. Sci. Technol. (1997) (abstract).</td></tr><tr><td class="patent-data-table-td ">98</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Welser et al., "<a href='http://scholar.google.com/scholar?q="Electron+Mobility+Enhancement+in+Strained-Si+N-Type+Metal-Oxide-Semiconductor+Field-Effect+Transistors%2C"'>Electron Mobility Enhancement in Strained-Si N-Type Metal-Oxide-Semiconductor Field-Effect Transistors,</a>" IEEE Electron Device Letters, vol. 15, No. 3 (Mar. 1994) pp. 100-102.</td></tr><tr><td class="patent-data-table-td ">99</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Welser et al., "<a href='http://scholar.google.com/scholar?q="Evidence+of+Real-Space+Hot-Electron+Transfer+in+High+Mobility%2C+Strained-Si+Multilayer+MOSFETs%2C"'>Evidence of Real-Space Hot-Electron Transfer in High Mobility, Strained-Si Multilayer MOSFETs,</a>" IEEE IDEM Technical Digest (1993 International Electron Devices Meeting) pp. 545-548.</td></tr><tr><td class="patent-data-table-td ">100</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Welser et al., "<a href='http://scholar.google.com/scholar?q="NMOS+and+PMOS+Transistors+Fabricated+in+Strained+Silicon%2FRelaxed+Silicon-Germanium+Structures%2C"'>NMOS and PMOS Transistors Fabricated in Strained Silicon/Relaxed Silicon-Germanium Structures,</a>" IEEE IDEM Technical Digest (1992 International Electron Devices Meeting) pp. 1000-1002.</td></tr><tr><td class="patent-data-table-td ">101</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Welser, "<a href='http://scholar.google.com/scholar?q="The+Application+of+Strained+Silicon%2FRelaxed+Silicon+Germanium+Heterostructures+to+Metal-Oxide-Semiconductor+Field-Effect+Transistors%2C"'>The Application of Strained Silicon/Relaxed Silicon Germanium Heterostructures to Metal-Oxide-Semiconductor Field-Effect Transistors,</a>" PhD Thesis, Stanford University, 1994, pp. 1-205.</td></tr><tr><td class="patent-data-table-td ">102</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Wolf and Tauber, Silicon Processing for the VLSI Era, vol. 1: Process Technology, Lattice Press, Sunset Beach, CA, pp. 384-386 (1986).</td></tr><tr><td class="patent-data-table-td ">103</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Xie et al., "<a href='http://scholar.google.com/scholar?q="Semiconductor+Surface+Roughness%3A+Dependence+on+Sign+and+Magnitude+of+Bulk+Strain%2C"'>Semiconductor Surface Roughness: Dependence on Sign and Magnitude of Bulk Strain,</a>" The Physical Review Letters, vol. 73, No. 22 (Nov. 28, 1994) pp. 3006-3009.</td></tr><tr><td class="patent-data-table-td ">104</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Xie et al., "<a href='http://scholar.google.com/scholar?q="Very+high+mobility+two-dimensional+hole+gas+in+Si%2F+GexSi1-x%2FGe+structures+grown+by+molecular+beam+epitaxy%2C"'>Very high mobility two-dimensional hole gas in Si/ GexSi1-x/Ge structures grown by molecular beam epitaxy,</a>" Appl. Phys. Lett., vol. 63, No. 16 (Oct. 18, 1993) pp. 2263-2264.</td></tr><tr><td class="patent-data-table-td ">105</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Xie, "<a href='http://scholar.google.com/scholar?q="SiGe+Field+effect+transistors%2C"'>SiGe Field effect transistors,</a>" Materials Science and Engineering, vol. 25 (1999) pp. 89-121.</td></tr><tr><td class="patent-data-table-td ">106</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Yeo et al., "<a href='http://scholar.google.com/scholar?q="Nanoscale+Ultra-Thin-Body+Silicon-on+Insulator+P-MOSFET+with+a+SiGe%2FSi+Heterostructure+Channel%2C"'>Nanoscale Ultra-Thin-Body Silicon-on Insulator P-MOSFET with a SiGe/Si Heterostructure Channel,</a>" IEEE Electron Device Letters, vol. 21, No. 4 (Apr. 2000) pp. 161-163.</td></tr><tr><td class="patent-data-table-td ">107</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Zhang et al., "<a href='http://scholar.google.com/scholar?q="Demonstration+of+a+GaAs-Based+Compliant+Substrate+Using+Wafer+Bonding+and+Substrate+Removal+Techniques%2C"'>Demonstration of a GaAs-Based Compliant Substrate Using Wafer Bonding and Substrate Removal Techniques,</a>" Electronic Materials and Processing Research Laboratory, Department of Electrical Engineering, University Park, PA 16802 (1998) pp. 25-28.</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6841457">US6841457</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 16, 2002</td><td class="patent-data-table-td patent-date-value">Jan 11, 2005</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Use of hydrogen implantation to improve material properties of silicon-germanium-on-insulator material made by thermal diffusion</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6916727">US6916727</a></td><td class="patent-data-table-td patent-date-value">Jun 21, 2002</td><td class="patent-data-table-td patent-date-value">Jul 12, 2005</td><td class="patent-data-table-td ">Massachusetts Institute Of Technology</td><td class="patent-data-table-td ">Enhancement of P-type metal-oxide-semiconductor field effect transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6995078">US6995078</a></td><td class="patent-data-table-td patent-date-value">Jan 23, 2004</td><td class="patent-data-table-td patent-date-value">Feb 7, 2006</td><td class="patent-data-table-td ">Chartered Semiconductor Manufacturing Ltd.</td><td class="patent-data-table-td ">Method of forming a relaxed semiconductor buffer layer on a substrate with a large lattice mismatch</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6998683">US6998683</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 3, 2002</td><td class="patent-data-table-td patent-date-value">Feb 14, 2006</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">TFT-based common gate CMOS inverters, and computer systems utilizing novel CMOS inverters</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7018910">US7018910</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 8, 2003</td><td class="patent-data-table-td patent-date-value">Mar 28, 2006</td><td class="patent-data-table-td ">S.O.I.Tec Silicon On Insulator Technologies S.A.</td><td class="patent-data-table-td ">Transfer of a thin layer from a wafer comprising a buffer layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7138310">US7138310</a></td><td class="patent-data-table-td patent-date-value">Jun 6, 2003</td><td class="patent-data-table-td patent-date-value">Nov 21, 2006</td><td class="patent-data-table-td ">Amberwave Systems Corporation</td><td class="patent-data-table-td ">Semiconductor devices having strained dual channel layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7138649">US7138649</a></td><td class="patent-data-table-td patent-date-value">Jun 7, 2002</td><td class="patent-data-table-td patent-date-value">Nov 21, 2006</td><td class="patent-data-table-td ">Amberwave Systems Corporation</td><td class="patent-data-table-td ">Dual-channel CMOS transistors with differentially strained channels</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7141820">US7141820</a></td><td class="patent-data-table-td patent-date-value">Feb 27, 2004</td><td class="patent-data-table-td patent-date-value">Nov 28, 2006</td><td class="patent-data-table-td ">Amberwave Systems Corporation</td><td class="patent-data-table-td ">Structures with planar strained layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7166522">US7166522</a></td><td class="patent-data-table-td patent-date-value">Jun 10, 2004</td><td class="patent-data-table-td patent-date-value">Jan 23, 2007</td><td class="patent-data-table-td ">Chartered Semiconductor Manufacturing Ltd.</td><td class="patent-data-table-td ">Method of forming a relaxed semiconductor buffer layer on a substrate with a large lattice mismatch</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7176072">US7176072</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 28, 2005</td><td class="patent-data-table-td patent-date-value">Feb 13, 2007</td><td class="patent-data-table-td ">Sharp Laboratories Of America, Inc</td><td class="patent-data-table-td ">Strained silicon devices transfer to glass for display applications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7262428">US7262428</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 2, 2004</td><td class="patent-data-table-td patent-date-value">Aug 28, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Strained Si/SiGe/SOI islands and processes of making same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7268030">US7268030</a></td><td class="patent-data-table-td patent-date-value">Feb 3, 2006</td><td class="patent-data-table-td patent-date-value">Sep 11, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods of forming semiconductor constructions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7285798">US7285798</a></td><td class="patent-data-table-td patent-date-value">Jan 20, 2006</td><td class="patent-data-table-td patent-date-value">Oct 23, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">CMOS inverter constructions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7301180">US7301180</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 18, 2002</td><td class="patent-data-table-td patent-date-value">Nov 27, 2007</td><td class="patent-data-table-td ">Massachusetts Institute Of Technology</td><td class="patent-data-table-td ">Structure and method for a high-speed semiconductor device having a Ge channel layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7304328">US7304328</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 5, 2004</td><td class="patent-data-table-td patent-date-value">Dec 4, 2007</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Use of hydrogen implantation to improve material properties of silicon-germanium-on-insulator material made by thermal diffusion</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7306997">US7306997</a></td><td class="patent-data-table-td patent-date-value">Nov 10, 2004</td><td class="patent-data-table-td patent-date-value">Dec 11, 2007</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Strained fully depleted silicon on insulator semiconductor device and manufacturing method therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7368790">US7368790</a></td><td class="patent-data-table-td patent-date-value">Jul 27, 2006</td><td class="patent-data-table-td patent-date-value">May 6, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Strained Si/SiGe/SOI islands and processes of making same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7405444">US7405444</a></td><td class="patent-data-table-td patent-date-value">Feb 13, 2007</td><td class="patent-data-table-td patent-date-value">Jul 29, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Micro-mechanically strained semiconductor film</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7410858">US7410858</a></td><td class="patent-data-table-td patent-date-value">May 19, 2006</td><td class="patent-data-table-td patent-date-value">Aug 12, 2008</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Isolation structure configurations for modifying stresses in semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7411269">US7411269</a></td><td class="patent-data-table-td patent-date-value">Mar 28, 2005</td><td class="patent-data-table-td patent-date-value">Aug 12, 2008</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Isolation structure configurations for modifying stresses in semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7476580">US7476580</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 31, 2007</td><td class="patent-data-table-td patent-date-value">Jan 13, 2009</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Structures and methods for manufacturing of dislocation free stressed channels in bulk silicon and SOI CMOS devices by gate stress engineering with SiGe and/or Si:C</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7482190">US7482190</a></td><td class="patent-data-table-td patent-date-value">May 11, 2006</td><td class="patent-data-table-td patent-date-value">Jan 27, 2009</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Micromechanical strained semiconductor by wafer bonding</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7525164">US7525164</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2007</td><td class="patent-data-table-td patent-date-value">Apr 28, 2009</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Strained Si/SiGe/SOI islands and processes of making same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7566606">US7566606</a></td><td class="patent-data-table-td patent-date-value">Oct 6, 2006</td><td class="patent-data-table-td patent-date-value">Jul 28, 2009</td><td class="patent-data-table-td ">Amberwave Systems Corporation</td><td class="patent-data-table-td ">Methods of fabricating semiconductor devices having strained dual channel layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7662701">US7662701</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 21, 2003</td><td class="patent-data-table-td patent-date-value">Feb 16, 2010</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Gettering of silicon on insulator using relaxed silicon germanium epitaxial proximity layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7955926">US7955926</a></td><td class="patent-data-table-td patent-date-value">Mar 26, 2008</td><td class="patent-data-table-td patent-date-value">Jun 7, 2011</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Structure and method to control oxidation in high-k gate structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8227309">US8227309</a></td><td class="patent-data-table-td patent-date-value">Jan 24, 2012</td><td class="patent-data-table-td patent-date-value">Jul 24, 2012</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Localized compressive strained semiconductor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8435850">US8435850</a></td><td class="patent-data-table-td patent-date-value">Jul 23, 2012</td><td class="patent-data-table-td patent-date-value">May 7, 2013</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Localized compressive strained semiconductor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8436336">US8436336</a></td><td class="patent-data-table-td patent-date-value">Oct 23, 2007</td><td class="patent-data-table-td patent-date-value">May 7, 2013</td><td class="patent-data-table-td ">Massachusetts Institute Of Technology</td><td class="patent-data-table-td ">Structure and method for a high-speed semiconductor device having a Ge channel layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8502283">US8502283</a></td><td class="patent-data-table-td patent-date-value">Oct 29, 2007</td><td class="patent-data-table-td patent-date-value">Aug 6, 2013</td><td class="patent-data-table-td ">Globalfoundries Inc.</td><td class="patent-data-table-td ">Strained fully depleted silicon on insulator semiconductor device</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=GhJjBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S285000">438/285</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=GhJjBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S199000">438/199</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=GhJjBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE27062">257/E27.062</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=GhJjBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21633">257/E21.633</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=GhJjBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029100000">H01L29/10</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=GhJjBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0027092000">H01L27/092</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=GhJjBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021823800">H01L21/8238</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=GhJjBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/1054">H01L29/1054</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=GhJjBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/823807">H01L21/823807</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=GhJjBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L27/092">H01L27/092</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=GhJjBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L27/0922">H01L27/0922</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L27/092D</span>, <span class="nested-value">H01L21/8238C</span>, <span class="nested-value">H01L27/092</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">May 18, 2011</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 26, 2010</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.,</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AMBERWAVE SYSTEMS CORPORATION;REEL/FRAME:023848/0183</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20091122</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 18, 2007</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 6, 2007</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20070112</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 14, 2003</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">AMBERWAVE SYSTEMS CORPORATION, NEW HAMPSHIRE</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FITZGERALD, EUGENE A.;GERRISH, NICOLE;REEL/FRAME:014691/0542;SIGNING DATES FROM 20031106 TO 20031107</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">AMBERWAVE SYSTEMS CORPORATION 13 GARABEDIAN DRIVES</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 1, 2001</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">AMBERWAVE SYSTEMS CORPORATION, NEW HAMPSHIRE</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FITZGERALD, EUGENE A.;GERRISH, NICOLE;REEL/FRAME:012245/0170;SIGNING DATES FROM 20010917 TO 20010918</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">AMBERWAVE SYSTEMS CORPORATION 13 GARABEDIAN DRUVES</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FITZGERALD, EUGENE A. /AR;REEL/FRAME:012245/0170;SIGNINGDATES FROM 20010917 TO 20010918</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U1-sldRGdEAjQ0UYQpujZLYwxOwlg\u0026id=GhJjBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U0ElhK4pajXiBTAvQEKEQjcdcp11Q\u0026id=GhJjBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U12ZN5J2SCFL0ts0m-VD9gSCSzo3A","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Method_of_fabricating_CMOS_inverter_and.pdf?id=GhJjBAABERAJ\u0026output=pdf\u0026sig=ACfU3U0T7TsVpz1JBNaV6CiD6vISdR3Urg"},"sample_url":"http://www.google.com/patents/reader?id=GhJjBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>