Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[12:31:23.434020] Configured Lic search path (21.01-s002): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

Version: 22.13-s093_1, built Tue Sep 05 08:56:02 PDT 2023
Options: 
Date:    Sat Nov 02 12:31:23 2024
Host:    cae-europractice1.othr.de (x86_64 w/Linux 5.15.0-210.163.7.el8uek.x86_64) (1core*16cpus*16physical cpus*AMD Ryzen Threadripper PRO 5975WX 32-Cores 512KB) (32569880KB)
PID:     654645
OS:      Red Hat Enterprise Linux release 8.10 (Ootpa)

Checking out license: Genus_Synthesis
[12:31:23.178147] Periodic Lic check successful
[12:31:23.178153] Feature usage summary:
[12:31:23.178153] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (0 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (8 seconds elapsed).

WARNING: This version of the tool is 423 days old.
@genus:root: 1> source Resynth.tcl
Sourcing './Resynth.tcl' (Sat Nov 02 12:32:00 CET 2024)...
#@ Begin verbose source ./Resynth.tcl
@file(Resynth.tcl) 2: read_libs sky130_fd_sc_hd__tt_025C_1v80.lib

  Message Summary for Library sky130_fd_sc_hd__tt_025C_1v80.lib:
  **************************************************************
  An unsupported construct was detected in this library. [LBR-40]: 11
  **************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sky130_fd_sc_hd__tt_025C_1v80.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' must have an output pin.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-9'.
@file(Resynth.tcl) 3: read_hdl flat.v
@file(Resynth.tcl) 4: elaborate
  Library has 328 usable logic and 62 usable sequential lib-cells.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fpga_top' from file 'flat.v'.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'SCD' of instance 'sky130_fd_sc_hd__sdfbbp_1_0_' of module 'sky130_fd_sc_hd__sdfbbp_1' in file 'flat.v' on line 1555, column 57, hid = 0.
        : Run check_design to check 'Undriven Port(s)/Pin(s)' section for all undriven module input ports. It is better to double confirm with designer if these undriven ports are expected. During syn_gen the undriven ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'SCE' of instance 'sky130_fd_sc_hd__sdfbbp_1_0_' of module 'sky130_fd_sc_hd__sdfbbp_1' in file 'flat.v' on line 1555, column 57, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'top_width_0_height_0_subtile_0__pin_clk_0_' of instance 'grid_clb_1__1_' of module 'grid_clb' in file 'flat.v' on line 7326, column 26, hid = 0.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fpga_top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
| ume_merge         |       0 |       0 |         0.00 | 
| ume_ssm           |       0 |       0 |         0.00 | 
| ume_cse           |       0 |       0 |         5.00 | 
| ume_shrink        |       0 |       0 |         0.00 | 
| ume_sweep         |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: fpga_top, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: fpga_top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: fpga_top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: fpga_top, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |         0.00 | 
| hlo_clip_mux_input             |       0 |       0 |         0.00 | 
| hlo_clip                       |       0 |       0 |         0.00 | 
| hlo_cleanup                    |       0 |       0 |         0.00 | 
---------------------------------------------------------------------
Info    : To insure proper verification, preserved netlist point(s) because they are involved in combinational loop(s). To disable this, set the 'cb_preserve_ports_nets' root attribute to 'false'. [ELABUTL-133]
        : Preserved 1444 user net(s)  Set the 'print_ports_nets_preserved_for_cb' root attribute to 'true' to print out the affected nets and hierarchical instances.

UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(Resynth.tcl) 7: set sdc_dir "./SDC"
@file(Resynth.tcl) 9: set sdc_files {
	"cbx_1__0_.sdc"
	"cbx_1__1_.sdc"
	"cby_0__1_.sdc"
	"cby_1__1_.sdc"
	"disable_configurable_memory_outputs.sdc"
	"disable_configure_ports.sdc"
	"disable_routing_multiplexer_outputs.sdc"
	"disable_sb_outputs.sdc"
	"logical_tile_clb_mode_clb_.sdc"
	"logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc"
	"logical_tile_io_mode_io_.sdc"
	"sb_0__0_.sdc"
	"sb_0__1_.sdc"
	"sb_1__0_.sdc"
	"sb_1__1_.sdc"
}
@file(Resynth.tcl) 27: foreach sdc_file $sdc_files {
	read_sdc [file join $sdc_dir $sdc_file]
}
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      1 , failed      0 (runtime  0.00)
 "get_ports"                - successful      1 , failed      0 (runtime  0.00)
 "set_max_delay"            - successful     82 , failed      0 (runtime  0.09)
 "set_units"                - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
Statistics for commands executed by read_sdc:
 "set_max_delay"            - successful     82 , failed      0 (runtime  0.09)
read_sdc completed in 00:00:00 (hh:mm:ss)
Statistics for commands executed by read_sdc:
 "set_max_delay"            - successful     82 , failed      0 (runtime  0.09)
read_sdc completed in 00:00:00 (hh:mm:ss)
Statistics for commands executed by read_sdc:
 "set_max_delay"            - successful     82 , failed      0 (runtime  0.10)
read_sdc completed in 00:00:01 (hh:mm:ss)
Statistics for commands executed by read_sdc:
 "set_disable_timing"       - successful     72 , failed      0 (runtime  0.14)
read_sdc completed in 00:00:00 (hh:mm:ss)
Statistics for commands executed by read_sdc:
 "set_disable_timing"       - successful     70 , failed      0 (runtime  0.22)
read_sdc completed in 00:00:00 (hh:mm:ss)
Statistics for commands executed by read_sdc:
 "set_disable_timing"       - successful     31 , failed      0 (runtime  0.04)
read_sdc completed in 00:00:00 (hh:mm:ss)
Statistics for commands executed by read_sdc:
 "set_disable_timing"       - successful     12 , failed      0 (runtime  0.01)
read_sdc completed in 00:00:00 (hh:mm:ss)
Statistics for commands executed by read_sdc:
 "set_max_delay"            - successful   3600 , failed      0 (runtime  7.04)
read_sdc completed in 00:00:08 (hh:mm:ss)
Statistics for commands executed by read_sdc:
 "set_max_delay"            - successful      4 , failed      0 (runtime  0.01)
read_sdc completed in 00:00:00 (hh:mm:ss)
Statistics for commands executed by read_sdc:
 "set_max_delay"            - successful      2 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
Statistics for commands executed by read_sdc:
 "set_max_delay"            - successful     46 , failed      0 (runtime  0.05)
read_sdc completed in 00:00:00 (hh:mm:ss)
Statistics for commands executed by read_sdc:
 "set_max_delay"            - successful     46 , failed      0 (runtime  0.05)
read_sdc completed in 00:00:00 (hh:mm:ss)
Statistics for commands executed by read_sdc:
 "set_max_delay"            - successful     46 , failed      0 (runtime  0.05)
read_sdc completed in 00:00:00 (hh:mm:ss)
Statistics for commands executed by read_sdc:
 "set_max_delay"            - successful     46 , failed      0 (runtime  0.05)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(Resynth.tcl) 33: set_db syn_opt_effort medium
  Setting attribute of root '/': 'syn_opt_effort' = medium
@file(Resynth.tcl) 38: syn_opt
Warning : A combinational loop has been found. [TIM-20]
        : The design 'fpga_top' contains the following combinational loop:
          grid_io_top_1__2_/bottom_width_0_height_0_subtile_0__pin_inpad_0_
          sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_
          sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_
          sb_0__1_/mux_right_track_0/in[0]
          sb_0__1_/mux_right_track_0/in[0]
          sb_0__1_/mux_right_track_0/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__1_/mux_right_track_0/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__1_/mux_right_track_0/mux_l1_in_0_/A1
          sb_0__1_/mux_right_track_0/mux_l1_in_0_/X
          sb_0__1_/mux_right_track_0/mux_l2_in_0_/A1
          sb_0__1_/mux_right_track_0/mux_l2_in_0_/X
          sb_0__1_/mux_right_track_0/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__1_/mux_right_track_0/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__1_/mux_right_track_0/out
          sb_0__1_/mux_right_track_0/out
          sb_0__1_/chanx_right_out[0]
          sb_0__1_/chanx_right_out[0]
          cbx_1__1_/chanx_left_in[0]
          cbx_1__1_/chanx_left_in[0]
          cbx_1__1_/mux_bottom_ipin_0/in[0]
          cbx_1__1_/mux_bottom_ipin_0/in[0]
          cbx_1__1_/mux_bottom_ipin_0/sky130_fd_sc_hd__inv_1_0_/A
          cbx_1__1_/mux_bottom_ipin_0/sky130_fd_sc_hd__inv_1_0_/Y
          cbx_1__1_/mux_bottom_ipin_0/mux_l1_in_0_/A1
          cbx_1__1_/mux_bottom_ipin_0/mux_l1_in_0_/X
          cbx_1__1_/mux_bottom_ipin_0/mux_l2_in_0_/A1
          cbx_1__1_/mux_bottom_ipin_0/mux_l2_in_0_/X
          cbx_1__1_/mux_bottom_ipin_0/mux_l3_in_0_/A1
          cbx_1__1_/mux_bottom_ipin_0/mux_l3_in_0_/X
          cbx_1__1_/mux_bottom_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__1_/mux_bottom_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__1_/mux_bottom_ipin_0/out
          cbx_1__1_/mux_bottom_ipin_0/out
          cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_
          cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_
          grid_io_top_1__2_/bottom_width_0_height_0_subtile_0__pin_outpad_0_
          grid_io_top_1__2_/bottom_width_0_height_0_subtile_0__pin_outpad_0_
          grid_io_top_1__2_/logical_tile_io_mode_io__0/io_outpad
          grid_io_top_1__2_/logical_tile_io_mode_io__0/io_outpad
          grid_io_top_1__2_/logical_tile_io_mode_io__0/direct_interc_1_/in
          grid_io_top_1__2_/logical_tile_io_mode_io__0/direct_interc_1_/in
          grid_io_top_1__2_/logical_tile_io_mode_io__0/direct_interc_1_/out
          grid_io_top_1__2_/logical_tile_io_mode_io__0/direct_interc_1_/out
          grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/A
          grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/Y
          grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/A
          grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/Z
          grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/A
          grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/Y
          grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/A
          grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/Z
          grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_top_1__2_/logical_tile_io_mode_io__0/direct_interc_0_/in
          grid_io_top_1__2_/logical_tile_io_mode_io__0/direct_interc_0_/in
          grid_io_top_1__2_/logical_tile_io_mode_io__0/direct_interc_0_/out
          grid_io_top_1__2_/logical_tile_io_mode_io__0/direct_interc_0_/out
          grid_io_top_1__2_/logical_tile_io_mode_io__0/io_inpad
          grid_io_top_1__2_/logical_tile_io_mode_io__0/io_inpad
          grid_io_top_1__2_/bottom_width_0_height_0_subtile_0__pin_inpad_0_
          grid_io_top_1__2_/bottom_width_0_height_0_subtile_0__pin_inpad_0_
The combinational loop has been disabled.
        : Run 'check_timing_intent' to get the detailed information By default Genus inserts cdn_loop_breaker instances to break combinational feedback loops during timing analysis. You can use command 'report cdn_loop_breaker' to report all the loop breakers in the design. You can use command 'remove_cdn_loop_breaker' to remove the loop breakers. Once the loop breaker instances inserted by Genus are removed, the user can break the loops manually using command set_disable_timing.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'fpga_top' contains the following combinational loop:
          cbx_1__1_/chanx_left_in[3]
          cbx_1__1_/mux_bottom_ipin_3/in[0]
          cbx_1__1_/mux_bottom_ipin_3/in[0]
          cbx_1__1_/mux_bottom_ipin_3/sky130_fd_sc_hd__inv_1_0_/A
          cbx_1__1_/mux_bottom_ipin_3/sky130_fd_sc_hd__inv_1_0_/Y
          cbx_1__1_/mux_bottom_ipin_3/mux_l1_in_0_/A1
          cbx_1__1_/mux_bottom_ipin_3/mux_l1_in_0_/X
          cbx_1__1_/mux_bottom_ipin_3/mux_l2_in_0_/A1
          cbx_1__1_/mux_bottom_ipin_3/mux_l2_in_0_/X
          cbx_1__1_/mux_bottom_ipin_3/mux_l3_in_0_/A1
          cbx_1__1_/mux_bottom_ipin_3/mux_l3_in_0_/X
          cbx_1__1_/mux_bottom_ipin_3/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__1_/mux_bottom_ipin_3/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__1_/mux_bottom_ipin_3/out
          cbx_1__1_/mux_bottom_ipin_3/out
          cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_
          cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_top_1__2_/bottom_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_top_1__2_/bottom_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_top_1__2_/logical_tile_io_mode_io__3/io_outpad
          grid_io_top_1__2_/logical_tile_io_mode_io__3/io_outpad
          grid_io_top_1__2_/logical_tile_io_mode_io__3/direct_interc_1_/in
          grid_io_top_1__2_/logical_tile_io_mode_io__3/direct_interc_1_/in
          grid_io_top_1__2_/logical_tile_io_mode_io__3/direct_interc_1_/out
          grid_io_top_1__2_/logical_tile_io_mode_io__3/direct_interc_1_/out
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/A
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/Y
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/A
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/Z
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/A
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/Y
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/A
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/Z
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_top_1__2_/logical_tile_io_mode_io__3/direct_interc_0_/in
          grid_io_top_1__2_/logical_tile_io_mode_io__3/direct_interc_0_/in
          grid_io_top_1__2_/logical_tile_io_mode_io__3/direct_interc_0_/out
          grid_io_top_1__2_/logical_tile_io_mode_io__3/direct_interc_0_/out
          grid_io_top_1__2_/logical_tile_io_mode_io__3/io_inpad
          grid_io_top_1__2_/logical_tile_io_mode_io__3/io_inpad
          grid_io_top_1__2_/bottom_width_0_height_0_subtile_3__pin_inpad_0_
          grid_io_top_1__2_/bottom_width_0_height_0_subtile_3__pin_inpad_0_
          sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_
          sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_
          sb_0__1_/mux_right_track_6/in[0]
          sb_0__1_/mux_right_track_6/in[0]
          sb_0__1_/mux_right_track_6/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__1_/mux_right_track_6/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__1_/mux_right_track_6/mux_l1_in_0_/A1
          sb_0__1_/mux_right_track_6/mux_l1_in_0_/X
          sb_0__1_/mux_right_track_6/mux_l2_in_0_/A1
          sb_0__1_/mux_right_track_6/mux_l2_in_0_/X
          sb_0__1_/mux_right_track_6/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__1_/mux_right_track_6/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__1_/mux_right_track_6/out
          sb_0__1_/mux_right_track_6/out
          sb_0__1_/chanx_right_out[3]
          sb_0__1_/chanx_right_out[3]
          cbx_1__1_/chanx_left_in[3]
          cbx_1__1_/chanx_left_in[3]
The combinational loop has been disabled.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'fpga_top' contains the following combinational loop:
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/B
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_9_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_9_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_9_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_9_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[9]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[9]
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_9_
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_9_
          sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_
          sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_
          sb_1__0_/mux_top_track_4/in[0]
          sb_1__0_/mux_top_track_4/in[0]
          sb_1__0_/mux_top_track_4/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__0_/mux_top_track_4/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__0_/mux_top_track_4/mux_l1_in_0_/A1
          sb_1__0_/mux_top_track_4/mux_l1_in_0_/X
          sb_1__0_/mux_top_track_4/mux_l2_in_0_/A1
          sb_1__0_/mux_top_track_4/mux_l2_in_0_/X
          sb_1__0_/mux_top_track_4/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__0_/mux_top_track_4/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__0_/mux_top_track_4/out
          sb_1__0_/mux_top_track_4/out
          sb_1__0_/chany_top_out[2]
          sb_1__0_/chany_top_out[2]
          cby_1__1_/chany_bottom_in[2]
          cby_1__1_/chany_bottom_in[2]
          cby_1__1_/chany_top_out[2]
          cby_1__1_/chany_top_out[2]
          sb_1__1_/chany_bottom_in[2]
          sb_1__1_/chany_bottom_in[2]
          sb_1__1_/mux_left_track_7/in[0]
          sb_1__1_/mux_left_track_7/in[0]
          sb_1__1_/mux_left_track_7/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__1_/mux_left_track_7/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__1_/mux_left_track_7/mux_l1_in_0_/A1
          sb_1__1_/mux_left_track_7/mux_l1_in_0_/X
          sb_1__1_/mux_left_track_7/mux_l2_in_0_/A1
          sb_1__1_/mux_left_track_7/mux_l2_in_0_/X
          sb_1__1_/mux_left_track_7/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__1_/mux_left_track_7/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__1_/mux_left_track_7/out
          sb_1__1_/mux_left_track_7/out
          sb_1__1_/chanx_left_out[3]
          sb_1__1_/chanx_left_out[3]
          cbx_1__1_/chanx_right_in[3]
          cbx_1__1_/chanx_right_in[3]
          cbx_1__1_/mux_bottom_ipin_3/in[1]
          cbx_1__1_/mux_bottom_ipin_3/in[1]
          cbx_1__1_/mux_bottom_ipin_3/sky130_fd_sc_hd__inv_1_1_/A
          cbx_1__1_/mux_bottom_ipin_3/sky130_fd_sc_hd__inv_1_1_/Y
          cbx_1__1_/mux_bottom_ipin_3/mux_l1_in_0_/A0
          cbx_1__1_/mux_bottom_ipin_3/mux_l1_in_0_/X
          cbx_1__1_/mux_bottom_ipin_3/mux_l2_in_0_/A1
          cbx_1__1_/mux_bottom_ipin_3/mux_l2_in_0_/X
          cbx_1__1_/mux_bottom_ipin_3/mux_l3_in_0_/A1
          cbx_1__1_/mux_bottom_ipin_3/mux_l3_in_0_/X
          cbx_1__1_/mux_bottom_ipin_3/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__1_/mux_bottom_ipin_3/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__1_/mux_bottom_ipin_3/out
          cbx_1__1_/mux_bottom_ipin_3/out
          cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_
          cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_top_1__2_/bottom_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_top_1__2_/bottom_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_top_1__2_/logical_tile_io_mode_io__3/io_outpad
          grid_io_top_1__2_/logical_tile_io_mode_io__3/io_outpad
          grid_io_top_1__2_/logical_tile_io_mode_io__3/direct_interc_1_/in
          grid_io_top_1__2_/logical_tile_io_mode_io__3/direct_interc_1_/in
          grid_io_top_1__2_/logical_tile_io_mode_io__3/direct_interc_1_/out
          grid_io_top_1__2_/logical_tile_io_mode_io__3/direct_interc_1_/out
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/A
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/Y
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/A
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/Z
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/A
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/Y
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/A
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/Z
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_top_1__2_/logical_tile_io_mode_io__3/direct_interc_0_/in
          grid_io_top_1__2_/logical_tile_io_mode_io__3/direct_interc_0_/in
          grid_io_top_1__2_/logical_tile_io_mode_io__3/direct_interc_0_/out
          grid_io_top_1__2_/logical_tile_io_mode_io__3/direct_interc_0_/out
          grid_io_top_1__2_/logical_tile_io_mode_io__3/io_inpad
          grid_io_top_1__2_/logical_tile_io_mode_io__3/io_inpad
          grid_io_top_1__2_/bottom_width_0_height_0_subtile_3__pin_inpad_0_
          grid_io_top_1__2_/bottom_width_0_height_0_subtile_3__pin_inpad_0_
          sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_
          sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_
          sb_0__1_/mux_right_track_6/in[0]
          sb_0__1_/mux_right_track_6/in[0]
          sb_0__1_/mux_right_track_6/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__1_/mux_right_track_6/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__1_/mux_right_track_6/mux_l1_in_0_/A1
          sb_0__1_/mux_right_track_6/mux_l1_in_0_/X
          sb_0__1_/mux_right_track_6/mux_l2_in_0_/A1
          sb_0__1_/mux_right_track_6/mux_l2_in_0_/X
          sb_0__1_/mux_right_track_6/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__1_/mux_right_track_6/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__1_/mux_right_track_6/out
          sb_0__1_/mux_right_track_6/out
          sb_0__1_/chanx_right_out[3]
          sb_0__1_/chanx_right_out[3]
          cbx_1__1_/chanx_left_in[3]
          cbx_1__1_/chanx_left_in[3]
          cbx_1__1_/mux_top_ipin_0/in[0]
          cbx_1__1_/mux_top_ipin_0/in[0]
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_0_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_0_/Y
          cbx_1__1_/mux_top_ipin_0/mux_l1_in_0_/A1
          cbx_1__1_/mux_top_ipin_0/mux_l1_in_0_/X
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/A1
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/X
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/A1
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/X
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
The combinational loop has been disabled.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'fpga_top' contains the following combinational loop:
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/B
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_9_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_9_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_9_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_9_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[9]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[9]
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_9_
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_9_
          sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_
          sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_
          sb_1__0_/mux_top_track_4/in[0]
          sb_1__0_/mux_top_track_4/in[0]
          sb_1__0_/mux_top_track_4/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__0_/mux_top_track_4/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__0_/mux_top_track_4/mux_l1_in_0_/A1
          sb_1__0_/mux_top_track_4/mux_l1_in_0_/X
          sb_1__0_/mux_top_track_4/mux_l2_in_0_/A1
          sb_1__0_/mux_top_track_4/mux_l2_in_0_/X
          sb_1__0_/mux_top_track_4/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__0_/mux_top_track_4/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__0_/mux_top_track_4/out
          sb_1__0_/mux_top_track_4/out
          sb_1__0_/chany_top_out[2]
          sb_1__0_/chany_top_out[2]
          cby_1__1_/chany_bottom_in[2]
          cby_1__1_/chany_bottom_in[2]
          cby_1__1_/chany_top_out[2]
          cby_1__1_/chany_top_out[2]
          sb_1__1_/chany_bottom_in[2]
          sb_1__1_/chany_bottom_in[2]
          sb_1__1_/mux_left_track_7/in[0]
          sb_1__1_/mux_left_track_7/in[0]
          sb_1__1_/mux_left_track_7/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__1_/mux_left_track_7/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__1_/mux_left_track_7/mux_l1_in_0_/A1
          sb_1__1_/mux_left_track_7/mux_l1_in_0_/X
          sb_1__1_/mux_left_track_7/mux_l2_in_0_/A1
          sb_1__1_/mux_left_track_7/mux_l2_in_0_/X
          sb_1__1_/mux_left_track_7/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__1_/mux_left_track_7/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__1_/mux_left_track_7/out
          sb_1__1_/mux_left_track_7/out
          sb_1__1_/chanx_left_out[3]
          sb_1__1_/chanx_left_out[3]
          cbx_1__1_/chanx_right_in[3]
          cbx_1__1_/chanx_right_in[3]
          cbx_1__1_/mux_top_ipin_0/in[1]
          cbx_1__1_/mux_top_ipin_0/in[1]
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_1_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_1_/Y
          cbx_1__1_/mux_top_ipin_0/mux_l1_in_0_/A0
          cbx_1__1_/mux_top_ipin_0/mux_l1_in_0_/X
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/A1
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/X
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/A1
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/X
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
The combinational loop has been disabled.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'fpga_top' contains the following combinational loop:
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/B
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/X
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/X
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/chanx_right_out[8]
          sb_0__1_/chanx_right_out[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/Y
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/A0
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/X
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/A1
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/X
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
The combinational loop has been disabled.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'fpga_top' contains the following combinational loop:
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_4_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_4_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_4_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_4_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_4_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_4_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l5_in_1_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l5_in_1_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_65_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_65_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_1_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_1_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_1_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_1_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_13_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_13_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_13_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_13_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[13]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[13]
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_13_
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_13_
          sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_
          sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_
          sb_1__0_/mux_top_track_6/in[0]
          sb_1__0_/mux_top_track_6/in[0]
          sb_1__0_/mux_top_track_6/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__0_/mux_top_track_6/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__0_/mux_top_track_6/mux_l1_in_0_/A1
          sb_1__0_/mux_top_track_6/mux_l1_in_0_/X
          sb_1__0_/mux_top_track_6/mux_l2_in_0_/A1
          sb_1__0_/mux_top_track_6/mux_l2_in_0_/X
          sb_1__0_/mux_top_track_6/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__0_/mux_top_track_6/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__0_/mux_top_track_6/out
          sb_1__0_/mux_top_track_6/out
          sb_1__0_/chany_top_out[3]
          sb_1__0_/chany_top_out[3]
          cby_1__1_/chany_bottom_in[3]
          cby_1__1_/chany_bottom_in[3]
          cby_1__1_/mux_right_ipin_0/in[0]
          cby_1__1_/mux_right_ipin_0/in[0]
          cby_1__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_1_0_/A
          cby_1__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_1_0_/Y
          cby_1__1_/mux_right_ipin_0/mux_l1_in_0_/A1
          cby_1__1_/mux_right_ipin_0/mux_l1_in_0_/X
          cby_1__1_/mux_right_ipin_0/mux_l2_in_0_/A1
          cby_1__1_/mux_right_ipin_0/mux_l2_in_0_/X
          cby_1__1_/mux_right_ipin_0/mux_l3_in_0_/A1
          cby_1__1_/mux_right_ipin_0/mux_l3_in_0_/X
          cby_1__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cby_1__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cby_1__1_/mux_right_ipin_0/out
          cby_1__1_/mux_right_ipin_0/out
          cby_1__1_/left_grid_right_width_0_height_0_subtile_0__pin_I_1_
          cby_1__1_/left_grid_right_width_0_height_0_subtile_0__pin_I_1_
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_I_1_
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_I_1_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/B
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/X
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/X
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/chanx_right_out[8]
          sb_0__1_/chanx_right_out[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/Y
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/A0
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/X
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/A1
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/X
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
The combinational loop has been disabled.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'fpga_top' contains the following combinational loop:
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_4_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_4_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_4_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_4_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_4_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_4_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l5_in_1_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l5_in_1_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_65_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_65_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_1_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_1_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_1_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_1_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_13_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_13_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_13_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_13_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[13]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[13]
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_13_
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_13_
          sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_
          sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_
          sb_1__0_/mux_top_track_6/in[0]
          sb_1__0_/mux_top_track_6/in[0]
          sb_1__0_/mux_top_track_6/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__0_/mux_top_track_6/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__0_/mux_top_track_6/mux_l1_in_0_/A1
          sb_1__0_/mux_top_track_6/mux_l1_in_0_/X
          sb_1__0_/mux_top_track_6/mux_l2_in_0_/A1
          sb_1__0_/mux_top_track_6/mux_l2_in_0_/X
          sb_1__0_/mux_top_track_6/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__0_/mux_top_track_6/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__0_/mux_top_track_6/out
          sb_1__0_/mux_top_track_6/out
          sb_1__0_/chany_top_out[3]
          sb_1__0_/chany_top_out[3]
          cby_1__1_/chany_bottom_in[3]
          cby_1__1_/chany_bottom_in[3]
          cby_1__1_/mux_left_ipin_3/in[0]
          cby_1__1_/mux_left_ipin_3/in[0]
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_1_0_/A
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_1_0_/Y
          cby_1__1_/mux_left_ipin_3/mux_l1_in_0_/A1
          cby_1__1_/mux_left_ipin_3/mux_l1_in_0_/X
          cby_1__1_/mux_left_ipin_3/mux_l2_in_0_/A1
          cby_1__1_/mux_left_ipin_3/mux_l2_in_0_/X
          cby_1__1_/mux_left_ipin_3/mux_l3_in_0_/A1
          cby_1__1_/mux_left_ipin_3/mux_l3_in_0_/X
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_4_0_/A
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_4_0_/Y
          cby_1__1_/mux_left_ipin_3/out
          cby_1__1_/mux_left_ipin_3/out
          cby_1__1_/right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_
          cby_1__1_/right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/Z
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/Z
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_inpad
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_inpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_inpad_0_
          sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_
          sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_
          sb_1__1_/mux_bottom_track_7/in[0]
          sb_1__1_/mux_bottom_track_7/in[0]
          sb_1__1_/mux_bottom_track_7/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__1_/mux_bottom_track_7/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__1_/mux_bottom_track_7/mux_l1_in_0_/A1
          sb_1__1_/mux_bottom_track_7/mux_l1_in_0_/X
          sb_1__1_/mux_bottom_track_7/mux_l2_in_0_/A1
          sb_1__1_/mux_bottom_track_7/mux_l2_in_0_/X
          sb_1__1_/mux_bottom_track_7/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__1_/mux_bottom_track_7/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__1_/mux_bottom_track_7/out
          sb_1__1_/mux_bottom_track_7/out
          sb_1__1_/chany_bottom_out[3]
          sb_1__1_/chany_bottom_out[3]
          cby_1__1_/chany_top_in[3]
          cby_1__1_/chany_top_in[3]
          cby_1__1_/mux_right_ipin_0/in[1]
          cby_1__1_/mux_right_ipin_0/in[1]
          cby_1__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_1_1_/A
          cby_1__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_1_1_/Y
          cby_1__1_/mux_right_ipin_0/mux_l1_in_0_/A0
          cby_1__1_/mux_right_ipin_0/mux_l1_in_0_/X
          cby_1__1_/mux_right_ipin_0/mux_l2_in_0_/A1
          cby_1__1_/mux_right_ipin_0/mux_l2_in_0_/X
          cby_1__1_/mux_right_ipin_0/mux_l3_in_0_/A1
          cby_1__1_/mux_right_ipin_0/mux_l3_in_0_/X
          cby_1__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cby_1__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cby_1__1_/mux_right_ipin_0/out
          cby_1__1_/mux_right_ipin_0/out
          cby_1__1_/left_grid_right_width_0_height_0_subtile_0__pin_I_1_
          cby_1__1_/left_grid_right_width_0_height_0_subtile_0__pin_I_1_
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_I_1_
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_I_1_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/B
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/X
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/X
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/chanx_right_out[8]
          sb_0__1_/chanx_right_out[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/Y
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/A0
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/X
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/A1
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/X
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
The combinational loop has been disabled.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'fpga_top' contains the following combinational loop:
          cby_1__1_/chany_top_in[3]
          cby_1__1_/mux_left_ipin_3/in[1]
          cby_1__1_/mux_left_ipin_3/in[1]
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_1_1_/A
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_1_1_/Y
          cby_1__1_/mux_left_ipin_3/mux_l1_in_0_/A0
          cby_1__1_/mux_left_ipin_3/mux_l1_in_0_/X
          cby_1__1_/mux_left_ipin_3/mux_l2_in_0_/A1
          cby_1__1_/mux_left_ipin_3/mux_l2_in_0_/X
          cby_1__1_/mux_left_ipin_3/mux_l3_in_0_/A1
          cby_1__1_/mux_left_ipin_3/mux_l3_in_0_/X
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_4_0_/A
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_4_0_/Y
          cby_1__1_/mux_left_ipin_3/out
          cby_1__1_/mux_left_ipin_3/out
          cby_1__1_/right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_
          cby_1__1_/right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/Z
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/Z
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_inpad
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_inpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_inpad_0_
          sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_
          sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_
          sb_1__1_/mux_bottom_track_7/in[0]
          sb_1__1_/mux_bottom_track_7/in[0]
          sb_1__1_/mux_bottom_track_7/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__1_/mux_bottom_track_7/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__1_/mux_bottom_track_7/mux_l1_in_0_/A1
          sb_1__1_/mux_bottom_track_7/mux_l1_in_0_/X
          sb_1__1_/mux_bottom_track_7/mux_l2_in_0_/A1
          sb_1__1_/mux_bottom_track_7/mux_l2_in_0_/X
          sb_1__1_/mux_bottom_track_7/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__1_/mux_bottom_track_7/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__1_/mux_bottom_track_7/out
          sb_1__1_/mux_bottom_track_7/out
          sb_1__1_/chany_bottom_out[3]
          sb_1__1_/chany_bottom_out[3]
          cby_1__1_/chany_top_in[3]
          cby_1__1_/chany_top_in[3]
The combinational loop has been disabled.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'fpga_top' contains the following combinational loop:
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_inpad_0_
          sb_1__0_/top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_
          sb_1__0_/top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_
          sb_1__0_/mux_top_track_16/in[0]
          sb_1__0_/mux_top_track_16/in[0]
          sb_1__0_/mux_top_track_16/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__0_/mux_top_track_16/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__0_/mux_top_track_16/mux_l1_in_0_/A1
          sb_1__0_/mux_top_track_16/mux_l1_in_0_/X
          sb_1__0_/mux_top_track_16/mux_l2_in_0_/A1
          sb_1__0_/mux_top_track_16/mux_l2_in_0_/X
          sb_1__0_/mux_top_track_16/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__0_/mux_top_track_16/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__0_/mux_top_track_16/out
          sb_1__0_/mux_top_track_16/out
          sb_1__0_/chany_top_out[8]
          sb_1__0_/chany_top_out[8]
          cby_1__1_/chany_bottom_in[8]
          cby_1__1_/chany_bottom_in[8]
          cby_1__1_/mux_left_ipin_3/in[2]
          cby_1__1_/mux_left_ipin_3/in[2]
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_1_2_/A
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_1_2_/Y
          cby_1__1_/mux_left_ipin_3/mux_l2_in_0_/A0
          cby_1__1_/mux_left_ipin_3/mux_l2_in_0_/X
          cby_1__1_/mux_left_ipin_3/mux_l3_in_0_/A1
          cby_1__1_/mux_left_ipin_3/mux_l3_in_0_/X
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_4_0_/A
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_4_0_/Y
          cby_1__1_/mux_left_ipin_3/out
          cby_1__1_/mux_left_ipin_3/out
          cby_1__1_/right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_
          cby_1__1_/right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/Z
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/Z
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_inpad
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_inpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_inpad_0_
The combinational loop has been disabled.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'fpga_top' contains the following combinational loop:
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/B
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_1_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_1_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_1_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_1_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[1]
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_1_
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_1_
          sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_
          sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_
          sb_1__1_/mux_bottom_track_17/in[0]
          sb_1__1_/mux_bottom_track_17/in[0]
          sb_1__1_/mux_bottom_track_17/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__1_/mux_bottom_track_17/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__1_/mux_bottom_track_17/mux_l1_in_0_/A1
          sb_1__1_/mux_bottom_track_17/mux_l1_in_0_/X
          sb_1__1_/mux_bottom_track_17/mux_l2_in_0_/A1
          sb_1__1_/mux_bottom_track_17/mux_l2_in_0_/X
          sb_1__1_/mux_bottom_track_17/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__1_/mux_bottom_track_17/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__1_/mux_bottom_track_17/out
          sb_1__1_/mux_bottom_track_17/out
          sb_1__1_/chany_bottom_out[8]
          sb_1__1_/chany_bottom_out[8]
          cby_1__1_/chany_top_in[8]
          cby_1__1_/chany_top_in[8]
          cby_1__1_/mux_left_ipin_3/in[3]
          cby_1__1_/mux_left_ipin_3/in[3]
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_1_3_/A
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_1_3_/Y
          cby_1__1_/mux_left_ipin_3/mux_l2_in_1_/A1
          cby_1__1_/mux_left_ipin_3/mux_l2_in_1_/X
          cby_1__1_/mux_left_ipin_3/mux_l3_in_0_/A0
          cby_1__1_/mux_left_ipin_3/mux_l3_in_0_/X
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_4_0_/A
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_4_0_/Y
          cby_1__1_/mux_left_ipin_3/out
          cby_1__1_/mux_left_ipin_3/out
          cby_1__1_/right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_
          cby_1__1_/right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/Z
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/Z
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_inpad
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_inpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_inpad_0_
          sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_
          sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_
          sb_1__1_/mux_bottom_track_7/in[0]
          sb_1__1_/mux_bottom_track_7/in[0]
          sb_1__1_/mux_bottom_track_7/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__1_/mux_bottom_track_7/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__1_/mux_bottom_track_7/mux_l1_in_0_/A1
          sb_1__1_/mux_bottom_track_7/mux_l1_in_0_/X
          sb_1__1_/mux_bottom_track_7/mux_l2_in_0_/A1
          sb_1__1_/mux_bottom_track_7/mux_l2_in_0_/X
          sb_1__1_/mux_bottom_track_7/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__1_/mux_bottom_track_7/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__1_/mux_bottom_track_7/out
          sb_1__1_/mux_bottom_track_7/out
          sb_1__1_/chany_bottom_out[3]
          sb_1__1_/chany_bottom_out[3]
          cby_1__1_/chany_top_in[3]
          cby_1__1_/chany_top_in[3]
          cby_1__1_/mux_right_ipin_0/in[1]
          cby_1__1_/mux_right_ipin_0/in[1]
          cby_1__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_1_1_/A
          cby_1__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_1_1_/Y
          cby_1__1_/mux_right_ipin_0/mux_l1_in_0_/A0
          cby_1__1_/mux_right_ipin_0/mux_l1_in_0_/X
          cby_1__1_/mux_right_ipin_0/mux_l2_in_0_/A1
          cby_1__1_/mux_right_ipin_0/mux_l2_in_0_/X
          cby_1__1_/mux_right_ipin_0/mux_l3_in_0_/A1
          cby_1__1_/mux_right_ipin_0/mux_l3_in_0_/X
          cby_1__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cby_1__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cby_1__1_/mux_right_ipin_0/out
          cby_1__1_/mux_right_ipin_0/out
          cby_1__1_/left_grid_right_width_0_height_0_subtile_0__pin_I_1_
          cby_1__1_/left_grid_right_width_0_height_0_subtile_0__pin_I_1_
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_I_1_
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_I_1_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/B
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/X
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/X
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/chanx_right_out[8]
          sb_0__1_/chanx_right_out[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/Y
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/A0
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/X
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/A1
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/X
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
The combinational loop has been disabled.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'fpga_top' contains the following combinational loop:
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/B
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_1_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_1_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_1_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_1_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[1]
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_1_
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_1_
          sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_
          sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_
          sb_1__1_/mux_bottom_track_17/in[0]
          sb_1__1_/mux_bottom_track_17/in[0]
          sb_1__1_/mux_bottom_track_17/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__1_/mux_bottom_track_17/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__1_/mux_bottom_track_17/mux_l1_in_0_/A1
          sb_1__1_/mux_bottom_track_17/mux_l1_in_0_/X
          sb_1__1_/mux_bottom_track_17/mux_l2_in_0_/A1
          sb_1__1_/mux_bottom_track_17/mux_l2_in_0_/X
          sb_1__1_/mux_bottom_track_17/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__1_/mux_bottom_track_17/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__1_/mux_bottom_track_17/out
          sb_1__1_/mux_bottom_track_17/out
          sb_1__1_/chany_bottom_out[8]
          sb_1__1_/chany_bottom_out[8]
          cby_1__1_/chany_top_in[8]
          cby_1__1_/chany_top_in[8]
          cby_1__1_/mux_left_ipin_3/in[3]
          cby_1__1_/mux_left_ipin_3/in[3]
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_1_3_/A
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_1_3_/Y
          cby_1__1_/mux_left_ipin_3/mux_l2_in_1_/A1
          cby_1__1_/mux_left_ipin_3/mux_l2_in_1_/X
          cby_1__1_/mux_left_ipin_3/mux_l3_in_0_/A0
          cby_1__1_/mux_left_ipin_3/mux_l3_in_0_/X
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_4_0_/A
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_4_0_/Y
          cby_1__1_/mux_left_ipin_3/out
          cby_1__1_/mux_left_ipin_3/out
          cby_1__1_/right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_
          cby_1__1_/right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/Z
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/Z
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_inpad
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_inpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_inpad_0_
          sb_1__0_/top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_
          sb_1__0_/top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_
          sb_1__0_/mux_top_track_16/in[0]
          sb_1__0_/mux_top_track_16/in[0]
          sb_1__0_/mux_top_track_16/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__0_/mux_top_track_16/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__0_/mux_top_track_16/mux_l1_in_0_/A1
          sb_1__0_/mux_top_track_16/mux_l1_in_0_/X
          sb_1__0_/mux_top_track_16/mux_l2_in_0_/A1
          sb_1__0_/mux_top_track_16/mux_l2_in_0_/X
          sb_1__0_/mux_top_track_16/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__0_/mux_top_track_16/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__0_/mux_top_track_16/out
          sb_1__0_/mux_top_track_16/out
          sb_1__0_/chany_top_out[8]
          sb_1__0_/chany_top_out[8]
          cby_1__1_/chany_bottom_in[8]
          cby_1__1_/chany_bottom_in[8]
          cby_1__1_/mux_right_ipin_0/in[2]
          cby_1__1_/mux_right_ipin_0/in[2]
          cby_1__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_1_2_/A
          cby_1__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_1_2_/Y
          cby_1__1_/mux_right_ipin_0/mux_l2_in_0_/A0
          cby_1__1_/mux_right_ipin_0/mux_l2_in_0_/X
          cby_1__1_/mux_right_ipin_0/mux_l3_in_0_/A1
          cby_1__1_/mux_right_ipin_0/mux_l3_in_0_/X
          cby_1__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cby_1__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cby_1__1_/mux_right_ipin_0/out
          cby_1__1_/mux_right_ipin_0/out
          cby_1__1_/left_grid_right_width_0_height_0_subtile_0__pin_I_1_
          cby_1__1_/left_grid_right_width_0_height_0_subtile_0__pin_I_1_
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_I_1_
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_I_1_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/B
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/X
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/X
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/chanx_right_out[8]
          sb_0__1_/chanx_right_out[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/Y
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/A0
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/X
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/A1
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/X
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
The combinational loop has been disabled.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'fpga_top' contains the following combinational loop:
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/B
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_1_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_1_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_1_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_1_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[1]
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_1_
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_1_
          sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_
          sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_
          sb_1__1_/mux_bottom_track_17/in[0]
          sb_1__1_/mux_bottom_track_17/in[0]
          sb_1__1_/mux_bottom_track_17/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__1_/mux_bottom_track_17/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__1_/mux_bottom_track_17/mux_l1_in_0_/A1
          sb_1__1_/mux_bottom_track_17/mux_l1_in_0_/X
          sb_1__1_/mux_bottom_track_17/mux_l2_in_0_/A1
          sb_1__1_/mux_bottom_track_17/mux_l2_in_0_/X
          sb_1__1_/mux_bottom_track_17/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__1_/mux_bottom_track_17/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__1_/mux_bottom_track_17/out
          sb_1__1_/mux_bottom_track_17/out
          sb_1__1_/chany_bottom_out[8]
          sb_1__1_/chany_bottom_out[8]
          cby_1__1_/chany_top_in[8]
          cby_1__1_/chany_top_in[8]
          cby_1__1_/mux_left_ipin_3/in[3]
          cby_1__1_/mux_left_ipin_3/in[3]
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_1_3_/A
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_1_3_/Y
          cby_1__1_/mux_left_ipin_3/mux_l2_in_1_/A1
          cby_1__1_/mux_left_ipin_3/mux_l2_in_1_/X
          cby_1__1_/mux_left_ipin_3/mux_l3_in_0_/A0
          cby_1__1_/mux_left_ipin_3/mux_l3_in_0_/X
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_4_0_/A
          cby_1__1_/mux_left_ipin_3/sky130_fd_sc_hd__inv_4_0_/Y
          cby_1__1_/mux_left_ipin_3/out
          cby_1__1_/mux_left_ipin_3/out
          cby_1__1_/right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_
          cby_1__1_/right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_outpad_0_
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_1_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/Z
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/A
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/Z
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/direct_interc_0_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__3/io_inpad
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_inpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_3__pin_inpad_0_
          sb_1__0_/top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_
          sb_1__0_/top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_
          sb_1__0_/mux_top_track_16/in[0]
          sb_1__0_/mux_top_track_16/in[0]
          sb_1__0_/mux_top_track_16/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__0_/mux_top_track_16/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__0_/mux_top_track_16/mux_l1_in_0_/A1
          sb_1__0_/mux_top_track_16/mux_l1_in_0_/X
          sb_1__0_/mux_top_track_16/mux_l2_in_0_/A1
          sb_1__0_/mux_top_track_16/mux_l2_in_0_/X
          sb_1__0_/mux_top_track_16/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__0_/mux_top_track_16/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__0_/mux_top_track_16/out
          sb_1__0_/mux_top_track_16/out
          sb_1__0_/chany_top_out[8]
          sb_1__0_/chany_top_out[8]
          cby_1__1_/chany_bottom_in[8]
          cby_1__1_/chany_bottom_in[8]
          cby_1__1_/chany_top_out[8]
          cby_1__1_/chany_top_out[8]
          sb_1__1_/chany_bottom_in[8]
          sb_1__1_/chany_bottom_in[8]
          sb_1__1_/mux_left_track_19/in[0]
          sb_1__1_/mux_left_track_19/in[0]
          sb_1__1_/mux_left_track_19/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__1_/mux_left_track_19/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__1_/mux_left_track_19/mux_l1_in_0_/A1
          sb_1__1_/mux_left_track_19/mux_l1_in_0_/X
          sb_1__1_/mux_left_track_19/mux_l2_in_0_/A1
          sb_1__1_/mux_left_track_19/mux_l2_in_0_/X
          sb_1__1_/mux_left_track_19/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__1_/mux_left_track_19/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__1_/mux_left_track_19/out
          sb_1__1_/mux_left_track_19/out
          sb_1__1_/chanx_left_out[9]
          sb_1__1_/chanx_left_out[9]
          cbx_1__1_/chanx_right_in[9]
          cbx_1__1_/chanx_right_in[9]
          cbx_1__1_/chanx_left_out[9]
          cbx_1__1_/chanx_left_out[9]
          sb_0__1_/chanx_right_in[9]
          sb_0__1_/chanx_right_in[9]
          sb_0__1_/mux_bottom_track_19/in[0]
          sb_0__1_/mux_bottom_track_19/in[0]
          sb_0__1_/mux_bottom_track_19/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__1_/mux_bottom_track_19/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__1_/mux_bottom_track_19/mux_l1_in_0_/A1
          sb_0__1_/mux_bottom_track_19/mux_l1_in_0_/X
          sb_0__1_/mux_bottom_track_19/mux_l2_in_0_/A1
          sb_0__1_/mux_bottom_track_19/mux_l2_in_0_/X
          sb_0__1_/mux_bottom_track_19/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__1_/mux_bottom_track_19/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__1_/mux_bottom_track_19/out
          sb_0__1_/mux_bottom_track_19/out
          sb_0__1_/chany_bottom_out[9]
          sb_0__1_/chany_bottom_out[9]
          cby_0__1_/chany_top_in[9]
          cby_0__1_/chany_top_in[9]
          cby_0__1_/chany_bottom_out[9]
          cby_0__1_/chany_bottom_out[9]
          sb_0__0_/chany_top_in[9]
          sb_0__0_/chany_top_in[9]
          sb_0__0_/mux_right_track_0/in[0]
          sb_0__0_/mux_right_track_0/in[0]
          sb_0__0_/mux_right_track_0/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__0_/mux_right_track_0/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__0_/mux_right_track_0/mux_l1_in_0_/A1
          sb_0__0_/mux_right_track_0/mux_l1_in_0_/X
          sb_0__0_/mux_right_track_0/mux_l2_in_0_/A1
          sb_0__0_/mux_right_track_0/mux_l2_in_0_/X
          sb_0__0_/mux_right_track_0/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__0_/mux_right_track_0/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__0_/mux_right_track_0/out
          sb_0__0_/mux_right_track_0/out
          sb_0__0_/chanx_right_out[0]
          sb_0__0_/chanx_right_out[0]
          cbx_1__0_/chanx_left_in[0]
          cbx_1__0_/chanx_left_in[0]
          cbx_1__0_/mux_bottom_ipin_0/in[0]
          cbx_1__0_/mux_bottom_ipin_0/in[0]
          cbx_1__0_/mux_bottom_ipin_0/sky130_fd_sc_hd__inv_1_0_/A
          cbx_1__0_/mux_bottom_ipin_0/sky130_fd_sc_hd__inv_1_0_/Y
          cbx_1__0_/mux_bottom_ipin_0/mux_l1_in_0_/A1
          cbx_1__0_/mux_bottom_ipin_0/mux_l1_in_0_/X
          cbx_1__0_/mux_bottom_ipin_0/mux_l2_in_0_/A1
          cbx_1__0_/mux_bottom_ipin_0/mux_l2_in_0_/X
          cbx_1__0_/mux_bottom_ipin_0/mux_l3_in_0_/A1
          cbx_1__0_/mux_bottom_ipin_0/mux_l3_in_0_/X
          cbx_1__0_/mux_bottom_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__0_/mux_bottom_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__0_/mux_bottom_ipin_0/out
          cbx_1__0_/mux_bottom_ipin_0/out
          cbx_1__0_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_
          cbx_1__0_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_
          grid_clb_1__1_/bottom_width_0_height_0_subtile_0__pin_I_2_
          grid_clb_1__1_/bottom_width_0_height_0_subtile_0__pin_I_2_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[2]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[2]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[2]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[2]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_1_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_1_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/B
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/X
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/X
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/chanx_right_out[8]
          sb_0__1_/chanx_right_out[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/Y
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/A0
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/X
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/A1
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/X
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
The combinational loop has been disabled.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'fpga_top' contains the following combinational loop:
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/B
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_1_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_1_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_1_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_1_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[1]
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_1_
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_1_
          sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_
          sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_
          sb_1__0_/mux_top_track_0/in[0]
          sb_1__0_/mux_top_track_0/in[0]
          sb_1__0_/mux_top_track_0/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__0_/mux_top_track_0/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__0_/mux_top_track_0/mux_l1_in_0_/A1
          sb_1__0_/mux_top_track_0/mux_l1_in_0_/X
          sb_1__0_/mux_top_track_0/mux_l2_in_0_/A1
          sb_1__0_/mux_top_track_0/mux_l2_in_0_/X
          sb_1__0_/mux_top_track_0/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__0_/mux_top_track_0/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__0_/mux_top_track_0/out
          sb_1__0_/mux_top_track_0/out
          sb_1__0_/chany_top_out[0]
          sb_1__0_/chany_top_out[0]
          cby_1__1_/chany_bottom_in[0]
          cby_1__1_/chany_bottom_in[0]
          cby_1__1_/mux_left_ipin_0/in[0]
          cby_1__1_/mux_left_ipin_0/in[0]
          cby_1__1_/mux_left_ipin_0/sky130_fd_sc_hd__inv_1_0_/A
          cby_1__1_/mux_left_ipin_0/sky130_fd_sc_hd__inv_1_0_/Y
          cby_1__1_/mux_left_ipin_0/mux_l1_in_0_/A1
          cby_1__1_/mux_left_ipin_0/mux_l1_in_0_/X
          cby_1__1_/mux_left_ipin_0/mux_l2_in_0_/A1
          cby_1__1_/mux_left_ipin_0/mux_l2_in_0_/X
          cby_1__1_/mux_left_ipin_0/mux_l3_in_0_/A1
          cby_1__1_/mux_left_ipin_0/mux_l3_in_0_/X
          cby_1__1_/mux_left_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cby_1__1_/mux_left_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cby_1__1_/mux_left_ipin_0/out
          cby_1__1_/mux_left_ipin_0/out
          cby_1__1_/right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_
          cby_1__1_/right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_0__pin_outpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_0__pin_outpad_0_
          grid_io_right_2__1_/logical_tile_io_mode_io__0/io_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__0/io_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__0/direct_interc_1_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__0/direct_interc_1_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__0/direct_interc_1_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__0/direct_interc_1_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/A
          grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/A
          grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/Z
          grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/A
          grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/A
          grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/Z
          grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__0/direct_interc_0_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__0/direct_interc_0_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__0/direct_interc_0_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__0/direct_interc_0_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__0/io_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__0/io_inpad
          grid_io_right_2__1_/left_width_0_height_0_subtile_0__pin_inpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_0__pin_inpad_0_
          sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_
          sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_
          sb_1__1_/mux_bottom_track_1/in[0]
          sb_1__1_/mux_bottom_track_1/in[0]
          sb_1__1_/mux_bottom_track_1/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__1_/mux_bottom_track_1/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__1_/mux_bottom_track_1/mux_l1_in_0_/A1
          sb_1__1_/mux_bottom_track_1/mux_l1_in_0_/X
          sb_1__1_/mux_bottom_track_1/mux_l2_in_0_/A1
          sb_1__1_/mux_bottom_track_1/mux_l2_in_0_/X
          sb_1__1_/mux_bottom_track_1/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__1_/mux_bottom_track_1/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__1_/mux_bottom_track_1/out
          sb_1__1_/mux_bottom_track_1/out
          sb_1__1_/chany_bottom_out[0]
          sb_1__1_/chany_bottom_out[0]
          cby_1__1_/chany_top_in[0]
          cby_1__1_/chany_top_in[0]
          cby_1__1_/chany_bottom_out[0]
          cby_1__1_/chany_bottom_out[0]
          sb_1__0_/chany_top_in[0]
          sb_1__0_/chany_top_in[0]
          sb_1__0_/mux_left_track_1/in[0]
          sb_1__0_/mux_left_track_1/in[0]
          sb_1__0_/mux_left_track_1/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__0_/mux_left_track_1/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__0_/mux_left_track_1/mux_l1_in_0_/A1
          sb_1__0_/mux_left_track_1/mux_l1_in_0_/X
          sb_1__0_/mux_left_track_1/mux_l2_in_0_/A1
          sb_1__0_/mux_left_track_1/mux_l2_in_0_/X
          sb_1__0_/mux_left_track_1/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__0_/mux_left_track_1/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__0_/mux_left_track_1/out
          sb_1__0_/mux_left_track_1/out
          sb_1__0_/chanx_left_out[0]
          sb_1__0_/chanx_left_out[0]
          cbx_1__0_/chanx_right_in[0]
          cbx_1__0_/chanx_right_in[0]
          cbx_1__0_/mux_bottom_ipin_0/in[1]
          cbx_1__0_/mux_bottom_ipin_0/in[1]
          cbx_1__0_/mux_bottom_ipin_0/sky130_fd_sc_hd__inv_1_1_/A
          cbx_1__0_/mux_bottom_ipin_0/sky130_fd_sc_hd__inv_1_1_/Y
          cbx_1__0_/mux_bottom_ipin_0/mux_l1_in_0_/A0
          cbx_1__0_/mux_bottom_ipin_0/mux_l1_in_0_/X
          cbx_1__0_/mux_bottom_ipin_0/mux_l2_in_0_/A1
          cbx_1__0_/mux_bottom_ipin_0/mux_l2_in_0_/X
          cbx_1__0_/mux_bottom_ipin_0/mux_l3_in_0_/A1
          cbx_1__0_/mux_bottom_ipin_0/mux_l3_in_0_/X
          cbx_1__0_/mux_bottom_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__0_/mux_bottom_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__0_/mux_bottom_ipin_0/out
          cbx_1__0_/mux_bottom_ipin_0/out
          cbx_1__0_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_
          cbx_1__0_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_
          grid_clb_1__1_/bottom_width_0_height_0_subtile_0__pin_I_2_
          grid_clb_1__1_/bottom_width_0_height_0_subtile_0__pin_I_2_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[2]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[2]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[2]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[2]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_1_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_1_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/B
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/X
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/X
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/chanx_right_out[8]
          sb_0__1_/chanx_right_out[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/Y
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/A0
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/X
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/A1
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/X
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
The combinational loop has been disabled.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'fpga_top' contains the following combinational loop:
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_4_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_4_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_4_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_4_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_4_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_4_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l5_in_1_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l5_in_1_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_65_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_65_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_1_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_1_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_1_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_1_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_13_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_13_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_13_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_13_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[13]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[13]
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_13_
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_13_
          sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_
          sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_
          sb_1__0_/mux_top_track_6/in[0]
          sb_1__0_/mux_top_track_6/in[0]
          sb_1__0_/mux_top_track_6/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__0_/mux_top_track_6/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__0_/mux_top_track_6/mux_l1_in_0_/A1
          sb_1__0_/mux_top_track_6/mux_l1_in_0_/X
          sb_1__0_/mux_top_track_6/mux_l2_in_0_/A1
          sb_1__0_/mux_top_track_6/mux_l2_in_0_/X
          sb_1__0_/mux_top_track_6/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__0_/mux_top_track_6/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__0_/mux_top_track_6/out
          sb_1__0_/mux_top_track_6/out
          sb_1__0_/chany_top_out[3]
          sb_1__0_/chany_top_out[3]
          cby_1__1_/chany_bottom_in[3]
          cby_1__1_/chany_bottom_in[3]
          cby_1__1_/chany_top_out[3]
          cby_1__1_/chany_top_out[3]
          sb_1__1_/chany_bottom_in[3]
          sb_1__1_/chany_bottom_in[3]
          sb_1__1_/mux_left_track_9/in[0]
          sb_1__1_/mux_left_track_9/in[0]
          sb_1__1_/mux_left_track_9/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__1_/mux_left_track_9/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__1_/mux_left_track_9/mux_l1_in_0_/A1
          sb_1__1_/mux_left_track_9/mux_l1_in_0_/X
          sb_1__1_/mux_left_track_9/mux_l2_in_0_/A1
          sb_1__1_/mux_left_track_9/mux_l2_in_0_/X
          sb_1__1_/mux_left_track_9/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__1_/mux_left_track_9/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__1_/mux_left_track_9/out
          sb_1__1_/mux_left_track_9/out
          sb_1__1_/chanx_left_out[4]
          sb_1__1_/chanx_left_out[4]
          cbx_1__1_/chanx_right_in[4]
          cbx_1__1_/chanx_right_in[4]
          cbx_1__1_/chanx_left_out[4]
          cbx_1__1_/chanx_left_out[4]
          sb_0__1_/chanx_right_in[4]
          sb_0__1_/chanx_right_in[4]
          sb_0__1_/mux_bottom_track_9/in[0]
          sb_0__1_/mux_bottom_track_9/in[0]
          sb_0__1_/mux_bottom_track_9/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__1_/mux_bottom_track_9/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__1_/mux_bottom_track_9/mux_l1_in_0_/A1
          sb_0__1_/mux_bottom_track_9/mux_l1_in_0_/X
          sb_0__1_/mux_bottom_track_9/mux_l2_in_0_/A1
          sb_0__1_/mux_bottom_track_9/mux_l2_in_0_/X
          sb_0__1_/mux_bottom_track_9/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__1_/mux_bottom_track_9/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__1_/mux_bottom_track_9/out
          sb_0__1_/mux_bottom_track_9/out
          sb_0__1_/chany_bottom_out[4]
          sb_0__1_/chany_bottom_out[4]
          cby_0__1_/chany_top_in[4]
          cby_0__1_/chany_top_in[4]
          cby_0__1_/chany_bottom_out[4]
          cby_0__1_/chany_bottom_out[4]
          sb_0__0_/chany_top_in[4]
          sb_0__0_/chany_top_in[4]
          sb_0__0_/mux_right_track_10/in[0]
          sb_0__0_/mux_right_track_10/in[0]
          sb_0__0_/mux_right_track_10/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__0_/mux_right_track_10/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__0_/mux_right_track_10/mux_l1_in_0_/A1
          sb_0__0_/mux_right_track_10/mux_l1_in_0_/X
          sb_0__0_/mux_right_track_10/mux_l2_in_0_/A1
          sb_0__0_/mux_right_track_10/mux_l2_in_0_/X
          sb_0__0_/mux_right_track_10/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__0_/mux_right_track_10/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__0_/mux_right_track_10/out
          sb_0__0_/mux_right_track_10/out
          sb_0__0_/chanx_right_out[5]
          sb_0__0_/chanx_right_out[5]
          cbx_1__0_/chanx_left_in[5]
          cbx_1__0_/chanx_left_in[5]
          cbx_1__0_/mux_bottom_ipin_0/in[2]
          cbx_1__0_/mux_bottom_ipin_0/in[2]
          cbx_1__0_/mux_bottom_ipin_0/sky130_fd_sc_hd__inv_1_2_/A
          cbx_1__0_/mux_bottom_ipin_0/sky130_fd_sc_hd__inv_1_2_/Y
          cbx_1__0_/mux_bottom_ipin_0/mux_l2_in_0_/A0
          cbx_1__0_/mux_bottom_ipin_0/mux_l2_in_0_/X
          cbx_1__0_/mux_bottom_ipin_0/mux_l3_in_0_/A1
          cbx_1__0_/mux_bottom_ipin_0/mux_l3_in_0_/X
          cbx_1__0_/mux_bottom_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__0_/mux_bottom_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__0_/mux_bottom_ipin_0/out
          cbx_1__0_/mux_bottom_ipin_0/out
          cbx_1__0_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_
          cbx_1__0_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_
          grid_clb_1__1_/bottom_width_0_height_0_subtile_0__pin_I_2_
          grid_clb_1__1_/bottom_width_0_height_0_subtile_0__pin_I_2_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[2]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[2]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[2]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[2]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_1_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_1_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/B
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/X
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/X
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/chanx_right_out[8]
          sb_0__1_/chanx_right_out[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/Y
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/A0
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/X
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/A1
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/X
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
The combinational loop has been disabled.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'fpga_top' contains the following combinational loop:
          cby_0__1_/chany_bottom_in[0]
          cby_0__1_/mux_right_ipin_0/in[0]
          cby_0__1_/mux_right_ipin_0/in[0]
          cby_0__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_1_0_/A
          cby_0__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_1_0_/Y
          cby_0__1_/mux_right_ipin_0/mux_l1_in_0_/A1
          cby_0__1_/mux_right_ipin_0/mux_l1_in_0_/X
          cby_0__1_/mux_right_ipin_0/mux_l2_in_0_/A1
          cby_0__1_/mux_right_ipin_0/mux_l2_in_0_/X
          cby_0__1_/mux_right_ipin_0/mux_l3_in_0_/A1
          cby_0__1_/mux_right_ipin_0/mux_l3_in_0_/X
          cby_0__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cby_0__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cby_0__1_/mux_right_ipin_0/out
          cby_0__1_/mux_right_ipin_0/out
          cby_0__1_/left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_
          cby_0__1_/left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_
          grid_io_left_0__1_/right_width_0_height_0_subtile_0__pin_outpad_0_
          grid_io_left_0__1_/right_width_0_height_0_subtile_0__pin_outpad_0_
          grid_io_left_0__1_/logical_tile_io_mode_io__0/io_outpad
          grid_io_left_0__1_/logical_tile_io_mode_io__0/io_outpad
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_1_/in
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_1_/in
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_1_/out
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_1_/out
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/A
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/Y
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/A
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/Z
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/A
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/Y
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/A
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/Z
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_0_/in
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_0_/in
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_0_/out
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_0_/out
          grid_io_left_0__1_/logical_tile_io_mode_io__0/io_inpad
          grid_io_left_0__1_/logical_tile_io_mode_io__0/io_inpad
          grid_io_left_0__1_/right_width_0_height_0_subtile_0__pin_inpad_0_
          grid_io_left_0__1_/right_width_0_height_0_subtile_0__pin_inpad_0_
          sb_0__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_
          sb_0__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_
          sb_0__0_/mux_top_track_0/in[0]
          sb_0__0_/mux_top_track_0/in[0]
          sb_0__0_/mux_top_track_0/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__0_/mux_top_track_0/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__0_/mux_top_track_0/mux_l1_in_0_/A1
          sb_0__0_/mux_top_track_0/mux_l1_in_0_/X
          sb_0__0_/mux_top_track_0/mux_l2_in_0_/A1
          sb_0__0_/mux_top_track_0/mux_l2_in_0_/X
          sb_0__0_/mux_top_track_0/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__0_/mux_top_track_0/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__0_/mux_top_track_0/out
          sb_0__0_/mux_top_track_0/out
          sb_0__0_/chany_top_out[0]
          sb_0__0_/chany_top_out[0]
          cby_0__1_/chany_bottom_in[0]
          cby_0__1_/chany_bottom_in[0]
The combinational loop has been disabled.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'fpga_top' contains the following combinational loop:
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/B
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_9_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_9_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_9_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_9_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[9]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[9]
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_9_
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_9_
          sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_
          sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_
          sb_1__0_/mux_top_track_4/in[0]
          sb_1__0_/mux_top_track_4/in[0]
          sb_1__0_/mux_top_track_4/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__0_/mux_top_track_4/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__0_/mux_top_track_4/mux_l1_in_0_/A1
          sb_1__0_/mux_top_track_4/mux_l1_in_0_/X
          sb_1__0_/mux_top_track_4/mux_l2_in_0_/A1
          sb_1__0_/mux_top_track_4/mux_l2_in_0_/X
          sb_1__0_/mux_top_track_4/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__0_/mux_top_track_4/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__0_/mux_top_track_4/out
          sb_1__0_/mux_top_track_4/out
          sb_1__0_/chany_top_out[2]
          sb_1__0_/chany_top_out[2]
          cby_1__1_/chany_bottom_in[2]
          cby_1__1_/chany_bottom_in[2]
          cby_1__1_/mux_left_ipin_2/in[0]
          cby_1__1_/mux_left_ipin_2/in[0]
          cby_1__1_/mux_left_ipin_2/sky130_fd_sc_hd__inv_1_0_/A
          cby_1__1_/mux_left_ipin_2/sky130_fd_sc_hd__inv_1_0_/Y
          cby_1__1_/mux_left_ipin_2/mux_l1_in_0_/A1
          cby_1__1_/mux_left_ipin_2/mux_l1_in_0_/X
          cby_1__1_/mux_left_ipin_2/mux_l2_in_0_/A1
          cby_1__1_/mux_left_ipin_2/mux_l2_in_0_/X
          cby_1__1_/mux_left_ipin_2/mux_l3_in_0_/A1
          cby_1__1_/mux_left_ipin_2/mux_l3_in_0_/X
          cby_1__1_/mux_left_ipin_2/sky130_fd_sc_hd__inv_4_0_/A
          cby_1__1_/mux_left_ipin_2/sky130_fd_sc_hd__inv_4_0_/Y
          cby_1__1_/mux_left_ipin_2/out
          cby_1__1_/mux_left_ipin_2/out
          cby_1__1_/right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_
          cby_1__1_/right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_2__pin_outpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_2__pin_outpad_0_
          grid_io_right_2__1_/logical_tile_io_mode_io__2/io_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__2/io_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_1_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_1_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_1_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_1_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/A
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/A
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/Z
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/A
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/A
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/Z
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_0_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_0_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_0_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_0_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__2/io_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__2/io_inpad
          grid_io_right_2__1_/left_width_0_height_0_subtile_2__pin_inpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_2__pin_inpad_0_
          sb_1__0_/top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_
          sb_1__0_/top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_
          sb_1__0_/mux_top_track_14/in[0]
          sb_1__0_/mux_top_track_14/in[0]
          sb_1__0_/mux_top_track_14/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__0_/mux_top_track_14/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__0_/mux_top_track_14/mux_l1_in_0_/A1
          sb_1__0_/mux_top_track_14/mux_l1_in_0_/X
          sb_1__0_/mux_top_track_14/mux_l2_in_0_/A1
          sb_1__0_/mux_top_track_14/mux_l2_in_0_/X
          sb_1__0_/mux_top_track_14/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__0_/mux_top_track_14/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__0_/mux_top_track_14/out
          sb_1__0_/mux_top_track_14/out
          sb_1__0_/chany_top_out[7]
          sb_1__0_/chany_top_out[7]
          cby_1__1_/chany_bottom_in[7]
          cby_1__1_/chany_bottom_in[7]
          cby_1__1_/chany_top_out[7]
          cby_1__1_/chany_top_out[7]
          sb_1__1_/chany_bottom_in[7]
          sb_1__1_/chany_bottom_in[7]
          sb_1__1_/mux_left_track_17/in[0]
          sb_1__1_/mux_left_track_17/in[0]
          sb_1__1_/mux_left_track_17/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__1_/mux_left_track_17/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__1_/mux_left_track_17/mux_l1_in_0_/A1
          sb_1__1_/mux_left_track_17/mux_l1_in_0_/X
          sb_1__1_/mux_left_track_17/mux_l2_in_0_/A1
          sb_1__1_/mux_left_track_17/mux_l2_in_0_/X
          sb_1__1_/mux_left_track_17/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__1_/mux_left_track_17/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__1_/mux_left_track_17/out
          sb_1__1_/mux_left_track_17/out
          sb_1__1_/chanx_left_out[8]
          sb_1__1_/chanx_left_out[8]
          cbx_1__1_/chanx_right_in[8]
          cbx_1__1_/chanx_right_in[8]
          cbx_1__1_/chanx_left_out[8]
          cbx_1__1_/chanx_left_out[8]
          sb_0__1_/chanx_right_in[8]
          sb_0__1_/chanx_right_in[8]
          sb_0__1_/mux_bottom_track_1/in[0]
          sb_0__1_/mux_bottom_track_1/in[0]
          sb_0__1_/mux_bottom_track_1/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__1_/mux_bottom_track_1/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__1_/mux_bottom_track_1/mux_l1_in_0_/A1
          sb_0__1_/mux_bottom_track_1/mux_l1_in_0_/X
          sb_0__1_/mux_bottom_track_1/mux_l2_in_0_/A1
          sb_0__1_/mux_bottom_track_1/mux_l2_in_0_/X
          sb_0__1_/mux_bottom_track_1/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__1_/mux_bottom_track_1/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__1_/mux_bottom_track_1/out
          sb_0__1_/mux_bottom_track_1/out
          sb_0__1_/chany_bottom_out[0]
          sb_0__1_/chany_bottom_out[0]
          cby_0__1_/chany_top_in[0]
          cby_0__1_/chany_top_in[0]
          cby_0__1_/mux_right_ipin_0/in[1]
          cby_0__1_/mux_right_ipin_0/in[1]
          cby_0__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_1_1_/A
          cby_0__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_1_1_/Y
          cby_0__1_/mux_right_ipin_0/mux_l1_in_0_/A0
          cby_0__1_/mux_right_ipin_0/mux_l1_in_0_/X
          cby_0__1_/mux_right_ipin_0/mux_l2_in_0_/A1
          cby_0__1_/mux_right_ipin_0/mux_l2_in_0_/X
          cby_0__1_/mux_right_ipin_0/mux_l3_in_0_/A1
          cby_0__1_/mux_right_ipin_0/mux_l3_in_0_/X
          cby_0__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cby_0__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cby_0__1_/mux_right_ipin_0/out
          cby_0__1_/mux_right_ipin_0/out
          cby_0__1_/left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_
          cby_0__1_/left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_
          grid_io_left_0__1_/right_width_0_height_0_subtile_0__pin_outpad_0_
          grid_io_left_0__1_/right_width_0_height_0_subtile_0__pin_outpad_0_
          grid_io_left_0__1_/logical_tile_io_mode_io__0/io_outpad
          grid_io_left_0__1_/logical_tile_io_mode_io__0/io_outpad
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_1_/in
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_1_/in
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_1_/out
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_1_/out
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/A
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/Y
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/A
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/Z
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/A
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/Y
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/A
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/Z
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_0_/in
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_0_/in
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_0_/out
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_0_/out
          grid_io_left_0__1_/logical_tile_io_mode_io__0/io_inpad
          grid_io_left_0__1_/logical_tile_io_mode_io__0/io_inpad
          grid_io_left_0__1_/right_width_0_height_0_subtile_0__pin_inpad_0_
          grid_io_left_0__1_/right_width_0_height_0_subtile_0__pin_inpad_0_
          sb_0__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_
          sb_0__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_
          sb_0__0_/mux_top_track_0/in[0]
          sb_0__0_/mux_top_track_0/in[0]
          sb_0__0_/mux_top_track_0/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__0_/mux_top_track_0/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__0_/mux_top_track_0/mux_l1_in_0_/A1
          sb_0__0_/mux_top_track_0/mux_l1_in_0_/X
          sb_0__0_/mux_top_track_0/mux_l2_in_0_/A1
          sb_0__0_/mux_top_track_0/mux_l2_in_0_/X
          sb_0__0_/mux_top_track_0/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__0_/mux_top_track_0/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__0_/mux_top_track_0/out
          sb_0__0_/mux_top_track_0/out
          sb_0__0_/chany_top_out[0]
          sb_0__0_/chany_top_out[0]
          cby_0__1_/chany_bottom_in[0]
          cby_0__1_/chany_bottom_in[0]
          cby_0__1_/mux_left_ipin_0/in[0]
          cby_0__1_/mux_left_ipin_0/in[0]
          cby_0__1_/mux_left_ipin_0/sky130_fd_sc_hd__inv_1_0_/A
          cby_0__1_/mux_left_ipin_0/sky130_fd_sc_hd__inv_1_0_/Y
          cby_0__1_/mux_left_ipin_0/mux_l1_in_0_/A1
          cby_0__1_/mux_left_ipin_0/mux_l1_in_0_/X
          cby_0__1_/mux_left_ipin_0/mux_l2_in_0_/A1
          cby_0__1_/mux_left_ipin_0/mux_l2_in_0_/X
          cby_0__1_/mux_left_ipin_0/mux_l3_in_0_/A1
          cby_0__1_/mux_left_ipin_0/mux_l3_in_0_/X
          cby_0__1_/mux_left_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cby_0__1_/mux_left_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cby_0__1_/mux_left_ipin_0/out
          cby_0__1_/mux_left_ipin_0/out
          cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_3_
          cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_3_
          grid_clb_1__1_/left_width_0_height_0_subtile_0__pin_I_3_
          grid_clb_1__1_/left_width_0_height_0_subtile_0__pin_I_3_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[3]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[3]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[3]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[3]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_3_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_3_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_1_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_1_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/B
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/X
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/X
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/chanx_right_out[8]
          sb_0__1_/chanx_right_out[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/Y
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/A0
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/X
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/A1
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/X
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
The combinational loop has been disabled.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'fpga_top' contains the following combinational loop:
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/B
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_9_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_9_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_9_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_9_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[9]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[9]
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_9_
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_9_
          sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_
          sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_
          sb_1__0_/mux_top_track_4/in[0]
          sb_1__0_/mux_top_track_4/in[0]
          sb_1__0_/mux_top_track_4/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__0_/mux_top_track_4/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__0_/mux_top_track_4/mux_l1_in_0_/A1
          sb_1__0_/mux_top_track_4/mux_l1_in_0_/X
          sb_1__0_/mux_top_track_4/mux_l2_in_0_/A1
          sb_1__0_/mux_top_track_4/mux_l2_in_0_/X
          sb_1__0_/mux_top_track_4/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__0_/mux_top_track_4/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__0_/mux_top_track_4/out
          sb_1__0_/mux_top_track_4/out
          sb_1__0_/chany_top_out[2]
          sb_1__0_/chany_top_out[2]
          cby_1__1_/chany_bottom_in[2]
          cby_1__1_/chany_bottom_in[2]
          cby_1__1_/mux_left_ipin_2/in[0]
          cby_1__1_/mux_left_ipin_2/in[0]
          cby_1__1_/mux_left_ipin_2/sky130_fd_sc_hd__inv_1_0_/A
          cby_1__1_/mux_left_ipin_2/sky130_fd_sc_hd__inv_1_0_/Y
          cby_1__1_/mux_left_ipin_2/mux_l1_in_0_/A1
          cby_1__1_/mux_left_ipin_2/mux_l1_in_0_/X
          cby_1__1_/mux_left_ipin_2/mux_l2_in_0_/A1
          cby_1__1_/mux_left_ipin_2/mux_l2_in_0_/X
          cby_1__1_/mux_left_ipin_2/mux_l3_in_0_/A1
          cby_1__1_/mux_left_ipin_2/mux_l3_in_0_/X
          cby_1__1_/mux_left_ipin_2/sky130_fd_sc_hd__inv_4_0_/A
          cby_1__1_/mux_left_ipin_2/sky130_fd_sc_hd__inv_4_0_/Y
          cby_1__1_/mux_left_ipin_2/out
          cby_1__1_/mux_left_ipin_2/out
          cby_1__1_/right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_
          cby_1__1_/right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_2__pin_outpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_2__pin_outpad_0_
          grid_io_right_2__1_/logical_tile_io_mode_io__2/io_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__2/io_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_1_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_1_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_1_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_1_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/A
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/A
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/Z
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/A
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/A
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/Z
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_0_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_0_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_0_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_0_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__2/io_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__2/io_inpad
          grid_io_right_2__1_/left_width_0_height_0_subtile_2__pin_inpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_2__pin_inpad_0_
          sb_1__0_/top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_
          sb_1__0_/top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_
          sb_1__0_/mux_top_track_14/in[0]
          sb_1__0_/mux_top_track_14/in[0]
          sb_1__0_/mux_top_track_14/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__0_/mux_top_track_14/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__0_/mux_top_track_14/mux_l1_in_0_/A1
          sb_1__0_/mux_top_track_14/mux_l1_in_0_/X
          sb_1__0_/mux_top_track_14/mux_l2_in_0_/A1
          sb_1__0_/mux_top_track_14/mux_l2_in_0_/X
          sb_1__0_/mux_top_track_14/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__0_/mux_top_track_14/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__0_/mux_top_track_14/out
          sb_1__0_/mux_top_track_14/out
          sb_1__0_/chany_top_out[7]
          sb_1__0_/chany_top_out[7]
          cby_1__1_/chany_bottom_in[7]
          cby_1__1_/chany_bottom_in[7]
          cby_1__1_/chany_top_out[7]
          cby_1__1_/chany_top_out[7]
          sb_1__1_/chany_bottom_in[7]
          sb_1__1_/chany_bottom_in[7]
          sb_1__1_/mux_left_track_17/in[0]
          sb_1__1_/mux_left_track_17/in[0]
          sb_1__1_/mux_left_track_17/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__1_/mux_left_track_17/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__1_/mux_left_track_17/mux_l1_in_0_/A1
          sb_1__1_/mux_left_track_17/mux_l1_in_0_/X
          sb_1__1_/mux_left_track_17/mux_l2_in_0_/A1
          sb_1__1_/mux_left_track_17/mux_l2_in_0_/X
          sb_1__1_/mux_left_track_17/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__1_/mux_left_track_17/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__1_/mux_left_track_17/out
          sb_1__1_/mux_left_track_17/out
          sb_1__1_/chanx_left_out[8]
          sb_1__1_/chanx_left_out[8]
          cbx_1__1_/chanx_right_in[8]
          cbx_1__1_/chanx_right_in[8]
          cbx_1__1_/chanx_left_out[8]
          cbx_1__1_/chanx_left_out[8]
          sb_0__1_/chanx_right_in[8]
          sb_0__1_/chanx_right_in[8]
          sb_0__1_/mux_bottom_track_1/in[0]
          sb_0__1_/mux_bottom_track_1/in[0]
          sb_0__1_/mux_bottom_track_1/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__1_/mux_bottom_track_1/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__1_/mux_bottom_track_1/mux_l1_in_0_/A1
          sb_0__1_/mux_bottom_track_1/mux_l1_in_0_/X
          sb_0__1_/mux_bottom_track_1/mux_l2_in_0_/A1
          sb_0__1_/mux_bottom_track_1/mux_l2_in_0_/X
          sb_0__1_/mux_bottom_track_1/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__1_/mux_bottom_track_1/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__1_/mux_bottom_track_1/out
          sb_0__1_/mux_bottom_track_1/out
          sb_0__1_/chany_bottom_out[0]
          sb_0__1_/chany_bottom_out[0]
          cby_0__1_/chany_top_in[0]
          cby_0__1_/chany_top_in[0]
          cby_0__1_/mux_left_ipin_0/in[1]
          cby_0__1_/mux_left_ipin_0/in[1]
          cby_0__1_/mux_left_ipin_0/sky130_fd_sc_hd__inv_1_1_/A
          cby_0__1_/mux_left_ipin_0/sky130_fd_sc_hd__inv_1_1_/Y
          cby_0__1_/mux_left_ipin_0/mux_l1_in_0_/A0
          cby_0__1_/mux_left_ipin_0/mux_l1_in_0_/X
          cby_0__1_/mux_left_ipin_0/mux_l2_in_0_/A1
          cby_0__1_/mux_left_ipin_0/mux_l2_in_0_/X
          cby_0__1_/mux_left_ipin_0/mux_l3_in_0_/A1
          cby_0__1_/mux_left_ipin_0/mux_l3_in_0_/X
          cby_0__1_/mux_left_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cby_0__1_/mux_left_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cby_0__1_/mux_left_ipin_0/out
          cby_0__1_/mux_left_ipin_0/out
          cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_3_
          cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_3_
          grid_clb_1__1_/left_width_0_height_0_subtile_0__pin_I_3_
          grid_clb_1__1_/left_width_0_height_0_subtile_0__pin_I_3_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[3]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[3]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[3]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[3]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_3_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_3_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_1_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_1_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/B
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/X
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/X
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/chanx_right_out[8]
          sb_0__1_/chanx_right_out[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/Y
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/A0
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/X
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/A1
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/X
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
The combinational loop has been disabled.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'fpga_top' contains the following combinational loop:
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/B
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_9_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_9_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_9_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_9_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[9]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[9]
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_9_
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_9_
          sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_
          sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_
          sb_1__0_/mux_top_track_4/in[0]
          sb_1__0_/mux_top_track_4/in[0]
          sb_1__0_/mux_top_track_4/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__0_/mux_top_track_4/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__0_/mux_top_track_4/mux_l1_in_0_/A1
          sb_1__0_/mux_top_track_4/mux_l1_in_0_/X
          sb_1__0_/mux_top_track_4/mux_l2_in_0_/A1
          sb_1__0_/mux_top_track_4/mux_l2_in_0_/X
          sb_1__0_/mux_top_track_4/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__0_/mux_top_track_4/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__0_/mux_top_track_4/out
          sb_1__0_/mux_top_track_4/out
          sb_1__0_/chany_top_out[2]
          sb_1__0_/chany_top_out[2]
          cby_1__1_/chany_bottom_in[2]
          cby_1__1_/chany_bottom_in[2]
          cby_1__1_/mux_left_ipin_2/in[0]
          cby_1__1_/mux_left_ipin_2/in[0]
          cby_1__1_/mux_left_ipin_2/sky130_fd_sc_hd__inv_1_0_/A
          cby_1__1_/mux_left_ipin_2/sky130_fd_sc_hd__inv_1_0_/Y
          cby_1__1_/mux_left_ipin_2/mux_l1_in_0_/A1
          cby_1__1_/mux_left_ipin_2/mux_l1_in_0_/X
          cby_1__1_/mux_left_ipin_2/mux_l2_in_0_/A1
          cby_1__1_/mux_left_ipin_2/mux_l2_in_0_/X
          cby_1__1_/mux_left_ipin_2/mux_l3_in_0_/A1
          cby_1__1_/mux_left_ipin_2/mux_l3_in_0_/X
          cby_1__1_/mux_left_ipin_2/sky130_fd_sc_hd__inv_4_0_/A
          cby_1__1_/mux_left_ipin_2/sky130_fd_sc_hd__inv_4_0_/Y
          cby_1__1_/mux_left_ipin_2/out
          cby_1__1_/mux_left_ipin_2/out
          cby_1__1_/right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_
          cby_1__1_/right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_2__pin_outpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_2__pin_outpad_0_
          grid_io_right_2__1_/logical_tile_io_mode_io__2/io_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__2/io_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_1_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_1_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_1_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_1_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/A
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/A
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/Z
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/A
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/A
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/Z
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_0_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_0_/in
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_0_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__2/direct_interc_0_/out
          grid_io_right_2__1_/logical_tile_io_mode_io__2/io_inpad
          grid_io_right_2__1_/logical_tile_io_mode_io__2/io_inpad
          grid_io_right_2__1_/left_width_0_height_0_subtile_2__pin_inpad_0_
          grid_io_right_2__1_/left_width_0_height_0_subtile_2__pin_inpad_0_
          sb_1__0_/top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_
          sb_1__0_/top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_
          sb_1__0_/mux_top_track_14/in[0]
          sb_1__0_/mux_top_track_14/in[0]
          sb_1__0_/mux_top_track_14/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__0_/mux_top_track_14/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__0_/mux_top_track_14/mux_l1_in_0_/A1
          sb_1__0_/mux_top_track_14/mux_l1_in_0_/X
          sb_1__0_/mux_top_track_14/mux_l2_in_0_/A1
          sb_1__0_/mux_top_track_14/mux_l2_in_0_/X
          sb_1__0_/mux_top_track_14/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__0_/mux_top_track_14/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__0_/mux_top_track_14/out
          sb_1__0_/mux_top_track_14/out
          sb_1__0_/chany_top_out[7]
          sb_1__0_/chany_top_out[7]
          cby_1__1_/chany_bottom_in[7]
          cby_1__1_/chany_bottom_in[7]
          cby_1__1_/chany_top_out[7]
          cby_1__1_/chany_top_out[7]
          sb_1__1_/chany_bottom_in[7]
          sb_1__1_/chany_bottom_in[7]
          sb_1__1_/mux_left_track_17/in[0]
          sb_1__1_/mux_left_track_17/in[0]
          sb_1__1_/mux_left_track_17/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__1_/mux_left_track_17/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__1_/mux_left_track_17/mux_l1_in_0_/A1
          sb_1__1_/mux_left_track_17/mux_l1_in_0_/X
          sb_1__1_/mux_left_track_17/mux_l2_in_0_/A1
          sb_1__1_/mux_left_track_17/mux_l2_in_0_/X
          sb_1__1_/mux_left_track_17/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__1_/mux_left_track_17/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__1_/mux_left_track_17/out
          sb_1__1_/mux_left_track_17/out
          sb_1__1_/chanx_left_out[8]
          sb_1__1_/chanx_left_out[8]
          cbx_1__1_/chanx_right_in[8]
          cbx_1__1_/chanx_right_in[8]
          cbx_1__1_/chanx_left_out[8]
          cbx_1__1_/chanx_left_out[8]
          sb_0__1_/chanx_right_in[8]
          sb_0__1_/chanx_right_in[8]
          sb_0__1_/mux_bottom_track_1/in[0]
          sb_0__1_/mux_bottom_track_1/in[0]
          sb_0__1_/mux_bottom_track_1/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__1_/mux_bottom_track_1/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__1_/mux_bottom_track_1/mux_l1_in_0_/A1
          sb_0__1_/mux_bottom_track_1/mux_l1_in_0_/X
          sb_0__1_/mux_bottom_track_1/mux_l2_in_0_/A1
          sb_0__1_/mux_bottom_track_1/mux_l2_in_0_/X
          sb_0__1_/mux_bottom_track_1/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__1_/mux_bottom_track_1/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__1_/mux_bottom_track_1/out
          sb_0__1_/mux_bottom_track_1/out
          sb_0__1_/chany_bottom_out[0]
          sb_0__1_/chany_bottom_out[0]
          cby_0__1_/chany_top_in[0]
          cby_0__1_/chany_top_in[0]
          cby_0__1_/mux_right_ipin_0/in[1]
          cby_0__1_/mux_right_ipin_0/in[1]
          cby_0__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_1_1_/A
          cby_0__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_1_1_/Y
          cby_0__1_/mux_right_ipin_0/mux_l1_in_0_/A0
          cby_0__1_/mux_right_ipin_0/mux_l1_in_0_/X
          cby_0__1_/mux_right_ipin_0/mux_l2_in_0_/A1
          cby_0__1_/mux_right_ipin_0/mux_l2_in_0_/X
          cby_0__1_/mux_right_ipin_0/mux_l3_in_0_/A1
          cby_0__1_/mux_right_ipin_0/mux_l3_in_0_/X
          cby_0__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cby_0__1_/mux_right_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cby_0__1_/mux_right_ipin_0/out
          cby_0__1_/mux_right_ipin_0/out
          cby_0__1_/left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_
          cby_0__1_/left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_
          grid_io_left_0__1_/right_width_0_height_0_subtile_0__pin_outpad_0_
          grid_io_left_0__1_/right_width_0_height_0_subtile_0__pin_outpad_0_
          grid_io_left_0__1_/logical_tile_io_mode_io__0/io_outpad
          grid_io_left_0__1_/logical_tile_io_mode_io__0/io_outpad
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_1_/in
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_1_/in
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_1_/out
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_1_/out
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/A
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/Y
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/A
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/Z
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/A
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/Y
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/A
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/Z
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_0_/in
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_0_/in
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_0_/out
          grid_io_left_0__1_/logical_tile_io_mode_io__0/direct_interc_0_/out
          grid_io_left_0__1_/logical_tile_io_mode_io__0/io_inpad
          grid_io_left_0__1_/logical_tile_io_mode_io__0/io_inpad
          grid_io_left_0__1_/right_width_0_height_0_subtile_0__pin_inpad_0_
          grid_io_left_0__1_/right_width_0_height_0_subtile_0__pin_inpad_0_
          sb_0__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_
          sb_0__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_
          sb_0__0_/mux_top_track_0/in[0]
          sb_0__0_/mux_top_track_0/in[0]
          sb_0__0_/mux_top_track_0/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__0_/mux_top_track_0/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__0_/mux_top_track_0/mux_l1_in_0_/A1
          sb_0__0_/mux_top_track_0/mux_l1_in_0_/X
          sb_0__0_/mux_top_track_0/mux_l2_in_0_/A1
          sb_0__0_/mux_top_track_0/mux_l2_in_0_/X
          sb_0__0_/mux_top_track_0/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__0_/mux_top_track_0/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__0_/mux_top_track_0/out
          sb_0__0_/mux_top_track_0/out
          sb_0__0_/chany_top_out[0]
          sb_0__0_/chany_top_out[0]
          cby_0__1_/chany_bottom_in[0]
          cby_0__1_/chany_bottom_in[0]
          cby_0__1_/mux_right_ipin_5/in[0]
          cby_0__1_/mux_right_ipin_5/in[0]
          cby_0__1_/mux_right_ipin_5/sky130_fd_sc_hd__inv_1_0_/A
          cby_0__1_/mux_right_ipin_5/sky130_fd_sc_hd__inv_1_0_/Y
          cby_0__1_/mux_right_ipin_5/mux_l1_in_0_/A1
          cby_0__1_/mux_right_ipin_5/mux_l1_in_0_/X
          cby_0__1_/mux_right_ipin_5/mux_l2_in_0_/A1
          cby_0__1_/mux_right_ipin_5/mux_l2_in_0_/X
          cby_0__1_/mux_right_ipin_5/mux_l3_in_0_/A1
          cby_0__1_/mux_right_ipin_5/mux_l3_in_0_/X
          cby_0__1_/mux_right_ipin_5/sky130_fd_sc_hd__inv_4_0_/A
          cby_0__1_/mux_right_ipin_5/sky130_fd_sc_hd__inv_4_0_/Y
          cby_0__1_/mux_right_ipin_5/out
          cby_0__1_/mux_right_ipin_5/out
          cby_0__1_/left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_
          cby_0__1_/left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_
          grid_io_left_0__1_/right_width_0_height_0_subtile_5__pin_outpad_0_
          grid_io_left_0__1_/right_width_0_height_0_subtile_5__pin_outpad_0_
          grid_io_left_0__1_/logical_tile_io_mode_io__5/io_outpad
          grid_io_left_0__1_/logical_tile_io_mode_io__5/io_outpad
          grid_io_left_0__1_/logical_tile_io_mode_io__5/direct_interc_1_/in
          grid_io_left_0__1_/logical_tile_io_mode_io__5/direct_interc_1_/in
          grid_io_left_0__1_/logical_tile_io_mode_io__5/direct_interc_1_/out
          grid_io_left_0__1_/logical_tile_io_mode_io__5/direct_interc_1_/out
          grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/A
          grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/Y
          grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/A
          grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/Z
          grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/A
          grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/Y
          grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/A
          grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/Z
          grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_left_0__1_/logical_tile_io_mode_io__5/direct_interc_0_/in
          grid_io_left_0__1_/logical_tile_io_mode_io__5/direct_interc_0_/in
          grid_io_left_0__1_/logical_tile_io_mode_io__5/direct_interc_0_/out
          grid_io_left_0__1_/logical_tile_io_mode_io__5/direct_interc_0_/out
          grid_io_left_0__1_/logical_tile_io_mode_io__5/io_inpad
          grid_io_left_0__1_/logical_tile_io_mode_io__5/io_inpad
          grid_io_left_0__1_/right_width_0_height_0_subtile_5__pin_inpad_0_
          grid_io_left_0__1_/right_width_0_height_0_subtile_5__pin_inpad_0_
          sb_0__0_/top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_
          sb_0__0_/top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_
          sb_0__0_/mux_top_track_10/in[0]
          sb_0__0_/mux_top_track_10/in[0]
          sb_0__0_/mux_top_track_10/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__0_/mux_top_track_10/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__0_/mux_top_track_10/mux_l1_in_0_/A1
          sb_0__0_/mux_top_track_10/mux_l1_in_0_/X
          sb_0__0_/mux_top_track_10/mux_l2_in_0_/A1
          sb_0__0_/mux_top_track_10/mux_l2_in_0_/X
          sb_0__0_/mux_top_track_10/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__0_/mux_top_track_10/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__0_/mux_top_track_10/out
          sb_0__0_/mux_top_track_10/out
          sb_0__0_/chany_top_out[5]
          sb_0__0_/chany_top_out[5]
          cby_0__1_/chany_bottom_in[5]
          cby_0__1_/chany_bottom_in[5]
          cby_0__1_/mux_left_ipin_0/in[2]
          cby_0__1_/mux_left_ipin_0/in[2]
          cby_0__1_/mux_left_ipin_0/sky130_fd_sc_hd__inv_1_2_/A
          cby_0__1_/mux_left_ipin_0/sky130_fd_sc_hd__inv_1_2_/Y
          cby_0__1_/mux_left_ipin_0/mux_l2_in_0_/A0
          cby_0__1_/mux_left_ipin_0/mux_l2_in_0_/X
          cby_0__1_/mux_left_ipin_0/mux_l3_in_0_/A1
          cby_0__1_/mux_left_ipin_0/mux_l3_in_0_/X
          cby_0__1_/mux_left_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cby_0__1_/mux_left_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cby_0__1_/mux_left_ipin_0/out
          cby_0__1_/mux_left_ipin_0/out
          cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_3_
          cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_3_
          grid_clb_1__1_/left_width_0_height_0_subtile_0__pin_I_3_
          grid_clb_1__1_/left_width_0_height_0_subtile_0__pin_I_3_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[3]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[3]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[3]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[3]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_3_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_3_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_1_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_1_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/B
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/X
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/X
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/chanx_right_out[8]
          sb_0__1_/chanx_right_out[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/Y
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/A0
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/X
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/A1
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/X
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
The combinational loop has been disabled.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'fpga_top' contains the following combinational loop:
          cbx_1__1_/chanx_left_in[4]
          cbx_1__1_/mux_bottom_ipin_4/in[0]
          cbx_1__1_/mux_bottom_ipin_4/in[0]
          cbx_1__1_/mux_bottom_ipin_4/sky130_fd_sc_hd__inv_1_0_/A
          cbx_1__1_/mux_bottom_ipin_4/sky130_fd_sc_hd__inv_1_0_/Y
          cbx_1__1_/mux_bottom_ipin_4/mux_l1_in_0_/A1
          cbx_1__1_/mux_bottom_ipin_4/mux_l1_in_0_/X
          cbx_1__1_/mux_bottom_ipin_4/mux_l2_in_0_/A1
          cbx_1__1_/mux_bottom_ipin_4/mux_l2_in_0_/X
          cbx_1__1_/mux_bottom_ipin_4/mux_l3_in_0_/A1
          cbx_1__1_/mux_bottom_ipin_4/mux_l3_in_0_/X
          cbx_1__1_/mux_bottom_ipin_4/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__1_/mux_bottom_ipin_4/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__1_/mux_bottom_ipin_4/out
          cbx_1__1_/mux_bottom_ipin_4/out
          cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_
          cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_
          grid_io_top_1__2_/bottom_width_0_height_0_subtile_4__pin_outpad_0_
          grid_io_top_1__2_/bottom_width_0_height_0_subtile_4__pin_outpad_0_
          grid_io_top_1__2_/logical_tile_io_mode_io__4/io_outpad
          grid_io_top_1__2_/logical_tile_io_mode_io__4/io_outpad
          grid_io_top_1__2_/logical_tile_io_mode_io__4/direct_interc_1_/in
          grid_io_top_1__2_/logical_tile_io_mode_io__4/direct_interc_1_/in
          grid_io_top_1__2_/logical_tile_io_mode_io__4/direct_interc_1_/out
          grid_io_top_1__2_/logical_tile_io_mode_io__4/direct_interc_1_/out
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/A
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/Y
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/A
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/Z
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/A
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/Y
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/A
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/Z
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_top_1__2_/logical_tile_io_mode_io__4/direct_interc_0_/in
          grid_io_top_1__2_/logical_tile_io_mode_io__4/direct_interc_0_/in
          grid_io_top_1__2_/logical_tile_io_mode_io__4/direct_interc_0_/out
          grid_io_top_1__2_/logical_tile_io_mode_io__4/direct_interc_0_/out
          grid_io_top_1__2_/logical_tile_io_mode_io__4/io_inpad
          grid_io_top_1__2_/logical_tile_io_mode_io__4/io_inpad
          grid_io_top_1__2_/bottom_width_0_height_0_subtile_4__pin_inpad_0_
          grid_io_top_1__2_/bottom_width_0_height_0_subtile_4__pin_inpad_0_
          sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_
          sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_
          sb_0__1_/mux_right_track_8/in[0]
          sb_0__1_/mux_right_track_8/in[0]
          sb_0__1_/mux_right_track_8/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__1_/mux_right_track_8/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__1_/mux_right_track_8/mux_l1_in_0_/A1
          sb_0__1_/mux_right_track_8/mux_l1_in_0_/X
          sb_0__1_/mux_right_track_8/mux_l2_in_0_/A1
          sb_0__1_/mux_right_track_8/mux_l2_in_0_/X
          sb_0__1_/mux_right_track_8/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__1_/mux_right_track_8/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__1_/mux_right_track_8/out
          sb_0__1_/mux_right_track_8/out
          sb_0__1_/chanx_right_out[4]
          sb_0__1_/chanx_right_out[4]
          cbx_1__1_/chanx_left_in[4]
          cbx_1__1_/chanx_left_in[4]
The combinational loop has been disabled.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'fpga_top' contains the following combinational loop:
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l3_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_4_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_4_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_4_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_4_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_4_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_4_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l5_in_1_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l5_in_1_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_65_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_65_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut5_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_1_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_1_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_1_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/direct_interc_1_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_out[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_13_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_13_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_13_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_13_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[13]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[13]
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_13_
          grid_clb_1__1_/right_width_0_height_0_subtile_0__pin_O_13_
          sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_
          sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_
          sb_1__0_/mux_top_track_6/in[0]
          sb_1__0_/mux_top_track_6/in[0]
          sb_1__0_/mux_top_track_6/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__0_/mux_top_track_6/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__0_/mux_top_track_6/mux_l1_in_0_/A1
          sb_1__0_/mux_top_track_6/mux_l1_in_0_/X
          sb_1__0_/mux_top_track_6/mux_l2_in_0_/A1
          sb_1__0_/mux_top_track_6/mux_l2_in_0_/X
          sb_1__0_/mux_top_track_6/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__0_/mux_top_track_6/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__0_/mux_top_track_6/out
          sb_1__0_/mux_top_track_6/out
          sb_1__0_/chany_top_out[3]
          sb_1__0_/chany_top_out[3]
          cby_1__1_/chany_bottom_in[3]
          cby_1__1_/chany_bottom_in[3]
          cby_1__1_/chany_top_out[3]
          cby_1__1_/chany_top_out[3]
          sb_1__1_/chany_bottom_in[3]
          sb_1__1_/chany_bottom_in[3]
          sb_1__1_/mux_left_track_9/in[0]
          sb_1__1_/mux_left_track_9/in[0]
          sb_1__1_/mux_left_track_9/sky130_fd_sc_hd__inv_1_0_/A
          sb_1__1_/mux_left_track_9/sky130_fd_sc_hd__inv_1_0_/Y
          sb_1__1_/mux_left_track_9/mux_l1_in_0_/A1
          sb_1__1_/mux_left_track_9/mux_l1_in_0_/X
          sb_1__1_/mux_left_track_9/mux_l2_in_0_/A1
          sb_1__1_/mux_left_track_9/mux_l2_in_0_/X
          sb_1__1_/mux_left_track_9/sky130_fd_sc_hd__inv_4_0_/A
          sb_1__1_/mux_left_track_9/sky130_fd_sc_hd__inv_4_0_/Y
          sb_1__1_/mux_left_track_9/out
          sb_1__1_/mux_left_track_9/out
          sb_1__1_/chanx_left_out[4]
          sb_1__1_/chanx_left_out[4]
          cbx_1__1_/chanx_right_in[4]
          cbx_1__1_/chanx_right_in[4]
          cbx_1__1_/mux_bottom_ipin_4/in[1]
          cbx_1__1_/mux_bottom_ipin_4/in[1]
          cbx_1__1_/mux_bottom_ipin_4/sky130_fd_sc_hd__inv_1_1_/A
          cbx_1__1_/mux_bottom_ipin_4/sky130_fd_sc_hd__inv_1_1_/Y
          cbx_1__1_/mux_bottom_ipin_4/mux_l1_in_0_/A0
          cbx_1__1_/mux_bottom_ipin_4/mux_l1_in_0_/X
          cbx_1__1_/mux_bottom_ipin_4/mux_l2_in_0_/A1
          cbx_1__1_/mux_bottom_ipin_4/mux_l2_in_0_/X
          cbx_1__1_/mux_bottom_ipin_4/mux_l3_in_0_/A1
          cbx_1__1_/mux_bottom_ipin_4/mux_l3_in_0_/X
          cbx_1__1_/mux_bottom_ipin_4/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__1_/mux_bottom_ipin_4/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__1_/mux_bottom_ipin_4/out
          cbx_1__1_/mux_bottom_ipin_4/out
          cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_
          cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_
          grid_io_top_1__2_/bottom_width_0_height_0_subtile_4__pin_outpad_0_
          grid_io_top_1__2_/bottom_width_0_height_0_subtile_4__pin_outpad_0_
          grid_io_top_1__2_/logical_tile_io_mode_io__4/io_outpad
          grid_io_top_1__2_/logical_tile_io_mode_io__4/io_outpad
          grid_io_top_1__2_/logical_tile_io_mode_io__4/direct_interc_1_/in
          grid_io_top_1__2_/logical_tile_io_mode_io__4/direct_interc_1_/in
          grid_io_top_1__2_/logical_tile_io_mode_io__4/direct_interc_1_/out
          grid_io_top_1__2_/logical_tile_io_mode_io__4/direct_interc_1_/out
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_outpad
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/A
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/A
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g6/Y
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/A
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107/Z
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/A
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g5/Y
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/A
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g1__2398/Z
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/Y
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_inpad
          grid_io_top_1__2_/logical_tile_io_mode_io__4/direct_interc_0_/in
          grid_io_top_1__2_/logical_tile_io_mode_io__4/direct_interc_0_/in
          grid_io_top_1__2_/logical_tile_io_mode_io__4/direct_interc_0_/out
          grid_io_top_1__2_/logical_tile_io_mode_io__4/direct_interc_0_/out
          grid_io_top_1__2_/logical_tile_io_mode_io__4/io_inpad
          grid_io_top_1__2_/logical_tile_io_mode_io__4/io_inpad
          grid_io_top_1__2_/bottom_width_0_height_0_subtile_4__pin_inpad_0_
          grid_io_top_1__2_/bottom_width_0_height_0_subtile_4__pin_inpad_0_
          sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_
          sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_
          sb_0__1_/mux_right_track_8/in[0]
          sb_0__1_/mux_right_track_8/in[0]
          sb_0__1_/mux_right_track_8/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__1_/mux_right_track_8/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__1_/mux_right_track_8/mux_l1_in_0_/A1
          sb_0__1_/mux_right_track_8/mux_l1_in_0_/X
          sb_0__1_/mux_right_track_8/mux_l2_in_0_/A1
          sb_0__1_/mux_right_track_8/mux_l2_in_0_/X
          sb_0__1_/mux_right_track_8/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__1_/mux_right_track_8/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__1_/mux_right_track_8/out
          sb_0__1_/mux_right_track_8/out
          sb_0__1_/chanx_right_out[4]
          sb_0__1_/chanx_right_out[4]
          cbx_1__1_/chanx_left_in[4]
          cbx_1__1_/chanx_left_in[4]
          cbx_1__1_/mux_top_ipin_1/in[0]
          cbx_1__1_/mux_top_ipin_1/in[0]
          cbx_1__1_/mux_top_ipin_1/sky130_fd_sc_hd__inv_1_0_/A
          cbx_1__1_/mux_top_ipin_1/sky130_fd_sc_hd__inv_1_0_/Y
          cbx_1__1_/mux_top_ipin_1/mux_l1_in_0_/A1
          cbx_1__1_/mux_top_ipin_1/mux_l1_in_0_/X
          cbx_1__1_/mux_top_ipin_1/mux_l2_in_0_/A1
          cbx_1__1_/mux_top_ipin_1/mux_l2_in_0_/X
          cbx_1__1_/mux_top_ipin_1/mux_l3_in_0_/A1
          cbx_1__1_/mux_top_ipin_1/mux_l3_in_0_/X
          cbx_1__1_/mux_top_ipin_1/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__1_/mux_top_ipin_1/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__1_/mux_top_ipin_1/out
          cbx_1__1_/mux_top_ipin_1/out
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_4_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_4_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/in[4]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_4_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_4_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_2_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l1_in_2_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_1_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l2_in_1_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l3_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l4_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l5_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/sky130_fd_sc_hd__inv_1_60_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_7_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/direct_interc_5_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/direct_interc_6_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/in[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/B
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__or2_1_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/sky130_fd_sc_hd__buf_4_5_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sram[5]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/S
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/mux_l6_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/sky130_fd_sc_hd__inv_1_66_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_lut6_out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/in[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_0_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/frac_logic_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/in[1]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_1_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/A0
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l1_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/A1
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/mux_l2_in_0_/X
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/A
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/sky130_fd_sc_hd__inv_1_2_/Y
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_0/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/fabric_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/in
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/direct_interc_0_/out
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_O[0]
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/in[0]
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_1_0_/Y
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l1_in_0_/X
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/A1
          sb_0__1_/mux_right_track_16/mux_l2_in_0_/X
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/A
          sb_0__1_/mux_right_track_16/sky130_fd_sc_hd__inv_4_0_/Y
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/mux_right_track_16/out
          sb_0__1_/chanx_right_out[8]
          sb_0__1_/chanx_right_out[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/chanx_left_in[8]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/in[2]
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_1_2_/Y
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/A0
          cbx_1__1_/mux_top_ipin_0/mux_l2_in_0_/X
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/A1
          cbx_1__1_/mux_top_ipin_0/mux_l3_in_0_/X
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/A
          cbx_1__1_/mux_top_ipin_0/sky130_fd_sc_hd__inv_4_0_/Y
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/mux_top_ipin_0/out
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          cbx_1__1_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/top_width_0_height_0_subtile_0__pin_I_0_
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
          grid_clb_1__1_/logical_tile_clb_mode_clb__0/clb_I[0]
The combinational loop has been disabled.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'TIM-20'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 40 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fpga_top' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                130406        0         0         0        0
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 556 hierarchical instances.
-------------------------------------------------------------------------------
 const_prop               130406        0         0         0        0
 simp_cc_inputs           128224        0         0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               128224        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 128224        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 128224        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 init_area                128224        0         0         0        0
 rem_buf                  126272        0         0         0        0
 io_phase                 113629        0         0         0        0
 area_down                113366        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.01
         rem_buf       260  (      260 /      260 )  0.32
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.05
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase      1552  (     1492 /     1492 )  3.69
       gate_comp        42  (        0 /        0 )  0.27
       gcomp_mog         0  (        0 /        0 )  0.04
       glob_area        50  (        0 /       50 )  0.05
       area_down        90  (       55 /       55 )  0.17
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.03
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               113366        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 113366        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                113366        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.01
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        60  (        0 /        0 )  0.10
       gate_comp        42  (        0 /        0 )  0.28
       gcomp_mog         0  (        0 /        0 )  0.04
       glob_area        50  (        0 /       50 )  0.05
       area_down        40  (        0 /        0 )  0.07
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------
|    Id     |  Sev  |Count|                           Message Text                            |
-----------------------------------------------------------------------------------------------
|CDFG-500   |Info   |    9|Unused module input port.                                          |
|           |       |     |(In port definition within the module, the input port is not used i|
|           |       |     | n any assignment statements or conditional expressions for        |
|           |       |     | decision statements.                                              |
|CDFG-738   |Info   |   91|Common subexpression eliminated.                                   |
|CDFG-739   |Info   |   91|Common subexpression kept.                                         |
|CDFG-771   |Info   |    1|Replaced logic with a constant value.                              |
|ELAB-1     |Info   |    1|Elaborating Design.                                                |
|ELAB-2     |Info   |   38|Elaborating Subdesign.                                             |
|ELAB-3     |Info   |    1|Done Elaborating Design.                                           |
|ELABUTL-127|Warning|    3|Undriven module input port.                                        |
|           |       |     |Run check_design to check 'Undriven Port(s)/Pin(s)                 |
|           |       |     | ' section for all undriven module input ports. It is better to    |
|           |       |     | double confirm with designer if these undriven ports are expected.|
|           |       |     | During syn_gen the undriven ports are controlled by attribute     |
|           |       |     | 'hdl_unconnected_value', the default value is 0.                  |
|ELABUTL-133|Info   |    1|To insure proper verification, preserved netlist point(s)          |
|           |       |     | because they are involved in combinational loop(s)                |
|           |       |     | . To disable this, set the 'cb_preserve_ports_nets' root attribute|
|           |       |     | to 'false'.                                                       |
|GLO-34     |Info   |    2|Deleting instances not driving any primary outputs.                |
|           |       |     |Optimizations such as constant propagation or redundancy removal   |
|           |       |     | could change the connections so a hierarchical instance does not  |
|           |       |     | drive any primary outputs anymore. To see the list of deleted     |
|           |       |     | hierarchical instances, set the 'information_level' attribute to 2|
|           |       |     | or above. If the message is truncated set the message attribute   |
|           |       |     | 'truncate' to false to see the complete list. To prevent this     |
|           |       |     | optimization, set the 'delete_unloaded_insts' root/subdesign      |
|           |       |     | attribute to 'false' or 'preserve' instance attribute to 'true'.  |
|LBR-9      |Warning|   24|Library cell has no output pins defined.                           |
|           |       |     |Add the missing output pin(s)                                      |
|           |       |     | , then reload the library. Else the library cell will be marked as|
|           |       |     | timing model i.e. unusable. Timing_model means that the cell does |
|           |       |     | not have any defined function. If there is no output pin, Genus   |
|           |       |     | will mark library cell as unusable i.e. the attribute 'usable'    |
|           |       |     | will be marked to 'false' on the libcell. Therefore, the cell is  |
|           |       |     | not used for mapping and it will not be picked up from the library|
|           |       |     | for synthesis. If you query the attribute 'unusable_reason' on the|
|           |       |     | libcell; result will be: 'Library cell has no output pins.'Note:  |
|           |       |     | The message LBR-9 is only for the logical pins and not for the    |
|           |       |     | power_ground pins. Genus will depend upon the output function     |
|           |       |     | defined in the pin group (output pin)                             |
|           |       |     | of the cell, to use it for mapping. The pg_pin will not have any  |
|           |       |     | function defined.                                                 |
|LBR-40     |Info   |   11|An unsupported construct was detected in this library.             |
|           |       |     |Check to see if this construct is really needed for synthesis. Many|
|           |       |     | liberty constructs are not actually required.                     |
|LBR-81     |Warning|   12|Non-monotonic wireload model found.                                |
|           |       |     |Non-monotonic wireload models can cause problems during synthesis  |
|           |       |     | and/or mapping.  Raising some of the points in the curve to give  |
|           |       |     | it a monotonic shape.                                             |
|LBR-155    |Info   |  134|Mismatch in unateness between 'timing_sense' attribute and the     |
|           |       |     | function.                                                         |
|           |       |     |The 'timing_sense' attribute will be respected.                    |
|LBR-161    |Info   |    1|Setting the maximum print count of this message to 10 if           |
|           |       |     | information_level is less than 9.                                 |
|LBR-162    |Info   |   67|Both 'pos_unate' and 'neg_unate' timing_sense arcs have been       |
|           |       |     | processed.                                                        |
|           |       |     |Setting the 'timing_sense' to non_unate.                           |
|LBR-412    |Info   |    1|Created nominal operating condition.                               |
|           |       |     |The nominal operating condition is represented, either by the      |
|           |       |     | nominal PVT values specified in the library source                |
|           |       |     | (via nom_process,nom_voltage and nom_temperature respectively)    |
|           |       |     | , or by the default PVT values (1.0,1.0,1.0).                     |
|PA-7       |Info   |    2|Resetting power analysis results.                                  |
|           |       |     |All computed switching activities are removed.                     |
|SYNTH-7    |Info   |    1|Incrementally optimizing.                                          |
|TIM-20     |Warning| 3389|A combinational loop has been found.                               |
|           |       |     |Run 'check_timing_intent' to get the detailed information By       |
|           |       |     | default Genus inserts cdn_loop_breaker instances to break         |
|           |       |     | combinational feedback loops during timing analysis. You can use  |
|           |       |     | command 'report cdn_loop_breaker' to report all the loop breakers |
|           |       |     | in the design. You can use command 'remove_cdn_loop_breaker' to   |
|           |       |     | remove the loop breakers. Once the loop breaker instances inserted|
|           |       |     | by Genus are removed, the user can break the loops manually using |
|           |       |     | command set_disable_timing.                                       |
|TIM-1000   |Info   |    1|Multimode clock gating check is disabled.                          |
-----------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fpga_top'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(Resynth.tcl) 42: report_timing > reports/report_timing.rpt
@file(Resynth.tcl) 43: report_power  > reports/report_power.rpt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : fpga_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: reports/report_power.rpt
@file(Resynth.tcl) 44: report_area   > reports/report_area.rpt
@file(Resynth.tcl) 45: report_qor    > reports/report_qor.rpt
@file(Resynth.tcl) 48: write_hdl > outputs/post_synth_fabric_netlist.v
@file(Resynth.tcl) 49: write_sdc > outputs/post_synth_fabric_sdc.sdc
Finished SDC export (command execution time mm:ss (real) = 00:01).
@file(Resynth.tcl) 50: write_sdf -timescale ns -nonegchecks -recrem split -edges check_edge  -setuphold split > outputs/delays.sdf
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/sky130_fd_sc_hd__inv_1_0_.
        : The timing arc of the instance does not exist or is disabled by disable_timing or constant value. The delay information will not be generated for the instance. The instance could be a loop breaker or its inputs could be driven by constant
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/sky130_fd_sc_hd__inv_1_1_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/sky130_fd_sc_hd__inv_1_2_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/sky130_fd_sc_hd__inv_1_3_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/sky130_fd_sc_hd__inv_1_4_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/sky130_fd_sc_hd__inv_1_5_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/sky130_fd_sc_hd__inv_1_6_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/sky130_fd_sc_hd__inv_1_7_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/sky130_fd_sc_hd__inv_1_8_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/sky130_fd_sc_hd__inv_1_9_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/sky130_fd_sc_hd__inv_1_10_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/sky130_fd_sc_hd__inv_1_11_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/sky130_fd_sc_hd__inv_1_40_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/sky130_fd_sc_hd__inv_1_41_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/sky130_fd_sc_hd__inv_1_46_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/sky130_fd_sc_hd__inv_1_47_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_1/sky130_fd_sc_hd__inv_1_0_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_1/sky130_fd_sc_hd__inv_1_1_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_1/sky130_fd_sc_hd__inv_1_2_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_1/sky130_fd_sc_hd__inv_1_3_.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'WSDF-201'.
#@ End verbose source ./Resynth.tcl
@genus:root: 2> exit

Lic Summary:
[21:46:41.269049] Cdslmd servers: hs-lic3
[21:46:41.269056] Feature usage summary:
[21:46:41.269057] Genus_Synthesis

Normal exit.