
IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0



IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (4 3)  (250 530)  (250 530)  routing T_5_33.span4_horz_r_2 <X> T_5_33.lc_trk_g0_2
 (5 3)  (251 530)  (251 530)  routing T_5_33.span4_horz_r_2 <X> T_5_33.lc_trk_g0_2
 (7 3)  (253 530)  (253 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_2 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_8_33

 (5 0)  (413 528)  (413 528)  routing T_8_33.span4_vert_33 <X> T_8_33.lc_trk_g0_1
 (6 0)  (414 528)  (414 528)  routing T_8_33.span4_vert_33 <X> T_8_33.lc_trk_g0_1
 (7 0)  (415 528)  (415 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_33 lc_trk_g0_1
 (8 0)  (416 528)  (416 528)  routing T_8_33.span4_vert_33 <X> T_8_33.lc_trk_g0_1
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (11 6)  (471 535)  (471 535)  routing T_9_33.span4_horz_r_2 <X> T_9_33.span4_horz_l_14


IO_Tile_11_33

 (16 0)  (550 528)  (550 528)  IOB_0 IO Functioning bit
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (17 3)  (551 530)  (551 530)  IOB_0 IO Functioning bit
 (17 4)  (551 532)  (551 532)  IOB_0 IO Functioning bit
 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (17 9)  (551 537)  (551 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (1 10)  (571 539)  (571 539)  Enable bit of Mux _out_links/OutMux8_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_10
 (1 11)  (571 538)  (571 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (16 10)  (658 539)  (658 539)  IOB_1 IO Functioning bit
 (17 13)  (659 541)  (659 541)  IOB_1 IO Functioning bit
 (17 14)  (659 543)  (659 543)  IOB_1 IO Functioning bit


IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (16 10)  (712 539)  (712 539)  IOB_1 IO Functioning bit
 (17 13)  (713 541)  (713 541)  IOB_1 IO Functioning bit
 (17 14)  (713 543)  (713 543)  IOB_1 IO Functioning bit


IO_Tile_15_33

 (14 7)  (798 534)  (798 534)  routing T_15_33.span4_horz_l_14 <X> T_15_33.span4_horz_r_2


IO_Tile_16_33

 (5 0)  (833 528)  (833 528)  routing T_16_33.span4_vert_33 <X> T_16_33.lc_trk_g0_1
 (6 0)  (834 528)  (834 528)  routing T_16_33.span4_vert_33 <X> T_16_33.lc_trk_g0_1
 (7 0)  (835 528)  (835 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_33 lc_trk_g0_1
 (8 0)  (836 528)  (836 528)  routing T_16_33.span4_vert_33 <X> T_16_33.lc_trk_g0_1
 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (16 14)  (820 543)  (820 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (17 4)  (879 532)  (879 532)  IOB_0 IO Functioning bit
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_19_33

 (14 7)  (1018 534)  (1018 534)  routing T_19_33.span4_horz_l_14 <X> T_19_33.span4_horz_r_2


IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (16 10)  (1148 539)  (1148 539)  IOB_1 IO Functioning bit
 (17 13)  (1149 541)  (1149 541)  IOB_1 IO Functioning bit
 (16 14)  (1148 543)  (1148 543)  IOB_1 IO Functioning bit


IO_Tile_23_33

 (14 7)  (1234 534)  (1234 534)  routing T_23_33.span4_horz_l_14 <X> T_23_33.span4_horz_r_2


IO_Tile_24_33

 (13 1)  (1287 529)  (1287 529)  routing T_24_33.span4_vert_25 <X> T_24_33.span4_horz_r_0


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g0_4 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (4 5)  (1322 533)  (1322 533)  routing T_25_33.span4_horz_r_4 <X> T_25_33.lc_trk_g0_4
 (5 5)  (1323 533)  (1323 533)  routing T_25_33.span4_horz_r_4 <X> T_25_33.lc_trk_g0_4
 (7 5)  (1325 533)  (1325 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0



IO_Tile_26_33

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (17 5)  (1353 533)  (1353 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0



IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (4 4)  (1418 532)  (1418 532)  routing T_27_33.span4_horz_r_12 <X> T_27_33.lc_trk_g0_4
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g0_4 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (5 5)  (1419 533)  (1419 533)  routing T_27_33.span4_horz_r_12 <X> T_27_33.lc_trk_g0_4
 (7 5)  (1421 533)  (1421 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (14 7)  (1438 534)  (1438 534)  routing T_27_33.span4_horz_l_14 <X> T_27_33.span4_horz_r_2


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (4 10)  (1526 539)  (1526 539)  routing T_29_33.span4_horz_r_10 <X> T_29_33.lc_trk_g1_2
 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (5 11)  (1527 538)  (1527 538)  routing T_29_33.span4_horz_r_10 <X> T_29_33.lc_trk_g1_2
 (7 11)  (1529 538)  (1529 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


RAM_Tile_8_31

 (4 14)  (400 510)  (400 510)  routing T_8_31.sp4_h_r_3 <X> T_8_31.sp4_v_t_44
 (6 14)  (402 510)  (402 510)  routing T_8_31.sp4_h_r_3 <X> T_8_31.sp4_v_t_44
 (5 15)  (401 511)  (401 511)  routing T_8_31.sp4_h_r_3 <X> T_8_31.sp4_v_t_44


LogicTile_12_31

 (5 6)  (605 502)  (605 502)  routing T_12_31.sp4_v_b_3 <X> T_12_31.sp4_h_l_38
 (5 12)  (605 508)  (605 508)  routing T_12_31.sp4_v_b_3 <X> T_12_31.sp4_h_r_9
 (4 13)  (604 509)  (604 509)  routing T_12_31.sp4_v_b_3 <X> T_12_31.sp4_h_r_9
 (6 13)  (606 509)  (606 509)  routing T_12_31.sp4_v_b_3 <X> T_12_31.sp4_h_r_9


LogicTile_16_31

 (11 5)  (827 501)  (827 501)  routing T_16_31.sp4_h_l_44 <X> T_16_31.sp4_h_r_5
 (13 5)  (829 501)  (829 501)  routing T_16_31.sp4_h_l_44 <X> T_16_31.sp4_h_r_5
 (5 15)  (821 511)  (821 511)  routing T_16_31.sp4_h_l_44 <X> T_16_31.sp4_v_t_44


LogicTile_20_31

 (8 0)  (1044 496)  (1044 496)  routing T_20_31.sp4_h_l_40 <X> T_20_31.sp4_h_r_1
 (10 0)  (1046 496)  (1046 496)  routing T_20_31.sp4_h_l_40 <X> T_20_31.sp4_h_r_1


LogicTile_24_31

 (8 3)  (1260 499)  (1260 499)  routing T_24_31.sp4_h_l_36 <X> T_24_31.sp4_v_t_36


LogicTile_26_29

 (3 0)  (1351 464)  (1351 464)  routing T_26_29.sp12_v_t_23 <X> T_26_29.sp12_v_b_0


LogicTile_5_28

 (3 8)  (237 456)  (237 456)  routing T_5_28.sp12_h_r_1 <X> T_5_28.sp12_v_b_1
 (3 9)  (237 457)  (237 457)  routing T_5_28.sp12_h_r_1 <X> T_5_28.sp12_v_b_1


LogicTile_12_28

 (36 6)  (636 454)  (636 454)  LC_3 Logic Functioning bit
 (37 6)  (637 454)  (637 454)  LC_3 Logic Functioning bit
 (38 6)  (638 454)  (638 454)  LC_3 Logic Functioning bit
 (39 6)  (639 454)  (639 454)  LC_3 Logic Functioning bit
 (40 6)  (640 454)  (640 454)  LC_3 Logic Functioning bit
 (41 6)  (641 454)  (641 454)  LC_3 Logic Functioning bit
 (42 6)  (642 454)  (642 454)  LC_3 Logic Functioning bit
 (43 6)  (643 454)  (643 454)  LC_3 Logic Functioning bit
 (47 6)  (647 454)  (647 454)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (36 7)  (636 455)  (636 455)  LC_3 Logic Functioning bit
 (37 7)  (637 455)  (637 455)  LC_3 Logic Functioning bit
 (38 7)  (638 455)  (638 455)  LC_3 Logic Functioning bit
 (39 7)  (639 455)  (639 455)  LC_3 Logic Functioning bit
 (40 7)  (640 455)  (640 455)  LC_3 Logic Functioning bit
 (41 7)  (641 455)  (641 455)  LC_3 Logic Functioning bit
 (42 7)  (642 455)  (642 455)  LC_3 Logic Functioning bit
 (43 7)  (643 455)  (643 455)  LC_3 Logic Functioning bit
 (51 7)  (651 455)  (651 455)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38


LogicTile_17_28

 (3 13)  (877 461)  (877 461)  routing T_17_28.sp12_h_l_22 <X> T_17_28.sp12_h_r_1


LogicTile_26_28

 (2 10)  (1350 458)  (1350 458)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_29_28

 (11 0)  (1521 448)  (1521 448)  routing T_29_28.sp4_h_l_45 <X> T_29_28.sp4_v_b_2
 (13 0)  (1523 448)  (1523 448)  routing T_29_28.sp4_h_l_45 <X> T_29_28.sp4_v_b_2
 (12 1)  (1522 449)  (1522 449)  routing T_29_28.sp4_h_l_45 <X> T_29_28.sp4_v_b_2


LogicTile_32_28

 (5 4)  (1677 452)  (1677 452)  routing T_32_28.sp4_v_b_3 <X> T_32_28.sp4_h_r_3
 (6 5)  (1678 453)  (1678 453)  routing T_32_28.sp4_v_b_3 <X> T_32_28.sp4_h_r_3


IO_Tile_33_28

 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (12 4)  (1738 452)  (1738 452)  routing T_33_28.lc_trk_g1_3 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 452)  (1742 452)  IOB_0 IO Functioning bit
 (12 5)  (1738 453)  (1738 453)  routing T_33_28.lc_trk_g1_3 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 453)  (1739 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (6 10)  (1732 458)  (1732 458)  routing T_33_28.span4_horz_3 <X> T_33_28.lc_trk_g1_3
 (7 10)  (1733 458)  (1733 458)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_3 lc_trk_g1_3
 (8 10)  (1734 458)  (1734 458)  routing T_33_28.span4_horz_3 <X> T_33_28.lc_trk_g1_3


LogicTile_11_27

 (3 4)  (549 436)  (549 436)  routing T_11_27.sp12_v_t_23 <X> T_11_27.sp12_h_r_0


LogicTile_23_27

 (3 5)  (1201 437)  (1201 437)  routing T_23_27.sp12_h_l_23 <X> T_23_27.sp12_h_r_0


LogicTile_27_27

 (2 0)  (1404 432)  (1404 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_30_27

 (13 4)  (1577 436)  (1577 436)  routing T_30_27.sp4_h_l_40 <X> T_30_27.sp4_v_b_5
 (12 5)  (1576 437)  (1576 437)  routing T_30_27.sp4_h_l_40 <X> T_30_27.sp4_v_b_5


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (12 10)  (1738 442)  (1738 442)  routing T_33_27.lc_trk_g1_4 <X> T_33_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 442)  (1739 442)  routing T_33_27.lc_trk_g1_4 <X> T_33_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 442)  (1742 442)  IOB_1 IO Functioning bit
 (13 11)  (1739 443)  (1739 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 445)  (1730 445)  routing T_33_27.span4_vert_b_4 <X> T_33_27.lc_trk_g1_4
 (5 13)  (1731 445)  (1731 445)  routing T_33_27.span4_vert_b_4 <X> T_33_27.lc_trk_g1_4
 (7 13)  (1733 445)  (1733 445)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit
 (16 14)  (1742 446)  (1742 446)  IOB_1 IO Functioning bit


IO_Tile_0_25



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25

 (17 2)  (1527 402)  (1527 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (1528 403)  (1528 403)  routing T_29_25.sp4_r_v_b_29 <X> T_29_25.lc_trk_g0_5
 (14 7)  (1524 407)  (1524 407)  routing T_29_25.sp4_r_v_b_28 <X> T_29_25.lc_trk_g1_4
 (17 7)  (1527 407)  (1527 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (25 10)  (1535 410)  (1535 410)  routing T_29_25.wire_logic_cluster/lc_6/out <X> T_29_25.lc_trk_g2_6
 (22 11)  (1532 411)  (1532 411)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (1536 412)  (1536 412)  routing T_29_25.lc_trk_g2_6 <X> T_29_25.wire_logic_cluster/lc_6/in_0
 (29 12)  (1539 412)  (1539 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1540 412)  (1540 412)  routing T_29_25.lc_trk_g0_5 <X> T_29_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (1541 412)  (1541 412)  routing T_29_25.lc_trk_g1_4 <X> T_29_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (1542 412)  (1542 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1544 412)  (1544 412)  routing T_29_25.lc_trk_g1_4 <X> T_29_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (1546 412)  (1546 412)  LC_6 Logic Functioning bit
 (38 12)  (1548 412)  (1548 412)  LC_6 Logic Functioning bit
 (41 12)  (1551 412)  (1551 412)  LC_6 Logic Functioning bit
 (43 12)  (1553 412)  (1553 412)  LC_6 Logic Functioning bit
 (26 13)  (1536 413)  (1536 413)  routing T_29_25.lc_trk_g2_6 <X> T_29_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (1538 413)  (1538 413)  routing T_29_25.lc_trk_g2_6 <X> T_29_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (1539 413)  (1539 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (41 13)  (1551 413)  (1551 413)  LC_6 Logic Functioning bit
 (43 13)  (1553 413)  (1553 413)  LC_6 Logic Functioning bit


LogicTile_30_25



LogicTile_31_25

 (26 0)  (1644 400)  (1644 400)  routing T_31_25.lc_trk_g1_5 <X> T_31_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (1645 400)  (1645 400)  routing T_31_25.lc_trk_g3_4 <X> T_31_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (1646 400)  (1646 400)  routing T_31_25.lc_trk_g3_4 <X> T_31_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (1647 400)  (1647 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1648 400)  (1648 400)  routing T_31_25.lc_trk_g3_4 <X> T_31_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (1650 400)  (1650 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1652 400)  (1652 400)  routing T_31_25.lc_trk_g1_0 <X> T_31_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (1653 400)  (1653 400)  routing T_31_25.lc_trk_g1_7 <X> T_31_25.input_2_0
 (38 0)  (1656 400)  (1656 400)  LC_0 Logic Functioning bit
 (43 0)  (1661 400)  (1661 400)  LC_0 Logic Functioning bit
 (45 0)  (1663 400)  (1663 400)  LC_0 Logic Functioning bit
 (27 1)  (1645 401)  (1645 401)  routing T_31_25.lc_trk_g1_5 <X> T_31_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1647 401)  (1647 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1650 401)  (1650 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1652 401)  (1652 401)  routing T_31_25.lc_trk_g1_7 <X> T_31_25.input_2_0
 (35 1)  (1653 401)  (1653 401)  routing T_31_25.lc_trk_g1_7 <X> T_31_25.input_2_0
 (36 1)  (1654 401)  (1654 401)  LC_0 Logic Functioning bit
 (38 1)  (1656 401)  (1656 401)  LC_0 Logic Functioning bit
 (0 2)  (1618 402)  (1618 402)  routing T_31_25.glb_netwk_6 <X> T_31_25.wire_logic_cluster/lc_7/clk
 (1 2)  (1619 402)  (1619 402)  routing T_31_25.glb_netwk_6 <X> T_31_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1620 402)  (1620 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (1632 404)  (1632 404)  routing T_31_25.wire_logic_cluster/lc_0/out <X> T_31_25.lc_trk_g1_0
 (17 5)  (1635 405)  (1635 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (17 6)  (1635 406)  (1635 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1636 406)  (1636 406)  routing T_31_25.wire_logic_cluster/lc_5/out <X> T_31_25.lc_trk_g1_5
 (21 6)  (1639 406)  (1639 406)  routing T_31_25.wire_logic_cluster/lc_7/out <X> T_31_25.lc_trk_g1_7
 (22 6)  (1640 406)  (1640 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 10)  (1644 410)  (1644 410)  routing T_31_25.lc_trk_g3_4 <X> T_31_25.wire_logic_cluster/lc_5/in_0
 (31 10)  (1649 410)  (1649 410)  routing T_31_25.lc_trk_g1_5 <X> T_31_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (1650 410)  (1650 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1652 410)  (1652 410)  routing T_31_25.lc_trk_g1_5 <X> T_31_25.wire_logic_cluster/lc_5/in_3
 (41 10)  (1659 410)  (1659 410)  LC_5 Logic Functioning bit
 (43 10)  (1661 410)  (1661 410)  LC_5 Logic Functioning bit
 (45 10)  (1663 410)  (1663 410)  LC_5 Logic Functioning bit
 (27 11)  (1645 411)  (1645 411)  routing T_31_25.lc_trk_g3_4 <X> T_31_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (1646 411)  (1646 411)  routing T_31_25.lc_trk_g3_4 <X> T_31_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (1647 411)  (1647 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (40 11)  (1658 411)  (1658 411)  LC_5 Logic Functioning bit
 (42 11)  (1660 411)  (1660 411)  LC_5 Logic Functioning bit
 (14 14)  (1632 414)  (1632 414)  routing T_31_25.sp4_v_t_17 <X> T_31_25.lc_trk_g3_4
 (26 14)  (1644 414)  (1644 414)  routing T_31_25.lc_trk_g3_4 <X> T_31_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (1645 414)  (1645 414)  routing T_31_25.lc_trk_g1_7 <X> T_31_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (1647 414)  (1647 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1648 414)  (1648 414)  routing T_31_25.lc_trk_g1_7 <X> T_31_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (1649 414)  (1649 414)  routing T_31_25.lc_trk_g1_5 <X> T_31_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (1650 414)  (1650 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1652 414)  (1652 414)  routing T_31_25.lc_trk_g1_5 <X> T_31_25.wire_logic_cluster/lc_7/in_3
 (41 14)  (1659 414)  (1659 414)  LC_7 Logic Functioning bit
 (43 14)  (1661 414)  (1661 414)  LC_7 Logic Functioning bit
 (45 14)  (1663 414)  (1663 414)  LC_7 Logic Functioning bit
 (7 15)  (1625 415)  (1625 415)  Column buffer control bit: LH_colbuf_cntl_6

 (16 15)  (1634 415)  (1634 415)  routing T_31_25.sp4_v_t_17 <X> T_31_25.lc_trk_g3_4
 (17 15)  (1635 415)  (1635 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (27 15)  (1645 415)  (1645 415)  routing T_31_25.lc_trk_g3_4 <X> T_31_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (1646 415)  (1646 415)  routing T_31_25.lc_trk_g3_4 <X> T_31_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (1647 415)  (1647 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1648 415)  (1648 415)  routing T_31_25.lc_trk_g1_7 <X> T_31_25.wire_logic_cluster/lc_7/in_1
 (37 15)  (1655 415)  (1655 415)  LC_7 Logic Functioning bit
 (39 15)  (1657 415)  (1657 415)  LC_7 Logic Functioning bit


LogicTile_32_25

 (27 4)  (1699 404)  (1699 404)  routing T_32_25.lc_trk_g3_0 <X> T_32_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (1700 404)  (1700 404)  routing T_32_25.lc_trk_g3_0 <X> T_32_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (1701 404)  (1701 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1704 404)  (1704 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1705 404)  (1705 404)  routing T_32_25.lc_trk_g3_2 <X> T_32_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (1706 404)  (1706 404)  routing T_32_25.lc_trk_g3_2 <X> T_32_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (1708 404)  (1708 404)  LC_2 Logic Functioning bit
 (38 4)  (1710 404)  (1710 404)  LC_2 Logic Functioning bit
 (41 4)  (1713 404)  (1713 404)  LC_2 Logic Functioning bit
 (43 4)  (1715 404)  (1715 404)  LC_2 Logic Functioning bit
 (26 5)  (1698 405)  (1698 405)  routing T_32_25.lc_trk_g2_2 <X> T_32_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (1700 405)  (1700 405)  routing T_32_25.lc_trk_g2_2 <X> T_32_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (1701 405)  (1701 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1703 405)  (1703 405)  routing T_32_25.lc_trk_g3_2 <X> T_32_25.wire_logic_cluster/lc_2/in_3
 (41 5)  (1713 405)  (1713 405)  LC_2 Logic Functioning bit
 (43 5)  (1715 405)  (1715 405)  LC_2 Logic Functioning bit
 (31 6)  (1703 406)  (1703 406)  routing T_32_25.lc_trk_g3_7 <X> T_32_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (1704 406)  (1704 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1705 406)  (1705 406)  routing T_32_25.lc_trk_g3_7 <X> T_32_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (1706 406)  (1706 406)  routing T_32_25.lc_trk_g3_7 <X> T_32_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (1708 406)  (1708 406)  LC_3 Logic Functioning bit
 (37 6)  (1709 406)  (1709 406)  LC_3 Logic Functioning bit
 (50 6)  (1722 406)  (1722 406)  Cascade bit: LH_LC03_inmux02_5

 (31 7)  (1703 407)  (1703 407)  routing T_32_25.lc_trk_g3_7 <X> T_32_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (1708 407)  (1708 407)  LC_3 Logic Functioning bit
 (37 7)  (1709 407)  (1709 407)  LC_3 Logic Functioning bit
 (51 7)  (1723 407)  (1723 407)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (1697 408)  (1697 408)  routing T_32_25.wire_logic_cluster/lc_2/out <X> T_32_25.lc_trk_g2_2
 (22 9)  (1694 409)  (1694 409)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (25 12)  (1697 412)  (1697 412)  routing T_32_25.sp4_v_t_23 <X> T_32_25.lc_trk_g3_2
 (15 13)  (1687 413)  (1687 413)  routing T_32_25.sp4_v_t_29 <X> T_32_25.lc_trk_g3_0
 (16 13)  (1688 413)  (1688 413)  routing T_32_25.sp4_v_t_29 <X> T_32_25.lc_trk_g3_0
 (17 13)  (1689 413)  (1689 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (1694 413)  (1694 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1695 413)  (1695 413)  routing T_32_25.sp4_v_t_23 <X> T_32_25.lc_trk_g3_2
 (25 13)  (1697 413)  (1697 413)  routing T_32_25.sp4_v_t_23 <X> T_32_25.lc_trk_g3_2
 (21 14)  (1693 414)  (1693 414)  routing T_32_25.sp12_v_b_7 <X> T_32_25.lc_trk_g3_7
 (22 14)  (1694 414)  (1694 414)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1696 414)  (1696 414)  routing T_32_25.sp12_v_b_7 <X> T_32_25.lc_trk_g3_7
 (21 15)  (1693 415)  (1693 415)  routing T_32_25.sp12_v_b_7 <X> T_32_25.lc_trk_g3_7


IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24

 (26 0)  (1224 384)  (1224 384)  routing T_23_24.lc_trk_g0_6 <X> T_23_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (1225 384)  (1225 384)  routing T_23_24.lc_trk_g3_6 <X> T_23_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 384)  (1226 384)  routing T_23_24.lc_trk_g3_6 <X> T_23_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 384)  (1227 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 384)  (1228 384)  routing T_23_24.lc_trk_g3_6 <X> T_23_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 384)  (1230 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 384)  (1232 384)  routing T_23_24.lc_trk_g1_0 <X> T_23_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (1235 384)  (1235 384)  LC_0 Logic Functioning bit
 (39 0)  (1237 384)  (1237 384)  LC_0 Logic Functioning bit
 (45 0)  (1243 384)  (1243 384)  LC_0 Logic Functioning bit
 (26 1)  (1224 385)  (1224 385)  routing T_23_24.lc_trk_g0_6 <X> T_23_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 385)  (1227 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 385)  (1228 385)  routing T_23_24.lc_trk_g3_6 <X> T_23_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (1230 385)  (1230 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1232 385)  (1232 385)  routing T_23_24.lc_trk_g1_1 <X> T_23_24.input_2_0
 (38 1)  (1236 385)  (1236 385)  LC_0 Logic Functioning bit
 (39 1)  (1237 385)  (1237 385)  LC_0 Logic Functioning bit
 (42 1)  (1240 385)  (1240 385)  LC_0 Logic Functioning bit
 (0 2)  (1198 386)  (1198 386)  routing T_23_24.glb_netwk_6 <X> T_23_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 386)  (1199 386)  routing T_23_24.glb_netwk_6 <X> T_23_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 386)  (1200 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (1215 386)  (1215 386)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1216 386)  (1216 386)  routing T_23_24.wire_logic_cluster/lc_5/out <X> T_23_24.lc_trk_g0_5
 (25 2)  (1223 386)  (1223 386)  routing T_23_24.bnr_op_6 <X> T_23_24.lc_trk_g0_6
 (14 3)  (1212 387)  (1212 387)  routing T_23_24.sp4_r_v_b_28 <X> T_23_24.lc_trk_g0_4
 (17 3)  (1215 387)  (1215 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (1220 387)  (1220 387)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1223 387)  (1223 387)  routing T_23_24.bnr_op_6 <X> T_23_24.lc_trk_g0_6
 (14 4)  (1212 388)  (1212 388)  routing T_23_24.wire_logic_cluster/lc_0/out <X> T_23_24.lc_trk_g1_0
 (15 4)  (1213 388)  (1213 388)  routing T_23_24.bot_op_1 <X> T_23_24.lc_trk_g1_1
 (17 4)  (1215 388)  (1215 388)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (1224 388)  (1224 388)  routing T_23_24.lc_trk_g0_6 <X> T_23_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (1225 388)  (1225 388)  routing T_23_24.lc_trk_g3_2 <X> T_23_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (1226 388)  (1226 388)  routing T_23_24.lc_trk_g3_2 <X> T_23_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 388)  (1227 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 388)  (1229 388)  routing T_23_24.lc_trk_g3_6 <X> T_23_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 388)  (1230 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 388)  (1231 388)  routing T_23_24.lc_trk_g3_6 <X> T_23_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 388)  (1232 388)  routing T_23_24.lc_trk_g3_6 <X> T_23_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (1235 388)  (1235 388)  LC_2 Logic Functioning bit
 (39 4)  (1237 388)  (1237 388)  LC_2 Logic Functioning bit
 (40 4)  (1238 388)  (1238 388)  LC_2 Logic Functioning bit
 (42 4)  (1240 388)  (1240 388)  LC_2 Logic Functioning bit
 (45 4)  (1243 388)  (1243 388)  LC_2 Logic Functioning bit
 (17 5)  (1215 389)  (1215 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (1224 389)  (1224 389)  routing T_23_24.lc_trk_g0_6 <X> T_23_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 389)  (1227 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 389)  (1228 389)  routing T_23_24.lc_trk_g3_2 <X> T_23_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (1229 389)  (1229 389)  routing T_23_24.lc_trk_g3_6 <X> T_23_24.wire_logic_cluster/lc_2/in_3
 (40 5)  (1238 389)  (1238 389)  LC_2 Logic Functioning bit
 (42 5)  (1240 389)  (1240 389)  LC_2 Logic Functioning bit
 (44 5)  (1242 389)  (1242 389)  LC_2 Logic Functioning bit
 (21 6)  (1219 390)  (1219 390)  routing T_23_24.wire_logic_cluster/lc_7/out <X> T_23_24.lc_trk_g1_7
 (22 6)  (1220 390)  (1220 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 10)  (1227 394)  (1227 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 394)  (1228 394)  routing T_23_24.lc_trk_g0_6 <X> T_23_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 394)  (1230 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 394)  (1232 394)  routing T_23_24.lc_trk_g1_1 <X> T_23_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (1233 394)  (1233 394)  routing T_23_24.lc_trk_g0_5 <X> T_23_24.input_2_5
 (37 10)  (1235 394)  (1235 394)  LC_5 Logic Functioning bit
 (38 10)  (1236 394)  (1236 394)  LC_5 Logic Functioning bit
 (42 10)  (1240 394)  (1240 394)  LC_5 Logic Functioning bit
 (45 10)  (1243 394)  (1243 394)  LC_5 Logic Functioning bit
 (27 11)  (1225 395)  (1225 395)  routing T_23_24.lc_trk_g1_0 <X> T_23_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 395)  (1227 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 395)  (1228 395)  routing T_23_24.lc_trk_g0_6 <X> T_23_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (1230 395)  (1230 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1234 395)  (1234 395)  LC_5 Logic Functioning bit
 (42 11)  (1240 395)  (1240 395)  LC_5 Logic Functioning bit
 (43 11)  (1241 395)  (1241 395)  LC_5 Logic Functioning bit
 (44 11)  (1242 395)  (1242 395)  LC_5 Logic Functioning bit
 (25 12)  (1223 396)  (1223 396)  routing T_23_24.wire_logic_cluster/lc_2/out <X> T_23_24.lc_trk_g3_2
 (22 13)  (1220 397)  (1220 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (1199 398)  (1199 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1223 398)  (1223 398)  routing T_23_24.rgt_op_6 <X> T_23_24.lc_trk_g3_6
 (26 14)  (1224 398)  (1224 398)  routing T_23_24.lc_trk_g3_6 <X> T_23_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (1227 398)  (1227 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 398)  (1228 398)  routing T_23_24.lc_trk_g0_6 <X> T_23_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 398)  (1229 398)  routing T_23_24.lc_trk_g1_7 <X> T_23_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 398)  (1230 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 398)  (1232 398)  routing T_23_24.lc_trk_g1_7 <X> T_23_24.wire_logic_cluster/lc_7/in_3
 (39 14)  (1237 398)  (1237 398)  LC_7 Logic Functioning bit
 (42 14)  (1240 398)  (1240 398)  LC_7 Logic Functioning bit
 (45 14)  (1243 398)  (1243 398)  LC_7 Logic Functioning bit
 (1 15)  (1199 399)  (1199 399)  routing T_23_24.lc_trk_g0_4 <X> T_23_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (1205 399)  (1205 399)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (1220 399)  (1220 399)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1222 399)  (1222 399)  routing T_23_24.rgt_op_6 <X> T_23_24.lc_trk_g3_6
 (26 15)  (1224 399)  (1224 399)  routing T_23_24.lc_trk_g3_6 <X> T_23_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (1225 399)  (1225 399)  routing T_23_24.lc_trk_g3_6 <X> T_23_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 399)  (1226 399)  routing T_23_24.lc_trk_g3_6 <X> T_23_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 399)  (1227 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 399)  (1228 399)  routing T_23_24.lc_trk_g0_6 <X> T_23_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (1229 399)  (1229 399)  routing T_23_24.lc_trk_g1_7 <X> T_23_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (1230 399)  (1230 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1231 399)  (1231 399)  routing T_23_24.lc_trk_g3_2 <X> T_23_24.input_2_7
 (34 15)  (1232 399)  (1232 399)  routing T_23_24.lc_trk_g3_2 <X> T_23_24.input_2_7
 (35 15)  (1233 399)  (1233 399)  routing T_23_24.lc_trk_g3_2 <X> T_23_24.input_2_7
 (38 15)  (1236 399)  (1236 399)  LC_7 Logic Functioning bit
 (39 15)  (1237 399)  (1237 399)  LC_7 Logic Functioning bit
 (42 15)  (1240 399)  (1240 399)  LC_7 Logic Functioning bit
 (43 15)  (1241 399)  (1241 399)  LC_7 Logic Functioning bit
 (44 15)  (1242 399)  (1242 399)  LC_7 Logic Functioning bit


LogicTile_24_24

 (25 0)  (1277 384)  (1277 384)  routing T_24_24.lft_op_2 <X> T_24_24.lc_trk_g0_2
 (22 1)  (1274 385)  (1274 385)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1276 385)  (1276 385)  routing T_24_24.lft_op_2 <X> T_24_24.lc_trk_g0_2
 (0 2)  (1252 386)  (1252 386)  routing T_24_24.glb_netwk_6 <X> T_24_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 386)  (1253 386)  routing T_24_24.glb_netwk_6 <X> T_24_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 386)  (1254 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1267 386)  (1267 386)  routing T_24_24.lft_op_5 <X> T_24_24.lc_trk_g0_5
 (17 2)  (1269 386)  (1269 386)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1270 386)  (1270 386)  routing T_24_24.lft_op_5 <X> T_24_24.lc_trk_g0_5
 (26 2)  (1278 386)  (1278 386)  routing T_24_24.lc_trk_g1_6 <X> T_24_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (1279 386)  (1279 386)  routing T_24_24.lc_trk_g1_7 <X> T_24_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 386)  (1281 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 386)  (1282 386)  routing T_24_24.lc_trk_g1_7 <X> T_24_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 386)  (1284 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (1289 386)  (1289 386)  LC_1 Logic Functioning bit
 (39 2)  (1291 386)  (1291 386)  LC_1 Logic Functioning bit
 (40 2)  (1292 386)  (1292 386)  LC_1 Logic Functioning bit
 (42 2)  (1294 386)  (1294 386)  LC_1 Logic Functioning bit
 (26 3)  (1278 387)  (1278 387)  routing T_24_24.lc_trk_g1_6 <X> T_24_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (1279 387)  (1279 387)  routing T_24_24.lc_trk_g1_6 <X> T_24_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 387)  (1281 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 387)  (1282 387)  routing T_24_24.lc_trk_g1_7 <X> T_24_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (1283 387)  (1283 387)  routing T_24_24.lc_trk_g0_2 <X> T_24_24.wire_logic_cluster/lc_1/in_3
 (41 3)  (1293 387)  (1293 387)  LC_1 Logic Functioning bit
 (43 3)  (1295 387)  (1295 387)  LC_1 Logic Functioning bit
 (14 4)  (1266 388)  (1266 388)  routing T_24_24.lft_op_0 <X> T_24_24.lc_trk_g1_0
 (26 4)  (1278 388)  (1278 388)  routing T_24_24.lc_trk_g3_7 <X> T_24_24.wire_logic_cluster/lc_2/in_0
 (28 4)  (1280 388)  (1280 388)  routing T_24_24.lc_trk_g2_7 <X> T_24_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 388)  (1281 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 388)  (1282 388)  routing T_24_24.lc_trk_g2_7 <X> T_24_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 388)  (1283 388)  routing T_24_24.lc_trk_g3_6 <X> T_24_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 388)  (1284 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 388)  (1285 388)  routing T_24_24.lc_trk_g3_6 <X> T_24_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 388)  (1286 388)  routing T_24_24.lc_trk_g3_6 <X> T_24_24.wire_logic_cluster/lc_2/in_3
 (50 4)  (1302 388)  (1302 388)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (1267 389)  (1267 389)  routing T_24_24.lft_op_0 <X> T_24_24.lc_trk_g1_0
 (17 5)  (1269 389)  (1269 389)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (1278 389)  (1278 389)  routing T_24_24.lc_trk_g3_7 <X> T_24_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (1279 389)  (1279 389)  routing T_24_24.lc_trk_g3_7 <X> T_24_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 389)  (1280 389)  routing T_24_24.lc_trk_g3_7 <X> T_24_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 389)  (1281 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 389)  (1282 389)  routing T_24_24.lc_trk_g2_7 <X> T_24_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (1283 389)  (1283 389)  routing T_24_24.lc_trk_g3_6 <X> T_24_24.wire_logic_cluster/lc_2/in_3
 (39 5)  (1291 389)  (1291 389)  LC_2 Logic Functioning bit
 (46 5)  (1298 389)  (1298 389)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (21 6)  (1273 390)  (1273 390)  routing T_24_24.lft_op_7 <X> T_24_24.lc_trk_g1_7
 (22 6)  (1274 390)  (1274 390)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1276 390)  (1276 390)  routing T_24_24.lft_op_7 <X> T_24_24.lc_trk_g1_7
 (22 7)  (1274 391)  (1274 391)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1276 391)  (1276 391)  routing T_24_24.bot_op_6 <X> T_24_24.lc_trk_g1_6
 (21 10)  (1273 394)  (1273 394)  routing T_24_24.wire_logic_cluster/lc_7/out <X> T_24_24.lc_trk_g2_7
 (22 10)  (1274 394)  (1274 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (17 12)  (1269 396)  (1269 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1270 396)  (1270 396)  routing T_24_24.wire_logic_cluster/lc_1/out <X> T_24_24.lc_trk_g3_1
 (29 12)  (1281 396)  (1281 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 396)  (1282 396)  routing T_24_24.lc_trk_g0_5 <X> T_24_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 396)  (1284 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 396)  (1286 396)  routing T_24_24.lc_trk_g1_0 <X> T_24_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 396)  (1288 396)  LC_6 Logic Functioning bit
 (38 12)  (1290 396)  (1290 396)  LC_6 Logic Functioning bit
 (36 13)  (1288 397)  (1288 397)  LC_6 Logic Functioning bit
 (38 13)  (1290 397)  (1290 397)  LC_6 Logic Functioning bit
 (22 14)  (1274 398)  (1274 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (1277 398)  (1277 398)  routing T_24_24.wire_logic_cluster/lc_6/out <X> T_24_24.lc_trk_g3_6
 (26 14)  (1278 398)  (1278 398)  routing T_24_24.lc_trk_g2_7 <X> T_24_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (1279 398)  (1279 398)  routing T_24_24.lc_trk_g3_7 <X> T_24_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 398)  (1280 398)  routing T_24_24.lc_trk_g3_7 <X> T_24_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 398)  (1281 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 398)  (1282 398)  routing T_24_24.lc_trk_g3_7 <X> T_24_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 398)  (1284 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 398)  (1285 398)  routing T_24_24.lc_trk_g3_1 <X> T_24_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 398)  (1286 398)  routing T_24_24.lc_trk_g3_1 <X> T_24_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 398)  (1288 398)  LC_7 Logic Functioning bit
 (38 14)  (1290 398)  (1290 398)  LC_7 Logic Functioning bit
 (41 14)  (1293 398)  (1293 398)  LC_7 Logic Functioning bit
 (45 14)  (1297 398)  (1297 398)  LC_7 Logic Functioning bit
 (50 14)  (1302 398)  (1302 398)  Cascade bit: LH_LC07_inmux02_5

 (7 15)  (1259 399)  (1259 399)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (1273 399)  (1273 399)  routing T_24_24.sp4_r_v_b_47 <X> T_24_24.lc_trk_g3_7
 (22 15)  (1274 399)  (1274 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1278 399)  (1278 399)  routing T_24_24.lc_trk_g2_7 <X> T_24_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 399)  (1280 399)  routing T_24_24.lc_trk_g2_7 <X> T_24_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 399)  (1281 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 399)  (1282 399)  routing T_24_24.lc_trk_g3_7 <X> T_24_24.wire_logic_cluster/lc_7/in_1
 (43 15)  (1295 399)  (1295 399)  LC_7 Logic Functioning bit


RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24

 (9 8)  (1465 392)  (1465 392)  routing T_28_24.sp4_h_l_41 <X> T_28_24.sp4_h_r_7
 (10 8)  (1466 392)  (1466 392)  routing T_28_24.sp4_h_l_41 <X> T_28_24.sp4_h_r_7


LogicTile_29_24

 (12 0)  (1522 384)  (1522 384)  routing T_29_24.sp4_v_t_39 <X> T_29_24.sp4_h_r_2
 (25 0)  (1535 384)  (1535 384)  routing T_29_24.sp4_h_l_7 <X> T_29_24.lc_trk_g0_2
 (27 0)  (1537 384)  (1537 384)  routing T_29_24.lc_trk_g3_0 <X> T_29_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (1538 384)  (1538 384)  routing T_29_24.lc_trk_g3_0 <X> T_29_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1539 384)  (1539 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1541 384)  (1541 384)  routing T_29_24.lc_trk_g1_6 <X> T_29_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (1542 384)  (1542 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1544 384)  (1544 384)  routing T_29_24.lc_trk_g1_6 <X> T_29_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (1546 384)  (1546 384)  LC_0 Logic Functioning bit
 (38 0)  (1548 384)  (1548 384)  LC_0 Logic Functioning bit
 (45 0)  (1555 384)  (1555 384)  LC_0 Logic Functioning bit
 (46 0)  (1556 384)  (1556 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (1532 385)  (1532 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1533 385)  (1533 385)  routing T_29_24.sp4_h_l_7 <X> T_29_24.lc_trk_g0_2
 (24 1)  (1534 385)  (1534 385)  routing T_29_24.sp4_h_l_7 <X> T_29_24.lc_trk_g0_2
 (25 1)  (1535 385)  (1535 385)  routing T_29_24.sp4_h_l_7 <X> T_29_24.lc_trk_g0_2
 (27 1)  (1537 385)  (1537 385)  routing T_29_24.lc_trk_g3_1 <X> T_29_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (1538 385)  (1538 385)  routing T_29_24.lc_trk_g3_1 <X> T_29_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1539 385)  (1539 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1541 385)  (1541 385)  routing T_29_24.lc_trk_g1_6 <X> T_29_24.wire_logic_cluster/lc_0/in_3
 (36 1)  (1546 385)  (1546 385)  LC_0 Logic Functioning bit
 (38 1)  (1548 385)  (1548 385)  LC_0 Logic Functioning bit
 (41 1)  (1551 385)  (1551 385)  LC_0 Logic Functioning bit
 (43 1)  (1553 385)  (1553 385)  LC_0 Logic Functioning bit
 (0 2)  (1510 386)  (1510 386)  routing T_29_24.glb_netwk_6 <X> T_29_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1511 386)  (1511 386)  routing T_29_24.glb_netwk_6 <X> T_29_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1512 386)  (1512 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (1511 388)  (1511 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1511 389)  (1511 389)  routing T_29_24.lc_trk_g0_2 <X> T_29_24.wire_logic_cluster/lc_7/cen
 (22 7)  (1532 391)  (1532 391)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1534 391)  (1534 391)  routing T_29_24.top_op_6 <X> T_29_24.lc_trk_g1_6
 (25 7)  (1535 391)  (1535 391)  routing T_29_24.top_op_6 <X> T_29_24.lc_trk_g1_6
 (17 12)  (1527 396)  (1527 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (14 13)  (1524 397)  (1524 397)  routing T_29_24.sp4_r_v_b_40 <X> T_29_24.lc_trk_g3_0
 (17 13)  (1527 397)  (1527 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (1528 397)  (1528 397)  routing T_29_24.sp4_r_v_b_41 <X> T_29_24.lc_trk_g3_1
 (7 15)  (1517 399)  (1517 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_30_24



LogicTile_31_24

 (0 0)  (1618 384)  (1618 384)  Negative Clock bit

 (14 1)  (1632 385)  (1632 385)  routing T_31_24.top_op_0 <X> T_31_24.lc_trk_g0_0
 (15 1)  (1633 385)  (1633 385)  routing T_31_24.top_op_0 <X> T_31_24.lc_trk_g0_0
 (17 1)  (1635 385)  (1635 385)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (1618 386)  (1618 386)  routing T_31_24.glb_netwk_6 <X> T_31_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1619 386)  (1619 386)  routing T_31_24.glb_netwk_6 <X> T_31_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1620 386)  (1620 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (1647 386)  (1647 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (1654 386)  (1654 386)  LC_1 Logic Functioning bit
 (38 2)  (1656 386)  (1656 386)  LC_1 Logic Functioning bit
 (41 2)  (1659 386)  (1659 386)  LC_1 Logic Functioning bit
 (43 2)  (1661 386)  (1661 386)  LC_1 Logic Functioning bit
 (45 2)  (1663 386)  (1663 386)  LC_1 Logic Functioning bit
 (46 2)  (1664 386)  (1664 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (28 3)  (1646 387)  (1646 387)  routing T_31_24.lc_trk_g2_1 <X> T_31_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1647 387)  (1647 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (15 8)  (1633 392)  (1633 392)  routing T_31_24.sp4_v_t_28 <X> T_31_24.lc_trk_g2_1
 (16 8)  (1634 392)  (1634 392)  routing T_31_24.sp4_v_t_28 <X> T_31_24.lc_trk_g2_1
 (17 8)  (1635 392)  (1635 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (7 15)  (1625 399)  (1625 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_32_24

 (8 0)  (1680 384)  (1680 384)  routing T_32_24.sp4_h_l_40 <X> T_32_24.sp4_h_r_1
 (10 0)  (1682 384)  (1682 384)  routing T_32_24.sp4_h_l_40 <X> T_32_24.sp4_h_r_1
 (0 2)  (1672 386)  (1672 386)  routing T_32_24.glb_netwk_6 <X> T_32_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1673 386)  (1673 386)  routing T_32_24.glb_netwk_6 <X> T_32_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1674 386)  (1674 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 7)  (1684 391)  (1684 391)  routing T_32_24.sp4_h_l_40 <X> T_32_24.sp4_v_t_40
 (32 12)  (1704 396)  (1704 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1705 396)  (1705 396)  routing T_32_24.lc_trk_g3_0 <X> T_32_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (1706 396)  (1706 396)  routing T_32_24.lc_trk_g3_0 <X> T_32_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (1708 396)  (1708 396)  LC_6 Logic Functioning bit
 (37 12)  (1709 396)  (1709 396)  LC_6 Logic Functioning bit
 (38 12)  (1710 396)  (1710 396)  LC_6 Logic Functioning bit
 (39 12)  (1711 396)  (1711 396)  LC_6 Logic Functioning bit
 (45 12)  (1717 396)  (1717 396)  LC_6 Logic Functioning bit
 (14 13)  (1686 397)  (1686 397)  routing T_32_24.tnl_op_0 <X> T_32_24.lc_trk_g3_0
 (15 13)  (1687 397)  (1687 397)  routing T_32_24.tnl_op_0 <X> T_32_24.lc_trk_g3_0
 (17 13)  (1689 397)  (1689 397)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (36 13)  (1708 397)  (1708 397)  LC_6 Logic Functioning bit
 (37 13)  (1709 397)  (1709 397)  LC_6 Logic Functioning bit
 (38 13)  (1710 397)  (1710 397)  LC_6 Logic Functioning bit
 (39 13)  (1711 397)  (1711 397)  LC_6 Logic Functioning bit
 (0 14)  (1672 398)  (1672 398)  routing T_32_24.lc_trk_g3_5 <X> T_32_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (1673 398)  (1673 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (1688 398)  (1688 398)  routing T_32_24.sp4_v_t_16 <X> T_32_24.lc_trk_g3_5
 (17 14)  (1689 398)  (1689 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1690 398)  (1690 398)  routing T_32_24.sp4_v_t_16 <X> T_32_24.lc_trk_g3_5
 (0 15)  (1672 399)  (1672 399)  routing T_32_24.lc_trk_g3_5 <X> T_32_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (1673 399)  (1673 399)  routing T_32_24.lc_trk_g3_5 <X> T_32_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (1679 399)  (1679 399)  Column buffer control bit: LH_colbuf_cntl_6



IO_Tile_33_24

 (11 0)  (1737 384)  (1737 384)  routing T_33_24.span4_horz_1 <X> T_33_24.span4_vert_t_12
 (12 0)  (1738 384)  (1738 384)  routing T_33_24.span4_horz_1 <X> T_33_24.span4_vert_t_12
 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (4 6)  (1730 390)  (1730 390)  routing T_33_24.logic_op_lft_6 <X> T_33_24.lc_trk_g0_6
 (5 6)  (1731 390)  (1731 390)  routing T_33_24.span4_horz_31 <X> T_33_24.lc_trk_g0_7
 (6 6)  (1732 390)  (1732 390)  routing T_33_24.span4_horz_31 <X> T_33_24.lc_trk_g0_7
 (7 6)  (1733 390)  (1733 390)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (4 7)  (1730 391)  (1730 391)  routing T_33_24.logic_op_lft_6 <X> T_33_24.lc_trk_g0_6
 (7 7)  (1733 391)  (1733 391)  Enable bit of Mux _local_links/g0_mux_6 => logic_op_lft_6 lc_trk_g0_6
 (8 7)  (1734 391)  (1734 391)  routing T_33_24.span4_horz_31 <X> T_33_24.lc_trk_g0_7
 (9 7)  (1735 391)  (1735 391)  Column buffer control bit: IORIGHT_half_column_clock_enable_6

 (10 10)  (1736 394)  (1736 394)  routing T_33_24.lc_trk_g1_7 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 394)  (1737 394)  routing T_33_24.lc_trk_g1_7 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 394)  (1739 394)  routing T_33_24.lc_trk_g0_7 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (10 11)  (1736 395)  (1736 395)  routing T_33_24.lc_trk_g1_7 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 395)  (1737 395)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 395)  (1738 395)  routing T_33_24.lc_trk_g0_7 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 395)  (1739 395)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 397)  (1743 397)  IOB_1 IO Functioning bit
 (5 14)  (1731 398)  (1731 398)  routing T_33_24.span4_horz_39 <X> T_33_24.lc_trk_g1_7
 (6 14)  (1732 398)  (1732 398)  routing T_33_24.span4_horz_39 <X> T_33_24.lc_trk_g1_7
 (7 14)  (1733 398)  (1733 398)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
 (8 14)  (1734 398)  (1734 398)  routing T_33_24.span4_horz_39 <X> T_33_24.lc_trk_g1_7
 (10 14)  (1736 398)  (1736 398)  routing T_33_24.lc_trk_g0_6 <X> T_33_24.wire_io_cluster/io_1/D_OUT_1
 (12 14)  (1738 398)  (1738 398)  routing T_33_24.glb_netwk_6 <X> T_33_24.wire_io_cluster/io_1/outclk
 (14 14)  (1740 398)  (1740 398)  routing T_33_24.glb_netwk_6 <X> T_33_24.wire_io_cluster/io_1/outclk
 (17 14)  (1743 398)  (1743 398)  IOB_1 IO Functioning bit
 (10 15)  (1736 399)  (1736 399)  routing T_33_24.lc_trk_g0_6 <X> T_33_24.wire_io_cluster/io_1/D_OUT_1
 (11 15)  (1737 399)  (1737 399)  Enable bit of Mux _io_cluster/in_mux1_2 => lc_trk_g0_6 wire_io_cluster/io_1/D_OUT_1
 (15 15)  (1741 399)  (1741 399)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_6 wire_io_cluster/io_1/outclk


LogicTile_2_23

 (3 4)  (75 372)  (75 372)  routing T_2_23.sp12_v_b_0 <X> T_2_23.sp12_h_r_0
 (3 5)  (75 373)  (75 373)  routing T_2_23.sp12_v_b_0 <X> T_2_23.sp12_h_r_0


LogicTile_3_23

 (5 5)  (131 373)  (131 373)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_v_b_3


LogicTile_4_23

 (19 15)  (199 383)  (199 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_23

 (3 5)  (711 373)  (711 373)  routing T_14_23.sp12_h_l_23 <X> T_14_23.sp12_h_r_0


LogicTile_18_23

 (2 0)  (930 368)  (930 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_21_23

 (11 5)  (1101 373)  (1101 373)  routing T_21_23.sp4_h_l_40 <X> T_21_23.sp4_h_r_5


LogicTile_23_23

 (22 1)  (1220 369)  (1220 369)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1222 369)  (1222 369)  routing T_23_23.top_op_2 <X> T_23_23.lc_trk_g0_2
 (25 1)  (1223 369)  (1223 369)  routing T_23_23.top_op_2 <X> T_23_23.lc_trk_g0_2
 (27 2)  (1225 370)  (1225 370)  routing T_23_23.lc_trk_g1_7 <X> T_23_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 370)  (1227 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 370)  (1228 370)  routing T_23_23.lc_trk_g1_7 <X> T_23_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 370)  (1230 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 370)  (1234 370)  LC_1 Logic Functioning bit
 (38 2)  (1236 370)  (1236 370)  LC_1 Logic Functioning bit
 (30 3)  (1228 371)  (1228 371)  routing T_23_23.lc_trk_g1_7 <X> T_23_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (1229 371)  (1229 371)  routing T_23_23.lc_trk_g0_2 <X> T_23_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (1234 371)  (1234 371)  LC_1 Logic Functioning bit
 (38 3)  (1236 371)  (1236 371)  LC_1 Logic Functioning bit
 (22 6)  (1220 374)  (1220 374)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1222 374)  (1222 374)  routing T_23_23.top_op_7 <X> T_23_23.lc_trk_g1_7
 (21 7)  (1219 375)  (1219 375)  routing T_23_23.top_op_7 <X> T_23_23.lc_trk_g1_7


LogicTile_24_23

 (0 2)  (1252 370)  (1252 370)  routing T_24_23.glb_netwk_6 <X> T_24_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 370)  (1253 370)  routing T_24_23.glb_netwk_6 <X> T_24_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 370)  (1254 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 7)  (1274 375)  (1274 375)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1276 375)  (1276 375)  routing T_24_23.top_op_6 <X> T_24_23.lc_trk_g1_6
 (25 7)  (1277 375)  (1277 375)  routing T_24_23.top_op_6 <X> T_24_23.lc_trk_g1_6
 (25 10)  (1277 378)  (1277 378)  routing T_24_23.wire_logic_cluster/lc_6/out <X> T_24_23.lc_trk_g2_6
 (15 11)  (1267 379)  (1267 379)  routing T_24_23.sp4_v_t_33 <X> T_24_23.lc_trk_g2_4
 (16 11)  (1268 379)  (1268 379)  routing T_24_23.sp4_v_t_33 <X> T_24_23.lc_trk_g2_4
 (17 11)  (1269 379)  (1269 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (1274 379)  (1274 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (2 12)  (1254 380)  (1254 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (26 12)  (1278 380)  (1278 380)  routing T_24_23.lc_trk_g3_7 <X> T_24_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (1279 380)  (1279 380)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (1280 380)  (1280 380)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 380)  (1281 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 380)  (1283 380)  routing T_24_23.lc_trk_g1_6 <X> T_24_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 380)  (1284 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 380)  (1286 380)  routing T_24_23.lc_trk_g1_6 <X> T_24_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (1287 380)  (1287 380)  routing T_24_23.lc_trk_g2_6 <X> T_24_23.input_2_6
 (41 12)  (1293 380)  (1293 380)  LC_6 Logic Functioning bit
 (42 12)  (1294 380)  (1294 380)  LC_6 Logic Functioning bit
 (45 12)  (1297 380)  (1297 380)  LC_6 Logic Functioning bit
 (22 13)  (1274 381)  (1274 381)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1276 381)  (1276 381)  routing T_24_23.tnl_op_2 <X> T_24_23.lc_trk_g3_2
 (25 13)  (1277 381)  (1277 381)  routing T_24_23.tnl_op_2 <X> T_24_23.lc_trk_g3_2
 (26 13)  (1278 381)  (1278 381)  routing T_24_23.lc_trk_g3_7 <X> T_24_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 381)  (1279 381)  routing T_24_23.lc_trk_g3_7 <X> T_24_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 381)  (1280 381)  routing T_24_23.lc_trk_g3_7 <X> T_24_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 381)  (1281 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 381)  (1282 381)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (1283 381)  (1283 381)  routing T_24_23.lc_trk_g1_6 <X> T_24_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (1284 381)  (1284 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1285 381)  (1285 381)  routing T_24_23.lc_trk_g2_6 <X> T_24_23.input_2_6
 (35 13)  (1287 381)  (1287 381)  routing T_24_23.lc_trk_g2_6 <X> T_24_23.input_2_6
 (42 13)  (1294 381)  (1294 381)  LC_6 Logic Functioning bit
 (43 13)  (1295 381)  (1295 381)  LC_6 Logic Functioning bit
 (0 14)  (1252 382)  (1252 382)  routing T_24_23.lc_trk_g2_4 <X> T_24_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 382)  (1253 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1274 382)  (1274 382)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (1276 382)  (1276 382)  routing T_24_23.tnl_op_7 <X> T_24_23.lc_trk_g3_7
 (1 15)  (1253 383)  (1253 383)  routing T_24_23.lc_trk_g2_4 <X> T_24_23.wire_logic_cluster/lc_7/s_r
 (21 15)  (1273 383)  (1273 383)  routing T_24_23.tnl_op_7 <X> T_24_23.lc_trk_g3_7


RAM_Tile_25_23

 (10 15)  (1316 383)  (1316 383)  routing T_25_23.sp4_h_l_40 <X> T_25_23.sp4_v_t_47


LogicTile_27_23

 (11 13)  (1413 381)  (1413 381)  routing T_27_23.sp4_h_l_46 <X> T_27_23.sp4_h_r_11


LogicTile_30_23

 (8 7)  (1572 375)  (1572 375)  routing T_30_23.sp4_h_r_4 <X> T_30_23.sp4_v_t_41
 (9 7)  (1573 375)  (1573 375)  routing T_30_23.sp4_h_r_4 <X> T_30_23.sp4_v_t_41


LogicTile_31_23

 (10 7)  (1628 375)  (1628 375)  routing T_31_23.sp4_h_l_46 <X> T_31_23.sp4_v_t_41


LogicTile_32_23

 (8 15)  (1680 383)  (1680 383)  routing T_32_23.sp4_h_r_4 <X> T_32_23.sp4_v_t_47
 (9 15)  (1681 383)  (1681 383)  routing T_32_23.sp4_h_r_4 <X> T_32_23.sp4_v_t_47
 (10 15)  (1682 383)  (1682 383)  routing T_32_23.sp4_h_r_4 <X> T_32_23.sp4_v_t_47


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (1 8)  (1727 376)  (1727 376)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (0 9)  (1726 377)  (1726 377)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


LogicTile_2_22

 (3 8)  (75 360)  (75 360)  routing T_2_22.sp12_h_r_1 <X> T_2_22.sp12_v_b_1
 (3 9)  (75 361)  (75 361)  routing T_2_22.sp12_h_r_1 <X> T_2_22.sp12_v_b_1


LogicTile_3_22

 (25 6)  (151 358)  (151 358)  routing T_3_22.sp4_v_t_3 <X> T_3_22.lc_trk_g1_6
 (22 7)  (148 359)  (148 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (149 359)  (149 359)  routing T_3_22.sp4_v_t_3 <X> T_3_22.lc_trk_g1_6
 (25 7)  (151 359)  (151 359)  routing T_3_22.sp4_v_t_3 <X> T_3_22.lc_trk_g1_6
 (26 10)  (152 362)  (152 362)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_5/in_0
 (37 10)  (163 362)  (163 362)  LC_5 Logic Functioning bit
 (39 10)  (165 362)  (165 362)  LC_5 Logic Functioning bit
 (40 10)  (166 362)  (166 362)  LC_5 Logic Functioning bit
 (42 10)  (168 362)  (168 362)  LC_5 Logic Functioning bit
 (47 10)  (173 362)  (173 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (152 363)  (152 363)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 363)  (153 363)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 363)  (155 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (162 363)  (162 363)  LC_5 Logic Functioning bit
 (38 11)  (164 363)  (164 363)  LC_5 Logic Functioning bit
 (41 11)  (167 363)  (167 363)  LC_5 Logic Functioning bit
 (43 11)  (169 363)  (169 363)  LC_5 Logic Functioning bit


LogicTile_13_22

 (2 14)  (656 366)  (656 366)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_14_22

 (3 13)  (711 365)  (711 365)  routing T_14_22.sp12_h_l_22 <X> T_14_22.sp12_h_r_1


LogicTile_16_22

 (4 9)  (820 361)  (820 361)  routing T_16_22.sp4_h_l_47 <X> T_16_22.sp4_h_r_6
 (6 9)  (822 361)  (822 361)  routing T_16_22.sp4_h_l_47 <X> T_16_22.sp4_h_r_6


LogicTile_20_22

 (5 12)  (1041 364)  (1041 364)  routing T_20_22.sp4_h_l_43 <X> T_20_22.sp4_h_r_9
 (4 13)  (1040 365)  (1040 365)  routing T_20_22.sp4_h_l_43 <X> T_20_22.sp4_h_r_9


LogicTile_24_22

 (8 7)  (1260 359)  (1260 359)  routing T_24_22.sp4_h_r_10 <X> T_24_22.sp4_v_t_41
 (9 7)  (1261 359)  (1261 359)  routing T_24_22.sp4_h_r_10 <X> T_24_22.sp4_v_t_41
 (10 7)  (1262 359)  (1262 359)  routing T_24_22.sp4_h_r_10 <X> T_24_22.sp4_v_t_41
 (6 13)  (1258 365)  (1258 365)  routing T_24_22.sp4_h_l_44 <X> T_24_22.sp4_h_r_9
 (5 15)  (1257 367)  (1257 367)  routing T_24_22.sp4_h_l_44 <X> T_24_22.sp4_v_t_44


RAM_Tile_25_22

 (2 14)  (1308 366)  (1308 366)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_22

 (5 0)  (1461 352)  (1461 352)  routing T_28_22.sp4_h_l_44 <X> T_28_22.sp4_h_r_0
 (4 1)  (1460 353)  (1460 353)  routing T_28_22.sp4_h_l_44 <X> T_28_22.sp4_h_r_0


LogicTile_32_22

 (11 6)  (1683 358)  (1683 358)  routing T_32_22.sp4_h_l_37 <X> T_32_22.sp4_v_t_40


LogicTile_26_17

 (3 0)  (1351 272)  (1351 272)  routing T_26_17.sp12_v_t_23 <X> T_26_17.sp12_v_b_0


LogicTile_5_16

 (3 8)  (237 264)  (237 264)  routing T_5_16.sp12_v_t_22 <X> T_5_16.sp12_v_b_1


LogicTile_32_16

 (3 6)  (1675 262)  (1675 262)  routing T_32_16.sp12_v_b_0 <X> T_32_16.sp12_v_t_23


LogicTile_2_14

 (19 9)  (91 233)  (91 233)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 184)  (1 184)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (0 11)  (17 187)  (17 187)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_1_11

 (4 4)  (22 180)  (22 180)  routing T_1_11.sp4_h_l_44 <X> T_1_11.sp4_v_b_3
 (6 4)  (24 180)  (24 180)  routing T_1_11.sp4_h_l_44 <X> T_1_11.sp4_v_b_3
 (5 5)  (23 181)  (23 181)  routing T_1_11.sp4_h_l_44 <X> T_1_11.sp4_v_b_3


LogicTile_2_11

 (3 1)  (75 177)  (75 177)  routing T_2_11.sp12_h_l_23 <X> T_2_11.sp12_v_b_0
 (11 4)  (83 180)  (83 180)  routing T_2_11.sp4_v_t_44 <X> T_2_11.sp4_v_b_5
 (13 4)  (85 180)  (85 180)  routing T_2_11.sp4_v_t_44 <X> T_2_11.sp4_v_b_5
 (3 7)  (75 183)  (75 183)  routing T_2_11.sp12_h_l_23 <X> T_2_11.sp12_v_t_23


LogicTile_2_10

 (3 8)  (75 168)  (75 168)  routing T_2_10.sp12_v_t_22 <X> T_2_10.sp12_v_b_1


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8

 (9 7)  (8 135)  (8 135)  Column buffer control bit: IOLEFT_half_column_clock_enable_6



LogicTile_1_8

 (7 15)  (25 143)  (25 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_2_8

 (7 15)  (79 143)  (79 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_1_7

 (6 8)  (24 120)  (24 120)  routing T_1_7.sp4_v_t_38 <X> T_1_7.sp4_v_b_6
 (5 9)  (23 121)  (23 121)  routing T_1_7.sp4_v_t_38 <X> T_1_7.sp4_v_b_6


LogicTile_2_7

 (9 1)  (81 113)  (81 113)  routing T_2_7.sp4_v_t_40 <X> T_2_7.sp4_v_b_1
 (10 1)  (82 113)  (82 113)  routing T_2_7.sp4_v_t_40 <X> T_2_7.sp4_v_b_1


LogicTile_26_6

 (19 10)  (1367 106)  (1367 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_1_5

 (25 0)  (43 80)  (43 80)  routing T_1_5.wire_logic_cluster/lc_2/out <X> T_1_5.lc_trk_g0_2
 (22 1)  (40 81)  (40 81)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (18 82)  (18 82)  routing T_1_5.glb_netwk_6 <X> T_1_5.wire_logic_cluster/lc_7/clk
 (1 2)  (19 82)  (19 82)  routing T_1_5.glb_netwk_6 <X> T_1_5.wire_logic_cluster/lc_7/clk
 (2 2)  (20 82)  (20 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (44 82)  (44 82)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.wire_logic_cluster/lc_1/in_0
 (29 2)  (47 82)  (47 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 82)  (49 82)  routing T_1_5.lc_trk_g2_6 <X> T_1_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 82)  (50 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 82)  (51 82)  routing T_1_5.lc_trk_g2_6 <X> T_1_5.wire_logic_cluster/lc_1/in_3
 (38 2)  (56 82)  (56 82)  LC_1 Logic Functioning bit
 (40 2)  (58 82)  (58 82)  LC_1 Logic Functioning bit
 (42 2)  (60 82)  (60 82)  LC_1 Logic Functioning bit
 (43 2)  (61 82)  (61 82)  LC_1 Logic Functioning bit
 (28 3)  (46 83)  (46 83)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 83)  (47 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 83)  (48 83)  routing T_1_5.lc_trk_g0_2 <X> T_1_5.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 83)  (49 83)  routing T_1_5.lc_trk_g2_6 <X> T_1_5.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 83)  (50 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (51 83)  (51 83)  routing T_1_5.lc_trk_g3_2 <X> T_1_5.input_2_1
 (34 3)  (52 83)  (52 83)  routing T_1_5.lc_trk_g3_2 <X> T_1_5.input_2_1
 (35 3)  (53 83)  (53 83)  routing T_1_5.lc_trk_g3_2 <X> T_1_5.input_2_1
 (36 3)  (54 83)  (54 83)  LC_1 Logic Functioning bit
 (38 3)  (56 83)  (56 83)  LC_1 Logic Functioning bit
 (40 3)  (58 83)  (58 83)  LC_1 Logic Functioning bit
 (42 3)  (60 83)  (60 83)  LC_1 Logic Functioning bit
 (31 4)  (49 84)  (49 84)  routing T_1_5.lc_trk_g3_6 <X> T_1_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 84)  (50 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 84)  (51 84)  routing T_1_5.lc_trk_g3_6 <X> T_1_5.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 84)  (52 84)  routing T_1_5.lc_trk_g3_6 <X> T_1_5.wire_logic_cluster/lc_2/in_3
 (38 4)  (56 84)  (56 84)  LC_2 Logic Functioning bit
 (39 4)  (57 84)  (57 84)  LC_2 Logic Functioning bit
 (45 4)  (63 84)  (63 84)  LC_2 Logic Functioning bit
 (50 4)  (68 84)  (68 84)  Cascade bit: LH_LC02_inmux02_5

 (31 5)  (49 85)  (49 85)  routing T_1_5.lc_trk_g3_6 <X> T_1_5.wire_logic_cluster/lc_2/in_3
 (38 5)  (56 85)  (56 85)  LC_2 Logic Functioning bit
 (39 5)  (57 85)  (57 85)  LC_2 Logic Functioning bit
 (25 8)  (43 88)  (43 88)  routing T_1_5.rgt_op_2 <X> T_1_5.lc_trk_g2_2
 (22 9)  (40 89)  (40 89)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (42 89)  (42 89)  routing T_1_5.rgt_op_2 <X> T_1_5.lc_trk_g2_2
 (15 10)  (33 90)  (33 90)  routing T_1_5.rgt_op_5 <X> T_1_5.lc_trk_g2_5
 (17 10)  (35 90)  (35 90)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (36 90)  (36 90)  routing T_1_5.rgt_op_5 <X> T_1_5.lc_trk_g2_5
 (25 10)  (43 90)  (43 90)  routing T_1_5.wire_logic_cluster/lc_6/out <X> T_1_5.lc_trk_g2_6
 (28 10)  (46 90)  (46 90)  routing T_1_5.lc_trk_g2_2 <X> T_1_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 90)  (47 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (50 90)  (50 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (54 90)  (54 90)  LC_5 Logic Functioning bit
 (38 10)  (56 90)  (56 90)  LC_5 Logic Functioning bit
 (22 11)  (40 91)  (40 91)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (48 91)  (48 91)  routing T_1_5.lc_trk_g2_2 <X> T_1_5.wire_logic_cluster/lc_5/in_1
 (31 11)  (49 91)  (49 91)  routing T_1_5.lc_trk_g0_2 <X> T_1_5.wire_logic_cluster/lc_5/in_3
 (36 11)  (54 91)  (54 91)  LC_5 Logic Functioning bit
 (38 11)  (56 91)  (56 91)  LC_5 Logic Functioning bit
 (25 12)  (43 92)  (43 92)  routing T_1_5.rgt_op_2 <X> T_1_5.lc_trk_g3_2
 (26 12)  (44 92)  (44 92)  routing T_1_5.lc_trk_g2_6 <X> T_1_5.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 92)  (45 92)  routing T_1_5.lc_trk_g3_6 <X> T_1_5.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 92)  (46 92)  routing T_1_5.lc_trk_g3_6 <X> T_1_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 92)  (47 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 92)  (48 92)  routing T_1_5.lc_trk_g3_6 <X> T_1_5.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 92)  (49 92)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 92)  (50 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 92)  (51 92)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 92)  (54 92)  LC_6 Logic Functioning bit
 (45 12)  (63 92)  (63 92)  LC_6 Logic Functioning bit
 (50 12)  (68 92)  (68 92)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (40 93)  (40 93)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (42 93)  (42 93)  routing T_1_5.rgt_op_2 <X> T_1_5.lc_trk_g3_2
 (26 13)  (44 93)  (44 93)  routing T_1_5.lc_trk_g2_6 <X> T_1_5.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 93)  (46 93)  routing T_1_5.lc_trk_g2_6 <X> T_1_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 93)  (47 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 93)  (48 93)  routing T_1_5.lc_trk_g3_6 <X> T_1_5.wire_logic_cluster/lc_6/in_1
 (38 13)  (56 93)  (56 93)  LC_6 Logic Functioning bit
 (41 13)  (59 93)  (59 93)  LC_6 Logic Functioning bit
 (43 13)  (61 93)  (61 93)  LC_6 Logic Functioning bit
 (25 14)  (43 94)  (43 94)  routing T_1_5.sp4_v_b_30 <X> T_1_5.lc_trk_g3_6
 (22 15)  (40 95)  (40 95)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (41 95)  (41 95)  routing T_1_5.sp4_v_b_30 <X> T_1_5.lc_trk_g3_6


LogicTile_2_5

 (25 0)  (97 80)  (97 80)  routing T_2_5.lft_op_2 <X> T_2_5.lc_trk_g0_2
 (26 0)  (98 80)  (98 80)  routing T_2_5.lc_trk_g1_5 <X> T_2_5.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 80)  (99 80)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 80)  (101 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 80)  (102 80)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 80)  (104 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 80)  (105 80)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 80)  (106 80)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_0/in_3
 (37 0)  (109 80)  (109 80)  LC_0 Logic Functioning bit
 (38 0)  (110 80)  (110 80)  LC_0 Logic Functioning bit
 (39 0)  (111 80)  (111 80)  LC_0 Logic Functioning bit
 (40 0)  (112 80)  (112 80)  LC_0 Logic Functioning bit
 (41 0)  (113 80)  (113 80)  LC_0 Logic Functioning bit
 (42 0)  (114 80)  (114 80)  LC_0 Logic Functioning bit
 (43 0)  (115 80)  (115 80)  LC_0 Logic Functioning bit
 (22 1)  (94 81)  (94 81)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (96 81)  (96 81)  routing T_2_5.lft_op_2 <X> T_2_5.lc_trk_g0_2
 (27 1)  (99 81)  (99 81)  routing T_2_5.lc_trk_g1_5 <X> T_2_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 81)  (101 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 81)  (102 81)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 81)  (103 81)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 81)  (104 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (107 81)  (107 81)  routing T_2_5.lc_trk_g0_2 <X> T_2_5.input_2_0
 (36 1)  (108 81)  (108 81)  LC_0 Logic Functioning bit
 (37 1)  (109 81)  (109 81)  LC_0 Logic Functioning bit
 (38 1)  (110 81)  (110 81)  LC_0 Logic Functioning bit
 (39 1)  (111 81)  (111 81)  LC_0 Logic Functioning bit
 (40 1)  (112 81)  (112 81)  LC_0 Logic Functioning bit
 (41 1)  (113 81)  (113 81)  LC_0 Logic Functioning bit
 (42 1)  (114 81)  (114 81)  LC_0 Logic Functioning bit
 (43 1)  (115 81)  (115 81)  LC_0 Logic Functioning bit
 (0 2)  (72 82)  (72 82)  routing T_2_5.glb_netwk_6 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (1 2)  (73 82)  (73 82)  routing T_2_5.glb_netwk_6 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (2 2)  (74 82)  (74 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (97 82)  (97 82)  routing T_2_5.lft_op_6 <X> T_2_5.lc_trk_g0_6
 (32 2)  (104 82)  (104 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 82)  (105 82)  routing T_2_5.lc_trk_g2_2 <X> T_2_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 82)  (108 82)  LC_1 Logic Functioning bit
 (37 2)  (109 82)  (109 82)  LC_1 Logic Functioning bit
 (38 2)  (110 82)  (110 82)  LC_1 Logic Functioning bit
 (39 2)  (111 82)  (111 82)  LC_1 Logic Functioning bit
 (42 2)  (114 82)  (114 82)  LC_1 Logic Functioning bit
 (43 2)  (115 82)  (115 82)  LC_1 Logic Functioning bit
 (50 2)  (122 82)  (122 82)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (94 83)  (94 83)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (96 83)  (96 83)  routing T_2_5.lft_op_6 <X> T_2_5.lc_trk_g0_6
 (31 3)  (103 83)  (103 83)  routing T_2_5.lc_trk_g2_2 <X> T_2_5.wire_logic_cluster/lc_1/in_3
 (36 3)  (108 83)  (108 83)  LC_1 Logic Functioning bit
 (37 3)  (109 83)  (109 83)  LC_1 Logic Functioning bit
 (38 3)  (110 83)  (110 83)  LC_1 Logic Functioning bit
 (39 3)  (111 83)  (111 83)  LC_1 Logic Functioning bit
 (42 3)  (114 83)  (114 83)  LC_1 Logic Functioning bit
 (43 3)  (115 83)  (115 83)  LC_1 Logic Functioning bit
 (46 3)  (118 83)  (118 83)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (21 4)  (93 84)  (93 84)  routing T_2_5.wire_logic_cluster/lc_3/out <X> T_2_5.lc_trk_g1_3
 (22 4)  (94 84)  (94 84)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 84)  (97 84)  routing T_2_5.lft_op_2 <X> T_2_5.lc_trk_g1_2
 (27 4)  (99 84)  (99 84)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 84)  (100 84)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 84)  (101 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 84)  (103 84)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 84)  (104 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 84)  (106 84)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 84)  (108 84)  LC_2 Logic Functioning bit
 (38 4)  (110 84)  (110 84)  LC_2 Logic Functioning bit
 (41 4)  (113 84)  (113 84)  LC_2 Logic Functioning bit
 (43 4)  (115 84)  (115 84)  LC_2 Logic Functioning bit
 (45 4)  (117 84)  (117 84)  LC_2 Logic Functioning bit
 (22 5)  (94 85)  (94 85)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (96 85)  (96 85)  routing T_2_5.lft_op_2 <X> T_2_5.lc_trk_g1_2
 (26 5)  (98 85)  (98 85)  routing T_2_5.lc_trk_g1_3 <X> T_2_5.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 85)  (99 85)  routing T_2_5.lc_trk_g1_3 <X> T_2_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 85)  (101 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 85)  (102 85)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 85)  (103 85)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 85)  (108 85)  LC_2 Logic Functioning bit
 (37 5)  (109 85)  (109 85)  LC_2 Logic Functioning bit
 (38 5)  (110 85)  (110 85)  LC_2 Logic Functioning bit
 (39 5)  (111 85)  (111 85)  LC_2 Logic Functioning bit
 (41 5)  (113 85)  (113 85)  LC_2 Logic Functioning bit
 (43 5)  (115 85)  (115 85)  LC_2 Logic Functioning bit
 (17 6)  (89 86)  (89 86)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 86)  (90 86)  routing T_2_5.wire_logic_cluster/lc_5/out <X> T_2_5.lc_trk_g1_5
 (25 6)  (97 86)  (97 86)  routing T_2_5.lft_op_6 <X> T_2_5.lc_trk_g1_6
 (26 6)  (98 86)  (98 86)  routing T_2_5.lc_trk_g2_5 <X> T_2_5.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 86)  (101 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 86)  (103 86)  routing T_2_5.lc_trk_g2_4 <X> T_2_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 86)  (104 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 86)  (105 86)  routing T_2_5.lc_trk_g2_4 <X> T_2_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 86)  (108 86)  LC_3 Logic Functioning bit
 (38 6)  (110 86)  (110 86)  LC_3 Logic Functioning bit
 (22 7)  (94 87)  (94 87)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (96 87)  (96 87)  routing T_2_5.lft_op_6 <X> T_2_5.lc_trk_g1_6
 (28 7)  (100 87)  (100 87)  routing T_2_5.lc_trk_g2_5 <X> T_2_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 87)  (101 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 87)  (102 87)  routing T_2_5.lc_trk_g0_2 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (26 8)  (98 88)  (98 88)  routing T_2_5.lc_trk_g1_5 <X> T_2_5.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 88)  (99 88)  routing T_2_5.lc_trk_g1_2 <X> T_2_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 88)  (101 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 88)  (104 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 88)  (105 88)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 88)  (106 88)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (35 8)  (107 88)  (107 88)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.input_2_4
 (37 8)  (109 88)  (109 88)  LC_4 Logic Functioning bit
 (38 8)  (110 88)  (110 88)  LC_4 Logic Functioning bit
 (39 8)  (111 88)  (111 88)  LC_4 Logic Functioning bit
 (40 8)  (112 88)  (112 88)  LC_4 Logic Functioning bit
 (42 8)  (114 88)  (114 88)  LC_4 Logic Functioning bit
 (43 8)  (115 88)  (115 88)  LC_4 Logic Functioning bit
 (10 9)  (82 89)  (82 89)  routing T_2_5.sp4_h_r_2 <X> T_2_5.sp4_v_b_7
 (22 9)  (94 89)  (94 89)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (95 89)  (95 89)  routing T_2_5.sp12_v_t_9 <X> T_2_5.lc_trk_g2_2
 (27 9)  (99 89)  (99 89)  routing T_2_5.lc_trk_g1_5 <X> T_2_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 89)  (101 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 89)  (102 89)  routing T_2_5.lc_trk_g1_2 <X> T_2_5.wire_logic_cluster/lc_4/in_1
 (31 9)  (103 89)  (103 89)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 89)  (104 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (107 89)  (107 89)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.input_2_4
 (38 9)  (110 89)  (110 89)  LC_4 Logic Functioning bit
 (41 9)  (113 89)  (113 89)  LC_4 Logic Functioning bit
 (17 10)  (89 90)  (89 90)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 90)  (90 90)  routing T_2_5.wire_logic_cluster/lc_5/out <X> T_2_5.lc_trk_g2_5
 (26 10)  (98 90)  (98 90)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_5/in_0
 (38 10)  (110 90)  (110 90)  LC_5 Logic Functioning bit
 (41 10)  (113 90)  (113 90)  LC_5 Logic Functioning bit
 (45 10)  (117 90)  (117 90)  LC_5 Logic Functioning bit
 (50 10)  (122 90)  (122 90)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (88 91)  (88 91)  routing T_2_5.sp12_v_b_12 <X> T_2_5.lc_trk_g2_4
 (17 11)  (89 91)  (89 91)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (27 11)  (99 91)  (99 91)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 91)  (100 91)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 91)  (101 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (39 11)  (111 91)  (111 91)  LC_5 Logic Functioning bit
 (40 11)  (112 91)  (112 91)  LC_5 Logic Functioning bit
 (25 12)  (97 92)  (97 92)  routing T_2_5.wire_logic_cluster/lc_2/out <X> T_2_5.lc_trk_g3_2
 (22 13)  (94 93)  (94 93)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (16 15)  (88 95)  (88 95)  routing T_2_5.sp12_v_b_12 <X> T_2_5.lc_trk_g3_4
 (17 15)  (89 95)  (89 95)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


IO_Tile_0_4

 (7 2)  (10 66)  (10 66)  Enable bit of Mux _local_links/g0_mux_3 => logic_op_rgt_3 lc_trk_g0_3
 (8 2)  (9 66)  (9 66)  routing T_0_4.logic_op_rgt_3 <X> T_0_4.lc_trk_g0_3
 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (8 3)  (9 67)  (9 67)  routing T_0_4.logic_op_rgt_3 <X> T_0_4.lc_trk_g0_3
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (10 4)  (7 68)  (7 68)  routing T_0_4.lc_trk_g1_6 <X> T_0_4.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 68)  (6 68)  routing T_0_4.lc_trk_g1_6 <X> T_0_4.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 68)  (4 68)  routing T_0_4.lc_trk_g0_4 <X> T_0_4.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 68)  (0 68)  IOB_0 IO Functioning bit
 (5 5)  (12 69)  (12 69)  routing T_0_4.span4_horz_20 <X> T_0_4.lc_trk_g0_4
 (6 5)  (11 69)  (11 69)  routing T_0_4.span4_horz_20 <X> T_0_4.lc_trk_g0_4
 (7 5)  (10 69)  (10 69)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (10 5)  (7 69)  (7 69)  routing T_0_4.lc_trk_g1_6 <X> T_0_4.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 69)  (6 69)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 69)  (4 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (10 9)  (7 73)  (7 73)  routing T_0_4.lc_trk_g0_3 <X> T_0_4.wire_io_cluster/io_0/D_OUT_1
 (11 9)  (6 73)  (6 73)  Enable bit of Mux _io_cluster/in_mux0_2 => lc_trk_g0_3 wire_io_cluster/io_0/D_OUT_1
 (12 14)  (5 78)  (5 78)  routing T_0_4.glb_netwk_6 <X> T_0_4.wire_io_cluster/io_1/outclk
 (14 14)  (3 78)  (3 78)  routing T_0_4.glb_netwk_6 <X> T_0_4.wire_io_cluster/io_1/outclk
 (6 15)  (11 79)  (11 79)  routing T_0_4.span12_horz_14 <X> T_0_4.lc_trk_g1_6
 (7 15)  (10 79)  (10 79)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6
 (15 15)  (2 79)  (2 79)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_6 wire_io_cluster/io_1/outclk


LogicTile_1_4

 (21 0)  (39 64)  (39 64)  routing T_1_4.wire_logic_cluster/lc_3/out <X> T_1_4.lc_trk_g0_3
 (22 0)  (40 64)  (40 64)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (18 66)  (18 66)  routing T_1_4.glb_netwk_6 <X> T_1_4.wire_logic_cluster/lc_7/clk
 (1 2)  (19 66)  (19 66)  routing T_1_4.glb_netwk_6 <X> T_1_4.wire_logic_cluster/lc_7/clk
 (2 2)  (20 66)  (20 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (33 66)  (33 66)  routing T_1_4.top_op_5 <X> T_1_4.lc_trk_g0_5
 (17 2)  (35 66)  (35 66)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (36 67)  (36 67)  routing T_1_4.top_op_5 <X> T_1_4.lc_trk_g0_5
 (22 3)  (40 67)  (40 67)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (42 67)  (42 67)  routing T_1_4.top_op_6 <X> T_1_4.lc_trk_g0_6
 (25 3)  (43 67)  (43 67)  routing T_1_4.top_op_6 <X> T_1_4.lc_trk_g0_6
 (27 6)  (45 70)  (45 70)  routing T_1_4.lc_trk_g3_5 <X> T_1_4.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 70)  (46 70)  routing T_1_4.lc_trk_g3_5 <X> T_1_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 70)  (47 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 70)  (48 70)  routing T_1_4.lc_trk_g3_5 <X> T_1_4.wire_logic_cluster/lc_3/in_1
 (31 6)  (49 70)  (49 70)  routing T_1_4.lc_trk_g0_6 <X> T_1_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 70)  (50 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (53 70)  (53 70)  routing T_1_4.lc_trk_g0_5 <X> T_1_4.input_2_3
 (36 6)  (54 70)  (54 70)  LC_3 Logic Functioning bit
 (37 6)  (55 70)  (55 70)  LC_3 Logic Functioning bit
 (38 6)  (56 70)  (56 70)  LC_3 Logic Functioning bit
 (41 6)  (59 70)  (59 70)  LC_3 Logic Functioning bit
 (43 6)  (61 70)  (61 70)  LC_3 Logic Functioning bit
 (45 6)  (63 70)  (63 70)  LC_3 Logic Functioning bit
 (26 7)  (44 71)  (44 71)  routing T_1_4.lc_trk_g0_3 <X> T_1_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 71)  (47 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 71)  (49 71)  routing T_1_4.lc_trk_g0_6 <X> T_1_4.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 71)  (50 71)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (37 7)  (55 71)  (55 71)  LC_3 Logic Functioning bit
 (38 7)  (56 71)  (56 71)  LC_3 Logic Functioning bit
 (41 7)  (59 71)  (59 71)  LC_3 Logic Functioning bit
 (43 7)  (61 71)  (61 71)  LC_3 Logic Functioning bit
 (14 11)  (32 75)  (32 75)  routing T_1_4.sp4_r_v_b_36 <X> T_1_4.lc_trk_g2_4
 (17 11)  (35 75)  (35 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (18 78)  (18 78)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 78)  (19 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (33 78)  (33 78)  routing T_1_4.tnr_op_5 <X> T_1_4.lc_trk_g3_5
 (17 14)  (35 78)  (35 78)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (1 15)  (19 79)  (19 79)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_7/s_r


LogicTile_2_4

 (0 0)  (72 64)  (72 64)  Negative Clock bit

 (22 1)  (94 65)  (94 65)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (95 65)  (95 65)  routing T_2_4.sp4_v_b_18 <X> T_2_4.lc_trk_g0_2
 (24 1)  (96 65)  (96 65)  routing T_2_4.sp4_v_b_18 <X> T_2_4.lc_trk_g0_2
 (0 2)  (72 66)  (72 66)  routing T_2_4.glb_netwk_6 <X> T_2_4.wire_logic_cluster/lc_7/clk
 (1 2)  (73 66)  (73 66)  routing T_2_4.glb_netwk_6 <X> T_2_4.wire_logic_cluster/lc_7/clk
 (2 2)  (74 66)  (74 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (87 66)  (87 66)  routing T_2_4.top_op_5 <X> T_2_4.lc_trk_g0_5
 (17 2)  (89 66)  (89 66)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (90 67)  (90 67)  routing T_2_4.top_op_5 <X> T_2_4.lc_trk_g0_5
 (1 4)  (73 68)  (73 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (73 69)  (73 69)  routing T_2_4.lc_trk_g0_2 <X> T_2_4.wire_logic_cluster/lc_7/cen
 (31 12)  (103 76)  (103 76)  routing T_2_4.lc_trk_g0_5 <X> T_2_4.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 76)  (104 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (108 76)  (108 76)  LC_6 Logic Functioning bit
 (37 12)  (109 76)  (109 76)  LC_6 Logic Functioning bit
 (38 12)  (110 76)  (110 76)  LC_6 Logic Functioning bit
 (39 12)  (111 76)  (111 76)  LC_6 Logic Functioning bit
 (45 12)  (117 76)  (117 76)  LC_6 Logic Functioning bit
 (36 13)  (108 77)  (108 77)  LC_6 Logic Functioning bit
 (37 13)  (109 77)  (109 77)  LC_6 Logic Functioning bit
 (38 13)  (110 77)  (110 77)  LC_6 Logic Functioning bit
 (39 13)  (111 77)  (111 77)  LC_6 Logic Functioning bit
 (47 13)  (119 77)  (119 77)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (72 78)  (72 78)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 78)  (73 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (88 78)  (88 78)  routing T_2_4.sp12_v_t_10 <X> T_2_4.lc_trk_g3_5
 (17 14)  (89 78)  (89 78)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (0 15)  (72 79)  (72 79)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_7/s_r
 (1 15)  (73 79)  (73 79)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_7/s_r


LogicTile_5_4

 (3 10)  (237 74)  (237 74)  routing T_5_4.sp12_v_t_22 <X> T_5_4.sp12_h_l_22


RAM_Tile_8_4

 (3 5)  (399 69)  (399 69)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_h_r_0


LogicTile_20_4

 (3 5)  (1039 69)  (1039 69)  routing T_20_4.sp12_h_l_23 <X> T_20_4.sp12_h_r_0


LogicTile_32_4

 (3 7)  (1675 71)  (1675 71)  routing T_32_4.sp12_h_l_23 <X> T_32_4.sp12_v_t_23


LogicTile_26_3

 (8 1)  (1356 49)  (1356 49)  routing T_26_3.sp4_v_t_47 <X> T_26_3.sp4_v_b_1
 (10 1)  (1358 49)  (1358 49)  routing T_26_3.sp4_v_t_47 <X> T_26_3.sp4_v_b_1


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_14_0

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 7)  (735 9)  (735 9)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_9



IO_Tile_15_0

 (2 0)  (788 15)  (788 15)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6



IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5



IO_Tile_20_0

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_0 <X> T_20_0.fabout
 (4 8)  (1052 7)  (1052 7)  routing T_20_0.span4_horz_r_8 <X> T_20_0.lc_trk_g1_0
 (5 9)  (1053 6)  (1053 6)  routing T_20_0.span4_horz_r_8 <X> T_20_0.lc_trk_g1_0
 (7 9)  (1055 6)  (1055 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0


IO_Tile_22_0

 (11 0)  (1177 15)  (1177 15)  routing T_22_0.span4_horz_r_0 <X> T_22_0.span4_horz_l_12


IO_Tile_26_0

 (12 0)  (1382 15)  (1382 15)  routing T_26_0.span4_vert_25 <X> T_26_0.span4_horz_l_12

