# Synopsys Constraint Checker(syntax only), version maplat, Build 1498R, built Jul  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sun Feb 04 00:07:48 2018


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                                    Requested     Requested     Clock        Clock                   Clock
Clock                                                    Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------
System                                                   1.0 MHz       1000.000      system       system_clkgroup         0    
oDDRx4|sclk_inferred_clock                               1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     4    
pll_pix2byte_YUV422_8bit_4lane|CLKOS2_inferred_clock     1.0 MHz       1000.000      inferred     Inferred_clkgroup_3     133  
pll_sony_block_cam_interface|CLKOP_inferred_clock        1.0 MHz       1000.000      inferred     Inferred_clkgroup_2     8    
top|PIXCLK                                               1.0 MHz       1000.000      inferred     Inferred_clkgroup_1     27   
===============================================================================================================================
