--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Jun 08 13:55:05 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     count7seg
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets D14_c]
            10 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.161ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \I2/count4bit_50__i0  (from \I2/Clock/i574 +)
   Destination:    FD1S3AX    D              \I2/count4bit_50__i3  (to \I2/Clock/i574 +)

   Delay:                   5.001ns  (28.6% logic, 71.4% route), 3 logic levels.

 Constraint Details:

      5.001ns data_path \I2/count4bit_50__i0 to \I2/count4bit_50__i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.161ns

 Path Details: \I2/count4bit_50__i0 to \I2/count4bit_50__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I2/count4bit_50__i0 (from \I2/Clock/i574)
Route        11   e 1.689                                  \I2/LEDBUS[0]
LUT4        ---     0.493              B to Z              \I2/i388_4_lut_3_lut_rep_11
Route         1   e 0.941                                  \I2/n638
LUT4        ---     0.493              D to Z              \I2/LEDBUS[3]_bdd_4_lut_595
Route         1   e 0.941                                  \I2/n621
                  --------
                    5.001  (28.6% logic, 71.4% route), 3 logic levels.


Error:  The following path violates requirements by 0.134ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \I2/count4bit_50__i1  (from \I2/Clock/i574 +)
   Destination:    FD1S3AX    D              \I2/count4bit_50__i3  (to \I2/Clock/i574 +)

   Delay:                   4.974ns  (28.7% logic, 71.3% route), 3 logic levels.

 Constraint Details:

      4.974ns data_path \I2/count4bit_50__i1 to \I2/count4bit_50__i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.134ns

 Path Details: \I2/count4bit_50__i1 to \I2/count4bit_50__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I2/count4bit_50__i1 (from \I2/Clock/i574)
Route        10   e 1.662                                  \I2/LEDBUS[1]
LUT4        ---     0.493              A to Z              \I2/i388_4_lut_3_lut_rep_11
Route         1   e 0.941                                  \I2/n638
LUT4        ---     0.493              D to Z              \I2/LEDBUS[3]_bdd_4_lut_595
Route         1   e 0.941                                  \I2/n621
                  --------
                    4.974  (28.7% logic, 71.3% route), 3 logic levels.


Passed:  The following path meets requirements by 1.273ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \I2/count4bit_50__i0  (from \I2/Clock/i574 +)
   Destination:    FD1S3AX    D              \I2/count4bit_50__i2  (to \I2/Clock/i574 +)

   Delay:                   3.567ns  (26.3% logic, 73.7% route), 2 logic levels.

 Constraint Details:

      3.567ns data_path \I2/count4bit_50__i0 to \I2/count4bit_50__i2 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.273ns

 Path Details: \I2/count4bit_50__i0 to \I2/count4bit_50__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I2/count4bit_50__i0 (from \I2/Clock/i574)
Route        11   e 1.689                                  \I2/LEDBUS[0]
LUT4        ---     0.493              B to Z              \I2/i2_3_lut_4_lut
Route         1   e 0.941                                  \I2/n533
                  --------
                    3.567  (26.3% logic, 73.7% route), 2 logic levels.

Warning: 5.161 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets \I2/Clock/Clk200Hz]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets D14_c]                   |     5.000 ns|     5.161 ns|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets \I2/Clock/Clk200Hz]      |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\I2/n621                                |       1|       2|     99.00%
                                        |        |        |
\I2/n638                                |       1|       2|     99.00%
                                        |        |        |
\I2/LEDBUS[0]                           |      11|       1|     50.00%
                                        |        |        |
\I2/LEDBUS[1]                           |      10|       1|     50.00%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 2  Score: 295

Constraints cover  10 paths, 10 nets, and 19 connections (8.7% coverage)


Peak memory: 135749632 bytes, TRCE: 6746112 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
