
*** Running vivado
    with args -log design_1_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_lmb_bram_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_lmb_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 345.742 ; gain = 88.605
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (11#1) [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 600.410 ; gain = 343.273
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 600.410 ; gain = 343.273
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 703.035 ; gain = 1.504
Finished Constraint Validation : Time (s): cpu = 00:01:39 ; elapsed = 00:01:42 . Memory (MB): peak = 703.035 ; gain = 445.898
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:39 ; elapsed = 00:01:42 . Memory (MB): peak = 703.035 ; gain = 445.898
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:01:42 . Memory (MB): peak = 703.035 ; gain = 445.898
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:39 ; elapsed = 00:01:43 . Memory (MB): peak = 703.035 ; gain = 445.898
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:43 . Memory (MB): peak = 703.035 ; gain = 445.898
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:01:57 . Memory (MB): peak = 720.680 ; gain = 463.543
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:01:57 . Memory (MB): peak = 721.387 ; gain = 464.250
Finished Technology Mapping : Time (s): cpu = 00:01:54 ; elapsed = 00:01:57 . Memory (MB): peak = 731.516 ; gain = 474.379
Finished IO Insertion : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 731.516 ; gain = 474.379
Finished Renaming Generated Instances : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 731.516 ; gain = 474.379
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 731.516 ; gain = 474.379
Finished Renaming Generated Ports : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 731.516 ; gain = 474.379
Finished Handling Custom Attributes : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 731.516 ; gain = 474.379
Finished Renaming Generated Nets : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 731.516 ; gain = 474.379

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     8|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 731.516 ; gain = 474.379
synth_design: Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 741.508 ; gain = 484.371
