
---------- Begin Simulation Statistics ----------
final_tick                                 7404039500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 176529                       # Simulator instruction rate (inst/s)
host_mem_usage                                 900860                       # Number of bytes of host memory used
host_op_rate                                   177008                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    56.65                       # Real time elapsed on the host
host_tick_rate                              130702535                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      10027169                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007404                       # Number of seconds simulated
sim_ticks                                  7404039500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.923716                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 3010118                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3012416                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22812                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3043144                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1711                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2659                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              948                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3058189                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5858                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          238                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7999479                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8033415                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             22221                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2501415                       # Number of branches committed
system.cpu.commit.bw_lim_events                  8314                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          800930                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10019633                       # Number of instructions committed
system.cpu.commit.committedOps               10046800                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     14611496                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.687596                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.426563                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     11397268     78.00%     78.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       713756      4.88%     82.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       154106      1.05%     83.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       435793      2.98%     86.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1876274     12.84%     99.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        17154      0.12%     99.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1742      0.01%     99.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         7089      0.05%     99.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         8314      0.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14611496                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4620                       # Number of function calls committed.
system.cpu.commit.int_insts                   7546090                       # Number of committed integer instructions.
system.cpu.commit.loads                         35385                       # Number of loads committed
system.cpu.commit.membars                         138                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7555307     75.20%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             384      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               94      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              8      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            32      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              15      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              10      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             72      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35385      0.35%     75.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2455478     24.44%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10046800                       # Class of committed instruction
system.cpu.commit.refs                        2490863                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      2101                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      10027169                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.480808                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.480808                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              12633004                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   626                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              2787458                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11379710                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   425675                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1079393                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  27044                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2140                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                557156                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     3058189                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     33241                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      14574621                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1478                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       12249000                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           132                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   55314                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.206522                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             119839                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            3017687                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.827184                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           14722272                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.834296                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.650327                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 11684875     79.37%     79.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4637      0.03%     79.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     4841      0.03%     79.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6171      0.04%     79.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2974943     20.21%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5095      0.03%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2344      0.02%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     4339      0.03%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    35027      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14722272                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        33980                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit        65631                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       109974                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull         1251                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage       2282701                       # number of prefetches that crossed the page
system.cpu.idleCycles                           85808                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                22920                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2686033                       # Number of branches executed
system.cpu.iew.exec_nop                         20739                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.731536                       # Inst execution rate
system.cpu.iew.exec_refs                      2700992                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2660790                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   84236                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 41130                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                206                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             28397                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2684777                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10988039                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 40202                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             42263                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10832640                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   464                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  27044                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   471                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2535                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          960                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5745                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       229295                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             39                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1854                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          21066                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  14921760                       # num instructions consuming a value
system.cpu.iew.wb_count                      10711037                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.363966                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5431012                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.723324                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10830585                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13522087                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5494327                       # number of integer regfile writes
system.cpu.ipc                               0.675307                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.675307                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                26      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8161167     75.05%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  386      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    96      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  11      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 53      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  80      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                40994      0.38%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2672043     24.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10874907                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        3419                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000314                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     925     27.05%     27.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      2      0.06%     27.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     27.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     27.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     27.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     27.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     27.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     27.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     27.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     27.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     27.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     27.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     27.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.03%     27.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.06%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     27.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1455     42.56%     69.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1034     30.24%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10875631                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           36470560                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10708754                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11904145                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10967094                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10874907                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 206                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          940113                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               332                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             32                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       477242                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14722272                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.738670                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.425657                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11235400     76.32%     76.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              437007      2.97%     79.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              481063      3.27%     82.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              827000      5.62%     88.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1726336     11.73%     99.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                7551      0.05%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4837      0.03%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1971      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1107      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14722272                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.734390                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   2669                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               5273                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2283                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              3305                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2048                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1220                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                41130                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2684777                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8007851                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    561                       # number of misc regfile writes
system.cpu.numCycles                         14808080                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   84966                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12530631                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     50                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   720008                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1261                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22114701                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11135584                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13884420                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1332739                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               12542583                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  27044                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              12538272                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1353754                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13852476                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19243                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                835                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   4397167                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            204                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             2699                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     25388525                       # The number of ROB reads
system.cpu.rob.rob_writes                    21806314                       # The number of ROB writes
system.cpu.timesIdled                            2990                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2230                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     180                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       173570                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        478341                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          110                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       319633                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          128                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       640421                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            128                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                982                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       172745                       # Transaction distribution
system.membus.trans_dist::CleanEvict              825                       # Transaction distribution
system.membus.trans_dist::ReadExReq            303702                       # Transaction distribution
system.membus.trans_dist::ReadExResp           303702                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           982                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            87                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       783025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 783025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30555456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30555456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            304771                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  304771    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              304771                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1273070500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1568197000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7404039500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             16997                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       475586                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        16616                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1130                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           303704                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          303702                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         16744                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          253                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           87                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           87                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        50104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       911103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                961207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2135040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     38834880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40969920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          173699                       # Total snoops (count)
system.tol2bus.snoopTraffic                  11055744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           494487                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000481                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021933                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 494249     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    238      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             494487                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          640385336                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         455995461                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          25116000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7404039500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2991                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  106                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        12919                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16016                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2991                       # number of overall hits
system.l2.overall_hits::.cpu.data                 106                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        12919                       # number of overall hits
system.l2.overall_hits::total                   16016                       # number of overall hits
system.l2.demand_misses::.cpu.inst                834                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             303851                       # number of demand (read+write) misses
system.l2.demand_misses::total                 304685                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               834                       # number of overall misses
system.l2.overall_misses::.cpu.data            303851                       # number of overall misses
system.l2.overall_misses::total                304685                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65205500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  31233316500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      31298522000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65205500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  31233316500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     31298522000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3825                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           303957                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        12919                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               320701                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3825                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          303957                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        12919                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              320701                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.218039                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999651                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.950059                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.218039                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999651                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.950059                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78184.052758                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102791.554084                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102724.197122                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78184.052758                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102791.554084                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102724.197122                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              172746                       # number of writebacks
system.l2.writebacks::total                    172746                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        303851                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            304685                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       303851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           304685                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     56865500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  28194816500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28251682000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56865500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  28194816500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28251682000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.218039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.950059                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.218039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.950059                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68184.052758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92791.586995                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92724.229942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68184.052758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92791.586995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92724.229942                       # average overall mshr miss latency
system.l2.replacements                         173699                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       302840                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           302840                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       302840                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       302840                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        16507                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            16507                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        16507                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        16507                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          303703                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              303703                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  31220721000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31220721000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        303704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            303704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102800.173196                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102800.173196                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       303703                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         303703                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  28183701000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28183701000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 92800.206122                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92800.206122                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2991                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        12919                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15910                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          834                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              834                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65205500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65205500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3825                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        12919                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          16744                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.218039                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.049809                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78184.052758                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78184.052758                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          834                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          834                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56865500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56865500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.218039                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.049809                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68184.052758                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68184.052758                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           105                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               105                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12595500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12595500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.584980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.584980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85104.729730                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85104.729730                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11115500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11115500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.584980                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.584980                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75104.729730                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75104.729730                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           87                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              87                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           87                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            87                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           87                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           87                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1640500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1640500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18856.321839                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18856.321839                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7404039500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 106908.964171                       # Cycle average of tags in use
system.l2.tags.total_refs                      640223                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    304771                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.100669                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.134689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       269.145749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     106610.683734                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.813375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.815651                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3235                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        32692                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        94782                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5427259                       # Number of tag accesses
system.l2.tags.data_accesses                  5427259                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7404039500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          53376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       19446400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19499776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     11055680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11055680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          303850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              304684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       172745                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             172745                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           7209038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2626458165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2633667203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      7209038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7209038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1493195708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1493195708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1493195708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7209038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2626458165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4126862910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    172745.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    303850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000483812500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        10793                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        10793                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              692797                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             162398                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      304684                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     172745                       # Number of write requests accepted
system.mem_ctrls.readBursts                    304684                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   172745                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10769                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9891994250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1523420000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15604819250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32466.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51216.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   282022                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  160653                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                304684                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               172745                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   82156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   60288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   68829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   66537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   26870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        34722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    879.901388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   791.392285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.407723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          637      1.83%      1.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1253      3.61%      5.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2024      5.83%     11.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          440      1.27%     12.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          922      2.66%     15.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1807      5.20%     20.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          324      0.93%     21.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6305     18.16%     39.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21010     60.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        34722                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        10793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.228759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.974107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1256.323038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        10792     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10793                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002687                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002511                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.078747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10779     99.87%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10793                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19499776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                11053888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19499776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11055680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2633.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1492.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2633.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1493.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7404027500                       # Total gap between requests
system.mem_ctrls.avgGap                      15508.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     19446400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     11053888                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 7209037.715155355632                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2626458165.167811393738                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1492953677.516172170639                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          834                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       303850                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       172745                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22543750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  15582275500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 125501104000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27030.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51282.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    726510.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            124421640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             66120285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1088650080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          451837980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     583908000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1962800700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1190266560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5468005245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        738.516488                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2997510250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    247000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4159529250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            123522000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             65649705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1086793680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          449744760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     583908000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1957785840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1194489600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5461893585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        737.691038                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3006990000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    247000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4150049500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7404039500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        28229                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            28229                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        28229                       # number of overall hits
system.cpu.icache.overall_hits::total           28229                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5012                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5012                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5012                       # number of overall misses
system.cpu.icache.overall_misses::total          5012                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    135505500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135505500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    135505500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135505500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        33241                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        33241                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        33241                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        33241                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.150778                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.150778                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.150778                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.150778                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27036.213089                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27036.213089                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27036.213089                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27036.213089                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              8019                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        16616                       # number of writebacks
system.cpu.icache.writebacks::total             16616                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1187                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1187                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1187                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1187                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3825                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3825                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3825                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        12919                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        16744                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    109986500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    109986500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    109986500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    232827265                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    342813765                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.115069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.115069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.115069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.503715                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28754.640523                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28754.640523                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28754.640523                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 18022.081043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20473.827341                       # average overall mshr miss latency
system.cpu.icache.replacements                  16616                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        28229                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           28229                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5012                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5012                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    135505500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135505500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        33241                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        33241                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.150778                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.150778                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27036.213089                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27036.213089                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1187                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1187                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3825                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3825                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    109986500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    109986500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.115069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.115069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28754.640523                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28754.640523                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        12919                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        12919                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    232827265                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    232827265                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 18022.081043                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 18022.081043                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   7404039500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7404039500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.908233                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44973                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             16744                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.685917                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    61.726897                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    66.181336                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.482241                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.517042                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999283                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           66                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.515625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             83226                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            83226                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7404039500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7404039500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7404039500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7404039500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7404039500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        62146                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            62146                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        62277                       # number of overall hits
system.cpu.dcache.overall_hits::total           62277                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2429609                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2429609                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2429616                       # number of overall misses
system.cpu.dcache.overall_misses::total       2429616                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 215817689500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 215817689500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 215817689500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 215817689500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2491755                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2491755                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2491893                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2491893                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.975059                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.975059                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.975008                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.975008                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 88828.156917                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88828.156917                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 88827.900993                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88827.900993                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       302841                       # number of writebacks
system.cpu.dcache.writebacks::total            302841                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2125572                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2125572                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2125572                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2125572                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       304037                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       304037                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       304044                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       304044                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  31694773500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  31694773500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  31695303500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  31695303500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.122017                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.122017                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.122013                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.122013                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 104246.435467                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 104246.435467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 104245.778572                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 104245.778572                       # average overall mshr miss latency
system.cpu.dcache.replacements                 303018                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        35834                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           35834                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          567                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           567                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30629500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30629500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        36401                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        36401                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54020.282187                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54020.282187                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          322                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          322                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          245                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          245                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13294000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13294000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006731                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006731                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54261.224490                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54261.224490                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26268                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26268                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2428984                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2428984                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 215785232500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 215785232500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2455252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2455252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.989301                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.989301                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88837.650845                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88837.650845                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2125250                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2125250                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       303734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       303734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  31679710000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  31679710000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.123708                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.123708                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 104300.835600                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104300.835600                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          131                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           131                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.050725                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.050725                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       530000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       530000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050725                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050725                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75714.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75714.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1827500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1827500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31508.620690                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31508.620690                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1769500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1769500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30508.620690                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30508.620690                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       453000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       453000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.012579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.012579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       226500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       226500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       351000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       351000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006289                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006289                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       351000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       351000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7404039500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1010.552859                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              366614                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            304042                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.205801                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1010.552859                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986868                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986868                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          362                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          662                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5288422                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5288422                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7404039500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   7404039500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
