
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Thu Jun 30 07:22:55 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32D/fclass.d.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fclass.d instruction of the RISC-V RV32FD_Zicsr,RV64FD_Zicsr extension for the fclass.d_b1 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IFD_Zicsr,RV64IFD_Zicsr")

.section .text.init
.org 0x80
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*D.*);def TEST_CASE_1=True;",fclass.d_b1)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x5,test_dataset_0)
RVTEST_SIGBASE(x11,signature_x11_1)

inst_0:// rs1==f14, rd==x20,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and  fcsr == 0  
/* opcode: fclass.d ; op1:f14; dest:x20; op1val:0x0; valaddr_reg:x5;
val_offset:0*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x20, f14, 0, 0, x5, 0*FLEN/8, x13, x11, x19)

inst_1:// rs1==f3, rd==x1,fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and  fcsr == 0  
/* opcode: fclass.d ; op1:f3; dest:x1; op1val:0x8000000000000000; valaddr_reg:x5;
val_offset:1*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x1, f3, 0, 0, x5, 1*FLEN/8, x13, x11, x19)

inst_2:// rs1==f29, rd==x8,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and  fcsr == 0  
/* opcode: fclass.d ; op1:f29; dest:x8; op1val:0x1; valaddr_reg:x5;
val_offset:2*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x8, f29, 0, 0, x5, 2*FLEN/8, x13, x11, x19)

inst_3:// rs1==f5, rd==x23,fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and  fcsr == 0  
/* opcode: fclass.d ; op1:f5; dest:x23; op1val:0x8000000000000001; valaddr_reg:x5;
val_offset:3*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x23, f5, 0, 0, x5, 3*FLEN/8, x13, x11, x19)

inst_4:// rs1==f4, rd==x0,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and  fcsr == 0  
/* opcode: fclass.d ; op1:f4; dest:x0; op1val:0x2; valaddr_reg:x5;
val_offset:4*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x0, f4, 0, 0, x5, 4*FLEN/8, x13, x11, x19)

inst_5:// rs1==f17, rd==x9,fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and  fcsr == 0  
/* opcode: fclass.d ; op1:f17; dest:x9; op1val:0x8000000000000002; valaddr_reg:x5;
val_offset:5*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x9, f17, 0, 0, x5, 5*FLEN/8, x13, x11, x19)

inst_6:// rs1==f8, rd==x6,fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fclass.d ; op1:f8; dest:x6; op1val:0xfffffffffffff; valaddr_reg:x5;
val_offset:6*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x6, f8, 0, 0, x5, 6*FLEN/8, x13, x11, x19)

inst_7:// rs1==f24, rd==x24,fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fclass.d ; op1:f24; dest:x24; op1val:0x800fffffffffffff; valaddr_reg:x5;
val_offset:7*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x24, f24, 0, 0, x5, 7*FLEN/8, x13, x11, x19)

inst_8:// rs1==f9, rd==x17,fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and  fcsr == 0  
/* opcode: fclass.d ; op1:f9; dest:x17; op1val:0x10000000000000; valaddr_reg:x5;
val_offset:8*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x17, f9, 0, 0, x5, 8*FLEN/8, x13, x11, x19)

inst_9:// rs1==f6, rd==x22,fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and  fcsr == 0  
/* opcode: fclass.d ; op1:f6; dest:x22; op1val:0x8010000000000000; valaddr_reg:x5;
val_offset:9*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x22, f6, 0, 0, x5, 9*FLEN/8, x13, x11, x19)

inst_10:// rs1==f1, rd==x10,fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and  fcsr == 0  
/* opcode: fclass.d ; op1:f1; dest:x10; op1val:0x10000000000002; valaddr_reg:x5;
val_offset:10*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x10, f1, 0, 0, x5, 10*FLEN/8, x13, x11, x19)

inst_11:// rs1==f13, rd==x27,fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and  fcsr == 0  
/* opcode: fclass.d ; op1:f13; dest:x27; op1val:0x8010000000000002; valaddr_reg:x5;
val_offset:11*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x27, f13, 0, 0, x5, 11*FLEN/8, x13, x11, x19)

inst_12:// rs1==f2, rd==x3,fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fclass.d ; op1:f2; dest:x3; op1val:0x7fefffffffffffff; valaddr_reg:x5;
val_offset:12*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x3, f2, 0, 0, x5, 12*FLEN/8, x13, x11, x19)

inst_13:// rs1==f27, rd==x28,fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fclass.d ; op1:f27; dest:x28; op1val:0xffefffffffffffff; valaddr_reg:x5;
val_offset:13*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x28, f27, 0, 0, x5, 13*FLEN/8, x13, x11, x19)

inst_14:// rs1==f26, rd==x18,fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and  fcsr == 0  
/* opcode: fclass.d ; op1:f26; dest:x18; op1val:0x7ff0000000000000; valaddr_reg:x5;
val_offset:14*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x18, f26, 0, 0, x5, 14*FLEN/8, x13, x11, x19)

inst_15:// rs1==f31, rd==x31,fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and  fcsr == 0  
/* opcode: fclass.d ; op1:f31; dest:x31; op1val:0xfff0000000000000; valaddr_reg:x5;
val_offset:15*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x31, f31, 0, 0, x5, 15*FLEN/8, x13, x11, x19)

inst_16:// rs1==f11, rd==x7,fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and  fcsr == 0  
/* opcode: fclass.d ; op1:f11; dest:x7; op1val:0x7ff8000000000000; valaddr_reg:x5;
val_offset:16*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x7, f11, 0, 0, x5, 16*FLEN/8, x13, x11, x19)

inst_17:// rs1==f28, rd==x12,fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and  fcsr == 0  
/* opcode: fclass.d ; op1:f28; dest:x12; op1val:0xfff8000000000000; valaddr_reg:x5;
val_offset:17*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x12, f28, 0, 0, x5, 17*FLEN/8, x13, x11, x19)

inst_18:// rs1==f18, rd==x29,fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and  fcsr == 0  
/* opcode: fclass.d ; op1:f18; dest:x29; op1val:0x7ff8000000000001; valaddr_reg:x5;
val_offset:18*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x29, f18, 0, 0, x5, 18*FLEN/8, x13, x11, x19)

inst_19:// rs1==f21, rd==x25,fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and  fcsr == 0  
/* opcode: fclass.d ; op1:f21; dest:x25; op1val:0xfff8000000000001; valaddr_reg:x5;
val_offset:19*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x25, f21, 0, 0, x5, 19*FLEN/8, x13, x11, x19)

inst_20:// rs1==f0, rd==x14,fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and  fcsr == 0  
/* opcode: fclass.d ; op1:f0; dest:x14; op1val:0x7ff0000000000001; valaddr_reg:x5;
val_offset:20*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x14, f0, 0, 0, x5, 20*FLEN/8, x13, x11, x19)

inst_21:// rs1==f10, rd==x4,fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and  fcsr == 0  
/* opcode: fclass.d ; op1:f10; dest:x4; op1val:0xfff0000000000001; valaddr_reg:x5;
val_offset:21*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x4, f10, 0, 0, x5, 21*FLEN/8, x13, x11, x19)

inst_22:// rs1==f15, rd==x2,fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and  fcsr == 0  
/* opcode: fclass.d ; op1:f15; dest:x2; op1val:0x3ff0000000000000; valaddr_reg:x5;
val_offset:22*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x2, f15, 0, 0, x5, 22*FLEN/8, x13, x11, x19)

inst_23:// rs1==f25, rd==x15,fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and  fcsr == 0  
/* opcode: fclass.d ; op1:f25; dest:x15; op1val:0xbf80000000000000; valaddr_reg:x5;
val_offset:23*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x15, f25, 0, 0, x5, 23*FLEN/8, x13, x11, x19)

inst_24:// rs1==f19, rd==x16,
/* opcode: fclass.d ; op1:f19; dest:x16; op1val:0x0; valaddr_reg:x5;
val_offset:24*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x16, f19, 0, 0, x5, 24*FLEN/8, x13, x11, x19)
RVTEST_VALBASEUPD(x3,test_dataset_1)

inst_25:// rs1==f12, rd==x13,
/* opcode: fclass.d ; op1:f12; dest:x13; op1val:0x0; valaddr_reg:x3;
val_offset:0*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x13, f12, 0, 0, x3, 0*FLEN/8, x4, x11, x19)

inst_26:// rs1==f16, rd==x5,
/* opcode: fclass.d ; op1:f16; dest:x5; op1val:0x0; valaddr_reg:x3;
val_offset:1*FLEN/8; correctval:??; testreg:x19;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x5, f16, 0, 0, x3, 1*FLEN/8, x4, x11, x19)

inst_27:// rs1==f7, rd==x19,
/* opcode: fclass.d ; op1:f7; dest:x19; op1val:0x0; valaddr_reg:x3;
val_offset:2*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x19, f7, 0, 0, x3, 2*FLEN/8, x4, x11, x2)
RVTEST_SIGBASE(x1,signature_x1_0)

inst_28:// rs1==f30, rd==x21,
/* opcode: fclass.d ; op1:f30; dest:x21; op1val:0x0; valaddr_reg:x3;
val_offset:3*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x21, f30, 0, 0, x3, 3*FLEN/8, x4, x1, x2)

inst_29:// rs1==f22, rd==x30,
/* opcode: fclass.d ; op1:f22; dest:x30; op1val:0x0; valaddr_reg:x3;
val_offset:4*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x30, f22, 0, 0, x3, 4*FLEN/8, x4, x1, x2)

inst_30:// rs1==f23, rd==x11,
/* opcode: fclass.d ; op1:f23; dest:x11; op1val:0x0; valaddr_reg:x3;
val_offset:5*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x11, f23, 0, 0, x3, 5*FLEN/8, x4, x1, x2)

inst_31:// rs1==f20, rd==x26,
/* opcode: fclass.d ; op1:f20; dest:x26; op1val:0x0; valaddr_reg:x3;
val_offset:6*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x26, f20, 0, 0, x3, 6*FLEN/8, x4, x1, x2)

inst_32:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and  fcsr == 0  
/* opcode: fclass.d ; op1:f31; dest:x31; op1val:0x2; valaddr_reg:x3;
val_offset:7*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.d, x31, f31, 0, 0, x3, 7*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(0,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(2,64,FLEN)
NAN_BOXED(9223372036854775810,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(4503599627370498,64,FLEN)
NAN_BOXED(9227875636482146306,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(9218868437227405312,64,FLEN)
NAN_BOXED(18442240474082181120,64,FLEN)
NAN_BOXED(9221120237041090560,64,FLEN)
NAN_BOXED(18444492273895866368,64,FLEN)
NAN_BOXED(9221120237041090561,64,FLEN)
NAN_BOXED(18444492273895866369,64,FLEN)
NAN_BOXED(9218868437227405313,64,FLEN)
NAN_BOXED(18442240474082181121,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(0,64,FLEN)
test_dataset_1:
NAN_BOXED(0,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(2,64,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x11_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_1:
    .fill 56*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_0:
    .fill 10*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
