{
  "DESIGN_NAME": "tt_um_analog_mux",
  "VERILOG_FILES": ["dir::rtl/tt_um_analog_mux.v"],

  "EXTRA_VERILOG_MODELS": ["dir::switch_5t/switch_5t.v"],
  "MACROS": {
    "switch_5t": {
      "instances": {
        "sw_gen\\[0\\].sw0": { "location": [46.78, 10], "orientation": "N" },
        "sw_gen\\[0\\].sw1": { "location": [46.78, 20], "orientation": "N" },
        "sw_gen\\[1\\].sw0": { "location": [46.78, 30], "orientation": "N" },
        "sw_gen\\[1\\].sw1": { "location": [46.78, 40], "orientation": "N" },
        "sw_gen\\[2\\].sw0": { "location": [46.78, 50], "orientation": "N" },
        "sw_gen\\[2\\].sw1": { "location": [46.78, 60], "orientation": "N" },
        "sw_gen\\[3\\].sw0": { "location": [46.78, 70], "orientation": "N" },
        "sw_gen\\[3\\].sw1": { "location": [46.78, 80], "orientation": "N" }
      },
      "lef": ["dir::switch_5t/switch_5t.lef"],
      "gds": ["dir::switch_5t/switch_5t.gds"]
    }
  },

  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 168.36 225.76",
  "FP_DEF_TEMPLATE": "dir::def/tt_block_1x2.def",
  "FP_PIN_ORDER_CFG": "dir::pins.cfg",
  "FP_PDN_VPITCH": 20,

  "PDN_MACRO_CONNECTIONS": ["sw_.+ VPWR VGND VDD VSS"],
  "FP_PDN_HORIZONTAL_HALO": 1,
  "FP_PDN_VERTICAL_HALO": 1,

  "FP_TAP_HORIZONTAL_HALO": 2,
  "FP_TAP_VERTICAL_HALO": 2,

  "FP_IO_HLENGTH": 2,
  "FP_IO_VLENGTH": 2,

  "//": "use alternative efabless decap cells to solve LI density issue",
  "DECAP_CELL": "sky130_fd_sc_hd__decap_3 sky130_fd_sc_hd__decap_4 sky130_fd_sc_hd__decap_6 sky130_fd_sc_hd__decap_8 sky130_ef_sc_hd__decap_12",

  "//": "period is in ns, so 20ns == 50mHz",
  "CLOCK_PERIOD": 20,
  "CLOCK_PORT": "clk",

  "//": "don't use power rings or met5",
  "DESIGN_IS_CORE": false,
  "RT_MAX_LAYER": "met4",

  "//": "save some time",
  "RUN_KLAYOUT_XOR": false,

  "//": "reduce wasted space",
  "TOP_MARGIN_MULT": 1,
  "BOTTOM_MARGIN_MULT": 1,
  "LEFT_MARGIN_MULT": 6,
  "RIGHT_MARGIN_MULT": 6
}
