	component system is
		port (
			clk_clk                     : in    std_logic                     := 'X';             -- clk
			reset_reset_n               : in    std_logic                     := 'X';             -- reset_n
			sdram_addr                  : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_ba                    : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n                 : out   std_logic;                                        -- cas_n
			sdram_cke                   : out   std_logic;                                        -- cke
			sdram_cs_n                  : out   std_logic;                                        -- cs_n
			sdram_dq                    : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_dqm                   : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ras_n                 : out   std_logic;                                        -- ras_n
			sdram_we_n                  : out   std_logic;                                        -- we_n
			pio_led_export              : out   std_logic_vector(6 downto 0);                     -- export
			pio_key_left_export         : in    std_logic                     := 'X';             -- export
			pio_sw_export               : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			pio_ir_emitter_export       : out   std_logic;                                        -- export
			adc_ctrl_sclk               : out   std_logic;                                        -- sclk
			adc_ctrl_cs_n               : out   std_logic;                                        -- cs_n
			adc_ctrl_dout               : in    std_logic                     := 'X';             -- dout
			adc_ctrl_din                : out   std_logic;                                        -- din
			uart_wifi_RXD               : in    std_logic                     := 'X';             -- RXD
			uart_wifi_TXD               : out   std_logic;                                        -- TXD
			uart_motor_RXD              : in    std_logic                     := 'X';             -- RXD
			uart_motor_TXD              : out   std_logic;                                        -- TXD
			pio_motor_reset_n_export    : out   std_logic;                                        -- export
			pio_wifi_reset_n_export     : out   std_logic;                                        -- export
			epcs_flash_controller_dclk  : out   std_logic;                                        -- dclk
			epcs_flash_controller_sce   : out   std_logic;                                        -- sce
			epcs_flash_controller_sdo   : out   std_logic;                                        -- sdo
			epcs_flash_controller_data0 : in    std_logic                     := 'X'              -- data0
		);
	end component system;

