#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x138f0e8f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x138f0ea60 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v0x138f1f1e0_0 .var "a", 3 0;
v0x138f1f270_0 .var "b", 3 0;
v0x138f1f300_0 .net "carry", 0 0, L_0x138f1fae0;  1 drivers
v0x138f1f3d0_0 .var/i "failed_tests", 31 0;
v0x138f1f460_0 .var/i "passed_tests", 31 0;
v0x138f1f540_0 .net "sum", 3 0, L_0x138f1f9c0;  1 drivers
S_0x138f0ebd0 .scope module, "uut" "adder4bit" 3 9, 4 1 0, S_0x138f0ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x138f04ba0_0 .net *"_ivl_0", 4 0, L_0x138f1f5e0;  1 drivers
L_0x120040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f1eb60_0 .net *"_ivl_3", 0 0, L_0x120040010;  1 drivers
v0x138f1ec10_0 .net *"_ivl_4", 4 0, L_0x138f1f740;  1 drivers
L_0x120040058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f1ecd0_0 .net *"_ivl_7", 0 0, L_0x120040058;  1 drivers
v0x138f1ed80_0 .net "a", 3 0, v0x138f1f1e0_0;  1 drivers
v0x138f1ee70_0 .net "b", 3 0, v0x138f1f270_0;  1 drivers
v0x138f1ef20_0 .net "carry", 0 0, L_0x138f1fae0;  alias, 1 drivers
v0x138f1efc0_0 .net "result", 4 0, L_0x138f1f880;  1 drivers
v0x138f1f070_0 .net "sum", 3 0, L_0x138f1f9c0;  alias, 1 drivers
L_0x138f1f5e0 .concat [ 4 1 0 0], v0x138f1f1e0_0, L_0x120040010;
L_0x138f1f740 .concat [ 4 1 0 0], v0x138f1f270_0, L_0x120040058;
L_0x138f1f880 .arith/sum 5, L_0x138f1f5e0, L_0x138f1f740;
L_0x138f1f9c0 .part L_0x138f1f880, 0, 4;
L_0x138f1fae0 .part L_0x138f1f880, 4, 1;
    .scope S_0x138f0ea60;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138f1f460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138f1f3d0_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_0x138f0ea60;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x138f1f1e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x138f1f270_0, 0, 4;
    %delay 10, 0;
    %vpi_call/w 3 22 "$display", "Test 1: a = %b, b = %b, sum = %b, carry = %b", v0x138f1f1e0_0, v0x138f1f270_0, v0x138f1f540_0, v0x138f1f300_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x138f1f540_0;
    %cmpi/e 0, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_1.2, 6;
    %load/vec4 v0x138f1f300_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call/w 3 25 "$display", "\342\234\223 Test 1 Passed" {0 0 0};
    %load/vec4 v0x138f1f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1f460_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %vpi_call/w 3 28 "$display", "\342\234\227 Test 1 Failed: Expected sum = 0000, carry = 0" {0 0 0};
    %load/vec4 v0x138f1f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1f3d0_0, 0, 32;
T_1.1 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x138f1f1e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x138f1f270_0, 0, 4;
    %delay 10, 0;
    %vpi_call/w 3 34 "$display", "Test 2: a = %b, b = %b, sum = %b, carry = %b", v0x138f1f1e0_0, v0x138f1f270_0, v0x138f1f540_0, v0x138f1f300_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x138f1f540_0;
    %cmpi/e 15, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_1.5, 6;
    %load/vec4 v0x138f1f300_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %vpi_call/w 3 37 "$display", "\342\234\223 Test 2 Passed" {0 0 0};
    %load/vec4 v0x138f1f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1f460_0, 0, 32;
    %jmp T_1.4;
T_1.3 ;
    %vpi_call/w 3 40 "$display", "\342\234\227 Test 2 Failed: Expected sum = 1111, carry = 0" {0 0 0};
    %load/vec4 v0x138f1f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1f3d0_0, 0, 32;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x138f1f1e0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x138f1f270_0, 0, 4;
    %delay 10, 0;
    %vpi_call/w 3 46 "$display", "Test 3: a = %b, b = %b, sum = %b, carry = %b", v0x138f1f1e0_0, v0x138f1f270_0, v0x138f1f540_0, v0x138f1f300_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x138f1f540_0;
    %cmpi/e 15, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_1.8, 6;
    %load/vec4 v0x138f1f300_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %vpi_call/w 3 49 "$display", "\342\234\223 Test 3 Passed" {0 0 0};
    %load/vec4 v0x138f1f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1f460_0, 0, 32;
    %jmp T_1.7;
T_1.6 ;
    %vpi_call/w 3 52 "$display", "\342\234\227 Test 3 Failed: Expected sum = 1111, carry = 0" {0 0 0};
    %load/vec4 v0x138f1f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1f3d0_0, 0, 32;
T_1.7 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x138f1f1e0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x138f1f270_0, 0, 4;
    %delay 10, 0;
    %vpi_call/w 3 58 "$display", "Test 4: a = %b, b = %b, sum = %b, carry = %b", v0x138f1f1e0_0, v0x138f1f270_0, v0x138f1f540_0, v0x138f1f300_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x138f1f540_0;
    %cmpi/e 14, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_1.11, 6;
    %load/vec4 v0x138f1f300_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %vpi_call/w 3 61 "$display", "\342\234\223 Test 4 Passed" {0 0 0};
    %load/vec4 v0x138f1f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1f460_0, 0, 32;
    %jmp T_1.10;
T_1.9 ;
    %vpi_call/w 3 64 "$display", "\342\234\227 Test 4 Failed: Expected sum = 1110, carry = 1" {0 0 0};
    %load/vec4 v0x138f1f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1f3d0_0, 0, 32;
T_1.10 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x138f1f1e0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x138f1f270_0, 0, 4;
    %delay 10, 0;
    %vpi_call/w 3 70 "$display", "Test 5: a = %b, b = %b, sum = %b, carry = %b", v0x138f1f1e0_0, v0x138f1f270_0, v0x138f1f540_0, v0x138f1f300_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x138f1f540_0;
    %cmpi/e 15, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_1.14, 6;
    %load/vec4 v0x138f1f300_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %vpi_call/w 3 73 "$display", "\342\234\223 Test 5 Passed" {0 0 0};
    %load/vec4 v0x138f1f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1f460_0, 0, 32;
    %jmp T_1.13;
T_1.12 ;
    %vpi_call/w 3 76 "$display", "\342\234\227 Test 5 Failed: Expected sum = 1111, carry = 0" {0 0 0};
    %load/vec4 v0x138f1f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1f3d0_0, 0, 32;
T_1.13 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x138f1f1e0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x138f1f270_0, 0, 4;
    %delay 10, 0;
    %vpi_call/w 3 82 "$display", "Test 6: a = %b, b = %b, sum = %b, carry = %b", v0x138f1f1e0_0, v0x138f1f270_0, v0x138f1f540_0, v0x138f1f300_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x138f1f540_0;
    %cmpi/e 0, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_1.17, 6;
    %load/vec4 v0x138f1f300_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %vpi_call/w 3 85 "$display", "\342\234\223 Test 6 Passed" {0 0 0};
    %load/vec4 v0x138f1f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1f460_0, 0, 32;
    %jmp T_1.16;
T_1.15 ;
    %vpi_call/w 3 88 "$display", "\342\234\227 Test 6 Failed: Expected sum = 0000, carry = 1" {0 0 0};
    %load/vec4 v0x138f1f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1f3d0_0, 0, 32;
T_1.16 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x138f1f1e0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x138f1f270_0, 0, 4;
    %delay 10, 0;
    %vpi_call/w 3 94 "$display", "Test 7: a = %b, b = %b, sum = %b, carry = %b", v0x138f1f1e0_0, v0x138f1f270_0, v0x138f1f540_0, v0x138f1f300_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x138f1f540_0;
    %cmpi/e 8, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_1.20, 6;
    %load/vec4 v0x138f1f300_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %vpi_call/w 3 97 "$display", "\342\234\223 Test 7 Passed" {0 0 0};
    %load/vec4 v0x138f1f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1f460_0, 0, 32;
    %jmp T_1.19;
T_1.18 ;
    %vpi_call/w 3 100 "$display", "\342\234\227 Test 7 Failed: Expected sum = 1000, carry = 0" {0 0 0};
    %load/vec4 v0x138f1f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1f3d0_0, 0, 32;
T_1.19 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x138f1f1e0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x138f1f270_0, 0, 4;
    %delay 10, 0;
    %vpi_call/w 3 106 "$display", "Test 8: a = %b, b = %b, sum = %b, carry = %b", v0x138f1f1e0_0, v0x138f1f270_0, v0x138f1f540_0, v0x138f1f300_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x138f1f540_0;
    %cmpi/e 15, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_1.23, 6;
    %load/vec4 v0x138f1f300_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %vpi_call/w 3 109 "$display", "\342\234\223 Test 8 Passed" {0 0 0};
    %load/vec4 v0x138f1f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1f460_0, 0, 32;
    %jmp T_1.22;
T_1.21 ;
    %vpi_call/w 3 112 "$display", "\342\234\227 Test 8 Failed: Expected sum = 1111, carry = 0" {0 0 0};
    %load/vec4 v0x138f1f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1f3d0_0, 0, 32;
T_1.22 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x138f1f1e0_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x138f1f270_0, 0, 4;
    %delay 10, 0;
    %vpi_call/w 3 118 "$display", "Test 9: a = %b, b = %b, sum = %b, carry = %b", v0x138f1f1e0_0, v0x138f1f270_0, v0x138f1f540_0, v0x138f1f300_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x138f1f540_0;
    %cmpi/e 0, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_1.26, 6;
    %load/vec4 v0x138f1f300_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %vpi_call/w 3 121 "$display", "\342\234\223 Test 9 Passed" {0 0 0};
    %load/vec4 v0x138f1f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1f460_0, 0, 32;
    %jmp T_1.25;
T_1.24 ;
    %vpi_call/w 3 124 "$display", "\342\234\227 Test 9 Failed: Expected sum = 0000, carry = 1" {0 0 0};
    %load/vec4 v0x138f1f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1f3d0_0, 0, 32;
T_1.25 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x138f1f1e0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x138f1f270_0, 0, 4;
    %delay 10, 0;
    %vpi_call/w 3 130 "$display", "Test 10: a = %b, b = %b, sum = %b, carry = %b", v0x138f1f1e0_0, v0x138f1f270_0, v0x138f1f540_0, v0x138f1f300_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x138f1f540_0;
    %cmpi/e 10, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_1.29, 6;
    %load/vec4 v0x138f1f300_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.27, 8;
    %vpi_call/w 3 133 "$display", "\342\234\223 Test 10 Passed" {0 0 0};
    %load/vec4 v0x138f1f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1f460_0, 0, 32;
    %jmp T_1.28;
T_1.27 ;
    %vpi_call/w 3 136 "$display", "\342\234\227 Test 10 Failed: Expected sum = 1010, carry = 0" {0 0 0};
    %load/vec4 v0x138f1f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1f3d0_0, 0, 32;
T_1.28 ;
    %load/vec4 v0x138f1f460_0;
    %load/vec4 v0x138f1f3d0_0;
    %add;
    %vpi_call/w 3 141 "$display", "Test Summary: Total = %0d, Passed = %0d, Failed = %0d", S<0,vec4,s32>, v0x138f1f460_0, v0x138f1f3d0_0 {1 0 0};
    %vpi_call/w 3 144 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "examples/output/testbench_final.v";
    "examples/input/adder4bit.v";
