TimeQuest Timing Analyzer report for Ex13
Thu Dec 17 18:06:38 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'spi2adc:SPI_ADC|clk_1MHz'
 14. Slow 1200mV 85C Model Setup: 'spi2dac:SPI_DAC|clk_1MHz'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'spi2adc:SPI_ADC|clk_1MHz'
 17. Slow 1200mV 85C Model Hold: 'spi2dac:SPI_DAC|clk_1MHz'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'spi2adc:SPI_ADC|clk_1MHz'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'spi2dac:SPI_DAC|clk_1MHz'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 33. Slow 1200mV 0C Model Setup: 'spi2adc:SPI_ADC|clk_1MHz'
 34. Slow 1200mV 0C Model Setup: 'spi2dac:SPI_DAC|clk_1MHz'
 35. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 36. Slow 1200mV 0C Model Hold: 'spi2adc:SPI_ADC|clk_1MHz'
 37. Slow 1200mV 0C Model Hold: 'spi2dac:SPI_DAC|clk_1MHz'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'spi2adc:SPI_ADC|clk_1MHz'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'spi2dac:SPI_DAC|clk_1MHz'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Slow 1200mV 0C Model Metastability Report
 46. Fast 1200mV 0C Model Setup Summary
 47. Fast 1200mV 0C Model Hold Summary
 48. Fast 1200mV 0C Model Recovery Summary
 49. Fast 1200mV 0C Model Removal Summary
 50. Fast 1200mV 0C Model Minimum Pulse Width Summary
 51. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 52. Fast 1200mV 0C Model Setup: 'spi2adc:SPI_ADC|clk_1MHz'
 53. Fast 1200mV 0C Model Setup: 'spi2dac:SPI_DAC|clk_1MHz'
 54. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 55. Fast 1200mV 0C Model Hold: 'spi2adc:SPI_ADC|clk_1MHz'
 56. Fast 1200mV 0C Model Hold: 'spi2dac:SPI_DAC|clk_1MHz'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'spi2adc:SPI_ADC|clk_1MHz'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'spi2dac:SPI_DAC|clk_1MHz'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Fast 1200mV 0C Model Metastability Report
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Slow Corner Signal Integrity Metrics
 73. Fast Corner Signal Integrity Metrics
 74. Setup Transfers
 75. Hold Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths
 79. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; Ex13                                                               ;
; Device Family      ; Cyclone III                                                        ;
; Device Name        ; EP3C16F484C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                             ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; Clock Name               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                      ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; CLOCK_50                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                 ;
; spi2adc:SPI_ADC|clk_1MHz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi2adc:SPI_ADC|clk_1MHz } ;
; spi2dac:SPI_DAC|clk_1MHz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi2dac:SPI_DAC|clk_1MHz } ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                             ;
+------------+-----------------+--------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note ;
+------------+-----------------+--------------------------+------+
; 141.88 MHz ; 141.88 MHz      ; CLOCK_50                 ;      ;
; 279.33 MHz ; 279.33 MHz      ; spi2adc:SPI_ADC|clk_1MHz ;      ;
; 473.71 MHz ; 473.71 MHz      ; spi2dac:SPI_DAC|clk_1MHz ;      ;
+------------+-----------------+--------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary               ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -6.048 ; -275.464      ;
; spi2adc:SPI_ADC|clk_1MHz ; -1.449 ; -28.026       ;
; spi2dac:SPI_DAC|clk_1MHz ; -1.111 ; -12.425       ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -0.008 ; -0.008        ;
; spi2adc:SPI_ADC|clk_1MHz ; 0.382  ; 0.000         ;
; spi2dac:SPI_DAC|clk_1MHz ; 0.478  ; 0.000         ;
+--------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -3.000 ; -164.568      ;
; spi2adc:SPI_ADC|clk_1MHz ; -1.000 ; -29.000       ;
; spi2dac:SPI_DAC|clk_1MHz ; -1.000 ; -21.000       ;
+--------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.048 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 7.087      ;
; -6.035 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.316     ; 6.714      ;
; -6.027 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.307     ; 6.715      ;
; -5.962 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.997      ;
; -5.949 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.320     ; 6.624      ;
; -5.920 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.314     ; 6.601      ;
; -5.914 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 6.932      ;
; -5.865 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 6.881      ;
; -5.839 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 6.872      ;
; -5.831 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 6.873      ;
; -5.822 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.309     ; 6.508      ;
; -5.753 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 6.782      ;
; -5.735 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.311     ; 6.419      ;
; -5.724 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.759      ;
; -5.649 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 6.685      ;
; -5.636 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.319     ; 6.312      ;
; -5.626 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 6.666      ;
; -5.616 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 6.630      ;
; -5.574 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.314     ; 6.255      ;
; -5.539 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.010      ; 6.577      ;
; -5.538 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.316     ; 6.217      ;
; -5.487 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.017     ; 6.498      ;
; -5.482 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 6.516      ;
; -5.466 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.017     ; 6.477      ;
; -5.452 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.320     ; 6.127      ;
; -5.440 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.470      ;
; -5.396 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.426      ;
; -5.378 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.413      ;
; -5.374 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.307     ; 6.062      ;
; -5.348 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 6.391      ;
; -5.325 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.309     ; 6.011      ;
; -5.269 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 6.310      ;
; -5.209 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 6.227      ;
; -5.181 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 6.220      ;
; -5.139 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.319     ; 5.815      ;
; -5.095 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.130      ;
; -5.088 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.316     ; 5.767      ;
; -5.083 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.114      ;
; -5.076 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.311     ; 5.760      ;
; -5.070 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 6.085      ;
; -5.056 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 6.095      ;
; -5.023 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 6.059      ;
; -5.002 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.320     ; 5.677      ;
; -4.954 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.307     ; 5.642      ;
; -4.946 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.314     ; 5.627      ;
; -4.926 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.314     ; 5.607      ;
; -4.917 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 5.931      ;
; -4.903 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 5.939      ;
; -4.895 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 5.931      ;
; -4.875 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.309     ; 5.561      ;
; -4.866 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 5.895      ;
; -4.863 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.010      ; 5.901      ;
; -4.838 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 5.869      ;
; -4.791 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.817      ;
; -4.780 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 5.805      ;
; -4.752 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 5.779      ;
; -4.705 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 5.727      ;
; -4.704 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 5.744      ;
; -4.689 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.319     ; 5.365      ;
; -4.662 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.311     ; 5.346      ;
; -4.653 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 5.689      ;
; -4.651 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 5.686      ;
; -4.625 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.010      ; 5.663      ;
; -4.590 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 5.606      ;
; -4.571 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 5.605      ;
; -4.547 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 5.579      ;
; -4.509 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.314     ; 5.190      ;
; -4.501 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.314     ; 5.182      ;
; -4.412 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 5.448      ;
; -4.410 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 5.441      ;
; -4.360 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[5]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.316     ; 5.039      ;
; -4.354 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.316     ; 5.033      ;
; -4.347 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.307     ; 5.035      ;
; -4.274 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[5]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.320     ; 4.949      ;
; -4.268 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.320     ; 4.943      ;
; -4.244 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[3]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.316     ; 4.923      ;
; -4.238 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.316     ; 4.917      ;
; -4.231 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.307     ; 4.919      ;
; -4.225 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[5]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.307     ; 4.913      ;
; -4.158 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[3]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.320     ; 4.833      ;
; -4.152 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.320     ; 4.827      ;
; -4.147 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|data_out[5]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.309     ; 4.833      ;
; -4.141 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.309     ; 4.827      ;
; -4.128 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[1]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.316     ; 4.807      ;
; -4.122 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[2]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.316     ; 4.801      ;
; -4.115 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[2]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.307     ; 4.803      ;
; -4.109 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[3]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.307     ; 4.797      ;
; -4.080 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.106      ;
; -4.055 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.311     ; 4.739      ;
; -4.008 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 5.039      ;
; -3.939 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|data_out[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.311     ; 4.623      ;
; -3.933 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|data_out[5]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.311     ; 4.617      ;
; -3.911 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 4.944      ;
; -3.894 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.314     ; 4.575      ;
; -3.650 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[1]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.307     ; 4.338      ;
; -3.636 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[0]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.316     ; 4.315      ;
; -3.634 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[2]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.320     ; 4.309      ;
; -3.615 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|data_out[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.309     ; 4.301      ;
; -3.568 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.319     ; 4.244      ;
; -3.466 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|data_out[3]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.311     ; 4.150      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi2adc:SPI_ADC|clk_1MHz'                                                                                                                 ;
+--------+------------------------------+----------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+----------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -1.449 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.059     ; 2.385      ;
; -1.349 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 2.283      ;
; -1.290 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[0]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.015     ; 1.770      ;
; -1.290 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[1]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.015     ; 1.770      ;
; -1.290 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[5]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.015     ; 1.770      ;
; -1.290 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[6]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.015     ; 1.770      ;
; -1.290 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[9]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.015     ; 1.770      ;
; -1.251 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[2]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.016     ; 1.730      ;
; -1.251 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[3]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.016     ; 1.730      ;
; -1.251 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[4]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.016     ; 1.730      ;
; -1.251 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[7]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.016     ; 1.730      ;
; -1.251 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[8]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.016     ; 1.730      ;
; -1.242 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.064     ; 2.173      ;
; -1.161 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.062     ; 2.094      ;
; -1.110 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[0]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.015     ; 1.590      ;
; -1.110 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[1]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.015     ; 1.590      ;
; -1.110 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[5]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.015     ; 1.590      ;
; -1.110 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[6]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.015     ; 1.590      ;
; -1.110 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[9]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.015     ; 1.590      ;
; -1.071 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[2]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.016     ; 1.550      ;
; -1.071 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[3]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.016     ; 1.550      ;
; -1.071 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[4]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.016     ; 1.550      ;
; -1.071 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[7]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.016     ; 1.550      ;
; -1.071 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[8]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.016     ; 1.550      ;
; -1.031 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.062     ; 1.964      ;
; -0.997 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.059     ; 1.933      ;
; -0.950 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.062     ; 1.883      ;
; -0.949 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.064     ; 1.880      ;
; -0.919 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.058     ; 1.856      ;
; -0.889 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.823      ;
; -0.888 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[2]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.059     ; 1.824      ;
; -0.881 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[1]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.059     ; 1.817      ;
; -0.877 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.811      ;
; -0.877 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.058     ; 1.814      ;
; -0.818 ; spi2adc:SPI_ADC|shift_reg[3] ; spi2adc:SPI_ADC|data_from_adc[3] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.110     ; 1.203      ;
; -0.807 ; spi2adc:SPI_ADC|shift_reg[7] ; spi2adc:SPI_ADC|data_from_adc[7] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.110     ; 1.192      ;
; -0.806 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.058     ; 1.743      ;
; -0.796 ; spi2adc:SPI_ADC|shift_reg[2] ; spi2adc:SPI_ADC|data_from_adc[2] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.110     ; 1.181      ;
; -0.783 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.058     ; 1.720      ;
; -0.783 ; spi2adc:SPI_ADC|shift_reg[8] ; spi2adc:SPI_ADC|data_from_adc[8] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.110     ; 1.168      ;
; -0.767 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.701      ;
; -0.759 ; spi2adc:SPI_ADC|adc_start    ; spi2adc:SPI_ADC|adc_din          ; CLOCK_50                 ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.309     ; 1.435      ;
; -0.671 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.064     ; 1.602      ;
; -0.655 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.589      ;
; -0.647 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.581      ;
; -0.643 ; spi2adc:SPI_ADC|shift_reg[4] ; spi2adc:SPI_ADC|data_from_adc[4] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.110     ; 1.028      ;
; -0.600 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[2]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.062     ; 1.533      ;
; -0.596 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.530      ;
; -0.594 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.062     ; 1.527      ;
; -0.579 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.513      ;
; -0.528 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.462      ;
; -0.508 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[7] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.442      ;
; -0.508 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[8] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.442      ;
; -0.508 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[2] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.442      ;
; -0.508 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[0] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.442      ;
; -0.508 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[1] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.442      ;
; -0.508 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[3] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.442      ;
; -0.503 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[4] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.437      ;
; -0.503 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[6] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.437      ;
; -0.503 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[5] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.437      ;
; -0.503 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[9] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.437      ;
; -0.501 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.062     ; 1.434      ;
; -0.486 ; spi2adc:SPI_ADC|shift_reg[0] ; spi2adc:SPI_ADC|data_from_adc[0] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.110     ; 0.871      ;
; -0.484 ; spi2adc:SPI_ADC|shift_reg[1] ; spi2adc:SPI_ADC|data_from_adc[1] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.110     ; 0.869      ;
; -0.465 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.062     ; 1.398      ;
; -0.450 ; spi2adc:SPI_ADC|adc_start    ; spi2adc:SPI_ADC|adc_cs           ; CLOCK_50                 ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.309     ; 1.126      ;
; -0.440 ; spi2adc:SPI_ADC|shift_reg[9] ; spi2adc:SPI_ADC|data_from_adc[9] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.110     ; 0.825      ;
; -0.432 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.064     ; 1.363      ;
; -0.412 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.346      ;
; -0.359 ; spi2adc:SPI_ADC|adc_start    ; spi2adc:SPI_ADC|state[0]         ; CLOCK_50                 ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.312     ; 1.032      ;
; -0.358 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.292      ;
; -0.324 ; spi2adc:SPI_ADC|shift_reg[6] ; spi2adc:SPI_ADC|data_from_adc[6] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.110     ; 0.709      ;
; -0.315 ; spi2adc:SPI_ADC|shift_reg[5] ; spi2adc:SPI_ADC|data_from_adc[5] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.110     ; 0.700      ;
; -0.258 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.192      ;
; -0.229 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.163      ;
; -0.226 ; spi2adc:SPI_ADC|shift_reg[8] ; spi2adc:SPI_ADC|shift_reg[9]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.160      ;
; -0.180 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.114      ;
; -0.142 ; spi2adc:SPI_ADC|shift_reg[6] ; spi2adc:SPI_ADC|shift_reg[7]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.062     ; 1.075      ;
; -0.125 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.059      ;
; -0.125 ; spi2adc:SPI_ADC|shift_reg[1] ; spi2adc:SPI_ADC|shift_reg[2]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.062     ; 1.058      ;
; -0.103 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.037      ;
; -0.093 ; spi2adc:SPI_ADC|shift_reg[4] ; spi2adc:SPI_ADC|shift_reg[5]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.027      ;
; -0.081 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 1.015      ;
; -0.075 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[2]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.062     ; 1.008      ;
; -0.064 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[1]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.062     ; 0.997      ;
; -0.050 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.062     ; 0.983      ;
; 0.079  ; spi2adc:SPI_ADC|shift_reg[3] ; spi2adc:SPI_ADC|shift_reg[4]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.062     ; 0.854      ;
; 0.224  ; spi2adc:SPI_ADC|shift_reg[2] ; spi2adc:SPI_ADC|shift_reg[3]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.062     ; 0.709      ;
; 0.226  ; spi2adc:SPI_ADC|shift_reg[0] ; spi2adc:SPI_ADC|shift_reg[1]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 0.708      ;
; 0.227  ; spi2adc:SPI_ADC|shift_reg[7] ; spi2adc:SPI_ADC|shift_reg[8]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.062     ; 0.706      ;
; 0.236  ; spi2adc:SPI_ADC|shift_reg[5] ; spi2adc:SPI_ADC|shift_reg[6]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.061     ; 0.698      ;
+--------+------------------------------+----------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi2dac:SPI_DAC|clk_1MHz'                                                                                                                 ;
+--------+---------------------------------+-------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -1.111 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 2.045      ;
; -1.111 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 2.045      ;
; -1.111 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 2.045      ;
; -1.111 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 2.045      ;
; -1.111 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 2.045      ;
; -0.977 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.911      ;
; -0.977 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.911      ;
; -0.977 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.911      ;
; -0.977 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.911      ;
; -0.977 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.911      ;
; -0.936 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.870      ;
; -0.807 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.741      ;
; -0.807 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.741      ;
; -0.807 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.741      ;
; -0.807 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.741      ;
; -0.807 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.741      ;
; -0.802 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.736      ;
; -0.767 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.701      ;
; -0.759 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[1]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.292     ; 1.452      ;
; -0.759 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[2]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.292     ; 1.452      ;
; -0.759 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[3]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.292     ; 1.452      ;
; -0.759 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[4]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.292     ; 1.452      ;
; -0.759 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[0]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.292     ; 1.452      ;
; -0.708 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.642      ;
; -0.708 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.642      ;
; -0.708 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.642      ;
; -0.708 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.642      ;
; -0.708 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.642      ;
; -0.635 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.569      ;
; -0.635 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.569      ;
; -0.635 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.569      ;
; -0.635 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.569      ;
; -0.635 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.569      ;
; -0.633 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.567      ;
; -0.632 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.566      ;
; -0.533 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.467      ;
; -0.521 ; processor:ECHO_SYNT|data_out[8] ; spi2dac:SPI_DAC|shift_reg[10] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.301     ; 1.205      ;
; -0.487 ; processor:ECHO_SYNT|data_out[9] ; spi2dac:SPI_DAC|shift_reg[11] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.301     ; 1.171      ;
; -0.463 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.397      ;
; -0.428 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[15] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.362      ;
; -0.427 ; processor:ECHO_SYNT|data_out[5] ; spi2dac:SPI_DAC|shift_reg[7]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.301     ; 1.111      ;
; -0.401 ; processor:ECHO_SYNT|data_out[4] ; spi2dac:SPI_DAC|shift_reg[6]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.301     ; 1.085      ;
; -0.383 ; spi2dac:SPI_DAC|shift_reg[14]   ; spi2dac:SPI_DAC|shift_reg[15] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.317      ;
; -0.364 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.298      ;
; -0.353 ; processor:ECHO_SYNT|data_out[0] ; spi2dac:SPI_DAC|shift_reg[2]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.301     ; 1.037      ;
; -0.353 ; processor:ECHO_SYNT|data_out[7] ; spi2dac:SPI_DAC|shift_reg[9]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.301     ; 1.037      ;
; -0.351 ; processor:ECHO_SYNT|data_out[2] ; spi2dac:SPI_DAC|shift_reg[4]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.301     ; 1.035      ;
; -0.349 ; processor:ECHO_SYNT|data_out[3] ; spi2dac:SPI_DAC|shift_reg[5]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.301     ; 1.033      ;
; -0.344 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[9]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.278      ;
; -0.343 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[5]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.277      ;
; -0.341 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[3]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.275      ;
; -0.340 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[4]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.274      ;
; -0.339 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[2]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.273      ;
; -0.336 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[10] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.270      ;
; -0.336 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[11] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.270      ;
; -0.329 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[8]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.263      ;
; -0.328 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[7]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.262      ;
; -0.326 ; processor:ECHO_SYNT|data_out[1] ; spi2dac:SPI_DAC|shift_reg[3]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.301     ; 1.010      ;
; -0.326 ; processor:ECHO_SYNT|data_out[6] ; spi2dac:SPI_DAC|shift_reg[8]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.301     ; 1.010      ;
; -0.322 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[6]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.256      ;
; -0.322 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[13] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.256      ;
; -0.263 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[7]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.292     ; 0.956      ;
; -0.262 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[8]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.292     ; 0.955      ;
; -0.261 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[13] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.292     ; 0.954      ;
; -0.261 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[10] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.292     ; 0.954      ;
; -0.261 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[6]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.292     ; 0.954      ;
; -0.260 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[12] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.292     ; 0.953      ;
; -0.260 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[11] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.292     ; 0.953      ;
; -0.256 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[2]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.292     ; 0.949      ;
; -0.256 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[5]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.292     ; 0.949      ;
; -0.254 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[3]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.292     ; 0.947      ;
; -0.253 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[9]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.292     ; 0.946      ;
; -0.253 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[4]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.292     ; 0.946      ;
; -0.245 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[14] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.179      ;
; -0.189 ; spi2dac:SPI_DAC|shift_reg[13]   ; spi2dac:SPI_DAC|shift_reg[14] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.123      ;
; -0.186 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|dac_cs        ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.292     ; 0.879      ;
; -0.186 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[14] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.292     ; 0.879      ;
; -0.181 ; spi2dac:SPI_DAC|shift_reg[2]    ; spi2dac:SPI_DAC|shift_reg[3]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.115      ;
; -0.175 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[12] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 1.109      ;
; -0.151 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[15] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.292     ; 0.844      ;
; -0.054 ; spi2dac:SPI_DAC|shift_reg[9]    ; spi2dac:SPI_DAC|shift_reg[10] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 0.988      ;
; -0.054 ; spi2dac:SPI_DAC|shift_reg[10]   ; spi2dac:SPI_DAC|shift_reg[11] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 0.988      ;
; -0.053 ; spi2dac:SPI_DAC|shift_reg[8]    ; spi2dac:SPI_DAC|shift_reg[9]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 0.987      ;
; -0.053 ; spi2dac:SPI_DAC|shift_reg[7]    ; spi2dac:SPI_DAC|shift_reg[8]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 0.987      ;
; -0.053 ; spi2dac:SPI_DAC|shift_reg[11]   ; spi2dac:SPI_DAC|shift_reg[12] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 0.987      ;
; -0.052 ; spi2dac:SPI_DAC|shift_reg[4]    ; spi2dac:SPI_DAC|shift_reg[5]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 0.986      ;
; -0.051 ; spi2dac:SPI_DAC|shift_reg[3]    ; spi2dac:SPI_DAC|shift_reg[4]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 0.985      ;
; -0.031 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 0.965      ;
; 0.106  ; spi2dac:SPI_DAC|shift_reg[5]    ; spi2dac:SPI_DAC|shift_reg[6]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 0.828      ;
; 0.109  ; spi2dac:SPI_DAC|shift_reg[6]    ; spi2dac:SPI_DAC|shift_reg[7]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 0.825      ;
; 0.110  ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 0.824      ;
; 0.110  ; spi2dac:SPI_DAC|shift_reg[12]   ; spi2dac:SPI_DAC|shift_reg[13] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.061     ; 0.824      ;
+--------+---------------------------------+-------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                                  ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.008 ; spi2adc:SPI_ADC|clk_1MHz                                                                                                                                                   ; spi2adc:SPI_ADC|clk_1MHz                                                                                                                                                                 ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 2.413      ; 2.791      ;
; 0.035  ; spi2dac:SPI_DAC|clk_1MHz                                                                                                                                                   ; spi2dac:SPI_DAC|clk_1MHz                                                                                                                                                                 ; spi2dac:SPI_DAC|clk_1MHz ; CLOCK_50    ; 0.000        ; 2.413      ; 2.834      ;
; 0.290  ; spi2adc:SPI_ADC|data_from_adc[0]                                                                                                                                           ; processor:ECHO_SYNT|data_out[0]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.312      ; 0.789      ;
; 0.291  ; spi2adc:SPI_ADC|data_from_adc[2]                                                                                                                                           ; processor:ECHO_SYNT|data_out[2]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.312      ; 0.790      ;
; 0.292  ; spi2adc:SPI_ADC|data_from_adc[1]                                                                                                                                           ; processor:ECHO_SYNT|data_out[1]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.312      ; 0.791      ;
; 0.337  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[6]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.376      ; 0.900      ;
; 0.344  ; clk_div:GEN_10K|ctr[20]                                                                                                                                                    ; clk_div:GEN_10K|ctr[20]                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; clk_div:GEN_10K|clkout                                                                                                                                                     ; clk_div:GEN_10K|clkout                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.345  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[11]                              ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.376      ; 0.908      ;
; 0.357  ; spi2dac:SPI_DAC|dac_cs                                                                                                                                                     ; spi2dac:SPI_DAC|sr_state.WAIT_CSB_HIGH                                                                                                                                                   ; spi2dac:SPI_DAC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.292      ; 0.836      ;
; 0.358  ; spi2dac:SPI_DAC|dac_cs                                                                                                                                                     ; spi2dac:SPI_DAC|sr_state.IDLE                                                                                                                                                            ; spi2dac:SPI_DAC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.292      ; 0.837      ;
; 0.358  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|b_full                                   ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|b_full                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[3]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.376      ; 0.921      ;
; 0.359  ; spi2dac:SPI_DAC|sr_state.IDLE                                                                                                                                              ; spi2dac:SPI_DAC|sr_state.IDLE                                                                                                                                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; spi2dac:SPI_DAC|sr_state.WAIT_CSB_FALL                                                                                                                                     ; spi2dac:SPI_DAC|sr_state.WAIT_CSB_FALL                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; spi2adc:SPI_ADC|sr_state.WAIT_CSB_FALL                                                                                                                                     ; spi2adc:SPI_ADC|sr_state.WAIT_CSB_FALL                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.361  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[4]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.376      ; 0.924      ;
; 0.366  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[5]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.376      ; 0.929      ;
; 0.372  ; processor:ECHO_SYNT|pulse_gen:pulse_gen_echo|state.IDLE                                                                                                                    ; processor:ECHO_SYNT|pulse_gen:pulse_gen_echo|pulse                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.590      ;
; 0.372  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[2]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.376      ; 0.935      ;
; 0.385  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[5]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.314      ; 0.886      ;
; 0.387  ; processor:ECHO_SYNT|Q_FF                                                                                                                                                   ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|b_full                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.062      ; 0.606      ;
; 0.390  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|b_full                                   ; processor:ECHO_SYNT|Q_FF                                                                                                                                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.062      ; 0.609      ;
; 0.390  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[12]                        ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[12]                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.608      ;
; 0.392  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[0]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.314      ; 0.893      ;
; 0.394  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.314      ; 0.895      ;
; 0.395  ; spi2dac:SPI_DAC|sr_state.IDLE                                                                                                                                              ; spi2dac:SPI_DAC|sr_state.WAIT_CSB_HIGH                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.613      ;
; 0.400  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[6]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.314      ; 0.901      ;
; 0.402  ; spi2dac:SPI_DAC|dac_cs                                                                                                                                                     ; spi2dac:SPI_DAC|sr_state.WAIT_CSB_FALL                                                                                                                                                   ; spi2dac:SPI_DAC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.292      ; 0.881      ;
; 0.402  ; spi2adc:SPI_ADC|ctr[4]                                                                                                                                                     ; spi2adc:SPI_ADC|ctr[4]                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.074      ; 0.633      ;
; 0.407  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.312      ; 0.906      ;
; 0.411  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[4]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.312      ; 0.910      ;
; 0.413  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[0]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.316      ; 0.916      ;
; 0.413  ; spi2adc:SPI_ADC|data_from_adc[3]                                                                                                                                           ; processor:ECHO_SYNT|data_out[3]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.312      ; 0.912      ;
; 0.417  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.314      ; 0.918      ;
; 0.420  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.316      ; 0.923      ;
; 0.423  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.319      ; 0.929      ;
; 0.424  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[0]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.312      ; 0.923      ;
; 0.425  ; spi2adc:SPI_ADC|data_from_adc[6]                                                                                                                                           ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.312      ; 0.924      ;
; 0.440  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.316      ; 0.943      ;
; 0.443  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[0]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.319      ; 0.949      ;
; 0.444  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.312      ; 0.943      ;
; 0.446  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.319      ; 0.952      ;
; 0.448  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.319      ; 0.954      ;
; 0.454  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[4]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.314      ; 0.955      ;
; 0.456  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[9]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.314      ; 0.957      ;
; 0.467  ; spi2adc:SPI_ADC|data_from_adc[4]                                                                                                                                           ; processor:ECHO_SYNT|data_out[4]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.312      ; 0.966      ;
; 0.468  ; spi2adc:SPI_ADC|data_from_adc[5]                                                                                                                                           ; processor:ECHO_SYNT|data_out[5]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.312      ; 0.967      ;
; 0.471  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.319      ; 0.977      ;
; 0.481  ; spi2adc:SPI_ADC|adc_cs                                                                                                                                                     ; spi2adc:SPI_ADC|sr_state.WAIT_CSB_HIGH                                                                                                                                                   ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.311      ; 0.979      ;
; 0.500  ; spi2adc:SPI_ADC|adc_cs                                                                                                                                                     ; processor:ECHO_SYNT|pulse_gen:pulse_gen_echo|state.IDLE                                                                                                                                  ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.311      ; 0.998      ;
; 0.501  ; spi2adc:SPI_ADC|adc_cs                                                                                                                                                     ; spi2adc:SPI_ADC|sr_state.WAIT_CSB_FALL                                                                                                                                                   ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.311      ; 0.999      ;
; 0.509  ; pulse_gen:PULSE|pulse                                                                                                                                                      ; spi2adc:SPI_ADC|adc_start                                                                                                                                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.062      ; 0.728      ;
; 0.539  ; spi2adc:SPI_ADC|adc_cs                                                                                                                                                     ; processor:ECHO_SYNT|pulse_gen:pulse_gen_echo|pulse                                                                                                                                       ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.311      ; 1.037      ;
; 0.542  ; spi2adc:SPI_ADC|clk_1MHz                                                                                                                                                   ; spi2adc:SPI_ADC|clk_1MHz                                                                                                                                                                 ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; -0.500       ; 2.413      ; 2.841      ;
; 0.554  ; spi2dac:SPI_DAC|clk_1MHz                                                                                                                                                   ; spi2dac:SPI_DAC|clk_1MHz                                                                                                                                                                 ; spi2dac:SPI_DAC|clk_1MHz ; CLOCK_50    ; -0.500       ; 2.413      ; 2.853      ;
; 0.558  ; clk_div:GEN_10K|ctr[7]                                                                                                                                                     ; clk_div:GEN_10K|ctr[7]                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.558  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[2]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[2]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.559  ; clk_div:GEN_10K|ctr[6]                                                                                                                                                     ; clk_div:GEN_10K|ctr[6]                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.777      ;
; 0.559  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[1]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[1]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.777      ;
; 0.559  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[4]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[4]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.777      ;
; 0.559  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[5]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[5]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.777      ;
; 0.560  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[3]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[3]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.778      ;
; 0.560  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[10] ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[10]               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.778      ;
; 0.561  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[9]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[9]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.779      ;
; 0.562  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[7]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[7]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.780      ;
; 0.564  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[6]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[6]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.782      ;
; 0.566  ; spi2adc:SPI_ADC|data_from_adc[1]                                                                                                                                           ; processor:ECHO_SYNT|data_out[2]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.312      ; 1.065      ;
; 0.570  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.570  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[11]                        ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[11]                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.571  ; clk_div:GEN_10K|ctr[8]                                                                                                                                                     ; clk_div:GEN_10K|ctr[8]                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.571  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[3]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[3]                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.571  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[3]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[3]                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.571  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[10]                              ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[10]                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.572  ; spi2dac:SPI_DAC|dac_cs                                                                                                                                                     ; spi2dac:SPI_DAC|dac_start                                                                                                                                                                ; spi2dac:SPI_DAC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.292      ; 1.051      ;
; 0.572  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[12] ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[12]               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.572  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[8]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[8]                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.572  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[11]                              ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[11]                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.572  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[12]                              ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[12]                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.573  ; clk_div:GEN_10K|ctr[11]                                                                                                                                                    ; clk_div:GEN_10K|ctr[11]                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.573  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[5]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[5]                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.573  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[7]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[7]                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.573  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[5]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[5]                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.573  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[7]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[7]                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.573  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[9]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[9]                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.574  ; clk_div:GEN_10K|ctr[0]                                                                                                                                                     ; clk_div:GEN_10K|ctr[0]                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.076      ; 0.807      ;
; 0.574  ; clk_div:GEN_10K|ctr[1]                                                                                                                                                     ; clk_div:GEN_10K|ctr[1]                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.792      ;
; 0.575  ; pulse_gen:PULSE|state.IDLE                                                                                                                                                 ; pulse_gen:PULSE|pulse                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.062      ; 0.794      ;
; 0.575  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.793      ;
; 0.575  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[6]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[6]                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.793      ;
; 0.575  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[8]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[8]                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.793      ;
; 0.575  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[10]                        ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[10]                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.793      ;
; 0.575  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[4]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[4]                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.793      ;
; 0.575  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[6]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[6]                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.793      ;
; 0.576  ; spi2dac:SPI_DAC|sr_state.WAIT_CSB_HIGH                                                                                                                                     ; spi2dac:SPI_DAC|sr_state.IDLE                                                                                                                                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.794      ;
; 0.579  ; spi2adc:SPI_ADC|data_from_adc[0]                                                                                                                                           ; processor:ECHO_SYNT|data_out[1]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.312      ; 1.078      ;
; 0.579  ; spi2adc:SPI_ADC|data_from_adc[2]                                                                                                                                           ; processor:ECHO_SYNT|data_out[3]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.312      ; 1.078      ;
; 0.580  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[0]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[0]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.061      ; 0.798      ;
; 0.581  ; spi2adc:SPI_ADC|data_from_adc[2]                                                                                                                                           ; processor:ECHO_SYNT|data_out[4]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.312      ; 1.080      ;
; 0.581  ; spi2adc:SPI_ADC|data_from_adc[0]                                                                                                                                           ; processor:ECHO_SYNT|data_out[2]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.312      ; 1.080      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi2adc:SPI_ADC|clk_1MHz'                                                                                                                 ;
+-------+------------------------------+----------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+----------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.382 ; spi2adc:SPI_ADC|shift_reg[5] ; spi2adc:SPI_ADC|shift_reg[6]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.061      ; 0.600      ;
; 0.393 ; spi2adc:SPI_ADC|shift_reg[7] ; spi2adc:SPI_ADC|shift_reg[8]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; spi2adc:SPI_ADC|shift_reg[0] ; spi2adc:SPI_ADC|shift_reg[1]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; spi2adc:SPI_ADC|shift_reg[2] ; spi2adc:SPI_ADC|shift_reg[3]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 0.613      ;
; 0.537 ; spi2adc:SPI_ADC|shift_reg[3] ; spi2adc:SPI_ADC|shift_reg[4]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 0.756      ;
; 0.570 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[2]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 0.790      ;
; 0.581 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[1]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 0.800      ;
; 0.584 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 0.803      ;
; 0.673 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 0.892      ;
; 0.694 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 0.913      ;
; 0.696 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 0.915      ;
; 0.717 ; spi2adc:SPI_ADC|shift_reg[4] ; spi2adc:SPI_ADC|shift_reg[5]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 0.936      ;
; 0.750 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 0.969      ;
; 0.751 ; spi2adc:SPI_ADC|shift_reg[1] ; spi2adc:SPI_ADC|shift_reg[2]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.061      ; 0.969      ;
; 0.773 ; spi2adc:SPI_ADC|shift_reg[6] ; spi2adc:SPI_ADC|shift_reg[7]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.061      ; 0.991      ;
; 0.790 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.009      ;
; 0.797 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.016      ;
; 0.808 ; spi2adc:SPI_ADC|shift_reg[8] ; spi2adc:SPI_ADC|shift_reg[9]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.027      ;
; 0.821 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.040      ;
; 0.855 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[2]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.074      ;
; 0.858 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.077      ;
; 0.860 ; spi2adc:SPI_ADC|adc_start    ; spi2adc:SPI_ADC|state[0]         ; CLOCK_50                 ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; -0.123     ; 0.924      ;
; 0.909 ; spi2adc:SPI_ADC|shift_reg[5] ; spi2adc:SPI_ADC|data_from_adc[5] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.015      ; 0.601      ;
; 0.917 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.136      ;
; 0.921 ; spi2adc:SPI_ADC|shift_reg[6] ; spi2adc:SPI_ADC|data_from_adc[6] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.015      ; 0.613      ;
; 0.963 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.059      ; 1.179      ;
; 0.965 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.184      ;
; 0.966 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.185      ;
; 0.970 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.189      ;
; 0.971 ; spi2adc:SPI_ADC|adc_start    ; spi2adc:SPI_ADC|adc_cs           ; CLOCK_50                 ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; -0.120     ; 1.038      ;
; 0.973 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.192      ;
; 1.005 ; spi2adc:SPI_ADC|shift_reg[9] ; spi2adc:SPI_ADC|data_from_adc[9] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.015      ; 0.697      ;
; 1.052 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.271      ;
; 1.069 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.288      ;
; 1.082 ; spi2adc:SPI_ADC|shift_reg[0] ; spi2adc:SPI_ADC|data_from_adc[0] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.016      ; 0.775      ;
; 1.083 ; spi2adc:SPI_ADC|shift_reg[1] ; spi2adc:SPI_ADC|data_from_adc[1] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.016      ; 0.776      ;
; 1.146 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.365      ;
; 1.151 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.370      ;
; 1.164 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.383      ;
; 1.192 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.411      ;
; 1.223 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.059      ; 1.439      ;
; 1.241 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.460      ;
; 1.245 ; spi2adc:SPI_ADC|shift_reg[4] ; spi2adc:SPI_ADC|data_from_adc[4] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.016      ; 0.938      ;
; 1.258 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[1]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.064      ; 1.479      ;
; 1.258 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.064      ; 1.479      ;
; 1.260 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[4] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.061      ; 1.478      ;
; 1.260 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[6] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.061      ; 1.478      ;
; 1.260 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[5] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.061      ; 1.478      ;
; 1.260 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[9] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.061      ; 1.478      ;
; 1.260 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[2]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.064      ; 1.481      ;
; 1.263 ; spi2adc:SPI_ADC|adc_start    ; spi2adc:SPI_ADC|adc_din          ; CLOCK_50                 ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; -0.120     ; 1.330      ;
; 1.263 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[7] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.482      ;
; 1.263 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[8] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.482      ;
; 1.263 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[2] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.482      ;
; 1.263 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[0] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.482      ;
; 1.263 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[1] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.482      ;
; 1.263 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[3] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.482      ;
; 1.293 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.064      ; 1.514      ;
; 1.320 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.064      ; 1.541      ;
; 1.370 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.064      ; 1.591      ;
; 1.381 ; spi2adc:SPI_ADC|shift_reg[8] ; spi2adc:SPI_ADC|data_from_adc[8] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.017      ; 1.075      ;
; 1.393 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.064      ; 1.614      ;
; 1.398 ; spi2adc:SPI_ADC|shift_reg[2] ; spi2adc:SPI_ADC|data_from_adc[2] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.017      ; 1.092      ;
; 1.416 ; spi2adc:SPI_ADC|shift_reg[7] ; spi2adc:SPI_ADC|data_from_adc[7] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.017      ; 1.110      ;
; 1.418 ; spi2adc:SPI_ADC|shift_reg[3] ; spi2adc:SPI_ADC|data_from_adc[3] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.017      ; 1.112      ;
; 1.426 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.062      ; 1.645      ;
; 1.486 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.059      ; 1.702      ;
; 1.492 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.064      ; 1.713      ;
; 1.761 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.059      ; 1.977      ;
; 1.786 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[2]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.110      ; 1.573      ;
; 1.786 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[3]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.110      ; 1.573      ;
; 1.786 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[4]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.110      ; 1.573      ;
; 1.786 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[7]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.110      ; 1.573      ;
; 1.786 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[8]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.110      ; 1.573      ;
; 1.803 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[0]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.110      ; 1.590      ;
; 1.803 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[1]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.110      ; 1.590      ;
; 1.803 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[5]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.110      ; 1.590      ;
; 1.803 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[6]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.110      ; 1.590      ;
; 1.803 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[9]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.110      ; 1.590      ;
; 1.827 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.061      ; 2.045      ;
; 1.929 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[2]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.110      ; 1.716      ;
; 1.929 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[3]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.110      ; 1.716      ;
; 1.929 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[4]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.110      ; 1.716      ;
; 1.929 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[7]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.110      ; 1.716      ;
; 1.929 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[8]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.110      ; 1.716      ;
; 1.946 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[0]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.110      ; 1.733      ;
; 1.946 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[1]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.110      ; 1.733      ;
; 1.946 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[5]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.110      ; 1.733      ;
; 1.946 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[6]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.110      ; 1.733      ;
; 1.946 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[9]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.110      ; 1.733      ;
+-------+------------------------------+----------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi2dac:SPI_DAC|clk_1MHz'                                                                                                                 ;
+-------+---------------------------------+-------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.478 ; spi2dac:SPI_DAC|shift_reg[12]   ; spi2dac:SPI_DAC|shift_reg[13] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 0.696      ;
; 0.479 ; spi2dac:SPI_DAC|shift_reg[6]    ; spi2dac:SPI_DAC|shift_reg[7]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 0.697      ;
; 0.481 ; spi2dac:SPI_DAC|shift_reg[5]    ; spi2dac:SPI_DAC|shift_reg[6]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 0.699      ;
; 0.495 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 0.713      ;
; 0.553 ; spi2dac:SPI_DAC|shift_reg[3]    ; spi2dac:SPI_DAC|shift_reg[4]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 0.771      ;
; 0.554 ; spi2dac:SPI_DAC|shift_reg[4]    ; spi2dac:SPI_DAC|shift_reg[5]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 0.772      ;
; 0.555 ; spi2dac:SPI_DAC|shift_reg[7]    ; spi2dac:SPI_DAC|shift_reg[8]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; spi2dac:SPI_DAC|shift_reg[8]    ; spi2dac:SPI_DAC|shift_reg[9]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; spi2dac:SPI_DAC|shift_reg[9]    ; spi2dac:SPI_DAC|shift_reg[10] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; spi2dac:SPI_DAC|shift_reg[10]   ; spi2dac:SPI_DAC|shift_reg[11] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 0.773      ;
; 0.557 ; spi2dac:SPI_DAC|shift_reg[11]   ; spi2dac:SPI_DAC|shift_reg[12] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 0.775      ;
; 0.561 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 0.779      ;
; 0.574 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 0.792      ;
; 0.577 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 0.795      ;
; 0.584 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 0.802      ;
; 0.596 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 0.814      ;
; 0.656 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[15] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.102     ; 0.741      ;
; 0.694 ; spi2dac:SPI_DAC|shift_reg[13]   ; spi2dac:SPI_DAC|shift_reg[14] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 0.912      ;
; 0.696 ; spi2dac:SPI_DAC|shift_reg[2]    ; spi2dac:SPI_DAC|shift_reg[3]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 0.914      ;
; 0.701 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|dac_cs        ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.102     ; 0.786      ;
; 0.701 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[14] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.102     ; 0.786      ;
; 0.706 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 0.924      ;
; 0.755 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[5]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.102     ; 0.840      ;
; 0.756 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[9]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.102     ; 0.841      ;
; 0.757 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[4]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.102     ; 0.842      ;
; 0.758 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[3]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.102     ; 0.843      ;
; 0.759 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[10] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.102     ; 0.844      ;
; 0.760 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[2]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.102     ; 0.845      ;
; 0.763 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[11] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.102     ; 0.848      ;
; 0.764 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[6]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.102     ; 0.849      ;
; 0.764 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[7]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.102     ; 0.849      ;
; 0.764 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[8]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.102     ; 0.849      ;
; 0.765 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[13] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.102     ; 0.850      ;
; 0.768 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[12] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.102     ; 0.853      ;
; 0.775 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[12] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 0.993      ;
; 0.794 ; processor:ECHO_SYNT|data_out[6] ; spi2dac:SPI_DAC|shift_reg[8]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.110     ; 0.871      ;
; 0.796 ; processor:ECHO_SYNT|data_out[1] ; spi2dac:SPI_DAC|shift_reg[3]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.110     ; 0.873      ;
; 0.822 ; processor:ECHO_SYNT|data_out[3] ; spi2dac:SPI_DAC|shift_reg[5]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.110     ; 0.899      ;
; 0.823 ; processor:ECHO_SYNT|data_out[0] ; spi2dac:SPI_DAC|shift_reg[2]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.110     ; 0.900      ;
; 0.824 ; processor:ECHO_SYNT|data_out[2] ; spi2dac:SPI_DAC|shift_reg[4]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.110     ; 0.901      ;
; 0.825 ; processor:ECHO_SYNT|data_out[7] ; spi2dac:SPI_DAC|shift_reg[9]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.110     ; 0.902      ;
; 0.835 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.053      ;
; 0.848 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.066      ;
; 0.851 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.069      ;
; 0.853 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.071      ;
; 0.868 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[13] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.086      ;
; 0.869 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[14] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.087      ;
; 0.877 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[8]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.095      ;
; 0.879 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[11] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.097      ;
; 0.880 ; processor:ECHO_SYNT|data_out[4] ; spi2dac:SPI_DAC|shift_reg[6]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.110     ; 0.957      ;
; 0.882 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[10] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.100      ;
; 0.884 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[7]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.102      ;
; 0.884 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[6]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.102      ;
; 0.884 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[5]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.102      ;
; 0.886 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[9]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.104      ;
; 0.887 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[4]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.105      ;
; 0.888 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[3]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.106      ;
; 0.898 ; spi2dac:SPI_DAC|shift_reg[14]   ; spi2dac:SPI_DAC|shift_reg[15] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.116      ;
; 0.905 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[2]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.123      ;
; 0.914 ; processor:ECHO_SYNT|data_out[5] ; spi2dac:SPI_DAC|shift_reg[7]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.110     ; 0.991      ;
; 0.942 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.160      ;
; 0.945 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.163      ;
; 0.947 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.165      ;
; 0.953 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[15] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.171      ;
; 0.963 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.181      ;
; 0.965 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.183      ;
; 0.975 ; processor:ECHO_SYNT|data_out[9] ; spi2dac:SPI_DAC|shift_reg[11] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.110     ; 1.052      ;
; 0.994 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.212      ;
; 0.996 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.214      ;
; 1.017 ; processor:ECHO_SYNT|data_out[8] ; spi2dac:SPI_DAC|shift_reg[10] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.110     ; 1.094      ;
; 1.044 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.262      ;
; 1.049 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.267      ;
; 1.151 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.369      ;
; 1.178 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.396      ;
; 1.178 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.396      ;
; 1.178 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.396      ;
; 1.178 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.396      ;
; 1.217 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.435      ;
; 1.256 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[1]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.102     ; 1.341      ;
; 1.256 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[2]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.102     ; 1.341      ;
; 1.256 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[3]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.102     ; 1.341      ;
; 1.256 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[4]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.102     ; 1.341      ;
; 1.256 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[0]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.102     ; 1.341      ;
; 1.296 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.514      ;
; 1.324 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.542      ;
; 1.354 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.572      ;
; 1.461 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.679      ;
; 1.571 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.789      ;
; 1.571 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.789      ;
; 1.708 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.926      ;
; 1.708 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.926      ;
; 1.708 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.061      ; 1.926      ;
+-------+---------------------------------+-------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                   ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|clkout                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[0]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[10]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[11]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[12]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[13]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[14]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[15]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[16]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[17]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[18]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[19]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[1]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[20]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[2]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[3]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[4]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[5]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[6]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[7]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[8]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[9]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|b_full                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[11]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[12]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[10]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[11]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[12]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[8]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[9]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[10]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[11]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[12]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[1]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[2]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[3]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[4]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[5]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[6]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[7]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[8]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[9]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|Q_FF                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|data_out[0]                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|data_out[1]                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|data_out[2]                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|data_out[3]                                                                                                                                                          ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi2adc:SPI_ADC|clk_1MHz'                                                                ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_cs           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_din          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_done         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|shift_ena        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[4]         ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[0]     ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[1]     ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[2]     ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[3]     ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[4]     ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[5]     ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[6]     ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[7]     ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[8]     ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[9]     ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_cs           ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_din          ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_done         ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[4] ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[5] ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[6] ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[9] ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|shift_ena        ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[0]         ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[1]         ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[2]         ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[3]         ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[4]         ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[0] ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[1] ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[2] ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[3] ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[7] ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[8] ;
; 0.300  ; 0.516        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_cs           ;
; 0.300  ; 0.516        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_din          ;
; 0.300  ; 0.516        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_done         ;
; 0.300  ; 0.516        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|shift_ena        ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[0] ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[1] ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[2] ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[3] ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[4] ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[5] ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[6] ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[7] ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[8] ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[9] ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[0]         ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[1]         ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[2]         ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[3]         ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[4]         ;
; 0.350  ; 0.534        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[0]     ;
; 0.350  ; 0.534        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[1]     ;
; 0.350  ; 0.534        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[2]     ;
; 0.350  ; 0.534        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[3]     ;
; 0.350  ; 0.534        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[4]     ;
; 0.350  ; 0.534        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[5]     ;
; 0.350  ; 0.534        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[6]     ;
; 0.350  ; 0.534        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[7]     ;
; 0.350  ; 0.534        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[8]     ;
; 0.350  ; 0.534        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[9]     ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|adc_cs|clk               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|adc_din|clk              ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|adc_done|clk             ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|data_from_adc[4]|clk     ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|data_from_adc[5]|clk     ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|data_from_adc[6]|clk     ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|data_from_adc[9]|clk     ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|shift_ena|clk            ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|shift_reg[0]|clk         ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|shift_reg[1]|clk         ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|shift_reg[2]|clk         ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|shift_reg[3]|clk         ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|shift_reg[4]|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi2dac:SPI_DAC|clk_1MHz'                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|dac_cs            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|dac_ld            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[4]          ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[10]     ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[11]     ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[12]     ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[13]     ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[2]      ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[3]      ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[4]      ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[5]      ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[6]      ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[7]      ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[8]      ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[9]      ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|dac_cs            ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|dac_ld            ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[14]     ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[15]     ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[0]          ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[1]          ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[2]          ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[3]          ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[4]          ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|dac_cs            ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|dac_ld            ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[10]     ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[11]     ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[12]     ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[13]     ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[14]     ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[15]     ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[2]      ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[3]      ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[4]      ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[5]      ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[6]      ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[7]      ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[8]      ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[9]      ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[0]          ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[1]          ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[2]          ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[3]          ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[4]          ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[10]|clk         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[11]|clk         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[12]|clk         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[13]|clk         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[2]|clk          ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[3]|clk          ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[4]|clk          ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[5]|clk          ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[6]|clk          ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[7]|clk          ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[8]|clk          ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[9]|clk          ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|dac_cs|clk                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|dac_ld|clk                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[14]|clk         ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[15]|clk         ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|state[0]|clk              ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|state[1]|clk              ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|state[2]|clk              ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|state[3]|clk              ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|state[4]|clk              ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|clk_1MHz~clkctrl|inclk[0] ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|clk_1MHz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|clk_1MHz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|clk_1MHz|q                ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|clk_1MHz~clkctrl|inclk[0] ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|clk_1MHz~clkctrl|outclk   ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|dac_cs|clk                ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|dac_ld|clk                ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[10]|clk         ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[11]|clk         ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[12]|clk         ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[13]|clk         ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[14]|clk         ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[15]|clk         ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[2]|clk          ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[3]|clk          ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; SW[*]     ; spi2adc:SPI_ADC|clk_1MHz ; 2.334 ; 2.775 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  SW[9]    ; spi2adc:SPI_ADC|clk_1MHz ; 2.334 ; 2.775 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; ADC_SDO   ; spi2adc:SPI_ADC|clk_1MHz ; 2.334 ; 2.868 ; Fall       ; spi2adc:SPI_ADC|clk_1MHz ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; SW[*]     ; spi2adc:SPI_ADC|clk_1MHz ; -1.920 ; -2.339 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  SW[9]    ; spi2adc:SPI_ADC|clk_1MHz ; -1.920 ; -2.339 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; ADC_SDO   ; spi2adc:SPI_ADC|clk_1MHz ; -1.911 ; -2.421 ; Fall       ; spi2adc:SPI_ADC|clk_1MHz ;
+-----------+--------------------------+--------+--------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; ADC_CS     ; spi2adc:SPI_ADC|clk_1MHz ; 6.845 ; 6.819 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; ADC_SDI    ; spi2adc:SPI_ADC|clk_1MHz ; 7.070 ; 7.183 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX0_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 6.396 ; 6.381 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 6.359 ; 6.341 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[1] ; spi2adc:SPI_ADC|clk_1MHz ; 6.309 ; 6.356 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 6.386 ; 6.352 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 6.396 ; 6.377 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 6.379 ; 6.339 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 6.383 ; 6.324 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 6.391 ; 6.381 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX1_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 6.626 ; 6.642 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 6.221 ; 6.156 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[1] ; spi2adc:SPI_ADC|clk_1MHz ; 6.199 ; 6.179 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 6.413 ; 6.315 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 6.233 ; 6.180 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 6.166 ; 6.189 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 6.626 ; 6.642 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 6.393 ; 6.468 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX2_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 7.002 ; 6.895 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 7.002 ; 6.895 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 6.850 ; 6.878 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 6.989 ; 6.883 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 5.700 ; 5.751 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 6.743 ; 6.795 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 5.695 ; 5.669 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; SCK        ; spi2adc:SPI_ADC|clk_1MHz ; 8.207 ; 8.340 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; SCK        ; spi2adc:SPI_ADC|clk_1MHz ; 3.243 ;       ; Fall       ; spi2adc:SPI_ADC|clk_1MHz ;
; DAC_CS     ; spi2dac:SPI_DAC|clk_1MHz ; 6.657 ; 6.625 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; DAC_LD     ; spi2dac:SPI_DAC|clk_1MHz ; 6.686 ; 6.810 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; DAC_SDI    ; spi2dac:SPI_DAC|clk_1MHz ; 6.576 ; 6.696 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; SCK        ; spi2dac:SPI_DAC|clk_1MHz ; 7.374 ; 7.530 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; SCK        ; spi2dac:SPI_DAC|clk_1MHz ; 3.027 ;       ; Fall       ; spi2dac:SPI_DAC|clk_1MHz ;
+------------+--------------------------+-------+-------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; ADC_CS     ; spi2adc:SPI_ADC|clk_1MHz ; 6.643 ; 6.621 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; ADC_SDI    ; spi2adc:SPI_ADC|clk_1MHz ; 6.862 ; 6.968 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX0_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 5.859 ; 5.806 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 5.863 ; 5.809 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[1] ; spi2adc:SPI_ADC|clk_1MHz ; 5.859 ; 5.806 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 5.996 ; 5.941 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 5.987 ; 5.946 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 5.970 ; 5.911 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 5.955 ; 5.911 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 5.961 ; 5.997 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX1_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 5.431 ; 5.387 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 5.443 ; 5.387 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[1] ; spi2adc:SPI_ADC|clk_1MHz ; 5.431 ; 5.388 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 5.648 ; 5.629 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 5.446 ; 5.402 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 5.515 ; 5.402 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 5.882 ; 5.835 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 5.646 ; 5.690 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX2_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 5.540 ; 5.517 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 6.656 ; 6.567 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 6.537 ; 6.514 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 6.643 ; 6.555 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 5.546 ; 5.594 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 6.485 ; 6.520 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 5.540 ; 5.517 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; SCK        ; spi2adc:SPI_ADC|clk_1MHz ; 7.931 ; 3.091 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; SCK        ; spi2adc:SPI_ADC|clk_1MHz ; 3.196 ;       ; Fall       ; spi2adc:SPI_ADC|clk_1MHz ;
; DAC_CS     ; spi2dac:SPI_DAC|clk_1MHz ; 6.462 ; 6.432 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; DAC_LD     ; spi2dac:SPI_DAC|clk_1MHz ; 6.491 ; 6.608 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; DAC_SDI    ; spi2dac:SPI_DAC|clk_1MHz ; 6.386 ; 6.499 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; SCK        ; spi2dac:SPI_DAC|clk_1MHz ; 7.089 ; 2.951 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; SCK        ; spi2dac:SPI_DAC|clk_1MHz ; 2.972 ;       ; Fall       ; spi2dac:SPI_DAC|clk_1MHz ;
+------------+--------------------------+-------+-------+------------+--------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                        ;
+------------+-----------------+--------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note                                           ;
+------------+-----------------+--------------------------+------------------------------------------------+
; 157.85 MHz ; 157.85 MHz      ; CLOCK_50                 ;                                                ;
; 306.56 MHz ; 306.56 MHz      ; spi2adc:SPI_ADC|clk_1MHz ;                                                ;
; 527.43 MHz ; 500.0 MHz       ; spi2dac:SPI_DAC|clk_1MHz ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -5.335 ; -233.841      ;
; spi2adc:SPI_ADC|clk_1MHz ; -1.180 ; -23.153       ;
; spi2dac:SPI_DAC|clk_1MHz ; -0.896 ; -9.559        ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                 ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -0.042 ; -0.042        ;
; spi2adc:SPI_ADC|clk_1MHz ; 0.346  ; 0.000         ;
; spi2dac:SPI_DAC|clk_1MHz ; 0.431  ; 0.000         ;
+--------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary  ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -3.000 ; -164.568      ;
; spi2adc:SPI_ADC|clk_1MHz ; -1.000 ; -29.000       ;
; spi2dac:SPI_DAC|clk_1MHz ; -1.000 ; -21.000       ;
+--------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.335 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 6.360      ;
; -5.301 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.272     ; 6.024      ;
; -5.260 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.280     ; 5.975      ;
; -5.248 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 6.255      ;
; -5.247 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 6.268      ;
; -5.222 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.277     ; 5.940      ;
; -5.173 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 6.179      ;
; -5.170 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.284     ; 5.881      ;
; -5.164 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 6.192      ;
; -5.123 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.143      ;
; -5.085 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.108      ;
; -5.070 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.273     ; 5.792      ;
; -5.033 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 6.049      ;
; -5.030 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.276     ; 5.749      ;
; -4.981 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.005      ;
; -4.977 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.017     ; 5.980      ;
; -4.933 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 5.960      ;
; -4.907 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.281     ; 5.621      ;
; -4.896 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 5.898      ;
; -4.893 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 5.917      ;
; -4.891 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.280     ; 5.606      ;
; -4.838 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.021     ; 5.837      ;
; -4.829 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.280     ; 5.544      ;
; -4.815 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 5.838      ;
; -4.770 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 5.789      ;
; -4.754 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.774      ;
; -4.742 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 5.773      ;
; -4.741 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.284     ; 5.452      ;
; -4.727 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 5.746      ;
; -4.716 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.272     ; 5.439      ;
; -4.664 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 5.674      ;
; -4.641 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.273     ; 5.363      ;
; -4.627 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.010      ; 5.657      ;
; -4.597 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 5.625      ;
; -4.547 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 5.552      ;
; -4.497 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 5.521      ;
; -4.480 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 5.503      ;
; -4.475 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.281     ; 5.189      ;
; -4.471 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 5.498      ;
; -4.461 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.483      ;
; -4.445 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.276     ; 5.164      ;
; -4.422 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.280     ; 5.137      ;
; -4.393 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 5.399      ;
; -4.369 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.277     ; 5.087      ;
; -4.349 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.272     ; 5.072      ;
; -4.334 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.284     ; 5.045      ;
; -4.332 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 5.355      ;
; -4.327 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 5.352      ;
; -4.324 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 5.350      ;
; -4.306 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.280     ; 5.021      ;
; -4.286 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 5.303      ;
; -4.255 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 5.274      ;
; -4.234 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.273     ; 4.956      ;
; -4.219 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 5.234      ;
; -4.186 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 5.199      ;
; -4.167 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 5.182      ;
; -4.145 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 5.172      ;
; -4.131 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 5.142      ;
; -4.120 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 5.143      ;
; -4.078 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.276     ; 4.797      ;
; -4.075 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 5.084      ;
; -4.072 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 5.096      ;
; -4.068 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.281     ; 4.782      ;
; -4.067 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 5.093      ;
; -4.056 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 5.077      ;
; -4.030 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 5.049      ;
; -3.939 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.280     ; 4.654      ;
; -3.931 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.277     ; 4.649      ;
; -3.917 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.934      ;
; -3.874 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 4.897      ;
; -3.822 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.272     ; 4.545      ;
; -3.787 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[5]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.280     ; 4.502      ;
; -3.781 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.280     ; 4.496      ;
; -3.722 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.272     ; 4.445      ;
; -3.704 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[5]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.272     ; 4.427      ;
; -3.699 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[5]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.284     ; 4.410      ;
; -3.687 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[3]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.280     ; 4.402      ;
; -3.681 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.280     ; 4.396      ;
; -3.681 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.284     ; 4.392      ;
; -3.622 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.638      ;
; -3.622 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[2]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.272     ; 4.345      ;
; -3.604 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[3]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.272     ; 4.327      ;
; -3.599 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[3]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.284     ; 4.310      ;
; -3.599 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|data_out[5]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.273     ; 4.321      ;
; -3.587 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[1]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.280     ; 4.302      ;
; -3.581 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[2]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.280     ; 4.296      ;
; -3.581 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.284     ; 4.292      ;
; -3.581 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.273     ; 4.303      ;
; -3.551 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.276     ; 4.270      ;
; -3.529 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.548      ;
; -3.451 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|data_out[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.276     ; 4.170      ;
; -3.433 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|data_out[5]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.276     ; 4.152      ;
; -3.426 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.445      ;
; -3.412 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.280     ; 4.127      ;
; -3.191 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[0]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.280     ; 3.906      ;
; -3.186 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[2]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.284     ; 3.897      ;
; -3.181 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[1]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.272     ; 3.904      ;
; -3.172 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|data_out[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.273     ; 3.894      ;
; -3.133 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.281     ; 3.847      ;
; -2.997 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|data_out[3]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.276     ; 3.716      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi2adc:SPI_ADC|clk_1MHz'                                                                                                                  ;
+--------+------------------------------+----------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+----------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -1.180 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.053     ; 2.122      ;
; -1.131 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[0]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.034     ; 1.592      ;
; -1.131 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[1]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.034     ; 1.592      ;
; -1.131 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[5]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.034     ; 1.592      ;
; -1.131 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[6]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.034     ; 1.592      ;
; -1.131 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[9]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.034     ; 1.592      ;
; -1.105 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.055     ; 2.045      ;
; -1.105 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[2]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.034     ; 1.566      ;
; -1.105 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[3]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.034     ; 1.566      ;
; -1.105 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[4]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.034     ; 1.566      ;
; -1.105 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[7]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.034     ; 1.566      ;
; -1.105 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[8]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.034     ; 1.566      ;
; -1.023 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.057     ; 1.961      ;
; -0.966 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[0]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.034     ; 1.427      ;
; -0.966 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[1]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.034     ; 1.427      ;
; -0.966 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[5]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.034     ; 1.427      ;
; -0.966 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[6]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.034     ; 1.427      ;
; -0.966 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[9]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.034     ; 1.427      ;
; -0.940 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[2]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.034     ; 1.401      ;
; -0.940 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[3]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.034     ; 1.401      ;
; -0.940 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[4]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.034     ; 1.401      ;
; -0.940 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[7]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.034     ; 1.401      ;
; -0.940 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[8]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.034     ; 1.401      ;
; -0.913 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.055     ; 1.853      ;
; -0.800 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.055     ; 1.740      ;
; -0.796 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.053     ; 1.738      ;
; -0.769 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.057     ; 1.707      ;
; -0.734 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.055     ; 1.674      ;
; -0.722 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.052     ; 1.665      ;
; -0.696 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[1]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.053     ; 1.638      ;
; -0.690 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.052     ; 1.633      ;
; -0.688 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[2]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.053     ; 1.630      ;
; -0.676 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 1.617      ;
; -0.658 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 1.599      ;
; -0.656 ; spi2adc:SPI_ADC|shift_reg[3] ; spi2adc:SPI_ADC|data_from_adc[3] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.075     ; 1.076      ;
; -0.647 ; spi2adc:SPI_ADC|shift_reg[7] ; spi2adc:SPI_ADC|data_from_adc[7] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.075     ; 1.067      ;
; -0.634 ; spi2adc:SPI_ADC|shift_reg[2] ; spi2adc:SPI_ADC|data_from_adc[2] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.075     ; 1.054      ;
; -0.631 ; spi2adc:SPI_ADC|adc_start    ; spi2adc:SPI_ADC|adc_din          ; CLOCK_50                 ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.336     ; 1.280      ;
; -0.622 ; spi2adc:SPI_ADC|shift_reg[8] ; spi2adc:SPI_ADC|data_from_adc[8] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.075     ; 1.042      ;
; -0.607 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.052     ; 1.550      ;
; -0.600 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.052     ; 1.543      ;
; -0.580 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 1.521      ;
; -0.494 ; spi2adc:SPI_ADC|shift_reg[4] ; spi2adc:SPI_ADC|data_from_adc[4] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.075     ; 0.914      ;
; -0.486 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.057     ; 1.424      ;
; -0.470 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 1.411      ;
; -0.459 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 1.400      ;
; -0.422 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 1.363      ;
; -0.421 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[2]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.055     ; 1.361      ;
; -0.403 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.055     ; 1.343      ;
; -0.398 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 1.339      ;
; -0.366 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[7] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 1.307      ;
; -0.366 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[8] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 1.307      ;
; -0.366 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[2] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 1.307      ;
; -0.366 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[0] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 1.307      ;
; -0.366 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[1] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 1.307      ;
; -0.366 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[3] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 1.307      ;
; -0.360 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[4] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 1.301      ;
; -0.360 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[6] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 1.301      ;
; -0.360 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[5] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 1.301      ;
; -0.360 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[9] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 1.301      ;
; -0.354 ; spi2adc:SPI_ADC|adc_start    ; spi2adc:SPI_ADC|adc_cs           ; CLOCK_50                 ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.336     ; 1.003      ;
; -0.352 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 1.293      ;
; -0.347 ; spi2adc:SPI_ADC|shift_reg[0] ; spi2adc:SPI_ADC|data_from_adc[0] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.075     ; 0.767      ;
; -0.346 ; spi2adc:SPI_ADC|shift_reg[1] ; spi2adc:SPI_ADC|data_from_adc[1] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.075     ; 0.766      ;
; -0.339 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.055     ; 1.279      ;
; -0.317 ; spi2adc:SPI_ADC|shift_reg[9] ; spi2adc:SPI_ADC|data_from_adc[9] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.075     ; 0.737      ;
; -0.305 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.055     ; 1.245      ;
; -0.280 ; spi2adc:SPI_ADC|adc_start    ; spi2adc:SPI_ADC|state[0]         ; CLOCK_50                 ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.339     ; 0.926      ;
; -0.260 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.057     ; 1.198      ;
; -0.255 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 1.196      ;
; -0.209 ; spi2adc:SPI_ADC|shift_reg[6] ; spi2adc:SPI_ADC|data_from_adc[6] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.075     ; 0.629      ;
; -0.205 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 1.146      ;
; -0.201 ; spi2adc:SPI_ADC|shift_reg[5] ; spi2adc:SPI_ADC|data_from_adc[5] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.075     ; 0.621      ;
; -0.117 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 1.058      ;
; -0.096 ; spi2adc:SPI_ADC|shift_reg[8] ; spi2adc:SPI_ADC|shift_reg[9]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.055     ; 1.036      ;
; -0.089 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 1.030      ;
; -0.048 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 0.989      ;
; -0.012 ; spi2adc:SPI_ADC|shift_reg[6] ; spi2adc:SPI_ADC|shift_reg[7]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.055     ; 0.952      ;
; 0.003  ; spi2adc:SPI_ADC|shift_reg[1] ; spi2adc:SPI_ADC|shift_reg[2]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.055     ; 0.937      ;
; 0.005  ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 0.936      ;
; 0.018  ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 0.923      ;
; 0.027  ; spi2adc:SPI_ADC|shift_reg[4] ; spi2adc:SPI_ADC|shift_reg[5]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.055     ; 0.913      ;
; 0.037  ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.054     ; 0.904      ;
; 0.046  ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[2]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.055     ; 0.894      ;
; 0.047  ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[1]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.055     ; 0.893      ;
; 0.060  ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.055     ; 0.880      ;
; 0.173  ; spi2adc:SPI_ADC|shift_reg[3] ; spi2adc:SPI_ADC|shift_reg[4]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.055     ; 0.767      ;
; 0.311  ; spi2adc:SPI_ADC|shift_reg[2] ; spi2adc:SPI_ADC|shift_reg[3]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.055     ; 0.629      ;
; 0.312  ; spi2adc:SPI_ADC|shift_reg[0] ; spi2adc:SPI_ADC|shift_reg[1]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.055     ; 0.628      ;
; 0.314  ; spi2adc:SPI_ADC|shift_reg[7] ; spi2adc:SPI_ADC|shift_reg[8]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.055     ; 0.626      ;
; 0.321  ; spi2adc:SPI_ADC|shift_reg[5] ; spi2adc:SPI_ADC|shift_reg[6]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.055     ; 0.619      ;
+--------+------------------------------+----------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi2dac:SPI_DAC|clk_1MHz'                                                                                                                  ;
+--------+---------------------------------+-------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.896 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.836      ;
; -0.896 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.836      ;
; -0.896 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.836      ;
; -0.896 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.836      ;
; -0.896 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.836      ;
; -0.782 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.722      ;
; -0.782 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.722      ;
; -0.782 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.722      ;
; -0.782 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.722      ;
; -0.782 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.722      ;
; -0.735 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.675      ;
; -0.651 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[1]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.323     ; 1.313      ;
; -0.651 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[2]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.323     ; 1.313      ;
; -0.651 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[3]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.323     ; 1.313      ;
; -0.651 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[4]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.323     ; 1.313      ;
; -0.651 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[0]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.323     ; 1.313      ;
; -0.638 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.578      ;
; -0.638 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.578      ;
; -0.638 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.578      ;
; -0.638 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.578      ;
; -0.638 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.578      ;
; -0.621 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.561      ;
; -0.581 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.521      ;
; -0.546 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.486      ;
; -0.546 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.486      ;
; -0.546 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.486      ;
; -0.546 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.486      ;
; -0.546 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.486      ;
; -0.477 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.417      ;
; -0.475 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.415      ;
; -0.475 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.415      ;
; -0.475 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.415      ;
; -0.475 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.415      ;
; -0.475 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.415      ;
; -0.467 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.407      ;
; -0.427 ; processor:ECHO_SYNT|data_out[8] ; spi2dac:SPI_DAC|shift_reg[10] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.330     ; 1.082      ;
; -0.397 ; processor:ECHO_SYNT|data_out[9] ; spi2dac:SPI_DAC|shift_reg[11] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.330     ; 1.052      ;
; -0.385 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.325      ;
; -0.326 ; processor:ECHO_SYNT|data_out[5] ; spi2dac:SPI_DAC|shift_reg[7]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.330     ; 0.981      ;
; -0.323 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.263      ;
; -0.303 ; processor:ECHO_SYNT|data_out[4] ; spi2dac:SPI_DAC|shift_reg[6]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.330     ; 0.958      ;
; -0.269 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[15] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.209      ;
; -0.264 ; processor:ECHO_SYNT|data_out[0] ; spi2dac:SPI_DAC|shift_reg[2]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.330     ; 0.919      ;
; -0.264 ; processor:ECHO_SYNT|data_out[7] ; spi2dac:SPI_DAC|shift_reg[9]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.330     ; 0.919      ;
; -0.263 ; processor:ECHO_SYNT|data_out[2] ; spi2dac:SPI_DAC|shift_reg[4]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.330     ; 0.918      ;
; -0.261 ; processor:ECHO_SYNT|data_out[3] ; spi2dac:SPI_DAC|shift_reg[5]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.330     ; 0.916      ;
; -0.243 ; processor:ECHO_SYNT|data_out[6] ; spi2dac:SPI_DAC|shift_reg[8]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.330     ; 0.898      ;
; -0.241 ; processor:ECHO_SYNT|data_out[1] ; spi2dac:SPI_DAC|shift_reg[3]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.330     ; 0.896      ;
; -0.231 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.171      ;
; -0.225 ; spi2dac:SPI_DAC|shift_reg[14]   ; spi2dac:SPI_DAC|shift_reg[15] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.165      ;
; -0.198 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[13] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.322     ; 0.861      ;
; -0.197 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[8]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.322     ; 0.860      ;
; -0.197 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[6]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.322     ; 0.860      ;
; -0.196 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[11] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.322     ; 0.859      ;
; -0.194 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[7]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.322     ; 0.857      ;
; -0.192 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[10] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.322     ; 0.855      ;
; -0.191 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[5]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.322     ; 0.854      ;
; -0.189 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[12] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.322     ; 0.852      ;
; -0.189 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[9]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.322     ; 0.852      ;
; -0.188 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[2]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 1.129      ;
; -0.188 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[9]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 1.129      ;
; -0.188 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[3]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.322     ; 0.851      ;
; -0.188 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[4]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.322     ; 0.851      ;
; -0.187 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[5]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 1.128      ;
; -0.185 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[10] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 1.126      ;
; -0.184 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[3]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 1.125      ;
; -0.184 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[4]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 1.125      ;
; -0.180 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[7]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 1.121      ;
; -0.180 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[2]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.322     ; 0.843      ;
; -0.179 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[11] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 1.120      ;
; -0.173 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[6]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 1.114      ;
; -0.171 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[8]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 1.112      ;
; -0.166 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[13] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 1.107      ;
; -0.118 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|dac_cs        ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.323     ; 0.780      ;
; -0.118 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[14] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.323     ; 0.780      ;
; -0.117 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[14] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 1.057      ;
; -0.099 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[15] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.323     ; 0.761      ;
; -0.050 ; spi2dac:SPI_DAC|shift_reg[13]   ; spi2dac:SPI_DAC|shift_reg[14] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 0.990      ;
; -0.047 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[12] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 0.988      ;
; -0.043 ; spi2dac:SPI_DAC|shift_reg[2]    ; spi2dac:SPI_DAC|shift_reg[3]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 0.984      ;
; 0.066  ; spi2dac:SPI_DAC|shift_reg[8]    ; spi2dac:SPI_DAC|shift_reg[9]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 0.875      ;
; 0.066  ; spi2dac:SPI_DAC|shift_reg[9]    ; spi2dac:SPI_DAC|shift_reg[10] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 0.875      ;
; 0.066  ; spi2dac:SPI_DAC|shift_reg[10]   ; spi2dac:SPI_DAC|shift_reg[11] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 0.875      ;
; 0.066  ; spi2dac:SPI_DAC|shift_reg[7]    ; spi2dac:SPI_DAC|shift_reg[8]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 0.875      ;
; 0.067  ; spi2dac:SPI_DAC|shift_reg[4]    ; spi2dac:SPI_DAC|shift_reg[5]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 0.874      ;
; 0.067  ; spi2dac:SPI_DAC|shift_reg[11]   ; spi2dac:SPI_DAC|shift_reg[12] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 0.874      ;
; 0.069  ; spi2dac:SPI_DAC|shift_reg[3]    ; spi2dac:SPI_DAC|shift_reg[4]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 0.872      ;
; 0.077  ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 0.863      ;
; 0.193  ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.055     ; 0.747      ;
; 0.201  ; spi2dac:SPI_DAC|shift_reg[5]    ; spi2dac:SPI_DAC|shift_reg[6]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 0.740      ;
; 0.204  ; spi2dac:SPI_DAC|shift_reg[6]    ; spi2dac:SPI_DAC|shift_reg[7]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 0.737      ;
; 0.205  ; spi2dac:SPI_DAC|shift_reg[12]   ; spi2dac:SPI_DAC|shift_reg[13] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.054     ; 0.736      ;
+--------+---------------------------------+-------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                                  ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.042 ; spi2adc:SPI_ADC|clk_1MHz                                                                                                                                                   ; spi2adc:SPI_ADC|clk_1MHz                                                                                                                                                                 ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 2.223      ; 2.535      ;
; 0.015  ; spi2dac:SPI_DAC|clk_1MHz                                                                                                                                                   ; spi2dac:SPI_DAC|clk_1MHz                                                                                                                                                                 ; spi2dac:SPI_DAC|clk_1MHz ; CLOCK_50    ; 0.000        ; 2.223      ; 2.592      ;
; 0.198  ; spi2adc:SPI_ADC|data_from_adc[0]                                                                                                                                           ; processor:ECHO_SYNT|data_out[0]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.339      ; 0.711      ;
; 0.199  ; spi2adc:SPI_ADC|data_from_adc[2]                                                                                                                                           ; processor:ECHO_SYNT|data_out[2]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.339      ; 0.712      ;
; 0.201  ; spi2adc:SPI_ADC|data_from_adc[1]                                                                                                                                           ; processor:ECHO_SYNT|data_out[1]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.339      ; 0.714      ;
; 0.256  ; spi2dac:SPI_DAC|dac_cs                                                                                                                                                     ; spi2dac:SPI_DAC|sr_state.WAIT_CSB_HIGH                                                                                                                                                   ; spi2dac:SPI_DAC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.323      ; 0.753      ;
; 0.256  ; spi2dac:SPI_DAC|dac_cs                                                                                                                                                     ; spi2dac:SPI_DAC|sr_state.IDLE                                                                                                                                                            ; spi2dac:SPI_DAC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.323      ; 0.753      ;
; 0.290  ; spi2dac:SPI_DAC|dac_cs                                                                                                                                                     ; spi2dac:SPI_DAC|sr_state.WAIT_CSB_FALL                                                                                                                                                   ; spi2dac:SPI_DAC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.323      ; 0.787      ;
; 0.299  ; clk_div:GEN_10K|ctr[20]                                                                                                                                                    ; clk_div:GEN_10K|ctr[20]                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.300  ; clk_div:GEN_10K|clkout                                                                                                                                                     ; clk_div:GEN_10K|clkout                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.312  ; spi2adc:SPI_ADC|sr_state.WAIT_CSB_FALL                                                                                                                                     ; spi2adc:SPI_ADC|sr_state.WAIT_CSB_FALL                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|b_full                                   ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|b_full                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313  ; spi2dac:SPI_DAC|sr_state.IDLE                                                                                                                                              ; spi2dac:SPI_DAC|sr_state.IDLE                                                                                                                                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; spi2dac:SPI_DAC|sr_state.WAIT_CSB_FALL                                                                                                                                     ; spi2dac:SPI_DAC|sr_state.WAIT_CSB_FALL                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.320  ; spi2adc:SPI_ADC|data_from_adc[3]                                                                                                                                           ; processor:ECHO_SYNT|data_out[3]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.339      ; 0.833      ;
; 0.328  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[6]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.336      ; 0.833      ;
; 0.330  ; processor:ECHO_SYNT|pulse_gen:pulse_gen_echo|state.IDLE                                                                                                                    ; processor:ECHO_SYNT|pulse_gen:pulse_gen_echo|pulse                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.529      ;
; 0.330  ; spi2adc:SPI_ADC|data_from_adc[6]                                                                                                                                           ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.339      ; 0.843      ;
; 0.335  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[11]                              ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.336      ; 0.840      ;
; 0.341  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[3]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.336      ; 0.846      ;
; 0.344  ; processor:ECHO_SYNT|Q_FF                                                                                                                                                   ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|b_full                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.543      ;
; 0.346  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[12]                        ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[12]                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.545      ;
; 0.349  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[4]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.336      ; 0.854      ;
; 0.353  ; spi2adc:SPI_ADC|ctr[4]                                                                                                                                                     ; spi2adc:SPI_ADC|ctr[4]                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.067      ; 0.564      ;
; 0.353  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|b_full                                   ; processor:ECHO_SYNT|Q_FF                                                                                                                                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.552      ;
; 0.355  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[5]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.336      ; 0.860      ;
; 0.356  ; spi2dac:SPI_DAC|sr_state.IDLE                                                                                                                                              ; spi2dac:SPI_DAC|sr_state.WAIT_CSB_HIGH                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.054      ; 0.554      ;
; 0.361  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[2]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.336      ; 0.866      ;
; 0.371  ; spi2adc:SPI_ADC|data_from_adc[4]                                                                                                                                           ; processor:ECHO_SYNT|data_out[4]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.339      ; 0.884      ;
; 0.372  ; spi2adc:SPI_ADC|data_from_adc[5]                                                                                                                                           ; processor:ECHO_SYNT|data_out[5]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.339      ; 0.885      ;
; 0.374  ; spi2adc:SPI_ADC|adc_cs                                                                                                                                                     ; spi2adc:SPI_ADC|sr_state.WAIT_CSB_HIGH                                                                                                                                                   ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.339      ; 0.887      ;
; 0.380  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[0]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.277      ; 0.826      ;
; 0.380  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[5]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.277      ; 0.826      ;
; 0.383  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.277      ; 0.829      ;
; 0.385  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[6]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.277      ; 0.831      ;
; 0.390  ; spi2adc:SPI_ADC|adc_cs                                                                                                                                                     ; processor:ECHO_SYNT|pulse_gen:pulse_gen_echo|state.IDLE                                                                                                                                  ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.339      ; 0.903      ;
; 0.391  ; spi2adc:SPI_ADC|adc_cs                                                                                                                                                     ; spi2adc:SPI_ADC|sr_state.WAIT_CSB_FALL                                                                                                                                                   ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.339      ; 0.904      ;
; 0.392  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.276      ; 0.837      ;
; 0.395  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[4]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.276      ; 0.840      ;
; 0.395  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[0]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.280      ; 0.844      ;
; 0.402  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.280      ; 0.851      ;
; 0.404  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.277      ; 0.850      ;
; 0.407  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[0]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.276      ; 0.852      ;
; 0.408  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.281      ; 0.858      ;
; 0.421  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.280      ; 0.870      ;
; 0.424  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[0]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.284      ; 0.877      ;
; 0.426  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.276      ; 0.871      ;
; 0.426  ; spi2adc:SPI_ADC|adc_cs                                                                                                                                                     ; processor:ECHO_SYNT|pulse_gen:pulse_gen_echo|pulse                                                                                                                                       ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.339      ; 0.939      ;
; 0.428  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.284      ; 0.881      ;
; 0.429  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.281      ; 0.879      ;
; 0.436  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[4]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.277      ; 0.882      ;
; 0.439  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[9]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.277      ; 0.885      ;
; 0.446  ; spi2adc:SPI_ADC|data_from_adc[1]                                                                                                                                           ; processor:ECHO_SYNT|data_out[2]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.339      ; 0.959      ;
; 0.448  ; spi2adc:SPI_ADC|data_from_adc[0]                                                                                                                                           ; processor:ECHO_SYNT|data_out[1]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.339      ; 0.961      ;
; 0.448  ; spi2adc:SPI_ADC|data_from_adc[2]                                                                                                                                           ; processor:ECHO_SYNT|data_out[3]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.339      ; 0.961      ;
; 0.450  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.284      ; 0.903      ;
; 0.455  ; spi2adc:SPI_ADC|data_from_adc[2]                                                                                                                                           ; processor:ECHO_SYNT|data_out[4]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.339      ; 0.968      ;
; 0.455  ; spi2adc:SPI_ADC|data_from_adc[0]                                                                                                                                           ; processor:ECHO_SYNT|data_out[2]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.339      ; 0.968      ;
; 0.458  ; spi2dac:SPI_DAC|dac_cs                                                                                                                                                     ; spi2dac:SPI_DAC|dac_start                                                                                                                                                                ; spi2dac:SPI_DAC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.323      ; 0.955      ;
; 0.460  ; pulse_gen:PULSE|pulse                                                                                                                                                      ; spi2adc:SPI_ADC|adc_start                                                                                                                                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.659      ;
; 0.499  ; clk_div:GEN_10K|ctr[7]                                                                                                                                                     ; clk_div:GEN_10K|ctr[7]                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.698      ;
; 0.500  ; spi2adc:SPI_ADC|clk_1MHz                                                                                                                                                   ; spi2adc:SPI_ADC|clk_1MHz                                                                                                                                                                 ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; -0.500       ; 2.223      ; 2.577      ;
; 0.501  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[1]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[1]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.501  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[2]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[2]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.501  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[5]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[5]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.501  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[10] ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[10]               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.502  ; clk_div:GEN_10K|ctr[6]                                                                                                                                                     ; clk_div:GEN_10K|ctr[6]                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.502  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[3]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[3]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.502  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[4]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[4]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.503  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[7]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[7]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.702      ;
; 0.504  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[9]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[9]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.703      ;
; 0.505  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[6]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[6]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.704      ;
; 0.511  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.511  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[11]                        ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[11]                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.512  ; clk_div:GEN_10K|ctr[8]                                                                                                                                                     ; clk_div:GEN_10K|ctr[8]                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[3]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[3]                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.513  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[12] ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[12]               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.712      ;
; 0.513  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[3]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[3]                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.513  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[10]                              ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[10]                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.514  ; clk_div:GEN_10K|ctr[0]                                                                                                                                                     ; clk_div:GEN_10K|ctr[0]                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.068      ; 0.726      ;
; 0.514  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[8]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[8]                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.054      ; 0.712      ;
; 0.514  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[12]                              ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[12]                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.054      ; 0.712      ;
; 0.515  ; clk_div:GEN_10K|ctr[11]                                                                                                                                                    ; clk_div:GEN_10K|ctr[11]                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.054      ; 0.713      ;
; 0.515  ; pulse_gen:PULSE|state.IDLE                                                                                                                                                 ; pulse_gen:PULSE|pulse                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.515  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[5]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[5]                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.515  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[7]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[7]                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.515  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[9]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[9]                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.054      ; 0.713      ;
; 0.515  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[11]                              ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[11]                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.054      ; 0.713      ;
; 0.516  ; spi2dac:SPI_DAC|sr_state.WAIT_CSB_HIGH                                                                                                                                     ; spi2dac:SPI_DAC|sr_state.IDLE                                                                                                                                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.054      ; 0.714      ;
; 0.516  ; clk_div:GEN_10K|ctr[1]                                                                                                                                                     ; clk_div:GEN_10K|ctr[1]                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.516  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.516  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[10]                        ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[10]                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.516  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[5]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[5]                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.054      ; 0.714      ;
; 0.516  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[7]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[7]                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.054      ; 0.714      ;
; 0.517  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[6]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[6]                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.716      ;
; 0.517  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[8]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[8]                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.716      ;
; 0.518  ; spi2dac:SPI_DAC|clk_1MHz                                                                                                                                                   ; spi2dac:SPI_DAC|clk_1MHz                                                                                                                                                                 ; spi2dac:SPI_DAC|clk_1MHz ; CLOCK_50    ; -0.500       ; 2.223      ; 2.595      ;
; 0.518  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[4]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[4]                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.054      ; 0.716      ;
; 0.518  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[6]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[6]                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.054      ; 0.716      ;
; 0.519  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[0]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[0]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.055      ; 0.718      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi2adc:SPI_ADC|clk_1MHz'                                                                                                                  ;
+-------+------------------------------+----------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+----------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.346 ; spi2adc:SPI_ADC|shift_reg[5] ; spi2adc:SPI_ADC|shift_reg[6]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 0.545      ;
; 0.356 ; spi2adc:SPI_ADC|shift_reg[7] ; spi2adc:SPI_ADC|shift_reg[8]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; spi2adc:SPI_ADC|shift_reg[0] ; spi2adc:SPI_ADC|shift_reg[1]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; spi2adc:SPI_ADC|shift_reg[2] ; spi2adc:SPI_ADC|shift_reg[3]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 0.556      ;
; 0.484 ; spi2adc:SPI_ADC|shift_reg[3] ; spi2adc:SPI_ADC|shift_reg[4]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 0.683      ;
; 0.512 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[2]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 0.711      ;
; 0.514 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 0.713      ;
; 0.521 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[1]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 0.720      ;
; 0.524 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 0.723      ;
; 0.618 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 0.817      ;
; 0.624 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 0.823      ;
; 0.626 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 0.825      ;
; 0.665 ; spi2adc:SPI_ADC|shift_reg[4] ; spi2adc:SPI_ADC|shift_reg[5]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 0.864      ;
; 0.684 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 0.883      ;
; 0.691 ; spi2adc:SPI_ADC|shift_reg[1] ; spi2adc:SPI_ADC|shift_reg[2]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 0.890      ;
; 0.703 ; spi2adc:SPI_ADC|shift_reg[6] ; spi2adc:SPI_ADC|shift_reg[7]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 0.902      ;
; 0.722 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 0.921      ;
; 0.722 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 0.921      ;
; 0.738 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 0.937      ;
; 0.747 ; spi2adc:SPI_ADC|shift_reg[8] ; spi2adc:SPI_ADC|shift_reg[9]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 0.946      ;
; 0.761 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 0.960      ;
; 0.766 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[2]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 0.965      ;
; 0.829 ; spi2adc:SPI_ADC|adc_start    ; spi2adc:SPI_ADC|state[0]         ; CLOCK_50                 ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; -0.170     ; 0.833      ;
; 0.836 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 1.035      ;
; 0.848 ; spi2adc:SPI_ADC|shift_reg[5] ; spi2adc:SPI_ADC|data_from_adc[5] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.034      ; 0.546      ;
; 0.855 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 1.054      ;
; 0.858 ; spi2adc:SPI_ADC|shift_reg[6] ; spi2adc:SPI_ADC|data_from_adc[6] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.034      ; 0.556      ;
; 0.870 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 1.069      ;
; 0.884 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.053      ; 1.081      ;
; 0.887 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 1.086      ;
; 0.889 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 1.088      ;
; 0.932 ; spi2adc:SPI_ADC|shift_reg[9] ; spi2adc:SPI_ADC|data_from_adc[9] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.034      ; 0.630      ;
; 0.947 ; spi2adc:SPI_ADC|adc_start    ; spi2adc:SPI_ADC|adc_cs           ; CLOCK_50                 ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; -0.168     ; 0.953      ;
; 0.957 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 1.156      ;
; 0.967 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 1.166      ;
; 1.012 ; spi2adc:SPI_ADC|shift_reg[0] ; spi2adc:SPI_ADC|data_from_adc[0] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.035      ; 0.711      ;
; 1.014 ; spi2adc:SPI_ADC|shift_reg[1] ; spi2adc:SPI_ADC|data_from_adc[1] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.035      ; 0.713      ;
; 1.040 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 1.239      ;
; 1.043 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 1.242      ;
; 1.061 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 1.260      ;
; 1.070 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 1.269      ;
; 1.111 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.053      ; 1.308      ;
; 1.117 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 1.316      ;
; 1.131 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[1]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.057      ; 1.332      ;
; 1.140 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.057      ; 1.341      ;
; 1.144 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[2]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.057      ; 1.345      ;
; 1.150 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[4] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.054      ; 1.348      ;
; 1.150 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[6] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.054      ; 1.348      ;
; 1.150 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[5] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.054      ; 1.348      ;
; 1.150 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[9] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.054      ; 1.348      ;
; 1.153 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[7] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 1.352      ;
; 1.153 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[8] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 1.352      ;
; 1.153 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[2] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 1.352      ;
; 1.153 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[0] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 1.352      ;
; 1.153 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[1] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 1.352      ;
; 1.153 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[3] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 1.352      ;
; 1.169 ; spi2adc:SPI_ADC|shift_reg[4] ; spi2adc:SPI_ADC|data_from_adc[4] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.034      ; 0.867      ;
; 1.179 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.057      ; 1.380      ;
; 1.204 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.057      ; 1.405      ;
; 1.213 ; spi2adc:SPI_ADC|adc_start    ; spi2adc:SPI_ADC|adc_din          ; CLOCK_50                 ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; -0.168     ; 1.219      ;
; 1.227 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.057      ; 1.428      ;
; 1.262 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.057      ; 1.463      ;
; 1.266 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 1.465      ;
; 1.292 ; spi2adc:SPI_ADC|shift_reg[8] ; spi2adc:SPI_ADC|data_from_adc[8] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.035      ; 0.991      ;
; 1.308 ; spi2adc:SPI_ADC|shift_reg[2] ; spi2adc:SPI_ADC|data_from_adc[2] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.035      ; 1.007      ;
; 1.319 ; spi2adc:SPI_ADC|shift_reg[7] ; spi2adc:SPI_ADC|data_from_adc[7] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.035      ; 1.018      ;
; 1.323 ; spi2adc:SPI_ADC|shift_reg[3] ; spi2adc:SPI_ADC|data_from_adc[3] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.035      ; 1.022      ;
; 1.332 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.053      ; 1.529      ;
; 1.336 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.057      ; 1.537      ;
; 1.579 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.053      ; 1.776      ;
; 1.637 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.055      ; 1.836      ;
; 1.692 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[2]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.075      ; 1.431      ;
; 1.692 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[3]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.075      ; 1.431      ;
; 1.692 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[4]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.075      ; 1.431      ;
; 1.692 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[7]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.075      ; 1.431      ;
; 1.692 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[8]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.075      ; 1.431      ;
; 1.711 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[0]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.075      ; 1.450      ;
; 1.711 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[1]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.075      ; 1.450      ;
; 1.711 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[5]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.075      ; 1.450      ;
; 1.711 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[6]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.075      ; 1.450      ;
; 1.711 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[9]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.075      ; 1.450      ;
; 1.820 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[2]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.075      ; 1.559      ;
; 1.820 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[3]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.075      ; 1.559      ;
; 1.820 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[4]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.075      ; 1.559      ;
; 1.820 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[7]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.075      ; 1.559      ;
; 1.820 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[8]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.075      ; 1.559      ;
; 1.839 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[0]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.075      ; 1.578      ;
; 1.839 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[1]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.075      ; 1.578      ;
; 1.839 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[5]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.075      ; 1.578      ;
; 1.839 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[6]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.075      ; 1.578      ;
; 1.839 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[9]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.075      ; 1.578      ;
+-------+------------------------------+----------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi2dac:SPI_DAC|clk_1MHz'                                                                                                                  ;
+-------+---------------------------------+-------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.431 ; spi2dac:SPI_DAC|shift_reg[12]   ; spi2dac:SPI_DAC|shift_reg[13] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.054      ; 0.629      ;
; 0.432 ; spi2dac:SPI_DAC|shift_reg[6]    ; spi2dac:SPI_DAC|shift_reg[7]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.054      ; 0.630      ;
; 0.434 ; spi2dac:SPI_DAC|shift_reg[5]    ; spi2dac:SPI_DAC|shift_reg[6]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.054      ; 0.632      ;
; 0.440 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.639      ;
; 0.497 ; spi2dac:SPI_DAC|shift_reg[3]    ; spi2dac:SPI_DAC|shift_reg[4]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.054      ; 0.695      ;
; 0.499 ; spi2dac:SPI_DAC|shift_reg[4]    ; spi2dac:SPI_DAC|shift_reg[5]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.054      ; 0.697      ;
; 0.499 ; spi2dac:SPI_DAC|shift_reg[7]    ; spi2dac:SPI_DAC|shift_reg[8]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.054      ; 0.697      ;
; 0.499 ; spi2dac:SPI_DAC|shift_reg[8]    ; spi2dac:SPI_DAC|shift_reg[9]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.054      ; 0.697      ;
; 0.500 ; spi2dac:SPI_DAC|shift_reg[9]    ; spi2dac:SPI_DAC|shift_reg[10] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; spi2dac:SPI_DAC|shift_reg[10]   ; spi2dac:SPI_DAC|shift_reg[11] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.054      ; 0.698      ;
; 0.501 ; spi2dac:SPI_DAC|shift_reg[11]   ; spi2dac:SPI_DAC|shift_reg[12] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.054      ; 0.699      ;
; 0.504 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.703      ;
; 0.515 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.715      ;
; 0.522 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.721      ;
; 0.532 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.731      ;
; 0.633 ; spi2dac:SPI_DAC|shift_reg[2]    ; spi2dac:SPI_DAC|shift_reg[3]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.054      ; 0.831      ;
; 0.634 ; spi2dac:SPI_DAC|shift_reg[13]   ; spi2dac:SPI_DAC|shift_reg[14] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.054      ; 0.832      ;
; 0.642 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[15] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.154     ; 0.662      ;
; 0.647 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.846      ;
; 0.676 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[12] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.875      ;
; 0.698 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|dac_cs        ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.154     ; 0.718      ;
; 0.698 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[14] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.154     ; 0.718      ;
; 0.741 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[5]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.154     ; 0.761      ;
; 0.743 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[9]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.154     ; 0.763      ;
; 0.744 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[3]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.154     ; 0.764      ;
; 0.744 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[4]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.154     ; 0.764      ;
; 0.746 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[10] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.154     ; 0.766      ;
; 0.749 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.948      ;
; 0.751 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[2]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.154     ; 0.771      ;
; 0.751 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[7]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.154     ; 0.771      ;
; 0.751 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[11] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.154     ; 0.771      ;
; 0.752 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[6]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.154     ; 0.772      ;
; 0.752 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[8]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.154     ; 0.772      ;
; 0.753 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[13] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.154     ; 0.773      ;
; 0.755 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.954      ;
; 0.760 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.959      ;
; 0.762 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[12] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.154     ; 0.782      ;
; 0.763 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[13] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.962      ;
; 0.766 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[8]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[11] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.965      ;
; 0.768 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[10] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.967      ;
; 0.769 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[5]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[9]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.969      ;
; 0.771 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[4]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.970      ;
; 0.771 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[3]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.970      ;
; 0.777 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[7]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.976      ;
; 0.779 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[6]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.978      ;
; 0.782 ; processor:ECHO_SYNT|data_out[6] ; spi2dac:SPI_DAC|shift_reg[8]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.161     ; 0.795      ;
; 0.784 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[2]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.983      ;
; 0.785 ; processor:ECHO_SYNT|data_out[1] ; spi2dac:SPI_DAC|shift_reg[3]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.161     ; 0.798      ;
; 0.792 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[14] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 0.991      ;
; 0.811 ; processor:ECHO_SYNT|data_out[3] ; spi2dac:SPI_DAC|shift_reg[5]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.161     ; 0.824      ;
; 0.811 ; processor:ECHO_SYNT|data_out[0] ; spi2dac:SPI_DAC|shift_reg[2]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.161     ; 0.824      ;
; 0.812 ; processor:ECHO_SYNT|data_out[2] ; spi2dac:SPI_DAC|shift_reg[4]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.161     ; 0.825      ;
; 0.813 ; processor:ECHO_SYNT|data_out[7] ; spi2dac:SPI_DAC|shift_reg[9]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.161     ; 0.826      ;
; 0.826 ; spi2dac:SPI_DAC|shift_reg[14]   ; spi2dac:SPI_DAC|shift_reg[15] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.025      ;
; 0.838 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.037      ;
; 0.845 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.044      ;
; 0.845 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.044      ;
; 0.851 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.050      ;
; 0.858 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.057      ;
; 0.861 ; processor:ECHO_SYNT|data_out[4] ; spi2dac:SPI_DAC|shift_reg[6]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.161     ; 0.874      ;
; 0.876 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[15] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.075      ;
; 0.893 ; processor:ECHO_SYNT|data_out[5] ; spi2dac:SPI_DAC|shift_reg[7]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.161     ; 0.906      ;
; 0.896 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.095      ;
; 0.903 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.102      ;
; 0.933 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.132      ;
; 0.935 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.134      ;
; 0.955 ; processor:ECHO_SYNT|data_out[9] ; spi2dac:SPI_DAC|shift_reg[11] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.161     ; 0.968      ;
; 0.992 ; processor:ECHO_SYNT|data_out[8] ; spi2dac:SPI_DAC|shift_reg[10] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.161     ; 1.005      ;
; 1.023 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.222      ;
; 1.062 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.261      ;
; 1.062 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.261      ;
; 1.062 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.261      ;
; 1.062 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.261      ;
; 1.094 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.293      ;
; 1.173 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.372      ;
; 1.182 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.381      ;
; 1.195 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[1]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.154     ; 1.215      ;
; 1.195 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[2]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.154     ; 1.215      ;
; 1.195 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[3]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.154     ; 1.215      ;
; 1.195 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[4]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.154     ; 1.215      ;
; 1.195 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[0]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.154     ; 1.215      ;
; 1.225 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.424      ;
; 1.313 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.512      ;
; 1.422 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.621      ;
; 1.422 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.621      ;
; 1.553 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.752      ;
; 1.553 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.752      ;
; 1.553 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.055      ; 1.752      ;
+-------+---------------------------------+-------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                   ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|clkout                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[0]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[10]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[11]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[12]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[13]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[14]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[15]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[16]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[17]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[18]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[19]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[1]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[20]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[2]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[3]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[4]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[5]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[6]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[7]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[8]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[9]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|b_full                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[11]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[12]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[10]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[11]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[12]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[8]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[9]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[10]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[11]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[12]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[1]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[2]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[3]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[4]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[5]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[6]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[7]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[8]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[9]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|Q_FF                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|data_out[0]                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|data_out[1]                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|data_out[2]                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|data_out[3]                                                                                                                                                          ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi2adc:SPI_ADC|clk_1MHz'                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_cs           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_din          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_done         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|shift_ena        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[4]         ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[2]     ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[3]     ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[4]     ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[7]     ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[8]     ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[0]     ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[1]     ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[5]     ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[6]     ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[9]     ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_cs           ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_din          ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_done         ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[0] ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[1] ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[2] ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[3] ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[4] ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[5] ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[6] ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[7] ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[8] ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[9] ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|shift_ena        ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[0]         ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[1]         ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[2]         ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[3]         ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[4]         ;
; 0.318  ; 0.502        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_cs           ;
; 0.318  ; 0.502        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_din          ;
; 0.318  ; 0.502        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_done         ;
; 0.318  ; 0.502        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[0] ;
; 0.318  ; 0.502        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[1] ;
; 0.318  ; 0.502        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[2] ;
; 0.318  ; 0.502        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[3] ;
; 0.318  ; 0.502        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[4] ;
; 0.318  ; 0.502        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[5] ;
; 0.318  ; 0.502        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[6] ;
; 0.318  ; 0.502        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[7] ;
; 0.318  ; 0.502        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[8] ;
; 0.318  ; 0.502        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[9] ;
; 0.318  ; 0.502        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|shift_ena        ;
; 0.318  ; 0.502        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[1]         ;
; 0.318  ; 0.502        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[2]         ;
; 0.318  ; 0.502        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[3]         ;
; 0.318  ; 0.502        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[4]         ;
; 0.319  ; 0.503        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[0]         ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[0]     ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[1]     ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[2]     ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[3]     ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[4]     ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[5]     ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[6]     ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[7]     ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[8]     ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[9]     ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|adc_cs|clk               ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|adc_din|clk              ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|adc_done|clk             ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|data_from_adc[0]|clk     ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|data_from_adc[1]|clk     ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|data_from_adc[2]|clk     ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|data_from_adc[3]|clk     ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|data_from_adc[4]|clk     ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|data_from_adc[5]|clk     ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|data_from_adc[6]|clk     ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|data_from_adc[7]|clk     ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|data_from_adc[8]|clk     ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|data_from_adc[9]|clk     ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi2dac:SPI_DAC|clk_1MHz'                                                                  ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|dac_cs            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|dac_ld            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[4]          ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|dac_cs            ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|dac_ld            ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[10]     ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[11]     ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[12]     ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[13]     ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[14]     ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[15]     ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[2]      ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[3]      ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[4]      ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[5]      ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[6]      ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[7]      ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[8]      ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[9]      ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[0]          ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[1]          ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[2]          ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[3]          ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[4]          ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|dac_cs            ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|dac_ld            ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[10]     ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[11]     ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[12]     ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[13]     ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[14]     ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[15]     ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[2]      ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[3]      ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[4]      ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[5]      ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[6]      ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[7]      ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[8]      ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[9]      ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[0]          ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[1]          ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[2]          ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[3]          ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[4]          ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|dac_cs|clk                ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|dac_ld|clk                ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[10]|clk         ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[11]|clk         ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[12]|clk         ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[13]|clk         ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[14]|clk         ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[15]|clk         ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[2]|clk          ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[3]|clk          ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[4]|clk          ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[5]|clk          ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[6]|clk          ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[7]|clk          ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[8]|clk          ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[9]|clk          ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|state[0]|clk              ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|state[1]|clk              ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|state[2]|clk              ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|state[3]|clk              ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|state[4]|clk              ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|clk_1MHz~clkctrl|inclk[0] ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|clk_1MHz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|clk_1MHz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|clk_1MHz|q                ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|clk_1MHz~clkctrl|inclk[0] ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|clk_1MHz~clkctrl|outclk   ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|dac_cs|clk                ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|dac_ld|clk                ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[10]|clk         ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[11]|clk         ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[12]|clk         ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[13]|clk         ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[14]|clk         ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[15]|clk         ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[2]|clk          ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[3]|clk          ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; SW[*]     ; spi2adc:SPI_ADC|clk_1MHz ; 2.087 ; 2.448 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  SW[9]    ; spi2adc:SPI_ADC|clk_1MHz ; 2.087 ; 2.448 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; ADC_SDO   ; spi2adc:SPI_ADC|clk_1MHz ; 2.113 ; 2.526 ; Fall       ; spi2adc:SPI_ADC|clk_1MHz ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; SW[*]     ; spi2adc:SPI_ADC|clk_1MHz ; -1.719 ; -2.065 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  SW[9]    ; spi2adc:SPI_ADC|clk_1MHz ; -1.719 ; -2.065 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; ADC_SDO   ; spi2adc:SPI_ADC|clk_1MHz ; -1.739 ; -2.136 ; Fall       ; spi2adc:SPI_ADC|clk_1MHz ;
+-----------+--------------------------+--------+--------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; ADC_CS     ; spi2adc:SPI_ADC|clk_1MHz ; 6.349 ; 6.418 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; ADC_SDI    ; spi2adc:SPI_ADC|clk_1MHz ; 6.648 ; 6.651 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX0_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 5.950 ; 5.954 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 5.944 ; 5.885 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[1] ; spi2adc:SPI_ADC|clk_1MHz ; 5.909 ; 5.900 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 5.943 ; 5.924 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 5.950 ; 5.907 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 5.932 ; 5.892 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 5.933 ; 5.874 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 5.921 ; 5.954 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX1_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 6.184 ; 6.132 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 5.791 ; 5.723 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[1] ; spi2adc:SPI_ADC|clk_1MHz ; 5.774 ; 5.727 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 5.964 ; 5.867 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 5.807 ; 5.728 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 5.760 ; 5.737 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 6.184 ; 6.132 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 5.930 ; 6.029 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX2_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 6.511 ; 6.388 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 6.511 ; 6.388 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 6.372 ; 6.366 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 6.498 ; 6.377 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 5.358 ; 5.373 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 6.321 ; 6.297 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 5.300 ; 5.335 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; SCK        ; spi2adc:SPI_ADC|clk_1MHz ; 7.689 ; 7.685 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; SCK        ; spi2adc:SPI_ADC|clk_1MHz ; 3.130 ;       ; Fall       ; spi2adc:SPI_ADC|clk_1MHz ;
; DAC_CS     ; spi2dac:SPI_DAC|clk_1MHz ; 6.194 ; 6.210 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; DAC_LD     ; spi2dac:SPI_DAC|clk_1MHz ; 6.280 ; 6.290 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; DAC_SDI    ; spi2dac:SPI_DAC|clk_1MHz ; 6.184 ; 6.202 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; SCK        ; spi2dac:SPI_DAC|clk_1MHz ; 6.887 ; 6.958 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; SCK        ; spi2dac:SPI_DAC|clk_1MHz ; 2.935 ;       ; Fall       ; spi2dac:SPI_DAC|clk_1MHz ;
+------------+--------------------------+-------+-------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; ADC_CS     ; spi2adc:SPI_ADC|clk_1MHz ; 6.168 ; 6.237 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; ADC_SDI    ; spi2adc:SPI_ADC|clk_1MHz ; 6.457 ; 6.458 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX0_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 5.509 ; 5.420 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 5.513 ; 5.422 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[1] ; spi2adc:SPI_ADC|clk_1MHz ; 5.509 ; 5.420 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 5.639 ; 5.578 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 5.627 ; 5.562 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 5.612 ; 5.552 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 5.597 ; 5.526 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 5.571 ; 5.633 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX1_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 5.096 ; 5.028 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 5.107 ; 5.046 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[1] ; spi2adc:SPI_ADC|clk_1MHz ; 5.096 ; 5.028 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 5.291 ; 5.261 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 5.115 ; 5.043 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 5.174 ; 5.043 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 5.513 ; 5.418 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 5.255 ; 5.340 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX2_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 5.162 ; 5.197 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 6.240 ; 6.128 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 6.121 ; 6.077 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 6.228 ; 6.118 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 5.219 ; 5.231 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 6.086 ; 6.051 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 5.162 ; 5.197 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; SCK        ; spi2adc:SPI_ADC|clk_1MHz ; 7.434 ; 2.990 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; SCK        ; spi2adc:SPI_ADC|clk_1MHz ; 3.087 ;       ; Fall       ; spi2adc:SPI_ADC|clk_1MHz ;
; DAC_CS     ; spi2dac:SPI_DAC|clk_1MHz ; 6.018 ; 6.035 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; DAC_LD     ; spi2dac:SPI_DAC|clk_1MHz ; 6.102 ; 6.110 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; DAC_SDI    ; spi2dac:SPI_DAC|clk_1MHz ; 6.010 ; 6.026 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; SCK        ; spi2dac:SPI_DAC|clk_1MHz ; 6.625 ; 2.847 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; SCK        ; spi2dac:SPI_DAC|clk_1MHz ; 2.886 ;       ; Fall       ; spi2dac:SPI_DAC|clk_1MHz ;
+------------+--------------------------+-------+-------+------------+--------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -2.833 ; -106.941      ;
; spi2adc:SPI_ADC|clk_1MHz ; -0.462 ; -7.131        ;
; spi2dac:SPI_DAC|clk_1MHz ; -0.152 ; -0.831        ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                 ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -0.031 ; -0.057        ;
; spi2adc:SPI_ADC|clk_1MHz ; 0.196  ; 0.000         ;
; spi2dac:SPI_DAC|clk_1MHz ; 0.252  ; 0.000         ;
+--------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary  ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -3.000 ; -136.081      ;
; spi2adc:SPI_ADC|clk_1MHz ; -1.000 ; -29.000       ;
; spi2dac:SPI_DAC|clk_1MHz ; -1.000 ; -21.000       ;
+--------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.833 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.844      ;
; -2.791 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.179     ; 3.599      ;
; -2.771 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.779      ;
; -2.753 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.753      ;
; -2.729 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.182     ; 3.534      ;
; -2.726 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.733      ;
; -2.704 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.702      ;
; -2.691 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.170     ; 3.508      ;
; -2.664 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.668      ;
; -2.642 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.172     ; 3.457      ;
; -2.626 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.642      ;
; -2.626 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.177     ; 3.436      ;
; -2.577 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 3.591      ;
; -2.569 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.579      ;
; -2.561 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.570      ;
; -2.558 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 3.553      ;
; -2.534 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.542      ;
; -2.527 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.180     ; 3.334      ;
; -2.503 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.175     ; 3.315      ;
; -2.501 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.179     ; 3.309      ;
; -2.495 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 3.488      ;
; -2.483 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.017     ; 3.475      ;
; -2.472 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.477      ;
; -2.462 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.468      ;
; -2.439 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.182     ; 3.244      ;
; -2.438 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.449      ;
; -2.434 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 3.451      ;
; -2.421 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|data_out[9]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.178     ; 3.230      ;
; -2.409 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 3.421      ;
; -2.401 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.170     ; 3.218      ;
; -2.385 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.400      ;
; -2.356 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.364      ;
; -2.352 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.172     ; 3.167      ;
; -2.347 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.356      ;
; -2.329 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 3.330      ;
; -2.296 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.306      ;
; -2.270 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.277      ;
; -2.268 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.179     ; 3.076      ;
; -2.239 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 3.251      ;
; -2.237 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.180     ; 3.044      ;
; -2.216 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 3.215      ;
; -2.206 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.182     ; 3.011      ;
; -2.206 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.175     ; 3.018      ;
; -2.202 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.212      ;
; -2.196 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 3.199      ;
; -2.168 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.174      ;
; -2.168 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.170     ; 2.985      ;
; -2.164 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.173      ;
; -2.143 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.177     ; 2.953      ;
; -2.141 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 3.142      ;
; -2.141 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 3.137      ;
; -2.134 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.134      ;
; -2.131 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|data_out[8]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.178     ; 2.940      ;
; -2.119 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.172     ; 2.934      ;
; -2.106 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 3.109      ;
; -2.096 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 3.108      ;
; -2.079 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.077      ;
; -2.068 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.083      ;
; -2.047 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.057      ;
; -2.041 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.051      ;
; -2.033 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 3.032      ;
; -2.019 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.032      ;
; -2.004 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.180     ; 2.811      ;
; -1.981 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.988      ;
; -1.973 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.175     ; 2.785      ;
; -1.936 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.177     ; 2.746      ;
; -1.908 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.915      ;
; -1.898 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|data_out[7]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.178     ; 2.707      ;
; -1.873 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 2.883      ;
; -1.863 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.179     ; 2.671      ;
; -1.859 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[5]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.179     ; 2.667      ;
; -1.826 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.830      ;
; -1.801 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.182     ; 2.606      ;
; -1.797 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[5]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.182     ; 2.602      ;
; -1.795 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[4]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.179     ; 2.603      ;
; -1.791 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[3]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.179     ; 2.599      ;
; -1.763 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.170     ; 2.580      ;
; -1.759 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[5]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.170     ; 2.576      ;
; -1.733 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[4]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.182     ; 2.538      ;
; -1.729 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ; processor:ECHO_SYNT|data_out[3]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.182     ; 2.534      ;
; -1.727 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[2]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.179     ; 2.535      ;
; -1.723 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ; processor:ECHO_SYNT|data_out[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.179     ; 2.531      ;
; -1.714 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.172     ; 2.529      ;
; -1.710 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; processor:ECHO_SYNT|data_out[5]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.172     ; 2.525      ;
; -1.695 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[4]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.170     ; 2.512      ;
; -1.691 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[3]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.170     ; 2.508      ;
; -1.679 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 2.681      ;
; -1.678 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 2.683      ;
; -1.630 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.637      ;
; -1.627 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; processor:ECHO_SYNT|data_out[2]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.170     ; 2.444      ;
; -1.575 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.175     ; 2.387      ;
; -1.564 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|data_out[5]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.175     ; 2.376      ;
; -1.558 ; processor:ECHO_SYNT|pulse_gen:pulse_gen_echo|pulse                                                                                                                                       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 2.689      ;
; -1.558 ; processor:ECHO_SYNT|pulse_gen:pulse_gen_echo|pulse                                                                                                                                       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 2.689      ;
; -1.556 ; processor:ECHO_SYNT|pulse_gen:pulse_gen_echo|pulse                                                                                                                                       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.125      ; 2.690      ;
; -1.545 ; processor:ECHO_SYNT|pulse_gen:pulse_gen_echo|pulse                                                                                                                                       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 2.677      ;
; -1.545 ; processor:ECHO_SYNT|pulse_gen:pulse_gen_echo|pulse                                                                                                                                       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 2.677      ;
; -1.543 ; processor:ECHO_SYNT|pulse_gen:pulse_gen_echo|pulse                                                                                                                                       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.126      ; 2.678      ;
; -1.507 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; processor:ECHO_SYNT|data_out[4]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.175     ; 2.319      ;
; -1.493 ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.178     ; 2.302      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi2adc:SPI_ADC|clk_1MHz'                                                                                                                  ;
+--------+------------------------------+----------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+----------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.462 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[0]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; 0.024      ; 0.973      ;
; -0.462 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[1]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; 0.024      ; 0.973      ;
; -0.462 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[5]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; 0.024      ; 0.973      ;
; -0.462 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[6]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; 0.024      ; 0.973      ;
; -0.462 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[9]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; 0.024      ; 0.973      ;
; -0.440 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[2]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; 0.023      ; 0.950      ;
; -0.440 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[3]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; 0.023      ; 0.950      ;
; -0.440 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[4]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; 0.023      ; 0.950      ;
; -0.440 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[7]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; 0.023      ; 0.950      ;
; -0.440 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[8]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; 0.023      ; 0.950      ;
; -0.388 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.033     ; 1.342      ;
; -0.367 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.036     ; 1.318      ;
; -0.364 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[0]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; 0.024      ; 0.875      ;
; -0.364 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[1]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; 0.024      ; 0.875      ;
; -0.364 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[5]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; 0.024      ; 0.875      ;
; -0.364 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[6]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; 0.024      ; 0.875      ;
; -0.364 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[9]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; 0.024      ; 0.875      ;
; -0.342 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[2]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; 0.023      ; 0.852      ;
; -0.342 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[3]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; 0.023      ; 0.852      ;
; -0.342 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[4]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; 0.023      ; 0.852      ;
; -0.342 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[7]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; 0.023      ; 0.852      ;
; -0.342 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[8]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; 0.023      ; 0.852      ;
; -0.267 ; spi2adc:SPI_ADC|shift_reg[7] ; spi2adc:SPI_ADC|data_from_adc[7] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.097     ; 0.657      ;
; -0.264 ; spi2adc:SPI_ADC|shift_reg[3] ; spi2adc:SPI_ADC|data_from_adc[3] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.097     ; 0.654      ;
; -0.259 ; spi2adc:SPI_ADC|shift_reg[2] ; spi2adc:SPI_ADC|data_from_adc[2] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.097     ; 0.649      ;
; -0.254 ; spi2adc:SPI_ADC|shift_reg[8] ; spi2adc:SPI_ADC|data_from_adc[8] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.097     ; 0.644      ;
; -0.253 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.038     ; 1.202      ;
; -0.202 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 1.154      ;
; -0.197 ; spi2adc:SPI_ADC|shift_reg[4] ; spi2adc:SPI_ADC|data_from_adc[4] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.097     ; 0.587      ;
; -0.126 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 1.078      ;
; -0.092 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.033     ; 1.046      ;
; -0.092 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.038     ; 1.041      ;
; -0.089 ; spi2adc:SPI_ADC|shift_reg[0] ; spi2adc:SPI_ADC|data_from_adc[0] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.097     ; 0.479      ;
; -0.089 ; spi2adc:SPI_ADC|shift_reg[1] ; spi2adc:SPI_ADC|data_from_adc[1] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.097     ; 0.479      ;
; -0.085 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.033     ; 1.039      ;
; -0.077 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[2]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.033     ; 1.031      ;
; -0.077 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 1.029      ;
; -0.061 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 1.013      ;
; -0.055 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 1.007      ;
; -0.055 ; spi2adc:SPI_ADC|shift_reg[9] ; spi2adc:SPI_ADC|data_from_adc[9] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.097     ; 0.445      ;
; -0.047 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.033     ; 1.001      ;
; -0.041 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.033     ; 0.995      ;
; -0.026 ; spi2adc:SPI_ADC|adc_start    ; spi2adc:SPI_ADC|adc_din          ; CLOCK_50                 ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.189     ; 0.814      ;
; -0.024 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[1]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.033     ; 0.978      ;
; -0.018 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.033     ; 0.972      ;
; 0.006  ; spi2adc:SPI_ADC|shift_reg[6] ; spi2adc:SPI_ADC|data_from_adc[6] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.097     ; 0.384      ;
; 0.009  ; spi2adc:SPI_ADC|shift_reg[5] ; spi2adc:SPI_ADC|data_from_adc[5] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.500        ; -0.097     ; 0.381      ;
; 0.015  ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.937      ;
; 0.059  ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.038     ; 0.890      ;
; 0.071  ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.881      ;
; 0.076  ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.876      ;
; 0.105  ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.847      ;
; 0.109  ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[2]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.843      ;
; 0.111  ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.841      ;
; 0.113  ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.839      ;
; 0.138  ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.814      ;
; 0.141  ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[7] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.811      ;
; 0.141  ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[8] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.811      ;
; 0.141  ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[2] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.811      ;
; 0.141  ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[0] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.811      ;
; 0.141  ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[1] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.811      ;
; 0.141  ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[3] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.811      ;
; 0.145  ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[4] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.807      ;
; 0.145  ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[6] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.807      ;
; 0.145  ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[5] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.807      ;
; 0.145  ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[9] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.807      ;
; 0.146  ; spi2adc:SPI_ADC|adc_start    ; spi2adc:SPI_ADC|adc_cs           ; CLOCK_50                 ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.189     ; 0.642      ;
; 0.168  ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.784      ;
; 0.177  ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.038     ; 0.772      ;
; 0.194  ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.758      ;
; 0.210  ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.742      ;
; 0.228  ; spi2adc:SPI_ADC|adc_start    ; spi2adc:SPI_ADC|state[0]         ; CLOCK_50                 ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.192     ; 0.557      ;
; 0.232  ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.720      ;
; 0.286  ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.666      ;
; 0.303  ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.649      ;
; 0.303  ; spi2adc:SPI_ADC|shift_reg[8] ; spi2adc:SPI_ADC|shift_reg[9]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.037     ; 0.647      ;
; 0.335  ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.617      ;
; 0.343  ; spi2adc:SPI_ADC|shift_reg[6] ; spi2adc:SPI_ADC|shift_reg[7]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.038     ; 0.606      ;
; 0.357  ; spi2adc:SPI_ADC|shift_reg[1] ; spi2adc:SPI_ADC|shift_reg[2]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.038     ; 0.592      ;
; 0.364  ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.588      ;
; 0.365  ; spi2adc:SPI_ADC|shift_reg[4] ; spi2adc:SPI_ADC|shift_reg[5]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.037     ; 0.585      ;
; 0.379  ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.573      ;
; 0.397  ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.555      ;
; 0.401  ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[2]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.551      ;
; 0.402  ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[1]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.550      ;
; 0.410  ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.035     ; 0.542      ;
; 0.497  ; spi2adc:SPI_ADC|shift_reg[3] ; spi2adc:SPI_ADC|shift_reg[4]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.038     ; 0.452      ;
; 0.565  ; spi2adc:SPI_ADC|shift_reg[0] ; spi2adc:SPI_ADC|shift_reg[1]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.037     ; 0.385      ;
; 0.566  ; spi2adc:SPI_ADC|shift_reg[2] ; spi2adc:SPI_ADC|shift_reg[3]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.038     ; 0.383      ;
; 0.566  ; spi2adc:SPI_ADC|shift_reg[7] ; spi2adc:SPI_ADC|shift_reg[8]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.038     ; 0.383      ;
; 0.571  ; spi2adc:SPI_ADC|shift_reg[5] ; spi2adc:SPI_ADC|shift_reg[6]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 1.000        ; -0.037     ; 0.379      ;
+--------+------------------------------+----------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi2dac:SPI_DAC|clk_1MHz'                                                                                                                  ;
+--------+---------------------------------+-------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.152 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 1.104      ;
; -0.152 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 1.104      ;
; -0.152 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 1.104      ;
; -0.152 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 1.104      ;
; -0.152 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 1.104      ;
; -0.071 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 1.023      ;
; -0.071 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 1.023      ;
; -0.071 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 1.023      ;
; -0.071 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 1.023      ;
; -0.071 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 1.023      ;
; -0.071 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 1.023      ;
; 0.010  ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.942      ;
; 0.023  ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.929      ;
; 0.025  ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[1]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.181     ; 0.771      ;
; 0.025  ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[2]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.181     ; 0.771      ;
; 0.025  ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[3]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.181     ; 0.771      ;
; 0.025  ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[4]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.181     ; 0.771      ;
; 0.025  ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[0]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.181     ; 0.771      ;
; 0.032  ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.920      ;
; 0.032  ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.920      ;
; 0.032  ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.920      ;
; 0.032  ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.920      ;
; 0.032  ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.920      ;
; 0.054  ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.898      ;
; 0.083  ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.869      ;
; 0.083  ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.869      ;
; 0.083  ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.869      ;
; 0.083  ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.869      ;
; 0.104  ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.848      ;
; 0.108  ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.844      ;
; 0.108  ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.844      ;
; 0.108  ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.844      ;
; 0.108  ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.844      ;
; 0.108  ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.844      ;
; 0.111  ; processor:ECHO_SYNT|data_out[8] ; spi2dac:SPI_DAC|shift_reg[10] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.187     ; 0.679      ;
; 0.113  ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.839      ;
; 0.131  ; processor:ECHO_SYNT|data_out[9] ; spi2dac:SPI_DAC|shift_reg[11] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.187     ; 0.659      ;
; 0.164  ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.788      ;
; 0.171  ; processor:ECHO_SYNT|data_out[5] ; spi2dac:SPI_DAC|shift_reg[7]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.187     ; 0.619      ;
; 0.186  ; processor:ECHO_SYNT|data_out[4] ; spi2dac:SPI_DAC|shift_reg[6]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.187     ; 0.604      ;
; 0.187  ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[15] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.765      ;
; 0.207  ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.745      ;
; 0.214  ; spi2dac:SPI_DAC|shift_reg[14]   ; spi2dac:SPI_DAC|shift_reg[15] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.738      ;
; 0.214  ; processor:ECHO_SYNT|data_out[7] ; spi2dac:SPI_DAC|shift_reg[9]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.187     ; 0.576      ;
; 0.215  ; processor:ECHO_SYNT|data_out[0] ; spi2dac:SPI_DAC|shift_reg[2]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.187     ; 0.575      ;
; 0.215  ; processor:ECHO_SYNT|data_out[2] ; spi2dac:SPI_DAC|shift_reg[4]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.187     ; 0.575      ;
; 0.216  ; processor:ECHO_SYNT|data_out[3] ; spi2dac:SPI_DAC|shift_reg[5]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.187     ; 0.574      ;
; 0.227  ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[9]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.725      ;
; 0.228  ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[5]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.724      ;
; 0.230  ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[3]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.722      ;
; 0.230  ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[4]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.722      ;
; 0.230  ; processor:ECHO_SYNT|data_out[1] ; spi2dac:SPI_DAC|shift_reg[3]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.187     ; 0.560      ;
; 0.231  ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[10] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.721      ;
; 0.231  ; processor:ECHO_SYNT|data_out[6] ; spi2dac:SPI_DAC|shift_reg[8]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.187     ; 0.559      ;
; 0.233  ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[2]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.719      ;
; 0.238  ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[11] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.714      ;
; 0.241  ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[7]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.711      ;
; 0.242  ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[8]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.710      ;
; 0.248  ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[13] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.704      ;
; 0.249  ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[6]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.703      ;
; 0.258  ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.694      ;
; 0.260  ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[12] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.181     ; 0.536      ;
; 0.261  ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[6]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.181     ; 0.535      ;
; 0.263  ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[7]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.181     ; 0.533      ;
; 0.263  ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[8]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.181     ; 0.533      ;
; 0.264  ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[13] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.181     ; 0.532      ;
; 0.265  ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[10] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.181     ; 0.531      ;
; 0.267  ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[2]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.181     ; 0.529      ;
; 0.272  ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[11] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.181     ; 0.524      ;
; 0.275  ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[4]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.181     ; 0.521      ;
; 0.275  ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[3]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.181     ; 0.521      ;
; 0.277  ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[9]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.181     ; 0.519      ;
; 0.277  ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[5]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.181     ; 0.519      ;
; 0.298  ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[14] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.654      ;
; 0.308  ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|dac_cs        ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.181     ; 0.488      ;
; 0.308  ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[14] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.181     ; 0.488      ;
; 0.330  ; spi2dac:SPI_DAC|shift_reg[13]   ; spi2dac:SPI_DAC|shift_reg[14] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.036     ; 0.621      ;
; 0.334  ; spi2dac:SPI_DAC|shift_reg[2]    ; spi2dac:SPI_DAC|shift_reg[3]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.036     ; 0.617      ;
; 0.340  ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[12] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.612      ;
; 0.343  ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[15] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.181     ; 0.453      ;
; 0.409  ; spi2dac:SPI_DAC|shift_reg[8]    ; spi2dac:SPI_DAC|shift_reg[9]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.036     ; 0.542      ;
; 0.410  ; spi2dac:SPI_DAC|shift_reg[4]    ; spi2dac:SPI_DAC|shift_reg[5]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.036     ; 0.541      ;
; 0.410  ; spi2dac:SPI_DAC|shift_reg[9]    ; spi2dac:SPI_DAC|shift_reg[10] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.036     ; 0.541      ;
; 0.410  ; spi2dac:SPI_DAC|shift_reg[7]    ; spi2dac:SPI_DAC|shift_reg[8]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.036     ; 0.541      ;
; 0.410  ; spi2dac:SPI_DAC|shift_reg[11]   ; spi2dac:SPI_DAC|shift_reg[12] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.036     ; 0.541      ;
; 0.411  ; spi2dac:SPI_DAC|shift_reg[10]   ; spi2dac:SPI_DAC|shift_reg[11] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.036     ; 0.540      ;
; 0.412  ; spi2dac:SPI_DAC|shift_reg[3]    ; spi2dac:SPI_DAC|shift_reg[4]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.036     ; 0.539      ;
; 0.421  ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.531      ;
; 0.503  ; spi2dac:SPI_DAC|shift_reg[5]    ; spi2dac:SPI_DAC|shift_reg[6]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.036     ; 0.448      ;
; 0.506  ; spi2dac:SPI_DAC|shift_reg[6]    ; spi2dac:SPI_DAC|shift_reg[7]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.036     ; 0.445      ;
; 0.507  ; spi2dac:SPI_DAC|shift_reg[12]   ; spi2dac:SPI_DAC|shift_reg[13] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.036     ; 0.444      ;
; 0.512  ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 1.000        ; -0.035     ; 0.440      ;
+--------+---------------------------------+-------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                                  ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.031 ; spi2adc:SPI_ADC|clk_1MHz                                                                                                                                                   ; spi2adc:SPI_ADC|clk_1MHz                                                                                                                                                                 ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 1.406      ; 1.594      ;
; -0.026 ; spi2dac:SPI_DAC|clk_1MHz                                                                                                                                                   ; spi2dac:SPI_DAC|clk_1MHz                                                                                                                                                                 ; spi2dac:SPI_DAC|clk_1MHz ; CLOCK_50    ; 0.000        ; 1.406      ; 1.599      ;
; 0.119  ; spi2adc:SPI_ADC|data_from_adc[2]                                                                                                                                           ; processor:ECHO_SYNT|data_out[2]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.193      ; 0.426      ;
; 0.119  ; spi2adc:SPI_ADC|data_from_adc[0]                                                                                                                                           ; processor:ECHO_SYNT|data_out[0]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.193      ; 0.426      ;
; 0.120  ; spi2adc:SPI_ADC|data_from_adc[1]                                                                                                                                           ; processor:ECHO_SYNT|data_out[1]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.193      ; 0.427      ;
; 0.161  ; spi2dac:SPI_DAC|dac_cs                                                                                                                                                     ; spi2dac:SPI_DAC|sr_state.WAIT_CSB_HIGH                                                                                                                                                   ; spi2dac:SPI_DAC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.181      ; 0.456      ;
; 0.162  ; spi2dac:SPI_DAC|dac_cs                                                                                                                                                     ; spi2dac:SPI_DAC|sr_state.IDLE                                                                                                                                                            ; spi2dac:SPI_DAC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.181      ; 0.457      ;
; 0.168  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[6]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.217      ; 0.489      ;
; 0.177  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[11]                              ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.217      ; 0.498      ;
; 0.179  ; spi2adc:SPI_ADC|data_from_adc[3]                                                                                                                                           ; processor:ECHO_SYNT|data_out[3]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.193      ; 0.486      ;
; 0.180  ; clk_div:GEN_10K|ctr[20]                                                                                                                                                    ; clk_div:GEN_10K|ctr[20]                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; clk_div:GEN_10K|clkout                                                                                                                                                     ; clk_div:GEN_10K|clkout                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[4]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.217      ; 0.501      ;
; 0.185  ; spi2dac:SPI_DAC|dac_cs                                                                                                                                                     ; spi2dac:SPI_DAC|sr_state.WAIT_CSB_FALL                                                                                                                                                   ; spi2dac:SPI_DAC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.181      ; 0.480      ;
; 0.186  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[5]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.217      ; 0.507      ;
; 0.186  ; spi2adc:SPI_ADC|data_from_adc[6]                                                                                                                                           ; processor:ECHO_SYNT|data_out[6]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.193      ; 0.493      ;
; 0.187  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[3]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.217      ; 0.508      ;
; 0.188  ; spi2dac:SPI_DAC|sr_state.IDLE                                                                                                                                              ; spi2dac:SPI_DAC|sr_state.IDLE                                                                                                                                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; spi2dac:SPI_DAC|sr_state.WAIT_CSB_FALL                                                                                                                                     ; spi2dac:SPI_DAC|sr_state.WAIT_CSB_FALL                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; spi2adc:SPI_ADC|sr_state.WAIT_CSB_FALL                                                                                                                                     ; spi2adc:SPI_ADC|sr_state.WAIT_CSB_FALL                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|b_full                                   ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|b_full                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[2]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.217      ; 0.509      ;
; 0.199  ; processor:ECHO_SYNT|pulse_gen:pulse_gen_echo|state.IDLE                                                                                                                    ; processor:ECHO_SYNT|pulse_gen:pulse_gen_echo|pulse                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.318      ;
; 0.204  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[12]                        ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[12]                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.036      ; 0.324      ;
; 0.204  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.177      ; 0.485      ;
; 0.204  ; spi2adc:SPI_ADC|data_from_adc[4]                                                                                                                                           ; processor:ECHO_SYNT|data_out[4]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.193      ; 0.511      ;
; 0.205  ; spi2adc:SPI_ADC|data_from_adc[5]                                                                                                                                           ; processor:ECHO_SYNT|data_out[5]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.193      ; 0.512      ;
; 0.206  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|b_full                                   ; processor:ECHO_SYNT|Q_FF                                                                                                                                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.325      ;
; 0.206  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[0]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.177      ; 0.487      ;
; 0.207  ; spi2dac:SPI_DAC|sr_state.IDLE                                                                                                                                              ; spi2dac:SPI_DAC|sr_state.WAIT_CSB_HIGH                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.326      ;
; 0.208  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[5]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.177      ; 0.489      ;
; 0.210  ; processor:ECHO_SYNT|Q_FF                                                                                                                                                   ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|b_full                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.329      ;
; 0.212  ; spi2adc:SPI_ADC|ctr[4]                                                                                                                                                     ; spi2adc:SPI_ADC|ctr[4]                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.042      ; 0.338      ;
; 0.213  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[6]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.177      ; 0.494      ;
; 0.215  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.175      ; 0.494      ;
; 0.216  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[4]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.175      ; 0.495      ;
; 0.216  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[0]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.180      ; 0.500      ;
; 0.218  ; spi2adc:SPI_ADC|adc_cs                                                                                                                                                     ; spi2adc:SPI_ADC|sr_state.WAIT_CSB_HIGH                                                                                                                                                   ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.192      ; 0.524      ;
; 0.219  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.177      ; 0.500      ;
; 0.220  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.180      ; 0.504      ;
; 0.222  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[0]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.175      ; 0.501      ;
; 0.228  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.182      ; 0.514      ;
; 0.229  ; spi2adc:SPI_ADC|adc_cs                                                                                                                                                     ; spi2adc:SPI_ADC|sr_state.WAIT_CSB_FALL                                                                                                                                                   ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.192      ; 0.535      ;
; 0.229  ; spi2adc:SPI_ADC|adc_cs                                                                                                                                                     ; processor:ECHO_SYNT|pulse_gen:pulse_gen_echo|state.IDLE                                                                                                                                  ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.192      ; 0.535      ;
; 0.231  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.180      ; 0.515      ;
; 0.233  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.175      ; 0.512      ;
; 0.241  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.182      ; 0.527      ;
; 0.242  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[4]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.177      ; 0.523      ;
; 0.242  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[9]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.177      ; 0.523      ;
; 0.244  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[0]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.183      ; 0.531      ;
; 0.248  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.183      ; 0.535      ;
; 0.250  ; spi2adc:SPI_ADC|adc_cs                                                                                                                                                     ; processor:ECHO_SYNT|pulse_gen:pulse_gen_echo|pulse                                                                                                                                       ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.192      ; 0.556      ;
; 0.261  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.183      ; 0.548      ;
; 0.269  ; spi2adc:SPI_ADC|data_from_adc[1]                                                                                                                                           ; processor:ECHO_SYNT|data_out[2]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.193      ; 0.576      ;
; 0.271  ; spi2dac:SPI_DAC|dac_cs                                                                                                                                                     ; spi2dac:SPI_DAC|dac_start                                                                                                                                                                ; spi2dac:SPI_DAC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.181      ; 0.566      ;
; 0.271  ; pulse_gen:PULSE|pulse                                                                                                                                                      ; spi2adc:SPI_ADC|adc_start                                                                                                                                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.390      ;
; 0.277  ; spi2adc:SPI_ADC|data_from_adc[2]                                                                                                                                           ; processor:ECHO_SYNT|data_out[3]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.193      ; 0.584      ;
; 0.278  ; spi2adc:SPI_ADC|data_from_adc[0]                                                                                                                                           ; processor:ECHO_SYNT|data_out[1]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.193      ; 0.585      ;
; 0.280  ; spi2adc:SPI_ADC|data_from_adc[2]                                                                                                                                           ; processor:ECHO_SYNT|data_out[4]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.193      ; 0.587      ;
; 0.281  ; spi2adc:SPI_ADC|data_from_adc[0]                                                                                                                                           ; processor:ECHO_SYNT|data_out[2]                                                                                                                                                          ; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.193      ; 0.588      ;
; 0.298  ; clk_div:GEN_10K|ctr[6]                                                                                                                                                     ; clk_div:GEN_10K|ctr[6]                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298  ; clk_div:GEN_10K|ctr[7]                                                                                                                                                     ; clk_div:GEN_10K|ctr[7]                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.299  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[1]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[1]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[4]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[4]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[5]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[5]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.300  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[2]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[2]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[3]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[3]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[7]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[7]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[9]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[9]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[10] ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[10]               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.301  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[6]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[6]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.420      ;
; 0.304  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[11]                        ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[11]                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.305  ; clk_div:GEN_10K|ctr[8]                                                                                                                                                     ; clk_div:GEN_10K|ctr[8]                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[3]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[3]                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.306  ; clk_div:GEN_10K|ctr[1]                                                                                                                                                     ; clk_div:GEN_10K|ctr[1]                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[12] ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[12]               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.306  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[5]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[5]                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[7]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[7]                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[3]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[3]                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.306  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[10]                              ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[10]                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.306  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[12]                              ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[12]                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.307  ; spi2dac:SPI_DAC|sr_state.WAIT_CSB_HIGH                                                                                                                                     ; spi2dac:SPI_DAC|sr_state.IDLE                                                                                                                                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307  ; clk_div:GEN_10K|ctr[0]                                                                                                                                                     ; clk_div:GEN_10K|ctr[0]                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.434      ;
; 0.307  ; clk_div:GEN_10K|ctr[11]                                                                                                                                                    ; clk_div:GEN_10K|ctr[11]                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307  ; pulse_gen:PULSE|state.IDLE                                                                                                                                                 ; pulse_gen:PULSE|pulse                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[6]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[6]                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[10]                        ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[10]                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[5]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[5]                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[8]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[8]                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[9]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[9]                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[11]                              ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[11]                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.308  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[8]                         ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[8]                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.036      ; 0.428      ;
; 0.308  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[4]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[4]                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.427      ;
; 0.308  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[6]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[6]                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.427      ;
; 0.308  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[7]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[7]                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.427      ;
; 0.310  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[0]  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[0]                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.035      ; 0.429      ;
; 0.312  ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[4]                               ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.220      ; 0.636      ;
; 0.314  ; spi2adc:SPI_ADC|ctr[4]                                                                                                                                                     ; spi2adc:SPI_ADC|ctr[0]                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.042      ; 0.440      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi2adc:SPI_ADC|clk_1MHz'                                                                                                                  ;
+-------+------------------------------+----------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+----------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.196 ; spi2adc:SPI_ADC|shift_reg[5] ; spi2adc:SPI_ADC|shift_reg[6]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.037      ; 0.317      ;
; 0.203 ; spi2adc:SPI_ADC|shift_reg[2] ; spi2adc:SPI_ADC|shift_reg[3]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.038      ; 0.325      ;
; 0.203 ; spi2adc:SPI_ADC|shift_reg[7] ; spi2adc:SPI_ADC|shift_reg[8]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.038      ; 0.325      ;
; 0.206 ; spi2adc:SPI_ADC|shift_reg[0] ; spi2adc:SPI_ADC|shift_reg[1]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.037      ; 0.327      ;
; 0.277 ; spi2adc:SPI_ADC|shift_reg[3] ; spi2adc:SPI_ADC|shift_reg[4]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.038      ; 0.399      ;
; 0.307 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[2]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.426      ;
; 0.312 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[1]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.431      ;
; 0.314 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.433      ;
; 0.359 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.478      ;
; 0.363 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.482      ;
; 0.367 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.486      ;
; 0.374 ; spi2adc:SPI_ADC|shift_reg[4] ; spi2adc:SPI_ADC|shift_reg[5]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.038      ; 0.496      ;
; 0.387 ; spi2adc:SPI_ADC|shift_reg[1] ; spi2adc:SPI_ADC|shift_reg[2]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.037      ; 0.508      ;
; 0.404 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.523      ;
; 0.405 ; spi2adc:SPI_ADC|shift_reg[6] ; spi2adc:SPI_ADC|shift_reg[7]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.037      ; 0.526      ;
; 0.419 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.538      ;
; 0.421 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.540      ;
; 0.424 ; spi2adc:SPI_ADC|shift_reg[8] ; spi2adc:SPI_ADC|shift_reg[9]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.038      ; 0.546      ;
; 0.435 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.554      ;
; 0.461 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[2]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.580      ;
; 0.465 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.584      ;
; 0.468 ; spi2adc:SPI_ADC|adc_start    ; spi2adc:SPI_ADC|state[0]         ; CLOCK_50                 ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; -0.081     ; 0.501      ;
; 0.492 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.611      ;
; 0.505 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.624      ;
; 0.511 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.630      ;
; 0.516 ; spi2adc:SPI_ADC|adc_start    ; spi2adc:SPI_ADC|adc_cs           ; CLOCK_50                 ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; -0.079     ; 0.551      ;
; 0.516 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.635      ;
; 0.522 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.033      ; 0.639      ;
; 0.524 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.643      ;
; 0.576 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.695      ;
; 0.576 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.695      ;
; 0.613 ; spi2adc:SPI_ADC|state[1]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.732      ;
; 0.616 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.735      ;
; 0.631 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.750      ;
; 0.635 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.754      ;
; 0.661 ; spi2adc:SPI_ADC|state[4]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.033      ; 0.778      ;
; 0.666 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.785      ;
; 0.668 ; spi2adc:SPI_ADC|adc_start    ; spi2adc:SPI_ADC|adc_din          ; CLOCK_50                 ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; -0.079     ; 0.703      ;
; 0.669 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[4] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.036      ; 0.789      ;
; 0.669 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[6] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.036      ; 0.789      ;
; 0.669 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[5] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.036      ; 0.789      ;
; 0.669 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[9] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.036      ; 0.789      ;
; 0.672 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[7] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.036      ; 0.792      ;
; 0.672 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[8] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.036      ; 0.792      ;
; 0.672 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[2] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.036      ; 0.792      ;
; 0.672 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[0] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.036      ; 0.792      ;
; 0.672 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[1] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.036      ; 0.792      ;
; 0.672 ; spi2adc:SPI_ADC|adc_done     ; spi2adc:SPI_ADC|data_from_adc[3] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.036      ; 0.792      ;
; 0.673 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|shift_ena        ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.038      ; 0.795      ;
; 0.674 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[1]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.038      ; 0.796      ;
; 0.677 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[2]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.038      ; 0.799      ;
; 0.688 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|adc_din          ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.038      ; 0.810      ;
; 0.704 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|adc_done         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.038      ; 0.826      ;
; 0.737 ; spi2adc:SPI_ADC|shift_reg[5] ; spi2adc:SPI_ADC|data_from_adc[5] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; -0.023     ; 0.318      ;
; 0.740 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[3]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.038      ; 0.862      ;
; 0.744 ; spi2adc:SPI_ADC|shift_reg[6] ; spi2adc:SPI_ADC|data_from_adc[6] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; -0.023     ; 0.325      ;
; 0.757 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[4]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.038      ; 0.879      ;
; 0.774 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.035      ; 0.893      ;
; 0.792 ; spi2adc:SPI_ADC|shift_reg[9] ; spi2adc:SPI_ADC|data_from_adc[9] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; -0.023     ; 0.373      ;
; 0.812 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|adc_cs           ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.038      ; 0.934      ;
; 0.824 ; spi2adc:SPI_ADC|shift_reg[0] ; spi2adc:SPI_ADC|data_from_adc[0] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; -0.023     ; 0.405      ;
; 0.824 ; spi2adc:SPI_ADC|shift_reg[1] ; spi2adc:SPI_ADC|data_from_adc[1] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; -0.023     ; 0.405      ;
; 0.832 ; spi2adc:SPI_ADC|state[2]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.033      ; 0.949      ;
; 0.915 ; spi2adc:SPI_ADC|shift_reg[4] ; spi2adc:SPI_ADC|data_from_adc[4] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; -0.022     ; 0.497      ;
; 0.975 ; spi2adc:SPI_ADC|state[3]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.033      ; 1.092      ;
; 0.982 ; spi2adc:SPI_ADC|shift_reg[8] ; spi2adc:SPI_ADC|data_from_adc[8] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; -0.022     ; 0.564      ;
; 0.986 ; spi2adc:SPI_ADC|state[0]     ; spi2adc:SPI_ADC|state[0]         ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 0.000        ; 0.036      ; 1.106      ;
; 0.991 ; spi2adc:SPI_ADC|shift_reg[2] ; spi2adc:SPI_ADC|data_from_adc[2] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; -0.022     ; 0.573      ;
; 0.998 ; spi2adc:SPI_ADC|shift_reg[3] ; spi2adc:SPI_ADC|data_from_adc[3] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; -0.022     ; 0.580      ;
; 1.000 ; spi2adc:SPI_ADC|shift_reg[7] ; spi2adc:SPI_ADC|data_from_adc[7] ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; -0.022     ; 0.582      ;
; 1.137 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[2]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.097      ; 0.838      ;
; 1.137 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[3]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.097      ; 0.838      ;
; 1.137 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[4]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.097      ; 0.838      ;
; 1.137 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[7]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.097      ; 0.838      ;
; 1.137 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[8]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.097      ; 0.838      ;
; 1.148 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[0]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.097      ; 0.849      ;
; 1.148 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[1]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.097      ; 0.849      ;
; 1.148 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[5]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.097      ; 0.849      ;
; 1.148 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[6]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.097      ; 0.849      ;
; 1.148 ; spi2adc:SPI_ADC|shift_ena    ; spi2adc:SPI_ADC|shift_reg[9]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.097      ; 0.849      ;
; 1.220 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[2]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.097      ; 0.921      ;
; 1.220 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[3]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.097      ; 0.921      ;
; 1.220 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[4]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.097      ; 0.921      ;
; 1.220 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[7]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.097      ; 0.921      ;
; 1.220 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[8]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.097      ; 0.921      ;
; 1.231 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[0]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.097      ; 0.932      ;
; 1.231 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[1]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.097      ; 0.932      ;
; 1.231 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[5]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.097      ; 0.932      ;
; 1.231 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[6]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.097      ; 0.932      ;
; 1.231 ; spi2adc:SPI_ADC|adc_cs       ; spi2adc:SPI_ADC|shift_reg[9]     ; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; -0.500       ; 0.097      ; 0.932      ;
+-------+------------------------------+----------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi2dac:SPI_DAC|clk_1MHz'                                                                                                                  ;
+-------+---------------------------------+-------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.252 ; spi2dac:SPI_DAC|shift_reg[12]   ; spi2dac:SPI_DAC|shift_reg[13] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; spi2dac:SPI_DAC|shift_reg[6]    ; spi2dac:SPI_DAC|shift_reg[7]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; spi2dac:SPI_DAC|shift_reg[5]    ; spi2dac:SPI_DAC|shift_reg[6]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.375      ;
; 0.267 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.386      ;
; 0.294 ; spi2dac:SPI_DAC|shift_reg[3]    ; spi2dac:SPI_DAC|shift_reg[4]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; spi2dac:SPI_DAC|shift_reg[4]    ; spi2dac:SPI_DAC|shift_reg[5]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi2dac:SPI_DAC|shift_reg[7]    ; spi2dac:SPI_DAC|shift_reg[8]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi2dac:SPI_DAC|shift_reg[10]   ; spi2dac:SPI_DAC|shift_reg[11] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; spi2dac:SPI_DAC|shift_reg[9]    ; spi2dac:SPI_DAC|shift_reg[10] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; spi2dac:SPI_DAC|shift_reg[8]    ; spi2dac:SPI_DAC|shift_reg[9]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; spi2dac:SPI_DAC|shift_reg[11]   ; spi2dac:SPI_DAC|shift_reg[12] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.417      ;
; 0.300 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.419      ;
; 0.308 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.427      ;
; 0.311 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.430      ;
; 0.313 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.432      ;
; 0.320 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.439      ;
; 0.358 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[15] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.070     ; 0.402      ;
; 0.363 ; spi2dac:SPI_DAC|shift_reg[2]    ; spi2dac:SPI_DAC|shift_reg[3]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.483      ;
; 0.365 ; spi2dac:SPI_DAC|shift_reg[13]   ; spi2dac:SPI_DAC|shift_reg[14] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.484      ;
; 0.372 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|dac_cs        ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.070     ; 0.416      ;
; 0.372 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[14] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.070     ; 0.416      ;
; 0.373 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.492      ;
; 0.398 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[12] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.518      ;
; 0.400 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[9]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.069     ; 0.445      ;
; 0.401 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[3]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.069     ; 0.446      ;
; 0.401 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[4]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.069     ; 0.446      ;
; 0.403 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[2]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.069     ; 0.448      ;
; 0.403 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[5]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.069     ; 0.448      ;
; 0.403 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[10] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.069     ; 0.448      ;
; 0.406 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[8]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.069     ; 0.451      ;
; 0.406 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[11] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.069     ; 0.451      ;
; 0.407 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[6]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.069     ; 0.452      ;
; 0.408 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[12] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.069     ; 0.453      ;
; 0.409 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[7]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.069     ; 0.454      ;
; 0.412 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|shift_reg[13] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.069     ; 0.457      ;
; 0.426 ; processor:ECHO_SYNT|data_out[6] ; spi2dac:SPI_DAC|shift_reg[8]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.074     ; 0.466      ;
; 0.427 ; processor:ECHO_SYNT|data_out[1] ; spi2dac:SPI_DAC|shift_reg[3]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.074     ; 0.467      ;
; 0.438 ; processor:ECHO_SYNT|data_out[3] ; spi2dac:SPI_DAC|shift_reg[5]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.074     ; 0.478      ;
; 0.439 ; processor:ECHO_SYNT|data_out[7] ; spi2dac:SPI_DAC|shift_reg[9]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.074     ; 0.479      ;
; 0.439 ; processor:ECHO_SYNT|data_out[2] ; spi2dac:SPI_DAC|shift_reg[4]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.074     ; 0.479      ;
; 0.439 ; processor:ECHO_SYNT|data_out[0] ; spi2dac:SPI_DAC|shift_reg[2]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.074     ; 0.479      ;
; 0.449 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[8]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.568      ;
; 0.451 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[13] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.571      ;
; 0.452 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[10] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.572      ;
; 0.454 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[5]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[11] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[9]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.575      ;
; 0.457 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[14] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.576      ;
; 0.458 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[6]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[4]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[3]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[7]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.579      ;
; 0.463 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.582      ;
; 0.467 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[2]  ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.036      ; 0.587      ;
; 0.471 ; spi2dac:SPI_DAC|shift_reg[14]   ; spi2dac:SPI_DAC|shift_reg[15] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.590      ;
; 0.474 ; processor:ECHO_SYNT|data_out[4] ; spi2dac:SPI_DAC|shift_reg[6]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.074     ; 0.514      ;
; 0.489 ; processor:ECHO_SYNT|data_out[5] ; spi2dac:SPI_DAC|shift_reg[7]  ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.074     ; 0.529      ;
; 0.506 ; spi2dac:SPI_DAC|dac_cs          ; spi2dac:SPI_DAC|shift_reg[15] ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.625      ;
; 0.512 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.631      ;
; 0.514 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.633      ;
; 0.515 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.634      ;
; 0.517 ; processor:ECHO_SYNT|data_out[9] ; spi2dac:SPI_DAC|shift_reg[11] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.074     ; 0.557      ;
; 0.526 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.645      ;
; 0.529 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.648      ;
; 0.531 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.650      ;
; 0.534 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[4]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.653      ;
; 0.537 ; processor:ECHO_SYNT|data_out[8] ; spi2dac:SPI_DAC|shift_reg[10] ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.074     ; 0.577      ;
; 0.569 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.688      ;
; 0.581 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.700      ;
; 0.628 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.747      ;
; 0.628 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.747      ;
; 0.628 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[3]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.747      ;
; 0.628 ; spi2dac:SPI_DAC|state[4]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.747      ;
; 0.636 ; spi2dac:SPI_DAC|state[0]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.755      ;
; 0.660 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.779      ;
; 0.667 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[1]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.070     ; 0.711      ;
; 0.667 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[2]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.070     ; 0.711      ;
; 0.667 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[3]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.070     ; 0.711      ;
; 0.667 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[4]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.070     ; 0.711      ;
; 0.667 ; spi2dac:SPI_DAC|dac_start       ; spi2dac:SPI_DAC|state[0]      ; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; -0.070     ; 0.711      ;
; 0.690 ; spi2dac:SPI_DAC|state[1]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.809      ;
; 0.727 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.846      ;
; 0.728 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|dac_cs        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.847      ;
; 0.795 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|dac_ld        ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.914      ;
; 0.836 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.955      ;
; 0.836 ; spi2dac:SPI_DAC|state[2]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 0.955      ;
; 0.904 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[1]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 1.023      ;
; 0.904 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[2]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 1.023      ;
; 0.904 ; spi2dac:SPI_DAC|state[3]        ; spi2dac:SPI_DAC|state[0]      ; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 0.000        ; 0.035      ; 1.023      ;
+-------+---------------------------------+-------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                   ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|clkout                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[0]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[10]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[11]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[12]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[13]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[14]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[15]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[16]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[17]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[18]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[19]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[1]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[20]                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[2]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[3]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[4]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[5]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[6]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[7]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[8]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; clk_div:GEN_10K|ctr[9]                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|b_full                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[11]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[12]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|a_fefifo_4be:fifo_state|cntr_io7:count_usedw|counter_reg_bit[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[10]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[11]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[12]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[8]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:rd_ptr_count|counter_reg_bit[9]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[10]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[11]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[12]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[1]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[2]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[3]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[4]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[5]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[6]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[7]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[8]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|cntr_6ob:wr_ptr|counter_reg_bit[9]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a2~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a3~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a5~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a6~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a7~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a8~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ram_block2a9~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|Q_FF                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|data_out[0]                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|data_out[1]                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|data_out[2]                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; processor:ECHO_SYNT|data_out[3]                                                                                                                                                          ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi2adc:SPI_ADC|clk_1MHz'                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_cs           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_din          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_done         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|shift_ena        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[4]         ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[0]     ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[1]     ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[2]     ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[3]     ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[4]     ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[5]     ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[6]     ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[7]     ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[8]     ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[9]     ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_cs           ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_din          ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_done         ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[0] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[1] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[2] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[3] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[7] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[8] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|shift_ena        ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[1]         ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[2]         ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[3]         ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[4]         ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[4] ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[5] ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[6] ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[9] ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[0]         ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_cs           ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_din          ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|adc_done         ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|shift_ena        ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[1]         ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[2]         ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[3]         ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[4]         ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[0] ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[1] ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[2] ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[3] ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[4] ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[5] ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[6] ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[7] ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[8] ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|data_from_adc[9] ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; spi2adc:SPI_ADC|state[0]         ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[0]     ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[1]     ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[2]     ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[3]     ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[4]     ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[5]     ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[6]     ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[7]     ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[8]     ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Fall       ; spi2adc:SPI_ADC|shift_reg[9]     ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|adc_cs|clk               ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|adc_din|clk              ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|adc_done|clk             ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|data_from_adc[0]|clk     ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|data_from_adc[1]|clk     ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|data_from_adc[2]|clk     ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|data_from_adc[3]|clk     ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|data_from_adc[7]|clk     ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|data_from_adc[8]|clk     ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|shift_ena|clk            ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|shift_reg[2]|clk         ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|shift_reg[3]|clk         ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2adc:SPI_ADC|clk_1MHz ; Rise       ; SPI_ADC|shift_reg[4]|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi2dac:SPI_DAC|clk_1MHz'                                                                  ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|dac_cs            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|dac_ld            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[4]          ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|dac_cs            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|dac_ld            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[14]     ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[15]     ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[0]          ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[1]          ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[2]          ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[3]          ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[4]          ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[10]     ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[11]     ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[12]     ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[13]     ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[2]      ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[3]      ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[4]      ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[5]      ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[6]      ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[7]      ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[8]      ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[9]      ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|dac_cs            ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|dac_ld            ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[10]     ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[11]     ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[12]     ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[13]     ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[14]     ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[15]     ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[2]      ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[3]      ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[4]      ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[5]      ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[6]      ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[7]      ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[8]      ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|shift_reg[9]      ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[0]          ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[1]          ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[2]          ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[3]          ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; spi2dac:SPI_DAC|state[4]          ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|dac_cs|clk                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|dac_ld|clk                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[14]|clk         ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[15]|clk         ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|state[0]|clk              ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|state[1]|clk              ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|state[2]|clk              ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|state[3]|clk              ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|state[4]|clk              ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[10]|clk         ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[11]|clk         ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[12]|clk         ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[13]|clk         ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[2]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[3]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[4]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[5]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[6]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[7]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[8]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[9]|clk          ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|clk_1MHz~clkctrl|inclk[0] ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|clk_1MHz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|clk_1MHz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|clk_1MHz|q                ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|clk_1MHz~clkctrl|inclk[0] ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|clk_1MHz~clkctrl|outclk   ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|dac_cs|clk                ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|dac_ld|clk                ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[10]|clk         ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[11]|clk         ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[12]|clk         ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[13]|clk         ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[14]|clk         ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[15]|clk         ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[2]|clk          ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; spi2dac:SPI_DAC|clk_1MHz ; Rise       ; SPI_DAC|shift_reg[3]|clk          ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; SW[*]     ; spi2adc:SPI_ADC|clk_1MHz ; 1.303 ; 1.933 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  SW[9]    ; spi2adc:SPI_ADC|clk_1MHz ; 1.303 ; 1.933 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; ADC_SDO   ; spi2adc:SPI_ADC|clk_1MHz ; 1.311 ; 1.978 ; Fall       ; spi2adc:SPI_ADC|clk_1MHz ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; SW[*]     ; spi2adc:SPI_ADC|clk_1MHz ; -1.071 ; -1.686 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  SW[9]    ; spi2adc:SPI_ADC|clk_1MHz ; -1.071 ; -1.686 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; ADC_SDO   ; spi2adc:SPI_ADC|clk_1MHz ; -1.073 ; -1.721 ; Fall       ; spi2adc:SPI_ADC|clk_1MHz ;
+-----------+--------------------------+--------+--------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; ADC_CS     ; spi2adc:SPI_ADC|clk_1MHz ; 4.150 ; 3.980 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; ADC_SDI    ; spi2adc:SPI_ADC|clk_1MHz ; 4.138 ; 4.389 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX0_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 3.832 ; 3.840 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 3.769 ; 3.809 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[1] ; spi2adc:SPI_ADC|clk_1MHz ; 3.702 ; 3.819 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 3.781 ; 3.840 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 3.788 ; 3.827 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 3.783 ; 3.812 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 3.779 ; 3.810 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 3.832 ; 3.791 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX1_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 3.835 ; 3.979 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 3.678 ; 3.693 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[1] ; spi2adc:SPI_ADC|clk_1MHz ; 3.671 ; 3.698 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 3.775 ; 3.714 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 3.691 ; 3.700 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 3.588 ; 3.706 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 3.835 ; 3.979 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 3.834 ; 3.822 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX2_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 4.168 ; 4.165 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 4.168 ; 4.147 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 4.089 ; 4.165 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 4.161 ; 4.140 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 3.404 ; 3.499 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 3.964 ; 4.117 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 3.444 ; 3.357 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; SCK        ; spi2adc:SPI_ADC|clk_1MHz ; 4.777 ; 5.050 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; SCK        ; spi2adc:SPI_ADC|clk_1MHz ; 1.956 ;       ; Fall       ; spi2adc:SPI_ADC|clk_1MHz ;
; DAC_CS     ; spi2dac:SPI_DAC|clk_1MHz ; 4.100 ; 3.923 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; DAC_LD     ; spi2dac:SPI_DAC|clk_1MHz ; 3.944 ; 4.144 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; DAC_SDI    ; spi2dac:SPI_DAC|clk_1MHz ; 3.883 ; 4.077 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; SCK        ; spi2dac:SPI_DAC|clk_1MHz ; 4.368 ; 4.597 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; SCK        ; spi2dac:SPI_DAC|clk_1MHz ; 1.832 ;       ; Fall       ; spi2dac:SPI_DAC|clk_1MHz ;
+------------+--------------------------+-------+-------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; ADC_CS     ; spi2adc:SPI_ADC|clk_1MHz ; 4.031 ; 3.868 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; ADC_SDI    ; spi2adc:SPI_ADC|clk_1MHz ; 4.020 ; 4.260 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX0_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 3.422 ; 3.458 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 3.428 ; 3.458 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[1] ; spi2adc:SPI_ADC|clk_1MHz ; 3.422 ; 3.458 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 3.525 ; 3.558 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 3.519 ; 3.547 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 3.515 ; 3.540 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 3.504 ; 3.528 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 3.551 ; 3.525 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX1_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 3.214 ; 3.234 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 3.218 ; 3.245 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[1] ; spi2adc:SPI_ADC|clk_1MHz ; 3.214 ; 3.234 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 3.320 ; 3.359 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 3.221 ; 3.243 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 3.260 ; 3.241 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 3.451 ; 3.499 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 3.397 ; 3.361 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX2_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 3.315 ; 3.268 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 3.881 ; 3.898 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 3.852 ; 3.872 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 3.874 ; 3.891 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 3.315 ; 3.405 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 3.818 ; 3.957 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 3.351 ; 3.268 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; SCK        ; spi2adc:SPI_ADC|clk_1MHz ; 4.620 ; 1.904 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; SCK        ; spi2adc:SPI_ADC|clk_1MHz ; 1.931 ;       ; Fall       ; spi2adc:SPI_ADC|clk_1MHz ;
; DAC_CS     ; spi2dac:SPI_DAC|clk_1MHz ; 3.981 ; 3.812 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; DAC_LD     ; spi2dac:SPI_DAC|clk_1MHz ; 3.832 ; 4.024 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; DAC_SDI    ; spi2dac:SPI_DAC|clk_1MHz ; 3.774 ; 3.959 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; SCK        ; spi2dac:SPI_DAC|clk_1MHz ; 4.205 ; 1.833 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; SCK        ; spi2dac:SPI_DAC|clk_1MHz ; 1.801 ;       ; Fall       ; spi2dac:SPI_DAC|clk_1MHz ;
+------------+--------------------------+-------+-------+------------+--------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                      ;
+---------------------------+----------+--------+----------+---------+---------------------+
; Clock                     ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack          ; -6.048   ; -0.042 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                 ; -6.048   ; -0.042 ; N/A      ; N/A     ; -3.000              ;
;  spi2adc:SPI_ADC|clk_1MHz ; -1.449   ; 0.196  ; N/A      ; N/A     ; -1.000              ;
;  spi2dac:SPI_DAC|clk_1MHz ; -1.111   ; 0.252  ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS           ; -315.915 ; -0.057 ; 0.0      ; 0.0     ; -214.568            ;
;  CLOCK_50                 ; -275.464 ; -0.057 ; N/A      ; N/A     ; -164.568            ;
;  spi2adc:SPI_ADC|clk_1MHz ; -28.026  ; 0.000  ; N/A      ; N/A     ; -29.000             ;
;  spi2dac:SPI_DAC|clk_1MHz ; -12.425  ; 0.000  ; N/A      ; N/A     ; -21.000             ;
+---------------------------+----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; SW[*]     ; spi2adc:SPI_ADC|clk_1MHz ; 2.334 ; 2.775 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  SW[9]    ; spi2adc:SPI_ADC|clk_1MHz ; 2.334 ; 2.775 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; ADC_SDO   ; spi2adc:SPI_ADC|clk_1MHz ; 2.334 ; 2.868 ; Fall       ; spi2adc:SPI_ADC|clk_1MHz ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; SW[*]     ; spi2adc:SPI_ADC|clk_1MHz ; -1.071 ; -1.686 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  SW[9]    ; spi2adc:SPI_ADC|clk_1MHz ; -1.071 ; -1.686 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; ADC_SDO   ; spi2adc:SPI_ADC|clk_1MHz ; -1.073 ; -1.721 ; Fall       ; spi2adc:SPI_ADC|clk_1MHz ;
+-----------+--------------------------+--------+--------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; ADC_CS     ; spi2adc:SPI_ADC|clk_1MHz ; 6.845 ; 6.819 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; ADC_SDI    ; spi2adc:SPI_ADC|clk_1MHz ; 7.070 ; 7.183 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX0_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 6.396 ; 6.381 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 6.359 ; 6.341 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[1] ; spi2adc:SPI_ADC|clk_1MHz ; 6.309 ; 6.356 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 6.386 ; 6.352 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 6.396 ; 6.377 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 6.379 ; 6.339 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 6.383 ; 6.324 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 6.391 ; 6.381 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX1_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 6.626 ; 6.642 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 6.221 ; 6.156 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[1] ; spi2adc:SPI_ADC|clk_1MHz ; 6.199 ; 6.179 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 6.413 ; 6.315 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 6.233 ; 6.180 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 6.166 ; 6.189 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 6.626 ; 6.642 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 6.393 ; 6.468 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX2_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 7.002 ; 6.895 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 7.002 ; 6.895 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 6.850 ; 6.878 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 6.989 ; 6.883 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 5.700 ; 5.751 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 6.743 ; 6.795 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 5.695 ; 5.669 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; SCK        ; spi2adc:SPI_ADC|clk_1MHz ; 8.207 ; 8.340 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; SCK        ; spi2adc:SPI_ADC|clk_1MHz ; 3.243 ;       ; Fall       ; spi2adc:SPI_ADC|clk_1MHz ;
; DAC_CS     ; spi2dac:SPI_DAC|clk_1MHz ; 6.657 ; 6.625 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; DAC_LD     ; spi2dac:SPI_DAC|clk_1MHz ; 6.686 ; 6.810 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; DAC_SDI    ; spi2dac:SPI_DAC|clk_1MHz ; 6.576 ; 6.696 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; SCK        ; spi2dac:SPI_DAC|clk_1MHz ; 7.374 ; 7.530 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; SCK        ; spi2dac:SPI_DAC|clk_1MHz ; 3.027 ;       ; Fall       ; spi2dac:SPI_DAC|clk_1MHz ;
+------------+--------------------------+-------+-------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; ADC_CS     ; spi2adc:SPI_ADC|clk_1MHz ; 4.031 ; 3.868 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; ADC_SDI    ; spi2adc:SPI_ADC|clk_1MHz ; 4.020 ; 4.260 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX0_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 3.422 ; 3.458 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 3.428 ; 3.458 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[1] ; spi2adc:SPI_ADC|clk_1MHz ; 3.422 ; 3.458 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 3.525 ; 3.558 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 3.519 ; 3.547 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 3.515 ; 3.540 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 3.504 ; 3.528 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX0_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 3.551 ; 3.525 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX1_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 3.214 ; 3.234 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 3.218 ; 3.245 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[1] ; spi2adc:SPI_ADC|clk_1MHz ; 3.214 ; 3.234 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 3.320 ; 3.359 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 3.221 ; 3.243 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 3.260 ; 3.241 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 3.451 ; 3.499 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX1_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 3.397 ; 3.361 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; HEX2_D[*]  ; spi2adc:SPI_ADC|clk_1MHz ; 3.315 ; 3.268 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[0] ; spi2adc:SPI_ADC|clk_1MHz ; 3.881 ; 3.898 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[2] ; spi2adc:SPI_ADC|clk_1MHz ; 3.852 ; 3.872 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[3] ; spi2adc:SPI_ADC|clk_1MHz ; 3.874 ; 3.891 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[4] ; spi2adc:SPI_ADC|clk_1MHz ; 3.315 ; 3.405 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[5] ; spi2adc:SPI_ADC|clk_1MHz ; 3.818 ; 3.957 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
;  HEX2_D[6] ; spi2adc:SPI_ADC|clk_1MHz ; 3.351 ; 3.268 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; SCK        ; spi2adc:SPI_ADC|clk_1MHz ; 4.620 ; 1.904 ; Rise       ; spi2adc:SPI_ADC|clk_1MHz ;
; SCK        ; spi2adc:SPI_ADC|clk_1MHz ; 1.931 ;       ; Fall       ; spi2adc:SPI_ADC|clk_1MHz ;
; DAC_CS     ; spi2dac:SPI_DAC|clk_1MHz ; 3.981 ; 3.812 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; DAC_LD     ; spi2dac:SPI_DAC|clk_1MHz ; 3.832 ; 4.024 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; DAC_SDI    ; spi2dac:SPI_DAC|clk_1MHz ; 3.774 ; 3.959 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; SCK        ; spi2dac:SPI_DAC|clk_1MHz ; 4.205 ; 1.833 ; Rise       ; spi2dac:SPI_DAC|clk_1MHz ;
; SCK        ; spi2dac:SPI_DAC|clk_1MHz ; 1.801 ;       ; Fall       ; spi2dac:SPI_DAC|clk_1MHz ;
+------------+--------------------------+-------+-------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0_D[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_SDI       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCK           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_CS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_LD        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SDI       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_SDO                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DAC_SDI       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SCK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DAC_CS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DAC_LD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SDI       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DAC_SDI       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SCK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DAC_CS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DAC_LD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SDI       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                 ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; CLOCK_50                 ; CLOCK_50                 ; 1642     ; 0        ; 0        ; 0        ;
; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50                 ; 164      ; 1        ; 0        ; 0        ;
; spi2dac:SPI_DAC|clk_1MHz ; CLOCK_50                 ; 5        ; 1        ; 0        ; 0        ;
; CLOCK_50                 ; spi2adc:SPI_ADC|clk_1MHz ; 3        ; 0        ; 0        ; 0        ;
; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 58       ; 10       ; 20       ; 9        ;
; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 30       ; 0        ; 0        ; 0        ;
; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 77       ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                  ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; CLOCK_50                 ; CLOCK_50                 ; 1642     ; 0        ; 0        ; 0        ;
; spi2adc:SPI_ADC|clk_1MHz ; CLOCK_50                 ; 164      ; 1        ; 0        ; 0        ;
; spi2dac:SPI_DAC|clk_1MHz ; CLOCK_50                 ; 5        ; 1        ; 0        ; 0        ;
; CLOCK_50                 ; spi2adc:SPI_ADC|clk_1MHz ; 3        ; 0        ; 0        ; 0        ;
; spi2adc:SPI_ADC|clk_1MHz ; spi2adc:SPI_ADC|clk_1MHz ; 58       ; 10       ; 20       ; 9        ;
; CLOCK_50                 ; spi2dac:SPI_DAC|clk_1MHz ; 30       ; 0        ; 0        ; 0        ;
; spi2dac:SPI_DAC|clk_1MHz ; spi2dac:SPI_DAC|clk_1MHz ; 77       ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 75    ; 75   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Dec 17 18:06:34 2015
Info: Command: quartus_sta Ex13 -c Ex13
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Ex13.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name spi2dac:SPI_DAC|clk_1MHz spi2dac:SPI_DAC|clk_1MHz
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name spi2adc:SPI_ADC|clk_1MHz spi2adc:SPI_ADC|clk_1MHz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.048
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.048      -275.464 CLOCK_50 
    Info (332119):    -1.449       -28.026 spi2adc:SPI_ADC|clk_1MHz 
    Info (332119):    -1.111       -12.425 spi2dac:SPI_DAC|clk_1MHz 
Info (332146): Worst-case hold slack is -0.008
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.008        -0.008 CLOCK_50 
    Info (332119):     0.382         0.000 spi2adc:SPI_ADC|clk_1MHz 
    Info (332119):     0.478         0.000 spi2dac:SPI_DAC|clk_1MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -164.568 CLOCK_50 
    Info (332119):    -1.000       -29.000 spi2adc:SPI_ADC|clk_1MHz 
    Info (332119):    -1.000       -21.000 spi2dac:SPI_DAC|clk_1MHz 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.335
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.335      -233.841 CLOCK_50 
    Info (332119):    -1.180       -23.153 spi2adc:SPI_ADC|clk_1MHz 
    Info (332119):    -0.896        -9.559 spi2dac:SPI_DAC|clk_1MHz 
Info (332146): Worst-case hold slack is -0.042
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.042        -0.042 CLOCK_50 
    Info (332119):     0.346         0.000 spi2adc:SPI_ADC|clk_1MHz 
    Info (332119):     0.431         0.000 spi2dac:SPI_DAC|clk_1MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -164.568 CLOCK_50 
    Info (332119):    -1.000       -29.000 spi2adc:SPI_ADC|clk_1MHz 
    Info (332119):    -1.000       -21.000 spi2dac:SPI_DAC|clk_1MHz 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.833
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.833      -106.941 CLOCK_50 
    Info (332119):    -0.462        -7.131 spi2adc:SPI_ADC|clk_1MHz 
    Info (332119):    -0.152        -0.831 spi2dac:SPI_DAC|clk_1MHz 
Info (332146): Worst-case hold slack is -0.031
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.031        -0.057 CLOCK_50 
    Info (332119):     0.196         0.000 spi2adc:SPI_ADC|clk_1MHz 
    Info (332119):     0.252         0.000 spi2dac:SPI_DAC|clk_1MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -136.081 CLOCK_50 
    Info (332119):    -1.000       -29.000 spi2adc:SPI_ADC|clk_1MHz 
    Info (332119):    -1.000       -21.000 spi2dac:SPI_DAC|clk_1MHz 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 485 megabytes
    Info: Processing ended: Thu Dec 17 18:06:38 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


