m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation
vlowpass
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1584685378
!i10b 1
!s100 ?TMj]NG`X^@W`9;fUKYY^2
IoXQ[3eQkd36=^WF3Hzj>W0
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 lowpass_sv_unit
S1
R0
w1584682076
8C:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/lowpass.sv
FC:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/lowpass.sv
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1584685378.000000
!s107 C:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/lowpass.sv|
!s90 -reportprogress|300|-work|work_igor|-sv|-stats=none|C:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/lowpass.sv|
!i113 1
Z4 o-work work_igor -sv
Z5 tCvgOpt 0
vlowpass_tb
R1
!s110 1584685379
!i10b 1
!s100 SRT:Sk;Nja=Gb8z1N9=bQ2
IHi`KPh><C?1b:2FNYEm7B1
R2
!s105 lowpass_tb_sv_unit
S1
R0
w1584685372
8C:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/lowpass_tb.sv
FC:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/lowpass_tb.sv
L0 3
R3
r1
!s85 0
31
!s108 1584685379.000000
!s107 C:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/lowpass_tb.sv|
!s90 -reportprogress|300|-work|work_igor|-sv|-stats=none|C:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/lowpass_tb.sv|
!i113 1
R4
R5
