$date
	Sat Mar 09 18:49:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_subtractor_tb $end
$var wire 1 ! diff $end
$var wire 1 " borrow $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " borrow $end
$var wire 1 % cin $end
$var wire 1 ! diff $end
$var wire 1 & d $end
$var wire 1 ' b2 $end
$var wire 1 ( b1 $end
$scope module hs0 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( borrow $end
$var wire 1 & diff $end
$upscope $end
$scope module hs1 $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 ' borrow $end
$var wire 1 ! diff $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
1'
1&
0%
0$
0#
1"
0!
$end
#10
0"
1!
0'
1%
#20
0&
0%
1$
#30
0!
1%
#40
1!
1"
1(
0'
0&
0%
0$
1#
#50
0!
1%
#60
1'
1&
0(
0%
1$
#70
0"
1!
0'
1%
#80
