{
  "module_name": "omap3isp.h",
  "hash_id": "6311e48a4f225458ea761f9bea1c944c18013cc5a65ed0b5dd8401dd267eed61",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/linux/omap3isp.h",
  "human_readable_source": " \n \n\n#ifndef OMAP3_ISP_USER_H\n#define OMAP3_ISP_USER_H\n\n#include <linux/types.h>\n#include <linux/videodev2.h>\n\n \n\n#define VIDIOC_OMAP3ISP_CCDC_CFG \\\n\t_IOWR('V', BASE_VIDIOC_PRIVATE + 1, struct omap3isp_ccdc_update_config)\n#define VIDIOC_OMAP3ISP_PRV_CFG \\\n\t_IOWR('V', BASE_VIDIOC_PRIVATE + 2, struct omap3isp_prev_update_config)\n#define VIDIOC_OMAP3ISP_AEWB_CFG \\\n\t_IOWR('V', BASE_VIDIOC_PRIVATE + 3, struct omap3isp_h3a_aewb_config)\n#define VIDIOC_OMAP3ISP_HIST_CFG \\\n\t_IOWR('V', BASE_VIDIOC_PRIVATE + 4, struct omap3isp_hist_config)\n#define VIDIOC_OMAP3ISP_AF_CFG \\\n\t_IOWR('V', BASE_VIDIOC_PRIVATE + 5, struct omap3isp_h3a_af_config)\n#define VIDIOC_OMAP3ISP_STAT_REQ \\\n\t_IOWR('V', BASE_VIDIOC_PRIVATE + 6, struct omap3isp_stat_data)\n#define VIDIOC_OMAP3ISP_STAT_REQ_TIME32 \\\n\t_IOWR('V', BASE_VIDIOC_PRIVATE + 6, struct omap3isp_stat_data_time32)\n#define VIDIOC_OMAP3ISP_STAT_EN \\\n\t_IOWR('V', BASE_VIDIOC_PRIVATE + 7, unsigned long)\n\n \n\n#define V4L2_EVENT_OMAP3ISP_CLASS\t(V4L2_EVENT_PRIVATE_START | 0x100)\n#define V4L2_EVENT_OMAP3ISP_AEWB\t(V4L2_EVENT_OMAP3ISP_CLASS | 0x1)\n#define V4L2_EVENT_OMAP3ISP_AF\t\t(V4L2_EVENT_OMAP3ISP_CLASS | 0x2)\n#define V4L2_EVENT_OMAP3ISP_HIST\t(V4L2_EVENT_OMAP3ISP_CLASS | 0x3)\n\nstruct omap3isp_stat_event_status {\n\t__u32 frame_number;\n\t__u16 config_counter;\n\t__u8 buf_err;\n};\n\n \n\n \n#define OMAP3ISP_AEWB_MAX_SATURATION_LIM\t1023\n#define OMAP3ISP_AEWB_MIN_WIN_H\t\t\t2\n#define OMAP3ISP_AEWB_MAX_WIN_H\t\t\t256\n#define OMAP3ISP_AEWB_MIN_WIN_W\t\t\t6\n#define OMAP3ISP_AEWB_MAX_WIN_W\t\t\t256\n#define OMAP3ISP_AEWB_MIN_WINVC\t\t\t1\n#define OMAP3ISP_AEWB_MIN_WINHC\t\t\t1\n#define OMAP3ISP_AEWB_MAX_WINVC\t\t\t128\n#define OMAP3ISP_AEWB_MAX_WINHC\t\t\t36\n#define OMAP3ISP_AEWB_MAX_WINSTART\t\t4095\n#define OMAP3ISP_AEWB_MIN_SUB_INC\t\t2\n#define OMAP3ISP_AEWB_MAX_SUB_INC\t\t32\n#define OMAP3ISP_AEWB_MAX_BUF_SIZE\t\t83600\n\n#define OMAP3ISP_AF_IIRSH_MIN\t\t\t0\n#define OMAP3ISP_AF_IIRSH_MAX\t\t\t4095\n#define OMAP3ISP_AF_PAXEL_HORIZONTAL_COUNT_MIN\t1\n#define OMAP3ISP_AF_PAXEL_HORIZONTAL_COUNT_MAX\t36\n#define OMAP3ISP_AF_PAXEL_VERTICAL_COUNT_MIN\t1\n#define OMAP3ISP_AF_PAXEL_VERTICAL_COUNT_MAX\t128\n#define OMAP3ISP_AF_PAXEL_INCREMENT_MIN\t\t2\n#define OMAP3ISP_AF_PAXEL_INCREMENT_MAX\t\t32\n#define OMAP3ISP_AF_PAXEL_HEIGHT_MIN\t\t2\n#define OMAP3ISP_AF_PAXEL_HEIGHT_MAX\t\t256\n#define OMAP3ISP_AF_PAXEL_WIDTH_MIN\t\t16\n#define OMAP3ISP_AF_PAXEL_WIDTH_MAX\t\t256\n#define OMAP3ISP_AF_PAXEL_HZSTART_MIN\t\t1\n#define OMAP3ISP_AF_PAXEL_HZSTART_MAX\t\t4095\n#define OMAP3ISP_AF_PAXEL_VTSTART_MIN\t\t0\n#define OMAP3ISP_AF_PAXEL_VTSTART_MAX\t\t4095\n#define OMAP3ISP_AF_THRESHOLD_MAX\t\t255\n#define OMAP3ISP_AF_COEF_MAX\t\t\t4095\n#define OMAP3ISP_AF_PAXEL_SIZE\t\t\t48\n#define OMAP3ISP_AF_MAX_BUF_SIZE\t\t221184\n\n \nstruct omap3isp_h3a_aewb_config {\n\t \n\t__u32 buf_size;\n\t__u16 config_counter;\n\n\t \n\t__u16 saturation_limit;\n\t__u16 win_height;\n\t__u16 win_width;\n\t__u16 ver_win_count;\n\t__u16 hor_win_count;\n\t__u16 ver_win_start;\n\t__u16 hor_win_start;\n\t__u16 blk_ver_win_start;\n\t__u16 blk_win_height;\n\t__u16 subsample_ver_inc;\n\t__u16 subsample_hor_inc;\n\t__u8 alaw_enable;\n};\n\n \nstruct omap3isp_stat_data {\n#ifdef __KERNEL__\n\tstruct {\n\t\t__s64\ttv_sec;\n\t\t__s64\ttv_usec;\n\t} ts;\n#else\n\tstruct timeval ts;\n#endif\n\tvoid __user *buf;\n\t__struct_group( , frame,  ,\n\t\t__u32 buf_size;\n\t\t__u16 frame_number;\n\t\t__u16 cur_frame;\n\t\t__u16 config_counter;\n\t);\n};\n\n#ifdef __KERNEL__\nstruct omap3isp_stat_data_time32 {\n\tstruct {\n\t\t__s32\ttv_sec;\n\t\t__s32\ttv_usec;\n\t} ts;\n\t__u32 buf;\n\t__struct_group( , frame,  ,\n\t\t__u32 buf_size;\n\t\t__u16 frame_number;\n\t\t__u16 cur_frame;\n\t\t__u16 config_counter;\n\t);\n};\n#endif\n\n \n\n \n#define OMAP3ISP_HIST_BINS_32\t\t0\n#define OMAP3ISP_HIST_BINS_64\t\t1\n#define OMAP3ISP_HIST_BINS_128\t\t2\n#define OMAP3ISP_HIST_BINS_256\t\t3\n\n \n#define OMAP3ISP_HIST_MEM_SIZE_BINS(n)\t((1 << ((n)+5))*4*4)\n\n#define OMAP3ISP_HIST_MEM_SIZE\t\t1024\n#define OMAP3ISP_HIST_MIN_REGIONS\t1\n#define OMAP3ISP_HIST_MAX_REGIONS\t4\n#define OMAP3ISP_HIST_MAX_WB_GAIN\t255\n#define OMAP3ISP_HIST_MIN_WB_GAIN\t0\n#define OMAP3ISP_HIST_MAX_BIT_WIDTH\t14\n#define OMAP3ISP_HIST_MIN_BIT_WIDTH\t8\n#define OMAP3ISP_HIST_MAX_WG\t\t4\n#define OMAP3ISP_HIST_MAX_BUF_SIZE\t4096\n\n \n#define OMAP3ISP_HIST_SOURCE_CCDC\t0\n#define OMAP3ISP_HIST_SOURCE_MEM\t1\n\n \n#define OMAP3ISP_HIST_CFA_BAYER\t\t0\n#define OMAP3ISP_HIST_CFA_FOVEONX3\t1\n\nstruct omap3isp_hist_region {\n\t__u16 h_start;\n\t__u16 h_end;\n\t__u16 v_start;\n\t__u16 v_end;\n};\n\nstruct omap3isp_hist_config {\n\t \n\t__u32 buf_size;\n\t__u16 config_counter;\n\n\t__u8 num_acc_frames;\t \n\t__u16 hist_bins;\t \n\t__u8 cfa;\t\t \n\t__u8 wg[OMAP3ISP_HIST_MAX_WG];\t \n\t__u8 num_regions;\t \n\tstruct omap3isp_hist_region region[OMAP3ISP_HIST_MAX_REGIONS];\n};\n\n \n\n#define OMAP3ISP_AF_NUM_COEF\t\t11\n\nenum omap3isp_h3a_af_fvmode {\n\tOMAP3ISP_AF_MODE_SUMMED = 0,\n\tOMAP3ISP_AF_MODE_PEAK = 1\n};\n\n \nenum omap3isp_h3a_af_rgbpos {\n\tOMAP3ISP_AF_GR_GB_BAYER = 0,\t \n\tOMAP3ISP_AF_RG_GB_BAYER = 1,\t \n\tOMAP3ISP_AF_GR_BG_BAYER = 2,\t \n\tOMAP3ISP_AF_RG_BG_BAYER = 3,\t \n\tOMAP3ISP_AF_GG_RB_CUSTOM = 4,\t \n\tOMAP3ISP_AF_RB_GG_CUSTOM = 5\t \n};\n\n \nstruct omap3isp_h3a_af_hmf {\n\t__u8 enable;\t \n\t__u8 threshold;\t \n};\n\n \nstruct omap3isp_h3a_af_iir {\n\t__u16 h_start;\t\t\t \n\t__u16 coeff_set0[OMAP3ISP_AF_NUM_COEF];\t \n\t__u16 coeff_set1[OMAP3ISP_AF_NUM_COEF];\t \n};\n\n \nstruct omap3isp_h3a_af_paxel {\n\t__u16 h_start;\t \n\t__u16 v_start;\t \n\t__u8 width;\t \n\t__u8 height;\t \n\t__u8 h_cnt;\t \n\t__u8 v_cnt;\t \n\t__u8 line_inc;\t \n};\n\n \nstruct omap3isp_h3a_af_config {\n\t \n\t__u32 buf_size;\n\t__u16 config_counter;\n\n\tstruct omap3isp_h3a_af_hmf hmf;\t\t \n\tstruct omap3isp_h3a_af_iir iir;\t\t \n\tstruct omap3isp_h3a_af_paxel paxel;\t \n\tenum omap3isp_h3a_af_rgbpos rgb_pos;\t \n\tenum omap3isp_h3a_af_fvmode fvmode;\t \n\t__u8 alaw_enable;\t\t\t \n};\n\n \n\n \n#define OMAP3ISP_CCDC_ALAW\t\t(1 << 0)\n#define OMAP3ISP_CCDC_LPF\t\t(1 << 1)\n#define OMAP3ISP_CCDC_BLCLAMP\t\t(1 << 2)\n#define OMAP3ISP_CCDC_BCOMP\t\t(1 << 3)\n#define OMAP3ISP_CCDC_FPC\t\t(1 << 4)\n#define OMAP3ISP_CCDC_CULL\t\t(1 << 5)\n#define OMAP3ISP_CCDC_CONFIG_LSC\t(1 << 7)\n#define OMAP3ISP_CCDC_TBL_LSC\t\t(1 << 8)\n\n#define OMAP3ISP_RGB_MAX\t\t3\n\n \nenum omap3isp_alaw_ipwidth {\n\tOMAP3ISP_ALAW_BIT12_3 = 0x3,\n\tOMAP3ISP_ALAW_BIT11_2 = 0x4,\n\tOMAP3ISP_ALAW_BIT10_1 = 0x5,\n\tOMAP3ISP_ALAW_BIT9_0 = 0x6\n};\n\n \nstruct omap3isp_ccdc_lsc_config {\n\t__u16 offset;\n\t__u8 gain_mode_n;\n\t__u8 gain_mode_m;\n\t__u8 gain_format;\n\t__u16 fmtsph;\n\t__u16 fmtlnh;\n\t__u16 fmtslv;\n\t__u16 fmtlnv;\n\t__u8 initial_x;\n\t__u8 initial_y;\n\t__u32 size;\n};\n\n \nstruct omap3isp_ccdc_bclamp {\n\t__u8 obgain;\n\t__u8 obstpixel;\n\t__u8 oblines;\n\t__u8 oblen;\n\t__u16 dcsubval;\n};\n\n \nstruct omap3isp_ccdc_fpc {\n\t__u16 fpnum;\n\t__u32 fpcaddr;\n};\n\n \nstruct omap3isp_ccdc_blcomp {\n\t__u8 b_mg;\n\t__u8 gb_g;\n\t__u8 gr_cy;\n\t__u8 r_ye;\n};\n\n \nstruct omap3isp_ccdc_culling {\n\t__u8 v_pattern;\n\t__u16 h_odd;\n\t__u16 h_even;\n};\n\n \nstruct omap3isp_ccdc_update_config {\n\t__u16 update;\n\t__u16 flag;\n\tenum omap3isp_alaw_ipwidth alawip;\n\tstruct omap3isp_ccdc_bclamp __user *bclamp;\n\tstruct omap3isp_ccdc_blcomp __user *blcomp;\n\tstruct omap3isp_ccdc_fpc __user *fpc;\n\tstruct omap3isp_ccdc_lsc_config __user *lsc_cfg;\n\tstruct omap3isp_ccdc_culling __user *cull;\n\t__u8 __user *lsc;\n};\n\n \n#define OMAP3ISP_PREV_LUMAENH\t\t(1 << 0)\n#define OMAP3ISP_PREV_INVALAW\t\t(1 << 1)\n#define OMAP3ISP_PREV_HRZ_MED\t\t(1 << 2)\n#define OMAP3ISP_PREV_CFA\t\t(1 << 3)\n#define OMAP3ISP_PREV_CHROMA_SUPP\t(1 << 4)\n#define OMAP3ISP_PREV_WB\t\t(1 << 5)\n#define OMAP3ISP_PREV_BLKADJ\t\t(1 << 6)\n#define OMAP3ISP_PREV_RGB2RGB\t\t(1 << 7)\n#define OMAP3ISP_PREV_COLOR_CONV\t(1 << 8)\n#define OMAP3ISP_PREV_YC_LIMIT\t\t(1 << 9)\n#define OMAP3ISP_PREV_DEFECT_COR\t(1 << 10)\n \n#define OMAP3ISP_PREV_DRK_FRM_CAPTURE\t(1 << 12)\n#define OMAP3ISP_PREV_DRK_FRM_SUBTRACT\t(1 << 13)\n#define OMAP3ISP_PREV_LENS_SHADING\t(1 << 14)\n#define OMAP3ISP_PREV_NF\t\t(1 << 15)\n#define OMAP3ISP_PREV_GAMMA\t\t(1 << 16)\n\n#define OMAP3ISP_PREV_NF_TBL_SIZE\t64\n#define OMAP3ISP_PREV_CFA_TBL_SIZE\t576\n#define OMAP3ISP_PREV_CFA_BLK_SIZE\t(OMAP3ISP_PREV_CFA_TBL_SIZE / 4)\n#define OMAP3ISP_PREV_GAMMA_TBL_SIZE\t1024\n#define OMAP3ISP_PREV_YENH_TBL_SIZE\t128\n\n#define OMAP3ISP_PREV_DETECT_CORRECT_CHANNELS\t4\n\n \nstruct omap3isp_prev_hmed {\n\t__u8 odddist;\n\t__u8 evendist;\n\t__u8 thres;\n};\n\n \nenum omap3isp_cfa_fmt {\n\tOMAP3ISP_CFAFMT_BAYER,\n\tOMAP3ISP_CFAFMT_SONYVGA,\n\tOMAP3ISP_CFAFMT_RGBFOVEON,\n\tOMAP3ISP_CFAFMT_DNSPL,\n\tOMAP3ISP_CFAFMT_HONEYCOMB,\n\tOMAP3ISP_CFAFMT_RRGGBBFOVEON\n};\n\n \nstruct omap3isp_prev_cfa {\n\tenum omap3isp_cfa_fmt format;\n\t__u8 gradthrs_vert;\n\t__u8 gradthrs_horz;\n\t__u32 table[4][OMAP3ISP_PREV_CFA_BLK_SIZE];\n};\n\n \nstruct omap3isp_prev_csup {\n\t__u8 gain;\n\t__u8 thres;\n\t__u8 hypf_en;\n};\n\n \nstruct omap3isp_prev_wbal {\n\t__u16 dgain;\n\t__u8 coef3;\n\t__u8 coef2;\n\t__u8 coef1;\n\t__u8 coef0;\n};\n\n \nstruct omap3isp_prev_blkadj {\n\t \n\t__u8 red;\n\t \n\t__u8 green;\n\t \n\t__u8 blue;\n};\n\n \nstruct omap3isp_prev_rgbtorgb {\n\t__u16 matrix[OMAP3ISP_RGB_MAX][OMAP3ISP_RGB_MAX];\n\t__u16 offset[OMAP3ISP_RGB_MAX];\n};\n\n \nstruct omap3isp_prev_csc {\n\t__u16 matrix[OMAP3ISP_RGB_MAX][OMAP3ISP_RGB_MAX];\n\t__s16 offset[OMAP3ISP_RGB_MAX];\n};\n\n \nstruct omap3isp_prev_yclimit {\n\t__u8 minC;\n\t__u8 maxC;\n\t__u8 minY;\n\t__u8 maxY;\n};\n\n \nstruct omap3isp_prev_dcor {\n\t__u8 couplet_mode_en;\n\t__u32 detect_correct[OMAP3ISP_PREV_DETECT_CORRECT_CHANNELS];\n};\n\n \nstruct omap3isp_prev_nf {\n\t__u8 spread;\n\t__u32 table[OMAP3ISP_PREV_NF_TBL_SIZE];\n};\n\n \nstruct omap3isp_prev_gtables {\n\t__u32 red[OMAP3ISP_PREV_GAMMA_TBL_SIZE];\n\t__u32 green[OMAP3ISP_PREV_GAMMA_TBL_SIZE];\n\t__u32 blue[OMAP3ISP_PREV_GAMMA_TBL_SIZE];\n};\n\n \nstruct omap3isp_prev_luma {\n\t__u32 table[OMAP3ISP_PREV_YENH_TBL_SIZE];\n};\n\n \nstruct omap3isp_prev_update_config {\n\t__u32 update;\n\t__u32 flag;\n\t__u32 shading_shift;\n\tstruct omap3isp_prev_luma __user *luma;\n\tstruct omap3isp_prev_hmed __user *hmed;\n\tstruct omap3isp_prev_cfa __user *cfa;\n\tstruct omap3isp_prev_csup __user *csup;\n\tstruct omap3isp_prev_wbal __user *wbal;\n\tstruct omap3isp_prev_blkadj __user *blkadj;\n\tstruct omap3isp_prev_rgbtorgb __user *rgb2rgb;\n\tstruct omap3isp_prev_csc __user *csc;\n\tstruct omap3isp_prev_yclimit __user *yclimit;\n\tstruct omap3isp_prev_dcor __user *dcor;\n\tstruct omap3isp_prev_nf __user *nf;\n\tstruct omap3isp_prev_gtables __user *gamma;\n};\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}