package fringe

import chisel3._

import emul.ResidualGenerator._

import fringe.templates.memory.{FringeFF, SRFF}
import fringe.templates.retiming.{RetimeWrapperWithReset, RetimeWrapper}
import fringe.templates.math.FixedPoint

package object utils {

  /** Info that comes from the compiler:
    *
    *            |--------------|--------------|
    *            |   Buffer 0   |   Buffer 1   |
    *            |--------------|--------------|
    * bufferPort         0              1           The buffer port (None for access outside pipeline)
    *                 |x x x|        |x x x|
    *
    *                /       \      /       \
    *
    *              |x x x|x x|     |x x x|x x x|
    * muxPort         0    1          0     1       The ID for the given time multiplexed vector
    *
    *              |( ) O|O O|    |(   )|( ) O|
    * muxOfs        0   2 0 1        0    0  2      Start offset into the time multiplexed vector
    *
    */


  def mux[T<:Data](cond: Bool, op1: T, op2: T): T = Mux(cond, op1, op2)
  def mux[T<:Data](cond: UInt, op1: T, op2: T): T = Mux(cond(0), op1, op2)

  // Given some list of true-connection (i.e. non-broadcast) ResidualGenerators (and their lane), is the target bank in view?
  def canSee(gens: List[(List[ResidualGenerator], Int)], target: List[Int], max: List[Int]): Boolean = {
    lanesThatCanSee(gens, target, max).nonEmpty
  }

  // Given some list of true-connection (i.e. non-broadcast) ResidualGenerators (and their lane), which lanes can see the target bank?
  def lanesThatCanSee(gens: List[(List[ResidualGenerator], Int)], target: List[Int], max: List[Int]): Seq[Int] = {
    gens.collect{case (x,i) if (x.zipWithIndex.map{case (r,j) => r.expand(max(j))}.zip(target).forall{case (inView, trgt) => inView.contains(trgt)}) => i}
  }

  def roundUpDivide(num: Int, divisor: Int): Int = (num + divisor - 1) / divisor

  def delay(signal: Bool, length: Int): Bool = if (length == 0) signal else {
    val regs = List.tabulate(length){_ => RegInit[Bool](false.B) }
    regs.head := signal
    (length-1 until 0 by -1).foreach{i => regs(i) := regs(i - 1) }
    regs.last
  }

  def delay(signal: UInt, length: Int): UInt = if (length == 0) signal else {
    val regs = List.tabulate(length){_ => RegInit[UInt](0.U) }
    regs.head := signal
    (length-1 until 0 by -1).foreach{i => regs(i) := regs(i - 1) }
    regs.last
  }

  def delay(signal: FixedPoint, length: Int): FixedPoint = if (length == 0) signal else {
    val regs = List.tabulate(length){_ => RegInit[UInt](0.U) }
    regs.head := signal.r
    (length-1 until 0 by -1).foreach{i => regs(i) := regs(i - 1) }

    val out = Wire(new FixedPoint(signal.fmt))
    out.r := regs.last
    out
  }

  def fatMux(muxType: String, sels: Seq[Bool], payloads: Seq[UInt]*): Seq[UInt] = {
    val numFields = payloads.size
    val numOptions = payloads.head.size
    val numSelects = sels.size
    val fieldWidths = payloads.map(_.head.getWidth)
    val fatPayloads = Seq.tabulate(numOptions){i => 
      chisel3.util.Cat(payloads.map(_(i)))
    }
    val fatResult = if (numOptions == 2 && numSelects == 1) Mux(sels.head, fatPayloads(0), fatPayloads(1))
                    else if (muxType == "PriorityMux")      chisel3.util.PriorityMux(sels, fatPayloads)
                    else                                    chisel3.util.Mux1H(sels, fatPayloads)
    fieldWidths.zipWithIndex.map{case (w, i) => 
      val base = fieldWidths.drop(i).sum - w
      fatResult(base + w-1, base)
    }
  }

  def getRetimed[T<:Data](sig: T, delay: Int, en: Bool = true.B, init: Long = 0): T = {
    if (delay < 0) {
      throw new IllegalArgumentException(s"Attempting to make a negative delay of $delay [sig = $sig]")
    }
    if (delay == 0) {
      sig
    }
    else {
      val sr = Module(new RetimeWrapper(sig.getWidth, delay, init))
      sr.io.in := sig.asUInt
      sr.io.flow := en
      sr.io.out.asTypeOf(sig)
    }
  }

  def risingEdge(sig: Bool): Bool = sig & delay(!sig, length =1)

  def streamCatchDone(in_done: Bool, ready: Bool, retime: Int, rr: Bool, reset: Bool): Bool = {
    if (retime.toInt > 0) {
      val done_catch = Module(new SRFF())
      val sr = Module(new RetimeWrapperWithReset(1, retime - 1, 0))
      sr.io.in := done_catch.io.output & ready
      sr.io.flow := ready
      done_catch.io.input.asyn_reset := reset
      done_catch.io.input.set := in_done.toBool & ready
      val out = sr.io.out
      val out_overlap = done_catch.io.output
      done_catch.io.input.reset := out & out_overlap & ready
      sr.io.rst := out(0) & out_overlap & ready
      out(0) & out_overlap & ready
    } else {
      in_done & ready
    }
  }

  def getFF[T<:Data](sig: T, en: UInt): T = {
    val ff = Module(new FringeFF(sig))
    ff.io.init := 0.U(sig.getWidth.W).asTypeOf(sig)
    ff.io.in := sig
    ff.io.reset := false.B
    ff.io.enable := en
    ff.io.out
  }

  def vecWidthConvert[T<:chisel3.core.Data](vec: Vec[T], newW: Int): Vec[UInt] = {
    assert(vec.getWidth % newW == 0)
    val newV = vec.getWidth / newW
    vec.asTypeOf(Vec(newV, Bits(newW.W)))
  }


  def printStackTrace(): Unit = {
    val trace = Thread.currentThread().getStackTrace
    trace.foreach{line => println(line) }
  }

  def vecSlice[T <: chisel3.core.Data](v: Vec[T], start: Int, end: Int) = {
    VecInit(for (i <- start to end) yield v(i))
  }

  def vecJoin[T <: chisel3.core.Data](v1: Vec[T], v2: Vec[T]) = {
    VecInit(List.tabulate(v1.length + v2.length) { i =>
      if (i < v1.length) v1(i) else v2(i - v1.length)
    })
  }

  def pulse(in: Bool) = {
    val r = RegNext(in, false.B)
    in & (r ^ in)
  }

}
