<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="bpti_ise2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="nand_ent.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="nand_ent.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="nand_ent.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="nand_ent.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="nand_ent.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="nand_ent.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="nand_ent.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="nand_ent.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="nand_ent.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="nand_ent.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="nand_ent.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="nand_ent.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="nand_ent.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nand_ent.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="nand_ent.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="nand_ent.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="nand_ent.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="nand_ent.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="nand_ent.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="nand_ent.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="nand_ent.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="nand_ent.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="nand_ent.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="nand_ent_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="nand_ent_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="nand_ent_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="nand_ent_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="nand_ent_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="nand_ent_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="nand_ent_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="nand_ent_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="nand_ent_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="nand_ent_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="nand_ent_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="nand_ent_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="nand_ent_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="nand_ent_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1509634971" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1509634971">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1509634971" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4458865629359940141" xil_pn:start_ts="1509634971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509634971" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8419748872114957749" xil_pn:start_ts="1509634971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509634971" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1509634971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509634971" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4088622322748779170" xil_pn:start_ts="1509634971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509634971" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4713781073406069779" xil_pn:start_ts="1509634971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509634971" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6304313751775458325" xil_pn:start_ts="1509634971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509635227" xil_pn:in_ck="7603442331178613089" xil_pn:name="TRANEXT_xstsynthesize_spartan3adsp" xil_pn:prop_ck="-7486929018851768099" xil_pn:start_ts="1509635202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="nand_ent.lso"/>
      <outfile xil_pn:name="nand_ent.ngc"/>
      <outfile xil_pn:name="nand_ent.ngr"/>
      <outfile xil_pn:name="nand_ent.prj"/>
      <outfile xil_pn:name="nand_ent.stx"/>
      <outfile xil_pn:name="nand_ent.syr"/>
      <outfile xil_pn:name="nand_ent.xst"/>
      <outfile xil_pn:name="nand_ent_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1509635233" xil_pn:in_ck="4817726389677" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2162790275999311917" xil_pn:start_ts="1509635233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509635249" xil_pn:in_ck="-760950343918773926" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6163221795360609608" xil_pn:start_ts="1509635233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="nand_ent.bld"/>
      <outfile xil_pn:name="nand_ent.ngd"/>
      <outfile xil_pn:name="nand_ent_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1509635266" xil_pn:in_ck="-760950343918773925" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="1306392966133076781" xil_pn:start_ts="1509635249">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="nand_ent.pcf"/>
      <outfile xil_pn:name="nand_ent_map.map"/>
      <outfile xil_pn:name="nand_ent_map.mrp"/>
      <outfile xil_pn:name="nand_ent_map.ncd"/>
      <outfile xil_pn:name="nand_ent_map.ngm"/>
      <outfile xil_pn:name="nand_ent_map.xrpt"/>
      <outfile xil_pn:name="nand_ent_summary.xml"/>
      <outfile xil_pn:name="nand_ent_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1509635321" xil_pn:in_ck="6174021535476129268" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1003115200023085498" xil_pn:start_ts="1509635266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="nand_ent.ncd"/>
      <outfile xil_pn:name="nand_ent.pad"/>
      <outfile xil_pn:name="nand_ent.par"/>
      <outfile xil_pn:name="nand_ent.ptwx"/>
      <outfile xil_pn:name="nand_ent.unroutes"/>
      <outfile xil_pn:name="nand_ent.xpi"/>
      <outfile xil_pn:name="nand_ent_pad.csv"/>
      <outfile xil_pn:name="nand_ent_pad.txt"/>
      <outfile xil_pn:name="nand_ent_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1509635352" xil_pn:in_ck="5713444965861224362" xil_pn:name="TRANEXT_bitFile_spartan3adsp" xil_pn:prop_ck="8238155544939758508" xil_pn:start_ts="1509635325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="nand_ent.bgn"/>
      <outfile xil_pn:name="nand_ent.bit"/>
      <outfile xil_pn:name="nand_ent.drc"/>
      <outfile xil_pn:name="nand_ent.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1509635951" xil_pn:in_ck="5713444965861211508" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2020049260903088935" xil_pn:start_ts="1509635946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509635321" xil_pn:in_ck="-760950343918774057" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1509635311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="nand_ent.twr"/>
      <outfile xil_pn:name="nand_ent.twx"/>
    </transform>
  </transforms>

</generated_project>
