Protel Design System Design Rule Check
PCB File : D:\Artinx\SuperCapacitorSC1\‘≠¿ÌÕº\SC1.0.pcbdoc
Date     : 2020/2/21
Time     : 23:39:29

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: Top Layer-GND
   Polygon named: Bottom Layer-GND

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Not Repour After Edit  (Bottom Layer-GND) on Bottom Layer 
   Violation between Modified Polygon: Polygon Not Repour After Edit  (Top Layer-GND) on Top Layer 
Rule Violations :2

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (101.689mm,115.604mm) on Top Overlay And Pad C34-2(102.289mm,116.154mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (101.689mm,118.504mm) on Top Overlay And Pad C34-1(102.289mm,117.954mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (102.889mm,115.604mm) on Top Overlay And Pad C34-2(102.289mm,116.154mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (102.889mm,118.504mm) on Top Overlay And Pad C34-1(102.289mm,117.954mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (117.818mm,101.468mm) on Bottom Overlay And Pad C4-2(118.418mm,102.018mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.255mm < 0.254mm) Between Arc (119.018mm,101.468mm) on Bottom Overlay And Pad C4-2(118.418mm,102.018mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Arc (119.916mm,103.528mm) on Top Overlay And Pad U11-1(119.078mm,102.791mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Arc (124.031mm,87.145mm) on Bottom Overlay And Pad U4-1(124.869mm,86.408mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (59.818mm,100.724mm) on Bottom Overlay And Pad C45-1(60.368mm,100.124mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (59.818mm,87.332mm) on Bottom Overlay And Pad C44-1(60.368mm,87.932mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (59.818mm,88.532mm) on Bottom Overlay And Pad C44-1(60.368mm,87.932mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (59.818mm,99.524mm) on Bottom Overlay And Pad C45-1(60.368mm,100.124mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (62.718mm,100.724mm) on Bottom Overlay And Pad C45-2(62.168mm,100.124mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.255mm < 0.254mm) Between Arc (62.718mm,87.332mm) on Bottom Overlay And Pad C44-2(62.168mm,87.932mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (62.718mm,88.532mm) on Bottom Overlay And Pad C44-2(62.168mm,87.932mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.255mm < 0.254mm) Between Arc (62.718mm,99.524mm) on Bottom Overlay And Pad C45-2(62.168mm,100.124mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (81.535mm,84.157mm) on Bottom Overlay And Pad C9-1(82.085mm,84.757mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (81.535mm,85.357mm) on Bottom Overlay And Pad C9-1(82.085mm,84.757mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.255mm < 0.254mm) Between Arc (84.435mm,84.157mm) on Bottom Overlay And Pad C9-2(83.885mm,84.757mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (84.435mm,85.357mm) on Bottom Overlay And Pad C9-2(83.885mm,84.757mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (86.361mm,117.05mm) on Bottom Overlay And Pad C2-1(86.911mm,117.65mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (86.361mm,118.25mm) on Bottom Overlay And Pad C2-1(86.911mm,117.65mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Arc (86.82mm,109.878mm) on Bottom Overlay And Pad U2-1(87.658mm,109.141mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.255mm < 0.254mm) Between Arc (89.261mm,117.05mm) on Bottom Overlay And Pad C2-2(88.711mm,117.65mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (89.261mm,118.25mm) on Bottom Overlay And Pad C2-2(88.711mm,117.65mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Arc (90.171mm,102.384mm) on Top Overlay And Pad C39-1(91.011mm,102.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Arc (91.851mm,102.384mm) on Top Overlay And Pad C39-1(91.011mm,102.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (92.33mm,117.304mm) on Top Overlay And Pad C31-1(92.88mm,117.904mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (92.33mm,118.504mm) on Top Overlay And Pad C31-1(92.88mm,117.904mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Arc (93.906mm,113.078mm) on Top Overlay And Pad SW1-1(92.831mm,111.003mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Arc (93.906mm,113.078mm) on Top Overlay And Pad SW1-3(94.981mm,111.003mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Arc (93.906mm,113.078mm) on Top Overlay And Pad SW1-4(94.981mm,115.153mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (93.98mm,102.584mm) on Top Overlay And Pad C36-1(94.58mm,103.134mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (93.98mm,105.484mm) on Top Overlay And Pad C36-2(94.58mm,104.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.255mm < 0.254mm) Between Arc (95.18mm,102.584mm) on Top Overlay And Pad C36-1(94.58mm,103.134mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (95.18mm,105.484mm) on Top Overlay And Pad C36-2(94.58mm,104.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (95.23mm,117.304mm) on Top Overlay And Pad C31-2(94.68mm,117.904mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (95.23mm,118.504mm) on Top Overlay And Pad C31-2(94.68mm,117.904mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (97.308mm,102.584mm) on Top Overlay And Pad C37-2(97.908mm,103.134mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (97.879mm,115.604mm) on Top Overlay And Pad C35-2(98.479mm,116.154mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (98.508mm,102.584mm) on Top Overlay And Pad C37-2(97.908mm,103.134mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (99.079mm,115.604mm) on Top Overlay And Pad C35-2(98.479mm,116.154mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad BAT--(71.936mm,116.594mm) on Multi-Layer And Track (69.436mm,115.594mm)(70.936mm,115.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad BAT--(71.936mm,116.594mm) on Multi-Layer And Track (69.436mm,117.594mm)(70.936mm,117.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad BAT-+(71.936mm,111.594mm) on Multi-Layer And Track (69.436mm,110.594mm)(70.936mm,110.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad BAT-+(71.936mm,111.594mm) on Multi-Layer And Track (69.436mm,112.594mm)(70.936mm,112.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad BAT-P$3(61.936mm,119.594mm) on Multi-Layer And Track (60.936mm,119.094mm)(60.936mm,120.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BAT-P$3(61.936mm,119.594mm) on Multi-Layer And Track (60.936mm,119.094mm)(62.936mm,119.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad BAT-P$3(61.936mm,119.594mm) on Multi-Layer And Track (62.936mm,119.094mm)(62.936mm,120.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C11-1(91.396mm,84.819mm) on Bottom Layer And Text "C11" (91.938mm,84.503mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad C11-1(91.396mm,84.819mm) on Bottom Layer And Track (90.596mm,84.019mm)(90.596mm,85.119mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(91.396mm,84.819mm) on Bottom Layer And Track (90.596mm,84.019mm)(91.196mm,84.019mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(91.396mm,84.819mm) on Bottom Layer And Track (91.196mm,84.019mm)(92.196mm,84.019mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-1(91.396mm,84.819mm) on Bottom Layer And Track (92.196mm,84.019mm)(92.196mm,85.119mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C11-2(91.396mm,86.219mm) on Bottom Layer And Text "C11" (91.938mm,84.503mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-2(91.396mm,86.219mm) on Bottom Layer And Track (90.596mm,85.919mm)(90.596mm,87.019mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(91.396mm,86.219mm) on Bottom Layer And Track (90.596mm,87.019mm)(92.196mm,87.019mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-2(91.396mm,86.219mm) on Bottom Layer And Track (92.196mm,85.919mm)(92.196mm,87.019mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C13-1(82.223mm,71.803mm) on Multi-Layer And Text "C13" (80.953mm,73.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C14-2(98.987mm,71.493mm) on Multi-Layer And Text "C14" (97.717mm,72.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad C15-2(113.338mm,71.493mm) on Multi-Layer And Text "C15" (112.068mm,72.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad C16-1(115.243mm,82.587mm) on Bottom Layer And Text "C16" (114.016mm,81.93mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad C16-1(115.243mm,82.587mm) on Bottom Layer And Track (114.393mm,82.007mm)(114.393mm,83.087mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad C16-1(115.243mm,82.587mm) on Bottom Layer And Track (114.393mm,82.007mm)(114.593mm,81.807mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C16-1(115.243mm,82.587mm) on Bottom Layer And Track (114.593mm,81.807mm)(114.623mm,81.807mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C16-1(115.243mm,82.587mm) on Bottom Layer And Track (114.623mm,81.807mm)(115.863mm,81.807mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C16-1(115.243mm,82.587mm) on Bottom Layer And Track (115.863mm,81.807mm)(115.893mm,81.807mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad C16-1(115.243mm,82.587mm) on Bottom Layer And Track (115.893mm,81.807mm)(116.093mm,82.007mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad C16-1(115.243mm,82.587mm) on Bottom Layer And Track (116.093mm,82.007mm)(116.093mm,83.087mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad C16-2(115.243mm,84.387mm) on Bottom Layer And Track (114.393mm,83.887mm)(114.393mm,84.967mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad C16-2(115.243mm,84.387mm) on Bottom Layer And Track (114.393mm,84.967mm)(114.593mm,85.167mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C16-2(115.243mm,84.387mm) on Bottom Layer And Track (114.593mm,85.167mm)(114.623mm,85.167mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C16-2(115.243mm,84.387mm) on Bottom Layer And Track (114.623mm,85.167mm)(115.863mm,85.167mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C16-2(115.243mm,84.387mm) on Bottom Layer And Track (115.863mm,85.167mm)(115.893mm,85.167mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad C16-2(115.243mm,84.387mm) on Bottom Layer And Track (115.893mm,85.167mm)(116.093mm,84.967mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad C16-2(115.243mm,84.387mm) on Bottom Layer And Track (116.093mm,83.887mm)(116.093mm,84.967mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-1(87.049mm,94.917mm) on Top Layer And Text "C17" (85.779mm,95.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C17-1(87.049mm,94.917mm) on Top Layer And Track (86.014mm,94.479mm)(86.014mm,95.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad C17-1(87.049mm,94.917mm) on Top Layer And Track (86.014mm,95.799mm)(88.084mm,95.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C17-1(87.049mm,94.917mm) on Top Layer And Track (88.084mm,94.479mm)(88.084mm,95.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad C17-2(87.049mm,92.885mm) on Top Layer And Track (86.014mm,92.027mm)(86.014mm,93.347mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C17-2(87.049mm,92.885mm) on Top Layer And Track (86.014mm,92.027mm)(88.084mm,92.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C17-2(87.049mm,92.885mm) on Top Layer And Track (88.084mm,92.027mm)(88.084mm,93.347mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad C18-2(104.575mm,91.234mm) on Top Layer And Track (103.54mm,90.376mm)(103.54mm,91.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C18-2(104.575mm,91.234mm) on Top Layer And Track (103.54mm,90.376mm)(105.61mm,90.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C18-2(104.575mm,91.234mm) on Top Layer And Track (105.61mm,90.376mm)(105.61mm,91.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C19-1(99.465mm,92.885mm) on Bottom Layer And Text "C19" (98.395mm,92.344mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C19-1(99.465mm,92.885mm) on Bottom Layer And Track (100.501mm,92.004mm)(100.501mm,93.324mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad C19-1(99.465mm,92.885mm) on Bottom Layer And Track (98.431mm,92.004mm)(100.501mm,92.004mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad C19-1(99.465mm,92.885mm) on Bottom Layer And Track (98.431mm,92.004mm)(98.431mm,93.324mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C19-2(99.465mm,94.917mm) on Bottom Layer And Track (100.501mm,94.456mm)(100.501mm,95.776mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C19-2(99.465mm,94.917mm) on Bottom Layer And Track (98.431mm,94.456mm)(98.431mm,95.776mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C19-2(99.465mm,94.917mm) on Bottom Layer And Track (98.431mm,95.776mm)(100.501mm,95.776mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2-1(86.911mm,117.65mm) on Bottom Layer And Text "C2" (88.898mm,118.021mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C2-1(86.911mm,117.65mm) on Bottom Layer And Track (86.161mm,117.05mm)(86.161mm,118.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C2-1(86.911mm,117.65mm) on Bottom Layer And Track (86.361mm,116.85mm)(86.411mm,116.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C2-1(86.911mm,117.65mm) on Bottom Layer And Track (86.361mm,118.45mm)(86.411mm,118.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C2-1(86.911mm,117.65mm) on Bottom Layer And Track (86.411mm,116.85mm)(87.411mm,116.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C2-1(86.911mm,117.65mm) on Bottom Layer And Track (86.411mm,118.45mm)(87.411mm,118.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2-2(88.711mm,117.65mm) on Bottom Layer And Text "C2" (88.898mm,118.021mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C2-2(88.711mm,117.65mm) on Bottom Layer And Track (88.211mm,116.85mm)(89.211mm,116.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C2-2(88.711mm,117.65mm) on Bottom Layer And Track (88.211mm,118.45mm)(89.211mm,118.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C2-2(88.711mm,117.65mm) on Bottom Layer And Track (89.211mm,116.85mm)(89.261mm,116.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C2-2(88.711mm,117.65mm) on Bottom Layer And Track (89.211mm,118.45mm)(89.261mm,118.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C2-2(88.711mm,117.65mm) on Bottom Layer And Track (89.461mm,117.05mm)(89.461mm,118.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad C22-2(101.527mm,91.804mm) on Top Layer And Track (100.727mm,91.004mm)(100.727mm,92.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-2(101.527mm,91.804mm) on Top Layer And Track (100.727mm,91.004mm)(102.327mm,91.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C22-2(101.527mm,91.804mm) on Top Layer And Track (102.327mm,91.004mm)(102.327mm,92.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-1(89.905mm,90.091mm) on Top Layer And Track (89.105mm,89.291mm)(89.105mm,89.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad C23-1(89.905mm,90.091mm) on Top Layer And Track (89.105mm,89.291mm)(90.205mm,89.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-1(89.905mm,90.091mm) on Top Layer And Track (89.105mm,89.891mm)(89.105mm,90.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C23-1(89.905mm,90.091mm) on Top Layer And Track (89.105mm,90.891mm)(90.205mm,90.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad C23-2(91.305mm,90.091mm) on Top Layer And Text "C23" (92.065mm,91.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C23-2(91.305mm,90.091mm) on Top Layer And Track (91.004mm,89.291mm)(92.105mm,89.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C23-2(91.305mm,90.091mm) on Top Layer And Track (91.004mm,90.891mm)(92.105mm,90.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-2(91.305mm,90.091mm) on Top Layer And Track (92.105mm,89.291mm)(92.105mm,90.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad C24-2(109.212mm,88.821mm) on Top Layer And Text "C24" (109.845mm,90.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C24-2(109.212mm,88.821mm) on Top Layer And Track (108.911mm,88.021mm)(110.012mm,88.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C24-2(109.212mm,88.821mm) on Top Layer And Track (108.911mm,89.621mm)(110.012mm,89.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-2(109.212mm,88.821mm) on Top Layer And Track (110.012mm,88.021mm)(110.012mm,89.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-1(102.829mm,96.187mm) on Bottom Layer And Track (102.029mm,95.387mm)(102.029mm,96.387mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad C25-1(102.829mm,96.187mm) on Bottom Layer And Track (102.029mm,95.387mm)(103.129mm,95.387mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-1(102.829mm,96.187mm) on Bottom Layer And Track (102.029mm,96.387mm)(102.029mm,96.987mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C25-1(102.829mm,96.187mm) on Bottom Layer And Track (102.029mm,96.987mm)(103.129mm,96.987mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C25-2(104.229mm,96.187mm) on Bottom Layer And Text "C25" (104.728mm,94.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C25-2(104.229mm,96.187mm) on Bottom Layer And Track (103.929mm,95.387mm)(105.029mm,95.387mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C25-2(104.229mm,96.187mm) on Bottom Layer And Track (103.929mm,96.987mm)(105.029mm,96.987mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-2(104.229mm,96.187mm) on Bottom Layer And Track (105.029mm,95.387mm)(105.029mm,96.987mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C29-1(102.71mm,102.283mm) on Bottom Layer And Text "C29" (105.156mm,103.035mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C29-1(102.71mm,102.283mm) on Bottom Layer And Track (101.751mm,101.521mm)(101.751mm,102.918mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29-1(102.71mm,102.283mm) on Bottom Layer And Track (102.513mm,101.14mm)(102.513mm,101.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29-1(102.71mm,102.283mm) on Bottom Layer And Track (102.513mm,103.299mm)(102.513mm,103.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C29-2(105.11mm,102.283mm) on Bottom Layer And Text "C29" (105.156mm,103.035mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29-2(105.11mm,102.283mm) on Bottom Layer And Track (105.307mm,101.14mm)(105.307mm,101.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29-2(105.11mm,102.283mm) on Bottom Layer And Track (105.307mm,103.299mm)(105.307mm,103.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad C3-1(71.555mm,106.59mm) on Bottom Layer And Text "C3" (71.999mm,107.374mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad C3-1(71.555mm,106.59mm) on Bottom Layer And Track (70.705mm,106.01mm)(70.705mm,107.09mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad C3-1(71.555mm,106.59mm) on Bottom Layer And Track (70.705mm,106.01mm)(70.905mm,105.81mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C3-1(71.555mm,106.59mm) on Bottom Layer And Track (70.905mm,105.81mm)(70.935mm,105.81mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C3-1(71.555mm,106.59mm) on Bottom Layer And Track (70.935mm,105.81mm)(72.175mm,105.81mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C3-1(71.555mm,106.59mm) on Bottom Layer And Track (72.175mm,105.81mm)(72.205mm,105.81mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad C3-1(71.555mm,106.59mm) on Bottom Layer And Track (72.205mm,105.81mm)(72.405mm,106.01mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad C3-1(71.555mm,106.59mm) on Bottom Layer And Track (72.405mm,106.01mm)(72.405mm,107.09mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C31-1(92.88mm,117.904mm) on Top Layer And Track (92.13mm,117.304mm)(92.13mm,118.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C31-1(92.88mm,117.904mm) on Top Layer And Track (92.33mm,117.104mm)(92.38mm,117.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C31-1(92.88mm,117.904mm) on Top Layer And Track (92.33mm,118.704mm)(92.38mm,118.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C31-1(92.88mm,117.904mm) on Top Layer And Track (92.38mm,117.104mm)(93.38mm,117.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C31-1(92.88mm,117.904mm) on Top Layer And Track (92.38mm,118.704mm)(93.38mm,118.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C31-2(94.68mm,117.904mm) on Top Layer And Track (94.18mm,117.104mm)(95.18mm,117.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C31-2(94.68mm,117.904mm) on Top Layer And Track (94.18mm,118.704mm)(95.18mm,118.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C31-2(94.68mm,117.904mm) on Top Layer And Track (95.18mm,117.104mm)(95.23mm,117.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C31-2(94.68mm,117.904mm) on Top Layer And Track (95.18mm,118.704mm)(95.23mm,118.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C31-2(94.68mm,117.904mm) on Top Layer And Track (95.43mm,117.304mm)(95.43mm,118.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C3-2(71.555mm,108.39mm) on Bottom Layer And Text "C3" (71.999mm,107.374mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C3-2(71.555mm,108.39mm) on Bottom Layer And Text "C6" (69.713mm,107.247mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad C3-2(71.555mm,108.39mm) on Bottom Layer And Track (70.705mm,107.89mm)(70.705mm,108.97mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad C3-2(71.555mm,108.39mm) on Bottom Layer And Track (70.705mm,108.97mm)(70.905mm,109.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C3-2(71.555mm,108.39mm) on Bottom Layer And Track (70.905mm,109.17mm)(70.935mm,109.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C3-2(71.555mm,108.39mm) on Bottom Layer And Track (70.935mm,109.17mm)(72.175mm,109.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C3-2(71.555mm,108.39mm) on Bottom Layer And Track (72.175mm,109.17mm)(72.205mm,109.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad C3-2(71.555mm,108.39mm) on Bottom Layer And Track (72.205mm,109.17mm)(72.405mm,108.97mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad C3-2(71.555mm,108.39mm) on Bottom Layer And Track (72.405mm,107.89mm)(72.405mm,108.97mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad C34-1(102.289mm,117.954mm) on Top Layer And Text "C34" (101.59mm,115.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C34-1(102.289mm,117.954mm) on Top Layer And Track (101.489mm,117.454mm)(101.489mm,118.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C34-1(102.289mm,117.954mm) on Top Layer And Track (101.489mm,118.454mm)(101.489mm,118.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C34-1(102.289mm,117.954mm) on Top Layer And Track (101.689mm,118.704mm)(102.889mm,118.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C34-1(102.289mm,117.954mm) on Top Layer And Track (103.089mm,117.454mm)(103.089mm,118.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C34-1(102.289mm,117.954mm) on Top Layer And Track (103.089mm,118.454mm)(103.089mm,118.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C34-2(102.289mm,116.154mm) on Top Layer And Text "C34" (101.59mm,115.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C34-2(102.289mm,116.154mm) on Top Layer And Track (101.489mm,115.604mm)(101.489mm,115.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C34-2(102.289mm,116.154mm) on Top Layer And Track (101.489mm,115.654mm)(101.489mm,116.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C34-2(102.289mm,116.154mm) on Top Layer And Track (101.689mm,115.404mm)(102.889mm,115.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C34-2(102.289mm,116.154mm) on Top Layer And Track (103.089mm,115.604mm)(103.089mm,115.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C34-2(102.289mm,116.154mm) on Top Layer And Track (103.089mm,115.654mm)(103.089mm,116.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C35-2(98.479mm,116.154mm) on Top Layer And Text "C35" (97.78mm,115.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C35-2(98.479mm,116.154mm) on Top Layer And Track (97.679mm,115.604mm)(97.679mm,115.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C35-2(98.479mm,116.154mm) on Top Layer And Track (97.679mm,115.654mm)(97.679mm,116.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C35-2(98.479mm,116.154mm) on Top Layer And Track (97.879mm,115.404mm)(99.079mm,115.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C35-2(98.479mm,116.154mm) on Top Layer And Track (99.279mm,115.604mm)(99.279mm,115.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C35-2(98.479mm,116.154mm) on Top Layer And Track (99.279mm,115.654mm)(99.279mm,116.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C36-1(94.58mm,103.134mm) on Top Layer And Text "C36" (94.986mm,105.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C36-1(94.58mm,103.134mm) on Top Layer And Track (93.78mm,102.584mm)(93.78mm,102.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C36-1(94.58mm,103.134mm) on Top Layer And Track (93.78mm,102.634mm)(93.78mm,103.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C36-1(94.58mm,103.134mm) on Top Layer And Track (93.98mm,102.384mm)(95.18mm,102.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C36-1(94.58mm,103.134mm) on Top Layer And Track (95.38mm,102.584mm)(95.38mm,102.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C36-1(94.58mm,103.134mm) on Top Layer And Track (95.38mm,102.634mm)(95.38mm,103.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C36-2(94.58mm,104.934mm) on Top Layer And Text "C36" (94.986mm,105.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C36-2(94.58mm,104.934mm) on Top Layer And Track (93.78mm,104.435mm)(93.78mm,105.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C36-2(94.58mm,104.934mm) on Top Layer And Track (93.78mm,105.434mm)(93.78mm,105.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C36-2(94.58mm,104.934mm) on Top Layer And Track (93.98mm,105.684mm)(95.18mm,105.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C36-2(94.58mm,104.934mm) on Top Layer And Track (95.38mm,104.435mm)(95.38mm,105.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C36-2(94.58mm,104.934mm) on Top Layer And Track (95.38mm,105.434mm)(95.38mm,105.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C37-2(97.908mm,103.134mm) on Top Layer And Text "C37" (98.415mm,105.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C37-2(97.908mm,103.134mm) on Top Layer And Track (97.108mm,102.584mm)(97.108mm,102.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C37-2(97.908mm,103.134mm) on Top Layer And Track (97.108mm,102.634mm)(97.108mm,103.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C37-2(97.908mm,103.134mm) on Top Layer And Track (97.308mm,102.384mm)(98.508mm,102.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C37-2(97.908mm,103.134mm) on Top Layer And Track (98.708mm,102.584mm)(98.708mm,102.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C37-2(97.908mm,103.134mm) on Top Layer And Track (98.708mm,102.634mm)(98.708mm,103.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C39-1(91.011mm,102.934mm) on Top Layer And Text "C39" (91.684mm,105.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C39-1(91.011mm,102.934mm) on Top Layer And Track (89.971mm,102.384mm)(89.971mm,103.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C39-1(91.011mm,102.934mm) on Top Layer And Track (90.171mm,102.184mm)(90.211mm,102.184mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C39-1(91.011mm,102.934mm) on Top Layer And Track (90.191mm,102.184mm)(90.211mm,102.184mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C39-1(91.011mm,102.934mm) on Top Layer And Track (90.211mm,102.184mm)(91.811mm,102.184mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C39-1(91.011mm,102.934mm) on Top Layer And Track (91.811mm,102.184mm)(91.851mm,102.184mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C39-1(91.011mm,102.934mm) on Top Layer And Track (92.051mm,102.384mm)(92.051mm,103.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C4-2(118.418mm,102.018mm) on Bottom Layer And Text "C4" (118.916mm,102.031mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C4-2(118.418mm,102.018mm) on Bottom Layer And Track (117.618mm,101.468mm)(117.618mm,101.518mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C4-2(118.418mm,102.018mm) on Bottom Layer And Track (117.618mm,101.518mm)(117.618mm,102.518mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C4-2(118.418mm,102.018mm) on Bottom Layer And Track (117.818mm,101.268mm)(119.018mm,101.268mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C4-2(118.418mm,102.018mm) on Bottom Layer And Track (119.218mm,101.468mm)(119.218mm,101.518mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C4-2(118.418mm,102.018mm) on Bottom Layer And Track (119.218mm,101.518mm)(119.218mm,102.518mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C44-1(60.368mm,87.932mm) on Bottom Layer And Track (59.618mm,87.332mm)(59.618mm,88.532mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C44-1(60.368mm,87.932mm) on Bottom Layer And Track (59.818mm,87.132mm)(59.868mm,87.132mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C44-1(60.368mm,87.932mm) on Bottom Layer And Track (59.818mm,88.732mm)(59.868mm,88.732mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C44-1(60.368mm,87.932mm) on Bottom Layer And Track (59.868mm,87.132mm)(60.868mm,87.132mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C44-1(60.368mm,87.932mm) on Bottom Layer And Track (59.868mm,88.732mm)(60.868mm,88.732mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C44-2(62.168mm,87.932mm) on Bottom Layer And Track (61.668mm,87.132mm)(62.668mm,87.132mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C44-2(62.168mm,87.932mm) on Bottom Layer And Track (61.668mm,88.732mm)(62.668mm,88.732mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C44-2(62.168mm,87.932mm) on Bottom Layer And Track (62.668mm,87.132mm)(62.718mm,87.132mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C44-2(62.168mm,87.932mm) on Bottom Layer And Track (62.668mm,88.732mm)(62.718mm,88.732mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C44-2(62.168mm,87.932mm) on Bottom Layer And Track (62.918mm,87.332mm)(62.918mm,88.532mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C45-1(60.368mm,100.124mm) on Bottom Layer And Track (59.618mm,99.524mm)(59.618mm,100.724mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C45-1(60.368mm,100.124mm) on Bottom Layer And Track (59.818mm,100.924mm)(59.868mm,100.924mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C45-1(60.368mm,100.124mm) on Bottom Layer And Track (59.818mm,99.324mm)(59.868mm,99.324mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C45-1(60.368mm,100.124mm) on Bottom Layer And Track (59.868mm,100.924mm)(60.868mm,100.924mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C45-1(60.368mm,100.124mm) on Bottom Layer And Track (59.868mm,99.324mm)(60.868mm,99.324mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C45-2(62.168mm,100.124mm) on Bottom Layer And Track (61.668mm,100.924mm)(62.668mm,100.924mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C45-2(62.168mm,100.124mm) on Bottom Layer And Track (61.668mm,99.324mm)(62.668mm,99.324mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C45-2(62.168mm,100.124mm) on Bottom Layer And Track (62.668mm,100.924mm)(62.718mm,100.924mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C45-2(62.168mm,100.124mm) on Bottom Layer And Track (62.668mm,99.324mm)(62.718mm,99.324mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C45-2(62.168mm,100.124mm) on Bottom Layer And Track (62.918mm,99.524mm)(62.918mm,100.724mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad C7-2(65.184mm,103.299mm) on Multi-Layer And Text "C7" (66.18mm,101.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-1(82.085mm,84.757mm) on Bottom Layer And Text "C9" (82.223mm,84.186mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C9-1(82.085mm,84.757mm) on Bottom Layer And Track (81.335mm,84.157mm)(81.335mm,85.357mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C9-1(82.085mm,84.757mm) on Bottom Layer And Track (81.535mm,83.957mm)(81.585mm,83.957mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C9-1(82.085mm,84.757mm) on Bottom Layer And Track (81.535mm,85.557mm)(81.585mm,85.557mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C9-1(82.085mm,84.757mm) on Bottom Layer And Track (81.585mm,83.957mm)(82.585mm,83.957mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C9-1(82.085mm,84.757mm) on Bottom Layer And Track (81.585mm,85.557mm)(82.585mm,85.557mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-2(83.885mm,84.757mm) on Bottom Layer And Text "C9" (82.223mm,84.186mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C9-2(83.885mm,84.757mm) on Bottom Layer And Track (83.385mm,83.957mm)(84.385mm,83.957mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C9-2(83.885mm,84.757mm) on Bottom Layer And Track (83.385mm,85.557mm)(84.385mm,85.557mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C9-2(83.885mm,84.757mm) on Bottom Layer And Track (84.385mm,83.957mm)(84.435mm,83.957mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C9-2(83.885mm,84.757mm) on Bottom Layer And Track (84.385mm,85.557mm)(84.435mm,85.557mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C9-2(83.885mm,84.757mm) on Bottom Layer And Track (84.635mm,84.157mm)(84.635mm,85.357mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CN1-0(135.429mm,116.922mm) on Top Layer And Track (131.379mm,117.343mm)(136.179mm,117.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CN1-0(135.429mm,116.922mm) on Top Layer And Track (136.179mm,107.543mm)(136.179mm,117.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CN1-3(131.379mm,111.803mm) on Top Layer And Track (131.378mm,107.543mm)(131.378mm,117.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CN1-4(131.379mm,110.523mm) on Top Layer And Track (131.378mm,107.543mm)(131.378mm,117.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad CN2-4(131.676mm,93.617mm) on Top Layer And Track (131.752mm,94.282mm)(131.752mm,96.314mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(107.369mm,104.88mm) on Bottom Layer And Text "D1" (107.867mm,103.238mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad D1-1(107.369mm,104.88mm) on Bottom Layer And Track (106.569mm,102.68mm)(106.569mm,104.68mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad D1-1(107.369mm,104.88mm) on Bottom Layer And Track (108.169mm,102.68mm)(108.169mm,104.68mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D11-1(62.293mm,95.105mm) on Bottom Layer And Text "D11" (62.909mm,93.111mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad D11-1(62.293mm,95.105mm) on Bottom Layer And Text "R26" (66.117mm,95.161mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D11-1(62.293mm,95.105mm) on Bottom Layer And Track (61.943mm,93.855mm)(61.943mm,94.455mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D11-2(62.293mm,93.205mm) on Bottom Layer And Text "D11" (62.909mm,93.111mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D11-2(62.293mm,93.205mm) on Bottom Layer And Track (61.943mm,93.855mm)(61.943mm,94.455mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad D1-2(107.369mm,102.48mm) on Bottom Layer And Text "D1" (107.867mm,103.238mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad D1-2(107.369mm,102.48mm) on Bottom Layer And Track (106.569mm,102.68mm)(106.569mm,104.68mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad D1-2(107.369mm,102.48mm) on Bottom Layer And Track (106.569mm,103.28mm)(108.169mm,103.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad D1-2(107.369mm,102.48mm) on Bottom Layer And Track (108.169mm,102.68mm)(108.169mm,104.68mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D3-1(91.453mm,111.554mm) on Bottom Layer And Track (91.453mm,111.054mm)(91.453mm,112.054mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.254mm) Between Pad D3-1(91.453mm,111.554mm) on Bottom Layer And Track (91.453mm,111.054mm)(93.253mm,111.054mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.254mm) Between Pad D3-1(91.453mm,111.554mm) on Bottom Layer And Track (91.453mm,112.054mm)(93.253mm,112.054mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad D3-1(91.453mm,111.554mm) on Bottom Layer And Track (92.074mm,111.134mm)(92.074mm,111.389mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad D3-1(91.453mm,111.554mm) on Bottom Layer And Track (92.074mm,111.389mm)(92.074mm,111.984mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.254mm) Between Pad D3-2(93.253mm,111.554mm) on Bottom Layer And Track (91.453mm,111.054mm)(93.253mm,111.054mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.254mm) Between Pad D3-2(93.253mm,111.554mm) on Bottom Layer And Track (91.453mm,112.054mm)(93.253mm,112.054mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D3-2(93.253mm,111.554mm) on Bottom Layer And Track (93.253mm,111.054mm)(93.253mm,112.054mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad D4-1(76.127mm,112.545mm) on Bottom Layer And Track (74.877mm,112.611mm)(75.127mm,112.611mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad D4-1(76.127mm,112.545mm) on Bottom Layer And Track (77.127mm,112.611mm)(77.376mm,112.611mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad D4-2(76.127mm,116.66mm) on Bottom Layer And Track (74.877mm,116.609mm)(75.127mm,116.609mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad D4-2(76.127mm,116.66mm) on Bottom Layer And Track (77.127mm,116.609mm)(77.376mm,116.609mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D5-2(86.357mm,84.757mm) on Bottom Layer And Text "D5" (85.758mm,84.259mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad D5-2(86.357mm,84.757mm) on Bottom Layer And Track (86.557mm,83.957mm)(88.557mm,83.957mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad D5-2(86.357mm,84.757mm) on Bottom Layer And Track (86.557mm,85.557mm)(88.557mm,85.557mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad D5-2(86.357mm,84.757mm) on Bottom Layer And Track (87.157mm,83.957mm)(87.157mm,85.557mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad D6-1(69.69mm,81.455mm) on Bottom Layer And Track (70.87mm,78.915mm)(70.87mm,83.995mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad D6-2(76.213mm,81.455mm) on Bottom Layer And Track (74.997mm,78.915mm)(74.997mm,83.233mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad D6-2(76.213mm,81.455mm) on Bottom Layer And Track (74.997mm,82.725mm)(74.997mm,83.995mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D7-1(107.623mm,93.45mm) on Top Layer And Text "D7" (106.734mm,93.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad D7-1(107.623mm,93.45mm) on Top Layer And Track (106.823mm,91.25mm)(106.823mm,93.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad D7-1(107.623mm,93.45mm) on Top Layer And Track (108.423mm,91.25mm)(108.423mm,93.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D8-1(89.716mm,94.974mm) on Top Layer And Text "D8" (88.827mm,95.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad D8-1(89.716mm,94.974mm) on Top Layer And Track (88.916mm,92.774mm)(88.916mm,94.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad D8-1(89.716mm,94.974mm) on Top Layer And Track (90.516mm,92.774mm)(90.516mm,94.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad D8-2(89.716mm,92.574mm) on Top Layer And Track (88.916mm,92.774mm)(88.916mm,94.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad D8-2(89.716mm,92.574mm) on Top Layer And Track (88.916mm,93.374mm)(90.516mm,93.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad D8-2(89.716mm,92.574mm) on Top Layer And Track (90.516mm,92.774mm)(90.516mm,94.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D9-2(110.588mm,86.154mm) on Top Layer And Text "D9" (110.734mm,86.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad D9-2(110.588mm,86.154mm) on Top Layer And Track (106.865mm,85.154mm)(110.062mm,85.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad D9-2(110.588mm,86.154mm) on Top Layer And Track (106.865mm,87.155mm)(110.062mm,87.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D9-2(110.588mm,86.154mm) on Top Layer And Track (110.062mm,85.154mm)(110.062mm,87.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L3-1(92.129mm,93.128mm) on Top Layer And Text "L3" (92.7mm,94.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad L3-1(92.129mm,93.128mm) on Top Layer And Track (91.279mm,92.548mm)(91.279mm,93.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad L3-1(92.129mm,93.128mm) on Top Layer And Track (91.279mm,92.548mm)(91.479mm,92.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad L3-1(92.129mm,93.128mm) on Top Layer And Track (91.479mm,92.348mm)(91.509mm,92.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad L3-1(92.129mm,93.128mm) on Top Layer And Track (91.509mm,92.348mm)(92.749mm,92.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad L3-1(92.129mm,93.128mm) on Top Layer And Track (92.749mm,92.348mm)(92.779mm,92.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad L3-1(92.129mm,93.128mm) on Top Layer And Track (92.779mm,92.348mm)(92.979mm,92.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad L3-1(92.129mm,93.128mm) on Top Layer And Track (92.979mm,92.548mm)(92.979mm,93.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L3-2(92.129mm,94.928mm) on Top Layer And Text "L3" (92.7mm,94.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad L3-2(92.129mm,94.928mm) on Top Layer And Track (91.279mm,95.508mm)(91.279mm,94.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad L3-2(92.129mm,94.928mm) on Top Layer And Track (91.279mm,95.508mm)(91.479mm,95.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad L3-2(92.129mm,94.928mm) on Top Layer And Track (91.479mm,95.708mm)(91.509mm,95.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad L3-2(92.129mm,94.928mm) on Top Layer And Track (91.509mm,95.708mm)(92.749mm,95.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad L3-2(92.129mm,94.928mm) on Top Layer And Track (92.749mm,95.708mm)(92.779mm,95.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad L3-2(92.129mm,94.928mm) on Top Layer And Track (92.779mm,95.708mm)(92.979mm,95.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad L3-2(92.129mm,94.928mm) on Top Layer And Track (92.979mm,94.428mm)(92.979mm,95.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L6-1(83.965mm,104.904mm) on Top Layer And Text "L6" (84.445mm,104.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad L6-1(83.965mm,104.904mm) on Top Layer And Track (83.115mm,104.404mm)(83.115mm,105.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad L6-1(83.965mm,104.904mm) on Top Layer And Track (83.115mm,105.484mm)(83.315mm,105.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad L6-1(83.965mm,104.904mm) on Top Layer And Track (83.315mm,105.684mm)(83.345mm,105.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad L6-1(83.965mm,104.904mm) on Top Layer And Track (83.345mm,105.684mm)(84.585mm,105.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad L6-1(83.965mm,104.904mm) on Top Layer And Track (84.585mm,105.684mm)(84.615mm,105.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad L6-1(83.965mm,104.904mm) on Top Layer And Track (84.615mm,105.684mm)(84.815mm,105.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad L6-1(83.965mm,104.904mm) on Top Layer And Track (84.815mm,104.404mm)(84.815mm,105.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad LED2-2(106.226mm,116.037mm) on Top Layer And Text "LED2" (105.527mm,114.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad LED2-2(106.226mm,116.037mm) on Top Layer And Track (105.362mm,115.428mm)(105.362mm,116.596mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad LED2-2(106.226mm,116.037mm) on Top Layer And Track (105.362mm,115.428mm)(105.718mm,115.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad LED2-2(106.226mm,116.037mm) on Top Layer And Track (105.819mm,117.028mm)(106.073mm,116.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad LED2-2(106.226mm,116.037mm) on Top Layer And Track (105.997mm,116.901mm)(106.505mm,116.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad LED2-2(106.226mm,116.037mm) on Top Layer And Track (106.073mm,116.774mm)(106.429mm,116.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad LED2-2(106.226mm,116.037mm) on Top Layer And Track (106.429mm,116.774mm)(106.683mm,117.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad LED2-2(106.226mm,116.037mm) on Top Layer And Track (106.734mm,115.072mm)(107.089mm,115.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad LED2-2(106.226mm,116.037mm) on Top Layer And Track (107.089mm,115.428mm)(107.089mm,116.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-1(113.018mm,117.262mm) on Top Layer And Text "LED3" (112.893mm,115.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad LED3-1(113.018mm,117.262mm) on Top Layer And Text "R" (114.227mm,118.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad LED3-1(113.018mm,117.262mm) on Top Layer And Track (112.575mm,115.746mm)(112.575mm,117.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad LED3-1(113.018mm,117.262mm) on Top Layer And Track (112.575mm,117.778mm)(114.861mm,117.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad LED3-1(113.018mm,117.262mm) on Top Layer And Track (113.591mm,116.508mm)(113.591mm,117.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad LED3-1(113.018mm,117.262mm) on Top Layer And Track (113.591mm,117.016mm)(113.845mm,116.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-3(113.018mm,116.262mm) on Top Layer And Text "LED3" (112.893mm,115.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad LED3-3(113.018mm,116.262mm) on Top Layer And Track (112.575mm,115.746mm)(112.575mm,117.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad LED3-3(113.018mm,116.262mm) on Top Layer And Track (112.575mm,115.746mm)(114.861mm,115.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad LED3-3(113.018mm,116.262mm) on Top Layer And Track (113.591mm,116.508mm)(113.591mm,117.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad LED3-3(113.018mm,116.262mm) on Top Layer And Track (113.591mm,116.508mm)(113.845mm,116.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad OUTPUT--(122.505mm,76.716mm) on Multi-Layer And Track (123.505mm,75.716mm)(125.005mm,75.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad OUTPUT--(122.505mm,76.716mm) on Multi-Layer And Track (123.505mm,77.716mm)(125.005mm,77.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad OUTPUT-+(122.505mm,71.716mm) on Multi-Layer And Track (123.505mm,70.716mm)(125.005mm,70.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad OUTPUT-+(122.505mm,71.716mm) on Multi-Layer And Track (123.505mm,72.716mm)(125.005mm,72.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad OUTPUT-P$3(127.49mm,68.716mm) on Multi-Layer And Track (126.505mm,68.216mm)(126.505mm,69.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.046mm < 0.254mm) Between Pad OUTPUT-P$3(127.49mm,68.716mm) on Multi-Layer And Track (126.505mm,69.216mm)(128.505mm,69.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.046mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad OUTPUT-P$3(127.49mm,68.716mm) on Multi-Layer And Track (128.505mm,68.216mm)(128.505mm,69.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad OUTPUT-P$4(127.49mm,79.716mm) on Multi-Layer And Track (126.505mm,79.216mm)(126.505mm,80.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad OUTPUT-P$4(127.49mm,79.716mm) on Multi-Layer And Track (128.505mm,79.216mm)(128.505mm,80.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad Q1-4(91.591mm,114.037mm) on Bottom Layer And Track (90.895mm,114.553mm)(91.096mm,114.553mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad R11-1(101.273mm,85.392mm) on Top Layer And Text "R11" (102.098mm,84.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R11-1(101.273mm,85.392mm) on Top Layer And Track (100.238mm,84.954mm)(100.238mm,86.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad R11-1(101.273mm,85.392mm) on Top Layer And Track (100.238mm,86.274mm)(102.308mm,86.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R11-1(101.273mm,85.392mm) on Top Layer And Track (102.308mm,84.954mm)(102.308mm,86.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R11-2(101.273mm,83.36mm) on Top Layer And Text "R11" (102.098mm,84.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad R11-2(101.273mm,83.36mm) on Top Layer And Track (100.238mm,82.502mm)(100.238mm,83.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R11-2(101.273mm,83.36mm) on Top Layer And Track (100.238mm,82.502mm)(102.308mm,82.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R11-2(101.273mm,83.36mm) on Top Layer And Track (102.308mm,82.502mm)(102.308mm,83.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R14-1(127.827mm,110.538mm) on Top Layer And Text "R14" (127.076mm,110.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R14-1(127.827mm,110.538mm) on Top Layer And Track (127.327mm,109.738mm)(128.577mm,109.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R14-1(127.827mm,110.538mm) on Top Layer And Track (127.327mm,111.338mm)(128.577mm,111.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R14-1(127.827mm,110.538mm) on Top Layer And Track (128.577mm,109.738mm)(128.577mm,111.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R15-2(109.655mm,104.834mm) on Bottom Layer And Track (108.855mm,104.334mm)(108.855mm,105.584mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R18-1(106.226mm,111.035mm) on Top Layer And Text "R18" (105.781mm,110.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R18-1(106.226mm,111.035mm) on Top Layer And Track (105.426mm,110.285mm)(105.426mm,111.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R18-1(106.226mm,111.035mm) on Top Layer And Track (105.426mm,110.285mm)(107.026mm,110.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R18-1(106.226mm,111.035mm) on Top Layer And Track (107.026mm,110.285mm)(107.026mm,111.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2-1(88.838mm,114.856mm) on Bottom Layer And Track (88.338mm,114.056mm)(89.588mm,114.056mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2-1(88.838mm,114.856mm) on Bottom Layer And Track (88.338mm,115.656mm)(89.588mm,115.656mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2-1(88.838mm,114.856mm) on Bottom Layer And Track (89.588mm,114.056mm)(89.588mm,115.656mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R24-1(119.561mm,111.035mm) on Top Layer And Text "R24" (119.116mm,110.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-1(119.561mm,111.035mm) on Top Layer And Track (118.761mm,110.285mm)(118.761mm,111.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-1(119.561mm,111.035mm) on Top Layer And Track (118.761mm,110.285mm)(120.361mm,110.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-1(119.561mm,111.035mm) on Top Layer And Track (120.361mm,110.285mm)(120.361mm,111.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R24-2(119.561mm,112.835mm) on Top Layer And Text "R24" (119.116mm,110.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-2(119.561mm,112.835mm) on Top Layer And Track (118.761mm,112.335mm)(118.761mm,113.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-2(119.561mm,112.835mm) on Top Layer And Track (118.761mm,113.585mm)(120.361mm,113.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-2(119.561mm,112.835mm) on Top Layer And Track (120.361mm,112.335mm)(120.361mm,113.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R27-1(122.482mm,85.784mm) on Top Layer And Text "R27" (123.053mm,86.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R27-1(122.482mm,85.784mm) on Top Layer And Track (121.682mm,85.284mm)(121.682mm,86.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R27-1(122.482mm,85.784mm) on Top Layer And Track (121.682mm,86.534mm)(123.282mm,86.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R27-1(122.482mm,85.784mm) on Top Layer And Track (123.282mm,85.284mm)(123.282mm,86.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R2A-1(81.323mm,89.964mm) on Top Layer And Text "R2A" (80.635mm,88.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2A-1(81.323mm,89.964mm) on Top Layer And Track (80.573mm,89.164mm)(80.573mm,90.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2A-1(81.323mm,89.964mm) on Top Layer And Track (80.573mm,89.164mm)(81.823mm,89.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2A-1(81.323mm,89.964mm) on Top Layer And Track (80.573mm,90.764mm)(81.823mm,90.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2A-2(83.123mm,89.964mm) on Top Layer And Track (82.623mm,89.164mm)(83.873mm,89.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2A-2(83.123mm,89.964mm) on Top Layer And Track (82.623mm,90.764mm)(83.873mm,90.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2A-2(83.123mm,89.964mm) on Top Layer And Track (83.873mm,89.164mm)(83.873mm,90.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-1(114.989mm,103.818mm) on Bottom Layer And Text "R3" (115.487mm,102.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-1(114.989mm,103.818mm) on Bottom Layer And Track (114.189mm,103.318mm)(114.189mm,104.568mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-1(114.989mm,103.818mm) on Bottom Layer And Track (114.189mm,104.568mm)(115.789mm,104.568mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-1(114.989mm,103.818mm) on Bottom Layer And Track (115.789mm,103.318mm)(115.789mm,104.568mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-2(114.989mm,102.018mm) on Bottom Layer And Text "R3" (115.487mm,102.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-2(114.989mm,102.018mm) on Bottom Layer And Track (114.189mm,101.268mm)(114.189mm,102.518mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-2(114.989mm,102.018mm) on Bottom Layer And Track (114.189mm,101.268mm)(115.789mm,101.268mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-2(114.989mm,102.018mm) on Bottom Layer And Track (115.789mm,101.268mm)(115.789mm,102.518mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R4-1(74.603mm,106.59mm) on Bottom Layer And Text "R4" (74.92mm,107.341mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R4-1(74.603mm,106.59mm) on Bottom Layer And Track (73.803mm,105.84mm)(73.803mm,107.09mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R4-1(74.603mm,106.59mm) on Bottom Layer And Track (73.803mm,105.84mm)(75.403mm,105.84mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R4-1(74.603mm,106.59mm) on Bottom Layer And Track (75.403mm,105.84mm)(75.403mm,107.09mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-2(74.603mm,108.39mm) on Bottom Layer And Text "R4" (74.92mm,107.341mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R4-2(74.603mm,108.39mm) on Bottom Layer And Track (73.803mm,107.89mm)(73.803mm,109.14mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R4-2(74.603mm,108.39mm) on Bottom Layer And Track (73.803mm,109.14mm)(75.403mm,109.14mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R4-2(74.603mm,108.39mm) on Bottom Layer And Track (75.403mm,107.89mm)(75.403mm,109.14mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R5-1(115.243mm,87.032mm) on Bottom Layer And Text "R5" (115.941mm,87.805mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R5-1(115.243mm,87.032mm) on Bottom Layer And Track (114.443mm,86.282mm)(114.443mm,87.532mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R5-1(115.243mm,87.032mm) on Bottom Layer And Track (114.443mm,86.282mm)(116.043mm,86.282mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R5-1(115.243mm,87.032mm) on Bottom Layer And Track (116.043mm,86.282mm)(116.043mm,87.532mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-2(93.75mm,92.747mm) on Bottom Layer And Text "R6" (93.335mm,94.536mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R6-2(93.75mm,92.747mm) on Bottom Layer And Track (92.95mm,91.997mm)(92.95mm,93.247mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R6-2(93.75mm,92.747mm) on Bottom Layer And Track (92.95mm,91.997mm)(94.55mm,91.997mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R6-2(93.75mm,92.747mm) on Bottom Layer And Track (94.55mm,91.997mm)(94.55mm,93.247mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Pad R8-1(98.86mm,88.186mm) on Top Layer And Text "R8" (98.161mm,87.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad R8-1(98.86mm,88.186mm) on Top Layer And Track (97.978mm,87.152mm)(97.978mm,89.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R8-1(98.86mm,88.186mm) on Top Layer And Track (97.978mm,87.152mm)(99.298mm,87.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R8-1(98.86mm,88.186mm) on Top Layer And Track (97.978mm,89.222mm)(99.298mm,89.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R8-2(100.892mm,88.186mm) on Top Layer And Track (100.43mm,87.152mm)(101.75mm,87.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R8-2(100.892mm,88.186mm) on Top Layer And Track (100.43mm,89.222mm)(101.75mm,89.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R8-2(100.892mm,88.186mm) on Top Layer And Track (101.75mm,87.152mm)(101.75mm,89.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-1(93.739mm,97.457mm) on Bottom Layer And Text "R9" (93.292mm,98.356mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R9-1(93.739mm,97.457mm) on Bottom Layer And Track (92.989mm,96.657mm)(92.989mm,98.257mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R9-1(93.739mm,97.457mm) on Bottom Layer And Track (92.989mm,96.657mm)(94.239mm,96.657mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R9-1(93.739mm,97.457mm) on Bottom Layer And Track (92.989mm,98.257mm)(94.239mm,98.257mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R9-2(95.539mm,97.457mm) on Bottom Layer And Track (95.039mm,96.657mm)(96.289mm,96.657mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R9-2(95.539mm,97.457mm) on Bottom Layer And Track (95.039mm,98.257mm)(96.289mm,98.257mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R9-2(95.539mm,97.457mm) on Bottom Layer And Track (96.289mm,96.657mm)(96.289mm,98.257mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad SCAP-P$4(61.936mm,68.716mm) on Multi-Layer And Track (60.936mm,68.216mm)(60.936mm,69.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.046mm < 0.254mm) Between Pad SCAP-P$4(61.936mm,68.716mm) on Multi-Layer And Track (60.936mm,69.216mm)(62.936mm,69.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.046mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad SCAP-P$4(61.936mm,68.716mm) on Multi-Layer And Track (62.936mm,68.216mm)(62.936mm,69.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad SW1-1(92.831mm,111.003mm) on Top Layer And Track (92.255mm,111.046mm)(92.255mm,115.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad SW1-1(92.831mm,111.003mm) on Top Layer And Track (93.398mm,111.046mm)(94.414mm,111.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad SW1-3(94.981mm,111.003mm) on Top Layer And Track (93.398mm,111.046mm)(94.414mm,111.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad SW1-3(94.981mm,111.003mm) on Top Layer And Track (95.557mm,111.046mm)(95.557mm,115.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad SW1-4(94.981mm,115.153mm) on Top Layer And Track (93.398mm,115.11mm)(94.414mm,115.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad SW1-4(94.981mm,115.153mm) on Top Layer And Track (95.557mm,111.046mm)(95.557mm,115.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U10-13(142.947mm,102.395mm) on Top Layer And Track (142.547mm,103.483mm)(148.847mm,103.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U10-14(143.447mm,102.395mm) on Top Layer And Track (142.547mm,103.483mm)(148.847mm,103.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U10-15(143.947mm,102.395mm) on Top Layer And Track (142.547mm,103.483mm)(148.847mm,103.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U10-21(146.947mm,102.395mm) on Top Layer And Track (142.547mm,103.483mm)(148.847mm,103.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U10-22(147.447mm,102.395mm) on Top Layer And Track (142.547mm,103.483mm)(148.847mm,103.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U10-23(147.947mm,102.395mm) on Top Layer And Track (142.547mm,103.483mm)(148.847mm,103.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U10-29(149.935mm,105.883mm) on Top Layer And Track (148.847mm,103.483mm)(148.847mm,109.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U10-30(149.935mm,106.383mm) on Top Layer And Track (148.847mm,103.483mm)(148.847mm,109.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U10-31(149.935mm,106.883mm) on Top Layer And Track (148.847mm,103.483mm)(148.847mm,109.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U10-37(148.447mm,110.871mm) on Top Layer And Track (142.547mm,109.783mm)(148.847mm,109.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U10-38(147.947mm,110.871mm) on Top Layer And Track (142.547mm,109.783mm)(148.847mm,109.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U10-39(147.447mm,110.871mm) on Top Layer And Track (142.547mm,109.783mm)(148.847mm,109.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U10-45(144.447mm,110.871mm) on Top Layer And Track (142.547mm,109.783mm)(148.847mm,109.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U10-46(143.947mm,110.871mm) on Top Layer And Track (142.547mm,109.783mm)(148.847mm,109.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U10-47(143.447mm,110.871mm) on Top Layer And Track (142.547mm,109.783mm)(148.847mm,109.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U10-5(141.459mm,107.383mm) on Top Layer And Track (142.547mm,103.483mm)(142.547mm,109.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U10-6(141.459mm,106.883mm) on Top Layer And Track (142.547mm,103.483mm)(142.547mm,109.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U10-7(141.459mm,106.383mm) on Top Layer And Track (142.547mm,103.483mm)(142.547mm,109.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U11-1(119.078mm,102.791mm) on Top Layer And Track (120.5mm,98.473mm)(120.5mm,103.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad U1-12(111.842mm,96.329mm) on Bottom Layer And Track (112.954mm,94.202mm)(112.954mm,99.092mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U11-2(119.078mm,101.521mm) on Top Layer And Track (120.5mm,98.473mm)(120.5mm,103.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad U1-13(111.842mm,96.965mm) on Bottom Layer And Track (112.954mm,94.202mm)(112.954mm,99.092mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad U1-14(111.842mm,97.599mm) on Bottom Layer And Track (112.954mm,94.202mm)(112.954mm,99.092mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad U1-15(111.842mm,98.235mm) on Bottom Layer And Track (112.954mm,94.202mm)(112.954mm,99.092mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad U11-5(125.123mm,98.981mm) on Top Layer And Track (123.65mm,98.473mm)(123.65mm,103.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad U1-4(117.266mm,96.965mm) on Bottom Layer And Track (116.154mm,94.202mm)(116.154mm,99.092mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad U1-5(117.266mm,96.329mm) on Bottom Layer And Text "U1" (117.342mm,94.484mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad U1-5(117.266mm,96.329mm) on Bottom Layer And Track (116.154mm,94.202mm)(116.154mm,99.092mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-6(117.266mm,95.695mm) on Bottom Layer And Text "U1" (117.342mm,94.484mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad U1-6(117.266mm,95.695mm) on Bottom Layer And Track (116.154mm,94.202mm)(116.154mm,99.092mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-7(117.266mm,95.059mm) on Bottom Layer And Text "U1" (117.342mm,94.484mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad U1-7(117.266mm,95.059mm) on Bottom Layer And Track (116.154mm,94.202mm)(116.154mm,99.092mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad U2-1(87.658mm,109.141mm) on Bottom Layer And Track (86.236mm,104.823mm)(86.236mm,109.649mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad U2-2(87.658mm,107.871mm) on Bottom Layer And Track (86.236mm,104.823mm)(86.236mm,109.649mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad U2-3(87.658mm,106.601mm) on Bottom Layer And Track (86.236mm,104.823mm)(86.236mm,109.649mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad U2-4(87.658mm,105.331mm) on Bottom Layer And Track (86.236mm,104.823mm)(86.236mm,109.649mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-4(82.686mm,91.488mm) on Bottom Layer And Track (83.798mm,87.133mm)(83.798mm,92.033mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-5(88.11mm,91.488mm) on Bottom Layer And Track (86.998mm,87.133mm)(86.998mm,92.033mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-6(88.11mm,90.218mm) on Bottom Layer And Track (86.998mm,87.133mm)(86.998mm,92.033mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-7(88.11mm,88.948mm) on Bottom Layer And Track (86.998mm,87.133mm)(86.998mm,92.033mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad U4-1(124.869mm,86.408mm) on Bottom Layer And Track (123.447mm,82.09mm)(123.447mm,86.916mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad U4-2(124.869mm,85.138mm) on Bottom Layer And Track (123.447mm,82.09mm)(123.447mm,86.916mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad U4-3(124.869mm,83.868mm) on Bottom Layer And Track (123.447mm,82.09mm)(123.447mm,86.916mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad U4-4(124.869mm,82.598mm) on Bottom Layer And Track (123.447mm,82.09mm)(123.447mm,86.916mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad U5-4(85.982mm,87.374mm) on Top Layer And Track (85.347mm,87.424mm)(85.347mm,89.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad U5-4(85.982mm,87.374mm) on Top Layer And Track (85.359mm,87.419mm)(85.484mm,87.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad U5-6(87.861mm,87.374mm) on Top Layer And Track (88.372mm,87.394mm)(88.497mm,87.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad U5-6(87.861mm,87.374mm) on Top Layer And Track (88.496mm,87.424mm)(88.496mm,89.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad U6-3(103.508mm,88.364mm) on Top Layer And Track (102.873mm,85.773mm)(102.873mm,88.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad U6-3(103.508mm,88.364mm) on Top Layer And Track (102.885mm,88.318mm)(103.01mm,88.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad U6-4(103.508mm,85.723mm) on Top Layer And Track (102.873mm,85.773mm)(102.873mm,88.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad U6-4(103.508mm,85.723mm) on Top Layer And Track (102.885mm,85.768mm)(103.01mm,85.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad U7-1(99.896mm,97.534mm) on Bottom Layer And Track (100.395mm,97.579mm)(100.52mm,97.579mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad U7-1(99.896mm,97.534mm) on Bottom Layer And Track (100.532mm,97.584mm)(100.532mm,100.124mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U8-1(125.296mm,116.634mm) on Top Layer And Track (124.514mm,115.364mm)(124.514mm,117.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad U8-1(125.296mm,116.634mm) on Top Layer And Track (124.514mm,115.364mm)(125.784mm,115.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad U8-1(125.296mm,116.634mm) on Top Layer And Track (124.514mm,117.904mm)(125.784mm,117.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-2(127.796mm,116.634mm) on Top Layer And Text "U8" (126.546mm,117.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad U8-2(127.796mm,116.634mm) on Top Layer And Track (127.308mm,115.364mm)(128.578mm,115.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad U8-2(127.796mm,116.634mm) on Top Layer And Track (127.308mm,117.904mm)(128.578mm,117.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U8-2(127.796mm,116.634mm) on Top Layer And Track (128.578mm,115.364mm)(128.578mm,117.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U9-2(121.7mm,89.075mm) on Top Layer And Text "U9" (122.174mm,89.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad U9-2(121.7mm,89.075mm) on Top Layer And Track (121.212mm,87.805mm)(122.482mm,87.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad U9-2(121.7mm,89.075mm) on Top Layer And Track (121.212mm,90.345mm)(122.482mm,90.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U9-2(121.7mm,89.075mm) on Top Layer And Track (122.482mm,87.805mm)(122.482mm,90.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
Rule Violations :498

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01