
*** Running vivado
    with args -log scaneye_trigger_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source scaneye_trigger_wrapper.tcl -notrace


WARNING: Default location for XILINX_HLS not found: 

****** Vivado v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source scaneye_trigger_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Scanway/Vivado/ip_repo/XCMV_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Scanway/Vivado/divider_presc'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Scanway/Vivado/divide_count_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Scanway/Vivado/prescaler_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top scaneye_trigger_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_axi_quad_spi_0_0/scaneye_trigger_axi_quad_spi_0_0.dcp' for cell 'scaneye_trigger_i/SPI'
INFO: [Project 1-454] Reading design checkpoint 'c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_XCMV_0_4/scaneye_trigger_XCMV_0_4.dcp' for cell 'scaneye_trigger_i/XCMV_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_axi_gpio_0_0/scaneye_trigger_axi_gpio_0_0.dcp' for cell 'scaneye_trigger_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_axi_timer_0_0/scaneye_trigger_axi_timer_0_0.dcp' for cell 'scaneye_trigger_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_clk_wiz_0_0/scaneye_trigger_clk_wiz_0_0.dcp' for cell 'scaneye_trigger_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_ila_0_0/scaneye_trigger_ila_0_0.dcp' for cell 'scaneye_trigger_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_processing_system7_0_0/scaneye_trigger_processing_system7_0_0.dcp' for cell 'scaneye_trigger_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_rst_ps7_0_100M_0/scaneye_trigger_rst_ps7_0_100M_0.dcp' for cell 'scaneye_trigger_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_xbar_0/scaneye_trigger_xbar_0.dcp' for cell 'scaneye_trigger_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_auto_pc_0/scaneye_trigger_auto_pc_0.dcp' for cell 'scaneye_trigger_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 1372.688 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 424 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
INFO: [Chipscope 16-324] Core: scaneye_trigger_i/ila_0 UUID: 266c2f3b-3471-5153-aaa3-776c379cd9db 
Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_processing_system7_0_0/scaneye_trigger_processing_system7_0_0.xdc] for cell 'scaneye_trigger_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_processing_system7_0_0/scaneye_trigger_processing_system7_0_0.xdc] for cell 'scaneye_trigger_i/processing_system7_0/inst'
Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_rst_ps7_0_100M_0/scaneye_trigger_rst_ps7_0_100M_0_board.xdc] for cell 'scaneye_trigger_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_rst_ps7_0_100M_0/scaneye_trigger_rst_ps7_0_100M_0_board.xdc] for cell 'scaneye_trigger_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_rst_ps7_0_100M_0/scaneye_trigger_rst_ps7_0_100M_0.xdc] for cell 'scaneye_trigger_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_rst_ps7_0_100M_0/scaneye_trigger_rst_ps7_0_100M_0.xdc] for cell 'scaneye_trigger_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'scaneye_trigger_i/ila_0/U0'
Finished Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'scaneye_trigger_i/ila_0/U0'
Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'scaneye_trigger_i/ila_0/U0'
Finished Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'scaneye_trigger_i/ila_0/U0'
Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_axi_gpio_0_0/scaneye_trigger_axi_gpio_0_0_board.xdc] for cell 'scaneye_trigger_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_axi_gpio_0_0/scaneye_trigger_axi_gpio_0_0_board.xdc] for cell 'scaneye_trigger_i/axi_gpio_0/U0'
Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_axi_gpio_0_0/scaneye_trigger_axi_gpio_0_0.xdc] for cell 'scaneye_trigger_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_axi_gpio_0_0/scaneye_trigger_axi_gpio_0_0.xdc] for cell 'scaneye_trigger_i/axi_gpio_0/U0'
Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_axi_quad_spi_0_0/scaneye_trigger_axi_quad_spi_0_0_board.xdc] for cell 'scaneye_trigger_i/SPI/U0'
Finished Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_axi_quad_spi_0_0/scaneye_trigger_axi_quad_spi_0_0_board.xdc] for cell 'scaneye_trigger_i/SPI/U0'
Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_axi_quad_spi_0_0/scaneye_trigger_axi_quad_spi_0_0.xdc] for cell 'scaneye_trigger_i/SPI/U0'
Finished Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_axi_quad_spi_0_0/scaneye_trigger_axi_quad_spi_0_0.xdc] for cell 'scaneye_trigger_i/SPI/U0'
Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_axi_timer_0_0/scaneye_trigger_axi_timer_0_0.xdc] for cell 'scaneye_trigger_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_axi_timer_0_0/scaneye_trigger_axi_timer_0_0.xdc] for cell 'scaneye_trigger_i/axi_timer_0/U0'
Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_clk_wiz_0_0/scaneye_trigger_clk_wiz_0_0_board.xdc] for cell 'scaneye_trigger_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_clk_wiz_0_0/scaneye_trigger_clk_wiz_0_0_board.xdc] for cell 'scaneye_trigger_i/clk_wiz_0/inst'
Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_clk_wiz_0_0/scaneye_trigger_clk_wiz_0_0.xdc] for cell 'scaneye_trigger_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_clk_wiz_0_0/scaneye_trigger_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_clk_wiz_0_0/scaneye_trigger_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1772.289 ; gain = 399.602
Finished Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_clk_wiz_0_0/scaneye_trigger_clk_wiz_0_0.xdc] for cell 'scaneye_trigger_i/clk_wiz_0/inst'
Parsing XDC File [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc]
WARNING: [Vivado 12-584] No ports matched 'gpio_led_tri_o[0]'. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_led_tri_o[0]'. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_led_tri_o[1]'. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_led_tri_o[1]'. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_led_tri_o[2]'. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_led_tri_o[2]'. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_led_tri_o[3]'. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_led_tri_o[3]'. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_led_tri_o[4]'. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_led_tri_o[4]'. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_led_tri_o[5]'. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_led_tri_o[5]'. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_LED.xdc]
Parsing XDC File [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_SW.xdc]
Finished Parsing XDC File [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_SW.xdc]
Parsing XDC File [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/SPI_PMOD.xdc]
Finished Parsing XDC File [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/SPI_PMOD.xdc]
Parsing XDC File [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/CLOCK_PMOD.xdc]
Finished Parsing XDC File [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/CLOCK_PMOD.xdc]
Parsing XDC File [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_OUT.xdc]
Finished Parsing XDC File [C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/constrs_1/new/GPIO_OUT.xdc]
Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_axi_quad_spi_0_0/scaneye_trigger_axi_quad_spi_0_0_clocks.xdc] for cell 'scaneye_trigger_i/SPI/U0'
Finished Parsing XDC File [c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_axi_quad_spi_0_0/scaneye_trigger_axi_quad_spi_0_0_clocks.xdc] for cell 'scaneye_trigger_i/SPI/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: scaneye_trigger_i/SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: scaneye_trigger_i/SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: scaneye_trigger_i/SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: scaneye_trigger_i/SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: scaneye_trigger_i/SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: scaneye_trigger_i/SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: scaneye_trigger_i/SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: scaneye_trigger_i/SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1772.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 56 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

25 Infos, 23 Warnings, 12 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1772.289 ; gain = 399.602
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port frame_req_0 expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.856 . Memory (MB): peak = 1772.289 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 101836bcc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.263 . Memory (MB): peak = 1772.289 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 6005359e63073ec5.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2010.812 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1fe8f47e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2010.812 ; gain = 46.680

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1313ccd13

Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2010.812 ; gain = 46.680
INFO: [Opt 31-389] Phase Retarget created 62 cells and removed 126 cells
INFO: [Opt 31-1021] In phase Retarget, 71 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: fe476a7c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2010.812 ; gain = 46.680
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 18 cells
INFO: [Opt 31-1021] In phase Constant propagation, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 16d135fe0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2010.812 ; gain = 46.680
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 307 cells
INFO: [Opt 31-1021] In phase Sweep, 871 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 16d135fe0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2010.812 ; gain = 46.680
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 16d135fe0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2010.812 ; gain = 46.680
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 18cdbe0ca

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2010.812 ; gain = 46.680
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              62  |             126  |                                             71  |
|  Constant propagation         |               0  |              18  |                                             50  |
|  Sweep                        |               6  |             307  |                                            871  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2010.812 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1204cc300

Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2010.812 ; gain = 46.680

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1c22efbd8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2139.938 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c22efbd8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2139.938 ; gain = 129.125

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c22efbd8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2139.938 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2139.938 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b016c709

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2139.938 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 24 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2139.938 ; gain = 367.648
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2139.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.runs/impl_1/scaneye_trigger_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file scaneye_trigger_wrapper_drc_opted.rpt -pb scaneye_trigger_wrapper_drc_opted.pb -rpx scaneye_trigger_wrapper_drc_opted.rpx
Command: report_drc -file scaneye_trigger_wrapper_drc_opted.rpt -pb scaneye_trigger_wrapper_drc_opted.pb -rpx scaneye_trigger_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.runs/impl_1/scaneye_trigger_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port frame_req_0 expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2139.938 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: db595cc9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2139.938 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2139.938 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 104582722

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.683 . Memory (MB): peak = 2139.938 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15b3aa7db

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2139.938 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15b3aa7db

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2139.938 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15b3aa7db

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2139.938 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d81efe89

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2139.938 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18751e15f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2139.938 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18751e15f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2139.938 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 285 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 99 nets or LUTs. Breaked 0 LUT, combined 99 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2139.938 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             99  |                    99  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             99  |                    99  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1d1e0a50a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2139.938 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1fee1eb3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2139.938 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1fee1eb3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2139.938 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15fca7acb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2139.938 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2304a40ea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2139.938 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15af428bb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2139.938 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22618cd72

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2139.938 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e5a5f5b8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2139.938 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17e63f3b7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2139.938 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e96b1e1d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2139.938 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e96b1e1d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2139.938 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1643b3ef4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.719 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 205022efa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.379 . Memory (MB): peak = 2139.938 ; gain = 0.000
INFO: [Place 46-33] Processed net scaneye_trigger_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ffc32433

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.469 . Memory (MB): peak = 2139.938 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1643b3ef4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2139.938 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.719. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1555baf9f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2139.938 ; gain = 0.000

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2139.938 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1555baf9f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2139.938 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1555baf9f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2139.938 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1555baf9f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2139.938 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1555baf9f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2139.938 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2139.938 ; gain = 0.000

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2139.938 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 5f08c403

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2139.938 ; gain = 0.000
Ending Placer Task | Checksum: 34b2ce57

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2139.938 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 25 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2139.938 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.798 . Memory (MB): peak = 2139.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.runs/impl_1/scaneye_trigger_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file scaneye_trigger_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2139.938 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file scaneye_trigger_wrapper_utilization_placed.rpt -pb scaneye_trigger_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file scaneye_trigger_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2139.938 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 25 Warnings, 12 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.892 . Memory (MB): peak = 2139.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.runs/impl_1/scaneye_trigger_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 33f67a3a ConstDB: 0 ShapeSum: bc541d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 100b1f622

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2227.332 ; gain = 87.395
Post Restoration Checksum: NetGraph: baccb06a NumContArr: 45e545b8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 100b1f622

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2227.332 ; gain = 87.395

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 100b1f622

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2234.266 ; gain = 94.328

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 100b1f622

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2234.266 ; gain = 94.328
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e7280336

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2261.047 ; gain = 121.109
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.986  | TNS=0.000  | WHS=-0.238 | THS=-141.849|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 128661c34

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2261.047 ; gain = 121.109
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.986  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: ce756fb3

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2271.395 ; gain = 131.457
Phase 2 Router Initialization | Checksum: 15ddef7f6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2271.395 ; gain = 131.457

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8719
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8719
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 15ddef7f6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2271.395 ; gain = 131.457
Phase 3 Initial Routing | Checksum: 1481dbebb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2271.395 ; gain = 131.457

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 691
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.212  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ceb984ed

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2271.395 ; gain = 131.457

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.212  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f62b80d0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2271.395 ; gain = 131.457
Phase 4 Rip-up And Reroute | Checksum: f62b80d0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2271.395 ; gain = 131.457

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: f2964ddf

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 2271.395 ; gain = 131.457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.361  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 114803d1c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 2271.395 ; gain = 131.457

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 114803d1c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 2271.395 ; gain = 131.457
Phase 5 Delay and Skew Optimization | Checksum: 114803d1c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 2271.395 ; gain = 131.457

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 9d5fc307

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 2271.395 ; gain = 131.457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.361  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 110c3ffee

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 2271.395 ; gain = 131.457
Phase 6 Post Hold Fix | Checksum: 110c3ffee

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 2271.395 ; gain = 131.457

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.30817 %
  Global Horizontal Routing Utilization  = 1.82742 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 123f8a674

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 2271.395 ; gain = 131.457

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 123f8a674

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 2271.395 ; gain = 131.457

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1942a6244

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 2271.395 ; gain = 131.457

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.361  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1942a6244

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 2271.395 ; gain = 131.457
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 2271.395 ; gain = 131.457

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 25 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 2271.395 ; gain = 131.457
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2282.266 ; gain = 10.871
INFO: [Common 17-1381] The checkpoint 'C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.runs/impl_1/scaneye_trigger_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file scaneye_trigger_wrapper_drc_routed.rpt -pb scaneye_trigger_wrapper_drc_routed.pb -rpx scaneye_trigger_wrapper_drc_routed.rpx
Command: report_drc -file scaneye_trigger_wrapper_drc_routed.rpt -pb scaneye_trigger_wrapper_drc_routed.pb -rpx scaneye_trigger_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.runs/impl_1/scaneye_trigger_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file scaneye_trigger_wrapper_methodology_drc_routed.rpt -pb scaneye_trigger_wrapper_methodology_drc_routed.pb -rpx scaneye_trigger_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file scaneye_trigger_wrapper_methodology_drc_routed.rpt -pb scaneye_trigger_wrapper_methodology_drc_routed.pb -rpx scaneye_trigger_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.runs/impl_1/scaneye_trigger_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file scaneye_trigger_wrapper_power_routed.rpt -pb scaneye_trigger_wrapper_power_summary_routed.pb -rpx scaneye_trigger_wrapper_power_routed.rpx
Command: report_power -file scaneye_trigger_wrapper_power_routed.rpt -pb scaneye_trigger_wrapper_power_summary_routed.pb -rpx scaneye_trigger_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
132 Infos, 25 Warnings, 12 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file scaneye_trigger_wrapper_route_status.rpt -pb scaneye_trigger_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file scaneye_trigger_wrapper_timing_summary_routed.rpt -pb scaneye_trigger_wrapper_timing_summary_routed.pb -rpx scaneye_trigger_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file scaneye_trigger_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file scaneye_trigger_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file scaneye_trigger_wrapper_bus_skew_routed.rpt -pb scaneye_trigger_wrapper_bus_skew_routed.pb -rpx scaneye_trigger_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block scaneye_trigger_i/SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the scaneye_trigger_i/SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block scaneye_trigger_i/SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the scaneye_trigger_i/SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force scaneye_trigger_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer spi_pmod_sck_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer spi_pmod_ss_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A2)+(A3*(~A2)*(~A4))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A2)+(A3*(~A2)*(~A4))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, scaneye_trigger_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], scaneye_trigger_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./scaneye_trigger_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2780.406 ; gain = 464.473
INFO: [Common 17-206] Exiting Vivado at Mon Nov 15 09:47:33 2021...
