v {xschem version=3.4.8RC file_version=1.3}
G {}
K {}
V {}
S {}
F {}
E {}
# Main Input/Output Pins matching strongarm_comp.sym
# vin_p, vin_n, rst_latch, vdd, out_p, out_n, comp_done, vss
C {ipin.sym} -800 -300 0 0 {name=p1 lab=vin_p}
C {lab_wire.sym} -750 -300 0 0 {name=l1 lab=vin_p}
C {ipin.sym} -800 -200 0 0 {name=p2 lab=vin_n}
C {lab_wire.sym} -750 -200 0 0 {name=l2 lab=vin_n}
C {ipin.sym} -800 -100 0 0 {name=p3 lab=rst_latch}
C {lab_wire.sym} -750 -100 0 0 {name=l3 lab=rst_latch}

C {iopin.sym} 0 -500 0 0 {name=p4 lab=vdd}
C {lab_wire.sym} 0 -500 0 0 {name=l4 lab=vdd}
C {iopin.sym} 0 500 0 0 {name=p8 lab=vss}
C {lab_wire.sym} 0 500 0 0 {name=l8 lab=vss}

C {opin.sym} 800 -200 0 0 {name=p5 lab=out_p}
C {lab_wire.sym} 750 -200 2 0 {name=l5 lab=out_p}
C {opin.sym} 800 -100 0 0 {name=p6 lab=out_n}
C {lab_wire.sym} 750 -100 2 0 {name=l6 lab=out_n}
C {opin.sym} 800 0 0 0 {name=p7 lab=comp_done}
C {lab_wire.sym} 750 0 2 0 {name=l7 lab=comp_done}

# 1. High-Speed StrongARM Core (pos: -300, 0)
C {sar_adc/blocks/comparator/strongarm_comp_core.sym} -300 0 0 0 {name=x_core}
C {lab_wire.sym} -450 -30 0 0 {name=l_c_vp lab=vin_p}
C {lab_wire.sym} -450 -10 0 0 {name=l_c_vn lab=vin_n}
C {lab_wire.sym} -450 10 0 0 {name=l_c_rl lab=rst_latch}
C {lab_wire.sym} -150 -30 2 0 {name=l_c_vdd lab=vdd}
C {lab_wire.sym} -150 -10 2 0 {name=l_c_on lab=raw_n}
C {lab_wire.sym} -150 10 2 0 {name=l_c_op lab=raw_p}
C {lab_wire.sym} -150 30 2 0 {name=l_c_vss lab=vss}

# 2. Inverter Buffers (comp_inv_3v3)
# P-branch (raw_p falling -> out_p rising) at (0, -250): vi(0,-200), vo(100,-200), vdd(40,-250), vss(40,-150)
C {sar_adc/blocks/comparator/comp_inv_3v3.sym} 0 -250 0 0 {name=x_inv_p}
C {lab_wire.sym} 0 -200 0 0 {name=l_ip_in lab=raw_p}
C {lab_wire.sym} 100 -200 2 0 {name=l_ip_out lab=out_p}
C {lab_wire.sym} 40 -250 0 0 {name=l_ip_vd lab=vdd}
C {lab_wire.sym} 40 -150 0 0 {name=l_ip_vs lab=vss}

# N-branch (raw_n falling -> out_n rising) at (0, 50): vi(0,100), vo(100,100), vdd(40,50), vss(40,150)
C {sar_adc/blocks/comparator/comp_inv_3v3.sym} 0 50 0 0 {name=x_inv_n}
C {lab_wire.sym} 0 100 0 0 {name=l_in_in lab=raw_n}
C {lab_wire.sym} 100 100 2 0 {name=l_in_out lab=out_n}
C {lab_wire.sym} 40 50 0 0 {name=l_in_vd lab=vdd}
C {lab_wire.sym} 40 150 0 0 {name=l_in_vs lab=vss}

# 3. Fast XOR Completion Detector (comp_xor_fast at pos: 400, 0)
# pins: a(380,-10), b(380,10), y(440,0), vdd(400,-20), vss(400,20)
C {sar_adc/blocks/comparator/comp_xor_fast.sym} 400 0 0 0 {name=x_done_xor}
C {lab_wire.sym} 380 -10 0 0 {name=l_dx_a lab=out_p}
C {lab_wire.sym} 380 10 0 0 {name=l_dx_b lab=out_n}
C {lab_wire.sym} 440 0 2 0 {name=l_dx_out lab=comp_done}
C {lab_wire.sym} 400 -20 0 0 {name=l_dx_vd lab=vdd}
C {lab_wire.sym} 400 20 0 0 {name=l_dx_vs lab=vss}

C {title.sym} 160 300 0 0 {name=l_title author="Berkah Saluyu"}
