Time resolution is 1 ps
$finish called at time : 80 ns : File "E:/Verilog/Self/Adder_Subtractor/Adder_Subtractor.srcs/sim_1/new/Adder_Subtractor_tb.v" Line 74
