        Computing arrivals and requireds.
        Initializing DRC engine.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.16-s062_1
  Generated on:           Oct 15 2024  10:03:23 am
  Module:                 ibex_top
  Technology libraries:   asap7sc7p5t_AO_LVT_SS_nldm_211120 1.0
                          asap7sc7p5t_AO_RVT_SS_nldm_211120 1.0
                          asap7sc7p5t_AO_SLVT_SS_nldm_211120 1.0
                          asap7sc7p5t_INVBUF_LVT_SS_nldm_211120 1.0
                          asap7sc7p5t_INVBUF_RVT_SS_nldm_211120 1.0
                          asap7sc7p5t_INVBUF_SLVT_SS_nldm_211120 1.0
                          asap7sc7p5t_OA_LVT_SS_nldm_211120 1.0
                          asap7sc7p5t_OA_RVT_SS_nldm_211120 1.0
                          asap7sc7p5t_OA_SLVT_SS_nldm_211120 1.0
                          asap7sc7p5t_SEQ_LVT_SS_nldm_220123 1.0
                          asap7sc7p5t_SEQ_RVT_SS_nldm_220123 1.0
                          asap7sc7p5t_SEQ_SLVT_SS_nldm_220123 1.0
                          asap7sc7p5t_SIMPLE_LVT_SS_nldm_211120 1.0
                          asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120 1.0
                          asap7sc7p5t_SIMPLE_SLVT_SS_nldm_211120 1.0
  Operating conditions:   PVT_0P63V_100C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Max_transition design rule: no violations.


Max_capacitance design rule: no violations.


Max_fanout design rule: no constraints.



