;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-40
	MOV 57, <-20
	DJN -1, @-20
	SUB @121, 106
	MOV -1, <-20
	SLT #28, @262
	SUB @121, 106
	SUB 72, @210
	SUB #127, 106
	SUB @727, 100
	ADD 130, 9
	MOV -7, <-10
	SUB #12, @40
	CMP 782, 10
	SUB #127, 106
	SUB @127, 100
	SUB #127, 106
	SLT -121, 1
	SUB #127, 106
	MOV -7, <-10
	MOV 7, <-10
	SUB @127, 100
	SUB @0, @1
	ADD #-278, <1
	SUB @0, @2
	SUB @127, 100
	SUB -7, <-420
	SLT 201, <-901
	SUB @0, @1
	CMP -7, <-420
	SUB 7, <-421
	SUB @127, <6
	SPL 0, <-2
	ADD 210, 60
	SUB #127, 106
	MOV -1, <-40
	CMP -7, <-420
	SUB #127, 406
	SUB #72, @200
	CMP -7, <-420
	SPL 0, <-2
	SPL 0, <-2
	CMP -7, <-420
	SUB #127, 106
	MOV -1, <-20
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-40
	SLT #28, @262
