Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3cac7b37d36c4707949a35879a65dd75 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_unit_behav xil_defaultlib.tb_riscv_unit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'div_i' [C:/Users/8200666/Desktop/mpsis/mpsis.srcs/sources_1/new/riscv_unit.v:18]
WARNING: [VRFC 10-5021] port 'rx_i' is not connected on this instance [C:/Users/8200666/Desktop/mpsis/mpsis.srcs/sim_1/new/tb_riscv_unit.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.sys_clk_rst_gen
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.rf_riscv
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.fulladder4
Compiling module xil_defaultlib.fulladder32
Compiling module xil_defaultlib.alu_riscv
Compiling module xil_defaultlib.riscv_core
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.sw_sb_ctrl
Compiling module xil_defaultlib.led_sb_ctrl
Compiling module xil_defaultlib.riscv_unit
Compiling module xil_defaultlib.tb_riscv_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_unit_behav
