`include "B_GTYE5_QUAD_defines.vh"

reg [`GTYE5_QUAD_DATA_SZ-1:0] ATTR [0:`GTYE5_QUAD_ADDR_N-1];
reg [`GTYE5_QUAD__A_CFG0_SZ-1:0] A_CFG0_REG = A_CFG0;
reg [`GTYE5_QUAD__A_CFG1_SZ-1:0] A_CFG1_REG = A_CFG1;
reg [`GTYE5_QUAD__A_CFG2_SZ-1:0] A_CFG2_REG = A_CFG2;
reg [`GTYE5_QUAD__A_CFG3_SZ-1:0] A_CFG3_REG = A_CFG3;
reg [`GTYE5_QUAD__A_CFG4_SZ-1:0] A_CFG4_REG = A_CFG4;
reg [`GTYE5_QUAD__A_CFG5_SZ-1:0] A_CFG5_REG = A_CFG5;
reg [`GTYE5_QUAD__CH0_ADAPT_APT_CFG_SZ-1:0] CH0_ADAPT_APT_CFG_REG = CH0_ADAPT_APT_CFG;
reg [`GTYE5_QUAD__CH0_ADAPT_CAL_CFG_SZ-1:0] CH0_ADAPT_CAL_CFG_REG = CH0_ADAPT_CAL_CFG;
reg [`GTYE5_QUAD__CH0_ADAPT_DFE_CFG_SZ-1:0] CH0_ADAPT_DFE_CFG_REG = CH0_ADAPT_DFE_CFG;
reg [`GTYE5_QUAD__CH0_ADAPT_GC_CFG0_SZ-1:0] CH0_ADAPT_GC_CFG0_REG = CH0_ADAPT_GC_CFG0;
reg [`GTYE5_QUAD__CH0_ADAPT_GC_CFG1_SZ-1:0] CH0_ADAPT_GC_CFG1_REG = CH0_ADAPT_GC_CFG1;
reg [`GTYE5_QUAD__CH0_ADAPT_GC_CFG2_SZ-1:0] CH0_ADAPT_GC_CFG2_REG = CH0_ADAPT_GC_CFG2;
reg [`GTYE5_QUAD__CH0_ADAPT_GC_CFG3_SZ-1:0] CH0_ADAPT_GC_CFG3_REG = CH0_ADAPT_GC_CFG3;
reg [`GTYE5_QUAD__CH0_ADAPT_GEN_CFG0_SZ-1:0] CH0_ADAPT_GEN_CFG0_REG = CH0_ADAPT_GEN_CFG0;
reg [`GTYE5_QUAD__CH0_ADAPT_GEN_CFG1_SZ-1:0] CH0_ADAPT_GEN_CFG1_REG = CH0_ADAPT_GEN_CFG1;
reg [`GTYE5_QUAD__CH0_ADAPT_GEN_CFG2_SZ-1:0] CH0_ADAPT_GEN_CFG2_REG = CH0_ADAPT_GEN_CFG2;
reg [`GTYE5_QUAD__CH0_ADAPT_GEN_CFG3_SZ-1:0] CH0_ADAPT_GEN_CFG3_REG = CH0_ADAPT_GEN_CFG3;
reg [`GTYE5_QUAD__CH0_ADAPT_H01_CFG_SZ-1:0] CH0_ADAPT_H01_CFG_REG = CH0_ADAPT_H01_CFG;
reg [`GTYE5_QUAD__CH0_ADAPT_H23_CFG_SZ-1:0] CH0_ADAPT_H23_CFG_REG = CH0_ADAPT_H23_CFG;
reg [`GTYE5_QUAD__CH0_ADAPT_H45_CFG_SZ-1:0] CH0_ADAPT_H45_CFG_REG = CH0_ADAPT_H45_CFG;
reg [`GTYE5_QUAD__CH0_ADAPT_H67_CFG_SZ-1:0] CH0_ADAPT_H67_CFG_REG = CH0_ADAPT_H67_CFG;
reg [`GTYE5_QUAD__CH0_ADAPT_H89_CFG_SZ-1:0] CH0_ADAPT_H89_CFG_REG = CH0_ADAPT_H89_CFG;
reg [`GTYE5_QUAD__CH0_ADAPT_HAB_CFG_SZ-1:0] CH0_ADAPT_HAB_CFG_REG = CH0_ADAPT_HAB_CFG;
reg [`GTYE5_QUAD__CH0_ADAPT_HCD_CFG_SZ-1:0] CH0_ADAPT_HCD_CFG_REG = CH0_ADAPT_HCD_CFG;
reg [`GTYE5_QUAD__CH0_ADAPT_HEF_CFG_SZ-1:0] CH0_ADAPT_HEF_CFG_REG = CH0_ADAPT_HEF_CFG;
reg [`GTYE5_QUAD__CH0_ADAPT_KH_CFG0_SZ-1:0] CH0_ADAPT_KH_CFG0_REG = CH0_ADAPT_KH_CFG0;
reg [`GTYE5_QUAD__CH0_ADAPT_KH_CFG1_SZ-1:0] CH0_ADAPT_KH_CFG1_REG = CH0_ADAPT_KH_CFG1;
reg [`GTYE5_QUAD__CH0_ADAPT_KH_CFG2_SZ-1:0] CH0_ADAPT_KH_CFG2_REG = CH0_ADAPT_KH_CFG2;
reg [`GTYE5_QUAD__CH0_ADAPT_KH_CFG3_SZ-1:0] CH0_ADAPT_KH_CFG3_REG = CH0_ADAPT_KH_CFG3;
reg [`GTYE5_QUAD__CH0_ADAPT_KH_CFG4_SZ-1:0] CH0_ADAPT_KH_CFG4_REG = CH0_ADAPT_KH_CFG4;
reg [`GTYE5_QUAD__CH0_ADAPT_KH_CFG5_SZ-1:0] CH0_ADAPT_KH_CFG5_REG = CH0_ADAPT_KH_CFG5;
reg [`GTYE5_QUAD__CH0_ADAPT_KL_CFG0_SZ-1:0] CH0_ADAPT_KL_CFG0_REG = CH0_ADAPT_KL_CFG0;
reg [`GTYE5_QUAD__CH0_ADAPT_KL_CFG1_SZ-1:0] CH0_ADAPT_KL_CFG1_REG = CH0_ADAPT_KL_CFG1;
reg [`GTYE5_QUAD__CH0_ADAPT_LCK_CFG0_SZ-1:0] CH0_ADAPT_LCK_CFG0_REG = CH0_ADAPT_LCK_CFG0;
reg [`GTYE5_QUAD__CH0_ADAPT_LCK_CFG1_SZ-1:0] CH0_ADAPT_LCK_CFG1_REG = CH0_ADAPT_LCK_CFG1;
reg [`GTYE5_QUAD__CH0_ADAPT_LCK_CFG2_SZ-1:0] CH0_ADAPT_LCK_CFG2_REG = CH0_ADAPT_LCK_CFG2;
reg [`GTYE5_QUAD__CH0_ADAPT_LCK_CFG3_SZ-1:0] CH0_ADAPT_LCK_CFG3_REG = CH0_ADAPT_LCK_CFG3;
reg [`GTYE5_QUAD__CH0_ADAPT_LOP_CFG_SZ-1:0] CH0_ADAPT_LOP_CFG_REG = CH0_ADAPT_LOP_CFG;
reg [`GTYE5_QUAD__CH0_ADAPT_OS_CFG_SZ-1:0] CH0_ADAPT_OS_CFG_REG = CH0_ADAPT_OS_CFG;
reg [`GTYE5_QUAD__CH0_CHCLK_ILO_CFG_SZ-1:0] CH0_CHCLK_ILO_CFG_REG = CH0_CHCLK_ILO_CFG;
reg [`GTYE5_QUAD__CH0_CHCLK_MISC_CFG_SZ-1:0] CH0_CHCLK_MISC_CFG_REG = CH0_CHCLK_MISC_CFG;
reg [`GTYE5_QUAD__CH0_CHCLK_RSV_CFG_SZ-1:0] CH0_CHCLK_RSV_CFG_REG = CH0_CHCLK_RSV_CFG;
reg [`GTYE5_QUAD__CH0_CHCLK_RXCAL_CFG_SZ-1:0] CH0_CHCLK_RXCAL_CFG_REG = CH0_CHCLK_RXCAL_CFG;
reg [`GTYE5_QUAD__CH0_CHCLK_RXCAL_CFG1_SZ-1:0] CH0_CHCLK_RXCAL_CFG1_REG = CH0_CHCLK_RXCAL_CFG1;
reg [`GTYE5_QUAD__CH0_CHCLK_RXCAL_CFG2_SZ-1:0] CH0_CHCLK_RXCAL_CFG2_REG = CH0_CHCLK_RXCAL_CFG2;
reg [`GTYE5_QUAD__CH0_CHCLK_RXPI_CFG_SZ-1:0] CH0_CHCLK_RXPI_CFG_REG = CH0_CHCLK_RXPI_CFG;
reg [`GTYE5_QUAD__CH0_CHCLK_TXCAL_CFG_SZ-1:0] CH0_CHCLK_TXCAL_CFG_REG = CH0_CHCLK_TXCAL_CFG;
reg [`GTYE5_QUAD__CH0_CHCLK_TXPI_CFG0_SZ-1:0] CH0_CHCLK_TXPI_CFG0_REG = CH0_CHCLK_TXPI_CFG0;
reg [`GTYE5_QUAD__CH0_CHL_RSV_CFG0_SZ-1:0] CH0_CHL_RSV_CFG0_REG = CH0_CHL_RSV_CFG0;
reg [`GTYE5_QUAD__CH0_CHL_RSV_CFG1_SZ-1:0] CH0_CHL_RSV_CFG1_REG = CH0_CHL_RSV_CFG1;
reg [`GTYE5_QUAD__CH0_CHL_RSV_CFG2_SZ-1:0] CH0_CHL_RSV_CFG2_REG = CH0_CHL_RSV_CFG2;
reg [`GTYE5_QUAD__CH0_CHL_RSV_CFG3_SZ-1:0] CH0_CHL_RSV_CFG3_REG = CH0_CHL_RSV_CFG3;
reg [`GTYE5_QUAD__CH0_CHL_RSV_CFG4_SZ-1:0] CH0_CHL_RSV_CFG4_REG = CH0_CHL_RSV_CFG4;
reg [`GTYE5_QUAD__CH0_DA_CFG_SZ-1:0] CH0_DA_CFG_REG = CH0_DA_CFG;
reg [`GTYE5_QUAD__CH0_EYESCAN_CFG0_SZ-1:0] CH0_EYESCAN_CFG0_REG = CH0_EYESCAN_CFG0;
reg [`GTYE5_QUAD__CH0_EYESCAN_CFG1_SZ-1:0] CH0_EYESCAN_CFG1_REG = CH0_EYESCAN_CFG1;
reg [`GTYE5_QUAD__CH0_EYESCAN_CFG10_SZ-1:0] CH0_EYESCAN_CFG10_REG = CH0_EYESCAN_CFG10;
reg [`GTYE5_QUAD__CH0_EYESCAN_CFG11_SZ-1:0] CH0_EYESCAN_CFG11_REG = CH0_EYESCAN_CFG11;
reg [`GTYE5_QUAD__CH0_EYESCAN_CFG12_SZ-1:0] CH0_EYESCAN_CFG12_REG = CH0_EYESCAN_CFG12;
reg [`GTYE5_QUAD__CH0_EYESCAN_CFG13_SZ-1:0] CH0_EYESCAN_CFG13_REG = CH0_EYESCAN_CFG13;
reg [`GTYE5_QUAD__CH0_EYESCAN_CFG14_SZ-1:0] CH0_EYESCAN_CFG14_REG = CH0_EYESCAN_CFG14;
reg [`GTYE5_QUAD__CH0_EYESCAN_CFG15_SZ-1:0] CH0_EYESCAN_CFG15_REG = CH0_EYESCAN_CFG15;
reg [`GTYE5_QUAD__CH0_EYESCAN_CFG16_SZ-1:0] CH0_EYESCAN_CFG16_REG = CH0_EYESCAN_CFG16;
reg [`GTYE5_QUAD__CH0_EYESCAN_CFG2_SZ-1:0] CH0_EYESCAN_CFG2_REG = CH0_EYESCAN_CFG2;
reg [`GTYE5_QUAD__CH0_EYESCAN_CFG3_SZ-1:0] CH0_EYESCAN_CFG3_REG = CH0_EYESCAN_CFG3;
reg [`GTYE5_QUAD__CH0_EYESCAN_CFG4_SZ-1:0] CH0_EYESCAN_CFG4_REG = CH0_EYESCAN_CFG4;
reg [`GTYE5_QUAD__CH0_EYESCAN_CFG5_SZ-1:0] CH0_EYESCAN_CFG5_REG = CH0_EYESCAN_CFG5;
reg [`GTYE5_QUAD__CH0_EYESCAN_CFG6_SZ-1:0] CH0_EYESCAN_CFG6_REG = CH0_EYESCAN_CFG6;
reg [`GTYE5_QUAD__CH0_EYESCAN_CFG7_SZ-1:0] CH0_EYESCAN_CFG7_REG = CH0_EYESCAN_CFG7;
reg [`GTYE5_QUAD__CH0_EYESCAN_CFG8_SZ-1:0] CH0_EYESCAN_CFG8_REG = CH0_EYESCAN_CFG8;
reg [`GTYE5_QUAD__CH0_EYESCAN_CFG9_SZ-1:0] CH0_EYESCAN_CFG9_REG = CH0_EYESCAN_CFG9;
reg [`GTYE5_QUAD__CH0_FABRIC_INTF_CFG0_SZ-1:0] CH0_FABRIC_INTF_CFG0_REG = CH0_FABRIC_INTF_CFG0;
reg [`GTYE5_QUAD__CH0_FABRIC_INTF_CFG1_SZ-1:0] CH0_FABRIC_INTF_CFG1_REG = CH0_FABRIC_INTF_CFG1;
reg [`GTYE5_QUAD__CH0_FABRIC_INTF_CFG2_SZ-1:0] CH0_FABRIC_INTF_CFG2_REG = CH0_FABRIC_INTF_CFG2;
reg [`GTYE5_QUAD__CH0_FABRIC_INTF_CFG3_SZ-1:0] CH0_FABRIC_INTF_CFG3_REG = CH0_FABRIC_INTF_CFG3;
reg [`GTYE5_QUAD__CH0_FABRIC_INTF_CFG4_SZ-1:0] CH0_FABRIC_INTF_CFG4_REG = CH0_FABRIC_INTF_CFG4;
reg [`GTYE5_QUAD__CH0_FABRIC_INTF_CFG5_SZ-1:0] CH0_FABRIC_INTF_CFG5_REG = CH0_FABRIC_INTF_CFG5;
reg CH0_INSTANTIATED_REG = CH0_INSTANTIATED;
reg [`GTYE5_QUAD__CH0_MONITOR_CFG_SZ-1:0] CH0_MONITOR_CFG_REG = CH0_MONITOR_CFG;
reg [`GTYE5_QUAD__CH0_PIPE_CTRL_CFG0_SZ-1:0] CH0_PIPE_CTRL_CFG0_REG = CH0_PIPE_CTRL_CFG0;
reg [`GTYE5_QUAD__CH0_PIPE_CTRL_CFG1_SZ-1:0] CH0_PIPE_CTRL_CFG1_REG = CH0_PIPE_CTRL_CFG1;
reg [`GTYE5_QUAD__CH0_PIPE_CTRL_CFG10_SZ-1:0] CH0_PIPE_CTRL_CFG10_REG = CH0_PIPE_CTRL_CFG10;
reg [`GTYE5_QUAD__CH0_PIPE_CTRL_CFG2_SZ-1:0] CH0_PIPE_CTRL_CFG2_REG = CH0_PIPE_CTRL_CFG2;
reg [`GTYE5_QUAD__CH0_PIPE_CTRL_CFG3_SZ-1:0] CH0_PIPE_CTRL_CFG3_REG = CH0_PIPE_CTRL_CFG3;
reg [`GTYE5_QUAD__CH0_PIPE_CTRL_CFG4_SZ-1:0] CH0_PIPE_CTRL_CFG4_REG = CH0_PIPE_CTRL_CFG4;
reg [`GTYE5_QUAD__CH0_PIPE_CTRL_CFG5_SZ-1:0] CH0_PIPE_CTRL_CFG5_REG = CH0_PIPE_CTRL_CFG5;
reg [`GTYE5_QUAD__CH0_PIPE_CTRL_CFG6_SZ-1:0] CH0_PIPE_CTRL_CFG6_REG = CH0_PIPE_CTRL_CFG6;
reg [`GTYE5_QUAD__CH0_PIPE_CTRL_CFG7_SZ-1:0] CH0_PIPE_CTRL_CFG7_REG = CH0_PIPE_CTRL_CFG7;
reg [`GTYE5_QUAD__CH0_PIPE_CTRL_CFG8_SZ-1:0] CH0_PIPE_CTRL_CFG8_REG = CH0_PIPE_CTRL_CFG8;
reg [`GTYE5_QUAD__CH0_PIPE_CTRL_CFG9_SZ-1:0] CH0_PIPE_CTRL_CFG9_REG = CH0_PIPE_CTRL_CFG9;
reg [`GTYE5_QUAD__CH0_PIPE_TX_EQ_CFG0_SZ-1:0] CH0_PIPE_TX_EQ_CFG0_REG = CH0_PIPE_TX_EQ_CFG0;
reg [`GTYE5_QUAD__CH0_PIPE_TX_EQ_CFG1_SZ-1:0] CH0_PIPE_TX_EQ_CFG1_REG = CH0_PIPE_TX_EQ_CFG1;
reg [`GTYE5_QUAD__CH0_PIPE_TX_EQ_CFG2_SZ-1:0] CH0_PIPE_TX_EQ_CFG2_REG = CH0_PIPE_TX_EQ_CFG2;
reg [`GTYE5_QUAD__CH0_PIPE_TX_EQ_CFG3_SZ-1:0] CH0_PIPE_TX_EQ_CFG3_REG = CH0_PIPE_TX_EQ_CFG3;
reg [`GTYE5_QUAD__CH0_RESET_BYP_HDSHK_CFG_SZ-1:0] CH0_RESET_BYP_HDSHK_CFG_REG = CH0_RESET_BYP_HDSHK_CFG;
reg [`GTYE5_QUAD__CH0_RESET_CFG_SZ-1:0] CH0_RESET_CFG_REG = CH0_RESET_CFG;
reg [`GTYE5_QUAD__CH0_RESET_LOOPER_ID_CFG_SZ-1:0] CH0_RESET_LOOPER_ID_CFG_REG = CH0_RESET_LOOPER_ID_CFG;
reg [`GTYE5_QUAD__CH0_RESET_LOOP_ID_CFG0_SZ-1:0] CH0_RESET_LOOP_ID_CFG0_REG = CH0_RESET_LOOP_ID_CFG0;
reg [`GTYE5_QUAD__CH0_RESET_LOOP_ID_CFG1_SZ-1:0] CH0_RESET_LOOP_ID_CFG1_REG = CH0_RESET_LOOP_ID_CFG1;
reg [`GTYE5_QUAD__CH0_RESET_LOOP_ID_CFG2_SZ-1:0] CH0_RESET_LOOP_ID_CFG2_REG = CH0_RESET_LOOP_ID_CFG2;
reg [`GTYE5_QUAD__CH0_RESET_TIME_CFG0_SZ-1:0] CH0_RESET_TIME_CFG0_REG = CH0_RESET_TIME_CFG0;
reg [`GTYE5_QUAD__CH0_RESET_TIME_CFG1_SZ-1:0] CH0_RESET_TIME_CFG1_REG = CH0_RESET_TIME_CFG1;
reg [`GTYE5_QUAD__CH0_RESET_TIME_CFG2_SZ-1:0] CH0_RESET_TIME_CFG2_REG = CH0_RESET_TIME_CFG2;
reg [`GTYE5_QUAD__CH0_RESET_TIME_CFG3_SZ-1:0] CH0_RESET_TIME_CFG3_REG = CH0_RESET_TIME_CFG3;
real CH0_RXOUTCLK_FREQ_REG = CH0_RXOUTCLK_FREQ;
real CH0_RXOUTCLK_REF_FREQ_REG = CH0_RXOUTCLK_REF_FREQ;
reg [`GTYE5_QUAD__CH0_RXOUTCLK_REF_SOURCE_SZ:1] CH0_RXOUTCLK_REF_SOURCE_REG = CH0_RXOUTCLK_REF_SOURCE;
reg [`GTYE5_QUAD__CH0_RX_CDR_CFG0_SZ-1:0] CH0_RX_CDR_CFG0_REG = CH0_RX_CDR_CFG0;
reg [`GTYE5_QUAD__CH0_RX_CDR_CFG1_SZ-1:0] CH0_RX_CDR_CFG1_REG = CH0_RX_CDR_CFG1;
reg [`GTYE5_QUAD__CH0_RX_CDR_CFG2_SZ-1:0] CH0_RX_CDR_CFG2_REG = CH0_RX_CDR_CFG2;
reg [`GTYE5_QUAD__CH0_RX_CDR_CFG3_SZ-1:0] CH0_RX_CDR_CFG3_REG = CH0_RX_CDR_CFG3;
reg [`GTYE5_QUAD__CH0_RX_CDR_CFG4_SZ-1:0] CH0_RX_CDR_CFG4_REG = CH0_RX_CDR_CFG4;
reg [`GTYE5_QUAD__CH0_RX_CRC_CFG0_SZ-1:0] CH0_RX_CRC_CFG0_REG = CH0_RX_CRC_CFG0;
reg [`GTYE5_QUAD__CH0_RX_CRC_CFG1_SZ-1:0] CH0_RX_CRC_CFG1_REG = CH0_RX_CRC_CFG1;
reg [`GTYE5_QUAD__CH0_RX_CRC_CFG2_SZ-1:0] CH0_RX_CRC_CFG2_REG = CH0_RX_CRC_CFG2;
reg [`GTYE5_QUAD__CH0_RX_CRC_CFG3_SZ-1:0] CH0_RX_CRC_CFG3_REG = CH0_RX_CRC_CFG3;
reg [`GTYE5_QUAD__CH0_RX_CTLE_CFG0_SZ-1:0] CH0_RX_CTLE_CFG0_REG = CH0_RX_CTLE_CFG0;
reg [`GTYE5_QUAD__CH0_RX_CTLE_CFG1_SZ-1:0] CH0_RX_CTLE_CFG1_REG = CH0_RX_CTLE_CFG1;
reg [`GTYE5_QUAD__CH0_RX_DACI2V_CFG0_SZ-1:0] CH0_RX_DACI2V_CFG0_REG = CH0_RX_DACI2V_CFG0;
real CH0_RX_DATA_RATE_REG = CH0_RX_DATA_RATE;
reg [`GTYE5_QUAD__CH0_RX_DFE_CFG0_SZ-1:0] CH0_RX_DFE_CFG0_REG = CH0_RX_DFE_CFG0;
reg [`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG0_SZ-1:0] CH0_RX_ELASTIC_BUF_CFG0_REG = CH0_RX_ELASTIC_BUF_CFG0;
reg [`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG1_SZ-1:0] CH0_RX_ELASTIC_BUF_CFG1_REG = CH0_RX_ELASTIC_BUF_CFG1;
reg [`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG2_SZ-1:0] CH0_RX_ELASTIC_BUF_CFG2_REG = CH0_RX_ELASTIC_BUF_CFG2;
reg [`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG3_SZ-1:0] CH0_RX_ELASTIC_BUF_CFG3_REG = CH0_RX_ELASTIC_BUF_CFG3;
reg [`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG4_SZ-1:0] CH0_RX_ELASTIC_BUF_CFG4_REG = CH0_RX_ELASTIC_BUF_CFG4;
reg [`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG5_SZ-1:0] CH0_RX_ELASTIC_BUF_CFG5_REG = CH0_RX_ELASTIC_BUF_CFG5;
reg [`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG6_SZ-1:0] CH0_RX_ELASTIC_BUF_CFG6_REG = CH0_RX_ELASTIC_BUF_CFG6;
reg [`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG7_SZ-1:0] CH0_RX_ELASTIC_BUF_CFG7_REG = CH0_RX_ELASTIC_BUF_CFG7;
reg [`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG8_SZ-1:0] CH0_RX_ELASTIC_BUF_CFG8_REG = CH0_RX_ELASTIC_BUF_CFG8;
reg [`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG9_SZ-1:0] CH0_RX_ELASTIC_BUF_CFG9_REG = CH0_RX_ELASTIC_BUF_CFG9;
reg [`GTYE5_QUAD__CH0_RX_MISC_CFG0_SZ-1:0] CH0_RX_MISC_CFG0_REG = CH0_RX_MISC_CFG0;
reg [`GTYE5_QUAD__CH0_RX_OOB_CFG0_SZ-1:0] CH0_RX_OOB_CFG0_REG = CH0_RX_OOB_CFG0;
reg [`GTYE5_QUAD__CH0_RX_OOB_CFG1_SZ-1:0] CH0_RX_OOB_CFG1_REG = CH0_RX_OOB_CFG1;
reg [`GTYE5_QUAD__CH0_RX_PAD_CFG0_SZ-1:0] CH0_RX_PAD_CFG0_REG = CH0_RX_PAD_CFG0;
reg [`GTYE5_QUAD__CH0_RX_PAD_CFG1_SZ-1:0] CH0_RX_PAD_CFG1_REG = CH0_RX_PAD_CFG1;
reg [`GTYE5_QUAD__CH0_RX_PCS_CFG0_SZ-1:0] CH0_RX_PCS_CFG0_REG = CH0_RX_PCS_CFG0;
reg [`GTYE5_QUAD__CH0_RX_PCS_CFG1_SZ-1:0] CH0_RX_PCS_CFG1_REG = CH0_RX_PCS_CFG1;
reg [`GTYE5_QUAD__CH0_RX_PCS_CFG2_SZ-1:0] CH0_RX_PCS_CFG2_REG = CH0_RX_PCS_CFG2;
reg [`GTYE5_QUAD__CH0_RX_PCS_CFG3_SZ-1:0] CH0_RX_PCS_CFG3_REG = CH0_RX_PCS_CFG3;
reg [`GTYE5_QUAD__CH0_RX_PCS_CFG4_SZ-1:0] CH0_RX_PCS_CFG4_REG = CH0_RX_PCS_CFG4;
reg [`GTYE5_QUAD__CH0_RX_PHALIGN_CFG0_SZ-1:0] CH0_RX_PHALIGN_CFG0_REG = CH0_RX_PHALIGN_CFG0;
reg [`GTYE5_QUAD__CH0_RX_PHALIGN_CFG1_SZ-1:0] CH0_RX_PHALIGN_CFG1_REG = CH0_RX_PHALIGN_CFG1;
reg [`GTYE5_QUAD__CH0_RX_PHALIGN_CFG2_SZ-1:0] CH0_RX_PHALIGN_CFG2_REG = CH0_RX_PHALIGN_CFG2;
reg [`GTYE5_QUAD__CH0_RX_PHALIGN_CFG3_SZ-1:0] CH0_RX_PHALIGN_CFG3_REG = CH0_RX_PHALIGN_CFG3;
reg [`GTYE5_QUAD__CH0_RX_PHALIGN_CFG4_SZ-1:0] CH0_RX_PHALIGN_CFG4_REG = CH0_RX_PHALIGN_CFG4;
reg [`GTYE5_QUAD__CH0_RX_PHALIGN_CFG5_SZ-1:0] CH0_RX_PHALIGN_CFG5_REG = CH0_RX_PHALIGN_CFG5;
reg [`GTYE5_QUAD__CH0_SIM_MODE_SZ:1] CH0_SIM_MODE_REG = CH0_SIM_MODE;
reg [`GTYE5_QUAD__CH0_SIM_RECEIVER_DETECT_PASS_SZ:1] CH0_SIM_RECEIVER_DETECT_PASS_REG = CH0_SIM_RECEIVER_DETECT_PASS;
reg [`GTYE5_QUAD__CH0_SIM_RESET_SPEEDUP_SZ:1] CH0_SIM_RESET_SPEEDUP_REG = CH0_SIM_RESET_SPEEDUP;
reg [`GTYE5_QUAD__CH0_SIM_TX_EIDLE_DRIVE_LEVEL_SZ:1] CH0_SIM_TX_EIDLE_DRIVE_LEVEL_REG = CH0_SIM_TX_EIDLE_DRIVE_LEVEL;
real CH0_TXOUTCLK_FREQ_REG = CH0_TXOUTCLK_FREQ;
real CH0_TXOUTCLK_REF_FREQ_REG = CH0_TXOUTCLK_REF_FREQ;
reg [`GTYE5_QUAD__CH0_TXOUTCLK_REF_SOURCE_SZ:1] CH0_TXOUTCLK_REF_SOURCE_REG = CH0_TXOUTCLK_REF_SOURCE;
reg [`GTYE5_QUAD__CH0_TX_10G_CFG0_SZ-1:0] CH0_TX_10G_CFG0_REG = CH0_TX_10G_CFG0;
reg [`GTYE5_QUAD__CH0_TX_10G_CFG1_SZ-1:0] CH0_TX_10G_CFG1_REG = CH0_TX_10G_CFG1;
reg [`GTYE5_QUAD__CH0_TX_10G_CFG2_SZ-1:0] CH0_TX_10G_CFG2_REG = CH0_TX_10G_CFG2;
reg [`GTYE5_QUAD__CH0_TX_10G_CFG3_SZ-1:0] CH0_TX_10G_CFG3_REG = CH0_TX_10G_CFG3;
reg [`GTYE5_QUAD__CH0_TX_ANA_CFG0_SZ-1:0] CH0_TX_ANA_CFG0_REG = CH0_TX_ANA_CFG0;
reg [`GTYE5_QUAD__CH0_TX_CRC_CFG0_SZ-1:0] CH0_TX_CRC_CFG0_REG = CH0_TX_CRC_CFG0;
reg [`GTYE5_QUAD__CH0_TX_CRC_CFG1_SZ-1:0] CH0_TX_CRC_CFG1_REG = CH0_TX_CRC_CFG1;
reg [`GTYE5_QUAD__CH0_TX_CRC_CFG2_SZ-1:0] CH0_TX_CRC_CFG2_REG = CH0_TX_CRC_CFG2;
reg [`GTYE5_QUAD__CH0_TX_CRC_CFG3_SZ-1:0] CH0_TX_CRC_CFG3_REG = CH0_TX_CRC_CFG3;
real CH0_TX_DATA_RATE_REG = CH0_TX_DATA_RATE;
reg [`GTYE5_QUAD__CH0_TX_DRV_CFG0_SZ-1:0] CH0_TX_DRV_CFG0_REG = CH0_TX_DRV_CFG0;
reg [`GTYE5_QUAD__CH0_TX_DRV_CFG1_SZ-1:0] CH0_TX_DRV_CFG1_REG = CH0_TX_DRV_CFG1;
reg [`GTYE5_QUAD__CH0_TX_PCS_CFG0_SZ-1:0] CH0_TX_PCS_CFG0_REG = CH0_TX_PCS_CFG0;
reg [`GTYE5_QUAD__CH0_TX_PCS_CFG1_SZ-1:0] CH0_TX_PCS_CFG1_REG = CH0_TX_PCS_CFG1;
reg [`GTYE5_QUAD__CH0_TX_PCS_CFG2_SZ-1:0] CH0_TX_PCS_CFG2_REG = CH0_TX_PCS_CFG2;
reg [`GTYE5_QUAD__CH0_TX_PCS_CFG3_SZ-1:0] CH0_TX_PCS_CFG3_REG = CH0_TX_PCS_CFG3;
reg [`GTYE5_QUAD__CH0_TX_PHALIGN_CFG0_SZ-1:0] CH0_TX_PHALIGN_CFG0_REG = CH0_TX_PHALIGN_CFG0;
reg [`GTYE5_QUAD__CH0_TX_PHALIGN_CFG1_SZ-1:0] CH0_TX_PHALIGN_CFG1_REG = CH0_TX_PHALIGN_CFG1;
reg [`GTYE5_QUAD__CH0_TX_PHALIGN_CFG2_SZ-1:0] CH0_TX_PHALIGN_CFG2_REG = CH0_TX_PHALIGN_CFG2;
reg [`GTYE5_QUAD__CH0_TX_PHALIGN_CFG3_SZ-1:0] CH0_TX_PHALIGN_CFG3_REG = CH0_TX_PHALIGN_CFG3;
reg [`GTYE5_QUAD__CH0_TX_PHALIGN_CFG4_SZ-1:0] CH0_TX_PHALIGN_CFG4_REG = CH0_TX_PHALIGN_CFG4;
reg [`GTYE5_QUAD__CH0_TX_PHALIGN_CFG5_SZ-1:0] CH0_TX_PHALIGN_CFG5_REG = CH0_TX_PHALIGN_CFG5;
reg [`GTYE5_QUAD__CH0_TX_PIPPM_CFG_SZ-1:0] CH0_TX_PIPPM_CFG_REG = CH0_TX_PIPPM_CFG;
reg [`GTYE5_QUAD__CH0_TX_SER_CFG0_SZ-1:0] CH0_TX_SER_CFG0_REG = CH0_TX_SER_CFG0;
reg [`GTYE5_QUAD__CH1_ADAPT_APT_CFG_SZ-1:0] CH1_ADAPT_APT_CFG_REG = CH1_ADAPT_APT_CFG;
reg [`GTYE5_QUAD__CH1_ADAPT_CAL_CFG_SZ-1:0] CH1_ADAPT_CAL_CFG_REG = CH1_ADAPT_CAL_CFG;
reg [`GTYE5_QUAD__CH1_ADAPT_DFE_CFG_SZ-1:0] CH1_ADAPT_DFE_CFG_REG = CH1_ADAPT_DFE_CFG;
reg [`GTYE5_QUAD__CH1_ADAPT_GC_CFG0_SZ-1:0] CH1_ADAPT_GC_CFG0_REG = CH1_ADAPT_GC_CFG0;
reg [`GTYE5_QUAD__CH1_ADAPT_GC_CFG1_SZ-1:0] CH1_ADAPT_GC_CFG1_REG = CH1_ADAPT_GC_CFG1;
reg [`GTYE5_QUAD__CH1_ADAPT_GC_CFG2_SZ-1:0] CH1_ADAPT_GC_CFG2_REG = CH1_ADAPT_GC_CFG2;
reg [`GTYE5_QUAD__CH1_ADAPT_GC_CFG3_SZ-1:0] CH1_ADAPT_GC_CFG3_REG = CH1_ADAPT_GC_CFG3;
reg [`GTYE5_QUAD__CH1_ADAPT_GEN_CFG0_SZ-1:0] CH1_ADAPT_GEN_CFG0_REG = CH1_ADAPT_GEN_CFG0;
reg [`GTYE5_QUAD__CH1_ADAPT_GEN_CFG1_SZ-1:0] CH1_ADAPT_GEN_CFG1_REG = CH1_ADAPT_GEN_CFG1;
reg [`GTYE5_QUAD__CH1_ADAPT_GEN_CFG2_SZ-1:0] CH1_ADAPT_GEN_CFG2_REG = CH1_ADAPT_GEN_CFG2;
reg [`GTYE5_QUAD__CH1_ADAPT_GEN_CFG3_SZ-1:0] CH1_ADAPT_GEN_CFG3_REG = CH1_ADAPT_GEN_CFG3;
reg [`GTYE5_QUAD__CH1_ADAPT_H01_CFG_SZ-1:0] CH1_ADAPT_H01_CFG_REG = CH1_ADAPT_H01_CFG;
reg [`GTYE5_QUAD__CH1_ADAPT_H23_CFG_SZ-1:0] CH1_ADAPT_H23_CFG_REG = CH1_ADAPT_H23_CFG;
reg [`GTYE5_QUAD__CH1_ADAPT_H45_CFG_SZ-1:0] CH1_ADAPT_H45_CFG_REG = CH1_ADAPT_H45_CFG;
reg [`GTYE5_QUAD__CH1_ADAPT_H67_CFG_SZ-1:0] CH1_ADAPT_H67_CFG_REG = CH1_ADAPT_H67_CFG;
reg [`GTYE5_QUAD__CH1_ADAPT_H89_CFG_SZ-1:0] CH1_ADAPT_H89_CFG_REG = CH1_ADAPT_H89_CFG;
reg [`GTYE5_QUAD__CH1_ADAPT_HAB_CFG_SZ-1:0] CH1_ADAPT_HAB_CFG_REG = CH1_ADAPT_HAB_CFG;
reg [`GTYE5_QUAD__CH1_ADAPT_HCD_CFG_SZ-1:0] CH1_ADAPT_HCD_CFG_REG = CH1_ADAPT_HCD_CFG;
reg [`GTYE5_QUAD__CH1_ADAPT_HEF_CFG_SZ-1:0] CH1_ADAPT_HEF_CFG_REG = CH1_ADAPT_HEF_CFG;
reg [`GTYE5_QUAD__CH1_ADAPT_KH_CFG0_SZ-1:0] CH1_ADAPT_KH_CFG0_REG = CH1_ADAPT_KH_CFG0;
reg [`GTYE5_QUAD__CH1_ADAPT_KH_CFG1_SZ-1:0] CH1_ADAPT_KH_CFG1_REG = CH1_ADAPT_KH_CFG1;
reg [`GTYE5_QUAD__CH1_ADAPT_KH_CFG2_SZ-1:0] CH1_ADAPT_KH_CFG2_REG = CH1_ADAPT_KH_CFG2;
reg [`GTYE5_QUAD__CH1_ADAPT_KH_CFG3_SZ-1:0] CH1_ADAPT_KH_CFG3_REG = CH1_ADAPT_KH_CFG3;
reg [`GTYE5_QUAD__CH1_ADAPT_KH_CFG4_SZ-1:0] CH1_ADAPT_KH_CFG4_REG = CH1_ADAPT_KH_CFG4;
reg [`GTYE5_QUAD__CH1_ADAPT_KH_CFG5_SZ-1:0] CH1_ADAPT_KH_CFG5_REG = CH1_ADAPT_KH_CFG5;
reg [`GTYE5_QUAD__CH1_ADAPT_KL_CFG0_SZ-1:0] CH1_ADAPT_KL_CFG0_REG = CH1_ADAPT_KL_CFG0;
reg [`GTYE5_QUAD__CH1_ADAPT_KL_CFG1_SZ-1:0] CH1_ADAPT_KL_CFG1_REG = CH1_ADAPT_KL_CFG1;
reg [`GTYE5_QUAD__CH1_ADAPT_LCK_CFG0_SZ-1:0] CH1_ADAPT_LCK_CFG0_REG = CH1_ADAPT_LCK_CFG0;
reg [`GTYE5_QUAD__CH1_ADAPT_LCK_CFG1_SZ-1:0] CH1_ADAPT_LCK_CFG1_REG = CH1_ADAPT_LCK_CFG1;
reg [`GTYE5_QUAD__CH1_ADAPT_LCK_CFG2_SZ-1:0] CH1_ADAPT_LCK_CFG2_REG = CH1_ADAPT_LCK_CFG2;
reg [`GTYE5_QUAD__CH1_ADAPT_LCK_CFG3_SZ-1:0] CH1_ADAPT_LCK_CFG3_REG = CH1_ADAPT_LCK_CFG3;
reg [`GTYE5_QUAD__CH1_ADAPT_LOP_CFG_SZ-1:0] CH1_ADAPT_LOP_CFG_REG = CH1_ADAPT_LOP_CFG;
reg [`GTYE5_QUAD__CH1_ADAPT_OS_CFG_SZ-1:0] CH1_ADAPT_OS_CFG_REG = CH1_ADAPT_OS_CFG;
reg [`GTYE5_QUAD__CH1_CHCLK_ILO_CFG_SZ-1:0] CH1_CHCLK_ILO_CFG_REG = CH1_CHCLK_ILO_CFG;
reg [`GTYE5_QUAD__CH1_CHCLK_MISC_CFG_SZ-1:0] CH1_CHCLK_MISC_CFG_REG = CH1_CHCLK_MISC_CFG;
reg [`GTYE5_QUAD__CH1_CHCLK_RSV_CFG_SZ-1:0] CH1_CHCLK_RSV_CFG_REG = CH1_CHCLK_RSV_CFG;
reg [`GTYE5_QUAD__CH1_CHCLK_RXCAL_CFG_SZ-1:0] CH1_CHCLK_RXCAL_CFG_REG = CH1_CHCLK_RXCAL_CFG;
reg [`GTYE5_QUAD__CH1_CHCLK_RXCAL_CFG1_SZ-1:0] CH1_CHCLK_RXCAL_CFG1_REG = CH1_CHCLK_RXCAL_CFG1;
reg [`GTYE5_QUAD__CH1_CHCLK_RXCAL_CFG2_SZ-1:0] CH1_CHCLK_RXCAL_CFG2_REG = CH1_CHCLK_RXCAL_CFG2;
reg [`GTYE5_QUAD__CH1_CHCLK_RXPI_CFG_SZ-1:0] CH1_CHCLK_RXPI_CFG_REG = CH1_CHCLK_RXPI_CFG;
reg [`GTYE5_QUAD__CH1_CHCLK_TXCAL_CFG_SZ-1:0] CH1_CHCLK_TXCAL_CFG_REG = CH1_CHCLK_TXCAL_CFG;
reg [`GTYE5_QUAD__CH1_CHCLK_TXPI_CFG0_SZ-1:0] CH1_CHCLK_TXPI_CFG0_REG = CH1_CHCLK_TXPI_CFG0;
reg [`GTYE5_QUAD__CH1_CHL_RSV_CFG0_SZ-1:0] CH1_CHL_RSV_CFG0_REG = CH1_CHL_RSV_CFG0;
reg [`GTYE5_QUAD__CH1_CHL_RSV_CFG1_SZ-1:0] CH1_CHL_RSV_CFG1_REG = CH1_CHL_RSV_CFG1;
reg [`GTYE5_QUAD__CH1_CHL_RSV_CFG2_SZ-1:0] CH1_CHL_RSV_CFG2_REG = CH1_CHL_RSV_CFG2;
reg [`GTYE5_QUAD__CH1_CHL_RSV_CFG3_SZ-1:0] CH1_CHL_RSV_CFG3_REG = CH1_CHL_RSV_CFG3;
reg [`GTYE5_QUAD__CH1_CHL_RSV_CFG4_SZ-1:0] CH1_CHL_RSV_CFG4_REG = CH1_CHL_RSV_CFG4;
reg [`GTYE5_QUAD__CH1_DA_CFG_SZ-1:0] CH1_DA_CFG_REG = CH1_DA_CFG;
reg [`GTYE5_QUAD__CH1_EYESCAN_CFG0_SZ-1:0] CH1_EYESCAN_CFG0_REG = CH1_EYESCAN_CFG0;
reg [`GTYE5_QUAD__CH1_EYESCAN_CFG1_SZ-1:0] CH1_EYESCAN_CFG1_REG = CH1_EYESCAN_CFG1;
reg [`GTYE5_QUAD__CH1_EYESCAN_CFG10_SZ-1:0] CH1_EYESCAN_CFG10_REG = CH1_EYESCAN_CFG10;
reg [`GTYE5_QUAD__CH1_EYESCAN_CFG11_SZ-1:0] CH1_EYESCAN_CFG11_REG = CH1_EYESCAN_CFG11;
reg [`GTYE5_QUAD__CH1_EYESCAN_CFG12_SZ-1:0] CH1_EYESCAN_CFG12_REG = CH1_EYESCAN_CFG12;
reg [`GTYE5_QUAD__CH1_EYESCAN_CFG13_SZ-1:0] CH1_EYESCAN_CFG13_REG = CH1_EYESCAN_CFG13;
reg [`GTYE5_QUAD__CH1_EYESCAN_CFG14_SZ-1:0] CH1_EYESCAN_CFG14_REG = CH1_EYESCAN_CFG14;
reg [`GTYE5_QUAD__CH1_EYESCAN_CFG15_SZ-1:0] CH1_EYESCAN_CFG15_REG = CH1_EYESCAN_CFG15;
reg [`GTYE5_QUAD__CH1_EYESCAN_CFG16_SZ-1:0] CH1_EYESCAN_CFG16_REG = CH1_EYESCAN_CFG16;
reg [`GTYE5_QUAD__CH1_EYESCAN_CFG2_SZ-1:0] CH1_EYESCAN_CFG2_REG = CH1_EYESCAN_CFG2;
reg [`GTYE5_QUAD__CH1_EYESCAN_CFG3_SZ-1:0] CH1_EYESCAN_CFG3_REG = CH1_EYESCAN_CFG3;
reg [`GTYE5_QUAD__CH1_EYESCAN_CFG4_SZ-1:0] CH1_EYESCAN_CFG4_REG = CH1_EYESCAN_CFG4;
reg [`GTYE5_QUAD__CH1_EYESCAN_CFG5_SZ-1:0] CH1_EYESCAN_CFG5_REG = CH1_EYESCAN_CFG5;
reg [`GTYE5_QUAD__CH1_EYESCAN_CFG6_SZ-1:0] CH1_EYESCAN_CFG6_REG = CH1_EYESCAN_CFG6;
reg [`GTYE5_QUAD__CH1_EYESCAN_CFG7_SZ-1:0] CH1_EYESCAN_CFG7_REG = CH1_EYESCAN_CFG7;
reg [`GTYE5_QUAD__CH1_EYESCAN_CFG8_SZ-1:0] CH1_EYESCAN_CFG8_REG = CH1_EYESCAN_CFG8;
reg [`GTYE5_QUAD__CH1_EYESCAN_CFG9_SZ-1:0] CH1_EYESCAN_CFG9_REG = CH1_EYESCAN_CFG9;
reg [`GTYE5_QUAD__CH1_FABRIC_INTF_CFG0_SZ-1:0] CH1_FABRIC_INTF_CFG0_REG = CH1_FABRIC_INTF_CFG0;
reg [`GTYE5_QUAD__CH1_FABRIC_INTF_CFG1_SZ-1:0] CH1_FABRIC_INTF_CFG1_REG = CH1_FABRIC_INTF_CFG1;
reg [`GTYE5_QUAD__CH1_FABRIC_INTF_CFG2_SZ-1:0] CH1_FABRIC_INTF_CFG2_REG = CH1_FABRIC_INTF_CFG2;
reg [`GTYE5_QUAD__CH1_FABRIC_INTF_CFG3_SZ-1:0] CH1_FABRIC_INTF_CFG3_REG = CH1_FABRIC_INTF_CFG3;
reg [`GTYE5_QUAD__CH1_FABRIC_INTF_CFG4_SZ-1:0] CH1_FABRIC_INTF_CFG4_REG = CH1_FABRIC_INTF_CFG4;
reg [`GTYE5_QUAD__CH1_FABRIC_INTF_CFG5_SZ-1:0] CH1_FABRIC_INTF_CFG5_REG = CH1_FABRIC_INTF_CFG5;
reg CH1_INSTANTIATED_REG = CH1_INSTANTIATED;
reg [`GTYE5_QUAD__CH1_MONITOR_CFG_SZ-1:0] CH1_MONITOR_CFG_REG = CH1_MONITOR_CFG;
reg [`GTYE5_QUAD__CH1_PIPE_CTRL_CFG0_SZ-1:0] CH1_PIPE_CTRL_CFG0_REG = CH1_PIPE_CTRL_CFG0;
reg [`GTYE5_QUAD__CH1_PIPE_CTRL_CFG1_SZ-1:0] CH1_PIPE_CTRL_CFG1_REG = CH1_PIPE_CTRL_CFG1;
reg [`GTYE5_QUAD__CH1_PIPE_CTRL_CFG10_SZ-1:0] CH1_PIPE_CTRL_CFG10_REG = CH1_PIPE_CTRL_CFG10;
reg [`GTYE5_QUAD__CH1_PIPE_CTRL_CFG2_SZ-1:0] CH1_PIPE_CTRL_CFG2_REG = CH1_PIPE_CTRL_CFG2;
reg [`GTYE5_QUAD__CH1_PIPE_CTRL_CFG3_SZ-1:0] CH1_PIPE_CTRL_CFG3_REG = CH1_PIPE_CTRL_CFG3;
reg [`GTYE5_QUAD__CH1_PIPE_CTRL_CFG4_SZ-1:0] CH1_PIPE_CTRL_CFG4_REG = CH1_PIPE_CTRL_CFG4;
reg [`GTYE5_QUAD__CH1_PIPE_CTRL_CFG5_SZ-1:0] CH1_PIPE_CTRL_CFG5_REG = CH1_PIPE_CTRL_CFG5;
reg [`GTYE5_QUAD__CH1_PIPE_CTRL_CFG6_SZ-1:0] CH1_PIPE_CTRL_CFG6_REG = CH1_PIPE_CTRL_CFG6;
reg [`GTYE5_QUAD__CH1_PIPE_CTRL_CFG7_SZ-1:0] CH1_PIPE_CTRL_CFG7_REG = CH1_PIPE_CTRL_CFG7;
reg [`GTYE5_QUAD__CH1_PIPE_CTRL_CFG8_SZ-1:0] CH1_PIPE_CTRL_CFG8_REG = CH1_PIPE_CTRL_CFG8;
reg [`GTYE5_QUAD__CH1_PIPE_CTRL_CFG9_SZ-1:0] CH1_PIPE_CTRL_CFG9_REG = CH1_PIPE_CTRL_CFG9;
reg [`GTYE5_QUAD__CH1_PIPE_TX_EQ_CFG0_SZ-1:0] CH1_PIPE_TX_EQ_CFG0_REG = CH1_PIPE_TX_EQ_CFG0;
reg [`GTYE5_QUAD__CH1_PIPE_TX_EQ_CFG1_SZ-1:0] CH1_PIPE_TX_EQ_CFG1_REG = CH1_PIPE_TX_EQ_CFG1;
reg [`GTYE5_QUAD__CH1_PIPE_TX_EQ_CFG2_SZ-1:0] CH1_PIPE_TX_EQ_CFG2_REG = CH1_PIPE_TX_EQ_CFG2;
reg [`GTYE5_QUAD__CH1_PIPE_TX_EQ_CFG3_SZ-1:0] CH1_PIPE_TX_EQ_CFG3_REG = CH1_PIPE_TX_EQ_CFG3;
reg [`GTYE5_QUAD__CH1_RESET_BYP_HDSHK_CFG_SZ-1:0] CH1_RESET_BYP_HDSHK_CFG_REG = CH1_RESET_BYP_HDSHK_CFG;
reg [`GTYE5_QUAD__CH1_RESET_CFG_SZ-1:0] CH1_RESET_CFG_REG = CH1_RESET_CFG;
reg [`GTYE5_QUAD__CH1_RESET_LOOPER_ID_CFG_SZ-1:0] CH1_RESET_LOOPER_ID_CFG_REG = CH1_RESET_LOOPER_ID_CFG;
reg [`GTYE5_QUAD__CH1_RESET_LOOP_ID_CFG0_SZ-1:0] CH1_RESET_LOOP_ID_CFG0_REG = CH1_RESET_LOOP_ID_CFG0;
reg [`GTYE5_QUAD__CH1_RESET_LOOP_ID_CFG1_SZ-1:0] CH1_RESET_LOOP_ID_CFG1_REG = CH1_RESET_LOOP_ID_CFG1;
reg [`GTYE5_QUAD__CH1_RESET_LOOP_ID_CFG2_SZ-1:0] CH1_RESET_LOOP_ID_CFG2_REG = CH1_RESET_LOOP_ID_CFG2;
reg [`GTYE5_QUAD__CH1_RESET_TIME_CFG0_SZ-1:0] CH1_RESET_TIME_CFG0_REG = CH1_RESET_TIME_CFG0;
reg [`GTYE5_QUAD__CH1_RESET_TIME_CFG1_SZ-1:0] CH1_RESET_TIME_CFG1_REG = CH1_RESET_TIME_CFG1;
reg [`GTYE5_QUAD__CH1_RESET_TIME_CFG2_SZ-1:0] CH1_RESET_TIME_CFG2_REG = CH1_RESET_TIME_CFG2;
reg [`GTYE5_QUAD__CH1_RESET_TIME_CFG3_SZ-1:0] CH1_RESET_TIME_CFG3_REG = CH1_RESET_TIME_CFG3;
real CH1_RXOUTCLK_FREQ_REG = CH1_RXOUTCLK_FREQ;
real CH1_RXOUTCLK_REF_FREQ_REG = CH1_RXOUTCLK_REF_FREQ;
reg [`GTYE5_QUAD__CH1_RXOUTCLK_REF_SOURCE_SZ:1] CH1_RXOUTCLK_REF_SOURCE_REG = CH1_RXOUTCLK_REF_SOURCE;
reg [`GTYE5_QUAD__CH1_RX_CDR_CFG0_SZ-1:0] CH1_RX_CDR_CFG0_REG = CH1_RX_CDR_CFG0;
reg [`GTYE5_QUAD__CH1_RX_CDR_CFG1_SZ-1:0] CH1_RX_CDR_CFG1_REG = CH1_RX_CDR_CFG1;
reg [`GTYE5_QUAD__CH1_RX_CDR_CFG2_SZ-1:0] CH1_RX_CDR_CFG2_REG = CH1_RX_CDR_CFG2;
reg [`GTYE5_QUAD__CH1_RX_CDR_CFG3_SZ-1:0] CH1_RX_CDR_CFG3_REG = CH1_RX_CDR_CFG3;
reg [`GTYE5_QUAD__CH1_RX_CDR_CFG4_SZ-1:0] CH1_RX_CDR_CFG4_REG = CH1_RX_CDR_CFG4;
reg [`GTYE5_QUAD__CH1_RX_CRC_CFG0_SZ-1:0] CH1_RX_CRC_CFG0_REG = CH1_RX_CRC_CFG0;
reg [`GTYE5_QUAD__CH1_RX_CRC_CFG1_SZ-1:0] CH1_RX_CRC_CFG1_REG = CH1_RX_CRC_CFG1;
reg [`GTYE5_QUAD__CH1_RX_CRC_CFG2_SZ-1:0] CH1_RX_CRC_CFG2_REG = CH1_RX_CRC_CFG2;
reg [`GTYE5_QUAD__CH1_RX_CRC_CFG3_SZ-1:0] CH1_RX_CRC_CFG3_REG = CH1_RX_CRC_CFG3;
reg [`GTYE5_QUAD__CH1_RX_CTLE_CFG0_SZ-1:0] CH1_RX_CTLE_CFG0_REG = CH1_RX_CTLE_CFG0;
reg [`GTYE5_QUAD__CH1_RX_CTLE_CFG1_SZ-1:0] CH1_RX_CTLE_CFG1_REG = CH1_RX_CTLE_CFG1;
reg [`GTYE5_QUAD__CH1_RX_DACI2V_CFG0_SZ-1:0] CH1_RX_DACI2V_CFG0_REG = CH1_RX_DACI2V_CFG0;
real CH1_RX_DATA_RATE_REG = CH1_RX_DATA_RATE;
reg [`GTYE5_QUAD__CH1_RX_DFE_CFG0_SZ-1:0] CH1_RX_DFE_CFG0_REG = CH1_RX_DFE_CFG0;
reg [`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG0_SZ-1:0] CH1_RX_ELASTIC_BUF_CFG0_REG = CH1_RX_ELASTIC_BUF_CFG0;
reg [`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG1_SZ-1:0] CH1_RX_ELASTIC_BUF_CFG1_REG = CH1_RX_ELASTIC_BUF_CFG1;
reg [`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG2_SZ-1:0] CH1_RX_ELASTIC_BUF_CFG2_REG = CH1_RX_ELASTIC_BUF_CFG2;
reg [`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG3_SZ-1:0] CH1_RX_ELASTIC_BUF_CFG3_REG = CH1_RX_ELASTIC_BUF_CFG3;
reg [`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG4_SZ-1:0] CH1_RX_ELASTIC_BUF_CFG4_REG = CH1_RX_ELASTIC_BUF_CFG4;
reg [`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG5_SZ-1:0] CH1_RX_ELASTIC_BUF_CFG5_REG = CH1_RX_ELASTIC_BUF_CFG5;
reg [`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG6_SZ-1:0] CH1_RX_ELASTIC_BUF_CFG6_REG = CH1_RX_ELASTIC_BUF_CFG6;
reg [`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG7_SZ-1:0] CH1_RX_ELASTIC_BUF_CFG7_REG = CH1_RX_ELASTIC_BUF_CFG7;
reg [`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG8_SZ-1:0] CH1_RX_ELASTIC_BUF_CFG8_REG = CH1_RX_ELASTIC_BUF_CFG8;
reg [`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG9_SZ-1:0] CH1_RX_ELASTIC_BUF_CFG9_REG = CH1_RX_ELASTIC_BUF_CFG9;
reg [`GTYE5_QUAD__CH1_RX_MISC_CFG0_SZ-1:0] CH1_RX_MISC_CFG0_REG = CH1_RX_MISC_CFG0;
reg [`GTYE5_QUAD__CH1_RX_OOB_CFG0_SZ-1:0] CH1_RX_OOB_CFG0_REG = CH1_RX_OOB_CFG0;
reg [`GTYE5_QUAD__CH1_RX_OOB_CFG1_SZ-1:0] CH1_RX_OOB_CFG1_REG = CH1_RX_OOB_CFG1;
reg [`GTYE5_QUAD__CH1_RX_PAD_CFG0_SZ-1:0] CH1_RX_PAD_CFG0_REG = CH1_RX_PAD_CFG0;
reg [`GTYE5_QUAD__CH1_RX_PAD_CFG1_SZ-1:0] CH1_RX_PAD_CFG1_REG = CH1_RX_PAD_CFG1;
reg [`GTYE5_QUAD__CH1_RX_PCS_CFG0_SZ-1:0] CH1_RX_PCS_CFG0_REG = CH1_RX_PCS_CFG0;
reg [`GTYE5_QUAD__CH1_RX_PCS_CFG1_SZ-1:0] CH1_RX_PCS_CFG1_REG = CH1_RX_PCS_CFG1;
reg [`GTYE5_QUAD__CH1_RX_PCS_CFG2_SZ-1:0] CH1_RX_PCS_CFG2_REG = CH1_RX_PCS_CFG2;
reg [`GTYE5_QUAD__CH1_RX_PCS_CFG3_SZ-1:0] CH1_RX_PCS_CFG3_REG = CH1_RX_PCS_CFG3;
reg [`GTYE5_QUAD__CH1_RX_PCS_CFG4_SZ-1:0] CH1_RX_PCS_CFG4_REG = CH1_RX_PCS_CFG4;
reg [`GTYE5_QUAD__CH1_RX_PHALIGN_CFG0_SZ-1:0] CH1_RX_PHALIGN_CFG0_REG = CH1_RX_PHALIGN_CFG0;
reg [`GTYE5_QUAD__CH1_RX_PHALIGN_CFG1_SZ-1:0] CH1_RX_PHALIGN_CFG1_REG = CH1_RX_PHALIGN_CFG1;
reg [`GTYE5_QUAD__CH1_RX_PHALIGN_CFG2_SZ-1:0] CH1_RX_PHALIGN_CFG2_REG = CH1_RX_PHALIGN_CFG2;
reg [`GTYE5_QUAD__CH1_RX_PHALIGN_CFG3_SZ-1:0] CH1_RX_PHALIGN_CFG3_REG = CH1_RX_PHALIGN_CFG3;
reg [`GTYE5_QUAD__CH1_RX_PHALIGN_CFG4_SZ-1:0] CH1_RX_PHALIGN_CFG4_REG = CH1_RX_PHALIGN_CFG4;
reg [`GTYE5_QUAD__CH1_RX_PHALIGN_CFG5_SZ-1:0] CH1_RX_PHALIGN_CFG5_REG = CH1_RX_PHALIGN_CFG5;
reg [`GTYE5_QUAD__CH1_SIM_MODE_SZ:1] CH1_SIM_MODE_REG = CH1_SIM_MODE;
reg [`GTYE5_QUAD__CH1_SIM_RECEIVER_DETECT_PASS_SZ:1] CH1_SIM_RECEIVER_DETECT_PASS_REG = CH1_SIM_RECEIVER_DETECT_PASS;
reg [`GTYE5_QUAD__CH1_SIM_RESET_SPEEDUP_SZ:1] CH1_SIM_RESET_SPEEDUP_REG = CH1_SIM_RESET_SPEEDUP;
reg [`GTYE5_QUAD__CH1_SIM_TX_EIDLE_DRIVE_LEVEL_SZ:1] CH1_SIM_TX_EIDLE_DRIVE_LEVEL_REG = CH1_SIM_TX_EIDLE_DRIVE_LEVEL;
real CH1_TXOUTCLK_FREQ_REG = CH1_TXOUTCLK_FREQ;
real CH1_TXOUTCLK_REF_FREQ_REG = CH1_TXOUTCLK_REF_FREQ;
reg [`GTYE5_QUAD__CH1_TXOUTCLK_REF_SOURCE_SZ:1] CH1_TXOUTCLK_REF_SOURCE_REG = CH1_TXOUTCLK_REF_SOURCE;
reg [`GTYE5_QUAD__CH1_TX_10G_CFG0_SZ-1:0] CH1_TX_10G_CFG0_REG = CH1_TX_10G_CFG0;
reg [`GTYE5_QUAD__CH1_TX_10G_CFG1_SZ-1:0] CH1_TX_10G_CFG1_REG = CH1_TX_10G_CFG1;
reg [`GTYE5_QUAD__CH1_TX_10G_CFG2_SZ-1:0] CH1_TX_10G_CFG2_REG = CH1_TX_10G_CFG2;
reg [`GTYE5_QUAD__CH1_TX_10G_CFG3_SZ-1:0] CH1_TX_10G_CFG3_REG = CH1_TX_10G_CFG3;
reg [`GTYE5_QUAD__CH1_TX_ANA_CFG0_SZ-1:0] CH1_TX_ANA_CFG0_REG = CH1_TX_ANA_CFG0;
reg [`GTYE5_QUAD__CH1_TX_CRC_CFG0_SZ-1:0] CH1_TX_CRC_CFG0_REG = CH1_TX_CRC_CFG0;
reg [`GTYE5_QUAD__CH1_TX_CRC_CFG1_SZ-1:0] CH1_TX_CRC_CFG1_REG = CH1_TX_CRC_CFG1;
reg [`GTYE5_QUAD__CH1_TX_CRC_CFG2_SZ-1:0] CH1_TX_CRC_CFG2_REG = CH1_TX_CRC_CFG2;
reg [`GTYE5_QUAD__CH1_TX_CRC_CFG3_SZ-1:0] CH1_TX_CRC_CFG3_REG = CH1_TX_CRC_CFG3;
real CH1_TX_DATA_RATE_REG = CH1_TX_DATA_RATE;
reg [`GTYE5_QUAD__CH1_TX_DRV_CFG0_SZ-1:0] CH1_TX_DRV_CFG0_REG = CH1_TX_DRV_CFG0;
reg [`GTYE5_QUAD__CH1_TX_DRV_CFG1_SZ-1:0] CH1_TX_DRV_CFG1_REG = CH1_TX_DRV_CFG1;
reg [`GTYE5_QUAD__CH1_TX_PCS_CFG0_SZ-1:0] CH1_TX_PCS_CFG0_REG = CH1_TX_PCS_CFG0;
reg [`GTYE5_QUAD__CH1_TX_PCS_CFG1_SZ-1:0] CH1_TX_PCS_CFG1_REG = CH1_TX_PCS_CFG1;
reg [`GTYE5_QUAD__CH1_TX_PCS_CFG2_SZ-1:0] CH1_TX_PCS_CFG2_REG = CH1_TX_PCS_CFG2;
reg [`GTYE5_QUAD__CH1_TX_PCS_CFG3_SZ-1:0] CH1_TX_PCS_CFG3_REG = CH1_TX_PCS_CFG3;
reg [`GTYE5_QUAD__CH1_TX_PHALIGN_CFG0_SZ-1:0] CH1_TX_PHALIGN_CFG0_REG = CH1_TX_PHALIGN_CFG0;
reg [`GTYE5_QUAD__CH1_TX_PHALIGN_CFG1_SZ-1:0] CH1_TX_PHALIGN_CFG1_REG = CH1_TX_PHALIGN_CFG1;
reg [`GTYE5_QUAD__CH1_TX_PHALIGN_CFG2_SZ-1:0] CH1_TX_PHALIGN_CFG2_REG = CH1_TX_PHALIGN_CFG2;
reg [`GTYE5_QUAD__CH1_TX_PHALIGN_CFG3_SZ-1:0] CH1_TX_PHALIGN_CFG3_REG = CH1_TX_PHALIGN_CFG3;
reg [`GTYE5_QUAD__CH1_TX_PHALIGN_CFG4_SZ-1:0] CH1_TX_PHALIGN_CFG4_REG = CH1_TX_PHALIGN_CFG4;
reg [`GTYE5_QUAD__CH1_TX_PHALIGN_CFG5_SZ-1:0] CH1_TX_PHALIGN_CFG5_REG = CH1_TX_PHALIGN_CFG5;
reg [`GTYE5_QUAD__CH1_TX_PIPPM_CFG_SZ-1:0] CH1_TX_PIPPM_CFG_REG = CH1_TX_PIPPM_CFG;
reg [`GTYE5_QUAD__CH1_TX_SER_CFG0_SZ-1:0] CH1_TX_SER_CFG0_REG = CH1_TX_SER_CFG0;
reg [`GTYE5_QUAD__CH2_ADAPT_APT_CFG_SZ-1:0] CH2_ADAPT_APT_CFG_REG = CH2_ADAPT_APT_CFG;
reg [`GTYE5_QUAD__CH2_ADAPT_CAL_CFG_SZ-1:0] CH2_ADAPT_CAL_CFG_REG = CH2_ADAPT_CAL_CFG;
reg [`GTYE5_QUAD__CH2_ADAPT_DFE_CFG_SZ-1:0] CH2_ADAPT_DFE_CFG_REG = CH2_ADAPT_DFE_CFG;
reg [`GTYE5_QUAD__CH2_ADAPT_GC_CFG0_SZ-1:0] CH2_ADAPT_GC_CFG0_REG = CH2_ADAPT_GC_CFG0;
reg [`GTYE5_QUAD__CH2_ADAPT_GC_CFG1_SZ-1:0] CH2_ADAPT_GC_CFG1_REG = CH2_ADAPT_GC_CFG1;
reg [`GTYE5_QUAD__CH2_ADAPT_GC_CFG2_SZ-1:0] CH2_ADAPT_GC_CFG2_REG = CH2_ADAPT_GC_CFG2;
reg [`GTYE5_QUAD__CH2_ADAPT_GC_CFG3_SZ-1:0] CH2_ADAPT_GC_CFG3_REG = CH2_ADAPT_GC_CFG3;
reg [`GTYE5_QUAD__CH2_ADAPT_GEN_CFG0_SZ-1:0] CH2_ADAPT_GEN_CFG0_REG = CH2_ADAPT_GEN_CFG0;
reg [`GTYE5_QUAD__CH2_ADAPT_GEN_CFG1_SZ-1:0] CH2_ADAPT_GEN_CFG1_REG = CH2_ADAPT_GEN_CFG1;
reg [`GTYE5_QUAD__CH2_ADAPT_GEN_CFG2_SZ-1:0] CH2_ADAPT_GEN_CFG2_REG = CH2_ADAPT_GEN_CFG2;
reg [`GTYE5_QUAD__CH2_ADAPT_GEN_CFG3_SZ-1:0] CH2_ADAPT_GEN_CFG3_REG = CH2_ADAPT_GEN_CFG3;
reg [`GTYE5_QUAD__CH2_ADAPT_H01_CFG_SZ-1:0] CH2_ADAPT_H01_CFG_REG = CH2_ADAPT_H01_CFG;
reg [`GTYE5_QUAD__CH2_ADAPT_H23_CFG_SZ-1:0] CH2_ADAPT_H23_CFG_REG = CH2_ADAPT_H23_CFG;
reg [`GTYE5_QUAD__CH2_ADAPT_H45_CFG_SZ-1:0] CH2_ADAPT_H45_CFG_REG = CH2_ADAPT_H45_CFG;
reg [`GTYE5_QUAD__CH2_ADAPT_H67_CFG_SZ-1:0] CH2_ADAPT_H67_CFG_REG = CH2_ADAPT_H67_CFG;
reg [`GTYE5_QUAD__CH2_ADAPT_H89_CFG_SZ-1:0] CH2_ADAPT_H89_CFG_REG = CH2_ADAPT_H89_CFG;
reg [`GTYE5_QUAD__CH2_ADAPT_HAB_CFG_SZ-1:0] CH2_ADAPT_HAB_CFG_REG = CH2_ADAPT_HAB_CFG;
reg [`GTYE5_QUAD__CH2_ADAPT_HCD_CFG_SZ-1:0] CH2_ADAPT_HCD_CFG_REG = CH2_ADAPT_HCD_CFG;
reg [`GTYE5_QUAD__CH2_ADAPT_HEF_CFG_SZ-1:0] CH2_ADAPT_HEF_CFG_REG = CH2_ADAPT_HEF_CFG;
reg [`GTYE5_QUAD__CH2_ADAPT_KH_CFG0_SZ-1:0] CH2_ADAPT_KH_CFG0_REG = CH2_ADAPT_KH_CFG0;
reg [`GTYE5_QUAD__CH2_ADAPT_KH_CFG1_SZ-1:0] CH2_ADAPT_KH_CFG1_REG = CH2_ADAPT_KH_CFG1;
reg [`GTYE5_QUAD__CH2_ADAPT_KH_CFG2_SZ-1:0] CH2_ADAPT_KH_CFG2_REG = CH2_ADAPT_KH_CFG2;
reg [`GTYE5_QUAD__CH2_ADAPT_KH_CFG3_SZ-1:0] CH2_ADAPT_KH_CFG3_REG = CH2_ADAPT_KH_CFG3;
reg [`GTYE5_QUAD__CH2_ADAPT_KH_CFG4_SZ-1:0] CH2_ADAPT_KH_CFG4_REG = CH2_ADAPT_KH_CFG4;
reg [`GTYE5_QUAD__CH2_ADAPT_KH_CFG5_SZ-1:0] CH2_ADAPT_KH_CFG5_REG = CH2_ADAPT_KH_CFG5;
reg [`GTYE5_QUAD__CH2_ADAPT_KL_CFG0_SZ-1:0] CH2_ADAPT_KL_CFG0_REG = CH2_ADAPT_KL_CFG0;
reg [`GTYE5_QUAD__CH2_ADAPT_KL_CFG1_SZ-1:0] CH2_ADAPT_KL_CFG1_REG = CH2_ADAPT_KL_CFG1;
reg [`GTYE5_QUAD__CH2_ADAPT_LCK_CFG0_SZ-1:0] CH2_ADAPT_LCK_CFG0_REG = CH2_ADAPT_LCK_CFG0;
reg [`GTYE5_QUAD__CH2_ADAPT_LCK_CFG1_SZ-1:0] CH2_ADAPT_LCK_CFG1_REG = CH2_ADAPT_LCK_CFG1;
reg [`GTYE5_QUAD__CH2_ADAPT_LCK_CFG2_SZ-1:0] CH2_ADAPT_LCK_CFG2_REG = CH2_ADAPT_LCK_CFG2;
reg [`GTYE5_QUAD__CH2_ADAPT_LCK_CFG3_SZ-1:0] CH2_ADAPT_LCK_CFG3_REG = CH2_ADAPT_LCK_CFG3;
reg [`GTYE5_QUAD__CH2_ADAPT_LOP_CFG_SZ-1:0] CH2_ADAPT_LOP_CFG_REG = CH2_ADAPT_LOP_CFG;
reg [`GTYE5_QUAD__CH2_ADAPT_OS_CFG_SZ-1:0] CH2_ADAPT_OS_CFG_REG = CH2_ADAPT_OS_CFG;
reg [`GTYE5_QUAD__CH2_CHCLK_ILO_CFG_SZ-1:0] CH2_CHCLK_ILO_CFG_REG = CH2_CHCLK_ILO_CFG;
reg [`GTYE5_QUAD__CH2_CHCLK_MISC_CFG_SZ-1:0] CH2_CHCLK_MISC_CFG_REG = CH2_CHCLK_MISC_CFG;
reg [`GTYE5_QUAD__CH2_CHCLK_RSV_CFG_SZ-1:0] CH2_CHCLK_RSV_CFG_REG = CH2_CHCLK_RSV_CFG;
reg [`GTYE5_QUAD__CH2_CHCLK_RXCAL_CFG_SZ-1:0] CH2_CHCLK_RXCAL_CFG_REG = CH2_CHCLK_RXCAL_CFG;
reg [`GTYE5_QUAD__CH2_CHCLK_RXCAL_CFG1_SZ-1:0] CH2_CHCLK_RXCAL_CFG1_REG = CH2_CHCLK_RXCAL_CFG1;
reg [`GTYE5_QUAD__CH2_CHCLK_RXCAL_CFG2_SZ-1:0] CH2_CHCLK_RXCAL_CFG2_REG = CH2_CHCLK_RXCAL_CFG2;
reg [`GTYE5_QUAD__CH2_CHCLK_RXPI_CFG_SZ-1:0] CH2_CHCLK_RXPI_CFG_REG = CH2_CHCLK_RXPI_CFG;
reg [`GTYE5_QUAD__CH2_CHCLK_TXCAL_CFG_SZ-1:0] CH2_CHCLK_TXCAL_CFG_REG = CH2_CHCLK_TXCAL_CFG;
reg [`GTYE5_QUAD__CH2_CHCLK_TXPI_CFG0_SZ-1:0] CH2_CHCLK_TXPI_CFG0_REG = CH2_CHCLK_TXPI_CFG0;
reg [`GTYE5_QUAD__CH2_CHL_RSV_CFG0_SZ-1:0] CH2_CHL_RSV_CFG0_REG = CH2_CHL_RSV_CFG0;
reg [`GTYE5_QUAD__CH2_CHL_RSV_CFG1_SZ-1:0] CH2_CHL_RSV_CFG1_REG = CH2_CHL_RSV_CFG1;
reg [`GTYE5_QUAD__CH2_CHL_RSV_CFG2_SZ-1:0] CH2_CHL_RSV_CFG2_REG = CH2_CHL_RSV_CFG2;
reg [`GTYE5_QUAD__CH2_CHL_RSV_CFG3_SZ-1:0] CH2_CHL_RSV_CFG3_REG = CH2_CHL_RSV_CFG3;
reg [`GTYE5_QUAD__CH2_CHL_RSV_CFG4_SZ-1:0] CH2_CHL_RSV_CFG4_REG = CH2_CHL_RSV_CFG4;
reg [`GTYE5_QUAD__CH2_DA_CFG_SZ-1:0] CH2_DA_CFG_REG = CH2_DA_CFG;
reg [`GTYE5_QUAD__CH2_EYESCAN_CFG0_SZ-1:0] CH2_EYESCAN_CFG0_REG = CH2_EYESCAN_CFG0;
reg [`GTYE5_QUAD__CH2_EYESCAN_CFG1_SZ-1:0] CH2_EYESCAN_CFG1_REG = CH2_EYESCAN_CFG1;
reg [`GTYE5_QUAD__CH2_EYESCAN_CFG10_SZ-1:0] CH2_EYESCAN_CFG10_REG = CH2_EYESCAN_CFG10;
reg [`GTYE5_QUAD__CH2_EYESCAN_CFG11_SZ-1:0] CH2_EYESCAN_CFG11_REG = CH2_EYESCAN_CFG11;
reg [`GTYE5_QUAD__CH2_EYESCAN_CFG12_SZ-1:0] CH2_EYESCAN_CFG12_REG = CH2_EYESCAN_CFG12;
reg [`GTYE5_QUAD__CH2_EYESCAN_CFG13_SZ-1:0] CH2_EYESCAN_CFG13_REG = CH2_EYESCAN_CFG13;
reg [`GTYE5_QUAD__CH2_EYESCAN_CFG14_SZ-1:0] CH2_EYESCAN_CFG14_REG = CH2_EYESCAN_CFG14;
reg [`GTYE5_QUAD__CH2_EYESCAN_CFG15_SZ-1:0] CH2_EYESCAN_CFG15_REG = CH2_EYESCAN_CFG15;
reg [`GTYE5_QUAD__CH2_EYESCAN_CFG16_SZ-1:0] CH2_EYESCAN_CFG16_REG = CH2_EYESCAN_CFG16;
reg [`GTYE5_QUAD__CH2_EYESCAN_CFG2_SZ-1:0] CH2_EYESCAN_CFG2_REG = CH2_EYESCAN_CFG2;
reg [`GTYE5_QUAD__CH2_EYESCAN_CFG3_SZ-1:0] CH2_EYESCAN_CFG3_REG = CH2_EYESCAN_CFG3;
reg [`GTYE5_QUAD__CH2_EYESCAN_CFG4_SZ-1:0] CH2_EYESCAN_CFG4_REG = CH2_EYESCAN_CFG4;
reg [`GTYE5_QUAD__CH2_EYESCAN_CFG5_SZ-1:0] CH2_EYESCAN_CFG5_REG = CH2_EYESCAN_CFG5;
reg [`GTYE5_QUAD__CH2_EYESCAN_CFG6_SZ-1:0] CH2_EYESCAN_CFG6_REG = CH2_EYESCAN_CFG6;
reg [`GTYE5_QUAD__CH2_EYESCAN_CFG7_SZ-1:0] CH2_EYESCAN_CFG7_REG = CH2_EYESCAN_CFG7;
reg [`GTYE5_QUAD__CH2_EYESCAN_CFG8_SZ-1:0] CH2_EYESCAN_CFG8_REG = CH2_EYESCAN_CFG8;
reg [`GTYE5_QUAD__CH2_EYESCAN_CFG9_SZ-1:0] CH2_EYESCAN_CFG9_REG = CH2_EYESCAN_CFG9;
reg [`GTYE5_QUAD__CH2_FABRIC_INTF_CFG0_SZ-1:0] CH2_FABRIC_INTF_CFG0_REG = CH2_FABRIC_INTF_CFG0;
reg [`GTYE5_QUAD__CH2_FABRIC_INTF_CFG1_SZ-1:0] CH2_FABRIC_INTF_CFG1_REG = CH2_FABRIC_INTF_CFG1;
reg [`GTYE5_QUAD__CH2_FABRIC_INTF_CFG2_SZ-1:0] CH2_FABRIC_INTF_CFG2_REG = CH2_FABRIC_INTF_CFG2;
reg [`GTYE5_QUAD__CH2_FABRIC_INTF_CFG3_SZ-1:0] CH2_FABRIC_INTF_CFG3_REG = CH2_FABRIC_INTF_CFG3;
reg [`GTYE5_QUAD__CH2_FABRIC_INTF_CFG4_SZ-1:0] CH2_FABRIC_INTF_CFG4_REG = CH2_FABRIC_INTF_CFG4;
reg [`GTYE5_QUAD__CH2_FABRIC_INTF_CFG5_SZ-1:0] CH2_FABRIC_INTF_CFG5_REG = CH2_FABRIC_INTF_CFG5;
reg CH2_INSTANTIATED_REG = CH2_INSTANTIATED;
reg [`GTYE5_QUAD__CH2_MONITOR_CFG_SZ-1:0] CH2_MONITOR_CFG_REG = CH2_MONITOR_CFG;
reg [`GTYE5_QUAD__CH2_PIPE_CTRL_CFG0_SZ-1:0] CH2_PIPE_CTRL_CFG0_REG = CH2_PIPE_CTRL_CFG0;
reg [`GTYE5_QUAD__CH2_PIPE_CTRL_CFG1_SZ-1:0] CH2_PIPE_CTRL_CFG1_REG = CH2_PIPE_CTRL_CFG1;
reg [`GTYE5_QUAD__CH2_PIPE_CTRL_CFG10_SZ-1:0] CH2_PIPE_CTRL_CFG10_REG = CH2_PIPE_CTRL_CFG10;
reg [`GTYE5_QUAD__CH2_PIPE_CTRL_CFG2_SZ-1:0] CH2_PIPE_CTRL_CFG2_REG = CH2_PIPE_CTRL_CFG2;
reg [`GTYE5_QUAD__CH2_PIPE_CTRL_CFG3_SZ-1:0] CH2_PIPE_CTRL_CFG3_REG = CH2_PIPE_CTRL_CFG3;
reg [`GTYE5_QUAD__CH2_PIPE_CTRL_CFG4_SZ-1:0] CH2_PIPE_CTRL_CFG4_REG = CH2_PIPE_CTRL_CFG4;
reg [`GTYE5_QUAD__CH2_PIPE_CTRL_CFG5_SZ-1:0] CH2_PIPE_CTRL_CFG5_REG = CH2_PIPE_CTRL_CFG5;
reg [`GTYE5_QUAD__CH2_PIPE_CTRL_CFG6_SZ-1:0] CH2_PIPE_CTRL_CFG6_REG = CH2_PIPE_CTRL_CFG6;
reg [`GTYE5_QUAD__CH2_PIPE_CTRL_CFG7_SZ-1:0] CH2_PIPE_CTRL_CFG7_REG = CH2_PIPE_CTRL_CFG7;
reg [`GTYE5_QUAD__CH2_PIPE_CTRL_CFG8_SZ-1:0] CH2_PIPE_CTRL_CFG8_REG = CH2_PIPE_CTRL_CFG8;
reg [`GTYE5_QUAD__CH2_PIPE_CTRL_CFG9_SZ-1:0] CH2_PIPE_CTRL_CFG9_REG = CH2_PIPE_CTRL_CFG9;
reg [`GTYE5_QUAD__CH2_PIPE_TX_EQ_CFG0_SZ-1:0] CH2_PIPE_TX_EQ_CFG0_REG = CH2_PIPE_TX_EQ_CFG0;
reg [`GTYE5_QUAD__CH2_PIPE_TX_EQ_CFG1_SZ-1:0] CH2_PIPE_TX_EQ_CFG1_REG = CH2_PIPE_TX_EQ_CFG1;
reg [`GTYE5_QUAD__CH2_PIPE_TX_EQ_CFG2_SZ-1:0] CH2_PIPE_TX_EQ_CFG2_REG = CH2_PIPE_TX_EQ_CFG2;
reg [`GTYE5_QUAD__CH2_PIPE_TX_EQ_CFG3_SZ-1:0] CH2_PIPE_TX_EQ_CFG3_REG = CH2_PIPE_TX_EQ_CFG3;
reg [`GTYE5_QUAD__CH2_RESET_BYP_HDSHK_CFG_SZ-1:0] CH2_RESET_BYP_HDSHK_CFG_REG = CH2_RESET_BYP_HDSHK_CFG;
reg [`GTYE5_QUAD__CH2_RESET_CFG_SZ-1:0] CH2_RESET_CFG_REG = CH2_RESET_CFG;
reg [`GTYE5_QUAD__CH2_RESET_LOOPER_ID_CFG_SZ-1:0] CH2_RESET_LOOPER_ID_CFG_REG = CH2_RESET_LOOPER_ID_CFG;
reg [`GTYE5_QUAD__CH2_RESET_LOOP_ID_CFG0_SZ-1:0] CH2_RESET_LOOP_ID_CFG0_REG = CH2_RESET_LOOP_ID_CFG0;
reg [`GTYE5_QUAD__CH2_RESET_LOOP_ID_CFG1_SZ-1:0] CH2_RESET_LOOP_ID_CFG1_REG = CH2_RESET_LOOP_ID_CFG1;
reg [`GTYE5_QUAD__CH2_RESET_LOOP_ID_CFG2_SZ-1:0] CH2_RESET_LOOP_ID_CFG2_REG = CH2_RESET_LOOP_ID_CFG2;
reg [`GTYE5_QUAD__CH2_RESET_TIME_CFG0_SZ-1:0] CH2_RESET_TIME_CFG0_REG = CH2_RESET_TIME_CFG0;
reg [`GTYE5_QUAD__CH2_RESET_TIME_CFG1_SZ-1:0] CH2_RESET_TIME_CFG1_REG = CH2_RESET_TIME_CFG1;
reg [`GTYE5_QUAD__CH2_RESET_TIME_CFG2_SZ-1:0] CH2_RESET_TIME_CFG2_REG = CH2_RESET_TIME_CFG2;
reg [`GTYE5_QUAD__CH2_RESET_TIME_CFG3_SZ-1:0] CH2_RESET_TIME_CFG3_REG = CH2_RESET_TIME_CFG3;
real CH2_RXOUTCLK_FREQ_REG = CH2_RXOUTCLK_FREQ;
real CH2_RXOUTCLK_REF_FREQ_REG = CH2_RXOUTCLK_REF_FREQ;
reg [`GTYE5_QUAD__CH2_RXOUTCLK_REF_SOURCE_SZ:1] CH2_RXOUTCLK_REF_SOURCE_REG = CH2_RXOUTCLK_REF_SOURCE;
reg [`GTYE5_QUAD__CH2_RX_CDR_CFG0_SZ-1:0] CH2_RX_CDR_CFG0_REG = CH2_RX_CDR_CFG0;
reg [`GTYE5_QUAD__CH2_RX_CDR_CFG1_SZ-1:0] CH2_RX_CDR_CFG1_REG = CH2_RX_CDR_CFG1;
reg [`GTYE5_QUAD__CH2_RX_CDR_CFG2_SZ-1:0] CH2_RX_CDR_CFG2_REG = CH2_RX_CDR_CFG2;
reg [`GTYE5_QUAD__CH2_RX_CDR_CFG3_SZ-1:0] CH2_RX_CDR_CFG3_REG = CH2_RX_CDR_CFG3;
reg [`GTYE5_QUAD__CH2_RX_CDR_CFG4_SZ-1:0] CH2_RX_CDR_CFG4_REG = CH2_RX_CDR_CFG4;
reg [`GTYE5_QUAD__CH2_RX_CRC_CFG0_SZ-1:0] CH2_RX_CRC_CFG0_REG = CH2_RX_CRC_CFG0;
reg [`GTYE5_QUAD__CH2_RX_CRC_CFG1_SZ-1:0] CH2_RX_CRC_CFG1_REG = CH2_RX_CRC_CFG1;
reg [`GTYE5_QUAD__CH2_RX_CRC_CFG2_SZ-1:0] CH2_RX_CRC_CFG2_REG = CH2_RX_CRC_CFG2;
reg [`GTYE5_QUAD__CH2_RX_CRC_CFG3_SZ-1:0] CH2_RX_CRC_CFG3_REG = CH2_RX_CRC_CFG3;
reg [`GTYE5_QUAD__CH2_RX_CTLE_CFG0_SZ-1:0] CH2_RX_CTLE_CFG0_REG = CH2_RX_CTLE_CFG0;
reg [`GTYE5_QUAD__CH2_RX_CTLE_CFG1_SZ-1:0] CH2_RX_CTLE_CFG1_REG = CH2_RX_CTLE_CFG1;
reg [`GTYE5_QUAD__CH2_RX_DACI2V_CFG0_SZ-1:0] CH2_RX_DACI2V_CFG0_REG = CH2_RX_DACI2V_CFG0;
real CH2_RX_DATA_RATE_REG = CH2_RX_DATA_RATE;
reg [`GTYE5_QUAD__CH2_RX_DFE_CFG0_SZ-1:0] CH2_RX_DFE_CFG0_REG = CH2_RX_DFE_CFG0;
reg [`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG0_SZ-1:0] CH2_RX_ELASTIC_BUF_CFG0_REG = CH2_RX_ELASTIC_BUF_CFG0;
reg [`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG1_SZ-1:0] CH2_RX_ELASTIC_BUF_CFG1_REG = CH2_RX_ELASTIC_BUF_CFG1;
reg [`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG2_SZ-1:0] CH2_RX_ELASTIC_BUF_CFG2_REG = CH2_RX_ELASTIC_BUF_CFG2;
reg [`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG3_SZ-1:0] CH2_RX_ELASTIC_BUF_CFG3_REG = CH2_RX_ELASTIC_BUF_CFG3;
reg [`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG4_SZ-1:0] CH2_RX_ELASTIC_BUF_CFG4_REG = CH2_RX_ELASTIC_BUF_CFG4;
reg [`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG5_SZ-1:0] CH2_RX_ELASTIC_BUF_CFG5_REG = CH2_RX_ELASTIC_BUF_CFG5;
reg [`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG6_SZ-1:0] CH2_RX_ELASTIC_BUF_CFG6_REG = CH2_RX_ELASTIC_BUF_CFG6;
reg [`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG7_SZ-1:0] CH2_RX_ELASTIC_BUF_CFG7_REG = CH2_RX_ELASTIC_BUF_CFG7;
reg [`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG8_SZ-1:0] CH2_RX_ELASTIC_BUF_CFG8_REG = CH2_RX_ELASTIC_BUF_CFG8;
reg [`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG9_SZ-1:0] CH2_RX_ELASTIC_BUF_CFG9_REG = CH2_RX_ELASTIC_BUF_CFG9;
reg [`GTYE5_QUAD__CH2_RX_MISC_CFG0_SZ-1:0] CH2_RX_MISC_CFG0_REG = CH2_RX_MISC_CFG0;
reg [`GTYE5_QUAD__CH2_RX_OOB_CFG0_SZ-1:0] CH2_RX_OOB_CFG0_REG = CH2_RX_OOB_CFG0;
reg [`GTYE5_QUAD__CH2_RX_OOB_CFG1_SZ-1:0] CH2_RX_OOB_CFG1_REG = CH2_RX_OOB_CFG1;
reg [`GTYE5_QUAD__CH2_RX_PAD_CFG0_SZ-1:0] CH2_RX_PAD_CFG0_REG = CH2_RX_PAD_CFG0;
reg [`GTYE5_QUAD__CH2_RX_PAD_CFG1_SZ-1:0] CH2_RX_PAD_CFG1_REG = CH2_RX_PAD_CFG1;
reg [`GTYE5_QUAD__CH2_RX_PCS_CFG0_SZ-1:0] CH2_RX_PCS_CFG0_REG = CH2_RX_PCS_CFG0;
reg [`GTYE5_QUAD__CH2_RX_PCS_CFG1_SZ-1:0] CH2_RX_PCS_CFG1_REG = CH2_RX_PCS_CFG1;
reg [`GTYE5_QUAD__CH2_RX_PCS_CFG2_SZ-1:0] CH2_RX_PCS_CFG2_REG = CH2_RX_PCS_CFG2;
reg [`GTYE5_QUAD__CH2_RX_PCS_CFG3_SZ-1:0] CH2_RX_PCS_CFG3_REG = CH2_RX_PCS_CFG3;
reg [`GTYE5_QUAD__CH2_RX_PCS_CFG4_SZ-1:0] CH2_RX_PCS_CFG4_REG = CH2_RX_PCS_CFG4;
reg [`GTYE5_QUAD__CH2_RX_PHALIGN_CFG0_SZ-1:0] CH2_RX_PHALIGN_CFG0_REG = CH2_RX_PHALIGN_CFG0;
reg [`GTYE5_QUAD__CH2_RX_PHALIGN_CFG1_SZ-1:0] CH2_RX_PHALIGN_CFG1_REG = CH2_RX_PHALIGN_CFG1;
reg [`GTYE5_QUAD__CH2_RX_PHALIGN_CFG2_SZ-1:0] CH2_RX_PHALIGN_CFG2_REG = CH2_RX_PHALIGN_CFG2;
reg [`GTYE5_QUAD__CH2_RX_PHALIGN_CFG3_SZ-1:0] CH2_RX_PHALIGN_CFG3_REG = CH2_RX_PHALIGN_CFG3;
reg [`GTYE5_QUAD__CH2_RX_PHALIGN_CFG4_SZ-1:0] CH2_RX_PHALIGN_CFG4_REG = CH2_RX_PHALIGN_CFG4;
reg [`GTYE5_QUAD__CH2_RX_PHALIGN_CFG5_SZ-1:0] CH2_RX_PHALIGN_CFG5_REG = CH2_RX_PHALIGN_CFG5;
reg [`GTYE5_QUAD__CH2_SIM_MODE_SZ:1] CH2_SIM_MODE_REG = CH2_SIM_MODE;
reg [`GTYE5_QUAD__CH2_SIM_RECEIVER_DETECT_PASS_SZ:1] CH2_SIM_RECEIVER_DETECT_PASS_REG = CH2_SIM_RECEIVER_DETECT_PASS;
reg [`GTYE5_QUAD__CH2_SIM_RESET_SPEEDUP_SZ:1] CH2_SIM_RESET_SPEEDUP_REG = CH2_SIM_RESET_SPEEDUP;
reg [`GTYE5_QUAD__CH2_SIM_TX_EIDLE_DRIVE_LEVEL_SZ:1] CH2_SIM_TX_EIDLE_DRIVE_LEVEL_REG = CH2_SIM_TX_EIDLE_DRIVE_LEVEL;
real CH2_TXOUTCLK_FREQ_REG = CH2_TXOUTCLK_FREQ;
real CH2_TXOUTCLK_REF_FREQ_REG = CH2_TXOUTCLK_REF_FREQ;
reg [`GTYE5_QUAD__CH2_TXOUTCLK_REF_SOURCE_SZ:1] CH2_TXOUTCLK_REF_SOURCE_REG = CH2_TXOUTCLK_REF_SOURCE;
reg [`GTYE5_QUAD__CH2_TX_10G_CFG0_SZ-1:0] CH2_TX_10G_CFG0_REG = CH2_TX_10G_CFG0;
reg [`GTYE5_QUAD__CH2_TX_10G_CFG1_SZ-1:0] CH2_TX_10G_CFG1_REG = CH2_TX_10G_CFG1;
reg [`GTYE5_QUAD__CH2_TX_10G_CFG2_SZ-1:0] CH2_TX_10G_CFG2_REG = CH2_TX_10G_CFG2;
reg [`GTYE5_QUAD__CH2_TX_10G_CFG3_SZ-1:0] CH2_TX_10G_CFG3_REG = CH2_TX_10G_CFG3;
reg [`GTYE5_QUAD__CH2_TX_ANA_CFG0_SZ-1:0] CH2_TX_ANA_CFG0_REG = CH2_TX_ANA_CFG0;
reg [`GTYE5_QUAD__CH2_TX_CRC_CFG0_SZ-1:0] CH2_TX_CRC_CFG0_REG = CH2_TX_CRC_CFG0;
reg [`GTYE5_QUAD__CH2_TX_CRC_CFG1_SZ-1:0] CH2_TX_CRC_CFG1_REG = CH2_TX_CRC_CFG1;
reg [`GTYE5_QUAD__CH2_TX_CRC_CFG2_SZ-1:0] CH2_TX_CRC_CFG2_REG = CH2_TX_CRC_CFG2;
reg [`GTYE5_QUAD__CH2_TX_CRC_CFG3_SZ-1:0] CH2_TX_CRC_CFG3_REG = CH2_TX_CRC_CFG3;
real CH2_TX_DATA_RATE_REG = CH2_TX_DATA_RATE;
reg [`GTYE5_QUAD__CH2_TX_DRV_CFG0_SZ-1:0] CH2_TX_DRV_CFG0_REG = CH2_TX_DRV_CFG0;
reg [`GTYE5_QUAD__CH2_TX_DRV_CFG1_SZ-1:0] CH2_TX_DRV_CFG1_REG = CH2_TX_DRV_CFG1;
reg [`GTYE5_QUAD__CH2_TX_PCS_CFG0_SZ-1:0] CH2_TX_PCS_CFG0_REG = CH2_TX_PCS_CFG0;
reg [`GTYE5_QUAD__CH2_TX_PCS_CFG1_SZ-1:0] CH2_TX_PCS_CFG1_REG = CH2_TX_PCS_CFG1;
reg [`GTYE5_QUAD__CH2_TX_PCS_CFG2_SZ-1:0] CH2_TX_PCS_CFG2_REG = CH2_TX_PCS_CFG2;
reg [`GTYE5_QUAD__CH2_TX_PCS_CFG3_SZ-1:0] CH2_TX_PCS_CFG3_REG = CH2_TX_PCS_CFG3;
reg [`GTYE5_QUAD__CH2_TX_PHALIGN_CFG0_SZ-1:0] CH2_TX_PHALIGN_CFG0_REG = CH2_TX_PHALIGN_CFG0;
reg [`GTYE5_QUAD__CH2_TX_PHALIGN_CFG1_SZ-1:0] CH2_TX_PHALIGN_CFG1_REG = CH2_TX_PHALIGN_CFG1;
reg [`GTYE5_QUAD__CH2_TX_PHALIGN_CFG2_SZ-1:0] CH2_TX_PHALIGN_CFG2_REG = CH2_TX_PHALIGN_CFG2;
reg [`GTYE5_QUAD__CH2_TX_PHALIGN_CFG3_SZ-1:0] CH2_TX_PHALIGN_CFG3_REG = CH2_TX_PHALIGN_CFG3;
reg [`GTYE5_QUAD__CH2_TX_PHALIGN_CFG4_SZ-1:0] CH2_TX_PHALIGN_CFG4_REG = CH2_TX_PHALIGN_CFG4;
reg [`GTYE5_QUAD__CH2_TX_PHALIGN_CFG5_SZ-1:0] CH2_TX_PHALIGN_CFG5_REG = CH2_TX_PHALIGN_CFG5;
reg [`GTYE5_QUAD__CH2_TX_PIPPM_CFG_SZ-1:0] CH2_TX_PIPPM_CFG_REG = CH2_TX_PIPPM_CFG;
reg [`GTYE5_QUAD__CH2_TX_SER_CFG0_SZ-1:0] CH2_TX_SER_CFG0_REG = CH2_TX_SER_CFG0;
reg [`GTYE5_QUAD__CH3_ADAPT_APT_CFG_SZ-1:0] CH3_ADAPT_APT_CFG_REG = CH3_ADAPT_APT_CFG;
reg [`GTYE5_QUAD__CH3_ADAPT_CAL_CFG_SZ-1:0] CH3_ADAPT_CAL_CFG_REG = CH3_ADAPT_CAL_CFG;
reg [`GTYE5_QUAD__CH3_ADAPT_DFE_CFG_SZ-1:0] CH3_ADAPT_DFE_CFG_REG = CH3_ADAPT_DFE_CFG;
reg [`GTYE5_QUAD__CH3_ADAPT_GC_CFG0_SZ-1:0] CH3_ADAPT_GC_CFG0_REG = CH3_ADAPT_GC_CFG0;
reg [`GTYE5_QUAD__CH3_ADAPT_GC_CFG1_SZ-1:0] CH3_ADAPT_GC_CFG1_REG = CH3_ADAPT_GC_CFG1;
reg [`GTYE5_QUAD__CH3_ADAPT_GC_CFG2_SZ-1:0] CH3_ADAPT_GC_CFG2_REG = CH3_ADAPT_GC_CFG2;
reg [`GTYE5_QUAD__CH3_ADAPT_GC_CFG3_SZ-1:0] CH3_ADAPT_GC_CFG3_REG = CH3_ADAPT_GC_CFG3;
reg [`GTYE5_QUAD__CH3_ADAPT_GEN_CFG0_SZ-1:0] CH3_ADAPT_GEN_CFG0_REG = CH3_ADAPT_GEN_CFG0;
reg [`GTYE5_QUAD__CH3_ADAPT_GEN_CFG1_SZ-1:0] CH3_ADAPT_GEN_CFG1_REG = CH3_ADAPT_GEN_CFG1;
reg [`GTYE5_QUAD__CH3_ADAPT_GEN_CFG2_SZ-1:0] CH3_ADAPT_GEN_CFG2_REG = CH3_ADAPT_GEN_CFG2;
reg [`GTYE5_QUAD__CH3_ADAPT_GEN_CFG3_SZ-1:0] CH3_ADAPT_GEN_CFG3_REG = CH3_ADAPT_GEN_CFG3;
reg [`GTYE5_QUAD__CH3_ADAPT_H01_CFG_SZ-1:0] CH3_ADAPT_H01_CFG_REG = CH3_ADAPT_H01_CFG;
reg [`GTYE5_QUAD__CH3_ADAPT_H23_CFG_SZ-1:0] CH3_ADAPT_H23_CFG_REG = CH3_ADAPT_H23_CFG;
reg [`GTYE5_QUAD__CH3_ADAPT_H45_CFG_SZ-1:0] CH3_ADAPT_H45_CFG_REG = CH3_ADAPT_H45_CFG;
reg [`GTYE5_QUAD__CH3_ADAPT_H67_CFG_SZ-1:0] CH3_ADAPT_H67_CFG_REG = CH3_ADAPT_H67_CFG;
reg [`GTYE5_QUAD__CH3_ADAPT_H89_CFG_SZ-1:0] CH3_ADAPT_H89_CFG_REG = CH3_ADAPT_H89_CFG;
reg [`GTYE5_QUAD__CH3_ADAPT_HAB_CFG_SZ-1:0] CH3_ADAPT_HAB_CFG_REG = CH3_ADAPT_HAB_CFG;
reg [`GTYE5_QUAD__CH3_ADAPT_HCD_CFG_SZ-1:0] CH3_ADAPT_HCD_CFG_REG = CH3_ADAPT_HCD_CFG;
reg [`GTYE5_QUAD__CH3_ADAPT_HEF_CFG_SZ-1:0] CH3_ADAPT_HEF_CFG_REG = CH3_ADAPT_HEF_CFG;
reg [`GTYE5_QUAD__CH3_ADAPT_KH_CFG0_SZ-1:0] CH3_ADAPT_KH_CFG0_REG = CH3_ADAPT_KH_CFG0;
reg [`GTYE5_QUAD__CH3_ADAPT_KH_CFG1_SZ-1:0] CH3_ADAPT_KH_CFG1_REG = CH3_ADAPT_KH_CFG1;
reg [`GTYE5_QUAD__CH3_ADAPT_KH_CFG2_SZ-1:0] CH3_ADAPT_KH_CFG2_REG = CH3_ADAPT_KH_CFG2;
reg [`GTYE5_QUAD__CH3_ADAPT_KH_CFG3_SZ-1:0] CH3_ADAPT_KH_CFG3_REG = CH3_ADAPT_KH_CFG3;
reg [`GTYE5_QUAD__CH3_ADAPT_KH_CFG4_SZ-1:0] CH3_ADAPT_KH_CFG4_REG = CH3_ADAPT_KH_CFG4;
reg [`GTYE5_QUAD__CH3_ADAPT_KH_CFG5_SZ-1:0] CH3_ADAPT_KH_CFG5_REG = CH3_ADAPT_KH_CFG5;
reg [`GTYE5_QUAD__CH3_ADAPT_KL_CFG0_SZ-1:0] CH3_ADAPT_KL_CFG0_REG = CH3_ADAPT_KL_CFG0;
reg [`GTYE5_QUAD__CH3_ADAPT_KL_CFG1_SZ-1:0] CH3_ADAPT_KL_CFG1_REG = CH3_ADAPT_KL_CFG1;
reg [`GTYE5_QUAD__CH3_ADAPT_LCK_CFG0_SZ-1:0] CH3_ADAPT_LCK_CFG0_REG = CH3_ADAPT_LCK_CFG0;
reg [`GTYE5_QUAD__CH3_ADAPT_LCK_CFG1_SZ-1:0] CH3_ADAPT_LCK_CFG1_REG = CH3_ADAPT_LCK_CFG1;
reg [`GTYE5_QUAD__CH3_ADAPT_LCK_CFG2_SZ-1:0] CH3_ADAPT_LCK_CFG2_REG = CH3_ADAPT_LCK_CFG2;
reg [`GTYE5_QUAD__CH3_ADAPT_LCK_CFG3_SZ-1:0] CH3_ADAPT_LCK_CFG3_REG = CH3_ADAPT_LCK_CFG3;
reg [`GTYE5_QUAD__CH3_ADAPT_LOP_CFG_SZ-1:0] CH3_ADAPT_LOP_CFG_REG = CH3_ADAPT_LOP_CFG;
reg [`GTYE5_QUAD__CH3_ADAPT_OS_CFG_SZ-1:0] CH3_ADAPT_OS_CFG_REG = CH3_ADAPT_OS_CFG;
reg [`GTYE5_QUAD__CH3_CHCLK_ILO_CFG_SZ-1:0] CH3_CHCLK_ILO_CFG_REG = CH3_CHCLK_ILO_CFG;
reg [`GTYE5_QUAD__CH3_CHCLK_MISC_CFG_SZ-1:0] CH3_CHCLK_MISC_CFG_REG = CH3_CHCLK_MISC_CFG;
reg [`GTYE5_QUAD__CH3_CHCLK_RSV_CFG_SZ-1:0] CH3_CHCLK_RSV_CFG_REG = CH3_CHCLK_RSV_CFG;
reg [`GTYE5_QUAD__CH3_CHCLK_RXCAL_CFG_SZ-1:0] CH3_CHCLK_RXCAL_CFG_REG = CH3_CHCLK_RXCAL_CFG;
reg [`GTYE5_QUAD__CH3_CHCLK_RXCAL_CFG1_SZ-1:0] CH3_CHCLK_RXCAL_CFG1_REG = CH3_CHCLK_RXCAL_CFG1;
reg [`GTYE5_QUAD__CH3_CHCLK_RXCAL_CFG2_SZ-1:0] CH3_CHCLK_RXCAL_CFG2_REG = CH3_CHCLK_RXCAL_CFG2;
reg [`GTYE5_QUAD__CH3_CHCLK_RXPI_CFG_SZ-1:0] CH3_CHCLK_RXPI_CFG_REG = CH3_CHCLK_RXPI_CFG;
reg [`GTYE5_QUAD__CH3_CHCLK_TXCAL_CFG_SZ-1:0] CH3_CHCLK_TXCAL_CFG_REG = CH3_CHCLK_TXCAL_CFG;
reg [`GTYE5_QUAD__CH3_CHCLK_TXPI_CFG0_SZ-1:0] CH3_CHCLK_TXPI_CFG0_REG = CH3_CHCLK_TXPI_CFG0;
reg [`GTYE5_QUAD__CH3_CHL_RSV_CFG0_SZ-1:0] CH3_CHL_RSV_CFG0_REG = CH3_CHL_RSV_CFG0;
reg [`GTYE5_QUAD__CH3_CHL_RSV_CFG1_SZ-1:0] CH3_CHL_RSV_CFG1_REG = CH3_CHL_RSV_CFG1;
reg [`GTYE5_QUAD__CH3_CHL_RSV_CFG2_SZ-1:0] CH3_CHL_RSV_CFG2_REG = CH3_CHL_RSV_CFG2;
reg [`GTYE5_QUAD__CH3_CHL_RSV_CFG3_SZ-1:0] CH3_CHL_RSV_CFG3_REG = CH3_CHL_RSV_CFG3;
reg [`GTYE5_QUAD__CH3_CHL_RSV_CFG4_SZ-1:0] CH3_CHL_RSV_CFG4_REG = CH3_CHL_RSV_CFG4;
reg [`GTYE5_QUAD__CH3_DA_CFG_SZ-1:0] CH3_DA_CFG_REG = CH3_DA_CFG;
reg [`GTYE5_QUAD__CH3_EYESCAN_CFG0_SZ-1:0] CH3_EYESCAN_CFG0_REG = CH3_EYESCAN_CFG0;
reg [`GTYE5_QUAD__CH3_EYESCAN_CFG1_SZ-1:0] CH3_EYESCAN_CFG1_REG = CH3_EYESCAN_CFG1;
reg [`GTYE5_QUAD__CH3_EYESCAN_CFG10_SZ-1:0] CH3_EYESCAN_CFG10_REG = CH3_EYESCAN_CFG10;
reg [`GTYE5_QUAD__CH3_EYESCAN_CFG11_SZ-1:0] CH3_EYESCAN_CFG11_REG = CH3_EYESCAN_CFG11;
reg [`GTYE5_QUAD__CH3_EYESCAN_CFG12_SZ-1:0] CH3_EYESCAN_CFG12_REG = CH3_EYESCAN_CFG12;
reg [`GTYE5_QUAD__CH3_EYESCAN_CFG13_SZ-1:0] CH3_EYESCAN_CFG13_REG = CH3_EYESCAN_CFG13;
reg [`GTYE5_QUAD__CH3_EYESCAN_CFG14_SZ-1:0] CH3_EYESCAN_CFG14_REG = CH3_EYESCAN_CFG14;
reg [`GTYE5_QUAD__CH3_EYESCAN_CFG15_SZ-1:0] CH3_EYESCAN_CFG15_REG = CH3_EYESCAN_CFG15;
reg [`GTYE5_QUAD__CH3_EYESCAN_CFG16_SZ-1:0] CH3_EYESCAN_CFG16_REG = CH3_EYESCAN_CFG16;
reg [`GTYE5_QUAD__CH3_EYESCAN_CFG2_SZ-1:0] CH3_EYESCAN_CFG2_REG = CH3_EYESCAN_CFG2;
reg [`GTYE5_QUAD__CH3_EYESCAN_CFG3_SZ-1:0] CH3_EYESCAN_CFG3_REG = CH3_EYESCAN_CFG3;
reg [`GTYE5_QUAD__CH3_EYESCAN_CFG4_SZ-1:0] CH3_EYESCAN_CFG4_REG = CH3_EYESCAN_CFG4;
reg [`GTYE5_QUAD__CH3_EYESCAN_CFG5_SZ-1:0] CH3_EYESCAN_CFG5_REG = CH3_EYESCAN_CFG5;
reg [`GTYE5_QUAD__CH3_EYESCAN_CFG6_SZ-1:0] CH3_EYESCAN_CFG6_REG = CH3_EYESCAN_CFG6;
reg [`GTYE5_QUAD__CH3_EYESCAN_CFG7_SZ-1:0] CH3_EYESCAN_CFG7_REG = CH3_EYESCAN_CFG7;
reg [`GTYE5_QUAD__CH3_EYESCAN_CFG8_SZ-1:0] CH3_EYESCAN_CFG8_REG = CH3_EYESCAN_CFG8;
reg [`GTYE5_QUAD__CH3_EYESCAN_CFG9_SZ-1:0] CH3_EYESCAN_CFG9_REG = CH3_EYESCAN_CFG9;
reg [`GTYE5_QUAD__CH3_FABRIC_INTF_CFG0_SZ-1:0] CH3_FABRIC_INTF_CFG0_REG = CH3_FABRIC_INTF_CFG0;
reg [`GTYE5_QUAD__CH3_FABRIC_INTF_CFG1_SZ-1:0] CH3_FABRIC_INTF_CFG1_REG = CH3_FABRIC_INTF_CFG1;
reg [`GTYE5_QUAD__CH3_FABRIC_INTF_CFG2_SZ-1:0] CH3_FABRIC_INTF_CFG2_REG = CH3_FABRIC_INTF_CFG2;
reg [`GTYE5_QUAD__CH3_FABRIC_INTF_CFG3_SZ-1:0] CH3_FABRIC_INTF_CFG3_REG = CH3_FABRIC_INTF_CFG3;
reg [`GTYE5_QUAD__CH3_FABRIC_INTF_CFG4_SZ-1:0] CH3_FABRIC_INTF_CFG4_REG = CH3_FABRIC_INTF_CFG4;
reg [`GTYE5_QUAD__CH3_FABRIC_INTF_CFG5_SZ-1:0] CH3_FABRIC_INTF_CFG5_REG = CH3_FABRIC_INTF_CFG5;
reg CH3_INSTANTIATED_REG = CH3_INSTANTIATED;
reg [`GTYE5_QUAD__CH3_MONITOR_CFG_SZ-1:0] CH3_MONITOR_CFG_REG = CH3_MONITOR_CFG;
reg [`GTYE5_QUAD__CH3_PIPE_CTRL_CFG0_SZ-1:0] CH3_PIPE_CTRL_CFG0_REG = CH3_PIPE_CTRL_CFG0;
reg [`GTYE5_QUAD__CH3_PIPE_CTRL_CFG1_SZ-1:0] CH3_PIPE_CTRL_CFG1_REG = CH3_PIPE_CTRL_CFG1;
reg [`GTYE5_QUAD__CH3_PIPE_CTRL_CFG10_SZ-1:0] CH3_PIPE_CTRL_CFG10_REG = CH3_PIPE_CTRL_CFG10;
reg [`GTYE5_QUAD__CH3_PIPE_CTRL_CFG2_SZ-1:0] CH3_PIPE_CTRL_CFG2_REG = CH3_PIPE_CTRL_CFG2;
reg [`GTYE5_QUAD__CH3_PIPE_CTRL_CFG3_SZ-1:0] CH3_PIPE_CTRL_CFG3_REG = CH3_PIPE_CTRL_CFG3;
reg [`GTYE5_QUAD__CH3_PIPE_CTRL_CFG4_SZ-1:0] CH3_PIPE_CTRL_CFG4_REG = CH3_PIPE_CTRL_CFG4;
reg [`GTYE5_QUAD__CH3_PIPE_CTRL_CFG5_SZ-1:0] CH3_PIPE_CTRL_CFG5_REG = CH3_PIPE_CTRL_CFG5;
reg [`GTYE5_QUAD__CH3_PIPE_CTRL_CFG6_SZ-1:0] CH3_PIPE_CTRL_CFG6_REG = CH3_PIPE_CTRL_CFG6;
reg [`GTYE5_QUAD__CH3_PIPE_CTRL_CFG7_SZ-1:0] CH3_PIPE_CTRL_CFG7_REG = CH3_PIPE_CTRL_CFG7;
reg [`GTYE5_QUAD__CH3_PIPE_CTRL_CFG8_SZ-1:0] CH3_PIPE_CTRL_CFG8_REG = CH3_PIPE_CTRL_CFG8;
reg [`GTYE5_QUAD__CH3_PIPE_CTRL_CFG9_SZ-1:0] CH3_PIPE_CTRL_CFG9_REG = CH3_PIPE_CTRL_CFG9;
reg [`GTYE5_QUAD__CH3_PIPE_TX_EQ_CFG0_SZ-1:0] CH3_PIPE_TX_EQ_CFG0_REG = CH3_PIPE_TX_EQ_CFG0;
reg [`GTYE5_QUAD__CH3_PIPE_TX_EQ_CFG1_SZ-1:0] CH3_PIPE_TX_EQ_CFG1_REG = CH3_PIPE_TX_EQ_CFG1;
reg [`GTYE5_QUAD__CH3_PIPE_TX_EQ_CFG2_SZ-1:0] CH3_PIPE_TX_EQ_CFG2_REG = CH3_PIPE_TX_EQ_CFG2;
reg [`GTYE5_QUAD__CH3_PIPE_TX_EQ_CFG3_SZ-1:0] CH3_PIPE_TX_EQ_CFG3_REG = CH3_PIPE_TX_EQ_CFG3;
reg [`GTYE5_QUAD__CH3_RESET_BYP_HDSHK_CFG_SZ-1:0] CH3_RESET_BYP_HDSHK_CFG_REG = CH3_RESET_BYP_HDSHK_CFG;
reg [`GTYE5_QUAD__CH3_RESET_CFG_SZ-1:0] CH3_RESET_CFG_REG = CH3_RESET_CFG;
reg [`GTYE5_QUAD__CH3_RESET_LOOPER_ID_CFG_SZ-1:0] CH3_RESET_LOOPER_ID_CFG_REG = CH3_RESET_LOOPER_ID_CFG;
reg [`GTYE5_QUAD__CH3_RESET_LOOP_ID_CFG0_SZ-1:0] CH3_RESET_LOOP_ID_CFG0_REG = CH3_RESET_LOOP_ID_CFG0;
reg [`GTYE5_QUAD__CH3_RESET_LOOP_ID_CFG1_SZ-1:0] CH3_RESET_LOOP_ID_CFG1_REG = CH3_RESET_LOOP_ID_CFG1;
reg [`GTYE5_QUAD__CH3_RESET_LOOP_ID_CFG2_SZ-1:0] CH3_RESET_LOOP_ID_CFG2_REG = CH3_RESET_LOOP_ID_CFG2;
reg [`GTYE5_QUAD__CH3_RESET_TIME_CFG0_SZ-1:0] CH3_RESET_TIME_CFG0_REG = CH3_RESET_TIME_CFG0;
reg [`GTYE5_QUAD__CH3_RESET_TIME_CFG1_SZ-1:0] CH3_RESET_TIME_CFG1_REG = CH3_RESET_TIME_CFG1;
reg [`GTYE5_QUAD__CH3_RESET_TIME_CFG2_SZ-1:0] CH3_RESET_TIME_CFG2_REG = CH3_RESET_TIME_CFG2;
reg [`GTYE5_QUAD__CH3_RESET_TIME_CFG3_SZ-1:0] CH3_RESET_TIME_CFG3_REG = CH3_RESET_TIME_CFG3;
real CH3_RXOUTCLK_FREQ_REG = CH3_RXOUTCLK_FREQ;
real CH3_RXOUTCLK_REF_FREQ_REG = CH3_RXOUTCLK_REF_FREQ;
reg [`GTYE5_QUAD__CH3_RXOUTCLK_REF_SOURCE_SZ:1] CH3_RXOUTCLK_REF_SOURCE_REG = CH3_RXOUTCLK_REF_SOURCE;
reg [`GTYE5_QUAD__CH3_RX_CDR_CFG0_SZ-1:0] CH3_RX_CDR_CFG0_REG = CH3_RX_CDR_CFG0;
reg [`GTYE5_QUAD__CH3_RX_CDR_CFG1_SZ-1:0] CH3_RX_CDR_CFG1_REG = CH3_RX_CDR_CFG1;
reg [`GTYE5_QUAD__CH3_RX_CDR_CFG2_SZ-1:0] CH3_RX_CDR_CFG2_REG = CH3_RX_CDR_CFG2;
reg [`GTYE5_QUAD__CH3_RX_CDR_CFG3_SZ-1:0] CH3_RX_CDR_CFG3_REG = CH3_RX_CDR_CFG3;
reg [`GTYE5_QUAD__CH3_RX_CDR_CFG4_SZ-1:0] CH3_RX_CDR_CFG4_REG = CH3_RX_CDR_CFG4;
reg [`GTYE5_QUAD__CH3_RX_CRC_CFG0_SZ-1:0] CH3_RX_CRC_CFG0_REG = CH3_RX_CRC_CFG0;
reg [`GTYE5_QUAD__CH3_RX_CRC_CFG1_SZ-1:0] CH3_RX_CRC_CFG1_REG = CH3_RX_CRC_CFG1;
reg [`GTYE5_QUAD__CH3_RX_CRC_CFG2_SZ-1:0] CH3_RX_CRC_CFG2_REG = CH3_RX_CRC_CFG2;
reg [`GTYE5_QUAD__CH3_RX_CRC_CFG3_SZ-1:0] CH3_RX_CRC_CFG3_REG = CH3_RX_CRC_CFG3;
reg [`GTYE5_QUAD__CH3_RX_CTLE_CFG0_SZ-1:0] CH3_RX_CTLE_CFG0_REG = CH3_RX_CTLE_CFG0;
reg [`GTYE5_QUAD__CH3_RX_CTLE_CFG1_SZ-1:0] CH3_RX_CTLE_CFG1_REG = CH3_RX_CTLE_CFG1;
reg [`GTYE5_QUAD__CH3_RX_DACI2V_CFG0_SZ-1:0] CH3_RX_DACI2V_CFG0_REG = CH3_RX_DACI2V_CFG0;
real CH3_RX_DATA_RATE_REG = CH3_RX_DATA_RATE;
reg [`GTYE5_QUAD__CH3_RX_DFE_CFG0_SZ-1:0] CH3_RX_DFE_CFG0_REG = CH3_RX_DFE_CFG0;
reg [`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG0_SZ-1:0] CH3_RX_ELASTIC_BUF_CFG0_REG = CH3_RX_ELASTIC_BUF_CFG0;
reg [`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG1_SZ-1:0] CH3_RX_ELASTIC_BUF_CFG1_REG = CH3_RX_ELASTIC_BUF_CFG1;
reg [`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG2_SZ-1:0] CH3_RX_ELASTIC_BUF_CFG2_REG = CH3_RX_ELASTIC_BUF_CFG2;
reg [`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG3_SZ-1:0] CH3_RX_ELASTIC_BUF_CFG3_REG = CH3_RX_ELASTIC_BUF_CFG3;
reg [`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG4_SZ-1:0] CH3_RX_ELASTIC_BUF_CFG4_REG = CH3_RX_ELASTIC_BUF_CFG4;
reg [`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG5_SZ-1:0] CH3_RX_ELASTIC_BUF_CFG5_REG = CH3_RX_ELASTIC_BUF_CFG5;
reg [`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG6_SZ-1:0] CH3_RX_ELASTIC_BUF_CFG6_REG = CH3_RX_ELASTIC_BUF_CFG6;
reg [`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG7_SZ-1:0] CH3_RX_ELASTIC_BUF_CFG7_REG = CH3_RX_ELASTIC_BUF_CFG7;
reg [`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG8_SZ-1:0] CH3_RX_ELASTIC_BUF_CFG8_REG = CH3_RX_ELASTIC_BUF_CFG8;
reg [`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG9_SZ-1:0] CH3_RX_ELASTIC_BUF_CFG9_REG = CH3_RX_ELASTIC_BUF_CFG9;
reg [`GTYE5_QUAD__CH3_RX_MISC_CFG0_SZ-1:0] CH3_RX_MISC_CFG0_REG = CH3_RX_MISC_CFG0;
reg [`GTYE5_QUAD__CH3_RX_OOB_CFG0_SZ-1:0] CH3_RX_OOB_CFG0_REG = CH3_RX_OOB_CFG0;
reg [`GTYE5_QUAD__CH3_RX_OOB_CFG1_SZ-1:0] CH3_RX_OOB_CFG1_REG = CH3_RX_OOB_CFG1;
reg [`GTYE5_QUAD__CH3_RX_PAD_CFG0_SZ-1:0] CH3_RX_PAD_CFG0_REG = CH3_RX_PAD_CFG0;
reg [`GTYE5_QUAD__CH3_RX_PAD_CFG1_SZ-1:0] CH3_RX_PAD_CFG1_REG = CH3_RX_PAD_CFG1;
reg [`GTYE5_QUAD__CH3_RX_PCS_CFG0_SZ-1:0] CH3_RX_PCS_CFG0_REG = CH3_RX_PCS_CFG0;
reg [`GTYE5_QUAD__CH3_RX_PCS_CFG1_SZ-1:0] CH3_RX_PCS_CFG1_REG = CH3_RX_PCS_CFG1;
reg [`GTYE5_QUAD__CH3_RX_PCS_CFG2_SZ-1:0] CH3_RX_PCS_CFG2_REG = CH3_RX_PCS_CFG2;
reg [`GTYE5_QUAD__CH3_RX_PCS_CFG3_SZ-1:0] CH3_RX_PCS_CFG3_REG = CH3_RX_PCS_CFG3;
reg [`GTYE5_QUAD__CH3_RX_PCS_CFG4_SZ-1:0] CH3_RX_PCS_CFG4_REG = CH3_RX_PCS_CFG4;
reg [`GTYE5_QUAD__CH3_RX_PHALIGN_CFG0_SZ-1:0] CH3_RX_PHALIGN_CFG0_REG = CH3_RX_PHALIGN_CFG0;
reg [`GTYE5_QUAD__CH3_RX_PHALIGN_CFG1_SZ-1:0] CH3_RX_PHALIGN_CFG1_REG = CH3_RX_PHALIGN_CFG1;
reg [`GTYE5_QUAD__CH3_RX_PHALIGN_CFG2_SZ-1:0] CH3_RX_PHALIGN_CFG2_REG = CH3_RX_PHALIGN_CFG2;
reg [`GTYE5_QUAD__CH3_RX_PHALIGN_CFG3_SZ-1:0] CH3_RX_PHALIGN_CFG3_REG = CH3_RX_PHALIGN_CFG3;
reg [`GTYE5_QUAD__CH3_RX_PHALIGN_CFG4_SZ-1:0] CH3_RX_PHALIGN_CFG4_REG = CH3_RX_PHALIGN_CFG4;
reg [`GTYE5_QUAD__CH3_RX_PHALIGN_CFG5_SZ-1:0] CH3_RX_PHALIGN_CFG5_REG = CH3_RX_PHALIGN_CFG5;
reg [`GTYE5_QUAD__CH3_SIM_MODE_SZ:1] CH3_SIM_MODE_REG = CH3_SIM_MODE;
reg [`GTYE5_QUAD__CH3_SIM_RECEIVER_DETECT_PASS_SZ:1] CH3_SIM_RECEIVER_DETECT_PASS_REG = CH3_SIM_RECEIVER_DETECT_PASS;
reg [`GTYE5_QUAD__CH3_SIM_RESET_SPEEDUP_SZ:1] CH3_SIM_RESET_SPEEDUP_REG = CH3_SIM_RESET_SPEEDUP;
reg [`GTYE5_QUAD__CH3_SIM_TX_EIDLE_DRIVE_LEVEL_SZ:1] CH3_SIM_TX_EIDLE_DRIVE_LEVEL_REG = CH3_SIM_TX_EIDLE_DRIVE_LEVEL;
real CH3_TXOUTCLK_FREQ_REG = CH3_TXOUTCLK_FREQ;
real CH3_TXOUTCLK_REF_FREQ_REG = CH3_TXOUTCLK_REF_FREQ;
reg [`GTYE5_QUAD__CH3_TXOUTCLK_REF_SOURCE_SZ:1] CH3_TXOUTCLK_REF_SOURCE_REG = CH3_TXOUTCLK_REF_SOURCE;
reg [`GTYE5_QUAD__CH3_TX_10G_CFG0_SZ-1:0] CH3_TX_10G_CFG0_REG = CH3_TX_10G_CFG0;
reg [`GTYE5_QUAD__CH3_TX_10G_CFG1_SZ-1:0] CH3_TX_10G_CFG1_REG = CH3_TX_10G_CFG1;
reg [`GTYE5_QUAD__CH3_TX_10G_CFG2_SZ-1:0] CH3_TX_10G_CFG2_REG = CH3_TX_10G_CFG2;
reg [`GTYE5_QUAD__CH3_TX_10G_CFG3_SZ-1:0] CH3_TX_10G_CFG3_REG = CH3_TX_10G_CFG3;
reg [`GTYE5_QUAD__CH3_TX_ANA_CFG0_SZ-1:0] CH3_TX_ANA_CFG0_REG = CH3_TX_ANA_CFG0;
reg [`GTYE5_QUAD__CH3_TX_CRC_CFG0_SZ-1:0] CH3_TX_CRC_CFG0_REG = CH3_TX_CRC_CFG0;
reg [`GTYE5_QUAD__CH3_TX_CRC_CFG1_SZ-1:0] CH3_TX_CRC_CFG1_REG = CH3_TX_CRC_CFG1;
reg [`GTYE5_QUAD__CH3_TX_CRC_CFG2_SZ-1:0] CH3_TX_CRC_CFG2_REG = CH3_TX_CRC_CFG2;
reg [`GTYE5_QUAD__CH3_TX_CRC_CFG3_SZ-1:0] CH3_TX_CRC_CFG3_REG = CH3_TX_CRC_CFG3;
real CH3_TX_DATA_RATE_REG = CH3_TX_DATA_RATE;
reg [`GTYE5_QUAD__CH3_TX_DRV_CFG0_SZ-1:0] CH3_TX_DRV_CFG0_REG = CH3_TX_DRV_CFG0;
reg [`GTYE5_QUAD__CH3_TX_DRV_CFG1_SZ-1:0] CH3_TX_DRV_CFG1_REG = CH3_TX_DRV_CFG1;
reg [`GTYE5_QUAD__CH3_TX_PCS_CFG0_SZ-1:0] CH3_TX_PCS_CFG0_REG = CH3_TX_PCS_CFG0;
reg [`GTYE5_QUAD__CH3_TX_PCS_CFG1_SZ-1:0] CH3_TX_PCS_CFG1_REG = CH3_TX_PCS_CFG1;
reg [`GTYE5_QUAD__CH3_TX_PCS_CFG2_SZ-1:0] CH3_TX_PCS_CFG2_REG = CH3_TX_PCS_CFG2;
reg [`GTYE5_QUAD__CH3_TX_PCS_CFG3_SZ-1:0] CH3_TX_PCS_CFG3_REG = CH3_TX_PCS_CFG3;
reg [`GTYE5_QUAD__CH3_TX_PHALIGN_CFG0_SZ-1:0] CH3_TX_PHALIGN_CFG0_REG = CH3_TX_PHALIGN_CFG0;
reg [`GTYE5_QUAD__CH3_TX_PHALIGN_CFG1_SZ-1:0] CH3_TX_PHALIGN_CFG1_REG = CH3_TX_PHALIGN_CFG1;
reg [`GTYE5_QUAD__CH3_TX_PHALIGN_CFG2_SZ-1:0] CH3_TX_PHALIGN_CFG2_REG = CH3_TX_PHALIGN_CFG2;
reg [`GTYE5_QUAD__CH3_TX_PHALIGN_CFG3_SZ-1:0] CH3_TX_PHALIGN_CFG3_REG = CH3_TX_PHALIGN_CFG3;
reg [`GTYE5_QUAD__CH3_TX_PHALIGN_CFG4_SZ-1:0] CH3_TX_PHALIGN_CFG4_REG = CH3_TX_PHALIGN_CFG4;
reg [`GTYE5_QUAD__CH3_TX_PHALIGN_CFG5_SZ-1:0] CH3_TX_PHALIGN_CFG5_REG = CH3_TX_PHALIGN_CFG5;
reg [`GTYE5_QUAD__CH3_TX_PIPPM_CFG_SZ-1:0] CH3_TX_PIPPM_CFG_REG = CH3_TX_PIPPM_CFG;
reg [`GTYE5_QUAD__CH3_TX_SER_CFG0_SZ-1:0] CH3_TX_SER_CFG0_REG = CH3_TX_SER_CFG0;
reg [`GTYE5_QUAD__CHANNEL_CONNECTIVITY_SZ:1] CHANNEL_CONNECTIVITY_REG = CHANNEL_CONNECTIVITY;
reg [`GTYE5_QUAD__CTRL_RSV_CFG0_SZ-1:0] CTRL_RSV_CFG0_REG = CTRL_RSV_CFG0;
reg [`GTYE5_QUAD__CTRL_RSV_CFG1_SZ-1:0] CTRL_RSV_CFG1_REG = CTRL_RSV_CFG1;
reg HS0_LCPLL_IPS_PIN_EN_REG = HS0_LCPLL_IPS_PIN_EN;
reg [`GTYE5_QUAD__HS0_LCPLL_IPS_REFCLK_SEL_SZ-1:0] HS0_LCPLL_IPS_REFCLK_SEL_REG = HS0_LCPLL_IPS_REFCLK_SEL;
reg [`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP0_SZ-1:0] HS0_LCPLL_REFCLK_MAP0_REG = HS0_LCPLL_REFCLK_MAP0;
reg [`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP1_SZ-1:0] HS0_LCPLL_REFCLK_MAP1_REG = HS0_LCPLL_REFCLK_MAP1;
reg [`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP2_SZ-1:0] HS0_LCPLL_REFCLK_MAP2_REG = HS0_LCPLL_REFCLK_MAP2;
reg [`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP3_SZ-1:0] HS0_LCPLL_REFCLK_MAP3_REG = HS0_LCPLL_REFCLK_MAP3;
reg [`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP4_SZ-1:0] HS0_LCPLL_REFCLK_MAP4_REG = HS0_LCPLL_REFCLK_MAP4;
reg [`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP5_SZ-1:0] HS0_LCPLL_REFCLK_MAP5_REG = HS0_LCPLL_REFCLK_MAP5;
reg [`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP6_SZ-1:0] HS0_LCPLL_REFCLK_MAP6_REG = HS0_LCPLL_REFCLK_MAP6;
reg [`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP7_SZ-1:0] HS0_LCPLL_REFCLK_MAP7_REG = HS0_LCPLL_REFCLK_MAP7;
reg HS0_RPLL_IPS_PIN_EN_REG = HS0_RPLL_IPS_PIN_EN;
reg [`GTYE5_QUAD__HS0_RPLL_IPS_REFCLK_SEL_SZ-1:0] HS0_RPLL_IPS_REFCLK_SEL_REG = HS0_RPLL_IPS_REFCLK_SEL;
reg [`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP0_SZ-1:0] HS0_RPLL_REFCLK_MAP0_REG = HS0_RPLL_REFCLK_MAP0;
reg [`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP1_SZ-1:0] HS0_RPLL_REFCLK_MAP1_REG = HS0_RPLL_REFCLK_MAP1;
reg [`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP2_SZ-1:0] HS0_RPLL_REFCLK_MAP2_REG = HS0_RPLL_REFCLK_MAP2;
reg [`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP3_SZ-1:0] HS0_RPLL_REFCLK_MAP3_REG = HS0_RPLL_REFCLK_MAP3;
reg [`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP4_SZ-1:0] HS0_RPLL_REFCLK_MAP4_REG = HS0_RPLL_REFCLK_MAP4;
reg [`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP5_SZ-1:0] HS0_RPLL_REFCLK_MAP5_REG = HS0_RPLL_REFCLK_MAP5;
reg [`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP6_SZ-1:0] HS0_RPLL_REFCLK_MAP6_REG = HS0_RPLL_REFCLK_MAP6;
reg [`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP7_SZ-1:0] HS0_RPLL_REFCLK_MAP7_REG = HS0_RPLL_REFCLK_MAP7;
reg HS1_LCPLL_IPS_PIN_EN_REG = HS1_LCPLL_IPS_PIN_EN;
reg [`GTYE5_QUAD__HS1_LCPLL_IPS_REFCLK_SEL_SZ-1:0] HS1_LCPLL_IPS_REFCLK_SEL_REG = HS1_LCPLL_IPS_REFCLK_SEL;
reg [`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP0_SZ-1:0] HS1_LCPLL_REFCLK_MAP0_REG = HS1_LCPLL_REFCLK_MAP0;
reg [`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP1_SZ-1:0] HS1_LCPLL_REFCLK_MAP1_REG = HS1_LCPLL_REFCLK_MAP1;
reg [`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP2_SZ-1:0] HS1_LCPLL_REFCLK_MAP2_REG = HS1_LCPLL_REFCLK_MAP2;
reg [`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP3_SZ-1:0] HS1_LCPLL_REFCLK_MAP3_REG = HS1_LCPLL_REFCLK_MAP3;
reg [`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP4_SZ-1:0] HS1_LCPLL_REFCLK_MAP4_REG = HS1_LCPLL_REFCLK_MAP4;
reg [`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP5_SZ-1:0] HS1_LCPLL_REFCLK_MAP5_REG = HS1_LCPLL_REFCLK_MAP5;
reg [`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP6_SZ-1:0] HS1_LCPLL_REFCLK_MAP6_REG = HS1_LCPLL_REFCLK_MAP6;
reg [`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP7_SZ-1:0] HS1_LCPLL_REFCLK_MAP7_REG = HS1_LCPLL_REFCLK_MAP7;
reg HS1_RPLL_IPS_PIN_EN_REG = HS1_RPLL_IPS_PIN_EN;
reg [`GTYE5_QUAD__HS1_RPLL_IPS_REFCLK_SEL_SZ-1:0] HS1_RPLL_IPS_REFCLK_SEL_REG = HS1_RPLL_IPS_REFCLK_SEL;
reg [`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP0_SZ-1:0] HS1_RPLL_REFCLK_MAP0_REG = HS1_RPLL_REFCLK_MAP0;
reg [`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP1_SZ-1:0] HS1_RPLL_REFCLK_MAP1_REG = HS1_RPLL_REFCLK_MAP1;
reg [`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP2_SZ-1:0] HS1_RPLL_REFCLK_MAP2_REG = HS1_RPLL_REFCLK_MAP2;
reg [`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP3_SZ-1:0] HS1_RPLL_REFCLK_MAP3_REG = HS1_RPLL_REFCLK_MAP3;
reg [`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP4_SZ-1:0] HS1_RPLL_REFCLK_MAP4_REG = HS1_RPLL_REFCLK_MAP4;
reg [`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP5_SZ-1:0] HS1_RPLL_REFCLK_MAP5_REG = HS1_RPLL_REFCLK_MAP5;
reg [`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP6_SZ-1:0] HS1_RPLL_REFCLK_MAP6_REG = HS1_RPLL_REFCLK_MAP6;
reg [`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP7_SZ-1:0] HS1_RPLL_REFCLK_MAP7_REG = HS1_RPLL_REFCLK_MAP7;
reg [`GTYE5_QUAD__HSCLK0_HSDIST_CFG_SZ-1:0] HSCLK0_HSDIST_CFG_REG = HSCLK0_HSDIST_CFG;
reg HSCLK0_INSTANTIATED_REG = HSCLK0_INSTANTIATED;
reg [`GTYE5_QUAD__HSCLK0_LCPLL_CFG0_SZ-1:0] HSCLK0_LCPLL_CFG0_REG = HSCLK0_LCPLL_CFG0;
reg [`GTYE5_QUAD__HSCLK0_LCPLL_CFG1_SZ-1:0] HSCLK0_LCPLL_CFG1_REG = HSCLK0_LCPLL_CFG1;
reg [`GTYE5_QUAD__HSCLK0_LCPLL_CFG2_SZ-1:0] HSCLK0_LCPLL_CFG2_REG = HSCLK0_LCPLL_CFG2;
reg [`GTYE5_QUAD__HSCLK0_LCPLL_LGC_CFG0_SZ-1:0] HSCLK0_LCPLL_LGC_CFG0_REG = HSCLK0_LCPLL_LGC_CFG0;
reg [`GTYE5_QUAD__HSCLK0_LCPLL_LGC_CFG1_SZ-1:0] HSCLK0_LCPLL_LGC_CFG1_REG = HSCLK0_LCPLL_LGC_CFG1;
reg [`GTYE5_QUAD__HSCLK0_LCPLL_LGC_CFG2_SZ-1:0] HSCLK0_LCPLL_LGC_CFG2_REG = HSCLK0_LCPLL_LGC_CFG2;
reg [`GTYE5_QUAD__HSCLK0_RPLL_CFG0_SZ-1:0] HSCLK0_RPLL_CFG0_REG = HSCLK0_RPLL_CFG0;
reg [`GTYE5_QUAD__HSCLK0_RPLL_CFG1_SZ-1:0] HSCLK0_RPLL_CFG1_REG = HSCLK0_RPLL_CFG1;
reg [`GTYE5_QUAD__HSCLK0_RPLL_CFG2_SZ-1:0] HSCLK0_RPLL_CFG2_REG = HSCLK0_RPLL_CFG2;
reg [`GTYE5_QUAD__HSCLK0_RPLL_LGC_CFG0_SZ-1:0] HSCLK0_RPLL_LGC_CFG0_REG = HSCLK0_RPLL_LGC_CFG0;
reg [`GTYE5_QUAD__HSCLK0_RPLL_LGC_CFG1_SZ-1:0] HSCLK0_RPLL_LGC_CFG1_REG = HSCLK0_RPLL_LGC_CFG1;
reg [`GTYE5_QUAD__HSCLK0_RPLL_LGC_CFG2_SZ-1:0] HSCLK0_RPLL_LGC_CFG2_REG = HSCLK0_RPLL_LGC_CFG2;
reg [`GTYE5_QUAD__HSCLK0_RXRECCLK_SEL_SZ-1:0] HSCLK0_RXRECCLK_SEL_REG = HSCLK0_RXRECCLK_SEL;
reg [`GTYE5_QUAD__HSCLK1_HSDIST_CFG_SZ-1:0] HSCLK1_HSDIST_CFG_REG = HSCLK1_HSDIST_CFG;
reg HSCLK1_INSTANTIATED_REG = HSCLK1_INSTANTIATED;
reg [`GTYE5_QUAD__HSCLK1_LCPLL_CFG0_SZ-1:0] HSCLK1_LCPLL_CFG0_REG = HSCLK1_LCPLL_CFG0;
reg [`GTYE5_QUAD__HSCLK1_LCPLL_CFG1_SZ-1:0] HSCLK1_LCPLL_CFG1_REG = HSCLK1_LCPLL_CFG1;
reg [`GTYE5_QUAD__HSCLK1_LCPLL_CFG2_SZ-1:0] HSCLK1_LCPLL_CFG2_REG = HSCLK1_LCPLL_CFG2;
reg [`GTYE5_QUAD__HSCLK1_LCPLL_LGC_CFG0_SZ-1:0] HSCLK1_LCPLL_LGC_CFG0_REG = HSCLK1_LCPLL_LGC_CFG0;
reg [`GTYE5_QUAD__HSCLK1_LCPLL_LGC_CFG1_SZ-1:0] HSCLK1_LCPLL_LGC_CFG1_REG = HSCLK1_LCPLL_LGC_CFG1;
reg [`GTYE5_QUAD__HSCLK1_LCPLL_LGC_CFG2_SZ-1:0] HSCLK1_LCPLL_LGC_CFG2_REG = HSCLK1_LCPLL_LGC_CFG2;
reg [`GTYE5_QUAD__HSCLK1_RPLL_CFG0_SZ-1:0] HSCLK1_RPLL_CFG0_REG = HSCLK1_RPLL_CFG0;
reg [`GTYE5_QUAD__HSCLK1_RPLL_CFG1_SZ-1:0] HSCLK1_RPLL_CFG1_REG = HSCLK1_RPLL_CFG1;
reg [`GTYE5_QUAD__HSCLK1_RPLL_CFG2_SZ-1:0] HSCLK1_RPLL_CFG2_REG = HSCLK1_RPLL_CFG2;
reg [`GTYE5_QUAD__HSCLK1_RPLL_LGC_CFG0_SZ-1:0] HSCLK1_RPLL_LGC_CFG0_REG = HSCLK1_RPLL_LGC_CFG0;
reg [`GTYE5_QUAD__HSCLK1_RPLL_LGC_CFG1_SZ-1:0] HSCLK1_RPLL_LGC_CFG1_REG = HSCLK1_RPLL_LGC_CFG1;
reg [`GTYE5_QUAD__HSCLK1_RPLL_LGC_CFG2_SZ-1:0] HSCLK1_RPLL_LGC_CFG2_REG = HSCLK1_RPLL_LGC_CFG2;
reg [`GTYE5_QUAD__HSCLK1_RXRECCLK_SEL_SZ-1:0] HSCLK1_RXRECCLK_SEL_REG = HSCLK1_RXRECCLK_SEL;
reg [`GTYE5_QUAD__MEMORY_INIT_FILE_SZ:1] MEMORY_INIT_FILE_REG = MEMORY_INIT_FILE;
reg [`GTYE5_QUAD__MST_RESET_CFG_SZ-1:0] MST_RESET_CFG_REG = MST_RESET_CFG;
reg [`GTYE5_QUAD__PIN_CFG0_SZ-1:0] PIN_CFG0_REG = PIN_CFG0;
reg [`GTYE5_QUAD__POR_CFG_SZ-1:0] POR_CFG_REG = POR_CFG;
reg QUAD_INSTANTIATED_REG = QUAD_INSTANTIATED;
reg [`GTYE5_QUAD__QUAD_SIM_MODE_SZ:1] QUAD_SIM_MODE_REG = QUAD_SIM_MODE;
reg [`GTYE5_QUAD__QUAD_SIM_RESET_SPEEDUP_SZ:1] QUAD_SIM_RESET_SPEEDUP_REG = QUAD_SIM_RESET_SPEEDUP;
reg [`GTYE5_QUAD__RCALBG0_CFG0_SZ-1:0] RCALBG0_CFG0_REG = RCALBG0_CFG0;
reg [`GTYE5_QUAD__RCALBG0_CFG1_SZ-1:0] RCALBG0_CFG1_REG = RCALBG0_CFG1;
reg [`GTYE5_QUAD__RCALBG0_CFG2_SZ-1:0] RCALBG0_CFG2_REG = RCALBG0_CFG2;
reg [`GTYE5_QUAD__RCALBG0_CFG3_SZ-1:0] RCALBG0_CFG3_REG = RCALBG0_CFG3;
reg [`GTYE5_QUAD__RCALBG0_CFG4_SZ-1:0] RCALBG0_CFG4_REG = RCALBG0_CFG4;
reg [`GTYE5_QUAD__RCALBG0_CFG5_SZ-1:0] RCALBG0_CFG5_REG = RCALBG0_CFG5;
reg [`GTYE5_QUAD__RCALBG1_CFG0_SZ-1:0] RCALBG1_CFG0_REG = RCALBG1_CFG0;
reg [`GTYE5_QUAD__RCALBG1_CFG1_SZ-1:0] RCALBG1_CFG1_REG = RCALBG1_CFG1;
reg [`GTYE5_QUAD__RCALBG1_CFG2_SZ-1:0] RCALBG1_CFG2_REG = RCALBG1_CFG2;
reg [`GTYE5_QUAD__RCALBG1_CFG3_SZ-1:0] RCALBG1_CFG3_REG = RCALBG1_CFG3;
reg [`GTYE5_QUAD__RCALBG1_CFG4_SZ-1:0] RCALBG1_CFG4_REG = RCALBG1_CFG4;
reg [`GTYE5_QUAD__RCALBG1_CFG5_SZ-1:0] RCALBG1_CFG5_REG = RCALBG1_CFG5;
reg [`GTYE5_QUAD__RXRSTDONE_DIST_SEL_SZ-1:0] RXRSTDONE_DIST_SEL_REG = RXRSTDONE_DIST_SEL;
reg [`GTYE5_QUAD__SIM_VERSION_SZ:1] SIM_VERSION_REG = SIM_VERSION;
reg [`GTYE5_QUAD__STAT_NPI_REG_LIST_SZ:1] STAT_NPI_REG_LIST_REG = STAT_NPI_REG_LIST;
reg [`GTYE5_QUAD__TERMPROG_CFG_SZ-1:0] TERMPROG_CFG_REG = TERMPROG_CFG;
reg [`GTYE5_QUAD__TXRSTDONE_DIST_SEL_SZ-1:0] TXRSTDONE_DIST_SEL_REG = TXRSTDONE_DIST_SEL;
reg [`GTYE5_QUAD__UB_CFG0_SZ-1:0] UB_CFG0_REG = UB_CFG0;

initial begin
  ATTR[`GTYE5_QUAD__A_CFG0] = A_CFG0;
  ATTR[`GTYE5_QUAD__A_CFG1] = A_CFG1;
  ATTR[`GTYE5_QUAD__A_CFG2] = A_CFG2;
  ATTR[`GTYE5_QUAD__A_CFG3] = A_CFG3;
  ATTR[`GTYE5_QUAD__A_CFG4] = A_CFG4;
  ATTR[`GTYE5_QUAD__A_CFG5] = A_CFG5;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_APT_CFG] = CH0_ADAPT_APT_CFG;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_CAL_CFG] = CH0_ADAPT_CAL_CFG;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_DFE_CFG] = CH0_ADAPT_DFE_CFG;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_GC_CFG0] = CH0_ADAPT_GC_CFG0;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_GC_CFG1] = CH0_ADAPT_GC_CFG1;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_GC_CFG2] = CH0_ADAPT_GC_CFG2;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_GC_CFG3] = CH0_ADAPT_GC_CFG3;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_GEN_CFG0] = CH0_ADAPT_GEN_CFG0;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_GEN_CFG1] = CH0_ADAPT_GEN_CFG1;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_GEN_CFG2] = CH0_ADAPT_GEN_CFG2;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_GEN_CFG3] = CH0_ADAPT_GEN_CFG3;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_H01_CFG] = CH0_ADAPT_H01_CFG;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_H23_CFG] = CH0_ADAPT_H23_CFG;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_H45_CFG] = CH0_ADAPT_H45_CFG;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_H67_CFG] = CH0_ADAPT_H67_CFG;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_H89_CFG] = CH0_ADAPT_H89_CFG;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_HAB_CFG] = CH0_ADAPT_HAB_CFG;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_HCD_CFG] = CH0_ADAPT_HCD_CFG;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_HEF_CFG] = CH0_ADAPT_HEF_CFG;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_KH_CFG0] = CH0_ADAPT_KH_CFG0;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_KH_CFG1] = CH0_ADAPT_KH_CFG1;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_KH_CFG2] = CH0_ADAPT_KH_CFG2;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_KH_CFG3] = CH0_ADAPT_KH_CFG3;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_KH_CFG4] = CH0_ADAPT_KH_CFG4;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_KH_CFG5] = CH0_ADAPT_KH_CFG5;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_KL_CFG0] = CH0_ADAPT_KL_CFG0;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_KL_CFG1] = CH0_ADAPT_KL_CFG1;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_LCK_CFG0] = CH0_ADAPT_LCK_CFG0;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_LCK_CFG1] = CH0_ADAPT_LCK_CFG1;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_LCK_CFG2] = CH0_ADAPT_LCK_CFG2;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_LCK_CFG3] = CH0_ADAPT_LCK_CFG3;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_LOP_CFG] = CH0_ADAPT_LOP_CFG;
  ATTR[`GTYE5_QUAD__CH0_ADAPT_OS_CFG] = CH0_ADAPT_OS_CFG;
  ATTR[`GTYE5_QUAD__CH0_CHCLK_ILO_CFG] = CH0_CHCLK_ILO_CFG;
  ATTR[`GTYE5_QUAD__CH0_CHCLK_MISC_CFG] = CH0_CHCLK_MISC_CFG;
  ATTR[`GTYE5_QUAD__CH0_CHCLK_RSV_CFG] = CH0_CHCLK_RSV_CFG;
  ATTR[`GTYE5_QUAD__CH0_CHCLK_RXCAL_CFG1] = CH0_CHCLK_RXCAL_CFG1;
  ATTR[`GTYE5_QUAD__CH0_CHCLK_RXCAL_CFG2] = CH0_CHCLK_RXCAL_CFG2;
  ATTR[`GTYE5_QUAD__CH0_CHCLK_RXCAL_CFG] = CH0_CHCLK_RXCAL_CFG;
  ATTR[`GTYE5_QUAD__CH0_CHCLK_RXPI_CFG] = CH0_CHCLK_RXPI_CFG;
  ATTR[`GTYE5_QUAD__CH0_CHCLK_TXCAL_CFG] = CH0_CHCLK_TXCAL_CFG;
  ATTR[`GTYE5_QUAD__CH0_CHCLK_TXPI_CFG0] = CH0_CHCLK_TXPI_CFG0;
  ATTR[`GTYE5_QUAD__CH0_CHL_RSV_CFG0] = CH0_CHL_RSV_CFG0;
  ATTR[`GTYE5_QUAD__CH0_CHL_RSV_CFG1] = CH0_CHL_RSV_CFG1;
  ATTR[`GTYE5_QUAD__CH0_CHL_RSV_CFG2] = CH0_CHL_RSV_CFG2;
  ATTR[`GTYE5_QUAD__CH0_CHL_RSV_CFG3] = CH0_CHL_RSV_CFG3;
  ATTR[`GTYE5_QUAD__CH0_CHL_RSV_CFG4] = CH0_CHL_RSV_CFG4;
  ATTR[`GTYE5_QUAD__CH0_DA_CFG] = CH0_DA_CFG;
  ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG0] = CH0_EYESCAN_CFG0;
  ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG10] = CH0_EYESCAN_CFG10;
  ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG11] = CH0_EYESCAN_CFG11;
  ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG12] = CH0_EYESCAN_CFG12;
  ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG13] = CH0_EYESCAN_CFG13;
  ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG14] = CH0_EYESCAN_CFG14;
  ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG15] = CH0_EYESCAN_CFG15;
  ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG16] = CH0_EYESCAN_CFG16;
  ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG1] = CH0_EYESCAN_CFG1;
  ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG2] = CH0_EYESCAN_CFG2;
  ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG3] = CH0_EYESCAN_CFG3;
  ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG4] = CH0_EYESCAN_CFG4;
  ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG5] = CH0_EYESCAN_CFG5;
  ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG6] = CH0_EYESCAN_CFG6;
  ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG7] = CH0_EYESCAN_CFG7;
  ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG8] = CH0_EYESCAN_CFG8;
  ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG9] = CH0_EYESCAN_CFG9;
  ATTR[`GTYE5_QUAD__CH0_FABRIC_INTF_CFG0] = CH0_FABRIC_INTF_CFG0;
  ATTR[`GTYE5_QUAD__CH0_FABRIC_INTF_CFG1] = CH0_FABRIC_INTF_CFG1;
  ATTR[`GTYE5_QUAD__CH0_FABRIC_INTF_CFG2] = CH0_FABRIC_INTF_CFG2;
  ATTR[`GTYE5_QUAD__CH0_FABRIC_INTF_CFG3] = CH0_FABRIC_INTF_CFG3;
  ATTR[`GTYE5_QUAD__CH0_FABRIC_INTF_CFG4] = CH0_FABRIC_INTF_CFG4;
  ATTR[`GTYE5_QUAD__CH0_FABRIC_INTF_CFG5] = CH0_FABRIC_INTF_CFG5;
  ATTR[`GTYE5_QUAD__CH0_INSTANTIATED] = CH0_INSTANTIATED;
  ATTR[`GTYE5_QUAD__CH0_MONITOR_CFG] = CH0_MONITOR_CFG;
  ATTR[`GTYE5_QUAD__CH0_PIPE_CTRL_CFG0] = CH0_PIPE_CTRL_CFG0;
  ATTR[`GTYE5_QUAD__CH0_PIPE_CTRL_CFG10] = CH0_PIPE_CTRL_CFG10;
  ATTR[`GTYE5_QUAD__CH0_PIPE_CTRL_CFG1] = CH0_PIPE_CTRL_CFG1;
  ATTR[`GTYE5_QUAD__CH0_PIPE_CTRL_CFG2] = CH0_PIPE_CTRL_CFG2;
  ATTR[`GTYE5_QUAD__CH0_PIPE_CTRL_CFG3] = CH0_PIPE_CTRL_CFG3;
  ATTR[`GTYE5_QUAD__CH0_PIPE_CTRL_CFG4] = CH0_PIPE_CTRL_CFG4;
  ATTR[`GTYE5_QUAD__CH0_PIPE_CTRL_CFG5] = CH0_PIPE_CTRL_CFG5;
  ATTR[`GTYE5_QUAD__CH0_PIPE_CTRL_CFG6] = CH0_PIPE_CTRL_CFG6;
  ATTR[`GTYE5_QUAD__CH0_PIPE_CTRL_CFG7] = CH0_PIPE_CTRL_CFG7;
  ATTR[`GTYE5_QUAD__CH0_PIPE_CTRL_CFG8] = CH0_PIPE_CTRL_CFG8;
  ATTR[`GTYE5_QUAD__CH0_PIPE_CTRL_CFG9] = CH0_PIPE_CTRL_CFG9;
  ATTR[`GTYE5_QUAD__CH0_PIPE_TX_EQ_CFG0] = CH0_PIPE_TX_EQ_CFG0;
  ATTR[`GTYE5_QUAD__CH0_PIPE_TX_EQ_CFG1] = CH0_PIPE_TX_EQ_CFG1;
  ATTR[`GTYE5_QUAD__CH0_PIPE_TX_EQ_CFG2] = CH0_PIPE_TX_EQ_CFG2;
  ATTR[`GTYE5_QUAD__CH0_PIPE_TX_EQ_CFG3] = CH0_PIPE_TX_EQ_CFG3;
  ATTR[`GTYE5_QUAD__CH0_RESET_BYP_HDSHK_CFG] = CH0_RESET_BYP_HDSHK_CFG;
  ATTR[`GTYE5_QUAD__CH0_RESET_CFG] = CH0_RESET_CFG;
  ATTR[`GTYE5_QUAD__CH0_RESET_LOOPER_ID_CFG] = CH0_RESET_LOOPER_ID_CFG;
  ATTR[`GTYE5_QUAD__CH0_RESET_LOOP_ID_CFG0] = CH0_RESET_LOOP_ID_CFG0;
  ATTR[`GTYE5_QUAD__CH0_RESET_LOOP_ID_CFG1] = CH0_RESET_LOOP_ID_CFG1;
  ATTR[`GTYE5_QUAD__CH0_RESET_LOOP_ID_CFG2] = CH0_RESET_LOOP_ID_CFG2;
  ATTR[`GTYE5_QUAD__CH0_RESET_TIME_CFG0] = CH0_RESET_TIME_CFG0;
  ATTR[`GTYE5_QUAD__CH0_RESET_TIME_CFG1] = CH0_RESET_TIME_CFG1;
  ATTR[`GTYE5_QUAD__CH0_RESET_TIME_CFG2] = CH0_RESET_TIME_CFG2;
  ATTR[`GTYE5_QUAD__CH0_RESET_TIME_CFG3] = CH0_RESET_TIME_CFG3;
  ATTR[`GTYE5_QUAD__CH0_RXOUTCLK_FREQ] = $realtobits(CH0_RXOUTCLK_FREQ);
  ATTR[`GTYE5_QUAD__CH0_RXOUTCLK_REF_FREQ] = $realtobits(CH0_RXOUTCLK_REF_FREQ);
  ATTR[`GTYE5_QUAD__CH0_RXOUTCLK_REF_SOURCE] = CH0_RXOUTCLK_REF_SOURCE;
  ATTR[`GTYE5_QUAD__CH0_RX_CDR_CFG0] = CH0_RX_CDR_CFG0;
  ATTR[`GTYE5_QUAD__CH0_RX_CDR_CFG1] = CH0_RX_CDR_CFG1;
  ATTR[`GTYE5_QUAD__CH0_RX_CDR_CFG2] = CH0_RX_CDR_CFG2;
  ATTR[`GTYE5_QUAD__CH0_RX_CDR_CFG3] = CH0_RX_CDR_CFG3;
  ATTR[`GTYE5_QUAD__CH0_RX_CDR_CFG4] = CH0_RX_CDR_CFG4;
  ATTR[`GTYE5_QUAD__CH0_RX_CRC_CFG0] = CH0_RX_CRC_CFG0;
  ATTR[`GTYE5_QUAD__CH0_RX_CRC_CFG1] = CH0_RX_CRC_CFG1;
  ATTR[`GTYE5_QUAD__CH0_RX_CRC_CFG2] = CH0_RX_CRC_CFG2;
  ATTR[`GTYE5_QUAD__CH0_RX_CRC_CFG3] = CH0_RX_CRC_CFG3;
  ATTR[`GTYE5_QUAD__CH0_RX_CTLE_CFG0] = CH0_RX_CTLE_CFG0;
  ATTR[`GTYE5_QUAD__CH0_RX_CTLE_CFG1] = CH0_RX_CTLE_CFG1;
  ATTR[`GTYE5_QUAD__CH0_RX_DACI2V_CFG0] = CH0_RX_DACI2V_CFG0;
  ATTR[`GTYE5_QUAD__CH0_RX_DATA_RATE] = $realtobits(CH0_RX_DATA_RATE);
  ATTR[`GTYE5_QUAD__CH0_RX_DFE_CFG0] = CH0_RX_DFE_CFG0;
  ATTR[`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG0] = CH0_RX_ELASTIC_BUF_CFG0;
  ATTR[`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG1] = CH0_RX_ELASTIC_BUF_CFG1;
  ATTR[`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG2] = CH0_RX_ELASTIC_BUF_CFG2;
  ATTR[`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG3] = CH0_RX_ELASTIC_BUF_CFG3;
  ATTR[`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG4] = CH0_RX_ELASTIC_BUF_CFG4;
  ATTR[`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG5] = CH0_RX_ELASTIC_BUF_CFG5;
  ATTR[`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG6] = CH0_RX_ELASTIC_BUF_CFG6;
  ATTR[`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG7] = CH0_RX_ELASTIC_BUF_CFG7;
  ATTR[`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG8] = CH0_RX_ELASTIC_BUF_CFG8;
  ATTR[`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG9] = CH0_RX_ELASTIC_BUF_CFG9;
  ATTR[`GTYE5_QUAD__CH0_RX_MISC_CFG0] = CH0_RX_MISC_CFG0;
  ATTR[`GTYE5_QUAD__CH0_RX_OOB_CFG0] = CH0_RX_OOB_CFG0;
  ATTR[`GTYE5_QUAD__CH0_RX_OOB_CFG1] = CH0_RX_OOB_CFG1;
  ATTR[`GTYE5_QUAD__CH0_RX_PAD_CFG0] = CH0_RX_PAD_CFG0;
  ATTR[`GTYE5_QUAD__CH0_RX_PAD_CFG1] = CH0_RX_PAD_CFG1;
  ATTR[`GTYE5_QUAD__CH0_RX_PCS_CFG0] = CH0_RX_PCS_CFG0;
  ATTR[`GTYE5_QUAD__CH0_RX_PCS_CFG1] = CH0_RX_PCS_CFG1;
  ATTR[`GTYE5_QUAD__CH0_RX_PCS_CFG2] = CH0_RX_PCS_CFG2;
  ATTR[`GTYE5_QUAD__CH0_RX_PCS_CFG3] = CH0_RX_PCS_CFG3;
  ATTR[`GTYE5_QUAD__CH0_RX_PCS_CFG4] = CH0_RX_PCS_CFG4;
  ATTR[`GTYE5_QUAD__CH0_RX_PHALIGN_CFG0] = CH0_RX_PHALIGN_CFG0;
  ATTR[`GTYE5_QUAD__CH0_RX_PHALIGN_CFG1] = CH0_RX_PHALIGN_CFG1;
  ATTR[`GTYE5_QUAD__CH0_RX_PHALIGN_CFG2] = CH0_RX_PHALIGN_CFG2;
  ATTR[`GTYE5_QUAD__CH0_RX_PHALIGN_CFG3] = CH0_RX_PHALIGN_CFG3;
  ATTR[`GTYE5_QUAD__CH0_RX_PHALIGN_CFG4] = CH0_RX_PHALIGN_CFG4;
  ATTR[`GTYE5_QUAD__CH0_RX_PHALIGN_CFG5] = CH0_RX_PHALIGN_CFG5;
  ATTR[`GTYE5_QUAD__CH0_SIM_MODE] = CH0_SIM_MODE;
  ATTR[`GTYE5_QUAD__CH0_SIM_RECEIVER_DETECT_PASS] = CH0_SIM_RECEIVER_DETECT_PASS;
  ATTR[`GTYE5_QUAD__CH0_SIM_RESET_SPEEDUP] = CH0_SIM_RESET_SPEEDUP;
  ATTR[`GTYE5_QUAD__CH0_SIM_TX_EIDLE_DRIVE_LEVEL] = CH0_SIM_TX_EIDLE_DRIVE_LEVEL;
  ATTR[`GTYE5_QUAD__CH0_TXOUTCLK_FREQ] = $realtobits(CH0_TXOUTCLK_FREQ);
  ATTR[`GTYE5_QUAD__CH0_TXOUTCLK_REF_FREQ] = $realtobits(CH0_TXOUTCLK_REF_FREQ);
  ATTR[`GTYE5_QUAD__CH0_TXOUTCLK_REF_SOURCE] = CH0_TXOUTCLK_REF_SOURCE;
  ATTR[`GTYE5_QUAD__CH0_TX_10G_CFG0] = CH0_TX_10G_CFG0;
  ATTR[`GTYE5_QUAD__CH0_TX_10G_CFG1] = CH0_TX_10G_CFG1;
  ATTR[`GTYE5_QUAD__CH0_TX_10G_CFG2] = CH0_TX_10G_CFG2;
  ATTR[`GTYE5_QUAD__CH0_TX_10G_CFG3] = CH0_TX_10G_CFG3;
  ATTR[`GTYE5_QUAD__CH0_TX_ANA_CFG0] = CH0_TX_ANA_CFG0;
  ATTR[`GTYE5_QUAD__CH0_TX_CRC_CFG0] = CH0_TX_CRC_CFG0;
  ATTR[`GTYE5_QUAD__CH0_TX_CRC_CFG1] = CH0_TX_CRC_CFG1;
  ATTR[`GTYE5_QUAD__CH0_TX_CRC_CFG2] = CH0_TX_CRC_CFG2;
  ATTR[`GTYE5_QUAD__CH0_TX_CRC_CFG3] = CH0_TX_CRC_CFG3;
  ATTR[`GTYE5_QUAD__CH0_TX_DATA_RATE] = $realtobits(CH0_TX_DATA_RATE);
  ATTR[`GTYE5_QUAD__CH0_TX_DRV_CFG0] = CH0_TX_DRV_CFG0;
  ATTR[`GTYE5_QUAD__CH0_TX_DRV_CFG1] = CH0_TX_DRV_CFG1;
  ATTR[`GTYE5_QUAD__CH0_TX_PCS_CFG0] = CH0_TX_PCS_CFG0;
  ATTR[`GTYE5_QUAD__CH0_TX_PCS_CFG1] = CH0_TX_PCS_CFG1;
  ATTR[`GTYE5_QUAD__CH0_TX_PCS_CFG2] = CH0_TX_PCS_CFG2;
  ATTR[`GTYE5_QUAD__CH0_TX_PCS_CFG3] = CH0_TX_PCS_CFG3;
  ATTR[`GTYE5_QUAD__CH0_TX_PHALIGN_CFG0] = CH0_TX_PHALIGN_CFG0;
  ATTR[`GTYE5_QUAD__CH0_TX_PHALIGN_CFG1] = CH0_TX_PHALIGN_CFG1;
  ATTR[`GTYE5_QUAD__CH0_TX_PHALIGN_CFG2] = CH0_TX_PHALIGN_CFG2;
  ATTR[`GTYE5_QUAD__CH0_TX_PHALIGN_CFG3] = CH0_TX_PHALIGN_CFG3;
  ATTR[`GTYE5_QUAD__CH0_TX_PHALIGN_CFG4] = CH0_TX_PHALIGN_CFG4;
  ATTR[`GTYE5_QUAD__CH0_TX_PHALIGN_CFG5] = CH0_TX_PHALIGN_CFG5;
  ATTR[`GTYE5_QUAD__CH0_TX_PIPPM_CFG] = CH0_TX_PIPPM_CFG;
  ATTR[`GTYE5_QUAD__CH0_TX_SER_CFG0] = CH0_TX_SER_CFG0;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_APT_CFG] = CH1_ADAPT_APT_CFG;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_CAL_CFG] = CH1_ADAPT_CAL_CFG;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_DFE_CFG] = CH1_ADAPT_DFE_CFG;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_GC_CFG0] = CH1_ADAPT_GC_CFG0;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_GC_CFG1] = CH1_ADAPT_GC_CFG1;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_GC_CFG2] = CH1_ADAPT_GC_CFG2;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_GC_CFG3] = CH1_ADAPT_GC_CFG3;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_GEN_CFG0] = CH1_ADAPT_GEN_CFG0;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_GEN_CFG1] = CH1_ADAPT_GEN_CFG1;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_GEN_CFG2] = CH1_ADAPT_GEN_CFG2;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_GEN_CFG3] = CH1_ADAPT_GEN_CFG3;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_H01_CFG] = CH1_ADAPT_H01_CFG;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_H23_CFG] = CH1_ADAPT_H23_CFG;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_H45_CFG] = CH1_ADAPT_H45_CFG;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_H67_CFG] = CH1_ADAPT_H67_CFG;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_H89_CFG] = CH1_ADAPT_H89_CFG;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_HAB_CFG] = CH1_ADAPT_HAB_CFG;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_HCD_CFG] = CH1_ADAPT_HCD_CFG;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_HEF_CFG] = CH1_ADAPT_HEF_CFG;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_KH_CFG0] = CH1_ADAPT_KH_CFG0;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_KH_CFG1] = CH1_ADAPT_KH_CFG1;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_KH_CFG2] = CH1_ADAPT_KH_CFG2;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_KH_CFG3] = CH1_ADAPT_KH_CFG3;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_KH_CFG4] = CH1_ADAPT_KH_CFG4;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_KH_CFG5] = CH1_ADAPT_KH_CFG5;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_KL_CFG0] = CH1_ADAPT_KL_CFG0;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_KL_CFG1] = CH1_ADAPT_KL_CFG1;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_LCK_CFG0] = CH1_ADAPT_LCK_CFG0;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_LCK_CFG1] = CH1_ADAPT_LCK_CFG1;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_LCK_CFG2] = CH1_ADAPT_LCK_CFG2;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_LCK_CFG3] = CH1_ADAPT_LCK_CFG3;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_LOP_CFG] = CH1_ADAPT_LOP_CFG;
  ATTR[`GTYE5_QUAD__CH1_ADAPT_OS_CFG] = CH1_ADAPT_OS_CFG;
  ATTR[`GTYE5_QUAD__CH1_CHCLK_ILO_CFG] = CH1_CHCLK_ILO_CFG;
  ATTR[`GTYE5_QUAD__CH1_CHCLK_MISC_CFG] = CH1_CHCLK_MISC_CFG;
  ATTR[`GTYE5_QUAD__CH1_CHCLK_RSV_CFG] = CH1_CHCLK_RSV_CFG;
  ATTR[`GTYE5_QUAD__CH1_CHCLK_RXCAL_CFG1] = CH1_CHCLK_RXCAL_CFG1;
  ATTR[`GTYE5_QUAD__CH1_CHCLK_RXCAL_CFG2] = CH1_CHCLK_RXCAL_CFG2;
  ATTR[`GTYE5_QUAD__CH1_CHCLK_RXCAL_CFG] = CH1_CHCLK_RXCAL_CFG;
  ATTR[`GTYE5_QUAD__CH1_CHCLK_RXPI_CFG] = CH1_CHCLK_RXPI_CFG;
  ATTR[`GTYE5_QUAD__CH1_CHCLK_TXCAL_CFG] = CH1_CHCLK_TXCAL_CFG;
  ATTR[`GTYE5_QUAD__CH1_CHCLK_TXPI_CFG0] = CH1_CHCLK_TXPI_CFG0;
  ATTR[`GTYE5_QUAD__CH1_CHL_RSV_CFG0] = CH1_CHL_RSV_CFG0;
  ATTR[`GTYE5_QUAD__CH1_CHL_RSV_CFG1] = CH1_CHL_RSV_CFG1;
  ATTR[`GTYE5_QUAD__CH1_CHL_RSV_CFG2] = CH1_CHL_RSV_CFG2;
  ATTR[`GTYE5_QUAD__CH1_CHL_RSV_CFG3] = CH1_CHL_RSV_CFG3;
  ATTR[`GTYE5_QUAD__CH1_CHL_RSV_CFG4] = CH1_CHL_RSV_CFG4;
  ATTR[`GTYE5_QUAD__CH1_DA_CFG] = CH1_DA_CFG;
  ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG0] = CH1_EYESCAN_CFG0;
  ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG10] = CH1_EYESCAN_CFG10;
  ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG11] = CH1_EYESCAN_CFG11;
  ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG12] = CH1_EYESCAN_CFG12;
  ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG13] = CH1_EYESCAN_CFG13;
  ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG14] = CH1_EYESCAN_CFG14;
  ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG15] = CH1_EYESCAN_CFG15;
  ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG16] = CH1_EYESCAN_CFG16;
  ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG1] = CH1_EYESCAN_CFG1;
  ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG2] = CH1_EYESCAN_CFG2;
  ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG3] = CH1_EYESCAN_CFG3;
  ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG4] = CH1_EYESCAN_CFG4;
  ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG5] = CH1_EYESCAN_CFG5;
  ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG6] = CH1_EYESCAN_CFG6;
  ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG7] = CH1_EYESCAN_CFG7;
  ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG8] = CH1_EYESCAN_CFG8;
  ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG9] = CH1_EYESCAN_CFG9;
  ATTR[`GTYE5_QUAD__CH1_FABRIC_INTF_CFG0] = CH1_FABRIC_INTF_CFG0;
  ATTR[`GTYE5_QUAD__CH1_FABRIC_INTF_CFG1] = CH1_FABRIC_INTF_CFG1;
  ATTR[`GTYE5_QUAD__CH1_FABRIC_INTF_CFG2] = CH1_FABRIC_INTF_CFG2;
  ATTR[`GTYE5_QUAD__CH1_FABRIC_INTF_CFG3] = CH1_FABRIC_INTF_CFG3;
  ATTR[`GTYE5_QUAD__CH1_FABRIC_INTF_CFG4] = CH1_FABRIC_INTF_CFG4;
  ATTR[`GTYE5_QUAD__CH1_FABRIC_INTF_CFG5] = CH1_FABRIC_INTF_CFG5;
  ATTR[`GTYE5_QUAD__CH1_INSTANTIATED] = CH1_INSTANTIATED;
  ATTR[`GTYE5_QUAD__CH1_MONITOR_CFG] = CH1_MONITOR_CFG;
  ATTR[`GTYE5_QUAD__CH1_PIPE_CTRL_CFG0] = CH1_PIPE_CTRL_CFG0;
  ATTR[`GTYE5_QUAD__CH1_PIPE_CTRL_CFG10] = CH1_PIPE_CTRL_CFG10;
  ATTR[`GTYE5_QUAD__CH1_PIPE_CTRL_CFG1] = CH1_PIPE_CTRL_CFG1;
  ATTR[`GTYE5_QUAD__CH1_PIPE_CTRL_CFG2] = CH1_PIPE_CTRL_CFG2;
  ATTR[`GTYE5_QUAD__CH1_PIPE_CTRL_CFG3] = CH1_PIPE_CTRL_CFG3;
  ATTR[`GTYE5_QUAD__CH1_PIPE_CTRL_CFG4] = CH1_PIPE_CTRL_CFG4;
  ATTR[`GTYE5_QUAD__CH1_PIPE_CTRL_CFG5] = CH1_PIPE_CTRL_CFG5;
  ATTR[`GTYE5_QUAD__CH1_PIPE_CTRL_CFG6] = CH1_PIPE_CTRL_CFG6;
  ATTR[`GTYE5_QUAD__CH1_PIPE_CTRL_CFG7] = CH1_PIPE_CTRL_CFG7;
  ATTR[`GTYE5_QUAD__CH1_PIPE_CTRL_CFG8] = CH1_PIPE_CTRL_CFG8;
  ATTR[`GTYE5_QUAD__CH1_PIPE_CTRL_CFG9] = CH1_PIPE_CTRL_CFG9;
  ATTR[`GTYE5_QUAD__CH1_PIPE_TX_EQ_CFG0] = CH1_PIPE_TX_EQ_CFG0;
  ATTR[`GTYE5_QUAD__CH1_PIPE_TX_EQ_CFG1] = CH1_PIPE_TX_EQ_CFG1;
  ATTR[`GTYE5_QUAD__CH1_PIPE_TX_EQ_CFG2] = CH1_PIPE_TX_EQ_CFG2;
  ATTR[`GTYE5_QUAD__CH1_PIPE_TX_EQ_CFG3] = CH1_PIPE_TX_EQ_CFG3;
  ATTR[`GTYE5_QUAD__CH1_RESET_BYP_HDSHK_CFG] = CH1_RESET_BYP_HDSHK_CFG;
  ATTR[`GTYE5_QUAD__CH1_RESET_CFG] = CH1_RESET_CFG;
  ATTR[`GTYE5_QUAD__CH1_RESET_LOOPER_ID_CFG] = CH1_RESET_LOOPER_ID_CFG;
  ATTR[`GTYE5_QUAD__CH1_RESET_LOOP_ID_CFG0] = CH1_RESET_LOOP_ID_CFG0;
  ATTR[`GTYE5_QUAD__CH1_RESET_LOOP_ID_CFG1] = CH1_RESET_LOOP_ID_CFG1;
  ATTR[`GTYE5_QUAD__CH1_RESET_LOOP_ID_CFG2] = CH1_RESET_LOOP_ID_CFG2;
  ATTR[`GTYE5_QUAD__CH1_RESET_TIME_CFG0] = CH1_RESET_TIME_CFG0;
  ATTR[`GTYE5_QUAD__CH1_RESET_TIME_CFG1] = CH1_RESET_TIME_CFG1;
  ATTR[`GTYE5_QUAD__CH1_RESET_TIME_CFG2] = CH1_RESET_TIME_CFG2;
  ATTR[`GTYE5_QUAD__CH1_RESET_TIME_CFG3] = CH1_RESET_TIME_CFG3;
  ATTR[`GTYE5_QUAD__CH1_RXOUTCLK_FREQ] = $realtobits(CH1_RXOUTCLK_FREQ);
  ATTR[`GTYE5_QUAD__CH1_RXOUTCLK_REF_FREQ] = $realtobits(CH1_RXOUTCLK_REF_FREQ);
  ATTR[`GTYE5_QUAD__CH1_RXOUTCLK_REF_SOURCE] = CH1_RXOUTCLK_REF_SOURCE;
  ATTR[`GTYE5_QUAD__CH1_RX_CDR_CFG0] = CH1_RX_CDR_CFG0;
  ATTR[`GTYE5_QUAD__CH1_RX_CDR_CFG1] = CH1_RX_CDR_CFG1;
  ATTR[`GTYE5_QUAD__CH1_RX_CDR_CFG2] = CH1_RX_CDR_CFG2;
  ATTR[`GTYE5_QUAD__CH1_RX_CDR_CFG3] = CH1_RX_CDR_CFG3;
  ATTR[`GTYE5_QUAD__CH1_RX_CDR_CFG4] = CH1_RX_CDR_CFG4;
  ATTR[`GTYE5_QUAD__CH1_RX_CRC_CFG0] = CH1_RX_CRC_CFG0;
  ATTR[`GTYE5_QUAD__CH1_RX_CRC_CFG1] = CH1_RX_CRC_CFG1;
  ATTR[`GTYE5_QUAD__CH1_RX_CRC_CFG2] = CH1_RX_CRC_CFG2;
  ATTR[`GTYE5_QUAD__CH1_RX_CRC_CFG3] = CH1_RX_CRC_CFG3;
  ATTR[`GTYE5_QUAD__CH1_RX_CTLE_CFG0] = CH1_RX_CTLE_CFG0;
  ATTR[`GTYE5_QUAD__CH1_RX_CTLE_CFG1] = CH1_RX_CTLE_CFG1;
  ATTR[`GTYE5_QUAD__CH1_RX_DACI2V_CFG0] = CH1_RX_DACI2V_CFG0;
  ATTR[`GTYE5_QUAD__CH1_RX_DATA_RATE] = $realtobits(CH1_RX_DATA_RATE);
  ATTR[`GTYE5_QUAD__CH1_RX_DFE_CFG0] = CH1_RX_DFE_CFG0;
  ATTR[`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG0] = CH1_RX_ELASTIC_BUF_CFG0;
  ATTR[`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG1] = CH1_RX_ELASTIC_BUF_CFG1;
  ATTR[`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG2] = CH1_RX_ELASTIC_BUF_CFG2;
  ATTR[`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG3] = CH1_RX_ELASTIC_BUF_CFG3;
  ATTR[`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG4] = CH1_RX_ELASTIC_BUF_CFG4;
  ATTR[`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG5] = CH1_RX_ELASTIC_BUF_CFG5;
  ATTR[`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG6] = CH1_RX_ELASTIC_BUF_CFG6;
  ATTR[`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG7] = CH1_RX_ELASTIC_BUF_CFG7;
  ATTR[`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG8] = CH1_RX_ELASTIC_BUF_CFG8;
  ATTR[`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG9] = CH1_RX_ELASTIC_BUF_CFG9;
  ATTR[`GTYE5_QUAD__CH1_RX_MISC_CFG0] = CH1_RX_MISC_CFG0;
  ATTR[`GTYE5_QUAD__CH1_RX_OOB_CFG0] = CH1_RX_OOB_CFG0;
  ATTR[`GTYE5_QUAD__CH1_RX_OOB_CFG1] = CH1_RX_OOB_CFG1;
  ATTR[`GTYE5_QUAD__CH1_RX_PAD_CFG0] = CH1_RX_PAD_CFG0;
  ATTR[`GTYE5_QUAD__CH1_RX_PAD_CFG1] = CH1_RX_PAD_CFG1;
  ATTR[`GTYE5_QUAD__CH1_RX_PCS_CFG0] = CH1_RX_PCS_CFG0;
  ATTR[`GTYE5_QUAD__CH1_RX_PCS_CFG1] = CH1_RX_PCS_CFG1;
  ATTR[`GTYE5_QUAD__CH1_RX_PCS_CFG2] = CH1_RX_PCS_CFG2;
  ATTR[`GTYE5_QUAD__CH1_RX_PCS_CFG3] = CH1_RX_PCS_CFG3;
  ATTR[`GTYE5_QUAD__CH1_RX_PCS_CFG4] = CH1_RX_PCS_CFG4;
  ATTR[`GTYE5_QUAD__CH1_RX_PHALIGN_CFG0] = CH1_RX_PHALIGN_CFG0;
  ATTR[`GTYE5_QUAD__CH1_RX_PHALIGN_CFG1] = CH1_RX_PHALIGN_CFG1;
  ATTR[`GTYE5_QUAD__CH1_RX_PHALIGN_CFG2] = CH1_RX_PHALIGN_CFG2;
  ATTR[`GTYE5_QUAD__CH1_RX_PHALIGN_CFG3] = CH1_RX_PHALIGN_CFG3;
  ATTR[`GTYE5_QUAD__CH1_RX_PHALIGN_CFG4] = CH1_RX_PHALIGN_CFG4;
  ATTR[`GTYE5_QUAD__CH1_RX_PHALIGN_CFG5] = CH1_RX_PHALIGN_CFG5;
  ATTR[`GTYE5_QUAD__CH1_SIM_MODE] = CH1_SIM_MODE;
  ATTR[`GTYE5_QUAD__CH1_SIM_RECEIVER_DETECT_PASS] = CH1_SIM_RECEIVER_DETECT_PASS;
  ATTR[`GTYE5_QUAD__CH1_SIM_RESET_SPEEDUP] = CH1_SIM_RESET_SPEEDUP;
  ATTR[`GTYE5_QUAD__CH1_SIM_TX_EIDLE_DRIVE_LEVEL] = CH1_SIM_TX_EIDLE_DRIVE_LEVEL;
  ATTR[`GTYE5_QUAD__CH1_TXOUTCLK_FREQ] = $realtobits(CH1_TXOUTCLK_FREQ);
  ATTR[`GTYE5_QUAD__CH1_TXOUTCLK_REF_FREQ] = $realtobits(CH1_TXOUTCLK_REF_FREQ);
  ATTR[`GTYE5_QUAD__CH1_TXOUTCLK_REF_SOURCE] = CH1_TXOUTCLK_REF_SOURCE;
  ATTR[`GTYE5_QUAD__CH1_TX_10G_CFG0] = CH1_TX_10G_CFG0;
  ATTR[`GTYE5_QUAD__CH1_TX_10G_CFG1] = CH1_TX_10G_CFG1;
  ATTR[`GTYE5_QUAD__CH1_TX_10G_CFG2] = CH1_TX_10G_CFG2;
  ATTR[`GTYE5_QUAD__CH1_TX_10G_CFG3] = CH1_TX_10G_CFG3;
  ATTR[`GTYE5_QUAD__CH1_TX_ANA_CFG0] = CH1_TX_ANA_CFG0;
  ATTR[`GTYE5_QUAD__CH1_TX_CRC_CFG0] = CH1_TX_CRC_CFG0;
  ATTR[`GTYE5_QUAD__CH1_TX_CRC_CFG1] = CH1_TX_CRC_CFG1;
  ATTR[`GTYE5_QUAD__CH1_TX_CRC_CFG2] = CH1_TX_CRC_CFG2;
  ATTR[`GTYE5_QUAD__CH1_TX_CRC_CFG3] = CH1_TX_CRC_CFG3;
  ATTR[`GTYE5_QUAD__CH1_TX_DATA_RATE] = $realtobits(CH1_TX_DATA_RATE);
  ATTR[`GTYE5_QUAD__CH1_TX_DRV_CFG0] = CH1_TX_DRV_CFG0;
  ATTR[`GTYE5_QUAD__CH1_TX_DRV_CFG1] = CH1_TX_DRV_CFG1;
  ATTR[`GTYE5_QUAD__CH1_TX_PCS_CFG0] = CH1_TX_PCS_CFG0;
  ATTR[`GTYE5_QUAD__CH1_TX_PCS_CFG1] = CH1_TX_PCS_CFG1;
  ATTR[`GTYE5_QUAD__CH1_TX_PCS_CFG2] = CH1_TX_PCS_CFG2;
  ATTR[`GTYE5_QUAD__CH1_TX_PCS_CFG3] = CH1_TX_PCS_CFG3;
  ATTR[`GTYE5_QUAD__CH1_TX_PHALIGN_CFG0] = CH1_TX_PHALIGN_CFG0;
  ATTR[`GTYE5_QUAD__CH1_TX_PHALIGN_CFG1] = CH1_TX_PHALIGN_CFG1;
  ATTR[`GTYE5_QUAD__CH1_TX_PHALIGN_CFG2] = CH1_TX_PHALIGN_CFG2;
  ATTR[`GTYE5_QUAD__CH1_TX_PHALIGN_CFG3] = CH1_TX_PHALIGN_CFG3;
  ATTR[`GTYE5_QUAD__CH1_TX_PHALIGN_CFG4] = CH1_TX_PHALIGN_CFG4;
  ATTR[`GTYE5_QUAD__CH1_TX_PHALIGN_CFG5] = CH1_TX_PHALIGN_CFG5;
  ATTR[`GTYE5_QUAD__CH1_TX_PIPPM_CFG] = CH1_TX_PIPPM_CFG;
  ATTR[`GTYE5_QUAD__CH1_TX_SER_CFG0] = CH1_TX_SER_CFG0;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_APT_CFG] = CH2_ADAPT_APT_CFG;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_CAL_CFG] = CH2_ADAPT_CAL_CFG;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_DFE_CFG] = CH2_ADAPT_DFE_CFG;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_GC_CFG0] = CH2_ADAPT_GC_CFG0;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_GC_CFG1] = CH2_ADAPT_GC_CFG1;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_GC_CFG2] = CH2_ADAPT_GC_CFG2;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_GC_CFG3] = CH2_ADAPT_GC_CFG3;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_GEN_CFG0] = CH2_ADAPT_GEN_CFG0;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_GEN_CFG1] = CH2_ADAPT_GEN_CFG1;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_GEN_CFG2] = CH2_ADAPT_GEN_CFG2;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_GEN_CFG3] = CH2_ADAPT_GEN_CFG3;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_H01_CFG] = CH2_ADAPT_H01_CFG;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_H23_CFG] = CH2_ADAPT_H23_CFG;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_H45_CFG] = CH2_ADAPT_H45_CFG;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_H67_CFG] = CH2_ADAPT_H67_CFG;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_H89_CFG] = CH2_ADAPT_H89_CFG;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_HAB_CFG] = CH2_ADAPT_HAB_CFG;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_HCD_CFG] = CH2_ADAPT_HCD_CFG;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_HEF_CFG] = CH2_ADAPT_HEF_CFG;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_KH_CFG0] = CH2_ADAPT_KH_CFG0;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_KH_CFG1] = CH2_ADAPT_KH_CFG1;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_KH_CFG2] = CH2_ADAPT_KH_CFG2;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_KH_CFG3] = CH2_ADAPT_KH_CFG3;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_KH_CFG4] = CH2_ADAPT_KH_CFG4;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_KH_CFG5] = CH2_ADAPT_KH_CFG5;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_KL_CFG0] = CH2_ADAPT_KL_CFG0;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_KL_CFG1] = CH2_ADAPT_KL_CFG1;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_LCK_CFG0] = CH2_ADAPT_LCK_CFG0;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_LCK_CFG1] = CH2_ADAPT_LCK_CFG1;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_LCK_CFG2] = CH2_ADAPT_LCK_CFG2;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_LCK_CFG3] = CH2_ADAPT_LCK_CFG3;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_LOP_CFG] = CH2_ADAPT_LOP_CFG;
  ATTR[`GTYE5_QUAD__CH2_ADAPT_OS_CFG] = CH2_ADAPT_OS_CFG;
  ATTR[`GTYE5_QUAD__CH2_CHCLK_ILO_CFG] = CH2_CHCLK_ILO_CFG;
  ATTR[`GTYE5_QUAD__CH2_CHCLK_MISC_CFG] = CH2_CHCLK_MISC_CFG;
  ATTR[`GTYE5_QUAD__CH2_CHCLK_RSV_CFG] = CH2_CHCLK_RSV_CFG;
  ATTR[`GTYE5_QUAD__CH2_CHCLK_RXCAL_CFG1] = CH2_CHCLK_RXCAL_CFG1;
  ATTR[`GTYE5_QUAD__CH2_CHCLK_RXCAL_CFG2] = CH2_CHCLK_RXCAL_CFG2;
  ATTR[`GTYE5_QUAD__CH2_CHCLK_RXCAL_CFG] = CH2_CHCLK_RXCAL_CFG;
  ATTR[`GTYE5_QUAD__CH2_CHCLK_RXPI_CFG] = CH2_CHCLK_RXPI_CFG;
  ATTR[`GTYE5_QUAD__CH2_CHCLK_TXCAL_CFG] = CH2_CHCLK_TXCAL_CFG;
  ATTR[`GTYE5_QUAD__CH2_CHCLK_TXPI_CFG0] = CH2_CHCLK_TXPI_CFG0;
  ATTR[`GTYE5_QUAD__CH2_CHL_RSV_CFG0] = CH2_CHL_RSV_CFG0;
  ATTR[`GTYE5_QUAD__CH2_CHL_RSV_CFG1] = CH2_CHL_RSV_CFG1;
  ATTR[`GTYE5_QUAD__CH2_CHL_RSV_CFG2] = CH2_CHL_RSV_CFG2;
  ATTR[`GTYE5_QUAD__CH2_CHL_RSV_CFG3] = CH2_CHL_RSV_CFG3;
  ATTR[`GTYE5_QUAD__CH2_CHL_RSV_CFG4] = CH2_CHL_RSV_CFG4;
  ATTR[`GTYE5_QUAD__CH2_DA_CFG] = CH2_DA_CFG;
  ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG0] = CH2_EYESCAN_CFG0;
  ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG10] = CH2_EYESCAN_CFG10;
  ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG11] = CH2_EYESCAN_CFG11;
  ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG12] = CH2_EYESCAN_CFG12;
  ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG13] = CH2_EYESCAN_CFG13;
  ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG14] = CH2_EYESCAN_CFG14;
  ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG15] = CH2_EYESCAN_CFG15;
  ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG16] = CH2_EYESCAN_CFG16;
  ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG1] = CH2_EYESCAN_CFG1;
  ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG2] = CH2_EYESCAN_CFG2;
  ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG3] = CH2_EYESCAN_CFG3;
  ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG4] = CH2_EYESCAN_CFG4;
  ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG5] = CH2_EYESCAN_CFG5;
  ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG6] = CH2_EYESCAN_CFG6;
  ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG7] = CH2_EYESCAN_CFG7;
  ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG8] = CH2_EYESCAN_CFG8;
  ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG9] = CH2_EYESCAN_CFG9;
  ATTR[`GTYE5_QUAD__CH2_FABRIC_INTF_CFG0] = CH2_FABRIC_INTF_CFG0;
  ATTR[`GTYE5_QUAD__CH2_FABRIC_INTF_CFG1] = CH2_FABRIC_INTF_CFG1;
  ATTR[`GTYE5_QUAD__CH2_FABRIC_INTF_CFG2] = CH2_FABRIC_INTF_CFG2;
  ATTR[`GTYE5_QUAD__CH2_FABRIC_INTF_CFG3] = CH2_FABRIC_INTF_CFG3;
  ATTR[`GTYE5_QUAD__CH2_FABRIC_INTF_CFG4] = CH2_FABRIC_INTF_CFG4;
  ATTR[`GTYE5_QUAD__CH2_FABRIC_INTF_CFG5] = CH2_FABRIC_INTF_CFG5;
  ATTR[`GTYE5_QUAD__CH2_INSTANTIATED] = CH2_INSTANTIATED;
  ATTR[`GTYE5_QUAD__CH2_MONITOR_CFG] = CH2_MONITOR_CFG;
  ATTR[`GTYE5_QUAD__CH2_PIPE_CTRL_CFG0] = CH2_PIPE_CTRL_CFG0;
  ATTR[`GTYE5_QUAD__CH2_PIPE_CTRL_CFG10] = CH2_PIPE_CTRL_CFG10;
  ATTR[`GTYE5_QUAD__CH2_PIPE_CTRL_CFG1] = CH2_PIPE_CTRL_CFG1;
  ATTR[`GTYE5_QUAD__CH2_PIPE_CTRL_CFG2] = CH2_PIPE_CTRL_CFG2;
  ATTR[`GTYE5_QUAD__CH2_PIPE_CTRL_CFG3] = CH2_PIPE_CTRL_CFG3;
  ATTR[`GTYE5_QUAD__CH2_PIPE_CTRL_CFG4] = CH2_PIPE_CTRL_CFG4;
  ATTR[`GTYE5_QUAD__CH2_PIPE_CTRL_CFG5] = CH2_PIPE_CTRL_CFG5;
  ATTR[`GTYE5_QUAD__CH2_PIPE_CTRL_CFG6] = CH2_PIPE_CTRL_CFG6;
  ATTR[`GTYE5_QUAD__CH2_PIPE_CTRL_CFG7] = CH2_PIPE_CTRL_CFG7;
  ATTR[`GTYE5_QUAD__CH2_PIPE_CTRL_CFG8] = CH2_PIPE_CTRL_CFG8;
  ATTR[`GTYE5_QUAD__CH2_PIPE_CTRL_CFG9] = CH2_PIPE_CTRL_CFG9;
  ATTR[`GTYE5_QUAD__CH2_PIPE_TX_EQ_CFG0] = CH2_PIPE_TX_EQ_CFG0;
  ATTR[`GTYE5_QUAD__CH2_PIPE_TX_EQ_CFG1] = CH2_PIPE_TX_EQ_CFG1;
  ATTR[`GTYE5_QUAD__CH2_PIPE_TX_EQ_CFG2] = CH2_PIPE_TX_EQ_CFG2;
  ATTR[`GTYE5_QUAD__CH2_PIPE_TX_EQ_CFG3] = CH2_PIPE_TX_EQ_CFG3;
  ATTR[`GTYE5_QUAD__CH2_RESET_BYP_HDSHK_CFG] = CH2_RESET_BYP_HDSHK_CFG;
  ATTR[`GTYE5_QUAD__CH2_RESET_CFG] = CH2_RESET_CFG;
  ATTR[`GTYE5_QUAD__CH2_RESET_LOOPER_ID_CFG] = CH2_RESET_LOOPER_ID_CFG;
  ATTR[`GTYE5_QUAD__CH2_RESET_LOOP_ID_CFG0] = CH2_RESET_LOOP_ID_CFG0;
  ATTR[`GTYE5_QUAD__CH2_RESET_LOOP_ID_CFG1] = CH2_RESET_LOOP_ID_CFG1;
  ATTR[`GTYE5_QUAD__CH2_RESET_LOOP_ID_CFG2] = CH2_RESET_LOOP_ID_CFG2;
  ATTR[`GTYE5_QUAD__CH2_RESET_TIME_CFG0] = CH2_RESET_TIME_CFG0;
  ATTR[`GTYE5_QUAD__CH2_RESET_TIME_CFG1] = CH2_RESET_TIME_CFG1;
  ATTR[`GTYE5_QUAD__CH2_RESET_TIME_CFG2] = CH2_RESET_TIME_CFG2;
  ATTR[`GTYE5_QUAD__CH2_RESET_TIME_CFG3] = CH2_RESET_TIME_CFG3;
  ATTR[`GTYE5_QUAD__CH2_RXOUTCLK_FREQ] = $realtobits(CH2_RXOUTCLK_FREQ);
  ATTR[`GTYE5_QUAD__CH2_RXOUTCLK_REF_FREQ] = $realtobits(CH2_RXOUTCLK_REF_FREQ);
  ATTR[`GTYE5_QUAD__CH2_RXOUTCLK_REF_SOURCE] = CH2_RXOUTCLK_REF_SOURCE;
  ATTR[`GTYE5_QUAD__CH2_RX_CDR_CFG0] = CH2_RX_CDR_CFG0;
  ATTR[`GTYE5_QUAD__CH2_RX_CDR_CFG1] = CH2_RX_CDR_CFG1;
  ATTR[`GTYE5_QUAD__CH2_RX_CDR_CFG2] = CH2_RX_CDR_CFG2;
  ATTR[`GTYE5_QUAD__CH2_RX_CDR_CFG3] = CH2_RX_CDR_CFG3;
  ATTR[`GTYE5_QUAD__CH2_RX_CDR_CFG4] = CH2_RX_CDR_CFG4;
  ATTR[`GTYE5_QUAD__CH2_RX_CRC_CFG0] = CH2_RX_CRC_CFG0;
  ATTR[`GTYE5_QUAD__CH2_RX_CRC_CFG1] = CH2_RX_CRC_CFG1;
  ATTR[`GTYE5_QUAD__CH2_RX_CRC_CFG2] = CH2_RX_CRC_CFG2;
  ATTR[`GTYE5_QUAD__CH2_RX_CRC_CFG3] = CH2_RX_CRC_CFG3;
  ATTR[`GTYE5_QUAD__CH2_RX_CTLE_CFG0] = CH2_RX_CTLE_CFG0;
  ATTR[`GTYE5_QUAD__CH2_RX_CTLE_CFG1] = CH2_RX_CTLE_CFG1;
  ATTR[`GTYE5_QUAD__CH2_RX_DACI2V_CFG0] = CH2_RX_DACI2V_CFG0;
  ATTR[`GTYE5_QUAD__CH2_RX_DATA_RATE] = $realtobits(CH2_RX_DATA_RATE);
  ATTR[`GTYE5_QUAD__CH2_RX_DFE_CFG0] = CH2_RX_DFE_CFG0;
  ATTR[`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG0] = CH2_RX_ELASTIC_BUF_CFG0;
  ATTR[`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG1] = CH2_RX_ELASTIC_BUF_CFG1;
  ATTR[`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG2] = CH2_RX_ELASTIC_BUF_CFG2;
  ATTR[`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG3] = CH2_RX_ELASTIC_BUF_CFG3;
  ATTR[`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG4] = CH2_RX_ELASTIC_BUF_CFG4;
  ATTR[`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG5] = CH2_RX_ELASTIC_BUF_CFG5;
  ATTR[`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG6] = CH2_RX_ELASTIC_BUF_CFG6;
  ATTR[`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG7] = CH2_RX_ELASTIC_BUF_CFG7;
  ATTR[`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG8] = CH2_RX_ELASTIC_BUF_CFG8;
  ATTR[`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG9] = CH2_RX_ELASTIC_BUF_CFG9;
  ATTR[`GTYE5_QUAD__CH2_RX_MISC_CFG0] = CH2_RX_MISC_CFG0;
  ATTR[`GTYE5_QUAD__CH2_RX_OOB_CFG0] = CH2_RX_OOB_CFG0;
  ATTR[`GTYE5_QUAD__CH2_RX_OOB_CFG1] = CH2_RX_OOB_CFG1;
  ATTR[`GTYE5_QUAD__CH2_RX_PAD_CFG0] = CH2_RX_PAD_CFG0;
  ATTR[`GTYE5_QUAD__CH2_RX_PAD_CFG1] = CH2_RX_PAD_CFG1;
  ATTR[`GTYE5_QUAD__CH2_RX_PCS_CFG0] = CH2_RX_PCS_CFG0;
  ATTR[`GTYE5_QUAD__CH2_RX_PCS_CFG1] = CH2_RX_PCS_CFG1;
  ATTR[`GTYE5_QUAD__CH2_RX_PCS_CFG2] = CH2_RX_PCS_CFG2;
  ATTR[`GTYE5_QUAD__CH2_RX_PCS_CFG3] = CH2_RX_PCS_CFG3;
  ATTR[`GTYE5_QUAD__CH2_RX_PCS_CFG4] = CH2_RX_PCS_CFG4;
  ATTR[`GTYE5_QUAD__CH2_RX_PHALIGN_CFG0] = CH2_RX_PHALIGN_CFG0;
  ATTR[`GTYE5_QUAD__CH2_RX_PHALIGN_CFG1] = CH2_RX_PHALIGN_CFG1;
  ATTR[`GTYE5_QUAD__CH2_RX_PHALIGN_CFG2] = CH2_RX_PHALIGN_CFG2;
  ATTR[`GTYE5_QUAD__CH2_RX_PHALIGN_CFG3] = CH2_RX_PHALIGN_CFG3;
  ATTR[`GTYE5_QUAD__CH2_RX_PHALIGN_CFG4] = CH2_RX_PHALIGN_CFG4;
  ATTR[`GTYE5_QUAD__CH2_RX_PHALIGN_CFG5] = CH2_RX_PHALIGN_CFG5;
  ATTR[`GTYE5_QUAD__CH2_SIM_MODE] = CH2_SIM_MODE;
  ATTR[`GTYE5_QUAD__CH2_SIM_RECEIVER_DETECT_PASS] = CH2_SIM_RECEIVER_DETECT_PASS;
  ATTR[`GTYE5_QUAD__CH2_SIM_RESET_SPEEDUP] = CH2_SIM_RESET_SPEEDUP;
  ATTR[`GTYE5_QUAD__CH2_SIM_TX_EIDLE_DRIVE_LEVEL] = CH2_SIM_TX_EIDLE_DRIVE_LEVEL;
  ATTR[`GTYE5_QUAD__CH2_TXOUTCLK_FREQ] = $realtobits(CH2_TXOUTCLK_FREQ);
  ATTR[`GTYE5_QUAD__CH2_TXOUTCLK_REF_FREQ] = $realtobits(CH2_TXOUTCLK_REF_FREQ);
  ATTR[`GTYE5_QUAD__CH2_TXOUTCLK_REF_SOURCE] = CH2_TXOUTCLK_REF_SOURCE;
  ATTR[`GTYE5_QUAD__CH2_TX_10G_CFG0] = CH2_TX_10G_CFG0;
  ATTR[`GTYE5_QUAD__CH2_TX_10G_CFG1] = CH2_TX_10G_CFG1;
  ATTR[`GTYE5_QUAD__CH2_TX_10G_CFG2] = CH2_TX_10G_CFG2;
  ATTR[`GTYE5_QUAD__CH2_TX_10G_CFG3] = CH2_TX_10G_CFG3;
  ATTR[`GTYE5_QUAD__CH2_TX_ANA_CFG0] = CH2_TX_ANA_CFG0;
  ATTR[`GTYE5_QUAD__CH2_TX_CRC_CFG0] = CH2_TX_CRC_CFG0;
  ATTR[`GTYE5_QUAD__CH2_TX_CRC_CFG1] = CH2_TX_CRC_CFG1;
  ATTR[`GTYE5_QUAD__CH2_TX_CRC_CFG2] = CH2_TX_CRC_CFG2;
  ATTR[`GTYE5_QUAD__CH2_TX_CRC_CFG3] = CH2_TX_CRC_CFG3;
  ATTR[`GTYE5_QUAD__CH2_TX_DATA_RATE] = $realtobits(CH2_TX_DATA_RATE);
  ATTR[`GTYE5_QUAD__CH2_TX_DRV_CFG0] = CH2_TX_DRV_CFG0;
  ATTR[`GTYE5_QUAD__CH2_TX_DRV_CFG1] = CH2_TX_DRV_CFG1;
  ATTR[`GTYE5_QUAD__CH2_TX_PCS_CFG0] = CH2_TX_PCS_CFG0;
  ATTR[`GTYE5_QUAD__CH2_TX_PCS_CFG1] = CH2_TX_PCS_CFG1;
  ATTR[`GTYE5_QUAD__CH2_TX_PCS_CFG2] = CH2_TX_PCS_CFG2;
  ATTR[`GTYE5_QUAD__CH2_TX_PCS_CFG3] = CH2_TX_PCS_CFG3;
  ATTR[`GTYE5_QUAD__CH2_TX_PHALIGN_CFG0] = CH2_TX_PHALIGN_CFG0;
  ATTR[`GTYE5_QUAD__CH2_TX_PHALIGN_CFG1] = CH2_TX_PHALIGN_CFG1;
  ATTR[`GTYE5_QUAD__CH2_TX_PHALIGN_CFG2] = CH2_TX_PHALIGN_CFG2;
  ATTR[`GTYE5_QUAD__CH2_TX_PHALIGN_CFG3] = CH2_TX_PHALIGN_CFG3;
  ATTR[`GTYE5_QUAD__CH2_TX_PHALIGN_CFG4] = CH2_TX_PHALIGN_CFG4;
  ATTR[`GTYE5_QUAD__CH2_TX_PHALIGN_CFG5] = CH2_TX_PHALIGN_CFG5;
  ATTR[`GTYE5_QUAD__CH2_TX_PIPPM_CFG] = CH2_TX_PIPPM_CFG;
  ATTR[`GTYE5_QUAD__CH2_TX_SER_CFG0] = CH2_TX_SER_CFG0;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_APT_CFG] = CH3_ADAPT_APT_CFG;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_CAL_CFG] = CH3_ADAPT_CAL_CFG;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_DFE_CFG] = CH3_ADAPT_DFE_CFG;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_GC_CFG0] = CH3_ADAPT_GC_CFG0;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_GC_CFG1] = CH3_ADAPT_GC_CFG1;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_GC_CFG2] = CH3_ADAPT_GC_CFG2;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_GC_CFG3] = CH3_ADAPT_GC_CFG3;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_GEN_CFG0] = CH3_ADAPT_GEN_CFG0;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_GEN_CFG1] = CH3_ADAPT_GEN_CFG1;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_GEN_CFG2] = CH3_ADAPT_GEN_CFG2;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_GEN_CFG3] = CH3_ADAPT_GEN_CFG3;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_H01_CFG] = CH3_ADAPT_H01_CFG;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_H23_CFG] = CH3_ADAPT_H23_CFG;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_H45_CFG] = CH3_ADAPT_H45_CFG;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_H67_CFG] = CH3_ADAPT_H67_CFG;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_H89_CFG] = CH3_ADAPT_H89_CFG;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_HAB_CFG] = CH3_ADAPT_HAB_CFG;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_HCD_CFG] = CH3_ADAPT_HCD_CFG;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_HEF_CFG] = CH3_ADAPT_HEF_CFG;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_KH_CFG0] = CH3_ADAPT_KH_CFG0;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_KH_CFG1] = CH3_ADAPT_KH_CFG1;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_KH_CFG2] = CH3_ADAPT_KH_CFG2;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_KH_CFG3] = CH3_ADAPT_KH_CFG3;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_KH_CFG4] = CH3_ADAPT_KH_CFG4;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_KH_CFG5] = CH3_ADAPT_KH_CFG5;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_KL_CFG0] = CH3_ADAPT_KL_CFG0;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_KL_CFG1] = CH3_ADAPT_KL_CFG1;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_LCK_CFG0] = CH3_ADAPT_LCK_CFG0;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_LCK_CFG1] = CH3_ADAPT_LCK_CFG1;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_LCK_CFG2] = CH3_ADAPT_LCK_CFG2;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_LCK_CFG3] = CH3_ADAPT_LCK_CFG3;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_LOP_CFG] = CH3_ADAPT_LOP_CFG;
  ATTR[`GTYE5_QUAD__CH3_ADAPT_OS_CFG] = CH3_ADAPT_OS_CFG;
  ATTR[`GTYE5_QUAD__CH3_CHCLK_ILO_CFG] = CH3_CHCLK_ILO_CFG;
  ATTR[`GTYE5_QUAD__CH3_CHCLK_MISC_CFG] = CH3_CHCLK_MISC_CFG;
  ATTR[`GTYE5_QUAD__CH3_CHCLK_RSV_CFG] = CH3_CHCLK_RSV_CFG;
  ATTR[`GTYE5_QUAD__CH3_CHCLK_RXCAL_CFG1] = CH3_CHCLK_RXCAL_CFG1;
  ATTR[`GTYE5_QUAD__CH3_CHCLK_RXCAL_CFG2] = CH3_CHCLK_RXCAL_CFG2;
  ATTR[`GTYE5_QUAD__CH3_CHCLK_RXCAL_CFG] = CH3_CHCLK_RXCAL_CFG;
  ATTR[`GTYE5_QUAD__CH3_CHCLK_RXPI_CFG] = CH3_CHCLK_RXPI_CFG;
  ATTR[`GTYE5_QUAD__CH3_CHCLK_TXCAL_CFG] = CH3_CHCLK_TXCAL_CFG;
  ATTR[`GTYE5_QUAD__CH3_CHCLK_TXPI_CFG0] = CH3_CHCLK_TXPI_CFG0;
  ATTR[`GTYE5_QUAD__CH3_CHL_RSV_CFG0] = CH3_CHL_RSV_CFG0;
  ATTR[`GTYE5_QUAD__CH3_CHL_RSV_CFG1] = CH3_CHL_RSV_CFG1;
  ATTR[`GTYE5_QUAD__CH3_CHL_RSV_CFG2] = CH3_CHL_RSV_CFG2;
  ATTR[`GTYE5_QUAD__CH3_CHL_RSV_CFG3] = CH3_CHL_RSV_CFG3;
  ATTR[`GTYE5_QUAD__CH3_CHL_RSV_CFG4] = CH3_CHL_RSV_CFG4;
  ATTR[`GTYE5_QUAD__CH3_DA_CFG] = CH3_DA_CFG;
  ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG0] = CH3_EYESCAN_CFG0;
  ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG10] = CH3_EYESCAN_CFG10;
  ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG11] = CH3_EYESCAN_CFG11;
  ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG12] = CH3_EYESCAN_CFG12;
  ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG13] = CH3_EYESCAN_CFG13;
  ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG14] = CH3_EYESCAN_CFG14;
  ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG15] = CH3_EYESCAN_CFG15;
  ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG16] = CH3_EYESCAN_CFG16;
  ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG1] = CH3_EYESCAN_CFG1;
  ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG2] = CH3_EYESCAN_CFG2;
  ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG3] = CH3_EYESCAN_CFG3;
  ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG4] = CH3_EYESCAN_CFG4;
  ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG5] = CH3_EYESCAN_CFG5;
  ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG6] = CH3_EYESCAN_CFG6;
  ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG7] = CH3_EYESCAN_CFG7;
  ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG8] = CH3_EYESCAN_CFG8;
  ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG9] = CH3_EYESCAN_CFG9;
  ATTR[`GTYE5_QUAD__CH3_FABRIC_INTF_CFG0] = CH3_FABRIC_INTF_CFG0;
  ATTR[`GTYE5_QUAD__CH3_FABRIC_INTF_CFG1] = CH3_FABRIC_INTF_CFG1;
  ATTR[`GTYE5_QUAD__CH3_FABRIC_INTF_CFG2] = CH3_FABRIC_INTF_CFG2;
  ATTR[`GTYE5_QUAD__CH3_FABRIC_INTF_CFG3] = CH3_FABRIC_INTF_CFG3;
  ATTR[`GTYE5_QUAD__CH3_FABRIC_INTF_CFG4] = CH3_FABRIC_INTF_CFG4;
  ATTR[`GTYE5_QUAD__CH3_FABRIC_INTF_CFG5] = CH3_FABRIC_INTF_CFG5;
  ATTR[`GTYE5_QUAD__CH3_INSTANTIATED] = CH3_INSTANTIATED;
  ATTR[`GTYE5_QUAD__CH3_MONITOR_CFG] = CH3_MONITOR_CFG;
  ATTR[`GTYE5_QUAD__CH3_PIPE_CTRL_CFG0] = CH3_PIPE_CTRL_CFG0;
  ATTR[`GTYE5_QUAD__CH3_PIPE_CTRL_CFG10] = CH3_PIPE_CTRL_CFG10;
  ATTR[`GTYE5_QUAD__CH3_PIPE_CTRL_CFG1] = CH3_PIPE_CTRL_CFG1;
  ATTR[`GTYE5_QUAD__CH3_PIPE_CTRL_CFG2] = CH3_PIPE_CTRL_CFG2;
  ATTR[`GTYE5_QUAD__CH3_PIPE_CTRL_CFG3] = CH3_PIPE_CTRL_CFG3;
  ATTR[`GTYE5_QUAD__CH3_PIPE_CTRL_CFG4] = CH3_PIPE_CTRL_CFG4;
  ATTR[`GTYE5_QUAD__CH3_PIPE_CTRL_CFG5] = CH3_PIPE_CTRL_CFG5;
  ATTR[`GTYE5_QUAD__CH3_PIPE_CTRL_CFG6] = CH3_PIPE_CTRL_CFG6;
  ATTR[`GTYE5_QUAD__CH3_PIPE_CTRL_CFG7] = CH3_PIPE_CTRL_CFG7;
  ATTR[`GTYE5_QUAD__CH3_PIPE_CTRL_CFG8] = CH3_PIPE_CTRL_CFG8;
  ATTR[`GTYE5_QUAD__CH3_PIPE_CTRL_CFG9] = CH3_PIPE_CTRL_CFG9;
  ATTR[`GTYE5_QUAD__CH3_PIPE_TX_EQ_CFG0] = CH3_PIPE_TX_EQ_CFG0;
  ATTR[`GTYE5_QUAD__CH3_PIPE_TX_EQ_CFG1] = CH3_PIPE_TX_EQ_CFG1;
  ATTR[`GTYE5_QUAD__CH3_PIPE_TX_EQ_CFG2] = CH3_PIPE_TX_EQ_CFG2;
  ATTR[`GTYE5_QUAD__CH3_PIPE_TX_EQ_CFG3] = CH3_PIPE_TX_EQ_CFG3;
  ATTR[`GTYE5_QUAD__CH3_RESET_BYP_HDSHK_CFG] = CH3_RESET_BYP_HDSHK_CFG;
  ATTR[`GTYE5_QUAD__CH3_RESET_CFG] = CH3_RESET_CFG;
  ATTR[`GTYE5_QUAD__CH3_RESET_LOOPER_ID_CFG] = CH3_RESET_LOOPER_ID_CFG;
  ATTR[`GTYE5_QUAD__CH3_RESET_LOOP_ID_CFG0] = CH3_RESET_LOOP_ID_CFG0;
  ATTR[`GTYE5_QUAD__CH3_RESET_LOOP_ID_CFG1] = CH3_RESET_LOOP_ID_CFG1;
  ATTR[`GTYE5_QUAD__CH3_RESET_LOOP_ID_CFG2] = CH3_RESET_LOOP_ID_CFG2;
  ATTR[`GTYE5_QUAD__CH3_RESET_TIME_CFG0] = CH3_RESET_TIME_CFG0;
  ATTR[`GTYE5_QUAD__CH3_RESET_TIME_CFG1] = CH3_RESET_TIME_CFG1;
  ATTR[`GTYE5_QUAD__CH3_RESET_TIME_CFG2] = CH3_RESET_TIME_CFG2;
  ATTR[`GTYE5_QUAD__CH3_RESET_TIME_CFG3] = CH3_RESET_TIME_CFG3;
  ATTR[`GTYE5_QUAD__CH3_RXOUTCLK_FREQ] = $realtobits(CH3_RXOUTCLK_FREQ);
  ATTR[`GTYE5_QUAD__CH3_RXOUTCLK_REF_FREQ] = $realtobits(CH3_RXOUTCLK_REF_FREQ);
  ATTR[`GTYE5_QUAD__CH3_RXOUTCLK_REF_SOURCE] = CH3_RXOUTCLK_REF_SOURCE;
  ATTR[`GTYE5_QUAD__CH3_RX_CDR_CFG0] = CH3_RX_CDR_CFG0;
  ATTR[`GTYE5_QUAD__CH3_RX_CDR_CFG1] = CH3_RX_CDR_CFG1;
  ATTR[`GTYE5_QUAD__CH3_RX_CDR_CFG2] = CH3_RX_CDR_CFG2;
  ATTR[`GTYE5_QUAD__CH3_RX_CDR_CFG3] = CH3_RX_CDR_CFG3;
  ATTR[`GTYE5_QUAD__CH3_RX_CDR_CFG4] = CH3_RX_CDR_CFG4;
  ATTR[`GTYE5_QUAD__CH3_RX_CRC_CFG0] = CH3_RX_CRC_CFG0;
  ATTR[`GTYE5_QUAD__CH3_RX_CRC_CFG1] = CH3_RX_CRC_CFG1;
  ATTR[`GTYE5_QUAD__CH3_RX_CRC_CFG2] = CH3_RX_CRC_CFG2;
  ATTR[`GTYE5_QUAD__CH3_RX_CRC_CFG3] = CH3_RX_CRC_CFG3;
  ATTR[`GTYE5_QUAD__CH3_RX_CTLE_CFG0] = CH3_RX_CTLE_CFG0;
  ATTR[`GTYE5_QUAD__CH3_RX_CTLE_CFG1] = CH3_RX_CTLE_CFG1;
  ATTR[`GTYE5_QUAD__CH3_RX_DACI2V_CFG0] = CH3_RX_DACI2V_CFG0;
  ATTR[`GTYE5_QUAD__CH3_RX_DATA_RATE] = $realtobits(CH3_RX_DATA_RATE);
  ATTR[`GTYE5_QUAD__CH3_RX_DFE_CFG0] = CH3_RX_DFE_CFG0;
  ATTR[`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG0] = CH3_RX_ELASTIC_BUF_CFG0;
  ATTR[`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG1] = CH3_RX_ELASTIC_BUF_CFG1;
  ATTR[`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG2] = CH3_RX_ELASTIC_BUF_CFG2;
  ATTR[`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG3] = CH3_RX_ELASTIC_BUF_CFG3;
  ATTR[`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG4] = CH3_RX_ELASTIC_BUF_CFG4;
  ATTR[`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG5] = CH3_RX_ELASTIC_BUF_CFG5;
  ATTR[`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG6] = CH3_RX_ELASTIC_BUF_CFG6;
  ATTR[`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG7] = CH3_RX_ELASTIC_BUF_CFG7;
  ATTR[`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG8] = CH3_RX_ELASTIC_BUF_CFG8;
  ATTR[`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG9] = CH3_RX_ELASTIC_BUF_CFG9;
  ATTR[`GTYE5_QUAD__CH3_RX_MISC_CFG0] = CH3_RX_MISC_CFG0;
  ATTR[`GTYE5_QUAD__CH3_RX_OOB_CFG0] = CH3_RX_OOB_CFG0;
  ATTR[`GTYE5_QUAD__CH3_RX_OOB_CFG1] = CH3_RX_OOB_CFG1;
  ATTR[`GTYE5_QUAD__CH3_RX_PAD_CFG0] = CH3_RX_PAD_CFG0;
  ATTR[`GTYE5_QUAD__CH3_RX_PAD_CFG1] = CH3_RX_PAD_CFG1;
  ATTR[`GTYE5_QUAD__CH3_RX_PCS_CFG0] = CH3_RX_PCS_CFG0;
  ATTR[`GTYE5_QUAD__CH3_RX_PCS_CFG1] = CH3_RX_PCS_CFG1;
  ATTR[`GTYE5_QUAD__CH3_RX_PCS_CFG2] = CH3_RX_PCS_CFG2;
  ATTR[`GTYE5_QUAD__CH3_RX_PCS_CFG3] = CH3_RX_PCS_CFG3;
  ATTR[`GTYE5_QUAD__CH3_RX_PCS_CFG4] = CH3_RX_PCS_CFG4;
  ATTR[`GTYE5_QUAD__CH3_RX_PHALIGN_CFG0] = CH3_RX_PHALIGN_CFG0;
  ATTR[`GTYE5_QUAD__CH3_RX_PHALIGN_CFG1] = CH3_RX_PHALIGN_CFG1;
  ATTR[`GTYE5_QUAD__CH3_RX_PHALIGN_CFG2] = CH3_RX_PHALIGN_CFG2;
  ATTR[`GTYE5_QUAD__CH3_RX_PHALIGN_CFG3] = CH3_RX_PHALIGN_CFG3;
  ATTR[`GTYE5_QUAD__CH3_RX_PHALIGN_CFG4] = CH3_RX_PHALIGN_CFG4;
  ATTR[`GTYE5_QUAD__CH3_RX_PHALIGN_CFG5] = CH3_RX_PHALIGN_CFG5;
  ATTR[`GTYE5_QUAD__CH3_SIM_MODE] = CH3_SIM_MODE;
  ATTR[`GTYE5_QUAD__CH3_SIM_RECEIVER_DETECT_PASS] = CH3_SIM_RECEIVER_DETECT_PASS;
  ATTR[`GTYE5_QUAD__CH3_SIM_RESET_SPEEDUP] = CH3_SIM_RESET_SPEEDUP;
  ATTR[`GTYE5_QUAD__CH3_SIM_TX_EIDLE_DRIVE_LEVEL] = CH3_SIM_TX_EIDLE_DRIVE_LEVEL;
  ATTR[`GTYE5_QUAD__CH3_TXOUTCLK_FREQ] = $realtobits(CH3_TXOUTCLK_FREQ);
  ATTR[`GTYE5_QUAD__CH3_TXOUTCLK_REF_FREQ] = $realtobits(CH3_TXOUTCLK_REF_FREQ);
  ATTR[`GTYE5_QUAD__CH3_TXOUTCLK_REF_SOURCE] = CH3_TXOUTCLK_REF_SOURCE;
  ATTR[`GTYE5_QUAD__CH3_TX_10G_CFG0] = CH3_TX_10G_CFG0;
  ATTR[`GTYE5_QUAD__CH3_TX_10G_CFG1] = CH3_TX_10G_CFG1;
  ATTR[`GTYE5_QUAD__CH3_TX_10G_CFG2] = CH3_TX_10G_CFG2;
  ATTR[`GTYE5_QUAD__CH3_TX_10G_CFG3] = CH3_TX_10G_CFG3;
  ATTR[`GTYE5_QUAD__CH3_TX_ANA_CFG0] = CH3_TX_ANA_CFG0;
  ATTR[`GTYE5_QUAD__CH3_TX_CRC_CFG0] = CH3_TX_CRC_CFG0;
  ATTR[`GTYE5_QUAD__CH3_TX_CRC_CFG1] = CH3_TX_CRC_CFG1;
  ATTR[`GTYE5_QUAD__CH3_TX_CRC_CFG2] = CH3_TX_CRC_CFG2;
  ATTR[`GTYE5_QUAD__CH3_TX_CRC_CFG3] = CH3_TX_CRC_CFG3;
  ATTR[`GTYE5_QUAD__CH3_TX_DATA_RATE] = $realtobits(CH3_TX_DATA_RATE);
  ATTR[`GTYE5_QUAD__CH3_TX_DRV_CFG0] = CH3_TX_DRV_CFG0;
  ATTR[`GTYE5_QUAD__CH3_TX_DRV_CFG1] = CH3_TX_DRV_CFG1;
  ATTR[`GTYE5_QUAD__CH3_TX_PCS_CFG0] = CH3_TX_PCS_CFG0;
  ATTR[`GTYE5_QUAD__CH3_TX_PCS_CFG1] = CH3_TX_PCS_CFG1;
  ATTR[`GTYE5_QUAD__CH3_TX_PCS_CFG2] = CH3_TX_PCS_CFG2;
  ATTR[`GTYE5_QUAD__CH3_TX_PCS_CFG3] = CH3_TX_PCS_CFG3;
  ATTR[`GTYE5_QUAD__CH3_TX_PHALIGN_CFG0] = CH3_TX_PHALIGN_CFG0;
  ATTR[`GTYE5_QUAD__CH3_TX_PHALIGN_CFG1] = CH3_TX_PHALIGN_CFG1;
  ATTR[`GTYE5_QUAD__CH3_TX_PHALIGN_CFG2] = CH3_TX_PHALIGN_CFG2;
  ATTR[`GTYE5_QUAD__CH3_TX_PHALIGN_CFG3] = CH3_TX_PHALIGN_CFG3;
  ATTR[`GTYE5_QUAD__CH3_TX_PHALIGN_CFG4] = CH3_TX_PHALIGN_CFG4;
  ATTR[`GTYE5_QUAD__CH3_TX_PHALIGN_CFG5] = CH3_TX_PHALIGN_CFG5;
  ATTR[`GTYE5_QUAD__CH3_TX_PIPPM_CFG] = CH3_TX_PIPPM_CFG;
  ATTR[`GTYE5_QUAD__CH3_TX_SER_CFG0] = CH3_TX_SER_CFG0;
  ATTR[`GTYE5_QUAD__CHANNEL_CONNECTIVITY] = CHANNEL_CONNECTIVITY;
  ATTR[`GTYE5_QUAD__CTRL_RSV_CFG0] = CTRL_RSV_CFG0;
  ATTR[`GTYE5_QUAD__CTRL_RSV_CFG1] = CTRL_RSV_CFG1;
  ATTR[`GTYE5_QUAD__HS0_LCPLL_IPS_PIN_EN] = HS0_LCPLL_IPS_PIN_EN;
  ATTR[`GTYE5_QUAD__HS0_LCPLL_IPS_REFCLK_SEL] = HS0_LCPLL_IPS_REFCLK_SEL;
  ATTR[`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP0] = HS0_LCPLL_REFCLK_MAP0;
  ATTR[`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP1] = HS0_LCPLL_REFCLK_MAP1;
  ATTR[`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP2] = HS0_LCPLL_REFCLK_MAP2;
  ATTR[`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP3] = HS0_LCPLL_REFCLK_MAP3;
  ATTR[`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP4] = HS0_LCPLL_REFCLK_MAP4;
  ATTR[`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP5] = HS0_LCPLL_REFCLK_MAP5;
  ATTR[`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP6] = HS0_LCPLL_REFCLK_MAP6;
  ATTR[`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP7] = HS0_LCPLL_REFCLK_MAP7;
  ATTR[`GTYE5_QUAD__HS0_RPLL_IPS_PIN_EN] = HS0_RPLL_IPS_PIN_EN;
  ATTR[`GTYE5_QUAD__HS0_RPLL_IPS_REFCLK_SEL] = HS0_RPLL_IPS_REFCLK_SEL;
  ATTR[`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP0] = HS0_RPLL_REFCLK_MAP0;
  ATTR[`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP1] = HS0_RPLL_REFCLK_MAP1;
  ATTR[`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP2] = HS0_RPLL_REFCLK_MAP2;
  ATTR[`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP3] = HS0_RPLL_REFCLK_MAP3;
  ATTR[`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP4] = HS0_RPLL_REFCLK_MAP4;
  ATTR[`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP5] = HS0_RPLL_REFCLK_MAP5;
  ATTR[`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP6] = HS0_RPLL_REFCLK_MAP6;
  ATTR[`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP7] = HS0_RPLL_REFCLK_MAP7;
  ATTR[`GTYE5_QUAD__HS1_LCPLL_IPS_PIN_EN] = HS1_LCPLL_IPS_PIN_EN;
  ATTR[`GTYE5_QUAD__HS1_LCPLL_IPS_REFCLK_SEL] = HS1_LCPLL_IPS_REFCLK_SEL;
  ATTR[`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP0] = HS1_LCPLL_REFCLK_MAP0;
  ATTR[`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP1] = HS1_LCPLL_REFCLK_MAP1;
  ATTR[`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP2] = HS1_LCPLL_REFCLK_MAP2;
  ATTR[`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP3] = HS1_LCPLL_REFCLK_MAP3;
  ATTR[`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP4] = HS1_LCPLL_REFCLK_MAP4;
  ATTR[`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP5] = HS1_LCPLL_REFCLK_MAP5;
  ATTR[`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP6] = HS1_LCPLL_REFCLK_MAP6;
  ATTR[`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP7] = HS1_LCPLL_REFCLK_MAP7;
  ATTR[`GTYE5_QUAD__HS1_RPLL_IPS_PIN_EN] = HS1_RPLL_IPS_PIN_EN;
  ATTR[`GTYE5_QUAD__HS1_RPLL_IPS_REFCLK_SEL] = HS1_RPLL_IPS_REFCLK_SEL;
  ATTR[`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP0] = HS1_RPLL_REFCLK_MAP0;
  ATTR[`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP1] = HS1_RPLL_REFCLK_MAP1;
  ATTR[`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP2] = HS1_RPLL_REFCLK_MAP2;
  ATTR[`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP3] = HS1_RPLL_REFCLK_MAP3;
  ATTR[`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP4] = HS1_RPLL_REFCLK_MAP4;
  ATTR[`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP5] = HS1_RPLL_REFCLK_MAP5;
  ATTR[`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP6] = HS1_RPLL_REFCLK_MAP6;
  ATTR[`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP7] = HS1_RPLL_REFCLK_MAP7;
  ATTR[`GTYE5_QUAD__HSCLK0_HSDIST_CFG] = HSCLK0_HSDIST_CFG;
  ATTR[`GTYE5_QUAD__HSCLK0_INSTANTIATED] = HSCLK0_INSTANTIATED;
  ATTR[`GTYE5_QUAD__HSCLK0_LCPLL_CFG0] = HSCLK0_LCPLL_CFG0;
  ATTR[`GTYE5_QUAD__HSCLK0_LCPLL_CFG1] = HSCLK0_LCPLL_CFG1;
  ATTR[`GTYE5_QUAD__HSCLK0_LCPLL_CFG2] = HSCLK0_LCPLL_CFG2;
  ATTR[`GTYE5_QUAD__HSCLK0_LCPLL_LGC_CFG0] = HSCLK0_LCPLL_LGC_CFG0;
  ATTR[`GTYE5_QUAD__HSCLK0_LCPLL_LGC_CFG1] = HSCLK0_LCPLL_LGC_CFG1;
  ATTR[`GTYE5_QUAD__HSCLK0_LCPLL_LGC_CFG2] = HSCLK0_LCPLL_LGC_CFG2;
  ATTR[`GTYE5_QUAD__HSCLK0_RPLL_CFG0] = HSCLK0_RPLL_CFG0;
  ATTR[`GTYE5_QUAD__HSCLK0_RPLL_CFG1] = HSCLK0_RPLL_CFG1;
  ATTR[`GTYE5_QUAD__HSCLK0_RPLL_CFG2] = HSCLK0_RPLL_CFG2;
  ATTR[`GTYE5_QUAD__HSCLK0_RPLL_LGC_CFG0] = HSCLK0_RPLL_LGC_CFG0;
  ATTR[`GTYE5_QUAD__HSCLK0_RPLL_LGC_CFG1] = HSCLK0_RPLL_LGC_CFG1;
  ATTR[`GTYE5_QUAD__HSCLK0_RPLL_LGC_CFG2] = HSCLK0_RPLL_LGC_CFG2;
  ATTR[`GTYE5_QUAD__HSCLK0_RXRECCLK_SEL] = HSCLK0_RXRECCLK_SEL;
  ATTR[`GTYE5_QUAD__HSCLK1_HSDIST_CFG] = HSCLK1_HSDIST_CFG;
  ATTR[`GTYE5_QUAD__HSCLK1_INSTANTIATED] = HSCLK1_INSTANTIATED;
  ATTR[`GTYE5_QUAD__HSCLK1_LCPLL_CFG0] = HSCLK1_LCPLL_CFG0;
  ATTR[`GTYE5_QUAD__HSCLK1_LCPLL_CFG1] = HSCLK1_LCPLL_CFG1;
  ATTR[`GTYE5_QUAD__HSCLK1_LCPLL_CFG2] = HSCLK1_LCPLL_CFG2;
  ATTR[`GTYE5_QUAD__HSCLK1_LCPLL_LGC_CFG0] = HSCLK1_LCPLL_LGC_CFG0;
  ATTR[`GTYE5_QUAD__HSCLK1_LCPLL_LGC_CFG1] = HSCLK1_LCPLL_LGC_CFG1;
  ATTR[`GTYE5_QUAD__HSCLK1_LCPLL_LGC_CFG2] = HSCLK1_LCPLL_LGC_CFG2;
  ATTR[`GTYE5_QUAD__HSCLK1_RPLL_CFG0] = HSCLK1_RPLL_CFG0;
  ATTR[`GTYE5_QUAD__HSCLK1_RPLL_CFG1] = HSCLK1_RPLL_CFG1;
  ATTR[`GTYE5_QUAD__HSCLK1_RPLL_CFG2] = HSCLK1_RPLL_CFG2;
  ATTR[`GTYE5_QUAD__HSCLK1_RPLL_LGC_CFG0] = HSCLK1_RPLL_LGC_CFG0;
  ATTR[`GTYE5_QUAD__HSCLK1_RPLL_LGC_CFG1] = HSCLK1_RPLL_LGC_CFG1;
  ATTR[`GTYE5_QUAD__HSCLK1_RPLL_LGC_CFG2] = HSCLK1_RPLL_LGC_CFG2;
  ATTR[`GTYE5_QUAD__HSCLK1_RXRECCLK_SEL] = HSCLK1_RXRECCLK_SEL;
  ATTR[`GTYE5_QUAD__MEMORY_INIT_FILE] = MEMORY_INIT_FILE;
  ATTR[`GTYE5_QUAD__MST_RESET_CFG] = MST_RESET_CFG;
  ATTR[`GTYE5_QUAD__PIN_CFG0] = PIN_CFG0;
  ATTR[`GTYE5_QUAD__POR_CFG] = POR_CFG;
  ATTR[`GTYE5_QUAD__QUAD_INSTANTIATED] = QUAD_INSTANTIATED;
  ATTR[`GTYE5_QUAD__QUAD_SIM_MODE] = QUAD_SIM_MODE;
  ATTR[`GTYE5_QUAD__QUAD_SIM_RESET_SPEEDUP] = QUAD_SIM_RESET_SPEEDUP;
  ATTR[`GTYE5_QUAD__RCALBG0_CFG0] = RCALBG0_CFG0;
  ATTR[`GTYE5_QUAD__RCALBG0_CFG1] = RCALBG0_CFG1;
  ATTR[`GTYE5_QUAD__RCALBG0_CFG2] = RCALBG0_CFG2;
  ATTR[`GTYE5_QUAD__RCALBG0_CFG3] = RCALBG0_CFG3;
  ATTR[`GTYE5_QUAD__RCALBG0_CFG4] = RCALBG0_CFG4;
  ATTR[`GTYE5_QUAD__RCALBG0_CFG5] = RCALBG0_CFG5;
  ATTR[`GTYE5_QUAD__RCALBG1_CFG0] = RCALBG1_CFG0;
  ATTR[`GTYE5_QUAD__RCALBG1_CFG1] = RCALBG1_CFG1;
  ATTR[`GTYE5_QUAD__RCALBG1_CFG2] = RCALBG1_CFG2;
  ATTR[`GTYE5_QUAD__RCALBG1_CFG3] = RCALBG1_CFG3;
  ATTR[`GTYE5_QUAD__RCALBG1_CFG4] = RCALBG1_CFG4;
  ATTR[`GTYE5_QUAD__RCALBG1_CFG5] = RCALBG1_CFG5;
  ATTR[`GTYE5_QUAD__RXRSTDONE_DIST_SEL] = RXRSTDONE_DIST_SEL;
  ATTR[`GTYE5_QUAD__SIM_VERSION] = SIM_VERSION;
  ATTR[`GTYE5_QUAD__STAT_NPI_REG_LIST] = STAT_NPI_REG_LIST;
  ATTR[`GTYE5_QUAD__TERMPROG_CFG] = TERMPROG_CFG;
  ATTR[`GTYE5_QUAD__TXRSTDONE_DIST_SEL] = TXRSTDONE_DIST_SEL;
  ATTR[`GTYE5_QUAD__UB_CFG0] = UB_CFG0;
end

always @(trig_attr) begin
  A_CFG0_REG = ATTR[`GTYE5_QUAD__A_CFG0];
  A_CFG1_REG = ATTR[`GTYE5_QUAD__A_CFG1];
  A_CFG2_REG = ATTR[`GTYE5_QUAD__A_CFG2];
  A_CFG3_REG = ATTR[`GTYE5_QUAD__A_CFG3];
  A_CFG4_REG = ATTR[`GTYE5_QUAD__A_CFG4];
  A_CFG5_REG = ATTR[`GTYE5_QUAD__A_CFG5];
  CH0_ADAPT_APT_CFG_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_APT_CFG];
  CH0_ADAPT_CAL_CFG_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_CAL_CFG];
  CH0_ADAPT_DFE_CFG_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_DFE_CFG];
  CH0_ADAPT_GC_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_GC_CFG0];
  CH0_ADAPT_GC_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_GC_CFG1];
  CH0_ADAPT_GC_CFG2_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_GC_CFG2];
  CH0_ADAPT_GC_CFG3_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_GC_CFG3];
  CH0_ADAPT_GEN_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_GEN_CFG0];
  CH0_ADAPT_GEN_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_GEN_CFG1];
  CH0_ADAPT_GEN_CFG2_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_GEN_CFG2];
  CH0_ADAPT_GEN_CFG3_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_GEN_CFG3];
  CH0_ADAPT_H01_CFG_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_H01_CFG];
  CH0_ADAPT_H23_CFG_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_H23_CFG];
  CH0_ADAPT_H45_CFG_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_H45_CFG];
  CH0_ADAPT_H67_CFG_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_H67_CFG];
  CH0_ADAPT_H89_CFG_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_H89_CFG];
  CH0_ADAPT_HAB_CFG_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_HAB_CFG];
  CH0_ADAPT_HCD_CFG_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_HCD_CFG];
  CH0_ADAPT_HEF_CFG_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_HEF_CFG];
  CH0_ADAPT_KH_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_KH_CFG0];
  CH0_ADAPT_KH_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_KH_CFG1];
  CH0_ADAPT_KH_CFG2_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_KH_CFG2];
  CH0_ADAPT_KH_CFG3_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_KH_CFG3];
  CH0_ADAPT_KH_CFG4_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_KH_CFG4];
  CH0_ADAPT_KH_CFG5_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_KH_CFG5];
  CH0_ADAPT_KL_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_KL_CFG0];
  CH0_ADAPT_KL_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_KL_CFG1];
  CH0_ADAPT_LCK_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_LCK_CFG0];
  CH0_ADAPT_LCK_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_LCK_CFG1];
  CH0_ADAPT_LCK_CFG2_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_LCK_CFG2];
  CH0_ADAPT_LCK_CFG3_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_LCK_CFG3];
  CH0_ADAPT_LOP_CFG_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_LOP_CFG];
  CH0_ADAPT_OS_CFG_REG = ATTR[`GTYE5_QUAD__CH0_ADAPT_OS_CFG];
  CH0_CHCLK_ILO_CFG_REG = ATTR[`GTYE5_QUAD__CH0_CHCLK_ILO_CFG];
  CH0_CHCLK_MISC_CFG_REG = ATTR[`GTYE5_QUAD__CH0_CHCLK_MISC_CFG];
  CH0_CHCLK_RSV_CFG_REG = ATTR[`GTYE5_QUAD__CH0_CHCLK_RSV_CFG];
  CH0_CHCLK_RXCAL_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_CHCLK_RXCAL_CFG1];
  CH0_CHCLK_RXCAL_CFG2_REG = ATTR[`GTYE5_QUAD__CH0_CHCLK_RXCAL_CFG2];
  CH0_CHCLK_RXCAL_CFG_REG = ATTR[`GTYE5_QUAD__CH0_CHCLK_RXCAL_CFG];
  CH0_CHCLK_RXPI_CFG_REG = ATTR[`GTYE5_QUAD__CH0_CHCLK_RXPI_CFG];
  CH0_CHCLK_TXCAL_CFG_REG = ATTR[`GTYE5_QUAD__CH0_CHCLK_TXCAL_CFG];
  CH0_CHCLK_TXPI_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_CHCLK_TXPI_CFG0];
  CH0_CHL_RSV_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_CHL_RSV_CFG0];
  CH0_CHL_RSV_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_CHL_RSV_CFG1];
  CH0_CHL_RSV_CFG2_REG = ATTR[`GTYE5_QUAD__CH0_CHL_RSV_CFG2];
  CH0_CHL_RSV_CFG3_REG = ATTR[`GTYE5_QUAD__CH0_CHL_RSV_CFG3];
  CH0_CHL_RSV_CFG4_REG = ATTR[`GTYE5_QUAD__CH0_CHL_RSV_CFG4];
  CH0_DA_CFG_REG = ATTR[`GTYE5_QUAD__CH0_DA_CFG];
  CH0_EYESCAN_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG0];
  CH0_EYESCAN_CFG10_REG = ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG10];
  CH0_EYESCAN_CFG11_REG = ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG11];
  CH0_EYESCAN_CFG12_REG = ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG12];
  CH0_EYESCAN_CFG13_REG = ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG13];
  CH0_EYESCAN_CFG14_REG = ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG14];
  CH0_EYESCAN_CFG15_REG = ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG15];
  CH0_EYESCAN_CFG16_REG = ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG16];
  CH0_EYESCAN_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG1];
  CH0_EYESCAN_CFG2_REG = ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG2];
  CH0_EYESCAN_CFG3_REG = ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG3];
  CH0_EYESCAN_CFG4_REG = ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG4];
  CH0_EYESCAN_CFG5_REG = ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG5];
  CH0_EYESCAN_CFG6_REG = ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG6];
  CH0_EYESCAN_CFG7_REG = ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG7];
  CH0_EYESCAN_CFG8_REG = ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG8];
  CH0_EYESCAN_CFG9_REG = ATTR[`GTYE5_QUAD__CH0_EYESCAN_CFG9];
  CH0_FABRIC_INTF_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_FABRIC_INTF_CFG0];
  CH0_FABRIC_INTF_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_FABRIC_INTF_CFG1];
  CH0_FABRIC_INTF_CFG2_REG = ATTR[`GTYE5_QUAD__CH0_FABRIC_INTF_CFG2];
  CH0_FABRIC_INTF_CFG3_REG = ATTR[`GTYE5_QUAD__CH0_FABRIC_INTF_CFG3];
  CH0_FABRIC_INTF_CFG4_REG = ATTR[`GTYE5_QUAD__CH0_FABRIC_INTF_CFG4];
  CH0_FABRIC_INTF_CFG5_REG = ATTR[`GTYE5_QUAD__CH0_FABRIC_INTF_CFG5];
  CH0_INSTANTIATED_REG = ATTR[`GTYE5_QUAD__CH0_INSTANTIATED];
  CH0_MONITOR_CFG_REG = ATTR[`GTYE5_QUAD__CH0_MONITOR_CFG];
  CH0_PIPE_CTRL_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_PIPE_CTRL_CFG0];
  CH0_PIPE_CTRL_CFG10_REG = ATTR[`GTYE5_QUAD__CH0_PIPE_CTRL_CFG10];
  CH0_PIPE_CTRL_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_PIPE_CTRL_CFG1];
  CH0_PIPE_CTRL_CFG2_REG = ATTR[`GTYE5_QUAD__CH0_PIPE_CTRL_CFG2];
  CH0_PIPE_CTRL_CFG3_REG = ATTR[`GTYE5_QUAD__CH0_PIPE_CTRL_CFG3];
  CH0_PIPE_CTRL_CFG4_REG = ATTR[`GTYE5_QUAD__CH0_PIPE_CTRL_CFG4];
  CH0_PIPE_CTRL_CFG5_REG = ATTR[`GTYE5_QUAD__CH0_PIPE_CTRL_CFG5];
  CH0_PIPE_CTRL_CFG6_REG = ATTR[`GTYE5_QUAD__CH0_PIPE_CTRL_CFG6];
  CH0_PIPE_CTRL_CFG7_REG = ATTR[`GTYE5_QUAD__CH0_PIPE_CTRL_CFG7];
  CH0_PIPE_CTRL_CFG8_REG = ATTR[`GTYE5_QUAD__CH0_PIPE_CTRL_CFG8];
  CH0_PIPE_CTRL_CFG9_REG = ATTR[`GTYE5_QUAD__CH0_PIPE_CTRL_CFG9];
  CH0_PIPE_TX_EQ_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_PIPE_TX_EQ_CFG0];
  CH0_PIPE_TX_EQ_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_PIPE_TX_EQ_CFG1];
  CH0_PIPE_TX_EQ_CFG2_REG = ATTR[`GTYE5_QUAD__CH0_PIPE_TX_EQ_CFG2];
  CH0_PIPE_TX_EQ_CFG3_REG = ATTR[`GTYE5_QUAD__CH0_PIPE_TX_EQ_CFG3];
  CH0_RESET_BYP_HDSHK_CFG_REG = ATTR[`GTYE5_QUAD__CH0_RESET_BYP_HDSHK_CFG];
  CH0_RESET_CFG_REG = ATTR[`GTYE5_QUAD__CH0_RESET_CFG];
  CH0_RESET_LOOPER_ID_CFG_REG = ATTR[`GTYE5_QUAD__CH0_RESET_LOOPER_ID_CFG];
  CH0_RESET_LOOP_ID_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_RESET_LOOP_ID_CFG0];
  CH0_RESET_LOOP_ID_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_RESET_LOOP_ID_CFG1];
  CH0_RESET_LOOP_ID_CFG2_REG = ATTR[`GTYE5_QUAD__CH0_RESET_LOOP_ID_CFG2];
  CH0_RESET_TIME_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_RESET_TIME_CFG0];
  CH0_RESET_TIME_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_RESET_TIME_CFG1];
  CH0_RESET_TIME_CFG2_REG = ATTR[`GTYE5_QUAD__CH0_RESET_TIME_CFG2];
  CH0_RESET_TIME_CFG3_REG = ATTR[`GTYE5_QUAD__CH0_RESET_TIME_CFG3];
  CH0_RXOUTCLK_FREQ_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH0_RXOUTCLK_FREQ]);
  CH0_RXOUTCLK_REF_FREQ_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH0_RXOUTCLK_REF_FREQ]);
  CH0_RXOUTCLK_REF_SOURCE_REG = ATTR[`GTYE5_QUAD__CH0_RXOUTCLK_REF_SOURCE];
  CH0_RX_CDR_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_RX_CDR_CFG0];
  CH0_RX_CDR_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_RX_CDR_CFG1];
  CH0_RX_CDR_CFG2_REG = ATTR[`GTYE5_QUAD__CH0_RX_CDR_CFG2];
  CH0_RX_CDR_CFG3_REG = ATTR[`GTYE5_QUAD__CH0_RX_CDR_CFG3];
  CH0_RX_CDR_CFG4_REG = ATTR[`GTYE5_QUAD__CH0_RX_CDR_CFG4];
  CH0_RX_CRC_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_RX_CRC_CFG0];
  CH0_RX_CRC_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_RX_CRC_CFG1];
  CH0_RX_CRC_CFG2_REG = ATTR[`GTYE5_QUAD__CH0_RX_CRC_CFG2];
  CH0_RX_CRC_CFG3_REG = ATTR[`GTYE5_QUAD__CH0_RX_CRC_CFG3];
  CH0_RX_CTLE_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_RX_CTLE_CFG0];
  CH0_RX_CTLE_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_RX_CTLE_CFG1];
  CH0_RX_DACI2V_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_RX_DACI2V_CFG0];
  CH0_RX_DATA_RATE_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH0_RX_DATA_RATE]);
  CH0_RX_DFE_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_RX_DFE_CFG0];
  CH0_RX_ELASTIC_BUF_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG0];
  CH0_RX_ELASTIC_BUF_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG1];
  CH0_RX_ELASTIC_BUF_CFG2_REG = ATTR[`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG2];
  CH0_RX_ELASTIC_BUF_CFG3_REG = ATTR[`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG3];
  CH0_RX_ELASTIC_BUF_CFG4_REG = ATTR[`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG4];
  CH0_RX_ELASTIC_BUF_CFG5_REG = ATTR[`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG5];
  CH0_RX_ELASTIC_BUF_CFG6_REG = ATTR[`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG6];
  CH0_RX_ELASTIC_BUF_CFG7_REG = ATTR[`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG7];
  CH0_RX_ELASTIC_BUF_CFG8_REG = ATTR[`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG8];
  CH0_RX_ELASTIC_BUF_CFG9_REG = ATTR[`GTYE5_QUAD__CH0_RX_ELASTIC_BUF_CFG9];
  CH0_RX_MISC_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_RX_MISC_CFG0];
  CH0_RX_OOB_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_RX_OOB_CFG0];
  CH0_RX_OOB_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_RX_OOB_CFG1];
  CH0_RX_PAD_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_RX_PAD_CFG0];
  CH0_RX_PAD_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_RX_PAD_CFG1];
  CH0_RX_PCS_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_RX_PCS_CFG0];
  CH0_RX_PCS_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_RX_PCS_CFG1];
  CH0_RX_PCS_CFG2_REG = ATTR[`GTYE5_QUAD__CH0_RX_PCS_CFG2];
  CH0_RX_PCS_CFG3_REG = ATTR[`GTYE5_QUAD__CH0_RX_PCS_CFG3];
  CH0_RX_PCS_CFG4_REG = ATTR[`GTYE5_QUAD__CH0_RX_PCS_CFG4];
  CH0_RX_PHALIGN_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_RX_PHALIGN_CFG0];
  CH0_RX_PHALIGN_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_RX_PHALIGN_CFG1];
  CH0_RX_PHALIGN_CFG2_REG = ATTR[`GTYE5_QUAD__CH0_RX_PHALIGN_CFG2];
  CH0_RX_PHALIGN_CFG3_REG = ATTR[`GTYE5_QUAD__CH0_RX_PHALIGN_CFG3];
  CH0_RX_PHALIGN_CFG4_REG = ATTR[`GTYE5_QUAD__CH0_RX_PHALIGN_CFG4];
  CH0_RX_PHALIGN_CFG5_REG = ATTR[`GTYE5_QUAD__CH0_RX_PHALIGN_CFG5];
  CH0_SIM_MODE_REG = ATTR[`GTYE5_QUAD__CH0_SIM_MODE];
  CH0_SIM_RECEIVER_DETECT_PASS_REG = ATTR[`GTYE5_QUAD__CH0_SIM_RECEIVER_DETECT_PASS];
  CH0_SIM_RESET_SPEEDUP_REG = ATTR[`GTYE5_QUAD__CH0_SIM_RESET_SPEEDUP];
  CH0_SIM_TX_EIDLE_DRIVE_LEVEL_REG = ATTR[`GTYE5_QUAD__CH0_SIM_TX_EIDLE_DRIVE_LEVEL];
  CH0_TXOUTCLK_FREQ_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH0_TXOUTCLK_FREQ]);
  CH0_TXOUTCLK_REF_FREQ_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH0_TXOUTCLK_REF_FREQ]);
  CH0_TXOUTCLK_REF_SOURCE_REG = ATTR[`GTYE5_QUAD__CH0_TXOUTCLK_REF_SOURCE];
  CH0_TX_10G_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_TX_10G_CFG0];
  CH0_TX_10G_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_TX_10G_CFG1];
  CH0_TX_10G_CFG2_REG = ATTR[`GTYE5_QUAD__CH0_TX_10G_CFG2];
  CH0_TX_10G_CFG3_REG = ATTR[`GTYE5_QUAD__CH0_TX_10G_CFG3];
  CH0_TX_ANA_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_TX_ANA_CFG0];
  CH0_TX_CRC_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_TX_CRC_CFG0];
  CH0_TX_CRC_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_TX_CRC_CFG1];
  CH0_TX_CRC_CFG2_REG = ATTR[`GTYE5_QUAD__CH0_TX_CRC_CFG2];
  CH0_TX_CRC_CFG3_REG = ATTR[`GTYE5_QUAD__CH0_TX_CRC_CFG3];
  CH0_TX_DATA_RATE_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH0_TX_DATA_RATE]);
  CH0_TX_DRV_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_TX_DRV_CFG0];
  CH0_TX_DRV_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_TX_DRV_CFG1];
  CH0_TX_PCS_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_TX_PCS_CFG0];
  CH0_TX_PCS_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_TX_PCS_CFG1];
  CH0_TX_PCS_CFG2_REG = ATTR[`GTYE5_QUAD__CH0_TX_PCS_CFG2];
  CH0_TX_PCS_CFG3_REG = ATTR[`GTYE5_QUAD__CH0_TX_PCS_CFG3];
  CH0_TX_PHALIGN_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_TX_PHALIGN_CFG0];
  CH0_TX_PHALIGN_CFG1_REG = ATTR[`GTYE5_QUAD__CH0_TX_PHALIGN_CFG1];
  CH0_TX_PHALIGN_CFG2_REG = ATTR[`GTYE5_QUAD__CH0_TX_PHALIGN_CFG2];
  CH0_TX_PHALIGN_CFG3_REG = ATTR[`GTYE5_QUAD__CH0_TX_PHALIGN_CFG3];
  CH0_TX_PHALIGN_CFG4_REG = ATTR[`GTYE5_QUAD__CH0_TX_PHALIGN_CFG4];
  CH0_TX_PHALIGN_CFG5_REG = ATTR[`GTYE5_QUAD__CH0_TX_PHALIGN_CFG5];
  CH0_TX_PIPPM_CFG_REG = ATTR[`GTYE5_QUAD__CH0_TX_PIPPM_CFG];
  CH0_TX_SER_CFG0_REG = ATTR[`GTYE5_QUAD__CH0_TX_SER_CFG0];
  CH1_ADAPT_APT_CFG_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_APT_CFG];
  CH1_ADAPT_CAL_CFG_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_CAL_CFG];
  CH1_ADAPT_DFE_CFG_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_DFE_CFG];
  CH1_ADAPT_GC_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_GC_CFG0];
  CH1_ADAPT_GC_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_GC_CFG1];
  CH1_ADAPT_GC_CFG2_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_GC_CFG2];
  CH1_ADAPT_GC_CFG3_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_GC_CFG3];
  CH1_ADAPT_GEN_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_GEN_CFG0];
  CH1_ADAPT_GEN_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_GEN_CFG1];
  CH1_ADAPT_GEN_CFG2_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_GEN_CFG2];
  CH1_ADAPT_GEN_CFG3_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_GEN_CFG3];
  CH1_ADAPT_H01_CFG_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_H01_CFG];
  CH1_ADAPT_H23_CFG_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_H23_CFG];
  CH1_ADAPT_H45_CFG_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_H45_CFG];
  CH1_ADAPT_H67_CFG_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_H67_CFG];
  CH1_ADAPT_H89_CFG_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_H89_CFG];
  CH1_ADAPT_HAB_CFG_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_HAB_CFG];
  CH1_ADAPT_HCD_CFG_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_HCD_CFG];
  CH1_ADAPT_HEF_CFG_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_HEF_CFG];
  CH1_ADAPT_KH_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_KH_CFG0];
  CH1_ADAPT_KH_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_KH_CFG1];
  CH1_ADAPT_KH_CFG2_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_KH_CFG2];
  CH1_ADAPT_KH_CFG3_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_KH_CFG3];
  CH1_ADAPT_KH_CFG4_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_KH_CFG4];
  CH1_ADAPT_KH_CFG5_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_KH_CFG5];
  CH1_ADAPT_KL_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_KL_CFG0];
  CH1_ADAPT_KL_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_KL_CFG1];
  CH1_ADAPT_LCK_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_LCK_CFG0];
  CH1_ADAPT_LCK_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_LCK_CFG1];
  CH1_ADAPT_LCK_CFG2_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_LCK_CFG2];
  CH1_ADAPT_LCK_CFG3_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_LCK_CFG3];
  CH1_ADAPT_LOP_CFG_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_LOP_CFG];
  CH1_ADAPT_OS_CFG_REG = ATTR[`GTYE5_QUAD__CH1_ADAPT_OS_CFG];
  CH1_CHCLK_ILO_CFG_REG = ATTR[`GTYE5_QUAD__CH1_CHCLK_ILO_CFG];
  CH1_CHCLK_MISC_CFG_REG = ATTR[`GTYE5_QUAD__CH1_CHCLK_MISC_CFG];
  CH1_CHCLK_RSV_CFG_REG = ATTR[`GTYE5_QUAD__CH1_CHCLK_RSV_CFG];
  CH1_CHCLK_RXCAL_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_CHCLK_RXCAL_CFG1];
  CH1_CHCLK_RXCAL_CFG2_REG = ATTR[`GTYE5_QUAD__CH1_CHCLK_RXCAL_CFG2];
  CH1_CHCLK_RXCAL_CFG_REG = ATTR[`GTYE5_QUAD__CH1_CHCLK_RXCAL_CFG];
  CH1_CHCLK_RXPI_CFG_REG = ATTR[`GTYE5_QUAD__CH1_CHCLK_RXPI_CFG];
  CH1_CHCLK_TXCAL_CFG_REG = ATTR[`GTYE5_QUAD__CH1_CHCLK_TXCAL_CFG];
  CH1_CHCLK_TXPI_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_CHCLK_TXPI_CFG0];
  CH1_CHL_RSV_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_CHL_RSV_CFG0];
  CH1_CHL_RSV_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_CHL_RSV_CFG1];
  CH1_CHL_RSV_CFG2_REG = ATTR[`GTYE5_QUAD__CH1_CHL_RSV_CFG2];
  CH1_CHL_RSV_CFG3_REG = ATTR[`GTYE5_QUAD__CH1_CHL_RSV_CFG3];
  CH1_CHL_RSV_CFG4_REG = ATTR[`GTYE5_QUAD__CH1_CHL_RSV_CFG4];
  CH1_DA_CFG_REG = ATTR[`GTYE5_QUAD__CH1_DA_CFG];
  CH1_EYESCAN_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG0];
  CH1_EYESCAN_CFG10_REG = ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG10];
  CH1_EYESCAN_CFG11_REG = ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG11];
  CH1_EYESCAN_CFG12_REG = ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG12];
  CH1_EYESCAN_CFG13_REG = ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG13];
  CH1_EYESCAN_CFG14_REG = ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG14];
  CH1_EYESCAN_CFG15_REG = ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG15];
  CH1_EYESCAN_CFG16_REG = ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG16];
  CH1_EYESCAN_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG1];
  CH1_EYESCAN_CFG2_REG = ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG2];
  CH1_EYESCAN_CFG3_REG = ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG3];
  CH1_EYESCAN_CFG4_REG = ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG4];
  CH1_EYESCAN_CFG5_REG = ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG5];
  CH1_EYESCAN_CFG6_REG = ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG6];
  CH1_EYESCAN_CFG7_REG = ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG7];
  CH1_EYESCAN_CFG8_REG = ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG8];
  CH1_EYESCAN_CFG9_REG = ATTR[`GTYE5_QUAD__CH1_EYESCAN_CFG9];
  CH1_FABRIC_INTF_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_FABRIC_INTF_CFG0];
  CH1_FABRIC_INTF_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_FABRIC_INTF_CFG1];
  CH1_FABRIC_INTF_CFG2_REG = ATTR[`GTYE5_QUAD__CH1_FABRIC_INTF_CFG2];
  CH1_FABRIC_INTF_CFG3_REG = ATTR[`GTYE5_QUAD__CH1_FABRIC_INTF_CFG3];
  CH1_FABRIC_INTF_CFG4_REG = ATTR[`GTYE5_QUAD__CH1_FABRIC_INTF_CFG4];
  CH1_FABRIC_INTF_CFG5_REG = ATTR[`GTYE5_QUAD__CH1_FABRIC_INTF_CFG5];
  CH1_INSTANTIATED_REG = ATTR[`GTYE5_QUAD__CH1_INSTANTIATED];
  CH1_MONITOR_CFG_REG = ATTR[`GTYE5_QUAD__CH1_MONITOR_CFG];
  CH1_PIPE_CTRL_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_PIPE_CTRL_CFG0];
  CH1_PIPE_CTRL_CFG10_REG = ATTR[`GTYE5_QUAD__CH1_PIPE_CTRL_CFG10];
  CH1_PIPE_CTRL_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_PIPE_CTRL_CFG1];
  CH1_PIPE_CTRL_CFG2_REG = ATTR[`GTYE5_QUAD__CH1_PIPE_CTRL_CFG2];
  CH1_PIPE_CTRL_CFG3_REG = ATTR[`GTYE5_QUAD__CH1_PIPE_CTRL_CFG3];
  CH1_PIPE_CTRL_CFG4_REG = ATTR[`GTYE5_QUAD__CH1_PIPE_CTRL_CFG4];
  CH1_PIPE_CTRL_CFG5_REG = ATTR[`GTYE5_QUAD__CH1_PIPE_CTRL_CFG5];
  CH1_PIPE_CTRL_CFG6_REG = ATTR[`GTYE5_QUAD__CH1_PIPE_CTRL_CFG6];
  CH1_PIPE_CTRL_CFG7_REG = ATTR[`GTYE5_QUAD__CH1_PIPE_CTRL_CFG7];
  CH1_PIPE_CTRL_CFG8_REG = ATTR[`GTYE5_QUAD__CH1_PIPE_CTRL_CFG8];
  CH1_PIPE_CTRL_CFG9_REG = ATTR[`GTYE5_QUAD__CH1_PIPE_CTRL_CFG9];
  CH1_PIPE_TX_EQ_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_PIPE_TX_EQ_CFG0];
  CH1_PIPE_TX_EQ_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_PIPE_TX_EQ_CFG1];
  CH1_PIPE_TX_EQ_CFG2_REG = ATTR[`GTYE5_QUAD__CH1_PIPE_TX_EQ_CFG2];
  CH1_PIPE_TX_EQ_CFG3_REG = ATTR[`GTYE5_QUAD__CH1_PIPE_TX_EQ_CFG3];
  CH1_RESET_BYP_HDSHK_CFG_REG = ATTR[`GTYE5_QUAD__CH1_RESET_BYP_HDSHK_CFG];
  CH1_RESET_CFG_REG = ATTR[`GTYE5_QUAD__CH1_RESET_CFG];
  CH1_RESET_LOOPER_ID_CFG_REG = ATTR[`GTYE5_QUAD__CH1_RESET_LOOPER_ID_CFG];
  CH1_RESET_LOOP_ID_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_RESET_LOOP_ID_CFG0];
  CH1_RESET_LOOP_ID_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_RESET_LOOP_ID_CFG1];
  CH1_RESET_LOOP_ID_CFG2_REG = ATTR[`GTYE5_QUAD__CH1_RESET_LOOP_ID_CFG2];
  CH1_RESET_TIME_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_RESET_TIME_CFG0];
  CH1_RESET_TIME_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_RESET_TIME_CFG1];
  CH1_RESET_TIME_CFG2_REG = ATTR[`GTYE5_QUAD__CH1_RESET_TIME_CFG2];
  CH1_RESET_TIME_CFG3_REG = ATTR[`GTYE5_QUAD__CH1_RESET_TIME_CFG3];
  CH1_RXOUTCLK_FREQ_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH1_RXOUTCLK_FREQ]);
  CH1_RXOUTCLK_REF_FREQ_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH1_RXOUTCLK_REF_FREQ]);
  CH1_RXOUTCLK_REF_SOURCE_REG = ATTR[`GTYE5_QUAD__CH1_RXOUTCLK_REF_SOURCE];
  CH1_RX_CDR_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_RX_CDR_CFG0];
  CH1_RX_CDR_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_RX_CDR_CFG1];
  CH1_RX_CDR_CFG2_REG = ATTR[`GTYE5_QUAD__CH1_RX_CDR_CFG2];
  CH1_RX_CDR_CFG3_REG = ATTR[`GTYE5_QUAD__CH1_RX_CDR_CFG3];
  CH1_RX_CDR_CFG4_REG = ATTR[`GTYE5_QUAD__CH1_RX_CDR_CFG4];
  CH1_RX_CRC_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_RX_CRC_CFG0];
  CH1_RX_CRC_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_RX_CRC_CFG1];
  CH1_RX_CRC_CFG2_REG = ATTR[`GTYE5_QUAD__CH1_RX_CRC_CFG2];
  CH1_RX_CRC_CFG3_REG = ATTR[`GTYE5_QUAD__CH1_RX_CRC_CFG3];
  CH1_RX_CTLE_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_RX_CTLE_CFG0];
  CH1_RX_CTLE_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_RX_CTLE_CFG1];
  CH1_RX_DACI2V_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_RX_DACI2V_CFG0];
  CH1_RX_DATA_RATE_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH1_RX_DATA_RATE]);
  CH1_RX_DFE_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_RX_DFE_CFG0];
  CH1_RX_ELASTIC_BUF_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG0];
  CH1_RX_ELASTIC_BUF_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG1];
  CH1_RX_ELASTIC_BUF_CFG2_REG = ATTR[`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG2];
  CH1_RX_ELASTIC_BUF_CFG3_REG = ATTR[`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG3];
  CH1_RX_ELASTIC_BUF_CFG4_REG = ATTR[`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG4];
  CH1_RX_ELASTIC_BUF_CFG5_REG = ATTR[`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG5];
  CH1_RX_ELASTIC_BUF_CFG6_REG = ATTR[`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG6];
  CH1_RX_ELASTIC_BUF_CFG7_REG = ATTR[`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG7];
  CH1_RX_ELASTIC_BUF_CFG8_REG = ATTR[`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG8];
  CH1_RX_ELASTIC_BUF_CFG9_REG = ATTR[`GTYE5_QUAD__CH1_RX_ELASTIC_BUF_CFG9];
  CH1_RX_MISC_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_RX_MISC_CFG0];
  CH1_RX_OOB_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_RX_OOB_CFG0];
  CH1_RX_OOB_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_RX_OOB_CFG1];
  CH1_RX_PAD_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_RX_PAD_CFG0];
  CH1_RX_PAD_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_RX_PAD_CFG1];
  CH1_RX_PCS_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_RX_PCS_CFG0];
  CH1_RX_PCS_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_RX_PCS_CFG1];
  CH1_RX_PCS_CFG2_REG = ATTR[`GTYE5_QUAD__CH1_RX_PCS_CFG2];
  CH1_RX_PCS_CFG3_REG = ATTR[`GTYE5_QUAD__CH1_RX_PCS_CFG3];
  CH1_RX_PCS_CFG4_REG = ATTR[`GTYE5_QUAD__CH1_RX_PCS_CFG4];
  CH1_RX_PHALIGN_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_RX_PHALIGN_CFG0];
  CH1_RX_PHALIGN_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_RX_PHALIGN_CFG1];
  CH1_RX_PHALIGN_CFG2_REG = ATTR[`GTYE5_QUAD__CH1_RX_PHALIGN_CFG2];
  CH1_RX_PHALIGN_CFG3_REG = ATTR[`GTYE5_QUAD__CH1_RX_PHALIGN_CFG3];
  CH1_RX_PHALIGN_CFG4_REG = ATTR[`GTYE5_QUAD__CH1_RX_PHALIGN_CFG4];
  CH1_RX_PHALIGN_CFG5_REG = ATTR[`GTYE5_QUAD__CH1_RX_PHALIGN_CFG5];
  CH1_SIM_MODE_REG = ATTR[`GTYE5_QUAD__CH1_SIM_MODE];
  CH1_SIM_RECEIVER_DETECT_PASS_REG = ATTR[`GTYE5_QUAD__CH1_SIM_RECEIVER_DETECT_PASS];
  CH1_SIM_RESET_SPEEDUP_REG = ATTR[`GTYE5_QUAD__CH1_SIM_RESET_SPEEDUP];
  CH1_SIM_TX_EIDLE_DRIVE_LEVEL_REG = ATTR[`GTYE5_QUAD__CH1_SIM_TX_EIDLE_DRIVE_LEVEL];
  CH1_TXOUTCLK_FREQ_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH1_TXOUTCLK_FREQ]);
  CH1_TXOUTCLK_REF_FREQ_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH1_TXOUTCLK_REF_FREQ]);
  CH1_TXOUTCLK_REF_SOURCE_REG = ATTR[`GTYE5_QUAD__CH1_TXOUTCLK_REF_SOURCE];
  CH1_TX_10G_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_TX_10G_CFG0];
  CH1_TX_10G_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_TX_10G_CFG1];
  CH1_TX_10G_CFG2_REG = ATTR[`GTYE5_QUAD__CH1_TX_10G_CFG2];
  CH1_TX_10G_CFG3_REG = ATTR[`GTYE5_QUAD__CH1_TX_10G_CFG3];
  CH1_TX_ANA_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_TX_ANA_CFG0];
  CH1_TX_CRC_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_TX_CRC_CFG0];
  CH1_TX_CRC_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_TX_CRC_CFG1];
  CH1_TX_CRC_CFG2_REG = ATTR[`GTYE5_QUAD__CH1_TX_CRC_CFG2];
  CH1_TX_CRC_CFG3_REG = ATTR[`GTYE5_QUAD__CH1_TX_CRC_CFG3];
  CH1_TX_DATA_RATE_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH1_TX_DATA_RATE]);
  CH1_TX_DRV_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_TX_DRV_CFG0];
  CH1_TX_DRV_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_TX_DRV_CFG1];
  CH1_TX_PCS_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_TX_PCS_CFG0];
  CH1_TX_PCS_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_TX_PCS_CFG1];
  CH1_TX_PCS_CFG2_REG = ATTR[`GTYE5_QUAD__CH1_TX_PCS_CFG2];
  CH1_TX_PCS_CFG3_REG = ATTR[`GTYE5_QUAD__CH1_TX_PCS_CFG3];
  CH1_TX_PHALIGN_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_TX_PHALIGN_CFG0];
  CH1_TX_PHALIGN_CFG1_REG = ATTR[`GTYE5_QUAD__CH1_TX_PHALIGN_CFG1];
  CH1_TX_PHALIGN_CFG2_REG = ATTR[`GTYE5_QUAD__CH1_TX_PHALIGN_CFG2];
  CH1_TX_PHALIGN_CFG3_REG = ATTR[`GTYE5_QUAD__CH1_TX_PHALIGN_CFG3];
  CH1_TX_PHALIGN_CFG4_REG = ATTR[`GTYE5_QUAD__CH1_TX_PHALIGN_CFG4];
  CH1_TX_PHALIGN_CFG5_REG = ATTR[`GTYE5_QUAD__CH1_TX_PHALIGN_CFG5];
  CH1_TX_PIPPM_CFG_REG = ATTR[`GTYE5_QUAD__CH1_TX_PIPPM_CFG];
  CH1_TX_SER_CFG0_REG = ATTR[`GTYE5_QUAD__CH1_TX_SER_CFG0];
  CH2_ADAPT_APT_CFG_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_APT_CFG];
  CH2_ADAPT_CAL_CFG_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_CAL_CFG];
  CH2_ADAPT_DFE_CFG_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_DFE_CFG];
  CH2_ADAPT_GC_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_GC_CFG0];
  CH2_ADAPT_GC_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_GC_CFG1];
  CH2_ADAPT_GC_CFG2_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_GC_CFG2];
  CH2_ADAPT_GC_CFG3_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_GC_CFG3];
  CH2_ADAPT_GEN_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_GEN_CFG0];
  CH2_ADAPT_GEN_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_GEN_CFG1];
  CH2_ADAPT_GEN_CFG2_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_GEN_CFG2];
  CH2_ADAPT_GEN_CFG3_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_GEN_CFG3];
  CH2_ADAPT_H01_CFG_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_H01_CFG];
  CH2_ADAPT_H23_CFG_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_H23_CFG];
  CH2_ADAPT_H45_CFG_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_H45_CFG];
  CH2_ADAPT_H67_CFG_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_H67_CFG];
  CH2_ADAPT_H89_CFG_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_H89_CFG];
  CH2_ADAPT_HAB_CFG_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_HAB_CFG];
  CH2_ADAPT_HCD_CFG_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_HCD_CFG];
  CH2_ADAPT_HEF_CFG_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_HEF_CFG];
  CH2_ADAPT_KH_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_KH_CFG0];
  CH2_ADAPT_KH_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_KH_CFG1];
  CH2_ADAPT_KH_CFG2_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_KH_CFG2];
  CH2_ADAPT_KH_CFG3_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_KH_CFG3];
  CH2_ADAPT_KH_CFG4_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_KH_CFG4];
  CH2_ADAPT_KH_CFG5_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_KH_CFG5];
  CH2_ADAPT_KL_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_KL_CFG0];
  CH2_ADAPT_KL_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_KL_CFG1];
  CH2_ADAPT_LCK_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_LCK_CFG0];
  CH2_ADAPT_LCK_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_LCK_CFG1];
  CH2_ADAPT_LCK_CFG2_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_LCK_CFG2];
  CH2_ADAPT_LCK_CFG3_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_LCK_CFG3];
  CH2_ADAPT_LOP_CFG_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_LOP_CFG];
  CH2_ADAPT_OS_CFG_REG = ATTR[`GTYE5_QUAD__CH2_ADAPT_OS_CFG];
  CH2_CHCLK_ILO_CFG_REG = ATTR[`GTYE5_QUAD__CH2_CHCLK_ILO_CFG];
  CH2_CHCLK_MISC_CFG_REG = ATTR[`GTYE5_QUAD__CH2_CHCLK_MISC_CFG];
  CH2_CHCLK_RSV_CFG_REG = ATTR[`GTYE5_QUAD__CH2_CHCLK_RSV_CFG];
  CH2_CHCLK_RXCAL_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_CHCLK_RXCAL_CFG1];
  CH2_CHCLK_RXCAL_CFG2_REG = ATTR[`GTYE5_QUAD__CH2_CHCLK_RXCAL_CFG2];
  CH2_CHCLK_RXCAL_CFG_REG = ATTR[`GTYE5_QUAD__CH2_CHCLK_RXCAL_CFG];
  CH2_CHCLK_RXPI_CFG_REG = ATTR[`GTYE5_QUAD__CH2_CHCLK_RXPI_CFG];
  CH2_CHCLK_TXCAL_CFG_REG = ATTR[`GTYE5_QUAD__CH2_CHCLK_TXCAL_CFG];
  CH2_CHCLK_TXPI_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_CHCLK_TXPI_CFG0];
  CH2_CHL_RSV_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_CHL_RSV_CFG0];
  CH2_CHL_RSV_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_CHL_RSV_CFG1];
  CH2_CHL_RSV_CFG2_REG = ATTR[`GTYE5_QUAD__CH2_CHL_RSV_CFG2];
  CH2_CHL_RSV_CFG3_REG = ATTR[`GTYE5_QUAD__CH2_CHL_RSV_CFG3];
  CH2_CHL_RSV_CFG4_REG = ATTR[`GTYE5_QUAD__CH2_CHL_RSV_CFG4];
  CH2_DA_CFG_REG = ATTR[`GTYE5_QUAD__CH2_DA_CFG];
  CH2_EYESCAN_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG0];
  CH2_EYESCAN_CFG10_REG = ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG10];
  CH2_EYESCAN_CFG11_REG = ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG11];
  CH2_EYESCAN_CFG12_REG = ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG12];
  CH2_EYESCAN_CFG13_REG = ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG13];
  CH2_EYESCAN_CFG14_REG = ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG14];
  CH2_EYESCAN_CFG15_REG = ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG15];
  CH2_EYESCAN_CFG16_REG = ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG16];
  CH2_EYESCAN_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG1];
  CH2_EYESCAN_CFG2_REG = ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG2];
  CH2_EYESCAN_CFG3_REG = ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG3];
  CH2_EYESCAN_CFG4_REG = ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG4];
  CH2_EYESCAN_CFG5_REG = ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG5];
  CH2_EYESCAN_CFG6_REG = ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG6];
  CH2_EYESCAN_CFG7_REG = ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG7];
  CH2_EYESCAN_CFG8_REG = ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG8];
  CH2_EYESCAN_CFG9_REG = ATTR[`GTYE5_QUAD__CH2_EYESCAN_CFG9];
  CH2_FABRIC_INTF_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_FABRIC_INTF_CFG0];
  CH2_FABRIC_INTF_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_FABRIC_INTF_CFG1];
  CH2_FABRIC_INTF_CFG2_REG = ATTR[`GTYE5_QUAD__CH2_FABRIC_INTF_CFG2];
  CH2_FABRIC_INTF_CFG3_REG = ATTR[`GTYE5_QUAD__CH2_FABRIC_INTF_CFG3];
  CH2_FABRIC_INTF_CFG4_REG = ATTR[`GTYE5_QUAD__CH2_FABRIC_INTF_CFG4];
  CH2_FABRIC_INTF_CFG5_REG = ATTR[`GTYE5_QUAD__CH2_FABRIC_INTF_CFG5];
  CH2_INSTANTIATED_REG = ATTR[`GTYE5_QUAD__CH2_INSTANTIATED];
  CH2_MONITOR_CFG_REG = ATTR[`GTYE5_QUAD__CH2_MONITOR_CFG];
  CH2_PIPE_CTRL_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_PIPE_CTRL_CFG0];
  CH2_PIPE_CTRL_CFG10_REG = ATTR[`GTYE5_QUAD__CH2_PIPE_CTRL_CFG10];
  CH2_PIPE_CTRL_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_PIPE_CTRL_CFG1];
  CH2_PIPE_CTRL_CFG2_REG = ATTR[`GTYE5_QUAD__CH2_PIPE_CTRL_CFG2];
  CH2_PIPE_CTRL_CFG3_REG = ATTR[`GTYE5_QUAD__CH2_PIPE_CTRL_CFG3];
  CH2_PIPE_CTRL_CFG4_REG = ATTR[`GTYE5_QUAD__CH2_PIPE_CTRL_CFG4];
  CH2_PIPE_CTRL_CFG5_REG = ATTR[`GTYE5_QUAD__CH2_PIPE_CTRL_CFG5];
  CH2_PIPE_CTRL_CFG6_REG = ATTR[`GTYE5_QUAD__CH2_PIPE_CTRL_CFG6];
  CH2_PIPE_CTRL_CFG7_REG = ATTR[`GTYE5_QUAD__CH2_PIPE_CTRL_CFG7];
  CH2_PIPE_CTRL_CFG8_REG = ATTR[`GTYE5_QUAD__CH2_PIPE_CTRL_CFG8];
  CH2_PIPE_CTRL_CFG9_REG = ATTR[`GTYE5_QUAD__CH2_PIPE_CTRL_CFG9];
  CH2_PIPE_TX_EQ_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_PIPE_TX_EQ_CFG0];
  CH2_PIPE_TX_EQ_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_PIPE_TX_EQ_CFG1];
  CH2_PIPE_TX_EQ_CFG2_REG = ATTR[`GTYE5_QUAD__CH2_PIPE_TX_EQ_CFG2];
  CH2_PIPE_TX_EQ_CFG3_REG = ATTR[`GTYE5_QUAD__CH2_PIPE_TX_EQ_CFG3];
  CH2_RESET_BYP_HDSHK_CFG_REG = ATTR[`GTYE5_QUAD__CH2_RESET_BYP_HDSHK_CFG];
  CH2_RESET_CFG_REG = ATTR[`GTYE5_QUAD__CH2_RESET_CFG];
  CH2_RESET_LOOPER_ID_CFG_REG = ATTR[`GTYE5_QUAD__CH2_RESET_LOOPER_ID_CFG];
  CH2_RESET_LOOP_ID_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_RESET_LOOP_ID_CFG0];
  CH2_RESET_LOOP_ID_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_RESET_LOOP_ID_CFG1];
  CH2_RESET_LOOP_ID_CFG2_REG = ATTR[`GTYE5_QUAD__CH2_RESET_LOOP_ID_CFG2];
  CH2_RESET_TIME_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_RESET_TIME_CFG0];
  CH2_RESET_TIME_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_RESET_TIME_CFG1];
  CH2_RESET_TIME_CFG2_REG = ATTR[`GTYE5_QUAD__CH2_RESET_TIME_CFG2];
  CH2_RESET_TIME_CFG3_REG = ATTR[`GTYE5_QUAD__CH2_RESET_TIME_CFG3];
  CH2_RXOUTCLK_FREQ_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH2_RXOUTCLK_FREQ]);
  CH2_RXOUTCLK_REF_FREQ_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH2_RXOUTCLK_REF_FREQ]);
  CH2_RXOUTCLK_REF_SOURCE_REG = ATTR[`GTYE5_QUAD__CH2_RXOUTCLK_REF_SOURCE];
  CH2_RX_CDR_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_RX_CDR_CFG0];
  CH2_RX_CDR_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_RX_CDR_CFG1];
  CH2_RX_CDR_CFG2_REG = ATTR[`GTYE5_QUAD__CH2_RX_CDR_CFG2];
  CH2_RX_CDR_CFG3_REG = ATTR[`GTYE5_QUAD__CH2_RX_CDR_CFG3];
  CH2_RX_CDR_CFG4_REG = ATTR[`GTYE5_QUAD__CH2_RX_CDR_CFG4];
  CH2_RX_CRC_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_RX_CRC_CFG0];
  CH2_RX_CRC_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_RX_CRC_CFG1];
  CH2_RX_CRC_CFG2_REG = ATTR[`GTYE5_QUAD__CH2_RX_CRC_CFG2];
  CH2_RX_CRC_CFG3_REG = ATTR[`GTYE5_QUAD__CH2_RX_CRC_CFG3];
  CH2_RX_CTLE_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_RX_CTLE_CFG0];
  CH2_RX_CTLE_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_RX_CTLE_CFG1];
  CH2_RX_DACI2V_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_RX_DACI2V_CFG0];
  CH2_RX_DATA_RATE_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH2_RX_DATA_RATE]);
  CH2_RX_DFE_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_RX_DFE_CFG0];
  CH2_RX_ELASTIC_BUF_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG0];
  CH2_RX_ELASTIC_BUF_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG1];
  CH2_RX_ELASTIC_BUF_CFG2_REG = ATTR[`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG2];
  CH2_RX_ELASTIC_BUF_CFG3_REG = ATTR[`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG3];
  CH2_RX_ELASTIC_BUF_CFG4_REG = ATTR[`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG4];
  CH2_RX_ELASTIC_BUF_CFG5_REG = ATTR[`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG5];
  CH2_RX_ELASTIC_BUF_CFG6_REG = ATTR[`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG6];
  CH2_RX_ELASTIC_BUF_CFG7_REG = ATTR[`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG7];
  CH2_RX_ELASTIC_BUF_CFG8_REG = ATTR[`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG8];
  CH2_RX_ELASTIC_BUF_CFG9_REG = ATTR[`GTYE5_QUAD__CH2_RX_ELASTIC_BUF_CFG9];
  CH2_RX_MISC_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_RX_MISC_CFG0];
  CH2_RX_OOB_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_RX_OOB_CFG0];
  CH2_RX_OOB_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_RX_OOB_CFG1];
  CH2_RX_PAD_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_RX_PAD_CFG0];
  CH2_RX_PAD_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_RX_PAD_CFG1];
  CH2_RX_PCS_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_RX_PCS_CFG0];
  CH2_RX_PCS_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_RX_PCS_CFG1];
  CH2_RX_PCS_CFG2_REG = ATTR[`GTYE5_QUAD__CH2_RX_PCS_CFG2];
  CH2_RX_PCS_CFG3_REG = ATTR[`GTYE5_QUAD__CH2_RX_PCS_CFG3];
  CH2_RX_PCS_CFG4_REG = ATTR[`GTYE5_QUAD__CH2_RX_PCS_CFG4];
  CH2_RX_PHALIGN_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_RX_PHALIGN_CFG0];
  CH2_RX_PHALIGN_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_RX_PHALIGN_CFG1];
  CH2_RX_PHALIGN_CFG2_REG = ATTR[`GTYE5_QUAD__CH2_RX_PHALIGN_CFG2];
  CH2_RX_PHALIGN_CFG3_REG = ATTR[`GTYE5_QUAD__CH2_RX_PHALIGN_CFG3];
  CH2_RX_PHALIGN_CFG4_REG = ATTR[`GTYE5_QUAD__CH2_RX_PHALIGN_CFG4];
  CH2_RX_PHALIGN_CFG5_REG = ATTR[`GTYE5_QUAD__CH2_RX_PHALIGN_CFG5];
  CH2_SIM_MODE_REG = ATTR[`GTYE5_QUAD__CH2_SIM_MODE];
  CH2_SIM_RECEIVER_DETECT_PASS_REG = ATTR[`GTYE5_QUAD__CH2_SIM_RECEIVER_DETECT_PASS];
  CH2_SIM_RESET_SPEEDUP_REG = ATTR[`GTYE5_QUAD__CH2_SIM_RESET_SPEEDUP];
  CH2_SIM_TX_EIDLE_DRIVE_LEVEL_REG = ATTR[`GTYE5_QUAD__CH2_SIM_TX_EIDLE_DRIVE_LEVEL];
  CH2_TXOUTCLK_FREQ_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH2_TXOUTCLK_FREQ]);
  CH2_TXOUTCLK_REF_FREQ_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH2_TXOUTCLK_REF_FREQ]);
  CH2_TXOUTCLK_REF_SOURCE_REG = ATTR[`GTYE5_QUAD__CH2_TXOUTCLK_REF_SOURCE];
  CH2_TX_10G_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_TX_10G_CFG0];
  CH2_TX_10G_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_TX_10G_CFG1];
  CH2_TX_10G_CFG2_REG = ATTR[`GTYE5_QUAD__CH2_TX_10G_CFG2];
  CH2_TX_10G_CFG3_REG = ATTR[`GTYE5_QUAD__CH2_TX_10G_CFG3];
  CH2_TX_ANA_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_TX_ANA_CFG0];
  CH2_TX_CRC_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_TX_CRC_CFG0];
  CH2_TX_CRC_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_TX_CRC_CFG1];
  CH2_TX_CRC_CFG2_REG = ATTR[`GTYE5_QUAD__CH2_TX_CRC_CFG2];
  CH2_TX_CRC_CFG3_REG = ATTR[`GTYE5_QUAD__CH2_TX_CRC_CFG3];
  CH2_TX_DATA_RATE_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH2_TX_DATA_RATE]);
  CH2_TX_DRV_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_TX_DRV_CFG0];
  CH2_TX_DRV_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_TX_DRV_CFG1];
  CH2_TX_PCS_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_TX_PCS_CFG0];
  CH2_TX_PCS_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_TX_PCS_CFG1];
  CH2_TX_PCS_CFG2_REG = ATTR[`GTYE5_QUAD__CH2_TX_PCS_CFG2];
  CH2_TX_PCS_CFG3_REG = ATTR[`GTYE5_QUAD__CH2_TX_PCS_CFG3];
  CH2_TX_PHALIGN_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_TX_PHALIGN_CFG0];
  CH2_TX_PHALIGN_CFG1_REG = ATTR[`GTYE5_QUAD__CH2_TX_PHALIGN_CFG1];
  CH2_TX_PHALIGN_CFG2_REG = ATTR[`GTYE5_QUAD__CH2_TX_PHALIGN_CFG2];
  CH2_TX_PHALIGN_CFG3_REG = ATTR[`GTYE5_QUAD__CH2_TX_PHALIGN_CFG3];
  CH2_TX_PHALIGN_CFG4_REG = ATTR[`GTYE5_QUAD__CH2_TX_PHALIGN_CFG4];
  CH2_TX_PHALIGN_CFG5_REG = ATTR[`GTYE5_QUAD__CH2_TX_PHALIGN_CFG5];
  CH2_TX_PIPPM_CFG_REG = ATTR[`GTYE5_QUAD__CH2_TX_PIPPM_CFG];
  CH2_TX_SER_CFG0_REG = ATTR[`GTYE5_QUAD__CH2_TX_SER_CFG0];
  CH3_ADAPT_APT_CFG_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_APT_CFG];
  CH3_ADAPT_CAL_CFG_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_CAL_CFG];
  CH3_ADAPT_DFE_CFG_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_DFE_CFG];
  CH3_ADAPT_GC_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_GC_CFG0];
  CH3_ADAPT_GC_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_GC_CFG1];
  CH3_ADAPT_GC_CFG2_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_GC_CFG2];
  CH3_ADAPT_GC_CFG3_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_GC_CFG3];
  CH3_ADAPT_GEN_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_GEN_CFG0];
  CH3_ADAPT_GEN_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_GEN_CFG1];
  CH3_ADAPT_GEN_CFG2_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_GEN_CFG2];
  CH3_ADAPT_GEN_CFG3_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_GEN_CFG3];
  CH3_ADAPT_H01_CFG_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_H01_CFG];
  CH3_ADAPT_H23_CFG_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_H23_CFG];
  CH3_ADAPT_H45_CFG_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_H45_CFG];
  CH3_ADAPT_H67_CFG_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_H67_CFG];
  CH3_ADAPT_H89_CFG_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_H89_CFG];
  CH3_ADAPT_HAB_CFG_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_HAB_CFG];
  CH3_ADAPT_HCD_CFG_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_HCD_CFG];
  CH3_ADAPT_HEF_CFG_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_HEF_CFG];
  CH3_ADAPT_KH_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_KH_CFG0];
  CH3_ADAPT_KH_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_KH_CFG1];
  CH3_ADAPT_KH_CFG2_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_KH_CFG2];
  CH3_ADAPT_KH_CFG3_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_KH_CFG3];
  CH3_ADAPT_KH_CFG4_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_KH_CFG4];
  CH3_ADAPT_KH_CFG5_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_KH_CFG5];
  CH3_ADAPT_KL_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_KL_CFG0];
  CH3_ADAPT_KL_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_KL_CFG1];
  CH3_ADAPT_LCK_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_LCK_CFG0];
  CH3_ADAPT_LCK_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_LCK_CFG1];
  CH3_ADAPT_LCK_CFG2_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_LCK_CFG2];
  CH3_ADAPT_LCK_CFG3_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_LCK_CFG3];
  CH3_ADAPT_LOP_CFG_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_LOP_CFG];
  CH3_ADAPT_OS_CFG_REG = ATTR[`GTYE5_QUAD__CH3_ADAPT_OS_CFG];
  CH3_CHCLK_ILO_CFG_REG = ATTR[`GTYE5_QUAD__CH3_CHCLK_ILO_CFG];
  CH3_CHCLK_MISC_CFG_REG = ATTR[`GTYE5_QUAD__CH3_CHCLK_MISC_CFG];
  CH3_CHCLK_RSV_CFG_REG = ATTR[`GTYE5_QUAD__CH3_CHCLK_RSV_CFG];
  CH3_CHCLK_RXCAL_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_CHCLK_RXCAL_CFG1];
  CH3_CHCLK_RXCAL_CFG2_REG = ATTR[`GTYE5_QUAD__CH3_CHCLK_RXCAL_CFG2];
  CH3_CHCLK_RXCAL_CFG_REG = ATTR[`GTYE5_QUAD__CH3_CHCLK_RXCAL_CFG];
  CH3_CHCLK_RXPI_CFG_REG = ATTR[`GTYE5_QUAD__CH3_CHCLK_RXPI_CFG];
  CH3_CHCLK_TXCAL_CFG_REG = ATTR[`GTYE5_QUAD__CH3_CHCLK_TXCAL_CFG];
  CH3_CHCLK_TXPI_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_CHCLK_TXPI_CFG0];
  CH3_CHL_RSV_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_CHL_RSV_CFG0];
  CH3_CHL_RSV_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_CHL_RSV_CFG1];
  CH3_CHL_RSV_CFG2_REG = ATTR[`GTYE5_QUAD__CH3_CHL_RSV_CFG2];
  CH3_CHL_RSV_CFG3_REG = ATTR[`GTYE5_QUAD__CH3_CHL_RSV_CFG3];
  CH3_CHL_RSV_CFG4_REG = ATTR[`GTYE5_QUAD__CH3_CHL_RSV_CFG4];
  CH3_DA_CFG_REG = ATTR[`GTYE5_QUAD__CH3_DA_CFG];
  CH3_EYESCAN_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG0];
  CH3_EYESCAN_CFG10_REG = ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG10];
  CH3_EYESCAN_CFG11_REG = ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG11];
  CH3_EYESCAN_CFG12_REG = ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG12];
  CH3_EYESCAN_CFG13_REG = ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG13];
  CH3_EYESCAN_CFG14_REG = ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG14];
  CH3_EYESCAN_CFG15_REG = ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG15];
  CH3_EYESCAN_CFG16_REG = ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG16];
  CH3_EYESCAN_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG1];
  CH3_EYESCAN_CFG2_REG = ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG2];
  CH3_EYESCAN_CFG3_REG = ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG3];
  CH3_EYESCAN_CFG4_REG = ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG4];
  CH3_EYESCAN_CFG5_REG = ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG5];
  CH3_EYESCAN_CFG6_REG = ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG6];
  CH3_EYESCAN_CFG7_REG = ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG7];
  CH3_EYESCAN_CFG8_REG = ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG8];
  CH3_EYESCAN_CFG9_REG = ATTR[`GTYE5_QUAD__CH3_EYESCAN_CFG9];
  CH3_FABRIC_INTF_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_FABRIC_INTF_CFG0];
  CH3_FABRIC_INTF_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_FABRIC_INTF_CFG1];
  CH3_FABRIC_INTF_CFG2_REG = ATTR[`GTYE5_QUAD__CH3_FABRIC_INTF_CFG2];
  CH3_FABRIC_INTF_CFG3_REG = ATTR[`GTYE5_QUAD__CH3_FABRIC_INTF_CFG3];
  CH3_FABRIC_INTF_CFG4_REG = ATTR[`GTYE5_QUAD__CH3_FABRIC_INTF_CFG4];
  CH3_FABRIC_INTF_CFG5_REG = ATTR[`GTYE5_QUAD__CH3_FABRIC_INTF_CFG5];
  CH3_INSTANTIATED_REG = ATTR[`GTYE5_QUAD__CH3_INSTANTIATED];
  CH3_MONITOR_CFG_REG = ATTR[`GTYE5_QUAD__CH3_MONITOR_CFG];
  CH3_PIPE_CTRL_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_PIPE_CTRL_CFG0];
  CH3_PIPE_CTRL_CFG10_REG = ATTR[`GTYE5_QUAD__CH3_PIPE_CTRL_CFG10];
  CH3_PIPE_CTRL_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_PIPE_CTRL_CFG1];
  CH3_PIPE_CTRL_CFG2_REG = ATTR[`GTYE5_QUAD__CH3_PIPE_CTRL_CFG2];
  CH3_PIPE_CTRL_CFG3_REG = ATTR[`GTYE5_QUAD__CH3_PIPE_CTRL_CFG3];
  CH3_PIPE_CTRL_CFG4_REG = ATTR[`GTYE5_QUAD__CH3_PIPE_CTRL_CFG4];
  CH3_PIPE_CTRL_CFG5_REG = ATTR[`GTYE5_QUAD__CH3_PIPE_CTRL_CFG5];
  CH3_PIPE_CTRL_CFG6_REG = ATTR[`GTYE5_QUAD__CH3_PIPE_CTRL_CFG6];
  CH3_PIPE_CTRL_CFG7_REG = ATTR[`GTYE5_QUAD__CH3_PIPE_CTRL_CFG7];
  CH3_PIPE_CTRL_CFG8_REG = ATTR[`GTYE5_QUAD__CH3_PIPE_CTRL_CFG8];
  CH3_PIPE_CTRL_CFG9_REG = ATTR[`GTYE5_QUAD__CH3_PIPE_CTRL_CFG9];
  CH3_PIPE_TX_EQ_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_PIPE_TX_EQ_CFG0];
  CH3_PIPE_TX_EQ_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_PIPE_TX_EQ_CFG1];
  CH3_PIPE_TX_EQ_CFG2_REG = ATTR[`GTYE5_QUAD__CH3_PIPE_TX_EQ_CFG2];
  CH3_PIPE_TX_EQ_CFG3_REG = ATTR[`GTYE5_QUAD__CH3_PIPE_TX_EQ_CFG3];
  CH3_RESET_BYP_HDSHK_CFG_REG = ATTR[`GTYE5_QUAD__CH3_RESET_BYP_HDSHK_CFG];
  CH3_RESET_CFG_REG = ATTR[`GTYE5_QUAD__CH3_RESET_CFG];
  CH3_RESET_LOOPER_ID_CFG_REG = ATTR[`GTYE5_QUAD__CH3_RESET_LOOPER_ID_CFG];
  CH3_RESET_LOOP_ID_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_RESET_LOOP_ID_CFG0];
  CH3_RESET_LOOP_ID_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_RESET_LOOP_ID_CFG1];
  CH3_RESET_LOOP_ID_CFG2_REG = ATTR[`GTYE5_QUAD__CH3_RESET_LOOP_ID_CFG2];
  CH3_RESET_TIME_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_RESET_TIME_CFG0];
  CH3_RESET_TIME_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_RESET_TIME_CFG1];
  CH3_RESET_TIME_CFG2_REG = ATTR[`GTYE5_QUAD__CH3_RESET_TIME_CFG2];
  CH3_RESET_TIME_CFG3_REG = ATTR[`GTYE5_QUAD__CH3_RESET_TIME_CFG3];
  CH3_RXOUTCLK_FREQ_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH3_RXOUTCLK_FREQ]);
  CH3_RXOUTCLK_REF_FREQ_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH3_RXOUTCLK_REF_FREQ]);
  CH3_RXOUTCLK_REF_SOURCE_REG = ATTR[`GTYE5_QUAD__CH3_RXOUTCLK_REF_SOURCE];
  CH3_RX_CDR_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_RX_CDR_CFG0];
  CH3_RX_CDR_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_RX_CDR_CFG1];
  CH3_RX_CDR_CFG2_REG = ATTR[`GTYE5_QUAD__CH3_RX_CDR_CFG2];
  CH3_RX_CDR_CFG3_REG = ATTR[`GTYE5_QUAD__CH3_RX_CDR_CFG3];
  CH3_RX_CDR_CFG4_REG = ATTR[`GTYE5_QUAD__CH3_RX_CDR_CFG4];
  CH3_RX_CRC_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_RX_CRC_CFG0];
  CH3_RX_CRC_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_RX_CRC_CFG1];
  CH3_RX_CRC_CFG2_REG = ATTR[`GTYE5_QUAD__CH3_RX_CRC_CFG2];
  CH3_RX_CRC_CFG3_REG = ATTR[`GTYE5_QUAD__CH3_RX_CRC_CFG3];
  CH3_RX_CTLE_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_RX_CTLE_CFG0];
  CH3_RX_CTLE_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_RX_CTLE_CFG1];
  CH3_RX_DACI2V_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_RX_DACI2V_CFG0];
  CH3_RX_DATA_RATE_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH3_RX_DATA_RATE]);
  CH3_RX_DFE_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_RX_DFE_CFG0];
  CH3_RX_ELASTIC_BUF_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG0];
  CH3_RX_ELASTIC_BUF_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG1];
  CH3_RX_ELASTIC_BUF_CFG2_REG = ATTR[`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG2];
  CH3_RX_ELASTIC_BUF_CFG3_REG = ATTR[`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG3];
  CH3_RX_ELASTIC_BUF_CFG4_REG = ATTR[`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG4];
  CH3_RX_ELASTIC_BUF_CFG5_REG = ATTR[`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG5];
  CH3_RX_ELASTIC_BUF_CFG6_REG = ATTR[`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG6];
  CH3_RX_ELASTIC_BUF_CFG7_REG = ATTR[`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG7];
  CH3_RX_ELASTIC_BUF_CFG8_REG = ATTR[`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG8];
  CH3_RX_ELASTIC_BUF_CFG9_REG = ATTR[`GTYE5_QUAD__CH3_RX_ELASTIC_BUF_CFG9];
  CH3_RX_MISC_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_RX_MISC_CFG0];
  CH3_RX_OOB_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_RX_OOB_CFG0];
  CH3_RX_OOB_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_RX_OOB_CFG1];
  CH3_RX_PAD_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_RX_PAD_CFG0];
  CH3_RX_PAD_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_RX_PAD_CFG1];
  CH3_RX_PCS_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_RX_PCS_CFG0];
  CH3_RX_PCS_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_RX_PCS_CFG1];
  CH3_RX_PCS_CFG2_REG = ATTR[`GTYE5_QUAD__CH3_RX_PCS_CFG2];
  CH3_RX_PCS_CFG3_REG = ATTR[`GTYE5_QUAD__CH3_RX_PCS_CFG3];
  CH3_RX_PCS_CFG4_REG = ATTR[`GTYE5_QUAD__CH3_RX_PCS_CFG4];
  CH3_RX_PHALIGN_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_RX_PHALIGN_CFG0];
  CH3_RX_PHALIGN_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_RX_PHALIGN_CFG1];
  CH3_RX_PHALIGN_CFG2_REG = ATTR[`GTYE5_QUAD__CH3_RX_PHALIGN_CFG2];
  CH3_RX_PHALIGN_CFG3_REG = ATTR[`GTYE5_QUAD__CH3_RX_PHALIGN_CFG3];
  CH3_RX_PHALIGN_CFG4_REG = ATTR[`GTYE5_QUAD__CH3_RX_PHALIGN_CFG4];
  CH3_RX_PHALIGN_CFG5_REG = ATTR[`GTYE5_QUAD__CH3_RX_PHALIGN_CFG5];
  CH3_SIM_MODE_REG = ATTR[`GTYE5_QUAD__CH3_SIM_MODE];
  CH3_SIM_RECEIVER_DETECT_PASS_REG = ATTR[`GTYE5_QUAD__CH3_SIM_RECEIVER_DETECT_PASS];
  CH3_SIM_RESET_SPEEDUP_REG = ATTR[`GTYE5_QUAD__CH3_SIM_RESET_SPEEDUP];
  CH3_SIM_TX_EIDLE_DRIVE_LEVEL_REG = ATTR[`GTYE5_QUAD__CH3_SIM_TX_EIDLE_DRIVE_LEVEL];
  CH3_TXOUTCLK_FREQ_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH3_TXOUTCLK_FREQ]);
  CH3_TXOUTCLK_REF_FREQ_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH3_TXOUTCLK_REF_FREQ]);
  CH3_TXOUTCLK_REF_SOURCE_REG = ATTR[`GTYE5_QUAD__CH3_TXOUTCLK_REF_SOURCE];
  CH3_TX_10G_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_TX_10G_CFG0];
  CH3_TX_10G_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_TX_10G_CFG1];
  CH3_TX_10G_CFG2_REG = ATTR[`GTYE5_QUAD__CH3_TX_10G_CFG2];
  CH3_TX_10G_CFG3_REG = ATTR[`GTYE5_QUAD__CH3_TX_10G_CFG3];
  CH3_TX_ANA_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_TX_ANA_CFG0];
  CH3_TX_CRC_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_TX_CRC_CFG0];
  CH3_TX_CRC_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_TX_CRC_CFG1];
  CH3_TX_CRC_CFG2_REG = ATTR[`GTYE5_QUAD__CH3_TX_CRC_CFG2];
  CH3_TX_CRC_CFG3_REG = ATTR[`GTYE5_QUAD__CH3_TX_CRC_CFG3];
  CH3_TX_DATA_RATE_REG = $bitstoreal(ATTR[`GTYE5_QUAD__CH3_TX_DATA_RATE]);
  CH3_TX_DRV_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_TX_DRV_CFG0];
  CH3_TX_DRV_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_TX_DRV_CFG1];
  CH3_TX_PCS_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_TX_PCS_CFG0];
  CH3_TX_PCS_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_TX_PCS_CFG1];
  CH3_TX_PCS_CFG2_REG = ATTR[`GTYE5_QUAD__CH3_TX_PCS_CFG2];
  CH3_TX_PCS_CFG3_REG = ATTR[`GTYE5_QUAD__CH3_TX_PCS_CFG3];
  CH3_TX_PHALIGN_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_TX_PHALIGN_CFG0];
  CH3_TX_PHALIGN_CFG1_REG = ATTR[`GTYE5_QUAD__CH3_TX_PHALIGN_CFG1];
  CH3_TX_PHALIGN_CFG2_REG = ATTR[`GTYE5_QUAD__CH3_TX_PHALIGN_CFG2];
  CH3_TX_PHALIGN_CFG3_REG = ATTR[`GTYE5_QUAD__CH3_TX_PHALIGN_CFG3];
  CH3_TX_PHALIGN_CFG4_REG = ATTR[`GTYE5_QUAD__CH3_TX_PHALIGN_CFG4];
  CH3_TX_PHALIGN_CFG5_REG = ATTR[`GTYE5_QUAD__CH3_TX_PHALIGN_CFG5];
  CH3_TX_PIPPM_CFG_REG = ATTR[`GTYE5_QUAD__CH3_TX_PIPPM_CFG];
  CH3_TX_SER_CFG0_REG = ATTR[`GTYE5_QUAD__CH3_TX_SER_CFG0];
  CHANNEL_CONNECTIVITY_REG = ATTR[`GTYE5_QUAD__CHANNEL_CONNECTIVITY];
  CTRL_RSV_CFG0_REG = ATTR[`GTYE5_QUAD__CTRL_RSV_CFG0];
  CTRL_RSV_CFG1_REG = ATTR[`GTYE5_QUAD__CTRL_RSV_CFG1];
  HS0_LCPLL_IPS_PIN_EN_REG = ATTR[`GTYE5_QUAD__HS0_LCPLL_IPS_PIN_EN];
  HS0_LCPLL_IPS_REFCLK_SEL_REG = ATTR[`GTYE5_QUAD__HS0_LCPLL_IPS_REFCLK_SEL];
  HS0_LCPLL_REFCLK_MAP0_REG = ATTR[`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP0];
  HS0_LCPLL_REFCLK_MAP1_REG = ATTR[`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP1];
  HS0_LCPLL_REFCLK_MAP2_REG = ATTR[`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP2];
  HS0_LCPLL_REFCLK_MAP3_REG = ATTR[`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP3];
  HS0_LCPLL_REFCLK_MAP4_REG = ATTR[`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP4];
  HS0_LCPLL_REFCLK_MAP5_REG = ATTR[`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP5];
  HS0_LCPLL_REFCLK_MAP6_REG = ATTR[`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP6];
  HS0_LCPLL_REFCLK_MAP7_REG = ATTR[`GTYE5_QUAD__HS0_LCPLL_REFCLK_MAP7];
  HS0_RPLL_IPS_PIN_EN_REG = ATTR[`GTYE5_QUAD__HS0_RPLL_IPS_PIN_EN];
  HS0_RPLL_IPS_REFCLK_SEL_REG = ATTR[`GTYE5_QUAD__HS0_RPLL_IPS_REFCLK_SEL];
  HS0_RPLL_REFCLK_MAP0_REG = ATTR[`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP0];
  HS0_RPLL_REFCLK_MAP1_REG = ATTR[`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP1];
  HS0_RPLL_REFCLK_MAP2_REG = ATTR[`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP2];
  HS0_RPLL_REFCLK_MAP3_REG = ATTR[`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP3];
  HS0_RPLL_REFCLK_MAP4_REG = ATTR[`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP4];
  HS0_RPLL_REFCLK_MAP5_REG = ATTR[`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP5];
  HS0_RPLL_REFCLK_MAP6_REG = ATTR[`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP6];
  HS0_RPLL_REFCLK_MAP7_REG = ATTR[`GTYE5_QUAD__HS0_RPLL_REFCLK_MAP7];
  HS1_LCPLL_IPS_PIN_EN_REG = ATTR[`GTYE5_QUAD__HS1_LCPLL_IPS_PIN_EN];
  HS1_LCPLL_IPS_REFCLK_SEL_REG = ATTR[`GTYE5_QUAD__HS1_LCPLL_IPS_REFCLK_SEL];
  HS1_LCPLL_REFCLK_MAP0_REG = ATTR[`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP0];
  HS1_LCPLL_REFCLK_MAP1_REG = ATTR[`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP1];
  HS1_LCPLL_REFCLK_MAP2_REG = ATTR[`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP2];
  HS1_LCPLL_REFCLK_MAP3_REG = ATTR[`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP3];
  HS1_LCPLL_REFCLK_MAP4_REG = ATTR[`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP4];
  HS1_LCPLL_REFCLK_MAP5_REG = ATTR[`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP5];
  HS1_LCPLL_REFCLK_MAP6_REG = ATTR[`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP6];
  HS1_LCPLL_REFCLK_MAP7_REG = ATTR[`GTYE5_QUAD__HS1_LCPLL_REFCLK_MAP7];
  HS1_RPLL_IPS_PIN_EN_REG = ATTR[`GTYE5_QUAD__HS1_RPLL_IPS_PIN_EN];
  HS1_RPLL_IPS_REFCLK_SEL_REG = ATTR[`GTYE5_QUAD__HS1_RPLL_IPS_REFCLK_SEL];
  HS1_RPLL_REFCLK_MAP0_REG = ATTR[`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP0];
  HS1_RPLL_REFCLK_MAP1_REG = ATTR[`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP1];
  HS1_RPLL_REFCLK_MAP2_REG = ATTR[`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP2];
  HS1_RPLL_REFCLK_MAP3_REG = ATTR[`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP3];
  HS1_RPLL_REFCLK_MAP4_REG = ATTR[`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP4];
  HS1_RPLL_REFCLK_MAP5_REG = ATTR[`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP5];
  HS1_RPLL_REFCLK_MAP6_REG = ATTR[`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP6];
  HS1_RPLL_REFCLK_MAP7_REG = ATTR[`GTYE5_QUAD__HS1_RPLL_REFCLK_MAP7];
  HSCLK0_HSDIST_CFG_REG = ATTR[`GTYE5_QUAD__HSCLK0_HSDIST_CFG];
  HSCLK0_INSTANTIATED_REG = ATTR[`GTYE5_QUAD__HSCLK0_INSTANTIATED];
  HSCLK0_LCPLL_CFG0_REG = ATTR[`GTYE5_QUAD__HSCLK0_LCPLL_CFG0];
  HSCLK0_LCPLL_CFG1_REG = ATTR[`GTYE5_QUAD__HSCLK0_LCPLL_CFG1];
  HSCLK0_LCPLL_CFG2_REG = ATTR[`GTYE5_QUAD__HSCLK0_LCPLL_CFG2];
  HSCLK0_LCPLL_LGC_CFG0_REG = ATTR[`GTYE5_QUAD__HSCLK0_LCPLL_LGC_CFG0];
  HSCLK0_LCPLL_LGC_CFG1_REG = ATTR[`GTYE5_QUAD__HSCLK0_LCPLL_LGC_CFG1];
  HSCLK0_LCPLL_LGC_CFG2_REG = ATTR[`GTYE5_QUAD__HSCLK0_LCPLL_LGC_CFG2];
  HSCLK0_RPLL_CFG0_REG = ATTR[`GTYE5_QUAD__HSCLK0_RPLL_CFG0];
  HSCLK0_RPLL_CFG1_REG = ATTR[`GTYE5_QUAD__HSCLK0_RPLL_CFG1];
  HSCLK0_RPLL_CFG2_REG = ATTR[`GTYE5_QUAD__HSCLK0_RPLL_CFG2];
  HSCLK0_RPLL_LGC_CFG0_REG = ATTR[`GTYE5_QUAD__HSCLK0_RPLL_LGC_CFG0];
  HSCLK0_RPLL_LGC_CFG1_REG = ATTR[`GTYE5_QUAD__HSCLK0_RPLL_LGC_CFG1];
  HSCLK0_RPLL_LGC_CFG2_REG = ATTR[`GTYE5_QUAD__HSCLK0_RPLL_LGC_CFG2];
  HSCLK0_RXRECCLK_SEL_REG = ATTR[`GTYE5_QUAD__HSCLK0_RXRECCLK_SEL];
  HSCLK1_HSDIST_CFG_REG = ATTR[`GTYE5_QUAD__HSCLK1_HSDIST_CFG];
  HSCLK1_INSTANTIATED_REG = ATTR[`GTYE5_QUAD__HSCLK1_INSTANTIATED];
  HSCLK1_LCPLL_CFG0_REG = ATTR[`GTYE5_QUAD__HSCLK1_LCPLL_CFG0];
  HSCLK1_LCPLL_CFG1_REG = ATTR[`GTYE5_QUAD__HSCLK1_LCPLL_CFG1];
  HSCLK1_LCPLL_CFG2_REG = ATTR[`GTYE5_QUAD__HSCLK1_LCPLL_CFG2];
  HSCLK1_LCPLL_LGC_CFG0_REG = ATTR[`GTYE5_QUAD__HSCLK1_LCPLL_LGC_CFG0];
  HSCLK1_LCPLL_LGC_CFG1_REG = ATTR[`GTYE5_QUAD__HSCLK1_LCPLL_LGC_CFG1];
  HSCLK1_LCPLL_LGC_CFG2_REG = ATTR[`GTYE5_QUAD__HSCLK1_LCPLL_LGC_CFG2];
  HSCLK1_RPLL_CFG0_REG = ATTR[`GTYE5_QUAD__HSCLK1_RPLL_CFG0];
  HSCLK1_RPLL_CFG1_REG = ATTR[`GTYE5_QUAD__HSCLK1_RPLL_CFG1];
  HSCLK1_RPLL_CFG2_REG = ATTR[`GTYE5_QUAD__HSCLK1_RPLL_CFG2];
  HSCLK1_RPLL_LGC_CFG0_REG = ATTR[`GTYE5_QUAD__HSCLK1_RPLL_LGC_CFG0];
  HSCLK1_RPLL_LGC_CFG1_REG = ATTR[`GTYE5_QUAD__HSCLK1_RPLL_LGC_CFG1];
  HSCLK1_RPLL_LGC_CFG2_REG = ATTR[`GTYE5_QUAD__HSCLK1_RPLL_LGC_CFG2];
  HSCLK1_RXRECCLK_SEL_REG = ATTR[`GTYE5_QUAD__HSCLK1_RXRECCLK_SEL];
  MEMORY_INIT_FILE_REG = ATTR[`GTYE5_QUAD__MEMORY_INIT_FILE];
  MST_RESET_CFG_REG = ATTR[`GTYE5_QUAD__MST_RESET_CFG];
  PIN_CFG0_REG = ATTR[`GTYE5_QUAD__PIN_CFG0];
  POR_CFG_REG = ATTR[`GTYE5_QUAD__POR_CFG];
  QUAD_INSTANTIATED_REG = ATTR[`GTYE5_QUAD__QUAD_INSTANTIATED];
  QUAD_SIM_MODE_REG = ATTR[`GTYE5_QUAD__QUAD_SIM_MODE];
  QUAD_SIM_RESET_SPEEDUP_REG = ATTR[`GTYE5_QUAD__QUAD_SIM_RESET_SPEEDUP];
  RCALBG0_CFG0_REG = ATTR[`GTYE5_QUAD__RCALBG0_CFG0];
  RCALBG0_CFG1_REG = ATTR[`GTYE5_QUAD__RCALBG0_CFG1];
  RCALBG0_CFG2_REG = ATTR[`GTYE5_QUAD__RCALBG0_CFG2];
  RCALBG0_CFG3_REG = ATTR[`GTYE5_QUAD__RCALBG0_CFG3];
  RCALBG0_CFG4_REG = ATTR[`GTYE5_QUAD__RCALBG0_CFG4];
  RCALBG0_CFG5_REG = ATTR[`GTYE5_QUAD__RCALBG0_CFG5];
  RCALBG1_CFG0_REG = ATTR[`GTYE5_QUAD__RCALBG1_CFG0];
  RCALBG1_CFG1_REG = ATTR[`GTYE5_QUAD__RCALBG1_CFG1];
  RCALBG1_CFG2_REG = ATTR[`GTYE5_QUAD__RCALBG1_CFG2];
  RCALBG1_CFG3_REG = ATTR[`GTYE5_QUAD__RCALBG1_CFG3];
  RCALBG1_CFG4_REG = ATTR[`GTYE5_QUAD__RCALBG1_CFG4];
  RCALBG1_CFG5_REG = ATTR[`GTYE5_QUAD__RCALBG1_CFG5];
  RXRSTDONE_DIST_SEL_REG = ATTR[`GTYE5_QUAD__RXRSTDONE_DIST_SEL];
  SIM_VERSION_REG = ATTR[`GTYE5_QUAD__SIM_VERSION];
  STAT_NPI_REG_LIST_REG = ATTR[`GTYE5_QUAD__STAT_NPI_REG_LIST];
  TERMPROG_CFG_REG = ATTR[`GTYE5_QUAD__TERMPROG_CFG];
  TXRSTDONE_DIST_SEL_REG = ATTR[`GTYE5_QUAD__TXRSTDONE_DIST_SEL];
  UB_CFG0_REG = ATTR[`GTYE5_QUAD__UB_CFG0];
end

// procedures to override, read attribute values

task write_attr;
  input  [`GTYE5_QUAD_ADDR_SZ-1:0] addr;
  input  [`GTYE5_QUAD_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`GTYE5_QUAD_DATA_SZ-1:0] read_attr;
  input  [`GTYE5_QUAD_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
