#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024acf3bd260 .scope module, "jkflip" "jkflip" 2 14;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "q";
o0000024acf40bfb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024acf407430_0 .net "clk", 0 0, o0000024acf40bfb8;  0 drivers
o0000024acf40bfe8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024acf4074d0_0 .net "j", 0 0, o0000024acf40bfe8;  0 drivers
o0000024acf40c018 .functor BUFZ 1, C4<z>; HiZ drive
v0000024acf407570_0 .net "k", 0 0, o0000024acf40c018;  0 drivers
v0000024acf407610_0 .var "q", 0 0;
o0000024acf40c078 .functor BUFZ 1, C4<z>; HiZ drive
v0000024acf3b65b0_0 .net "reset", 0 0, o0000024acf40c078;  0 drivers
E_0000024acf3bb730/0 .event negedge, v0000024acf3b65b0_0;
E_0000024acf3bb730/1 .event posedge, v0000024acf407430_0;
E_0000024acf3bb730 .event/or E_0000024acf3bb730/0, E_0000024acf3bb730/1;
S_0000024acf3bd3f0 .scope module, "tb" "tb" 3 1;
 .timescale 0 0;
v0000024acf403420_0 .var "D", 0 0;
v0000024acf4034c0_0 .net "Q", 0 0, v0000024acf3b6920_0;  1 drivers
v0000024acf403a10_0 .var "clk", 0 0;
v0000024acf403b50_0 .var "reset", 0 0;
S_0000024acf3b6650 .scope module, "d1" "dflip" 3 7, 2 1 0, S_0000024acf3bd3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "q";
v0000024acf3b67e0_0 .net "clk", 0 0, v0000024acf403a10_0;  1 drivers
v0000024acf3b6880_0 .net "d", 0 0, v0000024acf403420_0;  1 drivers
v0000024acf3b6920_0 .var "q", 0 0;
v0000024acf403380_0 .net "reset", 0 0, v0000024acf403b50_0;  1 drivers
E_0000024acf3bb270/0 .event negedge, v0000024acf403380_0;
E_0000024acf3bb270/1 .event posedge, v0000024acf3b67e0_0;
E_0000024acf3bb270 .event/or E_0000024acf3bb270/0, E_0000024acf3bb270/1;
S_0000024acf4072a0 .scope module, "tflip" "tflip" 2 27;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "q";
o0000024acf40c318 .functor BUFZ 1, C4<z>; HiZ drive
v0000024acf4038d0_0 .net "clk", 0 0, o0000024acf40c318;  0 drivers
v0000024acf403970_0 .var "q", 0 0;
o0000024acf40c378 .functor BUFZ 1, C4<z>; HiZ drive
v0000024acf404050_0 .net "reset", 0 0, o0000024acf40c378;  0 drivers
o0000024acf40c3a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024acf403bf0_0 .net "t", 0 0, o0000024acf40c3a8;  0 drivers
E_0000024acf3baff0/0 .event negedge, v0000024acf404050_0;
E_0000024acf3baff0/1 .event posedge, v0000024acf4038d0_0;
E_0000024acf3baff0 .event/or E_0000024acf3baff0/0, E_0000024acf3baff0/1;
    .scope S_0000024acf3bd260;
T_0 ;
    %wait E_0000024acf3bb730;
    %load/vec4 v0000024acf3b65b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024acf407610_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024acf4074d0_0;
    %load/vec4 v0000024acf407610_0;
    %inv;
    %and;
    %load/vec4 v0000024acf407570_0;
    %load/vec4 v0000024acf407610_0;
    %and;
    %or;
    %assign/vec4 v0000024acf407610_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024acf3b6650;
T_1 ;
    %wait E_0000024acf3bb270;
    %load/vec4 v0000024acf403380_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024acf3b6920_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024acf3b6880_0;
    %assign/vec4 v0000024acf3b6920_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024acf3bd3f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024acf403a10_0, 0, 1;
T_2.0 ;
    %delay 10, 0;
    %load/vec4 v0000024acf403a10_0;
    %inv;
    %store/vec4 v0000024acf403a10_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000024acf3bd3f0;
T_3 ;
    %vpi_call 3 15 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 3 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024acf3bd3f0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000024acf3bd3f0;
T_4 ;
    %vpi_call 3 20 "$monitor", v0000024acf403a10_0, v0000024acf403b50_0, v0000024acf403420_0, v0000024acf4034c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024acf403b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024acf403420_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024acf403b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024acf403420_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024acf403420_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024acf403420_0, 0;
    %delay 100, 0;
    %vpi_call 3 30 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000024acf4072a0;
T_5 ;
    %wait E_0000024acf3baff0;
    %load/vec4 v0000024acf404050_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024acf403970_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000024acf403bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000024acf403970_0;
    %inv;
    %assign/vec4 v0000024acf403970_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000024acf403970_0;
    %assign/vec4 v0000024acf403970_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "flipflop.v";
    "test_flip.v";
