--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6690 paths analyzed, 258 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.667ns.
--------------------------------------------------------------------------------
Slack:                  28.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.615ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.718 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.AQ      Tcko                  0.476   CounterX_0_3
                                                       syncgen/CounterX_0_1
    SLICE_X5Y46.C1       net (fanout=10)       2.957   CounterX_0_1
    SLICE_X5Y46.C        Tilo                  0.259   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
                                                       banner/Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11_1
    SLICE_X9Y21.B4       net (fanout=16)       2.572   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
    SLICE_X9Y21.B        Tilo                  0.259   out_inv31
                                                       out_inv51_SW0
    SLICE_X4Y16.A6       net (fanout=1)        1.171   N34
    SLICE_X4Y16.A        Tilo                  0.254   N35
                                                       out_inv51
    SLICE_X6Y16.D3       net (fanout=1)        0.856   out_inv51
    SLICE_X6Y16.D        Tilo                  0.235   out_inv61
                                                       out_inv61
    SLICE_X8Y17.C5       net (fanout=1)        0.696   out_inv61
    SLICE_X8Y17.C        Tilo                  0.255   out_inv42
                                                       out_inv62
    SLICE_X8Y32.CX       net (fanout=1)        1.450   out_inv62
    SLICE_X8Y32.CLK      Tdick                 0.175   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                     11.615ns (1.913ns logic, 9.702ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  29.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.929ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.718 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.AQ      Tcko                  0.476   CounterX_0_3
                                                       syncgen/CounterX_0_1
    SLICE_X5Y46.C1       net (fanout=10)       2.957   CounterX_0_1
    SLICE_X5Y46.C        Tilo                  0.259   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
                                                       banner/Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11_1
    SLICE_X4Y16.B5       net (fanout=16)       2.815   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
    SLICE_X4Y16.B        Tilo                  0.254   N35
                                                       out_inv51_SW1
    SLICE_X4Y16.A5       net (fanout=1)        0.247   N35
    SLICE_X4Y16.A        Tilo                  0.254   N35
                                                       out_inv51
    SLICE_X6Y16.D3       net (fanout=1)        0.856   out_inv51
    SLICE_X6Y16.D        Tilo                  0.235   out_inv61
                                                       out_inv61
    SLICE_X8Y17.C5       net (fanout=1)        0.696   out_inv61
    SLICE_X8Y17.C        Tilo                  0.255   out_inv42
                                                       out_inv62
    SLICE_X8Y32.CX       net (fanout=1)        1.450   out_inv62
    SLICE_X8Y32.CLK      Tdick                 0.175   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                     10.929ns (1.908ns logic, 9.021ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  29.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.715ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.718 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.AQ      Tcko                  0.476   CounterX_0_3
                                                       syncgen/CounterX_0_1
    SLICE_X5Y46.C1       net (fanout=10)       2.957   CounterX_0_1
    SLICE_X5Y46.C        Tilo                  0.259   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
                                                       banner/Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11_1
    SLICE_X6Y16.A3       net (fanout=16)       2.953   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
    SLICE_X6Y16.A        Tilo                  0.235   out_inv61
                                                       out_inv60_SW0
    SLICE_X6Y16.C1       net (fanout=1)        0.538   N76
    SLICE_X6Y16.C        Tilo                  0.235   out_inv61
                                                       out_inv60
    SLICE_X6Y16.D5       net (fanout=1)        0.251   out_inv60
    SLICE_X6Y16.D        Tilo                  0.235   out_inv61
                                                       out_inv61
    SLICE_X8Y17.C5       net (fanout=1)        0.696   out_inv61
    SLICE_X8Y17.C        Tilo                  0.255   out_inv42
                                                       out_inv62
    SLICE_X8Y32.CX       net (fanout=1)        1.450   out_inv62
    SLICE_X8Y32.CLK      Tdick                 0.175   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                     10.715ns (1.870ns logic, 8.845ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  29.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.700ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.718 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.AQ       Tcko                  0.525   CounterX_2_4
                                                       syncgen/CounterX_2_1
    SLICE_X5Y46.C4       net (fanout=16)       1.993   CounterX_2_1
    SLICE_X5Y46.C        Tilo                  0.259   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
                                                       banner/Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11_1
    SLICE_X9Y21.B4       net (fanout=16)       2.572   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
    SLICE_X9Y21.B        Tilo                  0.259   out_inv31
                                                       out_inv51_SW0
    SLICE_X4Y16.A6       net (fanout=1)        1.171   N34
    SLICE_X4Y16.A        Tilo                  0.254   N35
                                                       out_inv51
    SLICE_X6Y16.D3       net (fanout=1)        0.856   out_inv51
    SLICE_X6Y16.D        Tilo                  0.235   out_inv61
                                                       out_inv61
    SLICE_X8Y17.C5       net (fanout=1)        0.696   out_inv61
    SLICE_X8Y17.C        Tilo                  0.255   out_inv42
                                                       out_inv62
    SLICE_X8Y32.CX       net (fanout=1)        1.450   out_inv62
    SLICE_X8Y32.CLK      Tdick                 0.175   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                     10.700ns (1.962ns logic, 8.738ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  29.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.696ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.718 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.AQ      Tcko                  0.476   CounterX_0_3
                                                       syncgen/CounterX_0_1
    SLICE_X5Y46.C1       net (fanout=10)       2.957   CounterX_0_1
    SLICE_X5Y46.C        Tilo                  0.259   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
                                                       banner/Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11_1
    SLICE_X9Y21.D1       net (fanout=16)       2.751   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
    SLICE_X9Y21.D        Tilo                  0.259   out_inv31
                                                       out_inv31
    SLICE_X9Y21.C6       net (fanout=1)        0.143   out_inv31
    SLICE_X9Y21.C        Tilo                  0.259   out_inv31
                                                       out_inv361
    SLICE_X8Y17.D2       net (fanout=1)        1.002   out_inv36
    SLICE_X8Y17.D        Tilo                  0.254   out_inv42
                                                       out_inv42
    SLICE_X8Y17.C4       net (fanout=1)        0.456   out_inv42
    SLICE_X8Y17.C        Tilo                  0.255   out_inv42
                                                       out_inv62
    SLICE_X8Y32.CX       net (fanout=1)        1.450   out_inv62
    SLICE_X8Y32.CLK      Tdick                 0.175   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                     10.696ns (1.937ns logic, 8.759ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  29.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_3 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.598ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.718 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_3 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y21.CQ       Tcko                  0.476   CounterX_1_4
                                                       syncgen/CounterX_1_3
    SLICE_X5Y46.C5       net (fanout=13)       1.940   CounterX_1_3
    SLICE_X5Y46.C        Tilo                  0.259   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
                                                       banner/Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11_1
    SLICE_X9Y21.B4       net (fanout=16)       2.572   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
    SLICE_X9Y21.B        Tilo                  0.259   out_inv31
                                                       out_inv51_SW0
    SLICE_X4Y16.A6       net (fanout=1)        1.171   N34
    SLICE_X4Y16.A        Tilo                  0.254   N35
                                                       out_inv51
    SLICE_X6Y16.D3       net (fanout=1)        0.856   out_inv51
    SLICE_X6Y16.D        Tilo                  0.235   out_inv61
                                                       out_inv61
    SLICE_X8Y17.C5       net (fanout=1)        0.696   out_inv61
    SLICE_X8Y17.C        Tilo                  0.255   out_inv42
                                                       out_inv62
    SLICE_X8Y32.CX       net (fanout=1)        1.450   out_inv62
    SLICE_X8Y32.CLK      Tdick                 0.175   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                     10.598ns (1.913ns logic, 8.685ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  29.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_3 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.320ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.718 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_3 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.CQ       Tcko                  0.525   CounterX_2_4
                                                       syncgen/CounterX_2_3
    SLICE_X2Y16.A2       net (fanout=12)       2.352   CounterX_2_3
    SLICE_X2Y16.A        Tilo                  0.235   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_lut[2]
                                                       banner/Msub_n0120_Madd_xor<3>11
    SLICE_X9Y21.B2       net (fanout=4)        1.857   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_lut[2]
    SLICE_X9Y21.B        Tilo                  0.259   out_inv31
                                                       out_inv51_SW0
    SLICE_X4Y16.A6       net (fanout=1)        1.171   N34
    SLICE_X4Y16.A        Tilo                  0.254   N35
                                                       out_inv51
    SLICE_X6Y16.D3       net (fanout=1)        0.856   out_inv51
    SLICE_X6Y16.D        Tilo                  0.235   out_inv61
                                                       out_inv61
    SLICE_X8Y17.C5       net (fanout=1)        0.696   out_inv61
    SLICE_X8Y17.C        Tilo                  0.255   out_inv42
                                                       out_inv62
    SLICE_X8Y32.CX       net (fanout=1)        1.450   out_inv62
    SLICE_X8Y32.CLK      Tdick                 0.175   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                     10.320ns (1.938ns logic, 8.382ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  29.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.040ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.718 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y21.AQ       Tcko                  0.476   CounterX_1_4
                                                       syncgen/CounterX_1_1
    SLICE_X10Y22.A5      net (fanout=5)        0.930   CounterX_1_1
    SLICE_X10Y22.A       Tilo                  0.235   CounterX_0_3
                                                       banner/GND_6_o_PWR_9_o_AND_32_o111
    SLICE_X5Y43.D6       net (fanout=11)       2.815   GND_6_o_PWR_9_o_AND_32_o11
    SLICE_X5Y43.D        Tilo                  0.259   out_inv83
                                                       out_inv83
    SLICE_X5Y42.A4       net (fanout=1)        0.687   out_inv83
    SLICE_X5Y42.A        Tilo                  0.259   out_inv81
                                                       out_inv84
    SLICE_X4Y46.C1       net (fanout=2)        1.507   out_inv84
    SLICE_X4Y46.C        Tilo                  0.255   out_inv93
                                                       out_inv147_SW1_G
    SLICE_X8Y32.C1       net (fanout=1)        2.194   N89
    SLICE_X8Y32.CLK      Tas                   0.423   vga_B_OBUF
                                                       vga_G_rstpot_G
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                     10.040ns (1.907ns logic, 8.133ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  29.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.014ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.718 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.AQ       Tcko                  0.525   CounterX_2_4
                                                       syncgen/CounterX_2_1
    SLICE_X5Y46.C4       net (fanout=16)       1.993   CounterX_2_1
    SLICE_X5Y46.C        Tilo                  0.259   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
                                                       banner/Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11_1
    SLICE_X4Y16.B5       net (fanout=16)       2.815   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
    SLICE_X4Y16.B        Tilo                  0.254   N35
                                                       out_inv51_SW1
    SLICE_X4Y16.A5       net (fanout=1)        0.247   N35
    SLICE_X4Y16.A        Tilo                  0.254   N35
                                                       out_inv51
    SLICE_X6Y16.D3       net (fanout=1)        0.856   out_inv51
    SLICE_X6Y16.D        Tilo                  0.235   out_inv61
                                                       out_inv61
    SLICE_X8Y17.C5       net (fanout=1)        0.696   out_inv61
    SLICE_X8Y17.C        Tilo                  0.255   out_inv42
                                                       out_inv62
    SLICE_X8Y32.CX       net (fanout=1)        1.450   out_inv62
    SLICE_X8Y32.CLK      Tdick                 0.175   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                     10.014ns (1.957ns logic, 8.057ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  30.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_3 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.912ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.718 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_3 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y21.CQ       Tcko                  0.476   CounterX_1_4
                                                       syncgen/CounterX_1_3
    SLICE_X5Y46.C5       net (fanout=13)       1.940   CounterX_1_3
    SLICE_X5Y46.C        Tilo                  0.259   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
                                                       banner/Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11_1
    SLICE_X4Y16.B5       net (fanout=16)       2.815   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
    SLICE_X4Y16.B        Tilo                  0.254   N35
                                                       out_inv51_SW1
    SLICE_X4Y16.A5       net (fanout=1)        0.247   N35
    SLICE_X4Y16.A        Tilo                  0.254   N35
                                                       out_inv51
    SLICE_X6Y16.D3       net (fanout=1)        0.856   out_inv51
    SLICE_X6Y16.D        Tilo                  0.235   out_inv61
                                                       out_inv61
    SLICE_X8Y17.C5       net (fanout=1)        0.696   out_inv61
    SLICE_X8Y17.C        Tilo                  0.255   out_inv42
                                                       out_inv62
    SLICE_X8Y32.CX       net (fanout=1)        1.450   out_inv62
    SLICE_X8Y32.CLK      Tdick                 0.175   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      9.912ns (1.908ns logic, 8.004ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  30.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.800ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.718 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.AQ       Tcko                  0.525   CounterX_2_4
                                                       syncgen/CounterX_2_1
    SLICE_X5Y46.C4       net (fanout=16)       1.993   CounterX_2_1
    SLICE_X5Y46.C        Tilo                  0.259   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
                                                       banner/Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11_1
    SLICE_X6Y16.A3       net (fanout=16)       2.953   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
    SLICE_X6Y16.A        Tilo                  0.235   out_inv61
                                                       out_inv60_SW0
    SLICE_X6Y16.C1       net (fanout=1)        0.538   N76
    SLICE_X6Y16.C        Tilo                  0.235   out_inv61
                                                       out_inv60
    SLICE_X6Y16.D5       net (fanout=1)        0.251   out_inv60
    SLICE_X6Y16.D        Tilo                  0.235   out_inv61
                                                       out_inv61
    SLICE_X8Y17.C5       net (fanout=1)        0.696   out_inv61
    SLICE_X8Y17.C        Tilo                  0.255   out_inv42
                                                       out_inv62
    SLICE_X8Y32.CX       net (fanout=1)        1.450   out_inv62
    SLICE_X8Y32.CLK      Tdick                 0.175   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      9.800ns (1.919ns logic, 7.881ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  30.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.802ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.718 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.AQ      Tcko                  0.476   CounterX_0_3
                                                       syncgen/CounterX_0_1
    SLICE_X5Y46.C1       net (fanout=10)       2.957   CounterX_0_1
    SLICE_X5Y46.C        Tilo                  0.259   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
                                                       banner/Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11_1
    SLICE_X4Y40.D6       net (fanout=16)       0.847   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
    SLICE_X4Y40.D        Tilo                  0.254   out_inv108
                                                       out_inv108
    SLICE_X5Y41.C3       net (fanout=1)        0.668   out_inv108
    SLICE_X5Y41.C        Tilo                  0.259   out_inv110
                                                       out_inv111
    SLICE_X4Y46.C2       net (fanout=2)        1.210   out_inv111
    SLICE_X4Y46.C        Tilo                  0.255   out_inv93
                                                       out_inv147_SW1_G
    SLICE_X8Y32.C1       net (fanout=1)        2.194   N89
    SLICE_X8Y32.CLK      Tas                   0.423   vga_B_OBUF
                                                       vga_G_rstpot_G
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      9.802ns (1.926ns logic, 7.876ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  30.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.781ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.718 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.AQ       Tcko                  0.525   CounterX_2_4
                                                       syncgen/CounterX_2_1
    SLICE_X5Y46.C4       net (fanout=16)       1.993   CounterX_2_1
    SLICE_X5Y46.C        Tilo                  0.259   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
                                                       banner/Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11_1
    SLICE_X9Y21.D1       net (fanout=16)       2.751   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
    SLICE_X9Y21.D        Tilo                  0.259   out_inv31
                                                       out_inv31
    SLICE_X9Y21.C6       net (fanout=1)        0.143   out_inv31
    SLICE_X9Y21.C        Tilo                  0.259   out_inv31
                                                       out_inv361
    SLICE_X8Y17.D2       net (fanout=1)        1.002   out_inv36
    SLICE_X8Y17.D        Tilo                  0.254   out_inv42
                                                       out_inv42
    SLICE_X8Y17.C4       net (fanout=1)        0.456   out_inv42
    SLICE_X8Y17.C        Tilo                  0.255   out_inv42
                                                       out_inv62
    SLICE_X8Y32.CX       net (fanout=1)        1.450   out_inv62
    SLICE_X8Y32.CLK      Tdick                 0.175   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      9.781ns (1.986ns logic, 7.795ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  30.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.789ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.718 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.AQ      Tcko                  0.476   CounterX_0_3
                                                       syncgen/CounterX_0_1
    SLICE_X9Y21.A3       net (fanout=10)       0.777   CounterX_0_1
    SLICE_X9Y21.A        Tilo                  0.259   out_inv31
                                                       banner/Msub_n0120_Madd_xor<1>11
    SLICE_X5Y43.D5       net (fanout=37)       2.693   GND_6_o_GND_6_o_sub_47_OUT<0>1
    SLICE_X5Y43.D        Tilo                  0.259   out_inv83
                                                       out_inv83
    SLICE_X5Y42.A4       net (fanout=1)        0.687   out_inv83
    SLICE_X5Y42.A        Tilo                  0.259   out_inv81
                                                       out_inv84
    SLICE_X4Y46.C1       net (fanout=2)        1.507   out_inv84
    SLICE_X4Y46.C        Tilo                  0.255   out_inv93
                                                       out_inv147_SW1_G
    SLICE_X8Y32.C1       net (fanout=1)        2.194   N89
    SLICE_X8Y32.CLK      Tas                   0.423   vga_B_OBUF
                                                       vga_G_rstpot_G
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      9.789ns (1.931ns logic, 7.858ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  30.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_2 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.779ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.718 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_2 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.BQ      Tcko                  0.476   CounterX_0_3
                                                       syncgen/CounterX_0_2
    SLICE_X2Y16.A5       net (fanout=19)       1.860   CounterX_0_2
    SLICE_X2Y16.A        Tilo                  0.235   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_lut[2]
                                                       banner/Msub_n0120_Madd_xor<3>11
    SLICE_X9Y21.B2       net (fanout=4)        1.857   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_lut[2]
    SLICE_X9Y21.B        Tilo                  0.259   out_inv31
                                                       out_inv51_SW0
    SLICE_X4Y16.A6       net (fanout=1)        1.171   N34
    SLICE_X4Y16.A        Tilo                  0.254   N35
                                                       out_inv51
    SLICE_X6Y16.D3       net (fanout=1)        0.856   out_inv51
    SLICE_X6Y16.D        Tilo                  0.235   out_inv61
                                                       out_inv61
    SLICE_X8Y17.C5       net (fanout=1)        0.696   out_inv61
    SLICE_X8Y17.C        Tilo                  0.255   out_inv42
                                                       out_inv62
    SLICE_X8Y32.CX       net (fanout=1)        1.450   out_inv62
    SLICE_X8Y32.CLK      Tdick                 0.175   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      9.779ns (1.889ns logic, 7.890ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  30.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_2 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.741ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.718 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_2 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y21.BQ       Tcko                  0.476   CounterX_1_4
                                                       syncgen/CounterX_1_2
    SLICE_X2Y16.A1       net (fanout=14)       1.822   CounterX_1_2
    SLICE_X2Y16.A        Tilo                  0.235   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_lut[2]
                                                       banner/Msub_n0120_Madd_xor<3>11
    SLICE_X9Y21.B2       net (fanout=4)        1.857   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_lut[2]
    SLICE_X9Y21.B        Tilo                  0.259   out_inv31
                                                       out_inv51_SW0
    SLICE_X4Y16.A6       net (fanout=1)        1.171   N34
    SLICE_X4Y16.A        Tilo                  0.254   N35
                                                       out_inv51
    SLICE_X6Y16.D3       net (fanout=1)        0.856   out_inv51
    SLICE_X6Y16.D        Tilo                  0.235   out_inv61
                                                       out_inv61
    SLICE_X8Y17.C5       net (fanout=1)        0.696   out_inv61
    SLICE_X8Y17.C        Tilo                  0.255   out_inv42
                                                       out_inv62
    SLICE_X8Y32.CX       net (fanout=1)        1.450   out_inv62
    SLICE_X8Y32.CLK      Tdick                 0.175   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      9.741ns (1.889ns logic, 7.852ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  30.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_3 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.698ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.718 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_3 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y21.CQ       Tcko                  0.476   CounterX_1_4
                                                       syncgen/CounterX_1_3
    SLICE_X5Y46.C5       net (fanout=13)       1.940   CounterX_1_3
    SLICE_X5Y46.C        Tilo                  0.259   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
                                                       banner/Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11_1
    SLICE_X6Y16.A3       net (fanout=16)       2.953   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
    SLICE_X6Y16.A        Tilo                  0.235   out_inv61
                                                       out_inv60_SW0
    SLICE_X6Y16.C1       net (fanout=1)        0.538   N76
    SLICE_X6Y16.C        Tilo                  0.235   out_inv61
                                                       out_inv60
    SLICE_X6Y16.D5       net (fanout=1)        0.251   out_inv60
    SLICE_X6Y16.D        Tilo                  0.235   out_inv61
                                                       out_inv61
    SLICE_X8Y17.C5       net (fanout=1)        0.696   out_inv61
    SLICE_X8Y17.C        Tilo                  0.255   out_inv42
                                                       out_inv62
    SLICE_X8Y32.CX       net (fanout=1)        1.450   out_inv62
    SLICE_X8Y32.CLK      Tdick                 0.175   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      9.698ns (1.870ns logic, 7.828ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  30.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_3 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.679ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.718 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_3 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y21.CQ       Tcko                  0.476   CounterX_1_4
                                                       syncgen/CounterX_1_3
    SLICE_X5Y46.C5       net (fanout=13)       1.940   CounterX_1_3
    SLICE_X5Y46.C        Tilo                  0.259   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
                                                       banner/Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11_1
    SLICE_X9Y21.D1       net (fanout=16)       2.751   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
    SLICE_X9Y21.D        Tilo                  0.259   out_inv31
                                                       out_inv31
    SLICE_X9Y21.C6       net (fanout=1)        0.143   out_inv31
    SLICE_X9Y21.C        Tilo                  0.259   out_inv31
                                                       out_inv361
    SLICE_X8Y17.D2       net (fanout=1)        1.002   out_inv36
    SLICE_X8Y17.D        Tilo                  0.254   out_inv42
                                                       out_inv42
    SLICE_X8Y17.C4       net (fanout=1)        0.456   out_inv42
    SLICE_X8Y17.C        Tilo                  0.255   out_inv42
                                                       out_inv62
    SLICE_X8Y32.CX       net (fanout=1)        1.450   out_inv62
    SLICE_X8Y32.CLK      Tdick                 0.175   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      9.679ns (1.937ns logic, 7.742ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  30.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.648ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.718 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.AQ      Tcko                  0.476   CounterX_0_3
                                                       syncgen/CounterX_0_1
    SLICE_X5Y46.C1       net (fanout=10)       2.957   CounterX_0_1
    SLICE_X5Y46.C        Tilo                  0.259   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
                                                       banner/Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11_1
    SLICE_X5Y41.B3       net (fanout=16)       1.036   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
    SLICE_X5Y41.B        Tilo                  0.259   out_inv110
                                                       out_inv104
    SLICE_X5Y41.C4       net (fanout=1)        0.320   out_inv104
    SLICE_X5Y41.C        Tilo                  0.259   out_inv110
                                                       out_inv111
    SLICE_X4Y46.C2       net (fanout=2)        1.210   out_inv111
    SLICE_X4Y46.C        Tilo                  0.255   out_inv93
                                                       out_inv147_SW1_G
    SLICE_X8Y32.C1       net (fanout=1)        2.194   N89
    SLICE_X8Y32.CLK      Tas                   0.423   vga_B_OBUF
                                                       vga_G_rstpot_G
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      9.648ns (1.931ns logic, 7.717ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  30.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.647ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.718 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.AQ      Tcko                  0.476   CounterX_0_3
                                                       syncgen/CounterX_0_1
    SLICE_X5Y46.C1       net (fanout=10)       2.957   CounterX_0_1
    SLICE_X5Y46.C        Tilo                  0.259   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
                                                       banner/Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11_1
    SLICE_X5Y42.B4       net (fanout=16)       0.828   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
    SLICE_X5Y42.B        Tilo                  0.259   out_inv81
                                                       out_inv79
    SLICE_X5Y42.A5       net (fanout=1)        0.230   out_inv79
    SLICE_X5Y42.A        Tilo                  0.259   out_inv81
                                                       out_inv84
    SLICE_X4Y46.C1       net (fanout=2)        1.507   out_inv84
    SLICE_X4Y46.C        Tilo                  0.255   out_inv93
                                                       out_inv147_SW1_G
    SLICE_X8Y32.C1       net (fanout=1)        2.194   N89
    SLICE_X8Y32.CLK      Tas                   0.423   vga_B_OBUF
                                                       vga_G_rstpot_G
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      9.647ns (1.931ns logic, 7.716ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  30.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.615ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.718 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.AQ      Tcko                  0.476   CounterX_0_3
                                                       syncgen/CounterX_0_1
    SLICE_X5Y46.C1       net (fanout=10)       2.957   CounterX_0_1
    SLICE_X5Y46.C        Tilo                  0.259   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
                                                       banner/Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11_1
    SLICE_X5Y40.D5       net (fanout=16)       0.938   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_xor<1>11
    SLICE_X5Y40.D        Tilo                  0.259   out_inv106
                                                       out_inv106
    SLICE_X5Y41.C5       net (fanout=1)        0.385   out_inv106
    SLICE_X5Y41.C        Tilo                  0.259   out_inv110
                                                       out_inv111
    SLICE_X4Y46.C2       net (fanout=2)        1.210   out_inv111
    SLICE_X4Y46.C        Tilo                  0.255   out_inv93
                                                       out_inv147_SW1_G
    SLICE_X8Y32.C1       net (fanout=1)        2.194   N89
    SLICE_X8Y32.CLK      Tas                   0.423   vga_B_OBUF
                                                       vga_G_rstpot_G
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      9.615ns (1.931ns logic, 7.684ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  30.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_3_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.557ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.718 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_3_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AQ      Tcko                  0.476   CounterX_3_4
                                                       syncgen/CounterX_3_1
    SLICE_X2Y16.A6       net (fanout=11)       1.638   CounterX_3_1
    SLICE_X2Y16.A        Tilo                  0.235   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_lut[2]
                                                       banner/Msub_n0120_Madd_xor<3>11
    SLICE_X9Y21.B2       net (fanout=4)        1.857   Msub_GND_6_o_GND_6_o_sub_47_OUT<6:0>_lut[2]
    SLICE_X9Y21.B        Tilo                  0.259   out_inv31
                                                       out_inv51_SW0
    SLICE_X4Y16.A6       net (fanout=1)        1.171   N34
    SLICE_X4Y16.A        Tilo                  0.254   N35
                                                       out_inv51
    SLICE_X6Y16.D3       net (fanout=1)        0.856   out_inv51
    SLICE_X6Y16.D        Tilo                  0.235   out_inv61
                                                       out_inv61
    SLICE_X8Y17.C5       net (fanout=1)        0.696   out_inv61
    SLICE_X8Y17.C        Tilo                  0.255   out_inv42
                                                       out_inv62
    SLICE_X8Y32.CX       net (fanout=1)        1.450   out_inv62
    SLICE_X8Y32.CLK      Tdick                 0.175   vga_B_OBUF
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      9.557ns (1.889ns logic, 7.668ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  30.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.491ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.718 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y21.AQ       Tcko                  0.476   CounterX_1_4
                                                       syncgen/CounterX_1_1
    SLICE_X10Y22.A5      net (fanout=5)        0.930   CounterX_1_1
    SLICE_X10Y22.A       Tilo                  0.235   CounterX_0_3
                                                       banner/GND_6_o_PWR_9_o_AND_32_o111
    SLICE_X5Y42.D3       net (fanout=11)       2.594   GND_6_o_PWR_9_o_AND_32_o11
    SLICE_X5Y42.D        Tilo                  0.259   out_inv81
                                                       out_inv81
    SLICE_X5Y42.A3       net (fanout=1)        0.359   out_inv81
    SLICE_X5Y42.A        Tilo                  0.259   out_inv81
                                                       out_inv84
    SLICE_X4Y46.C1       net (fanout=2)        1.507   out_inv84
    SLICE_X4Y46.C        Tilo                  0.255   out_inv93
                                                       out_inv147_SW1_G
    SLICE_X8Y32.C1       net (fanout=1)        2.194   N89
    SLICE_X8Y32.CLK      Tas                   0.423   vga_B_OBUF
                                                       vga_G_rstpot_G
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      9.491ns (1.907ns logic, 7.584ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  30.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.453ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.718 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y21.AQ       Tcko                  0.476   CounterX_1_4
                                                       syncgen/CounterX_1_1
    SLICE_X9Y21.A6       net (fanout=5)        0.441   CounterX_1_1
    SLICE_X9Y21.A        Tilo                  0.259   out_inv31
                                                       banner/Msub_n0120_Madd_xor<1>11
    SLICE_X5Y43.D5       net (fanout=37)       2.693   GND_6_o_GND_6_o_sub_47_OUT<0>1
    SLICE_X5Y43.D        Tilo                  0.259   out_inv83
                                                       out_inv83
    SLICE_X5Y42.A4       net (fanout=1)        0.687   out_inv83
    SLICE_X5Y42.A        Tilo                  0.259   out_inv81
                                                       out_inv84
    SLICE_X4Y46.C1       net (fanout=2)        1.507   out_inv84
    SLICE_X4Y46.C        Tilo                  0.255   out_inv93
                                                       out_inv147_SW1_G
    SLICE_X8Y32.C1       net (fanout=1)        2.194   N89
    SLICE_X8Y32.CLK      Tas                   0.423   vga_B_OBUF
                                                       vga_G_rstpot_G
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      9.453ns (1.931ns logic, 7.522ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  30.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               banner/part2/Mram_outdata2 (RAM)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.369ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.326 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: banner/part2/Mram_outdata2 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA4    Trcko_DOA             2.100   banner/part2/Mram_outdata2
                                                       banner/part2/Mram_outdata2
    SLICE_X5Y40.C1       net (fanout=1)        1.041   M_part2_outdata[40]
    SLICE_X5Y40.C        Tilo                  0.259   out_inv106
                                                       out_inv105
    SLICE_X5Y40.D2       net (fanout=1)        0.984   out_inv105
    SLICE_X5Y40.D        Tilo                  0.259   out_inv106
                                                       out_inv106
    SLICE_X5Y41.C5       net (fanout=1)        0.385   out_inv106
    SLICE_X5Y41.C        Tilo                  0.259   out_inv110
                                                       out_inv111
    SLICE_X4Y46.C2       net (fanout=2)        1.210   out_inv111
    SLICE_X4Y46.C        Tilo                  0.255   out_inv93
                                                       out_inv147_SW1_G
    SLICE_X8Y32.C1       net (fanout=1)        2.194   N89
    SLICE_X8Y32.CLK      Tas                   0.423   vga_B_OBUF
                                                       vga_G_rstpot_G
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      9.369ns (3.555ns logic, 5.814ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  30.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.326ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.718 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.AQ      Tcko                  0.476   CounterX_0_3
                                                       syncgen/CounterX_0_1
    SLICE_X9Y21.A3       net (fanout=10)       0.777   CounterX_0_1
    SLICE_X9Y21.A        Tilo                  0.259   out_inv31
                                                       banner/Msub_n0120_Madd_xor<1>11
    SLICE_X5Y42.D4       net (fanout=37)       2.558   GND_6_o_GND_6_o_sub_47_OUT<0>1
    SLICE_X5Y42.D        Tilo                  0.259   out_inv81
                                                       out_inv81
    SLICE_X5Y42.A3       net (fanout=1)        0.359   out_inv81
    SLICE_X5Y42.A        Tilo                  0.259   out_inv81
                                                       out_inv84
    SLICE_X4Y46.C1       net (fanout=2)        1.507   out_inv84
    SLICE_X4Y46.C        Tilo                  0.255   out_inv93
                                                       out_inv147_SW1_G
    SLICE_X8Y32.C1       net (fanout=1)        2.194   N89
    SLICE_X8Y32.CLK      Tas                   0.423   vga_B_OBUF
                                                       vga_G_rstpot_G
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      9.326ns (1.931ns logic, 7.395ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  30.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.284ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.718 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.AQ      Tcko                  0.476   CounterX_0_3
                                                       syncgen/CounterX_0_1
    SLICE_X10Y22.A6      net (fanout=10)       0.174   CounterX_0_1
    SLICE_X10Y22.A       Tilo                  0.235   CounterX_0_3
                                                       banner/GND_6_o_PWR_9_o_AND_32_o111
    SLICE_X5Y43.D6       net (fanout=11)       2.815   GND_6_o_PWR_9_o_AND_32_o11
    SLICE_X5Y43.D        Tilo                  0.259   out_inv83
                                                       out_inv83
    SLICE_X5Y42.A4       net (fanout=1)        0.687   out_inv83
    SLICE_X5Y42.A        Tilo                  0.259   out_inv81
                                                       out_inv84
    SLICE_X4Y46.C1       net (fanout=2)        1.507   out_inv84
    SLICE_X4Y46.C        Tilo                  0.255   out_inv93
                                                       out_inv147_SW1_G
    SLICE_X8Y32.C1       net (fanout=1)        2.194   N89
    SLICE_X8Y32.CLK      Tas                   0.423   vga_B_OBUF
                                                       vga_G_rstpot_G
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      9.284ns (1.907ns logic, 7.377ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  30.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_2 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.279ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.718 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_2 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.BQ      Tcko                  0.476   CounterX_0_3
                                                       syncgen/CounterX_0_2
    SLICE_X5Y43.C4       net (fanout=19)       2.322   CounterX_0_2
    SLICE_X5Y43.C        Tilo                  0.259   out_inv83
                                                       banner/Msub_GND_6_o_GND_6_o_sub_15_OUT<5:0>_xor<3>11
    SLICE_X4Y40.D4       net (fanout=15)       0.959   GND_6_o_GND_6_o_sub_15_OUT<3>1
    SLICE_X4Y40.D        Tilo                  0.254   out_inv108
                                                       out_inv108
    SLICE_X5Y41.C3       net (fanout=1)        0.668   out_inv108
    SLICE_X5Y41.C        Tilo                  0.259   out_inv110
                                                       out_inv111
    SLICE_X4Y46.C2       net (fanout=2)        1.210   out_inv111
    SLICE_X4Y46.C        Tilo                  0.255   out_inv93
                                                       out_inv147_SW1_G
    SLICE_X8Y32.C1       net (fanout=1)        2.194   N89
    SLICE_X8Y32.CLK      Tas                   0.423   vga_B_OBUF
                                                       vga_G_rstpot_G
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      9.279ns (1.926ns logic, 7.353ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  30.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_2 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.266ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.718 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_2 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.BQ      Tcko                  0.476   CounterX_0_3
                                                       syncgen/CounterX_0_2
    SLICE_X5Y43.C4       net (fanout=19)       2.322   CounterX_0_2
    SLICE_X5Y43.C        Tilo                  0.259   out_inv83
                                                       banner/Msub_GND_6_o_GND_6_o_sub_15_OUT<5:0>_xor<3>11
    SLICE_X5Y43.D3       net (fanout=15)       0.625   GND_6_o_GND_6_o_sub_15_OUT<3>1
    SLICE_X5Y43.D        Tilo                  0.259   out_inv83
                                                       out_inv83
    SLICE_X5Y42.A4       net (fanout=1)        0.687   out_inv83
    SLICE_X5Y42.A        Tilo                  0.259   out_inv81
                                                       out_inv84
    SLICE_X4Y46.C1       net (fanout=2)        1.507   out_inv84
    SLICE_X4Y46.C        Tilo                  0.255   out_inv93
                                                       out_inv147_SW1_G
    SLICE_X8Y32.C1       net (fanout=1)        2.194   N89
    SLICE_X8Y32.CLK      Tas                   0.423   vga_B_OBUF
                                                       vga_G_rstpot_G
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      9.266ns (1.931ns logic, 7.335ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  30.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_5 (FF)
  Destination:          vga_G (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.247ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.718 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_5 to vga_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.AQ       Tcko                  0.525   CounterX_1_5
                                                       syncgen/CounterX_1_5
    SLICE_X5Y40.C5       net (fanout=11)       2.494   CounterX_1_5
    SLICE_X5Y40.C        Tilo                  0.259   out_inv106
                                                       out_inv105
    SLICE_X5Y40.D2       net (fanout=1)        0.984   out_inv105
    SLICE_X5Y40.D        Tilo                  0.259   out_inv106
                                                       out_inv106
    SLICE_X5Y41.C5       net (fanout=1)        0.385   out_inv106
    SLICE_X5Y41.C        Tilo                  0.259   out_inv110
                                                       out_inv111
    SLICE_X4Y46.C2       net (fanout=2)        1.210   out_inv111
    SLICE_X4Y46.C        Tilo                  0.255   out_inv93
                                                       out_inv147_SW1_G
    SLICE_X8Y32.C1       net (fanout=1)        2.194   N89
    SLICE_X8Y32.CLK      Tas                   0.423   vga_B_OBUF
                                                       vga_G_rstpot_G
                                                       vga_G_rstpot
                                                       vga_G
    -------------------------------------------------  ---------------------------
    Total                                      9.247ns (1.980ns logic, 7.267ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: banner/part1/Mram_outdata1/CLKA
  Logical resource: banner/part1/Mram_outdata1/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: banner/part1/Mram_outdata2/CLKA
  Logical resource: banner/part1/Mram_outdata2/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: banner/part2/Mram_outdata1/CLKA
  Logical resource: banner/part2/Mram_outdata1/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: banner/part2/Mram_outdata2/CLKA
  Logical resource: banner/part2/Mram_outdata2/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterY_3/CLK
  Logical resource: syncgen/CounterY_0/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterY_3/CLK
  Logical resource: syncgen/CounterY_1/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterY_3/CLK
  Logical resource: syncgen/CounterY_2/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterY_3/CLK
  Logical resource: syncgen/CounterY_3/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterY_7/CLK
  Logical resource: syncgen/CounterY_4/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterY_7/CLK
  Logical resource: syncgen/CounterY_5/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterY_7/CLK
  Logical resource: syncgen/CounterY_6/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterY_7/CLK
  Logical resource: syncgen/CounterY_7/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_word2_outdata[0]/CLK
  Logical resource: banner/word2/address_reg_1/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_1_5/CLK
  Logical resource: syncgen/CounterX_1_5/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_2_4/CLK
  Logical resource: syncgen/CounterX_2_1/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_2_4/CLK
  Logical resource: syncgen/CounterX_2_2/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_2_4/CLK
  Logical resource: syncgen/CounterX_2_3/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_2_4/CLK
  Logical resource: syncgen/CounterX_2_4/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_2_5/CLK
  Logical resource: syncgen/CounterX_2_5/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga_B_OBUF/CLK
  Logical resource: vga_G/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterY_8/CLK
  Logical resource: syncgen/CounterY_8/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_3/CLK
  Logical resource: syncgen/CounterX_0/CK
  Location pin: SLICE_X10Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_3/CLK
  Logical resource: syncgen/CounterX_1/CK
  Location pin: SLICE_X10Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_3/CLK
  Logical resource: syncgen/CounterX_2/CK
  Location pin: SLICE_X10Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_3/CLK
  Logical resource: syncgen/CounterX_3/CK
  Location pin: SLICE_X10Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_7/CLK
  Logical resource: syncgen/CounterX_4/CK
  Location pin: SLICE_X10Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_7/CLK
  Logical resource: syncgen/CounterX_5/CK
  Location pin: SLICE_X10Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_7/CLK
  Logical resource: syncgen/CounterX_6/CK
  Location pin: SLICE_X10Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_7/CLK
  Logical resource: syncgen/CounterX_7/CK
  Location pin: SLICE_X10Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.667|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6690 paths, 0 nets, and 1641 connections

Design statistics:
   Minimum period:  11.667ns{1}   (Maximum frequency:  85.712MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 01 23:36:14 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



