

================================================================
== Vivado HLS Report for 'image_filter_PaintMask_32_0_1080_1920_s'
================================================================
* Date:           Wed Mar 30 11:12:51 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.07|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2077921|    1|  2077921|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2077920| 3 ~ 1924 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1921|         3|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     85|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|      67|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      67|    109|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_215_p2        |     +    |      0|  0|  11|          11|           1|
    |j_V_fu_230_p2        |     +    |      0|  0|  11|          11|           1|
    |tmp_39_fu_242_p3     |  Select  |      0|  0|   8|           1|           8|
    |tmp_40_fu_250_p3     |  Select  |      0|  0|   8|           1|           8|
    |tmp_41_fu_258_p3     |  Select  |      0|  0|   8|           1|           8|
    |exitcond4_fu_210_p2  |   icmp   |      0|  0|  14|          12|          12|
    |exitcond_fu_225_p2   |   icmp   |      0|  0|  14|          12|          12|
    |tmp_37_fu_236_p2     |   icmp   |      0|  0|   8|           8|           1|
    |ap_sig_bdd_111       |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_125       |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_71        |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  85|          60|          54|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          5|    1|          5|
    |ap_reg_ppiten_pp0_it2  |   1|          2|    1|          2|
    |p_4_reg_194            |  11|          2|   11|         22|
    |p_s_reg_183            |  11|          2|   11|         22|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  24|         11|   24|         51|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                  |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_reg_285_pp0_it1  |   1|   0|    1|          0|
    |exitcond_reg_285                       |   1|   0|    1|          0|
    |i_V_reg_280                            |  11|   0|   11|          0|
    |p_4_reg_194                            |  11|   0|   11|          0|
    |p_s_reg_183                            |  11|   0|   11|          0|
    |tmp_39_reg_294                         |   8|   0|    8|          0|
    |tmp_40_reg_299                         |   8|   0|    8|          0|
    |tmp_41_reg_304                         |   8|   0|    8|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |  67|   0|   67|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | image_filter_PaintMask<32, 0, 1080, 1920> | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | image_filter_PaintMask<32, 0, 1080, 1920> | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | image_filter_PaintMask<32, 0, 1080, 1920> | return value |
|ap_done                        | out |    1| ap_ctrl_hs | image_filter_PaintMask<32, 0, 1080, 1920> | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs | image_filter_PaintMask<32, 0, 1080, 1920> | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | image_filter_PaintMask<32, 0, 1080, 1920> | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | image_filter_PaintMask<32, 0, 1080, 1920> | return value |
|p_src_rows_V_read              |  in |   12|   ap_none  |             p_src_rows_V_read             |    scalar    |
|p_src_cols_V_read              |  in |   12|   ap_none  |             p_src_cols_V_read             |    scalar    |
|p_src_data_stream_0_V_dout     |  in |    8|   ap_fifo  |           p_src_data_stream_0_V           |    pointer   |
|p_src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  |           p_src_data_stream_0_V           |    pointer   |
|p_src_data_stream_0_V_read     | out |    1|   ap_fifo  |           p_src_data_stream_0_V           |    pointer   |
|p_src_data_stream_1_V_dout     |  in |    8|   ap_fifo  |           p_src_data_stream_1_V           |    pointer   |
|p_src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  |           p_src_data_stream_1_V           |    pointer   |
|p_src_data_stream_1_V_read     | out |    1|   ap_fifo  |           p_src_data_stream_1_V           |    pointer   |
|p_src_data_stream_2_V_dout     |  in |    8|   ap_fifo  |           p_src_data_stream_2_V           |    pointer   |
|p_src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  |           p_src_data_stream_2_V           |    pointer   |
|p_src_data_stream_2_V_read     | out |    1|   ap_fifo  |           p_src_data_stream_2_V           |    pointer   |
|p_mask_rows_V_read             |  in |   12|   ap_none  |             p_mask_rows_V_read            |    scalar    |
|p_mask_cols_V_read             |  in |   12|   ap_none  |             p_mask_cols_V_read            |    scalar    |
|p_mask_data_stream_V_dout      |  in |    8|   ap_fifo  |            p_mask_data_stream_V           |    pointer   |
|p_mask_data_stream_V_empty_n   |  in |    1|   ap_fifo  |            p_mask_data_stream_V           |    pointer   |
|p_mask_data_stream_V_read      | out |    1|   ap_fifo  |            p_mask_data_stream_V           |    pointer   |
|p_dst_rows_V_read              |  in |   12|   ap_none  |             p_dst_rows_V_read             |    scalar    |
|p_dst_cols_V_read              |  in |   12|   ap_none  |             p_dst_cols_V_read             |    scalar    |
|p_dst_data_stream_0_V_din      | out |    8|   ap_fifo  |           p_dst_data_stream_0_V           |    pointer   |
|p_dst_data_stream_0_V_full_n   |  in |    1|   ap_fifo  |           p_dst_data_stream_0_V           |    pointer   |
|p_dst_data_stream_0_V_write    | out |    1|   ap_fifo  |           p_dst_data_stream_0_V           |    pointer   |
|p_dst_data_stream_1_V_din      | out |    8|   ap_fifo  |           p_dst_data_stream_1_V           |    pointer   |
|p_dst_data_stream_1_V_full_n   |  in |    1|   ap_fifo  |           p_dst_data_stream_1_V           |    pointer   |
|p_dst_data_stream_1_V_write    | out |    1|   ap_fifo  |           p_dst_data_stream_1_V           |    pointer   |
|p_dst_data_stream_2_V_din      | out |    8|   ap_fifo  |           p_dst_data_stream_2_V           |    pointer   |
|p_dst_data_stream_2_V_full_n   |  in |    1|   ap_fifo  |           p_dst_data_stream_2_V           |    pointer   |
|p_dst_data_stream_2_V_write    | out |    1|   ap_fifo  |           p_dst_data_stream_2_V           |    pointer   |
+-------------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	6  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_7 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_mask_data_stream_V, [8 x i8]* @str160, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str161, [1 x i8]* @str161, [8 x i8]* @str160)

ST_1: stg_8 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @str152, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str153, [1 x i8]* @str153, [8 x i8]* @str152)

ST_1: stg_9 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @str148, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str149, [1 x i8]* @str149, [8 x i8]* @str148)

ST_1: stg_10 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @str144, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str145, [1 x i8]* @str145, [8 x i8]* @str144)

ST_1: stg_11 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_2_V, [8 x i8]* @str128, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str129, [1 x i8]* @str129, [8 x i8]* @str128)

ST_1: stg_12 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_1_V, [8 x i8]* @str124, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str125, [1 x i8]* @str125, [8 x i8]* @str124)

ST_1: stg_13 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_V, [8 x i8]* @str120, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str121, [1 x i8]* @str121, [8 x i8]* @str120)

ST_1: p_dst_cols_V_read_1 [1/1] 0.00ns
:7  %p_dst_cols_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_dst_cols_V_read)

ST_1: p_dst_rows_V_read_1 [1/1] 0.00ns
:8  %p_dst_rows_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_dst_rows_V_read)

ST_1: p_mask_cols_V_read4 [1/1] 0.00ns
:9  %p_mask_cols_V_read4 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_mask_cols_V_read)

ST_1: p_mask_rows_V_read3 [1/1] 0.00ns
:10  %p_mask_rows_V_read3 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_mask_rows_V_read)

ST_1: p_src_cols_V_read2 [1/1] 0.00ns
:11  %p_src_cols_V_read2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

ST_1: p_src_rows_V_read1 [1/1] 0.00ns
:12  %p_src_rows_V_read1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

ST_1: stg_20 [1/1] 1.57ns
:13  br label %.preheader


 <State 2>: 2.14ns
ST_2: p_s [1/1] 0.00ns
.preheader:0  %p_s = phi i11 [ %i_V, %3 ], [ 0, %0 ]

ST_2: p_cast [1/1] 0.00ns
.preheader:1  %p_cast = zext i11 %p_s to i12

ST_2: exitcond4 [1/1] 2.14ns
.preheader:2  %exitcond4 = icmp eq i12 %p_cast, %p_dst_rows_V_read_1

ST_2: stg_24 [1/1] 0.00ns
.preheader:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)

ST_2: i_V [1/1] 1.84ns
.preheader:4  %i_V = add i11 %p_s, 1

ST_2: stg_26 [1/1] 0.00ns
.preheader:5  br i1 %exitcond4, label %4, label %1

ST_2: stg_27 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1813) nounwind

ST_2: tmp_62 [1/1] 0.00ns
:1  %tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1813)

ST_2: stg_29 [1/1] 1.57ns
:2  br label %2

ST_2: stg_30 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.14ns
ST_3: p_4 [1/1] 0.00ns
:0  %p_4 = phi i11 [ 0, %1 ], [ %j_V, %"operator>>.exit" ]

ST_3: p_4_cast [1/1] 0.00ns
:1  %p_4_cast = zext i11 %p_4 to i12

ST_3: exitcond [1/1] 2.14ns
:2  %exitcond = icmp eq i12 %p_4_cast, %p_dst_cols_V_read_1

ST_3: stg_34 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)

ST_3: j_V [1/1] 1.84ns
:4  %j_V = add i11 %p_4, 1

ST_3: stg_36 [1/1] 0.00ns
:5  br i1 %exitcond, label %3, label %"operator>>.exit"


 <State 4>: 5.07ns
ST_4: tmp_64 [1/1] 0.00ns
operator>>.exit:3  %tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1818)

ST_4: stg_38 [1/1] 0.00ns
operator>>.exit:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_125 [1/1] 1.70ns
operator>>.exit:5  %tmp_125 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

ST_4: tmp_126 [1/1] 1.70ns
operator>>.exit:6  %tmp_126 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

ST_4: tmp [1/1] 1.70ns
operator>>.exit:7  %tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

ST_4: empty [1/1] 0.00ns
operator>>.exit:8  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1818, i32 %tmp_64)

ST_4: tmp_69 [1/1] 0.00ns
operator>>.exit:9  %tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1818)

ST_4: stg_44 [1/1] 0.00ns
operator>>.exit:10  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_124 [1/1] 1.70ns
operator>>.exit:11  %tmp_124 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_mask_data_stream_V)

ST_4: empty_60 [1/1] 0.00ns
operator>>.exit:12  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1818, i32 %tmp_69)

ST_4: tmp_37 [1/1] 2.00ns
operator>>.exit:13  %tmp_37 = icmp eq i8 %tmp_124, 0

ST_4: tmp_39 [1/1] 1.37ns
operator>>.exit:14  %tmp_39 = select i1 %tmp_37, i8 %tmp_125, i8 -1

ST_4: tmp_40 [1/1] 1.37ns
operator>>.exit:15  %tmp_40 = select i1 %tmp_37, i8 %tmp_126, i8 0

ST_4: tmp_41 [1/1] 1.37ns
operator>>.exit:16  %tmp_41 = select i1 %tmp_37, i8 %tmp, i8 0


 <State 5>: 1.70ns
ST_5: stg_51 [1/1] 0.00ns
operator>>.exit:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1814) nounwind

ST_5: tmp_63 [1/1] 0.00ns
operator>>.exit:1  %tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1814)

ST_5: stg_53 [1/1] 0.00ns
operator>>.exit:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_5: tmp_72 [1/1] 0.00ns
operator>>.exit:17  %tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1828)

ST_5: stg_55 [1/1] 0.00ns
operator>>.exit:18  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_5: stg_56 [1/1] 1.70ns
operator>>.exit:19  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %tmp_39)

ST_5: stg_57 [1/1] 1.70ns
operator>>.exit:20  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %tmp_40)

ST_5: stg_58 [1/1] 1.70ns
operator>>.exit:21  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %tmp_41)

ST_5: empty_61 [1/1] 0.00ns
operator>>.exit:22  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1828, i32 %tmp_72)

ST_5: empty_62 [1/1] 0.00ns
operator>>.exit:23  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1814, i32 %tmp_63)

ST_5: stg_61 [1/1] 0.00ns
operator>>.exit:24  br label %2


 <State 6>: 0.00ns
ST_6: empty_63 [1/1] 0.00ns
:0  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1813, i32 %tmp_62)

ST_6: stg_63 [1/1] 0.00ns
:1  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x107491c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x10749790; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x10749d60; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x1074a330; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x1074a900; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_mask_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1074b050; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_mask_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1074bc00; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_mask_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x1074c4b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x10752a80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_dst_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x10754140; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x107561f0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x10756c80; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x10757250; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_7               (specinterface    ) [ 0000000]
stg_8               (specinterface    ) [ 0000000]
stg_9               (specinterface    ) [ 0000000]
stg_10              (specinterface    ) [ 0000000]
stg_11              (specinterface    ) [ 0000000]
stg_12              (specinterface    ) [ 0000000]
stg_13              (specinterface    ) [ 0000000]
p_dst_cols_V_read_1 (read             ) [ 0011111]
p_dst_rows_V_read_1 (read             ) [ 0011111]
p_mask_cols_V_read4 (read             ) [ 0000000]
p_mask_rows_V_read3 (read             ) [ 0000000]
p_src_cols_V_read2  (read             ) [ 0000000]
p_src_rows_V_read1  (read             ) [ 0000000]
stg_20              (br               ) [ 0111111]
p_s                 (phi              ) [ 0010000]
p_cast              (zext             ) [ 0000000]
exitcond4           (icmp             ) [ 0011111]
stg_24              (speclooptripcount) [ 0000000]
i_V                 (add              ) [ 0111111]
stg_26              (br               ) [ 0000000]
stg_27              (specloopname     ) [ 0000000]
tmp_62              (specregionbegin  ) [ 0001111]
stg_29              (br               ) [ 0011111]
stg_30              (ret              ) [ 0000000]
p_4                 (phi              ) [ 0001000]
p_4_cast            (zext             ) [ 0000000]
exitcond            (icmp             ) [ 0011111]
stg_34              (speclooptripcount) [ 0000000]
j_V                 (add              ) [ 0011111]
stg_36              (br               ) [ 0000000]
tmp_64              (specregionbegin  ) [ 0000000]
stg_38              (specprotocol     ) [ 0000000]
tmp_125             (read             ) [ 0000000]
tmp_126             (read             ) [ 0000000]
tmp                 (read             ) [ 0000000]
empty               (specregionend    ) [ 0000000]
tmp_69              (specregionbegin  ) [ 0000000]
stg_44              (specprotocol     ) [ 0000000]
tmp_124             (read             ) [ 0000000]
empty_60            (specregionend    ) [ 0000000]
tmp_37              (icmp             ) [ 0000000]
tmp_39              (select           ) [ 0001010]
tmp_40              (select           ) [ 0001010]
tmp_41              (select           ) [ 0001010]
stg_51              (specloopname     ) [ 0000000]
tmp_63              (specregionbegin  ) [ 0000000]
stg_53              (specpipeline     ) [ 0000000]
tmp_72              (specregionbegin  ) [ 0000000]
stg_55              (specprotocol     ) [ 0000000]
stg_56              (write            ) [ 0000000]
stg_57              (write            ) [ 0000000]
stg_58              (write            ) [ 0000000]
empty_61            (specregionend    ) [ 0000000]
empty_62            (specregionend    ) [ 0000000]
stg_61              (br               ) [ 0011111]
empty_63            (specregionend    ) [ 0000000]
stg_63              (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_src_data_stream_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_mask_rows_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_mask_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_mask_cols_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_mask_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_mask_data_stream_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_mask_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_dst_rows_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_dst_cols_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_dst_data_stream_0_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_dst_data_stream_1_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_dst_data_stream_2_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str160"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str161"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str152"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str153"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str148"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str149"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str144"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str145"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str128"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str129"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str124"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str125"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str120"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str121"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1813"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1818"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1814"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1828"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="p_dst_cols_V_read_1_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="12" slack="0"/>
<pin id="104" dir="0" index="1" bw="12" slack="0"/>
<pin id="105" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dst_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_dst_rows_V_read_1_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="0"/>
<pin id="110" dir="0" index="1" bw="12" slack="0"/>
<pin id="111" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dst_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_mask_cols_V_read4_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="0"/>
<pin id="116" dir="0" index="1" bw="12" slack="0"/>
<pin id="117" dir="1" index="2" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_mask_cols_V_read4/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_mask_rows_V_read3_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="0"/>
<pin id="122" dir="0" index="1" bw="12" slack="0"/>
<pin id="123" dir="1" index="2" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_mask_rows_V_read3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_src_cols_V_read2_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="0"/>
<pin id="128" dir="0" index="1" bw="12" slack="0"/>
<pin id="129" dir="1" index="2" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_src_rows_V_read1_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="0" index="1" bw="12" slack="0"/>
<pin id="135" dir="1" index="2" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_125_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_125/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_126_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_126/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_124_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_124/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="stg_56_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="1"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_56/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="stg_57_write_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="0"/>
<pin id="172" dir="0" index="2" bw="8" slack="1"/>
<pin id="173" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_57/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="stg_58_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="1"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_58/5 "/>
</bind>
</comp>

<comp id="183" class="1005" name="p_s_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="1"/>
<pin id="185" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_s_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="p_4_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="1"/>
<pin id="196" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_4 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_4_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="11" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_4/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="0"/>
<pin id="208" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="exitcond4_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="0"/>
<pin id="212" dir="0" index="1" bw="12" slack="1"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="i_V_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_4_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_4_cast/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="exitcond_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="12" slack="0"/>
<pin id="227" dir="0" index="1" bw="12" slack="2"/>
<pin id="228" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="j_V_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_37_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_37/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_39_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="0" index="2" bw="8" slack="0"/>
<pin id="246" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_40_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_40/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_41_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="0" index="2" bw="8" slack="0"/>
<pin id="262" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_41/4 "/>
</bind>
</comp>

<comp id="266" class="1005" name="p_dst_cols_V_read_1_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="2"/>
<pin id="268" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_dst_cols_V_read_1 "/>
</bind>
</comp>

<comp id="271" class="1005" name="p_dst_rows_V_read_1_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="12" slack="1"/>
<pin id="273" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_dst_rows_V_read_1 "/>
</bind>
</comp>

<comp id="276" class="1005" name="exitcond4_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="280" class="1005" name="i_V_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="0"/>
<pin id="282" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="285" class="1005" name="exitcond_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="289" class="1005" name="j_V_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_39_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="1"/>
<pin id="296" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="299" class="1005" name="tmp_40_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="1"/>
<pin id="301" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="304" class="1005" name="tmp_41_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="1"/>
<pin id="306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="58" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="58" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="58" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="58" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="58" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="84" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="84" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="84" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="84" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="100" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="100" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="100" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="60" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="197"><net_src comp="60" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="187" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="187" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="68" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="198" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="198" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="68" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="156" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="88" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="138" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="90" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="236" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="144" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="88" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="236" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="150" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="88" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="102" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="274"><net_src comp="108" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="279"><net_src comp="210" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="215" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="288"><net_src comp="225" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="230" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="297"><net_src comp="242" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="302"><net_src comp="250" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="307"><net_src comp="258" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="176" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_0_V | {5 }
	Port: p_dst_data_stream_1_V | {5 }
	Port: p_dst_data_stream_2_V | {5 }
  - Chain level:
	State 1
	State 2
		p_cast : 1
		exitcond4 : 2
		i_V : 1
		stg_26 : 3
	State 3
		p_4_cast : 1
		exitcond : 2
		j_V : 1
		stg_36 : 3
	State 4
		empty : 1
		empty_60 : 1
		tmp_39 : 1
		tmp_40 : 1
		tmp_41 : 1
	State 5
		empty_61 : 1
		empty_62 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |         exitcond4_fu_210        |    0    |    14   |
|   icmp   |         exitcond_fu_225         |    0    |    14   |
|          |          tmp_37_fu_236          |    0    |    8    |
|----------|---------------------------------|---------|---------|
|          |          tmp_39_fu_242          |    0    |    8    |
|  select  |          tmp_40_fu_250          |    0    |    8    |
|          |          tmp_41_fu_258          |    0    |    8    |
|----------|---------------------------------|---------|---------|
|    add   |            i_V_fu_215           |    0    |    11   |
|          |            j_V_fu_230           |    0    |    11   |
|----------|---------------------------------|---------|---------|
|          | p_dst_cols_V_read_1_read_fu_102 |    0    |    0    |
|          | p_dst_rows_V_read_1_read_fu_108 |    0    |    0    |
|          | p_mask_cols_V_read4_read_fu_114 |    0    |    0    |
|          | p_mask_rows_V_read3_read_fu_120 |    0    |    0    |
|   read   |  p_src_cols_V_read2_read_fu_126 |    0    |    0    |
|          |  p_src_rows_V_read1_read_fu_132 |    0    |    0    |
|          |       tmp_125_read_fu_138       |    0    |    0    |
|          |       tmp_126_read_fu_144       |    0    |    0    |
|          |         tmp_read_fu_150         |    0    |    0    |
|          |       tmp_124_read_fu_156       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |       stg_56_write_fu_162       |    0    |    0    |
|   write  |       stg_57_write_fu_169       |    0    |    0    |
|          |       stg_58_write_fu_176       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |          p_cast_fu_206          |    0    |    0    |
|          |         p_4_cast_fu_221         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    82   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     exitcond4_reg_276     |    1   |
|      exitcond_reg_285     |    1   |
|        i_V_reg_280        |   11   |
|        j_V_reg_289        |   11   |
|        p_4_reg_194        |   11   |
|p_dst_cols_V_read_1_reg_266|   12   |
|p_dst_rows_V_read_1_reg_271|   12   |
|        p_s_reg_183        |   11   |
|       tmp_39_reg_294      |    8   |
|       tmp_40_reg_299      |    8   |
|       tmp_41_reg_304      |    8   |
+---------------------------+--------+
|           Total           |   94   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   82   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   94   |    -   |
+-----------+--------+--------+
|   Total   |   94   |   82   |
+-----------+--------+--------+
