#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jun 16 20:33:40 2025
# Process ID: 16612
# Current directory: C:/Users/08220/Downloads/pro/final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16524 C:\Users\08220\Downloads\pro\final_project\final_project.xpr
# Log file: C:/Users/08220/Downloads/pro/final_project/vivado.log
# Journal file: C:/Users/08220/Downloads/pro/final_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/08220/Downloads/pro/final_project/final_project.xpr
update_compile_order -fileset sources_1
file mkdir C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sim_1/new/tse.v w ]
add_files -fileset sim_1 C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sim_1/new/tse.v
update_compile_order -fileset sim_1
launch_sdk -workspace C:/Users/08220/Downloads/pro/final_project/final_project.sdk -hwspec C:/Users/08220/Downloads/pro/final_project/final_project.sdk/design_1_wrapper.hdf
open_bd_design {C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets tlaster_debug_0_m_axis] [get_bd_nets tlaster_debug_0_m_axis_tdata] [get_bd_nets tlaster_debug_0_m_axis_tvalid] [get_bd_nets axi_dma_0_s_axis_s2mm_tready] [get_bd_nets tlaster_debug_0_m_axis_tlast] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_nets tlaster_debug_0_debug_led] [get_bd_cells tlaster_debug_0]
delete_bd_objs [get_bd_ports led]
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.2 axi_fifo_mm_s_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_fifo_mm_s_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_fifo_mm_s_0/S_AXI]
set_property location {3 949 273} [get_bd_cells axi_fifo_mm_s_0]
connect_bd_net [get_bd_pins i2s_receiver_0/m_axis_aud_tdata] [get_bd_pins i2s_receiver_0/m_axis_aud_tready]
undo
connect_bd_intf_net [get_bd_intf_pins i2s_receiver_0/m_axis_aud] [get_bd_intf_pins axi_fifo_mm_s_0/AXI_STR_RXD]
validate_bd_design
generate_target all [get_files  C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files -ipstatic_source_dir C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/questa} {riviera=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
file copy -force C:/Users/08220/Downloads/pro/final_project/final_project.runs/impl_1/design_1_wrapper.sysdef C:/Users/08220/Downloads/pro/final_project/final_project.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/08220/Downloads/pro/final_project/final_project.sdk -hwspec C:/Users/08220/Downloads/pro/final_project/final_project.sdk/design_1_wrapper.hdf
