ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB137:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include"input.h"
  25:Core/Src/main.c **** #include "output.h"
  26:Core/Src/main.c **** #include "lcd.h"
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 2


  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c ****  UART_HandleTypeDef huart4;
  45:Core/Src/main.c **** UART_HandleTypeDef huart5;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE BEGIN PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE END PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/main.c **** void SystemClock_Config(void);
  53:Core/Src/main.c **** static void MX_GPIO_Init(void);
  54:Core/Src/main.c **** //static void MX_UART4_Init(void);
  55:Core/Src/main.c **** static void MX_UART5_Init(void);
  56:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  57:Core/Src/main.c **** static void transmit(unsigned char buffer);
  58:Core/Src/main.c **** /* USER CODE END PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  61:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END 0 */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /**
  66:Core/Src/main.c ****   * @brief  The application entry point.
  67:Core/Src/main.c ****   * @retval int
  68:Core/Src/main.c ****   */
  69:Core/Src/main.c **** int main(void)
  70:Core/Src/main.c **** {
  71:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* USER CODE END 1 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  78:Core/Src/main.c ****   HAL_Init();
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE END Init */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* Configure the system clock */
  85:Core/Src/main.c ****   SystemClock_Config();
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  88:Core/Src/main.c **** 
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE END SysInit */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* Initialize all configured peripherals */
  92:Core/Src/main.c ****   MX_GPIO_Init();
  93:Core/Src/main.c ****   //MX_UART4_Init();
  94:Core/Src/main.c ****   MX_UART5_Init();
  95:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  96:Core/Src/main.c ****   
  97:Core/Src/main.c ****  
  98:Core/Src/main.c ****   // input_init(GPIOE, GPIO_PIN_11);
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   // outputinit(GPIOB, GPIO_PIN_7);
 101:Core/Src/main.c ****   // outputinit(GPIOC, GPIO_PIN_7);
 102:Core/Src/main.c ****   // outputinit(GPIOB, GPIO_PIN_14);
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   lcd_init();
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* USER CODE END 2 */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* Infinite loop */
 110:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 111:Core/Src/main.c ****   HAL_StatusTypeDef status;
 112:Core/Src/main.c ****   unsigned char buffer;
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   while (1)
 115:Core/Src/main.c ****   {
 116:Core/Src/main.c ****     /* USER CODE END WHILE */
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****     // if(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_11) == GPIO_PIN_SET)
 121:Core/Src/main.c ****     // {
 122:Core/Src/main.c ****     //   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14 | GPIO_PIN_7, GPIO_PIN_SET);
 123:Core/Src/main.c ****     //   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 124:Core/Src/main.c ****     //  }
 125:Core/Src/main.c ****     // else
 126:Core/Src/main.c ****     // {
 127:Core/Src/main.c ****     //   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14 | GPIO_PIN_7, GPIO_PIN_RESET);
 128:Core/Src/main.c ****     //   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 129:Core/Src/main.c ****     // }
 130:Core/Src/main.c ****     // if(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_11) == GPIO_PIN_SET)
 131:Core/Src/main.c ****     // {
 132:Core/Src/main.c ****     //   setpin(GPIOB, GPIO_PIN_14);
 133:Core/Src/main.c ****     //   setpin(GPIOB, GPIO_PIN_7);
 134:Core/Src/main.c ****     //   setpin(GPIOC, GPIO_PIN_7);
 135:Core/Src/main.c ****     // }
 136:Core/Src/main.c ****     // else
 137:Core/Src/main.c ****     // {
 138:Core/Src/main.c ****     //    clearpin(GPIOB, GPIO_PIN_7);
 139:Core/Src/main.c ****     //    clearpin(GPIOC, GPIO_PIN_7);
 140:Core/Src/main.c ****     //    clearpin(GPIOB, GPIO_PIN_14);
 141:Core/Src/main.c ****     // }
 142:Core/Src/main.c ****     // unsigned char data[] = "Lal";
 143:Core/Src/main.c ****     // lcd_display(data, 1);
 144:Core/Src/main.c ****     // lcd_display("Harrin Delina", 2);
 145:Core/Src/main.c **** 
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   status = HAL_UART_Receive(&huart5, &buffer, 1, 100);
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   switch (status)
 150:Core/Src/main.c ****   {
 151:Core/Src/main.c ****     case HAL_OK:
 152:Core/Src/main.c ****         transmit(buffer);
 153:Core/Src/main.c ****         break;
 154:Core/Src/main.c ****   
 155:Core/Src/main.c ****   default:
 156:Core/Src/main.c ****     break;
 157:Core/Src/main.c ****   }
 158:Core/Src/main.c **** 
 159:Core/Src/main.c **** 
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /* USER CODE END 3 */
 162:Core/Src/main.c **** }
 163:Core/Src/main.c **** }
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****  static void transmit(unsigned char buffer)
 166:Core/Src/main.c ****   {
 167:Core/Src/main.c ****     HAL_StatusTypeDef  return_value;
 168:Core/Src/main.c ****     return_value = HAL_UART_Transmit(&huart5, &buffer, 1, 100);
 169:Core/Src/main.c ****     
 170:Core/Src/main.c ****     switch(return_value)
 171:Core/Src/main.c ****     {
 172:Core/Src/main.c ****       case HAL_OK:
 173:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14 | GPIO_PIN_7, GPIO_PIN_SET);
 174:Core/Src/main.c ****         break;
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****       default :
 177:Core/Src/main.c ****           HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14 | GPIO_PIN_7, GPIO_PIN_RESET);
 178:Core/Src/main.c ****           break;
 179:Core/Src/main.c ****     }
 180:Core/Src/main.c ****   }
 181:Core/Src/main.c **** 
 182:Core/Src/main.c **** /**
 183:Core/Src/main.c ****   * @brief System Clock Configuration
 184:Core/Src/main.c ****   * @retval None
 185:Core/Src/main.c ****   */
 186:Core/Src/main.c **** void SystemClock_Config(void)
 187:Core/Src/main.c **** {
 188:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 189:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 192:Core/Src/main.c ****   */
 193:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 194:Core/Src/main.c ****   {
 195:Core/Src/main.c ****     Error_Handler();
 196:Core/Src/main.c ****   }
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 199:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 200:Core/Src/main.c ****   */
 201:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 202:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 5


 203:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 204:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 205:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 206:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 207:Core/Src/main.c ****   {
 208:Core/Src/main.c ****     Error_Handler();
 209:Core/Src/main.c ****   }
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 212:Core/Src/main.c ****   */
 213:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 214:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 215:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 216:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 217:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 218:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 221:Core/Src/main.c ****   {
 222:Core/Src/main.c ****     Error_Handler();
 223:Core/Src/main.c ****   }
 224:Core/Src/main.c **** }
 225:Core/Src/main.c **** 
 226:Core/Src/main.c **** /**
 227:Core/Src/main.c ****   * @brief UART4 Initialization Function
 228:Core/Src/main.c ****   * @param None
 229:Core/Src/main.c ****   * @retval None
 230:Core/Src/main.c ****   */
 231:Core/Src/main.c **** static void MX_UART4_Init(void)
 232:Core/Src/main.c **** {
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 237:Core/Src/main.c **** 
 238:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 241:Core/Src/main.c ****   huart4.Instance = UART4;
 242:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 243:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 244:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 245:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 246:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 247:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 248:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 249:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 250:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 251:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 252:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 253:Core/Src/main.c ****   {
 254:Core/Src/main.c ****     Error_Handler();
 255:Core/Src/main.c ****   }
 256:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 257:Core/Src/main.c ****   {
 258:Core/Src/main.c ****     Error_Handler();
 259:Core/Src/main.c ****   }
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 6


 260:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 261:Core/Src/main.c ****   {
 262:Core/Src/main.c ****     Error_Handler();
 263:Core/Src/main.c ****   }
 264:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 265:Core/Src/main.c ****   {
 266:Core/Src/main.c ****     Error_Handler();
 267:Core/Src/main.c ****   }
 268:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 271:Core/Src/main.c **** 
 272:Core/Src/main.c **** }
 273:Core/Src/main.c **** 
 274:Core/Src/main.c **** /**
 275:Core/Src/main.c ****   * @brief UART5 Initialization Function
 276:Core/Src/main.c ****   * @param None
 277:Core/Src/main.c ****   * @retval None
 278:Core/Src/main.c ****   */
 279:Core/Src/main.c **** static void MX_UART5_Init(void)
 280:Core/Src/main.c **** {
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /* USER CODE BEGIN UART5_Init 0 */
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /* USER CODE END UART5_Init 0 */
 285:Core/Src/main.c **** 
 286:Core/Src/main.c ****   /* USER CODE BEGIN UART5_Init 1 */
 287:Core/Src/main.c **** 
 288:Core/Src/main.c ****   /* USER CODE END UART5_Init 1 */
 289:Core/Src/main.c ****   huart5.Instance = UART5;
 290:Core/Src/main.c ****   huart5.Init.BaudRate = 115200;
 291:Core/Src/main.c ****   huart5.Init.WordLength = UART_WORDLENGTH_8B;
 292:Core/Src/main.c ****   huart5.Init.StopBits = UART_STOPBITS_1;
 293:Core/Src/main.c ****   huart5.Init.Parity = UART_PARITY_NONE;
 294:Core/Src/main.c ****   huart5.Init.Mode = UART_MODE_TX_RX;
 295:Core/Src/main.c ****   huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 296:Core/Src/main.c ****   huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 297:Core/Src/main.c ****   huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 298:Core/Src/main.c ****   huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 299:Core/Src/main.c ****   huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 300:Core/Src/main.c ****   if (HAL_UART_Init(&huart5) != HAL_OK)
 301:Core/Src/main.c ****   {
 302:Core/Src/main.c ****     Error_Handler();
 303:Core/Src/main.c ****   }
 304:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 305:Core/Src/main.c ****   {
 306:Core/Src/main.c ****     Error_Handler();
 307:Core/Src/main.c ****   }
 308:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 309:Core/Src/main.c ****   {
 310:Core/Src/main.c ****     Error_Handler();
 311:Core/Src/main.c ****   }
 312:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 313:Core/Src/main.c ****   {
 314:Core/Src/main.c ****     Error_Handler();
 315:Core/Src/main.c ****   }
 316:Core/Src/main.c ****   /* USER CODE BEGIN UART5_Init 2 */
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****   /* USER CODE END UART5_Init 2 */
 319:Core/Src/main.c **** 
 320:Core/Src/main.c **** }
 321:Core/Src/main.c **** 
 322:Core/Src/main.c **** /**
 323:Core/Src/main.c ****   * @brief GPIO Initialization Function
 324:Core/Src/main.c ****   * @param None
 325:Core/Src/main.c ****   * @retval None
 326:Core/Src/main.c ****   */
 327:Core/Src/main.c **** static void MX_GPIO_Init(void)
 328:Core/Src/main.c **** {
  28              		.loc 1 328 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 20
  35              		.cfi_offset 4, -20
  36              		.cfi_offset 5, -16
  37              		.cfi_offset 6, -12
  38              		.cfi_offset 7, -8
  39              		.cfi_offset 14, -4
  40 0002 8BB0     		sub	sp, sp, #44
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 64
 329:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 329 3 view .LVU1
  44              		.loc 1 329 20 is_stmt 0 view .LVU2
  45 0004 0024     		movs	r4, #0
  46 0006 0594     		str	r4, [sp, #20]
  47 0008 0694     		str	r4, [sp, #24]
  48 000a 0794     		str	r4, [sp, #28]
  49 000c 0894     		str	r4, [sp, #32]
  50 000e 0994     		str	r4, [sp, #36]
 330:Core/Src/main.c **** 
 331:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 332:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  51              		.loc 1 332 3 is_stmt 1 view .LVU3
  52              	.LBB4:
  53              		.loc 1 332 3 view .LVU4
  54              		.loc 1 332 3 view .LVU5
  55 0010 2C4B     		ldr	r3, .L3
  56 0012 DA6C     		ldr	r2, [r3, #76]
  57 0014 42F00102 		orr	r2, r2, #1
  58 0018 DA64     		str	r2, [r3, #76]
  59              		.loc 1 332 3 view .LVU6
  60 001a DA6C     		ldr	r2, [r3, #76]
  61 001c 02F00102 		and	r2, r2, #1
  62 0020 0092     		str	r2, [sp]
  63              		.loc 1 332 3 view .LVU7
  64 0022 009A     		ldr	r2, [sp]
  65              	.LBE4:
  66              		.loc 1 332 3 view .LVU8
 333:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  67              		.loc 1 333 3 view .LVU9
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 8


  68              	.LBB5:
  69              		.loc 1 333 3 view .LVU10
  70              		.loc 1 333 3 view .LVU11
  71 0024 DA6C     		ldr	r2, [r3, #76]
  72 0026 42F01002 		orr	r2, r2, #16
  73 002a DA64     		str	r2, [r3, #76]
  74              		.loc 1 333 3 view .LVU12
  75 002c DA6C     		ldr	r2, [r3, #76]
  76 002e 02F01002 		and	r2, r2, #16
  77 0032 0192     		str	r2, [sp, #4]
  78              		.loc 1 333 3 view .LVU13
  79 0034 019A     		ldr	r2, [sp, #4]
  80              	.LBE5:
  81              		.loc 1 333 3 view .LVU14
 334:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  82              		.loc 1 334 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 334 3 view .LVU16
  85              		.loc 1 334 3 view .LVU17
  86 0036 DA6C     		ldr	r2, [r3, #76]
  87 0038 42F00202 		orr	r2, r2, #2
  88 003c DA64     		str	r2, [r3, #76]
  89              		.loc 1 334 3 view .LVU18
  90 003e DA6C     		ldr	r2, [r3, #76]
  91 0040 02F00202 		and	r2, r2, #2
  92 0044 0292     		str	r2, [sp, #8]
  93              		.loc 1 334 3 view .LVU19
  94 0046 029A     		ldr	r2, [sp, #8]
  95              	.LBE6:
  96              		.loc 1 334 3 view .LVU20
 335:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  97              		.loc 1 335 3 view .LVU21
  98              	.LBB7:
  99              		.loc 1 335 3 view .LVU22
 100              		.loc 1 335 3 view .LVU23
 101 0048 DA6C     		ldr	r2, [r3, #76]
 102 004a 42F00402 		orr	r2, r2, #4
 103 004e DA64     		str	r2, [r3, #76]
 104              		.loc 1 335 3 view .LVU24
 105 0050 DA6C     		ldr	r2, [r3, #76]
 106 0052 02F00402 		and	r2, r2, #4
 107 0056 0392     		str	r2, [sp, #12]
 108              		.loc 1 335 3 view .LVU25
 109 0058 039A     		ldr	r2, [sp, #12]
 110              	.LBE7:
 111              		.loc 1 335 3 view .LVU26
 336:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 112              		.loc 1 336 3 view .LVU27
 113              	.LBB8:
 114              		.loc 1 336 3 view .LVU28
 115              		.loc 1 336 3 view .LVU29
 116 005a DA6C     		ldr	r2, [r3, #76]
 117 005c 42F00802 		orr	r2, r2, #8
 118 0060 DA64     		str	r2, [r3, #76]
 119              		.loc 1 336 3 view .LVU30
 120 0062 DB6C     		ldr	r3, [r3, #76]
 121 0064 03F00803 		and	r3, r3, #8
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 9


 122 0068 0493     		str	r3, [sp, #16]
 123              		.loc 1 336 3 view .LVU31
 124 006a 049B     		ldr	r3, [sp, #16]
 125              	.LBE8:
 126              		.loc 1 336 3 view .LVU32
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 339:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 127              		.loc 1 339 3 view .LVU33
 128 006c 164F     		ldr	r7, .L3+4
 129 006e 2246     		mov	r2, r4
 130 0070 4FF48141 		mov	r1, #16512
 131 0074 3846     		mov	r0, r7
 132 0076 FFF7FEFF 		bl	HAL_GPIO_WritePin
 133              	.LVL0:
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 342:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 134              		.loc 1 342 3 view .LVU34
 135 007a 144D     		ldr	r5, .L3+8
 136 007c 2246     		mov	r2, r4
 137 007e 8021     		movs	r1, #128
 138 0080 2846     		mov	r0, r5
 139 0082 FFF7FEFF 		bl	HAL_GPIO_WritePin
 140              	.LVL1:
 343:Core/Src/main.c **** 
 344:Core/Src/main.c ****   /*Configure GPIO pin : PE11 */
 345:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_11;
 141              		.loc 1 345 3 view .LVU35
 142              		.loc 1 345 23 is_stmt 0 view .LVU36
 143 0086 4FF40063 		mov	r3, #2048
 144 008a 0593     		str	r3, [sp, #20]
 346:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 145              		.loc 1 346 3 is_stmt 1 view .LVU37
 146              		.loc 1 346 24 is_stmt 0 view .LVU38
 147 008c 0694     		str	r4, [sp, #24]
 347:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 148              		.loc 1 347 3 is_stmt 1 view .LVU39
 149              		.loc 1 347 24 is_stmt 0 view .LVU40
 150 008e 0794     		str	r4, [sp, #28]
 348:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 151              		.loc 1 348 3 is_stmt 1 view .LVU41
 152 0090 05A9     		add	r1, sp, #20
 153 0092 0F48     		ldr	r0, .L3+12
 154 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 155              	.LVL2:
 349:Core/Src/main.c **** 
 350:Core/Src/main.c ****   /*Configure GPIO pins : PB14 PB7 */
 351:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_7;
 156              		.loc 1 351 3 view .LVU42
 157              		.loc 1 351 23 is_stmt 0 view .LVU43
 158 0098 4FF48143 		mov	r3, #16512
 159 009c 0593     		str	r3, [sp, #20]
 352:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 160              		.loc 1 352 3 is_stmt 1 view .LVU44
 161              		.loc 1 352 24 is_stmt 0 view .LVU45
 162 009e 0126     		movs	r6, #1
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 10


 163 00a0 0696     		str	r6, [sp, #24]
 353:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 164              		.loc 1 353 3 is_stmt 1 view .LVU46
 165              		.loc 1 353 24 is_stmt 0 view .LVU47
 166 00a2 0794     		str	r4, [sp, #28]
 354:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 167              		.loc 1 354 3 is_stmt 1 view .LVU48
 168              		.loc 1 354 25 is_stmt 0 view .LVU49
 169 00a4 0894     		str	r4, [sp, #32]
 355:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 170              		.loc 1 355 3 is_stmt 1 view .LVU50
 171 00a6 05A9     		add	r1, sp, #20
 172 00a8 3846     		mov	r0, r7
 173 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 174              	.LVL3:
 356:Core/Src/main.c **** 
 357:Core/Src/main.c ****   /*Configure GPIO pin : PC7 */
 358:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7;
 175              		.loc 1 358 3 view .LVU51
 176              		.loc 1 358 23 is_stmt 0 view .LVU52
 177 00ae 8023     		movs	r3, #128
 178 00b0 0593     		str	r3, [sp, #20]
 359:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 179              		.loc 1 359 3 is_stmt 1 view .LVU53
 180              		.loc 1 359 24 is_stmt 0 view .LVU54
 181 00b2 0696     		str	r6, [sp, #24]
 360:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 182              		.loc 1 360 3 is_stmt 1 view .LVU55
 183              		.loc 1 360 24 is_stmt 0 view .LVU56
 184 00b4 0794     		str	r4, [sp, #28]
 361:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 185              		.loc 1 361 3 is_stmt 1 view .LVU57
 186              		.loc 1 361 25 is_stmt 0 view .LVU58
 187 00b6 0894     		str	r4, [sp, #32]
 362:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 188              		.loc 1 362 3 is_stmt 1 view .LVU59
 189 00b8 05A9     		add	r1, sp, #20
 190 00ba 2846     		mov	r0, r5
 191 00bc FFF7FEFF 		bl	HAL_GPIO_Init
 192              	.LVL4:
 363:Core/Src/main.c **** 
 364:Core/Src/main.c **** }
 193              		.loc 1 364 1 is_stmt 0 view .LVU60
 194 00c0 0BB0     		add	sp, sp, #44
 195              	.LCFI2:
 196              		.cfi_def_cfa_offset 20
 197              		@ sp needed
 198 00c2 F0BD     		pop	{r4, r5, r6, r7, pc}
 199              	.L4:
 200              		.align	2
 201              	.L3:
 202 00c4 00100240 		.word	1073876992
 203 00c8 00040048 		.word	1207960576
 204 00cc 00080048 		.word	1207961600
 205 00d0 00100048 		.word	1207963648
 206              		.cfi_endproc
 207              	.LFE137:
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 11


 209              		.section	.text.transmit,"ax",%progbits
 210              		.align	1
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 215              	transmit:
 216              	.LVL5:
 217              	.LFB133:
 166:Core/Src/main.c ****     HAL_StatusTypeDef  return_value;
 218              		.loc 1 166 3 is_stmt 1 view -0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 8
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 166:Core/Src/main.c ****     HAL_StatusTypeDef  return_value;
 222              		.loc 1 166 3 is_stmt 0 view .LVU62
 223 0000 00B5     		push	{lr}
 224              	.LCFI3:
 225              		.cfi_def_cfa_offset 4
 226              		.cfi_offset 14, -4
 227 0002 83B0     		sub	sp, sp, #12
 228              	.LCFI4:
 229              		.cfi_def_cfa_offset 16
 230 0004 8DF80700 		strb	r0, [sp, #7]
 167:Core/Src/main.c ****     return_value = HAL_UART_Transmit(&huart5, &buffer, 1, 100);
 231              		.loc 1 167 5 is_stmt 1 view .LVU63
 168:Core/Src/main.c ****     
 232              		.loc 1 168 5 view .LVU64
 168:Core/Src/main.c ****     
 233              		.loc 1 168 20 is_stmt 0 view .LVU65
 234 0008 6423     		movs	r3, #100
 235 000a 0122     		movs	r2, #1
 236 000c 0DF10701 		add	r1, sp, #7
 237 0010 0948     		ldr	r0, .L9
 238              	.LVL6:
 168:Core/Src/main.c ****     
 239              		.loc 1 168 20 view .LVU66
 240 0012 FFF7FEFF 		bl	HAL_UART_Transmit
 241              	.LVL7:
 170:Core/Src/main.c ****     {
 242              		.loc 1 170 5 is_stmt 1 view .LVU67
 243 0016 40B9     		cbnz	r0, .L6
 173:Core/Src/main.c ****         break;
 244              		.loc 1 173 9 view .LVU68
 245 0018 0122     		movs	r2, #1
 246 001a 4FF48141 		mov	r1, #16512
 247 001e 0748     		ldr	r0, .L9+4
 248              	.LVL8:
 173:Core/Src/main.c ****         break;
 249              		.loc 1 173 9 is_stmt 0 view .LVU69
 250 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 251              	.LVL9:
 174:Core/Src/main.c **** 
 252              		.loc 1 174 9 is_stmt 1 view .LVU70
 253              	.L5:
 180:Core/Src/main.c **** 
 254              		.loc 1 180 3 is_stmt 0 view .LVU71
 255 0024 03B0     		add	sp, sp, #12
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 12


 256              	.LCFI5:
 257              		.cfi_remember_state
 258              		.cfi_def_cfa_offset 4
 259              		@ sp needed
 260 0026 5DF804FB 		ldr	pc, [sp], #4
 261              	.LVL10:
 262              	.L6:
 263              	.LCFI6:
 264              		.cfi_restore_state
 177:Core/Src/main.c ****           break;
 265              		.loc 1 177 11 is_stmt 1 view .LVU72
 266 002a 0022     		movs	r2, #0
 267 002c 4FF48141 		mov	r1, #16512
 268 0030 0248     		ldr	r0, .L9+4
 269              	.LVL11:
 177:Core/Src/main.c ****           break;
 270              		.loc 1 177 11 is_stmt 0 view .LVU73
 271 0032 FFF7FEFF 		bl	HAL_GPIO_WritePin
 272              	.LVL12:
 178:Core/Src/main.c ****     }
 273              		.loc 1 178 11 is_stmt 1 view .LVU74
 180:Core/Src/main.c **** 
 274              		.loc 1 180 3 is_stmt 0 view .LVU75
 275 0036 F5E7     		b	.L5
 276              	.L10:
 277              		.align	2
 278              	.L9:
 279 0038 00000000 		.word	.LANCHOR0
 280 003c 00040048 		.word	1207960576
 281              		.cfi_endproc
 282              	.LFE133:
 284              		.section	.text.Error_Handler,"ax",%progbits
 285              		.align	1
 286              		.global	Error_Handler
 287              		.syntax unified
 288              		.thumb
 289              		.thumb_func
 291              	Error_Handler:
 292              	.LFB138:
 365:Core/Src/main.c **** 
 366:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 367:Core/Src/main.c **** 
 368:Core/Src/main.c **** 
 369:Core/Src/main.c **** 
 370:Core/Src/main.c **** /* USER CODE END 4 */
 371:Core/Src/main.c **** 
 372:Core/Src/main.c **** /**
 373:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 374:Core/Src/main.c ****   * @retval None
 375:Core/Src/main.c ****   */
 376:Core/Src/main.c **** void Error_Handler(void)
 377:Core/Src/main.c **** {
 293              		.loc 1 377 1 is_stmt 1 view -0
 294              		.cfi_startproc
 295              		@ Volatile: function does not return.
 296              		@ args = 0, pretend = 0, frame = 0
 297              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 13


 298              		@ link register save eliminated.
 378:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 379:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 380:Core/Src/main.c ****   __disable_irq();
 299              		.loc 1 380 3 view .LVU77
 300              	.LBB9:
 301              	.LBI9:
 302              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 14


  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 15


 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 16


 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 303              		.loc 2 207 27 view .LVU78
 304              	.LBB10:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 305              		.loc 2 209 3 view .LVU79
 306              		.syntax unified
 307              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 308 0000 72B6     		cpsid i
 309              	@ 0 "" 2
 310              		.thumb
 311              		.syntax unified
 312              	.L12:
 313              	.LBE10:
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 17


 314              	.LBE9:
 381:Core/Src/main.c ****   while (1)
 315              		.loc 1 381 3 discriminator 1 view .LVU80
 382:Core/Src/main.c ****   {
 383:Core/Src/main.c ****   }
 316              		.loc 1 383 3 discriminator 1 view .LVU81
 381:Core/Src/main.c ****   while (1)
 317              		.loc 1 381 9 discriminator 1 view .LVU82
 318 0002 FEE7     		b	.L12
 319              		.cfi_endproc
 320              	.LFE138:
 322              		.section	.text.MX_UART5_Init,"ax",%progbits
 323              		.align	1
 324              		.syntax unified
 325              		.thumb
 326              		.thumb_func
 328              	MX_UART5_Init:
 329              	.LFB136:
 280:Core/Src/main.c **** 
 330              		.loc 1 280 1 view -0
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 0
 333              		@ frame_needed = 0, uses_anonymous_args = 0
 334 0000 08B5     		push	{r3, lr}
 335              	.LCFI7:
 336              		.cfi_def_cfa_offset 8
 337              		.cfi_offset 3, -8
 338              		.cfi_offset 14, -4
 289:Core/Src/main.c ****   huart5.Init.BaudRate = 115200;
 339              		.loc 1 289 3 view .LVU84
 289:Core/Src/main.c ****   huart5.Init.BaudRate = 115200;
 340              		.loc 1 289 19 is_stmt 0 view .LVU85
 341 0002 1548     		ldr	r0, .L23
 342 0004 154B     		ldr	r3, .L23+4
 343 0006 0360     		str	r3, [r0]
 290:Core/Src/main.c ****   huart5.Init.WordLength = UART_WORDLENGTH_8B;
 344              		.loc 1 290 3 is_stmt 1 view .LVU86
 290:Core/Src/main.c ****   huart5.Init.WordLength = UART_WORDLENGTH_8B;
 345              		.loc 1 290 24 is_stmt 0 view .LVU87
 346 0008 4FF4E133 		mov	r3, #115200
 347 000c 4360     		str	r3, [r0, #4]
 291:Core/Src/main.c ****   huart5.Init.StopBits = UART_STOPBITS_1;
 348              		.loc 1 291 3 is_stmt 1 view .LVU88
 291:Core/Src/main.c ****   huart5.Init.StopBits = UART_STOPBITS_1;
 349              		.loc 1 291 26 is_stmt 0 view .LVU89
 350 000e 0023     		movs	r3, #0
 351 0010 8360     		str	r3, [r0, #8]
 292:Core/Src/main.c ****   huart5.Init.Parity = UART_PARITY_NONE;
 352              		.loc 1 292 3 is_stmt 1 view .LVU90
 292:Core/Src/main.c ****   huart5.Init.Parity = UART_PARITY_NONE;
 353              		.loc 1 292 24 is_stmt 0 view .LVU91
 354 0012 C360     		str	r3, [r0, #12]
 293:Core/Src/main.c ****   huart5.Init.Mode = UART_MODE_TX_RX;
 355              		.loc 1 293 3 is_stmt 1 view .LVU92
 293:Core/Src/main.c ****   huart5.Init.Mode = UART_MODE_TX_RX;
 356              		.loc 1 293 22 is_stmt 0 view .LVU93
 357 0014 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 18


 294:Core/Src/main.c ****   huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 358              		.loc 1 294 3 is_stmt 1 view .LVU94
 294:Core/Src/main.c ****   huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 359              		.loc 1 294 20 is_stmt 0 view .LVU95
 360 0016 0C22     		movs	r2, #12
 361 0018 4261     		str	r2, [r0, #20]
 295:Core/Src/main.c ****   huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 362              		.loc 1 295 3 is_stmt 1 view .LVU96
 295:Core/Src/main.c ****   huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 363              		.loc 1 295 25 is_stmt 0 view .LVU97
 364 001a 8361     		str	r3, [r0, #24]
 296:Core/Src/main.c ****   huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 365              		.loc 1 296 3 is_stmt 1 view .LVU98
 296:Core/Src/main.c ****   huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 366              		.loc 1 296 28 is_stmt 0 view .LVU99
 367 001c C361     		str	r3, [r0, #28]
 297:Core/Src/main.c ****   huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 368              		.loc 1 297 3 is_stmt 1 view .LVU100
 297:Core/Src/main.c ****   huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 369              		.loc 1 297 30 is_stmt 0 view .LVU101
 370 001e 0362     		str	r3, [r0, #32]
 298:Core/Src/main.c ****   huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 371              		.loc 1 298 3 is_stmt 1 view .LVU102
 298:Core/Src/main.c ****   huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 372              		.loc 1 298 30 is_stmt 0 view .LVU103
 373 0020 4362     		str	r3, [r0, #36]
 299:Core/Src/main.c ****   if (HAL_UART_Init(&huart5) != HAL_OK)
 374              		.loc 1 299 3 is_stmt 1 view .LVU104
 299:Core/Src/main.c ****   if (HAL_UART_Init(&huart5) != HAL_OK)
 375              		.loc 1 299 38 is_stmt 0 view .LVU105
 376 0022 8362     		str	r3, [r0, #40]
 300:Core/Src/main.c ****   {
 377              		.loc 1 300 3 is_stmt 1 view .LVU106
 300:Core/Src/main.c ****   {
 378              		.loc 1 300 7 is_stmt 0 view .LVU107
 379 0024 FFF7FEFF 		bl	HAL_UART_Init
 380              	.LVL13:
 300:Core/Src/main.c ****   {
 381              		.loc 1 300 6 view .LVU108
 382 0028 70B9     		cbnz	r0, .L19
 304:Core/Src/main.c ****   {
 383              		.loc 1 304 3 is_stmt 1 view .LVU109
 304:Core/Src/main.c ****   {
 384              		.loc 1 304 7 is_stmt 0 view .LVU110
 385 002a 0021     		movs	r1, #0
 386 002c 0A48     		ldr	r0, .L23
 387 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 388              	.LVL14:
 304:Core/Src/main.c ****   {
 389              		.loc 1 304 6 view .LVU111
 390 0032 58B9     		cbnz	r0, .L20
 308:Core/Src/main.c ****   {
 391              		.loc 1 308 3 is_stmt 1 view .LVU112
 308:Core/Src/main.c ****   {
 392              		.loc 1 308 7 is_stmt 0 view .LVU113
 393 0034 0021     		movs	r1, #0
 394 0036 0848     		ldr	r0, .L23
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 19


 395 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 396              	.LVL15:
 308:Core/Src/main.c ****   {
 397              		.loc 1 308 6 view .LVU114
 398 003c 40B9     		cbnz	r0, .L21
 312:Core/Src/main.c ****   {
 399              		.loc 1 312 3 is_stmt 1 view .LVU115
 312:Core/Src/main.c ****   {
 400              		.loc 1 312 7 is_stmt 0 view .LVU116
 401 003e 0648     		ldr	r0, .L23
 402 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 403              	.LVL16:
 312:Core/Src/main.c ****   {
 404              		.loc 1 312 6 view .LVU117
 405 0044 30B9     		cbnz	r0, .L22
 320:Core/Src/main.c **** 
 406              		.loc 1 320 1 view .LVU118
 407 0046 08BD     		pop	{r3, pc}
 408              	.L19:
 302:Core/Src/main.c ****   }
 409              		.loc 1 302 5 is_stmt 1 view .LVU119
 410 0048 FFF7FEFF 		bl	Error_Handler
 411              	.LVL17:
 412              	.L20:
 306:Core/Src/main.c ****   }
 413              		.loc 1 306 5 view .LVU120
 414 004c FFF7FEFF 		bl	Error_Handler
 415              	.LVL18:
 416              	.L21:
 310:Core/Src/main.c ****   }
 417              		.loc 1 310 5 view .LVU121
 418 0050 FFF7FEFF 		bl	Error_Handler
 419              	.LVL19:
 420              	.L22:
 314:Core/Src/main.c ****   }
 421              		.loc 1 314 5 view .LVU122
 422 0054 FFF7FEFF 		bl	Error_Handler
 423              	.LVL20:
 424              	.L24:
 425              		.align	2
 426              	.L23:
 427 0058 00000000 		.word	.LANCHOR0
 428 005c 00500040 		.word	1073762304
 429              		.cfi_endproc
 430              	.LFE136:
 432              		.section	.text.SystemClock_Config,"ax",%progbits
 433              		.align	1
 434              		.global	SystemClock_Config
 435              		.syntax unified
 436              		.thumb
 437              		.thumb_func
 439              	SystemClock_Config:
 440              	.LFB134:
 187:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 441              		.loc 1 187 1 view -0
 442              		.cfi_startproc
 443              		@ args = 0, pretend = 0, frame = 88
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 20


 444              		@ frame_needed = 0, uses_anonymous_args = 0
 445 0000 00B5     		push	{lr}
 446              	.LCFI8:
 447              		.cfi_def_cfa_offset 4
 448              		.cfi_offset 14, -4
 449 0002 97B0     		sub	sp, sp, #92
 450              	.LCFI9:
 451              		.cfi_def_cfa_offset 96
 188:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 452              		.loc 1 188 3 view .LVU124
 188:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 453              		.loc 1 188 22 is_stmt 0 view .LVU125
 454 0004 4422     		movs	r2, #68
 455 0006 0021     		movs	r1, #0
 456 0008 05A8     		add	r0, sp, #20
 457 000a FFF7FEFF 		bl	memset
 458              	.LVL21:
 189:Core/Src/main.c **** 
 459              		.loc 1 189 3 is_stmt 1 view .LVU126
 189:Core/Src/main.c **** 
 460              		.loc 1 189 22 is_stmt 0 view .LVU127
 461 000e 0023     		movs	r3, #0
 462 0010 0093     		str	r3, [sp]
 463 0012 0193     		str	r3, [sp, #4]
 464 0014 0293     		str	r3, [sp, #8]
 465 0016 0393     		str	r3, [sp, #12]
 466 0018 0493     		str	r3, [sp, #16]
 193:Core/Src/main.c ****   {
 467              		.loc 1 193 3 is_stmt 1 view .LVU128
 193:Core/Src/main.c ****   {
 468              		.loc 1 193 7 is_stmt 0 view .LVU129
 469 001a 4FF40070 		mov	r0, #512
 470 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 471              	.LVL22:
 193:Core/Src/main.c ****   {
 472              		.loc 1 193 6 view .LVU130
 473 0022 D0B9     		cbnz	r0, .L30
 201:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 474              		.loc 1 201 3 is_stmt 1 view .LVU131
 201:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 475              		.loc 1 201 36 is_stmt 0 view .LVU132
 476 0024 1023     		movs	r3, #16
 477 0026 0593     		str	r3, [sp, #20]
 202:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 478              		.loc 1 202 3 is_stmt 1 view .LVU133
 202:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 479              		.loc 1 202 30 is_stmt 0 view .LVU134
 480 0028 0123     		movs	r3, #1
 481 002a 0B93     		str	r3, [sp, #44]
 203:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 482              		.loc 1 203 3 is_stmt 1 view .LVU135
 203:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 483              		.loc 1 203 41 is_stmt 0 view .LVU136
 484 002c 0023     		movs	r3, #0
 485 002e 0C93     		str	r3, [sp, #48]
 204:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 486              		.loc 1 204 3 is_stmt 1 view .LVU137
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 21


 204:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 487              		.loc 1 204 35 is_stmt 0 view .LVU138
 488 0030 6022     		movs	r2, #96
 489 0032 0D92     		str	r2, [sp, #52]
 205:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 490              		.loc 1 205 3 is_stmt 1 view .LVU139
 205:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 491              		.loc 1 205 34 is_stmt 0 view .LVU140
 492 0034 0F93     		str	r3, [sp, #60]
 206:Core/Src/main.c ****   {
 493              		.loc 1 206 3 is_stmt 1 view .LVU141
 206:Core/Src/main.c ****   {
 494              		.loc 1 206 7 is_stmt 0 view .LVU142
 495 0036 05A8     		add	r0, sp, #20
 496 0038 FFF7FEFF 		bl	HAL_RCC_OscConfig
 497              	.LVL23:
 206:Core/Src/main.c ****   {
 498              		.loc 1 206 6 view .LVU143
 499 003c 78B9     		cbnz	r0, .L31
 213:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 500              		.loc 1 213 3 is_stmt 1 view .LVU144
 213:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 501              		.loc 1 213 31 is_stmt 0 view .LVU145
 502 003e 0F23     		movs	r3, #15
 503 0040 0093     		str	r3, [sp]
 215:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 504              		.loc 1 215 3 is_stmt 1 view .LVU146
 215:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 505              		.loc 1 215 34 is_stmt 0 view .LVU147
 506 0042 0021     		movs	r1, #0
 507 0044 0191     		str	r1, [sp, #4]
 216:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 508              		.loc 1 216 3 is_stmt 1 view .LVU148
 216:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 509              		.loc 1 216 35 is_stmt 0 view .LVU149
 510 0046 0291     		str	r1, [sp, #8]
 217:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 511              		.loc 1 217 3 is_stmt 1 view .LVU150
 217:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 512              		.loc 1 217 36 is_stmt 0 view .LVU151
 513 0048 0391     		str	r1, [sp, #12]
 218:Core/Src/main.c **** 
 514              		.loc 1 218 3 is_stmt 1 view .LVU152
 218:Core/Src/main.c **** 
 515              		.loc 1 218 36 is_stmt 0 view .LVU153
 516 004a 0491     		str	r1, [sp, #16]
 220:Core/Src/main.c ****   {
 517              		.loc 1 220 3 is_stmt 1 view .LVU154
 220:Core/Src/main.c ****   {
 518              		.loc 1 220 7 is_stmt 0 view .LVU155
 519 004c 6846     		mov	r0, sp
 520 004e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 521              	.LVL24:
 220:Core/Src/main.c ****   {
 522              		.loc 1 220 6 view .LVU156
 523 0052 30B9     		cbnz	r0, .L32
 224:Core/Src/main.c **** 
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 22


 524              		.loc 1 224 1 view .LVU157
 525 0054 17B0     		add	sp, sp, #92
 526              	.LCFI10:
 527              		.cfi_remember_state
 528              		.cfi_def_cfa_offset 4
 529              		@ sp needed
 530 0056 5DF804FB 		ldr	pc, [sp], #4
 531              	.L30:
 532              	.LCFI11:
 533              		.cfi_restore_state
 195:Core/Src/main.c ****   }
 534              		.loc 1 195 5 is_stmt 1 view .LVU158
 535 005a FFF7FEFF 		bl	Error_Handler
 536              	.LVL25:
 537              	.L31:
 208:Core/Src/main.c ****   }
 538              		.loc 1 208 5 view .LVU159
 539 005e FFF7FEFF 		bl	Error_Handler
 540              	.LVL26:
 541              	.L32:
 222:Core/Src/main.c ****   }
 542              		.loc 1 222 5 view .LVU160
 543 0062 FFF7FEFF 		bl	Error_Handler
 544              	.LVL27:
 545              		.cfi_endproc
 546              	.LFE134:
 548              		.section	.text.main,"ax",%progbits
 549              		.align	1
 550              		.global	main
 551              		.syntax unified
 552              		.thumb
 553              		.thumb_func
 555              	main:
 556              	.LFB132:
  70:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 557              		.loc 1 70 1 view -0
 558              		.cfi_startproc
 559              		@ args = 0, pretend = 0, frame = 8
 560              		@ frame_needed = 0, uses_anonymous_args = 0
 561 0000 00B5     		push	{lr}
 562              	.LCFI12:
 563              		.cfi_def_cfa_offset 4
 564              		.cfi_offset 14, -4
 565 0002 83B0     		sub	sp, sp, #12
 566              	.LCFI13:
 567              		.cfi_def_cfa_offset 16
  78:Core/Src/main.c **** 
 568              		.loc 1 78 3 view .LVU162
 569 0004 FFF7FEFF 		bl	HAL_Init
 570              	.LVL28:
  85:Core/Src/main.c **** 
 571              		.loc 1 85 3 view .LVU163
 572 0008 FFF7FEFF 		bl	SystemClock_Config
 573              	.LVL29:
  92:Core/Src/main.c ****   //MX_UART4_Init();
 574              		.loc 1 92 3 view .LVU164
 575 000c FFF7FEFF 		bl	MX_GPIO_Init
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 23


 576              	.LVL30:
  94:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 577              		.loc 1 94 3 view .LVU165
 578 0010 FFF7FEFF 		bl	MX_UART5_Init
 579              	.LVL31:
 104:Core/Src/main.c **** 
 580              		.loc 1 104 3 view .LVU166
 581 0014 FFF7FEFF 		bl	lcd_init
 582              	.LVL32:
 583              	.L34:
 111:Core/Src/main.c ****   unsigned char buffer;
 584              		.loc 1 111 3 view .LVU167
 112:Core/Src/main.c **** 
 585              		.loc 1 112 3 view .LVU168
 114:Core/Src/main.c ****   {
 586              		.loc 1 114 3 view .LVU169
 147:Core/Src/main.c **** 
 587              		.loc 1 147 3 view .LVU170
 147:Core/Src/main.c **** 
 588              		.loc 1 147 12 is_stmt 0 view .LVU171
 589 0018 6423     		movs	r3, #100
 590 001a 0122     		movs	r2, #1
 591 001c 0DF10701 		add	r1, sp, #7
 592 0020 0448     		ldr	r0, .L37
 593 0022 FFF7FEFF 		bl	HAL_UART_Receive
 594              	.LVL33:
 149:Core/Src/main.c ****   {
 595              		.loc 1 149 3 is_stmt 1 view .LVU172
 596 0026 0028     		cmp	r0, #0
 597 0028 F6D1     		bne	.L34
 152:Core/Src/main.c ****         break;
 598              		.loc 1 152 9 view .LVU173
 599 002a 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 600              	.LVL34:
 152:Core/Src/main.c ****         break;
 601              		.loc 1 152 9 is_stmt 0 view .LVU174
 602 002e FFF7FEFF 		bl	transmit
 603              	.LVL35:
 153:Core/Src/main.c ****   
 604              		.loc 1 153 9 is_stmt 1 view .LVU175
 605 0032 F1E7     		b	.L34
 606              	.L38:
 607              		.align	2
 608              	.L37:
 609 0034 00000000 		.word	.LANCHOR0
 610              		.cfi_endproc
 611              	.LFE132:
 613              		.global	huart5
 614              		.global	huart4
 615              		.section	.bss.huart4,"aw",%nobits
 616              		.align	2
 619              	huart4:
 620 0000 00000000 		.space	144
 620      00000000 
 620      00000000 
 620      00000000 
 620      00000000 
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 24


 621              		.section	.bss.huart5,"aw",%nobits
 622              		.align	2
 623              		.set	.LANCHOR0,. + 0
 626              	huart5:
 627 0000 00000000 		.space	144
 627      00000000 
 627      00000000 
 627      00000000 
 627      00000000 
 628              		.text
 629              	.Letext0:
 630              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 631              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 632              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4r5xx.h"
 633              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 634              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 635              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 636              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 637              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 638              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart_ex.h"
 639              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 640              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 641              		.file 14 "drv/lcd/lcd.h"
 642              		.file 15 "<built-in>"
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s 			page 25


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s:20     .text.MX_GPIO_Init:00000000 $t
C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s:202    .text.MX_GPIO_Init:000000c4 $d
C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s:210    .text.transmit:00000000 $t
C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s:215    .text.transmit:00000000 transmit
C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s:279    .text.transmit:00000038 $d
C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s:285    .text.Error_Handler:00000000 $t
C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s:291    .text.Error_Handler:00000000 Error_Handler
C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s:323    .text.MX_UART5_Init:00000000 $t
C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s:328    .text.MX_UART5_Init:00000000 MX_UART5_Init
C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s:427    .text.MX_UART5_Init:00000058 $d
C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s:433    .text.SystemClock_Config:00000000 $t
C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s:439    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s:549    .text.main:00000000 $t
C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s:555    .text.main:00000000 main
C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s:609    .text.main:00000034 $d
C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s:626    .bss.huart5:00000000 huart5
C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s:619    .bss.huart4:00000000 huart4
C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s:616    .bss.huart4:00000000 $d
C:\Users\lalbo\AppData\Local\Temp\cckcHafI.s:622    .bss.huart5:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_UART_Transmit
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
lcd_init
HAL_UART_Receive
