<?xml version="1.0" encoding="UTF-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xd" xd:fcnName="myFuncAccel" xd:type="hls" xd:clockId="2" xd:templateInstantiation="__NA__" xd:componentRef="myFuncAccel" xd:initiationInterval="x" xd:clockPeriod="10.000" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:controlReg xd:name="control" xd:busInterfaceRef="ap_ctrl" xd:portInterfaceType="acc_handshake" xd:type="acc_handshake"/>
  <xd:arg xd:name="size" xd:swRootName="size" xd:direction="in" xd:busInterfaceRef="size" xd:hwName="size" xd:portInterfaceType="register" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="dim" xd:swRootName="dim" xd:direction="in" xd:busInterfaceRef="dim" xd:hwName="dim" xd:portInterfaceType="register" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="threshold" xd:swRootName="threshold" xd:direction="in" xd:busInterfaceRef="threshold" xd:hwName="threshold" xd:portInterfaceType="register" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="data0" xd:swRootName="data0" xd:direction="in" xd:busInterfaceRef="data0" xd:hwName="data0" xd:portInterfaceType="fifo" xd:dataWidth="32"/>
  <xd:arg xd:name="data1" xd:swRootName="data1" xd:direction="in" xd:busInterfaceRef="data1" xd:hwName="data1" xd:portInterfaceType="fifo" xd:dataWidth="32"/>
  <xd:arg xd:name="data2" xd:swRootName="data2" xd:direction="out" xd:busInterfaceRef="data2" xd:hwName="data2" xd:portInterfaceType="fifo" xd:firstOut="35" xd:dataWidth="32"/>
  <xd:latencyEstimates xd:best-case="undef" xd:worst-case="undef" xd:average-case="undef"/>
  <xd:resourceEstimates xd:LUT="6178" xd:FF="5221" xd:BRAM="0" xd:DSP="23"/>
</xd:acceleratorMap>
