INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.22 INVERTER USING always_process/HDL_Example_4_22_INVERTER_always/HDL_Example_4_22_INVERTER_always.srcs/sim_1/imports/HDL Example 4.22 INVERTER USING always_process/TB_HDL Exampl_ 4_22.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_HDL_Example_4_22
