# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do ALU_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {ALU_7_1200mv_100c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:48:29 on May 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." ALU_7_1200mv_100c_slow.vo 
# -- Compiling module ALU
# -- Compiling module hard_block
# 
# Top level modules:
# 	ALU
# End time: 03:48:29 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/admin/Desktop/isle3/simple-team24/processor_second/ALU/simulation/modelsim {C:/Users/admin/Desktop/isle3/simple-team24/processor_second/ALU/simulation/modelsim/ALU_test1.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:48:30 on May 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/admin/Desktop/isle3/simple-team24/processor_second/ALU/simulation/modelsim" C:/Users/admin/Desktop/isle3/simple-team24/processor_second/ALU/simulation/modelsim/ALU_test1.vt 
# -- Compiling module ALU_vlg_tst
# 
# Top level modules:
# 	ALU_vlg_tst
# End time: 03:48:30 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  test1
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" test1 
# Start time: 03:48:30 on May 09,2021
# ** Error: (vsim-3170) Could not find 'test1'.
#         Searched libraries:
#             C:/intelFPGA_lite/17.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/17.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/admin/Desktop/isle3/simple-team24/processor_second/ALU/simulation/modelsim/gate_work
#             C:/Users/admin/Desktop/isle3/simple-team24/processor_second/ALU/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./ALU_run_msim_gate_verilog.do PAUSED at line 12
vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" gate_work.ALU_vlg_tst
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" gate_work.ALU_vlg_tst 
# Start time: 03:48:30 on May 09,2021
# Loading work.ALU_vlg_tst
# Loading work.ALU
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from ALU_7_1200mv_100c_v_slow.sdo
# Loading timing data from ALU_7_1200mv_100c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_tst File: C:/Users/admin/Desktop/isle3/simple-team24/processor_second/ALU/simulation/modelsim/ALU_test1.vt
add wave -position end  sim:/ALU_vlg_tst/carry
add wave -position end  sim:/ALU_vlg_tst/eachvec
add wave -position end  sim:/ALU_vlg_tst/immd
add wave -position end  sim:/ALU_vlg_tst/minusflag
add wave -position end  sim:/ALU_vlg_tst/opcode
add wave -position end  sim:/ALU_vlg_tst/overflow
add wave -position end  sim:/ALU_vlg_tst/rd
add wave -position end  sim:/ALU_vlg_tst/result
add wave -position end  sim:/ALU_vlg_tst/rs
add wave -position end  sim:/ALU_vlg_tst/zeroflag
run
# Running testbench
vlog -vlog01compat -work work +incdir+C:/Users/admin/Desktop/isle3/simple-team24/processor_second/ALU/simulation/modelsim C:/Users/admin/Desktop/isle3/simple-team24/processor_second/ALU/simulation/modelsim/ALU_test1.vt
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:14 on May 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/admin/Desktop/isle3/simple-team24/processor_second/ALU/simulation/modelsim" C:/Users/admin/Desktop/isle3/simple-team24/processor_second/ALU/simulation/modelsim/ALU_test1.vt 
# -- Compiling module ALU_vlg_tst
# 
# Top level modules:
# 	ALU_vlg_tst
# End time: 03:56:14 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" gate_work.ALU_vlg_tst
# End time: 03:56:26 on May 09,2021, Elapsed time: 0:07:56
# Errors: 1, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" gate_work.ALU_vlg_tst 
# Start time: 03:56:26 on May 09,2021
# Loading gate_work.ALU_vlg_tst
# Loading gate_work.ALU
# Loading gate_work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading instances from ALU_7_1200mv_100c_v_slow.sdo
# Loading timing data from ALU_7_1200mv_100c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_tst File: C:/Users/admin/Desktop/isle3/simple-team24/processor_second/ALU/simulation/modelsim/ALU_test1.vt
add wave -position end  sim:/ALU_vlg_tst/carry
add wave -position end  sim:/ALU_vlg_tst/eachvec
add wave -position end  sim:/ALU_vlg_tst/immd
add wave -position end  sim:/ALU_vlg_tst/minusflag
add wave -position end  sim:/ALU_vlg_tst/opcode
add wave -position end  sim:/ALU_vlg_tst/overflow
add wave -position end  sim:/ALU_vlg_tst/rd
add wave -position end  sim:/ALU_vlg_tst/result
add wave -position end  sim:/ALU_vlg_tst/rs
add wave -position end  sim:/ALU_vlg_tst/zeroflag
run
# Running testbench
vlog -vlog01compat -work work +incdir+C:/Users/admin/Desktop/isle3/simple-team24/processor_second/ALU/simulation/modelsim C:/Users/admin/Desktop/isle3/simple-team24/processor_second/ALU/simulation/modelsim/ALU_test1.vt
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:58:59 on May 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/admin/Desktop/isle3/simple-team24/processor_second/ALU/simulation/modelsim" C:/Users/admin/Desktop/isle3/simple-team24/processor_second/ALU/simulation/modelsim/ALU_test1.vt 
# -- Compiling module ALU_vlg_tst
# 
# Top level modules:
# 	ALU_vlg_tst
# End time: 03:58:59 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" gate_work.ALU_vlg_tst
# End time: 03:59:18 on May 09,2021, Elapsed time: 0:02:52
# Errors: 0, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" gate_work.ALU_vlg_tst 
# Start time: 03:59:18 on May 09,2021
# Loading gate_work.ALU_vlg_tst
# Loading gate_work.ALU
# Loading gate_work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading instances from ALU_7_1200mv_100c_v_slow.sdo
# Loading timing data from ALU_7_1200mv_100c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_tst File: C:/Users/admin/Desktop/isle3/simple-team24/processor_second/ALU/simulation/modelsim/ALU_test1.vt
add wave -position end  sim:/ALU_vlg_tst/carry
add wave -position end  sim:/ALU_vlg_tst/eachvec
add wave -position end  sim:/ALU_vlg_tst/immd
add wave -position end  sim:/ALU_vlg_tst/minusflag
add wave -position end  sim:/ALU_vlg_tst/opcode
add wave -position end  sim:/ALU_vlg_tst/overflow
add wave -position end  sim:/ALU_vlg_tst/rd
add wave -position end  sim:/ALU_vlg_tst/result
add wave -position end  sim:/ALU_vlg_tst/rs
add wave -position end  sim:/ALU_vlg_tst/zeroflag
run
# Running testbench
# End time: 04:02:13 on May 09,2021, Elapsed time: 0:02:55
# Errors: 0, Warnings: 0
