

================================================================
== Vitis HLS Report for 'dup_strm'
================================================================
* Date:           Wed Jun  7 23:11:38 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  3.272 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  66.000 ns|  66.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                              |                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                   |               Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dup_strm_Pipeline_VITIS_LOOP_506_1_fu_62  |dup_strm_Pipeline_VITIS_LOOP_506_1  |        3|        3|  33.000 ns|  33.000 ns|    3|    3|       no|
        +----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       4|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       5|     102|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     158|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      13|     264|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |                   Instance                   |               Module               | BRAM_18K| DSP| FF| LUT | URAM|
    +----------------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |grp_dup_strm_Pipeline_VITIS_LOOP_506_1_fu_62  |dup_strm_Pipeline_VITIS_LOOP_506_1  |        0|   0|  5|  102|    0|
    +----------------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |Total                                         |                                    |        0|   0|  5|  102|    0|
    +----------------------------------------------+------------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   4|           2|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  26|          5|    1|          5|
    |ap_done               |   9|          2|    1|          2|
    |end_nblk_strm1_blk_n  |   9|          2|    1|          2|
    |end_nblk_strm1_din    |   9|          2|    1|          2|
    |end_nblk_strm1_write  |  14|          3|    1|          3|
    |end_nblk_strm2_blk_n  |   9|          2|    1|          2|
    |end_nblk_strm2_din    |   9|          2|    1|          2|
    |end_nblk_strm2_write  |  14|          3|    1|          3|
    |end_nblk_strm_blk_n   |   9|          2|    1|          2|
    |end_nblk_strm_read    |  14|          3|    1|          3|
    |nblk_strm1_write      |   9|          2|    1|          2|
    |nblk_strm2_write      |   9|          2|    1|          2|
    |nblk_strm_read        |   9|          2|    1|          2|
    |real_start            |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 158|         34|   14|         34|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                  |  4|   0|    4|          0|
    |ap_done_reg                                                |  1|   0|    1|          0|
    |e_reg_79                                                   |  1|   0|    1|          0|
    |grp_dup_strm_Pipeline_VITIS_LOOP_506_1_fu_62_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                             |  1|   0|    1|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      |  8|   0|    8|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|        dup_strm|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|        dup_strm|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|        dup_strm|  return value|
|start_full_n                   |   in|    1|  ap_ctrl_hs|        dup_strm|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|        dup_strm|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|        dup_strm|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|        dup_strm|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|        dup_strm|  return value|
|start_out                      |  out|    1|  ap_ctrl_hs|        dup_strm|  return value|
|start_write                    |  out|    1|  ap_ctrl_hs|        dup_strm|  return value|
|nblk_strm_dout                 |   in|   64|     ap_fifo|       nblk_strm|       pointer|
|nblk_strm_num_data_valid       |   in|    6|     ap_fifo|       nblk_strm|       pointer|
|nblk_strm_fifo_cap             |   in|    6|     ap_fifo|       nblk_strm|       pointer|
|nblk_strm_empty_n              |   in|    1|     ap_fifo|       nblk_strm|       pointer|
|nblk_strm_read                 |  out|    1|     ap_fifo|       nblk_strm|       pointer|
|end_nblk_strm_dout             |   in|    1|     ap_fifo|   end_nblk_strm|       pointer|
|end_nblk_strm_num_data_valid   |   in|    6|     ap_fifo|   end_nblk_strm|       pointer|
|end_nblk_strm_fifo_cap         |   in|    6|     ap_fifo|   end_nblk_strm|       pointer|
|end_nblk_strm_empty_n          |   in|    1|     ap_fifo|   end_nblk_strm|       pointer|
|end_nblk_strm_read             |  out|    1|     ap_fifo|   end_nblk_strm|       pointer|
|nblk_strm1_din                 |  out|   64|     ap_fifo|      nblk_strm1|       pointer|
|nblk_strm1_num_data_valid      |   in|    6|     ap_fifo|      nblk_strm1|       pointer|
|nblk_strm1_fifo_cap            |   in|    6|     ap_fifo|      nblk_strm1|       pointer|
|nblk_strm1_full_n              |   in|    1|     ap_fifo|      nblk_strm1|       pointer|
|nblk_strm1_write               |  out|    1|     ap_fifo|      nblk_strm1|       pointer|
|end_nblk_strm1_din             |  out|    1|     ap_fifo|  end_nblk_strm1|       pointer|
|end_nblk_strm1_num_data_valid  |   in|    6|     ap_fifo|  end_nblk_strm1|       pointer|
|end_nblk_strm1_fifo_cap        |   in|    6|     ap_fifo|  end_nblk_strm1|       pointer|
|end_nblk_strm1_full_n          |   in|    1|     ap_fifo|  end_nblk_strm1|       pointer|
|end_nblk_strm1_write           |  out|    1|     ap_fifo|  end_nblk_strm1|       pointer|
|nblk_strm2_din                 |  out|   64|     ap_fifo|      nblk_strm2|       pointer|
|nblk_strm2_num_data_valid      |   in|    6|     ap_fifo|      nblk_strm2|       pointer|
|nblk_strm2_fifo_cap            |   in|    6|     ap_fifo|      nblk_strm2|       pointer|
|nblk_strm2_full_n              |   in|    1|     ap_fifo|      nblk_strm2|       pointer|
|nblk_strm2_write               |  out|    1|     ap_fifo|      nblk_strm2|       pointer|
|end_nblk_strm2_din             |  out|    1|     ap_fifo|  end_nblk_strm2|       pointer|
|end_nblk_strm2_num_data_valid  |   in|    6|     ap_fifo|  end_nblk_strm2|       pointer|
|end_nblk_strm2_fifo_cap        |   in|    6|     ap_fifo|  end_nblk_strm2|       pointer|
|end_nblk_strm2_full_n          |   in|    1|     ap_fifo|  end_nblk_strm2|       pointer|
|end_nblk_strm2_write           |  out|    1|     ap_fifo|  end_nblk_strm2|       pointer|
+-------------------------------+-----+-----+------------+----------------+--------------+

