#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000017b73a5ac60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000017b73a57320 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0000017b73a56f20 .functor NOT 1, L_0000017b73ab42a0, C4<0>, C4<0>, C4<0>;
L_0000017b73a56dd0 .functor XOR 2, L_0000017b73ab3440, L_0000017b73ab31c0, C4<00>, C4<00>;
L_0000017b73a565f0 .functor XOR 2, L_0000017b73a56dd0, L_0000017b73ab4020, C4<00>, C4<00>;
v0000017b73ab0090_0 .net *"_ivl_10", 1 0, L_0000017b73ab4020;  1 drivers
v0000017b73ab1490_0 .net *"_ivl_12", 1 0, L_0000017b73a565f0;  1 drivers
v0000017b73ab1530_0 .net *"_ivl_2", 1 0, L_0000017b73ab3f80;  1 drivers
v0000017b73ab0130_0 .net *"_ivl_4", 1 0, L_0000017b73ab3440;  1 drivers
v0000017b73ab0270_0 .net *"_ivl_6", 1 0, L_0000017b73ab31c0;  1 drivers
v0000017b73ab3e40_0 .net *"_ivl_8", 1 0, L_0000017b73a56dd0;  1 drivers
v0000017b73ab4fc0_0 .var "clk", 0 0;
v0000017b73ab3bc0_0 .net "p1a", 0 0, v0000017b73ab0db0_0;  1 drivers
v0000017b73ab40c0_0 .net "p1b", 0 0, v0000017b73ab0950_0;  1 drivers
v0000017b73ab38a0_0 .net "p1c", 0 0, v0000017b73ab0770_0;  1 drivers
v0000017b73ab34e0_0 .net "p1d", 0 0, v0000017b73ab17b0_0;  1 drivers
v0000017b73ab3c60_0 .net "p1e", 0 0, v0000017b73ab03b0_0;  1 drivers
v0000017b73ab4f20_0 .net "p1f", 0 0, v0000017b73aaff50_0;  1 drivers
v0000017b73ab4a20_0 .net "p1y_dut", 0 0, L_0000017b73a56e40;  1 drivers
v0000017b73ab3a80_0 .net "p1y_ref", 0 0, L_0000017b73a569e0;  1 drivers
v0000017b73ab39e0_0 .net "p2a", 0 0, v0000017b73ab01d0_0;  1 drivers
v0000017b73ab3300_0 .net "p2b", 0 0, v0000017b73ab15d0_0;  1 drivers
v0000017b73ab4200_0 .net "p2c", 0 0, v0000017b73ab1710_0;  1 drivers
v0000017b73ab4840_0 .net "p2d", 0 0, v0000017b73ab09f0_0;  1 drivers
v0000017b73ab4ca0_0 .net "p2y_dut", 0 0, L_0000017b73a57150;  1 drivers
v0000017b73ab3da0_0 .net "p2y_ref", 0 0, L_0000017b73a56c10;  1 drivers
v0000017b73ab3d00_0 .var/2u "stats1", 223 0;
v0000017b73ab33a0_0 .var/2u "strobe", 0 0;
v0000017b73ab4de0_0 .net "tb_match", 0 0, L_0000017b73ab42a0;  1 drivers
v0000017b73ab3620_0 .net "tb_mismatch", 0 0, L_0000017b73a56f20;  1 drivers
v0000017b73ab47a0_0 .net "wavedrom_enable", 0 0, v0000017b73aafff0_0;  1 drivers
v0000017b73ab3b20_0 .net "wavedrom_title", 511 0, v0000017b73ab0630_0;  1 drivers
L_0000017b73ab3f80 .concat [ 1 1 0 0], L_0000017b73a56c10, L_0000017b73a569e0;
L_0000017b73ab3440 .concat [ 1 1 0 0], L_0000017b73a56c10, L_0000017b73a569e0;
L_0000017b73ab31c0 .concat [ 1 1 0 0], L_0000017b73a57150, L_0000017b73a56e40;
L_0000017b73ab4020 .concat [ 1 1 0 0], L_0000017b73a56c10, L_0000017b73a569e0;
L_0000017b73ab42a0 .cmp/eeq 2, L_0000017b73ab3f80, L_0000017b73a565f0;
S_0000017b73a574b0 .scope module, "good1" "RefModule" 3 110, 4 2 0, S_0000017b73a57320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /INPUT 1 "p1e";
    .port_info 5 /INPUT 1 "p1f";
    .port_info 6 /OUTPUT 1 "p1y";
    .port_info 7 /INPUT 1 "p2a";
    .port_info 8 /INPUT 1 "p2b";
    .port_info 9 /INPUT 1 "p2c";
    .port_info 10 /INPUT 1 "p2d";
    .port_info 11 /OUTPUT 1 "p2y";
L_0000017b73a569e0 .functor OR 1, L_0000017b73ab36c0, L_0000017b73ab4340, C4<0>, C4<0>;
L_0000017b73a56c10 .functor OR 1, L_0000017b73ab3ee0, L_0000017b73ab43e0, C4<0>, C4<0>;
v0000017b73a2fc20_0 .net *"_ivl_0", 2 0, L_0000017b73ab4ac0;  1 drivers
v0000017b73a2fcc0_0 .net *"_ivl_10", 1 0, L_0000017b73ab4c00;  1 drivers
v0000017b73a2fd60_0 .net *"_ivl_13", 0 0, L_0000017b73ab3ee0;  1 drivers
v0000017b73a2fea0_0 .net *"_ivl_14", 1 0, L_0000017b73ab48e0;  1 drivers
v0000017b73a2ffe0_0 .net *"_ivl_17", 0 0, L_0000017b73ab43e0;  1 drivers
v0000017b73a30120_0 .net *"_ivl_3", 0 0, L_0000017b73ab36c0;  1 drivers
v0000017b73a30260_0 .net *"_ivl_4", 2 0, L_0000017b73ab4e80;  1 drivers
v0000017b73a2ff40_0 .net *"_ivl_7", 0 0, L_0000017b73ab4340;  1 drivers
v0000017b73a2f400_0 .net "p1a", 0 0, v0000017b73ab0db0_0;  alias, 1 drivers
v0000017b73a2f4a0_0 .net "p1b", 0 0, v0000017b73ab0950_0;  alias, 1 drivers
v0000017b73a2f540_0 .net "p1c", 0 0, v0000017b73ab0770_0;  alias, 1 drivers
v0000017b73ab06d0_0 .net "p1d", 0 0, v0000017b73ab17b0_0;  alias, 1 drivers
v0000017b73ab1030_0 .net "p1e", 0 0, v0000017b73ab03b0_0;  alias, 1 drivers
v0000017b73ab0590_0 .net "p1f", 0 0, v0000017b73aaff50_0;  alias, 1 drivers
v0000017b73aafe10_0 .net "p1y", 0 0, L_0000017b73a569e0;  alias, 1 drivers
v0000017b73ab04f0_0 .net "p2a", 0 0, v0000017b73ab01d0_0;  alias, 1 drivers
v0000017b73ab1210_0 .net "p2b", 0 0, v0000017b73ab15d0_0;  alias, 1 drivers
v0000017b73ab0810_0 .net "p2c", 0 0, v0000017b73ab1710_0;  alias, 1 drivers
v0000017b73aafeb0_0 .net "p2d", 0 0, v0000017b73ab09f0_0;  alias, 1 drivers
v0000017b73ab1b70_0 .net "p2y", 0 0, L_0000017b73a56c10;  alias, 1 drivers
L_0000017b73ab4ac0 .concat [ 1 1 1 0], v0000017b73ab0770_0, v0000017b73ab0950_0, v0000017b73ab0db0_0;
L_0000017b73ab36c0 .reduce/and L_0000017b73ab4ac0;
L_0000017b73ab4e80 .concat [ 1 1 1 0], v0000017b73aaff50_0, v0000017b73ab03b0_0, v0000017b73ab17b0_0;
L_0000017b73ab4340 .reduce/and L_0000017b73ab4e80;
L_0000017b73ab4c00 .concat [ 1 1 0 0], v0000017b73ab15d0_0, v0000017b73ab01d0_0;
L_0000017b73ab3ee0 .reduce/and L_0000017b73ab4c00;
L_0000017b73ab48e0 .concat [ 1 1 0 0], v0000017b73ab09f0_0, v0000017b73ab1710_0;
L_0000017b73ab43e0 .reduce/and L_0000017b73ab48e0;
S_0000017b73a3f230 .scope module, "stim1" "stimulus_gen" 3 97, 3 6 0, S_0000017b73a57320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "p1a";
    .port_info 2 /OUTPUT 1 "p1b";
    .port_info 3 /OUTPUT 1 "p1c";
    .port_info 4 /OUTPUT 1 "p1d";
    .port_info 5 /OUTPUT 1 "p1e";
    .port_info 6 /OUTPUT 1 "p1f";
    .port_info 7 /OUTPUT 1 "p2a";
    .port_info 8 /OUTPUT 1 "p2b";
    .port_info 9 /OUTPUT 1 "p2c";
    .port_info 10 /OUTPUT 1 "p2d";
    .port_info 11 /OUTPUT 512 "wavedrom_title";
    .port_info 12 /OUTPUT 1 "wavedrom_enable";
v0000017b73ab1670_0 .net "clk", 0 0, v0000017b73ab4fc0_0;  1 drivers
v0000017b73ab0db0_0 .var "p1a", 0 0;
v0000017b73ab0950_0 .var "p1b", 0 0;
v0000017b73ab0770_0 .var "p1c", 0 0;
v0000017b73ab17b0_0 .var "p1d", 0 0;
v0000017b73ab03b0_0 .var "p1e", 0 0;
v0000017b73aaff50_0 .var "p1f", 0 0;
v0000017b73ab01d0_0 .var "p2a", 0 0;
v0000017b73ab15d0_0 .var "p2b", 0 0;
v0000017b73ab1710_0 .var "p2c", 0 0;
v0000017b73ab09f0_0 .var "p2d", 0 0;
v0000017b73aafff0_0 .var "wavedrom_enable", 0 0;
v0000017b73ab0630_0 .var "wavedrom_title", 511 0;
S_0000017b73a02f30 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 28, 3 28 0, S_0000017b73a3f230;
 .timescale -12 -12;
v0000017b73aafd70_0 .var/2s "count", 31 0;
E_0000017b73a58d30/0 .event negedge, v0000017b73ab1670_0;
E_0000017b73a58d30/1 .event posedge, v0000017b73ab1670_0;
E_0000017b73a58d30 .event/or E_0000017b73a58d30/0, E_0000017b73a58d30/1;
E_0000017b73a58db0 .event posedge, v0000017b73ab1670_0;
S_0000017b73a030c0 .scope task, "wavedrom_start" "wavedrom_start" 3 19, 3 19 0, S_0000017b73a3f230;
 .timescale -12 -12;
v0000017b73ab1990_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000017b73a03250 .scope task, "wavedrom_stop" "wavedrom_stop" 3 22, 3 22 0, S_0000017b73a3f230;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000017b73ab1c90 .scope module, "top_module1" "TopModule" 3 124, 5 2 0, S_0000017b73a57320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /INPUT 1 "p1e";
    .port_info 5 /INPUT 1 "p1f";
    .port_info 6 /OUTPUT 1 "p1y";
    .port_info 7 /INPUT 1 "p2a";
    .port_info 8 /INPUT 1 "p2b";
    .port_info 9 /INPUT 1 "p2c";
    .port_info 10 /INPUT 1 "p2d";
    .port_info 11 /OUTPUT 1 "p2y";
L_0000017b73a56f90 .functor AND 1, v0000017b73ab0db0_0, v0000017b73ab0950_0, C4<1>, C4<1>;
L_0000017b73a57000 .functor AND 1, L_0000017b73a56f90, v0000017b73ab0770_0, C4<1>, C4<1>;
L_0000017b73a56ac0 .functor AND 1, v0000017b73ab17b0_0, v0000017b73ab03b0_0, C4<1>, C4<1>;
L_0000017b73a56580 .functor AND 1, L_0000017b73a56ac0, v0000017b73aaff50_0, C4<1>, C4<1>;
L_0000017b73a56c80 .functor OR 1, L_0000017b73a57000, L_0000017b73a56580, C4<0>, C4<0>;
L_0000017b73a56970 .functor OR 1, L_0000017b73a57000, L_0000017b73a56580, C4<0>, C4<0>;
L_0000017b73a56cf0 .functor AND 1, v0000017b73ab01d0_0, v0000017b73ab15d0_0, C4<1>, C4<1>;
L_0000017b73a56820 .functor AND 1, v0000017b73ab1710_0, v0000017b73ab09f0_0, C4<1>, C4<1>;
L_0000017b73a56d60 .functor OR 1, L_0000017b73a56cf0, L_0000017b73a56820, C4<0>, C4<0>;
L_0000017b73a56e40 .functor BUFZ 1, L_0000017b73a56970, C4<0>, C4<0>, C4<0>;
L_0000017b73a57150 .functor BUFZ 1, L_0000017b73a56d60, C4<0>, C4<0>, C4<0>;
v0000017b73ab0310_0 .net *"_ivl_0", 0 0, L_0000017b73a56f90;  1 drivers
v0000017b73ab1850_0 .net *"_ivl_4", 0 0, L_0000017b73a56ac0;  1 drivers
v0000017b73ab18f0_0 .net "and_p1y_a", 0 0, L_0000017b73a57000;  1 drivers
v0000017b73ab10d0_0 .net "and_p1y_b", 0 0, L_0000017b73a56580;  1 drivers
v0000017b73ab08b0_0 .net "and_p1y_c", 0 0, L_0000017b73a56c80;  1 drivers
v0000017b73ab0ef0_0 .net "and_p2a", 0 0, L_0000017b73a56cf0;  1 drivers
v0000017b73ab0a90_0 .net "and_p2b", 0 0, L_0000017b73a56820;  1 drivers
v0000017b73ab1a30_0 .net "or_p1y", 0 0, L_0000017b73a56970;  1 drivers
v0000017b73ab0450_0 .net "or_p2y", 0 0, L_0000017b73a56d60;  1 drivers
v0000017b73ab0b30_0 .net "p1a", 0 0, v0000017b73ab0db0_0;  alias, 1 drivers
v0000017b73ab1ad0_0 .net "p1b", 0 0, v0000017b73ab0950_0;  alias, 1 drivers
v0000017b73ab0bd0_0 .net "p1c", 0 0, v0000017b73ab0770_0;  alias, 1 drivers
v0000017b73ab12b0_0 .net "p1d", 0 0, v0000017b73ab17b0_0;  alias, 1 drivers
v0000017b73ab1350_0 .net "p1e", 0 0, v0000017b73ab03b0_0;  alias, 1 drivers
v0000017b73ab0c70_0 .net "p1f", 0 0, v0000017b73aaff50_0;  alias, 1 drivers
v0000017b73ab13f0_0 .net "p1y", 0 0, L_0000017b73a56e40;  alias, 1 drivers
v0000017b73ab0d10_0 .net "p2a", 0 0, v0000017b73ab01d0_0;  alias, 1 drivers
v0000017b73ab0e50_0 .net "p2b", 0 0, v0000017b73ab15d0_0;  alias, 1 drivers
v0000017b73aafcd0_0 .net "p2c", 0 0, v0000017b73ab1710_0;  alias, 1 drivers
v0000017b73ab0f90_0 .net "p2d", 0 0, v0000017b73ab09f0_0;  alias, 1 drivers
v0000017b73ab1170_0 .net "p2y", 0 0, L_0000017b73a57150;  alias, 1 drivers
S_0000017b73ab2f40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 140, 3 140 0, S_0000017b73a57320;
 .timescale -12 -12;
E_0000017b73a58df0 .event edge, v0000017b73ab33a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000017b73ab33a0_0;
    %nor/r;
    %assign/vec4 v0000017b73ab33a0_0, 0;
    %wait E_0000017b73a58df0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000017b73a3f230;
T_3 ;
    %fork t_1, S_0000017b73a02f30;
    %jmp t_0;
    .scope S_0000017b73a02f30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017b73aafd70_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %split/vec4 1;
    %assign/vec4 v0000017b73aaff50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b73ab03b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b73ab17b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b73ab0770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b73ab0950_0, 0;
    %assign/vec4 v0000017b73ab0db0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000017b73ab09f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b73ab1710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b73ab15d0_0, 0;
    %assign/vec4 v0000017b73ab01d0_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000017b73a58db0;
    %load/vec4 v0000017b73aafd70_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000017b73aafd70_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0000017b73aaff50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b73ab03b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b73ab17b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b73ab0770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b73ab0950_0, 0;
    %assign/vec4 v0000017b73ab0db0_0, 0;
    %load/vec4 v0000017b73aafd70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0000017b73ab09f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b73ab1710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b73ab15d0_0, 0;
    %assign/vec4 v0000017b73ab01d0_0, 0;
    %load/vec4 v0000017b73aafd70_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000017b73aafd70_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0000017b73a03250;
    %join;
    %pushi/vec4 400, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000017b73a58d30;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %assign/vec4 v0000017b73ab09f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b73ab1710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b73ab15d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b73ab01d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b73ab17b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b73ab0770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b73ab0950_0, 0;
    %assign/vec4 v0000017b73ab0db0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .scope S_0000017b73a3f230;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0000017b73a57320;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b73ab4fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b73ab33a0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0000017b73a57320;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0000017b73ab4fc0_0;
    %inv;
    %store/vec4 v0000017b73ab4fc0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000017b73a57320;
T_6 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0000017b73ab1670_0, v0000017b73ab3620_0, v0000017b73ab3bc0_0, v0000017b73ab40c0_0, v0000017b73ab38a0_0, v0000017b73ab34e0_0, v0000017b73ab3c60_0, v0000017b73ab4f20_0, v0000017b73ab39e0_0, v0000017b73ab3300_0, v0000017b73ab4200_0, v0000017b73ab4840_0, v0000017b73ab3a80_0, v0000017b73ab4a20_0, v0000017b73ab3da0_0, v0000017b73ab4ca0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000017b73a57320;
T_7 ;
    %load/vec4 v0000017b73ab3d00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 149 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p1y", &PV<v0000017b73ab3d00_0, 128, 32>, &PV<v0000017b73ab3d00_0, 96, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 150 "$display", "Hint: Output '%s' has no mismatches.", "p1y" {0 0 0};
T_7.1 ;
    %load/vec4 v0000017b73ab3d00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 151 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p2y", &PV<v0000017b73ab3d00_0, 64, 32>, &PV<v0000017b73ab3d00_0, 32, 32> {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 152 "$display", "Hint: Output '%s' has no mismatches.", "p2y" {0 0 0};
T_7.3 ;
    %vpi_call/w 3 154 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000017b73ab3d00_0, 192, 32>, &PV<v0000017b73ab3d00_0, 0, 32> {0 0 0};
    %vpi_call/w 3 155 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 156 "$display", "Mismatches: %1d in %1d samples", &PV<v0000017b73ab3d00_0, 192, 32>, &PV<v0000017b73ab3d00_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0000017b73a57320;
T_8 ;
    %wait E_0000017b73a58d30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017b73ab3d00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b73ab3d00_0, 4, 32;
    %load/vec4 v0000017b73ab4de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000017b73ab3d00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 167 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b73ab3d00_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017b73ab3d00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b73ab3d00_0, 4, 32;
T_8.0 ;
    %load/vec4 v0000017b73ab3a80_0;
    %load/vec4 v0000017b73ab3a80_0;
    %load/vec4 v0000017b73ab4a20_0;
    %xor;
    %load/vec4 v0000017b73ab3a80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0000017b73ab3d00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 171 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b73ab3d00_0, 4, 32;
T_8.6 ;
    %load/vec4 v0000017b73ab3d00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b73ab3d00_0, 4, 32;
T_8.4 ;
    %load/vec4 v0000017b73ab3da0_0;
    %load/vec4 v0000017b73ab3da0_0;
    %load/vec4 v0000017b73ab4ca0_0;
    %xor;
    %load/vec4 v0000017b73ab3da0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0000017b73ab3d00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 174 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b73ab3d00_0, 4, 32;
T_8.10 ;
    %load/vec4 v0000017b73ab3d00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b73ab3d00_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000017b73a57320;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 182 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 183 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob081_7458_test.sv";
    "dataset_code-complete-iccad2023/Prob081_7458_ref.sv";
    "results\llama3.2_3b_0shot_temp0.0\Prob081_7458/Prob081_7458_sample01.sv";
