<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>Halos: lcdc_configuration_s Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>lcdc_configuration_s Struct Reference<br>
<small>
[<a class="el" href="group__ap7000__lcd.html">LCD</a>]</small>
</h1><!-- doxytag: class="lcdc_configuration_s" -->Struct that defines the configuration of the LCD controller.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="ap7000__lcd_8h-source.html">ap7000_lcd.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="5c7a9f39f360e5ea9b82acfc91917060"></a><!-- doxytag: member="lcdc_configuration_s::dmabaddr1" ref="5c7a9f39f360e5ea9b82acfc91917060" args="" -->
unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#5c7a9f39f360e5ea9b82acfc91917060">dmabaddr1</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base address for the upper panel (in dual scan mode) or complete frame. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="760c0453ffd1f4112d5a540a24b3da72"></a><!-- doxytag: member="lcdc_configuration_s::dmabaddr2" ref="760c0453ffd1f4112d5a540a24b3da72" args="" -->
unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#760c0453ffd1f4112d5a540a24b3da72">dmabaddr2</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base address of lower panel (dual scan mode only). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="c48b98efba736f156ef780945cfa11ea"></a><!-- doxytag: member="lcdc_configuration_s::burst_length" ref="c48b98efba736f156ef780945cfa11ea" args="" -->
unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#c48b98efba736f156ef780945cfa11ea">burst_length</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Burst length of DMA controller. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="5e7f931337fd8b529ee90f4260b36097"></a><!-- doxytag: member="lcdc_configuration_s::xres" ref="5e7f931337fd8b529ee90f4260b36097" args="" -->
unsigned short&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#5e7f931337fd8b529ee90f4260b36097">xres</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of columns on the display (in pixels). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="6504fea2287f932252a4a7dafbced98f"></a><!-- doxytag: member="lcdc_configuration_s::yres" ref="6504fea2287f932252a4a7dafbced98f" args="" -->
unsigned short&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#6504fea2287f932252a4a7dafbced98f">yres</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of rows on the display (in pixels). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#67cfa60b1c4a0f5ac452de527f7d3563">set2dmode</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the 2D addressing mode If 2D addressing is activated the values in <a class="el" href="structlcdc__configuration__s.html#0b732746f63d5191f561b71be3f0d377">virtual_xres</a> and <a class="el" href="structlcdc__configuration__s.html#26201aad2ad05301e6dd06ed5c174bbe">virtual_yres</a> must be set according to the virtual frame size.  <a href="#67cfa60b1c4a0f5ac452de527f7d3563"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="0b732746f63d5191f561b71be3f0d377"></a><!-- doxytag: member="lcdc_configuration_s::virtual_xres" ref="0b732746f63d5191f561b71be3f0d377" args="" -->
unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#0b732746f63d5191f561b71be3f0d377">virtual_xres</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Virtual horizontal size of the display (in pixels) Use this in 2D addressing mode to set the size of the frame buffer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="26201aad2ad05301e6dd06ed5c174bbe"></a><!-- doxytag: member="lcdc_configuration_s::virtual_yres" ref="26201aad2ad05301e6dd06ed5c174bbe" args="" -->
unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#26201aad2ad05301e6dd06ed5c174bbe">virtual_yres</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Virtual vertical size of the display (in pixels) Use this value in 2D addressing mode to set the size of the frame buffer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a39f4d0126fa4216476e6407781dab43"></a><!-- doxytag: member="lcdc_configuration_s::frame_rate" ref="a39f4d0126fa4216476e6407781dab43" args="" -->
unsigned short&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#a39f4d0126fa4216476e6407781dab43">frame_rate</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frame rate of the display. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="b805eb3d36039ee5609b3fc3fa22a169"></a><!-- doxytag: member="lcdc_configuration_s::lcdcclock" ref="b805eb3d36039ee5609b3fc3fa22a169" args="" -->
unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#b805eb3d36039ee5609b3fc3fa22a169">lcdcclock</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">LCD controller clock Frequency in MHz at which the LCD module runs. This can be set in the generic clock setup. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="06a6e0f9bf91c61ef6d4565f0a01680f"></a><!-- doxytag: member="lcdc_configuration_s::guard_time" ref="06a6e0f9bf91c61ef6d4565f0a01680f" args="" -->
unsigned short&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#06a6e0f9bf91c61ef6d4565f0a01680f">guard_time</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Delay in frame periods between applying control signals to the LCD module and setting PWR high, and between setting PWR low and removing control signals from LCD module. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#1f7b0da117a8f440c6073a09b8e22ab8">memor</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory organization.  <a href="#1f7b0da117a8f440c6073a09b8e22ab8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#17aee7070ad85eab6da7f46c638de72a">ifwidth</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interface width (only valid for STN mode).  <a href="#17aee7070ad85eab6da7f46c638de72a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#e208162dfd1fd4be065ae86243fbf1f0">scanmod</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Scan mode.  <a href="#e208162dfd1fd4be065ae86243fbf1f0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#dad6838254de608ddf7a52b687b5a89a">distype</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Display type.  <a href="#dad6838254de608ddf7a52b687b5a89a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#0b8a7d6d1459c92c2f675506a203deb8">invvd</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data polarity.  <a href="#0b8a7d6d1459c92c2f675506a203deb8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#c5fc90d8386ff108dccda3269f936ea0">invframe</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Vertical sync polarity.  <a href="#c5fc90d8386ff108dccda3269f936ea0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#6a43a0033a760ff44fff218c2c7e4fa6">invline</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Horizontal sync polarity.  <a href="#6a43a0033a760ff44fff218c2c7e4fa6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#38bd4d20773d7477fd04f68a02564963">invclk</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pixel clock polarity.  <a href="#38bd4d20773d7477fd04f68a02564963"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#911af56af449dcee1a610299619dd914">invdval</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data valid polarity.  <a href="#911af56af449dcee1a610299619dd914"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#399605434d25fa42df8f7d5142a93b9e">clkmod</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pixel clock mode.  <a href="#399605434d25fa42df8f7d5142a93b9e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#3725097d44bfecb6396b9143ac302f24">pixelsize</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bits per pixel.  <a href="#3725097d44bfecb6396b9143ac302f24"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="63e7bb2ad3e2a853d47e495a78d87d49"></a><!-- doxytag: member="lcdc_configuration_s::ctrstval" ref="63e7bb2ad3e2a853d47e495a78d87d49" args="" -->
unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#63e7bb2ad3e2a853d47e495a78d87d49">ctrstval</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Contrast value PWM compare value used to adjust the analog value obtained after an external filter to control the contrast of the display. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#c2eb547fd86497e3e57a46ea4e712881">ctrst_ps</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Contrast PWM prescaler This Prescaler divides the LCD controller clock for the contrast PWM generator.  <a href="#c2eb547fd86497e3e57a46ea4e712881"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#4e933794a6cfe4618b226d15b04a2ea2">ctrst_pol</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Contrast PWM polarity This value defines the polarity of the contrast PWM output. If NORMAL, the output pulses are high level (the output will be high whenever the value in the counter is less than the value in the compare register CONTRAST_VAL <a class="el" href="structlcdc__configuration__s.html#63e7bb2ad3e2a853d47e495a78d87d49">ctrstval</a> ). If INVERTED, the output pulses are low level.  <a href="#4e933794a6cfe4618b226d15b04a2ea2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#01ba7740730856ce7d608653cf7f1eaa">ctrst_ena</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Contrast PWM generator enable.  <a href="#01ba7740730856ce7d608653cf7f1eaa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#aa3546e4cd6be09fb7e6eaf23a49543b">mmode</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Toggle rate Toggle the polarity after each frame (EACH_FRAME) or by a specified value (MVAL_DEFINED).  <a href="#aa3546e4cd6be09fb7e6eaf23a49543b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#740b398c5684557414208ae5197b01d4">mval</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Toggle rate value. If Toggle rate is set to MVAL_DEFINED this value sets toggle rate to mval + 1 line periods.  <a href="#740b398c5684557414208ae5197b01d4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="07e008a5d6752719d23da6949c06acad"></a><!-- doxytag: member="lcdc_configuration_s::hpw" ref="07e008a5d6752719d23da6949c06acad" args="" -->
unsigned short&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#07e008a5d6752719d23da6949c06acad">hpw</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Horizontal sync pulse width Width of the HSYNC pulse, given in pixel clock cycles. Width is (HPW+1) PCLK cycles. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="316da3ed91db5048ede48e62b6be77f7"></a><!-- doxytag: member="lcdc_configuration_s::hbp" ref="316da3ed91db5048ede48e62b6be77f7" args="" -->
unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#316da3ed91db5048ede48e62b6be77f7">hbp</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Horizontal back porch Number of idle pixel clock cycles at the beginning of the line. Idle period is (HBP+1) pixel clock cycles. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="f3e2bf84cec7907050560a4568e67583"></a><!-- doxytag: member="lcdc_configuration_s::hfp" ref="f3e2bf84cec7907050560a4568e67583" args="" -->
unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#f3e2bf84cec7907050560a4568e67583">hfp</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Horizontal front porch Number of idle pixel clock cycles at the end of the line. Idle period is (HFP+1) pixel clock cycles. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="56d7dd5b0140e43cb113636b07fbf846"></a><!-- doxytag: member="lcdc_configuration_s::vpw" ref="56d7dd5b0140e43cb113636b07fbf846" args="" -->
unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#56d7dd5b0140e43cb113636b07fbf846">vpw</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Vertical sync pulse width In TFT mode, these bits equal the vertical synchronization pulse width, given in number of lines. VSYNC width is equal to (VPW+1) lines. In STN mode, these bits should be set to 0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="151f01d6514e8dc399e1a68112ffeca2"></a><!-- doxytag: member="lcdc_configuration_s::vbp" ref="151f01d6514e8dc399e1a68112ffeca2" args="" -->
unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#151f01d6514e8dc399e1a68112ffeca2">vbp</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Vertical back porch In TFT mode, these bits equal the number of idle lines at the beginning of the frame. In STN mode, these bits should be set to 0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="84d32f91e79f6b962458a4b7ee7cff14"></a><!-- doxytag: member="lcdc_configuration_s::vfp" ref="84d32f91e79f6b962458a4b7ee7cff14" args="" -->
unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#84d32f91e79f6b962458a4b7ee7cff14">vfp</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Vertical front porch In TFT mode, these bits equal the number of idle lines at the end of the frame. In STN mode, these bits should be set to 0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="1f0be879ae9be791ef1891b9bf58001c"></a><!-- doxytag: member="lcdc_configuration_s::vhdly" ref="1f0be879ae9be791ef1891b9bf58001c" args="" -->
unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlcdc__configuration__s.html#1f0be879ae9be791ef1891b9bf58001c">vhdly</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Vertical to horizontal delay In TFT mode, this is the delay between VSYNC rising or falling edge and HSYNC rising edge. Delay is (VHDLY+1) pixel clock cycles. In STN mode, these bits should be set to 0. <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Struct that defines the configuration of the LCD controller. <hr><h2>Field Documentation</h2>
<a class="anchor" name="399605434d25fa42df8f7d5142a93b9e"></a><!-- doxytag: member="lcdc_configuration_s::clkmod" ref="399605434d25fa42df8f7d5142a93b9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char <a class="el" href="structlcdc__configuration__s.html#399605434d25fa42df8f7d5142a93b9e">lcdc_configuration_s::clkmod</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Pixel clock mode. 
<p>
<ul>
<li>PARTLY_ACTIVE (only active during display period) </li>
<li>ALWAYS_ACTIVE (needed for TFT mode) </li>
</ul>

</div>
</div><p>
<a class="anchor" name="01ba7740730856ce7d608653cf7f1eaa"></a><!-- doxytag: member="lcdc_configuration_s::ctrst_ena" ref="01ba7740730856ce7d608653cf7f1eaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char <a class="el" href="structlcdc__configuration__s.html#01ba7740730856ce7d608653cf7f1eaa">lcdc_configuration_s::ctrst_ena</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Contrast PWM generator enable. 
<p>
<ul>
<li>ENABLED </li>
<li>DISABLED </li>
</ul>

</div>
</div><p>
<a class="anchor" name="4e933794a6cfe4618b226d15b04a2ea2"></a><!-- doxytag: member="lcdc_configuration_s::ctrst_pol" ref="4e933794a6cfe4618b226d15b04a2ea2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char <a class="el" href="structlcdc__configuration__s.html#4e933794a6cfe4618b226d15b04a2ea2">lcdc_configuration_s::ctrst_pol</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Contrast PWM polarity This value defines the polarity of the contrast PWM output. If NORMAL, the output pulses are high level (the output will be high whenever the value in the counter is less than the value in the compare register CONTRAST_VAL <a class="el" href="structlcdc__configuration__s.html#63e7bb2ad3e2a853d47e495a78d87d49">ctrstval</a> ). If INVERTED, the output pulses are low level. 
<p>
<ul>
<li>NORMAL </li>
<li>INVERTED </li>
</ul>

</div>
</div><p>
<a class="anchor" name="c2eb547fd86497e3e57a46ea4e712881"></a><!-- doxytag: member="lcdc_configuration_s::ctrst_ps" ref="c2eb547fd86497e3e57a46ea4e712881" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char <a class="el" href="structlcdc__configuration__s.html#c2eb547fd86497e3e57a46ea4e712881">lcdc_configuration_s::ctrst_ps</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Contrast PWM prescaler This Prescaler divides the LCD controller clock for the contrast PWM generator. 
<p>
<ul>
<li>PRE_NONE No prescaling </li>
<li>PRE_HALF LCD controller clock divided by 1/2 </li>
<li>PRE_FOURTH LCD controller clock divided by 1/4 </li>
<li>PRE_EIGTH LCD controller clock divided by 1/8 </li>
</ul>

</div>
</div><p>
<a class="anchor" name="dad6838254de608ddf7a52b687b5a89a"></a><!-- doxytag: member="lcdc_configuration_s::distype" ref="dad6838254de608ddf7a52b687b5a89a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char <a class="el" href="structlcdc__configuration__s.html#dad6838254de608ddf7a52b687b5a89a">lcdc_configuration_s::distype</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Display type. 
<p>
<ul>
<li>STN_MONO </li>
<li>STN_COLOR </li>
<li>TFT </li>
</ul>

</div>
</div><p>
<a class="anchor" name="17aee7070ad85eab6da7f46c638de72a"></a><!-- doxytag: member="lcdc_configuration_s::ifwidth" ref="17aee7070ad85eab6da7f46c638de72a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char <a class="el" href="structlcdc__configuration__s.html#17aee7070ad85eab6da7f46c638de72a">lcdc_configuration_s::ifwidth</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interface width (only valid for STN mode). 
<p>
<ul>
<li>IF_WIDTH4 (only valid in STN single scan mode) </li>
<li>IF_WIDTH8 </li>
<li>IF_WIDTH16 (only valid in dual scan mode) </li>
</ul>

</div>
</div><p>
<a class="anchor" name="38bd4d20773d7477fd04f68a02564963"></a><!-- doxytag: member="lcdc_configuration_s::invclk" ref="38bd4d20773d7477fd04f68a02564963" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char <a class="el" href="structlcdc__configuration__s.html#38bd4d20773d7477fd04f68a02564963">lcdc_configuration_s::invclk</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Pixel clock polarity. 
<p>
<ul>
<li>NORMAL (data fetched at falling edge) </li>
<li>INVERTED (data fetched at rising edge) </li>
</ul>

</div>
</div><p>
<a class="anchor" name="911af56af449dcee1a610299619dd914"></a><!-- doxytag: member="lcdc_configuration_s::invdval" ref="911af56af449dcee1a610299619dd914" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char <a class="el" href="structlcdc__configuration__s.html#911af56af449dcee1a610299619dd914">lcdc_configuration_s::invdval</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data valid polarity. 
<p>
<ul>
<li>NORMAL (active high) </li>
<li>INVERTED (active low) </li>
</ul>

</div>
</div><p>
<a class="anchor" name="c5fc90d8386ff108dccda3269f936ea0"></a><!-- doxytag: member="lcdc_configuration_s::invframe" ref="c5fc90d8386ff108dccda3269f936ea0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char <a class="el" href="structlcdc__configuration__s.html#c5fc90d8386ff108dccda3269f936ea0">lcdc_configuration_s::invframe</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Vertical sync polarity. 
<p>
<ul>
<li>NORMAL (active high) </li>
<li>INVERTED (active low) </li>
</ul>

</div>
</div><p>
<a class="anchor" name="6a43a0033a760ff44fff218c2c7e4fa6"></a><!-- doxytag: member="lcdc_configuration_s::invline" ref="6a43a0033a760ff44fff218c2c7e4fa6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char <a class="el" href="structlcdc__configuration__s.html#6a43a0033a760ff44fff218c2c7e4fa6">lcdc_configuration_s::invline</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Horizontal sync polarity. 
<p>
<ul>
<li>NORMAL (active high) </li>
<li>INVERTED (active low) </li>
</ul>

</div>
</div><p>
<a class="anchor" name="0b8a7d6d1459c92c2f675506a203deb8"></a><!-- doxytag: member="lcdc_configuration_s::invvd" ref="0b8a7d6d1459c92c2f675506a203deb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char <a class="el" href="structlcdc__configuration__s.html#0b8a7d6d1459c92c2f675506a203deb8">lcdc_configuration_s::invvd</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data polarity. 
<p>
<ul>
<li>NORMAL </li>
<li>INVERTED </li>
</ul>

</div>
</div><p>
<a class="anchor" name="1f7b0da117a8f440c6073a09b8e22ab8"></a><!-- doxytag: member="lcdc_configuration_s::memor" ref="1f7b0da117a8f440c6073a09b8e22ab8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char <a class="el" href="structlcdc__configuration__s.html#1f7b0da117a8f440c6073a09b8e22ab8">lcdc_configuration_s::memor</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Memory organization. 
<p>
<ul>
<li>BIG_ENDIAN </li>
<li>LITTLE_ENDIAN </li>
<li>WIN_CE </li>
</ul>

</div>
</div><p>
<a class="anchor" name="aa3546e4cd6be09fb7e6eaf23a49543b"></a><!-- doxytag: member="lcdc_configuration_s::mmode" ref="aa3546e4cd6be09fb7e6eaf23a49543b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char <a class="el" href="structlcdc__configuration__s.html#aa3546e4cd6be09fb7e6eaf23a49543b">lcdc_configuration_s::mmode</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Toggle rate Toggle the polarity after each frame (EACH_FRAME) or by a specified value (MVAL_DEFINED). 
<p>
<ul>
<li>EACH_FRAME </li>
<li>MVAL_DEFINED </li>
</ul>

</div>
</div><p>
<a class="anchor" name="740b398c5684557414208ae5197b01d4"></a><!-- doxytag: member="lcdc_configuration_s::mval" ref="740b398c5684557414208ae5197b01d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char <a class="el" href="structlcdc__configuration__s.html#740b398c5684557414208ae5197b01d4">lcdc_configuration_s::mval</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Toggle rate value. If Toggle rate is set to MVAL_DEFINED this value sets toggle rate to mval + 1 line periods. 
<p>
<ul>
<li>MVAL_DEFINED </li>
<li>EACH_FRAME </li>
</ul>

</div>
</div><p>
<a class="anchor" name="3725097d44bfecb6396b9143ac302f24"></a><!-- doxytag: member="lcdc_configuration_s::pixelsize" ref="3725097d44bfecb6396b9143ac302f24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char <a class="el" href="structlcdc__configuration__s.html#3725097d44bfecb6396b9143ac302f24">lcdc_configuration_s::pixelsize</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bits per pixel. 
<p>
<ul>
<li>BPP_1 </li>
<li>BPP_2 </li>
<li>BPP_4 </li>
<li>BPP_8 </li>
<li>BPP_16 </li>
<li>BPP_24 (packed 24bpp) </li>
<li>BPP_32 (unpacked 24bpp) </li>
</ul>

</div>
</div><p>
<a class="anchor" name="e208162dfd1fd4be065ae86243fbf1f0"></a><!-- doxytag: member="lcdc_configuration_s::scanmod" ref="e208162dfd1fd4be065ae86243fbf1f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char <a class="el" href="structlcdc__configuration__s.html#e208162dfd1fd4be065ae86243fbf1f0">lcdc_configuration_s::scanmod</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Scan mode. 
<p>
<ul>
<li>SINGLE_SCAN </li>
<li>DUAL_SCAN </li>
</ul>

</div>
</div><p>
<a class="anchor" name="67cfa60b1c4a0f5ac452de527f7d3563"></a><!-- doxytag: member="lcdc_configuration_s::set2dmode" ref="67cfa60b1c4a0f5ac452de527f7d3563" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char <a class="el" href="structlcdc__configuration__s.html#67cfa60b1c4a0f5ac452de527f7d3563">lcdc_configuration_s::set2dmode</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enables or disables the 2D addressing mode If 2D addressing is activated the values in <a class="el" href="structlcdc__configuration__s.html#0b732746f63d5191f561b71be3f0d377">virtual_xres</a> and <a class="el" href="structlcdc__configuration__s.html#26201aad2ad05301e6dd06ed5c174bbe">virtual_yres</a> must be set according to the virtual frame size. 
<p>
<ul>
<li>MODE_2D_ON </li>
<li>MODE_2D_OFF </li>
</ul>

</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li>E:/Ausbildung/Semester3/AVR32_Work1/Halos_Development/src/devices/ports/avr32/ap7x/ap7000/displays/inc/<a class="el" href="ap7000__lcd_8h-source.html">ap7000_lcd.h</a></ul>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Thu Feb 5 20:41:40 2009 for Halos by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.8 </small></address>
</body>
</html>
