/* Copyright 2018 SiFive, Inc */
/* SPDX-License-Identifier: Apache-2.0 */

#include <stdlib.h>
#include <unistd.h>
#include <fcntl.h>
#include <stdarg.h>
#include <iostream>
#include <fstream>
#include <string>
#include <sstream>
#include <vector>
#include <iterator>
#include <iomanip>
#include <ctime>
#ifdef __cplusplus
extern "C"{
#endif
#include <libfdt.h>
#ifdef __cplusplus
}
#endif
#include "multilib.h++"
#include <fdt.h++>

using std::cout;
using std::endl;
using std::ifstream;
using std::ofstream;
using std::fstream;
using std::string;
class memory {
public:
  std::string mem_type;
  std::string mem_alias;
  std::string mem_name;
  uint64_t mem_start;
  uint64_t mem_length;
  uint32_t mem_port_width;

  memory() {}
  memory(std::string, std::string, std::string, uint64_t, uint64_t, uint32_t);
};

memory::memory (std::string mtype, std::string alias, std::string name,
		uint64_t start, uint64_t length, uint32_t port_width)
{
  mem_type = mtype;
  mem_alias = alias;
  mem_name = name;
  mem_start = start;
  mem_length = length;
  mem_port_width = port_width;
}

static void write_banner(fstream &os, std::string rel_tag)
{
  os << "# Copyright 2019 SiFive, Inc #" << std::endl;
  os << "# SPDX-License-Identifier: Apache-2.0 #" << std::endl;
  os << "# ----------------------------------- #" << std::endl;
  if ( !rel_tag.empty() ) {
    auto t = std::time(nullptr);
    auto tm = *std::localtime(&t);
    os << "# [" << rel_tag << "] "
       << std::put_time(&tm, "%d-%m-%Y %H-%M-%S") << "        #" << std::endl;
  }
  os << "# ----------------------------------- #" << std::endl << std::endl;
}

static char *dts_blob;
static std::vector<memory> dts_memory_list;

static bool find_memory (std::string mem, std::string mtype, memory &object)
{
  for (auto entry : dts_memory_list) {
    if ((entry.mem_name.compare(mem) == 0)
	&&
	(entry.mem_type.compare(mtype) == 0)) {
      std::cout << "found " << mem << std::endl;
      object = entry;
      return true;
    }
  }
  return false;
}

static bool has_memory (std::string mem)
{
  for (auto entry : dts_memory_list) {
    if (entry.mem_alias.compare(mem) == 0) {
      std::cout << "found " << mem << std::endl;
      return true;
    }
  }
  return false;
}

static void alias_memory (std::string from, std::string to)
{
  std::vector<memory>::iterator it;

  for (it = dts_memory_list.begin(); it != dts_memory_list.end(); ++it) {
    if (it->mem_alias.compare(from) == 0) {
      it->mem_alias = to;
      std::cout << "alias " << from << " to " << it->mem_alias << std::endl;
      break;
    }
  }
}

template<typename Out>
void split(const std::string &s, char delim, Out result) {
  std::stringstream ss(s);
  std::string item;
  while (std::getline(ss, item, delim)) {
    *(result++) = item;
  }
}

std::vector<std::string> split(const std::string &s, char delim) {
  std::vector<std::string> elems;
  split(s, delim, std::back_inserter(elems));
  return elems;
}

std::string trim(const std::string& str,
		 const std::string& whitespace = " \t")
{
  const auto strBegin = str.find_first_not_of(whitespace);
  if (strBegin == std::string::npos)
    return "";

  const auto strEnd = str.find_last_not_of(whitespace);
  const auto strRange = strEnd - strBegin + 1;

  return str.substr(strBegin, strRange);
}

static char *dts_read (const char *filename)
{
    char *buf = NULL;
    int fd = 0;	/* assume stdin */
    size_t bufsize = 1024, offset =0;;
    int ret = 0;

    if (strcmp(filename, "-") != 0) {
        fd = open(filename, O_RDONLY);
	if (fd < 0)
	    return buf;
    }

    /* Loop until we have read everything */
    buf = (char *)malloc(bufsize);
    do {
        /* Expand the buffer to hold the next chunk */
        if (offset == bufsize) {
	    bufsize *= 2;
	    buf = (char *)realloc(buf, bufsize);
	}

	ret = read(fd, &buf[offset], bufsize - offset);
	if (ret < 0) {
	    break;
	}
	offset += ret;
    } while (ret != 0);

    /* Clean up, including closing stdin; return errno on error */
    close(fd);
    if (ret) {
        free(buf);
	return NULL;
    }
    return buf;
}

static string get_dts_attribute (const string path, const string tag)
{
    int node, len;
    const char *value;

    node = fdt_path_offset(dts_blob, path.c_str());
    if (node < 0) return "";
    value = (const char *)fdt_getprop(dts_blob, node, tag.c_str(), &len);
    if (!value) return "";
    std::cout << string(value) << std::endl;
    return string(value);
}

static bool dcache_dts_attribute_present (const string tag)
{   
    auto dtb = fdt((const uint8_t *)dts_blob);
    bool found = false;
    dtb.match(
        std::regex("cpu"), [&](node n) {
            auto name = n.name();
            if (n.field_exists("d-cache-size") && (name.compare(tag) == 0)) {
                std::cout << "dcache available on " << tag << std::endl;
                found = true;
            }
        }
    );
    return found;
}

static void memory_port_width ()
{
    if (!dts_blob)
        return;

    int testram_count = 0;
    int memory_count = 0;
    int ahb_periph_count = 0;
    int apb_periph_count = 0;
    int axi4_periph_count = 0;
    int tl_periph_count = 0;
    int ahb_sys_count = 0;
    int apb_sys_count = 0;
    int axi4_sys_count = 0;
    int tl_sys_count = 0;
    uint32_t port_width = 0;

    auto dtb = fdt((const uint8_t *)dts_blob);
    dtb.match(
        std::regex("memory"), [&](node n) {
            auto name = n.name();
            if(n.field_exists("sifive,port-width-bytes")) {
                port_width = 8 * n.get_field<uint32_t>("sifive,port-width-bytes");
            } else {
                port_width = 32;
                std::cout << "No port-width found for memory, default to 32bits width!" << std::endl;
            }
            n.maybe_tuple(
                "reg", tuple_t<target_addr, target_size>(),
                [&]() {},
                [&](target_addr base, target_size size) {
                    if (memory_count == 0)
                        dts_memory_list.push_back(memory("mem", "memory", "memory", base, size, port_width));
                    memory_count++;
                });
        },
        std::regex("sifive,testram0"), [&](node n) {
            auto name = n.name();
            if(n.field_exists("sifive,port-width-bytes")) {
                port_width = 8 * n.get_field<uint32_t>("sifive,port-width-bytes");
            } else {
                port_width = 32;
                std::cout << "No port-width found for sifive,testram0, default to 32bits width!" << std::endl;
            }
            n.named_tuples(
                "reg-names", "reg",
                "mem", tuple_t<target_addr, target_size>(), [&](target_addr base, target_size size) {
                    if (testram_count == 0)
                        dts_memory_list.push_back(memory("mem", "testram", "sifive,testram0", base, size, port_width));
                    testram_count++;
                });
        },
        std::regex("sifive,ahb-periph-port"), [&](node n) {
            auto name = n.name();
            if(n.field_exists("sifive,port-width-bytes")) {
                port_width = 8 * n.get_field<uint32_t>("sifive,port-width-bytes");
            } else {
                port_width = 32;
                std::cout << "No port-width found for sifive,ahb-periph-port, default to 32bits width!" << std::endl;
            }
            n.maybe_tuple(
                "ranges", tuple_t<target_addr, target_addr, target_size>(),
                [&]() {},
                [&](target_addr src, target_addr dest, target_size len) {
                    if (ahb_periph_count == 0)
                        dts_memory_list.push_back(memory("mem", "periph_ram", "sifive,ahb-periph-port", src, len, port_width));

                    ahb_periph_count++;
                });
        },
        std::regex("sifive,apb-periph-port"), [&](node n) {
            auto name = n.name();
            if(n.field_exists("sifive,port-width-bytes")) {
                port_width = 8 * n.get_field<uint32_t>("sifive,port-width-bytes");
            } else {
                port_width = 32;
                std::cout << "No port-width found for sifive,apb-periph-port, default to 32bits width!" << std::endl;
            }
            n.maybe_tuple(
                "ranges", tuple_t<target_addr, target_addr, target_size>(),
                [&]() {},
                [&](target_addr src, target_addr dest, target_size len) {
                    if (apb_periph_count == 0)
                        dts_memory_list.push_back(memory("mem", "periph_ram", "sifive,apb-periph-port", src, len, port_width));

                    apb_periph_count++;
                });
        },
        std::regex("sifive,axi4-periph-port"), [&](node n) {
            auto name = n.name();
            if(n.field_exists("sifive,port-width-bytes")) {
                port_width = 8 * n.get_field<uint32_t>("sifive,port-width-bytes");
            } else {
                port_width = 32;
                std::cout << "No port-width found for sifive,axi4-periph-port, default to 32bits width!" << std::endl;
            }
            n.maybe_tuple(
                "ranges", tuple_t<target_addr, target_addr, target_size>(),
                [&]() {},
                [&](target_addr src, target_addr dest, target_size len) {
                    if (axi4_periph_count == 0)
                        dts_memory_list.push_back(memory("mem", "periph_ram", "sifive,axi4-periph-port", src, len, port_width));

                    axi4_periph_count++;
                });
        },
        std::regex("sifive,tl-periph-port"), [&](node n) {
            auto name = n.name();
            if(n.field_exists("sifive,port-width-bytes")) {
                port_width = 8 * n.get_field<uint32_t>("sifive,port-width-bytes");
            } else {
                port_width = 32;
                std::cout << "No port-width found for sifive,tl-periph-port, default to 32bits width!" << std::endl;
            }
            n.maybe_tuple(
                "ranges", tuple_t<target_addr, target_addr, target_size>(),
                [&]() {},
                [&](target_addr src, target_addr dest, target_size len) {
                    if (tl_periph_count == 0)
                        dts_memory_list.push_back(memory("mem", "periph_ram", "sifive,tl-periph-port", src, len, port_width));

                    tl_periph_count++;
                });
        },
        std::regex("sifive,ahb-sys-port"), [&](node n) {
            auto name = n.name();
            if(n.field_exists("sifive,port-width-bytes")) {
                port_width = 8 * n.get_field<uint32_t>("sifive,port-width-bytes");
            } else {
                port_width = 32;
                std::cout << "No port-width found for sifive,ahb-sys-port, default to 32bits width!" << std::endl;
            }
            n.maybe_tuple(
                "ranges", tuple_t<target_addr, target_addr, target_size>(),
                [&]() {},
                [&](target_addr src, target_addr dest, target_size len) {
                    if (ahb_sys_count == 0)
                        dts_memory_list.push_back(memory("mem", "sys_ram", "sifive,ahb-sys-port", src, len, port_width));

                    ahb_sys_count++;
                });
        },
        std::regex("sifive,apb-sys-port"), [&](node n) {
            auto name = n.name();
            if(n.field_exists("sifive,port-width-bytes")) {
                port_width = 8 * n.get_field<uint32_t>("sifive,port-width-bytes");
            } else {
                port_width = 32;
                std::cout << "No port-width found for sifive,apb-sys-port, default to 32bits width!" << std::endl;
            }
            n.maybe_tuple(
                "ranges", tuple_t<target_addr, target_addr, target_size>(),
                [&]() {},
                [&](target_addr src, target_addr dest, target_size len) {
                    if (apb_sys_count == 0)
                        dts_memory_list.push_back(memory("mem", "sys_ram", "sifive,apb-sys-port", src, len, port_width));

                    apb_sys_count++;
                });
        },
        std::regex("sifive,axi4-sys-port"), [&](node n) {
            auto name = n.name();
            if(n.field_exists("sifive,port-width-bytes")) {
                port_width = 8 * n.get_field<uint32_t>("sifive,port-width-bytes");
            } else {
                port_width = 32;
                std::cout << "No port-width found for sifive,axi4-sys-port, default to 32bits width!" << std::endl;
            }
            n.maybe_tuple(
                "ranges", tuple_t<target_addr, target_addr, target_size>(),
                [&]() {},
                [&](target_addr src, target_addr dest, target_size len) {
                    if (axi4_sys_count == 0)
                        dts_memory_list.push_back(memory("mem", "sys_ram", "sifive,axi4-sys-port", src, len, port_width));

                    axi4_sys_count++;
                });
        },
        std::regex("sifive,tl-sys-port"), [&](node n) {
            auto name = n.name();
            if(n.field_exists("sifive,port-width-bytes")) {
                port_width = 8 * n.get_field<uint32_t>("sifive,port-width-bytes");
            } else {
                port_width = 32;
                std::cout << "No port-width found for sifive,tl-sys-port, default to 32bits width!" << std::endl;
            }
            n.maybe_tuple(
                "ranges", tuple_t<target_addr, target_addr, target_size>(),
                [&]() {},
                [&](target_addr src, target_addr dest, target_size len) {
                    if (tl_sys_count == 0)
                        dts_memory_list.push_back(memory("mem", "sys_ram", "sifive,tl-sys-port", src, len, port_width));

                    tl_sys_count++;
                });
        });
}

static void show_dts_attributes (void)
{
    std::cout << "#" << __FUNCTION__ << std::endl;
    std::cout << std::endl << std::endl;
    get_dts_attribute("/cpus/cpu@0", "riscv,isa");
    get_dts_attribute("/soc/serial@20000000", "compatible");
}

static void write_coreip_memory_width (fstream &os)
{
    uint32_t port_width = 0;

    /* Periph memory has first preference */
    for (auto entry : dts_memory_list) {
      std::cout << entry.mem_alias << " " << entry.mem_name << " "
                << std::to_string(entry.mem_port_width) << " " << __FUNCTION__ << std::endl;
      if (entry.mem_alias.compare("periph_ram") == 0) {
        /* AHB Periph memory has first preferences, then the following orders */
        if (entry.mem_name.compare("sifive,ahb-periph-port") == 0) {
            port_width = entry.mem_port_width;
            break;
        }
        if (entry.mem_name.compare("sifive,apb-periph-port") == 0) {
            port_width = entry.mem_port_width;
            break;
        }
        if (entry.mem_name.compare("sifive,axi4-periph-port") == 0) {
            port_width = entry.mem_port_width;
            break;
        }
        if (entry.mem_name.compare("sifive,tl-periph-port") == 0) {
            port_width = entry.mem_port_width;
            break;
        }
      }
    }
    if (port_width == 0) {
      /* Follows by Sys memory, second preference */
      for (auto entry : dts_memory_list) {
        if (entry.mem_alias.compare("sys_ram") == 0) {
          /* AHB Sys memory has first preferences, then the following orders */
          if (entry.mem_name.compare("sifive,ahb-sys-port") == 0) {
              port_width = entry.mem_port_width;
              break;
          }
          if (entry.mem_name.compare("sifive,apb-sys-port") == 0) {
              port_width = entry.mem_port_width;
              break;
          }
          if (entry.mem_name.compare("sifive,axi4-sys-port") == 0) {
              port_width = entry.mem_port_width;
              break;
          }
          if (entry.mem_name.compare("sifive,tl-sys-port") == 0) {
              port_width = entry.mem_port_width;
              break;
          }
        }
      }
    }
    /* Memory is the last and default choice */
    if (port_width == 0) {
      port_width = 32;
    }
    os << "COREIP_MEM_WIDTH=" << std::to_string(port_width) << std::endl;
}

static void write_config_file (fstream &os, std::string board, std::string release)
{
    string isa;
    string cpucompat;
    string mmutype;
    string serial;
    string boothart_str;

    write_banner(os, release);

    // Get the CPU compatible string
    auto dtb = fdt((const uint8_t *)dts_blob);
    int boot_hart = 0;
    dtb.chosen(
      "metal,boothart",
      tuple_t<node>(),
      [&](node n) {
        boot_hart = std::stoi(n.instance());
      });
    boothart_str = "/cpus/cpu@" + std::to_string(boot_hart);

    isa = arch2arch(get_dts_attribute(boothart_str, "riscv,isa"));
    std::size_t found = isa.find("rv64");

    os << "RISCV_ARCH=" << isa << std::endl;
    os << "RISCV_ABI=" << arch2abi(isa) << std::endl;
    if (found != std::string::npos) {
        os << "RISCV_CMODEL=medany" << std::endl;
    } else {
        os << "RISCV_CMODEL=medlow" << std::endl;
    }

    cpucompat = get_dts_attribute(boothart_str, "compatible");
    // Append SIFIVE series
    if(cpucompat.find("bullet") != std::string::npos) {
        os << "RISCV_SERIES=sifive-7-series" << std::endl;
    } else if(cpucompat.find("caboose") != std::string::npos) {
        os << "RISCV_SERIES=sifive-2-series" << std::endl;
    } else if(cpucompat.find("rocket") != std::string::npos) {
        if (found != std::string::npos) {
            os << "RISCV_SERIES=sifive-5-series" << std::endl;
        } else {
            os << "RISCV_SERIES=sifive-3-series" << std::endl;
        }
    }
    os << std::endl;

    // Get the mmu-type property
    mmutype = get_dts_attribute("/cpus/cpu@0", "mmu-type");
    if (mmutype == "") {
      // If CPU 0 doesn't have mmu-type, make sure that CPU 1 (if it exists)
      // also doesn't. This is needed for U54-MC, where CPU 0 is the S51 hart.
      mmutype = get_dts_attribute("/cpus/cpu@1", "mmu-type");
    }

    if (dcache_dts_attribute_present("cpu@" + std::to_string(boot_hart))) {
        os << "DCACHE_PRESENT=true" << std::endl;
    } else {
        os << "DCACHE_PRESENT=false" << std::endl;
    }

    if (board.find("rtl") != std::string::npos) {
        write_coreip_memory_width(os);
        os << std::endl;
        os << "TARGET_TAGS=rtl" << std::endl;
        os << "TARGET_DHRY_ITERS=2000" << std::endl;
        os << "TARGET_CORE_ITERS=5" << std::endl;
    } else if (board.find("arty") != std::string::npos) {
        os << "TARGET_TAGS=fpga openocd" << std::endl;
        os << "TARGET_DHRY_ITERS=20000000" << std::endl;
        os << "TARGET_CORE_ITERS=5000" << std::endl;
    } else if (board.find("hifive1-revb") != std::string::npos) {
        os << "TARGET_TAGS=board jlink" << std::endl;
        os << "TARGET_DHRY_ITERS=20000000" << std::endl;
        os << "TARGET_CORE_ITERS=5000" << std::endl;
    } else {
        os << "TARGET_TAGS=board openocd" << std::endl;
        os << "TARGET_DHRY_ITERS=20000000" << std::endl;
        os << "TARGET_CORE_ITERS=5000" << std::endl;
    }
}

static void show_usage(string name)
{
  std::cerr << "Usage: " << name << " <option(s)>\n"
	    << "Options:\n"
	    << "\t-h,--help\t\t\tShow this help message\n"
	    << "\t-b,--board <eg. rtl | arty | hifive>\t\tSpecify board type\n"
	    << "\t-d,--dtb <eg. xxx.dtb>\t\tSpecify fullpath to the DTB file\n"
	    << "\t-o,--output <eg. openocd.cfg>\t\tGenerate openocd config file\n"
	    << "\t-s,--show \t\tShow openocd config file on std-output\n"
	    << endl;
}

int main (int argc, char* argv[])
{
  bool show = false;
  string board = "arty";;
  string dtb_file;
  string config_file;
  string release;

  if ((argc < 2) && (argc > 5)) {
      show_usage(argv[0]);
      return 1;
  } else {
      for (int i = 1; i < argc; ++i) {
          string arg = argv[i];
          if ((arg == "-b") || (arg == "--board")) {
              if (i + 1 < argc) {
                  board = argv[++i];
		  if ((board.find("rtl")  != std::string::npos) ||
		      (board.find("arty") != std::string::npos) ||
		      (board.find("hifive") != std::string::npos)) {
		    std::cout << "Board type given is " << board << std::endl;
                  } else {
		    std::cerr << "Possible options are <rtl | arty | hifive>."
			      << std::endl;
		    return 1;
		  }
              }
          } else if ((arg == "-d") || (arg == "--dtb")) {
              if (i + 1 < argc) {
                  dtb_file = argv[++i];
              } else {
                  std::cerr << "--dtb option requires file path." << std::endl;
                  show_usage(argv[0]);
                  return 1;
              }
          } else if ((arg == "-o") || (arg == "--output")) {
              if (i + 1 < argc) {
                  config_file = argv[++i];
              } else {
                  std::cerr << "--output option requires file path." << std::endl;
                  show_usage(argv[0]);
                  return 1;
              }
          } else if (arg == "-r") {
              if (i + 1 < argc) {
                  release = argv[++i];
              }
          } else if ((arg == "-s") || (arg == "--show")) {
	      show = true;
          } else {
              show_usage(argv[0]);
              return 1;
          }
      }
  }

  if (dtb_file.empty()) {
      std::cerr << "--dtb option requires file path." << std::endl;
      show_usage(argv[0]);
      return 1;
  }
  dts_blob = dts_read(dtb_file.c_str());
  if (!dts_blob) {
      std::cerr << "ABORT: Failed to read " << dtb_file << std::endl;
      return 1;
  }

  memory_port_width();

  if (!config_file.empty()) {
    std::fstream cfg;

    cfg.open(config_file, fstream::in | fstream::out | fstream::trunc);
    if (cfg.is_open() == false) {
      std::cerr << "Error: Failed to create " << config_file << std::endl;
      return 1;
    }

    write_config_file(cfg, board, release);
  }

  if (show) {
    show_dts_attributes();
  }

  return 0;
}
