// Copyright (c) 2011-2022 Columbia University, System Level Design Group
// SPDX-License-Identifier: Apache-2.0

#include "sm_sensor.hpp"
#include "sm_sensor_directives.hpp"

// Functions

#include "sm_sensor_functions.hpp"

// Processes

void sm_sensor::load_input()
{

    // Reset
    {
        HLS_PROTO("load-reset");

        rd_size_dbg.write(0);
        rd_sp_offset_dbg.write(0);
        src_offset_dbg.write(0);

        load_state_req_dbg.write(0);

        for (int i = 0; i < NUM_CFG_REG; i++)
        {
            cfg_registers[i] = 0;
        }

        this->reset_load_input();

        load_ready.ack.reset_ack();
        load_done.req.reset_req();

        wait();
    }

    // Config
    /* <<--params-->> */
    int64_t rd_size;
    int64_t rd_sp_offset;
    int64_t src_offset;
    {
        HLS_PROTO("load-config");

        cfg.wait_for_config(); // config process

        // User-defined config code
        /* <<--local-params-->> */
    }

    // Load
    while(true)
    {
        HLS_PROTO("load-dma");

        wait();

        this->load_compute_ready_handshake();

        load_state_req_dbg.write(load_state_req);

        switch (load_state_req)
        {
            case POLL_REQ:
            {
                dma_info_t dma_info(0, 1, DMA_SIZE);
                sc_dt::sc_bv<DMA_WIDTH> dataBvin;
                int64_t new_task = 0;

                wait();

                //Wait for 1
                while (new_task != 1)
                {
                    HLS_UNROLL_LOOP(OFF);
                    this->dma_read_ctrl.put(dma_info);
                    dataBvin = this->dma_read_chnl.get();
                    wait();
                    new_task = dataBvin.range(DMA_WIDTH - 1, 0).to_int64();
                }
            }
            break;
            case CFG_REQ:
            {
                dma_info_t dma_info(0, NUM_CFG_REG, DMA_SIZE);
                sc_dt::sc_bv<DMA_WIDTH> dataBvin;

                wait();

                this->dma_read_ctrl.put(dma_info);

                for (int i = 0; i < NUM_CFG_REG; i++)
                {
                    dataBvin = this->dma_read_chnl.get();
                    wait();
                    cfg_registers[i] = dataBvin.range(DMA_WIDTH - 1, 0).to_int64();
                }
            }
            break;
            case LOAD_DATA_REQ:
            {
                // Configuration unit - reading load op, size, src, dst
                {
                    rd_size = cfg_registers[RD_SIZE];
                    rd_sp_offset = cfg_registers[RD_SP_OFFSET];
                    src_offset = cfg_registers[SRC_OFFSET];
                    src_offset += 10;
                    wait();
                }

                {
                    rd_size_dbg.write(rd_size);
                    rd_sp_offset_dbg.write(rd_sp_offset);
                    src_offset_dbg.write(src_offset);
                    wait();
                }

                // Main load operation
                {
                    dma_info_t dma_info(src_offset, rd_size, DMA_SIZE);
                    sc_dt::sc_bv<DMA_WIDTH> dataBv;

                    wait();

                    this->dma_read_ctrl.put(dma_info);

                    for (int i = 0; i < rd_size; i++)
                    {
                        dataBv = this->dma_read_chnl.get();
                        wait();
                        plm_data[rd_sp_offset + i] = dataBv.range(DATA_WIDTH - 1, 0).to_int64();
                    }
                }
            }
            break;
            default:
            break;
        }

        wait();

        this->load_compute_done_handshake();
    }
}

void sm_sensor::store_output()
{
    // Reset
    {
        HLS_PROTO("store-reset");

        wr_size_dbg.write(0);
        wr_sp_offset_dbg.write(0);
        dst_offset_dbg.write(0);

        store_state_req_dbg.write(0);

        this->reset_store_output();

        store_ready.ack.reset_ack();
        store_done.req.reset_req();

        wait();
    }

    // Config
    /* <<--params-->> */
    int64_t wr_size;
    int64_t wr_sp_offset;
    int64_t dst_offset;
    {
        HLS_PROTO("store-config");

        cfg.wait_for_config(); // config process

        // User-defined config code
        /* <<--local-params-->> */
    }

    // Store
    while(true)
    {
        HLS_PROTO("store-dma");

        wait();

        this->store_compute_ready_handshake();

        store_state_req_dbg.write(store_state_req);

        switch (store_state_req)
        {
            case UPDATE_REQ:
            {
                // Send the lock variable update
                dma_info_t dma_info(0, 1, DMA_SIZE);
                sc_dt::sc_bv<DMA_WIDTH> dataBvout;
                dataBvout.range(DMA_WIDTH - 1, 0) = 0;
                
                this->dma_write_ctrl.put(dma_info);
                wait();
                this->dma_write_chnl.put(dataBvout); 
                wait();

                // Wait till the write is accepted at the cache (and previous fences)
                while (!(this->dma_write_chnl.ready)) wait();
                wait();
            }
            break;
            case STORE_DATA_REQ:
            {
                // Configuration unit - reading store op, size, src, dst
                {
                    wr_size = cfg_registers[WR_SIZE];
                    wr_sp_offset = cfg_registers[WR_SP_OFFSET];
                    dst_offset = cfg_registers[DST_OFFSET];
                    dst_offset += 10;
                    wait();
                }

                {
                    wr_size_dbg.write(wr_size);
                    wr_sp_offset_dbg.write(wr_sp_offset);
                    dst_offset_dbg.write(dst_offset);
                    wait();
                }

                {
                    dma_info_t dma_info(dst_offset, wr_size, DMA_SIZE);
                    sc_dt::sc_bv<DMA_WIDTH> dataBv;

                    wait();

                    this->dma_write_ctrl.put(dma_info);

                    for (int i = 0; i < wr_size; i++)
                    {
                        wait();
                        dataBv.range(DATA_WIDTH - 1, 0) = plm_data[wr_sp_offset + i];
                        this->dma_write_chnl.put(dataBv);
                    }

                    // Wait till the last write is accepted at the cache
                    wait();
                    while (!(this->dma_write_chnl.ready)) wait();
                }
            }
            break;
            case STORE_FENCE:
            {
                // Block till L2 to be ready to receive a fence, then send
                this->acc_fence.put(0x2);
                wait();
            }
            break;
            case ACC_DONE:
            {
                // Ensure the previous fence was accepted, then acc_done
                while (!(this->acc_fence.ready)) wait();
                wait();
                this->accelerator_done();
                wait();
            }
            break;
            default:
            break;
        }

        wait();

        this->store_compute_done_handshake();
    }
}

void sm_sensor::compute_kernel()
{
    // Reset
    {
        HLS_PROTO("compute-reset");

        load_store_dbg.write(0);
        rd_op_dbg.write(0);
        wr_op_dbg.write(0);

        load_state_req = 0;
        store_state_req = 0;

        compute_state_req_dbg.write(0);

        this->reset_compute_kernel();

        load_ready.req.reset_req();
        load_done.ack.reset_ack();
        store_ready.req.reset_req();
        store_done.ack.reset_ack();

        wait();
    }

    int64_t load_store;
    int64_t rd_op;
    int64_t wr_op;

    // Synchronization unit - polling new message location
    while(true)
    {
        // Poll for new task
        {
            HLS_PROTO("poll-for-new-task");

            load_state_req = POLL_REQ;

            compute_state_req_dbg.write(1);

            this->compute_load_ready_handshake();
            wait();
            this->compute_load_done_handshake();
            wait();
        }

        // Read config registers
        {
            HLS_PROTO("read-config-registers");

            load_state_req = CFG_REQ;

            compute_state_req_dbg.write(2);

            this->compute_load_ready_handshake();
            wait();
            this->compute_load_done_handshake();
            wait();
        }

        // Schedule new task
        {
            HLS_PROTO("schedule-new-task");

            load_store = cfg_registers[LOAD_STORE];
            rd_op = cfg_registers[RD_OP];
            wr_op = cfg_registers[WR_OP];

            load_store_dbg.write(load_store);
            rd_op_dbg.write(rd_op);
            wr_op_dbg.write(wr_op);
        
            if (load_store == 1)
            {
                // Start a store transfer
                store_state_req = STORE_DATA_REQ;

                this->compute_store_ready_handshake();

                compute_state_req_dbg.write(3);

                wait();
                this->compute_store_done_handshake();
                wait();

                // Stall till all writes are received at the cache
                store_state_req = STORE_FENCE;

                compute_state_req_dbg.write(4);

                this->compute_store_ready_handshake();
                wait();
                this->compute_store_done_handshake();
                wait();
            }
            else
            {
                // Start a store transfer
                load_state_req = LOAD_DATA_REQ;

                compute_state_req_dbg.write(5);

                this->compute_load_ready_handshake();
                wait();
                this->compute_load_done_handshake();
                wait();
            }
        }

        // Update lock
        {
            HLS_PROTO("schedule-new-task");

            store_state_req = UPDATE_REQ;

            compute_state_req_dbg.write(6);

            this->compute_store_ready_handshake();
            wait();
            this->compute_store_done_handshake();
            wait();

            // Stall till lock variable update write is received at the cache
            store_state_req = STORE_FENCE;

            compute_state_req_dbg.write(7);

            this->compute_store_ready_handshake();
            wait();
            this->compute_store_done_handshake();
            wait();
        }

        // Decide next iteration
        {
            HLS_PROTO("end-acc");

            if (rd_op == 1 || wr_op == 1)
            {
                store_state_req = ACC_DONE;

                compute_state_req_dbg.write(8);

                this->compute_store_ready_handshake();
                wait();
                this->compute_store_done_handshake();
                wait();
                this->process_done();
            }
        }
    }
}
