<div align="center">

# ðŸ’» Lab 2: Combinational Digital Circuit Design
## Simulation using Deeds Simulator (d-DcS)
### Universiti Teknologi Malaysia

| ðŸ“… Start Date | ðŸ“… End Date |
| :---: | :---: |
| **8 December 2025** | **22 December 2025** |

</div>

---

## ðŸ“– Overview
In this lab, we moved away from the physical hardware and focused on **software simulation**. We learned the basics of designing, simplifying, and optimizing logic circuits using **Boolean algebra** and **K-maps**.

The main activity was using the **Deeds Simulator (d-DcS)** to do three things:
1.Â  Draw the digital circuits on the computer.
2.Â  Create timing diagrams to see how signals change.
3.Â  Check if our logic was correct using the animation mode.

---

## ðŸŽ¯ Objectives
The main goals for this session were:
- [x] **Learning the Software:** We wanted to learn how to create circuits and generate Truth Tables using the Deeds software.
- [x] **Full Design Process:** We practiced the whole process of designing a circuit, starting from a word problem and finishing with a working simulation.

---

## ðŸ› ï¸ Tools & Environment

| Software | Description |
| :--- | :--- |
| **Deeds Simulator (d-DcS)** | This is the program we used to draw and test our circuits. It lets us click switches on the screen to see the inputs and outputs change in real time. |

---

## ðŸ§ª Laboratory Work

### Part 1: Circuit Analysis & Simplification
**Task:** We were given a logic circuit and had to figure out the Boolean equation for it.
* **Simplification:** We used De Morganâ€™s Theorem to make the equations smaller using **Sum of Product (SOP)** and **Product of Sum (POS)** forms.
* **Verification:** We checked if our math was correct by building the circuit in Deeds and comparing the results.

### Part 2: The "LRT Coach Door" Design Challenge
**Task:** We had to design a circuit to control an LRT train door. The outputs were `OPEN` and `ALARM`. We had to decide when the door should open based on if the train was moving and which station (`S1`, `S2`, `S3`) it was at.

**The Design Process:**
1.Â  **Logic Definition:** First, we looked at the requirements and made a Truth Table.
2.Â  **Optimization:** We used **Karnaugh Maps (K-Maps)** to find the simplest equation possible.
3.Â  **Implementation:** We built the optimized circuit inside the Deeds Simulator.
4.Â  **Universal Gates:** We changed the final design to use **only NAND gates** to show that NAND gates can do everything.

---

## ðŸ“ Reflection

> "Moving from the real chips to computer simulation was a big change for me. Before this, I only did the math on paper, but this session let me visualize the signals moving through the wires on the screen.
>
> Learning the Deeds software was really useful. I liked the LRT Coach Door project because I had to start from scratch. I had to make the Truth Table and then use K-Maps to make it simple. It was a bit hard to change everything to NAND gates, but it was a great feeling when I pressed the simulation button and everything worked perfectly.
>
> Overall, this lab helped me connect the math I learned in class with actual circuit design. I feel much more confident now in reading timing diagrams and finding mistakes in my logic."

---

<div align="center">

## ðŸ“‘ Full Lab Documentation
Since this lab was done on the computer, all my work, circuit files, and diagrams are in the file below.

<table width="100%">
<tr>
<td align="center">
<br/>
<a href="./Lab%202%20Answer%20Faruq%20Akmal.pdf">
<img src="https://img.shields.io/badge/VIEW_FULL_LAB_REPORT-0056D2?style=for-the-badge&logo=adobe-acrobat-reader&logoColor=white" alt="View Lab 2 PDF" />
</a>
<br/>
<br/>
<b>Click the button above to view the PDF file</b>
<br/>
<i>(Lab 2 Answer Faruq Akmal.pdf)</i>
<br/>
<br/>
</td>
</tr>
</table>

</div>
