<!doctype html public "html2.0">
<meta name="abstract" content="HUMAN READABLE ABSTRACT">
<meta name="keywords" content="PowerPC 601 Data Sheet Sheets">
<meta name="owner"    content="kmara@vnet.ibm.com">
<HTML>
<HEAD>
<TITLE>The PowerPC 620 RISC Microprocessor</TITLE>
</HEAD>
<BODY BGCOLOR="FFFFFF">

<IMG SRC="/images/ppcmast.gif" ALT="IBM PowerPC">
<br>
<IMG SRC="620chip1.gif" align = left>
<br><BR><BR><BR><BR>
<h1>PowerPC 620 RISC Microprocessor</h1>
<br><br><br>
[
<a href="/index.html">IBM Microelectronics</a> |
<a href="/products/ppc/index.html">Back to PowerPC</a> ]
<br>
[
<a href="http://www.ibm.com/">IBM home page</a> |
<a href="/orders/index.html">Order</a> |
<a href="http://www.austin.ibm.com/search/">Search</a> |
<a href="/assist/index.html">Contact IBM</a> |
<a href="/finding/index.html">Help</a> |
<a href="/copyright/index.html"> (C)</a> |
<a href="/trademarks/index.html"> (TM)</a>
]
<HR>
<H2>Product Description
</H2>

The PowerPC 620* RISC microprocessor is the first chip in a new product line of servers and high-end workstations within the PowerPC microprocessor family.  It features a high bandwidth memory subsystem ideal for symmetric multiprocessing, transaction processing and numerically intensive computing.  It's the first 64-bit implementation of the PowerPC
Architecture* supporting both 32/64-bit applications.
<P>
The PowerPC 620 microprocessor(tm) has a center frequency of 133 MHz and uses a 5-stage pipeline: fetch, dispatch, execute, complete and writeback.  It uses a superscaler design to control six independent execution units: branch, three integer, floating-point and load/store.  Branch prediction, instruction prefetching and speculative execution are used to take advantage of multiple execution units.  Instructions are dispatched to the execution units in program order, executed out-of-order, and completed in-order to support precise exceptions.
<P>
<HR>
<h1>Specifications</h1>
<PRE>
-----------------------------------------------------------------
| Technology             | 0.5  m CMOS, four levels of metal    |
|------------------------|--------------------------------------|
| Die Size               | 311mm2  , 17.1 mm x 18.2 mm          |
|------------------------|--------------------------------------|
| Number of Transistors  | -7 million                           |
|                        |                                      |
|------------------------|--------------------------------------|
| Performance            | 225 SPECint92**  , 300 SPECfp92**    |
|                        | @ 133MHz (estimated)                 |
|------------------------|--------------------------------------|
| Supply Voltage         | 3.3V + 0.3V                          |
|------------------------|--------------------------------------|
| Power Dissipation      | 30W @ 133MHz                         |
|------------------------|--------------------------------------|
| Signal I/O             | 482                                  |
|------------------------|--------------------------------------|
| Packaging              | 25 x 25 Ball Grid Array (BGA)        |
-----------------------------------------------------------------
</PRE>
<h1>Highlights</h1>

<B>L2 Cache Interface:</B>
<UL>
<LI>128-bit CMOS/GTL data interface
<LI>Unified instruction and data secondary cache
<LI>Direct mapped, physically indexed, physically tagged
<LI>Cache capacity configur- able from 1MB to 128MB
<LI>Interface clocked at 1, 1/2 or 1/3 the processor clock
<LI>ECC protected
</UL>
<B>Bus Interface:</B>
<UL>
<LI>40-bit address bus, 128-bit data bus with byte parity
<LI>Supports 64-bit data bus mode
<LI>Split transaction, pipelined snoop bus protocol
<LI>Interface clocked at 1/2, 1/3 or 1/4 the processor clock
<LI>On-chip phase-lock-loop
</UL>
<B>Software/System Support:</B>
<UL>
<LI>Performance monitor functions
<LI>Power management
<LI>IEEE 1149.1 (JTAG)
 interface and on-chip LSSD
<LI>Array built-in self test and on-chip debug support
</UL>
<B>64-bit Advanced Superscaler Processor:</B>
<UL>
<LI>Fetch and dispatch up to 4 instructions per cycle
<LI>Speculative execution past 4 unresolved branches
<LI>Register renaming for integer, floating-point registers
</UL>
<B>Six Execution Units:</B>
<UL>
<LI>Branch unit with 4 reservation stations
<LI>3 integer units with 2 reservation stations each
<LI>Floating-point unit supporting IEEE-754 single and double precision with 2 reservation stations
<LI>Load/store unit with 3 reservation stations
</UL>       
<B>Static/Dynamic Branch Prediction:</B>
<UL>
<LI>Branch prediction in fetch and dispatch stages
<LI>256-entry branch target address cache
<LI>2048-entry branch history table
</UL>       
<B>Caches:</B>
<UL>
<LI>32KB, 8-way set associative non-blocking data cache
<LI>Write-thru or write-back data cache modes
<LI>Parity protection on both caches
<LI>20-entry, fully associative segment lookaside buffer
<LI>16 segment registers for 
32-bit mode support
<LI>Separate 64-entry, fully associative effective to real address translators for instruction and data
<LI>4 instruction, 4 data block address translation registers
<LI>Coherent data cache 
<LI>(4-state MESI protocol)
</UL>       
<B>Memory Management and MP Support:</B>
<UL>
<LI>80-bit virtual, 64-bit effective addressing
<LI>128-entry, 2-way set associative shared TLB
<LI>20-entry, fully associatve segment lookaside buffer
<LI>16 segment registers for 32-bit mode support
<LI>Separate 64-entry, fully associative effective to real address translators for instruction and data
<LI>4 instruction, 4 data block address translation registers
<LI>Coherent data cache (4-state MESI protocol)
</UL>
<B>L2 Cache Interface:</B>
<UL>
<LI>128-bit CMOS/GTL data interface
<LI>Unified instruction and data secondary cache
<LI>Direct mapped, physically indexed, physically tagged
<LI>Cache capacity configurable from 1MB to 128MB
<LI>Interface clocked at 1, 1/2 or 1/3 the processor clock
<LI>ECC protected
</UL>
<B>Bus Interface:</B>
<UL>
<LI>40-bit address bus, 128-bit data bus with byte parity
<LI>Supports 64-bit data bus mode
<LI>Split transaction, pipelined snoop bus protocol
<LI>Interface clocked at 1/2, 1/3 or 1/4 the processor clock
<LI>On-chip phase-lock-loop
</UL>
<B>Software/System Support:</B>
<UL>
<LI>Performance monitor functions
<LI>Power management
<LI>IEEE 1149.1 (JTA(3) interface and on-chip LSSD
<LI>Array built-in self test and on-chip debug support
</UL>
<HR>

<H6>
(C) International Business Machines Corporation 1994
<P>
Printed in the United States of America <BR>
9/94 <BR>
All rights reserved. <BR>
<P>
IBM and the IBM logo are registered trademarks of the IBM Corporation.  The following  terms are trademarks or registered trademarks of the IBM Corporation: IBM Microelectronics, Total Technology Solutions.
<P>
*   Indicates a trademark or registered trademark of the
     International Business Machines Corporation.
<P>
**All other product and company names are trademarks or
    registered trademarks of their respective holders.
<P>
Document No. MPR620SFU-01
In this document, the terms "PowerPC 620 microprocessor" and "620" are used to denote the fourth microprocessor of the PowerPC Architecture family.
<H6>
This document may contain preliminary information and is subject to change by IBM without notice.  IBM assumes no responsibility of liability for any use of the information contained herein.  Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties.  The products described in this document are not intended for use in implantation or other direct life support applications where malfunction may result in direct physical harm or injury to persons.  NO WARRANTIES OF ANY KIND, INCLUDING BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF  MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE OFFERED IN THIS DOCU-MENT.
<P>
Document No. MPR620SFU-01
</H6>
</h6>
<hr>
[
<a href="/index.html">IBM Microelectronics</a> |
<a href="/products/ppc/index.html">Back to PowerPC</a> ]
<br>
[
<a href="http://www.ibm.com/">IBM home page</a> |
<a href="/orders/index.html">Order</a> |
<a href="http://www.austin.ibm.com/search/">Search</a> |
<a href="/assist/index.html">Contact IBM</a> |
<a href="/finding/index.html">Help</a> |
<a href="/copyright/index.html"> (C)</a> |
<a href="/trademarks/index.html"> (TM)</a>
]
</BODY>
</HTML>
