
;; Function vfp_propagate_nan (vfp_propagate_nan)[0:154]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 25 n_edges 34 count 48 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 25 n_edges 34 count 48 (  1.9)

**scanning insn=247
mems_found = 0, cannot_delete = true

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=9
  mem: (reg/v/f:SI 1 r1 [orig:143 vsn ] [143])

   after canon_rtx address: (reg/v/f:SI 1 r1 [orig:143 vsn ] [143])
expanding: r1 into: NULL

   after cselib_expand address: (reg/v/f:SI 1 r1 [orig:143 vsn ] [143])

   after canon_rtx address: (reg/v/f:SI 1 r1 [orig:143 vsn ] [143])
  varying cselib base=2 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 1 r1 [orig:143 vsn ] [143]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=14
  mem: (plus:SI (reg/v/f:SI 1 r1 [orig:143 vsn ] [143])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 1 r1 [orig:143 vsn ] [143])
    (const_int 4 [0x4]))
expanding: r1 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 1 r1 [orig:143 vsn ] [143])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 1 r1 [orig:143 vsn ] [143])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:143 vsn ] [143])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=16
mems_found = 0, cannot_delete = true

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=218
mems_found = 0, cannot_delete = true

**scanning insn=24
mems_found = 0, cannot_delete = true

**scanning insn=209
mems_found = 0, cannot_delete = true

**scanning insn=220
mems_found = 0, cannot_delete = true

**scanning insn=37
mems_found = 0, cannot_delete = true

**scanning insn=38
mems_found = 0, cannot_delete = true

**scanning insn=40
mems_found = 0, cannot_delete = true

**scanning insn=222
mems_found = 0, cannot_delete = true

**scanning insn=45
  mem: (plus:SI (reg/v/f:SI 1 r1 [orig:143 vsn ] [143])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 1 r1 [orig:143 vsn ] [143])
    (const_int 4 [0x4]))
expanding: r1 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 1 r1 [orig:143 vsn ] [143])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 1 r1 [orig:143 vsn ] [143])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:143 vsn ] [143])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=244
mems_found = 0, cannot_delete = true

**scanning insn=245
mems_found = 0, cannot_delete = false

**scanning insn=246
mems_found = 0, cannot_delete = false

**scanning insn=57
mems_found = 0, cannot_delete = true

**scanning insn=58
mems_found = 0, cannot_delete = true

**scanning insn=60
mems_found = 0, cannot_delete = true

**scanning insn=224
mems_found = 0, cannot_delete = true

**scanning insn=65
  mem: (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])

   after canon_rtx address: (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])
expanding: r2 into: NULL

   after cselib_expand address: (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])

   after canon_rtx address: (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 2 r2 [orig:144 vsm ] [144]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=67
mems_found = 0, cannot_delete = true

**scanning insn=68
mems_found = 0, cannot_delete = true

**scanning insn=70
  mem: (plus:SI (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])
    (const_int 4 [0x4]))
expanding: r2 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=71
mems_found = 0, cannot_delete = true

**scanning insn=72
mems_found = 0, cannot_delete = true

**scanning insn=74
mems_found = 0, cannot_delete = true

**scanning insn=226
mems_found = 0, cannot_delete = true

**scanning insn=80
mems_found = 0, cannot_delete = true

**scanning insn=213
mems_found = 0, cannot_delete = true

**scanning insn=228
mems_found = 0, cannot_delete = true

**scanning insn=93
mems_found = 0, cannot_delete = true

**scanning insn=94
mems_found = 0, cannot_delete = true

**scanning insn=96
mems_found = 0, cannot_delete = true

**scanning insn=230
mems_found = 0, cannot_delete = true

**scanning insn=101
  mem: (plus:SI (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])
    (const_int 4 [0x4]))
expanding: r2 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=241
mems_found = 0, cannot_delete = true

**scanning insn=242
mems_found = 0, cannot_delete = false

**scanning insn=243
mems_found = 0, cannot_delete = false

**scanning insn=114
mems_found = 0, cannot_delete = true

**scanning insn=115
mems_found = 0, cannot_delete = true

**scanning insn=117
mems_found = 0, cannot_delete = true

**scanning insn=232
mems_found = 0, cannot_delete = true

**scanning insn=123
mems_found = 0, cannot_delete = true

**scanning insn=124
mems_found = 0, cannot_delete = true

**scanning insn=238
mems_found = 0, cannot_delete = true

**scanning insn=239
mems_found = 0, cannot_delete = true

**scanning insn=240
mems_found = 0, cannot_delete = true

**scanning insn=135
mems_found = 0, cannot_delete = true

**scanning insn=136
mems_found = 0, cannot_delete = true

**scanning insn=138
mems_found = 0, cannot_delete = true

**scanning insn=146
  mem: (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
    (const_int 4 [0x4]))
expanding: r1 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=147
mems_found = 0, cannot_delete = true

**scanning insn=148
  mem: (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
    (const_int 4 [0x4]))
expanding: r1 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
mems_found = 1, cannot_delete = false

**scanning insn=153
  mem: (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
    (const_int 4 [0x4]))
expanding: r1 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s:SI (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
        (const_int 4 [0x4])) [0 S4 A32])
  mem: (reg/v/f:SI 1 r1 [orig:139 nan ] [139])

   after canon_rtx address: (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
expanding: r1 into: NULL

   after cselib_expand address: (reg/v/f:SI 1 r1 [orig:139 nan ] [139])

   after canon_rtx address: (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139]) [0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=164
mems_found = 0, cannot_delete = true

**scanning insn=154
  mem: (reg/v/f:SI 12 ip [orig:142 vsd ] [142])

   after canon_rtx address: (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
expanding: r12 into: NULL

   after cselib_expand address: (reg/v/f:SI 12 ip [orig:142 vsd ] [142])

   after canon_rtx address: (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  varying cselib base=4 offset = 0
 processing cselib store [0..4)
  mem: (plus:SI (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
    (const_int 4 [0x4]))
expanding: r12 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
    (const_int 4 [0x4]))
  varying cselib base=4 offset = 4
 processing cselib store [4..8)
mems_found = 2, cannot_delete = false

**scanning insn=179
mems_found = 0, cannot_delete = true

**scanning insn=185
mems_found = 0, cannot_delete = false

**scanning insn=250
mems_found = 0, cannot_delete = false
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_propagate_nan

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,12u} r1={4d,8u,3d} r2={1d,6u,1d} r3={5d,5u} r4={7d,8u} r5={8d,7u} r12={1d,2u} r13={2d,25u} r14={1d,2u} r24={17d,18u} 
;;    total ref usage 150{53d,93u,4e} in 65{65 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 12 [ip] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 247 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 247 7 248 2 arch/arm/vfp/vfpsingle.c:217 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 5 r5)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -12 [0xfffffffffffffff4])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [0 S4 A32])
                            (reg:SI 5 r5))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 8 [0x8])) [0 S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))

(note 248 247 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 248 10 2 NOTE_INSN_FUNCTION_BEG)

(note 10 6 2 2 NOTE_INSN_DELETED)

(insn 2 10 9 2 arch/arm/vfp/vfpsingle.c:217 (set (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
        (reg:SI 0 r0 [ vsd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ vsd ])
        (nil)))

(insn 9 2 11 2 arch/arm/vfp/vfp.h:231 (set (reg:SI 0 r0 [orig:135 D.5510 ] [135])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 1 r1 [orig:143 vsn ] [143]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 11 9 12 2 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:135 D.5510 ] [135])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 12 11 13 2 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 6)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  6 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 15 3 arch/arm/vfp/vfp.h:232 (set (reg:SI 0 r0 [orig:136 D.5509 ] [136])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:143 vsn ] [143])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 3 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:136 D.5509 ] [136])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 16 15 17 3 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 21)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4]
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 218 4 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 4 r4 [orig:138 tn ] [138])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 8 [0x8])
        (nil)))

(jump_insn 218 18 219 4 (set (pc)
        (label_ref 55)) 242 {*arm_jump} (nil))
;; End of basic block 4 -> ( 9)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  9 [100.0%] 

(barrier 219 218 21)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  3 [50.0%] 
(code_label 21 219 22 5 3 "" [1 uses])

(note 22 21 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 23 22 24 5 NOTE_INSN_DELETED)

(insn 24 23 209 5 arch/arm/vfp/vfp.h:234 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 0 r0 [orig:136 D.5509 ] [136])
                (const_int 1 [0x1])
                (const_int 29 [0x1d]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 0 r0 [orig:136 D.5509 ] [136])
        (nil)))

(insn 209 24 220 5 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 4 r4 [orig:138 tn ] [138])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(jump_insn 220 209 221 5 (set (pc)
        (label_ref 55)) 242 {*arm_jump} (nil))
;; End of basic block 5 -> ( 9)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  9 [100.0%] 

(barrier 221 220 35)

;; Start of basic block ( 2) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 35 221 36 6 2 "" [1 uses])

(note 36 35 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 6 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:135 D.5510 ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [orig:135 D.5510 ] [135])
        (nil)))

(jump_insn 38 37 39 6 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 43)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  8 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4]
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 39 38 40 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 222 7 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 4 r4 [orig:138 tn ] [138])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(jump_insn 222 40 223 7 (set (pc)
        (label_ref 55)) 242 {*arm_jump} (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  9 [100.0%] 

(barrier 223 222 43)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  6 [50.0%] 
(code_label 43 223 44 8 6 "" [1 uses])

(note 44 43 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 46 44 45 8 NOTE_INSN_DELETED)

(insn 45 46 244 8 arch/arm/vfp/vfp.h:239 (set (reg:SI 4 r4 [orig:148 <variable>.significand ] [148])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:143 vsn ] [143])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:143 vsn ] [143])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(insn 244 45 245 8 arch/arm/vfp/vfp.h:242 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 4 r4 [orig:148 <variable>.significand ] [148])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 245 244 246 8 arch/arm/vfp/vfp.h:242 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:138 tn ] [138])
            (const_int 3 [0x3]))) 2345 {neon_vornv2di+78} (nil))

(insn 246 245 55 8 arch/arm/vfp/vfp.h:242 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:138 tn ] [138])
            (const_int 5 [0x5]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 8 -> ( 9)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 5 4 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%] 
;; Pred edge  4 [100.0%] 
;; Pred edge  7 [100.0%] 
(code_label 55 246 56 9 4 "" [3 uses])

(note 56 55 57 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 57 56 58 9 arch/arm/vfp/vfpsingle.c:223 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 58 57 59 9 arch/arm/vfp/vfpsingle.c:223 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 63)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 9 -> ( 11 10)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  11 [85.0%] 
;; Succ edge  10 [15.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 5 [r5]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 5 [r5]
;; live  kill	

;; Pred edge  9 [15.0%]  (fallthru)
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 224 10 arch/arm/vfp/vfpsingle.c:219 (set (reg/v:SI 5 r5 [orig:137 tm ] [137])
        (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(jump_insn 224 60 225 10 (set (pc)
        (label_ref 111)) 242 {*arm_jump} (nil))
;; End of basic block 10 -> ( 18)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  18 [100.0%] 

(barrier 225 224 63)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  9 [85.0%] 
(code_label 63 225 64 11 8 "" [1 uses])

(note 64 63 66 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 66 64 65 11 NOTE_INSN_DELETED)

(insn 65 66 67 11 arch/arm/vfp/vfp.h:231 (set (reg:SI 0 r0 [orig:133 D.5516 ] [133])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 2 r2 [orig:144 vsm ] [144]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 67 65 68 11 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:133 D.5516 ] [133])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 68 67 69 11 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 91)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 11 -> ( 12 15)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  12 [28.0%]  (fallthru)
;; Succ edge  15 [72.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  11 [28.0%]  (fallthru)
(note 69 68 70 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 70 69 71 12 arch/arm/vfp/vfp.h:232 (set (reg:SI 0 r0 [orig:134 D.5515 ] [134])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 12 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:134 D.5515 ] [134])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 72 71 73 12 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 77)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  14 [50.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 5 [r5]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 5 [r5]
;; live  kill	

;; Pred edge  12 [50.0%]  (fallthru)
(note 73 72 74 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 226 13 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 5 r5 [orig:137 tm ] [137])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 8 [0x8])
        (nil)))

(jump_insn 226 74 227 13 (set (pc)
        (label_ref 111)) 242 {*arm_jump} (nil))
;; End of basic block 13 -> ( 18)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  18 [100.0%] 

(barrier 227 226 77)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 5 [r5] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  12 [50.0%] 
(code_label 77 227 78 14 11 "" [1 uses])

(note 78 77 79 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note 79 78 80 14 NOTE_INSN_DELETED)

(insn 80 79 213 14 arch/arm/vfp/vfp.h:234 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 0 r0 [orig:134 D.5515 ] [134])
                (const_int 1 [0x1])
                (const_int 29 [0x1d]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 0 r0 [orig:134 D.5515 ] [134])
        (nil)))

(insn 213 80 228 14 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 5 r5 [orig:137 tm ] [137])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(jump_insn 228 213 229 14 (set (pc)
        (label_ref 111)) 242 {*arm_jump} (nil))
;; End of basic block 14 -> ( 18)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  18 [100.0%] 

(barrier 229 228 91)

;; Start of basic block ( 11) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  11 [72.0%] 
(code_label 91 229 92 15 10 "" [1 uses])

(note 92 91 93 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 15 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:133 D.5516 ] [133])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [orig:133 D.5516 ] [133])
        (nil)))

(jump_insn 94 93 95 15 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 99)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 15 -> ( 17 16)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  17 [50.0%] 
;; Succ edge  16 [50.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 5 [r5]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 5 [r5]
;; live  kill	

;; Pred edge  15 [50.0%]  (fallthru)
(note 95 94 96 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 230 16 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 5 r5 [orig:137 tm ] [137])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(jump_insn 230 96 231 16 (set (pc)
        (label_ref 111)) 242 {*arm_jump} (nil))
;; End of basic block 16 -> ( 18)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  18 [100.0%] 

(barrier 231 230 99)

;; Start of basic block ( 15) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 5 [r5] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  15 [50.0%] 
(code_label 99 231 100 17 13 "" [1 uses])

(note 100 99 102 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note 102 100 101 17 NOTE_INSN_DELETED)

(insn 101 102 241 17 arch/arm/vfp/vfp.h:239 (set (reg:SI 5 r5 [orig:151 <variable>.significand ] [151])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(insn 241 101 242 17 arch/arm/vfp/vfp.h:242 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 5 r5 [orig:151 <variable>.significand ] [151])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 242 241 243 17 arch/arm/vfp/vfp.h:242 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 5 r5 [orig:137 tm ] [137])
            (const_int 3 [0x3]))) 2345 {neon_vornv2di+78} (nil))

(insn 243 242 111 17 arch/arm/vfp/vfp.h:242 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 5 r5 [orig:137 tm ] [137])
            (const_int 5 [0x5]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 17 -> ( 18)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 17 14 10 13 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%] 
;; Pred edge  10 [100.0%] 
;; Pred edge  13 [100.0%] 
;; Pred edge  16 [100.0%] 
(code_label 111 243 112 18 9 "" [4 uses])

(note 112 111 113 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note 113 112 114 18 NOTE_INSN_DELETED)

(insn 114 113 115 18 arch/arm/vfp/vfpsingle.c:226 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 3 r3 [orig:145 fpscr ] [145])
                (const_int 1 [0x1])
                (const_int 25 [0x19]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:145 fpscr ] [145])
        (nil)))

(jump_insn 115 114 116 18 arch/arm/vfp/vfpsingle.c:226 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  19 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	

;; Pred edge  18 [50.0%]  (fallthru)
(note 116 115 117 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 232 19 arch/arm/vfp/vfpsingle.c:230 (set (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(jump_insn 232 117 233 19 (set (pc)
        (label_ref 149)) 242 {*arm_jump} (nil))
;; End of basic block 19 -> ( 24)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  24 [100.0%] 

(barrier 233 232 121)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  18 [50.0%] 
(code_label 121 233 122 20 15 "" [1 uses])

(note 122 121 123 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 20 arch/arm/vfp/vfpsingle.c:237 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:138 tn ] [138])
            (const_int 48 [0x30]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 124 123 125 20 arch/arm/vfp/vfpsingle.c:237 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 144)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 20 -> ( 23 21)
;; lr  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  23 [28.0%] 
;; Succ edge  21 [72.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  20 [72.0%]  (fallthru)
(note 125 124 126 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(note 126 125 127 21 NOTE_INSN_DELETED)

(note 127 126 129 21 NOTE_INSN_DELETED)

(note 129 127 130 21 NOTE_INSN_DELETED)

(note 130 129 132 21 NOTE_INSN_DELETED)

(note 132 130 133 21 NOTE_INSN_DELETED)

(note 133 132 238 21 NOTE_INSN_DELETED)

(insn 238 133 239 21 arch/arm/vfp/vfpsingle.c:237 discrim 2 (parallel [
            (set (reg:SI 3 r3 [160])
                (ne:SI (reg/v:SI 5 r5 [orig:137 tm ] [137])
                    (const_int 48 [0x30])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 239 238 240 21 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:138 tn ] [138])
            (const_int 16 [0x10]))) 219 {*arm_cmpsi_insn} (nil))

(insn 240 239 135 21 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:SI 3 r3 [160])
        (if_then_else:SI (eq:SI (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 3 r3 [160])
            (const_int 0 [0x0]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 135 240 136 21 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [160])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [160])
        (nil)))

(jump_insn 136 135 137 21 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 144)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 21 -> ( 23 22)
;; lr  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  23 [50.0%] 
;; Succ edge  22 [50.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	

;; Pred edge  21 [50.0%]  (fallthru)
(note 137 136 138 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 144 22 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
        (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])
        (nil)))
;; End of basic block 22 -> ( 23)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 21 22 20) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  21 [50.0%] 
;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  20 [28.0%] 
(code_label 144 138 145 23 18 "" [2 uses])

(note 145 144 146 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 146 145 147 23 arch/arm/vfp/vfpsingle.c:244 (set (reg:SI 3 r3 [orig:161 <variable>.significand ] [161])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(insn 147 146 148 23 arch/arm/vfp/vfpsingle.c:244 (set (reg:SI 3 r3 [162])
        (ior:SI (reg:SI 3 r3 [orig:161 <variable>.significand ] [161])
            (const_int 536870912 [0x20000000]))) 89 {*arm_iorsi3} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(insn 148 147 149 23 arch/arm/vfp/vfpsingle.c:244 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 3 r3 [162])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [162])
        (nil)))
;; End of basic block 23 -> ( 24)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 23 19) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 24 [cc]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	

;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%] 
(code_label 149 148 150 24 16 "" [1 uses])

(note 150 149 155 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(note 155 150 156 24 NOTE_INSN_DELETED)

(note 156 155 158 24 NOTE_INSN_DELETED)

(note 158 156 159 24 NOTE_INSN_DELETED)

(note 159 158 161 24 NOTE_INSN_DELETED)

(note 161 159 162 24 NOTE_INSN_DELETED)

(note 162 161 163 24 NOTE_INSN_DELETED)

(note 163 162 217 24 NOTE_INSN_DELETED)

(note 217 163 153 24 NOTE_INSN_DELETED)

(insn 153 217 164 24 arch/arm/vfp/vfpsingle.c:247 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (nil))

(insn 164 153 154 24 arch/arm/vfp/vfpsingle.c:252 (set (reg:CC_DEQ 24 cc)
        (compare:CC_DEQ (ior:SI (eq:SI (reg/v:SI 5 r5 [orig:137 tm ] [137])
                    (const_int 48 [0x30]))
                (eq:SI (reg/v:SI 4 r4 [orig:138 tn ] [138])
                    (const_int 48 [0x30])))
            (const_int 0 [0x0]))) 285 {*cmp_ior} (nil))

(insn 154 164 179 24 arch/arm/vfp/vfpsingle.c:247 (parallel [
            (set (mem/s:SI (reg/v/f:SI 12 ip [orig:142 vsd ] [142]) [0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(insn 179 154 185 24 arch/arm/vfp/vfpsingle.c:253 (set (reg/i:SI 0 r0)
        (if_then_else:SI (ne (reg:CC_DEQ 24 cc)
                (const_int 0 [0x0]))
            (const_int 1 [0x1])
            (const_int 256 [0x100]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_DEQ 24 cc)
        (nil)))

(insn 185 179 249 24 arch/arm/vfp/vfpsingle.c:253 (use (reg/i:SI 0 r0)) -1 (nil))

(note 249 185 250 24 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 250 249 251 24 arch/arm/vfp/vfpsingle.c:253 (return) -1 (nil))
;; End of basic block 24 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 251 250 236)

(note 236 251 237 NOTE_INSN_DELETED)

(note 237 236 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_multiply (vfp_single_multiply)[0:174]

deferring rescan insn with uid = 48.
starting the processing of deferred insns
verify found no changes in insn with uid = 48.
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 22 count 29 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 22 count 30 (  1.9)

**scanning insn=133
mems_found = 0, cannot_delete = true

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=9
  mem: (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])

   after canon_rtx address: (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
expanding: r1 into: NULL

   after cselib_expand address: (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])

   after canon_rtx address: (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
  varying cselib base=2 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=10
  mem: (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])

   after canon_rtx address: (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
expanding: r2 into: NULL

   after cselib_expand address: (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])

   after canon_rtx address: (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
  varying cselib base=3 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=14
mems_found = 0, cannot_delete = true

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=16
mems_found = 0, cannot_delete = true

**scanning insn=19
  mem: (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 2 [0x2]))
expanding: r2 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 2 [0x2]))
  varying cselib base=1 offset = 2
 processing cselib load mem:(mem/s/j:HI (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
        (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=21
  mem: (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
    (const_int 2 [0x2]))
expanding: r1 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
    (const_int 2 [0x2]))
  varying cselib base=2 offset = 2
 processing cselib load mem:(mem/s/j:HI (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
        (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=23
mems_found = 0, cannot_delete = true

**scanning insn=24
  mem: (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
    (const_int 2 [0x2]))
expanding: r12 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
    (const_int 2 [0x2]))
  varying cselib base=5 offset = 2
 processing cselib store [2..4)
mems_found = 1, cannot_delete = false

**scanning insn=25
  mem: (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])

   after canon_rtx address: (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
expanding: r1 into: NULL

   after cselib_expand address: (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])

   after canon_rtx address: (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
  varying cselib base=2 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141]) [0 <variable>.exponent+0 S2 A32])
 processing cselib load against insn 24
removing from active insn=24 has store
mems_found = 0, cannot_delete = true

**scanning insn=27
mems_found = 0, cannot_delete = true

**scanning insn=28
mems_found = 0, cannot_delete = true

**scanning insn=30
  mem: (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
    (const_int 4 [0x4]))
expanding: r1 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=31
mems_found = 0, cannot_delete = true

**scanning insn=32
mems_found = 0, cannot_delete = true

**scanning insn=34
  mem: (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])

   after canon_rtx address: (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
expanding: r2 into: NULL

   after cselib_expand address: (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])

   after canon_rtx address: (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=36
mems_found = 0, cannot_delete = true

**scanning insn=37
mems_found = 0, cannot_delete = true

**scanning insn=39
  mem: (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 4 [0x4]))
expanding: r2 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=40
mems_found = 0, cannot_delete = true

**scanning insn=41
mems_found = 0, cannot_delete = true

**scanning insn=44
mems_found = 0, cannot_delete = true

**scanning insn=139
mems_found = 0, cannot_delete = true

**scanning insn=48
  mem: (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>)

   after canon_rtx address: (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=54
  mem: (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 4 [0x4]))
expanding: r2 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=53
mems_found = 0, cannot_delete = true

**scanning insn=56
mems_found = 0, cannot_delete = true

**scanning insn=57
mems_found = 0, cannot_delete = true

**scanning insn=59
mems_found = 0, cannot_delete = true

**scanning insn=64
mems_found = 0, cannot_delete = true

**scanning insn=62
  mem: (plus:SI (reg/f:SI 2 r2 [158])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 2 r2 [158])
    (const_int 4 [0x4]))
expanding: r2 into: (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])

   after cselib_expand address: (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (const_int 4 [0x4])))

   after canon_rtx address: (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (const_int 4 [0x4])))
  gid=1 offset=4 
 processing const load gid=1[4..8)
  mem: (reg/f:SI 2 r2 [158])

   after canon_rtx address: (reg/f:SI 2 r2 [158])
expanding: r2 into: (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])

   after cselib_expand address: (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])

   after canon_rtx address: (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
  gid=1 offset=0 
 processing const load gid=1[0..4)
mems_found = 0, cannot_delete = true

**scanning insn=63
  mem: (reg/v/f:SI 12 ip [orig:140 vsd ] [140])

   after canon_rtx address: (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
expanding: r12 into: NULL

   after cselib_expand address: (reg/v/f:SI 12 ip [orig:140 vsd ] [140])

   after canon_rtx address: (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
  varying cselib base=1 offset = 0
 processing cselib store [0..4)
  mem: (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
    (const_int 4 [0x4]))
expanding: r12 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
mems_found = 2, cannot_delete = false

**scanning insn=124
mems_found = 0, cannot_delete = true

**scanning insn=72
mems_found = 0, cannot_delete = true

**scanning insn=73
  mem: (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
    (const_int 4 [0x4]))
expanding: r12 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
mems_found = 1, cannot_delete = false

**scanning insn=132
mems_found = 0, cannot_delete = true

**scanning insn=71
  mem: (reg/v/f:SI 12 ip [orig:140 vsd ] [140])

   after canon_rtx address: (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
expanding: r12 into: NULL

   after cselib_expand address: (reg/v/f:SI 12 ip [orig:140 vsd ] [140])

   after canon_rtx address: (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
  varying cselib base=1 offset = 0
 processing cselib store [0..2)
    trying store in insn=73 gid=-1[4..8)
mems_found = 1, cannot_delete = false

**scanning insn=126
mems_found = 0, cannot_delete = true

**scanning insn=79
  mem: (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])

   after canon_rtx address: (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
expanding: r2 into: NULL

   after cselib_expand address: (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])

   after canon_rtx address: (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=81
  mem: (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 4 [0x4]))
expanding: r2 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=80
mems_found = 0, cannot_delete = true

**scanning insn=83
mems_found = 0, cannot_delete = true

**scanning insn=84
mems_found = 0, cannot_delete = true

**scanning insn=90
  mem: (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
    (const_int 4 [0x4]))
expanding: r12 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
mems_found = 1, cannot_delete = false

**scanning insn=91
mems_found = 0, cannot_delete = true

**scanning insn=88
  mem: (reg/v/f:SI 12 ip [orig:140 vsd ] [140])

   after canon_rtx address: (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
expanding: r12 into: NULL

   after cselib_expand address: (reg/v/f:SI 12 ip [orig:140 vsd ] [140])

   after canon_rtx address: (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
  varying cselib base=1 offset = 0
 processing cselib store [0..2)
    trying store in insn=90 gid=-1[4..8)
mems_found = 1, cannot_delete = false

**scanning insn=128
mems_found = 0, cannot_delete = true

**scanning insn=98
mems_found = 0, cannot_delete = true

**scanning insn=107
mems_found = 0, cannot_delete = true

**scanning insn=100
mems_found = 0, cannot_delete = true

**scanning insn=101
  mem: (reg/v/f:SI 12 ip [orig:140 vsd ] [140])

   after canon_rtx address: (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
expanding: r12 into: NULL

   after cselib_expand address: (reg/v/f:SI 12 ip [orig:140 vsd ] [140])

   after canon_rtx address: (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
  varying cselib base=3 offset = 0
 processing cselib store [0..2)
mems_found = 1, cannot_delete = false

**scanning insn=102
  mem: (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 4 [0x4]))
expanding: r2 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 4 [0x4]))
  varying cselib base=4 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
 processing cselib load against insn 101
removing from active insn=101 has store
mems_found = 0, cannot_delete = true

**scanning insn=103
  mem: (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
    (const_int 4 [0x4]))
expanding: r1 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
    (const_int 4 [0x4]))
  varying cselib base=5 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=104
mems_found = 0, cannot_delete = true

**scanning insn=105
mems_found = 0, cannot_delete = true

**scanning insn=106
  mem: (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
    (const_int 4 [0x4]))
expanding: r12 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
    (const_int 4 [0x4]))
  varying cselib base=3 offset = 4
 processing cselib store [4..8)
mems_found = 1, cannot_delete = false

**scanning insn=114
mems_found = 0, cannot_delete = true

**scanning insn=120
mems_found = 0, cannot_delete = false

**scanning insn=136
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
group 1(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_multiply

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={16d,20u} r1={5d,9u,1d} r2={7d,15u,2d} r3={9d,6u} r4={7d,9u} r5={2d,4u} r12={2d,10u,1d} r13={2d,17u} r14={1d,3u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={9d,7u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 274{170d,100u,4e} in 63{62 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 4 [r4] 12 [ip] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 4 [r4] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 133 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 133 7 134 2 arch/arm/vfp/vfpsingle.c:836 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -12 [0xfffffffffffffff4])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 5 r5))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 8 [0x8])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 134 133 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 134 2 2 NOTE_INSN_FUNCTION_BEG)

(insn 2 6 9 2 arch/arm/vfp/vfpsingle.c:836 (set (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
        (reg:SI 0 r0 [ vsd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ vsd ])
        (nil)))

(insn 9 2 10 2 arch/arm/vfp/vfpsingle.c:845 (set (reg:SI 4 r4 [orig:144 <variable>.exponent ] [144])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:845 (set (reg:SI 0 r0 [orig:145 <variable>.exponent ] [145])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:845 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 4 r4 [orig:144 <variable>.exponent ] [144])
            (reg:SI 0 r0 [orig:145 <variable>.exponent ] [145]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 4 r4 [orig:144 <variable>.exponent ] [144])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:145 <variable>.exponent ] [145])
            (nil))))

(jump_insn 12 11 13 2 arch/arm/vfp/vfpsingle.c:845 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 15 3 arch/arm/vfp/vfpsingle.c:845 (set (reg/v/f:SI 0 r0 [orig:133 vsn.241 ] [133])
        (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
        (nil)))

(insn 15 14 16 3 arch/arm/vfp/vfpsingle.c:847 (set (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
        (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
        (nil)))

(insn 16 15 17 3 arch/arm/vfp/vfpsingle.c:848 (set (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
        (reg/v/f:SI 0 r0 [orig:133 vsn.241 ] [133])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:133 vsn.241 ] [133])
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 17 16 18 4 26 "" [1 uses])

(note 18 17 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 26 18 19 4 NOTE_INSN_DELETED)

(insn 19 26 21 4 arch/arm/vfp/vfpsingle.c:852 (set (reg:SI 4 r4 [orig:147 <variable>.sign ] [147])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 21 19 23 4 arch/arm/vfp/vfpsingle.c:852 (set (reg:SI 0 r0 [orig:149 <variable>.sign ] [149])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 23 21 24 4 arch/arm/vfp/vfpsingle.c:852 (set (reg:SI 0 r0 [150])
        (xor:SI (reg:SI 4 r4 [orig:147 <variable>.sign ] [147])
            (reg:SI 0 r0 [orig:149 <variable>.sign ] [149]))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 4 r4 [orig:147 <variable>.sign ] [147])
        (nil)))

(insn 24 23 25 4 arch/arm/vfp/vfpsingle.c:852 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (reg:HI 0 r0 [150])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 0 r0 [150])
        (nil)))

(insn 25 24 27 4 arch/arm/vfp/vfpsingle.c:857 (set (reg:SI 4 r4 [orig:136 temp.232 ] [136])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 27 25 28 4 arch/arm/vfp/vfpsingle.c:857 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 4 r4 [orig:136 temp.232 ] [136])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 28 27 29 4 arch/arm/vfp/vfpsingle.c:857 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 77)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 4 -> ( 5 12)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  5 [28.0%]  (fallthru)
;; Succ edge  12 [72.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  4 [28.0%]  (fallthru)
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 31 5 arch/arm/vfp/vfpsingle.c:858 (set (reg:SI 0 r0 [orig:152 <variable>.significand ] [152])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(insn 31 30 32 5 arch/arm/vfp/vfpsingle.c:858 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:152 <variable>.significand ] [152])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [orig:152 <variable>.significand ] [152])
        (nil)))

(jump_insn 32 31 33 5 arch/arm/vfp/vfpsingle.c:858 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 42)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2071 [0x817])
            (nil))))
;; End of basic block 5 -> ( 8 6)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  8 [20.7%] 
;; Succ edge  6 [79.3%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  5 [79.3%]  (fallthru)
(note 33 32 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 35 33 34 6 NOTE_INSN_DELETED)

(insn 34 35 36 6 arch/arm/vfp/vfpsingle.c:858 discrim 1 (set (reg:SI 0 r0 [orig:135 temp.233 ] [135])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 36 34 37 6 arch/arm/vfp/vfpsingle.c:858 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:135 temp.233 ] [135])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 37 36 38 6 arch/arm/vfp/vfpsingle.c:858 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 6 -> ( 7 9)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  7 [28.0%]  (fallthru)
;; Succ edge  9 [72.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  6 [28.0%]  (fallthru)
(note 38 37 39 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 7 arch/arm/vfp/vfpsingle.c:858 (set (reg:SI 4 r4 [orig:154 <variable>.significand ] [154])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(insn 40 39 41 7 arch/arm/vfp/vfpsingle.c:858 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 4 r4 [orig:154 <variable>.significand ] [154])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 41 40 42 7 arch/arm/vfp/vfpsingle.c:858 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  8 [39.0%]  (fallthru)
;; Succ edge  9 [61.0%] 

;; Start of basic block ( 5 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  5 [20.7%] 
;; Pred edge  7 [39.0%]  (fallthru)
(code_label 42 41 43 8 28 "" [1 uses])

(note 43 42 44 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 138 8 arch/arm/vfp/vfpsingle.c:859 (set (reg:SI 0 r0)
        (reg/v/f:SI 12 ip [orig:140 vsd ] [140])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
        (nil)))

(note 138 44 139 8 NOTE_INSN_EPILOGUE_BEG)

(insn 139 138 48 8 arch/arm/vfp/vfpsingle.c:889 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) -1 (nil))

(call_insn/j 48 139 49 8 arch/arm/vfp/vfpsingle.c:859 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 8 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 49 48 51)

;; Start of basic block ( 6 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3] 24 [cc]
;; live  kill	 3 [r3]

;; Pred edge  6 [72.0%] 
;; Pred edge  7 [61.0%] 
(code_label 51 49 52 9 29 "" [2 uses])

(note 52 51 55 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 55 52 54 9 NOTE_INSN_DELETED)

(insn 54 55 53 9 arch/arm/vfp/vfpsingle.c:860 (set (reg:SI 3 r3 [orig:157 <variable>.significand ] [157])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
        (nil)))

(insn 53 54 56 9 arch/arm/vfp/vfpsingle.c:860 (set (reg:SI 0 r0 [orig:155 temp.233 ] [155])
        (sign_extend:SI (reg:HI 0 r0 [orig:135 temp.233 ] [135]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 56 53 57 9 arch/arm/vfp/vfpsingle.c:860 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ior:SI (reg:SI 0 r0 [orig:155 temp.233 ] [155])
                        (reg:SI 3 r3 [orig:157 <variable>.significand ] [157]))
                    (const_int 0 [0x0])))
            (clobber (reg:SI 3 r3))
        ]) 92 {*iorsi3_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:157 <variable>.significand ] [157])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:155 temp.233 ] [155])
            (expr_list:REG_UNUSED (reg:SI 3 r3)
                (nil)))))

(jump_insn 57 56 58 9 arch/arm/vfp/vfpsingle.c:860 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 67)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  11 [50.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 58 57 59 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 64 10 arch/arm/vfp/vfpsingle.c:861 (set (reg/f:SI 2 r2 [158])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 64 59 62 10 arch/arm/vfp/vfpsingle.c:862 (set (reg:SI 3 r3 [orig:138 D.4941 ] [138])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 62 64 63 10 arch/arm/vfp/vfpsingle.c:861 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/c:SI (reg/f:SI 2 r2 [158]) [0 vfp_single_default_qnan+0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s/c:SI (plus:SI (reg/f:SI 2 r2 [158])
                        (const_int 4 [0x4])) [0 vfp_single_default_qnan+4 S4 A32]))
        ]) 190 {*ldmsi2} (expr_list:REG_DEAD (reg/f:SI 2 r2 [158])
        (nil)))

(insn 63 62 124 10 arch/arm/vfp/vfpsingle.c:861 (parallel [
            (set (mem/s:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140]) [0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(jump_insn 124 63 125 10 arch/arm/vfp/vfpsingle.c:862 (set (pc)
        (label_ref 108)) 242 {*arm_jump} (nil))
;; End of basic block 10 -> ( 15)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]


;; Succ edge  15 [100.0%] 

(barrier 125 124 67)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  9 [50.0%] 
(code_label 67 125 68 11 30 "" [1 uses])

(note 68 67 72 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 72 68 73 11 arch/arm/vfp/vfpsingle.c:865 (set (reg:SI 3 r3 [163])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn 73 72 132 11 arch/arm/vfp/vfpsingle.c:865 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 3 r3 [163])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 132 73 71 11 arch/arm/vfp/vfpsingle.c:864 (set (reg:HI 2 r2)
        (const_int 255 [0xff])) 176 {*movhi_insn_arch4} (nil))

(insn 71 132 126 11 arch/arm/vfp/vfpsingle.c:864 (set (mem/s/j:HI (reg/v/f:SI 12 ip [orig:140 vsd ] [140]) [0 <variable>.exponent+0 S2 A32])
        (reg:HI 2 r2)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
        (expr_list:REG_DEAD (reg:HI 2 r2)
            (expr_list:REG_EQUAL (const_int 255 [0xff])
                (nil)))))

(jump_insn 126 71 127 11 arch/arm/vfp/vfpsingle.c:866 (set (pc)
        (label_ref 108)) 242 {*arm_jump} (nil))
;; End of basic block 11 -> ( 15)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]


;; Succ edge  15 [100.0%] 

(barrier 127 126 77)

;; Start of basic block ( 4) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 5 [r5] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3] 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  4 [72.0%] 
(code_label 77 127 78 12 27 "" [1 uses])

(note 78 77 82 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 82 78 79 12 NOTE_INSN_DELETED)

(insn 79 82 81 12 arch/arm/vfp/vfpsingle.c:873 (set (reg:SI 3 r3 [orig:134 temp.235 ] [134])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 81 79 80 12 arch/arm/vfp/vfpsingle.c:873 (set (reg:SI 0 r0 [orig:166 <variable>.significand ] [166])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(insn 80 81 83 12 arch/arm/vfp/vfpsingle.c:873 (set (reg:SI 5 r5 [orig:164 temp.235 ] [164])
        (sign_extend:SI (reg:HI 3 r3 [orig:134 temp.235 ] [134]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 83 80 84 12 arch/arm/vfp/vfpsingle.c:873 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ior:SI (reg:SI 5 r5 [orig:164 temp.235 ] [164])
                        (reg:SI 0 r0 [orig:166 <variable>.significand ] [166]))
                    (const_int 0 [0x0])))
            (set (reg:SI 0 r0 [165])
                (ior:SI (reg:SI 5 r5 [orig:164 temp.235 ] [164])
                    (reg:SI 0 r0 [orig:166 <variable>.significand ] [166])))
        ]) 91 {*iorsi3_compare0} (nil))

(jump_insn 84 83 85 12 arch/arm/vfp/vfpsingle.c:873 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  13 [39.0%]  (fallthru)
;; Succ edge  14 [61.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 12 [ip] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  12 [39.0%]  (fallthru)
(note 85 84 90 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 90 85 91 13 arch/arm/vfp/vfpsingle.c:875 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 0 r0 [165])) 167 {*arm_movsi_insn} (nil))

(insn 91 90 88 13 arch/arm/vfp/vfpsingle.c:876 (set (reg:SI 3 r3 [orig:138 D.4941 ] [138])
        (reg:SI 0 r0 [165])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 88 91 128 13 arch/arm/vfp/vfpsingle.c:874 (set (mem/s/j:HI (reg/v/f:SI 12 ip [orig:140 vsd ] [140]) [0 <variable>.exponent+0 S2 A32])
        (reg:HI 0 r0 [165])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
        (expr_list:REG_DEAD (reg:HI 0 r0 [165])
            (nil))))

(jump_insn 128 88 129 13 arch/arm/vfp/vfpsingle.c:876 (set (pc)
        (label_ref 108)) 242 {*arm_jump} (nil))
;; End of basic block 13 -> ( 15)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]


;; Succ edge  15 [100.0%] 

(barrier 129 128 94)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	 24 [cc]

;; Pred edge  12 [61.0%] 
(code_label 94 129 95 14 32 "" [1 uses])

(note 95 94 98 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 98 95 107 14 arch/arm/vfp/vfpsingle.c:884 (set (reg:SI 4 r4 [172])
        (plus:SI (reg:SI 4 r4 [orig:136 temp.232 ] [136])
            (reg:SI 3 r3 [orig:134 temp.235 ] [134]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:134 temp.235 ] [134])
        (nil)))

(insn 107 98 100 14 arch/arm/vfp/vfpsingle.c:888 (set (reg:SI 3 r3 [orig:138 D.4941 ] [138])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 100 107 101 14 arch/arm/vfp/vfpsingle.c:884 (set (reg:SI 4 r4 [174])
        (plus:SI (reg:SI 4 r4 [172])
            (const_int -125 [0xffffffffffffff83]))) 4 {*arm_addsi3} (nil))

(insn 101 100 102 14 arch/arm/vfp/vfpsingle.c:884 (set (mem/s/j:HI (reg/v/f:SI 12 ip [orig:140 vsd ] [140]) [0 <variable>.exponent+0 S2 A32])
        (reg:HI 4 r4 [174])) 176 {*movhi_insn_arch4} (nil))

(insn 102 101 103 14 arch/arm/vfp/vfp.h:38 (set (reg:SI 0 r0 [orig:176 <variable>.significand ] [176])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
        (nil)))

(insn 103 102 104 14 arch/arm/vfp/vfp.h:38 (set (reg:SI 2 r2 [orig:177 <variable>.significand ] [177])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
        (nil)))

(insn 104 103 105 14 arch/arm/vfp/vfp.h:38 (set (reg:DI 0 r0 [175])
        (mult:DI (zero_extend:DI (reg:SI 0 r0 [orig:176 <variable>.significand ] [176]))
            (zero_extend:DI (reg:SI 2 r2 [orig:177 <variable>.significand ] [177])))) 51 {*umulsidi3_v6} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:177 <variable>.significand ] [177])
        (nil)))

(insn 105 104 106 14 arch/arm/vfp/vfp.h:38 (parallel [
            (set (reg/v:SI 2 r2 [orig:137 v ] [137])
                (asm_operands:SI ("cmp	%Q1, #1		@ vfp_hi64to32jamming
	movcc	%0, %R1
	orrcs	%0, %R1, #1") ("=r") 0 [
                        (reg:DI 0 r0 [175])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                    ] 1586691))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
                    (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
            (nil))))

(insn 106 105 108 14 arch/arm/vfp/vfpsingle.c:885 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg/v:SI 2 r2 [orig:137 v ] [137])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
        (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:137 v ] [137])
            (nil))))
;; End of basic block 14 -> ( 15)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 14 11 10 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%] 
;; Pred edge  10 [100.0%] 
;; Pred edge  13 [100.0%] 
(code_label 108 106 109 15 31 "" [3 uses])

(note 109 108 114 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 114 109 120 15 arch/arm/vfp/vfpsingle.c:889 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:138 D.4941 ] [138])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:138 D.4941 ] [138])
        (nil)))

(insn 120 114 135 15 arch/arm/vfp/vfpsingle.c:889 (use (reg/i:SI 0 r0)) -1 (nil))

(note 135 120 136 15 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 136 135 137 15 arch/arm/vfp/vfpsingle.c:889 (return) -1 (nil))
;; End of basic block 15 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 137 136 130)

(note 130 137 131 NOTE_INSN_DELETED)

(note 131 130 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_cpdo (vfp_single_cpdo)[0:185]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 25 count 34 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 25 count 36 (  1.9)

**scanning insn=208
mems_found = 0, cannot_delete = true

**scanning insn=209
mems_found = 0, cannot_delete = true

**scanning insn=177
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=178
mems_found = 0, cannot_delete = true

**scanning insn=16
mems_found = 0, cannot_delete = true

**scanning insn=204
mems_found = 0, cannot_delete = true

**scanning insn=205
mems_found = 0, cannot_delete = false

**scanning insn=206
mems_found = 0, cannot_delete = false

**scanning insn=183
mems_found = 0, cannot_delete = true

**scanning insn=29
mems_found = 0, cannot_delete = true

**scanning insn=13
mems_found = 0, cannot_delete = true

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=30
mems_found = 0, cannot_delete = true

**scanning insn=33
mems_found = 0, cannot_delete = true

**scanning insn=35
mems_found = 0, cannot_delete = true

**scanning insn=169
mems_found = 0, cannot_delete = true

**scanning insn=44
mems_found = 0, cannot_delete = true

**scanning insn=42
mems_found = 0, cannot_delete = true

**scanning insn=45
mems_found = 0, cannot_delete = true

**scanning insn=46
mems_found = 0, cannot_delete = true

**scanning insn=182
mems_found = 0, cannot_delete = true

**scanning insn=48
mems_found = 0, cannot_delete = true

**scanning insn=51
  mem: (plus:SI (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
    (const_int 4 [0x4]))
expanding: r7 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
        (const_int 4 [0x4])) [0 <variable>.flags+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=160
mems_found = 0, cannot_delete = true

**scanning insn=163
mems_found = 0, cannot_delete = true

**scanning insn=53
mems_found = 0, cannot_delete = true

**scanning insn=54
mems_found = 0, cannot_delete = true

**scanning insn=59
mems_found = 0, cannot_delete = true

**scanning insn=60
mems_found = 0, cannot_delete = true

**scanning insn=171
mems_found = 0, cannot_delete = true

**scanning insn=68
mems_found = 0, cannot_delete = true

**scanning insn=69
mems_found = 0, cannot_delete = true

**scanning insn=73
mems_found = 0, cannot_delete = true

**scanning insn=74
mems_found = 0, cannot_delete = true

**scanning insn=77
mems_found = 0, cannot_delete = true

**scanning insn=78
mems_found = 0, cannot_delete = true

**scanning insn=80
mems_found = 0, cannot_delete = true

**scanning insn=173
mems_found = 0, cannot_delete = true

**scanning insn=85
mems_found = 0, cannot_delete = true

**scanning insn=88
  mem: (reg/v/f:SI 7 r7 [orig:138 fop ] [138])

   after canon_rtx address: (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
expanding: r7 into: NULL

   after cselib_expand address: (reg/v/f:SI 7 r7 [orig:138 fop ] [138])

   after canon_rtx address: (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/f/j:SI (reg/v/f:SI 7 r7 [orig:138 fop ] [138]) [0 <variable>.fn+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=89
mems_found = 0, cannot_delete = true

**scanning insn=90
mems_found = 0, cannot_delete = true

**scanning insn=92
mems_found = 0, cannot_delete = true

**scanning insn=175
mems_found = 0, cannot_delete = true

**scanning insn=99
mems_found = 0, cannot_delete = true

**scanning insn=98
mems_found = 0, cannot_delete = true

**scanning insn=102
mems_found = 0, cannot_delete = true

**scanning insn=101
mems_found = 0, cannot_delete = true

**scanning insn=103
mems_found = 0, cannot_delete = true

**scanning insn=105
mems_found = 0, cannot_delete = true

**scanning insn=136
mems_found = 0, cannot_delete = true

**scanning insn=198
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))
  varying cselib base=3 offset = 8
 processing cselib store [8..12)
mems_found = 1, cannot_delete = false

**scanning insn=106
  mem: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=107
mems_found = 0, cannot_delete = true

**scanning insn=109
mems_found = 0, cannot_delete = true

**scanning insn=110
mems_found = 0, cannot_delete = true

**scanning insn=112
mems_found = 0, cannot_delete = true

**scanning insn=113
  mem: (mem/s/f/j:SI (reg/v/f:SI 7 r7 [orig:138 fop ] [138]) [0 <variable>.fn+0 S4 A32])

   after canon_rtx address: (mem/s/f/j:SI (reg/v/f:SI 7 r7 [orig:138 fop ] [138]) [0 <variable>.fn+0 S4 A32])

   after cselib_expand address: (mem/s/f/j:SI (reg/v/f:SI 7 r7 [orig:138 fop ] [138]) [0 <variable>.fn+0 S4 A32])

   after canon_rtx address: (mem/s/f/j:SI (reg/v/f:SI 7 r7 [orig:138 fop ] [138]) [0 <variable>.fn+0 S4 A32])
 no cselib val - should be a wild read.
 adding wild read, canon_address failure.
  mem: (reg/v/f:SI 7 r7 [orig:138 fop ] [138])

   after canon_rtx address: (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
expanding: r7 into: NULL

   after cselib_expand address: (reg/v/f:SI 7 r7 [orig:138 fop ] [138])

   after canon_rtx address: (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
  varying cselib base=8 offset = 0
 processing cselib load mem:(mem/s/f/j:SI (reg/v/f:SI 7 r7 [orig:138 fop ] [138]) [0 <variable>.fn+0 S4 A32])

**scanning insn=131
mems_found = 0, cannot_delete = true

**scanning insn=132
mems_found = 0, cannot_delete = true

**scanning insn=200
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))
  varying cselib base=10 offset = 4
 processing cselib store [4..8)
mems_found = 1, cannot_delete = false

**scanning insn=118
mems_found = 0, cannot_delete = true

**scanning insn=123
mems_found = 0, cannot_delete = true

**scanning insn=127
mems_found = 0, cannot_delete = true

**scanning insn=201
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))
  varying cselib base=10 offset = 12
 processing cselib store [12..16)
    trying store in insn=200 gid=-1[4..8)
mems_found = 1, cannot_delete = false

**scanning insn=119
mems_found = 0, cannot_delete = true

**scanning insn=124
mems_found = 0, cannot_delete = true

**scanning insn=116
mems_found = 0, cannot_delete = true

**scanning insn=121
mems_found = 0, cannot_delete = true

**scanning insn=120
mems_found = 0, cannot_delete = true

**scanning insn=125
mems_found = 0, cannot_delete = true

**scanning insn=115
mems_found = 0, cannot_delete = true

**scanning insn=199
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))
  varying cselib base=10 offset = 8
 processing cselib load mem:(mem/c:SI (plus:SI (reg/f:SI 13 sp)
        (const_int 8 [0x8])) [0 S4 A32])
 processing cselib load against insn 201
 processing cselib load against insn 200
mems_found = 0, cannot_delete = true

**scanning insn=128
mems_found = 0, cannot_delete = true

**scanning insn=202
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/c:SI (plus:SI (reg/f:SI 13 sp)
        (const_int 4 [0x4])) [0 %sfp+-12 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=133
mems_found = 0, cannot_delete = true

**scanning insn=138
mems_found = 0, cannot_delete = true

**scanning insn=139
mems_found = 0, cannot_delete = true

**scanning insn=146
mems_found = 0, cannot_delete = true

**scanning insn=152
mems_found = 0, cannot_delete = false

**scanning insn=212
mems_found = 0, cannot_delete = true
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_cpdo

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 8[r8] 9[r9] 10[sl] 11[fp] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,16u} r1={7d,6u} r2={9d,7u} r3={13d,11u,1d} r4={8d,11u} r5={4d,7u} r6={5d,8u} r7={7d,9u,1d} r8={3d,5u} r9={2d,5u} r10={4d,4u} r11={4d,8u} r12={5d,2u} r13={3d,28u} r14={3d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={10d,9u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} 
;;    total ref usage 454{314d,138u,2e} in 83{81 regular + 2 call} insns.
(note 3 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  def 	 2 [r2] 3 [r3] 6 [r6] 9 [r9] 11 [fp] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 6 [r6] 9 [r9] 11 [fp] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 3 208 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 208 7 209 2 arch/arm/vfp/vfpsingle.c:1171 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 9 r9))
            (use (reg:SI 10 sl))
            (use (reg:SI 11 fp))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 11 fp)
        (expr_list:REG_DEAD (reg:SI 10 sl)
            (expr_list:REG_DEAD (reg:SI 9 r9)
                (expr_list:REG_DEAD (reg:SI 7 r7)
                    (expr_list:REG_DEAD (reg:SI 6 r6)
                        (expr_list:REG_DEAD (reg:SI 4 r4)
                            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                        (set/f (reg/f:SI 13 sp)
                                            (plus:SI (reg/f:SI 13 sp)
                                                (const_int -36 [0xffffffffffffffdc])))
                                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                            (reg:SI 4 r4))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 4 [0x4])) [0 S4 A32])
                                            (reg:SI 5 r5))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 8 [0x8])) [0 S4 A32])
                                            (reg:SI 6 r6))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 12 [0xc])) [0 S4 A32])
                                            (reg:SI 7 r7))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 16 [0x10])) [0 S4 A32])
                                            (reg:SI 8 r8))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 20 [0x14])) [0 S4 A32])
                                            (reg:SI 9 r9))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 24 [0x18])) [0 S4 A32])
                                            (reg:SI 10 sl))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 28 [0x1c])) [0 S4 A32])
                                            (reg:SI 11 fp))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 32 [0x20])) [0 S4 A32])
                                            (reg:SI 14 lr))
                                    ])
                                (nil)))))))))

(insn/f 209 208 210 2 arch/arm/vfp/vfpsingle.c:1171 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -20 [0xffffffffffffffec]))) -1 (nil))

(note 210 209 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 210 11 2 NOTE_INSN_FUNCTION_BEG)

(note 11 6 14 2 NOTE_INSN_DELETED)

(note 14 11 165 2 NOTE_INSN_DELETED)

(note 165 14 177 2 NOTE_INSN_DELETED)

(insn 177 165 5 2 arch/arm/vfp/vfpsingle.c:1172 (set (reg/v:SI 3 r3 [orig:146 op ] [146])
        (const_int 11534400 [0xb00040])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 11534400 [0xb00040])
        (nil)))

(insn 5 177 178 2 arch/arm/vfp/vfpsingle.c:1171 (set (reg/v:SI 9 r9 [orig:155 fpscr ] [155])
        (reg:SI 1 r1 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ fpscr ])
        (nil)))

(insn 178 5 16 2 arch/arm/vfp/vfpsingle.c:1172 (set (reg/v:SI 3 r3 [orig:146 op ] [146])
        (and:SI (reg/v:SI 0 r0 [orig:154 inst ] [154])
            (reg/v:SI 3 r3 [orig:146 op ] [146]))) 67 {*arm_andsi3_insn} (nil))

(insn 16 178 204 2 arch/arm/vfp/vfpsingle.c:1180 (set (reg:SI 11 fp [161])
        (and:SI (reg/v:SI 9 r9 [orig:155 fpscr ] [155])
            (const_int 3145728 [0x300000]))) 67 {*arm_andsi3_insn} (nil))

(insn 204 16 205 2 arch/arm/vfp/vfpsingle.c:1180 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 11 fp [161])
            (const_int 3145728 [0x300000]))) 219 {*arm_cmpsi_insn} (nil))

(insn 205 204 206 2 arch/arm/vfp/vfpsingle.c:1180 discrim 2 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 11 fp [orig:139 vecstride ] [139])
            (const_int 2 [0x2]))) 2345 {neon_vornv2di+78} (nil))

(insn 206 205 183 2 arch/arm/vfp/vfpsingle.c:1180 discrim 2 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 11 fp [orig:139 vecstride ] [139])
            (const_int 1 [0x1]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 183 206 29 2 arch/arm/vfp/vfpsingle.c:1182 (set (reg:SI 2 r2 [162])
        (const_int 11534400 [0xb00040])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 11534400 [0xb00040])
        (nil)))

(insn 29 183 13 2 arch/arm/vfp/vfpsingle.c:1182 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:146 op ] [146])
            (reg:SI 2 r2 [162]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:146 op ] [146])
        (expr_list:REG_DEAD (reg:SI 2 r2 [162])
            (expr_list:REG_EQUAL (compare:CC (reg/v:SI 3 r3 [orig:146 op ] [146])
                    (const_int 11534400 [0xb00040]))
                (nil)))))

(insn 13 29 12 2 arch/arm/vfp/vfpsingle.c:1175 (set (reg:SI 6 r6 [159])
        (and:SI (reg/v:SI 0 r0 [orig:154 inst ] [154])
            (const_int 983040 [0xf0000]))) 67 {*arm_andsi3_insn} (nil))

(insn 12 13 15 2 arch/arm/vfp/vfpsingle.c:1175 (set (reg:SI 3 r3 [158])
        (zero_extract:SI (reg/v:SI 0 r0 [orig:154 inst ] [154])
            (const_int 1 [0x1])
            (const_int 7 [0x7]))) 124 {extzv_t2} (nil))

(insn 15 12 30 2 arch/arm/vfp/vfpsingle.c:1175 (set (reg/v:SI 6 r6 [orig:143 sn ] [143])
        (ior:SI (lshiftrt:SI (reg:SI 6 r6 [159])
                (const_int 15 [0xf]))
            (reg:SI 3 r3 [158]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 3 r3 [158])
        (nil)))

(jump_insn 30 15 31 2 arch/arm/vfp/vfpsingle.c:1182 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 38)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  4 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 7 [r7]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 7 [r7]
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 31 30 34 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 34 31 33 3 NOTE_INSN_DELETED)

(insn 33 34 35 3 arch/arm/vfp/vfpsingle.c:1182 discrim 1 (set (reg/f:SI 7 r7 [164])
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 8 [0x8])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 8 [0x8])))
        (nil)))

(insn 35 33 169 3 arch/arm/vfp/vfpsingle.c:1182 discrim 1 (set (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
        (plus:SI (mult:SI (reg/v:SI 6 r6 [orig:143 sn ] [143])
                (const_int 8 [0x8]))
            (reg/f:SI 7 r7 [164]))) 270 {*arith_shiftsi} (nil))

(jump_insn 169 35 170 3 (set (pc)
        (label_ref 49)) 242 {*arm_jump} (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  5 [100.0%] 

(barrier 170 169 38)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 7 [r7]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 7 [r7]
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 38 170 39 4 39 "" [1 uses])

(note 39 38 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 43 39 47 4 NOTE_INSN_DELETED)

(note 47 43 44 4 NOTE_INSN_DELETED)

(insn 44 47 42 4 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 7 r7 [170])
        (and:SI (reg/v:SI 0 r0 [orig:154 inst ] [154])
            (const_int 11534336 [0xb00000]))) 67 {*arm_andsi3_insn} (nil))

(insn 42 44 45 4 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 3 r3 [168])
        (and:SI (reg/v:SI 0 r0 [orig:154 inst ] [154])
            (const_int 64 [0x40]))) 67 {*arm_andsi3_insn} (nil))

(insn 45 42 46 4 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 7 r7 [171])
        (lshiftrt:SI (reg:SI 7 r7 [170])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 46 45 182 4 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 7 r7 [172])
        (ior:SI (lshiftrt:SI (reg:SI 3 r3 [168])
                (const_int 4 [0x4]))
            (reg:SI 7 r7 [171]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 3 r3 [168])
        (nil)))

(insn 182 46 48 4 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg/f:SI 3 r3 [167])
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 264 [0x108])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 264 [0x108])))
        (nil)))

(insn 48 182 49 4 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
        (plus:SI (mult:SI (reg:SI 7 r7 [172])
                (const_int 8 [0x8]))
            (reg/f:SI 3 r3 [167]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg/f:SI 3 r3 [167])
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 49 48 50 5 40 "" [1 uses])

(note 50 49 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 52 50 51 5 NOTE_INSN_DELETED)

(insn 51 52 160 5 arch/arm/vfp/vfpsingle.c:1190 (set (reg:SI 3 r3 [orig:152 D.5411 ] [152])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
                (const_int 4 [0x4])) [0 <variable>.flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 160 51 163 5 (set (reg:SI 2 r2 [199])
        (and:SI (reg/v:SI 0 r0 [orig:154 inst ] [154])
            (const_int 4194304 [0x400000]))) 67 {*arm_andsi3_insn} (nil))

(insn 163 160 53 5 (set (reg:SI 4 r4 [200])
        (and:SI (reg/v:SI 0 r0 [orig:154 inst ] [154])
            (const_int 61440 [0xf000]))) 67 {*arm_andsi3_insn} (nil))

(insn 53 163 54 5 arch/arm/vfp/vfpsingle.c:1190 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:152 D.5411 ] [152])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 54 53 55 5 arch/arm/vfp/vfpsingle.c:1190 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 63)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4]
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 55 54 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 57 55 59 6 NOTE_INSN_DELETED)

(insn 59 57 60 6 arch/arm/vfp/vfpsingle.c:1191 (set (reg:SI 4 r4 [178])
        (lshiftrt:SI (reg:SI 4 r4 [200])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 60 59 171 6 arch/arm/vfp/vfpsingle.c:1191 (set (reg/v:SI 4 r4 [orig:144 dest ] [144])
        (ior:SI (lshiftrt:SI (reg:SI 2 r2 [199])
                (const_int 18 [0x12]))
            (reg:SI 4 r4 [178]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [199])
        (nil)))

(jump_insn 171 60 172 6 (set (pc)
        (label_ref 70)) 242 {*arm_jump} (nil))
;; End of basic block 6 -> ( 8)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  8 [100.0%] 

(barrier 172 171 63)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4]
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 63 172 64 7 41 "" [1 uses])

(note 64 63 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 66 64 68 7 NOTE_INSN_DELETED)

(insn 68 66 69 7 arch/arm/vfp/vfpsingle.c:1193 (set (reg:SI 4 r4 [182])
        (lshiftrt:SI (reg:SI 4 r4 [200])
            (const_int 11 [0xb]))) 117 {*arm_shiftsi3} (nil))

(insn 69 68 70 7 arch/arm/vfp/vfpsingle.c:1193 (set (reg/v:SI 4 r4 [orig:144 dest ] [144])
        (ior:SI (lshiftrt:SI (reg:SI 2 r2 [199])
                (const_int 22 [0x16]))
            (reg:SI 4 r4 [182]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [199])
        (nil)))
;; End of basic block 7 -> ( 8)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%] 
(code_label 70 69 71 8 42 "" [1 uses])

(note 71 70 72 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 72 71 73 8 NOTE_INSN_DELETED)

(insn 73 72 74 8 arch/arm/vfp/vfpsingle.c:1199 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:152 D.5411 ] [152])
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:152 D.5411 ] [152])
        (nil)))

(jump_insn 74 73 75 8 arch/arm/vfp/vfpsingle.c:1199 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 83)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 11 9)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  11 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 75 74 76 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 76 75 77 9 NOTE_INSN_DELETED)

(insn 77 76 78 9 arch/arm/vfp/vfpsingle.c:1199 discrim 2 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 4 r4 [orig:144 dest ] [144])
                        (const_int 24 [0x18]))
                    (const_int 0 [0x0])))
            (clobber (scratch:SI))
        ]) 70 {*andsi3_compare0_scratch} (nil))

(jump_insn 78 77 79 9 arch/arm/vfp/vfpsingle.c:1199 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 83)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 11 10)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  11 [50.0%] 
;; Succ edge  10 [50.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 9 [r9] 13 [sp]
;; lr  def 	 12 [ip]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 12 [ip]
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 79 78 80 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 173 10 arch/arm/vfp/vfpsingle.c:1202 (set (reg/v:SI 12 ip [orig:140 veclen ] [140])
        (and:SI (reg/v:SI 9 r9 [orig:155 fpscr ] [155])
            (const_int 458752 [0x70000]))) 67 {*arm_andsi3_insn} (nil))

(jump_insn 173 80 174 10 (set (pc)
        (label_ref 86)) 242 {*arm_jump} (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  12 [100.0%] 

(barrier 174 173 83)

;; Start of basic block ( 9 8) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 12 [ip]
;; live  kill	

;; Pred edge  9 [50.0%] 
;; Pred edge  8 [50.0%] 
(code_label 83 174 84 11 43 "" [2 uses])

(note 84 83 85 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 86 11 arch/arm/vfp/vfpsingle.c:1200 (set (reg/v:SI 12 ip [orig:140 veclen ] [140])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%] 
(code_label 86 85 87 12 44 "" [1 uses])

(note 87 86 88 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 12 arch/arm/vfp/vfpsingle.c:1207 (set (reg/f:SI 3 r3 [orig:185 <variable>.fn ] [185])
        (mem/s/f/j:SI (reg/v/f:SI 7 r7 [orig:138 fop ] [138]) [0 <variable>.fn+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j:SI (reg/v/f:SI 7 r7 [orig:138 fop ] [138]) [0 <variable>.fn+0 S4 A32])
        (nil)))

(insn 89 88 90 12 arch/arm/vfp/vfpsingle.c:1207 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:185 <variable>.fn ] [185])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:185 <variable>.fn ] [185])
        (nil)))

(jump_insn 90 89 91 12 arch/arm/vfp/vfpsingle.c:1207 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 95)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  13 [10.1%]  (fallthru)
;; Succ edge  14 [89.9%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 10 [sl]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 10 [sl]
;; live  kill	

;; Pred edge  12 [10.1%]  (fallthru)
(note 91 90 92 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 175 13 arch/arm/vfp/vfpsingle.c:1243 (set (reg/v:SI 10 sl [orig:145 exceptions ] [145])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -1 [0xffffffffffffffff])
        (nil)))

(jump_insn 175 92 176 13 (set (pc)
        (label_ref 140)) 242 {*arm_jump} (nil))
;; End of basic block 13 -> ( 18)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  18 [100.0%] 

(barrier 176 175 95)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 6 [r6] 7 [r7] 9 [r9] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 5 [r5] 8 [r8] 10 [sl]
;; live  in  	 0 [r0] 4 [r4] 6 [r6] 7 [r7] 9 [r9] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 5 [r5] 8 [r8] 10 [sl]
;; live  kill	

;; Pred edge  12 [89.9%] 
(code_label 95 176 96 14 45 "" [1 uses])

(note 96 95 97 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note 97 96 100 14 NOTE_INSN_DELETED)

(note 100 97 99 14 NOTE_INSN_DELETED)

(insn 99 100 98 14 arch/arm/vfp/vfpsingle.c:1176 (set (reg:SI 5 r5 [188])
        (and:SI (reg/v:SI 0 r0 [orig:154 inst ] [154])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 98 99 102 14 arch/arm/vfp/vfpsingle.c:1176 (set (reg:SI 0 r0 [187])
        (zero_extract:SI (reg/v:SI 0 r0 [orig:154 inst ] [154])
            (const_int 1 [0x1])
            (const_int 5 [0x5]))) 124 {extzv_t2} (nil))

(insn 102 98 101 14 arch/arm/vfp/vfpsingle.c:1176 (set (reg/v:SI 8 r8 [orig:141 vecitr ] [141])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 101 102 103 14 arch/arm/vfp/vfpsingle.c:1176 (set (reg/v:SI 5 r5 [orig:142 sm ] [142])
        (ior:SI (ashift:SI (reg:SI 5 r5 [188])
                (const_int 1 [0x1]))
            (reg:SI 0 r0 [187]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 0 r0 [187])
        (nil)))

(insn 103 101 137 14 arch/arm/vfp/vfpsingle.c:1176 (set (reg/v:SI 10 sl [orig:145 exceptions ] [145])
        (reg/v:SI 8 r8 [orig:141 vecitr ] [141])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 14 -> ( 15)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 17 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 8 [r8] 10 [sl] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 8 [r8] 10 [sl] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  17 [90.1%]  (dfs_back)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 137 103 104 15 48 "" [1 uses])

(note 104 137 108 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note 108 104 114 15 NOTE_INSN_DELETED)

(note 114 108 117 15 NOTE_INSN_DELETED)

(note 117 114 122 15 NOTE_INSN_DELETED)

(note 122 117 126 15 NOTE_INSN_DELETED)

(note 126 122 105 15 NOTE_INSN_DELETED)

(insn 105 126 136 15 arch/arm/vfp/vfpsingle.c:1211 (set (reg:SI 0 r0)
        (reg/v:SI 5 r5 [orig:142 sm ] [142])) 167 {*arm_movsi_insn} (nil))

(insn 136 105 198 15 arch/arm/vfp/vfpsingle.c:1210 (set (reg/v:SI 8 r8 [orig:141 vecitr ] [141])
        (plus:SI (reg/v:SI 8 r8 [orig:141 vecitr ] [141])
            (const_int 65536 [0x10000]))) 4 {*arm_addsi3} (nil))

(insn 198 136 106 15 arch/arm/vfp/vfpsingle.c:1211 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 12 ip)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(call_insn 106 198 107 15 arch/arm/vfp/vfpsingle.c:1211 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 107 106 109 15 arch/arm/vfp/vfpsingle.c:1211 (set (reg/v:SI 2 r2 [orig:137 m ] [137])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 109 107 110 15 arch/arm/vfp/vfpsingle.c:1225 (set (reg:SI 0 r0)
        (reg/v:SI 4 r4 [orig:144 dest ] [144])) 167 {*arm_movsi_insn} (nil))

(insn 110 109 112 15 arch/arm/vfp/vfpsingle.c:1225 (set (reg:SI 1 r1)
        (reg/v:SI 6 r6 [orig:143 sn ] [143])) 167 {*arm_movsi_insn} (nil))

(insn 112 110 113 15 arch/arm/vfp/vfpsingle.c:1225 (set (reg:SI 3 r3)
        (reg/v:SI 9 r9 [orig:155 fpscr ] [155])) 167 {*arm_movsi_insn} (nil))

(call_insn 113 112 131 15 arch/arm/vfp/vfpsingle.c:1225 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (mem/s/f/j:SI (reg/v/f:SI 7 r7 [orig:138 fop ] [138]) [0 <variable>.fn+0 S4 A32]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 251 {*call_value_mem} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 131 113 132 15 arch/arm/vfp/vfpsingle.c:1238 (set (reg:SI 1 r1 [196])
        (plus:SI (reg/v:SI 5 r5 [orig:142 sm ] [142])
            (reg/v:SI 11 fp [orig:139 vecstride ] [139]))) 4 {*arm_addsi3} (nil))

(insn 132 131 200 15 arch/arm/vfp/vfpsingle.c:1238 (set (reg:SI 1 r1)
        (and:SI (reg:SI 1 r1 [196])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 200 132 118 15 arch/arm/vfp/vfpsingle.c:1238 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 %sfp+-12 S4 A32])
        (reg:SI 1 r1)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil)))

(insn 118 200 123 15 arch/arm/vfp/vfpsingle.c:1235 (set (reg:SI 3 r3 [192])
        (plus:SI (reg/v:SI 4 r4 [orig:144 dest ] [144])
            (reg/v:SI 11 fp [orig:139 vecstride ] [139]))) 4 {*arm_addsi3} (nil))

(insn 123 118 127 15 arch/arm/vfp/vfpsingle.c:1236 (set (reg:SI 2 r2 [194])
        (plus:SI (reg/v:SI 6 r6 [orig:143 sn ] [143])
            (reg/v:SI 11 fp [orig:139 vecstride ] [139]))) 4 {*arm_addsi3} (nil))

(insn 127 123 201 15 arch/arm/vfp/vfpsingle.c:1237 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 5 r5 [orig:142 sm ] [142])
                        (const_int 24 [0x18]))
                    (const_int 0 [0x0])))
            (set (reg:SI 1 r1)
                (and:SI (reg/v:SI 5 r5 [orig:142 sm ] [142])
                    (const_int 24 [0x18])))
        ]) 69 {*andsi3_compare0} (nil))

(insn 201 127 119 15 arch/arm/vfp/vfpsingle.c:1237 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 %sfp+-4 S4 A32])
        (reg:SI 1 r1)) 167 {*arm_movsi_insn} (nil))

(insn 119 201 124 15 arch/arm/vfp/vfpsingle.c:1235 (set (reg:SI 3 r3 [orig:151 D.5449 ] [151])
        (and:SI (reg:SI 3 r3 [192])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 124 119 116 15 arch/arm/vfp/vfpsingle.c:1236 (set (reg:SI 2 r2 [orig:149 D.5453 ] [149])
        (and:SI (reg:SI 2 r2 [194])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 116 124 121 15 arch/arm/vfp/vfpsingle.c:1235 (set (reg:SI 4 r4 [orig:135 temp.278 ] [135])
        (and:SI (reg/v:SI 4 r4 [orig:144 dest ] [144])
            (const_int 24 [0x18]))) 67 {*arm_andsi3_insn} (nil))

(insn 121 116 120 15 arch/arm/vfp/vfpsingle.c:1236 (set (reg:SI 6 r6 [orig:150 D.5450 ] [150])
        (and:SI (reg/v:SI 6 r6 [orig:143 sn ] [143])
            (const_int 24 [0x18]))) 67 {*arm_andsi3_insn} (nil))

(insn 120 121 125 15 arch/arm/vfp/vfpsingle.c:1235 (set (reg/v:SI 4 r4 [orig:144 dest ] [144])
        (plus:SI (reg:SI 3 r3 [orig:151 D.5449 ] [151])
            (reg:SI 4 r4 [orig:135 temp.278 ] [135]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:151 D.5449 ] [151])
        (nil)))

(insn 125 120 115 15 arch/arm/vfp/vfpsingle.c:1236 (set (reg/v:SI 6 r6 [orig:143 sn ] [143])
        (plus:SI (reg:SI 2 r2 [orig:149 D.5453 ] [149])
            (reg:SI 6 r6 [orig:150 D.5450 ] [150]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:149 D.5453 ] [149])
        (nil)))

(insn 115 125 199 15 arch/arm/vfp/vfpsingle.c:1229 (set (reg/v:SI 10 sl [orig:145 exceptions ] [145])
        (ior:SI (reg/v:SI 10 sl [orig:145 exceptions ] [145])
            (reg:SI 0 r0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 199 115 128 15 arch/arm/vfp/vfpsingle.c:1237 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(jump_insn 128 199 129 15 arch/arm/vfp/vfpsingle.c:1237 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 134)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 15 -> ( 16 17)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]


;; Succ edge  16 [50.0%]  (fallthru)
;; Succ edge  17 [50.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 5 [r5]
;; live  in  	 1 [r1] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 2 [r2] 5 [r5]
;; live  kill	

;; Pred edge  15 [50.0%]  (fallthru)
(note 129 128 130 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note 130 129 202 16 NOTE_INSN_DELETED)

(insn 202 130 133 16 arch/arm/vfp/vfpsingle.c:1238 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 %sfp+-12 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 133 202 134 16 arch/arm/vfp/vfpsingle.c:1238 (set (reg/v:SI 5 r5 [orig:142 sm ] [142])
        (plus:SI (reg:SI 2 r2)
            (reg:SI 1 r1))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil))))
;; End of basic block 16 -> ( 17)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 15 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 8 [r8] 12 [ip] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  15 [50.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 134 133 135 17 47 "" [1 uses])

(note 135 134 138 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 138 135 139 17 arch/arm/vfp/vfpsingle.c:1210 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 8 r8 [orig:141 vecitr ] [141])
            (reg/v:SI 12 ip [orig:140 veclen ] [140]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 139 138 140 17 arch/arm/vfp/vfpsingle.c:1210 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 137)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9011 [0x2333])
            (nil))))
;; End of basic block 17 -> ( 15 18)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]


;; Succ edge  15 [90.1%]  (dfs_back)
;; Succ edge  18 [9.9%]  (fallthru,loop_exit)

;; Start of basic block ( 17 13) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  17 [9.9%]  (fallthru,loop_exit)
;; Pred edge  13 [100.0%] 
(code_label 140 139 141 18 46 "" [1 uses])

(note 141 140 146 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 146 141 152 18 arch/arm/vfp/vfpsingle.c:1244 (set (reg/i:SI 0 r0)
        (reg/v:SI 10 sl [orig:145 exceptions ] [145])) 167 {*arm_movsi_insn} (nil))

(insn 152 146 211 18 arch/arm/vfp/vfpsingle.c:1244 (use (reg/i:SI 0 r0)) -1 (nil))

(note 211 152 212 18 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 212 211 213 18 arch/arm/vfp/vfpsingle.c:1244 (unspec_volatile [
            (return)
        ] 1) -1 (nil))
;; End of basic block 18 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 213 212 181)

(note 181 213 195 NOTE_INSN_DELETED)

(note 195 181 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_compare (vfp_compare)[0:160]

deferring rescan insn with uid = 10.
starting the processing of deferred insns
verify found no changes in insn with uid = 10.
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 27 n_edges 41 count 51 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 27 n_edges 41 count 52 (  1.9)

**scanning insn=157
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=3
mems_found = 0, cannot_delete = true

**scanning insn=10
  mem: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=13
mems_found = 0, cannot_delete = true

**scanning insn=14
mems_found = 0, cannot_delete = true

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=17
mems_found = 0, cannot_delete = true

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=19
mems_found = 0, cannot_delete = true

**scanning insn=20
mems_found = 0, cannot_delete = true

**scanning insn=22
mems_found = 0, cannot_delete = true

**scanning insn=23
mems_found = 0, cannot_delete = true

**scanning insn=26
mems_found = 0, cannot_delete = true

**scanning insn=27
mems_found = 0, cannot_delete = true

**scanning insn=29
mems_found = 0, cannot_delete = true

**scanning insn=139
mems_found = 0, cannot_delete = true

**scanning insn=34
mems_found = 0, cannot_delete = true

**scanning insn=141
mems_found = 0, cannot_delete = true

**scanning insn=39
mems_found = 0, cannot_delete = true

**scanning insn=43
mems_found = 0, cannot_delete = true

**scanning insn=44
mems_found = 0, cannot_delete = true

**scanning insn=45
mems_found = 0, cannot_delete = true

**scanning insn=47
mems_found = 0, cannot_delete = true

**scanning insn=48
mems_found = 0, cannot_delete = true

**scanning insn=49
mems_found = 0, cannot_delete = true

**scanning insn=50
mems_found = 0, cannot_delete = true

**scanning insn=53
mems_found = 0, cannot_delete = true

**scanning insn=52
mems_found = 0, cannot_delete = true

**scanning insn=54
mems_found = 0, cannot_delete = true

**scanning insn=57
mems_found = 0, cannot_delete = true

**scanning insn=58
mems_found = 0, cannot_delete = true

**scanning insn=61
mems_found = 0, cannot_delete = true

**scanning insn=143
mems_found = 0, cannot_delete = true

**scanning insn=66
mems_found = 0, cannot_delete = true

**scanning insn=67
mems_found = 0, cannot_delete = true

**scanning insn=69
mems_found = 0, cannot_delete = true

**scanning insn=70
mems_found = 0, cannot_delete = true

**scanning insn=72
mems_found = 0, cannot_delete = true

**scanning insn=73
mems_found = 0, cannot_delete = true

**scanning insn=74
mems_found = 0, cannot_delete = true

**scanning insn=75
mems_found = 0, cannot_delete = true

**scanning insn=78
mems_found = 0, cannot_delete = true

**scanning insn=79
mems_found = 0, cannot_delete = true

**scanning insn=81
mems_found = 0, cannot_delete = true

**scanning insn=82
mems_found = 0, cannot_delete = true

**scanning insn=146
mems_found = 0, cannot_delete = true

**scanning insn=89
mems_found = 0, cannot_delete = true

**scanning insn=95
mems_found = 0, cannot_delete = true

**scanning insn=96
mems_found = 0, cannot_delete = true

**scanning insn=97
mems_found = 0, cannot_delete = true

**scanning insn=104
mems_found = 0, cannot_delete = true

**scanning insn=105
mems_found = 0, cannot_delete = true

**scanning insn=106
mems_found = 0, cannot_delete = true

**scanning insn=149
mems_found = 0, cannot_delete = true

**scanning insn=112
mems_found = 0, cannot_delete = true

**scanning insn=151
mems_found = 0, cannot_delete = true

**scanning insn=117
mems_found = 0, cannot_delete = true

**scanning insn=153
mems_found = 0, cannot_delete = true

**scanning insn=122
mems_found = 0, cannot_delete = true

**scanning insn=129
mems_found = 0, cannot_delete = true

**scanning insn=135
mems_found = 0, cannot_delete = false

**scanning insn=160
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_compare

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,13u,1d} r1={3d,2u} r2={8d,8u} r3={13d,7u} r4={3d,11u,1d} r5={2d,4u} r6={1d,2u} r12={1d} r13={2d,28u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={18d,15u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 260{166d,92u,2e} in 63{62 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 157 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 157 7 158 2 arch/arm/vfp/vfpsingle.c:404 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 5 r5)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -16 [0xfffffffffffffff0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [0 S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [0 S4 A32])
                                (reg:SI 6 r6))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [0 S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))

(note 158 157 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 158 12 2 NOTE_INSN_FUNCTION_BEG)

(note 12 6 4 2 NOTE_INSN_DELETED)

(insn 4 12 3 2 arch/arm/vfp/vfpsingle.c:404 (set (reg/v:SI 4 r4 [orig:139 m ] [139])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 3 4 10 2 arch/arm/vfp/vfpsingle.c:404 (set (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
        (reg:SI 1 r1 [ signal_on_qnan ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ signal_on_qnan ])
        (nil)))

(call_insn 10 3 13 2 arch/arm/vfp/vfpsingle.c:408 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 13 10 14 2 arch/arm/vfp/vfpsingle.c:409 (set (reg:SI 3 r3 [142])
        (zero_extract:SI (reg/v:SI 4 r4 [orig:139 m ] [139])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfpsingle.c:409 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [142])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [142])
        (nil)))

(jump_insn 15 14 16 2 arch/arm/vfp/vfpsingle.c:409 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 7)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  7 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 3 arch/arm/vfp/vfpsingle.c:409 discrim 1 (set (reg:SI 3 r3 [144])
        (and:SI (reg/v:SI 4 r4 [orig:139 m ] [139])
            (const_int 16777215 [0xffffff]))) 67 {*arm_andsi3_insn} (nil))

(insn 18 17 19 3 arch/arm/vfp/vfpsingle.c:409 discrim 1 (set (reg:SI 3 r3 [143])
        (and:SI (reg:SI 3 r3 [144])
            (const_int -8388609 [0xffffffffff7fffff]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 4 r4 [orig:139 m ] [139])
            (const_int 8388607 [0x7fffff]))
        (nil)))

(insn 19 18 20 3 arch/arm/vfp/vfpsingle.c:409 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [143])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [143])
        (nil)))

(jump_insn 20 19 21 3 arch/arm/vfp/vfpsingle.c:409 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 7)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 4 arch/arm/vfp/vfpsingle.c:411 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 23 22 24 4 arch/arm/vfp/vfpsingle.c:411 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 8 5)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  8 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 25 24 26 5 NOTE_INSN_DELETED)

(insn 26 25 27 5 arch/arm/vfp/vfpsingle.c:411 discrim 1 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 4 r4 [orig:139 m ] [139])
                (const_int 1 [0x1])
                (const_int 22 [0x16]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 27 26 28 5 arch/arm/vfp/vfpsingle.c:411 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 8 6)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  8 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 139 6 arch/arm/vfp/vfpsingle.c:410 (set (reg/v:SI 3 r3 [orig:133 ret ] [133])
        (const_int 805306368 [0x30000000])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 805306368 [0x30000000])
        (nil)))

(jump_insn 139 29 140 6 (set (pc)
        (label_ref 40)) 242 {*arm_jump} (nil))
;; End of basic block 6 -> ( 9)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  9 [100.0%] 

(barrier 140 139 32)

;; Start of basic block ( 2 3) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  2 [72.0%] 
;; Pred edge  3 [50.0%] 
(code_label 32 140 33 7 54 "" [2 uses])

(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 141 7 arch/arm/vfp/vfpsingle.c:406 (set (reg/v:SI 3 r3 [orig:133 ret ] [133])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(jump_insn 141 34 142 7 (set (pc)
        (label_ref 40)) 242 {*arm_jump} (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  9 [100.0%] 

(barrier 142 141 37)

;; Start of basic block ( 5 4) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  5 [50.0%] 
;; Pred edge  4 [50.0%] 
(code_label 37 142 38 8 55 "" [2 uses])

(note 38 37 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 8 arch/arm/vfp/vfpsingle.c:415 (set (reg/v:SI 3 r3 [orig:133 ret ] [133])
        (const_int 805306369 [0x30000001])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 805306369 [0x30000001])
        (nil)))
;; End of basic block 8 -> ( 9)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 6 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%] 
;; Pred edge  7 [100.0%] 
(code_label 40 39 41 9 56 "" [2 uses])

(note 41 40 42 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 42 41 43 9 NOTE_INSN_DELETED)

(insn 43 42 44 9 arch/arm/vfp/vfpsingle.c:418 (set (reg:SI 2 r2 [147])
        (zero_extract:SI (reg/v:SI 0 r0 [orig:134 d ] [134])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn 44 43 45 9 arch/arm/vfp/vfpsingle.c:418 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [147])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [147])
        (nil)))

(jump_insn 45 44 46 9 arch/arm/vfp/vfpsingle.c:418 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 9 -> ( 10 14)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  10 [28.0%]  (fallthru)
;; Succ edge  14 [72.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  9 [28.0%]  (fallthru)
(note 46 45 47 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 48 10 arch/arm/vfp/vfpsingle.c:418 discrim 1 (set (reg:SI 2 r2 [149])
        (and:SI (reg/v:SI 0 r0 [orig:134 d ] [134])
            (const_int 16777215 [0xffffff]))) 67 {*arm_andsi3_insn} (nil))

(insn 48 47 49 10 arch/arm/vfp/vfpsingle.c:418 discrim 1 (set (reg:SI 2 r2 [148])
        (and:SI (reg:SI 2 r2 [149])
            (const_int -8388609 [0xffffffffff7fffff]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 0 r0 [orig:134 d ] [134])
            (const_int 8388607 [0x7fffff]))
        (nil)))

(insn 49 48 50 10 arch/arm/vfp/vfpsingle.c:418 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [148])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [148])
        (nil)))

(jump_insn 50 49 51 10 arch/arm/vfp/vfpsingle.c:418 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10 -> ( 11 14)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  11 [50.0%]  (fallthru)
;; Succ edge  14 [50.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  10 [50.0%]  (fallthru)
(note 51 50 53 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 53 51 52 11 arch/arm/vfp/vfpsingle.c:420 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 52 53 54 11 arch/arm/vfp/vfpsingle.c:419 (set (reg/v:SI 3 r3 [orig:133 ret ] [133])
        (ior:SI (reg/v:SI 3 r3 [orig:133 ret ] [133])
            (const_int 805306368 [0x30000000]))) 89 {*arm_iorsi3} (nil))

(jump_insn 54 52 55 11 arch/arm/vfp/vfpsingle.c:420 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11 -> ( 13 12)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  13 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  11 [50.0%]  (fallthru)
(note 55 54 56 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 56 55 57 12 NOTE_INSN_DELETED)

(insn 57 56 58 12 arch/arm/vfp/vfpsingle.c:420 discrim 1 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 0 r0 [orig:134 d ] [134])
                (const_int 1 [0x1])
                (const_int 22 [0x16]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:134 d ] [134])
        (nil)))

(jump_insn 58 57 59 12 arch/arm/vfp/vfpsingle.c:420 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 123)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12 -> ( 13 26)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  26 [50.0%] 

;; Start of basic block ( 11 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  11 [50.0%] 
;; Pred edge  12 [50.0%]  (fallthru)
(code_label 59 58 60 13 58 "" [1 uses])

(note 60 59 61 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 143 13 arch/arm/vfp/vfpsingle.c:424 (set (reg/v:SI 3 r3 [orig:133 ret ] [133])
        (ior:SI (reg/v:SI 3 r3 [orig:133 ret ] [133])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))

(jump_insn 143 61 144 13 (set (pc)
        (label_ref 123)) 242 {*arm_jump} (nil))
;; End of basic block 13 -> ( 26)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  26 [100.0%] 

(barrier 144 143 64)

;; Start of basic block ( 9 10) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  9 [72.0%] 
;; Pred edge  10 [50.0%] 
(code_label 64 144 65 14 57 "" [2 uses])

(note 65 64 66 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 14 arch/arm/vfp/vfpsingle.c:427 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:133 ret ] [133])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 67 66 68 14 arch/arm/vfp/vfpsingle.c:427 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 123)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2907 [0xb5b])
            (nil))))
;; End of basic block 14 -> ( 15 26)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  15 [70.9%]  (fallthru)
;; Succ edge  26 [29.1%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  14 [70.9%]  (fallthru)
(note 68 67 69 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 69 68 70 15 arch/arm/vfp/vfpsingle.c:428 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:134 d ] [134])
            (reg/v:SI 4 r4 [orig:139 m ] [139]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 70 69 71 15 arch/arm/vfp/vfpsingle.c:428 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1991 [0x7c7])
            (nil))))
;; End of basic block 15 -> ( 23 16)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  23 [19.9%] 
;; Succ edge  16 [80.1%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  15 [80.1%]  (fallthru)
(note 71 70 72 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 73 16 arch/arm/vfp/vfpsingle.c:428 discrim 2 (set (reg:SI 2 r2 [151])
        (ior:SI (reg/v:SI 0 r0 [orig:134 d ] [134])
            (reg/v:SI 4 r4 [orig:139 m ] [139]))) 89 {*arm_iorsi3} (nil))

(insn 73 72 74 16 arch/arm/vfp/vfpsingle.c:428 discrim 2 (set (reg:SI 2 r2 [152])
        (and:SI (reg:SI 2 r2 [151])
            (const_int 2147483647 [0x7fffffff]))) 67 {*arm_andsi3_insn} (nil))

(insn 74 73 75 16 arch/arm/vfp/vfpsingle.c:428 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [152])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [152])
        (nil)))

(jump_insn 75 74 76 16 arch/arm/vfp/vfpsingle.c:428 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 16 -> ( 23 17)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  23 [39.0%] 
;; Succ edge  17 [61.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  16 [61.0%]  (fallthru)
(note 76 75 77 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note 77 76 78 17 NOTE_INSN_DELETED)

(insn 78 77 79 17 arch/arm/vfp/vfpsingle.c:433 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (xor:SI (reg/v:SI 0 r0 [orig:134 d ] [134])
                (reg/v:SI 4 r4 [orig:139 m ] [139]))
            (const_int 0 [0x0]))) 99 {*xorsi3_compare0_scratch} (nil))

(jump_insn 79 78 80 17 arch/arm/vfp/vfpsingle.c:433 (set (pc)
        (if_then_else (ge (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
            (nil))))
;; End of basic block 17 -> ( 18 20)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  18 [27.0%]  (fallthru)
;; Succ edge  20 [73.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  17 [27.0%]  (fallthru)
(note 80 79 81 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 81 80 82 18 arch/arm/vfp/vfpsingle.c:437 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:134 d ] [134])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:134 d ] [134])
        (nil)))

(jump_insn 82 81 145 18 arch/arm/vfp/vfpsingle.c:437 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 115)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
            (nil))))
;; End of basic block 18 -> ( 19 24)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  19 [27.0%]  (fallthru)
;; Succ edge  24 [73.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  18 [27.0%]  (fallthru)
(note 145 82 146 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(jump_insn 146 145 147 19 (set (pc)
        (label_ref 120)) 242 {*arm_jump} (nil))
;; End of basic block 19 -> ( 25)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  25 [100.0%] 

(barrier 147 146 86)

;; Start of basic block ( 17) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  17 [73.0%] 
(code_label 86 147 87 20 61 "" [1 uses])

(note 87 86 88 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(note 88 87 90 20 NOTE_INSN_DELETED)

(note 90 88 91 20 NOTE_INSN_DELETED)

(note 91 90 93 20 NOTE_INSN_DELETED)

(note 93 91 94 20 NOTE_INSN_DELETED)

(note 94 93 89 20 NOTE_INSN_DELETED)

(insn 89 94 95 20 arch/arm/vfp/vfpsingle.c:447 (set (reg:SI 2 r2 [orig:135 D.4544 ] [135])
        (lshiftrt:SI (reg/v:SI 0 r0 [orig:134 d ] [134])
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 95 89 96 20 arch/arm/vfp/vfpsingle.c:447 (parallel [
            (set (reg:SI 1 r1 [160])
                (xor:SI (lt:SI (reg/v:SI 0 r0 [orig:134 d ] [134])
                        (reg/v:SI 4 r4 [orig:139 m ] [139]))
                    (reg:SI 2 r2 [orig:135 D.4544 ] [135])))
            (clobber (reg:CC 24 cc))
        ]) 280 {*cond_arith} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 96 95 97 20 arch/arm/vfp/vfpsingle.c:447 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [160])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [160])
        (nil)))

(jump_insn 97 96 98 20 arch/arm/vfp/vfpsingle.c:447 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 20 -> ( 25 21)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  25 [39.0%] 
;; Succ edge  21 [61.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  20 [61.0%]  (fallthru)
(note 98 97 99 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(note 99 98 100 21 NOTE_INSN_DELETED)

(note 100 99 102 21 NOTE_INSN_DELETED)

(note 102 100 103 21 NOTE_INSN_DELETED)

(note 103 102 104 21 NOTE_INSN_DELETED)

(insn 104 103 105 21 arch/arm/vfp/vfpsingle.c:452 (parallel [
            (set (reg:SI 4 r4 [165])
                (xor:SI (gt:SI (reg/v:SI 0 r0 [orig:134 d ] [134])
                        (reg/v:SI 4 r4 [orig:139 m ] [139]))
                    (reg:SI 2 r2 [orig:135 D.4544 ] [135])))
            (clobber (reg:CC 24 cc))
        ]) 280 {*cond_arith} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:135 D.4544 ] [135])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:134 d ] [134])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 105 104 106 21 arch/arm/vfp/vfpsingle.c:452 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 4 r4 [165])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 106 105 148 21 arch/arm/vfp/vfpsingle.c:452 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 115)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 21 -> ( 24 22)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  24 [61.0%] 
;; Succ edge  22 [39.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  21 [39.0%]  (fallthru)
(note 148 106 149 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(jump_insn 149 148 150 22 (set (pc)
        (label_ref 123)) 242 {*arm_jump} (nil))
;; End of basic block 22 -> ( 26)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  26 [100.0%] 

(barrier 150 149 110)

;; Start of basic block ( 15 16) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  15 [19.9%] 
;; Pred edge  16 [39.0%] 
(code_label 110 150 111 23 60 "" [2 uses])

(note 111 110 112 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 151 23 arch/arm/vfp/vfpsingle.c:432 (set (reg/v:SI 3 r3 [orig:133 ret ] [133])
        (const_int 1610612736 [0x60000000])) 167 {*arm_movsi_insn} (nil))

(jump_insn 151 112 152 23 (set (pc)
        (label_ref 123)) 242 {*arm_jump} (nil))
;; End of basic block 23 -> ( 26)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  26 [100.0%] 

(barrier 152 151 115)

;; Start of basic block ( 21 18) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  21 [61.0%] 
;; Pred edge  18 [73.0%] 
(code_label 115 152 116 24 63 "" [2 uses])

(note 116 115 117 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 153 24 arch/arm/vfp/vfpsingle.c:446 (set (reg/v:SI 3 r3 [orig:133 ret ] [133])
        (const_int 536870912 [0x20000000])) 167 {*arm_movsi_insn} (nil))

(jump_insn 153 117 154 24 (set (pc)
        (label_ref 123)) 242 {*arm_jump} (nil))
;; End of basic block 24 -> ( 26)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  26 [100.0%] 

(barrier 154 153 120)

;; Start of basic block ( 20 19) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  20 [39.0%] 
;; Pred edge  19 [100.0%] 
(code_label 120 154 121 25 62 "" [2 uses])

(note 121 120 122 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 25 arch/arm/vfp/vfpsingle.c:451 (set (reg/v:SI 3 r3 [orig:133 ret ] [133])
        (const_int -2147483648 [0xffffffff80000000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 26)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 25 23 14 22 12 13 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%] 
;; Pred edge  14 [29.1%] 
;; Pred edge  22 [100.0%] 
;; Pred edge  12 [50.0%] 
;; Pred edge  13 [100.0%] 
;; Pred edge  24 [100.0%] 
(code_label 123 122 124 26 59 "" [6 uses])

(note 124 123 129 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 129 124 135 26 arch/arm/vfp/vfpsingle.c:460 (set (reg/i:SI 0 r0)
        (reg/v:SI 3 r3 [orig:133 ret ] [133])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:133 ret ] [133])
        (nil)))

(insn 135 129 159 26 arch/arm/vfp/vfpsingle.c:460 (use (reg/i:SI 0 r0)) -1 (nil))

(note 159 135 160 26 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 160 159 161 26 arch/arm/vfp/vfpsingle.c:460 (return) -1 (nil))
;; End of basic block 26 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 161 160 155)

(note 155 161 156 NOTE_INSN_DELETED)

(note 156 155 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fcmpez (vfp_single_fcmpez)[0:164]

deferring rescan insn with uid = 13.
starting the processing of deferred insns
verify found no changes in insn with uid = 13.
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=30
mems_found = 0, cannot_delete = true

**scanning insn=13
  mem: (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>)

   after canon_rtx address: (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>)
  gid=0 offset=0 
 processing const load gid=0[0..4)
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fcmpez

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,2u} r1={3d,1u} r2={3d,1u} r3={2d,1u} r12={1d} r13={1d,3u} r14={1d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 134{124d,10u,0e} in 4{3 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 28 7 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 28 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 6 11 2 arch/arm/vfp/vfpsingle.c:479 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 29 2 arch/arm/vfp/vfpsingle.c:479 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(note 29 11 30 2 NOTE_INSN_EPILOGUE_BEG)

(insn 30 29 13 2 arch/arm/vfp/vfpsingle.c:480 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) -1 (nil))

(call_insn/j 13 30 14 2 arch/arm/vfp/vfpsingle.c:479 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 13 27)

(note 27 14 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fcmpz (vfp_single_fcmpz)[0:163]

deferring rescan insn with uid = 13.
starting the processing of deferred insns
verify found no changes in insn with uid = 13.
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=30
mems_found = 0, cannot_delete = true

**scanning insn=13
  mem: (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>)

   after canon_rtx address: (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>)
  gid=0 offset=0 
 processing const load gid=0[0..4)
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fcmpz

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,2u} r1={3d,2u} r2={3d,1u} r3={2d,1u} r12={1d} r13={1d,3u} r14={1d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 135{124d,11u,0e} in 4{3 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 28 7 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 28 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 6 11 2 arch/arm/vfp/vfpsingle.c:474 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 29 2 arch/arm/vfp/vfpsingle.c:474 (set (reg:SI 2 r2)
        (reg:SI 1 r1)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 29 11 30 2 NOTE_INSN_EPILOGUE_BEG)

(insn 30 29 13 2 arch/arm/vfp/vfpsingle.c:475 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) -1 (nil))

(call_insn/j 13 30 14 2 arch/arm/vfp/vfpsingle.c:474 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 13 27)

(note 27 14 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fcmpe (vfp_single_fcmpe)[0:162]

deferring rescan insn with uid = 13.
starting the processing of deferred insns
verify found no changes in insn with uid = 13.
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=30
mems_found = 0, cannot_delete = true

**scanning insn=13
  mem: (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>)

   after canon_rtx address: (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>)
  gid=0 offset=0 
 processing const load gid=0[0..4)
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fcmpe

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,2u} r1={3d,1u} r2={2d,1u} r3={2d,1u} r12={1d} r13={1d,3u} r14={1d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 133{123d,10u,0e} in 3{2 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 28 7 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 28 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 6 29 2 arch/arm/vfp/vfpsingle.c:469 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(note 29 10 30 2 NOTE_INSN_EPILOGUE_BEG)

(insn 30 29 13 2 arch/arm/vfp/vfpsingle.c:470 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) -1 (nil))

(call_insn/j 13 30 14 2 arch/arm/vfp/vfpsingle.c:469 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 13 27)

(note 27 14 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fcmp (vfp_single_fcmp)[0:161]

deferring rescan insn with uid = 13.
starting the processing of deferred insns
verify found no changes in insn with uid = 13.
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=30
mems_found = 0, cannot_delete = true

**scanning insn=13
  mem: (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>)

   after canon_rtx address: (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>)
  gid=0 offset=0 
 processing const load gid=0[0..4)
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fcmp

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,2u} r1={3d,1u} r2={2d,1u} r3={2d,1u} r12={1d} r13={1d,3u} r14={1d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 133{123d,10u,0e} in 3{2 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 28 7 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 28 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 6 29 2 arch/arm/vfp/vfpsingle.c:464 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(note 29 10 30 2 NOTE_INSN_EPILOGUE_BEG)

(insn 30 29 13 2 arch/arm/vfp/vfpsingle.c:465 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) -1 (nil))

(call_insn/j 13 30 14 2 arch/arm/vfp/vfpsingle.c:464 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 13 27)

(note 27 14 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_normalise_denormal (vfp_single_normalise_denormal)[0:152]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)

**scanning insn=6
  mem: (plus:SI (reg/v/f:SI 0 r0 [orig:135 vs ] [135])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 0 r0 [orig:135 vs ] [135])
    (const_int 4 [0x4]))
expanding: r0 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 0 r0 [orig:135 vs ] [135])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 0 r0 [orig:135 vs ] [135])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 0 r0 [orig:135 vs ] [135])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=7
mems_found = 0, cannot_delete = true

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=13
  mem: (reg/v/f:SI 0 r0 [orig:135 vs ] [135])

   after canon_rtx address: (reg/v/f:SI 0 r0 [orig:135 vs ] [135])
expanding: r0 into: NULL

   after cselib_expand address: (reg/v/f:SI 0 r0 [orig:135 vs ] [135])

   after canon_rtx address: (reg/v/f:SI 0 r0 [orig:135 vs ] [135])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 0 r0 [orig:135 vs ] [135]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=21
mems_found = 0, cannot_delete = true

**scanning insn=22
  mem: (plus:SI (reg/v/f:SI 0 r0 [orig:135 vs ] [135])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 0 r0 [orig:135 vs ] [135])
    (const_int 4 [0x4]))
expanding: r0 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 0 r0 [orig:135 vs ] [135])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 0 r0 [orig:135 vs ] [135])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
mems_found = 1, cannot_delete = false

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=19
  mem: (reg/v/f:SI 0 r0 [orig:135 vs ] [135])

   after canon_rtx address: (reg/v/f:SI 0 r0 [orig:135 vs ] [135])
expanding: r0 into: NULL

   after cselib_expand address: (reg/v/f:SI 0 r0 [orig:135 vs ] [135])

   after canon_rtx address: (reg/v/f:SI 0 r0 [orig:135 vs ] [135])
  varying cselib base=1 offset = 0
 processing cselib store [0..2)
    trying store in insn=22 gid=-1[4..8)
mems_found = 1, cannot_delete = false

**scanning insn=36
mems_found = 0, cannot_delete = false
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_normalise_denormal

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={1d,4u,1d} r1={2d,1u} r2={4d,4u} r3={4d,5u} r13={1d,4u} r14={1d,1u} r24={1d,1u} 
;;    total ref usage 35{14d,20u,1e} in 11{11 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 34 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 34 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 34 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 3 9 2 NOTE_INSN_DELETED)

(note 9 8 6 2 NOTE_INSN_DELETED)

(insn 6 9 7 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg:SI 2 r2 [orig:136 <variable>.significand ] [136])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 0 r0 [orig:135 vs ] [135])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 10 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 3 r3 [orig:133 ret ] [133])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (reg:SI 2 r2 [orig:136 <variable>.significand ] [136])
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

(insn 10 7 11 2 arch/arm/vfp/vfpsingle.c:60 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (plus:SI (reg/v:SI 3 r3 [orig:133 ret ] [133])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0x0])))
            (set (reg/v:SI 3 r3 [orig:134 bits ] [134])
                (plus:SI (reg/v:SI 3 r3 [orig:133 ret ] [133])
                    (const_int -1 [0xffffffffffffffff])))
        ]) 6 {*addsi3_compare0} (nil))

(jump_insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:60 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (return)
            (pc))) 261 {*cond_return} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 2 -> ( 3 1)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  3 [61.0%]  (fallthru)
;; Succ edge  EXIT [39.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru)
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 21 3 arch/arm/vfp/vfpsingle.c:61 (set (reg:SI 1 r1 [orig:139 <variable>.exponent ] [139])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 0 r0 [orig:135 vs ] [135]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 21 13 22 3 arch/arm/vfp/vfpsingle.c:62 (set (reg:SI 2 r2 [145])
        (ashift:SI (reg:SI 2 r2 [orig:136 <variable>.significand ] [136])
            (reg/v:SI 3 r3 [orig:134 bits ] [134]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 0 r0 [orig:135 vs ] [135])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(insn 22 21 15 3 arch/arm/vfp/vfpsingle.c:62 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 0 r0 [orig:135 vs ] [135])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 2 r2 [145])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [145])
        (nil)))

(insn 15 22 18 3 arch/arm/vfp/vfpsingle.c:61 (set (reg:SI 2 r2 [140])
        (plus:SI (reg:SI 1 r1 [orig:139 <variable>.exponent ] [139])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:139 <variable>.exponent ] [139])
        (nil)))

(insn 18 15 19 3 arch/arm/vfp/vfpsingle.c:61 (set (reg:SI 3 r3 [143])
        (minus:SI (reg:SI 2 r2 [140])
            (reg/v:SI 3 r3 [orig:134 bits ] [134]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [140])
        (nil)))

(insn 19 18 28 3 arch/arm/vfp/vfpsingle.c:61 (set (mem/s/j:HI (reg/v/f:SI 0 r0 [orig:135 vs ] [135]) [0 <variable>.exponent+0 S2 A32])
        (reg:HI 3 r3 [143])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 3 r3 [143])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:135 vs ] [135])
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
(code_label 28 19 31 4 75 "" [0 uses])

(note 31 28 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(jump_insn 36 31 35 4 (return) -1 (nil))
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 35 36 32)

(note 32 35 33 NOTE_INSN_DELETED)

(note 33 32 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_ftosi (vfp_single_ftosi)[0:170]

deferring rescan insn with uid = 262.
starting the processing of deferred insns
verify found no changes in insn with uid = 262.
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 39 n_edges 57 count 76 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 39 n_edges 57 count 76 (  1.9)

**scanning insn=335
mems_found = 0, cannot_delete = true

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=13
mems_found = 0, cannot_delete = true

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=26
mems_found = 0, cannot_delete = true

**scanning insn=14
mems_found = 0, cannot_delete = true

**scanning insn=27
mems_found = 0, cannot_delete = true

**scanning insn=29
mems_found = 0, cannot_delete = true

**scanning insn=303
mems_found = 0, cannot_delete = true

**scanning insn=35
mems_found = 0, cannot_delete = true

**scanning insn=36
mems_found = 0, cannot_delete = true

**scanning insn=38
mems_found = 0, cannot_delete = true

**scanning insn=39
mems_found = 0, cannot_delete = true

**scanning insn=41
mems_found = 0, cannot_delete = true

**scanning insn=305
mems_found = 0, cannot_delete = true

**scanning insn=48
mems_found = 0, cannot_delete = true

**scanning insn=290
mems_found = 0, cannot_delete = true

**scanning insn=307
mems_found = 0, cannot_delete = true

**scanning insn=57
mems_found = 0, cannot_delete = true

**scanning insn=58
mems_found = 0, cannot_delete = true

**scanning insn=60
mems_found = 0, cannot_delete = true

**scanning insn=309
mems_found = 0, cannot_delete = true

**scanning insn=332
mems_found = 0, cannot_delete = true

**scanning insn=333
mems_found = 0, cannot_delete = false

**scanning insn=334
mems_found = 0, cannot_delete = false

**scanning insn=74
mems_found = 0, cannot_delete = true

**scanning insn=294
mems_found = 0, cannot_delete = true

**scanning insn=86
mems_found = 0, cannot_delete = true

**scanning insn=87
mems_found = 0, cannot_delete = true

**scanning insn=89
mems_found = 0, cannot_delete = true

**scanning insn=90
mems_found = 0, cannot_delete = true

**scanning insn=311
mems_found = 0, cannot_delete = true

**scanning insn=98
mems_found = 0, cannot_delete = true

**scanning insn=329
mems_found = 0, cannot_delete = true

**scanning insn=330
mems_found = 0, cannot_delete = false

**scanning insn=331
mems_found = 0, cannot_delete = false

**scanning insn=99
mems_found = 0, cannot_delete = true

**scanning insn=100
mems_found = 0, cannot_delete = true

**scanning insn=102
mems_found = 0, cannot_delete = true

**scanning insn=113
mems_found = 0, cannot_delete = true

**scanning insn=296
mems_found = 0, cannot_delete = true

**scanning insn=313
mems_found = 0, cannot_delete = true

**scanning insn=120
mems_found = 0, cannot_delete = true

**scanning insn=118
mems_found = 0, cannot_delete = true

**scanning insn=121
mems_found = 0, cannot_delete = true

**scanning insn=124
mems_found = 0, cannot_delete = true

**scanning insn=129
mems_found = 0, cannot_delete = true

**scanning insn=125
mems_found = 0, cannot_delete = true

**scanning insn=127
mems_found = 0, cannot_delete = true

**scanning insn=128
mems_found = 0, cannot_delete = true

**scanning insn=126
mems_found = 0, cannot_delete = true

**scanning insn=130
mems_found = 0, cannot_delete = true

**scanning insn=133
mems_found = 0, cannot_delete = true

**scanning insn=298
mems_found = 0, cannot_delete = true

**scanning insn=315
mems_found = 0, cannot_delete = true

**scanning insn=146
mems_found = 0, cannot_delete = true

**scanning insn=147
mems_found = 0, cannot_delete = true

**scanning insn=153
mems_found = 0, cannot_delete = true

**scanning insn=157
mems_found = 0, cannot_delete = true

**scanning insn=158
mems_found = 0, cannot_delete = true

**scanning insn=159
mems_found = 0, cannot_delete = true

**scanning insn=161
mems_found = 0, cannot_delete = true

**scanning insn=317
mems_found = 0, cannot_delete = true

**scanning insn=166
mems_found = 0, cannot_delete = true

**scanning insn=170
mems_found = 0, cannot_delete = true

**scanning insn=171
mems_found = 0, cannot_delete = true

**scanning insn=174
mems_found = 0, cannot_delete = true

**scanning insn=179
mems_found = 0, cannot_delete = true

**scanning insn=180
mems_found = 0, cannot_delete = true

**scanning insn=182
mems_found = 0, cannot_delete = true

**scanning insn=185
mems_found = 0, cannot_delete = true

**scanning insn=300
mems_found = 0, cannot_delete = true

**scanning insn=196
mems_found = 0, cannot_delete = true

**scanning insn=197
mems_found = 0, cannot_delete = true

**scanning insn=199
mems_found = 0, cannot_delete = false

**scanning insn=210
mems_found = 0, cannot_delete = true

**scanning insn=302
mems_found = 0, cannot_delete = true

**scanning insn=319
mems_found = 0, cannot_delete = true

**scanning insn=215
mems_found = 0, cannot_delete = true

**scanning insn=216
mems_found = 0, cannot_delete = true

**scanning insn=218
mems_found = 0, cannot_delete = true

**scanning insn=221
mems_found = 0, cannot_delete = true

**scanning insn=222
mems_found = 0, cannot_delete = true

**scanning insn=224
mems_found = 0, cannot_delete = true

**scanning insn=321
mems_found = 0, cannot_delete = true

**scanning insn=231
mems_found = 0, cannot_delete = true

**scanning insn=232
mems_found = 0, cannot_delete = true

**scanning insn=235
mems_found = 0, cannot_delete = true

**scanning insn=234
mems_found = 0, cannot_delete = true

**scanning insn=236
mems_found = 0, cannot_delete = true

**scanning insn=238
mems_found = 0, cannot_delete = true

**scanning insn=239
mems_found = 0, cannot_delete = true

**scanning insn=241
mems_found = 0, cannot_delete = true

**scanning insn=323
mems_found = 0, cannot_delete = true

**scanning insn=246
mems_found = 0, cannot_delete = true

**scanning insn=247
mems_found = 0, cannot_delete = true

**scanning insn=249
mems_found = 0, cannot_delete = true

**scanning insn=250
mems_found = 0, cannot_delete = true

**scanning insn=252
mems_found = 0, cannot_delete = true

**scanning insn=325
mems_found = 0, cannot_delete = true

**scanning insn=257
mems_found = 0, cannot_delete = true

**scanning insn=262
  mem: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=279
mems_found = 0, cannot_delete = true

**scanning insn=285
mems_found = 0, cannot_delete = false

**scanning insn=338
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_ftosi

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={16d,18u} r1={3d,1u} r2={4d,12u} r3={10d,13u} r4={8d,9u} r5={2d,3u} r6={1d,2u} r12={5d,10u} r13={2d,40u} r14={10d,12u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={32d,29u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 352{203d,149u,0e} in 106{105 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 335 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 335 7 336 2 arch/arm/vfp/vfpsingle.c:628 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -16 [0xfffffffffffffff0])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [0 S4 A32])
                            (reg:SI 5 r5))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 8 [0x8])) [0 S4 A32])
                            (reg:SI 6 r6))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 12 [0xc])) [0 S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))

(note 336 335 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 336 10 2 NOTE_INSN_FUNCTION_BEG)

(note 10 6 11 2 NOTE_INSN_DELETED)

(note 11 10 16 2 NOTE_INSN_DELETED)

(note 16 11 17 2 NOTE_INSN_DELETED)

(note 17 16 20 2 NOTE_INSN_DELETED)

(note 20 17 21 2 NOTE_INSN_DELETED)

(note 21 20 23 2 NOTE_INSN_DELETED)

(note 23 21 24 2 NOTE_INSN_DELETED)

(note 24 23 25 2 NOTE_INSN_DELETED)

(note 25 24 2 2 NOTE_INSN_DELETED)

(insn 2 25 12 2 arch/arm/vfp/vfpsingle.c:628 (set (reg/v:SI 1 r1 [orig:147 sd ] [147])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 12 2 13 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 0 r0 [orig:136 D.5612 ] [136])
        (zero_extract:SI (reg/v:SI 2 r2 [orig:149 m ] [149])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn 13 12 15 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 12 ip [153])
        (ashift:SI (reg/v:SI 2 r2 [orig:149 m ] [149])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(insn 15 13 26 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 14 lr [orig:155 D.5612 ] [155])
        (sign_extend:SI (reg:HI 0 r0 [orig:136 D.5612 ] [136]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 26 15 14 2 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 14 lr [orig:155 D.5612 ] [155])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 14 lr [orig:155 D.5612 ] [155])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn 14 26 27 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 12 ip [orig:137 significand ] [137])
        (lshiftrt:SI (reg:SI 12 ip [153])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(jump_insn 27 14 28 2 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC_DNE 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 12 [ip]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 12 [ip]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 28 27 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 303 3 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 12 ip [orig:137 significand ] [137])
        (ior:SI (reg/v:SI 12 ip [orig:137 significand ] [137])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))

(jump_insn 303 29 304 3 (set (pc)
        (label_ref 55)) 242 {*arm_jump} (nil))
;; End of basic block 3 -> ( 8)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  8 [100.0%] 

(barrier 304 303 32)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
(code_label 32 304 33 4 77 "" [1 uses])

(note 33 32 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 35 33 36 4 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 14 lr [orig:155 D.5612 ] [155])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 36 35 37 4 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 55)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4400 [0x1130])
            (nil))))
;; End of basic block 4 -> ( 5 8)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  5 [56.0%]  (fallthru)
;; Succ edge  8 [44.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [56.0%]  (fallthru)
(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 5 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 12 ip [orig:137 significand ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 39 38 40 5 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 14 [lr]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 14 [lr]
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 40 39 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 41 40 305 6 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 14 lr [orig:141 tm ] [141])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 8 [0x8])
        (nil)))

(jump_insn 305 41 306 6 (set (pc)
        (label_ref 71)) 242 {*arm_jump} (nil))
;; End of basic block 6 -> ( 11)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  11 [100.0%] 

(barrier 306 305 45)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 45 306 46 7 79 "" [1 uses])

(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 47 46 48 7 NOTE_INSN_DELETED)

(insn 48 47 290 7 arch/arm/vfp/vfp.h:234 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 12 ip [orig:137 significand ] [137])
                (const_int 1 [0x1])
                (const_int 29 [0x1d]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn 290 48 307 7 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 14 lr [orig:141 tm ] [141])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(jump_insn 307 290 308 7 (set (pc)
        (label_ref 71)) 242 {*arm_jump} (nil))
;; End of basic block 7 -> ( 11)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  11 [100.0%] 

(barrier 308 307 55)

;; Start of basic block ( 4 3) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [44.0%] 
;; Pred edge  3 [100.0%] 
(code_label 55 308 56 8 78 "" [2 uses])

(note 56 55 57 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 57 56 58 8 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:136 D.5612 ] [136])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 58 57 59 8 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 10 9)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 14 [lr]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 14 [lr]
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 309 9 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 14 lr [orig:141 tm ] [141])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(jump_insn 309 60 310 9 (set (pc)
        (label_ref 71)) 242 {*arm_jump} (nil))
;; End of basic block 9 -> ( 11)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  11 [100.0%] 

(barrier 310 309 64)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 12 [ip] 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  8 [50.0%] 
(code_label 64 310 65 10 82 "" [1 uses])

(note 65 64 66 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 66 65 332 10 NOTE_INSN_DELETED)

(insn 332 66 333 10 arch/arm/vfp/vfp.h:242 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 12 ip [orig:137 significand ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 333 332 334 10 arch/arm/vfp/vfp.h:242 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 14 lr [orig:141 tm ] [141])
            (const_int 3 [0x3]))) 2345 {neon_vornv2di+78} (nil))

(insn 334 333 71 10 arch/arm/vfp/vfp.h:242 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 14 lr [orig:141 tm ] [141])
            (const_int 5 [0x5]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 10 -> ( 11)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10 7 6 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%] 
;; Pred edge  6 [100.0%] 
;; Pred edge  9 [100.0%] 
(code_label 71 334 72 11 80 "" [3 uses])

(note 72 71 73 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 73 72 85 11 NOTE_INSN_DELETED)

(note 85 73 74 11 NOTE_INSN_DELETED)

(insn 74 85 294 11 arch/arm/vfp/vfpsingle.c:641 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 14 lr [orig:141 tm ] [141])
                        (const_int 4 [0x4]))
                    (const_int 0 [0x0])))
            (set (reg:SI 4 r4 [165])
                (and:SI (reg/v:SI 14 lr [orig:141 tm ] [141])
                    (const_int 4 [0x4])))
        ]) 69 {*andsi3_compare0} (nil))

(insn 294 74 86 11 arch/arm/vfp/vfpsingle.c:642 (set (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
        (if_then_else:SI (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 4 r4 [165])
            (const_int 128 [0x80]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(insn 86 294 87 11 arch/arm/vfp/vfpsingle.c:644 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 14 lr [orig:141 tm ] [141])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 14 lr [orig:141 tm ] [141])
        (nil)))

(jump_insn 87 86 88 11 arch/arm/vfp/vfpsingle.c:644 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  12 [39.0%]  (fallthru)
;; Succ edge  13 [61.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 4 [r4]
;; live  kill	

;; Pred edge  11 [39.0%]  (fallthru)
(note 88 87 89 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 89 88 90 12 arch/arm/vfp/vfpsingle.c:646 (set (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
        (ior:SI (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))

(insn 90 89 311 12 arch/arm/vfp/vfpsingle.c:645 (set (reg/v:SI 0 r0 [orig:144 d ] [144])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(jump_insn 311 90 312 12 (set (pc)
        (label_ref 258)) 242 {*arm_jump} (nil))
;; End of basic block 12 -> ( 38)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  38 [100.0%] 

(barrier 312 311 93)

;; Start of basic block ( 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  11 [61.0%] 
(code_label 93 312 94 13 86 "" [1 uses])

(note 94 93 95 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 95 94 96 13 NOTE_INSN_DELETED)

(note 96 95 98 13 NOTE_INSN_DELETED)

(insn 98 96 329 13 arch/arm/vfp/vfpsingle.c:647 (set (reg:SI 0 r0 [orig:169 D.5612 ] [169])
        (sign_extend:SI (reg:HI 0 r0 [orig:136 D.5612 ] [136]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 329 98 330 13 arch/arm/vfp/vfp.h:195 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:149 m ] [149])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 330 329 331 13 arch/arm/vfp/vfp.h:195 (cond_exec (lt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 2 r2 [orig:135 D.5615 ] [135])
            (const_int 32768 [0x8000]))) 2345 {neon_vornv2di+78} (nil))

(insn 331 330 99 13 arch/arm/vfp/vfp.h:195 (cond_exec (ge (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 2 r2 [orig:135 D.5615 ] [135])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 99 331 100 13 arch/arm/vfp/vfpsingle.c:647 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:169 D.5612 ] [169])
            (const_int 158 [0x9e]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 100 99 101 13 arch/arm/vfp/vfpsingle.c:647 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 116)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  15 [50.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  13 [50.0%]  (fallthru)
(note 101 100 102 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 102 101 113 14 arch/arm/vfp/vfpsingle.c:652 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:135 D.5615 ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:135 D.5615 ] [135])
        (nil)))

(insn 113 102 296 14 arch/arm/vfp/vfpsingle.c:654 (set (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
        (ior:SI (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))

(insn 296 113 313 14 arch/arm/vfp/vfpsingle.c:653 (set (reg/v:SI 0 r0 [orig:144 d ] [144])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 2147483647 [0x7fffffff])
            (const_int -2147483648 [0xffffffff80000000]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(jump_insn 313 296 314 14 (set (pc)
        (label_ref 258)) 242 {*arm_jump} (nil))
;; End of basic block 14 -> ( 38)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  38 [100.0%] 

(barrier 314 313 116)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  13 [50.0%] 
(code_label 116 314 117 15 88 "" [1 uses])

(note 117 116 120 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 120 117 118 15 arch/arm/vfp/vfpsingle.c:655 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:169 D.5612 ] [169])
            (const_int 125 [0x7d]))) 219 {*arm_cmpsi_insn} (nil))

(insn 118 120 121 15 arch/arm/vfp/vfpsingle.c:631 (set (reg/v:SI 3 r3 [orig:142 rmode ] [142])
        (and:SI (reg/v:SI 3 r3 [orig:150 fpscr ] [150])
            (const_int 12582912 [0xc00000]))) 67 {*arm_andsi3_insn} (nil))

(jump_insn 121 118 122 15 arch/arm/vfp/vfpsingle.c:655 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 227)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 15 -> ( 16 30)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  16 [50.0%]  (fallthru)
;; Succ edge  30 [50.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 5 [r5] 12 [ip] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 5 [r5] 12 [ip] 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  15 [50.0%]  (fallthru)
(note 122 121 124 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 124 122 129 16 arch/arm/vfp/vfpsingle.c:656 (set (reg/v:SI 0 r0 [orig:140 shift ] [140])
        (minus:SI (const_int 158 [0x9e])
            (reg:SI 0 r0 [orig:169 D.5612 ] [169]))) 28 {*arm_subsi3_insn} (nil))

(insn 129 124 125 16 arch/arm/vfp/vfpsingle.c:663 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:142 rmode ] [142])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 125 129 127 16 arch/arm/vfp/vfpsingle.c:660 (set (reg:SI 14 lr [172])
        (ashift:SI (reg/v:SI 12 ip [orig:137 significand ] [137])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 127 125 128 16 arch/arm/vfp/vfpsingle.c:661 (set (reg:SI 5 r5 [173])
        (minus:SI (const_int 33 [0x21])
            (reg/v:SI 0 r0 [orig:140 shift ] [140]))) 28 {*arm_subsi3_insn} (nil))

(insn 128 127 126 16 arch/arm/vfp/vfpsingle.c:661 (set (reg/v:SI 12 ip [orig:139 rem ] [139])
        (ashift:SI (reg/v:SI 12 ip [orig:137 significand ] [137])
            (reg:SI 5 r5 [173]))) 117 {*arm_shiftsi3} (nil))

(insn 126 128 130 16 arch/arm/vfp/vfpsingle.c:660 (set (reg/v:SI 0 r0 [orig:144 d ] [144])
        (lshiftrt:SI (reg:SI 14 lr [172])
            (reg/v:SI 0 r0 [orig:140 shift ] [140]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 14 lr [172])
        (nil)))

(jump_insn 130 126 131 16 arch/arm/vfp/vfpsingle.c:663 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 144)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  18 [50.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  16 [50.0%]  (fallthru)
(note 131 130 132 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note 132 131 133 17 NOTE_INSN_DELETED)

(insn 133 132 298 17 arch/arm/vfp/vfpsingle.c:665 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 0 r0 [orig:144 d ] [144])
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn 298 133 315 17 arch/arm/vfp/vfpsingle.c:666 (set (reg/v:SI 3 r3 [orig:138 incr ] [138])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int -2147483648 [0xffffffff80000000])
            (const_int 2147483647 [0x7fffffff]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(jump_insn 315 298 316 17 (set (pc)
        (label_ref 167)) 242 {*arm_jump} (nil))
;; End of basic block 17 -> ( 22)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  22 [100.0%] 

(barrier 316 315 144)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  16 [50.0%] 
(code_label 144 316 145 18 92 "" [1 uses])

(note 145 144 146 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 146 145 147 18 arch/arm/vfp/vfpsingle.c:667 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:142 rmode ] [142])
            (const_int 12582912 [0xc00000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 147 146 148 18 arch/arm/vfp/vfpsingle.c:667 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 164)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 18 -> ( 21 19)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  21 [28.0%] 
;; Succ edge  19 [72.0%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  18 [72.0%]  (fallthru)
(note 148 147 149 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(note 149 148 150 19 NOTE_INSN_DELETED)

(note 150 149 152 19 NOTE_INSN_DELETED)

(note 152 150 155 19 NOTE_INSN_DELETED)

(note 155 152 156 19 NOTE_INSN_DELETED)

(note 156 155 153 19 NOTE_INSN_DELETED)

(insn 153 156 157 19 arch/arm/vfp/vfpsingle.c:669 (parallel [
            (set (reg:SI 3 r3 [178])
                (eq:SI (reg/v:SI 3 r3 [orig:142 rmode ] [142])
                    (const_int 4194304 [0x400000])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 157 153 158 19 arch/arm/vfp/vfpsingle.c:669 (parallel [
            (set (reg:SI 3 r3 [181])
                (xor:SI (ne:SI (reg:SI 2 r2 [orig:135 D.5615 ] [135])
                        (const_int 0 [0x0]))
                    (reg:SI 3 r3 [178])))
            (clobber (reg:CC 24 cc))
        ]) 280 {*cond_arith} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 158 157 159 19 arch/arm/vfp/vfpsingle.c:669 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [181])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [181])
        (nil)))

(jump_insn 159 158 160 19 arch/arm/vfp/vfpsingle.c:669 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 164)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 19 -> ( 20 21)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  20 [50.0%]  (fallthru)
;; Succ edge  21 [50.0%] 

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  19 [50.0%]  (fallthru)
(note 160 159 161 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 317 20 arch/arm/vfp/vfpsingle.c:670 (set (reg/v:SI 3 r3 [orig:138 incr ] [138])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(jump_insn 317 161 318 20 (set (pc)
        (label_ref 167)) 242 {*arm_jump} (nil))
;; End of basic block 20 -> ( 22)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  22 [100.0%] 

(barrier 318 317 164)

;; Start of basic block ( 19 18) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  19 [50.0%] 
;; Pred edge  18 [28.0%] 
(code_label 164 318 165 21 95 "" [2 uses])

(note 165 164 166 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 21 arch/arm/vfp/vfpsingle.c:668 (set (reg/v:SI 3 r3 [orig:138 incr ] [138])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 22)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21 17 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 12 [ip] 13 [sp]
;; lr  def 	 3 [r3] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 14 [lr] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%] 
;; Pred edge  20 [100.0%] 
(code_label 167 166 168 22 94 "" [2 uses])

(note 168 167 169 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(note 169 168 173 22 NOTE_INSN_DELETED)

(note 173 169 176 22 NOTE_INSN_DELETED)

(note 176 173 177 22 NOTE_INSN_DELETED)

(note 177 176 178 22 NOTE_INSN_DELETED)

(note 178 177 170 22 NOTE_INSN_DELETED)

(insn 170 178 171 22 arch/arm/vfp/vfpsingle.c:673 (set (reg:CC_C 24 cc)
        (compare:CC_C (plus:SI (reg/v:SI 3 r3 [orig:138 incr ] [138])
                (reg/v:SI 12 ip [orig:139 rem ] [139]))
            (reg/v:SI 3 r3 [orig:138 incr ] [138]))) 12 {*compare_addsi2_op0} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:138 incr ] [138])
        (nil)))

(insn 171 170 174 22 arch/arm/vfp/vfpsingle.c:673 (set (reg:SI 14 lr [184])
        (ltu:SI (reg:CC_C 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC_C 24 cc)
        (nil)))

(insn 174 171 179 22 arch/arm/vfp/vfpsingle.c:673 (parallel [
            (set (reg:SI 3 r3 [186])
                (ne:SI (reg/v:SI 0 r0 [orig:144 d ] [144])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 179 174 180 22 arch/arm/vfp/vfpsingle.c:673 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 14 lr [184])
                        (reg:SI 3 r3 [186]))
                    (const_int 0 [0x0])))
            (clobber (scratch:SI))
        ]) 70 {*andsi3_compare0_scratch} (expr_list:REG_DEAD (reg:SI 14 lr [184])
        (expr_list:REG_DEAD (reg:SI 3 r3 [186])
            (nil))))

(jump_insn 180 179 181 22 arch/arm/vfp/vfpsingle.c:673 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 183)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 22 -> ( 23 24)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  23 [50.0%]  (fallthru)
;; Succ edge  24 [50.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  22 [50.0%]  (fallthru)
(note 181 180 182 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 183 23 arch/arm/vfp/vfpsingle.c:674 (set (reg/v:SI 0 r0 [orig:144 d ] [144])
        (plus:SI (reg/v:SI 0 r0 [orig:144 d ] [144])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 23 -> ( 24)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 22 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  22 [50.0%] 
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 183 182 184 24 96 "" [1 uses])

(note 184 183 185 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 185 184 300 24 arch/arm/vfp/vfpsingle.c:675 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:135 D.5615 ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 300 185 196 24 arch/arm/vfp/vfpsingle.c:675 discrim 2 (set (reg:SI 3 r3 [orig:145 iftmp.134 ] [145])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int -2147483648 [0xffffffff80000000])
            (const_int 2147483647 [0x7fffffff]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 196 300 197 24 arch/arm/vfp/vfpsingle.c:675 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:144 d ] [144])
            (reg:SI 3 r3 [orig:145 iftmp.134 ] [145]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 197 196 198 24 arch/arm/vfp/vfpsingle.c:675 discrim 3 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 24 -> ( 25 26)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  25 [50.0%]  (fallthru)
;; Succ edge  26 [50.0%] 

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  24 [50.0%]  (fallthru)
(note 198 197 199 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 199 198 210 25 arch/arm/vfp/vfpsingle.c:676 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:135 D.5615 ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 210 199 302 25 arch/arm/vfp/vfpsingle.c:677 (set (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
        (ior:SI (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))

(insn 302 210 319 25 arch/arm/vfp/vfpsingle.c:676 discrim 2 (set (reg/v:SI 0 r0 [orig:144 d ] [144])
        (reg:SI 3 r3 [orig:145 iftmp.134 ] [145])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:145 iftmp.134 ] [145])
        (nil)))

(jump_insn 319 302 320 25 (set (pc)
        (label_ref 219)) 242 {*arm_jump} (nil))
;; End of basic block 25 -> ( 28)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  28 [100.0%] 

(barrier 320 319 213)

;; Start of basic block ( 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  24 [50.0%] 
(code_label 213 320 214 26 99 "" [1 uses])

(note 214 213 215 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 215 214 216 26 arch/arm/vfp/vfpsingle.c:678 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 12 ip [orig:139 rem ] [139])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 12 ip [orig:139 rem ] [139])
        (nil)))

(jump_insn 216 215 217 26 arch/arm/vfp/vfpsingle.c:678 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 219)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  28 [50.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	

;; Pred edge  26 [50.0%]  (fallthru)
(note 217 216 218 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 218 217 219 27 arch/arm/vfp/vfpsingle.c:679 (set (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
        (ior:SI (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 27 -> ( 28)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 27 26 25) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  27 [100.0%]  (fallthru)
;; Pred edge  26 [50.0%] 
;; Pred edge  25 [100.0%] 
(code_label 219 218 220 28 102 "" [2 uses])

(note 220 219 221 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 221 220 222 28 arch/arm/vfp/vfpsingle.c:681 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:135 D.5615 ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:135 D.5615 ] [135])
        (nil)))

(jump_insn 222 221 223 28 arch/arm/vfp/vfpsingle.c:681 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 258)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 28 -> ( 29 38)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  29 [50.0%]  (fallthru)
;; Succ edge  38 [50.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  28 [50.0%]  (fallthru)
(note 223 222 224 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 224 223 321 29 arch/arm/vfp/vfpsingle.c:682 (set (reg/v:SI 0 r0 [orig:144 d ] [144])
        (neg:SI (reg/v:SI 0 r0 [orig:144 d ] [144]))) 127 {*arm_negsi2} (nil))

(jump_insn 321 224 322 29 (set (pc)
        (label_ref 258)) 242 {*arm_jump} (nil))
;; End of basic block 29 -> ( 38)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  38 [100.0%] 

(barrier 322 321 227)

;; Start of basic block ( 15) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	 0 [r0]

;; Pred edge  15 [50.0%] 
(code_label 227 322 228 30 91 "" [1 uses])

(note 228 227 230 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(note 230 228 231 30 NOTE_INSN_DELETED)

(insn 231 230 232 30 arch/arm/vfp/vfpsingle.c:685 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ior:SI (reg/v:SI 12 ip [orig:137 significand ] [137])
                        (reg:SI 0 r0 [orig:169 D.5612 ] [169]))
                    (const_int 0 [0x0])))
            (clobber (reg:SI 0 r0))
        ]) 92 {*iorsi3_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 12 ip [orig:137 significand ] [137])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:169 D.5612 ] [169])
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil)))))

(jump_insn 232 231 233 30 arch/arm/vfp/vfpsingle.c:685 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 255)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 30 -> ( 31 37)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  31 [61.0%]  (fallthru)
;; Succ edge  37 [39.0%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  30 [61.0%]  (fallthru)
(note 233 232 235 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 235 233 234 31 arch/arm/vfp/vfpsingle.c:687 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:142 rmode ] [142])
            (const_int 4194304 [0x400000]))) 219 {*arm_cmpsi_insn} (nil))

(insn 234 235 236 31 arch/arm/vfp/vfpsingle.c:686 (set (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
        (ior:SI (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))

(jump_insn 236 234 237 31 arch/arm/vfp/vfpsingle.c:687 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 244)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 31 -> ( 32 34)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  32 [28.0%]  (fallthru)
;; Succ edge  34 [72.0%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  31 [28.0%]  (fallthru)
(note 237 236 238 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 238 237 239 32 arch/arm/vfp/vfpsingle.c:687 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:135 D.5615 ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:135 D.5615 ] [135])
        (nil)))

(jump_insn 239 238 240 32 arch/arm/vfp/vfpsingle.c:687 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 255)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 32 -> ( 33 37)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  33 [39.0%]  (fallthru)
;; Succ edge  37 [61.0%] 

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  32 [39.0%]  (fallthru)
(note 240 239 241 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 241 240 323 33 arch/arm/vfp/vfpsingle.c:688 (set (reg/v:SI 0 r0 [orig:144 d ] [144])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(jump_insn 323 241 324 33 (set (pc)
        (label_ref 258)) 242 {*arm_jump} (nil))
;; End of basic block 33 -> ( 38)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  38 [100.0%] 

(barrier 324 323 244)

;; Start of basic block ( 31) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  31 [72.0%] 
(code_label 244 324 245 34 104 "" [1 uses])

(note 245 244 246 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 246 245 247 34 arch/arm/vfp/vfpsingle.c:689 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:142 rmode ] [142])
            (const_int 8388608 [0x800000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:142 rmode ] [142])
        (nil)))

(jump_insn 247 246 248 34 arch/arm/vfp/vfpsingle.c:689 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 255)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5321 [0x14c9])
            (nil))))
;; End of basic block 34 -> ( 35 37)
;; lr  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  35 [46.8%]  (fallthru)
;; Succ edge  37 [53.2%] 

;; Start of basic block ( 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  34 [46.8%]  (fallthru)
(note 248 247 249 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 249 248 250 35 arch/arm/vfp/vfpsingle.c:689 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:135 D.5615 ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:135 D.5615 ] [135])
        (nil)))

(jump_insn 250 249 251 35 arch/arm/vfp/vfpsingle.c:689 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 255)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 35 -> ( 36 37)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  36 [61.0%]  (fallthru)
;; Succ edge  37 [39.0%] 

;; Start of basic block ( 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  35 [61.0%]  (fallthru)
(note 251 250 252 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 252 251 325 36 arch/arm/vfp/vfpsingle.c:690 (set (reg/v:SI 0 r0 [orig:144 d ] [144])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(jump_insn 325 252 326 36 (set (pc)
        (label_ref 258)) 242 {*arm_jump} (nil))
;; End of basic block 36 -> ( 38)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  38 [100.0%] 

(barrier 326 325 255)

;; Start of basic block ( 32 35 34 30) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  32 [61.0%] 
;; Pred edge  35 [39.0%] 
;; Pred edge  34 [53.2%] 
;; Pred edge  30 [39.0%] 
(code_label 255 326 256 37 103 "" [4 uses])

(note 256 255 257 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 257 256 258 37 arch/arm/vfp/vfpsingle.c:684 (set (reg/v:SI 0 r0 [orig:144 d ] [144])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 37 -> ( 38)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 37 29 12 28 33 14 36) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  37 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%] 
;; Pred edge  12 [100.0%] 
;; Pred edge  28 [50.0%] 
;; Pred edge  33 [100.0%] 
;; Pred edge  14 [100.0%] 
;; Pred edge  36 [100.0%] 
(code_label 258 257 259 38 87 "" [6 uses])

(note 259 258 262 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(call_insn 262 259 279 38 arch/arm/vfp/vfpsingle.c:696 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 279 262 285 38 arch/arm/vfp/vfpsingle.c:699 (set (reg/i:SI 0 r0)
        (reg/v:SI 4 r4 [orig:143 exceptions ] [143])) 167 {*arm_movsi_insn} (nil))

(insn 285 279 337 38 arch/arm/vfp/vfpsingle.c:699 (use (reg/i:SI 0 r0)) -1 (nil))

(note 337 285 338 38 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 338 337 339 38 arch/arm/vfp/vfpsingle.c:699 (return) -1 (nil))
;; End of basic block 38 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 339 338 327)

(note 327 339 328 NOTE_INSN_DELETED)

(note 328 327 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_ftosiz (vfp_single_ftosiz)[0:171]

deferring rescan insn with uid = 13.
starting the processing of deferred insns
verify found no changes in insn with uid = 13.
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=30
mems_found = 0, cannot_delete = true

**scanning insn=13
  mem: (symbol_ref:SI ("vfp_single_ftosi") [flags 0x3] <function_decl 0x10ad3f80 vfp_single_ftosi>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_ftosi") [flags 0x3] <function_decl 0x10ad3f80 vfp_single_ftosi>)
  gid=0 offset=0 
 processing const load gid=0[0..4)
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_ftosiz

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,2u} r1={2d,1u} r2={2d,1u} r3={3d,1u} r12={1d} r13={1d,3u} r14={1d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 133{123d,10u,0e} in 3{2 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 28 7 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 28 12 2 NOTE_INSN_FUNCTION_BEG)

(insn 12 6 29 2 arch/arm/vfp/vfpsingle.c:703 (set (reg:SI 3 r3)
        (const_int 12582912 [0xc00000])) 167 {*arm_movsi_insn} (nil))

(note 29 12 30 2 NOTE_INSN_EPILOGUE_BEG)

(insn 30 29 13 2 arch/arm/vfp/vfpsingle.c:704 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) -1 (nil))

(call_insn/j 13 30 14 2 arch/arm/vfp/vfpsingle.c:703 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_ftosi") [flags 0x3] <function_decl 0x10ad3f80 vfp_single_ftosi>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 13 27)

(note 27 14 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_ftoui (vfp_single_ftoui)[0:168]

deferring rescan insn with uid = 247.
starting the processing of deferred insns
verify found no changes in insn with uid = 247.
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 80 (    2)
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 80 (    2)

**scanning insn=310
mems_found = 0, cannot_delete = true

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=13
mems_found = 0, cannot_delete = true

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=26
mems_found = 0, cannot_delete = true

**scanning insn=14
mems_found = 0, cannot_delete = true

**scanning insn=27
mems_found = 0, cannot_delete = true

**scanning insn=29
mems_found = 0, cannot_delete = true

**scanning insn=274
mems_found = 0, cannot_delete = true

**scanning insn=35
mems_found = 0, cannot_delete = true

**scanning insn=36
mems_found = 0, cannot_delete = true

**scanning insn=38
mems_found = 0, cannot_delete = true

**scanning insn=39
mems_found = 0, cannot_delete = true

**scanning insn=41
mems_found = 0, cannot_delete = true

**scanning insn=276
mems_found = 0, cannot_delete = true

**scanning insn=47
mems_found = 0, cannot_delete = true

**scanning insn=263
mems_found = 0, cannot_delete = true

**scanning insn=278
mems_found = 0, cannot_delete = true

**scanning insn=60
mems_found = 0, cannot_delete = true

**scanning insn=61
mems_found = 0, cannot_delete = true

**scanning insn=63
mems_found = 0, cannot_delete = true

**scanning insn=280
mems_found = 0, cannot_delete = true

**scanning insn=307
mems_found = 0, cannot_delete = true

**scanning insn=308
mems_found = 0, cannot_delete = false

**scanning insn=309
mems_found = 0, cannot_delete = false

**scanning insn=80
mems_found = 0, cannot_delete = true

**scanning insn=267
mems_found = 0, cannot_delete = true

**scanning insn=92
mems_found = 0, cannot_delete = true

**scanning insn=93
mems_found = 0, cannot_delete = true

**scanning insn=95
mems_found = 0, cannot_delete = true

**scanning insn=282
mems_found = 0, cannot_delete = true

**scanning insn=304
mems_found = 0, cannot_delete = true

**scanning insn=305
mems_found = 0, cannot_delete = false

**scanning insn=306
mems_found = 0, cannot_delete = false

**scanning insn=105
mems_found = 0, cannot_delete = true

**scanning insn=106
mems_found = 0, cannot_delete = true

**scanning insn=107
mems_found = 0, cannot_delete = true

**scanning insn=109
mems_found = 0, cannot_delete = true

**scanning insn=269
mems_found = 0, cannot_delete = true

**scanning insn=271
mems_found = 0, cannot_delete = true

**scanning insn=284
mems_found = 0, cannot_delete = true

**scanning insn=126
mems_found = 0, cannot_delete = true

**scanning insn=124
mems_found = 0, cannot_delete = true

**scanning insn=127
mems_found = 0, cannot_delete = true

**scanning insn=130
mems_found = 0, cannot_delete = true

**scanning insn=135
mems_found = 0, cannot_delete = true

**scanning insn=131
mems_found = 0, cannot_delete = true

**scanning insn=133
mems_found = 0, cannot_delete = true

**scanning insn=134
mems_found = 0, cannot_delete = true

**scanning insn=132
mems_found = 0, cannot_delete = true

**scanning insn=136
mems_found = 0, cannot_delete = true

**scanning insn=139
mems_found = 0, cannot_delete = true

**scanning insn=273
mems_found = 0, cannot_delete = true

**scanning insn=286
mems_found = 0, cannot_delete = true

**scanning insn=152
mems_found = 0, cannot_delete = true

**scanning insn=153
mems_found = 0, cannot_delete = true

**scanning insn=159
mems_found = 0, cannot_delete = true

**scanning insn=163
mems_found = 0, cannot_delete = true

**scanning insn=164
mems_found = 0, cannot_delete = true

**scanning insn=165
mems_found = 0, cannot_delete = true

**scanning insn=167
mems_found = 0, cannot_delete = true

**scanning insn=288
mems_found = 0, cannot_delete = true

**scanning insn=172
mems_found = 0, cannot_delete = true

**scanning insn=176
mems_found = 0, cannot_delete = true

**scanning insn=177
mems_found = 0, cannot_delete = true

**scanning insn=179
mems_found = 0, cannot_delete = true

**scanning insn=180
mems_found = 0, cannot_delete = true

**scanning insn=182
mems_found = 0, cannot_delete = true

**scanning insn=290
mems_found = 0, cannot_delete = true

**scanning insn=187
mems_found = 0, cannot_delete = true

**scanning insn=292
mems_found = 0, cannot_delete = true

**scanning insn=192
mems_found = 0, cannot_delete = true

**scanning insn=193
mems_found = 0, cannot_delete = true

**scanning insn=196
mems_found = 0, cannot_delete = true

**scanning insn=197
mems_found = 0, cannot_delete = true

**scanning insn=199
mems_found = 0, cannot_delete = true

**scanning insn=200
mems_found = 0, cannot_delete = true

**scanning insn=294
mems_found = 0, cannot_delete = true

**scanning insn=205
mems_found = 0, cannot_delete = true

**scanning insn=206
mems_found = 0, cannot_delete = true

**scanning insn=208
mems_found = 0, cannot_delete = true

**scanning insn=296
mems_found = 0, cannot_delete = true

**scanning insn=215
mems_found = 0, cannot_delete = true

**scanning insn=216
mems_found = 0, cannot_delete = true

**scanning insn=219
mems_found = 0, cannot_delete = true

**scanning insn=218
mems_found = 0, cannot_delete = true

**scanning insn=220
mems_found = 0, cannot_delete = true

**scanning insn=222
mems_found = 0, cannot_delete = true

**scanning insn=223
mems_found = 0, cannot_delete = true

**scanning insn=225
mems_found = 0, cannot_delete = true

**scanning insn=298
mems_found = 0, cannot_delete = true

**scanning insn=230
mems_found = 0, cannot_delete = true

**scanning insn=231
mems_found = 0, cannot_delete = true

**scanning insn=233
mems_found = 0, cannot_delete = true

**scanning insn=234
mems_found = 0, cannot_delete = true

**scanning insn=236
mems_found = 0, cannot_delete = true

**scanning insn=237
mems_found = 0, cannot_delete = true

**scanning insn=300
mems_found = 0, cannot_delete = true

**scanning insn=242
mems_found = 0, cannot_delete = true

**scanning insn=247
  mem: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=252
mems_found = 0, cannot_delete = true

**scanning insn=258
mems_found = 0, cannot_delete = false

**scanning insn=313
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_ftoui

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={14d,17u} r1={3d,1u} r2={5d,10u} r3={8d,10u} r4={9d,9u} r5={2d,3u} r6={1d,2u} r12={5d,10u} r13={2d,42u} r14={9d,11u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={29d,28u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 340{197d,143u,0e} in 104{103 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 310 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 310 7 311 2 arch/arm/vfp/vfpsingle.c:548 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -16 [0xfffffffffffffff0])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [0 S4 A32])
                            (reg:SI 5 r5))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 8 [0x8])) [0 S4 A32])
                            (reg:SI 6 r6))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 12 [0xc])) [0 S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))

(note 311 310 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 311 10 2 NOTE_INSN_FUNCTION_BEG)

(note 10 6 11 2 NOTE_INSN_DELETED)

(note 11 10 16 2 NOTE_INSN_DELETED)

(note 16 11 17 2 NOTE_INSN_DELETED)

(note 17 16 20 2 NOTE_INSN_DELETED)

(note 20 17 21 2 NOTE_INSN_DELETED)

(note 21 20 23 2 NOTE_INSN_DELETED)

(note 23 21 24 2 NOTE_INSN_DELETED)

(note 24 23 25 2 NOTE_INSN_DELETED)

(note 25 24 2 2 NOTE_INSN_DELETED)

(insn 2 25 12 2 arch/arm/vfp/vfpsingle.c:548 (set (reg/v:SI 1 r1 [orig:145 sd ] [145])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 12 2 13 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 0 r0 [orig:135 D.5653 ] [135])
        (zero_extract:SI (reg/v:SI 2 r2 [orig:147 m ] [147])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn 13 12 15 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 12 ip [151])
        (ashift:SI (reg/v:SI 2 r2 [orig:147 m ] [147])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(insn 15 13 26 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 14 lr [orig:153 D.5653 ] [153])
        (sign_extend:SI (reg:HI 0 r0 [orig:135 D.5653 ] [135]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 26 15 14 2 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 14 lr [orig:153 D.5653 ] [153])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 14 lr [orig:153 D.5653 ] [153])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn 14 26 27 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 12 ip [orig:136 significand ] [136])
        (lshiftrt:SI (reg:SI 12 ip [151])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(jump_insn 27 14 28 2 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC_DNE 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 12 [ip]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 12 [ip]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 28 27 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 274 3 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 12 ip [orig:136 significand ] [136])
        (ior:SI (reg/v:SI 12 ip [orig:136 significand ] [136])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))

(jump_insn 274 29 275 3 (set (pc)
        (label_ref 58)) 242 {*arm_jump} (nil))
;; End of basic block 3 -> ( 8)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  8 [100.0%] 

(barrier 275 274 32)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
(code_label 32 275 33 4 109 "" [1 uses])

(note 33 32 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 35 33 36 4 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 14 lr [orig:153 D.5653 ] [153])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 36 35 37 4 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 58)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4400 [0x1130])
            (nil))))
;; End of basic block 4 -> ( 5 8)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  5 [56.0%]  (fallthru)
;; Succ edge  8 [44.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [56.0%]  (fallthru)
(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 5 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 12 ip [orig:136 significand ] [136])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 39 38 40 5 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 44)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 14 [lr]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 14 [lr]
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 40 39 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 41 40 276 6 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 14 lr [orig:140 tm ] [140])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 8 [0x8])
        (nil)))

(jump_insn 276 41 277 6 (set (pc)
        (label_ref 77)) 242 {*arm_jump} (nil))
;; End of basic block 6 -> ( 11)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  11 [100.0%] 

(barrier 277 276 44)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 44 277 45 7 111 "" [1 uses])

(note 45 44 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 46 45 47 7 NOTE_INSN_DELETED)

(insn 47 46 263 7 arch/arm/vfp/vfp.h:234 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 12 ip [orig:136 significand ] [136])
                (const_int 1 [0x1])
                (const_int 29 [0x1d]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn 263 47 278 7 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 14 lr [orig:140 tm ] [140])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(jump_insn 278 263 279 7 (set (pc)
        (label_ref 77)) 242 {*arm_jump} (nil))
;; End of basic block 7 -> ( 11)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  11 [100.0%] 

(barrier 279 278 58)

;; Start of basic block ( 4 3) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [44.0%] 
;; Pred edge  3 [100.0%] 
(code_label 58 279 59 8 110 "" [2 uses])

(note 59 58 60 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 8 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:135 D.5653 ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 61 60 62 8 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 66)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 10 9)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 14 [lr]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 14 [lr]
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 62 61 63 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 280 9 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 14 lr [orig:140 tm ] [140])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(jump_insn 280 63 281 9 (set (pc)
        (label_ref 77)) 242 {*arm_jump} (nil))
;; End of basic block 9 -> ( 11)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  11 [100.0%] 

(barrier 281 280 66)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 12 [ip] 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  8 [50.0%] 
(code_label 66 281 67 10 114 "" [1 uses])

(note 67 66 68 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 68 67 307 10 NOTE_INSN_DELETED)

(insn 307 68 308 10 arch/arm/vfp/vfp.h:242 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 12 ip [orig:136 significand ] [136])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 308 307 309 10 arch/arm/vfp/vfp.h:242 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 14 lr [orig:140 tm ] [140])
            (const_int 3 [0x3]))) 2345 {neon_vornv2di+78} (nil))

(insn 309 308 77 10 arch/arm/vfp/vfp.h:242 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 14 lr [orig:140 tm ] [140])
            (const_int 5 [0x5]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 10 -> ( 11)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10 7 6 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%] 
;; Pred edge  6 [100.0%] 
;; Pred edge  9 [100.0%] 
(code_label 77 309 78 11 112 "" [3 uses])

(note 78 77 79 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 79 78 91 11 NOTE_INSN_DELETED)

(note 91 79 80 11 NOTE_INSN_DELETED)

(insn 80 91 267 11 arch/arm/vfp/vfpsingle.c:561 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 14 lr [orig:140 tm ] [140])
                        (const_int 4 [0x4]))
                    (const_int 0 [0x0])))
            (set (reg:SI 4 r4 [163])
                (and:SI (reg/v:SI 14 lr [orig:140 tm ] [140])
                    (const_int 4 [0x4])))
        ]) 69 {*andsi3_compare0} (nil))

(insn 267 80 92 11 arch/arm/vfp/vfpsingle.c:550 (set (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
        (if_then_else:SI (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 4 r4 [163])
            (const_int 128 [0x80]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(insn 92 267 93 11 arch/arm/vfp/vfpsingle.c:564 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 14 lr [orig:140 tm ] [140])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 14 lr [orig:140 tm ] [140])
        (nil)))

(jump_insn 93 92 94 11 arch/arm/vfp/vfpsingle.c:564 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 98)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  13 [50.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	

;; Pred edge  11 [50.0%]  (fallthru)
(note 94 93 95 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 282 12 arch/arm/vfp/vfpsingle.c:565 (set (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(jump_insn 282 95 283 12 (set (pc)
        (label_ref 103)) 242 {*arm_jump} (nil))
;; End of basic block 12 -> ( 14)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  14 [100.0%] 

(barrier 283 282 98)

;; Start of basic block ( 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  11 [50.0%] 
(code_label 98 283 99 13 118 "" [1 uses])

(note 99 98 100 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 100 99 101 13 NOTE_INSN_DELETED)

(note 101 100 304 13 NOTE_INSN_DELETED)

(insn 304 101 305 13 arch/arm/vfp/vfp.h:195 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:147 m ] [147])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 305 304 306 13 arch/arm/vfp/vfp.h:195 (cond_exec (lt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
            (const_int 32768 [0x8000]))) 2345 {neon_vornv2di+78} (nil))

(insn 306 305 103 13 arch/arm/vfp/vfp.h:195 (cond_exec (ge (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 13 -> ( 14)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 13 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%] 
(code_label 103 306 104 14 119 "" [1 uses])

(note 104 103 105 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 14 arch/arm/vfp/vfpsingle.c:567 (set (reg:SI 0 r0 [orig:167 D.5653 ] [167])
        (sign_extend:SI (reg:HI 0 r0 [orig:135 D.5653 ] [135]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 106 105 107 14 arch/arm/vfp/vfpsingle.c:567 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:167 D.5653 ] [167])
            (const_int 158 [0x9e]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 107 106 108 14 arch/arm/vfp/vfpsingle.c:567 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 122)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  15 [50.0%]  (fallthru)
;; Succ edge  16 [50.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  14 [50.0%]  (fallthru)
(note 108 107 109 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 269 15 arch/arm/vfp/vfpsingle.c:568 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
        (nil)))

(insn 269 109 271 15 arch/arm/vfp/vfpsingle.c:569 (set (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 271 269 284 15 arch/arm/vfp/vfpsingle.c:569 (set (reg/v:SI 0 r0 [orig:143 d ] [143])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 0 [0x0])
            (const_int -1 [0xffffffffffffffff]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(jump_insn 284 271 285 15 (set (pc)
        (label_ref 243)) 242 {*arm_jump} (nil))
;; End of basic block 15 -> ( 40)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  40 [100.0%] 

(barrier 285 284 122)

;; Start of basic block ( 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  14 [50.0%] 
(code_label 122 285 123 16 120 "" [1 uses])

(note 123 122 126 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 126 123 124 16 arch/arm/vfp/vfpsingle.c:570 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:167 D.5653 ] [167])
            (const_int 125 [0x7d]))) 219 {*arm_cmpsi_insn} (nil))

(insn 124 126 127 16 arch/arm/vfp/vfpsingle.c:551 (set (reg/v:SI 3 r3 [orig:141 rmode ] [141])
        (and:SI (reg/v:SI 3 r3 [orig:148 fpscr ] [148])
            (const_int 12582912 [0xc00000]))) 67 {*arm_andsi3_insn} (nil))

(jump_insn 127 124 128 16 arch/arm/vfp/vfpsingle.c:570 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16 -> ( 17 32)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  32 [50.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 5 [r5] 12 [ip] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 5 [r5] 12 [ip] 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  16 [50.0%]  (fallthru)
(note 128 127 130 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 130 128 135 17 arch/arm/vfp/vfpsingle.c:571 (set (reg/v:SI 0 r0 [orig:139 shift ] [139])
        (minus:SI (const_int 158 [0x9e])
            (reg:SI 0 r0 [orig:167 D.5653 ] [167]))) 28 {*arm_subsi3_insn} (nil))

(insn 135 130 131 17 arch/arm/vfp/vfpsingle.c:580 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:141 rmode ] [141])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 131 135 133 17 arch/arm/vfp/vfpsingle.c:577 (set (reg:SI 14 lr [170])
        (ashift:SI (reg/v:SI 12 ip [orig:136 significand ] [136])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 133 131 134 17 arch/arm/vfp/vfpsingle.c:578 (set (reg:SI 5 r5 [171])
        (minus:SI (const_int 33 [0x21])
            (reg/v:SI 0 r0 [orig:139 shift ] [139]))) 28 {*arm_subsi3_insn} (nil))

(insn 134 133 132 17 arch/arm/vfp/vfpsingle.c:578 (set (reg/v:SI 12 ip [orig:138 rem ] [138])
        (ashift:SI (reg/v:SI 12 ip [orig:136 significand ] [136])
            (reg:SI 5 r5 [171]))) 117 {*arm_shiftsi3} (nil))

(insn 132 134 136 17 arch/arm/vfp/vfpsingle.c:577 (set (reg/v:SI 0 r0 [orig:143 d ] [143])
        (lshiftrt:SI (reg:SI 14 lr [170])
            (reg/v:SI 0 r0 [orig:139 shift ] [139]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 14 lr [170])
        (nil)))

(jump_insn 136 132 137 17 arch/arm/vfp/vfpsingle.c:580 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 150)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 17 -> ( 18 19)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  18 [50.0%]  (fallthru)
;; Succ edge  19 [50.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  17 [50.0%]  (fallthru)
(note 137 136 138 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note 138 137 139 18 NOTE_INSN_DELETED)

(insn 139 138 273 18 arch/arm/vfp/vfpsingle.c:582 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 0 r0 [orig:143 d ] [143])
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn 273 139 286 18 arch/arm/vfp/vfpsingle.c:583 (set (reg/v:SI 3 r3 [orig:137 incr ] [137])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int -2147483648 [0xffffffff80000000])
            (const_int 2147483647 [0x7fffffff]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(jump_insn 286 273 287 18 (set (pc)
        (label_ref 173)) 242 {*arm_jump} (nil))
;; End of basic block 18 -> ( 23)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  23 [100.0%] 

(barrier 287 286 150)

;; Start of basic block ( 17) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  17 [50.0%] 
(code_label 150 287 151 19 124 "" [1 uses])

(note 151 150 152 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 152 151 153 19 arch/arm/vfp/vfpsingle.c:584 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:141 rmode ] [141])
            (const_int 12582912 [0xc00000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 153 152 154 19 arch/arm/vfp/vfpsingle.c:584 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 170)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 19 -> ( 22 20)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  22 [28.0%] 
;; Succ edge  20 [72.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  19 [72.0%]  (fallthru)
(note 154 153 155 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(note 155 154 156 20 NOTE_INSN_DELETED)

(note 156 155 158 20 NOTE_INSN_DELETED)

(note 158 156 161 20 NOTE_INSN_DELETED)

(note 161 158 162 20 NOTE_INSN_DELETED)

(note 162 161 159 20 NOTE_INSN_DELETED)

(insn 159 162 163 20 arch/arm/vfp/vfpsingle.c:586 (parallel [
            (set (reg:SI 3 r3 [176])
                (eq:SI (reg/v:SI 3 r3 [orig:141 rmode ] [141])
                    (const_int 4194304 [0x400000])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 163 159 164 20 arch/arm/vfp/vfpsingle.c:586 (parallel [
            (set (reg:SI 3 r3 [179])
                (xor:SI (ne:SI (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
                        (const_int 0 [0x0]))
                    (reg:SI 3 r3 [176])))
            (clobber (reg:CC 24 cc))
        ]) 280 {*cond_arith} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 164 163 165 20 arch/arm/vfp/vfpsingle.c:586 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [179])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [179])
        (nil)))

(jump_insn 165 164 166 20 arch/arm/vfp/vfpsingle.c:586 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 170)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 20 -> ( 21 22)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  21 [50.0%]  (fallthru)
;; Succ edge  22 [50.0%] 

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  20 [50.0%]  (fallthru)
(note 166 165 167 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 167 166 288 21 arch/arm/vfp/vfpsingle.c:587 (set (reg/v:SI 3 r3 [orig:137 incr ] [137])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(jump_insn 288 167 289 21 (set (pc)
        (label_ref 173)) 242 {*arm_jump} (nil))
;; End of basic block 21 -> ( 23)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  23 [100.0%] 

(barrier 289 288 170)

;; Start of basic block ( 20 19) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  20 [50.0%] 
;; Pred edge  19 [28.0%] 
(code_label 170 289 171 22 127 "" [2 uses])

(note 171 170 172 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 172 171 173 22 arch/arm/vfp/vfpsingle.c:585 (set (reg/v:SI 3 r3 [orig:137 incr ] [137])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 22 -> ( 23)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 22 18 21) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 12 [ip] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%] 
;; Pred edge  21 [100.0%] 
(code_label 173 172 174 23 126 "" [2 uses])

(note 174 173 175 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(note 175 174 176 23 NOTE_INSN_DELETED)

(insn 176 175 177 23 arch/arm/vfp/vfpsingle.c:590 (set (reg:CC_C 24 cc)
        (compare:CC_C (plus:SI (reg/v:SI 3 r3 [orig:137 incr ] [137])
                (reg/v:SI 12 ip [orig:138 rem ] [138]))
            (reg/v:SI 3 r3 [orig:137 incr ] [137]))) 12 {*compare_addsi2_op0} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:137 incr ] [137])
        (nil)))

(jump_insn 177 176 178 23 arch/arm/vfp/vfpsingle.c:590 (set (pc)
        (if_then_else (geu (reg:CC_C 24 cc)
                (const_int 0 [0x0]))
            (label_ref 190)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_C 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 23 -> ( 24 27)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  24 [50.0%]  (fallthru)
;; Succ edge  27 [50.0%] 

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  23 [50.0%]  (fallthru)
(note 178 177 179 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 24 arch/arm/vfp/vfpsingle.c:591 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:143 d ] [143])
            (const_int -1 [0xffffffffffffffff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 180 179 181 24 arch/arm/vfp/vfpsingle.c:591 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 185)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 24 -> ( 25 26)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  25 [72.0%]  (fallthru)
;; Succ edge  26 [28.0%] 

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  24 [72.0%]  (fallthru)
(note 181 180 182 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 290 25 arch/arm/vfp/vfpsingle.c:592 (set (reg/v:SI 0 r0 [orig:143 d ] [143])
        (plus:SI (reg/v:SI 0 r0 [orig:143 d ] [143])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(jump_insn 290 182 291 25 (set (pc)
        (label_ref 194)) 242 {*arm_jump} (nil))
;; End of basic block 25 -> ( 28)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  28 [100.0%] 

(barrier 291 290 185)

;; Start of basic block ( 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	

;; Pred edge  24 [28.0%] 
(code_label 185 291 186 26 129 "" [1 uses])

(note 186 185 187 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 187 186 292 26 arch/arm/vfp/vfpsingle.c:594 (set (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
        (ior:SI (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))

(jump_insn 292 187 293 26 (set (pc)
        (label_ref 194)) 242 {*arm_jump} (nil))
;; End of basic block 26 -> ( 28)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  28 [100.0%] 

(barrier 293 292 190)

;; Start of basic block ( 23) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  23 [50.0%] 
(code_label 190 293 191 27 128 "" [1 uses])

(note 191 190 192 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 192 191 193 27 arch/arm/vfp/vfpsingle.c:597 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:143 d ] [143])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 193 192 194 27 arch/arm/vfp/vfpsingle.c:597 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 203)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
            (nil))))
;; End of basic block 27 -> ( 28 30)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  28 (fallthru)
;; Succ edge  30 [100.0%] 

;; Start of basic block ( 27 25 26) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  27 (fallthru)
;; Pred edge  25 [100.0%] 
;; Pred edge  26 [100.0%] 
(code_label 194 193 195 28 130 "" [2 uses])

(note 195 194 196 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 197 28 arch/arm/vfp/vfpsingle.c:597 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
        (nil)))

(jump_insn 197 196 198 28 arch/arm/vfp/vfpsingle.c:597 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 203)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  29 [39.0%]  (fallthru)
;; Succ edge  30 [61.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 4 [r4]
;; live  kill	

;; Pred edge  28 [39.0%]  (fallthru)
(note 198 197 199 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 199 198 200 29 arch/arm/vfp/vfpsingle.c:599 (set (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
        (ior:SI (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))

(insn 200 199 294 29 arch/arm/vfp/vfpsingle.c:598 (set (reg/v:SI 0 r0 [orig:143 d ] [143])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 294 200 295 29 arch/arm/vfp/vfpsingle.c:597 discrim 2 (set (pc)
        (label_ref 243)) 242 {*arm_jump} (nil))
;; End of basic block 29 -> ( 40)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  40 [100.0%] 

(barrier 295 294 203)

;; Start of basic block ( 27 28) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  27 [100.0%] 
;; Pred edge  28 [61.0%] 
(code_label 203 295 204 30 131 "" [2 uses])

(note 204 203 205 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 205 204 206 30 arch/arm/vfp/vfpsingle.c:600 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 12 ip [orig:138 rem ] [138])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 12 ip [orig:138 rem ] [138])
        (nil)))

(jump_insn 206 205 207 30 arch/arm/vfp/vfpsingle.c:600 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 243)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 30 -> ( 31 40)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  31 [50.0%]  (fallthru)
;; Succ edge  40 [50.0%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	

;; Pred edge  30 [50.0%]  (fallthru)
(note 207 206 208 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 296 31 arch/arm/vfp/vfpsingle.c:601 (set (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
        (ior:SI (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))

(jump_insn 296 208 297 31 (set (pc)
        (label_ref 243)) 242 {*arm_jump} (nil))
;; End of basic block 31 -> ( 40)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  40 [100.0%] 

(barrier 297 296 211)

;; Start of basic block ( 16) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	 0 [r0]

;; Pred edge  16 [50.0%] 
(code_label 211 297 212 32 123 "" [1 uses])

(note 212 211 214 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(note 214 212 215 32 NOTE_INSN_DELETED)

(insn 215 214 216 32 arch/arm/vfp/vfpsingle.c:604 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ior:SI (reg/v:SI 12 ip [orig:136 significand ] [136])
                        (reg:SI 0 r0 [orig:167 D.5653 ] [167]))
                    (const_int 0 [0x0])))
            (clobber (reg:SI 0 r0))
        ]) 92 {*iorsi3_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 12 ip [orig:136 significand ] [136])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:167 D.5653 ] [167])
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil)))))

(jump_insn 216 215 217 32 arch/arm/vfp/vfpsingle.c:604 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 32 -> ( 33 39)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  33 [61.0%]  (fallthru)
;; Succ edge  39 [39.0%] 

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  32 [61.0%]  (fallthru)
(note 217 216 219 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 219 217 218 33 arch/arm/vfp/vfpsingle.c:606 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:141 rmode ] [141])
            (const_int 4194304 [0x400000]))) 219 {*arm_cmpsi_insn} (nil))

(insn 218 219 220 33 arch/arm/vfp/vfpsingle.c:605 (set (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
        (ior:SI (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))

(jump_insn 220 218 221 33 arch/arm/vfp/vfpsingle.c:606 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 228)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 33 -> ( 34 36)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  34 [28.0%]  (fallthru)
;; Succ edge  36 [72.0%] 

;; Start of basic block ( 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  33 [28.0%]  (fallthru)
(note 221 220 222 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 222 221 223 34 arch/arm/vfp/vfpsingle.c:606 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
        (nil)))

(jump_insn 223 222 224 34 arch/arm/vfp/vfpsingle.c:606 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 34 -> ( 35 39)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  35 [39.0%]  (fallthru)
;; Succ edge  39 [61.0%] 

;; Start of basic block ( 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  34 [39.0%]  (fallthru)
(note 224 223 225 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 225 224 298 35 arch/arm/vfp/vfpsingle.c:607 (set (reg/v:SI 0 r0 [orig:143 d ] [143])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(jump_insn 298 225 299 35 (set (pc)
        (label_ref 243)) 242 {*arm_jump} (nil))
;; End of basic block 35 -> ( 40)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  40 [100.0%] 

(barrier 299 298 228)

;; Start of basic block ( 33) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  33 [72.0%] 
(code_label 228 299 229 36 133 "" [1 uses])

(note 229 228 230 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 230 229 231 36 arch/arm/vfp/vfpsingle.c:608 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:141 rmode ] [141])
            (const_int 8388608 [0x800000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:141 rmode ] [141])
        (nil)))

(jump_insn 231 230 232 36 arch/arm/vfp/vfpsingle.c:608 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5323 [0x14cb])
            (nil))))
;; End of basic block 36 -> ( 37 39)
;; lr  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  37 [46.8%]  (fallthru)
;; Succ edge  39 [53.2%] 

;; Start of basic block ( 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  36 [46.8%]  (fallthru)
(note 232 231 233 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 233 232 234 37 arch/arm/vfp/vfpsingle.c:608 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
        (nil)))

(jump_insn 234 233 235 37 arch/arm/vfp/vfpsingle.c:608 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 37 -> ( 38 39)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  38 [61.0%]  (fallthru)
;; Succ edge  39 [39.0%] 

;; Start of basic block ( 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 4 [r4]
;; live  kill	

;; Pred edge  37 [61.0%]  (fallthru)
(note 235 234 236 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 236 235 237 38 arch/arm/vfp/vfpsingle.c:610 (set (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
        (ior:SI (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))

(insn 237 236 300 38 arch/arm/vfp/vfpsingle.c:609 (set (reg/v:SI 0 r0 [orig:143 d ] [143])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 300 237 301 38 (set (pc)
        (label_ref 243)) 242 {*arm_jump} (nil))
;; End of basic block 38 -> ( 40)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  40 [100.0%] 

(barrier 301 300 240)

;; Start of basic block ( 34 37 32 36) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  34 [61.0%] 
;; Pred edge  37 [39.0%] 
;; Pred edge  32 [39.0%] 
;; Pred edge  36 [53.2%] 
(code_label 240 301 241 39 132 "" [4 uses])

(note 241 240 242 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 242 241 243 39 arch/arm/vfp/vfpsingle.c:603 (set (reg/v:SI 0 r0 [orig:143 d ] [143])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 39 -> ( 40)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 39 35 30 31 29 15 38) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  39 [100.0%]  (fallthru)
;; Pred edge  35 [100.0%] 
;; Pred edge  30 [50.0%] 
;; Pred edge  31 [100.0%] 
;; Pred edge  29 [100.0%] 
;; Pred edge  15 [100.0%] 
;; Pred edge  38 [100.0%] 
(code_label 243 242 244 40 122 "" [6 uses])

(note 244 243 247 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(call_insn 247 244 252 40 arch/arm/vfp/vfpsingle.c:617 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 252 247 258 40 arch/arm/vfp/vfpsingle.c:620 (set (reg/i:SI 0 r0)
        (reg/v:SI 4 r4 [orig:142 exceptions ] [142])) 167 {*arm_movsi_insn} (nil))

(insn 258 252 312 40 arch/arm/vfp/vfpsingle.c:620 (use (reg/i:SI 0 r0)) -1 (nil))

(note 312 258 313 40 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 313 312 314 40 arch/arm/vfp/vfpsingle.c:620 (return) -1 (nil))
;; End of basic block 40 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 314 313 302)

(note 302 314 303 NOTE_INSN_DELETED)

(note 303 302 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_ftouiz (vfp_single_ftouiz)[0:169]

deferring rescan insn with uid = 13.
starting the processing of deferred insns
verify found no changes in insn with uid = 13.
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=30
mems_found = 0, cannot_delete = true

**scanning insn=13
  mem: (symbol_ref:SI ("vfp_single_ftoui") [flags 0x3] <function_decl 0x10ad3d80 vfp_single_ftoui>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_ftoui") [flags 0x3] <function_decl 0x10ad3d80 vfp_single_ftoui>)
  gid=0 offset=0 
 processing const load gid=0[0..4)
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_ftouiz

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,2u} r1={2d,1u} r2={2d,1u} r3={3d,1u} r12={1d} r13={1d,3u} r14={1d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 133{123d,10u,0e} in 3{2 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 28 7 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 28 12 2 NOTE_INSN_FUNCTION_BEG)

(insn 12 6 29 2 arch/arm/vfp/vfpsingle.c:624 (set (reg:SI 3 r3)
        (const_int 12582912 [0xc00000])) 167 {*arm_movsi_insn} (nil))

(note 29 12 30 2 NOTE_INSN_EPILOGUE_BEG)

(insn 30 29 13 2 arch/arm/vfp/vfpsingle.c:625 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) -1 (nil))

(call_insn/j 13 30 14 2 arch/arm/vfp/vfpsingle.c:624 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_ftoui") [flags 0x3] <function_decl 0x10ad3d80 vfp_single_ftoui>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 13 27)

(note 27 14 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fneg (vfp_single_fneg)[0:157]

deferring rescan insn with uid = 12.
starting the processing of deferred insns
verify found no changes in insn with uid = 12.
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

**scanning insn=29
mems_found = 0, cannot_delete = true

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=12
  mem: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=17
mems_found = 0, cannot_delete = true

**scanning insn=23
mems_found = 0, cannot_delete = false

**scanning insn=32
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fneg

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 4[r4] 13[sp] 14[lr]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d,1u} r3={2d} r4={1d,2u} r12={1d} r13={2d,4u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 142{128d,14u,0e} in 7{6 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 29 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 29 7 30 2 arch/arm/vfp/vfpsingle.c:272 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 30 29 4 2 NOTE_INSN_PROLOGUE_END)

(note 4 30 6 2 NOTE_INSN_DELETED)

(note 6 4 9 2 NOTE_INSN_FUNCTION_BEG)

(note 9 6 13 2 NOTE_INSN_DELETED)

(note 13 9 2 2 NOTE_INSN_DELETED)

(insn 2 13 10 2 arch/arm/vfp/vfpsingle.c:272 (set (reg/v:SI 1 r1 [orig:134 sd ] [134])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 10 2 12 2 arch/arm/vfp/vfpsingle.c:273 (set (reg:SI 0 r0)
        (plus:SI (reg:SI 2 r2 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(call_insn 12 10 17 2 arch/arm/vfp/vfpsingle.c:273 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 17 12 23 2 arch/arm/vfp/vfpsingle.c:275 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 23 17 31 2 arch/arm/vfp/vfpsingle.c:275 (use (reg/i:SI 0 r0)) -1 (nil))

(note 31 23 32 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 32 31 33 2 arch/arm/vfp/vfpsingle.c:275 (return) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 33 32 27)

(note 27 33 28 NOTE_INSN_DELETED)

(note 28 27 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fabs (vfp_single_fabs)[0:155]

deferring rescan insn with uid = 12.
starting the processing of deferred insns
verify found no changes in insn with uid = 12.
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

**scanning insn=29
mems_found = 0, cannot_delete = true

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=12
  mem: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=17
mems_found = 0, cannot_delete = true

**scanning insn=23
mems_found = 0, cannot_delete = false

**scanning insn=32
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fabs

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 4[r4] 13[sp] 14[lr]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d,1u} r3={2d} r4={1d,2u} r12={1d} r13={2d,4u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 142{128d,14u,0e} in 7{6 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 29 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 29 7 30 2 arch/arm/vfp/vfpsingle.c:260 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 30 29 4 2 NOTE_INSN_PROLOGUE_END)

(note 4 30 6 2 NOTE_INSN_DELETED)

(note 6 4 9 2 NOTE_INSN_FUNCTION_BEG)

(note 9 6 13 2 NOTE_INSN_DELETED)

(note 13 9 2 2 NOTE_INSN_DELETED)

(insn 2 13 10 2 arch/arm/vfp/vfpsingle.c:260 (set (reg/v:SI 1 r1 [orig:134 sd ] [134])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 10 2 12 2 arch/arm/vfp/vfpsingle.c:261 (set (reg:SI 0 r0)
        (and:SI (reg:SI 2 r2 [ m ])
            (const_int 2147483647 [0x7fffffff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(call_insn 12 10 17 2 arch/arm/vfp/vfpsingle.c:261 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 17 12 23 2 arch/arm/vfp/vfpsingle.c:263 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 23 17 31 2 arch/arm/vfp/vfpsingle.c:263 (use (reg/i:SI 0 r0)) -1 (nil))

(note 31 23 32 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 32 31 33 2 arch/arm/vfp/vfpsingle.c:263 (return) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 33 32 27)

(note 27 33 28 NOTE_INSN_DELETED)

(note 28 27 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fcpy (vfp_single_fcpy)[0:156]

deferring rescan insn with uid = 11.
starting the processing of deferred insns
verify found no changes in insn with uid = 11.
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

**scanning insn=28
mems_found = 0, cannot_delete = true

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=11
  mem: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=16
mems_found = 0, cannot_delete = true

**scanning insn=22
mems_found = 0, cannot_delete = false

**scanning insn=31
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fcpy

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 4[r4] 13[sp] 14[lr]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d,1u} r3={2d} r4={1d,2u} r12={1d} r13={2d,4u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 142{128d,14u,0e} in 7{6 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 28 7 29 2 arch/arm/vfp/vfpsingle.c:266 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 29 28 4 2 NOTE_INSN_PROLOGUE_END)

(note 4 29 6 2 NOTE_INSN_DELETED)

(note 6 4 12 2 NOTE_INSN_FUNCTION_BEG)

(note 12 6 2 2 NOTE_INSN_DELETED)

(insn 2 12 9 2 arch/arm/vfp/vfpsingle.c:266 (set (reg/v:SI 1 r1 [orig:134 sd ] [134])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 9 2 11 2 arch/arm/vfp/vfpsingle.c:267 (set (reg:SI 0 r0)
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(call_insn 11 9 16 2 arch/arm/vfp/vfpsingle.c:267 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 16 11 22 2 arch/arm/vfp/vfpsingle.c:269 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 22 16 30 2 arch/arm/vfp/vfpsingle.c:269 (use (reg/i:SI 0 r0)) -1 (nil))

(note 30 22 31 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 31 30 32 2 arch/arm/vfp/vfpsingle.c:269 (return) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 32 31 26)

(note 26 32 27 NOTE_INSN_DELETED)

(note 27 26 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function __vfp_single_normaliseround (__vfp_single_normaliseround)[0:153]

deferring rescan insn with uid = 228.
starting the processing of deferred insns
verify found no changes in insn with uid = 228.
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 35 n_edges 50 count 68 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 35 n_edges 50 count 68 (  1.9)

**scanning insn=270
mems_found = 0, cannot_delete = true

**scanning insn=3
mems_found = 0, cannot_delete = true

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=9
  mem: (reg/v/f:SI 12 ip [orig:150 vs ] [150])

   after canon_rtx address: (reg/v/f:SI 12 ip [orig:150 vs ] [150])
expanding: r12 into: NULL

   after cselib_expand address: (reg/v/f:SI 12 ip [orig:150 vs ] [150])

   after canon_rtx address: (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 12 ip [orig:150 vs ] [150]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=17
  mem: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))
expanding: r12 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=19
mems_found = 0, cannot_delete = true

**scanning insn=23
mems_found = 0, cannot_delete = true

**scanning insn=24
mems_found = 0, cannot_delete = true

**scanning insn=25
mems_found = 0, cannot_delete = true

**scanning insn=28
  mem: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))
expanding: r12 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=29
mems_found = 0, cannot_delete = true

**scanning insn=30
mems_found = 0, cannot_delete = true

**scanning insn=34
  mem: (reg/v/f:SI 12 ip [orig:150 vs ] [150])

   after canon_rtx address: (reg/v/f:SI 12 ip [orig:150 vs ] [150])
expanding: r12 into: NULL

   after cselib_expand address: (reg/v/f:SI 12 ip [orig:150 vs ] [150])

   after canon_rtx address: (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  varying cselib base=1 offset = 0
 processing cselib store [0..2)
mems_found = 1, cannot_delete = false

**scanning insn=247
mems_found = 0, cannot_delete = true

**scanning insn=40
mems_found = 0, cannot_delete = true

**scanning insn=39
mems_found = 0, cannot_delete = true

**scanning insn=267
mems_found = 0, cannot_delete = true

**scanning insn=268
mems_found = 0, cannot_delete = true

**scanning insn=269
mems_found = 0, cannot_delete = true

**scanning insn=52
mems_found = 0, cannot_delete = true

**scanning insn=53
mems_found = 0, cannot_delete = true

**scanning insn=56
mems_found = 0, cannot_delete = true

**scanning insn=55
mems_found = 0, cannot_delete = true

**scanning insn=59
mems_found = 0, cannot_delete = true

**scanning insn=60
mems_found = 0, cannot_delete = true

**scanning insn=62
mems_found = 0, cannot_delete = true

**scanning insn=249
mems_found = 0, cannot_delete = true

**scanning insn=67
mems_found = 0, cannot_delete = true

**scanning insn=69
mems_found = 0, cannot_delete = true

**scanning insn=70
mems_found = 0, cannot_delete = true

**scanning insn=73
mems_found = 0, cannot_delete = true

**scanning insn=75
mems_found = 0, cannot_delete = true

**scanning insn=76
mems_found = 0, cannot_delete = true

**scanning insn=78
mems_found = 0, cannot_delete = true

**scanning insn=251
mems_found = 0, cannot_delete = true

**scanning insn=84
mems_found = 0, cannot_delete = true

**scanning insn=89
mems_found = 0, cannot_delete = true

**scanning insn=90
mems_found = 0, cannot_delete = true

**scanning insn=93
mems_found = 0, cannot_delete = true

**scanning insn=253
mems_found = 0, cannot_delete = true

**scanning insn=98
mems_found = 0, cannot_delete = true

**scanning insn=99
mems_found = 0, cannot_delete = true

**scanning insn=103
mems_found = 0, cannot_delete = true

**scanning insn=104
mems_found = 0, cannot_delete = true

**scanning insn=243
mems_found = 0, cannot_delete = true

**scanning insn=244
mems_found = 0, cannot_delete = true

**scanning insn=255
mems_found = 0, cannot_delete = true

**scanning insn=120
mems_found = 0, cannot_delete = true

**scanning insn=121
mems_found = 0, cannot_delete = true

**scanning insn=126
  mem: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 2 [0x2]))
expanding: r12 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 2 [0x2]))
  varying cselib base=1 offset = 2
 processing cselib load mem:(mem/s/j:HI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
        (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=128
mems_found = 0, cannot_delete = true

**scanning insn=132
mems_found = 0, cannot_delete = true

**scanning insn=133
mems_found = 0, cannot_delete = true

**scanning insn=134
mems_found = 0, cannot_delete = true

**scanning insn=136
mems_found = 0, cannot_delete = true

**scanning insn=257
mems_found = 0, cannot_delete = true

**scanning insn=141
mems_found = 0, cannot_delete = true

**scanning insn=145
mems_found = 0, cannot_delete = true

**scanning insn=146
mems_found = 0, cannot_delete = true

**scanning insn=150
mems_found = 0, cannot_delete = true

**scanning insn=148
mems_found = 0, cannot_delete = true

**scanning insn=151
mems_found = 0, cannot_delete = true

**scanning insn=152
mems_found = 0, cannot_delete = true

**scanning insn=156
mems_found = 0, cannot_delete = true

**scanning insn=157
mems_found = 0, cannot_delete = true

**scanning insn=159
mems_found = 0, cannot_delete = true

**scanning insn=162
mems_found = 0, cannot_delete = true

**scanning insn=163
mems_found = 0, cannot_delete = true

**scanning insn=166
mems_found = 0, cannot_delete = true

**scanning insn=165
mems_found = 0, cannot_delete = true

**scanning insn=167
mems_found = 0, cannot_delete = true

**scanning insn=265
mems_found = 0, cannot_delete = true

**scanning insn=171
  mem: (reg/v/f:SI 12 ip [orig:150 vs ] [150])

   after canon_rtx address: (reg/v/f:SI 12 ip [orig:150 vs ] [150])
expanding: r12 into: NULL

   after cselib_expand address: (reg/v/f:SI 12 ip [orig:150 vs ] [150])

   after canon_rtx address: (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  varying cselib base=1 offset = 0
 processing cselib store [0..2)
mems_found = 1, cannot_delete = false

**scanning insn=172
mems_found = 0, cannot_delete = true

**scanning insn=173
  mem: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))
expanding: r12 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
    trying store in insn=171 gid=-1[0..2)
mems_found = 1, cannot_delete = false

**scanning insn=259
mems_found = 0, cannot_delete = true

**scanning insn=266
mems_found = 0, cannot_delete = true

**scanning insn=180
  mem: (reg/v/f:SI 12 ip [orig:150 vs ] [150])

   after canon_rtx address: (reg/v/f:SI 12 ip [orig:150 vs ] [150])
expanding: r12 into: NULL

   after cselib_expand address: (reg/v/f:SI 12 ip [orig:150 vs ] [150])

   after canon_rtx address: (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  varying cselib base=1 offset = 0
 processing cselib store [0..2)
mems_found = 1, cannot_delete = false

**scanning insn=181
mems_found = 0, cannot_delete = true

**scanning insn=182
  mem: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))
expanding: r12 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
    trying store in insn=180 gid=-1[0..2)
mems_found = 1, cannot_delete = false

**scanning insn=261
mems_found = 0, cannot_delete = true

**scanning insn=187
mems_found = 0, cannot_delete = true

**scanning insn=245
mems_found = 0, cannot_delete = true

**scanning insn=246
mems_found = 0, cannot_delete = true

**scanning insn=204
mems_found = 0, cannot_delete = true

**scanning insn=205
mems_found = 0, cannot_delete = true

**scanning insn=207
mems_found = 0, cannot_delete = true

**scanning insn=208
mems_found = 0, cannot_delete = true

**scanning insn=210
mems_found = 0, cannot_delete = true

**scanning insn=213
  mem: (reg/v/f:SI 12 ip [orig:150 vs ] [150])

   after canon_rtx address: (reg/v/f:SI 12 ip [orig:150 vs ] [150])
expanding: r12 into: NULL

   after cselib_expand address: (reg/v/f:SI 12 ip [orig:150 vs ] [150])

   after canon_rtx address: (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  varying cselib base=1 offset = 0
 processing cselib store [0..2)
mems_found = 1, cannot_delete = false

**scanning insn=214
mems_found = 0, cannot_delete = true

**scanning insn=215
  mem: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))
expanding: r12 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
    trying store in insn=213 gid=-1[0..2)
mems_found = 1, cannot_delete = false

**scanning insn=220
  mem: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 2 [0x2]))
expanding: r12 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 2 [0x2]))
  varying cselib base=1 offset = 2
 processing cselib load mem:(mem/s/j:HI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
        (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=218
  mem: (reg/v/f:SI 12 ip [orig:150 vs ] [150])

   after canon_rtx address: (reg/v/f:SI 12 ip [orig:150 vs ] [150])
expanding: r12 into: NULL

   after cselib_expand address: (reg/v/f:SI 12 ip [orig:150 vs ] [150])

   after canon_rtx address: (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 12 ip [orig:150 vs ] [150]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=223
  mem: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))
expanding: r12 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=221
mems_found = 0, cannot_delete = true

**scanning insn=222
mems_found = 0, cannot_delete = true

**scanning insn=226
mems_found = 0, cannot_delete = true

**scanning insn=228
  mem: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=233
mems_found = 0, cannot_delete = true

**scanning insn=239
mems_found = 0, cannot_delete = false

**scanning insn=273
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


__vfp_single_normaliseround

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={13d,18u} r1={3d,2u} r2={10d,12u} r3={19d,31u} r4={5d,7u} r5={6d,7u} r6={1d,2u} r12={2d,14u,2d} r13={2d,36u} r14={9d,10u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={27d,20u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 368{207d,159u,2e} in 105{104 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 4 [r4] 12 [ip] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 4 [r4] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 270 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 270 7 271 2 arch/arm/vfp/vfpsingle.c:74 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -16 [0xfffffffffffffff0])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [0 S4 A32])
                            (reg:SI 5 r5))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 8 [0x8])) [0 S4 A32])
                            (reg:SI 6 r6))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 12 [0xc])) [0 S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))

(note 271 270 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 271 10 2 NOTE_INSN_FUNCTION_BEG)

(note 10 6 3 2 NOTE_INSN_DELETED)

(insn 3 10 2 2 arch/arm/vfp/vfpsingle.c:74 (set (reg/v/f:SI 12 ip [orig:150 vs ] [150])
        (reg:SI 1 r1 [ vs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ vs ])
        (nil)))

(insn 2 3 5 2 arch/arm/vfp/vfpsingle.c:74 (set (reg/v:SI 1 r1 [orig:149 sd ] [149])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 5 2 9 2 arch/arm/vfp/vfpsingle.c:74 (set (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
        (reg:SI 3 r3 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ exceptions ])
        (nil)))

(insn 9 5 11 2 arch/arm/vfp/vfpsingle.c:83 (set (reg:SI 0 r0 [orig:147 D.4099 ] [147])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 12 ip [orig:150 vs ] [150]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 11 9 12 2 arch/arm/vfp/vfpsingle.c:83 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:147 D.4099 ] [147])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 12 11 13 2 arch/arm/vfp/vfpsingle.c:83 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 26)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  4 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 4 [r4] 12 [ip] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  2 [28.0%]  (fallthru)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 14 13 15 3 NOTE_INSN_DELETED)

(note 15 14 18 3 NOTE_INSN_DELETED)

(note 18 15 21 3 NOTE_INSN_DELETED)

(note 21 18 22 3 NOTE_INSN_DELETED)

(note 22 21 17 3 NOTE_INSN_DELETED)

(insn 17 22 19 3 arch/arm/vfp/vfpsingle.c:83 (set (reg:SI 3 r3 [orig:157 <variable>.significand ] [157])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(insn 19 17 23 3 arch/arm/vfp/vfpsingle.c:83 (parallel [
            (set (reg:SI 3 r3 [158])
                (eq:SI (reg:SI 3 r3 [orig:157 <variable>.significand ] [157])
                    (const_int 0 [0x0])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 23 19 24 3 arch/arm/vfp/vfpsingle.c:83 (parallel [
            (set (reg:SI 3 r3 [161])
                (ior:SI (ne:SI (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
                        (const_int 0 [0x0]))
                    (reg:SI 3 r3 [158])))
            (clobber (reg:CC 24 cc))
        ]) 280 {*cond_arith} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 24 23 25 3 arch/arm/vfp/vfpsingle.c:83 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [161])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [161])
        (nil)))

(jump_insn 25 24 26 3 arch/arm/vfp/vfpsingle.c:83 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 216)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 3 -> ( 34 4)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  34 [39.0%] 
;; Succ edge  4 [61.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%] 
;; Pred edge  3 [61.0%]  (fallthru)
(code_label 26 25 27 4 145 "" [1 uses])

(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 4 arch/arm/vfp/vfpsingle.c:89 (set (reg/v:SI 3 r3 [orig:142 significand ] [142])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 4 arch/arm/vfp/vfpsingle.c:89 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:142 significand ] [142])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 30 29 31 4 arch/arm/vfp/vfpsingle.c:89 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  5 [39.0%]  (fallthru)
;; Succ edge  6 [61.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 12 [ip] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [39.0%]  (fallthru)
(note 31 30 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 34 31 247 5 arch/arm/vfp/vfpsingle.c:90 (set (mem/s/j:HI (reg/v/f:SI 12 ip [orig:150 vs ] [150]) [0 <variable>.exponent+0 S2 A32])
        (reg:HI 3 r3 [orig:142 significand ] [142])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 3 r3 [orig:142 significand ] [142])
        (nil)))

(jump_insn 247 34 248 5 arch/arm/vfp/vfpsingle.c:91 (set (pc)
        (label_ref 216)) 242 {*arm_jump} (nil))
;; End of basic block 5 -> ( 34)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  34 [100.0%] 

(barrier 248 247 37)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 5 [r5] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 5 [r5] 14 [lr] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  4 [61.0%] 
(code_label 37 248 38 6 147 "" [1 uses])

(note 38 37 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 41 38 42 6 NOTE_INSN_DELETED)

(note 42 41 44 6 NOTE_INSN_DELETED)

(note 44 42 46 6 NOTE_INSN_DELETED)

(note 46 44 47 6 NOTE_INSN_DELETED)

(note 47 46 49 6 NOTE_INSN_DELETED)

(note 49 47 50 6 NOTE_INSN_DELETED)

(note 50 49 40 6 NOTE_INSN_DELETED)

(insn 40 50 39 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 14 lr [orig:136 ret ] [136])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (reg/v:SI 3 r3 [orig:142 significand ] [142])
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

(insn 39 40 267 6 arch/arm/vfp/vfpsingle.c:94 (set (reg/v:SI 0 r0 [orig:139 exponent ] [139])
        (sign_extend:SI (reg:HI 0 r0 [orig:147 D.4099 ] [147]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 267 39 268 6 arch/arm/vfp/vfpsingle.c:103 (parallel [
            (set (reg:SI 5 r5 [171])
                (ne:SI (reg/v:SI 14 lr [orig:138 shift ] [138])
                    (const_int 0 [0x0])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 268 267 269 6 arch/arm/vfp/vfpsingle.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 14 lr [orig:138 shift ] [138])
            (const_int 31 [0x1f]))) 219 {*arm_cmpsi_insn} (nil))

(insn 269 268 52 6 arch/arm/vfp/vfpsingle.c:103 (set (reg:SI 5 r5 [171])
        (if_then_else:SI (le:SI (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 5 r5 [171])
            (const_int 0 [0x0]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 52 269 53 6 arch/arm/vfp/vfpsingle.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 5 r5 [171])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 53 52 54 6 arch/arm/vfp/vfpsingle.c:103 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 57)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 54 53 56 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 56 54 55 7 arch/arm/vfp/vfpsingle.c:105 (set (reg/v:SI 3 r3 [orig:142 significand ] [142])
        (ashift:SI (reg/v:SI 3 r3 [orig:142 significand ] [142])
            (reg/v:SI 14 lr [orig:138 shift ] [138]))) 117 {*arm_shiftsi3} (nil))

(insn 55 56 57 7 arch/arm/vfp/vfpsingle.c:104 (set (reg/v:SI 0 r0 [orig:139 exponent ] [139])
        (minus:SI (reg/v:SI 0 r0 [orig:139 exponent ] [139])
            (reg/v:SI 14 lr [orig:138 shift ] [138]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 14 lr [orig:138 shift ] [138])
        (nil)))
;; End of basic block 7 -> ( 8)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  6 [50.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 57 55 58 8 148 "" [1 uses])

(note 58 57 59 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 60 8 arch/arm/vfp/vfpsingle.c:118 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:139 exponent ] [139])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 60 59 61 8 arch/arm/vfp/vfpsingle.c:118 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 65)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 10 9)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 14 [lr]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 14 [lr]
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 61 60 62 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 62 61 249 9 arch/arm/vfp/vfpsingle.c:118 (set (reg/v:SI 14 lr [orig:137 underflow ] [137])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(jump_insn 249 62 250 9 (set (pc)
        (label_ref 100)) 242 {*arm_jump} (nil))
;; End of basic block 9 -> ( 16)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  16 [100.0%] 

(barrier 250 249 65)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  8 [50.0%] 
(code_label 65 250 66 10 149 "" [1 uses])

(note 66 65 67 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 69 10 arch/arm/vfp/vfpsingle.c:119 (set (reg:SI 0 r0 [orig:146 D.4118 ] [146])
        (neg:SI (reg/v:SI 0 r0 [orig:139 exponent ] [139]))) 127 {*arm_negsi2} (nil))

(insn 69 67 70 10 arch/arm/vfp/vfp.h:15 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:146 D.4118 ] [146])
            (const_int 31 [0x1f]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 70 69 71 10 arch/arm/vfp/vfp.h:15 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  11 [50.0%]  (fallthru)
;; Succ edge  12 [50.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 14 [lr] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  10 [50.0%]  (fallthru)
(note 71 70 72 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 72 71 74 11 NOTE_INSN_DELETED)

(note 74 72 73 11 NOTE_INSN_DELETED)

(insn 73 74 75 11 arch/arm/vfp/vfp.h:16 (set (reg:SI 14 lr [172])
        (minus:SI (const_int 32 [0x20])
            (reg:SI 0 r0 [orig:146 D.4118 ] [146]))) 28 {*arm_subsi3_insn} (nil))

(insn 75 73 76 11 arch/arm/vfp/vfp.h:16 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ashift:SI (reg/v:SI 3 r3 [orig:142 significand ] [142])
                        (reg:SI 14 lr [172]))
                    (const_int 0 [0x0])))
            (clobber (reg:SI 14 lr))
        ]) 119 {*shiftsi3_compare0_scratch} (expr_list:REG_DEAD (reg:SI 14 lr [172])
        (expr_list:REG_UNUSED (reg:SI 14 lr)
            (nil))))

(insn 76 75 78 11 arch/arm/vfp/vfp.h:16 (set (reg:SI 14 lr [174])
        (ne:SI (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(insn 78 76 251 11 arch/arm/vfp/vfp.h:16 (set (reg/v:SI 3 r3 [orig:142 significand ] [142])
        (ior:SI (lshiftrt:SI (reg/v:SI 3 r3 [orig:142 significand ] [142])
                (reg:SI 0 r0 [orig:146 D.4118 ] [146]))
            (reg:SI 14 lr [174]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 14 lr [174])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:146 D.4118 ] [146])
            (nil))))

(jump_insn 251 78 252 11 (set (pc)
        (label_ref 86)) 242 {*arm_jump} (nil))
;; End of basic block 11 -> ( 13)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  13 [100.0%] 

(barrier 252 251 81)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  10 [50.0%] 
(code_label 81 252 82 12 151 "" [1 uses])

(note 82 81 83 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 83 82 84 12 NOTE_INSN_DELETED)

(insn 84 83 86 12 arch/arm/vfp/vfp.h:18 (parallel [
            (set (reg/v:SI 3 r3 [orig:142 significand ] [142])
                (ne:SI (reg/v:SI 3 r3 [orig:142 significand ] [142])
                    (const_int 0 [0x0])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))
;; End of basic block 12 -> ( 13)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 14 [lr] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%] 
(code_label 86 84 87 13 152 "" [1 uses])

(note 87 86 88 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 88 87 89 13 NOTE_INSN_DELETED)

(insn 89 88 90 13 arch/arm/vfp/vfpsingle.c:126 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 3 r3 [orig:142 significand ] [142])
                        (const_int 255 [0xff]))
                    (const_int 0 [0x0])))
            (set (reg:SI 14 lr [176])
                (and:SI (reg/v:SI 3 r3 [orig:142 significand ] [142])
                    (const_int 255 [0xff])))
        ]) 69 {*andsi3_compare0} (nil))

(jump_insn 90 89 91 13 arch/arm/vfp/vfpsingle.c:126 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 96)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  15 [50.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	 0 [r0]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  13 [50.0%]  (fallthru)
(note 91 90 93 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 93 91 253 14 arch/arm/vfp/vfpsingle.c:120 (set (reg/v:SI 0 r0 [orig:139 exponent ] [139])
        (reg/v:SI 14 lr [orig:137 underflow ] [137])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(jump_insn 253 93 254 14 (set (pc)
        (label_ref 100)) 242 {*arm_jump} (nil))
;; End of basic block 14 -> ( 16)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  16 [100.0%] 

(barrier 254 253 96)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 14 [lr]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 14 [lr]
;; live  kill	

;; Pred edge  13 [50.0%] 
(code_label 96 254 97 15 153 "" [1 uses])

(note 97 96 98 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 98 97 99 15 arch/arm/vfp/vfpsingle.c:120 (set (reg/v:SI 14 lr [orig:137 underflow ] [137])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 99 98 100 15 arch/arm/vfp/vfpsingle.c:120 (set (reg/v:SI 0 r0 [orig:139 exponent ] [139])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 15 -> ( 16)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 9 15 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  9 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%] 
(code_label 100 99 101 16 150 "" [2 uses])

(note 101 100 102 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note 102 101 103 16 NOTE_INSN_DELETED)

(insn 103 102 104 16 arch/arm/vfp/vfpsingle.c:136 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 2 r2 [orig:151 fpscr ] [151])
                        (const_int 12582912 [0xc00000]))
                    (const_int 0 [0x0])))
            (set (reg/v:SI 2 r2 [orig:140 rmode ] [140])
                (and:SI (reg/v:SI 2 r2 [orig:151 fpscr ] [151])
                    (const_int 12582912 [0xc00000])))
        ]) 69 {*andsi3_compare0} (nil))

(jump_insn 104 103 105 16 arch/arm/vfp/vfpsingle.c:136 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 118)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  18 [50.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  16 [50.0%]  (fallthru)
(note 105 104 106 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note 106 105 243 17 NOTE_INSN_DELETED)

(insn 243 106 244 17 arch/arm/vfp/vfpsingle.c:139 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 3 r3 [orig:142 significand ] [142])
                (const_int 1 [0x1])
                (const_int 8 [0x8]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn 244 243 255 17 arch/arm/vfp/vfpsingle.c:139 (set (reg/v:SI 2 r2 [orig:141 incr ] [141])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 128 [0x80])
            (const_int 127 [0x7f]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(jump_insn 255 244 256 17 (set (pc)
        (label_ref 142)) 242 {*arm_jump} (nil))
;; End of basic block 17 -> ( 22)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  22 [100.0%] 

(barrier 256 255 118)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  16 [50.0%] 
(code_label 118 256 119 18 154 "" [1 uses])

(note 119 118 120 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 120 119 121 18 arch/arm/vfp/vfpsingle.c:140 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:140 rmode ] [140])
            (const_int 12582912 [0xc00000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 121 120 122 18 arch/arm/vfp/vfpsingle.c:140 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 139)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 18 -> ( 21 19)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  21 [28.0%] 
;; Succ edge  19 [72.0%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 12 [ip] 13 [sp]
;; lr  def 	 2 [r2] 5 [r5] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 5 [r5] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  18 [72.0%]  (fallthru)
(note 122 121 123 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(note 123 122 124 19 NOTE_INSN_DELETED)

(note 124 123 127 19 NOTE_INSN_DELETED)

(note 127 124 130 19 NOTE_INSN_DELETED)

(note 130 127 131 19 NOTE_INSN_DELETED)

(note 131 130 126 19 NOTE_INSN_DELETED)

(insn 126 131 128 19 arch/arm/vfp/vfpsingle.c:142 (set (reg:SI 5 r5 [orig:181 <variable>.sign ] [181])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 128 126 132 19 arch/arm/vfp/vfpsingle.c:142 (parallel [
            (set (reg:SI 5 r5 [182])
                (ne:SI (reg:SI 5 r5 [orig:181 <variable>.sign ] [181])
                    (const_int 0 [0x0])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 132 128 133 19 arch/arm/vfp/vfpsingle.c:142 (parallel [
            (set (reg:SI 2 r2 [185])
                (xor:SI (eq:SI (reg/v:SI 2 r2 [orig:140 rmode ] [140])
                        (const_int 4194304 [0x400000]))
                    (reg:SI 5 r5 [182])))
            (clobber (reg:CC 24 cc))
        ]) 280 {*cond_arith} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 133 132 134 19 arch/arm/vfp/vfpsingle.c:142 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [185])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [185])
        (nil)))

(jump_insn 134 133 135 19 arch/arm/vfp/vfpsingle.c:142 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 139)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 19 -> ( 20 21)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  20 [50.0%]  (fallthru)
;; Succ edge  21 [50.0%] 

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2]
;; live  kill	

;; Pred edge  19 [50.0%]  (fallthru)
(note 135 134 136 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 257 20 arch/arm/vfp/vfpsingle.c:143 (set (reg/v:SI 2 r2 [orig:141 incr ] [141])
        (const_int 255 [0xff])) 167 {*arm_movsi_insn} (nil))

(jump_insn 257 136 258 20 (set (pc)
        (label_ref 142)) 242 {*arm_jump} (nil))
;; End of basic block 20 -> ( 22)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  22 [100.0%] 

(barrier 258 257 139)

;; Start of basic block ( 19 18) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2]
;; live  kill	

;; Pred edge  19 [50.0%] 
;; Pred edge  18 [28.0%] 
(code_label 139 258 140 21 157 "" [2 uses])

(note 140 139 141 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 141 140 142 21 arch/arm/vfp/vfpsingle.c:141 (set (reg/v:SI 2 r2 [orig:141 incr ] [141])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 22)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21 17 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%] 
;; Pred edge  20 [100.0%] 
(code_label 142 141 143 22 156 "" [2 uses])

(note 143 142 144 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(note 144 143 145 22 NOTE_INSN_DELETED)

(insn 145 144 146 22 arch/arm/vfp/vfpsingle.c:150 (set (reg:CC_C 24 cc)
        (compare:CC_C (plus:SI (reg/v:SI 2 r2 [orig:141 incr ] [141])
                (reg/v:SI 3 r3 [orig:142 significand ] [142]))
            (reg/v:SI 2 r2 [orig:141 incr ] [141]))) 12 {*compare_addsi2_op0} (nil))

(jump_insn 146 145 147 22 arch/arm/vfp/vfpsingle.c:150 (set (pc)
        (if_then_else (geu (reg:CC_C 24 cc)
                (const_int 0 [0x0]))
            (label_ref 153)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_C 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 22 -> ( 23 24)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  23 [50.0%]  (fallthru)
;; Succ edge  24 [50.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 5 [r5]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 5 [r5]
;; live  kill	

;; Pred edge  22 [50.0%]  (fallthru)
(note 147 146 149 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(note 149 147 150 23 NOTE_INSN_DELETED)

(insn 150 149 148 23 arch/arm/vfp/vfpsingle.c:152 (set (reg:SI 5 r5 [orig:143 D.4143 ] [143])
        (and:SI (reg/v:SI 3 r3 [orig:142 significand ] [142])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 148 150 151 23 arch/arm/vfp/vfpsingle.c:151 (set (reg/v:SI 0 r0 [orig:139 exponent ] [139])
        (plus:SI (reg/v:SI 0 r0 [orig:139 exponent ] [139])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 151 148 152 23 arch/arm/vfp/vfpsingle.c:152 (set (reg/v:SI 3 r3 [orig:142 significand ] [142])
        (ior:SI (lshiftrt:SI (reg/v:SI 3 r3 [orig:142 significand ] [142])
                (const_int 1 [0x1]))
            (reg:SI 5 r5 [orig:143 D.4143 ] [143]))) 270 {*arith_shiftsi} (nil))

(insn 152 151 153 23 arch/arm/vfp/vfpsingle.c:153 (set (reg/v:SI 2 r2 [orig:141 incr ] [141])
        (lshiftrt:SI (reg/v:SI 2 r2 [orig:141 incr ] [141])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))
;; End of basic block 23 -> ( 24)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 22 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  22 [50.0%] 
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 153 152 154 24 158 "" [1 uses])

(note 154 153 155 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(note 155 154 156 24 NOTE_INSN_DELETED)

(insn 156 155 157 24 arch/arm/vfp/vfpsingle.c:165 (set (reg:CC_Z 24 cc)
        (compare:CC_Z (reg:QI 3 r3 [orig:142 significand ] [142])
            (const_int 0 [0x0]))) 151 {*compareqi_eq0} (nil))

(jump_insn 157 156 158 24 arch/arm/vfp/vfpsingle.c:165 (set (pc)
        (if_then_else (eq (reg:CC_Z 24 cc)
                (const_int 0 [0x0]))
            (label_ref 160)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_Z 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 24 -> ( 25 26)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  25 [50.0%]  (fallthru)
;; Succ edge  26 [50.0%] 

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4]
;; live  kill	

;; Pred edge  24 [50.0%]  (fallthru)
(note 158 157 159 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 159 158 160 25 arch/arm/vfp/vfpsingle.c:166 (set (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
        (ior:SI (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 25 -> ( 26)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 24 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  24 [50.0%] 
;; Pred edge  25 [100.0%]  (fallthru)
(code_label 160 159 161 26 159 "" [1 uses])

(note 161 160 162 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 162 161 163 26 arch/arm/vfp/vfpsingle.c:176 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:139 exponent ] [139])
            (const_int 253 [0xfd]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 163 162 164 26 arch/arm/vfp/vfpsingle.c:176 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 185)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 26 -> ( 27 30)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  30 [50.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  26 [50.0%]  (fallthru)
(note 164 163 166 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 166 164 165 27 arch/arm/vfp/vfpsingle.c:178 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:141 incr ] [141])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:141 incr ] [141])
        (nil)))

(insn 165 166 167 27 arch/arm/vfp/vfpsingle.c:177 (set (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
        (ior:SI (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
            (const_int 20 [0x14]))) 89 {*arm_iorsi3} (nil))

(jump_insn 167 165 168 27 arch/arm/vfp/vfpsingle.c:178 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 176)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 27 -> ( 28 29)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  28 [50.0%]  (fallthru)
;; Succ edge  29 [50.0%] 

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  27 [50.0%]  (fallthru)
(note 168 167 265 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 265 168 171 28 arch/arm/vfp/vfpsingle.c:179 (set (reg:HI 3 r3)
        (const_int 253 [0xfd])) 176 {*movhi_insn_arch4} (nil))

(insn 171 265 172 28 arch/arm/vfp/vfpsingle.c:179 (set (mem/s/j:HI (reg/v/f:SI 12 ip [orig:150 vs ] [150]) [0 <variable>.exponent+0 S2 A32])
        (reg:HI 3 r3)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 3 r3)
        (expr_list:REG_EQUAL (const_int 253 [0xfd])
            (nil))))

(insn 172 171 173 28 arch/arm/vfp/vfpsingle.c:180 (set (reg:SI 3 r3 [190])
        (const_int 2147483647 [0x7fffffff])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 2147483647 [0x7fffffff])
        (nil)))

(insn 173 172 259 28 arch/arm/vfp/vfpsingle.c:180 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 3 r3 [190])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [190])
        (expr_list:REG_EQUAL (const_int 2147483647 [0x7fffffff])
            (nil))))

(jump_insn 259 173 260 28 (set (pc)
        (label_ref 216)) 242 {*arm_jump} (nil))
;; End of basic block 28 -> ( 34)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  34 [100.0%] 

(barrier 260 259 176)

;; Start of basic block ( 27) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  27 [50.0%] 
(code_label 176 260 177 29 161 "" [1 uses])

(note 177 176 266 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 266 177 180 29 arch/arm/vfp/vfpsingle.c:182 (set (reg:HI 3 r3)
        (const_int 255 [0xff])) 176 {*movhi_insn_arch4} (nil))

(insn 180 266 181 29 arch/arm/vfp/vfpsingle.c:182 (set (mem/s/j:HI (reg/v/f:SI 12 ip [orig:150 vs ] [150]) [0 <variable>.exponent+0 S2 A32])
        (reg:HI 3 r3)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 3 r3)
        (expr_list:REG_EQUAL (const_int 255 [0xff])
            (nil))))

(insn 181 180 182 29 arch/arm/vfp/vfpsingle.c:183 (set (reg:SI 3 r3 [193])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn 182 181 261 29 arch/arm/vfp/vfpsingle.c:183 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 3 r3 [193])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [193])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(jump_insn 261 182 262 29 (set (pc)
        (label_ref 216)) 242 {*arm_jump} (nil))
;; End of basic block 29 -> ( 34)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  34 [100.0%] 

(barrier 262 261 185)

;; Start of basic block ( 26) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  26 [50.0%] 
(code_label 185 262 186 30 160 "" [1 uses])

(note 186 185 188 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(note 188 186 195 30 NOTE_INSN_DELETED)

(note 195 188 196 30 NOTE_INSN_DELETED)

(note 196 195 198 30 NOTE_INSN_DELETED)

(note 198 196 199 30 NOTE_INSN_DELETED)

(note 199 198 201 30 NOTE_INSN_DELETED)

(note 201 199 202 30 NOTE_INSN_DELETED)

(note 202 201 203 30 NOTE_INSN_DELETED)

(note 203 202 187 30 NOTE_INSN_DELETED)

(insn 187 203 245 30 arch/arm/vfp/vfpsingle.c:171 (set (reg/v:SI 3 r3 [orig:133 significand.624 ] [133])
        (plus:SI (reg/v:SI 2 r2 [orig:141 incr ] [141])
            (reg/v:SI 3 r3 [orig:142 significand ] [142]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:141 incr ] [141])
        (nil)))

(insn 245 187 246 30 arch/arm/vfp/vfpsingle.c:187 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (lshiftrt:SI (reg/v:SI 3 r3 [orig:133 significand.624 ] [133])
                        (const_int 8 [0x8]))
                    (const_int 0 [0x0])))
            (set (reg:SI 2 r2 [194])
                (lshiftrt:SI (reg/v:SI 3 r3 [orig:133 significand.624 ] [133])
                    (const_int 8 [0x8])))
        ]) 118 {*shiftsi3_compare0} (nil))

(insn 246 245 204 30 arch/arm/vfp/vfpsingle.c:187 (set (reg/v:SI 0 r0 [orig:139 exponent ] [139])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (reg/v:SI 0 r0 [orig:139 exponent ] [139])
            (reg:SI 2 r2 [194]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_DEAD (reg:SI 2 r2 [194])
            (nil))))

(insn 204 246 205 30 arch/arm/vfp/vfpsingle.c:188 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (ior:SI (ne:SI (reg/v:SI 0 r0 [orig:139 exponent ] [139])
                    (const_int 0 [0x0]))
                (gtu:SI (reg/v:SI 3 r3 [orig:133 significand.624 ] [133])
                    (const_int -2147483648 [0xffffffff80000000])))
            (const_int 0 [0x0]))) 285 {*cmp_ior} (nil))

(jump_insn 205 204 206 30 arch/arm/vfp/vfpsingle.c:188 (set (pc)
        (if_then_else (ne (reg:CC_DNE 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 30 -> ( 33 31)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  33 [50.0%] 
;; Succ edge  31 [50.0%]  (fallthru)

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  30 [50.0%]  (fallthru)
(note 206 205 207 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 207 206 208 31 arch/arm/vfp/vfpsingle.c:190 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 14 lr [orig:137 underflow ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 14 lr [orig:137 underflow ] [137])
        (nil)))

(jump_insn 208 207 209 31 arch/arm/vfp/vfpsingle.c:190 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 31 -> ( 32 33)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  32 [100.0%]  (fallthru)
;; Succ edge  33 [0.0%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	

;; Pred edge  31 [100.0%]  (fallthru)
(note 209 208 210 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 210 209 211 32 arch/arm/vfp/vfpsingle.c:191 (set (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
        (ior:SI (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
            (const_int 8 [0x8]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 32 -> ( 33)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 31 32 30) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 12 [ip] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  31 [0.0%] 
;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  30 [50.0%] 
(code_label 211 210 212 33 163 "" [2 uses])

(note 212 211 213 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 213 212 214 33 arch/arm/vfp/vfpsingle.c:192 (set (mem/s/j:HI (reg/v/f:SI 12 ip [orig:150 vs ] [150]) [0 <variable>.exponent+0 S2 A32])
        (reg:HI 0 r0 [orig:139 exponent ] [139])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 0 r0 [orig:139 exponent ] [139])
        (nil)))

(insn 214 213 215 33 arch/arm/vfp/vfpsingle.c:193 (set (reg:SI 3 r3 [202])
        (lshiftrt:SI (reg/v:SI 3 r3 [orig:133 significand.624 ] [133])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(insn 215 214 216 33 arch/arm/vfp/vfpsingle.c:193 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 3 r3 [202])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [202])
        (nil)))
;; End of basic block 33 -> ( 34)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 3 5 28 33 29) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 1 [r1] 4 [r4] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

;; Pred edge  3 [39.0%] 
;; Pred edge  5 [100.0%] 
;; Pred edge  28 [100.0%] 
;; Pred edge  33 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%] 
(code_label 216 215 217 34 146 ("pack") [4 uses])

(note 217 216 219 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(note 219 217 224 34 NOTE_INSN_DELETED)

(note 224 219 225 34 NOTE_INSN_DELETED)

(note 225 224 220 34 NOTE_INSN_DELETED)

(insn 220 225 218 34 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 3 r3 [orig:205 <variable>.sign ] [205])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 218 220 223 34 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 2 r2 [orig:203 <variable>.exponent ] [203])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 12 ip [orig:150 vs ] [150]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 223 218 221 34 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 0 r0 [orig:209 <variable>.significand ] [209])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 12 ip [orig:150 vs ] [150])
        (nil)))

(insn 221 223 222 34 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 3 r3 [206])
        (ashift:SI (reg:SI 3 r3 [orig:205 <variable>.sign ] [205])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 222 221 226 34 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 3 r3 [207])
        (plus:SI (mult:SI (reg:SI 2 r2 [orig:203 <variable>.exponent ] [203])
                (const_int 8388608 [0x800000]))
            (reg:SI 3 r3 [206]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:203 <variable>.exponent ] [203])
        (nil)))

(insn 226 222 228 34 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 0 r0)
        (plus:SI (lshiftrt:SI (reg:SI 0 r0 [orig:209 <variable>.significand ] [209])
                (const_int 7 [0x7]))
            (reg:SI 3 r3 [207]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 3 r3 [207])
        (nil)))

(call_insn 228 226 233 34 arch/arm/vfp/vfpsingle.c:204 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 233 228 239 34 arch/arm/vfp/vfpsingle.c:208 (set (reg/i:SI 0 r0)
        (reg/v:SI 4 r4 [orig:152 exceptions ] [152])) 167 {*arm_movsi_insn} (nil))

(insn 239 233 272 34 arch/arm/vfp/vfpsingle.c:208 (use (reg/i:SI 0 r0)) -1 (nil))

(note 272 239 273 34 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 273 272 274 34 arch/arm/vfp/vfpsingle.c:208 (return) -1 (nil))
;; End of basic block 34 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 274 273 263)

(note 263 274 264 NOTE_INSN_DELETED)

(note 264 263 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fnmul (vfp_single_fnmul)[0:181]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 18 count 22 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 18 count 24 (  1.8)

**scanning insn=130
mems_found = 0, cannot_delete = true

**scanning insn=131
mems_found = 0, cannot_delete = true

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=10
  mem: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=13
mems_found = 0, cannot_delete = true

**scanning insn=20
mems_found = 0, cannot_delete = true

**scanning insn=33
mems_found = 0, cannot_delete = true

**scanning insn=14
mems_found = 0, cannot_delete = true

**scanning insn=15
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))
  varying cselib base=7 offset = 10
 processing cselib store [10..12)
mems_found = 1, cannot_delete = false

**scanning insn=19
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))
  varying cselib base=7 offset = 8
 processing cselib store [8..10)
    trying store in insn=15 gid=-1[10..12)
mems_found = 1, cannot_delete = false

**scanning insn=21
mems_found = 0, cannot_delete = true

**scanning insn=34
mems_found = 0, cannot_delete = true

**scanning insn=36
mems_found = 0, cannot_delete = true

**scanning insn=40
mems_found = 0, cannot_delete = true

**scanning insn=39
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))
  varying cselib base=2 offset = 12
 processing cselib store [12..16)
mems_found = 1, cannot_delete = false

**scanning insn=41
mems_found = 0, cannot_delete = true

**scanning insn=43
mems_found = 0, cannot_delete = true

**scanning insn=44
mems_found = 0, cannot_delete = true

**scanning insn=47
mems_found = 0, cannot_delete = true

**scanning insn=48
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=1 offset=0 
 processing const load gid=1[0..4)

**scanning insn=57
mems_found = 0, cannot_delete = true

**scanning insn=59
mems_found = 0, cannot_delete = true

**scanning insn=72
mems_found = 0, cannot_delete = true

**scanning insn=52
mems_found = 0, cannot_delete = true

**scanning insn=58
  mem: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)

   after cselib_expand address: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)
  varying cselib base=2 offset = 0
 processing cselib store [0..2)
mems_found = 1, cannot_delete = false

**scanning insn=60
mems_found = 0, cannot_delete = true

**scanning insn=53
mems_found = 0, cannot_delete = true

**scanning insn=54
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))
  varying cselib base=2 offset = 2
 processing cselib store [2..4)
    trying store in insn=58 gid=-1[0..2)
mems_found = 1, cannot_delete = false

**scanning insn=73
mems_found = 0, cannot_delete = true

**scanning insn=75
mems_found = 0, cannot_delete = true

**scanning insn=79
mems_found = 0, cannot_delete = true

**scanning insn=78
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))
  varying cselib base=2 offset = 4
 processing cselib store [4..8)
mems_found = 1, cannot_delete = false

**scanning insn=80
mems_found = 0, cannot_delete = true

**scanning insn=82
mems_found = 0, cannot_delete = true

**scanning insn=83
mems_found = 0, cannot_delete = true

**scanning insn=86
mems_found = 0, cannot_delete = true

**scanning insn=87
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=1 offset=0 
 processing const load gid=1[0..4)

**scanning insn=90
mems_found = 0, cannot_delete = true

**scanning insn=94
mems_found = 0, cannot_delete = true

**scanning insn=95
mems_found = 0, cannot_delete = true

**scanning insn=96
mems_found = 0, cannot_delete = true

**scanning insn=93
mems_found = 0, cannot_delete = true

**scanning insn=97
  mem: (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>)
  gid=2 offset=0 
 processing const load gid=2[0..4)

**scanning insn=98
mems_found = 0, cannot_delete = true

**scanning insn=99
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))
  varying cselib base=4 offset = 18
 processing cselib load mem:(mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
        (const_int 18 [0x12])) [0 vsd.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=105
mems_found = 0, cannot_delete = true

**scanning insn=106
mems_found = 0, cannot_delete = true

**scanning insn=107
mems_found = 0, cannot_delete = true

**scanning insn=127
mems_found = 0, cannot_delete = true

**scanning insn=102
mems_found = 0, cannot_delete = true

**scanning insn=103
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))
  varying cselib base=4 offset = 18
 processing cselib store [18..20)
mems_found = 1, cannot_delete = false

**scanning insn=109
  mem: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)

   after canon_rtx address: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)
  gid=3 offset=0 
 processing const load gid=3[0..4)

**scanning insn=121
mems_found = 0, cannot_delete = false

**scanning insn=134
mems_found = 0, cannot_delete = true
group 0(0+0): n  p 
group 1(0+0): n  p 
group 2(0+0): n  p 
group 3(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fnmul

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={14d,16u} r1={8d,3u} r2={11d,9u} r3={12d,11u} r4={2d,4u} r5={5d,9u} r6={2d,3u} r12={7d,2u} r13={3d,33u,1d} r14={7d,3u,1d} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={11d,6u} r25={2d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={5d} r101={5d} r102={5d} r103={5d} r104={5d} r105={5d} r106={5d} r107={5d} r108={5d} r109={5d} r110={5d} r111={5d} r112={5d} r113={5d} r114={5d} r115={5d} r116={5d} r117={5d} r118={5d} r119={5d} r120={5d} r121={5d} r122={5d} r123={5d} r124={5d} r125={5d} r126={5d} r127={5d} 
;;    total ref usage 735{632d,99u,4e} in 58{53 regular + 5 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 130 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 130 7 131 2 arch/arm/vfp/vfpsingle.c:989 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 6 r6)
            (expr_list:REG_DEAD (reg:SI 5 r5)
                (expr_list:REG_DEAD (reg:SI 4 r4)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -16 [0xfffffffffffffff0])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [0 S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [0 S4 A32])
                                    (reg:SI 6 r6))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [0 S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))

(insn/f 131 130 132 2 arch/arm/vfp/vfpsingle.c:989 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(note 132 131 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 132 6 2 NOTE_INSN_DELETED)

(note 6 3 16 2 NOTE_INSN_FUNCTION_BEG)

(note 16 6 17 2 NOTE_INSN_DELETED)

(note 17 16 22 2 NOTE_INSN_DELETED)

(note 22 17 23 2 NOTE_INSN_DELETED)

(note 23 22 24 2 NOTE_INSN_DELETED)

(note 24 23 27 2 NOTE_INSN_DELETED)

(note 27 24 28 2 NOTE_INSN_DELETED)

(note 28 27 30 2 NOTE_INSN_DELETED)

(note 30 28 31 2 NOTE_INSN_DELETED)

(note 31 30 32 2 NOTE_INSN_DELETED)

(note 32 31 2 2 NOTE_INSN_DELETED)

(insn 2 32 9 2 arch/arm/vfp/vfpsingle.c:989 (set (reg/v:SI 6 r6 [orig:143 sd ] [143])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 9 2 4 2 arch/arm/vfp/vfpsingle.c:992 (set (reg:SI 0 r0)
        (reg:SI 1 r1 [ sn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ sn ])
        (nil)))

(insn 4 9 5 2 arch/arm/vfp/vfpsingle.c:989 (set (reg/v:SI 5 r5 [orig:145 m ] [145])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 5 4 10 2 arch/arm/vfp/vfpsingle.c:989 (set (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(call_insn 10 5 18 2 arch/arm/vfp/vfpsingle.c:992 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 18 10 13 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 3 r3 [orig:137 D.5814 ] [137])
        (zero_extract:SI (reg/v:SI 0 r0 [orig:139 n ] [139])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn 13 18 20 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 2 r2 [147])
        (and:SI (reg/v:SI 0 r0 [orig:139 n ] [139])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 20 13 33 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 0 r0 [151])
        (ashift:SI (reg/v:SI 0 r0 [orig:139 n ] [139])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(insn 33 20 14 2 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 3 r3 [orig:137 D.5814 ] [137])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 3 r3 [orig:137 D.5814 ] [137])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn 14 33 15 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 2 r2 [148])
        (lshiftrt:SI (reg:SI 2 r2 [147])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 15 14 19 2 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 10 [0xa])) [0 vsn.sign+0 S2 A16])
        (reg:HI 2 r2 [148])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 2 r2 [148])
        (nil)))

(insn 19 15 21 2 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 vsn.exponent+0 S2 A64])
        (reg:HI 3 r3 [orig:137 D.5814 ] [137])) 176 {*movhi_insn_arch4} (nil))

(insn 21 19 34 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 0 r0 [orig:138 significand ] [138])
        (lshiftrt:SI (reg:SI 0 r0 [151])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(jump_insn 34 21 35 2 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC_DNE 24 cc)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 35 34 36 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 3 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 0 r0 [orig:138 significand ] [138])
        (ior:SI (reg/v:SI 0 r0 [orig:138 significand ] [138])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 37 36 38 4 167 "" [1 uses])

(note 38 37 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 40 38 39 4 arch/arm/vfp/vfpsingle.c:997 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:137 D.5814 ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:137 D.5814 ] [137])
        (nil)))

(insn 39 40 41 4 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 0 r0 [orig:138 significand ] [138])) 167 {*arm_movsi_insn} (nil))

(jump_insn 41 39 42 4 arch/arm/vfp/vfpsingle.c:997 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 7)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 42 41 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 5 arch/arm/vfp/vfpsingle.c:997 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:138 significand ] [138])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:138 significand ] [138])
        (nil)))

(jump_insn 44 43 45 5 arch/arm/vfp/vfpsingle.c:997 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  6 [29.0%]  (fallthru)
;; Succ edge  7 [71.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  5 [29.0%]  (fallthru)
(note 45 44 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 46 45 47 6 NOTE_INSN_DELETED)

(insn 47 46 48 6 arch/arm/vfp/vfpsingle.c:998 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(call_insn 48 47 49 6 arch/arm/vfp/vfpsingle.c:998 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 4 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  5 [71.0%] 
;; Pred edge  4 [50.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 49 48 50 7 168 "" [2 uses])

(note 50 49 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 55 50 56 7 NOTE_INSN_DELETED)

(note 56 55 61 7 NOTE_INSN_DELETED)

(note 61 56 62 7 NOTE_INSN_DELETED)

(note 62 61 63 7 NOTE_INSN_DELETED)

(note 63 62 66 7 NOTE_INSN_DELETED)

(note 66 63 67 7 NOTE_INSN_DELETED)

(note 67 66 69 7 NOTE_INSN_DELETED)

(note 69 67 70 7 NOTE_INSN_DELETED)

(note 70 69 71 7 NOTE_INSN_DELETED)

(note 71 70 57 7 NOTE_INSN_DELETED)

(insn 57 71 59 7 arch/arm/vfp/vfp.h:196 (set (reg:SI 2 r2 [orig:134 D.5829 ] [134])
        (zero_extract:SI (reg/v:SI 5 r5 [orig:145 m ] [145])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn 59 57 72 7 arch/arm/vfp/vfp.h:199 (set (reg:SI 3 r3 [166])
        (ashift:SI (reg/v:SI 5 r5 [orig:145 m ] [145])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(insn 72 59 52 7 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 2 r2 [orig:134 D.5829 ] [134])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 2 r2 [orig:134 D.5829 ] [134])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn 52 72 58 7 arch/arm/vfp/vfp.h:195 (set (reg:SI 5 r5 [162])
        (and:SI (reg/v:SI 5 r5 [orig:145 m ] [145])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 58 52 60 7 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (reg/f:SI 13 sp) [0 vsm.exponent+0 S2 A64])
        (reg:HI 2 r2 [orig:134 D.5829 ] [134])) 176 {*movhi_insn_arch4} (nil))

(insn 60 58 53 7 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 3 r3 [orig:135 significand ] [135])
        (lshiftrt:SI (reg:SI 3 r3 [166])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 53 60 54 7 arch/arm/vfp/vfp.h:195 (set (reg:SI 5 r5 [163])
        (lshiftrt:SI (reg:SI 5 r5 [162])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 54 53 73 7 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 2 [0x2])) [0 vsm.sign+0 S2 A16])
        (reg:HI 5 r5 [163])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 5 r5 [163])
        (nil)))

(jump_insn 73 54 74 7 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC_DNE 24 cc)
                (const_int 0 [0x0]))
            (label_ref 76)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 74 73 75 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 8 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 3 r3 [orig:135 significand ] [135])
        (ior:SI (reg/v:SI 3 r3 [orig:135 significand ] [135])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 76 75 77 9 169 "" [1 uses])

(note 77 76 79 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 79 77 78 9 arch/arm/vfp/vfpsingle.c:1001 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:134 D.5829 ] [134])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 D.5829 ] [134])
        (nil)))

(insn 78 79 80 9 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 3 r3 [orig:135 significand ] [135])) 167 {*arm_movsi_insn} (nil))

(jump_insn 80 78 81 9 arch/arm/vfp/vfpsingle.c:1001 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 9 -> ( 10 12)
;; lr  out 	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  10 [61.0%]  (fallthru)
;; Succ edge  12 [39.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  9 [61.0%]  (fallthru)
(note 81 80 82 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 82 81 83 10 arch/arm/vfp/vfpsingle.c:1001 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:135 significand ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:135 significand ] [135])
        (nil)))

(jump_insn 83 82 84 10 arch/arm/vfp/vfpsingle.c:1001 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  11 [39.0%]  (fallthru)
;; Succ edge  12 [61.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  10 [39.0%]  (fallthru)
(note 84 83 85 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 85 84 86 11 NOTE_INSN_DELETED)

(insn 86 85 87 11 arch/arm/vfp/vfpsingle.c:1002 (set (reg:SI 0 r0)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(call_insn 87 86 88 11 arch/arm/vfp/vfpsingle.c:1002 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 9 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr]
;; live  kill	 14 [lr]

;; Pred edge  9 [39.0%] 
;; Pred edge  10 [61.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 88 87 89 12 170 "" [2 uses])

(note 89 88 91 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 91 89 92 12 NOTE_INSN_DELETED)

(note 92 91 90 12 NOTE_INSN_DELETED)

(insn 90 92 94 12 arch/arm/vfp/vfpsingle.c:1004 (set (reg/f:SI 5 r5 [177])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUIV (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))
        (nil)))

(insn 94 90 95 12 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 95 94 96 12 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 96 95 93 12 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 3 r3)
        (reg/v:SI 4 r4 [orig:146 fpscr ] [146])) 167 {*arm_movsi_insn} (nil))

(insn 93 96 97 12 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [177])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))

(call_insn 97 93 98 12 arch/arm/vfp/vfpsingle.c:1004 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 98 97 99 12 arch/arm/vfp/vfpsingle.c:1004 (set (reg/v:SI 3 r3 [orig:140 exceptions ] [140])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 99 98 105 12 arch/arm/vfp/vfpsingle.c:1005 (set (reg:SI 14 lr [orig:181 vsd.sign ] [181])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 18 [0x12])) [0 vsd.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 105 99 106 12 arch/arm/vfp/vfpsingle.c:1006 (set (reg:SI 0 r0)
        (reg/v:SI 6 r6 [orig:143 sd ] [143])) 167 {*arm_movsi_insn} (nil))

(insn 106 105 107 12 arch/arm/vfp/vfpsingle.c:1006 (set (reg:SI 1 r1)
        (reg/f:SI 5 r5 [177])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))

(insn 107 106 127 12 arch/arm/vfp/vfpsingle.c:1006 (set (reg:SI 2 r2)
        (reg/v:SI 4 r4 [orig:146 fpscr ] [146])) 167 {*arm_movsi_insn} (nil))

(insn 127 107 102 12 arch/arm/vfp/vfpsingle.c:1005 (set (reg:SI 12 ip [183])
        (const_int -32768 [0xffffffffffff8000])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int -32768 [0xffffffffffff8000])
        (nil)))

(insn 102 127 103 12 arch/arm/vfp/vfpsingle.c:1005 (set (reg:SI 12 ip [182])
        (xor:SI (reg:SI 14 lr [orig:181 vsd.sign ] [181])
            (reg:SI 12 ip [183]))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 14 lr [orig:181 vsd.sign ] [181])
        (expr_list:REG_EQUAL (xor:SI (reg:SI 14 lr [orig:181 vsd.sign ] [181])
                (const_int -32768 [0xffffffffffff8000]))
            (nil))))

(insn 103 102 109 12 arch/arm/vfp/vfpsingle.c:1005 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 18 [0x12])) [0 vsd.sign+0 S2 A16])
        (reg:HI 12 ip [182])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 12 ip [182])
        (nil)))

(call_insn 109 103 121 12 arch/arm/vfp/vfpsingle.c:1006 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 121 109 133 12 arch/arm/vfp/vfpsingle.c:1007 (use (reg/i:SI 0 r0)) -1 (nil))

(note 133 121 134 12 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 134 133 135 12 arch/arm/vfp/vfpsingle.c:1007 (unspec_volatile [
            (return)
        ] 1) -1 (nil))
;; End of basic block 12 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 135 134 126)

(note 126 135 128 NOTE_INSN_DELETED)

(note 128 126 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fmul (vfp_single_fmul)[0:180]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 18 count 22 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 18 count 24 (  1.8)

**scanning insn=122
mems_found = 0, cannot_delete = true

**scanning insn=123
mems_found = 0, cannot_delete = true

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=10
  mem: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=13
mems_found = 0, cannot_delete = true

**scanning insn=20
mems_found = 0, cannot_delete = true

**scanning insn=33
mems_found = 0, cannot_delete = true

**scanning insn=14
mems_found = 0, cannot_delete = true

**scanning insn=15
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))
  varying cselib base=7 offset = 10
 processing cselib store [10..12)
mems_found = 1, cannot_delete = false

**scanning insn=19
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))
  varying cselib base=7 offset = 8
 processing cselib store [8..10)
    trying store in insn=15 gid=-1[10..12)
mems_found = 1, cannot_delete = false

**scanning insn=21
mems_found = 0, cannot_delete = true

**scanning insn=34
mems_found = 0, cannot_delete = true

**scanning insn=36
mems_found = 0, cannot_delete = true

**scanning insn=40
mems_found = 0, cannot_delete = true

**scanning insn=39
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))
  varying cselib base=2 offset = 12
 processing cselib store [12..16)
mems_found = 1, cannot_delete = false

**scanning insn=41
mems_found = 0, cannot_delete = true

**scanning insn=43
mems_found = 0, cannot_delete = true

**scanning insn=44
mems_found = 0, cannot_delete = true

**scanning insn=47
mems_found = 0, cannot_delete = true

**scanning insn=48
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=1 offset=0 
 processing const load gid=1[0..4)

**scanning insn=57
mems_found = 0, cannot_delete = true

**scanning insn=59
mems_found = 0, cannot_delete = true

**scanning insn=72
mems_found = 0, cannot_delete = true

**scanning insn=52
mems_found = 0, cannot_delete = true

**scanning insn=58
  mem: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)

   after cselib_expand address: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)
  varying cselib base=2 offset = 0
 processing cselib store [0..2)
mems_found = 1, cannot_delete = false

**scanning insn=60
mems_found = 0, cannot_delete = true

**scanning insn=53
mems_found = 0, cannot_delete = true

**scanning insn=54
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))
  varying cselib base=2 offset = 2
 processing cselib store [2..4)
    trying store in insn=58 gid=-1[0..2)
mems_found = 1, cannot_delete = false

**scanning insn=73
mems_found = 0, cannot_delete = true

**scanning insn=75
mems_found = 0, cannot_delete = true

**scanning insn=79
mems_found = 0, cannot_delete = true

**scanning insn=78
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))
  varying cselib base=2 offset = 4
 processing cselib store [4..8)
mems_found = 1, cannot_delete = false

**scanning insn=80
mems_found = 0, cannot_delete = true

**scanning insn=82
mems_found = 0, cannot_delete = true

**scanning insn=83
mems_found = 0, cannot_delete = true

**scanning insn=86
mems_found = 0, cannot_delete = true

**scanning insn=87
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=1 offset=0 
 processing const load gid=1[0..4)

**scanning insn=90
mems_found = 0, cannot_delete = true

**scanning insn=94
mems_found = 0, cannot_delete = true

**scanning insn=93
mems_found = 0, cannot_delete = true

**scanning insn=95
mems_found = 0, cannot_delete = true

**scanning insn=96
mems_found = 0, cannot_delete = true

**scanning insn=97
  mem: (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>)
  gid=2 offset=0 
 processing const load gid=2[0..4)

**scanning insn=98
mems_found = 0, cannot_delete = true

**scanning insn=100
mems_found = 0, cannot_delete = true

**scanning insn=101
mems_found = 0, cannot_delete = true

**scanning insn=102
mems_found = 0, cannot_delete = true

**scanning insn=104
  mem: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)

   after canon_rtx address: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)
  gid=3 offset=0 
 processing const load gid=3[0..4)

**scanning insn=116
mems_found = 0, cannot_delete = false

**scanning insn=126
mems_found = 0, cannot_delete = true
group 0(0+0): n  p 
group 1(0+0): n  p 
group 2(0+0): n  p 
group 3(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fmul

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={14d,16u} r1={8d,3u} r2={11d,9u} r3={12d,11u} r4={2d,4u} r5={5d,9u} r6={2d,3u} r12={5d} r13={3d,31u,1d} r14={6d,2u} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={11d,6u} r25={2d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={5d} r101={5d} r102={5d} r103={5d} r104={5d} r105={5d} r106={5d} r107={5d} r108={5d} r109={5d} r110={5d} r111={5d} r112={5d} r113={5d} r114={5d} r115={5d} r116={5d} r117={5d} r118={5d} r119={5d} r120={5d} r121={5d} r122={5d} r123={5d} r124={5d} r125={5d} r126={5d} r127={5d} 
;;    total ref usage 726{629d,94u,3e} in 54{49 regular + 5 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 122 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 122 7 123 2 arch/arm/vfp/vfpsingle.c:966 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 6 r6)
            (expr_list:REG_DEAD (reg:SI 5 r5)
                (expr_list:REG_DEAD (reg:SI 4 r4)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -16 [0xfffffffffffffff0])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [0 S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [0 S4 A32])
                                    (reg:SI 6 r6))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [0 S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))

(insn/f 123 122 124 2 arch/arm/vfp/vfpsingle.c:966 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(note 124 123 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 124 6 2 NOTE_INSN_DELETED)

(note 6 3 16 2 NOTE_INSN_FUNCTION_BEG)

(note 16 6 17 2 NOTE_INSN_DELETED)

(note 17 16 22 2 NOTE_INSN_DELETED)

(note 22 17 23 2 NOTE_INSN_DELETED)

(note 23 22 24 2 NOTE_INSN_DELETED)

(note 24 23 27 2 NOTE_INSN_DELETED)

(note 27 24 28 2 NOTE_INSN_DELETED)

(note 28 27 30 2 NOTE_INSN_DELETED)

(note 30 28 31 2 NOTE_INSN_DELETED)

(note 31 30 32 2 NOTE_INSN_DELETED)

(note 32 31 2 2 NOTE_INSN_DELETED)

(insn 2 32 9 2 arch/arm/vfp/vfpsingle.c:966 (set (reg/v:SI 6 r6 [orig:143 sd ] [143])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 9 2 4 2 arch/arm/vfp/vfpsingle.c:969 (set (reg:SI 0 r0)
        (reg:SI 1 r1 [ sn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ sn ])
        (nil)))

(insn 4 9 5 2 arch/arm/vfp/vfpsingle.c:966 (set (reg/v:SI 5 r5 [orig:145 m ] [145])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 5 4 10 2 arch/arm/vfp/vfpsingle.c:966 (set (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(call_insn 10 5 18 2 arch/arm/vfp/vfpsingle.c:969 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 18 10 13 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 3 r3 [orig:137 D.5846 ] [137])
        (zero_extract:SI (reg/v:SI 0 r0 [orig:139 n ] [139])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn 13 18 20 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 2 r2 [147])
        (and:SI (reg/v:SI 0 r0 [orig:139 n ] [139])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 20 13 33 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 0 r0 [151])
        (ashift:SI (reg/v:SI 0 r0 [orig:139 n ] [139])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(insn 33 20 14 2 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 3 r3 [orig:137 D.5846 ] [137])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 3 r3 [orig:137 D.5846 ] [137])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn 14 33 15 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 2 r2 [148])
        (lshiftrt:SI (reg:SI 2 r2 [147])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 15 14 19 2 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 10 [0xa])) [0 vsn.sign+0 S2 A16])
        (reg:HI 2 r2 [148])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 2 r2 [148])
        (nil)))

(insn 19 15 21 2 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 vsn.exponent+0 S2 A64])
        (reg:HI 3 r3 [orig:137 D.5846 ] [137])) 176 {*movhi_insn_arch4} (nil))

(insn 21 19 34 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 0 r0 [orig:138 significand ] [138])
        (lshiftrt:SI (reg:SI 0 r0 [151])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(jump_insn 34 21 35 2 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC_DNE 24 cc)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 35 34 36 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 3 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 0 r0 [orig:138 significand ] [138])
        (ior:SI (reg/v:SI 0 r0 [orig:138 significand ] [138])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 37 36 38 4 175 "" [1 uses])

(note 38 37 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 40 38 39 4 arch/arm/vfp/vfpsingle.c:974 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:137 D.5846 ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:137 D.5846 ] [137])
        (nil)))

(insn 39 40 41 4 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 0 r0 [orig:138 significand ] [138])) 167 {*arm_movsi_insn} (nil))

(jump_insn 41 39 42 4 arch/arm/vfp/vfpsingle.c:974 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 7)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 42 41 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 5 arch/arm/vfp/vfpsingle.c:974 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:138 significand ] [138])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:138 significand ] [138])
        (nil)))

(jump_insn 44 43 45 5 arch/arm/vfp/vfpsingle.c:974 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  6 [29.0%]  (fallthru)
;; Succ edge  7 [71.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  5 [29.0%]  (fallthru)
(note 45 44 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 46 45 47 6 NOTE_INSN_DELETED)

(insn 47 46 48 6 arch/arm/vfp/vfpsingle.c:975 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(call_insn 48 47 49 6 arch/arm/vfp/vfpsingle.c:975 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 4 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  5 [71.0%] 
;; Pred edge  4 [50.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 49 48 50 7 176 "" [2 uses])

(note 50 49 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 55 50 56 7 NOTE_INSN_DELETED)

(note 56 55 61 7 NOTE_INSN_DELETED)

(note 61 56 62 7 NOTE_INSN_DELETED)

(note 62 61 63 7 NOTE_INSN_DELETED)

(note 63 62 66 7 NOTE_INSN_DELETED)

(note 66 63 67 7 NOTE_INSN_DELETED)

(note 67 66 69 7 NOTE_INSN_DELETED)

(note 69 67 70 7 NOTE_INSN_DELETED)

(note 70 69 71 7 NOTE_INSN_DELETED)

(note 71 70 57 7 NOTE_INSN_DELETED)

(insn 57 71 59 7 arch/arm/vfp/vfp.h:196 (set (reg:SI 2 r2 [orig:134 D.5861 ] [134])
        (zero_extract:SI (reg/v:SI 5 r5 [orig:145 m ] [145])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn 59 57 72 7 arch/arm/vfp/vfp.h:199 (set (reg:SI 3 r3 [166])
        (ashift:SI (reg/v:SI 5 r5 [orig:145 m ] [145])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(insn 72 59 52 7 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 2 r2 [orig:134 D.5861 ] [134])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 2 r2 [orig:134 D.5861 ] [134])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn 52 72 58 7 arch/arm/vfp/vfp.h:195 (set (reg:SI 5 r5 [162])
        (and:SI (reg/v:SI 5 r5 [orig:145 m ] [145])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 58 52 60 7 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (reg/f:SI 13 sp) [0 vsm.exponent+0 S2 A64])
        (reg:HI 2 r2 [orig:134 D.5861 ] [134])) 176 {*movhi_insn_arch4} (nil))

(insn 60 58 53 7 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 3 r3 [orig:135 significand ] [135])
        (lshiftrt:SI (reg:SI 3 r3 [166])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 53 60 54 7 arch/arm/vfp/vfp.h:195 (set (reg:SI 5 r5 [163])
        (lshiftrt:SI (reg:SI 5 r5 [162])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 54 53 73 7 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 2 [0x2])) [0 vsm.sign+0 S2 A16])
        (reg:HI 5 r5 [163])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 5 r5 [163])
        (nil)))

(jump_insn 73 54 74 7 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC_DNE 24 cc)
                (const_int 0 [0x0]))
            (label_ref 76)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 74 73 75 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 8 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 3 r3 [orig:135 significand ] [135])
        (ior:SI (reg/v:SI 3 r3 [orig:135 significand ] [135])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 76 75 77 9 177 "" [1 uses])

(note 77 76 79 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 79 77 78 9 arch/arm/vfp/vfpsingle.c:978 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:134 D.5861 ] [134])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 D.5861 ] [134])
        (nil)))

(insn 78 79 80 9 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 3 r3 [orig:135 significand ] [135])) 167 {*arm_movsi_insn} (nil))

(jump_insn 80 78 81 9 arch/arm/vfp/vfpsingle.c:978 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 9 -> ( 10 12)
;; lr  out 	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  10 [61.0%]  (fallthru)
;; Succ edge  12 [39.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  9 [61.0%]  (fallthru)
(note 81 80 82 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 82 81 83 10 arch/arm/vfp/vfpsingle.c:978 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:135 significand ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:135 significand ] [135])
        (nil)))

(jump_insn 83 82 84 10 arch/arm/vfp/vfpsingle.c:978 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  11 [39.0%]  (fallthru)
;; Succ edge  12 [61.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  10 [39.0%]  (fallthru)
(note 84 83 85 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 85 84 86 11 NOTE_INSN_DELETED)

(insn 86 85 87 11 arch/arm/vfp/vfpsingle.c:979 (set (reg:SI 0 r0)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(call_insn 87 86 88 11 arch/arm/vfp/vfpsingle.c:979 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 9 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5]
;; live  kill	 14 [lr]

;; Pred edge  9 [39.0%] 
;; Pred edge  10 [61.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 88 87 89 12 178 "" [2 uses])

(note 89 88 91 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 91 89 92 12 NOTE_INSN_DELETED)

(note 92 91 90 12 NOTE_INSN_DELETED)

(insn 90 92 94 12 arch/arm/vfp/vfpsingle.c:981 (set (reg/f:SI 5 r5 [177])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUIV (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))
        (nil)))

(insn 94 90 93 12 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 93 94 95 12 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [177])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))

(insn 95 93 96 12 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 96 95 97 12 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 3 r3)
        (reg/v:SI 4 r4 [orig:146 fpscr ] [146])) 167 {*arm_movsi_insn} (nil))

(call_insn 97 96 98 12 arch/arm/vfp/vfpsingle.c:981 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 98 97 100 12 arch/arm/vfp/vfpsingle.c:981 (set (reg/v:SI 3 r3 [orig:140 exceptions ] [140])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 100 98 101 12 arch/arm/vfp/vfpsingle.c:982 (set (reg:SI 0 r0)
        (reg/v:SI 6 r6 [orig:143 sd ] [143])) 167 {*arm_movsi_insn} (nil))

(insn 101 100 102 12 arch/arm/vfp/vfpsingle.c:982 (set (reg:SI 1 r1)
        (reg/f:SI 5 r5 [177])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))

(insn 102 101 104 12 arch/arm/vfp/vfpsingle.c:982 (set (reg:SI 2 r2)
        (reg/v:SI 4 r4 [orig:146 fpscr ] [146])) 167 {*arm_movsi_insn} (nil))

(call_insn 104 102 116 12 arch/arm/vfp/vfpsingle.c:982 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 116 104 125 12 arch/arm/vfp/vfpsingle.c:983 (use (reg/i:SI 0 r0)) -1 (nil))

(note 125 116 126 12 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 126 125 127 12 arch/arm/vfp/vfpsingle.c:983 (unspec_volatile [
            (return)
        ] 1) -1 (nil))
;; End of basic block 12 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 127 126 120)

(note 120 127 121 NOTE_INSN_DELETED)

(note 121 120 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fsito (vfp_single_fsito)[0:167]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 7 (  1.4)
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)

**scanning insn=51
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=48
mems_found = 0, cannot_delete = true

**scanning insn=49
mems_found = 0, cannot_delete = false

**scanning insn=50
mems_found = 0, cannot_delete = false

**scanning insn=17
mems_found = 0, cannot_delete = true

**scanning insn=13
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))
  varying cselib base=3 offset = 2
 processing cselib store [2..4)
mems_found = 1, cannot_delete = false

**scanning insn=47
mems_found = 0, cannot_delete = true

**scanning insn=16
  mem: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)

   after cselib_expand address: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)
  varying cselib base=3 offset = 0
 processing cselib store [0..2)
    trying store in insn=13 gid=-1[2..4)
mems_found = 1, cannot_delete = false

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=20
mems_found = 0, cannot_delete = true

**scanning insn=27
mems_found = 0, cannot_delete = true

**scanning insn=26
mems_found = 0, cannot_delete = true

**scanning insn=28
mems_found = 0, cannot_delete = true

**scanning insn=23
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))
  varying cselib base=2 offset = 4
 processing cselib store [4..8)
mems_found = 1, cannot_delete = false

**scanning insn=29
  mem: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)

   after canon_rtx address: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=41
mems_found = 0, cannot_delete = false

**scanning insn=54
mems_found = 0, cannot_delete = true
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fsito

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={2d,4u} r1={5d,6u} r2={4d,4u} r3={3d,2u} r12={3d,3u} r13={2d,10u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={3d,3u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 168{134d,34u,0e} in 18{17 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  def 	 2 [r2] 12 [ip] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 51 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 51 7 52 2 arch/arm/vfp/vfpsingle.c:537 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] 2))
            (use (reg:SI 1 r1))
            (use (reg:SI 2 r2))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 0 r0))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 1 r1))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 8 [0x8])) [0 S4 A32])
                        (reg:SI 2 r2))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 12 [0xc])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 52 51 4 2 NOTE_INSN_PROLOGUE_END)

(note 4 52 6 2 NOTE_INSN_DELETED)

(note 6 4 10 2 NOTE_INSN_FUNCTION_BEG)

(note 10 6 11 2 NOTE_INSN_DELETED)

(note 11 10 9 2 NOTE_INSN_DELETED)

(insn 9 11 48 2 arch/arm/vfp/vfpsingle.c:540 (set (reg:SI 12 ip [orig:134 iftmp.126 ] [134])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 48 9 49 2 arch/arm/vfp/vfpsingle.c:540 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip [orig:134 iftmp.126 ] [134])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 49 48 50 2 arch/arm/vfp/vfpsingle.c:540 (cond_exec (lt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 1 r1 [orig:135 D.4648 ] [135])
            (const_int 32768 [0x8000]))) 2345 {neon_vornv2di+78} (nil))

(insn 50 49 17 2 arch/arm/vfp/vfpsingle.c:540 (cond_exec (ge (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 1 r1 [orig:135 D.4648 ] [135])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 17 50 13 2 arch/arm/vfp/vfpsingle.c:542 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [orig:135 D.4648 ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 13 17 47 2 arch/arm/vfp/vfpsingle.c:540 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 2 [0x2])) [0 vs.sign+0 S2 A16])
        (reg:HI 1 r1 [orig:135 D.4648 ] [135])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 1 r1 [orig:135 D.4648 ] [135])
        (nil)))

(insn 47 13 16 2 arch/arm/vfp/vfpsingle.c:541 (set (reg:HI 2 r2)
        (const_int 157 [0x9d])) 176 {*movhi_insn_arch4} (nil))

(insn 16 47 18 2 arch/arm/vfp/vfpsingle.c:541 (set (mem/s/j/c:HI (reg/f:SI 13 sp) [0 vs.exponent+0 S2 A64])
        (reg:HI 2 r2)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 2 r2)
        (expr_list:REG_EQUAL (const_int 157 [0x9d])
            (nil))))

(jump_insn 18 16 19 2 arch/arm/vfp/vfpsingle.c:542 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 21)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 3 [r3] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 12 [ip] 13 [sp]


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 12 [ip]
;; live  in  	 0 [r0] 3 [r3] 12 [ip] 13 [sp]
;; live  gen 	 12 [ip]
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 3 arch/arm/vfp/vfpsingle.c:542 discrim 1 (set (reg:SI 12 ip [orig:134 iftmp.126 ] [134])
        (neg:SI (reg:SI 12 ip [orig:134 iftmp.126 ] [134]))) 127 {*arm_negsi2} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 0 [r0] 3 [r3] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 12 [ip] 13 [sp]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 3 [r3] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [61.0%] 
(code_label 21 20 22 4 181 "" [1 uses])

(note 22 21 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 24 22 27 4 NOTE_INSN_DELETED)

(insn 27 24 26 4 arch/arm/vfp/vfpsingle.c:544 (set (reg:SI 2 r2)
        (reg/v:SI 3 r3 [orig:140 fpscr ] [140])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:140 fpscr ] [140])
        (nil)))

(insn 26 27 28 4 arch/arm/vfp/vfpsingle.c:544 (set (reg:SI 1 r1)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 28 26 23 4 arch/arm/vfp/vfpsingle.c:544 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 23 28 29 4 arch/arm/vfp/vfpsingle.c:542 discrim 3 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 vs.significand+0 S4 A32])
        (reg:SI 12 ip [orig:134 iftmp.126 ] [134])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [orig:134 iftmp.126 ] [134])
        (nil)))

(call_insn 29 23 41 4 arch/arm/vfp/vfpsingle.c:544 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 41 29 53 4 arch/arm/vfp/vfpsingle.c:545 (use (reg/i:SI 0 r0)) -1 (nil))

(note 53 41 54 4 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 54 53 55 4 arch/arm/vfp/vfpsingle.c:545 (unspec_volatile [
            (return)
        ] 1) -1 (nil))
;; End of basic block 4 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 55 54 45)

(note 45 55 46 NOTE_INSN_DELETED)

(note 46 45 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fuito (vfp_single_fuito)[0:166]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

**scanning insn=40
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=15
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
mems_found = 1, cannot_delete = false

**scanning insn=19
mems_found = 0, cannot_delete = true

**scanning insn=20
mems_found = 0, cannot_delete = true

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=11
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))
  varying cselib base=1 offset = 2
 processing cselib store [2..4)
    trying store in insn=15 gid=-1[4..8)
mems_found = 1, cannot_delete = false

**scanning insn=39
mems_found = 0, cannot_delete = true

**scanning insn=14
  mem: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)

   after cselib_expand address: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)
  varying cselib base=1 offset = 0
 processing cselib store [0..2)
    trying store in insn=11 gid=-1[2..4)
    trying store in insn=15 gid=-1[4..8)
mems_found = 1, cannot_delete = false

**scanning insn=21
  mem: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)

   after canon_rtx address: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=33
mems_found = 0, cannot_delete = false

**scanning insn=43
mems_found = 0, cannot_delete = true
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fuito

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip] 13[sp] 14[lr]
;;  ref usage 	r0={2d,4u} r1={3d,2u} r2={3d,3u} r3={3d,2u} r12={3d,3u} r13={2d,8u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 153{129d,24u,0e} in 12{11 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 40 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 40 7 41 2 arch/arm/vfp/vfpsingle.c:526 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] 2))
            (use (reg:SI 1 r1))
            (use (reg:SI 2 r2))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -16 [0xfffffffffffffff0])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                            (reg:SI 0 r0))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [0 S4 A32])
                            (reg:SI 1 r1))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 8 [0x8])) [0 S4 A32])
                            (reg:SI 2 r2))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 12 [0xc])) [0 S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))

(note 41 40 4 2 NOTE_INSN_PROLOGUE_END)

(note 4 41 5 2 NOTE_INSN_DELETED)

(note 5 4 6 2 NOTE_INSN_DELETED)

(note 6 5 12 2 NOTE_INSN_FUNCTION_BEG)

(note 12 6 16 2 NOTE_INSN_DELETED)

(note 16 12 9 2 NOTE_INSN_DELETED)

(insn 9 16 15 2 arch/arm/vfp/vfpsingle.c:529 (set (reg:SI 12 ip [140])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn 15 9 19 2 arch/arm/vfp/vfpsingle.c:531 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 vs.significand+0 S4 A32])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 19 15 20 2 arch/arm/vfp/vfpsingle.c:533 (set (reg:SI 2 r2)
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(insn 20 19 18 2 arch/arm/vfp/vfpsingle.c:533 (set (reg:SI 3 r3)
        (reg:SI 12 ip [140])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 18 20 11 2 arch/arm/vfp/vfpsingle.c:533 (set (reg:SI 1 r1)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 11 18 39 2 arch/arm/vfp/vfpsingle.c:529 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 2 [0x2])) [0 vs.sign+0 S2 A16])
        (reg:HI 12 ip [140])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 12 ip [140])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 39 11 14 2 arch/arm/vfp/vfpsingle.c:530 (set (reg:HI 12 ip)
        (const_int 157 [0x9d])) 176 {*movhi_insn_arch4} (nil))

(insn 14 39 21 2 arch/arm/vfp/vfpsingle.c:530 (set (mem/s/j/c:HI (reg/f:SI 13 sp) [0 vs.exponent+0 S2 A64])
        (reg:HI 12 ip)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 12 ip)
        (expr_list:REG_EQUAL (const_int 157 [0x9d])
            (nil))))

(call_insn 21 14 33 2 arch/arm/vfp/vfpsingle.c:533 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 33 21 42 2 arch/arm/vfp/vfpsingle.c:534 (use (reg/i:SI 0 r0)) -1 (nil))

(note 42 33 43 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 43 42 44 2 arch/arm/vfp/vfpsingle.c:534 (unspec_volatile [
            (return)
        ] 1) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 44 43 37)

(note 37 44 38 NOTE_INSN_DELETED)

(note 38 37 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fdiv (vfp_single_fdiv)[0:184]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 47 n_edges 67 count 91 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 47 n_edges 67 count 92 (    2)

**scanning insn=429
mems_found = 0, cannot_delete = true

**scanning insn=430
mems_found = 0, cannot_delete = true

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=10
  mem: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=19
mems_found = 0, cannot_delete = true

**scanning insn=426
mems_found = 0, cannot_delete = true

**scanning insn=427
mems_found = 0, cannot_delete = false

**scanning insn=428
mems_found = 0, cannot_delete = false

**scanning insn=21
mems_found = 0, cannot_delete = true

**scanning insn=34
mems_found = 0, cannot_delete = true

**scanning insn=16
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))
  varying cselib base=8 offset = 10
 processing cselib store [10..12)
mems_found = 1, cannot_delete = false

**scanning insn=20
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))
  varying cselib base=8 offset = 8
 processing cselib store [8..10)
    trying store in insn=16 gid=-1[10..12)
mems_found = 1, cannot_delete = false

**scanning insn=22
mems_found = 0, cannot_delete = true

**scanning insn=35
mems_found = 0, cannot_delete = true

**scanning insn=37
mems_found = 0, cannot_delete = true

**scanning insn=48
mems_found = 0, cannot_delete = true

**scanning insn=423
mems_found = 0, cannot_delete = true

**scanning insn=424
mems_found = 0, cannot_delete = false

**scanning insn=425
mems_found = 0, cannot_delete = false

**scanning insn=50
mems_found = 0, cannot_delete = true

**scanning insn=63
mems_found = 0, cannot_delete = true

**scanning insn=40
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))
  varying cselib base=3 offset = 12
 processing cselib store [12..16)
mems_found = 1, cannot_delete = false

**scanning insn=45
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))
  varying cselib base=3 offset = 2
 processing cselib store [2..4)
    trying store in insn=40 gid=-1[12..16)
mems_found = 1, cannot_delete = false

**scanning insn=51
mems_found = 0, cannot_delete = true

**scanning insn=49
  mem: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)

   after cselib_expand address: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)
  varying cselib base=3 offset = 0
 processing cselib store [0..2)
    trying store in insn=45 gid=-1[2..4)
    trying store in insn=40 gid=-1[12..16)
mems_found = 1, cannot_delete = false

**scanning insn=64
mems_found = 0, cannot_delete = true

**scanning insn=66
mems_found = 0, cannot_delete = true

**scanning insn=73
mems_found = 0, cannot_delete = true

**scanning insn=70
mems_found = 0, cannot_delete = true

**scanning insn=71
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))
  varying cselib base=4 offset = 18
 processing cselib store [18..20)
mems_found = 1, cannot_delete = false

**scanning insn=69
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))
  varying cselib base=4 offset = 4
 processing cselib store [4..8)
    trying store in insn=71 gid=-1[18..20)
mems_found = 1, cannot_delete = false

**scanning insn=74
mems_found = 0, cannot_delete = true

**scanning insn=76
mems_found = 0, cannot_delete = true

**scanning insn=77
mems_found = 0, cannot_delete = true

**scanning insn=79
mems_found = 0, cannot_delete = true

**scanning insn=388
mems_found = 0, cannot_delete = true

**scanning insn=380
mems_found = 0, cannot_delete = true

**scanning insn=381
mems_found = 0, cannot_delete = true

**scanning insn=390
mems_found = 0, cannot_delete = true

**scanning insn=98
mems_found = 0, cannot_delete = true

**scanning insn=99
mems_found = 0, cannot_delete = true

**scanning insn=101
mems_found = 0, cannot_delete = true

**scanning insn=392
mems_found = 0, cannot_delete = true

**scanning insn=420
mems_found = 0, cannot_delete = true

**scanning insn=421
mems_found = 0, cannot_delete = false

**scanning insn=422
mems_found = 0, cannot_delete = false

**scanning insn=118
mems_found = 0, cannot_delete = true

**scanning insn=119
mems_found = 0, cannot_delete = true

**scanning insn=121
mems_found = 0, cannot_delete = true

**scanning insn=122
mems_found = 0, cannot_delete = true

**scanning insn=124
mems_found = 0, cannot_delete = true

**scanning insn=394
mems_found = 0, cannot_delete = true

**scanning insn=384
mems_found = 0, cannot_delete = true

**scanning insn=385
mems_found = 0, cannot_delete = true

**scanning insn=396
mems_found = 0, cannot_delete = true

**scanning insn=143
mems_found = 0, cannot_delete = true

**scanning insn=144
mems_found = 0, cannot_delete = true

**scanning insn=146
mems_found = 0, cannot_delete = true

**scanning insn=398
mems_found = 0, cannot_delete = true

**scanning insn=417
mems_found = 0, cannot_delete = true

**scanning insn=418
mems_found = 0, cannot_delete = false

**scanning insn=419
mems_found = 0, cannot_delete = false

**scanning insn=163
mems_found = 0, cannot_delete = true

**scanning insn=164
mems_found = 0, cannot_delete = true

**scanning insn=167
mems_found = 0, cannot_delete = true

**scanning insn=168
mems_found = 0, cannot_delete = true

**scanning insn=170
mems_found = 0, cannot_delete = true

**scanning insn=172
mems_found = 0, cannot_delete = true

**scanning insn=173
mems_found = 0, cannot_delete = true

**scanning insn=176
mems_found = 0, cannot_delete = true

**scanning insn=177
mems_found = 0, cannot_delete = true

**scanning insn=180
mems_found = 0, cannot_delete = true

**scanning insn=181
mems_found = 0, cannot_delete = true

**scanning insn=183
mems_found = 0, cannot_delete = true

**scanning insn=400
mems_found = 0, cannot_delete = true

**scanning insn=189
mems_found = 0, cannot_delete = true

**scanning insn=190
mems_found = 0, cannot_delete = true

**scanning insn=193
mems_found = 0, cannot_delete = true

**scanning insn=194
mems_found = 0, cannot_delete = true

**scanning insn=197
mems_found = 0, cannot_delete = true

**scanning insn=198
mems_found = 0, cannot_delete = true

**scanning insn=201
mems_found = 0, cannot_delete = true

**scanning insn=202
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=1 offset=0 
 processing const load gid=1[0..4)

**scanning insn=206
mems_found = 0, cannot_delete = true

**scanning insn=207
mems_found = 0, cannot_delete = true

**scanning insn=210
mems_found = 0, cannot_delete = true

**scanning insn=211
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=1 offset=0 
 processing const load gid=1[0..4)

**scanning insn=214
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))
  varying cselib base=1 offset = 8
 processing cselib load mem:(mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
        (const_int 8 [0x8])) [0 vsn.exponent+0 S2 A64])
mems_found = 0, cannot_delete = true

**scanning insn=226
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))
  varying cselib base=1 offset = 12
 processing cselib load mem:(mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
        (const_int 12 [0xc])) [0 vsn.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=218
  mem: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)

   after cselib_expand address: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/j/c:HI (reg/f:SI 13 sp) [0 vsm.exponent+0 S2 A64])
mems_found = 0, cannot_delete = true

**scanning insn=414
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
        (const_int 4 [0x4])) [0 vsm.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=224
mems_found = 0, cannot_delete = true

**scanning insn=216
mems_found = 0, cannot_delete = true

**scanning insn=225
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
mems_found = 1, cannot_delete = false

**scanning insn=220
mems_found = 0, cannot_delete = true

**scanning insn=228
mems_found = 0, cannot_delete = true

**scanning insn=221
mems_found = 0, cannot_delete = true

**scanning insn=222
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))
  varying cselib base=1 offset = 16
 processing cselib store [16..18)
    trying store in insn=225 gid=-1[4..8)
mems_found = 1, cannot_delete = false

**scanning insn=229
mems_found = 0, cannot_delete = true

**scanning insn=231
mems_found = 0, cannot_delete = true

**scanning insn=232
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))
  varying cselib base=2 offset = 12
 processing cselib store [12..16)
mems_found = 1, cannot_delete = false

**scanning insn=234
mems_found = 0, cannot_delete = true

**scanning insn=235
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))
  varying cselib base=2 offset = 16
 processing cselib store [16..18)
    trying store in insn=232 gid=-1[12..16)
mems_found = 1, cannot_delete = false

**scanning insn=238
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))
  varying cselib base=1 offset = 12
 processing cselib load mem:(mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
        (const_int 12 [0xc])) [0 vsn.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=242
mems_found = 0, cannot_delete = true

**scanning insn=376
mems_found = 0, cannot_delete = true

**scanning insn=377
mems_found = 0, cannot_delete = true

**scanning insn=244
mems_found = 0, cannot_delete = true

**scanning insn=247
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))
  varying cselib base=1 offset = 20
 processing cselib store [20..24)
mems_found = 1, cannot_delete = false

**scanning insn=249
mems_found = 0, cannot_delete = true

**scanning insn=250
mems_found = 0, cannot_delete = true

**scanning insn=253
mems_found = 0, cannot_delete = true

**scanning insn=254
mems_found = 0, cannot_delete = true

**scanning insn=255
mems_found = 0, cannot_delete = true

**scanning insn=256
mems_found = 0, cannot_delete = true

**scanning insn=257
mems_found = 0, cannot_delete = true

**scanning insn=261
mems_found = 0, cannot_delete = true

**scanning insn=263
mems_found = 0, cannot_delete = true

**scanning insn=264
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))
  varying cselib base=3 offset = 20
 processing cselib store [20..24)
mems_found = 1, cannot_delete = false

**scanning insn=268
mems_found = 0, cannot_delete = true

**scanning insn=270
mems_found = 0, cannot_delete = true

**scanning insn=269
mems_found = 0, cannot_delete = true

**scanning insn=271
mems_found = 0, cannot_delete = true

**scanning insn=272
  mem: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)

   after canon_rtx address: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)
  gid=2 offset=0 
 processing const load gid=2[0..4)

**scanning insn=273
mems_found = 0, cannot_delete = true

**scanning insn=402
mems_found = 0, cannot_delete = true

**scanning insn=284
mems_found = 0, cannot_delete = true

**scanning insn=281
mems_found = 0, cannot_delete = true

**scanning insn=282
mems_found = 0, cannot_delete = true

**scanning insn=283
mems_found = 0, cannot_delete = true

**scanning insn=285
  mem: (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>)

   after canon_rtx address: (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>)
  gid=3 offset=0 
 processing const load gid=3[0..4)

**scanning insn=286
mems_found = 0, cannot_delete = true

**scanning insn=291
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))
  varying cselib base=1 offset = 18
 processing cselib load mem:(mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
        (const_int 18 [0x12])) [0 vsd.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=298
mems_found = 0, cannot_delete = true

**scanning insn=289
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))
  varying cselib base=1 offset = 16
 processing cselib load mem:(mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
        (const_int 16 [0x10])) [0 vsd.exponent+0 S2 A64])
mems_found = 0, cannot_delete = true

**scanning insn=292
mems_found = 0, cannot_delete = true

**scanning insn=293
mems_found = 0, cannot_delete = true

**scanning insn=413
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))
  varying cselib base=1 offset = 20
 processing cselib load mem:(mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
        (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=297
mems_found = 0, cannot_delete = true

**scanning insn=299
  mem: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)
  gid=4 offset=0 
 processing const load gid=4[0..4)

**scanning insn=404
mems_found = 0, cannot_delete = true

**scanning insn=310
mems_found = 0, cannot_delete = true

**scanning insn=307
mems_found = 0, cannot_delete = true

**scanning insn=308
mems_found = 0, cannot_delete = true

**scanning insn=309
mems_found = 0, cannot_delete = true

**scanning insn=311
  mem: (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>)

   after canon_rtx address: (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>)
  gid=3 offset=0 
 processing const load gid=3[0..4)

**scanning insn=312
mems_found = 0, cannot_delete = true

**scanning insn=406
mems_found = 0, cannot_delete = true

**scanning insn=317
mems_found = 0, cannot_delete = true

**scanning insn=319
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))
  varying cselib base=1 offset = 16
 processing cselib store [16..18)
mems_found = 1, cannot_delete = false

**scanning insn=321
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))
  varying cselib base=1 offset = 20
 processing cselib store [20..24)
    trying store in insn=319 gid=-1[16..18)
mems_found = 1, cannot_delete = false

**scanning insn=408
mems_found = 0, cannot_delete = true

**scanning insn=416
mems_found = 0, cannot_delete = true

**scanning insn=332
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))
  varying cselib base=1 offset = 16
 processing cselib store [16..18)
mems_found = 1, cannot_delete = false

**scanning insn=333
mems_found = 0, cannot_delete = true

**scanning insn=334
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))
  varying cselib base=1 offset = 20
 processing cselib store [20..24)
    trying store in insn=332 gid=-1[16..18)
mems_found = 1, cannot_delete = false

**scanning insn=410
mems_found = 0, cannot_delete = true

**scanning insn=339
mems_found = 0, cannot_delete = true

**scanning insn=351
mems_found = 0, cannot_delete = true

**scanning insn=353
mems_found = 0, cannot_delete = true

**scanning insn=343
  mem: (plus:SI (reg/f:SI 3 r3 [240])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/f:SI 3 r3 [240])
    (const_int 2 [0x2]))
expanding: r3 into: (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])

   after cselib_expand address: (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (const_int 2 [0x2])))

   after canon_rtx address: (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (const_int 2 [0x2])))
  gid=5 offset=2 
 processing const load gid=5[2..4)
mems_found = 0, cannot_delete = true

**scanning insn=340
  mem: (reg/f:SI 3 r3 [240])

   after canon_rtx address: (reg/f:SI 3 r3 [240])
expanding: r3 into: (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])

   after cselib_expand address: (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])

   after canon_rtx address: (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
  gid=5 offset=0 
 processing const load gid=5[0..2)
mems_found = 0, cannot_delete = true

**scanning insn=347
  mem: (plus:SI (reg/f:SI 3 r3 [240])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 3 r3 [240])
    (const_int 4 [0x4]))
expanding: r3 into: (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])

   after cselib_expand address: (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (const_int 4 [0x4])))

   after canon_rtx address: (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (const_int 4 [0x4])))
  gid=5 offset=4 
 processing const load gid=5[4..8)
mems_found = 0, cannot_delete = true

**scanning insn=344
mems_found = 0, cannot_delete = true

**scanning insn=345
mems_found = 0, cannot_delete = true

**scanning insn=350
mems_found = 0, cannot_delete = true

**scanning insn=352
  mem: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)
  gid=4 offset=0 
 processing const load gid=4[0..4)

**scanning insn=360
mems_found = 0, cannot_delete = true

**scanning insn=366
mems_found = 0, cannot_delete = false

**scanning insn=433
mems_found = 0, cannot_delete = true
group 0(0+0): n  p 
group 1(0+0): n  p 
group 2(0+0): n  p 
group 3(0+0): n  p 
group 4(0+0): n  p 
group 5(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fdiv

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 8[r8] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={30d,35u} r1={21d,14u} r2={19d,20u} r3={29d,26u} r4={11d,11u} r5={11d,22u} r6={2d,5u} r7={2d,5u} r8={2d,4u} r12={12d,5u} r13={3d,91u,2d} r14={10d,2u} r15={8d} r16={8d} r17={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={36d,31u} r25={2d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r36={8d} r37={8d} r38={8d} r39={8d} r40={8d} r41={8d} r42={8d} r43={8d} r44={8d} r45={8d} r46={8d} r47={8d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={8d} r101={8d} r102={8d} r103={8d} r104={8d} r105={8d} r106={8d} r107={8d} r108={8d} r109={8d} r110={8d} r111={8d} r112={8d} r113={8d} r114={8d} r115={8d} r116={8d} r117={8d} r118={8d} r119={8d} r120={8d} r121={8d} r122={8d} r123={8d} r124={8d} r125={8d} r126={8d} r127={8d} 
;;    total ref usage 1343{1068d,271u,4e} in 173{165 regular + 8 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 7 [r7] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 429 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 429 7 430 2 arch/arm/vfp/vfpsingle.c:1051 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 7 r7)
            (expr_list:REG_DEAD (reg:SI 6 r6)
                (expr_list:REG_DEAD (reg:SI 5 r5)
                    (expr_list:REG_DEAD (reg:SI 4 r4)
                        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                    (set/f (reg/f:SI 13 sp)
                                        (plus:SI (reg/f:SI 13 sp)
                                            (const_int -24 [0xffffffffffffffe8])))
                                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                        (reg:SI 4 r4))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 4 [0x4])) [0 S4 A32])
                                        (reg:SI 5 r5))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 8 [0x8])) [0 S4 A32])
                                        (reg:SI 6 r6))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 12 [0xc])) [0 S4 A32])
                                        (reg:SI 7 r7))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 16 [0x10])) [0 S4 A32])
                                        (reg:SI 8 r8))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 20 [0x14])) [0 S4 A32])
                                        (reg:SI 14 lr))
                                ])
                            (nil))))))))

(insn/f 430 429 431 2 arch/arm/vfp/vfpsingle.c:1051 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(note 431 430 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 431 6 2 NOTE_INSN_DELETED)

(note 6 3 13 2 NOTE_INSN_FUNCTION_BEG)

(note 13 6 14 2 NOTE_INSN_DELETED)

(note 14 13 17 2 NOTE_INSN_DELETED)

(note 17 14 18 2 NOTE_INSN_DELETED)

(note 18 17 23 2 NOTE_INSN_DELETED)

(note 23 18 24 2 NOTE_INSN_DELETED)

(note 24 23 25 2 NOTE_INSN_DELETED)

(note 25 24 28 2 NOTE_INSN_DELETED)

(note 28 25 29 2 NOTE_INSN_DELETED)

(note 29 28 31 2 NOTE_INSN_DELETED)

(note 31 29 32 2 NOTE_INSN_DELETED)

(note 32 31 33 2 NOTE_INSN_DELETED)

(note 33 32 2 2 NOTE_INSN_DELETED)

(insn 2 33 9 2 arch/arm/vfp/vfpsingle.c:1051 (set (reg/v:SI 7 r7 [orig:152 sd ] [152])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 9 2 4 2 arch/arm/vfp/vfpsingle.c:1054 (set (reg:SI 0 r0)
        (reg:SI 1 r1 [ sn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ sn ])
        (nil)))

(insn 4 9 5 2 arch/arm/vfp/vfpsingle.c:1051 (set (reg/v:SI 4 r4 [orig:154 m ] [154])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 5 4 10 2 arch/arm/vfp/vfpsingle.c:1051 (set (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(call_insn 10 5 19 2 arch/arm/vfp/vfpsingle.c:1054 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 19 10 426 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 2 r2 [orig:140 D.5742 ] [140])
        (zero_extract:SI (reg/v:SI 0 r0 [orig:146 n ] [146])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn 426 19 427 2 arch/arm/vfp/vfp.h:195 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:146 n ] [146])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 427 426 428 2 arch/arm/vfp/vfp.h:195 (cond_exec (lt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 12 ip [orig:139 D.5745 ] [139])
            (const_int 32768 [0x8000]))) 2345 {neon_vornv2di+78} (nil))

(insn 428 427 21 2 arch/arm/vfp/vfp.h:195 (cond_exec (ge (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 12 ip [orig:139 D.5745 ] [139])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 21 428 34 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 0 r0 [160])
        (ashift:SI (reg/v:SI 0 r0 [orig:146 n ] [146])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(insn 34 21 16 2 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 2 r2 [orig:140 D.5742 ] [140])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 2 r2 [orig:140 D.5742 ] [140])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn 16 34 20 2 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 10 [0xa])) [0 vsn.sign+0 S2 A16])
        (reg:HI 12 ip [orig:139 D.5745 ] [139])) 176 {*movhi_insn_arch4} (nil))

(insn 20 16 22 2 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 vsn.exponent+0 S2 A64])
        (reg:HI 2 r2 [orig:140 D.5742 ] [140])) 176 {*movhi_insn_arch4} (nil))

(insn 22 20 35 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 0 r0 [orig:141 significand ] [141])
        (lshiftrt:SI (reg:SI 0 r0 [160])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(jump_insn 35 22 36 2 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC_DNE 24 cc)
                (const_int 0 [0x0]))
            (label_ref 38)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 12 [ip] 13 [sp]


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 36 35 37 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 3 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 0 r0 [orig:141 significand ] [141])
        (ior:SI (reg/v:SI 0 r0 [orig:141 significand ] [141])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 12 [ip] 13 [sp]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 5 [r5] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 12 [ip] 13 [sp]
;; live  gen 	 1 [r1] 3 [r3] 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 38 37 39 4 186 "" [1 uses])

(note 39 38 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 42 39 43 4 NOTE_INSN_DELETED)

(note 43 42 46 4 NOTE_INSN_DELETED)

(note 46 43 47 4 NOTE_INSN_DELETED)

(note 47 46 52 4 NOTE_INSN_DELETED)

(note 52 47 53 4 NOTE_INSN_DELETED)

(note 53 52 54 4 NOTE_INSN_DELETED)

(note 54 53 57 4 NOTE_INSN_DELETED)

(note 57 54 58 4 NOTE_INSN_DELETED)

(note 58 57 60 4 NOTE_INSN_DELETED)

(note 60 58 61 4 NOTE_INSN_DELETED)

(note 61 60 62 4 NOTE_INSN_DELETED)

(note 62 61 48 4 NOTE_INSN_DELETED)

(insn 48 62 423 4 arch/arm/vfp/vfp.h:196 (set (reg:SI 3 r3 [orig:136 D.5757 ] [136])
        (zero_extract:SI (reg/v:SI 4 r4 [orig:154 m ] [154])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn 423 48 424 4 arch/arm/vfp/vfp.h:195 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:154 m ] [154])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 424 423 425 4 arch/arm/vfp/vfp.h:195 (cond_exec (lt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 1 r1 [orig:135 D.5760 ] [135])
            (const_int 32768 [0x8000]))) 2345 {neon_vornv2di+78} (nil))

(insn 425 424 50 4 arch/arm/vfp/vfp.h:195 (cond_exec (ge (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 1 r1 [orig:135 D.5760 ] [135])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 50 425 63 4 arch/arm/vfp/vfp.h:199 (set (reg:SI 5 r5 [174])
        (ashift:SI (reg/v:SI 4 r4 [orig:154 m ] [154])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:154 m ] [154])
        (nil)))

(insn 63 50 40 4 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 3 r3 [orig:136 D.5757 ] [136])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 3 r3 [orig:136 D.5757 ] [136])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn 40 63 45 4 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 0 r0 [orig:141 significand ] [141])) 167 {*arm_movsi_insn} (nil))

(insn 45 40 51 4 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 2 [0x2])) [0 vsm.sign+0 S2 A16])
        (reg:HI 1 r1 [orig:135 D.5760 ] [135])) 176 {*movhi_insn_arch4} (nil))

(insn 51 45 49 4 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 5 r5 [orig:137 significand ] [137])
        (lshiftrt:SI (reg:SI 5 r5 [174])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 49 51 64 4 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (reg/f:SI 13 sp) [0 vsm.exponent+0 S2 A64])
        (reg:HI 3 r3 [orig:136 D.5757 ] [136])) 176 {*movhi_insn_arch4} (nil))

(jump_insn 64 49 65 4 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC_DNE 24 cc)
                (const_int 0 [0x0]))
            (label_ref 67)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 12 [ip] 13 [sp]


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 12 [ip] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 5 [r5]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 12 [ip] 13 [sp]
;; live  gen 	 5 [r5]
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 65 64 66 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 5 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 5 r5 [orig:137 significand ] [137])
        (ior:SI (reg/v:SI 5 r5 [orig:137 significand ] [137])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 5 -> ( 6)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 12 [ip] 13 [sp]


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 12 [ip] 13 [sp]
;; lr  use 	 1 [r1] 2 [r2] 5 [r5] 12 [ip] 13 [sp]
;; lr  def 	 1 [r1] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 12 [ip] 13 [sp]
;; live  gen 	 1 [r1] 24 [cc]
;; live  kill	

;; Pred edge  4 [50.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 67 66 68 6 187 "" [1 uses])

(note 68 67 72 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 72 68 73 6 NOTE_INSN_DELETED)

(insn 73 72 70 6 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:140 D.5742 ] [140])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 70 73 71 6 arch/arm/vfp/vfpsingle.c:1062 (set (reg:SI 1 r1 [184])
        (xor:SI (reg:SI 12 ip [orig:139 D.5745 ] [139])
            (reg:SI 1 r1 [orig:135 D.5760 ] [135]))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 12 ip [orig:139 D.5745 ] [139])
        (nil)))

(insn 71 70 69 6 arch/arm/vfp/vfpsingle.c:1062 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 18 [0x12])) [0 vsd.sign+0 S2 A16])
        (reg:HI 1 r1 [184])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 1 r1 [184])
        (nil)))

(insn 69 71 74 6 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 5 r5 [orig:137 significand ] [137])) 167 {*arm_movsi_insn} (nil))

(jump_insn 74 69 75 6 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 96)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 6 -> ( 7 10)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  7 [28.0%]  (fallthru)
;; Succ edge  10 [72.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  6 [28.0%]  (fallthru)
(note 75 74 76 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 77 7 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:141 significand ] [141])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 77 76 78 7 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 82)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 78 77 79 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 79 78 388 8 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 0 r0 [orig:144 tn ] [144])
        (plus:SI (reg/v:SI 0 r0 [orig:144 tn ] [144])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const_int 8 [0x8])
        (nil)))

(jump_insn 388 79 389 8 (set (pc)
        (label_ref 115)) 242 {*arm_jump} (nil))
;; End of basic block 8 -> ( 13)
;; lr  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  13 [100.0%] 

(barrier 389 388 82)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  7 [50.0%] 
(code_label 82 389 83 9 189 "" [1 uses])

(note 83 82 84 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 84 83 380 9 NOTE_INSN_DELETED)

(insn 380 84 381 9 arch/arm/vfp/vfp.h:237 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 0 r0 [orig:141 significand ] [141])
                (const_int 1 [0x1])
                (const_int 29 [0x1d]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:141 significand ] [141])
        (nil)))

(insn 381 380 390 9 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 0 r0 [orig:144 tn ] [144])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(jump_insn 390 381 391 9 (set (pc)
        (label_ref 115)) 242 {*arm_jump} (nil))
;; End of basic block 9 -> ( 13)
;; lr  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  13 [100.0%] 

(barrier 391 390 96)

;; Start of basic block ( 6) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  6 [72.0%] 
(code_label 96 391 97 10 188 "" [1 uses])

(note 97 96 98 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 98 97 99 10 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:140 D.5742 ] [140])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:140 D.5742 ] [140])
        (nil)))

(jump_insn 99 98 100 10 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 104)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10 -> ( 12 11)
;; lr  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  12 [50.0%] 
;; Succ edge  11 [50.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  10 [50.0%]  (fallthru)
(note 100 99 101 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 101 100 392 11 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 0 r0 [orig:144 tn ] [144])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(jump_insn 392 101 393 11 (set (pc)
        (label_ref 115)) 242 {*arm_jump} (nil))
;; End of basic block 11 -> ( 13)
;; lr  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  13 [100.0%] 

(barrier 393 392 104)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  10 [50.0%] 
(code_label 104 393 105 12 192 "" [1 uses])

(note 105 104 382 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 382 105 420 12 NOTE_INSN_DELETED)

(insn 420 382 421 12 arch/arm/vfp/vfp.h:242 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:141 significand ] [141])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 421 420 422 12 arch/arm/vfp/vfp.h:242 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:144 tn ] [144])
            (const_int 3 [0x3]))) 2345 {neon_vornv2di+78} (nil))

(insn 422 421 115 12 arch/arm/vfp/vfp.h:242 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:144 tn ] [144])
            (const_int 5 [0x5]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 12 -> ( 13)
;; lr  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12 9 8 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%] 
;; Pred edge  8 [100.0%] 
;; Pred edge  11 [100.0%] 
(code_label 115 422 116 13 190 "" [3 uses])

(note 116 115 117 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 117 116 118 13 NOTE_INSN_DELETED)

(insn 118 117 119 13 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:136 D.5757 ] [136])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 119 118 120 13 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 13 -> ( 14 17)
;; lr  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  14 [28.0%]  (fallthru)
;; Succ edge  17 [72.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  13 [28.0%]  (fallthru)
(note 120 119 121 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 121 120 122 14 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 5 r5 [orig:137 significand ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 122 121 123 14 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 127)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  15 [50.0%]  (fallthru)
;; Succ edge  16 [50.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 5 [r5]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 5 [r5]
;; live  kill	

;; Pred edge  14 [50.0%]  (fallthru)
(note 123 122 124 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 124 123 394 15 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 5 r5 [orig:145 tm ] [145])
        (plus:SI (reg/v:SI 5 r5 [orig:145 tm ] [145])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const_int 8 [0x8])
        (nil)))

(jump_insn 394 124 395 15 (set (pc)
        (label_ref 160)) 242 {*arm_jump} (nil))
;; End of basic block 15 -> ( 20)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  20 [100.0%] 

(barrier 395 394 127)

;; Start of basic block ( 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 5 [r5] 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  14 [50.0%] 
(code_label 127 395 128 16 195 "" [1 uses])

(note 128 127 129 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note 129 128 384 16 NOTE_INSN_DELETED)

(insn 384 129 385 16 arch/arm/vfp/vfp.h:237 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 5 r5 [orig:137 significand ] [137])
                (const_int 1 [0x1])
                (const_int 29 [0x1d]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 5 r5 [orig:137 significand ] [137])
        (nil)))

(insn 385 384 396 16 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 5 r5 [orig:145 tm ] [145])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(jump_insn 396 385 397 16 (set (pc)
        (label_ref 160)) 242 {*arm_jump} (nil))
;; End of basic block 16 -> ( 20)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  20 [100.0%] 

(barrier 397 396 141)

;; Start of basic block ( 13) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  13 [72.0%] 
(code_label 141 397 142 17 194 "" [1 uses])

(note 142 141 143 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 143 142 144 17 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:136 D.5757 ] [136])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:136 D.5757 ] [136])
        (nil)))

(jump_insn 144 143 145 17 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 149)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 17 -> ( 19 18)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  19 [50.0%] 
;; Succ edge  18 [50.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 5 [r5]
;; live  in  	 0 [r0] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 5 [r5]
;; live  kill	

;; Pred edge  17 [50.0%]  (fallthru)
(note 145 144 146 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 146 145 398 18 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 5 r5 [orig:145 tm ] [145])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(jump_insn 398 146 399 18 (set (pc)
        (label_ref 160)) 242 {*arm_jump} (nil))
;; End of basic block 18 -> ( 20)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  20 [100.0%] 

(barrier 399 398 149)

;; Start of basic block ( 17) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  17 [50.0%] 
(code_label 149 399 150 19 198 "" [1 uses])

(note 150 149 386 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(note 386 150 417 19 NOTE_INSN_DELETED)

(insn 417 386 418 19 arch/arm/vfp/vfp.h:242 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 5 r5 [orig:137 significand ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 418 417 419 19 arch/arm/vfp/vfp.h:242 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 5 r5 [orig:145 tm ] [145])
            (const_int 3 [0x3]))) 2345 {neon_vornv2di+78} (nil))

(insn 419 418 160 19 arch/arm/vfp/vfp.h:242 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 5 r5 [orig:145 tm ] [145])
            (const_int 5 [0x5]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 19 -> ( 20)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 19 16 15 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%] 
;; Pred edge  15 [100.0%] 
;; Pred edge  18 [100.0%] 
(code_label 160 419 161 20 196 "" [3 uses])

(note 161 160 162 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(note 162 161 163 20 NOTE_INSN_DELETED)

(insn 163 162 164 20 arch/arm/vfp/vfpsingle.c:1070 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 0 r0 [orig:144 tn ] [144])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 164 163 165 20 arch/arm/vfp/vfpsingle.c:1070 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 276)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 20 -> ( 40 21)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  40 [29.0%] 
;; Succ edge  21 [71.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  20 [71.0%]  (fallthru)
(note 165 164 166 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(note 166 165 167 21 NOTE_INSN_DELETED)

(insn 167 166 168 21 arch/arm/vfp/vfpsingle.c:1076 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 5 r5 [orig:145 tm ] [145])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 168 167 169 21 arch/arm/vfp/vfpsingle.c:1076 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 302)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 21 -> ( 42 22)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  42 [29.0%] 
;; Succ edge  22 [71.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 5 [r5] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  21 [71.0%]  (fallthru)
(note 169 168 171 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(note 171 169 170 22 NOTE_INSN_DELETED)

(insn 170 171 172 22 arch/arm/vfp/vfpsingle.c:1083 (set (reg:SI 4 r4 [191])
        (and:SI (reg/v:SI 0 r0 [orig:144 tn ] [144])
            (const_int 10 [0xa]))) 67 {*arm_andsi3_insn} (nil))

(insn 172 170 173 22 arch/arm/vfp/vfpsingle.c:1083 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 4 r4 [191])
                        (reg/v:SI 5 r5 [orig:145 tm ] [145]))
                    (const_int 0 [0x0])))
            (set (reg:SI 4 r4 [192])
                (and:SI (reg:SI 4 r4 [191])
                    (reg/v:SI 5 r5 [orig:145 tm ] [145])))
        ]) 69 {*andsi3_compare0} (nil))

(jump_insn 173 172 174 22 arch/arm/vfp/vfpsingle.c:1083 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 337)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 22 -> ( 45 23)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  45 [29.0%] 
;; Succ edge  23 [71.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  22 [71.0%]  (fallthru)
(note 174 173 175 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(note 175 174 176 23 NOTE_INSN_DELETED)

(insn 176 175 177 23 arch/arm/vfp/vfpsingle.c:1089 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 0 r0 [orig:144 tn ] [144])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 177 176 178 23 arch/arm/vfp/vfpsingle.c:1089 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 328)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 23 -> ( 44 24)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  44 [50.0%] 
;; Succ edge  24 [50.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  23 [50.0%]  (fallthru)
(note 178 177 179 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(note 179 178 180 24 NOTE_INSN_DELETED)

(insn 180 179 181 24 arch/arm/vfp/vfpsingle.c:1095 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 5 r5 [orig:145 tm ] [145])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 181 180 182 24 arch/arm/vfp/vfpsingle.c:1095 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 186)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 24 -> ( 25 26)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  25 [50.0%]  (fallthru)
;; Succ edge  26 [50.0%] 

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	

;; Pred edge  24 [50.0%]  (fallthru)
(note 182 181 183 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 183 182 400 25 arch/arm/vfp/vfpsingle.c:1144 (set (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(jump_insn 400 183 401 25 (set (pc)
        (label_ref 328)) 242 {*arm_jump} (nil))
;; End of basic block 25 -> ( 44)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  44 [100.0%] 

(barrier 401 400 186)

;; Start of basic block ( 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  24 [50.0%] 
(code_label 186 401 187 26 204 "" [1 uses])

(note 187 186 188 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(note 188 187 189 26 NOTE_INSN_DELETED)

(insn 189 188 190 26 arch/arm/vfp/vfpsingle.c:1101 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 5 r5 [orig:145 tm ] [145])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 190 189 191 26 arch/arm/vfp/vfpsingle.c:1101 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 315)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 26 -> ( 43 27)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  43 [50.0%] 
;; Succ edge  27 [50.0%]  (fallthru)

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  26 [50.0%]  (fallthru)
(note 191 190 192 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(note 192 191 193 27 NOTE_INSN_DELETED)

(insn 193 192 194 27 arch/arm/vfp/vfpsingle.c:1101 discrim 1 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 0 r0 [orig:144 tn ] [144])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 194 193 195 27 arch/arm/vfp/vfpsingle.c:1101 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 315)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 27 -> ( 43 28)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  43 [50.0%] 
;; Succ edge  28 [50.0%]  (fallthru)

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  27 [50.0%]  (fallthru)
(note 195 194 196 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(note 196 195 197 28 NOTE_INSN_DELETED)

(insn 197 196 198 28 arch/arm/vfp/vfpsingle.c:1104 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 0 r0 [orig:144 tn ] [144])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:144 tn ] [144])
        (nil)))

(jump_insn 198 197 199 28 arch/arm/vfp/vfpsingle.c:1104 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 203)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  29 [29.0%]  (fallthru)
;; Succ edge  30 [71.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  28 [29.0%]  (fallthru)
(note 199 198 200 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(note 200 199 201 29 NOTE_INSN_DELETED)

(insn 201 200 202 29 arch/arm/vfp/vfpsingle.c:1105 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(call_insn 202 201 203 29 arch/arm/vfp/vfpsingle.c:1105 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 29 -> ( 30)
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 28 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  28 [71.0%] 
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 203 202 204 30 207 "" [1 uses])

(note 204 203 205 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(note 205 204 206 30 NOTE_INSN_DELETED)

(insn 206 205 207 30 arch/arm/vfp/vfpsingle.c:1106 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 5 r5 [orig:145 tm ] [145])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 5 r5 [orig:145 tm ] [145])
        (nil)))

(jump_insn 207 206 208 30 arch/arm/vfp/vfpsingle.c:1106 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 212)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 30 -> ( 31 32)
;; lr  out 	 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  31 [29.0%]  (fallthru)
;; Succ edge  32 [71.0%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  30 [29.0%]  (fallthru)
(note 208 207 209 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(note 209 208 210 31 NOTE_INSN_DELETED)

(insn 210 209 211 31 arch/arm/vfp/vfpsingle.c:1107 (set (reg:SI 0 r0)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(call_insn 211 210 212 31 arch/arm/vfp/vfpsingle.c:1107 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 31 -> ( 32)
;; lr  out 	 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 30 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  in  	 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  30 [71.0%] 
;; Pred edge  31 [100.0%]  (fallthru)
(code_label 212 211 213 32 208 "" [1 uses])

(note 213 212 227 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(note 227 213 214 32 NOTE_INSN_DELETED)

(insn 214 227 226 32 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 3 r3 [orig:202 vsn.exponent ] [202])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])) [0 vsn.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 226 214 218 32 arch/arm/vfp/vfpsingle.c:1114 (set (reg:SI 2 r2 [orig:149 D.5219 ] [149])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 vsn.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 218 226 414 32 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 1 r1 [orig:206 vsm.exponent ] [206])
        (zero_extend:SI (mem/s/j/c:HI (reg/f:SI 13 sp) [0 vsm.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 414 218 224 32 arch/arm/vfp/vfpsingle.c:1113 (set (reg:SI 5 r5 [orig:208 vsm.significand ] [208])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 vsm.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 vsm.significand+0 S4 A32])
        (nil)))

(insn 224 414 216 32 arch/arm/vfp/vfpsingle.c:1113 (set (reg/v:SI 5 r5 [orig:142 __left ] [142])
        (ashift:SI (reg:SI 5 r5 [orig:208 vsm.significand ] [208])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 216 224 225 32 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 3 r3 [203])
        (plus:SI (reg:SI 3 r3 [orig:202 vsn.exponent ] [202])
            (const_int 126 [0x7e]))) 4 {*arm_addsi3} (nil))

(insn 225 216 220 32 arch/arm/vfp/vfpsingle.c:1113 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 5 r5 [orig:142 __left ] [142])) 167 {*arm_movsi_insn} (nil))

(insn 220 225 228 32 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 3 r3 [207])
        (minus:SI (reg:SI 3 r3 [203])
            (reg:SI 1 r1 [orig:206 vsm.exponent ] [206]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:206 vsm.exponent ] [206])
        (nil)))

(insn 228 220 221 32 arch/arm/vfp/vfpsingle.c:1114 (set (reg:CC_SWP 24 cc)
        (compare:CC_SWP (ashift:SI (reg:SI 2 r2 [orig:149 D.5219 ] [149])
                (const_int 1 [0x1]))
            (reg/v:SI 5 r5 [orig:142 __left ] [142]))) 221 {*arm_cmpsi_shiftsi_swp} (nil))

(insn 221 228 222 32 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 3 r3 [orig:150 D.5216 ] [150])
        (zero_extend:SI (reg:HI 3 r3 [207]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 222 221 229 32 arch/arm/vfp/vfpsingle.c:1112 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 vsd.exponent+0 S2 A64])
        (reg:HI 3 r3 [orig:150 D.5216 ] [150])) 176 {*movhi_insn_arch4} (nil))

(jump_insn 229 222 230 32 arch/arm/vfp/vfpsingle.c:1114 (set (pc)
        (if_then_else (ltu (reg:CC_SWP 24 cc)
                (const_int 0 [0x0]))
            (label_ref 236)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_SWP 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 32 -> ( 33 34)
;; lr  out 	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  33 [50.0%]  (fallthru)
;; Succ edge  34 [50.0%] 

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  32 [50.0%]  (fallthru)
(note 230 229 231 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 231 230 232 33 arch/arm/vfp/vfpsingle.c:1115 (set (reg:SI 2 r2 [210])
        (lshiftrt:SI (reg:SI 2 r2 [orig:149 D.5219 ] [149])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])
        (nil)))

(insn 232 231 234 33 arch/arm/vfp/vfpsingle.c:1115 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 vsn.significand+0 S4 A32])
        (reg:SI 2 r2 [210])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [210])
        (nil)))

(insn 234 232 235 33 arch/arm/vfp/vfpsingle.c:1116 (set (reg:SI 3 r3 [212])
        (plus:SI (reg:SI 3 r3 [orig:150 D.5216 ] [150])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 235 234 236 33 arch/arm/vfp/vfpsingle.c:1116 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 vsd.exponent+0 S2 A64])
        (reg:HI 3 r3 [212])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 3 r3 [212])
        (nil)))
;; End of basic block 33 -> ( 34)
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 32 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 8 [r8] 12 [ip] 14 [lr] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 8 [r8] 24 [cc]
;; live  kill	 12 [ip] 14 [lr] 24 [cc]

;; Pred edge  32 [50.0%] 
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 236 235 237 34 209 "" [1 uses])

(note 237 236 248 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(note 248 237 238 34 NOTE_INSN_DELETED)

(insn 238 248 242 34 arch/arm/vfp/vfpsingle.c:1119 (set (reg:SI 8 r8 [orig:214 vsn.significand ] [214])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 vsn.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 242 238 376 34 arch/arm/vfp/vfpsingle.c:1120 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (reg/v:SI 5 r5 [orig:142 __left ] [142])) 167 {*arm_movsi_insn} (nil))

(insn 376 242 377 34 arch/arm/vfp/vfpsingle.c:1120 discrim 1 (set (reg:SI 0 r0 [ __n ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 377 376 244 34 arch/arm/vfp/vfpsingle.c:1120 discrim 1 (set (reg:SI 1 r1 [ __n+4 ])
        (reg:SI 8 r8 [orig:214 vsn.significand ] [214])) 167 {*arm_movsi_insn} (nil))

(insn 244 377 247 34 arch/arm/vfp/vfpsingle.c:1120 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1784521))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1784521))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (expr_list:REG_DEAD (reg/v:SI 4 r4 [ __base ])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (expr_list:REG_UNUSED (reg:QI 14 lr)
                (expr_list:REG_UNUSED (reg:QI 12 ip)
                    (expr_list:REG_UNUSED (reg/v:SI 1 r1 [ __rem ])
                        (expr_list:REG_UNUSED (reg:SI 3 r3)
                            (nil))))))))

(insn 247 244 249 34 arch/arm/vfp/vfpsingle.c:1121 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])
        (reg:SI 2 r2 [orig:148 D.5347 ] [148])) 167 {*arm_movsi_insn} (nil))

(insn 249 247 250 34 arch/arm/vfp/vfpsingle.c:1123 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 2 r2 [orig:148 D.5347 ] [148])
                        (const_int 63 [0x3f]))
                    (const_int 0 [0x0])))
            (set (reg:SI 3 r3 [215])
                (and:SI (reg:SI 2 r2 [orig:148 D.5347 ] [148])
                    (const_int 63 [0x3f])))
        ]) 69 {*andsi3_compare0} (nil))

(jump_insn 250 249 251 34 arch/arm/vfp/vfpsingle.c:1123 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 265)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 34 -> ( 35 39)
;; lr  out 	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  35 [61.0%]  (fallthru)
;; Succ edge  39 [39.0%] 

;; Start of basic block ( 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	

;; Pred edge  34 [61.0%]  (fallthru)
(note 251 250 253 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 253 251 254 35 arch/arm/vfp/vfpsingle.c:1124 (set (reg:DI 0 r0 [217])
        (mult:DI (zero_extend:DI (reg:SI 2 r2 [orig:148 D.5347 ] [148]))
            (zero_extend:DI (reg/v:SI 5 r5 [orig:142 __left ] [142])))) 51 {*umulsidi3_v6} (nil))

(insn 254 253 255 35 arch/arm/vfp/vfpsingle.c:1124 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [217])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [217])
        (nil)))

(jump_insn 255 254 368 35 arch/arm/vfp/vfpsingle.c:1124 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 260)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 35 -> ( 37 36)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  37 [71.0%] 
;; Succ edge  36 [29.0%]  (fallthru)

;; Start of basic block ( 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 1 [r1] 8 [r8] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  35 [29.0%]  (fallthru)
(note 368 255 256 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 256 368 257 36 arch/arm/vfp/vfpsingle.c:1124 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [+4 ])
            (reg:SI 8 r8 [orig:214 vsn.significand ] [214]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [+4 ])
        (nil)))

(jump_insn 257 256 260 36 arch/arm/vfp/vfpsingle.c:1124 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 262)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 36 -> ( 37 38)
;; lr  out 	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  37 [71.0%]  (fallthru)
;; Succ edge  38 [29.0%] 

;; Start of basic block ( 35 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  35 [71.0%] 
;; Pred edge  36 [71.0%]  (fallthru)
(code_label 260 257 370 37 212 "" [1 uses])

(note 370 260 261 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 261 370 262 37 arch/arm/vfp/vfpsingle.c:1124 (set (reg:SI 3 r3 [216])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 37 -> ( 38)
;; lr  out 	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 36 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	

;; Pred edge  36 [29.0%] 
;; Pred edge  37 [100.0%]  (fallthru)
(code_label 262 261 371 38 211 "" [1 uses])

(note 371 262 263 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 263 371 264 38 arch/arm/vfp/vfpsingle.c:1124 (set (reg:SI 2 r2 [218])
        (ior:SI (reg:SI 3 r3 [216])
            (reg:SI 2 r2 [orig:148 D.5347 ] [148]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 3 r3 [216])
        (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])
            (nil))))

(insn 264 263 265 38 arch/arm/vfp/vfpsingle.c:1124 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])
        (reg:SI 2 r2 [218])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [218])
        (nil)))
;; End of basic block 38 -> ( 39)
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  39 [100.0%]  (fallthru)

;; Start of basic block ( 34 38) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	 14 [lr]

;; Pred edge  34 [39.0%] 
;; Pred edge  38 [100.0%]  (fallthru)
(code_label 265 264 266 39 210 "" [1 uses])

(note 266 265 267 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(note 267 266 268 39 NOTE_INSN_DELETED)

(insn 268 267 270 39 arch/arm/vfp/vfpsingle.c:1126 (set (reg:SI 0 r0)
        (reg/v:SI 7 r7 [orig:152 sd ] [152])) 167 {*arm_movsi_insn} (nil))

(insn 270 268 269 39 arch/arm/vfp/vfpsingle.c:1126 (set (reg:SI 2 r2)
        (reg/v:SI 6 r6 [orig:155 fpscr ] [155])) 167 {*arm_movsi_insn} (nil))

(insn 269 270 271 39 arch/arm/vfp/vfpsingle.c:1126 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 271 269 272 39 arch/arm/vfp/vfpsingle.c:1126 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 272 271 273 39 arch/arm/vfp/vfpsingle.c:1126 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 273 272 402 39 arch/arm/vfp/vfpsingle.c:1126 (set (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 402 273 403 39 arch/arm/vfp/vfpsingle.c:1126 (set (pc)
        (label_ref 354)) 242 {*arm_jump} (nil))
;; End of basic block 39 -> ( 46)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  46 [100.0%] 

(barrier 403 402 276)

;; Start of basic block ( 20) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	 14 [lr]

;; Pred edge  20 [29.0%] 
(code_label 276 403 277 40 200 ("vsn_nan") [1 uses])

(note 277 276 278 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(note 278 277 279 40 NOTE_INSN_DELETED)

(note 279 278 280 40 NOTE_INSN_DELETED)

(note 280 279 284 40 NOTE_INSN_DELETED)

(insn 284 280 281 40 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 3 r3)
        (reg/v:SI 6 r6 [orig:155 fpscr ] [155])) 167 {*arm_movsi_insn} (nil))

(insn 281 284 282 40 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 282 281 283 40 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 283 282 285 40 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(call_insn 285 283 286 40 arch/arm/vfp/vfpsingle.c:1129 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 286 285 287 40 arch/arm/vfp/vfpsingle.c:1129 (set (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 40 -> ( 41)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  41 [100.0%]  (fallthru)

;; Start of basic block ( 40 43 42 44) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

;; Pred edge  40 [100.0%]  (fallthru)
;; Pred edge  43 [100.0%] 
;; Pred edge  42 [100.0%] 
;; Pred edge  44 [100.0%] 
(code_label 287 286 288 41 214 ("pack") [3 uses])

(note 288 287 290 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(note 290 288 295 41 NOTE_INSN_DELETED)

(note 295 290 296 41 NOTE_INSN_DELETED)

(note 296 295 291 41 NOTE_INSN_DELETED)

(insn 291 296 298 41 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 3 r3 [orig:225 vsd.sign ] [225])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 18 [0x12])) [0 vsd.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 298 291 289 41 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 1 r1)
        (reg/v:SI 7 r7 [orig:152 sd ] [152])) 167 {*arm_movsi_insn} (nil))

(insn 289 298 292 41 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 2 r2 [orig:223 vsd.exponent ] [223])
        (sign_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])) [0 vsd.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 292 289 293 41 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 3 r3 [226])
        (ashift:SI (reg:SI 3 r3 [orig:225 vsd.sign ] [225])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 293 292 413 41 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 3 r3 [227])
        (plus:SI (mult:SI (reg:SI 2 r2 [orig:223 vsd.exponent ] [223])
                (const_int 8388608 [0x800000]))
            (reg:SI 3 r3 [226]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:223 vsd.exponent ] [223])
        (nil)))

(insn 413 293 297 41 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 0 r0 [orig:229 vsd.significand ] [229])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])
        (nil)))

(insn 297 413 299 41 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 0 r0)
        (plus:SI (lshiftrt:SI (reg:SI 0 r0 [orig:229 vsd.significand ] [229])
                (const_int 7 [0x7]))
            (reg:SI 3 r3 [227]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 3 r3 [227])
        (nil)))

(call_insn 299 297 404 41 arch/arm/vfp/vfpsingle.c:1131 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(jump_insn 404 299 405 41 arch/arm/vfp/vfpsingle.c:1132 (set (pc)
        (label_ref 354)) 242 {*arm_jump} (nil))
;; End of basic block 41 -> ( 46)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  46 [100.0%] 

(barrier 405 404 302)

;; Start of basic block ( 21) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	 14 [lr]

;; Pred edge  21 [29.0%] 
(code_label 302 405 303 42 201 ("vsm_nan") [1 uses])

(note 303 302 304 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(note 304 303 305 42 NOTE_INSN_DELETED)

(note 305 304 306 42 NOTE_INSN_DELETED)

(note 306 305 310 42 NOTE_INSN_DELETED)

(insn 310 306 307 42 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 3 r3)
        (reg/v:SI 6 r6 [orig:155 fpscr ] [155])) 167 {*arm_movsi_insn} (nil))

(insn 307 310 308 42 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 308 307 309 42 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 1 r1)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 309 308 311 42 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(call_insn 311 309 312 42 arch/arm/vfp/vfpsingle.c:1135 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 312 311 406 42 arch/arm/vfp/vfpsingle.c:1135 (set (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 406 312 407 42 arch/arm/vfp/vfpsingle.c:1136 (set (pc)
        (label_ref 287)) 242 {*arm_jump} (nil))
;; End of basic block 42 -> ( 41)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  41 [100.0%] 

(barrier 407 406 315)

;; Start of basic block ( 26 27) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	

;; Pred edge  26 [50.0%] 
;; Pred edge  27 [50.0%] 
(code_label 315 407 316 43 206 ("zero") [2 uses])

(note 316 315 317 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 317 316 319 43 arch/arm/vfp/vfpsingle.c:1139 (set (reg:SI 4 r4 [235])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn 319 317 321 43 arch/arm/vfp/vfpsingle.c:1139 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 vsd.exponent+0 S2 A64])
        (reg:HI 4 r4 [235])) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 321 319 408 43 arch/arm/vfp/vfpsingle.c:1140 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])
        (reg:SI 4 r4 [235])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(jump_insn 408 321 409 43 arch/arm/vfp/vfpsingle.c:1141 (set (pc)
        (label_ref 287)) 242 {*arm_jump} (nil))
;; End of basic block 43 -> ( 41)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  41 [100.0%] 

(barrier 409 408 328)

;; Start of basic block ( 23 25) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  23 [50.0%] 
;; Pred edge  25 [100.0%] 
(code_label 328 409 329 44 205 ("infinity") [2 uses])

(note 329 328 416 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 416 329 332 44 arch/arm/vfp/vfpsingle.c:1146 (set (reg:HI 3 r3)
        (const_int 255 [0xff])) 176 {*movhi_insn_arch4} (nil))

(insn 332 416 333 44 arch/arm/vfp/vfpsingle.c:1146 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 vsd.exponent+0 S2 A64])
        (reg:HI 3 r3)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 3 r3)
        (expr_list:REG_EQUAL (const_int 255 [0xff])
            (nil))))

(insn 333 332 334 44 arch/arm/vfp/vfpsingle.c:1147 (set (reg:SI 3 r3 [239])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn 334 333 410 44 arch/arm/vfp/vfpsingle.c:1147 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])
        (reg:SI 3 r3 [239])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [239])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(jump_insn 410 334 411 44 arch/arm/vfp/vfpsingle.c:1148 (set (pc)
        (label_ref 287)) 242 {*arm_jump} (nil))
;; End of basic block 44 -> ( 41)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  41 [100.0%] 

(barrier 411 410 337)

;; Start of basic block ( 22) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip]
;; live  kill	 14 [lr]

;; Pred edge  22 [29.0%] 
(code_label 337 411 338 45 202 "" [1 uses])

(note 338 337 341 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(note 341 338 348 45 NOTE_INSN_DELETED)

(note 348 341 349 45 NOTE_INSN_DELETED)

(note 349 348 339 45 NOTE_INSN_DELETED)

(insn 339 349 351 45 arch/arm/vfp/vfpsingle.c:1151 (set (reg/f:SI 3 r3 [240])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 351 339 353 45 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 1 r1)
        (reg/v:SI 7 r7 [orig:152 sd ] [152])) 167 {*arm_movsi_insn} (nil))

(insn 353 351 343 45 arch/arm/vfp/vfpsingle.c:1152 (set (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 343 353 340 45 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 12 ip [orig:244 vfp_single_default_qnan.sign ] [244])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 3 r3 [240])
                    (const_int 2 [0x2])) [0 vfp_single_default_qnan.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_EQUAL (zero_extend:SI (mem/s/j/c:HI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 2 [0x2]))) [0 vfp_single_default_qnan.sign+0 S2 A16]))
        (nil)))

(insn 340 343 347 45 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 2 r2 [orig:241 vfp_single_default_qnan.exponent ] [241])
        (sign_extend:SI (mem/s/j/c:HI (reg/f:SI 3 r3 [240]) [0 vfp_single_default_qnan.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (expr_list:REG_EQUAL (sign_extend:SI (mem/s/j/c:HI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 vfp_single_default_qnan.exponent+0 S2 A32]))
        (nil)))

(insn 347 340 344 45 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 0 r0 [orig:249 vfp_single_default_qnan.significand ] [249])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 3 r3 [240])
                (const_int 4 [0x4])) [0 vfp_single_default_qnan.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [240])
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 4 [0x4]))) [0 vfp_single_default_qnan.significand+0 S4 A32])
            (nil))))

(insn 344 347 345 45 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 3 r3 [245])
        (ashift:SI (reg:SI 12 ip [orig:244 vfp_single_default_qnan.sign ] [244])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 12 ip [orig:244 vfp_single_default_qnan.sign ] [244])
        (nil)))

(insn 345 344 350 45 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 3 r3 [246])
        (plus:SI (mult:SI (reg:SI 2 r2 [orig:241 vfp_single_default_qnan.exponent ] [241])
                (const_int 8388608 [0x800000]))
            (reg:SI 3 r3 [245]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:241 vfp_single_default_qnan.exponent ] [241])
        (nil)))

(insn 350 345 352 45 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 0 r0)
        (plus:SI (lshiftrt:SI (reg:SI 0 r0 [orig:249 vfp_single_default_qnan.significand ] [249])
                (const_int 7 [0x7]))
            (reg:SI 3 r3 [246]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 3 r3 [246])
        (nil)))

(call_insn 352 350 354 45 arch/arm/vfp/vfpsingle.c:1151 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 45 -> ( 46)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  46 [100.0%]  (fallthru)

;; Start of basic block ( 45 39 41) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  45 [100.0%]  (fallthru)
;; Pred edge  39 [100.0%] 
;; Pred edge  41 [100.0%] 
(code_label 354 352 355 46 213 "" [2 uses])

(note 355 354 360 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 360 355 366 46 arch/arm/vfp/vfpsingle.c:1153 (set (reg/i:SI 0 r0)
        (reg/v:SI 4 r4 [orig:147 exceptions ] [147])) 167 {*arm_movsi_insn} (nil))

(insn 366 360 432 46 arch/arm/vfp/vfpsingle.c:1153 (use (reg/i:SI 0 r0)) -1 (nil))

(note 432 366 433 46 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 433 432 434 46 arch/arm/vfp/vfpsingle.c:1153 (unspec_volatile [
            (return)
        ] 1) -1 (nil))
;; End of basic block 46 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 434 433 412)

(note 412 434 415 NOTE_INSN_DELETED)

(note 415 412 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_add (vfp_single_add)[0:173]

deferring rescan insn with uid = 22.
deferring rescan insn with uid = 134.
starting the processing of deferred insns
verify found no changes in insn with uid = 22.
verify found no changes in insn with uid = 134.
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 39 n_edges 55 count 74 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 39 n_edges 55 count 76 (  1.9)

**scanning insn=292
mems_found = 0, cannot_delete = true

**scanning insn=3
mems_found = 0, cannot_delete = true

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=9
  mem: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 4 [0x4]))
expanding: r4 into: r1
expanding: r1 into: NULL

   after cselib_expand address: (plus:SI (reg:SI 1 r1 [ vsn ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg:SI 1 r1 [ vsn ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=13
  mem: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 4 [0x4]))
expanding: r6 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=14
mems_found = 0, cannot_delete = true

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=20
mems_found = 0, cannot_delete = true

**scanning insn=21
mems_found = 0, cannot_delete = true

**scanning insn=22
  mem: (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>)

   after canon_rtx address: (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=25
  mem: (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])

   after canon_rtx address: (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
expanding: r4 into: NULL

   after cselib_expand address: (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])

   after canon_rtx address: (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=26
  mem: (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])

   after canon_rtx address: (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
expanding: r6 into: NULL

   after cselib_expand address: (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])

   after canon_rtx address: (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  varying cselib base=2 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=27
mems_found = 0, cannot_delete = true

**scanning insn=28
mems_found = 0, cannot_delete = true

**scanning insn=30
mems_found = 0, cannot_delete = true

**scanning insn=31
mems_found = 0, cannot_delete = true

**scanning insn=32
mems_found = 0, cannot_delete = true

**scanning insn=35
  mem: (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])

   after canon_rtx address: (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
expanding: r4 into: NULL

   after cselib_expand address: (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])

   after canon_rtx address: (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=36
mems_found = 0, cannot_delete = true

**scanning insn=37
mems_found = 0, cannot_delete = true

**scanning insn=39
  mem: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 4 [0x4]))
expanding: r4 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=40
mems_found = 0, cannot_delete = true

**scanning insn=41
mems_found = 0, cannot_delete = true

**scanning insn=43
mems_found = 0, cannot_delete = true

**scanning insn=261
mems_found = 0, cannot_delete = true

**scanning insn=49
mems_found = 0, cannot_delete = true

**scanning insn=254
mems_found = 0, cannot_delete = true

**scanning insn=60
  mem: (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])

   after canon_rtx address: (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
expanding: r6 into: NULL

   after cselib_expand address: (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])

   after canon_rtx address: (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=62
mems_found = 0, cannot_delete = true

**scanning insn=63
mems_found = 0, cannot_delete = true

**scanning insn=65
  mem: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 4 [0x4]))
expanding: r6 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=66
mems_found = 0, cannot_delete = true

**scanning insn=67
mems_found = 0, cannot_delete = true

**scanning insn=69
mems_found = 0, cannot_delete = true

**scanning insn=263
mems_found = 0, cannot_delete = true

**scanning insn=75
mems_found = 0, cannot_delete = true

**scanning insn=256
mems_found = 0, cannot_delete = true

**scanning insn=265
mems_found = 0, cannot_delete = true

**scanning insn=88
mems_found = 0, cannot_delete = true

**scanning insn=89
mems_found = 0, cannot_delete = true

**scanning insn=91
mems_found = 0, cannot_delete = true

**scanning insn=267
mems_found = 0, cannot_delete = true

**scanning insn=96
  mem: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 4 [0x4]))
expanding: r6 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=289
mems_found = 0, cannot_delete = true

**scanning insn=290
mems_found = 0, cannot_delete = false

**scanning insn=291
mems_found = 0, cannot_delete = false

**scanning insn=108
mems_found = 0, cannot_delete = true

**scanning insn=110
mems_found = 0, cannot_delete = true

**scanning insn=111
mems_found = 0, cannot_delete = true

**scanning insn=114
  mem: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 2 [0x2]))
expanding: r6 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 2 [0x2]))
  varying cselib base=1 offset = 2
 processing cselib load mem:(mem/s/j:HI (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
        (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=113
  mem: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 2 [0x2]))
expanding: r4 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 2 [0x2]))
  varying cselib base=2 offset = 2
 processing cselib load mem:(mem/s/j:HI (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
        (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=115
mems_found = 0, cannot_delete = true

**scanning insn=116
mems_found = 0, cannot_delete = true

**scanning insn=270
mems_found = 0, cannot_delete = true

**scanning insn=122
mems_found = 0, cannot_delete = true

**scanning insn=123
mems_found = 0, cannot_delete = true

**scanning insn=126
mems_found = 0, cannot_delete = true

**scanning insn=127
mems_found = 0, cannot_delete = true

**scanning insn=130
mems_found = 0, cannot_delete = true

**scanning insn=131
mems_found = 0, cannot_delete = true

**scanning insn=132
mems_found = 0, cannot_delete = true

**scanning insn=133
mems_found = 0, cannot_delete = true

**scanning insn=298
mems_found = 0, cannot_delete = true

**scanning insn=134
  mem: (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>)

   after canon_rtx address: (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>)
  gid=1 offset=0 
 processing const load gid=1[0..4)

**scanning insn=139
mems_found = 0, cannot_delete = true

**scanning insn=140
mems_found = 0, cannot_delete = true

**scanning insn=272
mems_found = 0, cannot_delete = true

**scanning insn=146
mems_found = 0, cannot_delete = true

**scanning insn=151
  mem: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 4 [0x4]))
expanding: r4 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
        (const_int 4 [0x4])) [0 S4 A32])
  mem: (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])

   after canon_rtx address: (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
expanding: r4 into: NULL

   after cselib_expand address: (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])

   after canon_rtx address: (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150]) [0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=152
  mem: (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])

   after canon_rtx address: (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
expanding: r5 into: NULL

   after cselib_expand address: (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])

   after canon_rtx address: (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  varying cselib base=2 offset = 0
 processing cselib store [0..4)
  mem: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 4 [0x4]))
expanding: r5 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 4 [0x4]))
  varying cselib base=2 offset = 4
 processing cselib store [4..8)
mems_found = 2, cannot_delete = false

**scanning insn=274
mems_found = 0, cannot_delete = true

**scanning insn=159
  mem: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 4 [0x4]))
expanding: r4 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
        (const_int 4 [0x4])) [0 S4 A32])
  mem: (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])

   after canon_rtx address: (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
expanding: r4 into: NULL

   after cselib_expand address: (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])

   after canon_rtx address: (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150]) [0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=160
  mem: (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])

   after canon_rtx address: (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
expanding: r5 into: NULL

   after cselib_expand address: (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])

   after canon_rtx address: (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  varying cselib base=2 offset = 0
 processing cselib store [0..4)
  mem: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 4 [0x4]))
expanding: r5 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 4 [0x4]))
  varying cselib base=2 offset = 4
 processing cselib store [4..8)
mems_found = 2, cannot_delete = false

**scanning insn=161
  mem: (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])

   after canon_rtx address: (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
expanding: r4 into: NULL

   after cselib_expand address: (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])

   after canon_rtx address: (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=162
  mem: (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])

   after canon_rtx address: (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
expanding: r6 into: NULL

   after cselib_expand address: (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])

   after canon_rtx address: (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  varying cselib base=3 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=165
  mem: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 4 [0x4]))
expanding: r6 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 4 [0x4]))
  varying cselib base=3 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=166
mems_found = 0, cannot_delete = true

**scanning insn=167
mems_found = 0, cannot_delete = true

**scanning insn=169
mems_found = 0, cannot_delete = true

**scanning insn=170
mems_found = 0, cannot_delete = true

**scanning insn=173
mems_found = 0, cannot_delete = true

**scanning insn=175
mems_found = 0, cannot_delete = true

**scanning insn=176
mems_found = 0, cannot_delete = true

**scanning insn=178
mems_found = 0, cannot_delete = true

**scanning insn=276
mems_found = 0, cannot_delete = true

**scanning insn=184
mems_found = 0, cannot_delete = true

**scanning insn=189
  mem: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 2 [0x2]))
expanding: r6 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 2 [0x2]))
  varying cselib base=1 offset = 2
 processing cselib load mem:(mem/s/j:HI (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
        (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=188
  mem: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 2 [0x2]))
expanding: r4 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 2 [0x2]))
  varying cselib base=2 offset = 2
 processing cselib load mem:(mem/s/j:HI (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
        (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=251
  mem: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 4 [0x4]))
expanding: r4 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 4 [0x4]))
  varying cselib base=2 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=190
mems_found = 0, cannot_delete = true

**scanning insn=191
mems_found = 0, cannot_delete = true

**scanning insn=194
mems_found = 0, cannot_delete = true

**scanning insn=195
mems_found = 0, cannot_delete = true

**scanning insn=196
mems_found = 0, cannot_delete = true

**scanning insn=198
  mem: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 2 [0x2]))
expanding: r5 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 2 [0x2]))
  varying cselib base=1 offset = 2
 processing cselib load mem:(mem/s/j:HI (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
        (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=203
mems_found = 0, cannot_delete = true

**scanning insn=200
mems_found = 0, cannot_delete = true

**scanning insn=201
mems_found = 0, cannot_delete = true

**scanning insn=202
  mem: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 2 [0x2]))
expanding: r5 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 2 [0x2]))
  varying cselib base=1 offset = 2
 processing cselib store [2..4)
mems_found = 1, cannot_delete = false

**scanning insn=278
mems_found = 0, cannot_delete = true

**scanning insn=209
mems_found = 0, cannot_delete = true

**scanning insn=211
mems_found = 0, cannot_delete = true

**scanning insn=285
mems_found = 0, cannot_delete = true

**scanning insn=286
mems_found = 0, cannot_delete = false

**scanning insn=287
mems_found = 0, cannot_delete = false

**scanning insn=223
  mem: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 2 [0x2]))
expanding: r5 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 2 [0x2]))
  varying cselib base=2 offset = 2
 processing cselib store [2..4)
mems_found = 1, cannot_delete = false

**scanning insn=280
mems_found = 0, cannot_delete = true

**scanning insn=229
mems_found = 0, cannot_delete = true

**scanning insn=233
mems_found = 0, cannot_delete = true

**scanning insn=232
  mem: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 4 [0x4]))
expanding: r5 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
mems_found = 1, cannot_delete = false

**scanning insn=240
mems_found = 0, cannot_delete = true

**scanning insn=246
mems_found = 0, cannot_delete = false

**scanning insn=295
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
group 1(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_add

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 8[r8] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={9d,8u} r1={13d,11u,1d} r2={15d,17u} r3={27d,28u} r4={4d,16u,1d} r5={2d,11u} r6={3d,13u,2d} r7={5d,8u} r8={1d,2u} r12={2d} r13={2d,41u} r14={2d,3u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={24d,24u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} 
;;    total ref usage 515{329d,182u,4e} in 117{115 regular + 2 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  def 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 292 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 292 7 293 2 arch/arm/vfp/vfpsingle.c:773 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 7 r7)
        (expr_list:REG_DEAD (reg:SI 6 r6)
            (expr_list:REG_DEAD (reg:SI 5 r5)
                (expr_list:REG_DEAD (reg:SI 4 r4)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -24 [0xffffffffffffffe8])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [0 S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [0 S4 A32])
                                    (reg:SI 6 r6))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [0 S4 A32])
                                    (reg:SI 7 r7))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 16 [0x10])) [0 S4 A32])
                                    (reg:SI 8 r8))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 20 [0x14])) [0 S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))

(note 293 292 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 293 3 2 NOTE_INSN_FUNCTION_BEG)

(insn 3 6 2 2 arch/arm/vfp/vfpsingle.c:773 (set (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
        (reg:SI 1 r1 [ vsn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ vsn ])
        (nil)))

(insn 2 3 4 2 arch/arm/vfp/vfpsingle.c:773 (set (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
        (reg:SI 0 r0 [ vsd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ vsd ])
        (nil)))

(insn 4 2 5 2 arch/arm/vfp/vfpsingle.c:773 (set (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
        (reg:SI 2 r2 [ vsm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ vsm ])
        (nil)))

(insn 5 4 9 2 arch/arm/vfp/vfpsingle.c:773 (set (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(insn 9 5 10 2 arch/arm/vfp/vfpsingle.c:776 (set (reg:SI 3 r3 [orig:153 <variable>.significand ] [153])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:776 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:153 <variable>.significand ] [153])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:153 <variable>.significand ] [153])
        (nil)))

(jump_insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:776 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 16)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  4 [0.0%] 
;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 14 3 arch/arm/vfp/vfpsingle.c:777 (set (reg:SI 3 r3 [orig:154 <variable>.significand ] [154])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(insn 14 13 15 3 arch/arm/vfp/vfpsingle.c:777 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:154 <variable>.significand ] [154])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:154 <variable>.significand ] [154])
        (nil)))

(jump_insn 15 14 16 3 arch/arm/vfp/vfpsingle.c:777 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 23)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  4 [0.0%]  (fallthru)
;; Succ edge  5 [100.0%] 

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%] 
;; Pred edge  3 [0.0%]  (fallthru)
(code_label 16 15 17 4 221 "" [1 uses])

(note 17 16 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 17 21 4 arch/arm/vfp/vfpsingle.c:778 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10d38bc0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10d38bc0>)
        (nil)))

(insn 21 20 22 4 arch/arm/vfp/vfpsingle.c:778 (set (reg:SI 1 r1)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(call_insn 22 21 23 4 arch/arm/vfp/vfpsingle.c:778 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  3 [100.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 23 22 24 5 222 "" [1 uses])

(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 5 arch/arm/vfp/vfpsingle.c:788 (set (reg:SI 2 r2 [orig:157 <variable>.exponent ] [157])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 26 25 27 5 arch/arm/vfp/vfpsingle.c:788 (set (reg:SI 3 r3 [orig:158 <variable>.exponent ] [158])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 27 26 28 5 arch/arm/vfp/vfpsingle.c:788 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:157 <variable>.exponent ] [157])
            (reg:SI 3 r3 [orig:158 <variable>.exponent ] [158]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:158 <variable>.exponent ] [158])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:157 <variable>.exponent ] [157])
            (nil))))

(jump_insn 28 27 29 5 arch/arm/vfp/vfpsingle.c:788 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 33)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 6 [r6]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 4 [r4] 6 [r6]
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 29 28 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 31 6 arch/arm/vfp/vfpsingle.c:788 (set (reg/v/f:SI 3 r3 [orig:133 vsn.817 ] [133])
        (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
        (nil)))

(insn 31 30 32 6 arch/arm/vfp/vfpsingle.c:790 (set (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
        (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
        (nil)))

(insn 32 31 33 6 arch/arm/vfp/vfpsingle.c:791 (set (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
        (reg/v/f:SI 3 r3 [orig:133 vsn.817 ] [133])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 3 r3 [orig:133 vsn.817 ] [133])
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 33 32 34 7 223 "" [1 uses])

(note 34 33 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 7 arch/arm/vfp/vfpsingle.c:798 (set (reg:SI 3 r3 [orig:159 <variable>.exponent ] [159])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 36 35 37 7 arch/arm/vfp/vfpsingle.c:798 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:159 <variable>.exponent ] [159])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:159 <variable>.exponent ] [159])
        (nil)))

(jump_insn 37 36 38 7 arch/arm/vfp/vfpsingle.c:798 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 155)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 7 -> ( 8 27)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  8 [28.0%]  (fallthru)
;; Succ edge  27 [72.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  7 [28.0%]  (fallthru)
(note 38 37 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 8 arch/arm/vfp/vfp.h:232 (set (reg:SI 3 r3 [orig:141 D.5899 ] [141])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 8 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:141 D.5899 ] [141])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 41 40 42 8 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2]
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 42 41 43 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 261 9 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 2 r2 [orig:139 tn ] [139])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 8 [0x8])
        (nil)))

(jump_insn 261 43 262 9 (set (pc)
        (label_ref 58)) 242 {*arm_jump} (nil))
;; End of basic block 9 -> ( 11)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  11 [100.0%] 

(barrier 262 261 46)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  8 [50.0%] 
(code_label 46 262 47 10 225 "" [1 uses])

(note 47 46 48 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 48 47 49 10 NOTE_INSN_DELETED)

(insn 49 48 254 10 arch/arm/vfp/vfp.h:234 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:141 D.5899 ] [141])
                (const_int 1 [0x1])
                (const_int 29 [0x1d]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:141 D.5899 ] [141])
        (nil)))

(insn 254 49 58 10 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 2 r2 [orig:139 tn ] [139])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))
;; End of basic block 10 -> ( 11)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%] 
(code_label 58 254 59 11 226 "" [1 uses])

(note 59 58 61 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 61 59 60 11 NOTE_INSN_DELETED)

(insn 60 61 62 11 arch/arm/vfp/vfp.h:231 (set (reg:SI 3 r3 [orig:143 D.5895 ] [143])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 62 60 63 11 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:143 D.5895 ] [143])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 63 62 64 11 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 11 -> ( 12 15)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  12 [28.0%]  (fallthru)
;; Succ edge  15 [72.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  11 [28.0%]  (fallthru)
(note 64 63 65 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 12 arch/arm/vfp/vfp.h:232 (set (reg:SI 3 r3 [orig:142 D.5896 ] [142])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 12 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:142 D.5896 ] [142])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 67 66 68 12 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 72)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  14 [50.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  12 [50.0%]  (fallthru)
(note 68 67 69 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 69 68 263 13 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 3 r3 [orig:140 tm ] [140])
        (plus:SI (reg/v:SI 3 r3 [orig:140 tm ] [140])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const_int 8 [0x8])
        (nil)))

(jump_insn 263 69 264 13 (set (pc)
        (label_ref 106)) 242 {*arm_jump} (nil))
;; End of basic block 13 -> ( 18)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  18 [100.0%] 

(barrier 264 263 72)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  12 [50.0%] 
(code_label 72 264 73 14 229 "" [1 uses])

(note 73 72 74 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note 74 73 75 14 NOTE_INSN_DELETED)

(insn 75 74 256 14 arch/arm/vfp/vfp.h:234 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:142 D.5896 ] [142])
                (const_int 1 [0x1])
                (const_int 29 [0x1d]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:142 D.5896 ] [142])
        (nil)))

(insn 256 75 265 14 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 3 r3 [orig:140 tm ] [140])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(jump_insn 265 256 266 14 (set (pc)
        (label_ref 106)) 242 {*arm_jump} (nil))
;; End of basic block 14 -> ( 18)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  18 [100.0%] 

(barrier 266 265 86)

;; Start of basic block ( 11) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  11 [72.0%] 
(code_label 86 266 87 15 228 "" [1 uses])

(note 87 86 88 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 15 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:143 D.5895 ] [143])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:143 D.5895 ] [143])
        (nil)))

(jump_insn 89 88 90 15 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 15 -> ( 17 16)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  17 [50.0%] 
;; Succ edge  16 [50.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  15 [50.0%]  (fallthru)
(note 90 89 91 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 267 16 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 3 r3 [orig:140 tm ] [140])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(jump_insn 267 91 268 16 (set (pc)
        (label_ref 106)) 242 {*arm_jump} (nil))
;; End of basic block 16 -> ( 18)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  18 [100.0%] 

(barrier 268 267 94)

;; Start of basic block ( 15) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  15 [50.0%] 
(code_label 94 268 95 17 232 "" [1 uses])

(note 95 94 97 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note 97 95 96 17 NOTE_INSN_DELETED)

(insn 96 97 289 17 arch/arm/vfp/vfp.h:239 (set (reg:SI 3 r3 [orig:163 <variable>.significand ] [163])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(insn 289 96 290 17 arch/arm/vfp/vfp.h:242 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:163 <variable>.significand ] [163])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 290 289 291 17 arch/arm/vfp/vfp.h:242 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 3 r3 [orig:140 tm ] [140])
            (const_int 3 [0x3]))) 2345 {neon_vornv2di+78} (nil))

(insn 291 290 106 17 arch/arm/vfp/vfp.h:242 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 3 r3 [orig:140 tm ] [140])
            (const_int 5 [0x5]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 17 -> ( 18)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 17 14 13 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%] 
;; Pred edge  13 [100.0%] 
;; Pred edge  16 [100.0%] 
(code_label 106 291 107 18 230 "" [3 uses])

(note 107 106 109 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note 109 107 108 18 NOTE_INSN_DELETED)

(insn 108 109 110 18 arch/arm/vfp/vfpsingle.c:739 (set (reg:SI 2 r2 [orig:137 D.5906 ] [137])
        (and:SI (reg/v:SI 2 r2 [orig:139 tn ] [139])
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (nil))

(insn 110 108 111 18 arch/arm/vfp/vfpsingle.c:739 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 3 r3 [orig:140 tm ] [140])
                        (reg:SI 2 r2 [orig:137 D.5906 ] [137]))
                    (const_int 0 [0x0])))
            (clobber (scratch:SI))
        ]) 70 {*andsi3_compare0_scratch} (nil))

(jump_insn 111 110 112 18 arch/arm/vfp/vfpsingle.c:739 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 18 -> ( 19 21)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  19 [50.0%]  (fallthru)
;; Succ edge  21 [50.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  18 [50.0%]  (fallthru)
(note 112 111 114 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 114 112 113 19 arch/arm/vfp/vfpsingle.c:743 (set (reg:SI 3 r3 [orig:166 <variable>.sign ] [166])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 113 114 115 19 arch/arm/vfp/vfpsingle.c:743 (set (reg:SI 2 r2 [orig:165 <variable>.sign ] [165])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 115 113 116 19 arch/arm/vfp/vfpsingle.c:743 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:165 <variable>.sign ] [165])
            (reg:SI 3 r3 [orig:166 <variable>.sign ] [166]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:166 <variable>.sign ] [166])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:165 <variable>.sign ] [165])
            (nil))))

(jump_insn 116 115 269 19 arch/arm/vfp/vfpsingle.c:743 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 137)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 19 -> ( 24 20)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  24 [72.0%] 
;; Succ edge  20 [28.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  19 [28.0%]  (fallthru)
(note 269 116 270 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(jump_insn 270 269 271 20 (set (pc)
        (label_ref 144)) 242 {*arm_jump} (nil))
;; End of basic block 20 -> ( 25)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  25 [100.0%] 

(barrier 271 270 120)

;; Start of basic block ( 18) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  18 [50.0%] 
(code_label 120 271 121 21 234 "" [1 uses])

(note 121 120 122 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 21 arch/arm/vfp/vfpsingle.c:755 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:137 D.5906 ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:137 D.5906 ] [137])
        (nil)))

(jump_insn 123 122 124 21 arch/arm/vfp/vfpsingle.c:755 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 128)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 21 -> ( 22 23)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  22 [71.0%]  (fallthru)
;; Succ edge  23 [29.0%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  21 [71.0%]  (fallthru)
(note 124 123 125 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(note 125 124 126 22 NOTE_INSN_DELETED)

(insn 126 125 127 22 arch/arm/vfp/vfpsingle.c:755 discrim 1 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 3 r3 [orig:140 tm ] [140])
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:140 tm ] [140])
        (nil)))

(jump_insn 127 126 128 22 arch/arm/vfp/vfpsingle.c:755 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 144)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 22 -> ( 25 23)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  25 [50.0%] 
;; Succ edge  23 [50.0%]  (fallthru)

;; Start of basic block ( 21 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  21 [29.0%] 
;; Pred edge  22 [50.0%]  (fallthru)
(code_label 128 127 129 23 237 "" [1 uses])

(note 129 128 130 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 23 arch/arm/vfp/vfpsingle.c:764 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])) 167 {*arm_movsi_insn} (nil))

(insn 131 130 132 23 arch/arm/vfp/vfpsingle.c:764 (set (reg:SI 1 r1)
        (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])) 167 {*arm_movsi_insn} (nil))

(insn 132 131 133 23 arch/arm/vfp/vfpsingle.c:764 (set (reg:SI 2 r2)
        (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])) 167 {*arm_movsi_insn} (nil))

(insn 133 132 297 23 arch/arm/vfp/vfpsingle.c:764 (set (reg:SI 3 r3)
        (reg/v:SI 7 r7 [orig:152 fpscr ] [152])) 167 {*arm_movsi_insn} (nil))

(note 297 133 298 23 NOTE_INSN_EPILOGUE_BEG)

(insn 298 297 134 23 arch/arm/vfp/vfpsingle.c:832 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) -1 (nil))

(call_insn/j 134 298 135 23 arch/arm/vfp/vfpsingle.c:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 23 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 135 134 137)

;; Start of basic block ( 19) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 4 [r4]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 4 [r4]
;; live  kill	

;; Pred edge  19 [72.0%] 
(code_label 137 135 138 24 235 "" [1 uses])

(note 138 137 139 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 139 138 140 24 arch/arm/vfp/vfpsingle.c:747 (set (reg/v:SI 3 r3 [orig:138 exceptions ] [138])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 140 139 272 24 arch/arm/vfp/vfpsingle.c:748 (set (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(jump_insn 272 140 273 24 (set (pc)
        (label_ref 147)) 242 {*arm_jump} (nil))
;; End of basic block 24 -> ( 26)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  26 [100.0%] 

(barrier 273 272 144)

;; Start of basic block ( 22 20) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  22 [50.0%] 
;; Pred edge  20 [100.0%] 
(code_label 144 273 145 25 236 "" [2 uses])

(note 145 144 146 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 146 145 147 25 arch/arm/vfp/vfpsingle.c:733 (set (reg/v:SI 3 r3 [orig:138 exceptions ] [138])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 25 -> ( 26)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 25 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%] 
(code_label 147 146 148 26 238 "" [1 uses])

(note 148 147 151 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 151 148 152 26 arch/arm/vfp/vfpsingle.c:766 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (nil))

(insn 152 151 274 26 arch/arm/vfp/vfpsingle.c:766 (parallel [
            (set (mem/s:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149]) [0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil))))

(jump_insn 274 152 275 26 (set (pc)
        (label_ref 234)) 242 {*arm_jump} (nil))
;; End of basic block 26 -> ( 38)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  38 [100.0%] 

(barrier 275 274 155)

;; Start of basic block ( 7) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  7 [72.0%] 
(code_label 155 275 156 27 224 "" [1 uses])

(note 156 155 163 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(note 163 156 159 27 NOTE_INSN_DELETED)

(insn 159 163 160 27 arch/arm/vfp/vfpsingle.c:806 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (nil))

(insn 160 159 161 27 arch/arm/vfp/vfpsingle.c:806 (parallel [
            (set (mem/s:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149]) [0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil))))

(insn 161 160 162 27 arch/arm/vfp/vfpsingle.c:811 (set (reg:SI 1 r1 [orig:173 <variable>.exponent ] [173])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 162 161 165 27 arch/arm/vfp/vfpsingle.c:811 (set (reg:SI 2 r2 [orig:174 <variable>.exponent ] [174])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 165 162 166 27 arch/arm/vfp/vfpsingle.c:812 (set (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 166 165 167 27 arch/arm/vfp/vfp.h:14 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (minus:SI (reg:SI 1 r1 [orig:173 <variable>.exponent ] [173])
                        (reg:SI 2 r2 [orig:174 <variable>.exponent ] [174]))
                    (const_int 0 [0x0])))
            (set (reg:SI 2 r2 [orig:147 D.4899 ] [147])
                (minus:SI (reg:SI 1 r1 [orig:173 <variable>.exponent ] [173])
                    (reg:SI 2 r2 [orig:174 <variable>.exponent ] [174])))
        ]) 29 {*subsi3_compare0} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:173 <variable>.exponent ] [173])
        (nil)))

(jump_insn 167 166 168 27 arch/arm/vfp/vfp.h:14 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 186)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 27 -> ( 28 31)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  28 [50.0%]  (fallthru)
;; Succ edge  31 [50.0%] 

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  27 [50.0%]  (fallthru)
(note 168 167 169 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 170 28 arch/arm/vfp/vfp.h:15 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:147 D.4899 ] [147])
            (const_int 31 [0x1f]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 170 169 171 28 arch/arm/vfp/vfp.h:15 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 181)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  29 [50.0%]  (fallthru)
;; Succ edge  30 [50.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 3 [r3] 24 [cc]
;; live  kill	 1 [r1]

;; Pred edge  28 [50.0%]  (fallthru)
(note 171 170 172 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(note 172 171 174 29 NOTE_INSN_DELETED)

(note 174 172 173 29 NOTE_INSN_DELETED)

(insn 173 174 175 29 arch/arm/vfp/vfp.h:16 (set (reg:SI 1 r1 [175])
        (minus:SI (const_int 32 [0x20])
            (reg:SI 2 r2 [orig:147 D.4899 ] [147]))) 28 {*arm_subsi3_insn} (nil))

(insn 175 173 176 29 arch/arm/vfp/vfp.h:16 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ashift:SI (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])
                        (reg:SI 1 r1 [175]))
                    (const_int 0 [0x0])))
            (clobber (reg:SI 1 r1))
        ]) 119 {*shiftsi3_compare0_scratch} (expr_list:REG_DEAD (reg:SI 1 r1 [175])
        (expr_list:REG_UNUSED (reg:SI 1 r1)
            (nil))))

(insn 176 175 178 29 arch/arm/vfp/vfp.h:16 (set (reg:SI 1 r1 [177])
        (ne:SI (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(insn 178 176 276 29 arch/arm/vfp/vfp.h:16 (set (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])
        (ior:SI (lshiftrt:SI (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])
                (reg:SI 2 r2 [orig:147 D.4899 ] [147]))
            (reg:SI 1 r1 [177]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:147 D.4899 ] [147])
        (expr_list:REG_DEAD (reg:SI 1 r1 [177])
            (nil))))

(jump_insn 276 178 277 29 (set (pc)
        (label_ref 186)) 242 {*arm_jump} (nil))
;; End of basic block 29 -> ( 31)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  31 [100.0%] 

(barrier 277 276 181)

;; Start of basic block ( 28) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  28 [50.0%] 
(code_label 181 277 182 30 241 "" [1 uses])

(note 182 181 183 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(note 183 182 184 30 NOTE_INSN_DELETED)

(insn 184 183 186 30 arch/arm/vfp/vfp.h:18 (parallel [
            (set (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])
                (ne:SI (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])
                    (const_int 0 [0x0])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))
;; End of basic block 30 -> ( 31)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 27 30 29) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  27 [50.0%] 
;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%] 
(code_label 186 184 187 31 240 "" [2 uses])

(note 187 186 189 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 189 187 188 31 arch/arm/vfp/vfpsingle.c:817 (set (reg:SI 1 r1 [orig:180 <variable>.sign ] [180])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 188 189 251 31 arch/arm/vfp/vfpsingle.c:817 (set (reg:SI 0 r0 [orig:179 <variable>.sign ] [179])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 251 188 190 31 (set (reg:SI 2 r2 [orig:189 <variable>.significand ] [189])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 190 251 191 31 arch/arm/vfp/vfpsingle.c:817 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:179 <variable>.sign ] [179])
            (reg:SI 1 r1 [orig:180 <variable>.sign ] [180]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:180 <variable>.sign ] [180])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:179 <variable>.sign ] [179])
            (nil))))

(jump_insn 191 190 192 31 arch/arm/vfp/vfpsingle.c:817 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 226)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 31 -> ( 32 36)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  32 [72.0%]  (fallthru)
;; Succ edge  36 [28.0%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  31 [72.0%]  (fallthru)
(note 192 191 194 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 194 192 195 32 arch/arm/vfp/vfpsingle.c:818 (set (reg/v:SI 2 r2 [orig:144 m_sig ] [144])
        (minus:SI (reg:SI 2 r2 [orig:189 <variable>.significand ] [189])
            (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])
        (nil)))

(insn 195 194 196 32 arch/arm/vfp/vfpsingle.c:819 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:144 m_sig ] [144])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 196 195 197 32 arch/arm/vfp/vfpsingle.c:819 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 206)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
        (nil)))
;; End of basic block 32 -> ( 33 34)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr] 24 [cc]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr] 24 [cc]


;; Succ edge  33 [27.0%]  (fallthru)
;; Succ edge  34 [73.0%] 

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  32 [27.0%]  (fallthru)
(note 197 196 198 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 198 197 203 33 arch/arm/vfp/vfpsingle.c:820 (set (reg:SI 1 r1 [orig:183 <variable>.sign ] [183])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 203 198 200 33 arch/arm/vfp/vfpsingle.c:821 (set (reg/v:SI 2 r2 [orig:144 m_sig ] [144])
        (neg:SI (reg/v:SI 2 r2 [orig:144 m_sig ] [144]))) 127 {*arm_negsi2} (nil))

(insn 200 203 201 33 arch/arm/vfp/vfpsingle.c:820 (set (reg:SI 3 r3 [185])
        (const_int -32768 [0xffffffffffff8000])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int -32768 [0xffffffffffff8000])
        (nil)))

(insn 201 200 202 33 arch/arm/vfp/vfpsingle.c:820 (set (reg:SI 3 r3 [184])
        (xor:SI (reg:SI 1 r1 [orig:183 <variable>.sign ] [183])
            (reg:SI 3 r3 [185]))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:183 <variable>.sign ] [183])
        (expr_list:REG_EQUAL (xor:SI (reg:SI 1 r1 [orig:183 <variable>.sign ] [183])
                (const_int -32768 [0xffffffffffff8000]))
            (nil))))

(insn 202 201 278 33 arch/arm/vfp/vfpsingle.c:820 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (reg:HI 3 r3 [184])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 3 r3 [184])
        (nil)))

(jump_insn 278 202 279 33 (set (pc)
        (label_ref 230)) 242 {*arm_jump} (nil))
;; End of basic block 33 -> ( 37)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  37 [100.0%] 

(barrier 279 278 206)

;; Start of basic block ( 32) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr] 24 [cc]
;; lr  use 	 13 [sp] 24 [cc]
;; lr  def 	
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr] 24 [cc]
;; live  gen 	
;; live  kill	

;; Pred edge  32 [73.0%] 
(code_label 206 279 207 34 243 "" [1 uses])

(note 207 206 209 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(jump_insn 209 207 210 34 arch/arm/vfp/vfpsingle.c:822 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 230)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 34 -> ( 35 37)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  35 [50.0%]  (fallthru)
;; Succ edge  37 [50.0%] 

;; Start of basic block ( 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 7 [r7] 13 [sp]
;; lr  def 	 7 [r7] 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 7 [r7] 24 [cc]
;; live  kill	

;; Pred edge  34 [50.0%]  (fallthru)
(note 210 209 212 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(note 212 210 211 35 NOTE_INSN_DELETED)

(insn 211 212 285 35 arch/arm/vfp/vfpsingle.c:823 (set (reg:SI 7 r7 [186])
        (and:SI (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
            (const_int 12582912 [0xc00000]))) 67 {*arm_andsi3_insn} (nil))

(insn 285 211 286 35 arch/arm/vfp/vfpsingle.c:823 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 7 r7 [186])
            (const_int 8388608 [0x800000]))) 219 {*arm_cmpsi_insn} (nil))

(insn 286 285 287 35 arch/arm/vfp/vfpsingle.c:823 discrim 2 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 7 r7 [orig:146 iftmp.142 ] [146])
            (const_int 32768 [0x8000]))) 2345 {neon_vornv2di+78} (nil))

(insn 287 286 223 35 arch/arm/vfp/vfpsingle.c:823 discrim 2 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 7 r7 [orig:146 iftmp.142 ] [146])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 223 287 280 35 arch/arm/vfp/vfpsingle.c:823 discrim 3 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (reg:HI 7 r7 [orig:146 iftmp.142 ] [146])) 176 {*movhi_insn_arch4} (nil))

(jump_insn 280 223 281 35 (set (pc)
        (label_ref 230)) 242 {*arm_jump} (nil))
;; End of basic block 35 -> ( 37)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  37 [100.0%] 

(barrier 281 280 226)

;; Start of basic block ( 31) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2]
;; live  kill	

;; Pred edge  31 [28.0%] 
(code_label 226 281 227 36 242 "" [1 uses])

(note 227 226 229 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 229 227 230 36 arch/arm/vfp/vfpsingle.c:827 (set (reg/v:SI 2 r2 [orig:144 m_sig ] [144])
        (plus:SI (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])
            (reg:SI 2 r2 [orig:189 <variable>.significand ] [189]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])
        (nil)))
;; End of basic block 36 -> ( 37)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  37 [100.0%]  (fallthru)

;; Start of basic block ( 34 36 33 35) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  34 [50.0%] 
;; Pred edge  36 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%] 
;; Pred edge  35 [100.0%] 
(code_label 230 229 231 37 244 "" [3 uses])

(note 231 230 233 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 233 231 232 37 arch/arm/vfp/vfpsingle.c:831 (set (reg/v:SI 3 r3 [orig:138 exceptions ] [138])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 232 233 234 37 arch/arm/vfp/vfpsingle.c:829 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg/v:SI 2 r2 [orig:144 m_sig ] [144])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:144 m_sig ] [144])
        (nil)))
;; End of basic block 37 -> ( 38)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 37 26) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  37 [100.0%]  (fallthru)
;; Pred edge  26 [100.0%] 
(code_label 234 232 235 38 239 "" [1 uses])

(note 235 234 240 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 240 235 246 38 arch/arm/vfp/vfpsingle.c:832 (set (reg/i:SI 0 r0)
        (reg/v:SI 3 r3 [orig:138 exceptions ] [138])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:138 exceptions ] [138])
        (nil)))

(insn 246 240 294 38 arch/arm/vfp/vfpsingle.c:832 (use (reg/i:SI 0 r0)) -1 (nil))

(note 294 246 295 38 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 295 294 296 38 arch/arm/vfp/vfpsingle.c:832 (return) -1 (nil))
;; End of basic block 38 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 296 295 283)

(note 283 296 284 NOTE_INSN_DELETED)

(note 284 283 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_multiply_accumulate (vfp_single_multiply_accumulate)[0:175]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 27 count 34 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 27 count 36 (  1.9)

**scanning insn=193
mems_found = 0, cannot_delete = true

**scanning insn=194
mems_found = 0, cannot_delete = true

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=6
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 56 [0x38]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 56 [0x38]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 56 [0x38]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 56 [0x38]))
  varying cselib base=3778 offset = 56
 processing cselib load mem:(mem/c/i:SI (plus:SI (reg/f:SI 13 sp)
        (const_int 56 [0x38])) [0 negate+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=12
  mem: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=20
mems_found = 0, cannot_delete = true

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=22
mems_found = 0, cannot_delete = true

**scanning insn=35
mems_found = 0, cannot_delete = true

**scanning insn=16
mems_found = 0, cannot_delete = true

**scanning insn=17
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))
  varying cselib base=7 offset = 10
 processing cselib store [10..12)
mems_found = 1, cannot_delete = false

**scanning insn=21
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))
  varying cselib base=7 offset = 8
 processing cselib store [8..10)
    trying store in insn=17 gid=-1[10..12)
mems_found = 1, cannot_delete = false

**scanning insn=23
mems_found = 0, cannot_delete = true

**scanning insn=36
mems_found = 0, cannot_delete = true

**scanning insn=38
mems_found = 0, cannot_delete = true

**scanning insn=42
mems_found = 0, cannot_delete = true

**scanning insn=41
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))
  varying cselib base=2 offset = 12
 processing cselib store [12..16)
mems_found = 1, cannot_delete = false

**scanning insn=43
mems_found = 0, cannot_delete = true

**scanning insn=45
mems_found = 0, cannot_delete = true

**scanning insn=46
mems_found = 0, cannot_delete = true

**scanning insn=49
mems_found = 0, cannot_delete = true

**scanning insn=50
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=1 offset=0 
 processing const load gid=1[0..4)

**scanning insn=59
mems_found = 0, cannot_delete = true

**scanning insn=61
mems_found = 0, cannot_delete = true

**scanning insn=74
mems_found = 0, cannot_delete = true

**scanning insn=54
mems_found = 0, cannot_delete = true

**scanning insn=60
  mem: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)

   after cselib_expand address: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)
  varying cselib base=2 offset = 0
 processing cselib store [0..2)
mems_found = 1, cannot_delete = false

**scanning insn=62
mems_found = 0, cannot_delete = true

**scanning insn=55
mems_found = 0, cannot_delete = true

**scanning insn=56
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))
  varying cselib base=2 offset = 2
 processing cselib store [2..4)
    trying store in insn=60 gid=-1[0..2)
mems_found = 1, cannot_delete = false

**scanning insn=75
mems_found = 0, cannot_delete = true

**scanning insn=77
mems_found = 0, cannot_delete = true

**scanning insn=81
mems_found = 0, cannot_delete = true

**scanning insn=80
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))
  varying cselib base=2 offset = 4
 processing cselib store [4..8)
mems_found = 1, cannot_delete = false

**scanning insn=82
mems_found = 0, cannot_delete = true

**scanning insn=84
mems_found = 0, cannot_delete = true

**scanning insn=85
mems_found = 0, cannot_delete = true

**scanning insn=88
mems_found = 0, cannot_delete = true

**scanning insn=89
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=1 offset=0 
 processing const load gid=1[0..4)

**scanning insn=95
mems_found = 0, cannot_delete = true

**scanning insn=96
mems_found = 0, cannot_delete = true

**scanning insn=97
mems_found = 0, cannot_delete = true

**scanning insn=98
mems_found = 0, cannot_delete = true

**scanning insn=99
  mem: (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>)
  gid=2 offset=0 
 processing const load gid=2[0..4)

**scanning insn=100
mems_found = 0, cannot_delete = true

**scanning insn=102
mems_found = 0, cannot_delete = true

**scanning insn=103
mems_found = 0, cannot_delete = true

**scanning insn=105
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))
  varying cselib base=1 offset = 18
 processing cselib load mem:(mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
        (const_int 18 [0x12])) [0 vsp.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=107
mems_found = 0, cannot_delete = true

**scanning insn=108
mems_found = 0, cannot_delete = true

**scanning insn=109
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))
  varying cselib base=1 offset = 18
 processing cselib store [18..20)
mems_found = 1, cannot_delete = false

**scanning insn=112
mems_found = 0, cannot_delete = true

**scanning insn=113
  mem: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=122
mems_found = 0, cannot_delete = true

**scanning insn=189
mems_found = 0, cannot_delete = true

**scanning insn=190
mems_found = 0, cannot_delete = false

**scanning insn=191
mems_found = 0, cannot_delete = false

**scanning insn=137
mems_found = 0, cannot_delete = true

**scanning insn=124
mems_found = 0, cannot_delete = true

**scanning insn=119
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))
  varying cselib base=4 offset = 10
 processing cselib store [10..12)
mems_found = 1, cannot_delete = false

**scanning insn=123
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))
  varying cselib base=4 offset = 8
 processing cselib store [8..10)
    trying store in insn=119 gid=-1[10..12)
mems_found = 1, cannot_delete = false

**scanning insn=125
mems_found = 0, cannot_delete = true

**scanning insn=138
mems_found = 0, cannot_delete = true

**scanning insn=140
mems_found = 0, cannot_delete = true

**scanning insn=145
mems_found = 0, cannot_delete = true

**scanning insn=143
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))
  varying cselib base=2 offset = 12
 processing cselib store [12..16)
mems_found = 1, cannot_delete = false

**scanning insn=146
mems_found = 0, cannot_delete = true

**scanning insn=148
mems_found = 0, cannot_delete = true

**scanning insn=149
mems_found = 0, cannot_delete = true

**scanning insn=150
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))
  varying cselib base=2 offset = 10
 processing cselib store [10..12)
mems_found = 1, cannot_delete = false

**scanning insn=153
mems_found = 0, cannot_delete = true

**scanning insn=157
mems_found = 0, cannot_delete = true

**scanning insn=158
mems_found = 0, cannot_delete = true

**scanning insn=159
mems_found = 0, cannot_delete = true

**scanning insn=156
mems_found = 0, cannot_delete = true

**scanning insn=160
  mem: (symbol_ref:SI ("vfp_single_add") [flags 0x3] <function_decl 0x10b12280 vfp_single_add>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_add") [flags 0x3] <function_decl 0x10b12280 vfp_single_add>)
  gid=3 offset=0 
 processing const load gid=3[0..4)

**scanning insn=165
mems_found = 0, cannot_delete = true

**scanning insn=166
mems_found = 0, cannot_delete = true

**scanning insn=163
mems_found = 0, cannot_delete = true

**scanning insn=164
mems_found = 0, cannot_delete = true

**scanning insn=168
  mem: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)

   after canon_rtx address: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)
  gid=4 offset=0 
 processing const load gid=4[0..4)

**scanning insn=180
mems_found = 0, cannot_delete = false

**scanning insn=197
mems_found = 0, cannot_delete = true
group 0(0+0): n  p 
group 1(0+0): n  p 
group 2(0+0): n  p 
group 3(0+0): n  p 
group 4(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_multiply_accumulate

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={21d,25u} r1={11d,4u} r2={18d,16u,2d} r3={19d,18u} r4={2d,5u} r5={2d,4u} r6={3d,6u} r7={5d,8u} r12={7d} r13={3d,49u,2d} r14={8d,2u} r15={7d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={17d,11u} r25={2d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={7d} r37={7d} r38={7d} r39={7d} r40={7d} r41={7d} r42={7d} r43={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={7d} r101={7d} r102={7d} r103={7d} r104={7d} r105={7d} r106={7d} r107={7d} r108={7d} r109={7d} r110={7d} r111={7d} r112={7d} r113={7d} r114={7d} r115={7d} r116={7d} r117={7d} r118={7d} r119={7d} r120={7d} r121={7d} r122={7d} r123={7d} r124={7d} r125={7d} r126={7d} r127={7d} 
;;    total ref usage 1040{886d,148u,6e} in 86{79 regular + 7 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 9 1 193 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 193 9 194 2 arch/arm/vfp/vfpsingle.c:896 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 7 r7)
            (expr_list:REG_DEAD (reg:SI 6 r6)
                (expr_list:REG_DEAD (reg:SI 5 r5)
                    (expr_list:REG_DEAD (reg:SI 4 r4)
                        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                    (set/f (reg/f:SI 13 sp)
                                        (plus:SI (reg/f:SI 13 sp)
                                            (const_int -20 [0xffffffffffffffec])))
                                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                        (reg:SI 4 r4))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 4 [0x4])) [0 S4 A32])
                                        (reg:SI 5 r5))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 8 [0x8])) [0 S4 A32])
                                        (reg:SI 6 r6))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 12 [0xc])) [0 S4 A32])
                                        (reg:SI 7 r7))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 16 [0x10])) [0 S4 A32])
                                        (reg:SI 14 lr))
                                ])
                            (nil))))))))

(insn/f 194 193 195 2 arch/arm/vfp/vfpsingle.c:896 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -36 [0xffffffffffffffdc]))) -1 (nil))

(note 195 194 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 195 8 2 NOTE_INSN_DELETED)

(note 8 3 18 2 NOTE_INSN_FUNCTION_BEG)

(note 18 8 19 2 NOTE_INSN_DELETED)

(note 19 18 24 2 NOTE_INSN_DELETED)

(note 24 19 25 2 NOTE_INSN_DELETED)

(note 25 24 26 2 NOTE_INSN_DELETED)

(note 26 25 29 2 NOTE_INSN_DELETED)

(note 29 26 30 2 NOTE_INSN_DELETED)

(note 30 29 32 2 NOTE_INSN_DELETED)

(note 32 30 33 2 NOTE_INSN_DELETED)

(note 33 32 34 2 NOTE_INSN_DELETED)

(note 34 33 2 2 NOTE_INSN_DELETED)

(insn 2 34 11 2 arch/arm/vfp/vfpsingle.c:896 (set (reg/v:SI 5 r5 [orig:149 sd ] [149])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 11 2 4 2 arch/arm/vfp/vfpsingle.c:901 (set (reg:SI 0 r0)
        (reg:SI 1 r1 [ sn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ sn ])
        (nil)))

(insn 4 11 5 2 arch/arm/vfp/vfpsingle.c:896 (set (reg/v:SI 7 r7 [orig:151 m ] [151])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:896 (set (reg/v:SI 4 r4 [orig:152 fpscr ] [152])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(insn 6 5 12 2 arch/arm/vfp/vfpsingle.c:896 (set (reg/v:SI 6 r6 [orig:153 negate ] [153])
        (mem/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 56 [0x38])) [0 negate+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 56 [0x38])) [0 negate+0 S4 A32])
        (nil)))

(call_insn 12 6 20 2 arch/arm/vfp/vfpsingle.c:901 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 20 12 15 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 3 r3 [orig:142 D.5926 ] [142])
        (zero_extract:SI (reg/v:SI 0 r0 [orig:144 v ] [144])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn 15 20 22 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 2 r2 [155])
        (and:SI (reg/v:SI 0 r0 [orig:144 v ] [144])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 22 15 35 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 0 r0 [159])
        (ashift:SI (reg/v:SI 0 r0 [orig:144 v ] [144])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(insn 35 22 16 2 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 3 r3 [orig:142 D.5926 ] [142])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 3 r3 [orig:142 D.5926 ] [142])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn 16 35 17 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 2 r2 [156])
        (lshiftrt:SI (reg:SI 2 r2 [155])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 17 16 21 2 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 10 [0xa])) [0 vsn.sign+0 S2 A16])
        (reg:HI 2 r2 [156])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 2 r2 [156])
        (nil)))

(insn 21 17 23 2 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 vsn.exponent+0 S2 A64])
        (reg:HI 3 r3 [orig:142 D.5926 ] [142])) 176 {*movhi_insn_arch4} (nil))

(insn 23 21 36 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 0 r0 [orig:143 significand ] [143])
        (lshiftrt:SI (reg:SI 0 r0 [159])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(jump_insn 36 23 37 2 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC_DNE 24 cc)
                (const_int 0 [0x0]))
            (label_ref 39)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 37 36 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 3 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 0 r0 [orig:143 significand ] [143])
        (ior:SI (reg/v:SI 0 r0 [orig:143 significand ] [143])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 39 38 40 4 251 "" [1 uses])

(note 40 39 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 42 40 41 4 arch/arm/vfp/vfpsingle.c:904 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:142 D.5926 ] [142])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:142 D.5926 ] [142])
        (nil)))

(insn 41 42 43 4 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 0 r0 [orig:143 significand ] [143])) 167 {*arm_movsi_insn} (nil))

(jump_insn 43 41 44 4 arch/arm/vfp/vfpsingle.c:904 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 7)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 44 43 45 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 5 arch/arm/vfp/vfpsingle.c:904 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:143 significand ] [143])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:143 significand ] [143])
        (nil)))

(jump_insn 46 45 47 5 arch/arm/vfp/vfpsingle.c:904 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  6 [29.0%]  (fallthru)
;; Succ edge  7 [71.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  5 [29.0%]  (fallthru)
(note 47 46 48 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 48 47 49 6 NOTE_INSN_DELETED)

(insn 49 48 50 6 arch/arm/vfp/vfpsingle.c:905 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(call_insn 50 49 51 6 arch/arm/vfp/vfpsingle.c:905 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 4 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 7 [r7] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 7 [r7] 24 [cc]
;; live  kill	

;; Pred edge  5 [71.0%] 
;; Pred edge  4 [50.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 51 50 52 7 252 "" [2 uses])

(note 52 51 57 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 57 52 58 7 NOTE_INSN_DELETED)

(note 58 57 63 7 NOTE_INSN_DELETED)

(note 63 58 64 7 NOTE_INSN_DELETED)

(note 64 63 65 7 NOTE_INSN_DELETED)

(note 65 64 68 7 NOTE_INSN_DELETED)

(note 68 65 69 7 NOTE_INSN_DELETED)

(note 69 68 71 7 NOTE_INSN_DELETED)

(note 71 69 72 7 NOTE_INSN_DELETED)

(note 72 71 73 7 NOTE_INSN_DELETED)

(note 73 72 59 7 NOTE_INSN_DELETED)

(insn 59 73 61 7 arch/arm/vfp/vfp.h:196 (set (reg:SI 2 r2 [orig:139 D.5941 ] [139])
        (zero_extract:SI (reg/v:SI 7 r7 [orig:151 m ] [151])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn 61 59 74 7 arch/arm/vfp/vfp.h:199 (set (reg:SI 3 r3 [174])
        (ashift:SI (reg/v:SI 7 r7 [orig:151 m ] [151])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(insn 74 61 54 7 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 2 r2 [orig:139 D.5941 ] [139])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 2 r2 [orig:139 D.5941 ] [139])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn 54 74 60 7 arch/arm/vfp/vfp.h:195 (set (reg:SI 7 r7 [170])
        (and:SI (reg/v:SI 7 r7 [orig:151 m ] [151])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 60 54 62 7 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (reg/f:SI 13 sp) [0 vsm.exponent+0 S2 A64])
        (reg:HI 2 r2 [orig:139 D.5941 ] [139])) 176 {*movhi_insn_arch4} (nil))

(insn 62 60 55 7 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 3 r3 [orig:140 significand ] [140])
        (lshiftrt:SI (reg:SI 3 r3 [174])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 55 62 56 7 arch/arm/vfp/vfp.h:195 (set (reg:SI 7 r7 [171])
        (lshiftrt:SI (reg:SI 7 r7 [170])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 56 55 75 7 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 2 [0x2])) [0 vsm.sign+0 S2 A16])
        (reg:HI 7 r7 [171])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 7 r7 [171])
        (nil)))

(jump_insn 75 56 76 7 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC_DNE 24 cc)
                (const_int 0 [0x0]))
            (label_ref 78)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 76 75 77 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 8 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 3 r3 [orig:140 significand ] [140])
        (ior:SI (reg/v:SI 3 r3 [orig:140 significand ] [140])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 78 77 79 9 253 "" [1 uses])

(note 79 78 81 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 81 79 80 9 arch/arm/vfp/vfpsingle.c:908 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:139 D.5941 ] [139])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:139 D.5941 ] [139])
        (nil)))

(insn 80 81 82 9 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 3 r3 [orig:140 significand ] [140])) 167 {*arm_movsi_insn} (nil))

(jump_insn 82 80 83 9 arch/arm/vfp/vfpsingle.c:908 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 90)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 10 12)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  12 [50.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 83 82 84 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 84 83 85 10 arch/arm/vfp/vfpsingle.c:908 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:140 significand ] [140])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:140 significand ] [140])
        (nil)))

(jump_insn 85 84 86 10 arch/arm/vfp/vfpsingle.c:908 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 90)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  11 [29.0%]  (fallthru)
;; Succ edge  12 [71.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  10 [29.0%]  (fallthru)
(note 86 85 87 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 87 86 88 11 NOTE_INSN_DELETED)

(insn 88 87 89 11 arch/arm/vfp/vfpsingle.c:909 (set (reg:SI 0 r0)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(call_insn 89 88 90 11 arch/arm/vfp/vfpsingle.c:909 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 9 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  9 [50.0%] 
;; Pred edge  10 [71.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 90 89 91 12 254 "" [2 uses])

(note 91 90 92 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 92 91 93 12 NOTE_INSN_DELETED)

(note 93 92 94 12 NOTE_INSN_DELETED)

(note 94 93 101 12 NOTE_INSN_DELETED)

(note 101 94 95 12 NOTE_INSN_DELETED)

(insn 95 101 96 12 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 96 95 97 12 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 97 96 98 12 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 98 97 99 12 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 3 r3)
        (reg/v:SI 4 r4 [orig:152 fpscr ] [152])) 167 {*arm_movsi_insn} (nil))

(call_insn 99 98 100 12 arch/arm/vfp/vfpsingle.c:911 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 100 99 102 12 arch/arm/vfp/vfpsingle.c:911 (set (reg/v:SI 7 r7 [orig:145 exceptions ] [145])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 102 100 103 12 arch/arm/vfp/vfpsingle.c:912 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 6 r6 [orig:153 negate ] [153])
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 103 102 104 12 arch/arm/vfp/vfpsingle.c:912 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  14 [50.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  12 [50.0%]  (fallthru)
(note 104 103 105 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 107 13 arch/arm/vfp/vfpsingle.c:913 (set (reg:SI 2 r2 [orig:190 vsp.sign ] [190])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 18 [0x12])) [0 vsp.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 107 105 108 13 arch/arm/vfp/vfpsingle.c:913 (set (reg:SI 3 r3 [192])
        (const_int -32768 [0xffffffffffff8000])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int -32768 [0xffffffffffff8000])
        (nil)))

(insn 108 107 109 13 arch/arm/vfp/vfpsingle.c:913 (set (reg:SI 3 r3 [191])
        (xor:SI (reg:SI 2 r2 [orig:190 vsp.sign ] [190])
            (reg:SI 3 r3 [192]))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:190 vsp.sign ] [190])
        (expr_list:REG_EQUAL (xor:SI (reg:SI 2 r2 [orig:190 vsp.sign ] [190])
                (const_int -32768 [0xffffffffffff8000]))
            (nil))))

(insn 109 108 110 13 arch/arm/vfp/vfpsingle.c:913 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 18 [0x12])) [0 vsp.sign+0 S2 A16])
        (reg:HI 3 r3 [191])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 3 r3 [191])
        (nil)))
;; End of basic block 13 -> ( 14)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 12 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  12 [50.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 110 109 111 14 255 "" [1 uses])

(note 111 110 116 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note 116 111 117 14 NOTE_INSN_DELETED)

(note 117 116 120 14 NOTE_INSN_DELETED)

(note 120 117 121 14 NOTE_INSN_DELETED)

(note 121 120 126 14 NOTE_INSN_DELETED)

(note 126 121 127 14 NOTE_INSN_DELETED)

(note 127 126 128 14 NOTE_INSN_DELETED)

(note 128 127 131 14 NOTE_INSN_DELETED)

(note 131 128 132 14 NOTE_INSN_DELETED)

(note 132 131 134 14 NOTE_INSN_DELETED)

(note 134 132 135 14 NOTE_INSN_DELETED)

(note 135 134 136 14 NOTE_INSN_DELETED)

(note 136 135 112 14 NOTE_INSN_DELETED)

(insn 112 136 113 14 arch/arm/vfp/vfpsingle.c:915 (set (reg:SI 0 r0)
        (reg/v:SI 5 r5 [orig:149 sd ] [149])) 167 {*arm_movsi_insn} (nil))

(call_insn 113 112 122 14 arch/arm/vfp/vfpsingle.c:915 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 122 113 189 14 arch/arm/vfp/vfp.h:196 (set (reg:SI 3 r3 [orig:136 D.5958 ] [136])
        (zero_extract:SI (reg/v:SI 0 r0 [orig:133 v.840 ] [133])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn 189 122 190 14 arch/arm/vfp/vfp.h:195 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:133 v.840 ] [133])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 190 189 191 14 arch/arm/vfp/vfp.h:195 (cond_exec (lt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 2 r2 [orig:135 D.5961 ] [135])
            (const_int 32768 [0x8000]))) 2345 {neon_vornv2di+78} (nil))

(insn 191 190 137 14 arch/arm/vfp/vfp.h:195 (cond_exec (ge (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 2 r2 [orig:135 D.5961 ] [135])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 137 191 124 14 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 3 r3 [orig:136 D.5958 ] [136])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 3 r3 [orig:136 D.5958 ] [136])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn 124 137 119 14 arch/arm/vfp/vfp.h:199 (set (reg:SI 0 r0 [197])
        (ashift:SI (reg/v:SI 0 r0 [orig:133 v.840 ] [133])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(insn 119 124 123 14 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 10 [0xa])) [0 vsn.sign+0 S2 A16])
        (reg:HI 2 r2 [orig:135 D.5961 ] [135])) 176 {*movhi_insn_arch4} (nil))

(insn 123 119 125 14 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 vsn.exponent+0 S2 A64])
        (reg:HI 3 r3 [orig:136 D.5958 ] [136])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 3 r3 [orig:136 D.5958 ] [136])
        (nil)))

(insn 125 123 138 14 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 0 r0 [orig:137 significand ] [137])
        (lshiftrt:SI (reg:SI 0 r0 [197])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(jump_insn 138 125 139 14 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC_DNE 24 cc)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  15 [50.0%]  (fallthru)
;; Succ edge  16 [50.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  14 [50.0%]  (fallthru)
(note 139 138 140 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 140 139 141 15 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 0 r0 [orig:137 significand ] [137])
        (ior:SI (reg/v:SI 0 r0 [orig:137 significand ] [137])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 15 -> ( 16)
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 0 [r0] 6 [r6] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  14 [50.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 141 140 142 16 256 "" [1 uses])

(note 142 141 144 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note 144 142 145 16 NOTE_INSN_DELETED)

(insn 145 144 143 16 arch/arm/vfp/vfpsingle.c:918 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 6 r6 [orig:153 negate ] [153])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 6 r6 [orig:153 negate ] [153])
        (nil)))

(insn 143 145 146 16 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 0 r0 [orig:137 significand ] [137])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:137 significand ] [137])
        (nil)))

(jump_insn 146 143 147 16 arch/arm/vfp/vfpsingle.c:918 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 151)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 7 [r7] 13 [sp]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 7 [r7] 13 [sp]


;; Succ edge  17 [61.0%]  (fallthru)
;; Succ edge  18 [39.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 7 [r7] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 7 [r7] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  16 [61.0%]  (fallthru)
(note 147 146 148 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 148 147 149 17 arch/arm/vfp/vfpsingle.c:919 (set (reg:SI 3 r3 [209])
        (const_int -32768 [0xffffffffffff8000])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int -32768 [0xffffffffffff8000])
        (nil)))

(insn 149 148 150 17 arch/arm/vfp/vfpsingle.c:919 (set (reg:SI 2 r2 [208])
        (xor:SI (reg:SI 2 r2 [orig:135 D.5961 ] [135])
            (reg:SI 3 r3 [209]))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 3 r3 [209])
        (expr_list:REG_EQUAL (xor:SI (reg:SI 2 r2 [orig:135 D.5961 ] [135])
                (const_int -32768 [0xffffffffffff8000]))
            (nil))))

(insn 150 149 151 17 arch/arm/vfp/vfpsingle.c:919 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 10 [0xa])) [0 vsn.sign+0 S2 A16])
        (reg:HI 2 r2 [208])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 2 r2 [208])
        (nil)))
;; End of basic block 17 -> ( 18)
;; lr  out 	 4 [r4] 5 [r5] 7 [r7] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 7 [r7] 13 [sp]


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 16 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 7 [r7] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6]
;; live  kill	 14 [lr]

;; Pred edge  16 [39.0%] 
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 151 150 152 18 257 "" [1 uses])

(note 152 151 154 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note 154 152 155 18 NOTE_INSN_DELETED)

(note 155 154 161 18 NOTE_INSN_DELETED)

(note 161 155 153 18 NOTE_INSN_DELETED)

(insn 153 161 157 18 arch/arm/vfp/vfpsingle.c:921 (set (reg/f:SI 6 r6 [210])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (expr_list:REG_EQUIV (plus:SI (reg/f:SI 13 sp)
            (const_int 24 [0x18]))
        (nil)))

(insn 157 153 158 18 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 158 157 159 18 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 159 158 156 18 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 3 r3)
        (reg/v:SI 4 r4 [orig:152 fpscr ] [152])) 167 {*arm_movsi_insn} (nil))

(insn 156 159 160 18 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 0 r0)
        (reg/f:SI 6 r6 [210])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))

(call_insn 160 156 165 18 arch/arm/vfp/vfpsingle.c:921 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_add") [flags 0x3] <function_decl 0x10b12280 vfp_single_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 165 160 166 18 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 1 r1)
        (reg/f:SI 6 r6 [210])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))

(insn 166 165 163 18 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 2 r2)
        (reg/v:SI 4 r4 [orig:152 fpscr ] [152])) 167 {*arm_movsi_insn} (nil))

(insn 163 166 164 18 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 3 r3 [214])
        (ior:SI (reg:SI 0 r0)
            (reg/v:SI 7 r7 [orig:145 exceptions ] [145]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 164 163 168 18 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 0 r0)
        (reg/v:SI 5 r5 [orig:149 sd ] [149])) 167 {*arm_movsi_insn} (nil))

(call_insn 168 164 180 18 arch/arm/vfp/vfpsingle.c:923 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 180 168 196 18 arch/arm/vfp/vfpsingle.c:924 (use (reg/i:SI 0 r0)) -1 (nil))

(note 196 180 197 18 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 197 196 198 18 arch/arm/vfp/vfpsingle.c:924 (unspec_volatile [
            (return)
        ] 1) -1 (nil))
;; End of basic block 18 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 198 197 186)

(note 186 198 187 NOTE_INSN_DELETED)

(note 187 186 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fnmsc (vfp_single_fnmsc)[0:179]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

**scanning insn=36
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=10
  mem: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)

   after cselib_expand address: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)
  varying cselib base=1 offset = 0
 processing cselib store [0..4)
mems_found = 1, cannot_delete = false

**scanning insn=34
mems_found = 0, cannot_delete = true

**scanning insn=12
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
    trying store in insn=10 gid=-1[0..4)
mems_found = 1, cannot_delete = false

**scanning insn=17
  mem: (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=29
mems_found = 0, cannot_delete = false

**scanning insn=39
mems_found = 0, cannot_delete = true
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fnmsc

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip] 13[sp] 14[lr]
;;  ref usage 	r0={2d,4u} r1={2d,2u} r2={2d,2u} r3={2d,1u} r12={3d,2u} r13={2d,6u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 145{126d,19u,0e} in 8{7 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 12 [ip] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 36 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 36 7 37 2 arch/arm/vfp/vfpsingle.c:958 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] 2))
            (use (reg:SI 1 r1))
            (use (reg:SI 2 r2))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 0 r0))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 1 r1))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 8 [0x8])) [0 S4 A32])
                        (reg:SI 2 r2))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 12 [0xc])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 37 36 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 37 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpsingle.c:959 (set (reg:SI 12 ip [139])
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))

(insn 10 9 34 2 arch/arm/vfp/vfpsingle.c:959 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [139])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [139])
        (expr_list:REG_EQUAL (const_int 3 [0x3])
            (nil))))

(insn 34 10 12 2 arch/arm/vfp/vfpsingle.c:959 (set (reg/f:SI 12 ip [140])
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10d847e0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10d847e0>)
        (nil)))

(insn 12 34 17 2 arch/arm/vfp/vfpsingle.c:959 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 12 ip [140])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 12 ip [140])
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10d847e0>)
            (nil))))

(call_insn 17 12 29 2 arch/arm/vfp/vfpsingle.c:959 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 29 17 38 2 arch/arm/vfp/vfpsingle.c:960 (use (reg/i:SI 0 r0)) -1 (nil))

(note 38 29 39 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 39 38 40 2 arch/arm/vfp/vfpsingle.c:960 (unspec_volatile [
            (return)
        ] 1) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 40 39 33)

(note 33 40 35 NOTE_INSN_DELETED)

(note 35 33 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fnmac (vfp_single_fnmac)[0:177]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

**scanning insn=36
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=10
  mem: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)

   after cselib_expand address: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)
  varying cselib base=1 offset = 0
 processing cselib store [0..4)
mems_found = 1, cannot_delete = false

**scanning insn=34
mems_found = 0, cannot_delete = true

**scanning insn=12
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
    trying store in insn=10 gid=-1[0..4)
mems_found = 1, cannot_delete = false

**scanning insn=17
  mem: (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=29
mems_found = 0, cannot_delete = false

**scanning insn=39
mems_found = 0, cannot_delete = true
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fnmac

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip] 13[sp] 14[lr]
;;  ref usage 	r0={2d,4u} r1={2d,2u} r2={2d,2u} r3={2d,1u} r12={3d,2u} r13={2d,6u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 145{126d,19u,0e} in 8{7 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 12 [ip] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 36 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 36 7 37 2 arch/arm/vfp/vfpsingle.c:942 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] 2))
            (use (reg:SI 1 r1))
            (use (reg:SI 2 r2))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 0 r0))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 1 r1))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 8 [0x8])) [0 S4 A32])
                        (reg:SI 2 r2))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 12 [0xc])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 37 36 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 37 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpsingle.c:943 (set (reg:SI 12 ip [139])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn 10 9 34 2 arch/arm/vfp/vfpsingle.c:943 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [139])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [139])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(insn 34 10 12 2 arch/arm/vfp/vfpsingle.c:943 (set (reg/f:SI 12 ip [140])
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10d89740>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10d89740>)
        (nil)))

(insn 12 34 17 2 arch/arm/vfp/vfpsingle.c:943 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 12 ip [140])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 12 ip [140])
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10d89740>)
            (nil))))

(call_insn 17 12 29 2 arch/arm/vfp/vfpsingle.c:943 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 29 17 38 2 arch/arm/vfp/vfpsingle.c:944 (use (reg/i:SI 0 r0)) -1 (nil))

(note 38 29 39 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 39 38 40 2 arch/arm/vfp/vfpsingle.c:944 (unspec_volatile [
            (return)
        ] 1) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 40 39 33)

(note 33 40 35 NOTE_INSN_DELETED)

(note 35 33 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fmsc (vfp_single_fmsc)[0:178]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

**scanning insn=36
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=10
  mem: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)

   after cselib_expand address: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)
  varying cselib base=1 offset = 0
 processing cselib store [0..4)
mems_found = 1, cannot_delete = false

**scanning insn=34
mems_found = 0, cannot_delete = true

**scanning insn=12
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
    trying store in insn=10 gid=-1[0..4)
mems_found = 1, cannot_delete = false

**scanning insn=17
  mem: (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=29
mems_found = 0, cannot_delete = false

**scanning insn=39
mems_found = 0, cannot_delete = true
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fmsc

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip] 13[sp] 14[lr]
;;  ref usage 	r0={2d,4u} r1={2d,2u} r2={2d,2u} r3={2d,1u} r12={3d,2u} r13={2d,6u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 145{126d,19u,0e} in 8{7 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 12 [ip] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 36 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 36 7 37 2 arch/arm/vfp/vfpsingle.c:950 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] 2))
            (use (reg:SI 1 r1))
            (use (reg:SI 2 r2))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 0 r0))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 1 r1))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 8 [0x8])) [0 S4 A32])
                        (reg:SI 2 r2))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 12 [0xc])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 37 36 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 37 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpsingle.c:951 (set (reg:SI 12 ip [139])
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))

(insn 10 9 34 2 arch/arm/vfp/vfpsingle.c:951 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [139])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [139])
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))

(insn 34 10 12 2 arch/arm/vfp/vfpsingle.c:951 (set (reg/f:SI 12 ip [140])
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10d896c0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10d896c0>)
        (nil)))

(insn 12 34 17 2 arch/arm/vfp/vfpsingle.c:951 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 12 ip [140])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 12 ip [140])
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10d896c0>)
            (nil))))

(call_insn 17 12 29 2 arch/arm/vfp/vfpsingle.c:951 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 29 17 38 2 arch/arm/vfp/vfpsingle.c:952 (use (reg/i:SI 0 r0)) -1 (nil))

(note 38 29 39 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 39 38 40 2 arch/arm/vfp/vfpsingle.c:952 (unspec_volatile [
            (return)
        ] 1) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 40 39 33)

(note 33 40 35 NOTE_INSN_DELETED)

(note 35 33 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fmac (vfp_single_fmac)[0:176]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

**scanning insn=36
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=10
  mem: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)

   after cselib_expand address: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)
  varying cselib base=1 offset = 0
 processing cselib store [0..4)
mems_found = 1, cannot_delete = false

**scanning insn=34
mems_found = 0, cannot_delete = true

**scanning insn=12
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
    trying store in insn=10 gid=-1[0..4)
mems_found = 1, cannot_delete = false

**scanning insn=17
  mem: (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=29
mems_found = 0, cannot_delete = false

**scanning insn=39
mems_found = 0, cannot_delete = true
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fmac

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip] 13[sp] 14[lr]
;;  ref usage 	r0={2d,4u} r1={2d,2u} r2={2d,2u} r3={2d,1u} r12={3d,2u} r13={2d,6u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 145{126d,19u,0e} in 8{7 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 12 [ip] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 36 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 36 7 37 2 arch/arm/vfp/vfpsingle.c:934 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] 2))
            (use (reg:SI 1 r1))
            (use (reg:SI 2 r2))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 0 r0))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 1 r1))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 8 [0x8])) [0 S4 A32])
                        (reg:SI 2 r2))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 12 [0xc])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 37 36 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 37 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpsingle.c:935 (set (reg:SI 12 ip [139])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn 10 9 34 2 arch/arm/vfp/vfpsingle.c:935 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [139])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [139])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 34 10 12 2 arch/arm/vfp/vfpsingle.c:935 (set (reg/f:SI 12 ip [140])
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10d906e0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10d906e0>)
        (nil)))

(insn 12 34 17 2 arch/arm/vfp/vfpsingle.c:935 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 12 ip [140])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 12 ip [140])
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10d906e0>)
            (nil))))

(call_insn 17 12 29 2 arch/arm/vfp/vfpsingle.c:935 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 29 17 38 2 arch/arm/vfp/vfpsingle.c:936 (use (reg/i:SI 0 r0)) -1 (nil))

(note 38 29 39 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 39 38 40 2 arch/arm/vfp/vfpsingle.c:936 (unspec_volatile [
            (return)
        ] 1) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 40 39 33)

(note 33 40 35 NOTE_INSN_DELETED)

(note 35 33 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fadd (vfp_single_fadd)[0:182]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 18 count 22 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 18 count 24 (  1.8)

**scanning insn=122
mems_found = 0, cannot_delete = true

**scanning insn=123
mems_found = 0, cannot_delete = true

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=10
  mem: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=13
mems_found = 0, cannot_delete = true

**scanning insn=20
mems_found = 0, cannot_delete = true

**scanning insn=33
mems_found = 0, cannot_delete = true

**scanning insn=14
mems_found = 0, cannot_delete = true

**scanning insn=15
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))
  varying cselib base=7 offset = 10
 processing cselib store [10..12)
mems_found = 1, cannot_delete = false

**scanning insn=19
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))
  varying cselib base=7 offset = 8
 processing cselib store [8..10)
    trying store in insn=15 gid=-1[10..12)
mems_found = 1, cannot_delete = false

**scanning insn=21
mems_found = 0, cannot_delete = true

**scanning insn=34
mems_found = 0, cannot_delete = true

**scanning insn=36
mems_found = 0, cannot_delete = true

**scanning insn=40
mems_found = 0, cannot_delete = true

**scanning insn=39
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 12 [0xc]))
  varying cselib base=2 offset = 12
 processing cselib store [12..16)
mems_found = 1, cannot_delete = false

**scanning insn=41
mems_found = 0, cannot_delete = true

**scanning insn=43
mems_found = 0, cannot_delete = true

**scanning insn=44
mems_found = 0, cannot_delete = true

**scanning insn=47
mems_found = 0, cannot_delete = true

**scanning insn=48
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=1 offset=0 
 processing const load gid=1[0..4)

**scanning insn=57
mems_found = 0, cannot_delete = true

**scanning insn=59
mems_found = 0, cannot_delete = true

**scanning insn=72
mems_found = 0, cannot_delete = true

**scanning insn=52
mems_found = 0, cannot_delete = true

**scanning insn=58
  mem: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)

   after cselib_expand address: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)
  varying cselib base=2 offset = 0
 processing cselib store [0..2)
mems_found = 1, cannot_delete = false

**scanning insn=60
mems_found = 0, cannot_delete = true

**scanning insn=53
mems_found = 0, cannot_delete = true

**scanning insn=54
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 2 [0x2]))
  varying cselib base=2 offset = 2
 processing cselib store [2..4)
    trying store in insn=58 gid=-1[0..2)
mems_found = 1, cannot_delete = false

**scanning insn=73
mems_found = 0, cannot_delete = true

**scanning insn=75
mems_found = 0, cannot_delete = true

**scanning insn=79
mems_found = 0, cannot_delete = true

**scanning insn=78
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))
  varying cselib base=2 offset = 4
 processing cselib store [4..8)
mems_found = 1, cannot_delete = false

**scanning insn=80
mems_found = 0, cannot_delete = true

**scanning insn=82
mems_found = 0, cannot_delete = true

**scanning insn=83
mems_found = 0, cannot_delete = true

**scanning insn=86
mems_found = 0, cannot_delete = true

**scanning insn=87
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=1 offset=0 
 processing const load gid=1[0..4)

**scanning insn=90
mems_found = 0, cannot_delete = true

**scanning insn=94
mems_found = 0, cannot_delete = true

**scanning insn=93
mems_found = 0, cannot_delete = true

**scanning insn=95
mems_found = 0, cannot_delete = true

**scanning insn=96
mems_found = 0, cannot_delete = true

**scanning insn=97
  mem: (symbol_ref:SI ("vfp_single_add") [flags 0x3] <function_decl 0x10b12280 vfp_single_add>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_add") [flags 0x3] <function_decl 0x10b12280 vfp_single_add>)
  gid=2 offset=0 
 processing const load gid=2[0..4)

**scanning insn=98
mems_found = 0, cannot_delete = true

**scanning insn=100
mems_found = 0, cannot_delete = true

**scanning insn=101
mems_found = 0, cannot_delete = true

**scanning insn=102
mems_found = 0, cannot_delete = true

**scanning insn=104
  mem: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)

   after canon_rtx address: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)
  gid=3 offset=0 
 processing const load gid=3[0..4)

**scanning insn=116
mems_found = 0, cannot_delete = false

**scanning insn=126
mems_found = 0, cannot_delete = true
group 0(0+0): n  p 
group 1(0+0): n  p 
group 2(0+0): n  p 
group 3(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fadd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={14d,16u} r1={8d,3u} r2={11d,9u} r3={12d,11u} r4={2d,4u} r5={5d,9u} r6={2d,3u} r12={5d} r13={3d,31u,1d} r14={6d,2u} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={11d,6u} r25={2d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={5d} r101={5d} r102={5d} r103={5d} r104={5d} r105={5d} r106={5d} r107={5d} r108={5d} r109={5d} r110={5d} r111={5d} r112={5d} r113={5d} r114={5d} r115={5d} r116={5d} r117={5d} r118={5d} r119={5d} r120={5d} r121={5d} r122={5d} r123={5d} r124={5d} r125={5d} r126={5d} r127={5d} 
;;    total ref usage 726{629d,94u,3e} in 54{49 regular + 5 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 122 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 122 7 123 2 arch/arm/vfp/vfpsingle.c:1013 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 6 r6)
            (expr_list:REG_DEAD (reg:SI 5 r5)
                (expr_list:REG_DEAD (reg:SI 4 r4)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -16 [0xfffffffffffffff0])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [0 S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [0 S4 A32])
                                    (reg:SI 6 r6))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [0 S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))

(insn/f 123 122 124 2 arch/arm/vfp/vfpsingle.c:1013 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(note 124 123 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 124 6 2 NOTE_INSN_DELETED)

(note 6 3 16 2 NOTE_INSN_FUNCTION_BEG)

(note 16 6 17 2 NOTE_INSN_DELETED)

(note 17 16 22 2 NOTE_INSN_DELETED)

(note 22 17 23 2 NOTE_INSN_DELETED)

(note 23 22 24 2 NOTE_INSN_DELETED)

(note 24 23 27 2 NOTE_INSN_DELETED)

(note 27 24 28 2 NOTE_INSN_DELETED)

(note 28 27 30 2 NOTE_INSN_DELETED)

(note 30 28 31 2 NOTE_INSN_DELETED)

(note 31 30 32 2 NOTE_INSN_DELETED)

(note 32 31 2 2 NOTE_INSN_DELETED)

(insn 2 32 9 2 arch/arm/vfp/vfpsingle.c:1013 (set (reg/v:SI 6 r6 [orig:143 sd ] [143])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 9 2 4 2 arch/arm/vfp/vfpsingle.c:1016 (set (reg:SI 0 r0)
        (reg:SI 1 r1 [ sn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ sn ])
        (nil)))

(insn 4 9 5 2 arch/arm/vfp/vfpsingle.c:1013 (set (reg/v:SI 5 r5 [orig:145 m ] [145])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 5 4 10 2 arch/arm/vfp/vfpsingle.c:1013 (set (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(call_insn 10 5 18 2 arch/arm/vfp/vfpsingle.c:1016 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 18 10 13 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 3 r3 [orig:137 D.5975 ] [137])
        (zero_extract:SI (reg/v:SI 0 r0 [orig:139 n ] [139])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn 13 18 20 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 2 r2 [147])
        (and:SI (reg/v:SI 0 r0 [orig:139 n ] [139])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 20 13 33 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 0 r0 [151])
        (ashift:SI (reg/v:SI 0 r0 [orig:139 n ] [139])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(insn 33 20 14 2 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 3 r3 [orig:137 D.5975 ] [137])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 3 r3 [orig:137 D.5975 ] [137])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn 14 33 15 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 2 r2 [148])
        (lshiftrt:SI (reg:SI 2 r2 [147])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 15 14 19 2 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 10 [0xa])) [0 vsn.sign+0 S2 A16])
        (reg:HI 2 r2 [148])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 2 r2 [148])
        (nil)))

(insn 19 15 21 2 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 vsn.exponent+0 S2 A64])
        (reg:HI 3 r3 [orig:137 D.5975 ] [137])) 176 {*movhi_insn_arch4} (nil))

(insn 21 19 34 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 0 r0 [orig:138 significand ] [138])
        (lshiftrt:SI (reg:SI 0 r0 [151])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(jump_insn 34 21 35 2 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC_DNE 24 cc)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 35 34 36 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 3 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 0 r0 [orig:138 significand ] [138])
        (ior:SI (reg/v:SI 0 r0 [orig:138 significand ] [138])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 37 36 38 4 278 "" [1 uses])

(note 38 37 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 40 38 39 4 arch/arm/vfp/vfpsingle.c:1024 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:137 D.5975 ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:137 D.5975 ] [137])
        (nil)))

(insn 39 40 41 4 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 0 r0 [orig:138 significand ] [138])) 167 {*arm_movsi_insn} (nil))

(jump_insn 41 39 42 4 arch/arm/vfp/vfpsingle.c:1024 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 7)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 42 41 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 5 arch/arm/vfp/vfpsingle.c:1024 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:138 significand ] [138])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:138 significand ] [138])
        (nil)))

(jump_insn 44 43 45 5 arch/arm/vfp/vfpsingle.c:1024 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  6 [29.0%]  (fallthru)
;; Succ edge  7 [71.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  5 [29.0%]  (fallthru)
(note 45 44 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 46 45 47 6 NOTE_INSN_DELETED)

(insn 47 46 48 6 arch/arm/vfp/vfpsingle.c:1025 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(call_insn 48 47 49 6 arch/arm/vfp/vfpsingle.c:1025 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 4 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  5 [71.0%] 
;; Pred edge  4 [50.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 49 48 50 7 279 "" [2 uses])

(note 50 49 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 55 50 56 7 NOTE_INSN_DELETED)

(note 56 55 61 7 NOTE_INSN_DELETED)

(note 61 56 62 7 NOTE_INSN_DELETED)

(note 62 61 63 7 NOTE_INSN_DELETED)

(note 63 62 66 7 NOTE_INSN_DELETED)

(note 66 63 67 7 NOTE_INSN_DELETED)

(note 67 66 69 7 NOTE_INSN_DELETED)

(note 69 67 70 7 NOTE_INSN_DELETED)

(note 70 69 71 7 NOTE_INSN_DELETED)

(note 71 70 57 7 NOTE_INSN_DELETED)

(insn 57 71 59 7 arch/arm/vfp/vfp.h:196 (set (reg:SI 2 r2 [orig:134 D.5990 ] [134])
        (zero_extract:SI (reg/v:SI 5 r5 [orig:145 m ] [145])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn 59 57 72 7 arch/arm/vfp/vfp.h:199 (set (reg:SI 3 r3 [166])
        (ashift:SI (reg/v:SI 5 r5 [orig:145 m ] [145])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(insn 72 59 52 7 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 2 r2 [orig:134 D.5990 ] [134])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 2 r2 [orig:134 D.5990 ] [134])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn 52 72 58 7 arch/arm/vfp/vfp.h:195 (set (reg:SI 5 r5 [162])
        (and:SI (reg/v:SI 5 r5 [orig:145 m ] [145])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 58 52 60 7 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (reg/f:SI 13 sp) [0 vsm.exponent+0 S2 A64])
        (reg:HI 2 r2 [orig:134 D.5990 ] [134])) 176 {*movhi_insn_arch4} (nil))

(insn 60 58 53 7 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 3 r3 [orig:135 significand ] [135])
        (lshiftrt:SI (reg:SI 3 r3 [166])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 53 60 54 7 arch/arm/vfp/vfp.h:195 (set (reg:SI 5 r5 [163])
        (lshiftrt:SI (reg:SI 5 r5 [162])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 54 53 73 7 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 2 [0x2])) [0 vsm.sign+0 S2 A16])
        (reg:HI 5 r5 [163])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 5 r5 [163])
        (nil)))

(jump_insn 73 54 74 7 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC_DNE 24 cc)
                (const_int 0 [0x0]))
            (label_ref 76)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 74 73 75 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 8 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 3 r3 [orig:135 significand ] [135])
        (ior:SI (reg/v:SI 3 r3 [orig:135 significand ] [135])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 76 75 77 9 280 "" [1 uses])

(note 77 76 79 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 79 77 78 9 arch/arm/vfp/vfpsingle.c:1028 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:134 D.5990 ] [134])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 D.5990 ] [134])
        (nil)))

(insn 78 79 80 9 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 3 r3 [orig:135 significand ] [135])) 167 {*arm_movsi_insn} (nil))

(jump_insn 80 78 81 9 arch/arm/vfp/vfpsingle.c:1028 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 9 -> ( 10 12)
;; lr  out 	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  10 [61.0%]  (fallthru)
;; Succ edge  12 [39.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  9 [61.0%]  (fallthru)
(note 81 80 82 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 82 81 83 10 arch/arm/vfp/vfpsingle.c:1028 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:135 significand ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:135 significand ] [135])
        (nil)))

(jump_insn 83 82 84 10 arch/arm/vfp/vfpsingle.c:1028 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  11 [39.0%]  (fallthru)
;; Succ edge  12 [61.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  10 [39.0%]  (fallthru)
(note 84 83 85 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 85 84 86 11 NOTE_INSN_DELETED)

(insn 86 85 87 11 arch/arm/vfp/vfpsingle.c:1029 (set (reg:SI 0 r0)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(call_insn 87 86 88 11 arch/arm/vfp/vfpsingle.c:1029 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 9 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5]
;; live  kill	 14 [lr]

;; Pred edge  9 [39.0%] 
;; Pred edge  10 [61.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 88 87 89 12 281 "" [2 uses])

(note 89 88 91 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 91 89 92 12 NOTE_INSN_DELETED)

(note 92 91 90 12 NOTE_INSN_DELETED)

(insn 90 92 94 12 arch/arm/vfp/vfpsingle.c:1031 (set (reg/f:SI 5 r5 [177])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUIV (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))
        (nil)))

(insn 94 90 93 12 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 93 94 95 12 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [177])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))

(insn 95 93 96 12 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 96 95 97 12 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 3 r3)
        (reg/v:SI 4 r4 [orig:146 fpscr ] [146])) 167 {*arm_movsi_insn} (nil))

(call_insn 97 96 98 12 arch/arm/vfp/vfpsingle.c:1031 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_add") [flags 0x3] <function_decl 0x10b12280 vfp_single_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 98 97 100 12 arch/arm/vfp/vfpsingle.c:1031 (set (reg/v:SI 3 r3 [orig:140 exceptions ] [140])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 100 98 101 12 arch/arm/vfp/vfpsingle.c:1033 (set (reg:SI 0 r0)
        (reg/v:SI 6 r6 [orig:143 sd ] [143])) 167 {*arm_movsi_insn} (nil))

(insn 101 100 102 12 arch/arm/vfp/vfpsingle.c:1033 (set (reg:SI 1 r1)
        (reg/f:SI 5 r5 [177])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))

(insn 102 101 104 12 arch/arm/vfp/vfpsingle.c:1033 (set (reg:SI 2 r2)
        (reg/v:SI 4 r4 [orig:146 fpscr ] [146])) 167 {*arm_movsi_insn} (nil))

(call_insn 104 102 116 12 arch/arm/vfp/vfpsingle.c:1033 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 116 104 125 12 arch/arm/vfp/vfpsingle.c:1034 (use (reg/i:SI 0 r0)) -1 (nil))

(note 125 116 126 12 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 126 125 127 12 arch/arm/vfp/vfpsingle.c:1034 (unspec_volatile [
            (return)
        ] 1) -1 (nil))
;; End of basic block 12 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 127 126 120)

(note 120 127 121 NOTE_INSN_DELETED)

(note 121 120 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fsub (vfp_single_fsub)[0:183]

deferring rescan insn with uid = 14.
starting the processing of deferred insns
verify found no changes in insn with uid = 14.
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=31
mems_found = 0, cannot_delete = true

**scanning insn=14
  mem: (symbol_ref:SI ("vfp_single_fadd") [flags 0x3] <function_decl 0x10b12b80 vfp_single_fadd>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_fadd") [flags 0x3] <function_decl 0x10b12b80 vfp_single_fadd>)
  gid=0 offset=0 
 processing const load gid=0[0..4)
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fsub

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,2u} r1={2d,1u} r2={3d,2u} r3={2d,1u} r12={1d} r13={1d,3u} r14={1d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 134{123d,11u,0e} in 3{2 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 29 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 29 7 4 2 NOTE_INSN_PROLOGUE_END)

(note 4 29 6 2 NOTE_INSN_DELETED)

(note 6 4 9 2 NOTE_INSN_FUNCTION_BEG)

(note 9 6 12 2 NOTE_INSN_DELETED)

(insn 12 9 30 2 arch/arm/vfp/vfpsingle.c:1044 (set (reg:SI 2 r2)
        (plus:SI (reg:SI 2 r2 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) 4 {*arm_addsi3} (nil))

(note 30 12 31 2 NOTE_INSN_EPILOGUE_BEG)

(insn 31 30 14 2 arch/arm/vfp/vfpsingle.c:1045 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) -1 (nil))

(call_insn/j 14 31 15 2 arch/arm/vfp/vfpsingle.c:1044 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_fadd") [flags 0x3] <function_decl 0x10b12b80 vfp_single_fadd>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 15 14 28)

(note 28 15 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_estimate_sqrt_significand (vfp_estimate_sqrt_significand)[0:158]

deferring rescan insn with uid = 13.
deferring rescan insn with uid = 34.
deferring rescan insn with uid = 55.
starting the processing of deferred insns
verify found no changes in insn with uid = 13.
verify found no changes in insn with uid = 34.
verify found no changes in insn with uid = 55.
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 16 count 22 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 16 count 24 (  1.8)

**scanning insn=128
mems_found = 0, cannot_delete = true

**scanning insn=3
mems_found = 0, cannot_delete = true

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=7
mems_found = 0, cannot_delete = true

**scanning insn=8
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=13
  mem: (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>)

   after canon_rtx address: (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=16
mems_found = 0, cannot_delete = true

**scanning insn=20
mems_found = 0, cannot_delete = true

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=113
mems_found = 0, cannot_delete = true

**scanning insn=110
mems_found = 0, cannot_delete = true

**scanning insn=116
mems_found = 0, cannot_delete = true

**scanning insn=21
mems_found = 0, cannot_delete = true

**scanning insn=28
mems_found = 0, cannot_delete = true

**scanning insn=24
mems_found = 0, cannot_delete = true

**scanning insn=32
mems_found = 0, cannot_delete = true

**scanning insn=39
mems_found = 0, cannot_delete = true

**scanning insn=30
mems_found = 0, cannot_delete = true

**scanning insn=31
mems_found = 0, cannot_delete = true

**scanning insn=33
mems_found = 0, cannot_delete = true

**scanning insn=34
  mem: (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41])

   after canon_rtx address: (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41])
  gid=1 offset=0 
 processing const load gid=1[0..4)
const call 34

**scanning insn=37
mems_found = 0, cannot_delete = true

**scanning insn=38
mems_found = 0, cannot_delete = true

**scanning insn=118
mems_found = 0, cannot_delete = true

**scanning insn=49
mems_found = 0, cannot_delete = true

**scanning insn=45
mems_found = 0, cannot_delete = true

**scanning insn=53
mems_found = 0, cannot_delete = true

**scanning insn=51
mems_found = 0, cannot_delete = true

**scanning insn=52
mems_found = 0, cannot_delete = true

**scanning insn=54
mems_found = 0, cannot_delete = true

**scanning insn=55
  mem: (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41])

   after canon_rtx address: (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41])
  gid=1 offset=0 
 processing const load gid=1[0..4)
const call 55

**scanning insn=58
mems_found = 0, cannot_delete = true

**scanning insn=60
mems_found = 0, cannot_delete = true

**scanning insn=61
mems_found = 0, cannot_delete = true

**scanning insn=63
mems_found = 0, cannot_delete = true

**scanning insn=120
mems_found = 0, cannot_delete = true

**scanning insn=68
mems_found = 0, cannot_delete = true

**scanning insn=71
mems_found = 0, cannot_delete = true

**scanning insn=72
mems_found = 0, cannot_delete = true

**scanning insn=74
mems_found = 0, cannot_delete = true

**scanning insn=130
mems_found = 0, cannot_delete = false

**scanning insn=84
mems_found = 0, cannot_delete = true

**scanning insn=83
mems_found = 0, cannot_delete = true

**scanning insn=85
mems_found = 0, cannot_delete = true

**scanning insn=88
mems_found = 0, cannot_delete = true

**scanning insn=101
mems_found = 0, cannot_delete = false

**scanning insn=132
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
group 1(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_estimate_sqrt_significand

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={10d,9u} r1={8d,4u} r2={6d,3u} r3={12d,8u,2d} r4={12d,17u} r5={4d,13u} r6={1d,2u} r12={4d} r13={2d,16u} r14={5d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={8d,4u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} 
;;    total ref usage 482{402d,78u,2e} in 49{46 regular + 3 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 128 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 128 5 129 2 arch/arm/vfp/vfpsingle.c:288 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 5 r5)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -16 [0xfffffffffffffff0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [0 S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [0 S4 A32])
                                (reg:SI 6 r6))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [0 S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))

(note 129 128 4 2 NOTE_INSN_PROLOGUE_END)

(note 4 129 3 2 NOTE_INSN_FUNCTION_BEG)

(insn 3 4 2 2 arch/arm/vfp/vfpsingle.c:288 (set (reg/v:SI 5 r5 [orig:146 significand ] [146])
        (reg:SI 1 r1 [ significand ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ significand ])
        (nil)))

(insn 2 3 7 2 arch/arm/vfp/vfpsingle.c:288 (set (reg/v:SI 4 r4 [orig:145 exponent ] [145])
        (reg:SI 0 r0 [ exponent ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ exponent ])
        (nil)))

(insn 7 2 8 2 arch/arm/vfp/vfpsingle.c:292 (set (reg:SI 3 r3 [147])
        (and:SI (reg/v:SI 5 r5 [orig:146 significand ] [146])
            (const_int -1073741824 [0xffffffffc0000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 8 7 9 2 arch/arm/vfp/vfpsingle.c:292 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [147])
            (const_int 1073741824 [0x40000000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [147])
        (nil)))

(jump_insn 9 8 10 2 arch/arm/vfp/vfpsingle.c:292 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 14)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%]  (fallthru)
(note 10 9 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 10 13 3 arch/arm/vfp/vfpsingle.c:293 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x10b83aa0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x10b83aa0>)
        (nil)))

(call_insn 13 12 14 3 arch/arm/vfp/vfpsingle.c:293 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  2 [100.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 14 13 15 4 286 "" [1 uses])

(note 15 14 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 17 15 19 4 NOTE_INSN_DELETED)

(note 19 17 16 4 NOTE_INSN_DELETED)

(insn 16 19 20 4 arch/arm/vfp/vfpsingle.c:296 (set (reg/v:SI 5 r5 [orig:138 a ] [138])
        (ashift:SI (reg/v:SI 5 r5 [orig:146 significand ] [146])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 20 16 18 4 arch/arm/vfp/vfpsingle.c:298 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 4 r4 [orig:145 exponent ] [145])
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:145 exponent ] [145])
        (nil)))

(insn 18 20 113 4 arch/arm/vfp/vfpsingle.c:297 (set (reg/v:SI 3 r3 [orig:140 index ] [140])
        (zero_extract:SI (reg/v:SI 5 r5 [orig:138 a ] [138])
            (const_int 4 [0x4])
            (const_int 27 [0x1b]))) 124 {extzv_t2} (nil))

(insn 113 18 110 4 (set (reg/f:SI 2 r2 [184])
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn 110 113 116 4 (set (reg:SI 4 r4 [183])
        (lshiftrt:SI (reg/v:SI 5 r5 [orig:138 a ] [138])
            (const_int 17 [0x11]))) 117 {*arm_shiftsi3} (nil))

(insn 116 110 21 4 (set (reg:SI 3 r3 [185])
        (ashift:SI (reg/v:SI 3 r3 [orig:140 index ] [140])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(jump_insn 21 116 22 4 arch/arm/vfp/vfpsingle.c:298 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 42)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5]
;; live  kill	 14 [lr]

;; Pred edge  4 [50.0%]  (fallthru)
(note 22 21 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 35 22 36 5 NOTE_INSN_DELETED)

(note 36 35 28 5 NOTE_INSN_DELETED)

(insn 28 36 24 5 arch/arm/vfp/vfpsingle.c:299 (set (reg:SI 3 r3 [156])
        (plus:SI (reg/f:SI 2 r2 [184])
            (reg:SI 3 r3 [185]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 2 r2 [184])
        (expr_list:REG_EQUAL (plus:SI (reg:SI 3 r3 [185])
                (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
            (nil))))

(insn 24 28 32 5 arch/arm/vfp/vfpsingle.c:299 (set (reg:SI 4 r4 [152])
        (plus:SI (reg:SI 4 r4 [183])
            (const_int 16384 [0x4000]))) 4 {*arm_addsi3} (nil))

(insn 32 24 39 5 arch/arm/vfp/vfpsingle.c:300 (set (reg:SI 0 r0)
        (reg/v:SI 5 r5 [orig:138 a ] [138])) 167 {*arm_movsi_insn} (nil))

(insn 39 32 30 5 arch/arm/vfp/vfpsingle.c:301 (set (reg/v:SI 5 r5 [orig:138 a ] [138])
        (lshiftrt:SI (reg/v:SI 5 r5 [orig:138 a ] [138])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 30 39 31 5 arch/arm/vfp/vfpsingle.c:299 (set (reg:SI 3 r3 [158])
        (zero_extend:SI (mem/s/u/j:HI (plus:SI (reg:SI 3 r3 [156])
                    (const_int 16 [0x10])) [0 sqrt_oddadjust S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 31 30 33 5 arch/arm/vfp/vfpsingle.c:299 (set (reg/v:SI 4 r4 [orig:137 z.1019 ] [137])
        (minus:SI (reg:SI 4 r4 [152])
            (reg:SI 3 r3 [158]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [158])
        (nil)))

(insn 33 31 34 5 arch/arm/vfp/vfpsingle.c:300 (set (reg:SI 1 r1)
        (reg/v:SI 4 r4 [orig:137 z.1019 ] [137])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 34 33 37 5 arch/arm/vfp/vfpsingle.c:300 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 37 34 38 5 arch/arm/vfp/vfpsingle.c:300 (set (reg:SI 4 r4 [orig:142 D.4283 ] [142])
        (ashift:SI (reg/v:SI 4 r4 [orig:137 z.1019 ] [137])
            (const_int 15 [0xf]))) 117 {*arm_shiftsi3} (nil))

(insn 38 37 118 5 arch/arm/vfp/vfpsingle.c:300 (set (reg/v:SI 4 r4 [orig:139 z ] [139])
        (plus:SI (mult:SI (reg:SI 0 r0)
                (const_int 16384 [0x4000]))
            (reg:SI 4 r4 [orig:142 D.4283 ] [142]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 118 38 119 5 (set (pc)
        (label_ref 77)) 242 {*arm_jump} (nil))
;; End of basic block 5 -> ( 11)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  11 [100.0%] 

(barrier 119 118 42)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  4 [50.0%] 
(code_label 42 119 43 6 287 "" [1 uses])

(note 43 42 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 56 43 59 6 NOTE_INSN_DELETED)

(note 59 56 49 6 NOTE_INSN_DELETED)

(insn 49 59 45 6 arch/arm/vfp/vfpsingle.c:303 (set (reg:SI 3 r3 [168])
        (plus:SI (reg/f:SI 2 r2 [184])
            (reg:SI 3 r3 [185]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 2 r2 [184])
        (expr_list:REG_EQUAL (plus:SI (reg:SI 3 r3 [185])
                (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
            (nil))))

(insn 45 49 53 6 arch/arm/vfp/vfpsingle.c:303 (set (reg:SI 4 r4 [164])
        (plus:SI (reg:SI 4 r4 [183])
            (const_int 32768 [0x8000]))) 4 {*arm_addsi3} (nil))

(insn 53 45 51 6 arch/arm/vfp/vfpsingle.c:304 (set (reg:SI 0 r0)
        (reg/v:SI 5 r5 [orig:138 a ] [138])) 167 {*arm_movsi_insn} (nil))

(insn 51 53 52 6 arch/arm/vfp/vfpsingle.c:303 (set (reg:SI 3 r3 [170])
        (zero_extend:SI (mem/s/u/j:HI (plus:SI (reg:SI 3 r3 [168])
                    (const_int 48 [0x30])) [0 sqrt_evenadjust S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 52 51 54 6 arch/arm/vfp/vfpsingle.c:303 (set (reg/v:SI 4 r4 [orig:136 z.1021 ] [136])
        (minus:SI (reg:SI 4 r4 [164])
            (reg:SI 3 r3 [170]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [170])
        (nil)))

(insn 54 52 55 6 arch/arm/vfp/vfpsingle.c:304 (set (reg:SI 1 r1)
        (reg/v:SI 4 r4 [orig:136 z.1021 ] [136])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 55 54 58 6 arch/arm/vfp/vfpsingle.c:304 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 58 55 60 6 arch/arm/vfp/vfpsingle.c:304 (set (reg/v:SI 4 r4 [orig:134 z.1023 ] [134])
        (plus:SI (reg:SI 0 r0)
            (reg/v:SI 4 r4 [orig:136 z.1021 ] [136]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 60 58 61 6 arch/arm/vfp/vfpsingle.c:305 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:134 z.1023 ] [134])
            (const_int 131072 [0x20000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 61 60 62 6 arch/arm/vfp/vfpsingle.c:305 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 66)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  8 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 62 61 63 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 120 7 arch/arm/vfp/vfpsingle.c:305 discrim 2 (set (reg/v:SI 4 r4 [orig:139 z ] [139])
        (const_int -32768 [0xffffffffffff8000])) 167 {*arm_movsi_insn} (nil))

(jump_insn 120 63 121 7 (set (pc)
        (label_ref 69)) 242 {*arm_jump} (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  9 [100.0%] 

(barrier 121 120 66)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	

;; Pred edge  6 [50.0%] 
(code_label 66 121 67 8 289 "" [1 uses])

(note 67 66 68 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 68 67 69 8 arch/arm/vfp/vfpsingle.c:305 discrim 1 (set (reg/v:SI 4 r4 [orig:139 z ] [139])
        (ashift:SI (reg/v:SI 4 r4 [orig:134 z.1023 ] [134])
            (const_int 15 [0xf]))) 117 {*arm_shiftsi3} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%] 
(code_label 69 68 70 9 290 "" [1 uses])

(note 70 69 71 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 9 arch/arm/vfp/vfpsingle.c:306 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:139 z ] [139])
            (reg/v:SI 5 r5 [orig:138 a ] [138]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 72 71 73 9 arch/arm/vfp/vfpsingle.c:306 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 77)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  10 [39.0%]  (fallthru)
;; Succ edge  11 [61.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  9 [39.0%]  (fallthru)
(note 73 72 74 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 130 10 arch/arm/vfp/vfpsingle.c:307 (set (reg:SI 0 r0 [orig:141 D.4294 ] [141])
        (ashiftrt:SI (reg/v:SI 5 r5 [orig:138 a ] [138])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(jump_insn 130 74 123 10 arch/arm/vfp/vfpsingle.c:307 (return) -1 (nil))
;; End of basic block 10 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 123 130 77)

;; Start of basic block ( 9 5) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 12 [ip] 14 [lr] 24 [cc]

;; Pred edge  9 [61.0%] 
;; Pred edge  5 [100.0%] 
(code_label 77 123 78 11 288 "" [2 uses])

(note 78 77 81 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 81 78 107 11 NOTE_INSN_DELETED)

(note 107 81 87 11 NOTE_INSN_DELETED)

(note 87 107 84 11 NOTE_INSN_DELETED)

(insn 84 87 83 11 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg:SI 0 r0 [ __n ])
        (ashift:SI (reg/v:SI 5 r5 [orig:138 a ] [138])
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 83 84 85 11 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg:SI 1 r1 [ __n+4 ])
        (lshiftrt:SI (reg/v:SI 5 r5 [orig:138 a ] [138])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 85 83 88 11 arch/arm/vfp/vfpsingle.c:311 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1784626))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1784626))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (expr_list:REG_UNUSED (reg:QI 14 lr)
            (expr_list:REG_UNUSED (reg:QI 12 ip)
                (expr_list:REG_UNUSED (reg/v:SI 1 r1 [ __rem ])
                    (expr_list:REG_UNUSED (reg:SI 3 r3)
                        (nil)))))))

(insn 88 85 89 11 arch/arm/vfp/vfpsingle.c:312 (set (reg:SI 0 r0 [orig:141 D.4294 ] [141])
        (plus:SI (lshiftrt:SI (reg/v:SI 4 r4 [ __base ])
                (const_int 1 [0x1]))
            (reg:SI 2 r2 [ __res ]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [ __res ])
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  11 [100.0%]  (fallthru)
(code_label 89 88 90 12 291 "" [0 uses])

(note 90 89 101 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 101 90 132 12 arch/arm/vfp/vfpsingle.c:314 (use (reg/i:SI 0 r0)) -1 (nil))

(jump_insn 132 101 131 12 arch/arm/vfp/vfpsingle.c:314 (return) -1 (nil))
;; End of basic block 12 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 131 132 125)

(note 125 131 126 NOTE_INSN_DELETED)

(note 126 125 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fsqrt (vfp_single_fsqrt)[0:159]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 31 n_edges 43 count 60 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 31 n_edges 43 count 61 (    2)

**scanning insn=330
mems_found = 0, cannot_delete = true

**scanning insn=331
mems_found = 0, cannot_delete = true

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=16
mems_found = 0, cannot_delete = true

**scanning insn=327
mems_found = 0, cannot_delete = true

**scanning insn=328
mems_found = 0, cannot_delete = false

**scanning insn=329
mems_found = 0, cannot_delete = false

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=31
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=13
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 26 [0x1a]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 26 [0x1a]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 26 [0x1a]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 26 [0x1a]))
  varying cselib base=3782 offset = 26
 processing cselib store [26..28)
mems_found = 1, cannot_delete = false

**scanning insn=17
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 24 [0x18]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 24 [0x18]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 24 [0x18]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 24 [0x18]))
  varying cselib base=3782 offset = 24
 processing cselib store [24..26)
    trying store in insn=13 gid=-1[26..28)
mems_found = 1, cannot_delete = false

**scanning insn=19
mems_found = 0, cannot_delete = true

**scanning insn=32
mems_found = 0, cannot_delete = true

**scanning insn=34
mems_found = 0, cannot_delete = true

**scanning insn=39
mems_found = 0, cannot_delete = true

**scanning insn=37
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))
  varying cselib base=2 offset = 28
 processing cselib store [28..32)
mems_found = 1, cannot_delete = false

**scanning insn=40
mems_found = 0, cannot_delete = true

**scanning insn=42
mems_found = 0, cannot_delete = true

**scanning insn=43
mems_found = 0, cannot_delete = true

**scanning insn=45
mems_found = 0, cannot_delete = true

**scanning insn=285
mems_found = 0, cannot_delete = true

**scanning insn=277
mems_found = 0, cannot_delete = true

**scanning insn=278
mems_found = 0, cannot_delete = true

**scanning insn=287
mems_found = 0, cannot_delete = true

**scanning insn=64
mems_found = 0, cannot_delete = true

**scanning insn=65
mems_found = 0, cannot_delete = true

**scanning insn=67
mems_found = 0, cannot_delete = true

**scanning insn=289
mems_found = 0, cannot_delete = true

**scanning insn=324
mems_found = 0, cannot_delete = true

**scanning insn=325
mems_found = 0, cannot_delete = false

**scanning insn=326
mems_found = 0, cannot_delete = false

**scanning insn=84
mems_found = 0, cannot_delete = true

**scanning insn=85
mems_found = 0, cannot_delete = true

**scanning insn=88
mems_found = 0, cannot_delete = true

**scanning insn=89
mems_found = 0, cannot_delete = true

**scanning insn=91
mems_found = 0, cannot_delete = true

**scanning insn=96
mems_found = 0, cannot_delete = true

**scanning insn=93
mems_found = 0, cannot_delete = true

**scanning insn=94
mems_found = 0, cannot_delete = true

**scanning insn=95
mems_found = 0, cannot_delete = true

**scanning insn=97
  mem: (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>)

   after canon_rtx address: (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=98
mems_found = 0, cannot_delete = true

**scanning insn=291
mems_found = 0, cannot_delete = true

**scanning insn=105
mems_found = 0, cannot_delete = true

**scanning insn=106
mems_found = 0, cannot_delete = true

**scanning insn=108
mems_found = 0, cannot_delete = true

**scanning insn=109
mems_found = 0, cannot_delete = true

**scanning insn=293
mems_found = 0, cannot_delete = true

**scanning insn=114
mems_found = 0, cannot_delete = true

**scanning insn=116
mems_found = 0, cannot_delete = true

**scanning insn=121
  mem: (plus:SI (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
    (const_int 2 [0x2]))
expanding: r5 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
    (const_int 2 [0x2]))
  varying cselib base=1 offset = 2
 processing cselib load mem:(mem/s/j:HI (plus:SI (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
        (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=128
mems_found = 0, cannot_delete = true

**scanning insn=119
  mem: (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])

   after canon_rtx address: (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
expanding: r5 into: NULL

   after cselib_expand address: (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])

   after canon_rtx address: (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 5 r5 [orig:139 vsp ] [139]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=124
  mem: (plus:SI (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
    (const_int 4 [0x4]))
expanding: r5 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=122
mems_found = 0, cannot_delete = true

**scanning insn=123
mems_found = 0, cannot_delete = true

**scanning insn=127
mems_found = 0, cannot_delete = true

**scanning insn=129
  mem: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)
  gid=1 offset=0 
 processing const load gid=1[0..4)

**scanning insn=130
mems_found = 0, cannot_delete = true

**scanning insn=295
mems_found = 0, cannot_delete = true

**scanning insn=137
mems_found = 0, cannot_delete = true

**scanning insn=138
mems_found = 0, cannot_delete = true

**scanning insn=141
mems_found = 0, cannot_delete = true

**scanning insn=142
mems_found = 0, cannot_delete = true

**scanning insn=145
mems_found = 0, cannot_delete = true

**scanning insn=146
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=2 offset=0 
 processing const load gid=2[0..4)

**scanning insn=149
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 26 [0x1a]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 26 [0x1a]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 26 [0x1a]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 26 [0x1a]))
  varying cselib base=1 offset = 26
 processing cselib load mem:(mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
        (const_int 26 [0x1a])) [0 vsm.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=150
mems_found = 0, cannot_delete = true

**scanning insn=151
mems_found = 0, cannot_delete = true

**scanning insn=157
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 24 [0x18]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 24 [0x18]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 24 [0x18]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 24 [0x18]))
  varying cselib base=1 offset = 24
 processing cselib load mem:(mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
        (const_int 24 [0x18])) [0 vsm.exponent+0 S2 A64])
mems_found = 0, cannot_delete = true

**scanning insn=165
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))
  varying cselib base=1 offset = 28
 processing cselib load mem:(mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
        (const_int 28 [0x1c])) [0 vsm.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=158
mems_found = 0, cannot_delete = true

**scanning insn=155
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 18 [0x12]))
  varying cselib base=1 offset = 18
 processing cselib store [18..20)
mems_found = 1, cannot_delete = false

**scanning insn=159
mems_found = 0, cannot_delete = true

**scanning insn=161
mems_found = 0, cannot_delete = true

**scanning insn=162
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))
  varying cselib base=1 offset = 16
 processing cselib store [16..18)
    trying store in insn=155 gid=-1[18..20)
mems_found = 1, cannot_delete = false

**scanning insn=166
  mem: (symbol_ref:SI ("vfp_estimate_sqrt_significand") [flags 0x3] <function_decl 0x10a9da80 vfp_estimate_sqrt_significand>)

   after canon_rtx address: (symbol_ref:SI ("vfp_estimate_sqrt_significand") [flags 0x3] <function_decl 0x10a9da80 vfp_estimate_sqrt_significand>)
  gid=3 offset=0 
 processing const load gid=3[0..4)

**scanning insn=168
mems_found = 0, cannot_delete = true

**scanning insn=169
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))
  varying cselib base=4 offset = 20
 processing cselib store [20..24)
mems_found = 1, cannot_delete = false

**scanning insn=170
mems_found = 0, cannot_delete = true

**scanning insn=171
mems_found = 0, cannot_delete = true

**scanning insn=172
mems_found = 0, cannot_delete = true

**scanning insn=174
mems_found = 0, cannot_delete = true

**scanning insn=175
mems_found = 0, cannot_delete = true

**scanning insn=177
mems_found = 0, cannot_delete = true

**scanning insn=178
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))
  varying cselib base=1 offset = 20
 processing cselib store [20..24)
mems_found = 1, cannot_delete = false

**scanning insn=297
mems_found = 0, cannot_delete = true

**scanning insn=183
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 24 [0x18]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 24 [0x18]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 24 [0x18]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 24 [0x18]))
  varying cselib base=1 offset = 24
 processing cselib load mem:(mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
        (const_int 24 [0x18])) [0 vsm.exponent+0 S2 A64])
mems_found = 0, cannot_delete = true

**scanning insn=320
mems_found = 0, cannot_delete = false

**scanning insn=321
mems_found = 0, cannot_delete = false

**scanning insn=184
mems_found = 0, cannot_delete = true

**scanning insn=185
mems_found = 0, cannot_delete = true

**scanning insn=196
mems_found = 0, cannot_delete = true

**scanning insn=302
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))
  varying cselib base=1 offset = 28
 processing cselib load mem:(mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
        (const_int 28 [0x1c])) [0 vsm.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=187
mems_found = 0, cannot_delete = true

**scanning insn=191
mems_found = 0, cannot_delete = true

**scanning insn=188
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))
  varying cselib base=1 offset = 28
 processing cselib store [28..32)
mems_found = 1, cannot_delete = false

**scanning insn=192
mems_found = 0, cannot_delete = true

**scanning insn=322
mems_found = 0, cannot_delete = true

**scanning insn=323
mems_found = 0, cannot_delete = true

**scanning insn=200
mems_found = 0, cannot_delete = true

**scanning insn=299
mems_found = 0, cannot_delete = true

**scanning insn=204
mems_found = 0, cannot_delete = true

**scanning insn=310
mems_found = 0, cannot_delete = true

**scanning insn=311
mems_found = 0, cannot_delete = true

**scanning insn=312
mems_found = 0, cannot_delete = true

**scanning insn=313
mems_found = 0, cannot_delete = true

**scanning insn=306
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))
  varying cselib base=4 offset = 8
 processing cselib store [8..16)
mems_found = 1, cannot_delete = false

**scanning insn=314
mems_found = 0, cannot_delete = true

**scanning insn=315
mems_found = 0, cannot_delete = true

**scanning insn=316
mems_found = 0, cannot_delete = true

**scanning insn=317
mems_found = 0, cannot_delete = true

**scanning insn=318
mems_found = 0, cannot_delete = true

**scanning insn=319
mems_found = 0, cannot_delete = true

**scanning insn=214
mems_found = 0, cannot_delete = true

**scanning insn=212
mems_found = 0, cannot_delete = true

**scanning insn=215
mems_found = 0, cannot_delete = true

**scanning insn=281
mems_found = 0, cannot_delete = true

**scanning insn=231
mems_found = 0, cannot_delete = true

**scanning insn=232
mems_found = 0, cannot_delete = true

**scanning insn=233
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))
  varying cselib base=4 offset = 20
 processing cselib store [20..24)
mems_found = 1, cannot_delete = false

**scanning insn=236
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))
  varying cselib base=1 offset = 20
 processing cselib load mem:(mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
        (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=244
mems_found = 0, cannot_delete = true

**scanning insn=246
mems_found = 0, cannot_delete = true

**scanning insn=245
mems_found = 0, cannot_delete = true

**scanning insn=239
mems_found = 0, cannot_delete = true

**scanning insn=247
mems_found = 0, cannot_delete = true

**scanning insn=241
mems_found = 0, cannot_delete = true

**scanning insn=242
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))
  varying cselib base=1 offset = 20
 processing cselib store [20..24)
mems_found = 1, cannot_delete = false

**scanning insn=248
  mem: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)

   after canon_rtx address: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)
  gid=4 offset=0 
 processing const load gid=4[0..4)

**scanning insn=262
mems_found = 0, cannot_delete = false

**scanning insn=334
mems_found = 0, cannot_delete = true
group 0(0+0): n  p 
group 1(0+0): n  p 
group 2(0+0): n  p 
group 3(0+0): n  p 
group 4(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fsqrt

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 8[r8] 9[r9] 10[sl] 11[fp] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={19d,26u} r1={11d,9u} r2={21d,25u} r3={23d,20u} r4={2d,4u} r5={5d,9u} r6={5d,5u} r8={6d,11u} r9={6d,8u} r10={4d,6u} r11={5d,5u} r12={7d,3u} r13={3d,60u,4d} r14={7d,3u} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={25d,21u} r25={4d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={5d} r101={5d} r102={5d} r103={5d} r104={5d} r105={5d} r106={5d} r107={5d} r108={5d} r109={5d} r110={5d} r111={5d} r112={5d} r113={5d} r114={5d} r115={5d} r116={5d} r117={5d} r118={5d} r119={5d} r120={5d} r121={5d} r122={5d} r123={5d} r124={5d} r125={5d} r126={5d} r127={5d} 
;;    total ref usage 922{699d,215u,8e} in 133{128 regular + 5 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  def 	 1 [r1] 2 [r2] 4 [r4] 6 [r6] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 330 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 330 7 331 2 arch/arm/vfp/vfpsingle.c:317 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 8 r8))
            (use (reg:SI 9 r9))
            (use (reg:SI 10 sl))
            (use (reg:SI 11 fp))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 6 r6)
            (expr_list:REG_DEAD (reg:SI 5 r5)
                (expr_list:REG_DEAD (reg:SI 4 r4)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -32 [0xffffffffffffffe0])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [0 S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [0 S4 A32])
                                    (reg:SI 6 r6))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [0 S4 A32])
                                    (reg:SI 8 r8))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 16 [0x10])) [0 S4 A32])
                                    (reg:SI 9 r9))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 20 [0x14])) [0 S4 A32])
                                    (reg:SI 10 sl))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 24 [0x18])) [0 S4 A32])
                                    (reg:SI 11 fp))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 28 [0x1c])) [0 S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))

(insn/f 331 330 332 2 arch/arm/vfp/vfpsingle.c:317 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(note 332 331 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 332 10 2 NOTE_INSN_FUNCTION_BEG)

(note 10 6 11 2 NOTE_INSN_DELETED)

(note 11 10 14 2 NOTE_INSN_DELETED)

(note 14 11 15 2 NOTE_INSN_DELETED)

(note 15 14 20 2 NOTE_INSN_DELETED)

(note 20 15 21 2 NOTE_INSN_DELETED)

(note 21 20 22 2 NOTE_INSN_DELETED)

(note 22 21 25 2 NOTE_INSN_DELETED)

(note 25 22 26 2 NOTE_INSN_DELETED)

(note 26 25 28 2 NOTE_INSN_DELETED)

(note 28 26 29 2 NOTE_INSN_DELETED)

(note 29 28 30 2 NOTE_INSN_DELETED)

(note 30 29 2 2 NOTE_INSN_DELETED)

(insn 2 30 16 2 arch/arm/vfp/vfpsingle.c:317 (set (reg/v:SI 4 r4 [orig:151 sd ] [151])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (nil))

(insn 16 2 327 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 1 r1 [orig:136 D.6005 ] [136])
        (zero_extract:SI (reg/v:SI 2 r2 [orig:153 m ] [153])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn 327 16 328 2 arch/arm/vfp/vfp.h:195 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:153 m ] [153])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 328 327 329 2 arch/arm/vfp/vfp.h:195 (cond_exec (lt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 0 r0 [orig:135 D.6008 ] [135])
            (const_int 32768 [0x8000]))) 2345 {neon_vornv2di+78} (nil))

(insn 329 328 18 2 arch/arm/vfp/vfp.h:195 (cond_exec (ge (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 0 r0 [orig:135 D.6008 ] [135])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 18 329 31 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 2 r2 [159])
        (ashift:SI (reg/v:SI 2 r2 [orig:153 m ] [153])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(insn 31 18 5 2 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 1 r1 [orig:136 D.6005 ] [136])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 1 r1 [orig:136 D.6005 ] [136])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn 5 31 13 2 arch/arm/vfp/vfpsingle.c:317 (set (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(insn 13 5 17 2 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 26 [0x1a])) [0 vsm.sign+0 S2 A16])
        (reg:HI 0 r0 [orig:135 D.6008 ] [135])) 176 {*movhi_insn_arch4} (nil))

(insn 17 13 19 2 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [0 vsm.exponent+0 S2 A64])
        (reg:HI 1 r1 [orig:136 D.6005 ] [136])) 176 {*movhi_insn_arch4} (nil))

(insn 19 17 32 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 2 r2 [orig:137 significand ] [137])
        (lshiftrt:SI (reg:SI 2 r2 [159])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(jump_insn 32 19 33 2 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC_DNE 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 33 32 34 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 3 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 2 r2 [orig:137 significand ] [137])
        (ior:SI (reg/v:SI 2 r2 [orig:137 significand ] [137])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 1 [r1] 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 35 34 36 4 296 "" [1 uses])

(note 36 35 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 38 36 39 4 NOTE_INSN_DELETED)

(insn 39 38 37 4 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [orig:136 D.6005 ] [136])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 37 39 40 4 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 2 r2 [orig:137 significand ] [137])) 167 {*arm_movsi_insn} (nil))

(jump_insn 40 37 41 4 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 4 -> ( 5 8)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  5 [28.0%]  (fallthru)
;; Succ edge  8 [72.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [28.0%]  (fallthru)
(note 41 40 42 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 5 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:137 significand ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 43 42 44 5 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 44 43 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 285 6 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 2 r2 [orig:140 tm ] [140])
        (plus:SI (reg/v:SI 2 r2 [orig:140 tm ] [140])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const_int 8 [0x8])
        (nil)))

(jump_insn 285 45 286 6 (set (pc)
        (label_ref 81)) 242 {*arm_jump} (nil))
;; End of basic block 6 -> ( 11)
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  11 [100.0%] 

(barrier 286 285 48)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 48 286 49 7 298 "" [1 uses])

(note 49 48 50 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 50 49 277 7 NOTE_INSN_DELETED)

(insn 277 50 278 7 arch/arm/vfp/vfp.h:237 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 2 r2 [orig:137 significand ] [137])
                (const_int 1 [0x1])
                (const_int 29 [0x1d]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:137 significand ] [137])
        (nil)))

(insn 278 277 287 7 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 2 r2 [orig:140 tm ] [140])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(jump_insn 287 278 288 7 (set (pc)
        (label_ref 81)) 242 {*arm_jump} (nil))
;; End of basic block 7 -> ( 11)
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  11 [100.0%] 

(barrier 288 287 62)

;; Start of basic block ( 4) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [72.0%] 
(code_label 62 288 63 8 297 "" [1 uses])

(note 63 62 64 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 64 63 65 8 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [orig:136 D.6005 ] [136])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:136 D.6005 ] [136])
        (nil)))

(jump_insn 65 64 66 8 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 70)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 10 9)
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 0 [r0] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 66 65 67 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 289 9 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 2 r2 [orig:140 tm ] [140])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(jump_insn 289 67 290 9 (set (pc)
        (label_ref 81)) 242 {*arm_jump} (nil))
;; End of basic block 9 -> ( 11)
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  11 [100.0%] 

(barrier 290 289 70)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  8 [50.0%] 
(code_label 70 290 71 10 301 "" [1 uses])

(note 71 70 279 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 279 71 324 10 NOTE_INSN_DELETED)

(insn 324 279 325 10 arch/arm/vfp/vfp.h:242 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:137 significand ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 325 324 326 10 arch/arm/vfp/vfp.h:242 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 2 r2 [orig:140 tm ] [140])
            (const_int 3 [0x3]))) 2345 {neon_vornv2di+78} (nil))

(insn 326 325 81 10 arch/arm/vfp/vfp.h:242 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 2 r2 [orig:140 tm ] [140])
            (const_int 5 [0x5]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 10 -> ( 11)
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10 7 6 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%] 
;; Pred edge  6 [100.0%] 
;; Pred edge  9 [100.0%] 
(code_label 81 326 82 11 299 "" [3 uses])

(note 82 81 83 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 83 82 84 11 NOTE_INSN_DELETED)

(insn 84 83 85 11 arch/arm/vfp/vfpsingle.c:323 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 2 r2 [orig:140 tm ] [140])
                        (const_int 24 [0x18]))
                    (const_int 0 [0x0])))
            (clobber (scratch:SI))
        ]) 70 {*andsi3_compare0_scratch} (nil))

(jump_insn 85 84 86 11 arch/arm/vfp/vfpsingle.c:323 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 133)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11 -> ( 12 18)
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  18 [50.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  11 [50.0%]  (fallthru)
(note 86 85 87 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 87 86 88 12 NOTE_INSN_DELETED)

(insn 88 87 89 12 arch/arm/vfp/vfpsingle.c:326 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 2 r2 [orig:140 tm ] [140])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:140 tm ] [140])
        (nil)))

(jump_insn 89 88 90 12 arch/arm/vfp/vfpsingle.c:326 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 0 [r0] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  13 [29.0%]  (fallthru)
;; Succ edge  14 [71.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6]
;; live  kill	 14 [lr]

;; Pred edge  12 [29.0%]  (fallthru)
(note 90 89 92 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 92 90 91 13 NOTE_INSN_DELETED)

(insn 91 92 96 13 arch/arm/vfp/vfpsingle.c:327 (set (reg/f:SI 5 r5 [173])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUIV (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))
        (nil)))

(insn 96 91 93 13 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 3 r3)
        (reg/v:SI 6 r6 [orig:154 fpscr ] [154])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
        (nil)))

(insn 93 96 94 13 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [173])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))
        (nil)))

(insn 94 93 95 13 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (nil))

(insn 95 94 97 13 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 97 95 98 13 arch/arm/vfp/vfpsingle.c:327 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 98 97 291 13 arch/arm/vfp/vfpsingle.c:327 (set (reg/v:SI 6 r6 [orig:141 ret ] [141])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 291 98 292 13 (set (pc)
        (label_ref 117)) 242 {*arm_jump} (nil))
;; End of basic block 13 -> ( 17)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  17 [100.0%] 

(barrier 292 291 103)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  12 [71.0%] 
(code_label 103 292 104 14 304 "" [1 uses])

(note 104 103 105 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 14 arch/arm/vfp/vfpsingle.c:328 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:135 D.6008 ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [orig:135 D.6008 ] [135])
        (nil)))

(jump_insn 106 105 135 14 arch/arm/vfp/vfpsingle.c:328 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 112)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  15 [39.0%]  (fallthru)
;; Succ edge  16 [61.0%] 

;; Start of basic block ( 14 18) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 5 [r5] 6 [r6]
;; live  in  	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 5 [r5] 6 [r6]
;; live  kill	

;; Pred edge  14 [39.0%]  (fallthru)
;; Pred edge  18 [39.0%] 
(code_label 135 106 107 15 308 "" [1 uses])

(note 107 135 108 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 108 107 109 15 arch/arm/vfp/vfpsingle.c:330 (set (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 13 sp)
            (const_int 24 [0x18]))
        (nil)))

(insn 109 108 293 15 arch/arm/vfp/vfpsingle.c:331 (set (reg/v:SI 6 r6 [orig:141 ret ] [141])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 293 109 294 15 (set (pc)
        (label_ref 117)) 242 {*arm_jump} (nil))
;; End of basic block 15 -> ( 17)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  17 [100.0%] 

(barrier 294 293 112)

;; Start of basic block ( 21 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 5 [r5] 6 [r6]
;; live  in  	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 5 [r5] 6 [r6]
;; live  kill	

;; Pred edge  21 [71.0%] 
;; Pred edge  14 [61.0%] 
(code_label 112 294 113 16 306 "" [2 uses])

(note 113 112 114 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 114 113 116 16 arch/arm/vfp/vfpsingle.c:334 (set (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 116 114 117 16 arch/arm/vfp/vfpsingle.c:335 (set (reg/v:SI 6 r6 [orig:141 ret ] [141])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 17)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 16 13 15) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%] 
;; Pred edge  15 [100.0%] 
(code_label 117 116 118 17 305 "" [2 uses])

(note 118 117 120 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note 120 118 125 17 NOTE_INSN_DELETED)

(note 125 120 126 17 NOTE_INSN_DELETED)

(note 126 125 121 17 NOTE_INSN_DELETED)

(insn 121 126 128 17 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 3 r3 [orig:178 <variable>.sign ] [178])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 128 121 119 17 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 1 r1)
        (reg/v:SI 4 r4 [orig:151 sd ] [151])) 167 {*arm_movsi_insn} (nil))

(insn 119 128 124 17 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 2 r2 [orig:176 <variable>.exponent ] [176])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 5 r5 [orig:139 vsp ] [139]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 124 119 122 17 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 0 r0 [orig:182 <variable>.significand ] [182])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 122 124 123 17 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 3 r3 [179])
        (ashift:SI (reg:SI 3 r3 [orig:178 <variable>.sign ] [178])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 123 122 127 17 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 3 r3 [180])
        (plus:SI (mult:SI (reg:SI 2 r2 [orig:176 <variable>.exponent ] [176])
                (const_int 8388608 [0x800000]))
            (reg:SI 3 r3 [179]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:176 <variable>.exponent ] [176])
        (nil)))

(insn 127 123 129 17 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 0 r0)
        (plus:SI (lshiftrt:SI (reg:SI 0 r0 [orig:182 <variable>.significand ] [182])
                (const_int 7 [0x7]))
            (reg:SI 3 r3 [180]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 3 r3 [180])
        (nil)))

(call_insn 129 127 130 17 arch/arm/vfp/vfpsingle.c:337 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 130 129 295 17 arch/arm/vfp/vfpsingle.c:338 (set (reg:SI 0 r0 [orig:148 D.4453 ] [148])
        (reg/v:SI 6 r6 [orig:141 ret ] [141])) 167 {*arm_movsi_insn} (nil))

(jump_insn 295 130 296 17 arch/arm/vfp/vfpsingle.c:338 (set (pc)
        (label_ref 250)) 242 {*arm_jump} (nil))
;; End of basic block 17 -> ( 30)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  30 [100.0%] 

(barrier 296 295 133)

;; Start of basic block ( 11) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  11 [50.0%] 
(code_label 133 296 134 18 303 "" [1 uses])

(note 134 133 136 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note 136 134 137 18 NOTE_INSN_DELETED)

(insn 137 136 138 18 arch/arm/vfp/vfpsingle.c:344 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 2 r2 [orig:140 tm ] [140])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 138 137 139 18 arch/arm/vfp/vfpsingle.c:344 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 135)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 18 -> ( 15 19)
;; lr  out 	 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  15 [39.0%] 
;; Succ edge  19 [61.0%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  18 [61.0%]  (fallthru)
(note 139 138 140 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(note 140 139 141 19 NOTE_INSN_DELETED)

(insn 141 140 142 19 arch/arm/vfp/vfpsingle.c:350 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 2 r2 [orig:140 tm ] [140])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:140 tm ] [140])
        (nil)))

(jump_insn 142 141 143 19 arch/arm/vfp/vfpsingle.c:350 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 147)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 19 -> ( 20 21)
;; lr  out 	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  20 [29.0%]  (fallthru)
;; Succ edge  21 [71.0%] 

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  19 [29.0%]  (fallthru)
(note 143 142 144 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(note 144 143 145 20 NOTE_INSN_DELETED)

(insn 145 144 146 20 arch/arm/vfp/vfpsingle.c:351 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (nil))

(call_insn 146 145 147 20 arch/arm/vfp/vfpsingle.c:351 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 20 -> ( 21)
;; lr  out 	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 19 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 5 [r5] 24 [cc]
;; live  in  	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  19 [71.0%] 
;; Pred edge  20 [100.0%]  (fallthru)
(code_label 147 146 148 21 309 "" [1 uses])

(note 148 147 149 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 149 148 150 21 arch/arm/vfp/vfpsingle.c:356 (set (reg:SI 5 r5 [orig:187 vsm.sign ] [187])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 26 [0x1a])) [0 vsm.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 150 149 151 21 arch/arm/vfp/vfpsingle.c:356 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 5 r5 [orig:187 vsm.sign ] [187])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 151 150 152 21 arch/arm/vfp/vfpsingle.c:356 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 112)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 21 -> ( 16 22)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  16 [71.0%] 
;; Succ edge  22 [29.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  21 [29.0%]  (fallthru)
(note 152 151 156 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(note 156 152 167 22 NOTE_INSN_DELETED)

(note 167 156 157 22 NOTE_INSN_DELETED)

(insn 157 167 165 22 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 0 r0 [orig:190 D.4460 ] [190])
        (sign_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 24 [0x18])) [0 vsm.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 165 157 158 22 arch/arm/vfp/vfpsingle.c:366 (set (reg:SI 1 r1)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 vsm.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 158 165 155 22 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 3 r3 [191])
        (plus:SI (reg:SI 0 r0 [orig:190 D.4460 ] [190])
            (const_int -127 [0xffffffffffffff81]))) 4 {*arm_addsi3} (nil))

(insn 155 158 159 22 arch/arm/vfp/vfpsingle.c:364 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 18 [0x12])) [0 vsd.sign+0 S2 A16])
        (reg:HI 5 r5 [orig:187 vsm.sign ] [187])) 176 {*movhi_insn_arch4} (nil))

(insn 159 155 161 22 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 3 r3 [192])
        (ashiftrt:SI (reg:SI 3 r3 [191])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 161 159 162 22 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 3 r3 [194])
        (plus:SI (reg:SI 3 r3 [192])
            (const_int 127 [0x7f]))) 4 {*arm_addsi3} (nil))

(insn 162 161 166 22 arch/arm/vfp/vfpsingle.c:365 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 vsd.exponent+0 S2 A64])
        (reg:HI 3 r3 [194])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 3 r3 [194])
        (nil)))

(call_insn 166 162 168 22 arch/arm/vfp/vfpsingle.c:366 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_estimate_sqrt_significand") [flags 0x3] <function_decl 0x10a9da80 vfp_estimate_sqrt_significand>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 168 166 169 22 arch/arm/vfp/vfpsingle.c:366 (set (reg:SI 0 r0 [orig:133 ivtmp.1072 ] [133])
        (plus:SI (reg:SI 0 r0)
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (nil))

(insn 169 168 170 22 arch/arm/vfp/vfpsingle.c:366 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])
        (reg:SI 0 r0 [orig:133 ivtmp.1072 ] [133])) 167 {*arm_movsi_insn} (nil))

(insn 170 169 171 22 arch/arm/vfp/vfpsingle.c:373 (set (reg:SI 3 r3 [196])
        (and:SI (reg:SI 0 r0 [orig:133 ivtmp.1072 ] [133])
            (const_int 127 [0x7f]))) 67 {*arm_andsi3_insn} (nil))

(insn 171 170 172 22 arch/arm/vfp/vfpsingle.c:373 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [196])
            (const_int 5 [0x5]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [196])
        (nil)))

(jump_insn 172 171 173 22 arch/arm/vfp/vfpsingle.c:373 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 234)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 22 -> ( 23 29)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  23 [50.0%]  (fallthru)
;; Succ edge  29 [50.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  22 [50.0%]  (fallthru)
(note 173 172 174 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 174 173 175 23 arch/arm/vfp/vfpsingle.c:374 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:133 ivtmp.1072 ] [133])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 175 174 176 23 arch/arm/vfp/vfpsingle.c:374 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 181)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
            (nil))))
;; End of basic block 23 -> ( 24 25)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  24 [27.0%]  (fallthru)
;; Succ edge  25 [73.0%] 

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  23 [27.0%]  (fallthru)
(note 176 175 177 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 177 176 178 24 arch/arm/vfp/vfpsingle.c:375 (set (reg:SI 3 r3 [197])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 178 177 297 24 arch/arm/vfp/vfpsingle.c:375 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])
        (reg:SI 3 r3 [197])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [197])
        (expr_list:REG_EQUAL (const_int -1 [0xffffffffffffffff])
            (nil))))

(jump_insn 297 178 298 24 (set (pc)
        (label_ref 234)) 242 {*arm_jump} (nil))
;; End of basic block 24 -> ( 29)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  29 [100.0%] 

(barrier 298 297 181)

;; Start of basic block ( 23) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 8 [r8] 9 [r9] 10 [sl] 11 [fp]
;; live  kill	 24 [cc]

;; Pred edge  23 [73.0%] 
(code_label 181 298 182 25 311 "" [1 uses])

(note 182 181 183 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 183 182 320 25 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 3 r3 [orig:198 vsm.exponent ] [198])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 24 [0x18])) [0 vsm.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 320 183 321 25 arch/arm/vfp/vfpsingle.c:381 (set (reg:SI 8 r8 [orig:204 D.4482 ] [204])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_UNUSED (reg:SI 8 r8 [orig:204 D.4482 ] [204])
        (nil)))

(insn 321 320 206 25 arch/arm/vfp/vfpsingle.c:381 (set (reg:SI 9 r9 [ D.4482+4 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_UNUSED (reg:SI 9 r9 [ D.4482+4 ])
        (nil)))

(note 206 321 184 25 NOTE_INSN_DELETED)

(insn 184 206 185 25 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 3 r3 [199])
        (and:SI (reg:SI 3 r3 [orig:198 vsm.exponent ] [198])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 185 184 196 25 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 3 r3 [200])
        (xor:SI (reg:SI 3 r3 [199])
            (const_int 1 [0x1]))) 96 {*arm_xorsi3} (nil))

(insn 196 185 302 25 arch/arm/vfp/vfpsingle.c:381 (set (reg:DI 10 sl [207])
        (mult:DI (zero_extend:DI (reg:SI 0 r0 [orig:133 ivtmp.1072 ] [133]))
            (zero_extend:DI (reg:SI 0 r0 [orig:133 ivtmp.1072 ] [133])))) 51 {*umulsidi3_v6} (nil))

(insn 302 196 187 25 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 2 r2 [orig:201 vsm.significand ] [201])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 vsm.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 vsm.significand+0 S4 A32])
        (nil)))

(insn 187 302 191 25 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 3 r3 [orig:144 D.4482 ] [144])
        (ashift:SI (reg:SI 2 r2 [orig:201 vsm.significand ] [201])
            (reg:SI 3 r3 [200]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:201 vsm.significand ] [201])
        (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -4 [0xfffffffffffffffc])) [0 vsm.significand+0 S4 A32])
            (nil))))

(insn 191 187 188 25 arch/arm/vfp/vfpsingle.c:381 (set (reg:SI 9 r9 [ D.4482+4 ])
        (reg:SI 3 r3 [orig:144 D.4482 ] [144])) 167 {*arm_movsi_insn} (nil))

(insn 188 191 192 25 arch/arm/vfp/vfpsingle.c:379 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 vsm.significand+0 S4 A32])
        (reg:SI 3 r3 [orig:144 D.4482 ] [144])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:144 D.4482 ] [144])
        (nil)))

(insn 192 188 322 25 arch/arm/vfp/vfpsingle.c:381 (set (reg:SI 8 r8 [orig:204 D.4482 ] [204])
        (reg:SI 5 r5 [orig:187 vsm.sign ] [187])) 167 {*arm_movsi_insn} (nil))

(insn 322 192 323 25 arch/arm/vfp/vfpsingle.c:381 (set (reg:SI 2 r2 [orig:138 rem ] [138])
        (reg:SI 8 r8 [orig:204 D.4482 ] [204])) 167 {*arm_movsi_insn} (nil))

(insn 323 322 200 25 arch/arm/vfp/vfpsingle.c:381 (set (reg:SI 3 r3 [ rem+4 ])
        (reg:SI 9 r9 [ D.4482+4 ])) 167 {*arm_movsi_insn} (nil))

(insn 200 323 299 25 arch/arm/vfp/vfpsingle.c:381 (parallel [
            (set (reg/v:DI 2 r2 [orig:138 rem ] [138])
                (minus:DI (reg/v:DI 2 r2 [orig:138 rem ] [138])
                    (reg:DI 10 sl [207])))
            (clobber (reg:CC 24 cc))
        ]) 20 {*arm_subdi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(jump_insn 299 200 300 25 (set (pc)
        (label_ref 210)) 242 {*arm_jump} (nil))
;; End of basic block 25 -> ( 27)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  27 [100.0%] 

(barrier 300 299 213)

;; Start of basic block ( 27) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 24 [cc]
;; live  kill	

;; Pred edge  27 [21.0%] 
(code_label 213 300 203 26 313 "" [1 uses])

(note 203 213 208 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(note 208 203 204 26 NOTE_INSN_DELETED)

(insn 204 208 310 26 arch/arm/vfp/vfpsingle.c:387 (set (reg:DI 8 r8)
        (zero_extend:DI (reg:SI 0 r0 [orig:133 ivtmp.1072 ] [133]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 310 204 311 26 arch/arm/vfp/vfpsingle.c:387 (set (reg:SI 10 sl)
        (reg:SI 8 r8)) 167 {*arm_movsi_insn} (nil))

(insn 311 310 312 26 arch/arm/vfp/vfpsingle.c:387 (set (reg:SI 11 fp [+4 ])
        (reg:SI 9 r9 [+4 ])) 167 {*arm_movsi_insn} (nil))

(insn 312 311 313 26 arch/arm/vfp/vfpsingle.c:387 (parallel [
            (set (reg:CC_C 24 cc)
                (compare:CC_C (plus:SI (reg:SI 8 r8)
                        (reg:SI 10 sl))
                    (reg:SI 8 r8)))
            (set (reg:SI 8 r8)
                (plus:SI (reg:SI 8 r8)
                    (reg:SI 10 sl)))
        ]) 10 {*addsi3_compare_op1} (expr_list:REG_DEAD (reg:SI 10 sl)
        (nil)))

(insn 313 312 306 26 arch/arm/vfp/vfpsingle.c:387 (set (reg:SI 9 r9 [+4 ])
        (plus:SI (ltu:SI (reg:CC_C 24 cc)
                (const_int 0 [0x0]))
            (plus:SI (reg:SI 9 r9 [+4 ])
                (reg:SI 11 fp [+4 ])))) 14 {*addsi3_carryin} (expr_list:REG_DEAD (reg:CC_C 24 cc)
        (expr_list:REG_DEAD (reg:SI 11 fp [+4 ])
            (nil))))

(insn 306 313 314 26 arch/arm/vfp/vfpsingle.c:387 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S8 A64])
        (reg:DI 8 r8)) 163 {*arm_movdi} (nil))

(insn 314 306 315 26 arch/arm/vfp/vfpsingle.c:387 (set (reg:SI 10 sl)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 315 314 316 26 arch/arm/vfp/vfpsingle.c:387 (set (reg:SI 11 fp [+4 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 316 315 317 26 arch/arm/vfp/vfpsingle.c:387 (set (reg:SI 8 r8 [210])
        (ior:SI (reg:SI 8 r8 [210])
            (reg:SI 10 sl))) 89 {*arm_iorsi3} (nil))

(insn 317 316 318 26 arch/arm/vfp/vfpsingle.c:387 (set (reg:SI 9 r9 [+4 ])
        (ior:SI (reg:SI 9 r9 [+4 ])
            (reg:SI 11 fp [+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 11 fp [+4 ])
        (nil)))

(insn 318 317 319 26 arch/arm/vfp/vfpsingle.c:387 (parallel [
            (set (reg:CC_C 24 cc)
                (compare:CC_C (plus:SI (reg:SI 2 r2 [orig:138 rem ] [138])
                        (reg:SI 8 r8 [210]))
                    (reg:SI 2 r2 [orig:138 rem ] [138])))
            (set (reg:SI 2 r2 [orig:138 rem ] [138])
                (plus:SI (reg:SI 2 r2 [orig:138 rem ] [138])
                    (reg:SI 8 r8 [210])))
        ]) 10 {*addsi3_compare_op1} (nil))

(insn 319 318 210 26 arch/arm/vfp/vfpsingle.c:387 (set (reg:SI 3 r3 [ rem+4 ])
        (plus:SI (ltu:SI (reg:CC_C 24 cc)
                (const_int 0 [0x0]))
            (plus:SI (reg:SI 3 r3 [ rem+4 ])
                (reg:SI 9 r9 [+4 ])))) 14 {*addsi3_carryin} (expr_list:REG_DEAD (reg:CC_C 24 cc)
        (nil)))
;; End of basic block 26 -> ( 27)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  27 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 26 25) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  26 [100.0%]  (fallthru,dfs_back)
;; Pred edge  25 [100.0%] 
(code_label 210 319 211 27 312 "" [1 uses])

(note 211 210 214 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 214 211 212 27 arch/arm/vfp/vfpsingle.c:385 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [ rem+4 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 212 214 215 27 arch/arm/vfp/vfpsingle.c:387 (set (reg:SI 0 r0 [orig:133 ivtmp.1072 ] [133])
        (plus:SI (reg:SI 0 r0 [orig:133 ivtmp.1072 ] [133])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(jump_insn 215 212 264 27 arch/arm/vfp/vfpsingle.c:385 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 27 -> ( 26 28)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  26 [21.0%] 
;; Succ edge  28 [79.0%]  (fallthru,loop_exit)

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 11 [fp] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 11 [fp]

;; Pred edge  27 [79.0%]  (fallthru,loop_exit)
(note 264 215 225 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(note 225 264 226 28 NOTE_INSN_DELETED)

(note 226 225 282 28 NOTE_INSN_DELETED)

(note 282 226 281 28 NOTE_INSN_DELETED)

(insn 281 282 231 28 arch/arm/vfp/vfpsingle.c:389 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ior:SI (reg:SI 2 r2 [orig:138 rem ] [138])
                        (reg:SI 3 r3 [ rem+4 ]))
                    (const_int 0 [0x0])))
            (clobber (reg:SI 11 fp))
        ]) 92 {*iorsi3_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [ rem+4 ])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:138 rem ] [138])
            (expr_list:REG_UNUSED (reg:SI 11 fp)
                (nil)))))

(insn 231 281 232 28 arch/arm/vfp/vfpsingle.c:389 (set (reg:SI 0 r0 [214])
        (plus:SI (reg:SI 0 r0 [orig:133 ivtmp.1072 ] [133])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 232 231 233 28 arch/arm/vfp/vfpsingle.c:389 (set (reg:SI 0 r0 [215])
        (ior:SI (ne:SI (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 0 r0 [214]))) 277 {*ior_scc} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -12 [0xfffffffffffffff4])) [0 vsd.significand+0 S4 A32])
            (nil))))

(insn 233 232 234 28 arch/arm/vfp/vfpsingle.c:389 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])
        (reg:SI 0 r0 [215])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [215])
        (nil)))
;; End of basic block 28 -> ( 29)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 22 28 24) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr]
;; live  kill	 14 [lr]

;; Pred edge  22 [50.0%] 
;; Pred edge  28 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%] 
(code_label 234 233 235 29 310 "" [2 uses])

(note 235 234 237 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(note 237 235 238 29 NOTE_INSN_DELETED)

(note 238 237 240 29 NOTE_INSN_DELETED)

(note 240 238 243 29 NOTE_INSN_DELETED)

(note 243 240 236 29 NOTE_INSN_DELETED)

(insn 236 243 244 29 arch/arm/vfp/vfpsingle.c:392 (set (reg:SI 12 ip [orig:145 D.4471 ] [145])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])
        (nil)))

(insn 244 236 246 29 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 0 r0)
        (reg/v:SI 4 r4 [orig:151 sd ] [151])) 167 {*arm_movsi_insn} (nil))

(insn 246 244 245 29 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 2 r2)
        (reg/v:SI 6 r6 [orig:154 fpscr ] [154])) 167 {*arm_movsi_insn} (nil))

(insn 245 246 239 29 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 239 245 247 29 arch/arm/vfp/vfpsingle.c:392 (set (reg:SI 14 lr [218])
        (and:SI (reg:SI 12 ip [orig:145 D.4471 ] [145])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 247 239 241 29 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 241 247 242 29 arch/arm/vfp/vfpsingle.c:392 (set (reg:SI 12 ip [220])
        (ior:SI (lshiftrt:SI (reg:SI 12 ip [orig:145 D.4471 ] [145])
                (const_int 1 [0x1]))
            (reg:SI 14 lr [218]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 14 lr [218])
        (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -12 [0xfffffffffffffff4])) [0 vsd.significand+0 S4 A32])
            (nil))))

(insn 242 241 248 29 arch/arm/vfp/vfpsingle.c:392 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])
        (reg:SI 12 ip [220])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [220])
        (nil)))

(call_insn 248 242 250 29 arch/arm/vfp/vfpsingle.c:394 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 29 -> ( 30)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 29 17) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%] 
(code_label 250 248 251 30 307 "" [1 uses])

(note 251 250 262 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 262 251 333 30 arch/arm/vfp/vfpsingle.c:395 (use (reg/i:SI 0 r0)) -1 (nil))

(note 333 262 334 30 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 334 333 335 30 arch/arm/vfp/vfpsingle.c:395 (unspec_volatile [
            (return)
        ] 1) -1 (nil))
;; End of basic block 30 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 335 334 301)

(note 301 335 303 NOTE_INSN_DELETED)

(note 303 301 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fcvtd (vfp_single_fcvtd)[0:165]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 25 n_edges 33 count 47 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 25 n_edges 33 count 48 (  1.9)

**scanning insn=232
mems_found = 0, cannot_delete = true

**scanning insn=233
mems_found = 0, cannot_delete = true

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=17
mems_found = 0, cannot_delete = true

**scanning insn=30
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=12
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 26 [0x1a]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 26 [0x1a]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 26 [0x1a]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 26 [0x1a]))
  varying cselib base=3778 offset = 26
 processing cselib store [26..28)
mems_found = 1, cannot_delete = false

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=16
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 24 [0x18]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 24 [0x18]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 24 [0x18]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 24 [0x18]))
  varying cselib base=3778 offset = 24
 processing cselib store [24..26)
    trying store in insn=12 gid=-1[26..28)
mems_found = 1, cannot_delete = false

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=31
mems_found = 0, cannot_delete = true

**scanning insn=33
mems_found = 0, cannot_delete = true

**scanning insn=38
mems_found = 0, cannot_delete = true

**scanning insn=36
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))
  varying cselib base=2 offset = 28
 processing cselib store [28..32)
mems_found = 1, cannot_delete = false

**scanning insn=39
mems_found = 0, cannot_delete = true

**scanning insn=41
mems_found = 0, cannot_delete = true

**scanning insn=42
mems_found = 0, cannot_delete = true

**scanning insn=44
mems_found = 0, cannot_delete = true

**scanning insn=194
mems_found = 0, cannot_delete = true

**scanning insn=50
mems_found = 0, cannot_delete = true

**scanning insn=51
mems_found = 0, cannot_delete = true

**scanning insn=53
mems_found = 0, cannot_delete = true

**scanning insn=54
mems_found = 0, cannot_delete = true

**scanning insn=196
mems_found = 0, cannot_delete = true

**scanning insn=59
mems_found = 0, cannot_delete = true

**scanning insn=198
mems_found = 0, cannot_delete = true

**scanning insn=64
mems_found = 0, cannot_delete = true

**scanning insn=65
mems_found = 0, cannot_delete = true

**scanning insn=67
mems_found = 0, cannot_delete = true

**scanning insn=200
mems_found = 0, cannot_delete = true

**scanning insn=229
mems_found = 0, cannot_delete = true

**scanning insn=230
mems_found = 0, cannot_delete = false

**scanning insn=231
mems_found = 0, cannot_delete = false

**scanning insn=83
mems_found = 0, cannot_delete = true

**scanning insn=87
mems_found = 0, cannot_delete = true

**scanning insn=88
mems_found = 0, cannot_delete = true

**scanning insn=91
mems_found = 0, cannot_delete = true

**scanning insn=92
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=227
mems_found = 0, cannot_delete = false

**scanning insn=228
mems_found = 0, cannot_delete = false

**scanning insn=95
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 26 [0x1a]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 26 [0x1a]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 26 [0x1a]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 26 [0x1a]))
  varying cselib base=1 offset = 26
 processing cselib load mem:(mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
        (const_int 26 [0x1a])) [0 vsm.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=103
mems_found = 0, cannot_delete = true

**scanning insn=99
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 28 [0x1c]))
  varying cselib base=1 offset = 28
 processing cselib load mem:(mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
        (const_int 28 [0x1c])) [0 vsm.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=96
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 10 [0xa]))
  varying cselib base=1 offset = 10
 processing cselib store [10..12)
mems_found = 1, cannot_delete = false

**scanning insn=100
mems_found = 0, cannot_delete = true

**scanning insn=101
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))
  varying cselib base=1 offset = 16
 processing cselib store [16..24)
    trying store in insn=96 gid=-1[10..12)
mems_found = 1, cannot_delete = false

**scanning insn=104
mems_found = 0, cannot_delete = true

**scanning insn=109
mems_found = 0, cannot_delete = true

**scanning insn=106
mems_found = 0, cannot_delete = true

**scanning insn=108
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))
  varying cselib base=2 offset = 8
 processing cselib store [8..10)
mems_found = 1, cannot_delete = false

**scanning insn=110
mems_found = 0, cannot_delete = true

**scanning insn=223
mems_found = 0, cannot_delete = true

**scanning insn=224
mems_found = 0, cannot_delete = true

**scanning insn=225
mems_found = 0, cannot_delete = true

**scanning insn=226
mems_found = 0, cannot_delete = true

**scanning insn=114
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))
  varying cselib base=3 offset = 16
 processing cselib store [16..24)
mems_found = 1, cannot_delete = false

**scanning insn=202
mems_found = 0, cannot_delete = true

**scanning insn=120
mems_found = 0, cannot_delete = true

**scanning insn=121
mems_found = 0, cannot_delete = true

**scanning insn=125
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))
  varying cselib base=1 offset = 8
 processing cselib store [8..10)
mems_found = 1, cannot_delete = false

**scanning insn=204
mems_found = 0, cannot_delete = true

**scanning insn=130
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 24 [0x18]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 24 [0x18]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 24 [0x18]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 24 [0x18]))
  varying cselib base=1 offset = 24
 processing cselib load mem:(mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
        (const_int 24 [0x18])) [0 vsm.exponent+0 S2 A64])
mems_found = 0, cannot_delete = true

**scanning insn=132
mems_found = 0, cannot_delete = true

**scanning insn=133
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 8 [0x8]))
  varying cselib base=1 offset = 8
 processing cselib store [8..10)
mems_found = 1, cannot_delete = false

**scanning insn=139
mems_found = 0, cannot_delete = true

**scanning insn=141
mems_found = 0, cannot_delete = true

**scanning insn=142
mems_found = 0, cannot_delete = true

**scanning insn=140
mems_found = 0, cannot_delete = true

**scanning insn=210
mems_found = 0, cannot_delete = true

**scanning insn=138
  mem: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)

   after cselib_expand address: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)
  varying cselib base=4 offset = 0
 processing cselib store [0..4)
mems_found = 1, cannot_delete = false

**scanning insn=143
  mem: (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x41] <function_decl 0x10a9da00 vfp_double_normaliseround>)

   after canon_rtx address: (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x41] <function_decl 0x10a9da00 vfp_double_normaliseround>)
  gid=1 offset=0 
 processing const load gid=1[0..4)

**scanning insn=144
mems_found = 0, cannot_delete = true

**scanning insn=206
mems_found = 0, cannot_delete = true

**scanning insn=212
mems_found = 0, cannot_delete = true

**scanning insn=213
mems_found = 0, cannot_delete = true

**scanning insn=150
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 20 [0x14]))
  varying cselib base=1 offset = 20
 processing cselib load mem:(mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
        (const_int 20 [0x14])) [0 vdd.significand+4 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=214
mems_found = 0, cannot_delete = false

**scanning insn=215
mems_found = 0, cannot_delete = false

**scanning insn=162
mems_found = 0, cannot_delete = true

**scanning insn=216
mems_found = 0, cannot_delete = true

**scanning insn=217
mems_found = 0, cannot_delete = true

**scanning insn=209
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 16 [0x10]))
  varying cselib base=1 offset = 16
 processing cselib load mem:(mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
        (const_int 16 [0x10])) [0 vdd.significand+0 S4 A64])
mems_found = 0, cannot_delete = true

**scanning insn=153
mems_found = 0, cannot_delete = true

**scanning insn=163
mems_found = 0, cannot_delete = true

**scanning insn=154
mems_found = 0, cannot_delete = true

**scanning insn=166
mems_found = 0, cannot_delete = true

**scanning insn=156
mems_found = 0, cannot_delete = true

**scanning insn=219
mems_found = 0, cannot_delete = true

**scanning insn=220
mems_found = 0, cannot_delete = true

**scanning insn=221
mems_found = 0, cannot_delete = true

**scanning insn=222
mems_found = 0, cannot_delete = true

**scanning insn=167
  mem: (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>)

   after canon_rtx address: (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>)
  gid=2 offset=0 
 processing const load gid=2[0..4)

**scanning insn=174
mems_found = 0, cannot_delete = true

**scanning insn=180
mems_found = 0, cannot_delete = false

**scanning insn=236
mems_found = 0, cannot_delete = true
group 0(0+0): n  p 
group 1(0+0): n  p 
group 2(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fcvtd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 8[r8] 9[r9] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={13d,13u} r1={12d,11u} r2={12d,14u} r3={10d,8u} r4={4d,4u} r5={2d,4u} r6={11d,14u} r7={5d,6u} r8={3d,7u} r9={3d,4u} r12={5d,3u} r13={3d,47u,2d} r14={4d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={15d,13u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} 
;;    total ref usage 584{432d,150u,2e} in 97{94 regular + 3 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 5 [r5] 7 [r7] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 5 [r5] 7 [r7] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 232 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 232 7 233 2 arch/arm/vfp/vfpsingle.c:483 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 9 r9))
            (use (reg:SI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 7 r7)
            (expr_list:REG_DEAD (reg:SI 5 r5)
                (expr_list:REG_DEAD (reg:SI 4 r4)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -28 [0xffffffffffffffe4])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [0 S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [0 S4 A32])
                                    (reg:SI 6 r6))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [0 S4 A32])
                                    (reg:SI 7 r7))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 16 [0x10])) [0 S4 A32])
                                    (reg:SI 8 r8))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 20 [0x14])) [0 S4 A32])
                                    (reg:SI 9 r9))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 24 [0x18])) [0 S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))

(insn/f 233 232 234 2 arch/arm/vfp/vfpsingle.c:483 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -36 [0xffffffffffffffdc]))) -1 (nil))

(note 234 233 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 234 13 2 NOTE_INSN_FUNCTION_BEG)

(note 13 6 14 2 NOTE_INSN_DELETED)

(note 14 13 19 2 NOTE_INSN_DELETED)

(note 19 14 20 2 NOTE_INSN_DELETED)

(note 20 19 21 2 NOTE_INSN_DELETED)

(note 21 20 24 2 NOTE_INSN_DELETED)

(note 24 21 25 2 NOTE_INSN_DELETED)

(note 25 24 27 2 NOTE_INSN_DELETED)

(note 27 25 28 2 NOTE_INSN_DELETED)

(note 28 27 29 2 NOTE_INSN_DELETED)

(note 29 28 2 2 NOTE_INSN_DELETED)

(insn 2 29 15 2 arch/arm/vfp/vfpsingle.c:483 (set (reg/v:SI 5 r5 [orig:141 dd ] [141])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dd ])
        (nil)))

(insn 15 2 10 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 1 r1 [orig:134 D.6069 ] [134])
        (zero_extract:SI (reg/v:SI 2 r2 [orig:143 m ] [143])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn 10 15 17 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 0 r0 [145])
        (and:SI (reg/v:SI 2 r2 [orig:143 m ] [143])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 17 10 30 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 2 r2 [149])
        (ashift:SI (reg/v:SI 2 r2 [orig:143 m ] [143])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(insn 30 17 11 2 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 1 r1 [orig:134 D.6069 ] [134])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 1 r1 [orig:134 D.6069 ] [134])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn 11 30 12 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 0 r0 [146])
        (lshiftrt:SI (reg:SI 0 r0 [145])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 12 11 5 2 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 26 [0x1a])) [0 vsm.sign+0 S2 A16])
        (reg:HI 0 r0 [146])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 0 r0 [146])
        (nil)))

(insn 5 12 16 2 arch/arm/vfp/vfpsingle.c:483 (set (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(insn 16 5 18 2 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [0 vsm.exponent+0 S2 A64])
        (reg:HI 1 r1 [orig:134 D.6069 ] [134])) 176 {*movhi_insn_arch4} (nil))

(insn 18 16 31 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 2 r2 [orig:135 significand ] [135])
        (lshiftrt:SI (reg:SI 2 r2 [149])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(jump_insn 31 18 32 2 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC_DNE 24 cc)
                (const_int 0 [0x0]))
            (label_ref 34)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 1 [r1] 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 1 [r1] 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 32 31 33 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 3 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 2 r2 [orig:135 significand ] [135])
        (ior:SI (reg/v:SI 2 r2 [orig:135 significand ] [135])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 1 [r1] 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 1 [r1] 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 34 33 35 4 321 "" [1 uses])

(note 35 34 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 37 35 38 4 NOTE_INSN_DELETED)

(insn 38 37 36 4 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [orig:134 D.6069 ] [134])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 36 38 39 4 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 2 r2 [orig:135 significand ] [135])) 167 {*arm_movsi_insn} (nil))

(jump_insn 39 36 40 4 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 4 -> ( 5 10)
;; lr  out 	 1 [r1] 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  5 [28.0%]  (fallthru)
;; Succ edge  10 [72.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 5 [r5] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 5 [r5] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [28.0%]  (fallthru)
(note 40 39 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 41 40 42 5 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:135 significand ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 42 41 43 5 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 47)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 2 [r2] 5 [r5] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 2 [r2] 5 [r5] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 6 [r6]
;; live  in  	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 6 [r6]
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 43 42 44 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 194 6 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 6 r6 [orig:137 tm ] [137])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 8 [0x8])
        (nil)))

(jump_insn 194 44 195 6 (set (pc)
        (label_ref 81)) 242 {*arm_jump} (nil))
;; End of basic block 6 -> ( 13)
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  13 [100.0%] 

(barrier 195 194 47)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 5 [r5] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 5 [r5] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 47 195 48 7 323 "" [1 uses])

(note 48 47 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 49 48 50 7 NOTE_INSN_DELETED)

(insn 50 49 51 7 arch/arm/vfp/vfp.h:234 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 2 r2 [orig:135 significand ] [135])
                (const_int 1 [0x1])
                (const_int 29 [0x1d]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:135 significand ] [135])
        (nil)))

(jump_insn 51 50 52 7 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 57)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 9 8)
;; lr  out 	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  9 [50.0%] 
;; Succ edge  8 [50.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 6 [r6]
;; live  in  	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 4 [r4] 6 [r6]
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 52 51 53 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 8 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 6 r6 [orig:137 tm ] [137])
        (const_int 48 [0x30])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 48 [0x30])
        (nil)))

(insn 54 53 196 8 arch/arm/vfp/vfpsingle.c:497 (set (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(jump_insn 196 54 197 8 (set (pc)
        (label_ref 84)) 242 {*arm_jump} (nil))
;; End of basic block 8 -> ( 14)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  14 [100.0%] 

(barrier 197 196 57)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 6 [r6]
;; live  in  	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 6 [r6]
;; live  kill	

;; Pred edge  7 [50.0%] 
(code_label 57 197 58 9 325 "" [1 uses])

(note 58 57 59 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 198 9 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 6 r6 [orig:137 tm ] [137])
        (const_int 16 [0x10])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 16 [0x10])
        (nil)))

(jump_insn 198 59 199 9 (set (pc)
        (label_ref 81)) 242 {*arm_jump} (nil))
;; End of basic block 9 -> ( 13)
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  13 [100.0%] 

(barrier 199 198 62)

;; Start of basic block ( 4) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [72.0%] 
(code_label 62 199 63 10 322 "" [1 uses])

(note 63 62 64 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 64 63 65 10 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [orig:134 D.6069 ] [134])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:134 D.6069 ] [134])
        (nil)))

(jump_insn 65 64 66 10 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 70)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10 -> ( 12 11)
;; lr  out 	 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  12 [50.0%] 
;; Succ edge  11 [50.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 6 [r6]
;; live  in  	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 6 [r6]
;; live  kill	

;; Pred edge  10 [50.0%]  (fallthru)
(note 66 65 67 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 200 11 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 6 r6 [orig:137 tm ] [137])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(jump_insn 200 67 201 11 (set (pc)
        (label_ref 81)) 242 {*arm_jump} (nil))
;; End of basic block 11 -> ( 13)
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  13 [100.0%] 

(barrier 201 200 70)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 2 [r2] 6 [r6] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 6 [r6] 24 [cc]
;; live  kill	

;; Pred edge  10 [50.0%] 
(code_label 70 201 71 12 327 "" [1 uses])

(note 71 70 72 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 72 71 229 12 NOTE_INSN_DELETED)

(insn 229 72 230 12 arch/arm/vfp/vfp.h:242 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:135 significand ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:135 significand ] [135])
        (nil)))

(insn 230 229 231 12 arch/arm/vfp/vfp.h:242 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 6 r6 [orig:137 tm ] [137])
            (const_int 3 [0x3]))) 2345 {neon_vornv2di+78} (nil))

(insn 231 230 81 12 arch/arm/vfp/vfp.h:242 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 6 r6 [orig:137 tm ] [137])
            (const_int 5 [0x5]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 12 -> ( 13)
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12 6 9 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%] 
;; Pred edge  9 [100.0%] 
;; Pred edge  11 [100.0%] 
(code_label 81 231 82 13 324 "" [3 uses])

(note 82 81 83 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 13 arch/arm/vfp/vfpsingle.c:487 (set (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 13 -> ( 14)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 13 8) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%] 
(code_label 84 83 85 14 326 "" [1 uses])

(note 85 84 86 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note 86 85 87 14 NOTE_INSN_DELETED)

(insn 87 86 88 14 arch/arm/vfp/vfpsingle.c:499 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 6 r6 [orig:137 tm ] [137])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 88 87 89 14 arch/arm/vfp/vfpsingle.c:499 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  15 [29.0%]  (fallthru)
;; Succ edge  16 [71.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  14 [29.0%]  (fallthru)
(note 89 88 90 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note 90 89 91 15 NOTE_INSN_DELETED)

(insn 91 90 92 15 arch/arm/vfp/vfpsingle.c:500 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (nil))

(call_insn 92 91 93 15 arch/arm/vfp/vfpsingle.c:500 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 15 -> ( 16)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  kill	

;; Pred edge  14 [71.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 93 92 94 16 329 "" [1 uses])

(note 94 93 97 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note 97 94 102 16 NOTE_INSN_DELETED)

(note 102 97 227 16 NOTE_INSN_DELETED)

(insn 227 102 228 16 arch/arm/vfp/vfpsingle.c:503 (set (reg:SI 2 r2 [orig:138 D.4607 ] [138])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_UNUSED (reg:SI 2 r2 [orig:138 D.4607 ] [138])
        (nil)))

(insn 228 227 95 16 arch/arm/vfp/vfpsingle.c:503 (set (reg:SI 3 r3 [ D.4607+4 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_UNUSED (reg:SI 3 r3 [ D.4607+4 ])
        (nil)))

(insn 95 228 103 16 arch/arm/vfp/vfpsingle.c:502 (set (reg:SI 12 ip [orig:139 D.4604 ] [139])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 26 [0x1a])) [0 vsm.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 103 95 99 16 arch/arm/vfp/vfpsingle.c:508 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 6 r6 [orig:137 tm ] [137])
                        (const_int 24 [0x18]))
                    (const_int 0 [0x0])))
            (set (reg:SI 1 r1 [165])
                (and:SI (reg/v:SI 6 r6 [orig:137 tm ] [137])
                    (const_int 24 [0x18])))
        ]) 69 {*andsi3_compare0} (nil))

(insn 99 103 96 16 arch/arm/vfp/vfpsingle.c:503 (set (reg:SI 3 r3 [ D.4607+4 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 vsm.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 96 99 100 16 arch/arm/vfp/vfpsingle.c:502 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 10 [0xa])) [0 vdd.sign+0 S2 A16])
        (reg:HI 12 ip [orig:139 D.4604 ] [139])) 176 {*movhi_insn_arch4} (nil))

(insn 100 96 101 16 arch/arm/vfp/vfpsingle.c:503 (set (reg:SI 2 r2 [orig:138 D.4607 ] [138])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 101 100 104 16 arch/arm/vfp/vfpsingle.c:503 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 vdd.significand+0 S8 A64])
        (reg:DI 2 r2 [orig:138 D.4607 ] [138])) 163 {*arm_movdi} (nil))

(jump_insn 104 101 105 16 arch/arm/vfp/vfpsingle.c:508 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 117)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16 -> ( 17 19)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 12 [ip] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 12 [ip] 13 [sp]


;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  19 [50.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 1 [r1] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 1 [r1] 24 [cc]
;; live  kill	

;; Pred edge  16 [50.0%]  (fallthru)
(note 105 104 109 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 109 105 106 17 arch/arm/vfp/vfpsingle.c:510 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 6 r6 [orig:137 tm ] [137])
            (const_int 16 [0x10]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 6 r6 [orig:137 tm ] [137])
        (nil)))

(insn 106 109 108 17 arch/arm/vfp/vfpsingle.c:509 (set (reg:SI 1 r1 [167])
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int -63489 [0xffffffffffff07ff])
        (nil)))

(insn 108 106 110 17 arch/arm/vfp/vfpsingle.c:509 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 vdd.exponent+0 S2 A64])
        (reg:HI 1 r1 [167])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 1 r1 [167])
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(jump_insn 110 108 111 17 arch/arm/vfp/vfpsingle.c:510 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 147)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 17 -> ( 18 23)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp]


;; Succ edge  18 [28.0%]  (fallthru)
;; Succ edge  23 [72.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 6 [r6] 7 [r7]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 6 [r6] 7 [r7]
;; live  kill	

;; Pred edge  17 [28.0%]  (fallthru)
(note 111 110 223 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 223 111 224 18 arch/arm/vfp/vfpsingle.c:511 (set (reg:SI 6 r6 [168])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 224 223 225 18 arch/arm/vfp/vfpsingle.c:511 (set (reg:SI 7 r7 [+4 ])
        (const_int 536870912 [0x20000000])) 167 {*arm_movsi_insn} (nil))

(insn 225 224 226 18 arch/arm/vfp/vfpsingle.c:511 (set (reg:SI 0 r0 [169])
        (ior:SI (reg:SI 2 r2 [orig:138 D.4607 ] [138])
            (reg:SI 6 r6 [168]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 6 r6 [168])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:138 D.4607 ] [138])
            (nil))))

(insn 226 225 114 18 arch/arm/vfp/vfpsingle.c:511 (set (reg:SI 1 r1 [+4 ])
        (ior:SI (reg:SI 3 r3 [ D.4607+4 ])
            (reg:SI 7 r7 [+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 7 r7 [+4 ])
        (expr_list:REG_DEAD (reg:SI 3 r3 [ D.4607+4 ])
            (nil))))

(insn 114 226 202 18 arch/arm/vfp/vfpsingle.c:511 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 vdd.significand+0 S8 A64])
        (reg:DI 0 r0 [169])) 163 {*arm_movdi} (nil))

(jump_insn 202 114 203 18 (set (pc)
        (label_ref 147)) 242 {*arm_jump} (nil))
;; End of basic block 18 -> ( 23)
;; lr  out 	 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 12 [ip] 13 [sp]


;; Succ edge  23 [100.0%] 

(barrier 203 202 117)

;; Start of basic block ( 16) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  16 [50.0%] 
(code_label 117 203 118 19 330 "" [1 uses])

(note 118 117 119 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(note 119 118 120 19 NOTE_INSN_DELETED)

(insn 120 119 121 19 arch/arm/vfp/vfpsingle.c:513 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 6 r6 [orig:137 tm ] [137])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 121 120 122 19 arch/arm/vfp/vfpsingle.c:513 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 128)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 19 -> ( 20 21)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  20 [50.0%]  (fallthru)
;; Succ edge  21 [50.0%] 

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  19 [50.0%]  (fallthru)
(note 122 121 125 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 125 122 204 20 arch/arm/vfp/vfpsingle.c:514 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 vdd.exponent+0 S2 A64])
        (reg:HI 1 r1 [165])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 1 r1 [165])
        (nil)))

(jump_insn 204 125 205 20 (set (pc)
        (label_ref 134)) 242 {*arm_jump} (nil))
;; End of basic block 20 -> ( 22)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  22 [100.0%] 

(barrier 205 204 128)

;; Start of basic block ( 19) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  19 [50.0%] 
(code_label 128 205 129 21 332 "" [1 uses])

(note 129 128 130 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 132 21 arch/arm/vfp/vfpsingle.c:516 (set (reg:SI 3 r3 [orig:174 vsm.exponent ] [174])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 24 [0x18])) [0 vsm.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 132 130 133 21 arch/arm/vfp/vfpsingle.c:516 (set (reg:SI 3 r3 [175])
        (plus:SI (reg:SI 3 r3 [orig:174 vsm.exponent ] [174])
            (const_int 896 [0x380]))) 4 {*arm_addsi3} (nil))

(insn 133 132 134 21 arch/arm/vfp/vfpsingle.c:516 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 vdd.exponent+0 S2 A64])
        (reg:HI 3 r3 [175])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 3 r3 [175])
        (nil)))
;; End of basic block 21 -> ( 22)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip]
;; live  kill	 14 [lr]

;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%] 
(code_label 134 133 135 22 333 "" [1 uses])

(note 135 134 136 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(note 136 135 139 22 NOTE_INSN_DELETED)

(insn 139 136 141 22 arch/arm/vfp/vfpsingle.c:518 (set (reg:SI 0 r0)
        (reg/v:SI 5 r5 [orig:141 dd ] [141])) 167 {*arm_movsi_insn} (nil))

(insn 141 139 142 22 arch/arm/vfp/vfpsingle.c:518 (set (reg:SI 2 r2)
        (reg/v:SI 7 r7 [orig:144 fpscr ] [144])) 167 {*arm_movsi_insn} (nil))

(insn 142 141 140 22 arch/arm/vfp/vfpsingle.c:518 (set (reg:SI 3 r3)
        (reg/v:SI 4 r4 [orig:136 exceptions ] [136])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
        (nil)))

(insn 140 142 210 22 arch/arm/vfp/vfpsingle.c:518 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 210 140 138 22 arch/arm/vfp/vfpsingle.c:518 (set (reg/f:SI 12 ip [177])
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x10de5620>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x10de5620>)
        (nil)))

(insn 138 210 143 22 arch/arm/vfp/vfpsingle.c:518 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 12 ip [177])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 12 ip [177])
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x10de5620>)
            (nil))))

(call_insn 143 138 144 22 arch/arm/vfp/vfpsingle.c:518 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x41] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 144 143 206 22 arch/arm/vfp/vfpsingle.c:518 (set (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 206 144 207 22 arch/arm/vfp/vfpsingle.c:518 (set (pc)
        (label_ref 168)) 242 {*arm_jump} (nil))
;; End of basic block 22 -> ( 24)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  24 [100.0%] 

(barrier 207 206 147)

;; Start of basic block ( 17 18) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; lr  use 	 5 [r5] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  17 [72.0%] 
;; Pred edge  18 [100.0%] 
(code_label 147 207 148 23 331 "" [2 uses])

(note 148 147 151 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(note 151 148 164 23 NOTE_INSN_DELETED)

(note 164 151 212 23 NOTE_INSN_DELETED)

(insn 212 164 213 23 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 6 r6 [180])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 213 212 150 23 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 7 r7 [+4 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 150 213 214 23 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 3 r3 [orig:182 vdd.significand+4 ] [182])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vdd.significand+4 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vdd.significand+4 S4 A32])
        (nil)))

(insn 214 150 215 23 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 0 r0 [190])
        (reg:SI 6 r6 [180])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 6 r6 [180])
        (expr_list:REG_UNUSED (reg:SI 0 r0 [190])
            (nil))))

(insn 215 214 162 23 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 1 r1 [+4 ])
        (reg:SI 7 r7 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 7 r7 [+4 ])
        (expr_list:REG_UNUSED (reg:SI 1 r1 [+4 ])
            (nil))))

(insn 162 215 216 23 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 1 r1 [+4 ])
        (ashift:SI (reg:SI 12 ip [orig:139 D.4604 ] [139])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 12 ip [orig:139 D.4604 ] [139])
        (nil)))

(insn 216 162 217 23 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 8 r8 [185])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 217 216 209 23 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 9 r9 [+4 ])
        (const_int 2146435072 [0x7ff00000])) 167 {*arm_movsi_insn} (nil))

(insn 209 217 153 23 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 2 r2 [orig:183 vdd.significand ] [183])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 vdd.significand+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 vdd.significand+0 S4 A64])
        (nil)))

(insn 153 209 163 23 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 6 r6 [180])
        (lshiftrt:SI (reg:SI 2 r2 [orig:183 vdd.significand ] [183])
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:183 vdd.significand ] [183])
        (nil)))

(insn 163 153 154 23 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 0 r0 [190])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 154 163 166 23 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 6 r6 [180])
        (ior:SI (ashift:SI (reg:SI 3 r3 [orig:182 vdd.significand+4 ] [182])
                (const_int 22 [0x16]))
            (reg:SI 6 r6 [180]))) 270 {*arith_shiftsi} (nil))

(insn 166 154 156 23 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 2 r2)
        (reg/v:SI 5 r5 [orig:141 dd ] [141])) 167 {*arm_movsi_insn} (nil))

(insn 156 166 219 23 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 7 r7 [+4 ])
        (lshiftrt:SI (reg:SI 3 r3 [orig:182 vdd.significand+4 ] [182])
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:182 vdd.significand+4 ] [182])
        (nil)))

(insn 219 156 220 23 arch/arm/vfp/vfpsingle.c:521 (parallel [
            (set (reg:CC_C 24 cc)
                (compare:CC_C (plus:SI (reg:SI 8 r8 [185])
                        (reg:SI 6 r6 [180]))
                    (reg:SI 8 r8 [185])))
            (set (reg:SI 8 r8 [185])
                (plus:SI (reg:SI 8 r8 [185])
                    (reg:SI 6 r6 [180])))
        ]) 10 {*addsi3_compare_op1} (nil))

(insn 220 219 221 23 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 9 r9 [+4 ])
        (plus:SI (ltu:SI (reg:CC_C 24 cc)
                (const_int 0 [0x0]))
            (plus:SI (reg:SI 9 r9 [+4 ])
                (reg:SI 7 r7 [+4 ])))) 14 {*addsi3_carryin} (expr_list:REG_DEAD (reg:CC_C 24 cc)
        (nil)))

(insn 221 220 222 23 arch/arm/vfp/vfpsingle.c:521 (parallel [
            (set (reg:CC_C 24 cc)
                (compare:CC_C (plus:SI (reg:SI 0 r0 [190])
                        (reg:SI 8 r8 [185]))
                    (reg:SI 0 r0 [190])))
            (set (reg:SI 0 r0)
                (plus:SI (reg:SI 0 r0 [190])
                    (reg:SI 8 r8 [185])))
        ]) 10 {*addsi3_compare_op1} (nil))

(insn 222 221 167 23 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 1 r1 [+4 ])
        (plus:SI (ltu:SI (reg:CC_C 24 cc)
                (const_int 0 [0x0]))
            (plus:SI (reg:SI 1 r1 [+4 ])
                (reg:SI 9 r9 [+4 ])))) 14 {*addsi3_carryin} (expr_list:REG_DEAD (reg:CC_C 24 cc)
        (nil)))

(call_insn 167 222 168 23 arch/arm/vfp/vfpsingle.c:521 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))
;; End of basic block 23 -> ( 24)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 23 22) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  22 [100.0%] 
(code_label 168 167 169 24 334 "" [1 uses])

(note 169 168 174 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 174 169 180 24 arch/arm/vfp/vfpsingle.c:523 (set (reg/i:SI 0 r0)
        (reg/v:SI 4 r4 [orig:136 exceptions ] [136])) 167 {*arm_movsi_insn} (nil))

(insn 180 174 235 24 arch/arm/vfp/vfpsingle.c:523 (use (reg/i:SI 0 r0)) -1 (nil))

(note 235 180 236 24 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 236 235 237 24 arch/arm/vfp/vfpsingle.c:523 (unspec_volatile [
            (return)
        ] 1) -1 (nil))
;; End of basic block 24 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 237 236 208)

(note 208 237 211 NOTE_INSN_DELETED)

(note 211 208 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns
