#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 26 15:40:16 2024
# Process ID: 14696
# Current directory: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24928 C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\385-Final-Project-ksduda2-connor15\SPI_testing\SPI_testing.xpr
# Log file: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/vivado.log
# Journal file: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing\vivado.jou
# Running On: Connors_laptop, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 12, Host memory: 34042 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1093.719 ; gain = 265.910
update_compile_order -fileset sources_1
open_project C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/lab6_2/lab6_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/lab6_2/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.020 ; gain = 73.676
current_project SPI_testing
close_project
update_compile_order -fileset sources_1
close_project
open_project C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/lab5_v2/lab5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 20:20:25 2024...
id or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project HUB75_testing C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/HUB75_testing -part xc7s50csga324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
close_project
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: fpga_top
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1931.055 ; gain = 414.820
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga_top' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi2.sv:13]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/clock_divider.sv:3]
	Parameter DIV_N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/clock_divider.sv:3]
INFO: [Synth 8-6157] synthesizing module 'spi_module' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv:8]
	Parameter SPI_MASTER bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'pos_edge_det' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/pos_edge_det.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'pos_edge_det' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/pos_edge_det.sv:3]
INFO: [Synth 8-6157] synthesizing module 'neg_edge_det' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/neg_edge_det.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'neg_edge_det' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/neg_edge_det.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'spi_module' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv:8]
INFO: [Synth 8-6157] synthesizing module 'spi_module__parameterized0' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv:8]
	Parameter SPI_MASTER bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'spi_module__parameterized0' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'fpga_top' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi2.sv:13]
WARNING: [Synth 8-6014] Unused sequential element status_ignore_first_edge_reg was removed.  [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv:87]
WARNING: [Synth 8-6014] Unused sequential element activate_sclk_reg was removed.  [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv:83]
WARNING: [Synth 8-6014] Unused sequential element status_ignore_first_edge_reg was removed.  [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv:87]
WARNING: [Synth 8-3848] Net SCLK_OUT in module/entity spi_module__parameterized0 does not have driver. [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv:16]
WARNING: [Synth 8-3848] Net SS_OUT in module/entity spi_module__parameterized0 does not have driver. [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv:18]
WARNING: [Synth 8-7129] Port SCLK_OUT in module spi_module__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SS_OUT in module spi_module__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SS_IN in module spi_module is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2008.652 ; gain = 492.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2008.652 ; gain = 492.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2008.652 ; gain = 492.418
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2008.652 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2117.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2194.027 ; gain = 677.793
18 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2194.027 ; gain = 1006.664
set_property -name {xsim.simulate.runtime} -value {all} -objects [get_filesets sim_1]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\385-Final-Project-ksduda2-connor15\SPI_testing\SPI_testing.srcs\sources_1\new\spi2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\385-Final-Project-ksduda2-connor15\SPI_testing\SPI_testing.srcs\sources_1\new\clock_divider.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\385-Final-Project-ksduda2-connor15\SPI_testing\SPI_testing.srcs\sources_1\new\ADXL345.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\385-Final-Project-ksduda2-connor15\SPI_testing\SPI_testing.srcs\sim_1\new\SPI_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\385-Final-Project-ksduda2-connor15\SPI_testing\SPI_testing.srcs\sources_1\new\spi_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\385-Final-Project-ksduda2-connor15\SPI_testing\SPI_testing.srcs\sources_1\new\spi2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\385-Final-Project-ksduda2-connor15\SPI_testing\SPI_testing.srcs\sources_1\new\clock_divider.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\385-Final-Project-ksduda2-connor15\SPI_testing\SPI_testing.srcs\sources_1\new\ADXL345.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\385-Final-Project-ksduda2-connor15\SPI_testing\SPI_testing.srcs\sim_1\new\SPI_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\385-Final-Project-ksduda2-connor15\SPI_testing\SPI_testing.srcs\sources_1\new\spi_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\385-Final-Project-ksduda2-connor15\SPI_testing\SPI_testing.srcs\sources_1\new\spi2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\385-Final-Project-ksduda2-connor15\SPI_testing\SPI_testing.srcs\sources_1\new\clock_divider.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\385-Final-Project-ksduda2-connor15\SPI_testing\SPI_testing.srcs\sources_1\new\ADXL345.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\385-Final-Project-ksduda2-connor15\SPI_testing\SPI_testing.srcs\sim_1\new\SPI_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\385-Final-Project-ksduda2-connor15\SPI_testing\SPI_testing.srcs\sources_1\new\spi_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\385-Final-Project-ksduda2-connor15\SPI_testing\SPI_testing.srcs\sources_1\new\spi2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\385-Final-Project-ksduda2-connor15\SPI_testing\SPI_testing.srcs\sources_1\new\clock_divider.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\385-Final-Project-ksduda2-connor15\SPI_testing\SPI_testing.srcs\sources_1\new\ADXL345.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\385-Final-Project-ksduda2-connor15\SPI_testing\SPI_testing.srcs\sim_1\new\SPI_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\385-Final-Project-ksduda2-connor15\SPI_testing\SPI_testing.srcs\sources_1\new\spi_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
run all
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 157
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
run all
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 157
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/neg_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neg_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/pos_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv:104]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv:105]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'test_signal' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv:85]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider(DIV_N=32'sb010)
Compiling module xil_defaultlib.pos_edge_det
Compiling module xil_defaultlib.neg_edge_det
Compiling module xil_defaultlib.spi_module_default
Compiling module xil_defaultlib.spi_module(SPI_MASTER=1'b0)
Compiling module xil_defaultlib.testbench_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_spi_behav -key {Behavioral:sim_1:Functional:testbench_spi} -tclbatch {testbench_spi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench_spi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
ERROR: Could not open VCD file test_data/output.vcd for writing.
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 160
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_spi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2263.992 ; gain = 4.023
add_bp {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} 119
remove_bps -file {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} -line 119
add_bp {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} 130
remove_bps -file {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} -line 130
add_bp {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} 129
remove_bps -file {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} -line 129
add_bp {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} 129
add_bp {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} 130
remove_bps -file {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} -line 129
run all
$finish called at time : 156250 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 160
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/neg_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neg_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/pos_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider(DIV_N=32'sb010)
Compiling module xil_defaultlib.pos_edge_det
Compiling module xil_defaultlib.neg_edge_det
Compiling module xil_defaultlib.spi_module_default
Compiling module xil_defaultlib.spi_module(SPI_MASTER=1'b0)
Compiling module xil_defaultlib.testbench_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 130 in file 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv' not restored because it is no longer a breakable line.
ERROR: Could not open VCD file test_data/output.vcd for writing.
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 157
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2264.973 ; gain = 0.000
add_bp {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} 131
run all
Stopped at time : 156250 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 131
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
Stopped at time : 31250 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 131
remove_bps -file {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} -line 131
add_bp {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} 138
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
Stopped at time : 31250 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 138
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/neg_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neg_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/pos_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider(DIV_N=32'sb010)
Compiling module xil_defaultlib.pos_edge_det
Compiling module xil_defaultlib.neg_edge_det
Compiling module xil_defaultlib.spi_module_default
Compiling module xil_defaultlib.spi_module(SPI_MASTER=1'b0)
Compiling module xil_defaultlib.testbench_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
Stopped at time : 31250 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 138
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2268.930 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/neg_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neg_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/pos_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider(DIV_N=32'sb010)
Compiling module xil_defaultlib.pos_edge_det
Compiling module xil_defaultlib.neg_edge_det
Compiling module xil_defaultlib.spi_module_default
Compiling module xil_defaultlib.spi_module(SPI_MASTER=1'b0)
Compiling module xil_defaultlib.testbench_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
Stopped at time : 31250 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 138
run all
Stopped at time : 31250 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 138
run all
Stopped at time : 62500 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 138
remove_bps -file {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} -line 138
run all
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 157
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/neg_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neg_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/pos_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider(DIV_N=32'sb010)
Compiling module xil_defaultlib.pos_edge_det
Compiling module xil_defaultlib.neg_edge_det
Compiling module xil_defaultlib.spi_module_default
Compiling module xil_defaultlib.spi_module(SPI_MASTER=1'b0)
Compiling module xil_defaultlib.testbench_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 157
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2334.039 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/neg_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neg_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/pos_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_module
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 1 bits [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'data_word_send' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv:62]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'data_word_recv' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider(DIV_N=32'sb010)
Compiling module xil_defaultlib.pos_edge_det
Compiling module xil_defaultlib.neg_edge_det
Compiling module xil_defaultlib.spi_module_default
Compiling module xil_defaultlib.spi_module(SPI_MASTER=1'b0)
Compiling module xil_defaultlib.testbench_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 157
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2334.719 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/neg_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neg_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/pos_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider(DIV_N=32'sb010)
Compiling module xil_defaultlib.pos_edge_det
Compiling module xil_defaultlib.neg_edge_det
Compiling module xil_defaultlib.spi_module_default
Compiling module xil_defaultlib.spi_module(SPI_MASTER=1'b0)
Compiling module xil_defaultlib.testbench_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 157
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2336.324 ; gain = 0.281
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/neg_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neg_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/pos_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider(DIV_N=32'sb010)
Compiling module xil_defaultlib.pos_edge_det
Compiling module xil_defaultlib.neg_edge_det
Compiling module xil_defaultlib.spi_module_default
Compiling module xil_defaultlib.spi_module(SPI_MASTER=1'b0)
Compiling module xil_defaultlib.testbench_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 156
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2336.324 ; gain = 0.000
add_bp {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} 142
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/neg_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neg_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/pos_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider(DIV_N=32'sb010)
Compiling module xil_defaultlib.pos_edge_det
Compiling module xil_defaultlib.neg_edge_det
Compiling module xil_defaultlib.spi_module_default
Compiling module xil_defaultlib.spi_module(SPI_MASTER=1'b0)
Compiling module xil_defaultlib.testbench_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
Stopped at time : 31250 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 142
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2336.570 ; gain = 0.000
remove_bps -file {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} -line 142
run all
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 153
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench_spi/spi_master/SCLK_OUT}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench_spi/spi_master/SCLK_IN}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 153
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/neg_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neg_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/pos_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider(DIV_N=32'sb010)
Compiling module xil_defaultlib.pos_edge_det
Compiling module xil_defaultlib.neg_edge_det
Compiling module xil_defaultlib.spi_module_default
Compiling module xil_defaultlib.spi_module(SPI_MASTER=1'b0)
Compiling module xil_defaultlib.testbench_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 153
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2339.121 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench_spi/spi_master/spi_status}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench_spi/spi_slave/spi_status}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/neg_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neg_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/pos_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider(DIV_N=32'sb010)
Compiling module xil_defaultlib.pos_edge_det
Compiling module xil_defaultlib.neg_edge_det
Compiling module xil_defaultlib.spi_module_default
Compiling module xil_defaultlib.spi_module(SPI_MASTER=1'b0)
Compiling module xil_defaultlib.testbench_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 153
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2341.402 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/neg_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neg_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/pos_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider(DIV_N=32'sb010)
Compiling module xil_defaultlib.pos_edge_det
Compiling module xil_defaultlib.neg_edge_det
Compiling module xil_defaultlib.spi_module_default
Compiling module xil_defaultlib.spi_module(SPI_MASTER=1'b0)
Compiling module xil_defaultlib.testbench_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 153
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench_spi/spi_master/delay_pol}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/neg_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neg_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/pos_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider(DIV_N=32'sb010)
Compiling module xil_defaultlib.pos_edge_det
Compiling module xil_defaultlib.neg_edge_det
Compiling module xil_defaultlib.spi_module_default
Compiling module xil_defaultlib.spi_module(SPI_MASTER=1'b0)
Compiling module xil_defaultlib.testbench_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 153
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2341.633 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench_spi/spi_master/rising_sclk_edge}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench_spi/spi_master/falling_sclk_edge}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 153
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench_spi/spi_master/SCLK_IN}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 153
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench_spi/spi_master/CPOL}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench_spi/spi_master/CPHA}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 153
add_bp {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv} 66
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" Line 66
run all
Stopped at time : 0 fs : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" Line 66
run all
ERROR: Could not open VCD file test_data/output.vcd for writing.
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 153
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/neg_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neg_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/pos_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider(DIV_N=32'sb010)
Compiling module xil_defaultlib.pos_edge_det
Compiling module xil_defaultlib.neg_edge_det
Compiling module xil_defaultlib.spi_module_default
Compiling module xil_defaultlib.spi_module(SPI_MASTER=1'b0)
Compiling module xil_defaultlib.testbench_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" Line 66
run all
Stopped at time : 0 fs : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" Line 66
run all
ERROR: Could not open VCD file test_data/output.vcd for writing.
Stopped at time : 0 fs : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" Line 66
run all
Stopped at time : 0 fs : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" Line 66
run all
Stopped at time : 125 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" Line 66
run all
Stopped at time : 125 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" Line 66
run all
Stopped at time : 250 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" Line 66
run all
Stopped at time : 250 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" Line 66
run all
Stopped at time : 375 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" Line 66
run all
Stopped at time : 375 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" Line 66
remove_bps -file {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv} -line 66
run all
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 153
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/neg_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neg_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/pos_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider(DIV_N=32'sb010)
Compiling module xil_defaultlib.pos_edge_det
Compiling module xil_defaultlib.neg_edge_det
Compiling module xil_defaultlib.spi_module_default
Compiling module xil_defaultlib.spi_module(SPI_MASTER=1'b0)
Compiling module xil_defaultlib.testbench_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 153
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2343.078 ; gain = 0.031
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/neg_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neg_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/pos_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider(DIV_N=32'sb010)
Compiling module xil_defaultlib.pos_edge_det
Compiling module xil_defaultlib.neg_edge_det
Compiling module xil_defaultlib.spi_module_default
Compiling module xil_defaultlib.spi_module(SPI_MASTER=1'b0)
Compiling module xil_defaultlib.testbench_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 153
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2345.234 ; gain = 1.523
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/neg_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neg_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/pos_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider(DIV_N=32'sb010)
Compiling module xil_defaultlib.pos_edge_det
Compiling module xil_defaultlib.neg_edge_det
Compiling module xil_defaultlib.spi_module_default
Compiling module xil_defaultlib.spi_module(SPI_MASTER=1'b0)
Compiling module xil_defaultlib.testbench_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 153
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2345.898 ; gain = 0.664
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/neg_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neg_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/pos_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider(DIV_N=32'sb010)
Compiling module xil_defaultlib.pos_edge_det
Compiling module xil_defaultlib.neg_edge_det
Compiling module xil_defaultlib.spi_module_default
Compiling module xil_defaultlib.spi_module(SPI_MASTER=1'b0)
Compiling module xil_defaultlib.testbench_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 151
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2346.184 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/neg_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neg_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/pos_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_spi_behav xil_defaultlib.testbench_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.pos_edge_det
Compiling module xil_defaultlib.neg_edge_det
Compiling module xil_defaultlib.spi_module_default
Compiling module xil_defaultlib.spi_module(SPI_MASTER=1'b0)
Compiling module xil_defaultlib.testbench_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Could not open VCD file test_data/output.vcd for writing.
$finish called at time : 156218750 ps : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" Line 151
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2346.832 ; gain = 0.105
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/testbench_adxl345.sv w ]
add_files -fileset sim_1 C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/testbench_adxl345.sv
update_compile_order -fileset sim_1
set_property top testbench_adxl345 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi2.sv]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property top testbench_adxl345 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench_adxl345'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench_adxl345'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 28 21:59:50 2024...
