/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2023 MediaTek Inc.
 * Author: Yc Li <yc.li@mediatek.com>
 */
#ifndef MTK_SMI_USER_H
#define MTK_SMI_USER_H


#define MTK_SMI_DRIVER          (0)
/* disp */
#define MTK_SMI_DISP            (1)
/* MML */
#define MTK_SMI_MML0            (2)
#define MTK_SMI_MML1            (3)
/* VDEC */
#define MTK_SMI_VDEC_CORE       (4)
#define MTK_SMI_VDEC_LAT        (5)
#define MTK_SMI_VDEC0_SMI       (6)
#define MTK_SMI_VDEC1_SMI       (7)
/* VECN */
#define MTK_SMI_VENC0           (8)
#define MTK_SMI_VENC1           (9)
#define MTK_SMI_VENC2           (10)
#define MTK_SMI_VENC0_SMI       (11)
#define MTK_SMI_VENC1_SMI       (12)
#define MTK_SMI_VENC2_SMI       (13)
#define MTK_SMI_JPEGDEC0        (14)
#define MTK_SMI_JPEGDEC1        (15)
#define MTK_SMI_JPEGENC0        (16)
#define MTK_SMI_JEPGENC1        (17)
/* CAM */
#define MTK_SMI_CCU             (18)
#define MTK_SMI_CAMSV1          (19)
#define MTK_SMI_CAMSV2          (20)
#define MTK_SMI_CAMSV3          (21)
#define MTK_SMI_PDA1            (22)
#define MTK_SMI_PDA2            (23)
#define MTK_SMI_MRAW1           (24)
#define MTK_SMI_MRAW2           (25)
#define MTK_SMI_CAM_RAW         (26)
#define MTK_SMI_CAM_RAWA        (27)
#define MTK_SMI_CAM_RAWB        (28)
#define MTK_SMI_CAM_RAWC        (29)
#define MTK_SMI_CAM_YUVA        (30)
#define MTK_SMI_CAM_YUVB        (31)
#define MTK_SMI_CAM_YUVC        (32)
#define MTK_SMI_CAM_AOV         (33)
/* IMG */
#define MTK_SMI_IMG_DPE         (34)
#define MTK_SMI_IMG_FW          (35)
#define MTK_SMI_IMG_DIP         (36)
#define MTK_SMI_IMG_TRAW        (37)
#define MTK_SMI_IMG_WPE_EIS     (38)
#define MTK_SMI_IMG_WPE_TNR     (39)
#define MTK_SMI_IMG_WPE_LITE    (40)
#define MTK_SMI_IMG_AOV         (41)

/* MMINFRA */
#define MTK_SMI_MMINFRA         (42)

/* SMI for VODEC*/
#define MTK_SMI_VCODEC_SMI      (43)

#define MTK_SMI_USER_ID_NR      (44)

#endif
