xpm_cdc.sv,systemverilog,xpm,D:/Program_files/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../MCU_f.gen/sources_1/ip/clk_wiz"
xpm_memory.sv,systemverilog,xpm,D:/Program_files/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../MCU_f.gen/sources_1/ip/clk_wiz"
xpm_VCOMP.vhd,vhdl,xpm,D:/Program_files/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../MCU_f.gen/sources_1/ip/clk_wiz"
clk_wiz_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../MCU_f.gen/sources_1/ip/clk_wiz/clk_wiz_sim_netlist.vhdl,incdir="../../../../MCU_f.gen/sources_1/ip/clk_wiz"
glbl.v,Verilog,xil_defaultlib,glbl.v
