(pcb C:\Users\Tisham\Documents\kicad\din_isolated_SPI\din_isolated_SPI.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(2017-06-19 revision 6733101c6)-makepkg")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  148590 -91440  116840 -91440  116840 -45720  148590 -45720
            148590 -91440)
    )
    (keepout "" (polygon signal 0  127000 -77470  127000 -79502  138430 -79502  138430 -77470
            127000 -77470))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Housings_SOIC:SOIC-16_3.9x9.9mm_Pitch1.27mm"
      (place U1 132715 -78486 front 270 (PN "SI8661AB-B-IS1"))
    )
    (component Capacitors_SMD:C_0402
      (place C2 137732 -73787 front 0 (PN 100nF))
    )
    (component Capacitors_SMD:C_0402::1
      (place C1 137668 -83312 front 0 (PN 100nF))
    )
    (component Resistors_SMD:R_0402
      (place R1 125286 -65468.5 front 180 (PN 50R))
      (place R3 125286 -70104 front 180 (PN 50R))
      (place R5 139954 -68453 front 0 (PN 50R))
      (place R8 134620 -84518.5 front 90 (PN 50R))
      (place R10 132080 -84518.5 front 90 (PN 50R))
      (place R12 129540 -84518.5 front 90 (PN 50R))
    )
    (component Resistors_SMD:R_0402::1
      (place R2 125286 -68558.8 front 180 (PN 50R))
      (place R4 139954 -66675 front 0 (PN 50R))
      (place R7 135890 -84518.5 front 90 (PN 50R))
      (place R9 133350 -84518.5 front 90 (PN 50R))
      (place R11 130810 -84518.5 front 90 (PN 50R))
      (place R6 125286 -67013.7 front 180 (PN 50R))
    )
    (component "Connectors_Molex:Molex_MicroLatch-53253-1070_10x2.00mm_Straight"
      (place J1 141732 -89789 front 180 (PN CONN_01X10))
    )
    (component wemos_d1_mini:D1_mini_board
      (place U4 132588 -69596 back 0 (PN WeMos_mini))
    )
  )
  (library
    (image "Housings_SOIC:SOIC-16_3.9x9.9mm_Pitch1.27mm"
      (outline (path signal 150  -2075 5050  -3450 5050))
      (outline (path signal 150  -2075 -5075  2075 -5075))
      (outline (path signal 150  -2075 5075  2075 5075))
      (outline (path signal 150  -2075 -5075  -2075 -4970))
      (outline (path signal 150  2075 -5075  2075 -4970))
      (outline (path signal 150  2075 5075  2075 4970))
      (outline (path signal 150  -2075 5075  -2075 5050))
      (outline (path signal 50  -3700 -5250  3700 -5250))
      (outline (path signal 50  -3700 5250  3700 5250))
      (outline (path signal 50  3700 5250  3700 -5250))
      (outline (path signal 50  -3700 5250  -3700 -5250))
      (outline (path signal 150  -1950 3950  -950 4950))
      (outline (path signal 150  -1950 -4950  -1950 3950))
      (outline (path signal 150  1950 -4950  -1950 -4950))
      (outline (path signal 150  1950 4950  1950 -4950))
      (outline (path signal 150  -950 4950  1950 4950))
      (pin Rect[T]Pad_1500x600_um 16 2700 4445)
      (pin Rect[T]Pad_1500x600_um 15 2700 3175)
      (pin Rect[T]Pad_1500x600_um 14 2700 1905)
      (pin Rect[T]Pad_1500x600_um 13 2700 635)
      (pin Rect[T]Pad_1500x600_um 12 2700 -635)
      (pin Rect[T]Pad_1500x600_um 11 2700 -1905)
      (pin Rect[T]Pad_1500x600_um 10 2700 -3175)
      (pin Rect[T]Pad_1500x600_um 9 2700 -4445)
      (pin Rect[T]Pad_1500x600_um 8 -2700 -4445)
      (pin Rect[T]Pad_1500x600_um 7 -2700 -3175)
      (pin Rect[T]Pad_1500x600_um 6 -2700 -1905)
      (pin Rect[T]Pad_1500x600_um 5 -2700 -635)
      (pin Rect[T]Pad_1500x600_um 4 -2700 635)
      (pin Rect[T]Pad_1500x600_um 3 -2700 1905)
      (pin Rect[T]Pad_1500x600_um 2 -2700 3175)
      (pin Rect[T]Pad_1500x600_um 1 -2700 4445)
    )
    (image Capacitors_SMD:C_0402
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 120  250 470  -250 470))
      (outline (path signal 120  -250 -470  250 -470))
      (outline (path signal 50  -1000 400  1000 400))
      (outline (path signal 50  -1000 400  -1000 -400))
      (outline (path signal 50  1000 -400  1000 400))
      (outline (path signal 50  1000 -400  -1000 -400))
      (pin Rect[T]Pad_600x500_um 1 -550 0)
      (pin Rect[T]Pad_600x500_um 2 550 0)
    )
    (image Capacitors_SMD:C_0402::1
      (outline (path signal 50  1000 -400  -1000 -400))
      (outline (path signal 50  1000 -400  1000 400))
      (outline (path signal 50  -1000 400  -1000 -400))
      (outline (path signal 50  -1000 400  1000 400))
      (outline (path signal 120  -250 -470  250 -470))
      (outline (path signal 120  250 470  -250 470))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (pin Rect[T]Pad_600x500_um 2 550 0)
      (pin Rect[T]Pad_600x500_um 1 -550 0)
    )
    (image Resistors_SMD:R_0402
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 120  250 530  -250 530))
      (outline (path signal 120  -250 -530  250 -530))
      (outline (path signal 50  -800 450  800 450))
      (outline (path signal 50  -800 450  -800 -450))
      (outline (path signal 50  800 -450  800 450))
      (outline (path signal 50  800 -450  -800 -450))
      (pin Rect[T]Pad_400x600_um 1 -450 0)
      (pin Rect[T]Pad_400x600_um 2 450 0)
    )
    (image Resistors_SMD:R_0402::1
      (outline (path signal 50  800 -450  -800 -450))
      (outline (path signal 50  800 -450  800 450))
      (outline (path signal 50  -800 450  -800 -450))
      (outline (path signal 50  -800 450  800 450))
      (outline (path signal 120  -250 -530  250 -530))
      (outline (path signal 120  250 530  -250 530))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (pin Rect[T]Pad_400x600_um 2 450 0)
      (pin Rect[T]Pad_400x600_um 1 -450 0)
    )
    (image "Connectors_Molex:Molex_MicroLatch-53253-1070_10x2.00mm_Straight"
      (outline (path signal 120  19750 -400  19750 -2300))
      (outline (path signal 120  19350 -400  19750 -400))
      (outline (path signal 120  19350 0  19350 -400))
      (outline (path signal 120  19750 0  19350 0))
      (outline (path signal 120  19750 1250  19750 0))
      (outline (path signal 120  9000 1250  19750 1250))
      (outline (path signal 120  -1750 -400  -1750 -2300))
      (outline (path signal 120  -1350 -400  -1750 -400))
      (outline (path signal 120  -1350 0  -1350 -400))
      (outline (path signal 120  -1750 0  -1350 0))
      (outline (path signal 120  -1750 1250  -1750 0))
      (outline (path signal 120  9000 1250  -1750 1250))
      (outline (path signal 120  20150 -800  19750 -800))
      (outline (path signal 120  -2150 -800  -1750 -800))
      (outline (path signal 100  -2400 1900  -2400 -850))
      (outline (path signal 100  350 1900  -2400 1900))
      (outline (path signal 120  -2400 1900  -2400 -850))
      (outline (path signal 120  350 1900  -2400 1900))
      (outline (path signal 120  20150 1650  -2150 1650))
      (outline (path signal 120  20150 -2300  20150 1650))
      (outline (path signal 120  -2150 -2300  20150 -2300))
      (outline (path signal 120  -2150 1650  -2150 -2300))
      (outline (path signal 50  20600 2100  -2600 2100))
      (outline (path signal 50  20600 -2750  20600 2100))
      (outline (path signal 50  -2600 -2750  20600 -2750))
      (outline (path signal 50  -2600 2100  -2600 -2750))
      (outline (path signal 100  20000 1500  -2000 1500))
      (outline (path signal 100  20000 -2150  20000 1500))
      (outline (path signal 100  -2000 -2150  20000 -2150))
      (outline (path signal 100  -2000 1500  -2000 -2150))
      (pin Round[A]Pad_1500_um 10 18000 0)
      (pin Round[A]Pad_1500_um 9 16000 0)
      (pin Round[A]Pad_1500_um 8 14000 0)
      (pin Round[A]Pad_1500_um 7 12000 0)
      (pin Round[A]Pad_1500_um 6 10000 0)
      (pin Round[A]Pad_1500_um 5 8000 0)
      (pin Round[A]Pad_1500_um 4 6000 0)
      (pin Round[A]Pad_1500_um 3 4000 0)
      (pin Round[A]Pad_1500_um 2 2000 0)
      (pin Rect[A]Pad_1500x1500_um 1 0 0)
    )
    (image wemos_d1_mini:D1_mini_board
      (outline (path signal 150  -6350 -3810  -6350 10160))
      (outline (path signal 150  -6350 10160  6350 10160))
      (outline (path signal 150  6350 10160  6350 -3810))
      (outline (path signal 150  6350 -3810  -6350 -3810))
      (outline (path signal 150  -8890 -5080  8890 -5080))
      (outline (path signal 150  8890 -5080  8890 17780))
      (outline (path signal 150  8890 17780  -8890 17780))
      (outline (path signal 150  -8890 17780  -8890 -5080))
      (outline (path signal 100  10817.5 -16277.2  5006.18 -16277.2))
      (outline (path signal 100  5006.18 -16277.2  4979.85 -14993.8))
      (outline (path signal 100  4979.85 -14993.8  -3851.37 -15000.5))
      (outline (path signal 100  -3851.37 -15000.5  -3849.4 -16202.7))
      (outline (path signal 100  -3849.4 -16202.7  -12930.2 -16176.7))
      (outline (path signal 100  -12930.2 -16176.7  -12916.2 14993.5))
      (outline (path signal 100  -12916.2 14993.5  -12683.4 15596.3))
      (outline (path signal 100  -12683.4 15596.3  -12399.9 16141.2))
      (outline (path signal 100  -12399.9 16141.2  -12065.3 16627.6))
      (outline (path signal 100  -12065.3 16627.6  -11679 17055))
      (outline (path signal 100  -11679 17055  -11240.5 17422.7))
      (outline (path signal 100  -11240.5 17422.7  -10749.4 17730.4))
      (outline (path signal 100  -10749.4 17730.4  -10205.2 17977.3))
      (outline (path signal 100  -10205.2 17977.3  -9607.45 18163))
      (outline (path signal 100  -9607.45 18163  9430.46 18191.7))
      (outline (path signal 100  9430.46 18191.7  10049.8 17957.7))
      (outline (path signal 100  10049.8 17957.7  10638 17673.3))
      (outline (path signal 100  10638 17673.3  11181.4 17323.7))
      (outline (path signal 100  11181.4 17323.7  11666.5 16894.7))
      (outline (path signal 100  11666.5 16894.7  12079.6 16371.5))
      (outline (path signal 100  12079.6 16371.5  12407.1 15739.6))
      (outline (path signal 100  12407.1 15739.6  12635.5 14984.6))
      (outline (path signal 100  12635.5 14984.6  12751.1 14091.8))
      (outline (path signal 100  12751.1 14091.8  12776 -8463.28))
      (outline (path signal 100  12776 -8463.28  10832.5 -9424.18))
      (outline (path signal 100  10832.5 -9424.18  10802.7 -16232.5))
      (outline (path signal 100  -3179.65 -10051.5  3959.93 -10051.5))
      (outline (path signal 100  3959.93 -10051.5  3959.93 -15865.2))
      (outline (path signal 100  3959.93 -15865.2  -3179.65 -15865.2))
      (outline (path signal 100  -3179.65 -15865.2  -3179.65 -10051.5))
      (outline (path signal 100  10743.6 -9402.35  9191.38 -9402.35))
      (outline (path signal 100  9191.38 -9402.35  8662.21 -9931.51))
      (outline (path signal 100  8662.21 -9931.51  7409.85 -9931.51))
      (outline (path signal 100  7409.85 -9931.51  7409.85 -14993.9))
      (outline (path signal 100  7409.85 -14993.9  8697.49 -14993.9))
      (outline (path signal 100  8697.49 -14993.9  9226.66 -15487.8))
      (outline (path signal 100  9226.66 -15487.8  10796.5 -15487.8))
      (outline (path signal 100  10796.5 -15487.8  10743.6 -9402.35))
      (outline (path signal 100  10778.9 -11483.7  11431.5 -11483.7))
      (outline (path signal 100  11431.5 -11483.7  11431.5 -13476.9))
      (outline (path signal 100  11431.5 -13476.9  10814.2 -13476.9))
      (pin Round[A]Pad_1800_um 8 -11430 10160)
      (pin Round[A]Pad_1800_um 7 -11430 7620)
      (pin Round[A]Pad_1800_um 6 -11430 5080)
      (pin Round[A]Pad_1800_um 5 -11430 2540)
      (pin Round[A]Pad_1800_um 4 -11430 0)
      (pin Round[A]Pad_1800_um 3 -11430 -2540)
      (pin Round[A]Pad_1800_um 2 -11430 -5080)
      (pin Round[A]Pad_1800_um 1 -11430 -7620)
      (pin Round[A]Pad_1800_um 16 11430 -7620)
      (pin Round[A]Pad_1800_um 15 11430 -5080)
      (pin Round[A]Pad_1800_um 14 11430 -2540)
      (pin Round[A]Pad_1800_um 13 11430 0)
      (pin Round[A]Pad_1800_um 12 11430 2540)
      (pin Round[A]Pad_1800_um 11 11430 5080)
      (pin Round[A]Pad_1800_um 10 11430 7620)
      (pin Round[A]Pad_1800_um 9 11430 10160)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Rect[T]Pad_400x600_um
      (shape (rect F.Cu -200 -300 200 300))
      (attach off)
    )
    (padstack Rect[T]Pad_600x500_um
      (shape (rect F.Cu -300 -250 300 250))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x600_um
      (shape (rect F.Cu -750 -300 750 300))
      (attach off)
    )
    (padstack Rect[A]Pad_1500x1500_um
      (shape (rect F.Cu -750 -750 750 750))
      (shape (rect B.Cu -750 -750 750 750))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(U4-Pad8)"
      (pins U4-8)
    )
    (net "Net-(U4-Pad7)"
      (pins U4-7)
    )
    (net "Net-(U4-Pad6)"
      (pins U4-6)
    )
    (net "Net-(U4-Pad5)"
      (pins U4-5)
    )
    (net "Net-(U4-Pad1)"
      (pins U4-1)
    )
    (net "Net-(U4-Pad11)"
      (pins U4-11)
    )
    (net "Net-(U4-Pad10)"
      (pins U4-10)
    )
    (net "Net-(U4-Pad9)"
      (pins U4-9)
    )
    (net CS2_W
      (pins R5-2 U4-3)
    )
    (net CS1_W
      (pins R4-2 U4-4)
    )
    (net MOSI_W
      (pins R2-2 U4-14)
    )
    (net MISO_W
      (pins R6-2 U4-13)
    )
    (net CLK_W
      (pins R1-2 U4-12)
    )
    (net "Net-(R6-Pad1)"
      (pins U1-7 R6-1)
    )
    (net MISO_E
      (pins R12-1 J1-6)
    )
    (net "Net-(R12-Pad2)"
      (pins U1-10 R12-2)
    )
    (net "Net-(R11-Pad2)"
      (pins U1-11 R11-2)
    )
    (net CS2_E
      (pins R11-1 J1-3)
    )
    (net "Net-(R10-Pad2)"
      (pins U1-12 R10-2)
    )
    (net "Net-(R9-Pad2)"
      (pins U1-13 R9-2)
    )
    (net CS1_E
      (pins R10-1 J1-8)
    )
    (net MOSI_E
      (pins R8-1 J1-7)
    )
    (net "Net-(R8-Pad2)"
      (pins U1-14 R8-2)
    )
    (net "Net-(R7-Pad2)"
      (pins U1-15 R7-2)
    )
    (net CLK_E
      (pins R7-1 J1-5)
    )
    (net "Net-(R5-Pad1)"
      (pins U1-6 R5-1)
    )
    (net "Net-(R4-Pad1)"
      (pins U1-5 R4-1)
    )
    (net "Net-(R3-Pad1)"
      (pins U1-4 R3-1)
    )
    (net "Net-(R2-Pad1)"
      (pins U1-3 R2-1)
    )
    (net "Net-(R1-Pad1)"
      (pins U1-2 R1-1)
    )
    (net 3V3_I
      (pins U1-16 C1-1 J1-10)
    )
    (net CS0_W
      (pins R3-2 U4-15)
    )
    (net CS0_E
      (pins R9-1 J1-4)
    )
    (net GND_C
      (pins U1-8 C2-2 J1-2 U4-2)
    )
    (net GND_I
      (pins U1-9 C1-2 J1-9)
    )
    (net 3V3_C
      (pins U1-1 C2-1 J1-1 U4-16)
    )
    (class kicad_default "" CLK_E CLK_W CS0_E CS0_W CS1_E CS1_W CS2_E CS2_W
      MISO_E MISO_W MOSI_E MOSI_W "Net-(R1-Pad1)" "Net-(R10-Pad2)" "Net-(R11-Pad2)"
      "Net-(R12-Pad2)" "Net-(R2-Pad1)" "Net-(R3-Pad1)" "Net-(R4-Pad1)" "Net-(R5-Pad1)"
      "Net-(R6-Pad1)" "Net-(R7-Pad2)" "Net-(R8-Pad2)" "Net-(R9-Pad2)" "Net-(U4-Pad1)"
      "Net-(U4-Pad10)" "Net-(U4-Pad11)" "Net-(U4-Pad5)" "Net-(U4-Pad6)" "Net-(U4-Pad7)"
      "Net-(U4-Pad8)" "Net-(U4-Pad9)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power 3V3_C 3V3_I GND_C GND_I
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 500)
        (clearance 500.1)
      )
    )
  )
  (wiring
  )
)
