TimeQuest Timing Analyzer report for top
Fri Nov 25 10:03:55 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLK'
 14. Slow 1200mV 85C Model Hold: 'CLK'
 15. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLK'
 24. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'CLK'
 26. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Setup: 'CLK'
 35. Fast 1200mV 0C Model Hold: 'CLK'
 36. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; CLK                                                  ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { CLK }                                                  ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 7.692  ; 130.01 MHz ; 0.000 ; 3.846  ; 50.00      ; 24        ; 65          ;       ;        ;           ;            ; false    ; CLK    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 75.65 MHz ; 75.65 MHz       ; CLK                                                  ;      ;
; 192.9 MHz ; 192.9 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.879 ; -89.939       ;
; CLK                                                  ; -3.807 ; -152.726      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLK                                                  ; 0.452 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.454 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.566  ; 0.000         ;
; CLK                                                  ; 10.158 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -3.879 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.674     ; 1.473      ;
; -3.879 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.674     ; 1.473      ;
; -3.879 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.674     ; 1.473      ;
; -3.639 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.673     ; 1.234      ;
; -3.639 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.673     ; 1.234      ;
; -3.639 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.673     ; 1.234      ;
; -3.639 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.673     ; 1.234      ;
; -3.638 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.673     ; 1.233      ;
; -3.638 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.673     ; 1.233      ;
; -3.637 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.673     ; 1.232      ;
; -3.637 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.673     ; 1.232      ;
; -3.637 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.673     ; 1.232      ;
; -3.637 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.673     ; 1.232      ;
; -3.495 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.674     ; 1.089      ;
; -3.495 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.674     ; 1.089      ;
; -3.495 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.674     ; 1.089      ;
; -3.495 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.674     ; 1.089      ;
; -3.494 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.674     ; 1.088      ;
; -3.493 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.674     ; 1.087      ;
; -3.493 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.674     ; 1.087      ;
; -3.493 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.674     ; 1.087      ;
; -3.493 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.674     ; 1.087      ;
; -3.492 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.674     ; 1.086      ;
; -3.492 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.674     ; 1.086      ;
; -3.492 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.674     ; 1.086      ;
; 2.508  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 5.110      ;
; 2.510  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 5.108      ;
; 2.582  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 5.036      ;
; 2.601  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 5.016      ;
; 2.610  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 5.007      ;
; 2.884  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.733      ;
; 2.895  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.722      ;
; 2.943  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.674      ;
; 2.983  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.634      ;
; 3.009  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.608      ;
; 3.089  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.524      ;
; 3.091  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.522      ;
; 3.092  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.521      ;
; 3.093  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.524      ;
; 3.094  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.519      ;
; 3.156  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 4.462      ;
; 3.158  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 4.460      ;
; 3.163  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.450      ;
; 3.166  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.447      ;
; 3.182  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.430      ;
; 3.185  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.427      ;
; 3.191  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.421      ;
; 3.194  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.418      ;
; 3.221  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 4.397      ;
; 3.230  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 4.388      ;
; 3.249  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.368      ;
; 3.258  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.359      ;
; 3.270  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.347      ;
; 3.278  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.335      ;
; 3.280  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.333      ;
; 3.352  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.261      ;
; 3.371  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.241      ;
; 3.374  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.238      ;
; 3.380  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.232      ;
; 3.387  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.079     ; 4.227      ;
; 3.441  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.172      ;
; 3.442  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.175      ;
; 3.448  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.164      ;
; 3.449  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.164      ;
; 3.451  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.161      ;
; 3.452  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 4.166      ;
; 3.453  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 4.165      ;
; 3.454  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 4.164      ;
; 3.463  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 4.155      ;
; 3.468  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.079     ; 4.146      ;
; 3.473  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 4.145      ;
; 3.475  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 4.143      ;
; 3.476  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.136      ;
; 3.479  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.133      ;
; 3.482  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.130      ;
; 3.506  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.079     ; 4.108      ;
; 3.524  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.088      ;
; 3.526  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.087      ;
; 3.527  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.085      ;
; 3.535  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.078      ;
; 3.538  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.075      ;
; 3.543  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.074      ;
; 3.547  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 4.071      ;
; 3.550  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 4.068      ;
; 3.557  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.056      ;
; 3.560  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.053      ;
; 3.564  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.048      ;
; 3.566  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.051      ;
; 3.567  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.045      ;
; 3.569  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.048      ;
; 3.572  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.041      ;
; 3.575  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.042      ;
; 3.578  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.039      ;
; 3.587  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.079     ; 4.027      ;
; 3.590  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.022      ;
; 3.591  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.026      ;
; 3.593  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.019      ;
; 3.604  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.009      ;
; 3.624  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 3.994      ;
; 3.627  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 3.986      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                           ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.807 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_listen               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.149      ; 6.206      ;
; -3.678 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 6.078      ;
; -3.678 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 6.078      ;
; -3.678 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 6.078      ;
; -3.678 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 6.078      ;
; -3.678 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 6.078      ;
; -3.678 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[22]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 6.078      ;
; -3.678 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[24]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 6.078      ;
; -3.678 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[28]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 6.078      ;
; -3.648 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; state.s_idle                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 6.052      ;
; -3.584 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.164      ; 5.998      ;
; -3.584 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.164      ; 5.998      ;
; -3.584 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.164      ; 5.998      ;
; -3.584 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[15]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.164      ; 5.998      ;
; -3.566 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; uart_link_enable                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 5.970      ;
; -3.562 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_load_fmem            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.149      ; 5.961      ;
; -3.542 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.163      ; 5.955      ;
; -3.405 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.808      ;
; -3.405 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.808      ;
; -3.405 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.808      ;
; -3.405 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.808      ;
; -3.405 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.808      ;
; -3.405 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.808      ;
; -3.405 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.808      ;
; -3.405 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.808      ;
; -3.405 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.808      ;
; -3.405 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.808      ;
; -3.405 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[27]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.808      ;
; -3.405 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[25]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.808      ;
; -3.405 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[26]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.808      ;
; -3.405 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[30]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.808      ;
; -3.405 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[29]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.808      ;
; -3.405 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[31]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.808      ;
; -3.383 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.155      ; 5.788      ;
; -3.383 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.155      ; 5.788      ;
; -3.383 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.155      ; 5.788      ;
; -3.359 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_fmem_erase_sector    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 5.759      ;
; -3.359 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_sdram_write          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 5.759      ;
; -3.359 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_init                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 5.759      ;
; -3.359 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_fmem_read_page_done  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 5.759      ;
; -3.359 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_fmem_read_page       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 5.759      ;
; -3.359 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_fmem_write_page      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 5.759      ;
; -3.050 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_sdram_write_wait     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.149      ; 5.449      ;
; -3.008 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; state.s_init_wait                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 5.412      ;
; 3.807  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.024     ; 6.586      ;
; 3.975  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.024     ; 6.418      ;
; 4.250  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.024     ; 6.143      ;
; 4.961  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[27]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.032     ; 5.424      ;
; 5.387  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[31]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.032     ; 4.998      ;
; 5.605  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[5]              ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.031     ; 4.781      ;
; 5.628  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[7]              ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.031     ; 4.758      ;
; 5.734  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[20]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.024     ; 4.659      ;
; 5.803  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[28]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.024     ; 4.590      ;
; 5.825  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[29]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.024     ; 4.568      ;
; 5.869  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[13]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.012     ; 4.536      ;
; 5.885  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[22]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.032     ; 4.500      ;
; 5.920  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[15]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.012     ; 4.485      ;
; 5.921  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[18]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.001      ; 4.497      ;
; 6.007  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[11]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.012     ; 4.398      ;
; 6.008  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[19]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.032     ; 4.377      ;
; 6.043  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[21]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.024     ; 4.350      ;
; 6.045  ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr   ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.025     ; 4.347      ;
; 6.058  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[23]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.032     ; 4.327      ;
; 6.104  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[30]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.032     ; 4.281      ;
; 6.137  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[26]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.032     ; 4.248      ;
; 6.172  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[21]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.001      ; 4.246      ;
; 6.315  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[17]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.001      ; 4.103      ;
; 6.321  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[0]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.024     ; 4.072      ;
; 6.326  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[5]         ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.032     ; 4.059      ;
; 6.333  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[9]              ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.012     ; 4.072      ;
; 6.341  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[19]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.001      ; 4.077      ;
; 6.369  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[3]              ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.031     ; 4.017      ;
; 6.378  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[1]              ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.031     ; 4.008      ;
; 6.398  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[14]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.032     ; 3.987      ;
; 6.472  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[18]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.032     ; 3.913      ;
; 6.490  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[2]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.024     ; 3.903      ;
; 6.496  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[22]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.001      ; 3.922      ;
; 6.497  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[23]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.001      ; 3.921      ;
; 6.513  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.024     ; 3.880      ;
; 6.530  ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_opcode ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.035     ; 3.852      ;
; 6.534  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[10]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.032     ; 3.851      ;
; 6.565  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[25]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.024     ; 3.828      ;
; 6.575  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[24]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.024     ; 3.818      ;
; 6.587  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[2]         ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.032     ; 3.798      ;
; 6.655  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[12]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.031     ; 3.731      ;
; 6.658  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.024     ; 3.735      ;
; 6.661  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[5]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.024     ; 3.732      ;
; 6.706  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[14]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.031     ; 3.680      ;
; 6.726  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[15]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.032     ; 3.659      ;
; 6.755  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[16]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.001      ; 3.663      ;
; 6.758  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[7]         ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.032     ; 3.627      ;
; 6.768  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[10]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.031     ; 3.618      ;
; 6.783  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[17]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.024     ; 3.610      ;
; 6.793  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[16]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.024     ; 3.600      ;
; 6.800  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[1]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.024     ; 3.593      ;
; 6.802  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[13]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.032     ; 3.583      ;
; 6.808  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[6]         ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.032     ; 3.577      ;
; 6.861  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[11]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.032     ; 3.524      ;
; 6.897  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[9]         ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.032     ; 3.488      ;
; 6.911  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[20]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.001      ; 3.507      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[27]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[27]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[31]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[31]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[26]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[26]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[30]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[30]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[22]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[22]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[18]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[18]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[23]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[23]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[19]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[19]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[29]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[29]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[28]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[28]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[24]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[24]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[25]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[25]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[20]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[20]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[21]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[21]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[16]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[16]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[17]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[17]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[9]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[9]        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[8]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[8]        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[10]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[10]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[11]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[11]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[0]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[0]        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[6]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[6]        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[4]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[4]        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[5]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[5]        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[7]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[7]        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[13]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[13]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[12]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[12]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[14]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[14]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[15]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[15]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall           ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                   ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]          ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]          ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done               ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done               ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset       ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; pll_reset                                                         ; pll_reset                                                         ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|data_buffer[23]                              ; UART_Link:UART_Link1|data_buffer[23]                              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|fmem_pages_loaded[0]                         ; UART_Link:UART_Link1|fmem_pages_loaded[0]                         ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|fmem_fsm_jumping                             ; UART_Link:UART_Link1|fmem_fsm_jumping                             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_init          ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_init          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|loadmem_wordcount[0]                         ; UART_Link:UART_Link1|loadmem_wordcount[0]                         ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|load_mem_fsm                                 ; UART_Link:UART_Link1|load_mem_fsm                                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|fmem_returned                                ; UART_Link:UART_Link1|fmem_returned                                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|state.s_fmem_control_wait                    ; UART_Link:UART_Link1|state.s_fmem_control_wait                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|iob_fmem_enable                              ; UART_Link:UART_Link1|iob_fmem_enable                              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data       ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_stop_bit   ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_stop_bit   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_tx_count[2]                 ; UART_Controller:UART_Controller1|uart_tx_count[2]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_tx_count[1]                 ; UART_Controller:UART_Controller1|uart_tx_count[1]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; UART_Link:UART_Link1|ready                                        ; UART_Link:UART_Link1|ready                                        ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Link:UART_Link1|state.s_listen                               ; UART_Link:UART_Link1|state.s_listen                               ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Link:UART_Link1|loading_memory                               ; UART_Link:UART_Link1|loading_memory                               ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset            ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; UART_Controller:UART_Controller1|uart_tx_count[0]                 ; UART_Controller:UART_Controller1|uart_tx_count[0]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.758      ;
; 0.492 ; UART_Controller:UART_Controller1|tx_baud_counter[9]               ; UART_Controller:UART_Controller1|tx_baud_counter[9]               ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.785      ;
; 0.499 ; UART_Link:UART_Link1|data_buffer[54]                              ; UART_Link:UART_Link1|iob_fmem_data_write[22]                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; UART_Link:UART_Link1|iob_fmem_data_write[17]                      ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[17]      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[9]        ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[9]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; UART_Link:UART_Link1|iob_fmem_address[12]                         ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[12]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; UART_Link:UART_Link1|data_buffer[59]                              ; UART_Link:UART_Link1|iob_fmem_data_write[27]                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[31]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[31]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; UART_Link:UART_Link1|data_buffer[58]                              ; UART_Link:UART_Link1|iob_fmem_data_write[26]                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[26]            ; UART_Link:UART_Link1|fmem_save_data[26]                           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[30]            ; UART_Link:UART_Link1|fmem_save_data[30]                           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; UART_Link:UART_Link1|data_buffer[55]                              ; UART_Link:UART_Link1|iob_fmem_data_write[23]                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; UART_Link:UART_Link1|data_buffer[51]                              ; UART_Link:UART_Link1|iob_fmem_data_write[19]                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[24]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[24]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; UART_Link:UART_Link1|fmem_save_data[25]                           ; UART_Link:UART_Link1|data_buffer[57]                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[21]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[21]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[8]        ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[8]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[10]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[10]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; UART_Link:UART_Link1|fmem_save_data[0]                            ; UART_Link:UART_Link1|data_buffer[32]                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]        ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[2]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; UART_Link:UART_Link1|fmem_save_data[3]                            ; UART_Link:UART_Link1|data_buffer[35]                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; UART_Link:UART_Link1|iob_fmem_data_write[6]                       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[6]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[6]        ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[6]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[7]        ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[7]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; UART_Link:UART_Link1|fmem_save_data[13]                           ; UART_Link:UART_Link1|data_buffer[45]                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[14]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[14]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[15]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[15]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; UART_Link:UART_Link1|iob_fmem_address[5]                          ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[5]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; UART_Link:UART_Link1|iob_fmem_address[3]                          ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[3]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; UART_Link:UART_Link1|data_buffer[63]                              ; UART_Link:UART_Link1|iob_fmem_data_write[31]                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; UART_Link:UART_Link1|data_buffer[62]                              ; UART_Link:UART_Link1|iob_fmem_data_write[30]                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[18]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[18]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[19]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[19]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; UART_Link:UART_Link1|iob_fmem_data_write[28]                      ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[28]      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[28]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[28]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; UART_Link:UART_Link1|fmem_save_data[24]                           ; UART_Link:UART_Link1|data_buffer[56]                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; UART_Link:UART_Link1|iob_fmem_data_write[25]                      ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[25]      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; UART_Link:UART_Link1|iob_fmem_data_write[20]                      ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[20]      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; UART_Link:UART_Link1|data_buffer[43]                              ; UART_Link:UART_Link1|iob_fmem_data_write[11]                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]        ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[1]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; UART_Link:UART_Link1|fmem_save_data[2]                            ; UART_Link:UART_Link1|data_buffer[34]                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]        ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[3]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.454 ; DRAM_Controller:DRAM_Controller1|iob_cke                ; DRAM_Controller:DRAM_Controller1|iob_cke                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.521 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.813      ;
; 0.647 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.939      ;
; 0.647 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.939      ;
; 0.648 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.940      ;
; 0.748 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.765 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.767 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.773 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.791 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.083      ;
; 0.842 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.134      ;
; 0.952 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.244      ;
; 0.981 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.274      ;
; 0.985 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.277      ;
; 1.013 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.304      ;
; 1.069 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.362      ;
; 1.102 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.111 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.115 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.406      ;
; 1.119 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.129 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.420      ;
; 1.138 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.429      ;
; 1.155 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.446      ;
; 1.157 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.454      ;
; 1.159 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.456      ;
; 1.161 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.458      ;
; 1.182 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.479      ;
; 1.222 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.513      ;
; 1.223 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.514      ;
; 1.232 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.523      ;
; 1.250 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.541      ;
; 1.251 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.542      ;
; 1.251 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.542      ;
; 1.259 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.550      ;
; 1.260 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.551      ;
; 1.260 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.551      ;
; 1.268 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.559      ;
; 1.285 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.576      ;
; 1.289 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_cke                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.586      ;
; 1.319 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.610      ;
; 1.354 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.645      ;
; 1.368 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.659      ;
; 1.373 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.664      ;
; 1.386 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.677      ;
; 1.391 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.682      ;
; 1.400 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.691      ;
; 1.409 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.700      ;
; 1.447 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.738      ;
; 1.469 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.765      ;
; 1.502 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.793      ;
; 1.529 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.826      ;
; 1.529 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.826      ;
; 1.530 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.821      ;
; 1.531 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.822      ;
; 1.538 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.829      ;
; 1.541 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.838      ;
; 1.548 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.845      ;
; 1.548 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.840      ;
; 1.598 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.894      ;
; 1.599 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.895      ;
; 1.618 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.909      ;
; 1.622 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.913      ;
; 1.643 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.934      ;
; 1.647 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.943      ;
; 1.649 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.945      ;
; 1.666 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.953      ;
; 1.671 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.962      ;
; 1.671 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.967      ;
; 1.671 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.967      ;
; 1.672 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.969      ;
; 1.677 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.968      ;
; 1.677 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.973      ;
; 1.679 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.970      ;
; 1.683 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.979      ;
; 1.683 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.979      ;
; 1.714 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.005      ;
; 1.721 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.017      ;
; 1.725 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.017      ;
; 1.746 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.037      ;
; 1.763 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.054      ;
; 1.764 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.055      ;
; 1.779 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.066      ;
; 1.782 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.073      ;
; 1.784 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.075      ;
; 1.790 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.087      ;
; 1.806 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.093      ;
; 1.816 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.108      ;
; 1.818 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.109      ;
; 1.846 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.138      ;
; 1.848 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.140      ;
; 1.848 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.145      ;
; 1.858 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.155      ;
; 1.869 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.161      ;
; 1.880 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.172      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 79.7 MHz   ; 79.7 MHz        ; CLK                                                  ;      ;
; 203.25 MHz ; 203.25 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLK                                                  ; -3.822 ; -153.569      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.413 ; -78.445       ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLK                                                  ; 0.401 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.565  ; 0.000         ;
; CLK                                                  ; 10.189 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                           ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.822 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_listen               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.861      ; 5.934      ;
; -3.703 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.863      ; 5.817      ;
; -3.703 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.863      ; 5.817      ;
; -3.703 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.863      ; 5.817      ;
; -3.703 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.863      ; 5.817      ;
; -3.703 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.863      ; 5.817      ;
; -3.703 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[22]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.863      ; 5.817      ;
; -3.703 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[24]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.863      ; 5.817      ;
; -3.703 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[28]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.863      ; 5.817      ;
; -3.692 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; state.s_idle                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.810      ;
; -3.611 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.875      ; 5.737      ;
; -3.611 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.875      ; 5.737      ;
; -3.611 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.875      ; 5.737      ;
; -3.611 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[15]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.875      ; 5.737      ;
; -3.583 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; uart_link_enable                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.701      ;
; -3.582 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_load_fmem            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.861      ; 5.694      ;
; -3.565 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.874      ; 5.690      ;
; -3.426 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.544      ;
; -3.426 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.544      ;
; -3.426 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.544      ;
; -3.426 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.544      ;
; -3.426 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.544      ;
; -3.426 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.544      ;
; -3.426 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.544      ;
; -3.426 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.544      ;
; -3.426 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.544      ;
; -3.426 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.544      ;
; -3.426 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[27]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.544      ;
; -3.426 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[25]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.544      ;
; -3.426 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[26]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.544      ;
; -3.426 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[30]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.544      ;
; -3.426 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[29]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.544      ;
; -3.426 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[31]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.544      ;
; -3.403 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.868      ; 5.522      ;
; -3.403 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.868      ; 5.522      ;
; -3.403 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.868      ; 5.522      ;
; -3.386 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_fmem_erase_sector    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.864      ; 5.501      ;
; -3.386 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_sdram_write          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.864      ; 5.501      ;
; -3.386 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_init                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.864      ; 5.501      ;
; -3.386 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_fmem_read_page_done  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.864      ; 5.501      ;
; -3.386 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_fmem_read_page       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.864      ; 5.501      ;
; -3.386 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_fmem_write_page      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.864      ; 5.501      ;
; -2.997 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_sdram_write_wait     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.861      ; 5.109      ;
; -2.919 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; state.s_init_wait                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.037      ;
; 4.143  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.041     ; 6.234      ;
; 4.277  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.041     ; 6.100      ;
; 4.554  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.041     ; 5.823      ;
; 5.339  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[27]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.049     ; 5.030      ;
; 5.670  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[31]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.049     ; 4.699      ;
; 5.872  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[5]              ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.046     ; 4.500      ;
; 5.900  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[7]              ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.046     ; 4.472      ;
; 5.993  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[20]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.041     ; 4.384      ;
; 6.035  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[28]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.041     ; 4.342      ;
; 6.063  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[29]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.041     ; 4.314      ;
; 6.101  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[22]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.049     ; 4.268      ;
; 6.119  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[13]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.029     ; 4.270      ;
; 6.148  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[15]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.029     ; 4.241      ;
; 6.200  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[18]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.018     ; 4.200      ;
; 6.230  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[11]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.029     ; 4.159      ;
; 6.253  ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr   ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.042     ; 4.123      ;
; 6.264  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[19]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.049     ; 4.105      ;
; 6.275  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[21]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.041     ; 4.102      ;
; 6.292  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[23]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.049     ; 4.077      ;
; 6.345  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[30]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.049     ; 4.024      ;
; 6.374  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[26]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.049     ; 3.995      ;
; 6.426  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[21]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.018     ; 3.974      ;
; 6.505  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[0]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.041     ; 3.872      ;
; 6.541  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[9]              ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.029     ; 3.848      ;
; 6.570  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[19]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.018     ; 3.830      ;
; 6.574  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[5]         ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.049     ; 3.795      ;
; 6.576  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[3]              ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.046     ; 3.796      ;
; 6.604  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[1]              ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.046     ; 3.768      ;
; 6.631  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[14]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.049     ; 3.738      ;
; 6.648  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[17]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.018     ; 3.752      ;
; 6.660  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[2]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.041     ; 3.717      ;
; 6.686  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[18]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.049     ; 3.683      ;
; 6.691  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.041     ; 3.686      ;
; 6.696  ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_opcode ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.048     ; 3.674      ;
; 6.707  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[23]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.018     ; 3.693      ;
; 6.738  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[25]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.041     ; 3.639      ;
; 6.767  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[24]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.041     ; 3.610      ;
; 6.769  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[10]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.047     ; 3.602      ;
; 6.783  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[22]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.018     ; 3.617      ;
; 6.818  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[2]         ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.047     ; 3.553      ;
; 6.867  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[5]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.041     ; 3.510      ;
; 6.876  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[12]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.046     ; 3.496      ;
; 6.889  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.041     ; 3.488      ;
; 6.905  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[14]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.046     ; 3.467      ;
; 6.914  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[15]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.049     ; 3.455      ;
; 6.940  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[1]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.041     ; 3.437      ;
; 6.949  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[7]         ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.049     ; 3.420      ;
; 6.951  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[17]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.041     ; 3.426      ;
; 6.965  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[16]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.018     ; 3.435      ;
; 6.980  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[16]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.041     ; 3.397      ;
; 6.987  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[10]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.046     ; 3.385      ;
; 6.991  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[13]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.049     ; 3.378      ;
; 7.027  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[6]         ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.049     ; 3.342      ;
; 7.051  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[11]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.047     ; 3.320      ;
; 7.100  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[20]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.018     ; 3.300      ;
; 7.101  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[3]         ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; -0.047     ; 3.270      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -3.413 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.327     ; 1.355      ;
; -3.413 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.327     ; 1.355      ;
; -3.413 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.327     ; 1.355      ;
; -3.172 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.326     ; 1.115      ;
; -3.171 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.326     ; 1.114      ;
; -3.171 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.326     ; 1.114      ;
; -3.171 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.326     ; 1.114      ;
; -3.171 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.326     ; 1.114      ;
; -3.170 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.326     ; 1.113      ;
; -3.170 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.326     ; 1.113      ;
; -3.170 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.326     ; 1.113      ;
; -3.170 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.326     ; 1.113      ;
; -3.170 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.326     ; 1.113      ;
; -3.043 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.327     ; 0.985      ;
; -3.043 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.327     ; 0.985      ;
; -3.043 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.327     ; 0.985      ;
; -3.043 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.327     ; 0.985      ;
; -3.042 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.327     ; 0.984      ;
; -3.042 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.327     ; 0.984      ;
; -3.041 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.327     ; 0.983      ;
; -3.041 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.327     ; 0.983      ;
; -3.041 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.327     ; 0.983      ;
; -3.041 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.327     ; 0.983      ;
; -3.040 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.327     ; 0.982      ;
; -3.040 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.327     ; 0.982      ;
; 2.772  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 4.855      ;
; 2.773  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 4.854      ;
; 2.837  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 4.790      ;
; 2.910  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.068     ; 4.716      ;
; 2.916  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.068     ; 4.710      ;
; 3.154  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.068     ; 4.472      ;
; 3.197  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.068     ; 4.429      ;
; 3.217  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.068     ; 4.409      ;
; 3.252  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.068     ; 4.374      ;
; 3.292  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.330      ;
; 3.293  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.329      ;
; 3.296  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.326      ;
; 3.297  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.325      ;
; 3.344  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.068     ; 4.282      ;
; 3.357  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.265      ;
; 3.361  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.261      ;
; 3.405  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.068     ; 4.221      ;
; 3.430  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 4.191      ;
; 3.434  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 4.187      ;
; 3.436  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 4.185      ;
; 3.440  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 4.181      ;
; 3.445  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.179      ;
; 3.446  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.178      ;
; 3.468  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.154      ;
; 3.469  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.153      ;
; 3.499  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.068     ; 4.127      ;
; 3.510  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.114      ;
; 3.521  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 4.106      ;
; 3.533  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.089      ;
; 3.583  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 4.040      ;
; 3.589  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 4.034      ;
; 3.606  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 4.015      ;
; 3.612  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 4.009      ;
; 3.674  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 3.947      ;
; 3.678  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 3.943      ;
; 3.690  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 3.934      ;
; 3.691  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 3.933      ;
; 3.707  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 3.917      ;
; 3.708  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 3.916      ;
; 3.717  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 3.904      ;
; 3.721  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 3.900      ;
; 3.737  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 3.887      ;
; 3.737  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 3.884      ;
; 3.738  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 3.886      ;
; 3.741  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 3.880      ;
; 3.742  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.881      ;
; 3.772  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.850      ;
; 3.772  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 3.849      ;
; 3.775  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 3.846      ;
; 3.776  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 3.845      ;
; 3.798  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.825      ;
; 3.802  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 3.822      ;
; 3.805  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 3.819      ;
; 3.825  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.797      ;
; 3.827  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.796      ;
; 3.843  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.779      ;
; 3.850  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 3.771      ;
; 3.864  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 3.757      ;
; 3.866  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.756      ;
; 3.867  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 3.757      ;
; 3.868  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 3.753      ;
; 3.869  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.754      ;
; 3.870  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.753      ;
; 3.870  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 3.751      ;
; 3.873  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.749      ;
; 3.875  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.748      ;
; 3.878  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.745      ;
; 3.880  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.742      ;
; 3.881  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.742      ;
; 3.884  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.739      ;
; 3.887  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.735      ;
; 3.893  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 3.728      ;
; 3.897  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.725      ;
; 3.906  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.717      ;
; 3.909  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.713      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; pll_reset                                                         ; pll_reset                                                         ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|data_buffer[23]                              ; UART_Link:UART_Link1|data_buffer[23]                              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[27]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[27]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[31]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[31]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[26]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[26]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[30]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[30]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[22]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[22]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[18]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[18]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[23]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[23]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[19]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[19]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[29]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[29]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[28]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[28]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[24]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[24]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[25]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[25]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[20]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[20]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[21]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[21]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[16]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[16]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[17]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[17]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[9]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[9]        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[8]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[8]        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[10]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[10]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[11]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[11]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[0]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[0]        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[6]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[6]        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[4]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[4]        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[5]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[5]        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[7]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[7]        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[13]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[13]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[12]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[12]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[14]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[14]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[15]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[15]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall           ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                   ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|fmem_pages_loaded[0]                         ; UART_Link:UART_Link1|fmem_pages_loaded[0]                         ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|loadmem_wordcount[0]                         ; UART_Link:UART_Link1|loadmem_wordcount[0]                         ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|load_mem_fsm                                 ; UART_Link:UART_Link1|load_mem_fsm                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]          ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done               ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done               ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset       ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|ready                                        ; UART_Link:UART_Link1|ready                                        ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|fmem_fsm_jumping                             ; UART_Link:UART_Link1|fmem_fsm_jumping                             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|state.s_listen                               ; UART_Link:UART_Link1|state.s_listen                               ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_init          ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_init          ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|loading_memory                               ; UART_Link:UART_Link1|loading_memory                               ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|fmem_returned                                ; UART_Link:UART_Link1|fmem_returned                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|state.s_fmem_control_wait                    ; UART_Link:UART_Link1|state.s_fmem_control_wait                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|iob_fmem_enable                              ; UART_Link:UART_Link1|iob_fmem_enable                              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data       ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_stop_bit   ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_stop_bit   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_tx_count[2]                 ; UART_Controller:UART_Controller1|uart_tx_count[2]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_tx_count[1]                 ; UART_Controller:UART_Controller1|uart_tx_count[1]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset            ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; UART_Controller:UART_Controller1|uart_tx_count[0]                 ; UART_Controller:UART_Controller1|uart_tx_count[0]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.684      ;
; 0.457 ; UART_Controller:UART_Controller1|tx_baud_counter[9]               ; UART_Controller:UART_Controller1|tx_baud_counter[9]               ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.724      ;
; 0.465 ; UART_Controller:UART_Controller1|uart_tx_count[0]                 ; UART_Controller:UART_Controller1|uart_tx_count[2]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.732      ;
; 0.466 ; state.s_init_pll                                                  ; state.s_init                                                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.734      ;
; 0.469 ; UART_Link:UART_Link1|data_buffer[54]                              ; UART_Link:UART_Link1|iob_fmem_data_write[22]                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; UART_Link:UART_Link1|iob_fmem_data_write[17]                      ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[17]      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[9]        ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[9]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; UART_Link:UART_Link1|iob_fmem_data_write[6]                       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[6]       ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; UART_Link:UART_Link1|iob_fmem_address[5]                          ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[5]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; UART_Link:UART_Link1|iob_fmem_address[12]                         ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[12]           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; UART_Link:UART_Link1|data_buffer[59]                              ; UART_Link:UART_Link1|iob_fmem_data_write[27]                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[31]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[31]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; UART_Link:UART_Link1|data_buffer[58]                              ; UART_Link:UART_Link1|iob_fmem_data_write[26]                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[26]            ; UART_Link:UART_Link1|fmem_save_data[26]                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[30]            ; UART_Link:UART_Link1|fmem_save_data[30]                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; UART_Link:UART_Link1|data_buffer[55]                              ; UART_Link:UART_Link1|iob_fmem_data_write[23]                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; UART_Link:UART_Link1|data_buffer[51]                              ; UART_Link:UART_Link1|iob_fmem_data_write[19]                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[28]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[28]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; UART_Link:UART_Link1|fmem_save_data[24]                           ; UART_Link:UART_Link1|data_buffer[56]                              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[24]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[24]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; UART_Link:UART_Link1|fmem_save_data[25]                           ; UART_Link:UART_Link1|data_buffer[57]                              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; UART_Link:UART_Link1|iob_fmem_data_write[20]                      ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[20]      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[21]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[21]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[8]        ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[8]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[10]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[10]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; UART_Link:UART_Link1|fmem_save_data[0]                            ; UART_Link:UART_Link1|data_buffer[32]                              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; UART_Link:UART_Link1|fmem_save_data[2]                            ; UART_Link:UART_Link1|data_buffer[34]                              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]        ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[2]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; UART_Link:UART_Link1|fmem_save_data[3]                            ; UART_Link:UART_Link1|data_buffer[35]                              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]        ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[3]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[6]        ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[6]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; UART_Link:UART_Link1|iob_fmem_data_write[5]                       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[5]       ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[7]        ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[7]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; UART_Link:UART_Link1|fmem_save_data[13]                           ; UART_Link:UART_Link1|data_buffer[45]                              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; UART_Link:UART_Link1|iob_fmem_data_write[14]                      ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[14]      ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[14]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[14]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[15]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[15]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; UART_Link:UART_Link1|iob_fmem_address[3]                          ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[3]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; UART_Link:UART_Link1|fmem_pages_loaded[21]                        ; UART_Link:UART_Link1|fmem_pages_loaded[21]                        ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; UART_Link:UART_Link1|iob_fmem_address[17]                         ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[17]           ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; UART_Link:UART_Link1|iob_fmem_address[18]                         ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[18]           ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; UART_Link:UART_Link1|data_buffer[19]                              ; UART_Link:UART_Link1|iob_fmem_address[19]                         ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.738      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; DRAM_Controller:DRAM_Controller1|iob_cke                ; DRAM_Controller:DRAM_Controller1|iob_cke                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.482 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.749      ;
; 0.602 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.603 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.870      ;
; 0.603 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.870      ;
; 0.696 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.710 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.713 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.724 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.990      ;
; 0.736 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.003      ;
; 0.786 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.053      ;
; 0.841 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.108      ;
; 0.876 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.144      ;
; 0.896 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.163      ;
; 0.902 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.168      ;
; 0.956 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.224      ;
; 1.019 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.021 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.287      ;
; 1.023 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.289      ;
; 1.031 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
; 1.034 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.300      ;
; 1.037 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.306      ;
; 1.039 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.308      ;
; 1.041 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.310      ;
; 1.047 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.313      ;
; 1.055 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.324      ;
; 1.071 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.337      ;
; 1.115 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.381      ;
; 1.126 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.392      ;
; 1.127 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.393      ;
; 1.129 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.395      ;
; 1.141 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.407      ;
; 1.141 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.407      ;
; 1.147 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_cke                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.416      ;
; 1.153 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.419      ;
; 1.156 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.422      ;
; 1.156 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.422      ;
; 1.156 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.422      ;
; 1.200 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.466      ;
; 1.231 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.497      ;
; 1.234 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.500      ;
; 1.240 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.506      ;
; 1.249 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.515      ;
; 1.263 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.529      ;
; 1.275 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.541      ;
; 1.278 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.544      ;
; 1.295 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.561      ;
; 1.331 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.604      ;
; 1.354 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.620      ;
; 1.373 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.639      ;
; 1.374 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.641      ;
; 1.377 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.643      ;
; 1.385 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.651      ;
; 1.390 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.659      ;
; 1.390 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.659      ;
; 1.400 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.669      ;
; 1.404 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.673      ;
; 1.406 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.672      ;
; 1.426 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.694      ;
; 1.427 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.695      ;
; 1.471 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.739      ;
; 1.490 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.759      ;
; 1.491 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.751      ;
; 1.494 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.762      ;
; 1.495 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.763      ;
; 1.496 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.764      ;
; 1.499 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.772      ;
; 1.502 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.768      ;
; 1.507 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.773      ;
; 1.518 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.784      ;
; 1.518 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.786      ;
; 1.519 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.787      ;
; 1.522 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.788      ;
; 1.525 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.792      ;
; 1.528 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.794      ;
; 1.535 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.801      ;
; 1.598 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.858      ;
; 1.605 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.871      ;
; 1.605 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.873      ;
; 1.605 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.874      ;
; 1.613 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.873      ;
; 1.616 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.883      ;
; 1.624 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.890      ;
; 1.625 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.891      ;
; 1.626 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.892      ;
; 1.637 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.903      ;
; 1.641 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.907      ;
; 1.645 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.912      ;
; 1.657 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.923      ;
; 1.663 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.930      ;
; 1.666 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.935      ;
; 1.674 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.941      ;
; 1.675 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.942      ;
; 1.684 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.953      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.680 ; -39.726       ;
; CLK                                                  ; -1.564 ; -60.148       ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLK                                                  ; 0.186 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.643 ; 0.000         ;
; CLK                                                  ; 9.810 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.680 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.337     ; 0.597      ;
; -1.680 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.337     ; 0.597      ;
; -1.680 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.337     ; 0.597      ;
; -1.618 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.537      ;
; -1.618 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.537      ;
; -1.618 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.537      ;
; -1.617 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.536      ;
; -1.617 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.536      ;
; -1.616 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.535      ;
; -1.616 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.535      ;
; -1.616 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.535      ;
; -1.616 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.535      ;
; -1.616 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.535      ;
; -1.546 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.337     ; 0.463      ;
; -1.546 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.337     ; 0.463      ;
; -1.545 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.337     ; 0.462      ;
; -1.545 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.337     ; 0.462      ;
; -1.544 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.337     ; 0.461      ;
; -1.543 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.337     ; 0.460      ;
; -1.543 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.337     ; 0.460      ;
; -1.542 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.337     ; 0.459      ;
; -1.542 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.337     ; 0.459      ;
; -1.541 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.337     ; 0.458      ;
; -1.541 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.337     ; 0.458      ;
; -1.540 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.337     ; 0.457      ;
; 5.436  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.032     ; 2.211      ;
; 5.438  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.032     ; 2.209      ;
; 5.464  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.032     ; 2.183      ;
; 5.535  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 2.110      ;
; 5.539  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 2.106      ;
; 5.601  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 2.044      ;
; 5.615  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 2.030      ;
; 5.626  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 2.019      ;
; 5.683  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.959      ;
; 5.685  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.957      ;
; 5.687  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.955      ;
; 5.689  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.953      ;
; 5.708  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 1.937      ;
; 5.709  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 1.936      ;
; 5.711  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 1.934      ;
; 5.711  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.931      ;
; 5.715  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.927      ;
; 5.749  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 1.896      ;
; 5.751  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 1.894      ;
; 5.777  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 1.868      ;
; 5.778  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 1.867      ;
; 5.780  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.862      ;
; 5.782  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 1.862      ;
; 5.782  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 1.858      ;
; 5.782  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.860      ;
; 5.786  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 1.854      ;
; 5.786  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 1.854      ;
; 5.789  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.853      ;
; 5.790  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 1.850      ;
; 5.791  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 1.849      ;
; 5.792  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.032     ; 1.855      ;
; 5.808  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.834      ;
; 5.824  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 1.820      ;
; 5.828  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 1.817      ;
; 5.830  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 1.815      ;
; 5.834  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.808      ;
; 5.837  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 1.808      ;
; 5.839  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.803      ;
; 5.839  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 1.806      ;
; 5.841  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 1.799      ;
; 5.844  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 1.799      ;
; 5.844  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.798      ;
; 5.848  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 1.792      ;
; 5.848  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 1.795      ;
; 5.852  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 1.788      ;
; 5.854  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 1.790      ;
; 5.856  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 1.789      ;
; 5.858  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 1.787      ;
; 5.861  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.781      ;
; 5.862  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 1.778      ;
; 5.866  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 1.774      ;
; 5.873  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 1.767      ;
; 5.877  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 1.763      ;
; 5.879  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 1.761      ;
; 5.883  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 1.757      ;
; 5.884  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.758      ;
; 5.884  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 1.761      ;
; 5.886  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.756      ;
; 5.887  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.755      ;
; 5.887  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 1.757      ;
; 5.887  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 1.758      ;
; 5.896  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 1.748      ;
; 5.910  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.732      ;
; 5.911  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.731      ;
; 5.913  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 1.730      ;
; 5.914  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 1.729      ;
; 5.921  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 1.723      ;
; 5.921  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 1.723      ;
; 5.928  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 1.715      ;
; 5.928  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.714      ;
; 5.929  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 1.715      ;
; 5.937  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.705      ;
; 5.938  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 1.707      ;
; 5.939  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 1.701      ;
; 5.940  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 1.704      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                           ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.564 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_listen               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.882      ;
; -1.454 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.774      ;
; -1.454 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.774      ;
; -1.454 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.774      ;
; -1.454 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.774      ;
; -1.454 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.774      ;
; -1.454 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[22]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.774      ;
; -1.454 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[24]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.774      ;
; -1.454 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[28]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.774      ;
; -1.439 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; uart_link_enable                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.089      ; 2.764      ;
; -1.438 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_load_fmem            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.756      ;
; -1.392 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.092      ; 2.720      ;
; -1.392 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.092      ; 2.720      ;
; -1.392 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.092      ; 2.720      ;
; -1.392 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[15]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.092      ; 2.720      ;
; -1.375 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.698      ;
; -1.375 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.698      ;
; -1.375 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.698      ;
; -1.375 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.698      ;
; -1.375 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.698      ;
; -1.375 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.698      ;
; -1.375 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.698      ;
; -1.375 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.698      ;
; -1.375 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.698      ;
; -1.375 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.698      ;
; -1.375 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[27]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.698      ;
; -1.375 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[25]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.698      ;
; -1.375 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[26]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.698      ;
; -1.375 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[30]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.698      ;
; -1.375 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[29]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.698      ;
; -1.375 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[31]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.698      ;
; -1.364 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.090      ; 2.690      ;
; -1.337 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.089      ; 2.662      ;
; -1.337 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.089      ; 2.662      ;
; -1.337 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|sdram_write_wait_ctr[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.089      ; 2.662      ;
; -1.325 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; state.s_idle                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.089      ; 2.650      ;
; -1.254 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_fmem_erase_sector    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.574      ;
; -1.254 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_sdram_write          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.574      ;
; -1.254 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_init                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.574      ;
; -1.254 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_fmem_read_page_done  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.574      ;
; -1.254 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_fmem_read_page       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.574      ;
; -1.254 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_fmem_write_page      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.574      ;
; -1.223 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; UART_Link:UART_Link1|state.s_sdram_write_wait     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.541      ;
; -1.060 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; state.s_init_wait                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.089      ; 2.385      ;
; 7.795  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.367      ; 2.975      ;
; 7.870  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.367      ; 2.900      ;
; 7.999  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.367      ; 2.771      ;
; 8.382  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[27]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.358      ; 2.379      ;
; 8.572  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[31]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.358      ; 2.189      ;
; 8.659  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[5]              ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.361      ; 2.105      ;
; 8.683  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[7]              ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.361      ; 2.081      ;
; 8.725  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[20]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.367      ; 2.045      ;
; 8.748  ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr   ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.366      ; 2.021      ;
; 8.760  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[18]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.380      ; 2.023      ;
; 8.765  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[28]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.367      ; 2.005      ;
; 8.776  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[22]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.358      ; 1.985      ;
; 8.788  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[29]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.367      ; 1.982      ;
; 8.803  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[13]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.374      ; 1.974      ;
; 8.807  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[11]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.374      ; 1.970      ;
; 8.827  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[15]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.374      ; 1.950      ;
; 8.865  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[19]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.358      ; 1.896      ;
; 8.871  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[21]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.367      ; 1.899      ;
; 8.875  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[30]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.358      ; 1.886      ;
; 8.881  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[21]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.380      ; 1.902      ;
; 8.887  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[23]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.358      ; 1.874      ;
; 8.899  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[26]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.358      ; 1.862      ;
; 8.933  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[17]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.380      ; 1.850      ;
; 8.933  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[0]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.367      ; 1.837      ;
; 8.949  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[19]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.380      ; 1.834      ;
; 8.987  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[3]              ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.361      ; 1.777      ;
; 8.989  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.367      ; 1.781      ;
; 8.997  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[9]              ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.374      ; 1.780      ;
; 9.001  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[22]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.380      ; 1.782      ;
; 9.010  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[1]              ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.361      ; 1.754      ;
; 9.010  ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_opcode ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.362      ; 1.755      ;
; 9.018  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[2]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.367      ; 1.752      ;
; 9.021  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[23]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.380      ; 1.762      ;
; 9.050  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[5]         ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.358      ; 1.711      ;
; 9.058  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[18]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.358      ; 1.703      ;
; 9.066  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[14]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.358      ; 1.695      ;
; 9.092  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[25]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.367      ; 1.678      ;
; 9.103  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[10]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.360      ; 1.660      ;
; 9.115  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[24]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.367      ; 1.655      ;
; 9.116  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.367      ; 1.654      ;
; 9.117  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[2]         ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.360      ; 1.646      ;
; 9.122  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[16]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.380      ; 1.661      ;
; 9.155  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[12]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.361      ; 1.609      ;
; 9.158  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[10]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.361      ; 1.606      ;
; 9.160  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[1]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.367      ; 1.610      ;
; 9.174  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[17]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.367      ; 1.596      ;
; 9.179  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[14]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.361      ; 1.585      ;
; 9.188  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[13]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.358      ; 1.573      ;
; 9.192  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[20]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.380      ; 1.591      ;
; 9.198  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[16]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.367      ; 1.572      ;
; 9.209  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[15]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.358      ; 1.552      ;
; 9.221  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[6]         ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.358      ; 1.540      ;
; 9.222  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[9]         ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.360      ; 1.541      ;
; 9.224  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[5]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.367      ; 1.546      ;
; 9.239  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1]         ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.360      ; 1.524      ;
; 9.243  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[11]        ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi ; CLK                                                  ; CLK         ; 10.416       ; 0.360      ; 1.520      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[27]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[27]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[31]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[31]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[26]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[26]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[30]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[30]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[22]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[22]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[18]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[18]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[23]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[23]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[19]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[19]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[29]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[29]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[28]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[28]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[24]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[24]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[25]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[25]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[20]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[20]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[21]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[21]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[16]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[16]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[17]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[17]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[9]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[9]        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[8]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[8]        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[10]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[10]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[11]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[11]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[0]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[0]        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[6]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[6]        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[4]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[4]        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[5]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[5]        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[7]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[7]        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[13]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[13]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[12]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[12]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[14]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[14]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[15]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[15]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_init          ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_init          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; pll_reset                                                         ; pll_reset                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|data_buffer[23]                              ; UART_Link:UART_Link1|data_buffer[23]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall           ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                   ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|fmem_pages_loaded[0]                         ; UART_Link:UART_Link1|fmem_pages_loaded[0]                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|ready                                        ; UART_Link:UART_Link1|ready                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|fmem_fsm_jumping                             ; UART_Link:UART_Link1|fmem_fsm_jumping                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|state.s_listen                               ; UART_Link:UART_Link1|state.s_listen                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|loading_memory                               ; UART_Link:UART_Link1|loading_memory                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|loadmem_wordcount[0]                         ; UART_Link:UART_Link1|loadmem_wordcount[0]                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|load_mem_fsm                                 ; UART_Link:UART_Link1|load_mem_fsm                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|fmem_returned                                ; UART_Link:UART_Link1|fmem_returned                                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|state.s_fmem_control_wait                    ; UART_Link:UART_Link1|state.s_fmem_control_wait                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|iob_fmem_enable                              ; UART_Link:UART_Link1|iob_fmem_enable                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]          ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data       ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_stop_bit   ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_stop_bit   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_count[2]                 ; UART_Controller:UART_Controller1|uart_tx_count[2]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_count[1]                 ; UART_Controller:UART_Controller1|uart_tx_count[1]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done               ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset       ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; UART_Link:UART_Link1|data_buffer[54]                              ; UART_Link:UART_Link1|iob_fmem_data_write[22]                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; UART_Link:UART_Link1|iob_fmem_address[5]                          ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[5]            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; UART_Link:UART_Link1|iob_fmem_address[12]                         ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[12]           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; UART_Link:UART_Link1|data_buffer[59]                              ; UART_Link:UART_Link1|iob_fmem_data_write[27]                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[31]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[31]            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_Link:UART_Link1|data_buffer[58]                              ; UART_Link:UART_Link1|iob_fmem_data_write[26]                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[26]            ; UART_Link:UART_Link1|fmem_save_data[26]                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[30]            ; UART_Link:UART_Link1|fmem_save_data[30]                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_Link:UART_Link1|data_buffer[55]                              ; UART_Link:UART_Link1|iob_fmem_data_write[23]                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[28]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[28]            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[24]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[24]            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_Link:UART_Link1|fmem_save_data[25]                           ; UART_Link:UART_Link1|data_buffer[57]                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[21]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[21]            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_Link:UART_Link1|iob_fmem_data_write[17]                      ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[17]      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[9]        ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[9]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[8]        ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[8]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[10]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[10]            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_Link:UART_Link1|fmem_save_data[0]                            ; UART_Link:UART_Link1|data_buffer[32]                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_Link:UART_Link1|fmem_save_data[2]                            ; UART_Link:UART_Link1|data_buffer[34]                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_Link:UART_Link1|fmem_save_data[3]                            ; UART_Link:UART_Link1|data_buffer[35]                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]        ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[3]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_Link:UART_Link1|iob_fmem_data_write[6]                       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[6]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[6]        ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[6]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[7]        ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[7]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_Link:UART_Link1|fmem_save_data[13]                           ; UART_Link:UART_Link1|data_buffer[45]                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[13]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[13]            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[14]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[14]            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[15]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[15]            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_Link:UART_Link1|iob_fmem_address[3]                          ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[3]            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; UART_Link:UART_Link1|iob_fmem_address[17]                         ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[17]           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_Link:UART_Link1|iob_fmem_address[18]                         ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[18]           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_Link:UART_Link1|data_buffer[19]                              ; UART_Link:UART_Link1|iob_fmem_address[19]                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_Link:UART_Link1|data_buffer[62]                              ; UART_Link:UART_Link1|iob_fmem_data_write[30]                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[18]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[18]            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; UART_Link:UART_Link1|data_buffer[51]                              ; UART_Link:UART_Link1|iob_fmem_data_write[19]                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[19]       ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[19]            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; UART_Link:UART_Link1|fmem_save_data[24]                           ; UART_Link:UART_Link1|data_buffer[56]                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; UART_Link:UART_Link1|iob_fmem_data_write[20]                      ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[20]      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_Link:UART_Link1|data_buffer[43]                              ; UART_Link:UART_Link1|iob_fmem_data_write[11]                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]        ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[1]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]        ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[2]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[4]        ; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[4]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; UART_Link:UART_Link1|iob_fmem_data_write[5]                       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[5]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; DRAM_Controller:DRAM_Controller1|iob_cke                ; DRAM_Controller:DRAM_Controller1|iob_cke                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.216 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.337      ;
; 0.253 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.299 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.306 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.312 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.315 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.339 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.460      ;
; 0.372 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.493      ;
; 0.377 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.500      ;
; 0.382 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.503      ;
; 0.392 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.511      ;
; 0.415 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.538      ;
; 0.448 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.455 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.458 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.582      ;
; 0.458 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.582      ;
; 0.459 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.583      ;
; 0.459 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.461 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.585      ;
; 0.462 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.465 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.468 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.504 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.624      ;
; 0.504 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.624      ;
; 0.510 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.515 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_cke                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.639      ;
; 0.518 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.521 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.525 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.528 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.528 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.531 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.539 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.553 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.673      ;
; 0.569 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.689      ;
; 0.577 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.697      ;
; 0.583 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.702      ;
; 0.585 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.705      ;
; 0.590 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.711      ;
; 0.591 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.594 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.714      ;
; 0.597 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.717      ;
; 0.602 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.722      ;
; 0.613 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.737      ;
; 0.614 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.738      ;
; 0.615 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.739      ;
; 0.622 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.742      ;
; 0.631 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.757      ;
; 0.638 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.760      ;
; 0.639 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.761      ;
; 0.640 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.764      ;
; 0.647 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.767      ;
; 0.647 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.773      ;
; 0.649 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.769      ;
; 0.650 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.770      ;
; 0.657 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.777      ;
; 0.660 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.782      ;
; 0.661 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.783      ;
; 0.662 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.784      ;
; 0.663 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.787      ;
; 0.665 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.787      ;
; 0.666 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.788      ;
; 0.667 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.789      ;
; 0.668 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.788      ;
; 0.676 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.796      ;
; 0.688 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.808      ;
; 0.690 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.810      ;
; 0.690 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.812      ;
; 0.693 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.813      ;
; 0.697 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.818      ;
; 0.707 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.822      ;
; 0.710 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.825      ;
; 0.717 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.841      ;
; 0.718 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.838      ;
; 0.722 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.842      ;
; 0.723 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.843      ;
; 0.724 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.845      ;
; 0.730 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.851      ;
; 0.731 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.855      ;
; 0.739 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.860      ;
; 0.740 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.861      ;
; 0.740 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.860      ;
; 0.740 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.860      ;
; 0.742 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.863      ;
; 0.742 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.862      ;
; 0.755 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.881      ;
; 0.762 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.882      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -3.879   ; 0.186 ; N/A      ; N/A     ; 3.565               ;
;  CLK                                                  ; -3.822   ; 0.186 ; N/A      ; N/A     ; 9.810               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.879   ; 0.186 ; N/A      ; N/A     ; 3.565               ;
; Design-wide TNS                                       ; -242.665 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                                  ; -153.569 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -89.939  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDRAM_CKE     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WE_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A0      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A2      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A3      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A4      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A5      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A6      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A7      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A8      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A9      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A10     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A11     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A12     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQML    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQMH    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RXD           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_CS      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_WP      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_CLK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_DI      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_DP         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_G          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_C          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_D          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ2     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ3     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ4     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ5     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ6     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ7     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ8     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ9     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ10    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ11    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ12    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ13    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ14    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ15    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; TXD                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ0               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ1               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ2               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ3               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ4               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ5               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ6               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ7               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ8               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ9               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ10              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ11              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ12              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ13              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ14              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ15              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FLASH_DO                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CS      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_WP      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_DI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CS      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_WP      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_DI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FLASH_CS      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FLASH_WP      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FLASH_DI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                  ; CLK                                                  ; 17349    ; 0        ; 138      ; 1        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK                                                  ; 44       ; 0        ; 0        ; 0        ;
; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 25       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 496      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                  ; CLK                                                  ; 17349    ; 0        ; 138      ; 1        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK                                                  ; 44       ; 0        ; 0        ; 0        ;
; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 25       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 496      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 34    ; 34   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; CLK                                                  ; CLK                                                  ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                          ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                                                               ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; CLK        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; FLASH_DO   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FLASH_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_CS    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_DI    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RXD         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A5    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A10   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CKE   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQMH  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQML  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                          ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                                                               ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; CLK        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; FLASH_DO   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FLASH_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_CS    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_DI    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RXD         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A5    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A10   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CKE   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQMH  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQML  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Nov 25 10:03:50 2016
Info: Command: quartus_sta FISC -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.833 -waveform {0.000 10.416} -name CLK CLK
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 24 -multiply_by 65 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.879
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.879             -89.939 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.807            -152.726 CLK 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 CLK 
    Info (332119):     0.454               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.566
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.566               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.158               0.000 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.822
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.822            -153.569 CLK 
    Info (332119):    -3.413             -78.445 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 CLK 
    Info (332119):     0.402               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.565
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.565               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.189               0.000 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.680
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.680             -39.726 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.564             -60.148 CLK 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLK 
    Info (332119):     0.186               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.643
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.643               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.810               0.000 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 792 megabytes
    Info: Processing ended: Fri Nov 25 10:03:55 2016
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


