CADENCE IHNL010755

16nm inv_1xt schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds0
16nm 6T schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds1
16nm 6T_4x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds2
16nm 6T_32x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds3
16nm 6T_32x_CTRL schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds4
16nm nand4_1x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds5
16nm 6T_32x4 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds6
16nm 6T_SetRead schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds7
16nm 6T_CHUNK schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds8
16nm inv_1x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds9
16nm and4_1x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds10
16nm Demux_2e1of4 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds11
16nm nand_1x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds12
16nm nor4_1x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds13
16nm or32_1x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds14
16nm Demux_3e1of4 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds15
16nm nor_1x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds16
16nm or2_1x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds17
16nm nand3_1x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds18
16nm and3 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds19
16nm 6T_DEMUX schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds20
16nm TH22~ schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds21
16nm WCHB schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds22
16nm TH44 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds23
16nm and_1x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds24
16nm TH22 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds25
16nm 6T_DATA schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds26
16nm or16_1x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds27
16nm or4_1x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds28
16nm 6T_CONTROL schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds29
16nm 6T_BANK schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds30
16nm TH33~ schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds31
16nm 6T_1of4Merge schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds32
16nm 6T_4of16Merge schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds33
16nm 6T_1of2Merge schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds34
16nm 6T_AddressMerge schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds35
16nm 6T_SDP_BANK schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds36
16nm TH33 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds37
16nm 6T_1of4Split4 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds38
16nm 6T_4of16Split4 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds39
16nm 6T_1of2Split4 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds40
16nm 6T_AddressSplit4 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds41
16nm 6T_8of32Split4 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds42
16nm 6T_1of4Merge4 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds43
16nm 6T_4of16Merge4 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds44
16nm 6T_8of32Merge4 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds45
16nm 6T_1of4Latch schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds46
16nm 6T_4of16Latch schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds47
16nm 6T_8of32Latch schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds48
16nm Decode_2to4 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds49
16nm 6T_1of2Latch schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds50
16nm 6T_AddressLatch schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds51
16nm Encode_4to2 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds52
16nm 6T_MultiBank_8K_4K schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 0 cds53
16nm_Tests 6T_MultiBank_8K_4K_Test schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_MultiBank_8K_4K_Test config 1 cds54