// Seed: 375970016
module module_0 (
    input reg id_0,
    input id_1,
    input logic id_2
);
  reg id_3, id_4;
  always id_4 <= id_0;
  logic id_5, id_6;
  type_11(
      .id_0(1'h0), .id_1(1)
  ); type_12(
      id_4
  );
endmodule
`define pp_3 0
