Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May 14 11:51:36 2022
| Host         : DESKTOP-AFNEJRD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGA_top_module_timing_summary_routed.rpt -pb VGA_top_module_timing_summary_routed.pb -rpx VGA_top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.283        0.000                      0                  108        0.178        0.000                      0                  108        3.000        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       31.283        0.000                      0                  108        0.178        0.000                      0                  108       19.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.283ns  (required time - arrival time)
  Source:                 VGA/pixcount_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.594ns  (logic 1.760ns (20.479%)  route 6.834ns (79.521%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          1.621    -0.891    VGA/clk_out1
    SLICE_X7Y28          FDSE                                         r  VGA/pixcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDSE (Prop_fdse_C_Q)         0.456    -0.435 r  VGA/pixcount_reg[3]/Q
                         net (fo=376, routed)         5.215     4.780    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.124     4.904 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_85/O
                         net (fo=1, routed)           0.000     4.904    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_85_n_0
    SLICE_X9Y23          MUXF7 (Prop_muxf7_I1_O)      0.217     5.121 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_46/O
                         net (fo=1, routed)           0.433     5.554    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_46_n_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I4_O)        0.299     5.853 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.853    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_18_n_0
    SLICE_X10Y23         MUXF7 (Prop_muxf7_I1_O)      0.247     6.100 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     6.100    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X10Y23         MUXF8 (Prop_muxf8_I0_O)      0.098     6.198 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.187     7.384    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.319     7.703 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.000     7.703    VGA/spo[3]
    SLICE_X8Y29          FDRE                                         r  VGA/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          1.439    38.444    VGA/clk_out1
    SLICE_X8Y29          FDRE                                         r  VGA/green_reg[0]/C
                         clock pessimism              0.564    39.007    
                         clock uncertainty           -0.098    38.910    
    SLICE_X8Y29          FDRE (Setup_fdre_C_D)        0.077    38.987    VGA/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.987    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                 31.283    

Slack (MET) :             31.630ns  (required time - arrival time)
  Source:                 VGA/pixcount_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.235ns  (logic 1.842ns (22.369%)  route 6.393ns (77.631%))
  Logic Levels:           6  (LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          1.621    -0.891    VGA/clk_out1
    SLICE_X7Y28          FDSE                                         r  VGA/pixcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDSE (Prop_fdse_C_Q)         0.456    -0.435 r  VGA/pixcount_reg[3]/Q
                         net (fo=376, routed)         5.173     4.738    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.124     4.862 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_92/O
                         net (fo=1, routed)           0.000     4.862    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_92_n_0
    SLICE_X8Y21          MUXF7 (Prop_muxf7_I0_O)      0.241     5.103 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_74/O
                         net (fo=1, routed)           0.595     5.698    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_74_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.298     5.996 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     5.996    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_28_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.209     6.205 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.625     6.830    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_10_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I5_O)        0.297     7.127 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.127    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I1_O)      0.217     7.344 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=1, routed)           0.000     7.344    VGA/spo[1]
    SLICE_X9Y20          FDRE                                         r  VGA/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          1.439    38.444    VGA/clk_out1
    SLICE_X9Y20          FDRE                                         r  VGA/red_reg[1]/C
                         clock pessimism              0.564    39.007    
                         clock uncertainty           -0.098    38.910    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)        0.064    38.974    VGA/red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.974    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                 31.630    

Slack (MET) :             31.788ns  (required time - arrival time)
  Source:                 VGA/pixcount_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 1.819ns (22.338%)  route 6.324ns (77.662%))
  Logic Levels:           6  (LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          1.621    -0.891    VGA/clk_out1
    SLICE_X7Y28          FDSE                                         r  VGA/pixcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDSE (Prop_fdse_C_Q)         0.456    -0.435 r  VGA/pixcount_reg[3]/Q
                         net (fo=376, routed)         4.769     4.335    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X0Y17          LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_76/O
                         net (fo=1, routed)           0.000     4.459    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_76_n_0
    SLICE_X0Y17          MUXF7 (Prop_muxf7_I0_O)      0.212     4.671 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_34/O
                         net (fo=1, routed)           0.626     5.297    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_34_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.299     5.596 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     5.596    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_12_n_0
    SLICE_X1Y17          MUXF7 (Prop_muxf7_I1_O)      0.217     5.813 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.929     6.742    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I0_O)        0.299     7.041 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.041    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X4Y20          MUXF7 (Prop_muxf7_I0_O)      0.212     7.253 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           0.000     7.253    VGA/spo[6]
    SLICE_X4Y20          FDRE                                         r  VGA/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          1.506    38.511    VGA/clk_out1
    SLICE_X4Y20          FDRE                                         r  VGA/blue_reg[0]/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.098    38.977    
    SLICE_X4Y20          FDRE (Setup_fdre_C_D)        0.064    39.041    VGA/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         39.041    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                 31.788    

Slack (MET) :             32.077ns  (required time - arrival time)
  Source:                 VGA/pixcount_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.833ns  (logic 1.754ns (22.393%)  route 6.079ns (77.607%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          1.621    -0.891    VGA/clk_out1
    SLICE_X7Y28          FDSE                                         r  VGA/pixcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDSE (Prop_fdse_C_Q)         0.456    -0.435 r  VGA/pixcount_reg[1]/Q
                         net (fo=367, routed)         4.856     4.422    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124     4.546 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_80/O
                         net (fo=1, routed)           0.000     4.546    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_80_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I1_O)      0.217     4.763 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_41/O
                         net (fo=1, routed)           0.354     5.117    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_41_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I4_O)        0.299     5.416 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     5.416    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_17_n_0
    SLICE_X4Y33          MUXF7 (Prop_muxf7_I0_O)      0.238     5.654 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     5.654    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_7_n_0
    SLICE_X4Y33          MUXF8 (Prop_muxf8_I0_O)      0.104     5.758 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.868     6.626    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I1_O)        0.316     6.942 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.000     6.942    VGA/spo[0]
    SLICE_X5Y30          FDRE                                         r  VGA/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          1.506    38.511    VGA/clk_out1
    SLICE_X5Y30          FDRE                                         r  VGA/red_reg[0]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)        0.029    39.019    VGA/red_reg[0]
  -------------------------------------------------------------------
                         required time                         39.019    
                         arrival time                          -6.942    
  -------------------------------------------------------------------
                         slack                                 32.077    

Slack (MET) :             32.524ns  (required time - arrival time)
  Source:                 VGA/pixcount_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.382ns  (logic 1.344ns (18.207%)  route 6.038ns (81.793%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          1.621    -0.891    VGA/clk_out1
    SLICE_X7Y28          FDSE                                         r  VGA/pixcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDSE (Prop_fdse_C_Q)         0.456    -0.435 r  VGA/pixcount_reg[2]/Q
                         net (fo=376, routed)         3.632     3.198    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X9Y24          LUT6 (Prop_lut6_I2_O)        0.124     3.322 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_55/O
                         net (fo=1, routed)           0.000     3.322    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_55_n_0
    SLICE_X9Y24          MUXF7 (Prop_muxf7_I1_O)      0.217     3.539 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_27/O
                         net (fo=1, routed)           0.686     4.225    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_27_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I4_O)        0.299     4.524 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_8/O
                         net (fo=1, routed)           1.084     5.608    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_8_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I0_O)        0.124     5.732 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.635     6.367    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.124     6.491 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=1, routed)           0.000     6.491    VGA/spo[4]
    SLICE_X4Y25          FDRE                                         r  VGA/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          1.500    38.505    VGA/clk_out1
    SLICE_X4Y25          FDRE                                         r  VGA/green_reg[1]/C
                         clock pessimism              0.577    39.081    
                         clock uncertainty           -0.098    38.984    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)        0.031    39.015    VGA/green_reg[1]
  -------------------------------------------------------------------
                         required time                         39.015    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                 32.524    

Slack (MET) :             32.540ns  (required time - arrival time)
  Source:                 VGA/pixcount_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.405ns  (logic 1.708ns (23.066%)  route 5.697ns (76.934%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          1.621    -0.891    VGA/clk_out1
    SLICE_X7Y28          FDSE                                         r  VGA/pixcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDSE (Prop_fdse_C_Q)         0.456    -0.435 r  VGA/pixcount_reg[3]/Q
                         net (fo=376, routed)         4.638     4.204    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.124     4.328 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_88/O
                         net (fo=1, routed)           0.000     4.328    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_88_n_0
    SLICE_X2Y21          MUXF7 (Prop_muxf7_I0_O)      0.209     4.537 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_75/O
                         net (fo=1, routed)           0.617     5.154    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_75_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I4_O)        0.297     5.451 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     5.451    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_31_n_0
    SLICE_X1Y21          MUXF7 (Prop_muxf7_I0_O)      0.212     5.663 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     5.663    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_12_n_0
    SLICE_X1Y21          MUXF8 (Prop_muxf8_I1_O)      0.094     5.757 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.441     6.198    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_4_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.316     6.514 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           0.000     6.514    VGA/spo[2]
    SLICE_X2Y23          FDRE                                         r  VGA/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          1.504    38.509    VGA/clk_out1
    SLICE_X2Y23          FDRE                                         r  VGA/red_reg[2]/C
                         clock pessimism              0.564    39.072    
                         clock uncertainty           -0.098    38.975    
    SLICE_X2Y23          FDRE (Setup_fdre_C_D)        0.079    39.054    VGA/red_reg[2]
  -------------------------------------------------------------------
                         required time                         39.054    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                 32.540    

Slack (MET) :             34.004ns  (required time - arrival time)
  Source:                 VGA/pixcount_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 1.371ns (23.064%)  route 4.573ns (76.936%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          1.621    -0.891    VGA/clk_out1
    SLICE_X7Y28          FDSE                                         r  VGA/pixcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDSE (Prop_fdse_C_Q)         0.456    -0.435 r  VGA/pixcount_reg[1]/Q
                         net (fo=367, routed)         3.023     2.588    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.124     2.712 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_48/O
                         net (fo=1, routed)           0.000     2.712    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_48_n_0
    SLICE_X3Y32          MUXF7 (Prop_muxf7_I1_O)      0.245     2.957 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_25/O
                         net (fo=1, routed)           0.662     3.619    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_25_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.298     3.917 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_9/O
                         net (fo=1, routed)           0.466     4.382    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_9_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.124     4.506 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.423     4.930    memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.124     5.054 r  memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.000     5.054    VGA/spo[5]
    SLICE_X2Y30          FDRE                                         r  VGA/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508    38.513    VGA/clk_out1
    SLICE_X2Y30          FDRE                                         r  VGA/green_reg[2]/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.098    38.979    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)        0.079    39.058    VGA/green_reg[2]
  -------------------------------------------------------------------
                         required time                         39.058    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                 34.004    

Slack (MET) :             35.681ns  (required time - arrival time)
  Source:                 VGA/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.897ns (24.415%)  route 2.777ns (75.585%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          1.628    -0.884    VGA/clk_out1
    SLICE_X6Y34          FDRE                                         r  VGA/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  VGA/vcount_reg[7]/Q
                         net (fo=7, routed)           1.050     0.645    VGA/vcount_reg[7]
    SLICE_X6Y34          LUT4 (Prop_lut4_I3_O)        0.295     0.940 r  VGA/vcount[9]_i_5/O
                         net (fo=1, routed)           0.939     1.879    VGA/vcount[9]_i_5_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     2.003 r  VGA/vcount[9]_i_1/O
                         net (fo=10, routed)          0.787     2.790    VGA/vcount
    SLICE_X6Y35          FDRE                                         r  VGA/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          1.512    38.517    VGA/clk_out1
    SLICE_X6Y35          FDRE                                         r  VGA/vcount_reg[5]/C
                         clock pessimism              0.577    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X6Y35          FDRE (Setup_fdre_C_R)       -0.524    38.472    VGA/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -2.790    
  -------------------------------------------------------------------
                         slack                                 35.681    

Slack (MET) :             35.843ns  (required time - arrival time)
  Source:                 VGA/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.897ns (25.371%)  route 2.639ns (74.629%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          1.628    -0.884    VGA/clk_out1
    SLICE_X6Y34          FDRE                                         r  VGA/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  VGA/vcount_reg[7]/Q
                         net (fo=7, routed)           1.050     0.645    VGA/vcount_reg[7]
    SLICE_X6Y34          LUT4 (Prop_lut4_I3_O)        0.295     0.940 r  VGA/vcount[9]_i_5/O
                         net (fo=1, routed)           0.939     1.879    VGA/vcount[9]_i_5_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     2.003 r  VGA/vcount[9]_i_1/O
                         net (fo=10, routed)          0.649     2.652    VGA/vcount
    SLICE_X6Y34          FDRE                                         r  VGA/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          1.511    38.516    VGA/clk_out1
    SLICE_X6Y34          FDRE                                         r  VGA/vcount_reg[6]/C
                         clock pessimism              0.601    39.116    
                         clock uncertainty           -0.098    39.019    
    SLICE_X6Y34          FDRE (Setup_fdre_C_R)       -0.524    38.495    VGA/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.495    
                         arrival time                          -2.652    
  -------------------------------------------------------------------
                         slack                                 35.843    

Slack (MET) :             35.843ns  (required time - arrival time)
  Source:                 VGA/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.897ns (25.371%)  route 2.639ns (74.629%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          1.628    -0.884    VGA/clk_out1
    SLICE_X6Y34          FDRE                                         r  VGA/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  VGA/vcount_reg[7]/Q
                         net (fo=7, routed)           1.050     0.645    VGA/vcount_reg[7]
    SLICE_X6Y34          LUT4 (Prop_lut4_I3_O)        0.295     0.940 r  VGA/vcount[9]_i_5/O
                         net (fo=1, routed)           0.939     1.879    VGA/vcount[9]_i_5_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     2.003 r  VGA/vcount[9]_i_1/O
                         net (fo=10, routed)          0.649     2.652    VGA/vcount
    SLICE_X6Y34          FDRE                                         r  VGA/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          1.511    38.516    VGA/clk_out1
    SLICE_X6Y34          FDRE                                         r  VGA/vcount_reg[7]/C
                         clock pessimism              0.601    39.116    
                         clock uncertainty           -0.098    39.019    
    SLICE_X6Y34          FDRE (Setup_fdre_C_R)       -0.524    38.495    VGA/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         38.495    
                         arrival time                          -2.652    
  -------------------------------------------------------------------
                         slack                                 35.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 VGA/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          0.589    -0.592    VGA/clk_out1
    SLICE_X4Y35          FDRE                                         r  VGA/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  VGA/vcount_reg[0]/Q
                         net (fo=8, routed)           0.109    -0.342    VGA/vcount_reg[0]
    SLICE_X5Y35          LUT5 (Prop_lut5_I3_O)        0.048    -0.294 r  VGA/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    VGA/vcount[4]_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  VGA/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859    -0.831    VGA/clk_out1
    SLICE_X5Y35          FDRE                                         r  VGA/vcount_reg[4]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X5Y35          FDRE (Hold_fdre_C_D)         0.107    -0.472    VGA/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 VGA/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          0.589    -0.592    VGA/clk_out1
    SLICE_X4Y35          FDRE                                         r  VGA/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  VGA/vcount_reg[0]/Q
                         net (fo=8, routed)           0.109    -0.342    VGA/vcount_reg[0]
    SLICE_X5Y35          LUT4 (Prop_lut4_I1_O)        0.045    -0.297 r  VGA/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    VGA/plusOp__0[3]
    SLICE_X5Y35          FDRE                                         r  VGA/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859    -0.831    VGA/clk_out1
    SLICE_X5Y35          FDRE                                         r  VGA/vcount_reg[3]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X5Y35          FDRE (Hold_fdre_C_D)         0.091    -0.488    VGA/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 VGA/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.401%)  route 0.156ns (45.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          0.589    -0.592    VGA/clk_out1
    SLICE_X4Y35          FDRE                                         r  VGA/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  VGA/vcount_reg[0]/Q
                         net (fo=8, routed)           0.156    -0.295    VGA/vcount_reg[0]
    SLICE_X6Y35          LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  VGA/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    VGA/vcount[5]_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  VGA/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859    -0.831    VGA/clk_out1
    SLICE_X6Y35          FDRE                                         r  VGA/vcount_reg[5]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X6Y35          FDRE (Hold_fdre_C_D)         0.120    -0.457    VGA/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 VGA/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.695%)  route 0.099ns (30.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          0.591    -0.590    VGA/clk_out1
    SLICE_X3Y36          FDRE                                         r  VGA/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  VGA/hcount_reg[6]/Q
                         net (fo=8, routed)           0.099    -0.364    VGA/hcount_reg[6]
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.099    -0.265 r  VGA/hcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.265    VGA/plusOp[9]
    SLICE_X3Y36          FDRE                                         r  VGA/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          0.861    -0.829    VGA/clk_out1
    SLICE_X3Y36          FDRE                                         r  VGA/hcount_reg[9]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.091    -0.499    VGA/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 VGA/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.687%)  route 0.135ns (39.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          0.590    -0.591    VGA/clk_out1
    SLICE_X6Y37          FDRE                                         r  VGA/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  VGA/hcount_reg[0]/Q
                         net (fo=8, routed)           0.135    -0.292    VGA/hcount_reg[0]
    SLICE_X5Y37          LUT6 (Prop_lut6_I2_O)        0.045    -0.247 r  VGA/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    VGA/plusOp[5]
    SLICE_X5Y37          FDRE                                         r  VGA/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          0.860    -0.830    VGA/clk_out1
    SLICE_X5Y37          FDRE                                         r  VGA/hcount_reg[5]/C
                         clock pessimism              0.253    -0.576    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.092    -0.484    VGA/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 VGA/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          0.590    -0.591    VGA/clk_out1
    SLICE_X5Y37          FDRE                                         r  VGA/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/hcount_reg[1]/Q
                         net (fo=7, routed)           0.169    -0.281    VGA/hcount_reg[1]
    SLICE_X5Y37          LUT5 (Prop_lut5_I2_O)        0.043    -0.238 r  VGA/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    VGA/hcount[4]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  VGA/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          0.860    -0.830    VGA/clk_out1
    SLICE_X5Y37          FDRE                                         r  VGA/hcount_reg[4]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.107    -0.484    VGA/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 VGA/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/enable_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.246ns (64.273%)  route 0.137ns (35.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          0.589    -0.592    VGA/clk_out1
    SLICE_X6Y34          FDRE                                         r  VGA/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  VGA/vcount_reg[7]/Q
                         net (fo=7, routed)           0.137    -0.308    VGA/vcount_reg[7]
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.098    -0.210 r  VGA/enable_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.210    VGA/enable_inv_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  VGA/enable_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          0.857    -0.833    VGA/clk_out1
    SLICE_X6Y33          FDRE                                         r  VGA/enable_reg_inv/C
                         clock pessimism              0.253    -0.579    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.120    -0.459    VGA/enable_reg_inv
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          0.590    -0.591    VGA/clk_out1
    SLICE_X5Y37          FDRE                                         r  VGA/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/hcount_reg[1]/Q
                         net (fo=7, routed)           0.169    -0.281    VGA/hcount_reg[1]
    SLICE_X5Y37          LUT4 (Prop_lut4_I1_O)        0.045    -0.236 r  VGA/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    VGA/plusOp[3]
    SLICE_X5Y37          FDRE                                         r  VGA/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          0.860    -0.830    VGA/clk_out1
    SLICE_X5Y37          FDRE                                         r  VGA/hcount_reg[3]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.092    -0.499    VGA/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          0.590    -0.591    VGA/clk_out1
    SLICE_X6Y37          FDRE                                         r  VGA/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.427 f  VGA/hcount_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.252    VGA/hcount_reg[0]
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045    -0.207 r  VGA/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    VGA/plusOp[0]
    SLICE_X6Y37          FDRE                                         r  VGA/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          0.860    -0.830    VGA/clk_out1
    SLICE_X6Y37          FDRE                                         r  VGA/hcount_reg[0]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.120    -0.471    VGA/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VGA/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          0.589    -0.592    VGA/clk_out1
    SLICE_X6Y34          FDRE                                         r  VGA/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  VGA/vcount_reg[6]/Q
                         net (fo=8, routed)           0.197    -0.231    VGA/vcount_reg[6]
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.043    -0.188 r  VGA/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    VGA/plusOp__0[7]
    SLICE_X6Y34          FDRE                                         r  VGA/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=44, routed)          0.858    -0.832    VGA/clk_out1
    SLICE_X6Y34          FDRE                                         r  VGA/vcount_reg[7]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.131    -0.461    VGA/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y34      VGA/Hsync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y33      VGA/Vsync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y20      VGA/blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y30      VGA/blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y33      VGA/enable_reg_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y29      VGA/green_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y25      VGA/green_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y30      VGA/green_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y33      VGA/Vsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y33      VGA/Vsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y20      VGA/blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y20      VGA/blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y30      VGA/blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y33      VGA/enable_reg_inv/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y33      VGA/enable_reg_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y29      VGA/green_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y25      VGA/green_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y30      VGA/green_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y34      VGA/Hsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y33      VGA/Vsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y20      VGA/blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y20      VGA/blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y30      VGA/blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y30      VGA/blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y33      VGA/enable_reg_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y29      VGA/green_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y25      VGA/green_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y25      VGA/green_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBOUT



