m255
K3
13
cModel Technology
Z0 dG:\Sem 5\DSD\Individulal Project\Final Design\32bit-Floating-Point-ALU-Design-Using-FPGA\fp_adder
vbinary_multiplier
Z1 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
Z2 IZ4]YjmHI0<`R`Q1eic[Xh1
Z3 V90o<@WU=EbjFOz92ijDEN0
Z4 !s105 fp_multiplier_sv_unit
S1
Z5 dG:\Sem 5\DSD\Individulal Project\Final Design\32bit-Floating-Point-ALU-Design-Using-FPGA\fp_muliplier
Z6 w1727343227
Z7 Fbinary_multiplier.sv
Z8 8G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/fp_multiplier.sv
Z9 FG:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/fp_multiplier.sv
L0 1
Z10 OV;L;10.1d;51
r1
31
Z11 !s108 1727344686.064000
Z12 !s107 right_shift.sv|binary_multiplier.sv|G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/fp_multiplier.sv|
Z13 !s90 -reportprogress|300|-work|work|-sv|G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/fp_multiplier.sv|
Z14 o-work work -sv -O0
!i10b 1
Z15 !s100 9>A94T:d>IZPGlEK`K`1C0
!s85 0
!s101 -O0
vbinary_multiplier_tb
R1
Z16 !s100 mie@M3Q2@?5GZJk`i_afz3
Z17 Idi3CaU7InbfML`VSjL`9M3
Z18 VfXe>XO?JhM;oW5Jl;1j]h2
Z19 !s105 binary_multiplier_tb_sv_unit
S1
R5
Z20 w1727344164
Z21 8G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/binary_multiplier_tb.sv
Z22 FG:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/binary_multiplier_tb.sv
L0 2
R10
r1
31
Z23 !s90 -reportprogress|300|-work|work|-sv|G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/binary_multiplier_tb.sv|
R14
Z24 !s108 1727344685.671000
Z25 !s107 G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/binary_multiplier_tb.sv|
!i10b 1
!s85 0
!s101 -O0
vfp_multiplier
R1
Z26 !s100 3=K3L4<XlP^9LUA[`F[MS3
Z27 IMkKE2XGa[zL`z>?=HkYgF1
Z28 VB;nhmnkn@1R0PgGY2zjj<0
R4
S1
R5
R6
R8
R9
L0 4
R10
r1
31
R11
R12
R13
R14
!i10b 1
!s85 0
!s101 -O0
vfp_multiplier_tb
R1
!i10b 1
Z29 !s100 _kMdoR6UbZmhW>NThQZmz3
Z30 IPl=K5Wz6DiiL=2HoNe@Of3
Z31 V8ikQ1Y8EVoIWQ5jCl2Yi^1
Z32 !s105 fp_multiplier_tb_sv_unit
S1
R5
Z33 w1727342108
Z34 8G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/fp_multiplier_tb.sv
Z35 FG:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/fp_multiplier_tb.sv
L0 3
R10
r1
!s85 0
31
!s108 1727344686.364000
!s107 G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/fp_multiplier_tb.sv|
Z36 !s90 -reportprogress|300|-work|work|-sv|G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/fp_multiplier_tb.sv|
!s101 -O0
R14
vright_shift
R1
Z37 IfhhT@eG3=`zV_C`FlcAY<3
Z38 VOYo;U;XYQXHLM4RjPoM=K1
R4
S1
R5
R6
Z39 Fright_shift.sv
R8
R9
L0 1
R10
r1
31
R11
R12
R13
R14
!i10b 1
Z40 !s100 :ln_X9jT=k8?gAR9d`Xnf0
!s85 0
!s101 -O0
vright_shift_tb
R1
Z41 !s100 DMf39`Go4nfCgeQcjR1Jk1
Z42 II8N2XY4Qfbg6=a<F4VoJI2
Z43 V_Z`K>kFR;FAG<fhnEECg20
Z44 !s105 right_shift_tb_sv_unit
S1
R5
Z45 w1727168784
Z46 8G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/right_shift_tb.sv
Z47 FG:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/right_shift_tb.sv
L0 2
R10
r1
31
Z48 !s90 -reportprogress|300|-work|work|-sv|G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/right_shift_tb.sv|
R14
Z49 !s108 1727344685.954000
Z50 !s107 G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/right_shift_tb.sv|
!i10b 1
!s85 0
!s101 -O0
