// Seed: 3850653592
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
  type_6(
      id_2
  );
  logic id_5;
  assign id_4 = id_2;
endmodule
