

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 09:28:53 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.125 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5| 25.000 ns | 25.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     49|        -|        -|    -|
|Expression           |        -|      2|        0|     1881|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     2502|      128|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     51|     2502|     2045|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      2|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-----------------------------------------------+-------------------------------------------+----------------+
    |                    Instance                   |                   Module                  |   Expression   |
    +-----------------------------------------------+-------------------------------------------+----------------+
    |myproject_am_addmul_13s_16s_12s_24_1_1_U29     |myproject_am_addmul_13s_16s_12s_24_1_1     | (i0 + i1) * i2 |
    |myproject_am_addmul_14s_12s_12s_27_1_1_U9      |myproject_am_addmul_14s_12s_12s_27_1_1     | (i0 + i1) * i2 |
    |myproject_am_addmul_15s_12s_12s_24_1_1_U47     |myproject_am_addmul_15s_12s_12s_24_1_1     | (i0 + i1) * i2 |
    |myproject_am_addmul_15s_12s_12s_28_1_1_U11     |myproject_am_addmul_15s_12s_12s_28_1_1     | (i0 + i1) * i2 |
    |myproject_am_addmul_16s_12s_12s_24_1_1_U18     |myproject_am_addmul_16s_12s_12s_24_1_1     | (i0 + i1) * i2 |
    |myproject_am_submul_12s_14s_12s_27_1_1_U4      |myproject_am_submul_12s_14s_12s_27_1_1     | (i0 - i1) * i2 |
    |myproject_am_submul_14s_12s_12s_27_1_1_U19     |myproject_am_submul_14s_12s_12s_27_1_1     | (i0 - i1) * i2 |
    |myproject_am_submul_15s_13s_12s_24_1_1_U32     |myproject_am_submul_15s_13s_12s_24_1_1     | (i0 - i1) * i2 |
    |myproject_am_submul_15s_13s_12s_24_1_1_U33     |myproject_am_submul_15s_13s_12s_24_1_1     | (i0 - i1) * i2 |
    |myproject_am_submul_15s_13s_12s_24_1_1_U39     |myproject_am_submul_15s_13s_12s_24_1_1     | (i0 - i1) * i2 |
    |myproject_am_submul_16s_13s_12s_24_1_1_U43     |myproject_am_submul_16s_13s_12s_24_1_1     | (i0 - i1) * i2 |
    |myproject_am_submul_16s_14s_12s_24_1_1_U30     |myproject_am_submul_16s_14s_12s_24_1_1     | (i0 - i1) * i2 |
    |myproject_mac_mul_sub_24s_12s_30ns_30_1_1_U6   |myproject_mac_mul_sub_24s_12s_30ns_30_1_1  |  i0 * i1 - i2  |
    |myproject_mac_mul_sub_26s_12s_30ns_30_1_1_U31  |myproject_mac_mul_sub_26s_12s_30ns_30_1_1  |  i0 * i1 - i2  |
    |myproject_mac_muladd_27s_12s_30ns_30_1_1_U16   |myproject_mac_muladd_27s_12s_30ns_30_1_1   |  i0 + i1 * i2  |
    |myproject_mac_muladd_27s_12s_30s_30_1_1_U36    |myproject_mac_muladd_27s_12s_30s_30_1_1    |  i0 + i1 * i2  |
    |myproject_mac_muladd_27s_12s_30s_30_1_1_U44    |myproject_mac_muladd_27s_12s_30s_30_1_1    |  i0 + i1 * i2  |
    |myproject_mac_mulsub_24s_12s_30ns_30_1_1_U21   |myproject_mac_mulsub_24s_12s_30ns_30_1_1   |  i0 - i1 * i2  |
    |myproject_mac_mulsub_25s_12s_30ns_30_1_1_U49   |myproject_mac_mulsub_25s_12s_30ns_30_1_1   |  i0 - i1 * i2  |
    |myproject_mul_mul_12s_12s_24_1_1_U1            |myproject_mul_mul_12s_12s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_12s_24_1_1_U3            |myproject_mul_mul_12s_12s_24_1_1           |     i0 * i0    |
    |myproject_mul_mul_12s_12s_24_1_1_U5            |myproject_mul_mul_12s_12s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_12s_24_1_1_U8            |myproject_mul_mul_12s_12s_24_1_1           |     i0 * i0    |
    |myproject_mul_mul_13s_12s_24_1_1_U7            |myproject_mul_mul_13s_12s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_13s_12s_24_1_1_U35           |myproject_mul_mul_13s_12s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_13s_12s_24_1_1_U40           |myproject_mul_mul_13s_12s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_13s_12s_25_1_1_U20           |myproject_mul_mul_13s_12s_25_1_1           |     i0 * i1    |
    |myproject_mul_mul_13s_12s_25_1_1_U45           |myproject_mul_mul_13s_12s_25_1_1           |     i0 * i1    |
    |myproject_mul_mul_14s_12s_24_1_1_U2            |myproject_mul_mul_14s_12s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_14s_12s_24_1_1_U22           |myproject_mul_mul_14s_12s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_14s_12s_26_1_1_U14           |myproject_mul_mul_14s_12s_26_1_1           |     i0 * i1    |
    |myproject_mul_mul_15s_12s_24_1_1_U37           |myproject_mul_mul_15s_12s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_15s_12s_24_1_1_U38           |myproject_mul_mul_15s_12s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_15s_12s_27_1_1_U12           |myproject_mul_mul_15s_12s_27_1_1           |     i0 * i1    |
    |myproject_mul_mul_15s_12s_27_1_1_U13           |myproject_mul_mul_15s_12s_27_1_1           |     i0 * i1    |
    |myproject_mul_mul_15s_12s_27_1_1_U17           |myproject_mul_mul_15s_12s_27_1_1           |     i0 * i1    |
    |myproject_mul_mul_17s_12s_24_1_1_U26           |myproject_mul_mul_17s_12s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_18s_12s_24_1_1_U34           |myproject_mul_mul_18s_12s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_18s_12s_24_1_1_U46           |myproject_mul_mul_18s_12s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_24s_12s_36_1_1_U10           |myproject_mul_mul_24s_12s_36_1_1           |     i0 * i1    |
    |myproject_mul_mul_25s_12s_30_1_1_U42           |myproject_mul_mul_25s_12s_30_1_1           |     i0 * i1    |
    |myproject_mul_mul_27s_12s_30_1_1_U25           |myproject_mul_mul_27s_12s_30_1_1           |     i0 * i1    |
    |myproject_mul_mul_27s_12s_30_1_1_U27           |myproject_mul_mul_27s_12s_30_1_1           |     i0 * i1    |
    |myproject_mul_mul_27s_12s_30_1_1_U28           |myproject_mul_mul_27s_12s_30_1_1           |     i0 * i1    |
    |myproject_mul_mul_27s_12s_30_1_1_U41           |myproject_mul_mul_27s_12s_30_1_1           |     i0 * i1    |
    |myproject_mul_mul_28s_12s_30_1_1_U24           |myproject_mul_mul_28s_12s_30_1_1           |     i0 * i1    |
    |myproject_mul_mul_6ns_12s_18_1_1_U15           |myproject_mul_mul_6ns_12s_18_1_1           |     i0 * i1    |
    |myproject_mul_mul_6ns_12s_18_1_1_U23           |myproject_mul_mul_6ns_12s_18_1_1           |     i0 * i1    |
    |myproject_mul_mul_8ns_12s_18_1_1_U48           |myproject_mul_mul_8ns_12s_18_1_1           |     i0 * i1    |
    +-----------------------------------------------+-------------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_5_fu_536_p2            |     *    |      1|  0|  24|          36|          12|
    |mul_ln1192_6_fu_549_p2            |     *    |      1|  0|  24|          36|          12|
    |r_V_88_fu_403_p2                  |     *    |      0|  0|   9|           4|          12|
    |add_ln1192_11_fu_650_p2           |     +    |      0|  0|  36|          30|          30|
    |add_ln1192_12_fu_987_p2           |     +    |      0|  0|  36|          30|          30|
    |add_ln1192_16_fu_687_p2           |     +    |      0|  0|  36|          30|          30|
    |add_ln1192_17_fu_1016_p2          |     +    |      0|  0|  36|          30|          30|
    |add_ln1192_18_fu_1028_p2          |     +    |      0|  0|  36|          30|          30|
    |add_ln1192_19_fu_1045_p2          |     +    |      0|  0|  36|          30|          30|
    |add_ln1192_1_fu_794_p2            |     +    |      0|  0|  37|          30|          30|
    |add_ln1192_20_fu_1090_p2          |     +    |      0|  0|  36|          30|          30|
    |add_ln1192_22_fu_769_p2           |     +    |      0|  0|  36|          30|          30|
    |add_ln1192_23_fu_1181_p2          |     +    |      0|  0|  36|          36|          36|
    |add_ln1192_24_fu_1218_p2          |     +    |      0|  0|  36|          36|          36|
    |add_ln1192_2_fu_1296_p2           |     +    |      0|  0|  36|          30|          30|
    |add_ln1192_3_fu_1309_p2           |     +    |      0|  0|  36|          30|          30|
    |add_ln1192_5_fu_540_p2            |     +    |      0|  0|  43|          36|          36|
    |add_ln1192_6_fu_855_p2            |     +    |      0|  0|  36|          36|          36|
    |add_ln1192_7_fu_868_p2            |     +    |      0|  0|  36|          36|          36|
    |add_ln1192_8_fu_894_p2            |     +    |      0|  0|  36|          36|          36|
    |add_ln1192_9_fu_907_p2            |     +    |      0|  0|  36|          36|          36|
    |add_ln1193_1_fu_356_p2            |     +    |      0|  0|  36|          30|          30|
    |add_ln1193_fu_313_p2              |     +    |      0|  0|  36|          30|          30|
    |r_V_48_fu_393_p2                  |     +    |      0|  0|  22|          15|          15|
    |r_V_87_fu_825_p2                  |     +    |      0|  0|  25|          18|          18|
    |ret_V_1_fu_939_p2                 |     +    |      0|  0|  36|          31|          36|
    |ret_V_2_fu_993_p2                 |     +    |      0|  0|  36|          24|          30|
    |ret_V_3_fu_1151_p2                |     +    |      0|  0|  36|          24|          30|
    |ret_V_4_fu_1254_p2                |     +    |      0|  0|  36|          30|          36|
    |ret_V_fu_1327_p2                  |     +    |      0|  0|  36|          25|          30|
    |r_V_60_fu_409_p2                  |     -    |      0|  0|  22|          15|          15|
    |r_V_86_fu_338_p2                  |     -    |      0|  0|  23|          16|          16|
    |r_V_90_fu_601_p2                  |     -    |      0|  0|  25|          18|          18|
    |r_V_94_fu_1127_p2                 |     -    |      0|  0|  22|          15|          15|
    |r_V_95_fu_752_p2                  |     -    |      0|  0|  24|          17|          17|
    |r_V_96_fu_1187_p2                 |     -    |      0|  0|  24|          17|          17|
    |sub_ln1192_10_fu_638_p2           |     -    |      0|  0|  36|          30|          30|
    |sub_ln1192_11_fu_962_p2           |     -    |      0|  0|  36|          30|          30|
    |sub_ln1192_12_fu_974_p2           |     -    |      0|  0|  36|          30|          30|
    |sub_ln1192_13_fu_675_p2           |     -    |      0|  0|  37|          30|          30|
    |sub_ln1192_14_fu_703_p2           |     -    |      0|  0|  36|          30|          30|
    |sub_ln1192_15_fu_1073_p2          |     -    |      0|  0|  36|          30|          30|
    |sub_ln1192_16_fu_1107_p2          |     -    |      0|  0|  36|          30|          30|
    |sub_ln1192_17_fu_1145_p2          |     -    |      0|  0|  36|          30|          30|
    |sub_ln1192_18_fu_726_p2           |     -    |      0|  0|  37|           1|          30|
    |sub_ln1192_19_fu_746_p2           |     -    |      0|  0|  36|          30|          30|
    |sub_ln1192_20_fu_1205_p2          |     -    |      0|  0|  36|          36|          36|
    |sub_ln1192_21_fu_1231_p2          |     -    |      0|  0|  36|          36|          36|
    |sub_ln1192_22_fu_1248_p2          |     -    |      0|  0|  36|          36|          36|
    |sub_ln1192_2_fu_1280_p2           |     -    |      0|  0|  37|          30|          30|
    |sub_ln1192_3_fu_1322_p2           |     -    |      0|  0|  36|          30|          30|
    |sub_ln1192_4_fu_831_p2            |     -    |      0|  0|  36|          36|          36|
    |sub_ln1192_5_fu_842_p2            |     -    |      0|  0|  36|          36|          36|
    |sub_ln1192_6_fu_881_p2            |     -    |      0|  0|  36|          36|          36|
    |sub_ln1192_7_fu_920_p2            |     -    |      0|  0|  36|          36|          36|
    |sub_ln1192_8_fu_933_p2            |     -    |      0|  0|  36|          36|          36|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      2|  0|1881|        1605|        1623|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  192|        384|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  195|        390|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |add_ln1192_11_reg_2020                 |   30|   0|   30|          0|
    |add_ln1192_14_reg_1898                 |   30|   0|   30|          0|
    |add_ln1192_1_reg_2070                  |   30|   0|   30|          0|
    |add_ln1192_22_reg_2050                 |   24|   0|   30|          6|
    |add_ln1192_3_reg_2115                  |   30|   0|   30|          0|
    |add_ln1192_5_reg_1970                  |   36|   0|   36|          0|
    |add_ln1193_1_reg_1809                  |   30|   0|   30|          0|
    |ap_CS_fsm                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |    1|   0|    1|          0|
    |mul_ln1192_10_reg_1995                 |   30|   0|   30|          0|
    |mul_ln1192_11_reg_2000                 |   30|   0|   30|          0|
    |mul_ln1192_12_reg_2005                 |   24|   0|   24|          0|
    |mul_ln1192_13_reg_2010                 |   24|   0|   24|          0|
    |mul_ln1192_17_reg_2025                 |   24|   0|   24|          0|
    |mul_ln1192_18_reg_2030                 |   24|   0|   24|          0|
    |mul_ln1192_1_reg_1944                  |   24|   0|   24|          0|
    |mul_ln1192_22_reg_1908                 |   24|   0|   24|          0|
    |mul_ln1192_24_reg_2040                 |   24|   0|   24|          0|
    |mul_ln1192_25_reg_2045                 |   24|   0|   24|          0|
    |mul_ln1192_26_reg_2055                 |   30|   0|   30|          0|
    |mul_ln1192_27_reg_2060                 |   30|   0|   30|          0|
    |mul_ln1192_28_reg_2065                 |   24|   0|   24|          0|
    |mul_ln1192_3_reg_2080                  |   24|   0|   24|          0|
    |mul_ln1192_4_reg_2085                  |   24|   0|   24|          0|
    |mul_ln1192_6_reg_1975                  |   36|   0|   36|          0|
    |mul_ln1192_7_reg_1980                  |   30|   0|   30|          0|
    |mul_ln1192_8_reg_1985                  |   30|   0|   30|          0|
    |mul_ln1192_9_reg_1990                  |   24|   0|   24|          0|
    |mul_ln1193_1_reg_1709                  |   24|   0|   24|          0|
    |p_Val2_5_reg_1714                      |   12|   0|   12|          0|
    |p_Val2_5_reg_1714_pp0_iter1_reg        |   12|   0|   12|          0|
    |r_V_19_reg_1814                        |   24|   0|   24|          0|
    |r_V_24_reg_1824                        |   27|   0|   27|          0|
    |r_V_24_reg_1824_pp0_iter2_reg          |   27|   0|   27|          0|
    |r_V_33_reg_2075                        |   25|   0|   25|          0|
    |r_V_37_reg_1955                        |   18|   0|   18|          0|
    |r_V_40_reg_1741                        |   24|   0|   24|          0|
    |r_V_41_reg_1829                        |   36|   0|   36|          0|
    |r_V_47_reg_1835                        |   28|   0|   28|          0|
    |r_V_48_reg_1845                        |   15|   0|   15|          0|
    |r_V_56_reg_1850                        |   27|   0|   27|          0|
    |r_V_60_reg_1860                        |   15|   0|   15|          0|
    |r_V_65_reg_1840                        |   12|   0|   14|          2|
    |r_V_66_reg_1877                        |   26|   0|   26|          0|
    |r_V_69_reg_1887                        |   18|   0|   18|          0|
    |r_V_70_reg_1892                        |   12|   0|   13|          1|
    |r_V_72_reg_1770                        |   27|   0|   27|          0|
    |r_V_74_reg_1903                        |   27|   0|   27|          0|
    |r_V_7_reg_1819                         |   12|   0|   14|          2|
    |r_V_82_reg_1923                        |   27|   0|   27|          0|
    |r_V_84_reg_1928                        |   25|   0|   25|          0|
    |r_V_87_reg_2090                        |   17|   0|   18|          1|
    |r_V_87_reg_2090_pp0_iter4_reg          |   17|   0|   18|          1|
    |r_V_88_reg_1855                        |   17|   0|   17|          0|
    |r_V_89_reg_1865                        |   27|   0|   27|          0|
    |r_V_8_reg_1949                         |   12|   0|   13|          1|
    |r_V_90_reg_2015                        |   15|   0|   18|          3|
    |r_V_91_reg_1775                        |   24|   0|   24|          0|
    |r_V_reg_1692                           |   24|   0|   24|          0|
    |sext_ln1116_3_reg_1729                 |   27|   0|   27|          0|
    |sext_ln1116_5_reg_1735                 |   24|   0|   24|          0|
    |sext_ln1116_5_reg_1735_pp0_iter1_reg   |   24|   0|   24|          0|
    |sext_ln1118_18_reg_1960                |   13|   0|   16|          3|
    |sext_ln1118_1_reg_1787                 |   36|   0|   36|          0|
    |sext_ln1118_26_reg_1870                |   13|   0|   17|          4|
    |sext_ln1118_9_reg_1804                 |   13|   0|   16|          3|
    |sext_ln1192_1_reg_1780                 |   30|   0|   30|          0|
    |sext_ln1192_21_reg_1882                |   18|   0|   18|          0|
    |sext_ln1192_21_reg_1882_pp0_iter2_reg  |   18|   0|   18|          0|
    |sext_ln1192_2_reg_1933                 |   30|   0|   30|          0|
    |sext_ln1192_2_reg_1933_pp0_iter3_reg   |   30|   0|   30|          0|
    |sext_ln1192_3_reg_1792                 |   24|   0|   24|          0|
    |sext_ln1192_3_reg_1792_pp0_iter2_reg   |   24|   0|   24|          0|
    |sext_ln1192_reg_1684                   |   24|   0|   24|          0|
    |sext_ln1192_reg_1684_pp0_iter1_reg     |   24|   0|   24|          0|
    |shl_ln1118_6_reg_1965                  |   12|   0|   13|          1|
    |shl_ln1_reg_1799                       |   12|   0|   15|          3|
    |sub_ln1192_14_reg_2035                 |   30|   0|   30|          0|
    |sub_ln1192_reg_1939                    |   30|   0|   30|          0|
    |tmp_1_reg_1669                         |   12|   0|   12|          0|
    |tmp_2_reg_1697                         |   12|   0|   12|          0|
    |tmp_4_reg_1746                         |   12|   0|   12|          0|
    |tmp_5_reg_1755                         |   12|   0|   12|          0|
    |trunc_ln1117_reg_1663                  |   12|   0|   12|          0|
    |trunc_ln1117_reg_1663_pp0_iter1_reg    |   12|   0|   12|          0|
    |trunc_ln1192_reg_1913                  |   24|   0|   24|          0|
    |trunc_ln708_1_reg_2095                 |   12|   0|   12|          0|
    |trunc_ln708_1_reg_2095_pp0_iter4_reg   |   12|   0|   12|          0|
    |trunc_ln708_2_reg_2100                 |   12|   0|   12|          0|
    |trunc_ln708_2_reg_2100_pp0_iter4_reg   |   12|   0|   12|          0|
    |trunc_ln708_3_reg_2105                 |   12|   0|   12|          0|
    |trunc_ln708_3_reg_2105_pp0_iter4_reg   |   12|   0|   12|          0|
    |trunc_ln708_4_reg_2110                 |   12|   0|   12|          0|
    |trunc_ln708_4_reg_2110_pp0_iter4_reg   |   12|   0|   12|          0|
    |trunc_ln728_reg_1918                   |   16|   0|   16|          0|
    |trunc_ln728_reg_1918_pp0_iter2_reg     |   16|   0|   16|          0|
    |x_V_ap_vld_preg                        |    1|   0|    1|          0|
    |x_V_preg                               |  192|   0|  192|          0|
    |tmp_1_reg_1669                         |   64|  32|   12|          0|
    |tmp_2_reg_1697                         |   64|  32|   12|          0|
    |tmp_4_reg_1746                         |   64|  32|   12|          0|
    |tmp_5_reg_1755                         |   64|  32|   12|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 2502| 128| 2325|         31|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  192|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   12|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   12|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   12|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   12|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   12|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_V_read = call i192 @_ssdm_op_Read.ap_vld.i192P(i192* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 7 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i192 %x_V_read to i12" [firmware/myproject.cpp:50]   --->   Operation 8 'trunc' 'trunc_ln1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i12 %trunc_ln1117 to i24" [firmware/myproject.cpp:50]   --->   Operation 9 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 180, i32 191)" [firmware/myproject.cpp:50]   --->   Operation 10 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i12 %tmp_1 to i24" [firmware/myproject.cpp:51]   --->   Operation 11 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V = mul i24 %sext_ln1192, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 12 'mul' 'r_V' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 24, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r_V_1 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %trunc_ln1117, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 14 'bitconcatenate' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i14 %r_V_1 to i24" [firmware/myproject.cpp:50]   --->   Operation 15 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1193_1 = mul i24 %sext_ln1118_2, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 16 'mul' 'mul_ln1193_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 168, i32 179)" [firmware/myproject.cpp:50]   --->   Operation 17 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i12 %p_Val2_5 to i27" [firmware/myproject.cpp:51]   --->   Operation 18 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i12 %p_Val2_5 to i24" [firmware/myproject.cpp:51]   --->   Operation 19 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_40 = mul i24 %sext_ln1116_5, %sext_ln1116_5" [firmware/myproject.cpp:51]   --->   Operation 20 'mul' 'r_V_40' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_4 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 48, i32 59)" [firmware/myproject.cpp:51]   --->   Operation 21 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_5 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 36, i32 47)" [firmware/myproject.cpp:52]   --->   Operation 22 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i12 %trunc_ln1117 to i15" [firmware/myproject.cpp:53]   --->   Operation 23 'sext' 'sext_ln1118_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i14 %r_V_1 to i15" [firmware/myproject.cpp:53]   --->   Operation 24 'sext' 'sext_ln1118_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into DSP with root node r_V_72)   --->   "%r_V_71 = sub i15 %sext_ln1118_38, %sext_ln1118_39" [firmware/myproject.cpp:53]   --->   Operation 25 'sub' 'r_V_71' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into DSP with root node r_V_72)   --->   "%sext_ln1116_11 = sext i15 %r_V_71 to i27" [firmware/myproject.cpp:53]   --->   Operation 26 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_72 = mul i27 %sext_ln1116_11, %sext_ln1116_3" [firmware/myproject.cpp:53]   --->   Operation 27 'mul' 'r_V_72' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_91 = mul i24 %sext_ln1116_5, %sext_ln1116" [firmware/myproject.cpp:53]   --->   Operation 28 'mul' 'r_V_91' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.29>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i12 %tmp_1 to i27" [firmware/myproject.cpp:50]   --->   Operation 29 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i12 %tmp_1 to i30" [firmware/myproject.cpp:51]   --->   Operation 30 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i12 %tmp_1 to i36" [firmware/myproject.cpp:50]   --->   Operation 31 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i24 %r_V to i30" [firmware/myproject.cpp:50]   --->   Operation 32 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1193)   --->   "%mul_ln1193 = mul i30 %sext_ln1193, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 33 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1193_1, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1193 = sub i30 %mul_ln1193, %shl_ln" [firmware/myproject.cpp:50]   --->   Operation 35 'sub' 'sub_ln1193' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%r_V_2 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %trunc_ln1117, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 36 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i12 %tmp_2 to i24" [firmware/myproject.cpp:50]   --->   Operation 37 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i13 %r_V_2 to i24" [firmware/myproject.cpp:50]   --->   Operation 38 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1193_2 = mul i24 %sext_ln1118_4, %sext_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 39 'mul' 'mul_ln1193_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln1193_1 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1193_2, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 40 'bitconcatenate' 'shl_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1193 = add i30 %shl_ln1193_1, %sub_ln1193" [firmware/myproject.cpp:50]   --->   Operation 41 'add' 'add_ln1193' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i12 %p_Val2_5 to i17" [firmware/myproject.cpp:50]   --->   Operation 42 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i12 %p_Val2_5 to i16" [firmware/myproject.cpp:50]   --->   Operation 43 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i12 %p_Val2_5 to i15" [firmware/myproject.cpp:50]   --->   Operation 44 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln1 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %p_Val2_5, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 45 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i15 %shl_ln1 to i16" [firmware/myproject.cpp:50]   --->   Operation 46 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.77ns)   --->   "%r_V_86 = sub i16 %sext_ln1118_9, %sext_ln1118_6" [firmware/myproject.cpp:50]   --->   Operation 47 'sub' 'r_V_86' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%rhs_V = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %r_V_86, i12 0)" [firmware/myproject.cpp:50]   --->   Operation 48 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i28 %rhs_V to i30" [firmware/myproject.cpp:50]   --->   Operation 49 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1193_1 = add i30 %sext_ln1193_1, %add_ln1193" [firmware/myproject.cpp:50]   --->   Operation 50 'add' 'add_ln1193_1' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i12 %tmp_1 to i15" [firmware/myproject.cpp:50]   --->   Operation 51 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_19 = mul i24 %sext_ln1192, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 52 'mul' 'r_V_19' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%r_V_7 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_1, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 53 'bitconcatenate' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i14 %r_V_7 to i15" [firmware/myproject.cpp:50]   --->   Operation 54 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into DSP with root node r_V_24)   --->   "%r_V_21 = add i15 %sext_ln1118_13, %sext_ln1118_11" [firmware/myproject.cpp:50]   --->   Operation 55 'add' 'r_V_21' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into DSP with root node r_V_24)   --->   "%sext_ln1116_1 = sext i15 %r_V_21 to i27" [firmware/myproject.cpp:50]   --->   Operation 56 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_24 = mul i27 %sext_ln1116_1, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 57 'mul' 'r_V_24' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i12 %p_Val2_5 to i28" [firmware/myproject.cpp:51]   --->   Operation 58 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i24 %r_V_40 to i36" [firmware/myproject.cpp:51]   --->   Operation 59 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_41 = mul i36 %sext_ln1118_22, %sext_ln1118_1" [firmware/myproject.cpp:51]   --->   Operation 60 'mul' 'r_V_41' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into DSP with root node r_V_47)   --->   "%r_V_44 = add i16 %sext_ln1118_9, %sext_ln1118_6" [firmware/myproject.cpp:51]   --->   Operation 61 'add' 'r_V_44' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into DSP with root node r_V_47)   --->   "%sext_ln1116_6 = sext i16 %r_V_44 to i28" [firmware/myproject.cpp:51]   --->   Operation 62 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_47 = mul i28 %sext_ln1116_6, %sext_ln1116_4" [firmware/myproject.cpp:51]   --->   Operation 63 'mul' 'r_V_47' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%r_V_65 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %p_Val2_5, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 64 'bitconcatenate' 'r_V_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i14 %r_V_65 to i15" [firmware/myproject.cpp:51]   --->   Operation 65 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.76ns)   --->   "%r_V_48 = add i15 %sext_ln1118_24, %sext_ln1118_7" [firmware/myproject.cpp:51]   --->   Operation 66 'add' 'r_V_48' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i15 %r_V_48 to i27" [firmware/myproject.cpp:51]   --->   Operation 67 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_56 = mul i27 %sext_ln1116_7, %sext_ln1116_3" [firmware/myproject.cpp:51]   --->   Operation 68 'mul' 'r_V_56' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (1.87ns)   --->   "%r_V_88 = mul i17 11, %sext_ln1118_5" [firmware/myproject.cpp:51]   --->   Operation 69 'mul' 'r_V_88' <Predicate = true> <Delay = 1.87> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.76ns)   --->   "%r_V_60 = sub i15 %sext_ln1118_24, %sext_ln1118_7" [firmware/myproject.cpp:51]   --->   Operation 70 'sub' 'r_V_60' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i15 %r_V_60 to i27" [firmware/myproject.cpp:51]   --->   Operation 71 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_89 = mul i27 %sext_ln1116_8, %sext_ln1118" [firmware/myproject.cpp:51]   --->   Operation 72 'mul' 'r_V_89' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %p_Val2_5, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 73 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i16 %shl_ln1118_8 to i17" [firmware/myproject.cpp:51]   --->   Operation 74 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i14 %r_V_65 to i26" [firmware/myproject.cpp:52]   --->   Operation 75 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i12 %tmp_5 to i25" [firmware/myproject.cpp:52]   --->   Operation 76 'sext' 'sext_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i12 %tmp_5 to i27" [firmware/myproject.cpp:52]   --->   Operation 77 'sext' 'sext_ln1118_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i12 %tmp_5 to i26" [firmware/myproject.cpp:52]   --->   Operation 78 'sext' 'sext_ln1118_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_66 = mul i26 %sext_ln1116_9, %sext_ln1118_32" [firmware/myproject.cpp:52]   --->   Operation 79 'mul' 'r_V_66' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i12 %p_Val2_5 to i30" [firmware/myproject.cpp:53]   --->   Operation 80 'sext' 'sext_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i12 %tmp_5 to i18" [firmware/myproject.cpp:52]   --->   Operation 81 'sext' 'sext_ln1192_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_69 = mul i18 23, %sext_ln1192_21" [firmware/myproject.cpp:52]   --->   Operation 82 'mul' 'r_V_69' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%r_V_70 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_5, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 83 'bitconcatenate' 'r_V_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i13 %r_V_70 to i25" [firmware/myproject.cpp:52]   --->   Operation 84 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1192_23 = sext i27 %r_V_72 to i30" [firmware/myproject.cpp:53]   --->   Operation 85 'sext' 'sext_ln1192_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_14)   --->   "%mul_ln1192_20 = mul i30 %sext_ln1192_23, %sext_ln1192_20" [firmware/myproject.cpp:53]   --->   Operation 86 'mul' 'mul_ln1192_20' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %r_V_91, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 87 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_14 = add i30 %rhs_V_5, %mul_ln1192_20" [firmware/myproject.cpp:53]   --->   Operation 88 'add' 'add_ln1192_14' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_74 = mul i27 %sext_ln1116_8, %sext_ln1116_3" [firmware/myproject.cpp:53]   --->   Operation 89 'mul' 'r_V_74' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_22)   --->   "%r_V_75 = add i17 %sext_ln1118_26, %sext_ln1118_5" [firmware/myproject.cpp:53]   --->   Operation 90 'add' 'r_V_75' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_22)   --->   "%sext_ln1118_40 = sext i17 %r_V_75 to i24" [firmware/myproject.cpp:53]   --->   Operation 91 'sext' 'sext_ln1118_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_22 = mul i24 %sext_ln1118_40, %sext_ln1116_5" [firmware/myproject.cpp:53]   --->   Operation 92 'mul' 'mul_ln1192_22' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i27 %r_V_89 to i24" [firmware/myproject.cpp:53]   --->   Operation 93 'trunc' 'trunc_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln728 = trunc i17 %r_V_88 to i16" [firmware/myproject.cpp:53]   --->   Operation 94 'trunc' 'trunc_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into DSP with root node r_V_82)   --->   "%r_V_81 = sub i15 %sext_ln1118_13, %sext_ln1118_11" [firmware/myproject.cpp:54]   --->   Operation 95 'sub' 'r_V_81' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into DSP with root node r_V_82)   --->   "%sext_ln1116_12 = sext i15 %r_V_81 to i27" [firmware/myproject.cpp:54]   --->   Operation 96 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_82 = mul i27 %sext_ln1116_12, %sext_ln1118_31" [firmware/myproject.cpp:54]   --->   Operation 97 'mul' 'r_V_82' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 98 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_84 = mul i25 %sext_ln1116_10, %sext_ln1118_30" [firmware/myproject.cpp:54]   --->   Operation 98 'mul' 'r_V_84' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.12>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i12 %tmp_2 to i30" [firmware/myproject.cpp:50]   --->   Operation 99 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i15 %shl_ln1 to i18" [firmware/myproject.cpp:50]   --->   Operation 100 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i12 %tmp_1 to i18" [firmware/myproject.cpp:50]   --->   Operation 101 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i24 %r_V_19 to i30" [firmware/myproject.cpp:50]   --->   Operation 102 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192)   --->   "%mul_ln1193_3 = mul i30 %sext_ln1118_12, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 103 'mul' 'mul_ln1193_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192 = sub i30 %add_ln1193_1, %mul_ln1193_3" [firmware/myproject.cpp:50]   --->   Operation 104 'sub' 'sub_ln1192' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i14 %r_V_7 to i24" [firmware/myproject.cpp:50]   --->   Operation 105 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_1 = mul i24 %sext_ln1118_14, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 106 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%r_V_8 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_1, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 107 'bitconcatenate' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i13 %r_V_8 to i16" [firmware/myproject.cpp:50]   --->   Operation 108 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_37 = mul i18 21, %sext_ln1118_10" [firmware/myproject.cpp:50]   --->   Operation 109 'mul' 'r_V_37' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_2, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 110 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i15 %shl_ln1118_4 to i16" [firmware/myproject.cpp:50]   --->   Operation 111 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_2, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 112 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i13 %shl_ln1118_6 to i16" [firmware/myproject.cpp:50]   --->   Operation 113 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%lhs_V = call i30 @_ssdm_op_BitConcatenate.i30.i12.i18(i12 %trunc_ln1117, i18 0)" [firmware/myproject.cpp:51]   --->   Operation 114 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i30 %lhs_V to i36" [firmware/myproject.cpp:51]   --->   Operation 115 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (3.07ns)   --->   "%mul_ln1192_5 = mul i36 %r_V_41, %sext_ln1118_1" [firmware/myproject.cpp:51]   --->   Operation 116 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 3.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.92ns)   --->   "%add_ln1192_5 = add i36 %sext_ln1192_9, %mul_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 117 'add' 'add_ln1192_5' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i12 %tmp_4 to i36" [firmware/myproject.cpp:51]   --->   Operation 118 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (3.07ns)   --->   "%mul_ln1192_6 = mul i36 %r_V_41, %sext_ln1192_10" [firmware/myproject.cpp:51]   --->   Operation 119 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 3.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i28 %r_V_47 to i30" [firmware/myproject.cpp:51]   --->   Operation 120 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_7 = mul i30 %sext_ln1192_11, %sext_ln1192_1" [firmware/myproject.cpp:51]   --->   Operation 121 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i14 %r_V_65 to i17" [firmware/myproject.cpp:51]   --->   Operation 122 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i12 %tmp_4 to i30" [firmware/myproject.cpp:52]   --->   Operation 123 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i27 %r_V_56 to i30" [firmware/myproject.cpp:51]   --->   Operation 124 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_8 = mul i30 %sext_ln1192_13, %sext_ln1192_12" [firmware/myproject.cpp:51]   --->   Operation 125 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i17 %r_V_88 to i24" [firmware/myproject.cpp:51]   --->   Operation 126 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_9 = mul i24 %sext_ln1118_25, %sext_ln1116_5" [firmware/myproject.cpp:51]   --->   Operation 127 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i27 %r_V_89 to i30" [firmware/myproject.cpp:51]   --->   Operation 128 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_10 = mul i30 %sext_ln1192_14, %sext_ln1192_1" [firmware/myproject.cpp:51]   --->   Operation 129 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 130 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_11 = mul i30 %sext_ln1192_14, %sext_ln1192_12" [firmware/myproject.cpp:51]   --->   Operation 130 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%r_V_3 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %p_Val2_5, i1 false)" [firmware/myproject.cpp:51]   --->   Operation 131 'bitconcatenate' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i13 %r_V_3 to i17" [firmware/myproject.cpp:51]   --->   Operation 132 'sext' 'sext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i13 %r_V_3 to i16" [firmware/myproject.cpp:51]   --->   Operation 133 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_12)   --->   "%r_V_62 = add i17 %sext_ln1118_27, %sext_ln1118_26" [firmware/myproject.cpp:51]   --->   Operation 134 'add' 'r_V_62' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_12)   --->   "%sext_ln1192_15 = sext i17 %r_V_62 to i24" [firmware/myproject.cpp:51]   --->   Operation 135 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_12 = mul i24 %sext_ln1192_15, %sext_ln1192" [firmware/myproject.cpp:51]   --->   Operation 136 'mul' 'mul_ln1192_12' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 137 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_13)   --->   "%r_V_63 = sub i17 %sext_ln1118_26, %sext_ln1118_23" [firmware/myproject.cpp:51]   --->   Operation 137 'sub' 'r_V_63' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 138 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_13)   --->   "%sext_ln1192_16 = sext i17 %r_V_63 to i24" [firmware/myproject.cpp:51]   --->   Operation 138 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i12 %tmp_4 to i24" [firmware/myproject.cpp:53]   --->   Operation 139 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_13 = mul i24 %sext_ln1192_16, %sext_ln1192_17" [firmware/myproject.cpp:51]   --->   Operation 140 'mul' 'mul_ln1192_13' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %p_Val2_5, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 141 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i17 %shl_ln1118_s to i18" [firmware/myproject.cpp:51]   --->   Operation 142 'sext' 'sext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.79ns)   --->   "%r_V_90 = sub i18 %sext_ln1118_29, %sext_ln1118_8" [firmware/myproject.cpp:51]   --->   Operation 143 'sub' 'r_V_90' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i12 %tmp_5 to i24" [firmware/myproject.cpp:54]   --->   Operation 144 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i26 %r_V_66 to i30" [firmware/myproject.cpp:52]   --->   Operation 145 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192_9)   --->   "%mul_ln1192_14 = mul i30 %sext_ln1192_19, %sext_ln1192_12" [firmware/myproject.cpp:52]   --->   Operation 146 'mul' 'mul_ln1192_14' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i30 @_ssdm_op_BitConcatenate.i30.i12.i18(i12 %p_Val2_5, i18 0)" [firmware/myproject.cpp:52]   --->   Operation 147 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192_9 = sub i30 %mul_ln1192_14, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 148 'sub' 'sub_ln1192_9' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_1, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 149 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i15 %shl_ln1118_1 to i16" [firmware/myproject.cpp:52]   --->   Operation 150 'sext' 'sext_ln1118_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_15)   --->   "%r_V_67 = sub i16 %sext_ln1118_33, %sext_ln1118_16" [firmware/myproject.cpp:52]   --->   Operation 151 'sub' 'r_V_67' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 152 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_15)   --->   "%sext_ln1118_34 = sext i16 %r_V_67 to i24" [firmware/myproject.cpp:52]   --->   Operation 152 'sext' 'sext_ln1118_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_15 = mul i24 %sext_ln1118_34, %sext_ln1192_18" [firmware/myproject.cpp:52]   --->   Operation 153 'mul' 'mul_ln1192_15' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%shl_ln1192_s = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_15, i6 0)" [firmware/myproject.cpp:52]   --->   Operation 154 'bitconcatenate' 'shl_ln1192_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_10 = sub i30 %sub_ln1192_9, %shl_ln1192_s" [firmware/myproject.cpp:52]   --->   Operation 155 'sub' 'sub_ln1192_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_16)   --->   "%r_V_68 = sub i16 %sext_ln1118_18, %sext_ln1118_21" [firmware/myproject.cpp:52]   --->   Operation 156 'sub' 'r_V_68' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 157 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_16)   --->   "%sext_ln1118_35 = sext i16 %r_V_68 to i24" [firmware/myproject.cpp:52]   --->   Operation 157 'sext' 'sext_ln1118_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_16 = mul i24 %sext_ln1118_35, %sext_ln1192_18" [firmware/myproject.cpp:52]   --->   Operation 158 'mul' 'mul_ln1192_16' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln1192_10 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_16, i6 0)" [firmware/myproject.cpp:52]   --->   Operation 159 'bitconcatenate' 'shl_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1192_11 = add i30 %shl_ln1192_10, %sub_ln1192_10" [firmware/myproject.cpp:52]   --->   Operation 160 'add' 'add_ln1192_11' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1192_22 = sext i18 %r_V_69 to i24" [firmware/myproject.cpp:52]   --->   Operation 161 'sext' 'sext_ln1192_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_17 = mul i24 %sext_ln1192_22, %sext_ln1192_18" [firmware/myproject.cpp:52]   --->   Operation 162 'mul' 'mul_ln1192_17' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i13 %r_V_70 to i17" [firmware/myproject.cpp:52]   --->   Operation 163 'sext' 'sext_ln1118_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i13 %r_V_70 to i24" [firmware/myproject.cpp:52]   --->   Operation 164 'sext' 'sext_ln1118_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_18 = mul i24 %sext_ln1118_37, %sext_ln1192_17" [firmware/myproject.cpp:52]   --->   Operation 165 'mul' 'mul_ln1192_18' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1192_24 = sext i27 %r_V_74 to i30" [firmware/myproject.cpp:53]   --->   Operation 166 'sext' 'sext_ln1192_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_15)   --->   "%mul_ln1192_21 = mul i30 %sext_ln1192_24, %sext_ln1192_2" [firmware/myproject.cpp:53]   --->   Operation 167 'mul' 'mul_ln1192_21' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 168 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_15 = add i30 %add_ln1192_14, %mul_ln1192_21" [firmware/myproject.cpp:53]   --->   Operation 168 'add' 'add_ln1192_15' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln1192_14 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_22, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 169 'bitconcatenate' 'shl_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.86ns)   --->   "%sub_ln1192_13 = sub i30 %add_ln1192_15, %shl_ln1192_14" [firmware/myproject.cpp:53]   --->   Operation 170 'sub' 'sub_ln1192_13' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln1192_15 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %trunc_ln1192, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 171 'bitconcatenate' 'shl_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_16 = add i30 %shl_ln1192_15, %sub_ln1192_13" [firmware/myproject.cpp:53]   --->   Operation 172 'add' 'add_ln1192_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i15 %r_V_48 to i24" [firmware/myproject.cpp:53]   --->   Operation 173 'sext' 'sext_ln1118_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_23 = mul i24 %sext_ln1118_41, %sext_ln1192_3" [firmware/myproject.cpp:53]   --->   Operation 174 'mul' 'mul_ln1192_23' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln1192_16 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_23, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 175 'bitconcatenate' 'shl_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%sub_ln1192_14 = sub i30 %add_ln1192_16, %shl_ln1192_16" [firmware/myproject.cpp:53]   --->   Operation 176 'sub' 'sub_ln1192_14' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1118_42 = sext i15 %r_V_60 to i24" [firmware/myproject.cpp:53]   --->   Operation 177 'sext' 'sext_ln1118_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_24 = mul i24 %sext_ln1118_42, %sext_ln1192_18" [firmware/myproject.cpp:53]   --->   Operation 178 'mul' 'mul_ln1192_24' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 179 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_25)   --->   "%r_V_76 = sub i16 %sext_ln1118_9, %sext_ln1118_28" [firmware/myproject.cpp:53]   --->   Operation 179 'sub' 'r_V_76' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 180 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_25)   --->   "%sext_ln1192_25 = sext i16 %r_V_76 to i24" [firmware/myproject.cpp:53]   --->   Operation 180 'sext' 'sext_ln1192_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_25 = mul i24 %sext_ln1192_25, %sext_ln1192_17" [firmware/myproject.cpp:53]   --->   Operation 181 'mul' 'mul_ln1192_25' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%r_V_93 = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %tmp_5, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 182 'bitconcatenate' 'r_V_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1118_44 = sext i16 %r_V_93 to i17" [firmware/myproject.cpp:53]   --->   Operation 183 'sext' 'sext_ln1118_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1192_31 = sext i12 %tmp_5 to i30" [firmware/myproject.cpp:54]   --->   Operation 184 'sext' 'sext_ln1192_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.86ns)   --->   "%sub_ln1192_18 = sub i30 0, %shl_ln1192_15" [firmware/myproject.cpp:54]   --->   Operation 185 'sub' 'sub_ln1192_18' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1118_47 = sext i12 %tmp_5 to i24" [firmware/myproject.cpp:54]   --->   Operation 186 'sext' 'sext_ln1118_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1118_48 = sext i13 %r_V_3 to i24" [firmware/myproject.cpp:54]   --->   Operation 187 'sext' 'sext_ln1118_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_29 = mul i24 %sext_ln1118_48, %sext_ln1118_47" [firmware/myproject.cpp:54]   --->   Operation 188 'mul' 'mul_ln1192_29' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln1192_19 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_29, i6 0)" [firmware/myproject.cpp:54]   --->   Operation 189 'bitconcatenate' 'shl_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_19 = sub i30 %sub_ln1192_18, %shl_ln1192_19" [firmware/myproject.cpp:54]   --->   Operation 190 'sub' 'sub_ln1192_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 191 [1/1] (0.78ns)   --->   "%r_V_95 = sub i17 %sext_ln1118_26, %sext_ln1118_27" [firmware/myproject.cpp:54]   --->   Operation 191 'sub' 'r_V_95' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%rhs_V_11 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %r_V_95, i12 0)" [firmware/myproject.cpp:54]   --->   Operation 192 'bitconcatenate' 'rhs_V_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1192_32 = sext i29 %rhs_V_11 to i30" [firmware/myproject.cpp:54]   --->   Operation 193 'sext' 'sext_ln1192_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1192_22 = add i30 %sub_ln1192_19, %sext_ln1192_32" [firmware/myproject.cpp:54]   --->   Operation 194 'add' 'add_ln1192_22' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln1192_33 = sext i27 %r_V_82 to i30" [firmware/myproject.cpp:54]   --->   Operation 195 'sext' 'sext_ln1192_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_26 = mul i30 %sext_ln1192_33, %sext_ln1192_31" [firmware/myproject.cpp:54]   --->   Operation 196 'mul' 'mul_ln1192_26' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1192_35 = sext i25 %r_V_84 to i30" [firmware/myproject.cpp:54]   --->   Operation 197 'sext' 'sext_ln1192_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_27 = mul i30 %sext_ln1192_35, %sext_ln1192_31" [firmware/myproject.cpp:54]   --->   Operation 198 'mul' 'mul_ln1192_27' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 199 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_28)   --->   "%r_V_85 = sub i17 %sext_ln1118_44, %sext_ln1118_36" [firmware/myproject.cpp:54]   --->   Operation 199 'sub' 'r_V_85' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 200 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_28)   --->   "%sext_ln1192_36 = sext i17 %r_V_85 to i24" [firmware/myproject.cpp:54]   --->   Operation 200 'sext' 'sext_ln1192_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_28 = mul i24 %sext_ln1192_36, %sext_ln1192_18" [firmware/myproject.cpp:54]   --->   Operation 201 'mul' 'mul_ln1192_28' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.72>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i12 %tmp_2 to i25" [firmware/myproject.cpp:50]   --->   Operation 202 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i27 %r_V_24 to i30" [firmware/myproject.cpp:50]   --->   Operation 203 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192 = mul i30 %sext_ln1192_4, %sext_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 204 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 205 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192 = add i30 %sub_ln1192, %mul_ln1192" [firmware/myproject.cpp:50]   --->   Operation 205 'add' 'add_ln1192' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln2 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_1, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 206 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.86ns)   --->   "%add_ln1192_1 = add i30 %shl_ln2, %add_ln1192" [firmware/myproject.cpp:50]   --->   Operation 207 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i13 %r_V_8 to i17" [firmware/myproject.cpp:50]   --->   Operation 208 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i13 %r_V_8 to i25" [firmware/myproject.cpp:50]   --->   Operation 209 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_33 = mul i25 %sext_ln1116_2, %sext_ln1118_3" [firmware/myproject.cpp:50]   --->   Operation 210 'mul' 'r_V_33' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i18 %r_V_37 to i24" [firmware/myproject.cpp:50]   --->   Operation 211 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_3 = mul i24 %sext_ln1192_6, %sext_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 212 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i12 %tmp_2 to i16" [firmware/myproject.cpp:50]   --->   Operation 213 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_4)   --->   "%r_V_38 = add i16 %sext_ln1118_18, %sext_ln1118_17" [firmware/myproject.cpp:50]   --->   Operation 214 'add' 'r_V_38' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 215 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_4)   --->   "%sext_ln1192_8 = sext i16 %r_V_38 to i24" [firmware/myproject.cpp:50]   --->   Operation 215 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_4 = mul i24 %sext_ln1192_8, %sext_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 216 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_2, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 217 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i17 %shl_ln1118_5 to i18" [firmware/myproject.cpp:50]   --->   Operation 218 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i13 %shl_ln1118_6 to i18" [firmware/myproject.cpp:50]   --->   Operation 219 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.79ns)   --->   "%r_V_87 = add i18 %sext_ln1118_20, %sext_ln1118_19" [firmware/myproject.cpp:50]   --->   Operation 220 'add' 'r_V_87' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_4 = sub i36 %add_ln1192_5, %mul_ln1192_6" [firmware/myproject.cpp:51]   --->   Operation 221 'sub' 'sub_ln1192_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%shl_ln1192_3 = call i36 @_ssdm_op_BitConcatenate.i36.i30.i6(i30 %mul_ln1192_7, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 222 'bitconcatenate' 'shl_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%sub_ln1192_5 = sub i36 %sub_ln1192_4, %shl_ln1192_3" [firmware/myproject.cpp:51]   --->   Operation 223 'sub' 'sub_ln1192_5' <Predicate = true> <Delay = 0.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%shl_ln1192_4 = call i36 @_ssdm_op_BitConcatenate.i36.i30.i6(i30 %mul_ln1192_8, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 224 'bitconcatenate' 'shl_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_6 = add i36 %shl_ln1192_4, %sub_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 225 'add' 'add_ln1192_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln1192_5 = call i36 @_ssdm_op_BitConcatenate.i36.i24.i12(i24 %mul_ln1192_9, i12 0)" [firmware/myproject.cpp:51]   --->   Operation 226 'bitconcatenate' 'shl_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%add_ln1192_7 = add i36 %shl_ln1192_5, %add_ln1192_6" [firmware/myproject.cpp:51]   --->   Operation 227 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln1192_6 = call i36 @_ssdm_op_BitConcatenate.i36.i30.i6(i30 %mul_ln1192_10, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 228 'bitconcatenate' 'shl_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_6 = sub i36 %add_ln1192_7, %shl_ln1192_6" [firmware/myproject.cpp:51]   --->   Operation 229 'sub' 'sub_ln1192_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln1192_7 = call i36 @_ssdm_op_BitConcatenate.i36.i30.i6(i30 %mul_ln1192_11, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 230 'bitconcatenate' 'shl_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%add_ln1192_8 = add i36 %shl_ln1192_7, %sub_ln1192_6" [firmware/myproject.cpp:51]   --->   Operation 231 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln1192_8 = call i36 @_ssdm_op_BitConcatenate.i36.i24.i12(i24 %mul_ln1192_12, i12 0)" [firmware/myproject.cpp:51]   --->   Operation 232 'bitconcatenate' 'shl_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_9 = add i36 %shl_ln1192_8, %add_ln1192_8" [firmware/myproject.cpp:51]   --->   Operation 233 'add' 'add_ln1192_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln1192_9 = call i36 @_ssdm_op_BitConcatenate.i36.i24.i12(i24 %mul_ln1192_13, i12 0)" [firmware/myproject.cpp:51]   --->   Operation 234 'bitconcatenate' 'shl_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%sub_ln1192_7 = sub i36 %add_ln1192_9, %shl_ln1192_9" [firmware/myproject.cpp:51]   --->   Operation 235 'sub' 'sub_ln1192_7' <Predicate = true> <Delay = 0.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i36 @_ssdm_op_BitConcatenate.i36.i18.i18(i18 %r_V_90, i18 0)" [firmware/myproject.cpp:51]   --->   Operation 236 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_8 = sub i36 %sub_ln1192_7, %rhs_V_3" [firmware/myproject.cpp:51]   --->   Operation 237 'sub' 'sub_ln1192_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 238 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i36 -855638016, %sub_ln1192_8" [firmware/myproject.cpp:51]   --->   Operation 238 'add' 'ret_V_1' <Predicate = true> <Delay = 0.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i12 @_ssdm_op_PartSelect.i12.i36.i32.i32(i36 %ret_V_1, i32 24, i32 35)" [firmware/myproject.cpp:51]   --->   Operation 239 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%shl_ln1192_11 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_17, i6 0)" [firmware/myproject.cpp:52]   --->   Operation 240 'bitconcatenate' 'shl_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_11 = sub i30 %add_ln1192_11, %shl_ln1192_11" [firmware/myproject.cpp:52]   --->   Operation 241 'sub' 'sub_ln1192_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln1192_12 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_18, i6 0)" [firmware/myproject.cpp:52]   --->   Operation 242 'bitconcatenate' 'shl_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%sub_ln1192_12 = sub i30 %sub_ln1192_11, %shl_ln1192_12" [firmware/myproject.cpp:52]   --->   Operation 243 'sub' 'sub_ln1192_12' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 244 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_19 = mul i18 117, %sext_ln1192_21" [firmware/myproject.cpp:52]   --->   Operation 244 'mul' 'mul_ln1192_19' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%shl_ln1192_13 = call i30 @_ssdm_op_BitConcatenate.i30.i18.i12(i18 %mul_ln1192_19, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 245 'bitconcatenate' 'shl_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_12 = add i30 %shl_ln1192_13, %sub_ln1192_12" [firmware/myproject.cpp:52]   --->   Operation 246 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 247 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%ret_V_2 = add i30 -4980736, %add_ln1192_12" [firmware/myproject.cpp:52]   --->   Operation 247 'add' 'ret_V_2' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i12 @_ssdm_op_PartSelect.i12.i30.i32.i32(i30 %ret_V_2, i32 18, i32 29)" [firmware/myproject.cpp:52]   --->   Operation 248 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%shl_ln1192_17 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_24, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 249 'bitconcatenate' 'shl_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_17 = add i30 %shl_ln1192_17, %sub_ln1192_14" [firmware/myproject.cpp:53]   --->   Operation 250 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%shl_ln1192_18 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_25, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 251 'bitconcatenate' 'shl_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1192_18 = add i30 %shl_ln1192_18, %add_ln1192_17" [firmware/myproject.cpp:53]   --->   Operation 252 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %trunc_ln728, i12 0)" [firmware/myproject.cpp:53]   --->   Operation 253 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1192_26 = sext i28 %rhs_V_6 to i30" [firmware/myproject.cpp:53]   --->   Operation 254 'sext' 'sext_ln1192_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_19 = add i30 %sext_ln1192_26, %add_ln1192_18" [firmware/myproject.cpp:53]   --->   Operation 255 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%r_V_92 = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %tmp_1, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 256 'bitconcatenate' 'r_V_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1118_43 = sext i16 %r_V_92 to i17" [firmware/myproject.cpp:53]   --->   Operation 257 'sext' 'sext_ln1118_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%rhs_V_7 = call i28 @_ssdm_op_BitConcatenate.i28.i12.i16(i12 %tmp_1, i16 0)" [firmware/myproject.cpp:53]   --->   Operation 258 'bitconcatenate' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1192_27 = sext i28 %rhs_V_7 to i30" [firmware/myproject.cpp:53]   --->   Operation 259 'sext' 'sext_ln1192_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%sub_ln1192_15 = sub i30 %add_ln1192_19, %sext_ln1192_27" [firmware/myproject.cpp:53]   --->   Operation 260 'sub' 'sub_ln1192_15' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i24 @_ssdm_op_BitConcatenate.i24.i12.i12(i12 %tmp_2, i12 0)" [firmware/myproject.cpp:53]   --->   Operation 261 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1192_28 = sext i24 %rhs_V_8 to i30" [firmware/myproject.cpp:53]   --->   Operation 262 'sext' 'sext_ln1192_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_20 = add i30 %sext_ln1192_28, %sub_ln1192_15" [firmware/myproject.cpp:53]   --->   Operation 263 'add' 'add_ln1192_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%rhs_V_9 = call i28 @_ssdm_op_BitConcatenate.i28.i12.i16(i12 %tmp_5, i16 0)" [firmware/myproject.cpp:53]   --->   Operation 264 'bitconcatenate' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln1192_29 = sext i28 %rhs_V_9 to i30" [firmware/myproject.cpp:53]   --->   Operation 265 'sext' 'sext_ln1192_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%sub_ln1192_16 = sub i30 %add_ln1192_20, %sext_ln1192_29" [firmware/myproject.cpp:53]   --->   Operation 266 'sub' 'sub_ln1192_16' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1118_45 = sext i12 %tmp_4 to i15" [firmware/myproject.cpp:53]   --->   Operation 267 'sext' 'sext_ln1118_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_4, i2 0)" [firmware/myproject.cpp:53]   --->   Operation 268 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1118_46 = sext i14 %shl_ln1118_2 to i15" [firmware/myproject.cpp:53]   --->   Operation 269 'sext' 'sext_ln1118_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.76ns)   --->   "%r_V_94 = sub i15 %sext_ln1118_46, %sext_ln1118_45" [firmware/myproject.cpp:53]   --->   Operation 270 'sub' 'r_V_94' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%rhs_V_10 = call i27 @_ssdm_op_BitConcatenate.i27.i15.i12(i15 %r_V_94, i12 0)" [firmware/myproject.cpp:53]   --->   Operation 271 'bitconcatenate' 'rhs_V_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1192_30 = sext i27 %rhs_V_10 to i30" [firmware/myproject.cpp:53]   --->   Operation 272 'sext' 'sext_ln1192_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_17 = sub i30 %sub_ln1192_16, %sext_ln1192_30" [firmware/myproject.cpp:53]   --->   Operation 273 'sub' 'sub_ln1192_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 274 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%ret_V_3 = add i30 -7602176, %sub_ln1192_17" [firmware/myproject.cpp:53]   --->   Operation 274 'add' 'ret_V_3' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i12 @_ssdm_op_PartSelect.i12.i30.i32.i32(i30 %ret_V_3, i32 18, i32 29)" [firmware/myproject.cpp:53]   --->   Operation 275 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln1192_20 = call i36 @_ssdm_op_BitConcatenate.i36.i30.i6(i30 %add_ln1192_22, i6 0)" [firmware/myproject.cpp:54]   --->   Operation 276 'bitconcatenate' 'shl_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%shl_ln1192_21 = call i36 @_ssdm_op_BitConcatenate.i36.i30.i6(i30 %mul_ln1192_26, i6 0)" [firmware/myproject.cpp:54]   --->   Operation 277 'bitconcatenate' 'shl_ln1192_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_23 = add i36 %shl_ln1192_21, %shl_ln1192_20" [firmware/myproject.cpp:54]   --->   Operation 278 'add' 'add_ln1192_23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 279 [1/1] (0.78ns)   --->   "%r_V_96 = sub i17 %sext_ln1118_43, %sext_ln1118_15" [firmware/myproject.cpp:54]   --->   Operation 279 'sub' 'r_V_96' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%rhs_V_12 = call i35 @_ssdm_op_BitConcatenate.i35.i17.i18(i17 %r_V_96, i18 0)" [firmware/myproject.cpp:54]   --->   Operation 280 'bitconcatenate' 'rhs_V_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1192_34 = sext i35 %rhs_V_12 to i36" [firmware/myproject.cpp:54]   --->   Operation 281 'sext' 'sext_ln1192_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%sub_ln1192_20 = sub i36 %add_ln1192_23, %sext_ln1192_34" [firmware/myproject.cpp:54]   --->   Operation 282 'sub' 'sub_ln1192_20' <Predicate = true> <Delay = 0.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%shl_ln1192_22 = call i36 @_ssdm_op_BitConcatenate.i36.i30.i6(i30 %mul_ln1192_27, i6 0)" [firmware/myproject.cpp:54]   --->   Operation 283 'bitconcatenate' 'shl_ln1192_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_24 = add i36 %shl_ln1192_22, %sub_ln1192_20" [firmware/myproject.cpp:54]   --->   Operation 284 'add' 'add_ln1192_24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%shl_ln1192_23 = call i36 @_ssdm_op_BitConcatenate.i36.i24.i12(i24 %mul_ln1192_28, i12 0)" [firmware/myproject.cpp:54]   --->   Operation 285 'bitconcatenate' 'shl_ln1192_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%sub_ln1192_21 = sub i36 %add_ln1192_24, %shl_ln1192_23" [firmware/myproject.cpp:54]   --->   Operation 286 'sub' 'sub_ln1192_21' <Predicate = true> <Delay = 0.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%rhs_V_13 = call i30 @_ssdm_op_BitConcatenate.i30.i12.i18(i12 %tmp_5, i18 0)" [firmware/myproject.cpp:54]   --->   Operation 287 'bitconcatenate' 'rhs_V_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1192_37 = sext i30 %rhs_V_13 to i36" [firmware/myproject.cpp:54]   --->   Operation 288 'sext' 'sext_ln1192_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_22 = sub i36 %sub_ln1192_21, %sext_ln1192_37" [firmware/myproject.cpp:54]   --->   Operation 289 'sub' 'sub_ln1192_22' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 290 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%ret_V_4 = add i36 -436207616, %sub_ln1192_22" [firmware/myproject.cpp:54]   --->   Operation 290 'add' 'ret_V_4' <Predicate = true> <Delay = 0.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i12 @_ssdm_op_PartSelect.i12.i36.i32.i32(i36 %ret_V_4, i32 24, i32 35)" [firmware/myproject.cpp:54]   --->   Operation 291 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.12>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i25 %r_V_33 to i30" [firmware/myproject.cpp:50]   --->   Operation 292 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192_1)   --->   "%mul_ln1192_2 = mul i30 %sext_ln1192_5, %sext_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 293 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 294 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192_1 = sub i30 %add_ln1192_1, %mul_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 294 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%shl_ln1192_1 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_3, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 295 'bitconcatenate' 'shl_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.86ns)   --->   "%sub_ln1192_2 = sub i30 %sub_ln1192_1, %shl_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 296 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i29 @_ssdm_op_BitConcatenate.i29.i12.i17(i12 %tmp_1, i17 0)" [firmware/myproject.cpp:50]   --->   Operation 297 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i29 %rhs_V_1 to i30" [firmware/myproject.cpp:50]   --->   Operation 298 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_2 = add i30 %sext_ln1192_7, %sub_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 299 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%shl_ln1192_2 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_4, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 300 'bitconcatenate' 'shl_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1192_3 = add i30 %shl_ln1192_2, %add_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 301 'add' 'add_ln1192_3' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.72>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_4_V), !map !133"   --->   Operation 302 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_3_V), !map !139"   --->   Operation 303 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_2_V), !map !145"   --->   Operation 304 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_1_V), !map !151"   --->   Operation 305 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_0_V), !map !157"   --->   Operation 306 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i192* %x_V), !map !163"   --->   Operation 307 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 308 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 309 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %y_0_V, i12* %y_1_V, i12* %y_2_V, i12* %y_3_V, i12* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 310 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 311 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i30 @_ssdm_op_BitConcatenate.i30.i18.i12(i18 %r_V_87, i12 0)" [firmware/myproject.cpp:50]   --->   Operation 312 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_3 = sub i30 %add_ln1192_3, %rhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 313 'sub' 'sub_ln1192_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 314 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%ret_V = add i30 -11272192, %sub_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 314 'add' 'ret_V' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i30.i32.i32(i30 %ret_V, i32 18, i32 29)" [firmware/myproject.cpp:50]   --->   Operation 315 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_0_V, i12 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 316 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_1_V, i12 %trunc_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 317 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_2_V, i12 %trunc_ln708_2)" [firmware/myproject.cpp:52]   --->   Operation 318 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_3_V, i12 %trunc_ln708_3)" [firmware/myproject.cpp:53]   --->   Operation 319 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_4_V, i12 %trunc_ln708_4)" [firmware/myproject.cpp:54]   --->   Operation 320 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 321 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 0000000]
trunc_ln1117       (trunc         ) [ 0111000]
sext_ln1116        (sext          ) [ 0000000]
tmp_1              (partselect    ) [ 0111110]
sext_ln1192        (sext          ) [ 0111000]
r_V                (mul           ) [ 0110000]
tmp_2              (partselect    ) [ 0111100]
r_V_1              (bitconcatenate) [ 0000000]
sext_ln1118_2      (sext          ) [ 0000000]
mul_ln1193_1       (mul           ) [ 0110000]
p_Val2_5           (partselect    ) [ 0111000]
sext_ln1116_3      (sext          ) [ 0110000]
sext_ln1116_5      (sext          ) [ 0111000]
r_V_40             (mul           ) [ 0110000]
tmp_4              (partselect    ) [ 0111100]
tmp_5              (partselect    ) [ 0111100]
sext_ln1118_38     (sext          ) [ 0000000]
sext_ln1118_39     (sext          ) [ 0000000]
r_V_71             (sub           ) [ 0000000]
sext_ln1116_11     (sext          ) [ 0000000]
r_V_72             (mul           ) [ 0110000]
r_V_91             (mul           ) [ 0110000]
sext_ln1118        (sext          ) [ 0000000]
sext_ln1192_1      (sext          ) [ 0101000]
sext_ln1118_1      (sext          ) [ 0101000]
sext_ln1193        (sext          ) [ 0000000]
mul_ln1193         (mul           ) [ 0000000]
shl_ln             (bitconcatenate) [ 0000000]
sub_ln1193         (sub           ) [ 0000000]
r_V_2              (bitconcatenate) [ 0000000]
sext_ln1192_3      (sext          ) [ 0101100]
sext_ln1118_4      (sext          ) [ 0000000]
mul_ln1193_2       (mul           ) [ 0000000]
shl_ln1193_1       (bitconcatenate) [ 0000000]
add_ln1193         (add           ) [ 0000000]
sext_ln1118_5      (sext          ) [ 0000000]
sext_ln1118_6      (sext          ) [ 0000000]
sext_ln1118_7      (sext          ) [ 0000000]
shl_ln1            (bitconcatenate) [ 0101000]
sext_ln1118_9      (sext          ) [ 0101000]
r_V_86             (sub           ) [ 0000000]
rhs_V              (bitconcatenate) [ 0000000]
sext_ln1193_1      (sext          ) [ 0000000]
add_ln1193_1       (add           ) [ 0101000]
sext_ln1118_11     (sext          ) [ 0000000]
r_V_19             (mul           ) [ 0101000]
r_V_7              (bitconcatenate) [ 0101000]
sext_ln1118_13     (sext          ) [ 0000000]
r_V_21             (add           ) [ 0000000]
sext_ln1116_1      (sext          ) [ 0000000]
r_V_24             (mul           ) [ 0101100]
sext_ln1116_4      (sext          ) [ 0000000]
sext_ln1118_22     (sext          ) [ 0000000]
r_V_41             (mul           ) [ 0101000]
r_V_44             (add           ) [ 0000000]
sext_ln1116_6      (sext          ) [ 0000000]
r_V_47             (mul           ) [ 0101000]
r_V_65             (bitconcatenate) [ 0101000]
sext_ln1118_24     (sext          ) [ 0000000]
r_V_48             (add           ) [ 0101000]
sext_ln1116_7      (sext          ) [ 0000000]
r_V_56             (mul           ) [ 0101000]
r_V_88             (mul           ) [ 0101000]
r_V_60             (sub           ) [ 0101000]
sext_ln1116_8      (sext          ) [ 0000000]
r_V_89             (mul           ) [ 0101000]
shl_ln1118_8       (bitconcatenate) [ 0000000]
sext_ln1118_26     (sext          ) [ 0101000]
sext_ln1116_9      (sext          ) [ 0000000]
sext_ln1118_30     (sext          ) [ 0000000]
sext_ln1118_31     (sext          ) [ 0000000]
sext_ln1118_32     (sext          ) [ 0000000]
r_V_66             (mul           ) [ 0101000]
sext_ln1192_20     (sext          ) [ 0000000]
sext_ln1192_21     (sext          ) [ 0101100]
r_V_69             (mul           ) [ 0101000]
r_V_70             (bitconcatenate) [ 0101000]
sext_ln1116_10     (sext          ) [ 0000000]
sext_ln1192_23     (sext          ) [ 0000000]
mul_ln1192_20      (mul           ) [ 0000000]
rhs_V_5            (bitconcatenate) [ 0000000]
add_ln1192_14      (add           ) [ 0101000]
r_V_74             (mul           ) [ 0101000]
r_V_75             (add           ) [ 0000000]
sext_ln1118_40     (sext          ) [ 0000000]
mul_ln1192_22      (mul           ) [ 0101000]
trunc_ln1192       (trunc         ) [ 0101000]
trunc_ln728        (trunc         ) [ 0101100]
r_V_81             (sub           ) [ 0000000]
sext_ln1116_12     (sext          ) [ 0000000]
r_V_82             (mul           ) [ 0101000]
r_V_84             (mul           ) [ 0101000]
sext_ln1192_2      (sext          ) [ 0100110]
sext_ln1118_8      (sext          ) [ 0000000]
sext_ln1118_10     (sext          ) [ 0000000]
sext_ln1118_12     (sext          ) [ 0000000]
mul_ln1193_3       (mul           ) [ 0000000]
sub_ln1192         (sub           ) [ 0100100]
sext_ln1118_14     (sext          ) [ 0000000]
mul_ln1192_1       (mul           ) [ 0100100]
r_V_8              (bitconcatenate) [ 0100100]
sext_ln1118_16     (sext          ) [ 0000000]
r_V_37             (mul           ) [ 0100100]
shl_ln1118_4       (bitconcatenate) [ 0000000]
sext_ln1118_18     (sext          ) [ 0100100]
shl_ln1118_6       (bitconcatenate) [ 0100100]
sext_ln1118_21     (sext          ) [ 0000000]
lhs_V              (bitconcatenate) [ 0000000]
sext_ln1192_9      (sext          ) [ 0000000]
mul_ln1192_5       (mul           ) [ 0000000]
add_ln1192_5       (add           ) [ 0100100]
sext_ln1192_10     (sext          ) [ 0000000]
mul_ln1192_6       (mul           ) [ 0100100]
sext_ln1192_11     (sext          ) [ 0000000]
mul_ln1192_7       (mul           ) [ 0100100]
sext_ln1118_23     (sext          ) [ 0000000]
sext_ln1192_12     (sext          ) [ 0000000]
sext_ln1192_13     (sext          ) [ 0000000]
mul_ln1192_8       (mul           ) [ 0100100]
sext_ln1118_25     (sext          ) [ 0000000]
mul_ln1192_9       (mul           ) [ 0100100]
sext_ln1192_14     (sext          ) [ 0000000]
mul_ln1192_10      (mul           ) [ 0100100]
mul_ln1192_11      (mul           ) [ 0100100]
r_V_3              (bitconcatenate) [ 0000000]
sext_ln1118_27     (sext          ) [ 0000000]
sext_ln1118_28     (sext          ) [ 0000000]
r_V_62             (add           ) [ 0000000]
sext_ln1192_15     (sext          ) [ 0000000]
mul_ln1192_12      (mul           ) [ 0100100]
r_V_63             (sub           ) [ 0000000]
sext_ln1192_16     (sext          ) [ 0000000]
sext_ln1192_17     (sext          ) [ 0000000]
mul_ln1192_13      (mul           ) [ 0100100]
shl_ln1118_s       (bitconcatenate) [ 0000000]
sext_ln1118_29     (sext          ) [ 0000000]
r_V_90             (sub           ) [ 0100100]
sext_ln1192_18     (sext          ) [ 0000000]
sext_ln1192_19     (sext          ) [ 0000000]
mul_ln1192_14      (mul           ) [ 0000000]
rhs_V_4            (bitconcatenate) [ 0000000]
sub_ln1192_9       (sub           ) [ 0000000]
shl_ln1118_1       (bitconcatenate) [ 0000000]
sext_ln1118_33     (sext          ) [ 0000000]
r_V_67             (sub           ) [ 0000000]
sext_ln1118_34     (sext          ) [ 0000000]
mul_ln1192_15      (mul           ) [ 0000000]
shl_ln1192_s       (bitconcatenate) [ 0000000]
sub_ln1192_10      (sub           ) [ 0000000]
r_V_68             (sub           ) [ 0000000]
sext_ln1118_35     (sext          ) [ 0000000]
mul_ln1192_16      (mul           ) [ 0000000]
shl_ln1192_10      (bitconcatenate) [ 0000000]
add_ln1192_11      (add           ) [ 0100100]
sext_ln1192_22     (sext          ) [ 0000000]
mul_ln1192_17      (mul           ) [ 0100100]
sext_ln1118_36     (sext          ) [ 0000000]
sext_ln1118_37     (sext          ) [ 0000000]
mul_ln1192_18      (mul           ) [ 0100100]
sext_ln1192_24     (sext          ) [ 0000000]
mul_ln1192_21      (mul           ) [ 0000000]
add_ln1192_15      (add           ) [ 0000000]
shl_ln1192_14      (bitconcatenate) [ 0000000]
sub_ln1192_13      (sub           ) [ 0000000]
shl_ln1192_15      (bitconcatenate) [ 0000000]
add_ln1192_16      (add           ) [ 0000000]
sext_ln1118_41     (sext          ) [ 0000000]
mul_ln1192_23      (mul           ) [ 0000000]
shl_ln1192_16      (bitconcatenate) [ 0000000]
sub_ln1192_14      (sub           ) [ 0100100]
sext_ln1118_42     (sext          ) [ 0000000]
mul_ln1192_24      (mul           ) [ 0100100]
r_V_76             (sub           ) [ 0000000]
sext_ln1192_25     (sext          ) [ 0000000]
mul_ln1192_25      (mul           ) [ 0100100]
r_V_93             (bitconcatenate) [ 0000000]
sext_ln1118_44     (sext          ) [ 0000000]
sext_ln1192_31     (sext          ) [ 0000000]
sub_ln1192_18      (sub           ) [ 0000000]
sext_ln1118_47     (sext          ) [ 0000000]
sext_ln1118_48     (sext          ) [ 0000000]
mul_ln1192_29      (mul           ) [ 0000000]
shl_ln1192_19      (bitconcatenate) [ 0000000]
sub_ln1192_19      (sub           ) [ 0000000]
r_V_95             (sub           ) [ 0000000]
rhs_V_11           (bitconcatenate) [ 0000000]
sext_ln1192_32     (sext          ) [ 0000000]
add_ln1192_22      (add           ) [ 0100100]
sext_ln1192_33     (sext          ) [ 0000000]
mul_ln1192_26      (mul           ) [ 0100100]
sext_ln1192_35     (sext          ) [ 0000000]
mul_ln1192_27      (mul           ) [ 0100100]
r_V_85             (sub           ) [ 0000000]
sext_ln1192_36     (sext          ) [ 0000000]
mul_ln1192_28      (mul           ) [ 0100100]
sext_ln1118_3      (sext          ) [ 0000000]
sext_ln1192_4      (sext          ) [ 0000000]
mul_ln1192         (mul           ) [ 0000000]
add_ln1192         (add           ) [ 0000000]
shl_ln2            (bitconcatenate) [ 0000000]
add_ln1192_1       (add           ) [ 0100010]
sext_ln1118_15     (sext          ) [ 0000000]
sext_ln1116_2      (sext          ) [ 0000000]
r_V_33             (mul           ) [ 0100010]
sext_ln1192_6      (sext          ) [ 0000000]
mul_ln1192_3       (mul           ) [ 0100010]
sext_ln1118_17     (sext          ) [ 0000000]
r_V_38             (add           ) [ 0000000]
sext_ln1192_8      (sext          ) [ 0000000]
mul_ln1192_4       (mul           ) [ 0100010]
shl_ln1118_5       (bitconcatenate) [ 0000000]
sext_ln1118_19     (sext          ) [ 0000000]
sext_ln1118_20     (sext          ) [ 0000000]
r_V_87             (add           ) [ 0100011]
sub_ln1192_4       (sub           ) [ 0000000]
shl_ln1192_3       (bitconcatenate) [ 0000000]
sub_ln1192_5       (sub           ) [ 0000000]
shl_ln1192_4       (bitconcatenate) [ 0000000]
add_ln1192_6       (add           ) [ 0000000]
shl_ln1192_5       (bitconcatenate) [ 0000000]
add_ln1192_7       (add           ) [ 0000000]
shl_ln1192_6       (bitconcatenate) [ 0000000]
sub_ln1192_6       (sub           ) [ 0000000]
shl_ln1192_7       (bitconcatenate) [ 0000000]
add_ln1192_8       (add           ) [ 0000000]
shl_ln1192_8       (bitconcatenate) [ 0000000]
add_ln1192_9       (add           ) [ 0000000]
shl_ln1192_9       (bitconcatenate) [ 0000000]
sub_ln1192_7       (sub           ) [ 0000000]
rhs_V_3            (bitconcatenate) [ 0000000]
sub_ln1192_8       (sub           ) [ 0000000]
ret_V_1            (add           ) [ 0000000]
trunc_ln708_1      (partselect    ) [ 0100011]
shl_ln1192_11      (bitconcatenate) [ 0000000]
sub_ln1192_11      (sub           ) [ 0000000]
shl_ln1192_12      (bitconcatenate) [ 0000000]
sub_ln1192_12      (sub           ) [ 0000000]
mul_ln1192_19      (mul           ) [ 0000000]
shl_ln1192_13      (bitconcatenate) [ 0000000]
add_ln1192_12      (add           ) [ 0000000]
ret_V_2            (add           ) [ 0000000]
trunc_ln708_2      (partselect    ) [ 0100011]
shl_ln1192_17      (bitconcatenate) [ 0000000]
add_ln1192_17      (add           ) [ 0000000]
shl_ln1192_18      (bitconcatenate) [ 0000000]
add_ln1192_18      (add           ) [ 0000000]
rhs_V_6            (bitconcatenate) [ 0000000]
sext_ln1192_26     (sext          ) [ 0000000]
add_ln1192_19      (add           ) [ 0000000]
r_V_92             (bitconcatenate) [ 0000000]
sext_ln1118_43     (sext          ) [ 0000000]
rhs_V_7            (bitconcatenate) [ 0000000]
sext_ln1192_27     (sext          ) [ 0000000]
sub_ln1192_15      (sub           ) [ 0000000]
rhs_V_8            (bitconcatenate) [ 0000000]
sext_ln1192_28     (sext          ) [ 0000000]
add_ln1192_20      (add           ) [ 0000000]
rhs_V_9            (bitconcatenate) [ 0000000]
sext_ln1192_29     (sext          ) [ 0000000]
sub_ln1192_16      (sub           ) [ 0000000]
sext_ln1118_45     (sext          ) [ 0000000]
shl_ln1118_2       (bitconcatenate) [ 0000000]
sext_ln1118_46     (sext          ) [ 0000000]
r_V_94             (sub           ) [ 0000000]
rhs_V_10           (bitconcatenate) [ 0000000]
sext_ln1192_30     (sext          ) [ 0000000]
sub_ln1192_17      (sub           ) [ 0000000]
ret_V_3            (add           ) [ 0000000]
trunc_ln708_3      (partselect    ) [ 0100011]
shl_ln1192_20      (bitconcatenate) [ 0000000]
shl_ln1192_21      (bitconcatenate) [ 0000000]
add_ln1192_23      (add           ) [ 0000000]
r_V_96             (sub           ) [ 0000000]
rhs_V_12           (bitconcatenate) [ 0000000]
sext_ln1192_34     (sext          ) [ 0000000]
sub_ln1192_20      (sub           ) [ 0000000]
shl_ln1192_22      (bitconcatenate) [ 0000000]
add_ln1192_24      (add           ) [ 0000000]
shl_ln1192_23      (bitconcatenate) [ 0000000]
sub_ln1192_21      (sub           ) [ 0000000]
rhs_V_13           (bitconcatenate) [ 0000000]
sext_ln1192_37     (sext          ) [ 0000000]
sub_ln1192_22      (sub           ) [ 0000000]
ret_V_4            (add           ) [ 0000000]
trunc_ln708_4      (partselect    ) [ 0100011]
sext_ln1192_5      (sext          ) [ 0000000]
mul_ln1192_2       (mul           ) [ 0000000]
sub_ln1192_1       (sub           ) [ 0000000]
shl_ln1192_1       (bitconcatenate) [ 0000000]
sub_ln1192_2       (sub           ) [ 0000000]
rhs_V_1            (bitconcatenate) [ 0000000]
sext_ln1192_7      (sext          ) [ 0000000]
add_ln1192_2       (add           ) [ 0000000]
shl_ln1192_2       (bitconcatenate) [ 0000000]
add_ln1192_3       (add           ) [ 0100001]
specbitsmap_ln0    (specbitsmap   ) [ 0000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000]
spectopmodule_ln0  (spectopmodule ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
specinterface_ln32 (specinterface ) [ 0000000]
specpipeline_ln33  (specpipeline  ) [ 0000000]
rhs_V_2            (bitconcatenate) [ 0000000]
sub_ln1192_3       (sub           ) [ 0000000]
ret_V              (add           ) [ 0000000]
trunc_ln           (partselect    ) [ 0000000]
write_ln50         (write         ) [ 0000000]
write_ln51         (write         ) [ 0000000]
write_ln52         (write         ) [ 0000000]
write_ln53         (write         ) [ 0000000]
write_ln54         (write         ) [ 0000000]
ret_ln56           (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i192P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i24.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i16.i12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i12.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i12.i18"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i12.i5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i17.i12"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i30.i6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i24.i12"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i18.i18"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i18.i12"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i12.i16"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i12.i12"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i15.i12"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i17.i18"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i12.i17"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i12P"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="x_V_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="192" slack="0"/>
<pin id="144" dir="0" index="1" bw="192" slack="0"/>
<pin id="145" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln50_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="12" slack="0"/>
<pin id="151" dir="0" index="2" bw="12" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_ln51_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="12" slack="0"/>
<pin id="158" dir="0" index="2" bw="12" slack="2"/>
<pin id="159" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln52_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="12" slack="0"/>
<pin id="165" dir="0" index="2" bw="12" slack="2"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="write_ln53_write_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="12" slack="0"/>
<pin id="172" dir="0" index="2" bw="12" slack="2"/>
<pin id="173" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/6 "/>
</bind>
</comp>

<comp id="176" class="1004" name="write_ln54_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="12" slack="0"/>
<pin id="179" dir="0" index="2" bw="12" slack="2"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/6 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln1117_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="192" slack="0"/>
<pin id="185" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1117/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sext_ln1116_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="12" slack="0"/>
<pin id="189" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="0"/>
<pin id="193" dir="0" index="1" bw="192" slack="0"/>
<pin id="194" dir="0" index="2" bw="9" slack="0"/>
<pin id="195" dir="0" index="3" bw="9" slack="0"/>
<pin id="196" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln1192_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="0"/>
<pin id="203" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="12" slack="0"/>
<pin id="207" dir="0" index="1" bw="192" slack="0"/>
<pin id="208" dir="0" index="2" bw="6" slack="0"/>
<pin id="209" dir="0" index="3" bw="7" slack="0"/>
<pin id="210" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="r_V_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="14" slack="0"/>
<pin id="217" dir="0" index="1" bw="12" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sext_ln1118_2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="14" slack="0"/>
<pin id="225" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_Val2_5_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="12" slack="0"/>
<pin id="229" dir="0" index="1" bw="192" slack="0"/>
<pin id="230" dir="0" index="2" bw="9" slack="0"/>
<pin id="231" dir="0" index="3" bw="9" slack="0"/>
<pin id="232" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_5/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sext_ln1116_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="12" slack="0"/>
<pin id="239" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_3/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sext_ln1116_5_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="0"/>
<pin id="243" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_5/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_4_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="12" slack="0"/>
<pin id="247" dir="0" index="1" bw="192" slack="0"/>
<pin id="248" dir="0" index="2" bw="7" slack="0"/>
<pin id="249" dir="0" index="3" bw="7" slack="0"/>
<pin id="250" dir="1" index="4" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_5_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="0"/>
<pin id="257" dir="0" index="1" bw="192" slack="0"/>
<pin id="258" dir="0" index="2" bw="7" slack="0"/>
<pin id="259" dir="0" index="3" bw="7" slack="0"/>
<pin id="260" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sext_ln1118_38_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="12" slack="0"/>
<pin id="267" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_38/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln1118_39_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="14" slack="0"/>
<pin id="271" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_39/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sext_ln1118_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="1"/>
<pin id="275" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sext_ln1192_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="1"/>
<pin id="278" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sext_ln1118_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="1"/>
<pin id="281" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sext_ln1193_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="24" slack="1"/>
<pin id="284" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="shl_ln_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="30" slack="0"/>
<pin id="287" dir="0" index="1" bw="24" slack="1"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="r_V_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="13" slack="0"/>
<pin id="294" dir="0" index="1" bw="12" slack="1"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sext_ln1192_3_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="1"/>
<pin id="301" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sext_ln1118_4_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="13" slack="0"/>
<pin id="304" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="shl_ln1193_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="30" slack="0"/>
<pin id="308" dir="0" index="1" bw="24" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1193_1/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln1193_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="30" slack="0"/>
<pin id="315" dir="0" index="1" bw="30" slack="0"/>
<pin id="316" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1193/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sext_ln1118_5_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="12" slack="1"/>
<pin id="320" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sext_ln1118_6_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="12" slack="1"/>
<pin id="323" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln1118_7_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="12" slack="1"/>
<pin id="326" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="shl_ln1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="15" slack="0"/>
<pin id="329" dir="0" index="1" bw="12" slack="1"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sext_ln1118_9_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="15" slack="0"/>
<pin id="336" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="r_V_86_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="15" slack="0"/>
<pin id="340" dir="0" index="1" bw="12" slack="0"/>
<pin id="341" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_86/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="rhs_V_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="28" slack="0"/>
<pin id="346" dir="0" index="1" bw="16" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sext_ln1193_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="28" slack="0"/>
<pin id="354" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_1/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln1193_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="28" slack="0"/>
<pin id="358" dir="0" index="1" bw="30" slack="0"/>
<pin id="359" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1193_1/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sext_ln1118_11_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="12" slack="1"/>
<pin id="364" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="r_V_7_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="14" slack="0"/>
<pin id="367" dir="0" index="1" bw="12" slack="1"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_7/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sext_ln1118_13_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="14" slack="0"/>
<pin id="374" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sext_ln1116_4_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="12" slack="1"/>
<pin id="378" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_4/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sext_ln1118_22_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="24" slack="1"/>
<pin id="381" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_22/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="r_V_65_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="14" slack="0"/>
<pin id="384" dir="0" index="1" bw="12" slack="1"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_65/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sext_ln1118_24_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="14" slack="0"/>
<pin id="391" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_24/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="r_V_48_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="14" slack="0"/>
<pin id="395" dir="0" index="1" bw="12" slack="0"/>
<pin id="396" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_48/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sext_ln1116_7_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="15" slack="0"/>
<pin id="401" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_7/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="r_V_88_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="0" index="1" bw="12" slack="0"/>
<pin id="406" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_88/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="r_V_60_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="14" slack="0"/>
<pin id="411" dir="0" index="1" bw="12" slack="0"/>
<pin id="412" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_60/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="sext_ln1116_8_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="15" slack="0"/>
<pin id="417" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_8/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="shl_ln1118_8_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="0"/>
<pin id="421" dir="0" index="1" bw="12" slack="1"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_8/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sext_ln1118_26_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_26/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sext_ln1116_9_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="14" slack="0"/>
<pin id="432" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_9/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sext_ln1118_30_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="12" slack="1"/>
<pin id="436" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_30/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sext_ln1118_31_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="12" slack="1"/>
<pin id="439" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_31/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sext_ln1118_32_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="12" slack="1"/>
<pin id="442" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_32/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sext_ln1192_20_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="12" slack="1"/>
<pin id="445" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_20/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sext_ln1192_21_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="12" slack="1"/>
<pin id="448" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_21/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="r_V_70_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="13" slack="0"/>
<pin id="451" dir="0" index="1" bw="12" slack="1"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_70/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sext_ln1116_10_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="13" slack="0"/>
<pin id="458" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_10/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln1192_23_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="27" slack="1"/>
<pin id="462" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_23/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="rhs_V_5_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="30" slack="0"/>
<pin id="465" dir="0" index="1" bw="24" slack="1"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="trunc_ln1192_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="27" slack="0"/>
<pin id="472" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="trunc_ln728_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="17" slack="0"/>
<pin id="475" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln728/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sext_ln1192_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="12" slack="2"/>
<pin id="479" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sext_ln1118_8_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="15" slack="1"/>
<pin id="482" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln1118_10_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="12" slack="2"/>
<pin id="485" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sext_ln1118_12_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="24" slack="1"/>
<pin id="488" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sext_ln1118_14_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="14" slack="1"/>
<pin id="491" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="r_V_8_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="13" slack="0"/>
<pin id="494" dir="0" index="1" bw="12" slack="2"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_8/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sext_ln1118_16_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="13" slack="0"/>
<pin id="501" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="shl_ln1118_4_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="15" slack="0"/>
<pin id="505" dir="0" index="1" bw="12" slack="2"/>
<pin id="506" dir="0" index="2" bw="1" slack="0"/>
<pin id="507" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sext_ln1118_18_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="15" slack="0"/>
<pin id="512" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_18/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="shl_ln1118_6_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="13" slack="0"/>
<pin id="516" dir="0" index="1" bw="12" slack="2"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sext_ln1118_21_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="13" slack="0"/>
<pin id="523" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_21/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="lhs_V_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="30" slack="0"/>
<pin id="527" dir="0" index="1" bw="12" slack="2"/>
<pin id="528" dir="0" index="2" bw="1" slack="0"/>
<pin id="529" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="sext_ln1192_9_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="30" slack="0"/>
<pin id="534" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="mul_ln1192_5_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="36" slack="1"/>
<pin id="538" dir="0" index="1" bw="12" slack="1"/>
<pin id="539" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_5/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln1192_5_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="30" slack="0"/>
<pin id="542" dir="0" index="1" bw="36" slack="0"/>
<pin id="543" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_5/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sext_ln1192_10_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="12" slack="2"/>
<pin id="548" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="mul_ln1192_6_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="36" slack="1"/>
<pin id="551" dir="0" index="1" bw="12" slack="0"/>
<pin id="552" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_6/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sext_ln1192_11_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="28" slack="1"/>
<pin id="556" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sext_ln1118_23_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="14" slack="1"/>
<pin id="559" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_23/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="sext_ln1192_12_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="12" slack="2"/>
<pin id="562" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="sext_ln1192_13_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="27" slack="1"/>
<pin id="565" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sext_ln1118_25_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="17" slack="1"/>
<pin id="568" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_25/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sext_ln1192_14_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="27" slack="1"/>
<pin id="571" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="r_V_3_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="13" slack="0"/>
<pin id="574" dir="0" index="1" bw="12" slack="2"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_3/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="sext_ln1118_27_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="13" slack="0"/>
<pin id="581" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_27/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sext_ln1118_28_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="13" slack="0"/>
<pin id="585" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_28/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sext_ln1192_17_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="12" slack="2"/>
<pin id="589" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_17/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="shl_ln1118_s_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="17" slack="0"/>
<pin id="592" dir="0" index="1" bw="12" slack="2"/>
<pin id="593" dir="0" index="2" bw="1" slack="0"/>
<pin id="594" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_s/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sext_ln1118_29_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="17" slack="0"/>
<pin id="599" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_29/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="r_V_90_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="17" slack="0"/>
<pin id="603" dir="0" index="1" bw="15" slack="0"/>
<pin id="604" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_90/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="sext_ln1192_18_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="12" slack="2"/>
<pin id="609" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_18/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="sext_ln1192_19_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="26" slack="1"/>
<pin id="612" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_19/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="rhs_V_4_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="30" slack="0"/>
<pin id="615" dir="0" index="1" bw="12" slack="2"/>
<pin id="616" dir="0" index="2" bw="1" slack="0"/>
<pin id="617" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_4/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="shl_ln1118_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="15" slack="0"/>
<pin id="622" dir="0" index="1" bw="12" slack="2"/>
<pin id="623" dir="0" index="2" bw="1" slack="0"/>
<pin id="624" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="sext_ln1118_33_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="15" slack="0"/>
<pin id="629" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_33/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="shl_ln1192_s_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="30" slack="0"/>
<pin id="633" dir="0" index="1" bw="24" slack="0"/>
<pin id="634" dir="0" index="2" bw="1" slack="0"/>
<pin id="635" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_s/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="sub_ln1192_10_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="30" slack="0"/>
<pin id="640" dir="0" index="1" bw="30" slack="0"/>
<pin id="641" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_10/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="shl_ln1192_10_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="30" slack="0"/>
<pin id="645" dir="0" index="1" bw="24" slack="0"/>
<pin id="646" dir="0" index="2" bw="1" slack="0"/>
<pin id="647" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_10/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="add_ln1192_11_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="30" slack="0"/>
<pin id="652" dir="0" index="1" bw="30" slack="0"/>
<pin id="653" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_11/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="sext_ln1192_22_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="18" slack="1"/>
<pin id="658" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_22/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="sext_ln1118_36_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="13" slack="1"/>
<pin id="661" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_36/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="sext_ln1118_37_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="13" slack="1"/>
<pin id="664" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_37/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="sext_ln1192_24_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="27" slack="1"/>
<pin id="667" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_24/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="shl_ln1192_14_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="30" slack="0"/>
<pin id="670" dir="0" index="1" bw="24" slack="1"/>
<pin id="671" dir="0" index="2" bw="1" slack="0"/>
<pin id="672" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_14/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="sub_ln1192_13_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="30" slack="0"/>
<pin id="677" dir="0" index="1" bw="30" slack="0"/>
<pin id="678" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_13/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="shl_ln1192_15_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="30" slack="0"/>
<pin id="682" dir="0" index="1" bw="24" slack="1"/>
<pin id="683" dir="0" index="2" bw="1" slack="0"/>
<pin id="684" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_15/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="add_ln1192_16_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="30" slack="0"/>
<pin id="689" dir="0" index="1" bw="30" slack="0"/>
<pin id="690" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_16/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="sext_ln1118_41_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="15" slack="1"/>
<pin id="695" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_41/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="shl_ln1192_16_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="30" slack="0"/>
<pin id="698" dir="0" index="1" bw="24" slack="0"/>
<pin id="699" dir="0" index="2" bw="1" slack="0"/>
<pin id="700" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_16/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="sub_ln1192_14_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="30" slack="0"/>
<pin id="705" dir="0" index="1" bw="30" slack="0"/>
<pin id="706" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_14/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="sext_ln1118_42_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="15" slack="1"/>
<pin id="711" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_42/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="r_V_93_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="0"/>
<pin id="714" dir="0" index="1" bw="12" slack="2"/>
<pin id="715" dir="0" index="2" bw="1" slack="0"/>
<pin id="716" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_93/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sext_ln1118_44_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="0"/>
<pin id="721" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_44/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="sext_ln1192_31_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="12" slack="2"/>
<pin id="725" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_31/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="sub_ln1192_18_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="30" slack="0"/>
<pin id="729" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_18/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sext_ln1118_47_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="12" slack="2"/>
<pin id="734" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_47/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sext_ln1118_48_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="13" slack="0"/>
<pin id="737" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_48/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="shl_ln1192_19_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="30" slack="0"/>
<pin id="741" dir="0" index="1" bw="24" slack="0"/>
<pin id="742" dir="0" index="2" bw="1" slack="0"/>
<pin id="743" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_19/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="sub_ln1192_19_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="30" slack="0"/>
<pin id="748" dir="0" index="1" bw="30" slack="0"/>
<pin id="749" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_19/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="r_V_95_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="1"/>
<pin id="754" dir="0" index="1" bw="13" slack="0"/>
<pin id="755" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_95/3 "/>
</bind>
</comp>

<comp id="757" class="1004" name="rhs_V_11_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="29" slack="0"/>
<pin id="759" dir="0" index="1" bw="17" slack="0"/>
<pin id="760" dir="0" index="2" bw="1" slack="0"/>
<pin id="761" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_11/3 "/>
</bind>
</comp>

<comp id="765" class="1004" name="sext_ln1192_32_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="29" slack="0"/>
<pin id="767" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_32/3 "/>
</bind>
</comp>

<comp id="769" class="1004" name="add_ln1192_22_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="30" slack="0"/>
<pin id="771" dir="0" index="1" bw="29" slack="0"/>
<pin id="772" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_22/3 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sext_ln1192_33_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="27" slack="1"/>
<pin id="777" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_33/3 "/>
</bind>
</comp>

<comp id="778" class="1004" name="sext_ln1192_35_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="25" slack="1"/>
<pin id="780" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_35/3 "/>
</bind>
</comp>

<comp id="781" class="1004" name="sext_ln1118_3_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="12" slack="3"/>
<pin id="783" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="sext_ln1192_4_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="27" slack="2"/>
<pin id="786" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/4 "/>
</bind>
</comp>

<comp id="787" class="1004" name="shl_ln2_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="30" slack="0"/>
<pin id="789" dir="0" index="1" bw="24" slack="1"/>
<pin id="790" dir="0" index="2" bw="1" slack="0"/>
<pin id="791" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/4 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add_ln1192_1_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="30" slack="0"/>
<pin id="796" dir="0" index="1" bw="30" slack="0"/>
<pin id="797" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_1/4 "/>
</bind>
</comp>

<comp id="799" class="1004" name="sext_ln1118_15_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="13" slack="1"/>
<pin id="801" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/4 "/>
</bind>
</comp>

<comp id="802" class="1004" name="sext_ln1116_2_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="13" slack="1"/>
<pin id="804" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/4 "/>
</bind>
</comp>

<comp id="805" class="1004" name="sext_ln1192_6_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="18" slack="1"/>
<pin id="807" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/4 "/>
</bind>
</comp>

<comp id="808" class="1004" name="sext_ln1118_17_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="12" slack="3"/>
<pin id="810" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/4 "/>
</bind>
</comp>

<comp id="811" class="1004" name="shl_ln1118_5_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="17" slack="0"/>
<pin id="813" dir="0" index="1" bw="12" slack="3"/>
<pin id="814" dir="0" index="2" bw="1" slack="0"/>
<pin id="815" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/4 "/>
</bind>
</comp>

<comp id="818" class="1004" name="sext_ln1118_19_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="17" slack="0"/>
<pin id="820" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_19/4 "/>
</bind>
</comp>

<comp id="822" class="1004" name="sext_ln1118_20_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="13" slack="1"/>
<pin id="824" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_20/4 "/>
</bind>
</comp>

<comp id="825" class="1004" name="r_V_87_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="13" slack="0"/>
<pin id="827" dir="0" index="1" bw="17" slack="0"/>
<pin id="828" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_87/4 "/>
</bind>
</comp>

<comp id="831" class="1004" name="sub_ln1192_4_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="36" slack="1"/>
<pin id="833" dir="0" index="1" bw="36" slack="1"/>
<pin id="834" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_4/4 "/>
</bind>
</comp>

<comp id="835" class="1004" name="shl_ln1192_3_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="36" slack="0"/>
<pin id="837" dir="0" index="1" bw="30" slack="1"/>
<pin id="838" dir="0" index="2" bw="1" slack="0"/>
<pin id="839" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_3/4 "/>
</bind>
</comp>

<comp id="842" class="1004" name="sub_ln1192_5_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="36" slack="0"/>
<pin id="844" dir="0" index="1" bw="36" slack="0"/>
<pin id="845" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_5/4 "/>
</bind>
</comp>

<comp id="848" class="1004" name="shl_ln1192_4_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="36" slack="0"/>
<pin id="850" dir="0" index="1" bw="30" slack="1"/>
<pin id="851" dir="0" index="2" bw="1" slack="0"/>
<pin id="852" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_4/4 "/>
</bind>
</comp>

<comp id="855" class="1004" name="add_ln1192_6_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="36" slack="0"/>
<pin id="857" dir="0" index="1" bw="36" slack="0"/>
<pin id="858" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_6/4 "/>
</bind>
</comp>

<comp id="861" class="1004" name="shl_ln1192_5_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="36" slack="0"/>
<pin id="863" dir="0" index="1" bw="24" slack="1"/>
<pin id="864" dir="0" index="2" bw="1" slack="0"/>
<pin id="865" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_5/4 "/>
</bind>
</comp>

<comp id="868" class="1004" name="add_ln1192_7_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="36" slack="0"/>
<pin id="870" dir="0" index="1" bw="36" slack="0"/>
<pin id="871" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_7/4 "/>
</bind>
</comp>

<comp id="874" class="1004" name="shl_ln1192_6_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="36" slack="0"/>
<pin id="876" dir="0" index="1" bw="30" slack="1"/>
<pin id="877" dir="0" index="2" bw="1" slack="0"/>
<pin id="878" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_6/4 "/>
</bind>
</comp>

<comp id="881" class="1004" name="sub_ln1192_6_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="36" slack="0"/>
<pin id="883" dir="0" index="1" bw="36" slack="0"/>
<pin id="884" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_6/4 "/>
</bind>
</comp>

<comp id="887" class="1004" name="shl_ln1192_7_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="36" slack="0"/>
<pin id="889" dir="0" index="1" bw="30" slack="1"/>
<pin id="890" dir="0" index="2" bw="1" slack="0"/>
<pin id="891" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_7/4 "/>
</bind>
</comp>

<comp id="894" class="1004" name="add_ln1192_8_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="36" slack="0"/>
<pin id="896" dir="0" index="1" bw="36" slack="0"/>
<pin id="897" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_8/4 "/>
</bind>
</comp>

<comp id="900" class="1004" name="shl_ln1192_8_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="36" slack="0"/>
<pin id="902" dir="0" index="1" bw="24" slack="1"/>
<pin id="903" dir="0" index="2" bw="1" slack="0"/>
<pin id="904" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_8/4 "/>
</bind>
</comp>

<comp id="907" class="1004" name="add_ln1192_9_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="36" slack="0"/>
<pin id="909" dir="0" index="1" bw="36" slack="0"/>
<pin id="910" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_9/4 "/>
</bind>
</comp>

<comp id="913" class="1004" name="shl_ln1192_9_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="36" slack="0"/>
<pin id="915" dir="0" index="1" bw="24" slack="1"/>
<pin id="916" dir="0" index="2" bw="1" slack="0"/>
<pin id="917" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_9/4 "/>
</bind>
</comp>

<comp id="920" class="1004" name="sub_ln1192_7_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="36" slack="0"/>
<pin id="922" dir="0" index="1" bw="36" slack="0"/>
<pin id="923" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_7/4 "/>
</bind>
</comp>

<comp id="926" class="1004" name="rhs_V_3_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="36" slack="0"/>
<pin id="928" dir="0" index="1" bw="18" slack="1"/>
<pin id="929" dir="0" index="2" bw="1" slack="0"/>
<pin id="930" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/4 "/>
</bind>
</comp>

<comp id="933" class="1004" name="sub_ln1192_8_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="36" slack="0"/>
<pin id="935" dir="0" index="1" bw="36" slack="0"/>
<pin id="936" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_8/4 "/>
</bind>
</comp>

<comp id="939" class="1004" name="ret_V_1_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="31" slack="0"/>
<pin id="941" dir="0" index="1" bw="36" slack="0"/>
<pin id="942" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/4 "/>
</bind>
</comp>

<comp id="945" class="1004" name="trunc_ln708_1_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="12" slack="0"/>
<pin id="947" dir="0" index="1" bw="36" slack="0"/>
<pin id="948" dir="0" index="2" bw="6" slack="0"/>
<pin id="949" dir="0" index="3" bw="7" slack="0"/>
<pin id="950" dir="1" index="4" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/4 "/>
</bind>
</comp>

<comp id="955" class="1004" name="shl_ln1192_11_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="30" slack="0"/>
<pin id="957" dir="0" index="1" bw="24" slack="1"/>
<pin id="958" dir="0" index="2" bw="1" slack="0"/>
<pin id="959" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_11/4 "/>
</bind>
</comp>

<comp id="962" class="1004" name="sub_ln1192_11_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="30" slack="1"/>
<pin id="964" dir="0" index="1" bw="30" slack="0"/>
<pin id="965" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_11/4 "/>
</bind>
</comp>

<comp id="967" class="1004" name="shl_ln1192_12_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="30" slack="0"/>
<pin id="969" dir="0" index="1" bw="24" slack="1"/>
<pin id="970" dir="0" index="2" bw="1" slack="0"/>
<pin id="971" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_12/4 "/>
</bind>
</comp>

<comp id="974" class="1004" name="sub_ln1192_12_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="30" slack="0"/>
<pin id="976" dir="0" index="1" bw="30" slack="0"/>
<pin id="977" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_12/4 "/>
</bind>
</comp>

<comp id="980" class="1004" name="shl_ln1192_13_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="30" slack="0"/>
<pin id="982" dir="0" index="1" bw="18" slack="0"/>
<pin id="983" dir="0" index="2" bw="1" slack="0"/>
<pin id="984" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_13/4 "/>
</bind>
</comp>

<comp id="987" class="1004" name="add_ln1192_12_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="30" slack="0"/>
<pin id="989" dir="0" index="1" bw="30" slack="0"/>
<pin id="990" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_12/4 "/>
</bind>
</comp>

<comp id="993" class="1004" name="ret_V_2_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="24" slack="0"/>
<pin id="995" dir="0" index="1" bw="30" slack="0"/>
<pin id="996" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/4 "/>
</bind>
</comp>

<comp id="999" class="1004" name="trunc_ln708_2_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="12" slack="0"/>
<pin id="1001" dir="0" index="1" bw="30" slack="0"/>
<pin id="1002" dir="0" index="2" bw="6" slack="0"/>
<pin id="1003" dir="0" index="3" bw="6" slack="0"/>
<pin id="1004" dir="1" index="4" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/4 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="shl_ln1192_17_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="30" slack="0"/>
<pin id="1011" dir="0" index="1" bw="24" slack="1"/>
<pin id="1012" dir="0" index="2" bw="1" slack="0"/>
<pin id="1013" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_17/4 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="add_ln1192_17_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="30" slack="0"/>
<pin id="1018" dir="0" index="1" bw="30" slack="1"/>
<pin id="1019" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_17/4 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="shl_ln1192_18_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="30" slack="0"/>
<pin id="1023" dir="0" index="1" bw="24" slack="1"/>
<pin id="1024" dir="0" index="2" bw="1" slack="0"/>
<pin id="1025" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_18/4 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="add_ln1192_18_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="30" slack="0"/>
<pin id="1030" dir="0" index="1" bw="30" slack="0"/>
<pin id="1031" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_18/4 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="rhs_V_6_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="28" slack="0"/>
<pin id="1036" dir="0" index="1" bw="16" slack="2"/>
<pin id="1037" dir="0" index="2" bw="1" slack="0"/>
<pin id="1038" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/4 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="sext_ln1192_26_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="28" slack="0"/>
<pin id="1043" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_26/4 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="add_ln1192_19_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="28" slack="0"/>
<pin id="1047" dir="0" index="1" bw="30" slack="0"/>
<pin id="1048" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_19/4 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="r_V_92_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="16" slack="0"/>
<pin id="1053" dir="0" index="1" bw="12" slack="3"/>
<pin id="1054" dir="0" index="2" bw="1" slack="0"/>
<pin id="1055" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_92/4 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="sext_ln1118_43_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="16" slack="0"/>
<pin id="1060" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_43/4 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="rhs_V_7_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="28" slack="0"/>
<pin id="1064" dir="0" index="1" bw="12" slack="3"/>
<pin id="1065" dir="0" index="2" bw="1" slack="0"/>
<pin id="1066" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_7/4 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="sext_ln1192_27_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="28" slack="0"/>
<pin id="1071" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_27/4 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="sub_ln1192_15_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="30" slack="0"/>
<pin id="1075" dir="0" index="1" bw="28" slack="0"/>
<pin id="1076" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_15/4 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="rhs_V_8_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="24" slack="0"/>
<pin id="1081" dir="0" index="1" bw="12" slack="3"/>
<pin id="1082" dir="0" index="2" bw="1" slack="0"/>
<pin id="1083" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_8/4 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="sext_ln1192_28_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="24" slack="0"/>
<pin id="1088" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_28/4 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="add_ln1192_20_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="24" slack="0"/>
<pin id="1092" dir="0" index="1" bw="30" slack="0"/>
<pin id="1093" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_20/4 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="rhs_V_9_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="28" slack="0"/>
<pin id="1098" dir="0" index="1" bw="12" slack="3"/>
<pin id="1099" dir="0" index="2" bw="1" slack="0"/>
<pin id="1100" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_9/4 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="sext_ln1192_29_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="28" slack="0"/>
<pin id="1105" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_29/4 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="sub_ln1192_16_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="30" slack="0"/>
<pin id="1109" dir="0" index="1" bw="28" slack="0"/>
<pin id="1110" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_16/4 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="sext_ln1118_45_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="12" slack="3"/>
<pin id="1115" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_45/4 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="shl_ln1118_2_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="14" slack="0"/>
<pin id="1118" dir="0" index="1" bw="12" slack="3"/>
<pin id="1119" dir="0" index="2" bw="1" slack="0"/>
<pin id="1120" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/4 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="sext_ln1118_46_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="14" slack="0"/>
<pin id="1125" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_46/4 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="r_V_94_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="14" slack="0"/>
<pin id="1129" dir="0" index="1" bw="12" slack="0"/>
<pin id="1130" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_94/4 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="rhs_V_10_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="27" slack="0"/>
<pin id="1135" dir="0" index="1" bw="15" slack="0"/>
<pin id="1136" dir="0" index="2" bw="1" slack="0"/>
<pin id="1137" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_10/4 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="sext_ln1192_30_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="27" slack="0"/>
<pin id="1143" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_30/4 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="sub_ln1192_17_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="30" slack="0"/>
<pin id="1147" dir="0" index="1" bw="27" slack="0"/>
<pin id="1148" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_17/4 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="ret_V_3_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="24" slack="0"/>
<pin id="1153" dir="0" index="1" bw="30" slack="0"/>
<pin id="1154" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/4 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="trunc_ln708_3_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="12" slack="0"/>
<pin id="1159" dir="0" index="1" bw="30" slack="0"/>
<pin id="1160" dir="0" index="2" bw="6" slack="0"/>
<pin id="1161" dir="0" index="3" bw="6" slack="0"/>
<pin id="1162" dir="1" index="4" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/4 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="shl_ln1192_20_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="36" slack="0"/>
<pin id="1169" dir="0" index="1" bw="30" slack="1"/>
<pin id="1170" dir="0" index="2" bw="1" slack="0"/>
<pin id="1171" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_20/4 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="shl_ln1192_21_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="36" slack="0"/>
<pin id="1176" dir="0" index="1" bw="30" slack="1"/>
<pin id="1177" dir="0" index="2" bw="1" slack="0"/>
<pin id="1178" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_21/4 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="add_ln1192_23_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="36" slack="0"/>
<pin id="1183" dir="0" index="1" bw="36" slack="0"/>
<pin id="1184" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_23/4 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="r_V_96_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="16" slack="0"/>
<pin id="1189" dir="0" index="1" bw="13" slack="0"/>
<pin id="1190" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_96/4 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="rhs_V_12_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="35" slack="0"/>
<pin id="1195" dir="0" index="1" bw="17" slack="0"/>
<pin id="1196" dir="0" index="2" bw="1" slack="0"/>
<pin id="1197" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_12/4 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="sext_ln1192_34_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="35" slack="0"/>
<pin id="1203" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_34/4 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="sub_ln1192_20_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="36" slack="0"/>
<pin id="1207" dir="0" index="1" bw="35" slack="0"/>
<pin id="1208" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_20/4 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="shl_ln1192_22_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="36" slack="0"/>
<pin id="1213" dir="0" index="1" bw="30" slack="1"/>
<pin id="1214" dir="0" index="2" bw="1" slack="0"/>
<pin id="1215" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_22/4 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="add_ln1192_24_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="36" slack="0"/>
<pin id="1220" dir="0" index="1" bw="36" slack="0"/>
<pin id="1221" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_24/4 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="shl_ln1192_23_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="36" slack="0"/>
<pin id="1226" dir="0" index="1" bw="24" slack="1"/>
<pin id="1227" dir="0" index="2" bw="1" slack="0"/>
<pin id="1228" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_23/4 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="sub_ln1192_21_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="36" slack="0"/>
<pin id="1233" dir="0" index="1" bw="36" slack="0"/>
<pin id="1234" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_21/4 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="rhs_V_13_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="30" slack="0"/>
<pin id="1239" dir="0" index="1" bw="12" slack="3"/>
<pin id="1240" dir="0" index="2" bw="1" slack="0"/>
<pin id="1241" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_13/4 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="sext_ln1192_37_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="30" slack="0"/>
<pin id="1246" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_37/4 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="sub_ln1192_22_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="36" slack="0"/>
<pin id="1250" dir="0" index="1" bw="30" slack="0"/>
<pin id="1251" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_22/4 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="ret_V_4_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="30" slack="0"/>
<pin id="1256" dir="0" index="1" bw="36" slack="0"/>
<pin id="1257" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/4 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="trunc_ln708_4_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="12" slack="0"/>
<pin id="1262" dir="0" index="1" bw="36" slack="0"/>
<pin id="1263" dir="0" index="2" bw="6" slack="0"/>
<pin id="1264" dir="0" index="3" bw="7" slack="0"/>
<pin id="1265" dir="1" index="4" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/4 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="sext_ln1192_5_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="25" slack="1"/>
<pin id="1272" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/5 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="shl_ln1192_1_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="30" slack="0"/>
<pin id="1275" dir="0" index="1" bw="24" slack="1"/>
<pin id="1276" dir="0" index="2" bw="1" slack="0"/>
<pin id="1277" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_1/5 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="sub_ln1192_2_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="30" slack="0"/>
<pin id="1282" dir="0" index="1" bw="30" slack="0"/>
<pin id="1283" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_2/5 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="rhs_V_1_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="29" slack="0"/>
<pin id="1287" dir="0" index="1" bw="12" slack="4"/>
<pin id="1288" dir="0" index="2" bw="1" slack="0"/>
<pin id="1289" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/5 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="sext_ln1192_7_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="29" slack="0"/>
<pin id="1294" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/5 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="add_ln1192_2_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="29" slack="0"/>
<pin id="1298" dir="0" index="1" bw="30" slack="0"/>
<pin id="1299" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_2/5 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="shl_ln1192_2_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="30" slack="0"/>
<pin id="1304" dir="0" index="1" bw="24" slack="1"/>
<pin id="1305" dir="0" index="2" bw="1" slack="0"/>
<pin id="1306" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_2/5 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="add_ln1192_3_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="30" slack="0"/>
<pin id="1311" dir="0" index="1" bw="30" slack="0"/>
<pin id="1312" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_3/5 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="rhs_V_2_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="30" slack="0"/>
<pin id="1317" dir="0" index="1" bw="18" slack="2"/>
<pin id="1318" dir="0" index="2" bw="1" slack="0"/>
<pin id="1319" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/6 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="sub_ln1192_3_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="30" slack="1"/>
<pin id="1324" dir="0" index="1" bw="30" slack="0"/>
<pin id="1325" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_3/6 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="ret_V_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="25" slack="0"/>
<pin id="1329" dir="0" index="1" bw="30" slack="0"/>
<pin id="1330" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/6 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="trunc_ln_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="12" slack="0"/>
<pin id="1335" dir="0" index="1" bw="30" slack="0"/>
<pin id="1336" dir="0" index="2" bw="6" slack="0"/>
<pin id="1337" dir="0" index="3" bw="6" slack="0"/>
<pin id="1338" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="1344" class="1007" name="r_V_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="12" slack="0"/>
<pin id="1346" dir="0" index="1" bw="12" slack="0"/>
<pin id="1347" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="1350" class="1007" name="mul_ln1193_1_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="14" slack="0"/>
<pin id="1352" dir="0" index="1" bw="12" slack="0"/>
<pin id="1353" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1193_1/1 "/>
</bind>
</comp>

<comp id="1356" class="1007" name="r_V_40_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="12" slack="0"/>
<pin id="1358" dir="0" index="1" bw="12" slack="0"/>
<pin id="1359" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_40/1 "/>
</bind>
</comp>

<comp id="1362" class="1007" name="grp_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="12" slack="0"/>
<pin id="1364" dir="0" index="1" bw="14" slack="0"/>
<pin id="1365" dir="0" index="2" bw="12" slack="0"/>
<pin id="1366" dir="1" index="3" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="r_V_71/1 sext_ln1116_11/1 r_V_72/1 "/>
</bind>
</comp>

<comp id="1370" class="1007" name="r_V_91_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="12" slack="0"/>
<pin id="1372" dir="0" index="1" bw="12" slack="0"/>
<pin id="1373" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_91/1 "/>
</bind>
</comp>

<comp id="1376" class="1007" name="grp_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="24" slack="0"/>
<pin id="1378" dir="0" index="1" bw="12" slack="0"/>
<pin id="1379" dir="0" index="2" bw="30" slack="0"/>
<pin id="1380" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln1193/2 sub_ln1193/2 "/>
</bind>
</comp>

<comp id="1385" class="1007" name="mul_ln1193_2_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="13" slack="0"/>
<pin id="1387" dir="0" index="1" bw="12" slack="0"/>
<pin id="1388" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1193_2/2 "/>
</bind>
</comp>

<comp id="1392" class="1007" name="r_V_19_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="12" slack="1"/>
<pin id="1394" dir="0" index="1" bw="12" slack="1"/>
<pin id="1395" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/2 "/>
</bind>
</comp>

<comp id="1396" class="1007" name="grp_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="14" slack="0"/>
<pin id="1398" dir="0" index="1" bw="12" slack="0"/>
<pin id="1399" dir="0" index="2" bw="12" slack="0"/>
<pin id="1400" dir="1" index="3" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="r_V_21/2 sext_ln1116_1/2 r_V_24/2 "/>
</bind>
</comp>

<comp id="1404" class="1007" name="r_V_41_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="24" slack="0"/>
<pin id="1406" dir="0" index="1" bw="12" slack="0"/>
<pin id="1407" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_41/2 "/>
</bind>
</comp>

<comp id="1410" class="1007" name="grp_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="15" slack="0"/>
<pin id="1412" dir="0" index="1" bw="12" slack="0"/>
<pin id="1413" dir="0" index="2" bw="12" slack="0"/>
<pin id="1414" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="r_V_44/2 sext_ln1116_6/2 r_V_47/2 "/>
</bind>
</comp>

<comp id="1418" class="1007" name="r_V_56_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="15" slack="0"/>
<pin id="1420" dir="0" index="1" bw="12" slack="1"/>
<pin id="1421" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_56/2 "/>
</bind>
</comp>

<comp id="1423" class="1007" name="r_V_89_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="15" slack="0"/>
<pin id="1425" dir="0" index="1" bw="12" slack="0"/>
<pin id="1426" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_89/2 "/>
</bind>
</comp>

<comp id="1430" class="1007" name="r_V_66_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="14" slack="0"/>
<pin id="1432" dir="0" index="1" bw="12" slack="0"/>
<pin id="1433" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_66/2 "/>
</bind>
</comp>

<comp id="1436" class="1007" name="r_V_69_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="18" slack="0"/>
<pin id="1438" dir="0" index="1" bw="12" slack="0"/>
<pin id="1439" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_69/2 "/>
</bind>
</comp>

<comp id="1442" class="1007" name="grp_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="27" slack="0"/>
<pin id="1444" dir="0" index="1" bw="12" slack="0"/>
<pin id="1445" dir="0" index="2" bw="30" slack="0"/>
<pin id="1446" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_20/2 add_ln1192_14/2 "/>
</bind>
</comp>

<comp id="1450" class="1007" name="r_V_74_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="15" slack="0"/>
<pin id="1452" dir="0" index="1" bw="12" slack="1"/>
<pin id="1453" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_74/2 "/>
</bind>
</comp>

<comp id="1455" class="1007" name="grp_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="16" slack="0"/>
<pin id="1457" dir="0" index="1" bw="12" slack="0"/>
<pin id="1458" dir="0" index="2" bw="12" slack="2147483647"/>
<pin id="1459" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="r_V_75/2 sext_ln1118_40/2 mul_ln1192_22/2 "/>
</bind>
</comp>

<comp id="1462" class="1007" name="grp_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="14" slack="0"/>
<pin id="1464" dir="0" index="1" bw="12" slack="0"/>
<pin id="1465" dir="0" index="2" bw="12" slack="0"/>
<pin id="1466" dir="1" index="3" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="r_V_81/2 sext_ln1116_12/2 r_V_82/2 "/>
</bind>
</comp>

<comp id="1470" class="1007" name="r_V_84_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="13" slack="0"/>
<pin id="1472" dir="0" index="1" bw="12" slack="0"/>
<pin id="1473" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_84/2 "/>
</bind>
</comp>

<comp id="1476" class="1007" name="grp_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="24" slack="0"/>
<pin id="1478" dir="0" index="1" bw="12" slack="1"/>
<pin id="1479" dir="0" index="2" bw="30" slack="2147483647"/>
<pin id="1480" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1193_3/3 sub_ln1192/3 "/>
</bind>
</comp>

<comp id="1482" class="1007" name="mul_ln1192_1_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="14" slack="0"/>
<pin id="1484" dir="0" index="1" bw="12" slack="2"/>
<pin id="1485" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_1/3 "/>
</bind>
</comp>

<comp id="1487" class="1007" name="r_V_37_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="18" slack="0"/>
<pin id="1489" dir="0" index="1" bw="12" slack="0"/>
<pin id="1490" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_37/3 "/>
</bind>
</comp>

<comp id="1493" class="1007" name="mul_ln1192_7_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="28" slack="0"/>
<pin id="1495" dir="0" index="1" bw="12" slack="1"/>
<pin id="1496" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_7/3 "/>
</bind>
</comp>

<comp id="1498" class="1007" name="mul_ln1192_8_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="27" slack="0"/>
<pin id="1500" dir="0" index="1" bw="12" slack="0"/>
<pin id="1501" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_8/3 "/>
</bind>
</comp>

<comp id="1504" class="1007" name="mul_ln1192_9_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="17" slack="0"/>
<pin id="1506" dir="0" index="1" bw="12" slack="2"/>
<pin id="1507" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_9/3 "/>
</bind>
</comp>

<comp id="1509" class="1007" name="mul_ln1192_10_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="27" slack="0"/>
<pin id="1511" dir="0" index="1" bw="12" slack="1"/>
<pin id="1512" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_10/3 "/>
</bind>
</comp>

<comp id="1514" class="1007" name="mul_ln1192_11_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="27" slack="0"/>
<pin id="1516" dir="0" index="1" bw="12" slack="0"/>
<pin id="1517" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_11/3 "/>
</bind>
</comp>

<comp id="1520" class="1007" name="grp_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="13" slack="0"/>
<pin id="1522" dir="0" index="1" bw="16" slack="1"/>
<pin id="1523" dir="0" index="2" bw="12" slack="2147483647"/>
<pin id="1524" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="r_V_62/3 sext_ln1192_15/3 mul_ln1192_12/3 "/>
</bind>
</comp>

<comp id="1526" class="1007" name="grp_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="16" slack="1"/>
<pin id="1528" dir="0" index="1" bw="14" slack="0"/>
<pin id="1529" dir="0" index="2" bw="12" slack="0"/>
<pin id="1530" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="r_V_63/3 sext_ln1192_16/3 mul_ln1192_13/3 "/>
</bind>
</comp>

<comp id="1533" class="1007" name="grp_fu_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="26" slack="0"/>
<pin id="1535" dir="0" index="1" bw="12" slack="0"/>
<pin id="1536" dir="0" index="2" bw="30" slack="0"/>
<pin id="1537" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln1192_14/3 sub_ln1192_9/3 "/>
</bind>
</comp>

<comp id="1542" class="1007" name="grp_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="15" slack="0"/>
<pin id="1544" dir="0" index="1" bw="13" slack="0"/>
<pin id="1545" dir="0" index="2" bw="12" slack="0"/>
<pin id="1546" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="r_V_67/3 sext_ln1118_34/3 mul_ln1192_15/3 "/>
</bind>
</comp>

<comp id="1551" class="1007" name="grp_fu_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="15" slack="0"/>
<pin id="1553" dir="0" index="1" bw="13" slack="0"/>
<pin id="1554" dir="0" index="2" bw="12" slack="0"/>
<pin id="1555" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="r_V_68/3 sext_ln1118_35/3 mul_ln1192_16/3 "/>
</bind>
</comp>

<comp id="1560" class="1007" name="mul_ln1192_17_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="18" slack="0"/>
<pin id="1562" dir="0" index="1" bw="12" slack="0"/>
<pin id="1563" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_17/3 "/>
</bind>
</comp>

<comp id="1566" class="1007" name="mul_ln1192_18_fu_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="13" slack="0"/>
<pin id="1568" dir="0" index="1" bw="12" slack="0"/>
<pin id="1569" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_18/3 "/>
</bind>
</comp>

<comp id="1572" class="1007" name="grp_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="27" slack="0"/>
<pin id="1574" dir="0" index="1" bw="12" slack="0"/>
<pin id="1575" dir="0" index="2" bw="30" slack="2147483647"/>
<pin id="1576" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_21/3 add_ln1192_15/3 "/>
</bind>
</comp>

<comp id="1580" class="1007" name="mul_ln1192_23_fu_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="15" slack="0"/>
<pin id="1582" dir="0" index="1" bw="12" slack="1"/>
<pin id="1583" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_23/3 "/>
</bind>
</comp>

<comp id="1586" class="1007" name="mul_ln1192_24_fu_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="15" slack="0"/>
<pin id="1588" dir="0" index="1" bw="12" slack="0"/>
<pin id="1589" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_24/3 "/>
</bind>
</comp>

<comp id="1592" class="1007" name="grp_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="15" slack="1"/>
<pin id="1594" dir="0" index="1" bw="13" slack="0"/>
<pin id="1595" dir="0" index="2" bw="12" slack="0"/>
<pin id="1596" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="r_V_76/3 sext_ln1192_25/3 mul_ln1192_25/3 "/>
</bind>
</comp>

<comp id="1599" class="1007" name="mul_ln1192_29_fu_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="13" slack="0"/>
<pin id="1601" dir="0" index="1" bw="12" slack="0"/>
<pin id="1602" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_29/3 "/>
</bind>
</comp>

<comp id="1606" class="1007" name="mul_ln1192_26_fu_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="27" slack="0"/>
<pin id="1608" dir="0" index="1" bw="12" slack="0"/>
<pin id="1609" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_26/3 "/>
</bind>
</comp>

<comp id="1612" class="1007" name="mul_ln1192_27_fu_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="25" slack="0"/>
<pin id="1614" dir="0" index="1" bw="12" slack="0"/>
<pin id="1615" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_27/3 "/>
</bind>
</comp>

<comp id="1618" class="1007" name="grp_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="16" slack="0"/>
<pin id="1620" dir="0" index="1" bw="13" slack="0"/>
<pin id="1621" dir="0" index="2" bw="12" slack="0"/>
<pin id="1622" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="r_V_85/3 sext_ln1192_36/3 mul_ln1192_28/3 "/>
</bind>
</comp>

<comp id="1626" class="1007" name="grp_fu_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="27" slack="0"/>
<pin id="1628" dir="0" index="1" bw="12" slack="1"/>
<pin id="1629" dir="0" index="2" bw="30" slack="2147483647"/>
<pin id="1630" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/4 add_ln1192/4 "/>
</bind>
</comp>

<comp id="1633" class="1007" name="r_V_33_fu_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="13" slack="0"/>
<pin id="1635" dir="0" index="1" bw="12" slack="0"/>
<pin id="1636" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_33/4 "/>
</bind>
</comp>

<comp id="1639" class="1007" name="mul_ln1192_3_fu_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="18" slack="0"/>
<pin id="1641" dir="0" index="1" bw="12" slack="2"/>
<pin id="1642" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/4 "/>
</bind>
</comp>

<comp id="1644" class="1007" name="grp_fu_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="15" slack="1"/>
<pin id="1646" dir="0" index="1" bw="12" slack="0"/>
<pin id="1647" dir="0" index="2" bw="12" slack="2147483647"/>
<pin id="1648" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="r_V_38/4 sext_ln1192_8/4 mul_ln1192_4/4 "/>
</bind>
</comp>

<comp id="1650" class="1007" name="mul_ln1192_19_fu_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="18" slack="0"/>
<pin id="1652" dir="0" index="1" bw="12" slack="2"/>
<pin id="1653" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_19/4 "/>
</bind>
</comp>

<comp id="1656" class="1007" name="grp_fu_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="25" slack="0"/>
<pin id="1658" dir="0" index="1" bw="12" slack="2"/>
<pin id="1659" dir="0" index="2" bw="30" slack="2147483647"/>
<pin id="1660" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1192_2/5 sub_ln1192_1/5 "/>
</bind>
</comp>

<comp id="1663" class="1005" name="trunc_ln1117_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="12" slack="1"/>
<pin id="1665" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1117 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="tmp_1_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="12" slack="1"/>
<pin id="1671" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="sext_ln1192_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="24" slack="1"/>
<pin id="1686" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="r_V_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="24" slack="1"/>
<pin id="1694" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1697" class="1005" name="tmp_2_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="12" slack="1"/>
<pin id="1699" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="mul_ln1193_1_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="24" slack="1"/>
<pin id="1711" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1193_1 "/>
</bind>
</comp>

<comp id="1714" class="1005" name="p_Val2_5_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="12" slack="1"/>
<pin id="1716" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1729" class="1005" name="sext_ln1116_3_reg_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="27" slack="1"/>
<pin id="1731" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_3 "/>
</bind>
</comp>

<comp id="1735" class="1005" name="sext_ln1116_5_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="24" slack="1"/>
<pin id="1737" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_5 "/>
</bind>
</comp>

<comp id="1741" class="1005" name="r_V_40_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="24" slack="1"/>
<pin id="1743" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_40 "/>
</bind>
</comp>

<comp id="1746" class="1005" name="tmp_4_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="12" slack="2"/>
<pin id="1748" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="tmp_5_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="12" slack="1"/>
<pin id="1757" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1770" class="1005" name="r_V_72_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="27" slack="1"/>
<pin id="1772" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="r_V_72 "/>
</bind>
</comp>

<comp id="1775" class="1005" name="r_V_91_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="24" slack="1"/>
<pin id="1777" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_91 "/>
</bind>
</comp>

<comp id="1780" class="1005" name="sext_ln1192_1_reg_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="30" slack="1"/>
<pin id="1782" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_1 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="sext_ln1118_1_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="36" slack="1"/>
<pin id="1789" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="sext_ln1192_3_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="24" slack="1"/>
<pin id="1794" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_3 "/>
</bind>
</comp>

<comp id="1799" class="1005" name="shl_ln1_reg_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="15" slack="1"/>
<pin id="1801" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="1804" class="1005" name="sext_ln1118_9_reg_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="16" slack="1"/>
<pin id="1806" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_9 "/>
</bind>
</comp>

<comp id="1809" class="1005" name="add_ln1193_1_reg_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="30" slack="1"/>
<pin id="1811" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1193_1 "/>
</bind>
</comp>

<comp id="1814" class="1005" name="r_V_19_reg_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="24" slack="1"/>
<pin id="1816" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_19 "/>
</bind>
</comp>

<comp id="1819" class="1005" name="r_V_7_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="14" slack="1"/>
<pin id="1821" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_V_7 "/>
</bind>
</comp>

<comp id="1824" class="1005" name="r_V_24_reg_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="27" slack="2"/>
<pin id="1826" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="r_V_24 "/>
</bind>
</comp>

<comp id="1829" class="1005" name="r_V_41_reg_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="36" slack="1"/>
<pin id="1831" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_41 "/>
</bind>
</comp>

<comp id="1835" class="1005" name="r_V_47_reg_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="28" slack="1"/>
<pin id="1837" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V_47 "/>
</bind>
</comp>

<comp id="1840" class="1005" name="r_V_65_reg_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="14" slack="1"/>
<pin id="1842" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_V_65 "/>
</bind>
</comp>

<comp id="1845" class="1005" name="r_V_48_reg_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="15" slack="1"/>
<pin id="1847" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="r_V_48 "/>
</bind>
</comp>

<comp id="1850" class="1005" name="r_V_56_reg_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="27" slack="1"/>
<pin id="1852" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="r_V_56 "/>
</bind>
</comp>

<comp id="1855" class="1005" name="r_V_88_reg_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="17" slack="1"/>
<pin id="1857" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="r_V_88 "/>
</bind>
</comp>

<comp id="1860" class="1005" name="r_V_60_reg_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="15" slack="1"/>
<pin id="1862" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="r_V_60 "/>
</bind>
</comp>

<comp id="1865" class="1005" name="r_V_89_reg_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="27" slack="1"/>
<pin id="1867" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="r_V_89 "/>
</bind>
</comp>

<comp id="1870" class="1005" name="sext_ln1118_26_reg_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="17" slack="1"/>
<pin id="1872" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_26 "/>
</bind>
</comp>

<comp id="1877" class="1005" name="r_V_66_reg_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="26" slack="1"/>
<pin id="1879" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V_66 "/>
</bind>
</comp>

<comp id="1882" class="1005" name="sext_ln1192_21_reg_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="18" slack="2"/>
<pin id="1884" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1192_21 "/>
</bind>
</comp>

<comp id="1887" class="1005" name="r_V_69_reg_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="18" slack="1"/>
<pin id="1889" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_69 "/>
</bind>
</comp>

<comp id="1892" class="1005" name="r_V_70_reg_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="13" slack="1"/>
<pin id="1894" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_V_70 "/>
</bind>
</comp>

<comp id="1898" class="1005" name="add_ln1192_14_reg_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="30" slack="1"/>
<pin id="1900" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_14 "/>
</bind>
</comp>

<comp id="1903" class="1005" name="r_V_74_reg_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="27" slack="1"/>
<pin id="1905" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="r_V_74 "/>
</bind>
</comp>

<comp id="1908" class="1005" name="mul_ln1192_22_reg_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="24" slack="1"/>
<pin id="1910" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_22 "/>
</bind>
</comp>

<comp id="1913" class="1005" name="trunc_ln1192_reg_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="24" slack="1"/>
<pin id="1915" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1192 "/>
</bind>
</comp>

<comp id="1918" class="1005" name="trunc_ln728_reg_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="16" slack="2"/>
<pin id="1920" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln728 "/>
</bind>
</comp>

<comp id="1923" class="1005" name="r_V_82_reg_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="27" slack="1"/>
<pin id="1925" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="r_V_82 "/>
</bind>
</comp>

<comp id="1928" class="1005" name="r_V_84_reg_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="25" slack="1"/>
<pin id="1930" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="r_V_84 "/>
</bind>
</comp>

<comp id="1933" class="1005" name="sext_ln1192_2_reg_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="30" slack="1"/>
<pin id="1935" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_2 "/>
</bind>
</comp>

<comp id="1939" class="1005" name="sub_ln1192_reg_1939">
<pin_list>
<pin id="1940" dir="0" index="0" bw="30" slack="1"/>
<pin id="1941" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1192 "/>
</bind>
</comp>

<comp id="1944" class="1005" name="mul_ln1192_1_reg_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="24" slack="1"/>
<pin id="1946" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_1 "/>
</bind>
</comp>

<comp id="1949" class="1005" name="r_V_8_reg_1949">
<pin_list>
<pin id="1950" dir="0" index="0" bw="13" slack="1"/>
<pin id="1951" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_V_8 "/>
</bind>
</comp>

<comp id="1955" class="1005" name="r_V_37_reg_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="18" slack="1"/>
<pin id="1957" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_37 "/>
</bind>
</comp>

<comp id="1960" class="1005" name="sext_ln1118_18_reg_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="16" slack="1"/>
<pin id="1962" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_18 "/>
</bind>
</comp>

<comp id="1965" class="1005" name="shl_ln1118_6_reg_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="13" slack="1"/>
<pin id="1967" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1118_6 "/>
</bind>
</comp>

<comp id="1970" class="1005" name="add_ln1192_5_reg_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="36" slack="1"/>
<pin id="1972" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_5 "/>
</bind>
</comp>

<comp id="1975" class="1005" name="mul_ln1192_6_reg_1975">
<pin_list>
<pin id="1976" dir="0" index="0" bw="36" slack="1"/>
<pin id="1977" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_6 "/>
</bind>
</comp>

<comp id="1980" class="1005" name="mul_ln1192_7_reg_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="30" slack="1"/>
<pin id="1982" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_7 "/>
</bind>
</comp>

<comp id="1985" class="1005" name="mul_ln1192_8_reg_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="30" slack="1"/>
<pin id="1987" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_8 "/>
</bind>
</comp>

<comp id="1990" class="1005" name="mul_ln1192_9_reg_1990">
<pin_list>
<pin id="1991" dir="0" index="0" bw="24" slack="1"/>
<pin id="1992" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_9 "/>
</bind>
</comp>

<comp id="1995" class="1005" name="mul_ln1192_10_reg_1995">
<pin_list>
<pin id="1996" dir="0" index="0" bw="30" slack="1"/>
<pin id="1997" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_10 "/>
</bind>
</comp>

<comp id="2000" class="1005" name="mul_ln1192_11_reg_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="30" slack="1"/>
<pin id="2002" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_11 "/>
</bind>
</comp>

<comp id="2005" class="1005" name="mul_ln1192_12_reg_2005">
<pin_list>
<pin id="2006" dir="0" index="0" bw="24" slack="1"/>
<pin id="2007" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_12 "/>
</bind>
</comp>

<comp id="2010" class="1005" name="mul_ln1192_13_reg_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="24" slack="1"/>
<pin id="2012" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_13 "/>
</bind>
</comp>

<comp id="2015" class="1005" name="r_V_90_reg_2015">
<pin_list>
<pin id="2016" dir="0" index="0" bw="18" slack="1"/>
<pin id="2017" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_90 "/>
</bind>
</comp>

<comp id="2020" class="1005" name="add_ln1192_11_reg_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="30" slack="1"/>
<pin id="2022" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_11 "/>
</bind>
</comp>

<comp id="2025" class="1005" name="mul_ln1192_17_reg_2025">
<pin_list>
<pin id="2026" dir="0" index="0" bw="24" slack="1"/>
<pin id="2027" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_17 "/>
</bind>
</comp>

<comp id="2030" class="1005" name="mul_ln1192_18_reg_2030">
<pin_list>
<pin id="2031" dir="0" index="0" bw="24" slack="1"/>
<pin id="2032" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_18 "/>
</bind>
</comp>

<comp id="2035" class="1005" name="sub_ln1192_14_reg_2035">
<pin_list>
<pin id="2036" dir="0" index="0" bw="30" slack="1"/>
<pin id="2037" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1192_14 "/>
</bind>
</comp>

<comp id="2040" class="1005" name="mul_ln1192_24_reg_2040">
<pin_list>
<pin id="2041" dir="0" index="0" bw="24" slack="1"/>
<pin id="2042" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_24 "/>
</bind>
</comp>

<comp id="2045" class="1005" name="mul_ln1192_25_reg_2045">
<pin_list>
<pin id="2046" dir="0" index="0" bw="24" slack="1"/>
<pin id="2047" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_25 "/>
</bind>
</comp>

<comp id="2050" class="1005" name="add_ln1192_22_reg_2050">
<pin_list>
<pin id="2051" dir="0" index="0" bw="30" slack="1"/>
<pin id="2052" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_22 "/>
</bind>
</comp>

<comp id="2055" class="1005" name="mul_ln1192_26_reg_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="30" slack="1"/>
<pin id="2057" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_26 "/>
</bind>
</comp>

<comp id="2060" class="1005" name="mul_ln1192_27_reg_2060">
<pin_list>
<pin id="2061" dir="0" index="0" bw="30" slack="1"/>
<pin id="2062" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_27 "/>
</bind>
</comp>

<comp id="2065" class="1005" name="mul_ln1192_28_reg_2065">
<pin_list>
<pin id="2066" dir="0" index="0" bw="24" slack="1"/>
<pin id="2067" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_28 "/>
</bind>
</comp>

<comp id="2070" class="1005" name="add_ln1192_1_reg_2070">
<pin_list>
<pin id="2071" dir="0" index="0" bw="30" slack="1"/>
<pin id="2072" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_1 "/>
</bind>
</comp>

<comp id="2075" class="1005" name="r_V_33_reg_2075">
<pin_list>
<pin id="2076" dir="0" index="0" bw="25" slack="1"/>
<pin id="2077" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="r_V_33 "/>
</bind>
</comp>

<comp id="2080" class="1005" name="mul_ln1192_3_reg_2080">
<pin_list>
<pin id="2081" dir="0" index="0" bw="24" slack="1"/>
<pin id="2082" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="2085" class="1005" name="mul_ln1192_4_reg_2085">
<pin_list>
<pin id="2086" dir="0" index="0" bw="24" slack="1"/>
<pin id="2087" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_4 "/>
</bind>
</comp>

<comp id="2090" class="1005" name="r_V_87_reg_2090">
<pin_list>
<pin id="2091" dir="0" index="0" bw="18" slack="2"/>
<pin id="2092" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="r_V_87 "/>
</bind>
</comp>

<comp id="2095" class="1005" name="trunc_ln708_1_reg_2095">
<pin_list>
<pin id="2096" dir="0" index="0" bw="12" slack="2"/>
<pin id="2097" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="2100" class="1005" name="trunc_ln708_2_reg_2100">
<pin_list>
<pin id="2101" dir="0" index="0" bw="12" slack="2"/>
<pin id="2102" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="2105" class="1005" name="trunc_ln708_3_reg_2105">
<pin_list>
<pin id="2106" dir="0" index="0" bw="12" slack="2"/>
<pin id="2107" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_3 "/>
</bind>
</comp>

<comp id="2110" class="1005" name="trunc_ln708_4_reg_2110">
<pin_list>
<pin id="2111" dir="0" index="0" bw="12" slack="2"/>
<pin id="2112" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="2115" class="1005" name="add_ln1192_3_reg_2115">
<pin_list>
<pin id="2116" dir="0" index="0" bw="30" slack="1"/>
<pin id="2117" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="146"><net_src comp="12" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="140" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="140" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="140" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="140" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="140" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="142" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="142" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="200"><net_src comp="18" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="204"><net_src comp="191" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="14" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="142" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="183" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="215" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="142" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="240"><net_src comp="227" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="227" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="14" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="142" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="32" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="261"><net_src comp="14" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="142" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="36" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="38" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="268"><net_src comp="183" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="215" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="42" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="44" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="46" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="305"><net_src comp="292" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="40" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="42" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="332"><net_src comp="48" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="50" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="337"><net_src comp="327" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="321" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="52" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="54" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="313" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="370"><net_src comp="24" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="26" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="375"><net_src comp="365" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="387"><net_src comp="24" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="26" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="392"><net_src comp="382" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="324" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="56" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="318" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="389" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="324" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="58" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="60" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="429"><net_src comp="419" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="382" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="454"><net_src comp="44" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="46" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="459"><net_src comp="449" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="468"><net_src comp="40" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="42" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="476"><net_src comp="403" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="497"><net_src comp="44" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="46" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="502"><net_src comp="492" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="48" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="50" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="513"><net_src comp="503" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="44" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="46" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="524"><net_src comp="514" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="66" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="68" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="535"><net_src comp="525" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="544"><net_src comp="532" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="536" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="553"><net_src comp="546" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="577"><net_src comp="44" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="46" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="582"><net_src comp="572" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="572" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="595"><net_src comp="70" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="72" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="600"><net_src comp="590" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="480" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="618"><net_src comp="66" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="68" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="625"><net_src comp="48" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="50" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="630"><net_src comp="620" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="636"><net_src comp="40" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="42" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="642"><net_src comp="631" pin="3"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="40" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="42" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="654"><net_src comp="643" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="638" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="673"><net_src comp="40" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="42" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="679"><net_src comp="668" pin="3"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="40" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="42" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="691"><net_src comp="680" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="675" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="701"><net_src comp="40" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="42" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="707"><net_src comp="687" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="696" pin="3"/><net_sink comp="703" pin=1"/></net>

<net id="717"><net_src comp="58" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="60" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="722"><net_src comp="712" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="730"><net_src comp="74" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="680" pin="3"/><net_sink comp="726" pin=1"/></net>

<net id="738"><net_src comp="572" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="40" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="42" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="750"><net_src comp="726" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="739" pin="3"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="579" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="76" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="752" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="54" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="768"><net_src comp="757" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="746" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="765" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="792"><net_src comp="40" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="42" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="798"><net_src comp="787" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="816"><net_src comp="70" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="72" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="821"><net_src comp="811" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="829"><net_src comp="822" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="818" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="840"><net_src comp="78" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="841"><net_src comp="42" pin="0"/><net_sink comp="835" pin=2"/></net>

<net id="846"><net_src comp="831" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="835" pin="3"/><net_sink comp="842" pin=1"/></net>

<net id="853"><net_src comp="78" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="42" pin="0"/><net_sink comp="848" pin=2"/></net>

<net id="859"><net_src comp="848" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="842" pin="2"/><net_sink comp="855" pin=1"/></net>

<net id="866"><net_src comp="80" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="54" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="872"><net_src comp="861" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="855" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="879"><net_src comp="78" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="880"><net_src comp="42" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="885"><net_src comp="868" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="874" pin="3"/><net_sink comp="881" pin=1"/></net>

<net id="892"><net_src comp="78" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="893"><net_src comp="42" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="898"><net_src comp="887" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="881" pin="2"/><net_sink comp="894" pin=1"/></net>

<net id="905"><net_src comp="80" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="54" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="911"><net_src comp="900" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="894" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="918"><net_src comp="80" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="919"><net_src comp="54" pin="0"/><net_sink comp="913" pin=2"/></net>

<net id="924"><net_src comp="907" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="913" pin="3"/><net_sink comp="920" pin=1"/></net>

<net id="931"><net_src comp="82" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="932"><net_src comp="68" pin="0"/><net_sink comp="926" pin=2"/></net>

<net id="937"><net_src comp="920" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="926" pin="3"/><net_sink comp="933" pin=1"/></net>

<net id="943"><net_src comp="84" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="933" pin="2"/><net_sink comp="939" pin=1"/></net>

<net id="951"><net_src comp="86" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="952"><net_src comp="939" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="953"><net_src comp="20" pin="0"/><net_sink comp="945" pin=2"/></net>

<net id="954"><net_src comp="22" pin="0"/><net_sink comp="945" pin=3"/></net>

<net id="960"><net_src comp="40" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="961"><net_src comp="42" pin="0"/><net_sink comp="955" pin=2"/></net>

<net id="966"><net_src comp="955" pin="3"/><net_sink comp="962" pin=1"/></net>

<net id="972"><net_src comp="40" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="973"><net_src comp="42" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="978"><net_src comp="962" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="967" pin="3"/><net_sink comp="974" pin=1"/></net>

<net id="985"><net_src comp="90" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="986"><net_src comp="54" pin="0"/><net_sink comp="980" pin=2"/></net>

<net id="991"><net_src comp="980" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="974" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="997"><net_src comp="92" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="987" pin="2"/><net_sink comp="993" pin=1"/></net>

<net id="1005"><net_src comp="94" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1006"><net_src comp="993" pin="2"/><net_sink comp="999" pin=1"/></net>

<net id="1007"><net_src comp="96" pin="0"/><net_sink comp="999" pin=2"/></net>

<net id="1008"><net_src comp="98" pin="0"/><net_sink comp="999" pin=3"/></net>

<net id="1014"><net_src comp="40" pin="0"/><net_sink comp="1009" pin=0"/></net>

<net id="1015"><net_src comp="42" pin="0"/><net_sink comp="1009" pin=2"/></net>

<net id="1020"><net_src comp="1009" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1026"><net_src comp="40" pin="0"/><net_sink comp="1021" pin=0"/></net>

<net id="1027"><net_src comp="42" pin="0"/><net_sink comp="1021" pin=2"/></net>

<net id="1032"><net_src comp="1021" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="1016" pin="2"/><net_sink comp="1028" pin=1"/></net>

<net id="1039"><net_src comp="52" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1040"><net_src comp="54" pin="0"/><net_sink comp="1034" pin=2"/></net>

<net id="1044"><net_src comp="1034" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1049"><net_src comp="1041" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="1028" pin="2"/><net_sink comp="1045" pin=1"/></net>

<net id="1056"><net_src comp="58" pin="0"/><net_sink comp="1051" pin=0"/></net>

<net id="1057"><net_src comp="60" pin="0"/><net_sink comp="1051" pin=2"/></net>

<net id="1061"><net_src comp="1051" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1067"><net_src comp="100" pin="0"/><net_sink comp="1062" pin=0"/></net>

<net id="1068"><net_src comp="102" pin="0"/><net_sink comp="1062" pin=2"/></net>

<net id="1072"><net_src comp="1062" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1077"><net_src comp="1045" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1078"><net_src comp="1069" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1084"><net_src comp="104" pin="0"/><net_sink comp="1079" pin=0"/></net>

<net id="1085"><net_src comp="54" pin="0"/><net_sink comp="1079" pin=2"/></net>

<net id="1089"><net_src comp="1079" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1094"><net_src comp="1086" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="1073" pin="2"/><net_sink comp="1090" pin=1"/></net>

<net id="1101"><net_src comp="100" pin="0"/><net_sink comp="1096" pin=0"/></net>

<net id="1102"><net_src comp="102" pin="0"/><net_sink comp="1096" pin=2"/></net>

<net id="1106"><net_src comp="1096" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1111"><net_src comp="1090" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="1103" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1121"><net_src comp="24" pin="0"/><net_sink comp="1116" pin=0"/></net>

<net id="1122"><net_src comp="26" pin="0"/><net_sink comp="1116" pin=2"/></net>

<net id="1126"><net_src comp="1116" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1131"><net_src comp="1123" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="1113" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1138"><net_src comp="106" pin="0"/><net_sink comp="1133" pin=0"/></net>

<net id="1139"><net_src comp="1127" pin="2"/><net_sink comp="1133" pin=1"/></net>

<net id="1140"><net_src comp="54" pin="0"/><net_sink comp="1133" pin=2"/></net>

<net id="1144"><net_src comp="1133" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1149"><net_src comp="1107" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1150"><net_src comp="1141" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="1155"><net_src comp="108" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="1145" pin="2"/><net_sink comp="1151" pin=1"/></net>

<net id="1163"><net_src comp="94" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1164"><net_src comp="1151" pin="2"/><net_sink comp="1157" pin=1"/></net>

<net id="1165"><net_src comp="96" pin="0"/><net_sink comp="1157" pin=2"/></net>

<net id="1166"><net_src comp="98" pin="0"/><net_sink comp="1157" pin=3"/></net>

<net id="1172"><net_src comp="78" pin="0"/><net_sink comp="1167" pin=0"/></net>

<net id="1173"><net_src comp="42" pin="0"/><net_sink comp="1167" pin=2"/></net>

<net id="1179"><net_src comp="78" pin="0"/><net_sink comp="1174" pin=0"/></net>

<net id="1180"><net_src comp="42" pin="0"/><net_sink comp="1174" pin=2"/></net>

<net id="1185"><net_src comp="1174" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1186"><net_src comp="1167" pin="3"/><net_sink comp="1181" pin=1"/></net>

<net id="1191"><net_src comp="1058" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1192"><net_src comp="799" pin="1"/><net_sink comp="1187" pin=1"/></net>

<net id="1198"><net_src comp="110" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1199"><net_src comp="1187" pin="2"/><net_sink comp="1193" pin=1"/></net>

<net id="1200"><net_src comp="68" pin="0"/><net_sink comp="1193" pin=2"/></net>

<net id="1204"><net_src comp="1193" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1209"><net_src comp="1181" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1210"><net_src comp="1201" pin="1"/><net_sink comp="1205" pin=1"/></net>

<net id="1216"><net_src comp="78" pin="0"/><net_sink comp="1211" pin=0"/></net>

<net id="1217"><net_src comp="42" pin="0"/><net_sink comp="1211" pin=2"/></net>

<net id="1222"><net_src comp="1211" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="1205" pin="2"/><net_sink comp="1218" pin=1"/></net>

<net id="1229"><net_src comp="80" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1230"><net_src comp="54" pin="0"/><net_sink comp="1224" pin=2"/></net>

<net id="1235"><net_src comp="1218" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="1224" pin="3"/><net_sink comp="1231" pin=1"/></net>

<net id="1242"><net_src comp="66" pin="0"/><net_sink comp="1237" pin=0"/></net>

<net id="1243"><net_src comp="68" pin="0"/><net_sink comp="1237" pin=2"/></net>

<net id="1247"><net_src comp="1237" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1252"><net_src comp="1231" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1253"><net_src comp="1244" pin="1"/><net_sink comp="1248" pin=1"/></net>

<net id="1258"><net_src comp="112" pin="0"/><net_sink comp="1254" pin=0"/></net>

<net id="1259"><net_src comp="1248" pin="2"/><net_sink comp="1254" pin=1"/></net>

<net id="1266"><net_src comp="86" pin="0"/><net_sink comp="1260" pin=0"/></net>

<net id="1267"><net_src comp="1254" pin="2"/><net_sink comp="1260" pin=1"/></net>

<net id="1268"><net_src comp="20" pin="0"/><net_sink comp="1260" pin=2"/></net>

<net id="1269"><net_src comp="22" pin="0"/><net_sink comp="1260" pin=3"/></net>

<net id="1278"><net_src comp="40" pin="0"/><net_sink comp="1273" pin=0"/></net>

<net id="1279"><net_src comp="42" pin="0"/><net_sink comp="1273" pin=2"/></net>

<net id="1284"><net_src comp="1273" pin="3"/><net_sink comp="1280" pin=1"/></net>

<net id="1290"><net_src comp="114" pin="0"/><net_sink comp="1285" pin=0"/></net>

<net id="1291"><net_src comp="116" pin="0"/><net_sink comp="1285" pin=2"/></net>

<net id="1295"><net_src comp="1285" pin="3"/><net_sink comp="1292" pin=0"/></net>

<net id="1300"><net_src comp="1292" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1301"><net_src comp="1280" pin="2"/><net_sink comp="1296" pin=1"/></net>

<net id="1307"><net_src comp="40" pin="0"/><net_sink comp="1302" pin=0"/></net>

<net id="1308"><net_src comp="42" pin="0"/><net_sink comp="1302" pin=2"/></net>

<net id="1313"><net_src comp="1302" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1314"><net_src comp="1296" pin="2"/><net_sink comp="1309" pin=1"/></net>

<net id="1320"><net_src comp="90" pin="0"/><net_sink comp="1315" pin=0"/></net>

<net id="1321"><net_src comp="54" pin="0"/><net_sink comp="1315" pin=2"/></net>

<net id="1326"><net_src comp="1315" pin="3"/><net_sink comp="1322" pin=1"/></net>

<net id="1331"><net_src comp="138" pin="0"/><net_sink comp="1327" pin=0"/></net>

<net id="1332"><net_src comp="1322" pin="2"/><net_sink comp="1327" pin=1"/></net>

<net id="1339"><net_src comp="94" pin="0"/><net_sink comp="1333" pin=0"/></net>

<net id="1340"><net_src comp="1327" pin="2"/><net_sink comp="1333" pin=1"/></net>

<net id="1341"><net_src comp="96" pin="0"/><net_sink comp="1333" pin=2"/></net>

<net id="1342"><net_src comp="98" pin="0"/><net_sink comp="1333" pin=3"/></net>

<net id="1343"><net_src comp="1333" pin="4"/><net_sink comp="148" pin=2"/></net>

<net id="1348"><net_src comp="201" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1349"><net_src comp="187" pin="1"/><net_sink comp="1344" pin=1"/></net>

<net id="1354"><net_src comp="223" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="1355"><net_src comp="201" pin="1"/><net_sink comp="1350" pin=1"/></net>

<net id="1360"><net_src comp="241" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1361"><net_src comp="241" pin="1"/><net_sink comp="1356" pin=1"/></net>

<net id="1367"><net_src comp="265" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1368"><net_src comp="269" pin="1"/><net_sink comp="1362" pin=1"/></net>

<net id="1369"><net_src comp="237" pin="1"/><net_sink comp="1362" pin=2"/></net>

<net id="1374"><net_src comp="241" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1375"><net_src comp="187" pin="1"/><net_sink comp="1370" pin=1"/></net>

<net id="1381"><net_src comp="282" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="1382"><net_src comp="276" pin="1"/><net_sink comp="1376" pin=1"/></net>

<net id="1383"><net_src comp="285" pin="3"/><net_sink comp="1376" pin=2"/></net>

<net id="1384"><net_src comp="1376" pin="3"/><net_sink comp="313" pin=1"/></net>

<net id="1389"><net_src comp="302" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="1390"><net_src comp="299" pin="1"/><net_sink comp="1385" pin=1"/></net>

<net id="1391"><net_src comp="1385" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="1401"><net_src comp="372" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1402"><net_src comp="362" pin="1"/><net_sink comp="1396" pin=1"/></net>

<net id="1403"><net_src comp="273" pin="1"/><net_sink comp="1396" pin=2"/></net>

<net id="1408"><net_src comp="379" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1409"><net_src comp="279" pin="1"/><net_sink comp="1404" pin=1"/></net>

<net id="1415"><net_src comp="334" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="1416"><net_src comp="321" pin="1"/><net_sink comp="1410" pin=1"/></net>

<net id="1417"><net_src comp="376" pin="1"/><net_sink comp="1410" pin=2"/></net>

<net id="1422"><net_src comp="399" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1427"><net_src comp="415" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="1428"><net_src comp="273" pin="1"/><net_sink comp="1423" pin=1"/></net>

<net id="1429"><net_src comp="1423" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="1434"><net_src comp="430" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1435"><net_src comp="440" pin="1"/><net_sink comp="1430" pin=1"/></net>

<net id="1440"><net_src comp="62" pin="0"/><net_sink comp="1436" pin=0"/></net>

<net id="1441"><net_src comp="446" pin="1"/><net_sink comp="1436" pin=1"/></net>

<net id="1447"><net_src comp="460" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1448"><net_src comp="443" pin="1"/><net_sink comp="1442" pin=1"/></net>

<net id="1449"><net_src comp="463" pin="3"/><net_sink comp="1442" pin=2"/></net>

<net id="1454"><net_src comp="415" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1460"><net_src comp="426" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1461"><net_src comp="318" pin="1"/><net_sink comp="1455" pin=1"/></net>

<net id="1467"><net_src comp="372" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1468"><net_src comp="362" pin="1"/><net_sink comp="1462" pin=1"/></net>

<net id="1469"><net_src comp="437" pin="1"/><net_sink comp="1462" pin=2"/></net>

<net id="1474"><net_src comp="456" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1475"><net_src comp="434" pin="1"/><net_sink comp="1470" pin=1"/></net>

<net id="1481"><net_src comp="486" pin="1"/><net_sink comp="1476" pin=0"/></net>

<net id="1486"><net_src comp="489" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1491"><net_src comp="64" pin="0"/><net_sink comp="1487" pin=0"/></net>

<net id="1492"><net_src comp="483" pin="1"/><net_sink comp="1487" pin=1"/></net>

<net id="1497"><net_src comp="554" pin="1"/><net_sink comp="1493" pin=0"/></net>

<net id="1502"><net_src comp="563" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="1503"><net_src comp="560" pin="1"/><net_sink comp="1498" pin=1"/></net>

<net id="1508"><net_src comp="566" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1513"><net_src comp="569" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1518"><net_src comp="569" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="1519"><net_src comp="560" pin="1"/><net_sink comp="1514" pin=1"/></net>

<net id="1525"><net_src comp="579" pin="1"/><net_sink comp="1520" pin=0"/></net>

<net id="1531"><net_src comp="557" pin="1"/><net_sink comp="1526" pin=1"/></net>

<net id="1532"><net_src comp="587" pin="1"/><net_sink comp="1526" pin=2"/></net>

<net id="1538"><net_src comp="610" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="1539"><net_src comp="560" pin="1"/><net_sink comp="1533" pin=1"/></net>

<net id="1540"><net_src comp="613" pin="3"/><net_sink comp="1533" pin=2"/></net>

<net id="1541"><net_src comp="1533" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="1547"><net_src comp="627" pin="1"/><net_sink comp="1542" pin=0"/></net>

<net id="1548"><net_src comp="499" pin="1"/><net_sink comp="1542" pin=1"/></net>

<net id="1549"><net_src comp="607" pin="1"/><net_sink comp="1542" pin=2"/></net>

<net id="1550"><net_src comp="1542" pin="3"/><net_sink comp="631" pin=1"/></net>

<net id="1556"><net_src comp="510" pin="1"/><net_sink comp="1551" pin=0"/></net>

<net id="1557"><net_src comp="521" pin="1"/><net_sink comp="1551" pin=1"/></net>

<net id="1558"><net_src comp="607" pin="1"/><net_sink comp="1551" pin=2"/></net>

<net id="1559"><net_src comp="1551" pin="3"/><net_sink comp="643" pin=1"/></net>

<net id="1564"><net_src comp="656" pin="1"/><net_sink comp="1560" pin=0"/></net>

<net id="1565"><net_src comp="607" pin="1"/><net_sink comp="1560" pin=1"/></net>

<net id="1570"><net_src comp="662" pin="1"/><net_sink comp="1566" pin=0"/></net>

<net id="1571"><net_src comp="587" pin="1"/><net_sink comp="1566" pin=1"/></net>

<net id="1577"><net_src comp="665" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1578"><net_src comp="477" pin="1"/><net_sink comp="1572" pin=1"/></net>

<net id="1579"><net_src comp="1572" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="1584"><net_src comp="693" pin="1"/><net_sink comp="1580" pin=0"/></net>

<net id="1585"><net_src comp="1580" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="1590"><net_src comp="709" pin="1"/><net_sink comp="1586" pin=0"/></net>

<net id="1591"><net_src comp="607" pin="1"/><net_sink comp="1586" pin=1"/></net>

<net id="1597"><net_src comp="583" pin="1"/><net_sink comp="1592" pin=1"/></net>

<net id="1598"><net_src comp="587" pin="1"/><net_sink comp="1592" pin=2"/></net>

<net id="1603"><net_src comp="735" pin="1"/><net_sink comp="1599" pin=0"/></net>

<net id="1604"><net_src comp="732" pin="1"/><net_sink comp="1599" pin=1"/></net>

<net id="1605"><net_src comp="1599" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="1610"><net_src comp="775" pin="1"/><net_sink comp="1606" pin=0"/></net>

<net id="1611"><net_src comp="723" pin="1"/><net_sink comp="1606" pin=1"/></net>

<net id="1616"><net_src comp="778" pin="1"/><net_sink comp="1612" pin=0"/></net>

<net id="1617"><net_src comp="723" pin="1"/><net_sink comp="1612" pin=1"/></net>

<net id="1623"><net_src comp="719" pin="1"/><net_sink comp="1618" pin=0"/></net>

<net id="1624"><net_src comp="659" pin="1"/><net_sink comp="1618" pin=1"/></net>

<net id="1625"><net_src comp="607" pin="1"/><net_sink comp="1618" pin=2"/></net>

<net id="1631"><net_src comp="784" pin="1"/><net_sink comp="1626" pin=0"/></net>

<net id="1632"><net_src comp="1626" pin="3"/><net_sink comp="794" pin=1"/></net>

<net id="1637"><net_src comp="802" pin="1"/><net_sink comp="1633" pin=0"/></net>

<net id="1638"><net_src comp="781" pin="1"/><net_sink comp="1633" pin=1"/></net>

<net id="1643"><net_src comp="805" pin="1"/><net_sink comp="1639" pin=0"/></net>

<net id="1649"><net_src comp="808" pin="1"/><net_sink comp="1644" pin=1"/></net>

<net id="1654"><net_src comp="88" pin="0"/><net_sink comp="1650" pin=0"/></net>

<net id="1655"><net_src comp="1650" pin="2"/><net_sink comp="980" pin=1"/></net>

<net id="1661"><net_src comp="1270" pin="1"/><net_sink comp="1656" pin=0"/></net>

<net id="1662"><net_src comp="1656" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1666"><net_src comp="183" pin="1"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="1668"><net_src comp="1663" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="1672"><net_src comp="191" pin="4"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="1674"><net_src comp="1669" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1675"><net_src comp="1669" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="1676"><net_src comp="1669" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1677"><net_src comp="1669" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="1678"><net_src comp="1669" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="1679"><net_src comp="1669" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="1680"><net_src comp="1669" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="1681"><net_src comp="1669" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1682"><net_src comp="1669" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1683"><net_src comp="1669" pin="1"/><net_sink comp="1285" pin=1"/></net>

<net id="1687"><net_src comp="201" pin="1"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1689"><net_src comp="1684" pin="1"/><net_sink comp="1392" pin=1"/></net>

<net id="1690"><net_src comp="1684" pin="1"/><net_sink comp="1482" pin=1"/></net>

<net id="1691"><net_src comp="1684" pin="1"/><net_sink comp="1520" pin=1"/></net>

<net id="1695"><net_src comp="1344" pin="2"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="1700"><net_src comp="205" pin="4"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1702"><net_src comp="1697" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1703"><net_src comp="1697" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="1704"><net_src comp="1697" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="1705"><net_src comp="1697" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1706"><net_src comp="1697" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1707"><net_src comp="1697" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1708"><net_src comp="1697" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1712"><net_src comp="1350" pin="2"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1717"><net_src comp="227" pin="4"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1719"><net_src comp="1714" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1720"><net_src comp="1714" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1721"><net_src comp="1714" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="1722"><net_src comp="1714" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1723"><net_src comp="1714" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="1724"><net_src comp="1714" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="1725"><net_src comp="1714" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1726"><net_src comp="1714" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="1727"><net_src comp="1714" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1728"><net_src comp="1714" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="1732"><net_src comp="237" pin="1"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="1418" pin=1"/></net>

<net id="1734"><net_src comp="1729" pin="1"/><net_sink comp="1450" pin=1"/></net>

<net id="1738"><net_src comp="241" pin="1"/><net_sink comp="1735" pin=0"/></net>

<net id="1739"><net_src comp="1735" pin="1"/><net_sink comp="1455" pin=1"/></net>

<net id="1740"><net_src comp="1735" pin="1"/><net_sink comp="1504" pin=1"/></net>

<net id="1744"><net_src comp="1356" pin="2"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1749"><net_src comp="245" pin="4"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1751"><net_src comp="1746" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1752"><net_src comp="1746" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1753"><net_src comp="1746" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1754"><net_src comp="1746" pin="1"/><net_sink comp="1116" pin=1"/></net>

<net id="1758"><net_src comp="255" pin="4"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1760"><net_src comp="1755" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1761"><net_src comp="1755" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1762"><net_src comp="1755" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1763"><net_src comp="1755" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="1764"><net_src comp="1755" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1765"><net_src comp="1755" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1766"><net_src comp="1755" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1767"><net_src comp="1755" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1768"><net_src comp="1755" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1769"><net_src comp="1755" pin="1"/><net_sink comp="1237" pin=1"/></net>

<net id="1773"><net_src comp="1362" pin="3"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1778"><net_src comp="1370" pin="2"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="1783"><net_src comp="276" pin="1"/><net_sink comp="1780" pin=0"/></net>

<net id="1784"><net_src comp="1780" pin="1"/><net_sink comp="1476" pin=1"/></net>

<net id="1785"><net_src comp="1780" pin="1"/><net_sink comp="1493" pin=1"/></net>

<net id="1786"><net_src comp="1780" pin="1"/><net_sink comp="1509" pin=1"/></net>

<net id="1790"><net_src comp="279" pin="1"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="1795"><net_src comp="299" pin="1"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="1580" pin=1"/></net>

<net id="1797"><net_src comp="1792" pin="1"/><net_sink comp="1639" pin=1"/></net>

<net id="1798"><net_src comp="1792" pin="1"/><net_sink comp="1644" pin=1"/></net>

<net id="1802"><net_src comp="327" pin="3"/><net_sink comp="1799" pin=0"/></net>

<net id="1803"><net_src comp="1799" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1807"><net_src comp="334" pin="1"/><net_sink comp="1804" pin=0"/></net>

<net id="1808"><net_src comp="1804" pin="1"/><net_sink comp="1592" pin=0"/></net>

<net id="1812"><net_src comp="356" pin="2"/><net_sink comp="1809" pin=0"/></net>

<net id="1813"><net_src comp="1809" pin="1"/><net_sink comp="1476" pin=0"/></net>

<net id="1817"><net_src comp="1392" pin="2"/><net_sink comp="1814" pin=0"/></net>

<net id="1818"><net_src comp="1814" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1822"><net_src comp="365" pin="3"/><net_sink comp="1819" pin=0"/></net>

<net id="1823"><net_src comp="1819" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="1827"><net_src comp="1396" pin="3"/><net_sink comp="1824" pin=0"/></net>

<net id="1828"><net_src comp="1824" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1832"><net_src comp="1404" pin="2"/><net_sink comp="1829" pin=0"/></net>

<net id="1833"><net_src comp="1829" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="1834"><net_src comp="1829" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1838"><net_src comp="1410" pin="3"/><net_sink comp="1835" pin=0"/></net>

<net id="1839"><net_src comp="1835" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1843"><net_src comp="382" pin="3"/><net_sink comp="1840" pin=0"/></net>

<net id="1844"><net_src comp="1840" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="1848"><net_src comp="393" pin="2"/><net_sink comp="1845" pin=0"/></net>

<net id="1849"><net_src comp="1845" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1853"><net_src comp="1418" pin="2"/><net_sink comp="1850" pin=0"/></net>

<net id="1854"><net_src comp="1850" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1858"><net_src comp="403" pin="2"/><net_sink comp="1855" pin=0"/></net>

<net id="1859"><net_src comp="1855" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1863"><net_src comp="409" pin="2"/><net_sink comp="1860" pin=0"/></net>

<net id="1864"><net_src comp="1860" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1868"><net_src comp="1423" pin="2"/><net_sink comp="1865" pin=0"/></net>

<net id="1869"><net_src comp="1865" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1873"><net_src comp="426" pin="1"/><net_sink comp="1870" pin=0"/></net>

<net id="1874"><net_src comp="1870" pin="1"/><net_sink comp="1520" pin=1"/></net>

<net id="1875"><net_src comp="1870" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1876"><net_src comp="1870" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1880"><net_src comp="1430" pin="2"/><net_sink comp="1877" pin=0"/></net>

<net id="1881"><net_src comp="1877" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1885"><net_src comp="446" pin="1"/><net_sink comp="1882" pin=0"/></net>

<net id="1886"><net_src comp="1882" pin="1"/><net_sink comp="1650" pin=1"/></net>

<net id="1890"><net_src comp="1436" pin="2"/><net_sink comp="1887" pin=0"/></net>

<net id="1891"><net_src comp="1887" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1895"><net_src comp="449" pin="3"/><net_sink comp="1892" pin=0"/></net>

<net id="1896"><net_src comp="1892" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="1897"><net_src comp="1892" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1901"><net_src comp="1442" pin="3"/><net_sink comp="1898" pin=0"/></net>

<net id="1902"><net_src comp="1898" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1906"><net_src comp="1450" pin="2"/><net_sink comp="1903" pin=0"/></net>

<net id="1907"><net_src comp="1903" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1911"><net_src comp="1455" pin="3"/><net_sink comp="1908" pin=0"/></net>

<net id="1912"><net_src comp="1908" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1916"><net_src comp="470" pin="1"/><net_sink comp="1913" pin=0"/></net>

<net id="1917"><net_src comp="1913" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="1921"><net_src comp="473" pin="1"/><net_sink comp="1918" pin=0"/></net>

<net id="1922"><net_src comp="1918" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1926"><net_src comp="1462" pin="3"/><net_sink comp="1923" pin=0"/></net>

<net id="1927"><net_src comp="1923" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1931"><net_src comp="1470" pin="2"/><net_sink comp="1928" pin=0"/></net>

<net id="1932"><net_src comp="1928" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1936"><net_src comp="477" pin="1"/><net_sink comp="1933" pin=0"/></net>

<net id="1937"><net_src comp="1933" pin="1"/><net_sink comp="1626" pin=1"/></net>

<net id="1938"><net_src comp="1933" pin="1"/><net_sink comp="1656" pin=1"/></net>

<net id="1942"><net_src comp="1476" pin="3"/><net_sink comp="1939" pin=0"/></net>

<net id="1943"><net_src comp="1939" pin="1"/><net_sink comp="1626" pin=0"/></net>

<net id="1947"><net_src comp="1482" pin="2"/><net_sink comp="1944" pin=0"/></net>

<net id="1948"><net_src comp="1944" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="1952"><net_src comp="492" pin="3"/><net_sink comp="1949" pin=0"/></net>

<net id="1953"><net_src comp="1949" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1954"><net_src comp="1949" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1958"><net_src comp="1487" pin="2"/><net_sink comp="1955" pin=0"/></net>

<net id="1959"><net_src comp="1955" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1963"><net_src comp="510" pin="1"/><net_sink comp="1960" pin=0"/></net>

<net id="1964"><net_src comp="1960" pin="1"/><net_sink comp="1644" pin=0"/></net>

<net id="1968"><net_src comp="514" pin="3"/><net_sink comp="1965" pin=0"/></net>

<net id="1969"><net_src comp="1965" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1973"><net_src comp="540" pin="2"/><net_sink comp="1970" pin=0"/></net>

<net id="1974"><net_src comp="1970" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1978"><net_src comp="549" pin="2"/><net_sink comp="1975" pin=0"/></net>

<net id="1979"><net_src comp="1975" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="1983"><net_src comp="1493" pin="2"/><net_sink comp="1980" pin=0"/></net>

<net id="1984"><net_src comp="1980" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="1988"><net_src comp="1498" pin="2"/><net_sink comp="1985" pin=0"/></net>

<net id="1989"><net_src comp="1985" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="1993"><net_src comp="1504" pin="2"/><net_sink comp="1990" pin=0"/></net>

<net id="1994"><net_src comp="1990" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="1998"><net_src comp="1509" pin="2"/><net_sink comp="1995" pin=0"/></net>

<net id="1999"><net_src comp="1995" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="2003"><net_src comp="1514" pin="2"/><net_sink comp="2000" pin=0"/></net>

<net id="2004"><net_src comp="2000" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="2008"><net_src comp="1520" pin="3"/><net_sink comp="2005" pin=0"/></net>

<net id="2009"><net_src comp="2005" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="2013"><net_src comp="1526" pin="3"/><net_sink comp="2010" pin=0"/></net>

<net id="2014"><net_src comp="2010" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="2018"><net_src comp="601" pin="2"/><net_sink comp="2015" pin=0"/></net>

<net id="2019"><net_src comp="2015" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="2023"><net_src comp="650" pin="2"/><net_sink comp="2020" pin=0"/></net>

<net id="2024"><net_src comp="2020" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="2028"><net_src comp="1560" pin="2"/><net_sink comp="2025" pin=0"/></net>

<net id="2029"><net_src comp="2025" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="2033"><net_src comp="1566" pin="2"/><net_sink comp="2030" pin=0"/></net>

<net id="2034"><net_src comp="2030" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="2038"><net_src comp="703" pin="2"/><net_sink comp="2035" pin=0"/></net>

<net id="2039"><net_src comp="2035" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="2043"><net_src comp="1586" pin="2"/><net_sink comp="2040" pin=0"/></net>

<net id="2044"><net_src comp="2040" pin="1"/><net_sink comp="1009" pin=1"/></net>

<net id="2048"><net_src comp="1592" pin="3"/><net_sink comp="2045" pin=0"/></net>

<net id="2049"><net_src comp="2045" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="2053"><net_src comp="769" pin="2"/><net_sink comp="2050" pin=0"/></net>

<net id="2054"><net_src comp="2050" pin="1"/><net_sink comp="1167" pin=1"/></net>

<net id="2058"><net_src comp="1606" pin="2"/><net_sink comp="2055" pin=0"/></net>

<net id="2059"><net_src comp="2055" pin="1"/><net_sink comp="1174" pin=1"/></net>

<net id="2063"><net_src comp="1612" pin="2"/><net_sink comp="2060" pin=0"/></net>

<net id="2064"><net_src comp="2060" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="2068"><net_src comp="1618" pin="3"/><net_sink comp="2065" pin=0"/></net>

<net id="2069"><net_src comp="2065" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="2073"><net_src comp="794" pin="2"/><net_sink comp="2070" pin=0"/></net>

<net id="2074"><net_src comp="2070" pin="1"/><net_sink comp="1656" pin=0"/></net>

<net id="2078"><net_src comp="1633" pin="2"/><net_sink comp="2075" pin=0"/></net>

<net id="2079"><net_src comp="2075" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2083"><net_src comp="1639" pin="2"/><net_sink comp="2080" pin=0"/></net>

<net id="2084"><net_src comp="2080" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="2088"><net_src comp="1644" pin="3"/><net_sink comp="2085" pin=0"/></net>

<net id="2089"><net_src comp="2085" pin="1"/><net_sink comp="1302" pin=1"/></net>

<net id="2093"><net_src comp="825" pin="2"/><net_sink comp="2090" pin=0"/></net>

<net id="2094"><net_src comp="2090" pin="1"/><net_sink comp="1315" pin=1"/></net>

<net id="2098"><net_src comp="945" pin="4"/><net_sink comp="2095" pin=0"/></net>

<net id="2099"><net_src comp="2095" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="2103"><net_src comp="999" pin="4"/><net_sink comp="2100" pin=0"/></net>

<net id="2104"><net_src comp="2100" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="2108"><net_src comp="1157" pin="4"/><net_sink comp="2105" pin=0"/></net>

<net id="2109"><net_src comp="2105" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="2113"><net_src comp="1260" pin="4"/><net_sink comp="2110" pin=0"/></net>

<net id="2114"><net_src comp="2110" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="2118"><net_src comp="1309" pin="2"/><net_sink comp="2115" pin=0"/></net>

<net id="2119"><net_src comp="2115" pin="1"/><net_sink comp="1322" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {6 }
	Port: y_1_V | {6 }
	Port: y_2_V | {6 }
	Port: y_3_V | {6 }
	Port: y_4_V | {6 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln1116 : 1
		sext_ln1192 : 1
		r_V : 2
		r_V_1 : 1
		sext_ln1118_2 : 2
		mul_ln1193_1 : 3
		sext_ln1116_3 : 1
		sext_ln1116_5 : 1
		r_V_40 : 2
		sext_ln1118_38 : 1
		sext_ln1118_39 : 2
		r_V_71 : 3
		sext_ln1116_11 : 4
		r_V_72 : 5
		r_V_91 : 2
	State 2
		mul_ln1193 : 1
		sub_ln1193 : 2
		sext_ln1118_4 : 1
		mul_ln1193_2 : 2
		shl_ln1193_1 : 3
		add_ln1193 : 4
		sext_ln1118_9 : 1
		r_V_86 : 2
		rhs_V : 3
		sext_ln1193_1 : 4
		add_ln1193_1 : 5
		sext_ln1118_13 : 1
		r_V_21 : 2
		sext_ln1116_1 : 3
		r_V_24 : 4
		r_V_41 : 1
		r_V_44 : 2
		sext_ln1116_6 : 3
		r_V_47 : 4
		sext_ln1118_24 : 1
		r_V_48 : 2
		sext_ln1116_7 : 3
		r_V_56 : 4
		r_V_88 : 1
		r_V_60 : 2
		sext_ln1116_8 : 3
		r_V_89 : 4
		sext_ln1118_26 : 1
		sext_ln1116_9 : 1
		r_V_66 : 2
		r_V_69 : 1
		sext_ln1116_10 : 1
		mul_ln1192_20 : 1
		add_ln1192_14 : 2
		r_V_74 : 4
		r_V_75 : 2
		sext_ln1118_40 : 3
		mul_ln1192_22 : 4
		trunc_ln1192 : 5
		trunc_ln728 : 2
		r_V_81 : 2
		sext_ln1116_12 : 3
		r_V_82 : 4
		r_V_84 : 2
	State 3
		mul_ln1193_3 : 1
		sub_ln1192 : 2
		mul_ln1192_1 : 1
		sext_ln1118_16 : 1
		r_V_37 : 1
		sext_ln1118_18 : 1
		sext_ln1118_21 : 1
		sext_ln1192_9 : 1
		add_ln1192_5 : 2
		mul_ln1192_6 : 1
		mul_ln1192_7 : 1
		mul_ln1192_8 : 1
		mul_ln1192_9 : 1
		mul_ln1192_10 : 1
		mul_ln1192_11 : 1
		sext_ln1118_27 : 1
		sext_ln1118_28 : 1
		r_V_62 : 2
		sext_ln1192_15 : 3
		mul_ln1192_12 : 4
		r_V_63 : 1
		sext_ln1192_16 : 2
		mul_ln1192_13 : 3
		sext_ln1118_29 : 1
		r_V_90 : 2
		mul_ln1192_14 : 1
		sub_ln1192_9 : 2
		sext_ln1118_33 : 1
		r_V_67 : 2
		sext_ln1118_34 : 3
		mul_ln1192_15 : 4
		shl_ln1192_s : 5
		sub_ln1192_10 : 6
		r_V_68 : 2
		sext_ln1118_35 : 3
		mul_ln1192_16 : 4
		shl_ln1192_10 : 5
		add_ln1192_11 : 7
		mul_ln1192_17 : 1
		mul_ln1192_18 : 1
		mul_ln1192_21 : 1
		add_ln1192_15 : 2
		sub_ln1192_13 : 3
		add_ln1192_16 : 4
		mul_ln1192_23 : 1
		shl_ln1192_16 : 2
		sub_ln1192_14 : 5
		mul_ln1192_24 : 1
		r_V_76 : 2
		sext_ln1192_25 : 3
		mul_ln1192_25 : 4
		sext_ln1118_44 : 1
		sub_ln1192_18 : 1
		sext_ln1118_48 : 1
		mul_ln1192_29 : 2
		shl_ln1192_19 : 3
		sub_ln1192_19 : 4
		r_V_95 : 2
		rhs_V_11 : 3
		sext_ln1192_32 : 4
		add_ln1192_22 : 5
		mul_ln1192_26 : 1
		mul_ln1192_27 : 1
		r_V_85 : 2
		sext_ln1192_36 : 3
		mul_ln1192_28 : 4
	State 4
		mul_ln1192 : 1
		add_ln1192 : 2
		add_ln1192_1 : 3
		r_V_33 : 1
		mul_ln1192_3 : 1
		r_V_38 : 1
		sext_ln1192_8 : 2
		mul_ln1192_4 : 3
		sext_ln1118_19 : 1
		r_V_87 : 2
		sub_ln1192_5 : 1
		add_ln1192_6 : 2
		add_ln1192_7 : 3
		sub_ln1192_6 : 4
		add_ln1192_8 : 5
		add_ln1192_9 : 6
		sub_ln1192_7 : 7
		sub_ln1192_8 : 8
		ret_V_1 : 9
		trunc_ln708_1 : 10
		sub_ln1192_11 : 1
		sub_ln1192_12 : 2
		shl_ln1192_13 : 1
		add_ln1192_12 : 3
		ret_V_2 : 4
		trunc_ln708_2 : 5
		add_ln1192_17 : 1
		add_ln1192_18 : 2
		sext_ln1192_26 : 1
		add_ln1192_19 : 3
		sext_ln1118_43 : 1
		sext_ln1192_27 : 1
		sub_ln1192_15 : 4
		sext_ln1192_28 : 1
		add_ln1192_20 : 5
		sext_ln1192_29 : 1
		sub_ln1192_16 : 6
		sext_ln1118_46 : 1
		r_V_94 : 2
		rhs_V_10 : 3
		sext_ln1192_30 : 4
		sub_ln1192_17 : 7
		ret_V_3 : 8
		trunc_ln708_3 : 9
		add_ln1192_23 : 1
		r_V_96 : 2
		rhs_V_12 : 3
		sext_ln1192_34 : 4
		sub_ln1192_20 : 5
		add_ln1192_24 : 6
		sub_ln1192_21 : 7
		sext_ln1192_37 : 1
		sub_ln1192_22 : 8
		ret_V_4 : 9
		trunc_ln708_4 : 10
	State 5
		mul_ln1192_2 : 1
		sub_ln1192_1 : 2
		sub_ln1192_2 : 3
		sext_ln1192_7 : 1
		add_ln1192_2 : 4
		add_ln1192_3 : 5
	State 6
		sub_ln1192_3 : 1
		ret_V : 2
		trunc_ln : 3
		write_ln50 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |    add_ln1193_fu_313    |    0    |    0    |    36   |
|          |   add_ln1193_1_fu_356   |    0    |    0    |    36   |
|          |      r_V_48_fu_393      |    0    |    0    |    21   |
|          |   add_ln1192_5_fu_540   |    0    |    0    |    43   |
|          |   add_ln1192_11_fu_650  |    0    |    0    |    36   |
|          |   add_ln1192_16_fu_687  |    0    |    0    |    36   |
|          |   add_ln1192_22_fu_769  |    0    |    0    |    36   |
|          |   add_ln1192_1_fu_794   |    0    |    0    |    37   |
|          |      r_V_87_fu_825      |    0    |    0    |    24   |
|          |   add_ln1192_6_fu_855   |    0    |    0    |    36   |
|          |   add_ln1192_7_fu_868   |    0    |    0    |    36   |
|          |   add_ln1192_8_fu_894   |    0    |    0    |    36   |
|          |   add_ln1192_9_fu_907   |    0    |    0    |    36   |
|    add   |      ret_V_1_fu_939     |    0    |    0    |    36   |
|          |   add_ln1192_12_fu_987  |    0    |    0    |    36   |
|          |      ret_V_2_fu_993     |    0    |    0    |    36   |
|          |  add_ln1192_17_fu_1016  |    0    |    0    |    36   |
|          |  add_ln1192_18_fu_1028  |    0    |    0    |    36   |
|          |  add_ln1192_19_fu_1045  |    0    |    0    |    36   |
|          |  add_ln1192_20_fu_1090  |    0    |    0    |    36   |
|          |     ret_V_3_fu_1151     |    0    |    0    |    36   |
|          |  add_ln1192_23_fu_1181  |    0    |    0    |    36   |
|          |  add_ln1192_24_fu_1218  |    0    |    0    |    36   |
|          |     ret_V_4_fu_1254     |    0    |    0    |    36   |
|          |   add_ln1192_2_fu_1296  |    0    |    0    |    36   |
|          |   add_ln1192_3_fu_1309  |    0    |    0    |    36   |
|          |      ret_V_fu_1327      |    0    |    0    |    36   |
|----------|-------------------------|---------|---------|---------|
|          |      r_V_86_fu_338      |    0    |    0    |    22   |
|          |      r_V_60_fu_409      |    0    |    0    |    21   |
|          |      r_V_90_fu_601      |    0    |    0    |    24   |
|          |   sub_ln1192_10_fu_638  |    0    |    0    |    36   |
|          |   sub_ln1192_13_fu_675  |    0    |    0    |    37   |
|          |   sub_ln1192_14_fu_703  |    0    |    0    |    36   |
|          |   sub_ln1192_18_fu_726  |    0    |    0    |    37   |
|          |   sub_ln1192_19_fu_746  |    0    |    0    |    36   |
|          |      r_V_95_fu_752      |    0    |    0    |    23   |
|          |   sub_ln1192_4_fu_831   |    0    |    0    |    36   |
|          |   sub_ln1192_5_fu_842   |    0    |    0    |    36   |
|          |   sub_ln1192_6_fu_881   |    0    |    0    |    36   |
|    sub   |   sub_ln1192_7_fu_920   |    0    |    0    |    36   |
|          |   sub_ln1192_8_fu_933   |    0    |    0    |    36   |
|          |   sub_ln1192_11_fu_962  |    0    |    0    |    36   |
|          |   sub_ln1192_12_fu_974  |    0    |    0    |    36   |
|          |  sub_ln1192_15_fu_1073  |    0    |    0    |    36   |
|          |  sub_ln1192_16_fu_1107  |    0    |    0    |    36   |
|          |      r_V_94_fu_1127     |    0    |    0    |    21   |
|          |  sub_ln1192_17_fu_1145  |    0    |    0    |    36   |
|          |      r_V_96_fu_1187     |    0    |    0    |    23   |
|          |  sub_ln1192_20_fu_1205  |    0    |    0    |    36   |
|          |  sub_ln1192_21_fu_1231  |    0    |    0    |    36   |
|          |  sub_ln1192_22_fu_1248  |    0    |    0    |    36   |
|          |   sub_ln1192_2_fu_1280  |    0    |    0    |    37   |
|          |   sub_ln1192_3_fu_1322  |    0    |    0    |    36   |
|----------|-------------------------|---------|---------|---------|
|          |      r_V_88_fu_403      |    1    |    0    |    9    |
|          |   mul_ln1192_5_fu_536   |    1    |    0    |    24   |
|          |   mul_ln1192_6_fu_549   |    1    |    0    |    24   |
|          |       r_V_fu_1344       |    1    |    0    |    0    |
|          |   mul_ln1193_1_fu_1350  |    1    |    0    |    0    |
|          |      r_V_40_fu_1356     |    1    |    0    |    0    |
|          |      r_V_91_fu_1370     |    1    |    0    |    0    |
|          |   mul_ln1193_2_fu_1385  |    1    |    0    |    0    |
|          |      r_V_19_fu_1392     |    1    |    0    |    0    |
|          |      r_V_41_fu_1404     |    1    |    0    |    0    |
|          |      r_V_56_fu_1418     |    1    |    0    |    0    |
|          |      r_V_89_fu_1423     |    1    |    0    |    0    |
|          |      r_V_66_fu_1430     |    1    |    0    |    0    |
|          |      r_V_69_fu_1436     |    1    |    0    |    0    |
|          |      r_V_74_fu_1450     |    1    |    0    |    0    |
|          |      r_V_84_fu_1470     |    1    |    0    |    0    |
|    mul   |   mul_ln1192_1_fu_1482  |    1    |    0    |    0    |
|          |      r_V_37_fu_1487     |    1    |    0    |    0    |
|          |   mul_ln1192_7_fu_1493  |    1    |    0    |    0    |
|          |   mul_ln1192_8_fu_1498  |    1    |    0    |    0    |
|          |   mul_ln1192_9_fu_1504  |    1    |    0    |    0    |
|          |  mul_ln1192_10_fu_1509  |    1    |    0    |    0    |
|          |  mul_ln1192_11_fu_1514  |    1    |    0    |    0    |
|          |  mul_ln1192_17_fu_1560  |    1    |    0    |    0    |
|          |  mul_ln1192_18_fu_1566  |    1    |    0    |    0    |
|          |  mul_ln1192_23_fu_1580  |    1    |    0    |    0    |
|          |  mul_ln1192_24_fu_1586  |    1    |    0    |    0    |
|          |  mul_ln1192_29_fu_1599  |    1    |    0    |    0    |
|          |  mul_ln1192_26_fu_1606  |    1    |    0    |    0    |
|          |  mul_ln1192_27_fu_1612  |    1    |    0    |    0    |
|          |      r_V_33_fu_1633     |    1    |    0    |    0    |
|          |   mul_ln1192_3_fu_1639  |    1    |    0    |    0    |
|          |  mul_ln1192_19_fu_1650  |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       grp_fu_1362       |    1    |    0    |    0    |
|          |       grp_fu_1462       |    1    |    0    |    0    |
|          |       grp_fu_1526       |    1    |    0    |    0    |
|  submul  |       grp_fu_1542       |    1    |    0    |    0    |
|          |       grp_fu_1551       |    1    |    0    |    0    |
|          |       grp_fu_1592       |    1    |    0    |    0    |
|          |       grp_fu_1618       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       grp_fu_1396       |    1    |    0    |    0    |
|          |       grp_fu_1410       |    1    |    0    |    0    |
|  addmul  |       grp_fu_1455       |    1    |    0    |    0    |
|          |       grp_fu_1520       |    1    |    0    |    0    |
|          |       grp_fu_1644       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       grp_fu_1442       |    1    |    0    |    0    |
|  muladd  |       grp_fu_1572       |    1    |    0    |    0    |
|          |       grp_fu_1626       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  mul_sub |       grp_fu_1376       |    1    |    0    |    0    |
|          |       grp_fu_1533       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  mulsub  |       grp_fu_1476       |    1    |    0    |    0    |
|          |       grp_fu_1656       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |   x_V_read_read_fu_142  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln50_write_fu_148 |    0    |    0    |    0    |
|          | write_ln51_write_fu_155 |    0    |    0    |    0    |
|   write  | write_ln52_write_fu_162 |    0    |    0    |    0    |
|          | write_ln53_write_fu_169 |    0    |    0    |    0    |
|          | write_ln54_write_fu_176 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   trunc_ln1117_fu_183   |    0    |    0    |    0    |
|   trunc  |   trunc_ln1192_fu_470   |    0    |    0    |    0    |
|          |    trunc_ln728_fu_473   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1116_fu_187   |    0    |    0    |    0    |
|          |    sext_ln1192_fu_201   |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_223  |    0    |    0    |    0    |
|          |   sext_ln1116_3_fu_237  |    0    |    0    |    0    |
|          |   sext_ln1116_5_fu_241  |    0    |    0    |    0    |
|          |  sext_ln1118_38_fu_265  |    0    |    0    |    0    |
|          |  sext_ln1118_39_fu_269  |    0    |    0    |    0    |
|          |    sext_ln1118_fu_273   |    0    |    0    |    0    |
|          |   sext_ln1192_1_fu_276  |    0    |    0    |    0    |
|          |   sext_ln1118_1_fu_279  |    0    |    0    |    0    |
|          |    sext_ln1193_fu_282   |    0    |    0    |    0    |
|          |   sext_ln1192_3_fu_299  |    0    |    0    |    0    |
|          |   sext_ln1118_4_fu_302  |    0    |    0    |    0    |
|          |   sext_ln1118_5_fu_318  |    0    |    0    |    0    |
|          |   sext_ln1118_6_fu_321  |    0    |    0    |    0    |
|          |   sext_ln1118_7_fu_324  |    0    |    0    |    0    |
|          |   sext_ln1118_9_fu_334  |    0    |    0    |    0    |
|          |   sext_ln1193_1_fu_352  |    0    |    0    |    0    |
|          |  sext_ln1118_11_fu_362  |    0    |    0    |    0    |
|          |  sext_ln1118_13_fu_372  |    0    |    0    |    0    |
|          |   sext_ln1116_4_fu_376  |    0    |    0    |    0    |
|          |  sext_ln1118_22_fu_379  |    0    |    0    |    0    |
|          |  sext_ln1118_24_fu_389  |    0    |    0    |    0    |
|          |   sext_ln1116_7_fu_399  |    0    |    0    |    0    |
|          |   sext_ln1116_8_fu_415  |    0    |    0    |    0    |
|          |  sext_ln1118_26_fu_426  |    0    |    0    |    0    |
|          |   sext_ln1116_9_fu_430  |    0    |    0    |    0    |
|          |  sext_ln1118_30_fu_434  |    0    |    0    |    0    |
|          |  sext_ln1118_31_fu_437  |    0    |    0    |    0    |
|          |  sext_ln1118_32_fu_440  |    0    |    0    |    0    |
|          |  sext_ln1192_20_fu_443  |    0    |    0    |    0    |
|          |  sext_ln1192_21_fu_446  |    0    |    0    |    0    |
|          |  sext_ln1116_10_fu_456  |    0    |    0    |    0    |
|          |  sext_ln1192_23_fu_460  |    0    |    0    |    0    |
|          |   sext_ln1192_2_fu_477  |    0    |    0    |    0    |
|          |   sext_ln1118_8_fu_480  |    0    |    0    |    0    |
|          |  sext_ln1118_10_fu_483  |    0    |    0    |    0    |
|          |  sext_ln1118_12_fu_486  |    0    |    0    |    0    |
|          |  sext_ln1118_14_fu_489  |    0    |    0    |    0    |
|          |  sext_ln1118_16_fu_499  |    0    |    0    |    0    |
|          |  sext_ln1118_18_fu_510  |    0    |    0    |    0    |
|          |  sext_ln1118_21_fu_521  |    0    |    0    |    0    |
|          |   sext_ln1192_9_fu_532  |    0    |    0    |    0    |
|          |  sext_ln1192_10_fu_546  |    0    |    0    |    0    |
|   sext   |  sext_ln1192_11_fu_554  |    0    |    0    |    0    |
|          |  sext_ln1118_23_fu_557  |    0    |    0    |    0    |
|          |  sext_ln1192_12_fu_560  |    0    |    0    |    0    |
|          |  sext_ln1192_13_fu_563  |    0    |    0    |    0    |
|          |  sext_ln1118_25_fu_566  |    0    |    0    |    0    |
|          |  sext_ln1192_14_fu_569  |    0    |    0    |    0    |
|          |  sext_ln1118_27_fu_579  |    0    |    0    |    0    |
|          |  sext_ln1118_28_fu_583  |    0    |    0    |    0    |
|          |  sext_ln1192_17_fu_587  |    0    |    0    |    0    |
|          |  sext_ln1118_29_fu_597  |    0    |    0    |    0    |
|          |  sext_ln1192_18_fu_607  |    0    |    0    |    0    |
|          |  sext_ln1192_19_fu_610  |    0    |    0    |    0    |
|          |  sext_ln1118_33_fu_627  |    0    |    0    |    0    |
|          |  sext_ln1192_22_fu_656  |    0    |    0    |    0    |
|          |  sext_ln1118_36_fu_659  |    0    |    0    |    0    |
|          |  sext_ln1118_37_fu_662  |    0    |    0    |    0    |
|          |  sext_ln1192_24_fu_665  |    0    |    0    |    0    |
|          |  sext_ln1118_41_fu_693  |    0    |    0    |    0    |
|          |  sext_ln1118_42_fu_709  |    0    |    0    |    0    |
|          |  sext_ln1118_44_fu_719  |    0    |    0    |    0    |
|          |  sext_ln1192_31_fu_723  |    0    |    0    |    0    |
|          |  sext_ln1118_47_fu_732  |    0    |    0    |    0    |
|          |  sext_ln1118_48_fu_735  |    0    |    0    |    0    |
|          |  sext_ln1192_32_fu_765  |    0    |    0    |    0    |
|          |  sext_ln1192_33_fu_775  |    0    |    0    |    0    |
|          |  sext_ln1192_35_fu_778  |    0    |    0    |    0    |
|          |   sext_ln1118_3_fu_781  |    0    |    0    |    0    |
|          |   sext_ln1192_4_fu_784  |    0    |    0    |    0    |
|          |  sext_ln1118_15_fu_799  |    0    |    0    |    0    |
|          |   sext_ln1116_2_fu_802  |    0    |    0    |    0    |
|          |   sext_ln1192_6_fu_805  |    0    |    0    |    0    |
|          |  sext_ln1118_17_fu_808  |    0    |    0    |    0    |
|          |  sext_ln1118_19_fu_818  |    0    |    0    |    0    |
|          |  sext_ln1118_20_fu_822  |    0    |    0    |    0    |
|          |  sext_ln1192_26_fu_1041 |    0    |    0    |    0    |
|          |  sext_ln1118_43_fu_1058 |    0    |    0    |    0    |
|          |  sext_ln1192_27_fu_1069 |    0    |    0    |    0    |
|          |  sext_ln1192_28_fu_1086 |    0    |    0    |    0    |
|          |  sext_ln1192_29_fu_1103 |    0    |    0    |    0    |
|          |  sext_ln1118_45_fu_1113 |    0    |    0    |    0    |
|          |  sext_ln1118_46_fu_1123 |    0    |    0    |    0    |
|          |  sext_ln1192_30_fu_1141 |    0    |    0    |    0    |
|          |  sext_ln1192_34_fu_1201 |    0    |    0    |    0    |
|          |  sext_ln1192_37_fu_1244 |    0    |    0    |    0    |
|          |  sext_ln1192_5_fu_1270  |    0    |    0    |    0    |
|          |  sext_ln1192_7_fu_1292  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_1_fu_191      |    0    |    0    |    0    |
|          |       tmp_2_fu_205      |    0    |    0    |    0    |
|          |     p_Val2_5_fu_227     |    0    |    0    |    0    |
|          |       tmp_4_fu_245      |    0    |    0    |    0    |
|partselect|       tmp_5_fu_255      |    0    |    0    |    0    |
|          |   trunc_ln708_1_fu_945  |    0    |    0    |    0    |
|          |   trunc_ln708_2_fu_999  |    0    |    0    |    0    |
|          |  trunc_ln708_3_fu_1157  |    0    |    0    |    0    |
|          |  trunc_ln708_4_fu_1260  |    0    |    0    |    0    |
|          |     trunc_ln_fu_1333    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       r_V_1_fu_215      |    0    |    0    |    0    |
|          |      shl_ln_fu_285      |    0    |    0    |    0    |
|          |       r_V_2_fu_292      |    0    |    0    |    0    |
|          |   shl_ln1193_1_fu_306   |    0    |    0    |    0    |
|          |      shl_ln1_fu_327     |    0    |    0    |    0    |
|          |       rhs_V_fu_344      |    0    |    0    |    0    |
|          |       r_V_7_fu_365      |    0    |    0    |    0    |
|          |      r_V_65_fu_382      |    0    |    0    |    0    |
|          |   shl_ln1118_8_fu_419   |    0    |    0    |    0    |
|          |      r_V_70_fu_449      |    0    |    0    |    0    |
|          |      rhs_V_5_fu_463     |    0    |    0    |    0    |
|          |       r_V_8_fu_492      |    0    |    0    |    0    |
|          |   shl_ln1118_4_fu_503   |    0    |    0    |    0    |
|          |   shl_ln1118_6_fu_514   |    0    |    0    |    0    |
|          |       lhs_V_fu_525      |    0    |    0    |    0    |
|          |       r_V_3_fu_572      |    0    |    0    |    0    |
|          |   shl_ln1118_s_fu_590   |    0    |    0    |    0    |
|          |      rhs_V_4_fu_613     |    0    |    0    |    0    |
|          |   shl_ln1118_1_fu_620   |    0    |    0    |    0    |
|          |   shl_ln1192_s_fu_631   |    0    |    0    |    0    |
|          |   shl_ln1192_10_fu_643  |    0    |    0    |    0    |
|          |   shl_ln1192_14_fu_668  |    0    |    0    |    0    |
|          |   shl_ln1192_15_fu_680  |    0    |    0    |    0    |
|          |   shl_ln1192_16_fu_696  |    0    |    0    |    0    |
|          |      r_V_93_fu_712      |    0    |    0    |    0    |
|          |   shl_ln1192_19_fu_739  |    0    |    0    |    0    |
|          |     rhs_V_11_fu_757     |    0    |    0    |    0    |
|          |      shl_ln2_fu_787     |    0    |    0    |    0    |
|          |   shl_ln1118_5_fu_811   |    0    |    0    |    0    |
|bitconcatenate|   shl_ln1192_3_fu_835   |    0    |    0    |    0    |
|          |   shl_ln1192_4_fu_848   |    0    |    0    |    0    |
|          |   shl_ln1192_5_fu_861   |    0    |    0    |    0    |
|          |   shl_ln1192_6_fu_874   |    0    |    0    |    0    |
|          |   shl_ln1192_7_fu_887   |    0    |    0    |    0    |
|          |   shl_ln1192_8_fu_900   |    0    |    0    |    0    |
|          |   shl_ln1192_9_fu_913   |    0    |    0    |    0    |
|          |      rhs_V_3_fu_926     |    0    |    0    |    0    |
|          |   shl_ln1192_11_fu_955  |    0    |    0    |    0    |
|          |   shl_ln1192_12_fu_967  |    0    |    0    |    0    |
|          |   shl_ln1192_13_fu_980  |    0    |    0    |    0    |
|          |  shl_ln1192_17_fu_1009  |    0    |    0    |    0    |
|          |  shl_ln1192_18_fu_1021  |    0    |    0    |    0    |
|          |     rhs_V_6_fu_1034     |    0    |    0    |    0    |
|          |      r_V_92_fu_1051     |    0    |    0    |    0    |
|          |     rhs_V_7_fu_1062     |    0    |    0    |    0    |
|          |     rhs_V_8_fu_1079     |    0    |    0    |    0    |
|          |     rhs_V_9_fu_1096     |    0    |    0    |    0    |
|          |   shl_ln1118_2_fu_1116  |    0    |    0    |    0    |
|          |     rhs_V_10_fu_1133    |    0    |    0    |    0    |
|          |  shl_ln1192_20_fu_1167  |    0    |    0    |    0    |
|          |  shl_ln1192_21_fu_1174  |    0    |    0    |    0    |
|          |     rhs_V_12_fu_1193    |    0    |    0    |    0    |
|          |  shl_ln1192_22_fu_1211  |    0    |    0    |    0    |
|          |  shl_ln1192_23_fu_1224  |    0    |    0    |    0    |
|          |     rhs_V_13_fu_1237    |    0    |    0    |    0    |
|          |   shl_ln1192_1_fu_1273  |    0    |    0    |    0    |
|          |     rhs_V_1_fu_1285     |    0    |    0    |    0    |
|          |   shl_ln1192_2_fu_1302  |    0    |    0    |    0    |
|          |     rhs_V_2_fu_1315     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    52   |    0    |   1867  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add_ln1192_11_reg_2020|   30   |
| add_ln1192_14_reg_1898|   30   |
| add_ln1192_1_reg_2070 |   30   |
| add_ln1192_22_reg_2050|   30   |
| add_ln1192_3_reg_2115 |   30   |
| add_ln1192_5_reg_1970 |   36   |
| add_ln1193_1_reg_1809 |   30   |
| mul_ln1192_10_reg_1995|   30   |
| mul_ln1192_11_reg_2000|   30   |
| mul_ln1192_12_reg_2005|   24   |
| mul_ln1192_13_reg_2010|   24   |
| mul_ln1192_17_reg_2025|   24   |
| mul_ln1192_18_reg_2030|   24   |
| mul_ln1192_1_reg_1944 |   24   |
| mul_ln1192_22_reg_1908|   24   |
| mul_ln1192_24_reg_2040|   24   |
| mul_ln1192_25_reg_2045|   24   |
| mul_ln1192_26_reg_2055|   30   |
| mul_ln1192_27_reg_2060|   30   |
| mul_ln1192_28_reg_2065|   24   |
| mul_ln1192_3_reg_2080 |   24   |
| mul_ln1192_4_reg_2085 |   24   |
| mul_ln1192_6_reg_1975 |   36   |
| mul_ln1192_7_reg_1980 |   30   |
| mul_ln1192_8_reg_1985 |   30   |
| mul_ln1192_9_reg_1990 |   24   |
| mul_ln1193_1_reg_1709 |   24   |
|   p_Val2_5_reg_1714   |   12   |
|    r_V_19_reg_1814    |   24   |
|    r_V_24_reg_1824    |   27   |
|    r_V_33_reg_2075    |   25   |
|    r_V_37_reg_1955    |   18   |
|    r_V_40_reg_1741    |   24   |
|    r_V_41_reg_1829    |   36   |
|    r_V_47_reg_1835    |   28   |
|    r_V_48_reg_1845    |   15   |
|    r_V_56_reg_1850    |   27   |
|    r_V_60_reg_1860    |   15   |
|    r_V_65_reg_1840    |   14   |
|    r_V_66_reg_1877    |   26   |
|    r_V_69_reg_1887    |   18   |
|    r_V_70_reg_1892    |   13   |
|    r_V_72_reg_1770    |   27   |
|    r_V_74_reg_1903    |   27   |
|     r_V_7_reg_1819    |   14   |
|    r_V_82_reg_1923    |   27   |
|    r_V_84_reg_1928    |   25   |
|    r_V_87_reg_2090    |   18   |
|    r_V_88_reg_1855    |   17   |
|    r_V_89_reg_1865    |   27   |
|     r_V_8_reg_1949    |   13   |
|    r_V_90_reg_2015    |   18   |
|    r_V_91_reg_1775    |   24   |
|      r_V_reg_1692     |   24   |
| sext_ln1116_3_reg_1729|   27   |
| sext_ln1116_5_reg_1735|   24   |
|sext_ln1118_18_reg_1960|   16   |
| sext_ln1118_1_reg_1787|   36   |
|sext_ln1118_26_reg_1870|   17   |
| sext_ln1118_9_reg_1804|   16   |
| sext_ln1192_1_reg_1780|   30   |
|sext_ln1192_21_reg_1882|   18   |
| sext_ln1192_2_reg_1933|   30   |
| sext_ln1192_3_reg_1792|   24   |
|  sext_ln1192_reg_1684 |   24   |
| shl_ln1118_6_reg_1965 |   13   |
|    shl_ln1_reg_1799   |   15   |
| sub_ln1192_14_reg_2035|   30   |
|  sub_ln1192_reg_1939  |   30   |
|     tmp_1_reg_1669    |   12   |
|     tmp_2_reg_1697    |   12   |
|     tmp_4_reg_1746    |   12   |
|     tmp_5_reg_1755    |   12   |
| trunc_ln1117_reg_1663 |   12   |
| trunc_ln1192_reg_1913 |   24   |
| trunc_ln708_1_reg_2095|   12   |
| trunc_ln708_2_reg_2100|   12   |
| trunc_ln708_3_reg_2105|   12   |
| trunc_ln708_4_reg_2110|   12   |
|  trunc_ln728_reg_1918 |   16   |
+-----------------------+--------+
|         Total         |  1825  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| grp_fu_1455 |  p1  |   2  |  12  |   24   ||    9    |
| grp_fu_1476 |  p0  |   2  |  24  |   48   ||    9    |
| grp_fu_1520 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_1572 |  p0  |   2  |  27  |   54   ||    9    |
| grp_fu_1626 |  p0  |   2  |  27  |   54   ||    9    |
| grp_fu_1644 |  p1  |   2  |  12  |   24   ||    9    |
| grp_fu_1656 |  p0  |   2  |  25  |   50   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   286  ||  4.221  ||    63   |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   52   |    -   |    0   |  1867  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   63   |
|  Register |    -   |    -   |  1825  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   52   |    4   |  1825  |  1930  |
+-----------+--------+--------+--------+--------+
