Time resolution is 1 ps
Block Memory Generator module system_wrapper.system_i.Acc_to_PS.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module system_wrapper.system_i.Accumalator.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module system_wrapper.system_i.BRAM_Control.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
XilinxAXIVIP: Found at Path: system_wrapper.system_i.PS7.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: system_wrapper.system_i.PS7.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: system_wrapper.system_i.PS7.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: system_wrapper.system_i.PS7.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: system_wrapper.system_i.PS7.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: system_wrapper.system_i.PS7.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: system_wrapper.system_i.PS7.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: system_wrapper.system_i.PS7.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: system_wrapper.system_i.PS7.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
Note:   - SCALING_SCH: in_ptr = 1, out_ptr = 1
Time: 0 ps  Iteration: 0  Process: /system_wrapper/system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__952  File: /home/nehaal-raj/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/axi_wrapper.vhd
Note:   - SCALING_SCH: in_ptr = 1, out_ptr = 1
Time: 0 ps  Iteration: 1  Process: /system_wrapper/system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__952  File: /home/nehaal-raj/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/axi_wrapper.vhd
                   0 else checking line ......x
WARNING: 4 ns system_wrapper.system_i.PS7.processing_system7_0.inst.M_AXI_GP0.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
                   4 else checking line ......1
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
