// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _operator_long_div10_HH_
#define _operator_long_div10_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "lut_div5_chunk.h"

namespace ap_rtl {

struct operator_long_div10 : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > in_r;
    sc_out< sc_lv<64> > ap_return;


    // Module declarations
    operator_long_div10(sc_module_name name);
    SC_HAS_PROCESS(operator_long_div10);

    ~operator_long_div10();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    lut_div5_chunk* grp_lut_div5_chunk_fu_116;
    lut_div5_chunk* grp_lut_div5_chunk_fu_123;
    lut_div5_chunk* grp_lut_div5_chunk_fu_129;
    lut_div5_chunk* grp_lut_div5_chunk_fu_135;
    lut_div5_chunk* grp_lut_div5_chunk_fu_141;
    lut_div5_chunk* grp_lut_div5_chunk_fu_147;
    lut_div5_chunk* grp_lut_div5_chunk_fu_153;
    lut_div5_chunk* grp_lut_div5_chunk_fu_159;
    lut_div5_chunk* grp_lut_div5_chunk_fu_165;
    lut_div5_chunk* grp_lut_div5_chunk_fu_171;
    lut_div5_chunk* call_ret_19_i_i_lut_div5_chunk_fu_177;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > q_chunk_V_0_i_i_reg_537;
    sc_signal< sc_lv<3> > q_chunk_V_0_1_i_i_reg_542;
    sc_signal< sc_lv<3> > q_chunk_V_0_2_i_i_reg_547;
    sc_signal< sc_lv<3> > q_chunk_V_0_3_i_i_reg_552;
    sc_signal< sc_lv<3> > q_chunk_V_0_4_i_i_reg_557;
    sc_signal< sc_lv<3> > q_chunk_V_0_5_i_i_reg_562;
    sc_signal< sc_lv<3> > q_chunk_V_0_6_i_i_reg_567;
    sc_signal< sc_lv<3> > q_chunk_V_0_7_i_i_reg_572;
    sc_signal< sc_lv<3> > q_chunk_V_0_8_i_i_reg_577;
    sc_signal< sc_lv<3> > q_chunk_V_0_9_i_i_reg_582;
    sc_signal< sc_lv<3> > r_V_ret_9_i_i_reg_587;
    sc_signal< sc_lv<3> > p_Result_13_i_i_4_reg_592;
    sc_signal< sc_lv<3> > p_Result_13_10_i_i_reg_597;
    sc_signal< sc_lv<3> > p_Result_13_11_i_i_reg_602;
    sc_signal< sc_lv<3> > p_Result_13_12_i_i_reg_607;
    sc_signal< sc_lv<3> > p_Result_13_13_i_i_reg_612;
    sc_signal< sc_lv<3> > p_Result_13_14_i_i_reg_617;
    sc_signal< sc_lv<3> > p_Result_13_15_i_i_reg_622;
    sc_signal< sc_lv<3> > p_Result_13_16_i_i_reg_627;
    sc_signal< sc_lv<3> > p_Result_13_17_i_i_reg_632;
    sc_signal< sc_lv<3> > p_Result_13_18_i_i_reg_637;
    sc_signal< sc_lv<3> > p_Result_13_19_i_i_reg_642;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_116_ap_ready;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_116_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_116_r_in_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_116_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_116_ap_return_1;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_123_ap_ready;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_123_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_123_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_123_ap_return_1;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_129_ap_ready;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_129_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_129_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_129_ap_return_1;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_135_ap_ready;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_135_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_135_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_135_ap_return_1;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_141_ap_ready;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_141_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_141_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_141_ap_return_1;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_147_ap_ready;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_147_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_147_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_147_ap_return_1;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_153_ap_ready;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_153_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_153_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_153_ap_return_1;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_159_ap_ready;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_159_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_159_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_159_ap_return_1;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_165_ap_ready;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_165_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_165_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_165_ap_return_1;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_171_ap_ready;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_171_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_171_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_171_ap_return_1;
    sc_signal< sc_logic > call_ret_19_i_i_lut_div5_chunk_fu_177_ap_ready;
    sc_signal< sc_lv<3> > call_ret_19_i_i_lut_div5_chunk_fu_177_ap_return_0;
    sc_signal< sc_lv<3> > call_ret_19_i_i_lut_div5_chunk_fu_177_ap_return_1;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<63> > agg_result_V_0_i_i_fu_497_p22;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_state2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_3D;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<32> ap_const_lv32_3C;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_agg_result_V_0_i_i_fu_497_p22();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_grp_lut_div5_chunk_fu_116_d_V();
    void thread_grp_lut_div5_chunk_fu_116_r_in_V();
    void thread_grp_lut_div5_chunk_fu_123_d_V();
    void thread_grp_lut_div5_chunk_fu_129_d_V();
    void thread_grp_lut_div5_chunk_fu_135_d_V();
    void thread_grp_lut_div5_chunk_fu_141_d_V();
    void thread_grp_lut_div5_chunk_fu_147_d_V();
    void thread_grp_lut_div5_chunk_fu_153_d_V();
    void thread_grp_lut_div5_chunk_fu_159_d_V();
    void thread_grp_lut_div5_chunk_fu_165_d_V();
    void thread_grp_lut_div5_chunk_fu_171_d_V();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
