Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Serefcan/Desktop/Seref/FPGA_Codes/ShiftRegister/test_ShiftReg_isim_beh.exe -prj C:/Users/Serefcan/Desktop/Seref/FPGA_Codes/ShiftRegister/test_ShiftReg_beh.prj work.test_ShiftReg 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Serefcan/Desktop/Seref/FPGA_Codes/ShiftRegister/ShiftReg.vhd" into library work
Parsing VHDL file "C:/Users/Serefcan/Desktop/Seref/FPGA_Codes/ShiftRegister/test_ShiftReg.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity ShiftReg [shiftreg_default]
Compiling architecture behavior of entity test_shiftreg
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable C:/Users/Serefcan/Desktop/Seref/FPGA_Codes/ShiftRegister/test_ShiftReg_isim_beh.exe
Fuse Memory Usage: 36052 KB
Fuse CPU Usage: 296 ms
