// Seed: 2371047522
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    output wand id_2,
    input uwire id_3,
    output wire id_4,
    output tri id_5,
    input wor id_6,
    input tri1 id_7,
    input tri0 id_8,
    input wor id_9,
    input wand id_10,
    output tri0 id_11,
    output wire id_12,
    output wor id_13,
    input wor id_14,
    output supply0 id_15,
    output wor id_16
);
  logic id_18;
  ;
  assign id_2 = 1;
  localparam integer id_19 = 1;
  assign {1} = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd72,
    parameter id_4 = 32'd25
) (
    input  tri  id_0,
    input  wor  _id_1,
    output tri0 id_2
);
  logic _id_4 = id_4;
  wire [id_4 : id_1  ?  id_1 : id_1] id_5, id_6;
  logic id_7;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2
  );
  logic id_8;
endmodule
