###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID c125m-16.EECS.Berkeley.EDU)
#  Generated on:      Sun Dec 13 20:04:29 2020
#  Design:            riscv_top
#  Command:           opt_design -post_route -setup -hold
###############################################################
Path 1: MET (115.718 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+   93.400 (P)    0.000 (I)
            Arrival:=  847.838        0.000

 Clock Gating Setup:-   24.120
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  723.718
       Launch Clock:=    0.000
          Data Path:+  608.000
              Slack:=  115.718
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                                 |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  65.600 |  65.700 | 
     | FE_PHN1706_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  29.400 |  74.600 | 140.300 | 
     | FE_PHN1345_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                                 |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  50.000 |  42.600 | 182.900 | 
     | FE_PHN1035_reset                                   |       |       |  F   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  42.500 |  78.000 | 260.900 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 163.500 | 130.400 | 391.300 | 
     | cpu/stage1/FE_DBTN91_reset                         |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     62 | 231.300 |  91.100 | 482.400 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset       |       |       |  R   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     43 | 216.700 |  62.100 | 544.500 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset       |       |       |  R   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g70325/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 130.800 |  25.100 | 569.600 | 
     | cpu/stage1/regfile/n_1639                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/FE_PH |       | A->Y  |  F   | HB1xp67_ASAP7_75t_SRAM |      1 |  52.300 |  38.400 | 608.000 | 
     | C1429_n_1639/Y                                     |       |       |      |                        |        |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/FE_PH |       |       |  F   | (net)                  |      1 |         |         |         | 
     | N1429_n_1639                                       |       |       |      |                        |        |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  13.800 |   0.000 | 608.000 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 41.200 | 847.838 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 31.500 |  5.700 | 847.838 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET (116.708 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+   94.700 (P)    0.000 (I)
            Arrival:=  849.138        0.000

 Clock Gating Setup:-   24.331
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  724.807
       Launch Clock:=    0.000
          Data Path:+  608.100
              Slack:=  116.708
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                                 |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  65.600 |  65.700 | 
     | FE_PHN1706_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  29.400 |  74.600 | 140.300 | 
     | FE_PHN1345_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                                 |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  50.000 |  42.600 | 182.900 | 
     | FE_PHN1035_reset                                   |       |       |  F   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  42.500 |  78.000 | 260.900 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 163.500 | 130.400 | 391.300 | 
     | cpu/stage1/FE_DBTN91_reset                         |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     62 | 231.300 |  91.100 | 482.400 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset       |       |       |  R   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     43 | 216.700 |  58.300 | 540.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset       |       |       |  R   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g70316/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 127.500 |  28.800 | 569.500 | 
     | cpu/stage1/regfile/n_1641                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/FE_PH |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SL   |      1 |  56.400 |  38.600 | 608.100 | 
     | C1410_n_1641/Y                                     |       |       |      |                        |        |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/FE_PH |       |       |  F   | (net)                  |      1 |         |         |         | 
     | N1410_n_1641                                       |       |       |      |                        |        |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  14.800 |   0.000 | 608.100 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 42.500 | 849.138 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 31.700 |  7.000 | 849.138 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET (124.766 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+   93.100 (P)    0.000 (I)
            Arrival:=  847.538        0.000

 Clock Gating Setup:-   25.172
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  722.366
       Launch Clock:=    0.000
          Data Path:+  597.600
              Slack:=  124.766
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                                 |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  65.600 |  65.700 | 
     | FE_PHN1706_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  29.400 |  74.600 | 140.300 | 
     | FE_PHN1345_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                                 |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  50.000 |  42.600 | 182.900 | 
     | FE_PHN1035_reset                                   |       |       |  F   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  42.500 |  78.000 | 260.900 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 163.500 | 130.400 | 391.300 | 
     | cpu/stage1/FE_DBTN91_reset                         |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     62 | 231.300 |  91.100 | 482.400 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset       |       |       |  R   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     43 | 216.700 |  56.700 | 539.100 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset       |       |       |  R   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g70317/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 125.800 |  18.500 | 557.600 | 
     | cpu/stage1/regfile/FE_PHN1378_n_1645               |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/FE_PHC1378_n_1645/Y             |       | A->Y  |  F   | HB1xp67_ASAP7_75t_SRAM |      1 |  45.900 |  40.000 | 597.600 | 
     | cpu/stage1/regfile/n_1645                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  18.800 |   0.200 | 597.600 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 40.900 | 847.538 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 31.500 |  5.400 | 847.538 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET (131.924 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[8][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[8][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  141.300 (P)    0.000 (I)
            Arrival:=  895.738        0.000

              Setup:-   14.314
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  781.424
       Launch Clock:=    0.000
          Data Path:+  649.500
              Slack:=  131.924
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  84.700 | 541.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g73958/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     10 | 112.400 | 107.800 | 649.500 | 
     | cpu/stage1/regfile/n_88                        |       |       |  R   | (net)                  |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[8][15]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     10 | 194.700 |   0.800 | 649.500 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 41.200 | 847.438 | 
     | cpu/stage1/regfile/CTS_52                          |       |           |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 35.400 | 13.400 | 860.838 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_46                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00072/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 13.800 | 34.900 | 895.738 | 
     | cpu/stage1/regfile/CTS_47                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[8][15]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 43.800 |  4.700 | 895.738 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET (132.845 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+   94.000 (P)    0.000 (I)
            Arrival:=  848.438        0.000

 Clock Gating Setup:-   24.393
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  724.045
       Launch Clock:=    0.000
          Data Path:+  591.200
              Slack:=  132.845
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                                 |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  65.600 |  65.700 | 
     | FE_PHN1706_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  29.400 |  74.600 | 140.300 | 
     | FE_PHN1345_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                                 |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  50.000 |  42.600 | 182.900 | 
     | FE_PHN1035_reset                                   |       |       |  F   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  42.500 |  78.000 | 260.900 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 163.500 | 130.400 | 391.300 | 
     | cpu/stage1/FE_DBTN91_reset                         |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     62 | 231.300 |  91.100 | 482.400 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset       |       |       |  R   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     43 | 216.700 |  56.600 | 539.000 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset       |       |       |  R   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g70299/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 125.800 |  21.700 | 560.700 | 
     | cpu/stage1/regfile/FE_PHN1377_n_1653               |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/FE_PHC1377_n_1653/Y             |       | A->Y  |  F   | HB2xp67_ASAP7_75t_SL   |      1 |  49.400 |  30.500 | 591.200 | 
     | cpu/stage1/regfile/n_1653                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  15.100 |   0.200 | 591.200 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 41.800 | 848.438 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 31.600 |  6.300 | 848.438 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET (133.200 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+   86.400 (P)    0.000 (I)
            Arrival:=  840.838        0.000

 Clock Gating Setup:-   30.638
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  710.200
       Launch Clock:=    0.000
          Data Path:+  577.000
              Slack:=  133.200
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                                 |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  65.600 |  65.700 | 
     | FE_PHN1706_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  29.400 |  74.600 | 140.300 | 
     | FE_PHN1345_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                                 |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  50.000 |  42.600 | 182.900 | 
     | FE_PHN1035_reset                                   |       |       |  F   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  42.500 |  78.000 | 260.900 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 163.500 | 130.400 | 391.300 | 
     | cpu/stage1/FE_DBTN91_reset                         |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     62 | 231.300 |  91.100 | 482.400 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset       |       |       |  R   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     43 | 216.700 |  68.100 | 550.500 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset       |       |       |  R   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g70311/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 135.200 |  26.500 | 577.000 | 
     | cpu/stage1/regfile/n_1651                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  54.100 |   0.200 | 577.000 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 33.300 | 800.338 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 30.100 | 40.500 | 840.838 | 
     | cpu/CTS_1                                          |       |      |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      3 | 35.300 |  9.300 | 840.838 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET (133.710 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[5][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[5][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  137.000 (P)    0.000 (I)
            Arrival:=  891.438        0.000

              Setup:-   13.428
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  778.010
       Launch Clock:=    0.000
          Data Path:+  644.300
              Slack:=  133.710
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  84.700 | 541.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g74048/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      9 | 112.400 | 102.600 | 644.300 | 
     | cpu/stage1/regfile/n_76                        |       |       |  R   | (net)                  |      9 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[5][15]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      9 | 181.900 |   1.500 | 644.300 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 33.300 | 800.338 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 30.100 | 40.500 | 840.838 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 35.300 | 12.000 | 852.838 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_54                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00081/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 11.200 | 38.600 | 891.438 | 
     | cpu/stage1/regfile/CTS_53                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[5][15]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 49.900 | 10.800 | 891.438 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET (134.531 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+   88.200 (P)    0.000 (I)
            Arrival:=  842.638        0.000

 Clock Gating Setup:-   30.707
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  711.931
       Launch Clock:=    0.000
          Data Path:+  577.400
              Slack:=  134.531
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                                 |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  65.600 |  65.700 | 
     | FE_PHN1706_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  29.400 |  74.600 | 140.300 | 
     | FE_PHN1345_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                                 |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  50.000 |  42.600 | 182.900 | 
     | FE_PHN1035_reset                                   |       |       |  F   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  42.500 |  78.000 | 260.900 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 163.500 | 130.400 | 391.300 | 
     | cpu/stage1/FE_DBTN91_reset                         |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     62 | 231.300 |  91.100 | 482.400 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset       |       |       |  R   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     43 | 216.700 |  67.100 | 549.500 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset       |       |       |  R   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g70315/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 134.500 |  27.900 | 577.400 | 
     | cpu/stage1/regfile/n_1644                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  55.700 |   0.200 | 577.400 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00123/Y           |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 34.600 | 36.400 | 842.638 | 
     | cpu/stage1/regfile/CTS_66                          |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      5 | 28.900 |  1.100 | 842.638 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET (134.720 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+   94.700 (P)    0.000 (I)
            Arrival:=  849.138        0.000

 Clock Gating Setup:-   32.318
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  716.820
       Launch Clock:=    0.000
          Data Path:+  582.100
              Slack:=  134.720
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                                 |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  65.600 |  65.700 | 
     | FE_PHN1706_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  29.400 |  74.600 | 140.300 | 
     | FE_PHN1345_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                                 |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  50.000 |  42.600 | 182.900 | 
     | FE_PHN1035_reset                                   |       |       |  F   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  42.500 |  78.000 | 260.900 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 163.500 | 130.400 | 391.300 | 
     | cpu/stage1/FE_DBTN91_reset                         |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     62 | 231.300 |  91.100 | 482.400 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset       |       |       |  R   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     43 | 216.700 |  67.300 | 549.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset       |       |       |  R   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g70278/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 134.500 |  32.400 | 582.100 | 
     | cpu/stage1/regfile/n_1632                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  61.300 |   0.300 | 582.100 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 42.900 | 849.138 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 35.500 |  5.800 | 849.138 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET (135.201 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[4][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[4][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  145.100 (P)    0.000 (I)
            Arrival:=  899.538        0.000

              Setup:-   14.337
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  785.201
       Launch Clock:=    0.000
          Data Path:+  650.000
              Slack:=  135.201
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  84.700 | 541.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g73958/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     10 | 112.400 | 108.300 | 650.000 | 
     | cpu/stage1/regfile/n_88                        |       |       |  R   | (net)                  |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[4][15]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     10 | 194.800 |   1.300 | 650.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 39.400 | 845.638 | 
     | cpu/stage1/regfile/CTS_52                          |       |           |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 34.900 | 11.900 | 857.538 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_50                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00084/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 10.900 | 42.000 | 899.538 | 
     | cpu/stage1/regfile/CTS_51                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[4][15]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 50.600 | 13.800 | 899.538 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET (135.724 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[25][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[25][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  145.000 (P)    0.000 (I)
            Arrival:=  899.438        0.000

              Setup:-   14.314
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  785.124
       Launch Clock:=    0.000
          Data Path:+  649.400
              Slack:=  135.724
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  84.700 | 541.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g73958/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     10 | 112.400 | 107.700 | 649.400 | 
     | cpu/stage1/regfile/n_88                        |       |       |  R   | (net)                  |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[25][15]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     10 | 194.700 |   0.700 | 649.400 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 41.600 | 847.838 | 
     | cpu/stage1/regfile/CTS_52                          |       |           |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 35.500 | 11.900 | 859.738 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_32                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00021/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 10.900 | 39.700 | 899.438 | 
     | cpu/stage1/regfile/CTS_33                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[25][15]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 44.600 |  7.100 | 899.438 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET (136.666 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+   94.800 (P)    0.000 (I)
            Arrival:=  849.238        0.000

 Clock Gating Setup:-   32.272
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  716.966
       Launch Clock:=    0.000
          Data Path:+  580.300
              Slack:=  136.666
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                                 |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  65.600 |  65.700 | 
     | FE_PHN1706_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  29.400 |  74.600 | 140.300 | 
     | FE_PHN1345_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                                 |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  50.000 |  42.600 | 182.900 | 
     | FE_PHN1035_reset                                   |       |       |  F   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  42.500 |  78.000 | 260.900 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 163.500 | 130.400 | 391.300 | 
     | cpu/stage1/FE_DBTN91_reset                         |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     62 | 231.300 |  91.100 | 482.400 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset       |       |       |  R   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     43 | 216.700 |  65.200 | 547.600 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset       |       |       |  R   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g70300/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 133.200 |  32.700 | 580.300 | 
     | cpu/stage1/regfile/n_1655                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGI |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  61.400 |   0.400 | 580.300 | 
     | C_INST/ENA                                         |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 42.600 | 849.238 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGI |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 31.800 |  7.100 | 849.238 | 
     | C_INST/CLK                                         |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET (137.741 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+   91.200 (P)    0.000 (I)
            Arrival:=  845.638        0.000

 Clock Gating Setup:-   30.997
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  714.641
       Launch Clock:=    0.000
          Data Path:+  576.900
              Slack:=  137.741
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                                 |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  65.600 |  65.700 | 
     | FE_PHN1706_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  29.400 |  74.600 | 140.300 | 
     | FE_PHN1345_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                                 |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  50.000 |  42.600 | 182.900 | 
     | FE_PHN1035_reset                                   |       |       |  F   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  42.500 |  78.000 | 260.900 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 163.500 | 130.400 | 391.300 | 
     | cpu/stage1/FE_DBTN91_reset                         |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     62 | 231.300 |  91.100 | 482.400 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset       |       |       |  R   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     43 | 216.700 |  67.100 | 549.500 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset       |       |       |  R   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g70326/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 134.500 |  27.400 | 576.900 | 
     | cpu/stage1/regfile/n_1652                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  55.000 |   0.200 | 576.900 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 39.400 | 845.638 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 34.900 |  2.300 | 845.638 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET (138.419 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[7][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[7][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  148.100 (P)    0.000 (I)
            Arrival:=  902.538        0.000

              Setup:-   14.319
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  788.219
       Launch Clock:=    0.000
          Data Path:+  649.800
              Slack:=  138.419
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  84.700 | 541.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g73958/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     10 | 112.400 | 108.100 | 649.800 | 
     | cpu/stage1/regfile/n_88                        |       |       |  R   | (net)                  |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[7][15]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     10 | 194.800 |   1.100 | 649.800 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 39.900 | 846.138 | 
     | cpu/stage1/regfile/CTS_52                          |       |           |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 34.900 | 13.800 | 859.938 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_48                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00075/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 14.300 | 42.600 | 902.538 | 
     | cpu/stage1/regfile/CTS_49                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[7][15]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 47.200 |  3.900 | 902.538 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET (138.578 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[30][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[30][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  148.500 (P)    0.000 (I)
            Arrival:=  902.938        0.000

              Setup:-   14.360
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  788.578
       Launch Clock:=    0.000
          Data Path:+  650.000
              Slack:=  138.578
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  84.700 | 541.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g73958/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     10 | 112.400 | 108.300 | 650.000 | 
     | cpu/stage1/regfile/n_88                        |       |       |  R   | (net)                  |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[30][15]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     10 | 194.800 |   1.300 | 650.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 39.800 | 846.038 | 
     | cpu/stage1/regfile/CTS_52                          |       |           |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 34.900 | 11.800 | 857.838 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_26                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00006/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 10.800 | 45.100 | 902.938 | 
     | cpu/stage1/regfile/CTS_27                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[30][15]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 56.900 |  7.300 | 902.938 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET (138.706 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+   91.600 (P)    0.000 (I)
            Arrival:=  846.038        0.000

 Clock Gating Setup:-   31.732
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  714.306
       Launch Clock:=    0.000
          Data Path:+  575.600
              Slack:=  138.706
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                                 |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  65.600 |  65.700 | 
     | FE_PHN1706_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  29.400 |  74.600 | 140.300 | 
     | FE_PHN1345_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                                 |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  50.000 |  42.600 | 182.900 | 
     | FE_PHN1035_reset                                   |       |       |  F   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  42.500 |  78.000 | 260.900 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 163.500 | 130.400 | 391.300 | 
     | cpu/stage1/FE_DBTN91_reset                         |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     62 | 231.300 |  91.100 | 482.400 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset       |       |       |  R   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     43 | 216.700 |  62.400 | 544.800 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset       |       |       |  R   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g70297/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 131.000 |  30.800 | 575.600 | 
     | cpu/stage1/regfile/n_1626                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  58.600 |   0.300 | 575.600 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 39.800 | 846.038 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 34.900 |  2.700 | 846.038 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET (138.886 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[31][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[31][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  148.800 (P)    0.000 (I)
            Arrival:=  903.238        0.000

              Setup:-   14.352
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  788.886
       Launch Clock:=    0.000
          Data Path:+  650.000
              Slack:=  138.886
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  84.700 | 541.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g73958/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     10 | 112.400 | 108.300 | 650.000 | 
     | cpu/stage1/regfile/n_88                        |       |       |  R   | (net)                  |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[31][15]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     10 | 194.800 |   1.300 | 650.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 42.200 | 848.438 | 
     | cpu/stage1/regfile/CTS_52                          |       |           |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 35.500 | 11.700 | 860.138 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_25                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00003/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 10.600 | 43.100 | 903.238 | 
     | cpu/stage1/regfile/CTS_24                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[31][15]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 51.800 | 14.300 | 903.238 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET (141.491 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[29][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[29][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  151.200 (P)    0.000 (I)
            Arrival:=  905.638        0.000

              Setup:-   14.347
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  791.291
       Launch Clock:=    0.000
          Data Path:+  649.800
              Slack:=  141.491
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  84.700 | 541.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g73958/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     10 | 112.400 | 108.100 | 649.800 | 
     | cpu/stage1/regfile/n_88                        |       |       |  R   | (net)                  |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[29][15]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     10 | 194.800 |   1.100 | 649.800 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 40.800 | 847.038 | 
     | cpu/stage1/regfile/CTS_52                          |       |           |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 35.300 | 13.600 | 860.638 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_28                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00009/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 13.900 | 45.000 | 905.638 | 
     | cpu/stage1/regfile/CTS_29                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[29][15]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 53.400 |  8.100 | 905.638 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET (141.599 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[19][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[19][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  150.600 (P)    0.000 (I)
            Arrival:=  905.038        0.000

              Setup:-   14.339
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  790.699
       Launch Clock:=    0.000
          Data Path:+  649.100
              Slack:=  141.599
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  84.700 | 541.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g73958/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     10 | 112.400 | 107.400 | 649.100 | 
     | cpu/stage1/regfile/n_88                        |       |       |  R   | (net)                  |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[19][15]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     10 | 194.700 |   0.400 | 649.100 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 41.200 | 847.838 | 
     | cpu/stage1/regfile/CTS_23                          |       |           |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 31.500 | 12.200 | 860.038 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_7                           |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00039/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 11.700 | 45.000 | 905.038 | 
     | cpu/stage1/regfile/CTS_8                           |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[19][15]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 53.200 |  7.900 | 905.038 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET (142.151 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+   91.700 (P)    0.000 (I)
            Arrival:=  846.138        0.000

 Clock Gating Setup:-   31.387
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  714.751
       Launch Clock:=    0.000
          Data Path:+  572.600
              Slack:=  142.151
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                                 |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  65.600 |  65.700 | 
     | FE_PHN1706_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  29.400 |  74.600 | 140.300 | 
     | FE_PHN1345_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                                 |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  50.000 |  42.600 | 182.900 | 
     | FE_PHN1035_reset                                   |       |       |  F   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  42.500 |  78.000 | 260.900 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 163.500 | 130.400 | 391.300 | 
     | cpu/stage1/FE_DBTN91_reset                         |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     62 | 231.300 |  91.100 | 482.400 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset       |       |       |  R   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     43 | 216.700 |  60.700 | 543.100 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset       |       |       |  R   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g70298/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 129.600 |  29.500 | 572.600 | 
     | cpu/stage1/regfile/n_1649                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  56.900 |   0.300 | 572.600 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 39.900 | 846.138 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 34.900 |  2.800 | 846.138 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET (142.200 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[28][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[28][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  151.500 (P)    0.000 (I)
            Arrival:=  905.938        0.000

              Setup:-   14.338
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  791.600
       Launch Clock:=    0.000
          Data Path:+  649.400
              Slack:=  142.200
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  84.700 | 541.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g73958/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     10 | 112.400 | 107.700 | 649.400 | 
     | cpu/stage1/regfile/n_88                        |       |       |  R   | (net)                  |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[28][15]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     10 | 194.700 |   0.700 | 649.400 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 40.000 | 846.238 | 
     | cpu/stage1/regfile/CTS_52                          |       |           |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 34.900 | 13.700 | 859.938 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_30                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00012/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 14.300 | 46.000 | 905.938 | 
     | cpu/stage1/regfile/CTS_31                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[28][15]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 53.100 |  7.600 | 905.938 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET (143.106 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+   89.700 (P)    0.000 (I)
            Arrival:=  844.138        0.000

 Clock Gating Setup:-   30.532
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  713.606
       Launch Clock:=    0.000
          Data Path:+  570.500
              Slack:=  143.106
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                                 |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  65.600 |  65.700 | 
     | FE_PHN1706_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  29.400 |  74.600 | 140.300 | 
     | FE_PHN1345_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                                 |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  50.000 |  42.600 | 182.900 | 
     | FE_PHN1035_reset                                   |       |       |  F   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  42.500 |  78.000 | 260.900 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 163.500 | 130.400 | 391.300 | 
     | cpu/stage1/FE_DBTN91_reset                         |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     62 | 231.300 |  91.100 | 482.400 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset       |       |       |  R   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     43 | 216.700 |  60.700 | 543.100 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset       |       |       |  R   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g70301/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 129.600 |  27.400 | 570.500 | 
     | cpu/stage1/regfile/n_1650                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  54.600 |   0.300 | 570.500 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00123/Y           |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 34.600 | 37.900 | 844.138 | 
     | cpu/stage1/regfile/CTS_66                          |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      5 | 29.400 |  2.600 | 844.138 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET (143.305 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+   93.400 (P)    0.000 (I)
            Arrival:=  847.838        0.000

 Clock Gating Setup:-   30.333
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  717.505
       Launch Clock:=    0.000
          Data Path:+  574.200
              Slack:=  143.305
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                                 |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  65.600 |  65.700 | 
     | FE_PHN1706_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  29.400 |  74.600 | 140.300 | 
     | FE_PHN1345_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                                 |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  50.000 |  42.600 | 182.900 | 
     | FE_PHN1035_reset                                   |       |       |  F   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  42.500 |  78.000 | 260.900 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 163.500 | 130.400 | 391.300 | 
     | cpu/stage1/FE_DBTN91_reset                         |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     62 | 231.300 |  91.100 | 482.400 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset       |       |       |  R   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     43 | 216.700 |  67.300 | 549.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset       |       |       |  R   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g70308/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 134.500 |  24.500 | 574.200 | 
     | cpu/stage1/regfile/n_1631                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  51.600 |   0.100 | 574.200 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 41.600 | 847.838 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 35.500 |  4.500 | 847.838 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET (144.807 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+   94.300 (P)    0.000 (I)
            Arrival:=  848.738        0.000

 Clock Gating Setup:-   30.931
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  717.807
       Launch Clock:=    0.000
          Data Path:+  573.000
              Slack:=  144.807
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                                 |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  65.600 |  65.700 | 
     | FE_PHN1706_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  29.400 |  74.600 | 140.300 | 
     | FE_PHN1345_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                                 |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  50.000 |  42.600 | 182.900 | 
     | FE_PHN1035_reset                                   |       |       |  F   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  42.500 |  78.000 | 260.900 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 163.500 | 130.400 | 391.300 | 
     | cpu/stage1/FE_DBTN91_reset                         |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     62 | 231.300 |  91.100 | 482.400 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset       |       |       |  R   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     43 | 216.700 |  63.000 | 545.400 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset       |       |       |  R   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g70277/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 131.500 |  27.600 | 573.000 | 
     | cpu/stage1/regfile/n_1647                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  54.800 |   0.200 | 573.000 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 42.100 | 848.738 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 31.700 |  6.600 | 848.738 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET (145.528 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+   94.200 (P)    0.000 (I)
            Arrival:=  848.638        0.000

 Clock Gating Setup:-   29.710
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  718.928
       Launch Clock:=    0.000
          Data Path:+  573.400
              Slack:=  145.528
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                                 |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  65.600 |  65.700 | 
     | FE_PHN1706_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  29.400 |  74.600 | 140.300 | 
     | FE_PHN1345_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                                 |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  50.000 |  42.600 | 182.900 | 
     | FE_PHN1035_reset                                   |       |       |  F   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  42.500 |  78.000 | 260.900 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 163.500 | 130.400 | 391.300 | 
     | cpu/stage1/FE_DBTN91_reset                         |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     62 | 231.300 |  91.100 | 482.400 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset       |       |       |  R   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     43 | 216.700 |  66.100 | 548.500 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset       |       |       |  R   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g70294/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 133.900 |  24.900 | 573.400 | 
     | cpu/stage1/regfile/n_1643                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CG |       | ENA   |  F   | ICGx3_ASAP7_75t_SL     |      1 |  52.000 |   0.100 | 573.400 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 42.400 | 848.638 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CG |       | CLK  |  R   | ICGx3_ASAP7_75t_SL     |     14 | 35.600 |  5.300 | 848.638 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET (146.022 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+   93.000 (P)    0.000 (I)
            Arrival:=  847.438        0.000

 Clock Gating Setup:-   31.716
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  715.722
       Launch Clock:=    0.000
          Data Path:+  569.700
              Slack:=  146.022
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                                 |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  65.600 |  65.700 | 
     | FE_PHN1706_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  29.400 |  74.600 | 140.300 | 
     | FE_PHN1345_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                                 |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  50.000 |  42.600 | 182.900 | 
     | FE_PHN1035_reset                                   |       |       |  F   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  42.500 |  78.000 | 260.900 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 163.500 | 130.400 | 391.300 | 
     | cpu/stage1/FE_DBTN91_reset                         |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     62 | 231.300 |  91.100 | 482.400 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset       |       |       |  R   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     43 | 216.700 |  56.800 | 539.200 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset       |       |       |  R   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g70295/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 125.900 |  30.500 | 569.700 | 
     | cpu/stage1/regfile/n_1648                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  58.400 |   0.400 | 569.700 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 41.200 | 847.438 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 35.400 |  4.100 | 847.438 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET (146.058 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+   94.300 (P)    0.000 (I)
            Arrival:=  848.738        0.000

 Clock Gating Setup:-   30.380
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  718.358
       Launch Clock:=    0.000
          Data Path:+  572.300
              Slack:=  146.058
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                                 |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  65.600 |  65.700 | 
     | FE_PHN1706_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  29.400 |  74.600 | 140.300 | 
     | FE_PHN1345_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                                 |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  50.000 |  42.600 | 182.900 | 
     | FE_PHN1035_reset                                   |       |       |  F   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  42.500 |  78.000 | 260.900 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 163.500 | 130.400 | 391.300 | 
     | cpu/stage1/FE_DBTN91_reset                         |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     62 | 231.300 |  91.100 | 482.400 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset       |       |       |  R   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     43 | 216.700 |  65.200 | 547.600 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset       |       |       |  R   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g70312/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 133.200 |  24.700 | 572.300 | 
     | cpu/stage1/regfile/n_1640                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  51.800 |   0.100 | 572.300 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 42.500 | 848.738 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 35.600 |  5.400 | 848.738 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET (146.107 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[9][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[9][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  155.500 (P)    0.000 (I)
            Arrival:=  909.938        0.000

              Setup:-   14.331
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  795.607
       Launch Clock:=    0.000
          Data Path:+  649.500
              Slack:=  146.107
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  84.700 | 541.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g73958/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     10 | 112.400 | 107.800 | 649.500 | 
     | cpu/stage1/regfile/n_88                        |       |       |  R   | (net)                  |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[9][15]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     10 | 194.700 |   0.800 | 649.500 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 42.100 | 848.738 | 
     | cpu/stage1/regfile/CTS_23                          |       |           |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 31.700 | 13.600 | 862.338 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_17                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00069/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 14.200 | 47.600 | 909.938 | 
     | cpu/stage1/regfile/CTS_18                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[9][15]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 51.100 |  9.400 | 909.938 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET (146.420 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[24][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[24][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  149.100 (P)    0.000 (I)
            Arrival:=  903.538        0.000

              Setup:-   13.418
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  790.120
       Launch Clock:=    0.000
          Data Path:+  643.700
              Slack:=  146.420
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  84.700 | 541.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g74048/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      9 | 112.400 | 102.000 | 643.700 | 
     | cpu/stage1/regfile/n_76                        |       |       |  R   | (net)                  |      9 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[24][15]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      9 | 181.900 |   0.900 | 643.700 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 42.900 | 849.138 | 
     | cpu/stage1/regfile/CTS_52                          |       |           |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 35.500 | 11.900 | 861.038 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_34                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00024/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 11.000 | 42.500 | 903.538 | 
     | cpu/stage1/regfile/CTS_35                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[24][15]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 48.700 |  7.800 | 903.538 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET (148.059 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[15][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[15][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  151.500 (P)    0.000 (I)
            Arrival:=  905.938        0.000

              Setup:-   13.479
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  792.459
       Launch Clock:=    0.000
          Data Path:+  644.400
              Slack:=  148.059
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  84.700 | 541.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g74048/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      9 | 112.400 | 102.700 | 644.400 | 
     | cpu/stage1/regfile/n_76                        |       |       |  R   | (net)                  |      9 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[15][15]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      9 | 181.900 |   1.600 | 644.400 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 42.500 | 849.138 | 
     | cpu/stage1/regfile/CTS_23                          |       |           |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 31.700 | 11.900 | 861.038 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_11                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00051/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 11.200 | 44.900 | 905.938 | 
     | cpu/stage1/regfile/CTS_12                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[15][15]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 56.400 | 16.100 | 905.938 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET (149.878 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[13][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[13][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  152.800 (P)    0.000 (I)
            Arrival:=  907.238        0.000

              Setup:-   13.460
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  793.778
       Launch Clock:=    0.000
          Data Path:+  643.900
              Slack:=  149.878
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  84.700 | 541.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g74048/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      9 | 112.400 | 102.200 | 643.900 | 
     | cpu/stage1/regfile/n_76                        |       |       |  R   | (net)                  |      9 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[13][15]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      9 | 181.900 |   1.100 | 643.900 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 42.400 | 848.638 | 
     | cpu/stage1/regfile/CTS_52                          |       |           |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CG |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |      1 | 35.600 | 15.300 | 863.938 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_44                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00057/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 10.300 | 43.300 | 907.238 | 
     | cpu/stage1/regfile/CTS_45                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[13][15]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 54.300 |  7.200 | 907.238 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET (150.125 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[17][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[17][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  152.700 (P)    0.000 (I)
            Arrival:=  907.138        0.000

              Setup:-   13.413
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  793.725
       Launch Clock:=    0.000
          Data Path:+  643.600
              Slack:=  150.125
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  84.700 | 541.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g74048/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      9 | 112.400 | 101.900 | 643.600 | 
     | cpu/stage1/regfile/n_76                        |       |       |  R   | (net)                  |      9 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[17][15]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      9 | 181.900 |   0.800 | 643.600 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 41.200 | 847.838 | 
     | cpu/stage1/regfile/CTS_23                          |       |           |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 31.500 | 13.100 | 860.938 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_9                           |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00045/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 13.400 | 46.200 | 907.138 | 
     | cpu/stage1/regfile/CTS_10                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[17][15]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 47.800 |  6.300 | 907.138 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET (150.156 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[8][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[8][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  141.300 (P)    0.000 (I)
            Arrival:=  895.738        0.000

              Setup:-   11.782
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  783.956
       Launch Clock:=    0.000
          Data Path:+  633.800
              Slack:=  150.156
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  86.000 | 543.000 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g73749/Y                    |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL  |     15 | 112.600 |  90.800 | 633.800 | 
     | cpu/stage1/regfile/n_118                       |       |       |  R   | (net)                  |     15 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[8][26]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     15 | 158.400 |   2.800 | 633.800 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 41.200 | 847.438 | 
     | cpu/stage1/regfile/CTS_52                          |       |           |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 35.400 | 13.400 | 860.838 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_46                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00072/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 13.800 | 34.900 | 895.738 | 
     | cpu/stage1/regfile/CTS_47                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[8][26]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 43.800 |  4.700 | 895.738 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET (150.650 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[21][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[21][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  154.100 (P)    0.000 (I)
            Arrival:=  908.538        0.000

              Setup:-   13.488
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  795.050
       Launch Clock:=    0.000
          Data Path:+  644.400
              Slack:=  150.650
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  84.700 | 541.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g74048/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      9 | 112.400 | 102.700 | 644.400 | 
     | cpu/stage1/regfile/n_76                        |       |       |  R   | (net)                  |      9 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[21][15]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      9 | 181.900 |   1.600 | 644.400 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 41.900 | 848.138 | 
     | cpu/stage1/regfile/CTS_52                          |       |           |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CG |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |      1 | 35.500 | 14.500 | 862.638 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_36                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00033/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 |  9.000 | 45.900 | 908.538 | 
     | cpu/stage1/regfile/CTS_37                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[21][15]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 58.200 | 10.000 | 908.538 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET (151.358 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+   93.400 (P)    0.000 (I)
            Arrival:=  847.838        0.000

 Clock Gating Setup:-   30.780
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  717.058
       Launch Clock:=    0.000
          Data Path:+  565.700
              Slack:=  151.358
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                                 |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  65.600 |  65.700 | 
     | FE_PHN1706_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  29.400 |  74.600 | 140.300 | 
     | FE_PHN1345_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                                 |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  50.000 |  42.600 | 182.900 | 
     | FE_PHN1035_reset                                   |       |       |  F   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  42.500 |  78.000 | 260.900 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 163.500 | 130.400 | 391.300 | 
     | cpu/stage1/FE_DBTN91_reset                         |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     62 | 231.300 |  91.100 | 482.400 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset       |       |       |  R   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     43 | 216.700 |  56.700 | 539.100 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset       |       |       |  R   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g70323/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 125.800 |  26.600 | 565.700 | 
     | cpu/stage1/regfile/n_1637                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  54.100 |   0.200 | 565.700 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 41.200 | 847.838 | 
     | cpu/stage1/regfile/CTS_23                          |       |      |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     11 | 31.500 |  5.700 | 847.838 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET (151.432 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[18][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[18][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  153.500 (P)    0.000 (I)
            Arrival:=  907.938        0.000

              Setup:-   13.406
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  794.532
       Launch Clock:=    0.000
          Data Path:+  643.100
              Slack:=  151.432
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  84.700 | 541.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g74048/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      9 | 112.400 | 101.400 | 643.100 | 
     | cpu/stage1/regfile/n_76                        |       |       |  R   | (net)                  |      9 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[18][15]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      9 | 182.000 |   0.300 | 643.100 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 42.800 | 849.038 | 
     | cpu/stage1/regfile/CTS_52                          |       |           |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 35.600 | 17.400 | 866.438 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_40                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00042/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     32 | 21.600 | 41.500 | 907.938 | 
     | cpu/stage1/regfile/CTS_41                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[18][15]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 45.800 |  8.300 | 907.938 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET (151.796 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[6][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[6][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  154.000 (P)    0.000 (I)
            Arrival:=  908.438        0.000

              Setup:-   13.442
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  794.996
       Launch Clock:=    0.000
          Data Path:+  643.200
              Slack:=  151.796
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  84.700 | 541.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g74048/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      9 | 112.400 | 101.500 | 643.200 | 
     | cpu/stage1/regfile/n_76                        |       |       |  R   | (net)                  |      9 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[6][15]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      9 | 182.000 |   0.400 | 643.200 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00123/Y           |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      5 | 34.600 | 37.900 | 844.138 | 
     | cpu/stage1/regfile/CTS_66                          |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 29.400 | 17.800 | 861.938 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_61                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00078/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     32 | 22.900 | 46.500 | 908.438 | 
     | cpu/stage1/regfile/CTS_62                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[6][15]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 51.100 | 10.500 | 908.438 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET (152.856 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[12][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[12][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  136.500 (P)    0.000 (I)
            Arrival:=  890.938        0.000

              Setup:-   11.182
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  779.756
       Launch Clock:=    0.000
          Data Path:+  626.900
              Slack:=  152.856
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  84.700 | 541.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g73840/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      7 | 112.400 |  85.200 | 626.900 | 
     | cpu/stage1/regfile/n_103                       |       |       |  R   | (net)                  |      7 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[12][15]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      7 | 145.200 |   0.500 | 626.900 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00123/Y           |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 34.600 | 36.400 | 842.638 | 
     | cpu/stage1/regfile/CTS_66                          |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 28.900 | 12.000 | 854.638 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_59                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00060/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 11.500 | 36.300 | 890.938 | 
     | cpu/stage1/regfile/CTS_60                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[12][15]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 46.600 |  7.200 | 890.938 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET (153.484 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[16][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[16][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  156.200 (P)    0.000 (I)
            Arrival:=  910.638        0.000

              Setup:-   13.454
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  797.184
       Launch Clock:=    0.000
          Data Path:+  643.700
              Slack:=  153.484
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  84.700 | 541.700 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g74048/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      9 | 112.400 | 102.000 | 643.700 | 
     | cpu/stage1/regfile/n_76                        |       |       |  R   | (net)                  |      9 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[16][15]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      9 | 181.900 |   0.900 | 643.700 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 42.500 | 848.738 | 
     | cpu/stage1/regfile/CTS_52                          |       |           |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 35.600 | 15.300 | 864.038 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_42                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00048/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 17.300 | 46.600 | 910.638 | 
     | cpu/stage1/regfile/CTS_43                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[16][15]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 52.900 | 10.900 | 910.638 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET (153.907 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[4][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[4][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  145.300 (P)    0.000 (I)
            Arrival:=  899.738        0.000

              Setup:-   11.831
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  787.907
       Launch Clock:=    0.000
          Data Path:+  634.000
              Slack:=  153.907
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  86.000 | 543.000 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g73749/Y                    |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL  |     15 | 112.600 |  91.000 | 634.000 | 
     | cpu/stage1/regfile/n_118                       |       |       |  R   | (net)                  |     15 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[4][26]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     15 | 158.400 |   3.000 | 634.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 39.400 | 845.638 | 
     | cpu/stage1/regfile/CTS_52                          |       |           |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 34.900 | 11.900 | 857.538 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_50                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00084/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 10.900 | 42.200 | 899.738 | 
     | cpu/stage1/regfile/CTS_51                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[4][26]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 50.700 | 14.000 | 899.738 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET (154.356 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[25][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[25][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  145.500 (P)    0.000 (I)
            Arrival:=  899.938        0.000

              Setup:-   11.782
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  788.156
       Launch Clock:=    0.000
          Data Path:+  633.800
              Slack:=  154.356
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  86.000 | 543.000 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g73749/Y                    |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL  |     15 | 112.600 |  90.800 | 633.800 | 
     | cpu/stage1/regfile/n_118                       |       |       |  R   | (net)                  |     15 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[25][26]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     15 | 158.400 |   2.800 | 633.800 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 41.600 | 847.838 | 
     | cpu/stage1/regfile/CTS_52                          |       |           |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 35.500 | 11.900 | 859.738 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_32                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00021/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 10.900 | 40.200 | 899.938 | 
     | cpu/stage1/regfile/CTS_33                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[25][26]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 44.600 |  7.600 | 899.938 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET (154.819 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[5][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[5][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  145.100 (P)    0.000 (I)
            Arrival:=  899.538        0.000

              Setup:-   11.919
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  787.620
       Launch Clock:=    0.000
          Data Path:+  632.800
              Slack:=  154.819
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  86.000 | 543.000 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g73749/Y                    |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL  |     15 | 112.600 |  89.800 | 632.800 | 
     | cpu/stage1/regfile/n_118                       |       |       |  R   | (net)                  |     15 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[5][26]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     15 | 158.400 |   1.800 | 632.800 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 33.300 | 800.338 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 30.100 | 40.500 | 840.838 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 35.300 | 12.000 | 852.838 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_54                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00081/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 11.200 | 46.700 | 899.538 | 
     | cpu/stage1/regfile/CTS_53                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[5][26]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 57.400 | 18.900 | 899.538 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET (157.986 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[12][11]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[12][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  136.600 (P)    0.000 (I)
            Arrival:=  891.038        0.000

              Setup:-   10.652
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.386
       Launch Clock:=    0.000
          Data Path:+  622.400
              Slack:=  157.986
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  87.200 | 544.200 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g73534/Y                    |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL  |     12 | 112.800 |  78.200 | 622.400 | 
     | cpu/stage1/regfile/n_149                       |       |       |  R   | (net)                  |     12 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[12][11]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     12 | 133.400 |   1.100 | 622.400 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00123/Y           |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 34.600 | 36.400 | 842.638 | 
     | cpu/stage1/regfile/CTS_66                          |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 28.900 | 12.000 | 854.638 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_59                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00060/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 11.500 | 36.400 | 891.038 | 
     | cpu/stage1/regfile/CTS_60                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[12][11]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 46.600 |  7.300 | 891.038 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET (158.135 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[24][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[24][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  149.300 (P)    0.000 (I)
            Arrival:=  903.738        0.000

              Setup:-   11.803
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  791.935
       Launch Clock:=    0.000
          Data Path:+  633.800
              Slack:=  158.135
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  86.000 | 543.000 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g73749/Y                    |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL  |     15 | 112.600 |  90.800 | 633.800 | 
     | cpu/stage1/regfile/n_118                       |       |       |  R   | (net)                  |     15 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[24][26]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     15 | 158.400 |   2.800 | 633.800 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 42.900 | 849.138 | 
     | cpu/stage1/regfile/CTS_52                          |       |           |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 35.500 | 11.900 | 861.038 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_34                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00024/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 11.000 | 42.700 | 903.738 | 
     | cpu/stage1/regfile/CTS_35                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[24][26]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 48.700 |  8.000 | 903.738 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET (158.889 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[3][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[3][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  149.900 (P)    0.000 (I)
            Arrival:=  904.338        0.000

              Setup:-   11.849
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  792.489
       Launch Clock:=    0.000
          Data Path:+  633.600
              Slack:=  158.889
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  86.000 | 543.000 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g73749/Y                    |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL  |     15 | 112.600 |  90.600 | 633.600 | 
     | cpu/stage1/regfile/n_118                       |       |       |  R   | (net)                  |     15 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[3][26]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     15 | 158.400 |   2.600 | 633.600 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 41.800 | 848.438 | 
     | cpu/stage1/regfile/CTS_23                          |       |           |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 31.600 | 12.700 | 861.138 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_19                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00087/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 12.600 | 43.200 | 904.338 | 
     | cpu/stage1/regfile/CTS_20                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[3][26]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 52.400 |  5.200 | 904.338 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET (158.991 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[2][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[2][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  148.600 (P)    0.000 (I)
            Arrival:=  903.038        0.000

              Setup:-   11.847
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  791.191
       Launch Clock:=    0.000
          Data Path:+  632.200
              Slack:=  158.991
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  86.000 | 543.000 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g73749/Y                    |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL  |     15 | 112.600 |  89.200 | 632.200 | 
     | cpu/stage1/regfile/n_118                       |       |       |  R   | (net)                  |     15 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[2][26]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     15 | 158.300 |   1.200 | 632.200 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00123/Y           |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 34.600 | 39.400 | 845.638 | 
     | cpu/stage1/regfile/CTS_66                          |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 29.600 | 12.300 | 857.938 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_63                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00090/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 12.000 | 45.100 | 903.038 | 
     | cpu/stage1/regfile/CTS_64                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[2][26]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 52.600 |  5.300 | 903.038 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET (159.748 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[17][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[17][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  150.800 (P)    0.000 (I)
            Arrival:=  905.238        0.000

              Setup:-   11.789
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  793.449
       Launch Clock:=    0.000
          Data Path:+  633.700
              Slack:=  159.748
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  86.000 | 543.000 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g73749/Y                    |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL  |     15 | 112.600 |  90.700 | 633.700 | 
     | cpu/stage1/regfile/n_118                       |       |       |  R   | (net)                  |     15 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[17][26]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     15 | 158.400 |   2.700 | 633.700 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 41.200 | 847.838 | 
     | cpu/stage1/regfile/CTS_23                          |       |           |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 31.500 | 13.100 | 860.938 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_9                           |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00045/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 13.400 | 44.300 | 905.238 | 
     | cpu/stage1/regfile/CTS_10                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[17][26]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 47.500 |  4.400 | 905.238 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET (160.177 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[19][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[19][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  150.600 (P)    0.000 (I)
            Arrival:=  905.038        0.000

              Setup:-   11.861
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  793.177
       Launch Clock:=    0.000
          Data Path:+  633.000
              Slack:=  160.177
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  86.000 | 543.000 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g73749/Y                    |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL  |     15 | 112.600 |  90.000 | 633.000 | 
     | cpu/stage1/regfile/n_118                       |       |       |  R   | (net)                  |     15 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[19][26]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     15 | 158.400 |   2.000 | 633.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 28.800 | 39.600 | 806.638 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00110/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     11 | 34.600 | 41.200 | 847.838 | 
     | cpu/stage1/regfile/CTS_23                          |       |           |  R   | (net)                 |     11 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 31.500 | 12.200 | 860.038 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_7                           |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00039/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 11.700 | 45.000 | 905.038 | 
     | cpu/stage1/regfile/CTS_8                           |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[19][26]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 53.200 |  7.900 | 905.038 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET (160.279 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[28][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[28][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+  151.500 (P)    0.000 (I)
            Arrival:=  905.938        0.000

              Setup:-   11.859
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  794.079
       Launch Clock:=    0.000
          Data Path:+  633.800
              Slack:=  160.279
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                             |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  54.000 |  54.100 | 
     | FE_PHN1706_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  30.400 |  67.300 | 121.400 | 
     | FE_PHN1345_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                             |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  61.400 |  45.200 | 166.600 | 
     | FE_PHN1035_reset                               |       |       |  R   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  54.500 |  89.000 | 255.600 | 
     | FE_OFN0_reset                                  |       |       |  R   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                   |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 198.500 | 114.100 | 369.700 | 
     | cpu/stage1/FE_DBTN91_reset                     |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     62 | 181.300 |  87.300 | 457.000 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset   |       |       |  F   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     43 | 171.500 |  86.000 | 543.000 | 
     | cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset   |       |       |  F   | (net)                  |     43 |         |         |         | 
     | cpu/stage1/regfile/g73749/Y                    |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL  |     15 | 112.600 |  90.800 | 633.800 | 
     | cpu/stage1/regfile/n_118                       |       |       |  R   | (net)                  |     15 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[28][26]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     15 | 158.400 |   2.800 | 633.800 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 40.000 | 846.238 | 
     | cpu/stage1/regfile/CTS_52                          |       |           |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 34.900 | 13.700 | 859.938 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_30                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00012/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 14.300 | 46.000 | 905.938 | 
     | cpu/stage1/regfile/CTS_31                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[28][26]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 53.100 |  7.600 | 905.938 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET (160.885 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -145.562        0.000
        Net Latency:+   92.600 (P)    0.000 (I)
            Arrival:=  847.038        0.000

 Clock Gating Setup:-   33.953
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  713.085
       Launch Clock:=    0.000
          Data Path:+  552.200
              Slack:=  160.885
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.100 |   0.100 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1706_reset/Y                                 |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 |  65.600 |  65.700 | 
     | FE_PHN1706_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1345_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  29.400 |  74.600 | 140.300 | 
     | FE_PHN1345_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1035_reset/Y                                 |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  50.000 |  42.600 | 182.900 | 
     | FE_PHN1035_reset                                   |       |       |  F   | (net)                  |      6 |         |         |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  42.500 |  78.000 | 260.900 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     47 |         |         |         | 
     | cpu/stage1/FE_DBTC91_reset/Y                       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 163.500 | 130.400 | 391.300 | 
     | cpu/stage1/FE_DBTN91_reset                         |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     62 | 231.300 |  98.500 | 489.800 | 
     | cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset       |       |       |  R   | (net)                  |     62 |         |         |         | 
     | cpu/stage1/regfile/g70350/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_R  |      1 | 220.800 |  62.400 | 552.200 | 
     | cpu/stage1/regfile/n_1627                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  69.400 |   0.200 | 552.200 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 12.600 | 767.038 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 28.800 | 39.200 | 806.238 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00112/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     14 | 34.600 | 40.800 | 847.038 | 
     | cpu/stage1/regfile/CTS_52                          |       |      |  R   | (net)                  |     14 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     14 | 35.300 |  3.700 | 847.038 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 

