{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709884119173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709884119173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 15:48:38 2024 " "Processing started: Fri Mar 08 15:48:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709884119173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709884119173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off example_board -c example_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off example_board -c example_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709884119173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1709884119608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb2apb.v 1 1 " "Found 1 design units, including 1 entities, in source file ahb2apb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb2apb " "Found entity 1: ahb2apb" {  } { { "ahb2apb.v" "" { Text "F:/SY/paulse/logic/ahb2apb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709884119665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example_board.v 1 1 " "Found 1 design units, including 1 entities, in source file example_board.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709884119668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_ip.v 2 2 " "Found 2 design units, including 2 entities, in source file pulse_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_ip " "Found entity 1: pulse_ip" {  } { { "pulse_ip.v" "" { Text "F:/SY/paulse/logic/pulse_ip.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119673 ""} { "Info" "ISGN_ENTITY_NAME" "2 apb_adc " "Found entity 2: apb_adc" {  } { { "pulse_ip.v" "" { Text "F:/SY/paulse/logic/pulse_ip.v" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709884119673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "initVal initval alta_sim.v(4070) " "Verilog HDL Declaration information at alta_sim.v(4070): object \"initVal\" differs only in case from object \"initval\" in the same scope" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 4070 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1709884119684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alta_sim.v(4222) " "Verilog HDL warning at alta_sim.v(4222): extended using \"x\" or \"z\"" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 4222 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1709884119685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "initVal initval alta_sim.v(4273) " "Verilog HDL Declaration information at alta_sim.v(4273): object \"initVal\" differs only in case from object \"initval\" in the same scope" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 4273 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1709884119685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v 56 56 " "Found 56 design units, including 56 entities, in source file c:/users/administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 alta_slice " "Found entity 1: alta_slice" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "2 alta_clkenctrl_rst " "Found entity 2: alta_clkenctrl_rst" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "3 alta_clkenctrl " "Found entity 3: alta_clkenctrl" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "4 alta_asyncctrl " "Found entity 4: alta_asyncctrl" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "5 alta_syncctrl " "Found entity 5: alta_syncctrl" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "6 alta_io_gclk " "Found entity 6: alta_io_gclk" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "7 alta_gclksel " "Found entity 7: alta_gclksel" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "8 alta_gclkgen " "Found entity 8: alta_gclkgen" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "9 alta_gclkgen0 " "Found entity 9: alta_gclkgen0" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "10 alta_gclkgen2 " "Found entity 10: alta_gclkgen2" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "11 alta_io " "Found entity 11: alta_io" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "12 alta_rio " "Found entity 12: alta_rio" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "13 alta_srff " "Found entity 13: alta_srff" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "14 alta_dff " "Found entity 14: alta_dff" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "15 alta_ufm_gddd " "Found entity 15: alta_ufm_gddd" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "16 alta_dff_stall " "Found entity 16: alta_dff_stall" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "17 alta_srlat " "Found entity 17: alta_srlat" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 372 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "18 alta_dio " "Found entity 18: alta_dio" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "19 alta_indel " "Found entity 19: alta_indel" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 486 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "20 alta_dpclkdel " "Found entity 20: alta_dpclkdel" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "21 alta_ufms " "Found entity 21: alta_ufms" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 508 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "22 alta_ufms_sim " "Found entity 22: alta_ufms_sim" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 534 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "23 alta_pll " "Found entity 23: alta_pll" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 890 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "24 alta_pllx " "Found entity 24: alta_pllx" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 948 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "25 pll_clk_trim " "Found entity 25: pll_clk_trim" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 1973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "26 alta_pllv " "Found entity 26: alta_pllv" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 1987 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "27 alta_pllve " "Found entity 27: alta_pllve" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 2091 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "28 alta_sram " "Found entity 28: alta_sram" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 2298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "29 alta_dpram16x4 " "Found entity 29: alta_dpram16x4" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 2337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "30 alta_spram16x4 " "Found entity 30: alta_spram16x4" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 2355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "31 alta_wram " "Found entity 31: alta_wram" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 2372 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "32 alta_bram_pulse_generator " "Found entity 32: alta_bram_pulse_generator" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 2411 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "33 alta_bram " "Found entity 33: alta_bram" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 2428 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "34 alta_boot " "Found entity 34: alta_boot" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 2599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "35 alta_osc " "Found entity 35: alta_osc" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 2613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "36 alta_ufml " "Found entity 36: alta_ufml" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 2628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "37 alta_jtag " "Found entity 37: alta_jtag" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 2637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "38 alta_mult " "Found entity 38: alta_mult" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 2670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "39 alta_dff_en " "Found entity 39: alta_dff_en" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 2742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "40 alta_multm_add " "Found entity 40: alta_multm_add" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 2750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "41 alta_multm " "Found entity 41: alta_multm" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 2773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "42 alta_i2c " "Found entity 42: alta_i2c" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3008 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "43 alta_spi " "Found entity 43: alta_spi" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3045 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "44 alta_irda " "Found entity 44: alta_irda" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "45 alta_bram9k " "Found entity 45: alta_bram9k" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "46 alta_mcu " "Found entity 46: alta_mcu" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "47 alta_mcu_m3 " "Found entity 47: alta_mcu_m3" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "48 alta_remote " "Found entity 48: alta_remote" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3645 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "49 alta_saradc " "Found entity 49: alta_saradc" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "50 alta_gclksw " "Found entity 50: alta_gclksw" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "51 alta_rv32 " "Found entity 51: alta_rv32" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "52 alta_adc " "Found entity 52: alta_adc" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "53 alta_dac " "Found entity 53: alta_dac" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3929 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "54 alta_cmp " "Found entity 54: alta_cmp" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3948 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "55 alta_ram4k " "Found entity 55: alta_ram4k" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""} { "Info" "ISGN_ENTITY_NAME" "56 alta_ram9k " "Found entity 56: alta_ram9k" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 4140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709884119688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PIN_10_in example_board.v(29) " "Verilog HDL Implicit Net warning at example_board.v(29): created implicit net for \"PIN_10_in\"" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PIN_43_in example_board.v(40) " "Verilog HDL Implicit Net warning at example_board.v(40): created implicit net for \"PIN_43_in\"" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PIN_62_in example_board.v(43) " "Verilog HDL Implicit Net warning at example_board.v(43): created implicit net for \"PIN_62_in\"" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PIN_8_in example_board.v(49) " "Verilog HDL Implicit Net warning at example_board.v(49): created implicit net for \"PIN_8_in\"" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PIN_9_in example_board.v(55) " "Verilog HDL Implicit Net warning at example_board.v(55): created implicit net for \"PIN_9_in\"" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PIN_HSE_in example_board.v(61) " "Verilog HDL Implicit Net warning at example_board.v(61): created implicit net for \"PIN_HSE_in\"" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PIN_HSI_in example_board.v(64) " "Verilog HDL Implicit Net warning at example_board.v(64): created implicit net for \"PIN_HSI_in\"" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PIN_OSC_in example_board.v(67) " "Verilog HDL Implicit Net warning at example_board.v(67): created implicit net for \"PIN_OSC_in\"" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bus_clk example_board.v(183) " "Verilog HDL Implicit Net warning at example_board.v(183): created implicit net for \"bus_clk\"" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sys_clk example_board.v(194) " "Verilog HDL Implicit Net warning at example_board.v(194): created implicit net for \"sys_clk\"" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpld_rst_out_data example_board.v(244) " "Verilog HDL Implicit Net warning at example_board.v(244): created implicit net for \"cpld_rst_out_data\"" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpld_rst_out_en example_board.v(245) " "Verilog HDL Implicit Net warning at example_board.v(245): created implicit net for \"cpld_rst_out_en\"" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "usb0_xcvr_clk example_board.v(341) " "Verilog HDL Implicit Net warning at example_board.v(341): created implicit net for \"usb0_xcvr_clk\"" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 341 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "apb_clock pulse_ip.v(155) " "Verilog HDL Implicit Net warning at pulse_ip.v(155): created implicit net for \"apb_clock\"" {  } { { "pulse_ip.v" "" { Text "F:/SY/paulse/logic/pulse_ip.v" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ena_reg alta_sim.v(168) " "Verilog HDL Implicit Net warning at alta_sim.v(168): created implicit net for \"ena_reg\"" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ena_int alta_sim.v(192) " "Verilog HDL Implicit Net warning at alta_sim.v(192): created implicit net for \"ena_int\"" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ena_reg alta_sim.v(193) " "Verilog HDL Implicit Net warning at alta_sim.v(193): created implicit net for \"ena_reg\"" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 193 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outreg_h alta_sim.v(464) " "Verilog HDL Implicit Net warning at alta_sim.v(464): created implicit net for \"outreg_h\"" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 464 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outreg_l alta_sim.v(465) " "Verilog HDL Implicit Net warning at alta_sim.v(465): created implicit net for \"outreg_l\"" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 465 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oe_reg_h alta_sim.v(473) " "Verilog HDL Implicit Net warning at alta_sim.v(473): created implicit net for \"oe_reg_h\"" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 473 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oe_reg_l alta_sim.v(474) " "Verilog HDL Implicit Net warning at alta_sim.v(474): created implicit net for \"oe_reg_l\"" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 474 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dffOut alta_sim.v(2746) " "Verilog HDL Implicit Net warning at alta_sim.v(2746): created implicit net for \"dffOut\"" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 2746 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119693 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alta_bram_pulse_generator alta_sim.v(2416) " "Verilog HDL Parameter Declaration warning at alta_sim.v(2416): Parameter Declaration in module \"alta_bram_pulse_generator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 2416 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1709884119701 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709884119754 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PIN_OSC_in example_board.v(67) " "Verilog HDL or VHDL warning at example_board.v(67): object \"PIN_OSC_in\" assigned a value but never read" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1709884119758 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll:pll_inst " "Elaborating entity \"altpll\" for hierarchy \"altpll:pll_inst\"" {  } { { "example_board.v" "pll_inst" { Text "F:/SY/paulse/logic/example_board.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll:pll_inst " "Elaborated megafunction instantiation \"altpll:pll_inst\"" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 148 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884119828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll:pll_inst " "Instantiated megafunction \"altpll:pll_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6 " "Parameter \"clk0_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 75 " "Parameter \"clk0_multiply_by\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 6 " "Parameter \"clk1_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 75 " "Parameter \"clk1_multiply_by\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 6 " "Parameter \"clk2_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 75 " "Parameter \"clk2_multiply_by\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 6 " "Parameter \"clk3_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 75 " "Parameter \"clk3_multiply_by\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 6 " "Parameter \"clk4_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 75 " "Parameter \"clk4_multiply_by\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 125000 " "Parameter \"inclk0_input_frequency\" = \"125000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119831 ""}  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 148 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1709884119831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_fs02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_fs02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_fs02 " "Found entity 1: altpll_fs02" {  } { { "db/altpll_fs02.tdf" "" { Text "F:/SY/paulse/logic/db/altpll_fs02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709884119918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709884119918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_fs02 altpll:pll_inst\|altpll_fs02:auto_generated " "Elaborating entity \"altpll_fs02\" for hierarchy \"altpll:pll_inst\|altpll_fs02:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alta_gclksw alta_gclksw:gclksw_inst " "Elaborating entity \"alta_gclksw\" for hierarchy \"alta_gclksw:gclksw_inst\"" {  } { { "example_board.v" "gclksw_inst" { Text "F:/SY/paulse/logic/example_board.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_ip pulse_ip:macro_inst " "Elaborating entity \"pulse_ip\" for hierarchy \"pulse_ip:macro_inst\"" {  } { { "example_board.v" "macro_inst" { Text "F:/SY/paulse/logic/example_board.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pulse_ip.v(185) " "Verilog HDL assignment warning at pulse_ip.v(185): truncated value with size 32 to match size of target (1)" {  } { { "pulse_ip.v" "" { Text "F:/SY/paulse/logic/pulse_ip.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1709884119936 "|top|pulse_ip:macro_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 pulse_ip.v(202) " "Verilog HDL assignment warning at pulse_ip.v(202): truncated value with size 5 to match size of target (1)" {  } { { "pulse_ip.v" "" { Text "F:/SY/paulse/logic/pulse_ip.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1709884119936 "|top|pulse_ip:macro_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb2apb pulse_ip:macro_inst\|ahb2apb:ahb2apb_inst " "Elaborating entity \"ahb2apb\" for hierarchy \"pulse_ip:macro_inst\|ahb2apb:ahb2apb_inst\"" {  } { { "pulse_ip.v" "ahb2apb_inst" { Text "F:/SY/paulse/logic/pulse_ip.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119970 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ahb2apb.v(52) " "Verilog HDL warning at ahb2apb.v(52): converting signed shift amount to unsigned" {  } { { "ahb2apb.v" "" { Text "F:/SY/paulse/logic/ahb2apb.v" 52 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1709884119972 "|top|pulse_ip:macro_inst|ahb2apb:ahb2apb_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ahb2apb.v(52) " "Verilog HDL assignment warning at ahb2apb.v(52): truncated value with size 32 to match size of target (4)" {  } { { "ahb2apb.v" "" { Text "F:/SY/paulse/logic/ahb2apb.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1709884119972 "|top|pulse_ip:macro_inst|ahb2apb:ahb2apb_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_adc pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst " "Elaborating entity \"apb_adc\" for hierarchy \"pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\"" {  } { { "pulse_ip.v" "gen_per\[0\].gen_adc.adc_inst" { Text "F:/SY/paulse/logic/pulse_ip.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884119974 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pulse_ip.v(403) " "Verilog HDL assignment warning at pulse_ip.v(403): truncated value with size 32 to match size of target (4)" {  } { { "pulse_ip.v" "" { Text "F:/SY/paulse/logic/pulse_ip.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1709884119978 "|top|pulse_ip:macro_inst|apb_adc:gen_per[0].gen_adc.adc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pulse_ip.v(456) " "Verilog HDL assignment warning at pulse_ip.v(456): truncated value with size 32 to match size of target (16)" {  } { { "pulse_ip.v" "" { Text "F:/SY/paulse/logic/pulse_ip.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1709884119981 "|top|pulse_ip:macro_inst|apb_adc:gen_per[0].gen_adc.adc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pulse_ip.v(469) " "Verilog HDL assignment warning at pulse_ip.v(469): truncated value with size 32 to match size of target (4)" {  } { { "pulse_ip.v" "" { Text "F:/SY/paulse/logic/pulse_ip.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1709884119981 "|top|pulse_ip:macro_inst|apb_adc:gen_per[0].gen_adc.adc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alta_adc pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|alta_adc:adc_inst " "Elaborating entity \"alta_adc\" for hierarchy \"pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|alta_adc:adc_inst\"" {  } { { "pulse_ip.v" "adc_inst" { Text "F:/SY/paulse/logic/pulse_ip.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884120007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alta_rv32 alta_rv32:rv32 " "Elaborating entity \"alta_rv32\" for hierarchy \"alta_rv32:rv32\"" {  } { { "example_board.v" "rv32" { Text "F:/SY/paulse/logic/example_board.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709884120012 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio0_io_out_data alta_sim.v(3712) " "Output port \"gpio0_io_out_data\" at alta_sim.v(3712) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3712 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120015 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio0_io_out_en alta_sim.v(3713) " "Output port \"gpio0_io_out_en\" at alta_sim.v(3713) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3713 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120015 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio1_io_out_data alta_sim.v(3715) " "Output port \"gpio1_io_out_data\" at alta_sim.v(3715) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3715 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120015 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio1_io_out_en alta_sim.v(3716) " "Output port \"gpio1_io_out_en\" at alta_sim.v(3716) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3716 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120015 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio2_io_out_data alta_sim.v(3726) " "Output port \"gpio2_io_out_data\" at alta_sim.v(3726) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3726 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120015 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio2_io_out_en alta_sim.v(3727) " "Output port \"gpio2_io_out_en\" at alta_sim.v(3727) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3727 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120015 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio3_io_out_data alta_sim.v(3729) " "Output port \"gpio3_io_out_data\" at alta_sim.v(3729) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3729 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120015 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio3_io_out_en alta_sim.v(3730) " "Output port \"gpio3_io_out_en\" at alta_sim.v(3730) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3730 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120015 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio4_io_out_data alta_sim.v(3732) " "Output port \"gpio4_io_out_data\" at alta_sim.v(3732) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3732 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120015 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio4_io_out_en alta_sim.v(3733) " "Output port \"gpio4_io_out_en\" at alta_sim.v(3733) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3733 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120016 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio5_io_out_data alta_sim.v(3735) " "Output port \"gpio5_io_out_data\" at alta_sim.v(3735) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3735 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120016 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio5_io_out_en alta_sim.v(3736) " "Output port \"gpio5_io_out_en\" at alta_sim.v(3736) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3736 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120016 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio6_io_out_data alta_sim.v(3738) " "Output port \"gpio6_io_out_data\" at alta_sim.v(3738) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3738 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120016 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio6_io_out_en alta_sim.v(3739) " "Output port \"gpio6_io_out_en\" at alta_sim.v(3739) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3739 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120016 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio7_io_out_data alta_sim.v(3741) " "Output port \"gpio7_io_out_data\" at alta_sim.v(3741) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3741 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120016 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio7_io_out_en alta_sim.v(3742) " "Output port \"gpio7_io_out_en\" at alta_sim.v(3742) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3742 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120016 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio8_io_out_data alta_sim.v(3744) " "Output port \"gpio8_io_out_data\" at alta_sim.v(3744) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3744 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120016 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio8_io_out_en alta_sim.v(3745) " "Output port \"gpio8_io_out_en\" at alta_sim.v(3745) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3745 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120016 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio9_io_out_data alta_sim.v(3747) " "Output port \"gpio9_io_out_data\" at alta_sim.v(3747) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3747 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120016 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio9_io_out_en alta_sim.v(3748) " "Output port \"gpio9_io_out_en\" at alta_sim.v(3748) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3748 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120016 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "swj_JTAGSTATE alta_sim.v(3753) " "Output port \"swj_JTAGSTATE\" at alta_sim.v(3753) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3753 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120016 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "swj_JTAGIR alta_sim.v(3754) " "Output port \"swj_JTAGIR\" at alta_sim.v(3754) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3754 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120016 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dmactive alta_sim.v(3751) " "Output port \"dmactive\" at alta_sim.v(3751) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3751 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120016 "|top|alta_rv32:rv32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "swj_JTAGNSW alta_sim.v(3752) " "Output port \"swj_JTAGNSW\" at alta_sim.v(3752) has no driver" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3752 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709884120016 "|top|alta_rv32:rv32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "inclk pll_inst 1 2 " "Port \"inclk\" on the entity instantiation of \"pll_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "example_board.v" "pll_inst" { Text "F:/SY/paulse/logic/example_board.v" 148 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1709884120126 "|top|altpll:pll_inst"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "3 " "3 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Quartus II" 0 -1 1709884120181 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "macro_inst_gen_per_0__gen_adc_adc_inst_adc_inst " "Partition \"macro_inst_gen_per_0__gen_adc_adc_inst_adc_inst\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Quartus II" 0 -1 1709884120181 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "rv32 " "Partition \"rv32\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Quartus II" 0 -1 1709884120181 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1709884120181 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Quartus II" 0 -1 1709884120181 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1709884120549 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "4 3 " "Using 4 processors to synthesize 3 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Quartus II" 0 -1 1709884120560 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 0 1709884121394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 2 1709884121395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 1 1709884121395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 0 1709884121395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 15:48:40 2024 " "Processing started: Fri Mar 08 15:48:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 0 1709884121395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 0 1709884121395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --partition=Top example_board -c example_board " "Command: quartus_map --parallel=1 --helper=0 --partition=Top example_board -c example_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 0 1709884121395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 2 1709884121395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 15:48:40 2024 " "Processing started: Fri Mar 08 15:48:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 2 1709884121395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 2 1709884121395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=2 --partition=rv32 example_board -c example_board " "Command: quartus_map --parallel=1 --helper=2 --partition=rv32 example_board -c example_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 2 1709884121395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 1 1709884121395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 15:48:40 2024 " "Processing started: Fri Mar 08 15:48:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 1 1709884121395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 1 1709884121395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=1 --partition=macro_inst_gen_per_0__gen_adc_adc_inst_adc_inst example_board -c example_board " "Command: quartus_map --parallel=1 --helper=1 --partition=macro_inst_gen_per_0__gen_adc_adc_inst_adc_inst example_board -c example_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 1 1709884121395 ""}
{ "Info" "IBAL_PROCESSED_MAX_DSP_BLOCKS_ASSIGNMENT" "0 partition pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|alta_adc:adc_inst " "Limiting DSP block usage to 0 DSP block(s) for the partition pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|alta_adc:adc_inst" {  } {  } 0 270000 "Limiting DSP block usage to %1!d! DSP block(s) for the %2!s!" 0 0 "Quartus II" 0 1 1709884122016 ""}
{ "Info" "IBAL_PROCESSED_MAX_M4K_ASSIGNMENT" "4 pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|alta_adc:adc_inst " "Limiting M4K/M9K RAM block usage to 4 M4K/M9K RAM block(s) for the pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|alta_adc:adc_inst" {  } {  } 0 270017 "Limiting M4K/M9K RAM block usage to %1!d! M4K/M9K RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 1 1709884122045 ""}
{ "Info" "IBAL_PROCESSED_MAX_M4K_ASSIGNMENT" "4 pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|alta_adc:adc_inst " "Limiting M4K/M9K RAM block usage to 4 M4K/M9K RAM block(s) for the pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|alta_adc:adc_inst" {  } {  } 0 270017 "Limiting M4K/M9K RAM block usage to %1!d! M4K/M9K RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 1 1709884122045 ""}
{ "Info" "IBAL_PROCESSED_MAX_DSP_BLOCKS_ASSIGNMENT" "0 partition alta_rv32:rv32 " "Limiting DSP block usage to 0 DSP block(s) for the partition alta_rv32:rv32" {  } {  } 0 270000 "Limiting DSP block usage to %1!d! DSP block(s) for the %2!s!" 0 0 "Quartus II" 0 2 1709884122062 ""}
{ "Info" "IBAL_PROCESSED_MAX_M4K_ASSIGNMENT" "4 alta_rv32:rv32 " "Limiting M4K/M9K RAM block usage to 4 M4K/M9K RAM block(s) for the alta_rv32:rv32" {  } {  } 0 270017 "Limiting M4K/M9K RAM block usage to %1!d! M4K/M9K RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 2 1709884122097 ""}
{ "Info" "IBAL_PROCESSED_MAX_M4K_ASSIGNMENT" "4 alta_rv32:rv32 " "Limiting M4K/M9K RAM block usage to 4 M4K/M9K RAM block(s) for the alta_rv32:rv32" {  } {  } 0 270017 "Limiting M4K/M9K RAM block usage to %1!d! M4K/M9K RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 2 1709884122097 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "macro_inst_gen_per_0__gen_adc_adc_inst_adc_inst " "Starting Logic Optimization and Technology Mapping for Partition macro_inst_gen_per_0__gen_adc_adc_inst_adc_inst" {  } { { "pulse_ip.v" "adc_inst" { Text "F:/SY/paulse/logic/pulse_ip.v" 502 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 1 1709884122161 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 1 1709884122162 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "rv32 " "Starting Logic Optimization and Technology Mapping for Partition rv32" {  } { { "example_board.v" "rv32" { Text "F:/SY/paulse/logic/example_board.v" 402 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 2 1709884122212 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 2 1709884122215 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio0_io_out_data\[0\] GND " "Pin \"alta_rv32:rv32\|gpio0_io_out_data\[0\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3712 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio0_io_out_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio0_io_out_data\[1\] GND " "Pin \"alta_rv32:rv32\|gpio0_io_out_data\[1\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3712 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio0_io_out_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio0_io_out_data\[2\] GND " "Pin \"alta_rv32:rv32\|gpio0_io_out_data\[2\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3712 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio0_io_out_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio0_io_out_data\[3\] GND " "Pin \"alta_rv32:rv32\|gpio0_io_out_data\[3\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3712 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio0_io_out_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio0_io_out_data\[4\] GND " "Pin \"alta_rv32:rv32\|gpio0_io_out_data\[4\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3712 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio0_io_out_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio0_io_out_data\[5\] GND " "Pin \"alta_rv32:rv32\|gpio0_io_out_data\[5\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3712 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio0_io_out_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio0_io_out_data\[6\] GND " "Pin \"alta_rv32:rv32\|gpio0_io_out_data\[6\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3712 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio0_io_out_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio0_io_out_data\[7\] GND " "Pin \"alta_rv32:rv32\|gpio0_io_out_data\[7\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3712 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio0_io_out_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio0_io_out_en\[0\] GND " "Pin \"alta_rv32:rv32\|gpio0_io_out_en\[0\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3713 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio0_io_out_en[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio0_io_out_en\[1\] GND " "Pin \"alta_rv32:rv32\|gpio0_io_out_en\[1\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3713 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio0_io_out_en[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio0_io_out_en\[2\] GND " "Pin \"alta_rv32:rv32\|gpio0_io_out_en\[2\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3713 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio0_io_out_en[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio0_io_out_en\[3\] GND " "Pin \"alta_rv32:rv32\|gpio0_io_out_en\[3\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3713 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio0_io_out_en[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio0_io_out_en\[4\] GND " "Pin \"alta_rv32:rv32\|gpio0_io_out_en\[4\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3713 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio0_io_out_en[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio0_io_out_en\[5\] GND " "Pin \"alta_rv32:rv32\|gpio0_io_out_en\[5\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3713 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio0_io_out_en[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio0_io_out_en\[6\] GND " "Pin \"alta_rv32:rv32\|gpio0_io_out_en\[6\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3713 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio0_io_out_en[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio0_io_out_en\[7\] GND " "Pin \"alta_rv32:rv32\|gpio0_io_out_en\[7\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3713 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio0_io_out_en[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio1_io_out_data\[0\] GND " "Pin \"alta_rv32:rv32\|gpio1_io_out_data\[0\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3715 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio1_io_out_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio1_io_out_data\[1\] GND " "Pin \"alta_rv32:rv32\|gpio1_io_out_data\[1\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3715 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio1_io_out_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio1_io_out_data\[2\] GND " "Pin \"alta_rv32:rv32\|gpio1_io_out_data\[2\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3715 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio1_io_out_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio1_io_out_data\[3\] GND " "Pin \"alta_rv32:rv32\|gpio1_io_out_data\[3\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3715 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio1_io_out_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio1_io_out_data\[4\] GND " "Pin \"alta_rv32:rv32\|gpio1_io_out_data\[4\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3715 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio1_io_out_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio1_io_out_data\[5\] GND " "Pin \"alta_rv32:rv32\|gpio1_io_out_data\[5\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3715 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio1_io_out_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio1_io_out_data\[6\] GND " "Pin \"alta_rv32:rv32\|gpio1_io_out_data\[6\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3715 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio1_io_out_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio1_io_out_data\[7\] GND " "Pin \"alta_rv32:rv32\|gpio1_io_out_data\[7\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3715 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio1_io_out_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio1_io_out_en\[0\] GND " "Pin \"alta_rv32:rv32\|gpio1_io_out_en\[0\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3716 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio1_io_out_en[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio1_io_out_en\[1\] GND " "Pin \"alta_rv32:rv32\|gpio1_io_out_en\[1\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3716 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio1_io_out_en[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio1_io_out_en\[2\] GND " "Pin \"alta_rv32:rv32\|gpio1_io_out_en\[2\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3716 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio1_io_out_en[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio1_io_out_en\[3\] GND " "Pin \"alta_rv32:rv32\|gpio1_io_out_en\[3\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3716 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio1_io_out_en[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio1_io_out_en\[4\] GND " "Pin \"alta_rv32:rv32\|gpio1_io_out_en\[4\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3716 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio1_io_out_en[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio1_io_out_en\[5\] GND " "Pin \"alta_rv32:rv32\|gpio1_io_out_en\[5\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3716 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio1_io_out_en[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio1_io_out_en\[6\] GND " "Pin \"alta_rv32:rv32\|gpio1_io_out_en\[6\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3716 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio1_io_out_en[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio1_io_out_en\[7\] GND " "Pin \"alta_rv32:rv32\|gpio1_io_out_en\[7\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3716 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio1_io_out_en[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio2_io_out_data\[0\] GND " "Pin \"alta_rv32:rv32\|gpio2_io_out_data\[0\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3726 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio2_io_out_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio2_io_out_data\[1\] GND " "Pin \"alta_rv32:rv32\|gpio2_io_out_data\[1\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3726 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio2_io_out_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio2_io_out_data\[2\] GND " "Pin \"alta_rv32:rv32\|gpio2_io_out_data\[2\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3726 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio2_io_out_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio2_io_out_data\[3\] GND " "Pin \"alta_rv32:rv32\|gpio2_io_out_data\[3\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3726 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio2_io_out_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio2_io_out_data\[4\] GND " "Pin \"alta_rv32:rv32\|gpio2_io_out_data\[4\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3726 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio2_io_out_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio2_io_out_data\[5\] GND " "Pin \"alta_rv32:rv32\|gpio2_io_out_data\[5\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3726 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio2_io_out_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio2_io_out_data\[6\] GND " "Pin \"alta_rv32:rv32\|gpio2_io_out_data\[6\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3726 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio2_io_out_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio2_io_out_data\[7\] GND " "Pin \"alta_rv32:rv32\|gpio2_io_out_data\[7\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3726 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio2_io_out_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio2_io_out_en\[0\] GND " "Pin \"alta_rv32:rv32\|gpio2_io_out_en\[0\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3727 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio2_io_out_en[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio2_io_out_en\[1\] GND " "Pin \"alta_rv32:rv32\|gpio2_io_out_en\[1\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3727 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio2_io_out_en[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio2_io_out_en\[2\] GND " "Pin \"alta_rv32:rv32\|gpio2_io_out_en\[2\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3727 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio2_io_out_en[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio2_io_out_en\[3\] GND " "Pin \"alta_rv32:rv32\|gpio2_io_out_en\[3\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3727 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio2_io_out_en[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio2_io_out_en\[4\] GND " "Pin \"alta_rv32:rv32\|gpio2_io_out_en\[4\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3727 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio2_io_out_en[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio2_io_out_en\[5\] GND " "Pin \"alta_rv32:rv32\|gpio2_io_out_en\[5\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3727 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio2_io_out_en[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio2_io_out_en\[6\] GND " "Pin \"alta_rv32:rv32\|gpio2_io_out_en\[6\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3727 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio2_io_out_en[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio2_io_out_en\[7\] GND " "Pin \"alta_rv32:rv32\|gpio2_io_out_en\[7\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3727 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio2_io_out_en[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio3_io_out_data\[0\] GND " "Pin \"alta_rv32:rv32\|gpio3_io_out_data\[0\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3729 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio3_io_out_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio3_io_out_data\[1\] GND " "Pin \"alta_rv32:rv32\|gpio3_io_out_data\[1\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3729 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio3_io_out_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio3_io_out_data\[2\] GND " "Pin \"alta_rv32:rv32\|gpio3_io_out_data\[2\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3729 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio3_io_out_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio3_io_out_data\[3\] GND " "Pin \"alta_rv32:rv32\|gpio3_io_out_data\[3\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3729 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio3_io_out_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio3_io_out_data\[4\] GND " "Pin \"alta_rv32:rv32\|gpio3_io_out_data\[4\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3729 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio3_io_out_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio3_io_out_data\[5\] GND " "Pin \"alta_rv32:rv32\|gpio3_io_out_data\[5\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3729 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio3_io_out_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio3_io_out_data\[6\] GND " "Pin \"alta_rv32:rv32\|gpio3_io_out_data\[6\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3729 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio3_io_out_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio3_io_out_data\[7\] GND " "Pin \"alta_rv32:rv32\|gpio3_io_out_data\[7\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3729 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio3_io_out_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio3_io_out_en\[0\] GND " "Pin \"alta_rv32:rv32\|gpio3_io_out_en\[0\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3730 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio3_io_out_en[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio3_io_out_en\[1\] GND " "Pin \"alta_rv32:rv32\|gpio3_io_out_en\[1\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3730 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio3_io_out_en[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio3_io_out_en\[2\] GND " "Pin \"alta_rv32:rv32\|gpio3_io_out_en\[2\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3730 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio3_io_out_en[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio3_io_out_en\[3\] GND " "Pin \"alta_rv32:rv32\|gpio3_io_out_en\[3\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3730 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio3_io_out_en[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio3_io_out_en\[4\] GND " "Pin \"alta_rv32:rv32\|gpio3_io_out_en\[4\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3730 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio3_io_out_en[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio3_io_out_en\[5\] GND " "Pin \"alta_rv32:rv32\|gpio3_io_out_en\[5\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3730 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio3_io_out_en[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio3_io_out_en\[6\] GND " "Pin \"alta_rv32:rv32\|gpio3_io_out_en\[6\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3730 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio3_io_out_en[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio3_io_out_en\[7\] GND " "Pin \"alta_rv32:rv32\|gpio3_io_out_en\[7\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3730 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio3_io_out_en[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio4_io_out_data\[0\] GND " "Pin \"alta_rv32:rv32\|gpio4_io_out_data\[0\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3732 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio4_io_out_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio4_io_out_data\[1\] GND " "Pin \"alta_rv32:rv32\|gpio4_io_out_data\[1\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3732 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio4_io_out_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio4_io_out_data\[2\] GND " "Pin \"alta_rv32:rv32\|gpio4_io_out_data\[2\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3732 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio4_io_out_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio4_io_out_data\[3\] GND " "Pin \"alta_rv32:rv32\|gpio4_io_out_data\[3\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3732 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio4_io_out_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio4_io_out_data\[4\] GND " "Pin \"alta_rv32:rv32\|gpio4_io_out_data\[4\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3732 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio4_io_out_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio4_io_out_data\[5\] GND " "Pin \"alta_rv32:rv32\|gpio4_io_out_data\[5\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3732 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio4_io_out_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio4_io_out_data\[6\] GND " "Pin \"alta_rv32:rv32\|gpio4_io_out_data\[6\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3732 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio4_io_out_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio4_io_out_data\[7\] GND " "Pin \"alta_rv32:rv32\|gpio4_io_out_data\[7\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3732 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio4_io_out_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio4_io_out_en\[0\] GND " "Pin \"alta_rv32:rv32\|gpio4_io_out_en\[0\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3733 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio4_io_out_en[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio4_io_out_en\[1\] GND " "Pin \"alta_rv32:rv32\|gpio4_io_out_en\[1\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3733 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio4_io_out_en[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio4_io_out_en\[2\] GND " "Pin \"alta_rv32:rv32\|gpio4_io_out_en\[2\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3733 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio4_io_out_en[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio4_io_out_en\[3\] GND " "Pin \"alta_rv32:rv32\|gpio4_io_out_en\[3\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3733 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio4_io_out_en[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio4_io_out_en\[4\] GND " "Pin \"alta_rv32:rv32\|gpio4_io_out_en\[4\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3733 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio4_io_out_en[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio4_io_out_en\[5\] GND " "Pin \"alta_rv32:rv32\|gpio4_io_out_en\[5\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3733 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio4_io_out_en[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio4_io_out_en\[6\] GND " "Pin \"alta_rv32:rv32\|gpio4_io_out_en\[6\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3733 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio4_io_out_en[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio4_io_out_en\[7\] GND " "Pin \"alta_rv32:rv32\|gpio4_io_out_en\[7\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3733 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio4_io_out_en[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio5_io_out_data\[0\] GND " "Pin \"alta_rv32:rv32\|gpio5_io_out_data\[0\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3735 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio5_io_out_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio5_io_out_data\[1\] GND " "Pin \"alta_rv32:rv32\|gpio5_io_out_data\[1\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3735 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio5_io_out_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio5_io_out_data\[2\] GND " "Pin \"alta_rv32:rv32\|gpio5_io_out_data\[2\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3735 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio5_io_out_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio5_io_out_data\[3\] GND " "Pin \"alta_rv32:rv32\|gpio5_io_out_data\[3\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3735 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio5_io_out_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio5_io_out_data\[4\] GND " "Pin \"alta_rv32:rv32\|gpio5_io_out_data\[4\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3735 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio5_io_out_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio5_io_out_data\[5\] GND " "Pin \"alta_rv32:rv32\|gpio5_io_out_data\[5\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3735 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio5_io_out_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio5_io_out_data\[6\] GND " "Pin \"alta_rv32:rv32\|gpio5_io_out_data\[6\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3735 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio5_io_out_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio5_io_out_data\[7\] GND " "Pin \"alta_rv32:rv32\|gpio5_io_out_data\[7\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3735 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio5_io_out_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio5_io_out_en\[0\] GND " "Pin \"alta_rv32:rv32\|gpio5_io_out_en\[0\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3736 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio5_io_out_en[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio5_io_out_en\[1\] GND " "Pin \"alta_rv32:rv32\|gpio5_io_out_en\[1\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3736 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio5_io_out_en[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio5_io_out_en\[2\] GND " "Pin \"alta_rv32:rv32\|gpio5_io_out_en\[2\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3736 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio5_io_out_en[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio5_io_out_en\[3\] GND " "Pin \"alta_rv32:rv32\|gpio5_io_out_en\[3\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3736 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio5_io_out_en[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio5_io_out_en\[4\] GND " "Pin \"alta_rv32:rv32\|gpio5_io_out_en\[4\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3736 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio5_io_out_en[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio5_io_out_en\[5\] GND " "Pin \"alta_rv32:rv32\|gpio5_io_out_en\[5\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3736 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio5_io_out_en[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio5_io_out_en\[6\] GND " "Pin \"alta_rv32:rv32\|gpio5_io_out_en\[6\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3736 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio5_io_out_en[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio5_io_out_en\[7\] GND " "Pin \"alta_rv32:rv32\|gpio5_io_out_en\[7\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3736 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio5_io_out_en[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio6_io_out_data\[0\] GND " "Pin \"alta_rv32:rv32\|gpio6_io_out_data\[0\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3738 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio6_io_out_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio6_io_out_data\[1\] GND " "Pin \"alta_rv32:rv32\|gpio6_io_out_data\[1\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3738 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio6_io_out_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio6_io_out_data\[2\] GND " "Pin \"alta_rv32:rv32\|gpio6_io_out_data\[2\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3738 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio6_io_out_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio6_io_out_data\[3\] GND " "Pin \"alta_rv32:rv32\|gpio6_io_out_data\[3\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3738 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio6_io_out_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio6_io_out_data\[4\] GND " "Pin \"alta_rv32:rv32\|gpio6_io_out_data\[4\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3738 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio6_io_out_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio6_io_out_data\[5\] GND " "Pin \"alta_rv32:rv32\|gpio6_io_out_data\[5\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3738 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio6_io_out_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio6_io_out_data\[6\] GND " "Pin \"alta_rv32:rv32\|gpio6_io_out_data\[6\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3738 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio6_io_out_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio6_io_out_data\[7\] GND " "Pin \"alta_rv32:rv32\|gpio6_io_out_data\[7\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3738 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio6_io_out_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio6_io_out_en\[0\] GND " "Pin \"alta_rv32:rv32\|gpio6_io_out_en\[0\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3739 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio6_io_out_en[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio6_io_out_en\[1\] GND " "Pin \"alta_rv32:rv32\|gpio6_io_out_en\[1\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3739 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio6_io_out_en[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio6_io_out_en\[2\] GND " "Pin \"alta_rv32:rv32\|gpio6_io_out_en\[2\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3739 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio6_io_out_en[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio6_io_out_en\[3\] GND " "Pin \"alta_rv32:rv32\|gpio6_io_out_en\[3\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3739 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio6_io_out_en[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio6_io_out_en\[4\] GND " "Pin \"alta_rv32:rv32\|gpio6_io_out_en\[4\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3739 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio6_io_out_en[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio6_io_out_en\[5\] GND " "Pin \"alta_rv32:rv32\|gpio6_io_out_en\[5\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3739 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio6_io_out_en[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio6_io_out_en\[6\] GND " "Pin \"alta_rv32:rv32\|gpio6_io_out_en\[6\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3739 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio6_io_out_en[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio6_io_out_en\[7\] GND " "Pin \"alta_rv32:rv32\|gpio6_io_out_en\[7\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3739 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio6_io_out_en[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio7_io_out_data\[0\] GND " "Pin \"alta_rv32:rv32\|gpio7_io_out_data\[0\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3741 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio7_io_out_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio7_io_out_data\[1\] GND " "Pin \"alta_rv32:rv32\|gpio7_io_out_data\[1\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3741 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio7_io_out_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio7_io_out_data\[2\] GND " "Pin \"alta_rv32:rv32\|gpio7_io_out_data\[2\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3741 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio7_io_out_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio7_io_out_data\[3\] GND " "Pin \"alta_rv32:rv32\|gpio7_io_out_data\[3\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3741 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio7_io_out_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio7_io_out_data\[4\] GND " "Pin \"alta_rv32:rv32\|gpio7_io_out_data\[4\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3741 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio7_io_out_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio7_io_out_data\[5\] GND " "Pin \"alta_rv32:rv32\|gpio7_io_out_data\[5\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3741 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio7_io_out_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio7_io_out_data\[6\] GND " "Pin \"alta_rv32:rv32\|gpio7_io_out_data\[6\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3741 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio7_io_out_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio7_io_out_data\[7\] GND " "Pin \"alta_rv32:rv32\|gpio7_io_out_data\[7\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3741 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio7_io_out_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio7_io_out_en\[0\] GND " "Pin \"alta_rv32:rv32\|gpio7_io_out_en\[0\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3742 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio7_io_out_en[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio7_io_out_en\[1\] GND " "Pin \"alta_rv32:rv32\|gpio7_io_out_en\[1\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3742 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio7_io_out_en[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio7_io_out_en\[2\] GND " "Pin \"alta_rv32:rv32\|gpio7_io_out_en\[2\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3742 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio7_io_out_en[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio7_io_out_en\[3\] GND " "Pin \"alta_rv32:rv32\|gpio7_io_out_en\[3\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3742 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio7_io_out_en[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio7_io_out_en\[4\] GND " "Pin \"alta_rv32:rv32\|gpio7_io_out_en\[4\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3742 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio7_io_out_en[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio7_io_out_en\[5\] GND " "Pin \"alta_rv32:rv32\|gpio7_io_out_en\[5\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3742 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio7_io_out_en[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio7_io_out_en\[6\] GND " "Pin \"alta_rv32:rv32\|gpio7_io_out_en\[6\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3742 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio7_io_out_en[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio7_io_out_en\[7\] GND " "Pin \"alta_rv32:rv32\|gpio7_io_out_en\[7\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3742 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio7_io_out_en[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio8_io_out_data\[0\] GND " "Pin \"alta_rv32:rv32\|gpio8_io_out_data\[0\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3744 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio8_io_out_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio8_io_out_data\[1\] GND " "Pin \"alta_rv32:rv32\|gpio8_io_out_data\[1\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3744 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio8_io_out_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio8_io_out_data\[2\] GND " "Pin \"alta_rv32:rv32\|gpio8_io_out_data\[2\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3744 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio8_io_out_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio8_io_out_data\[3\] GND " "Pin \"alta_rv32:rv32\|gpio8_io_out_data\[3\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3744 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio8_io_out_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio8_io_out_data\[4\] GND " "Pin \"alta_rv32:rv32\|gpio8_io_out_data\[4\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3744 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio8_io_out_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio8_io_out_data\[5\] GND " "Pin \"alta_rv32:rv32\|gpio8_io_out_data\[5\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3744 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio8_io_out_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio8_io_out_data\[6\] GND " "Pin \"alta_rv32:rv32\|gpio8_io_out_data\[6\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3744 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio8_io_out_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio8_io_out_data\[7\] GND " "Pin \"alta_rv32:rv32\|gpio8_io_out_data\[7\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3744 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio8_io_out_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio8_io_out_en\[0\] GND " "Pin \"alta_rv32:rv32\|gpio8_io_out_en\[0\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3745 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio8_io_out_en[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio8_io_out_en\[1\] GND " "Pin \"alta_rv32:rv32\|gpio8_io_out_en\[1\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3745 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio8_io_out_en[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio8_io_out_en\[2\] GND " "Pin \"alta_rv32:rv32\|gpio8_io_out_en\[2\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3745 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio8_io_out_en[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio8_io_out_en\[3\] GND " "Pin \"alta_rv32:rv32\|gpio8_io_out_en\[3\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3745 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio8_io_out_en[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio8_io_out_en\[4\] GND " "Pin \"alta_rv32:rv32\|gpio8_io_out_en\[4\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3745 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio8_io_out_en[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio8_io_out_en\[5\] GND " "Pin \"alta_rv32:rv32\|gpio8_io_out_en\[5\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3745 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio8_io_out_en[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio8_io_out_en\[6\] GND " "Pin \"alta_rv32:rv32\|gpio8_io_out_en\[6\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3745 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio8_io_out_en[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio8_io_out_en\[7\] GND " "Pin \"alta_rv32:rv32\|gpio8_io_out_en\[7\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3745 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio8_io_out_en[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio9_io_out_data\[0\] GND " "Pin \"alta_rv32:rv32\|gpio9_io_out_data\[0\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3747 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio9_io_out_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio9_io_out_data\[1\] GND " "Pin \"alta_rv32:rv32\|gpio9_io_out_data\[1\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3747 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio9_io_out_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio9_io_out_data\[2\] GND " "Pin \"alta_rv32:rv32\|gpio9_io_out_data\[2\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3747 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio9_io_out_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio9_io_out_data\[3\] GND " "Pin \"alta_rv32:rv32\|gpio9_io_out_data\[3\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3747 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio9_io_out_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio9_io_out_data\[4\] GND " "Pin \"alta_rv32:rv32\|gpio9_io_out_data\[4\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3747 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio9_io_out_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio9_io_out_data\[5\] GND " "Pin \"alta_rv32:rv32\|gpio9_io_out_data\[5\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3747 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio9_io_out_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio9_io_out_data\[6\] GND " "Pin \"alta_rv32:rv32\|gpio9_io_out_data\[6\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3747 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio9_io_out_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio9_io_out_data\[7\] GND " "Pin \"alta_rv32:rv32\|gpio9_io_out_data\[7\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3747 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio9_io_out_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio9_io_out_en\[0\] GND " "Pin \"alta_rv32:rv32\|gpio9_io_out_en\[0\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3748 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio9_io_out_en[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio9_io_out_en\[1\] GND " "Pin \"alta_rv32:rv32\|gpio9_io_out_en\[1\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3748 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio9_io_out_en[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio9_io_out_en\[2\] GND " "Pin \"alta_rv32:rv32\|gpio9_io_out_en\[2\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3748 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio9_io_out_en[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio9_io_out_en\[3\] GND " "Pin \"alta_rv32:rv32\|gpio9_io_out_en\[3\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3748 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio9_io_out_en[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio9_io_out_en\[4\] GND " "Pin \"alta_rv32:rv32\|gpio9_io_out_en\[4\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3748 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio9_io_out_en[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio9_io_out_en\[5\] GND " "Pin \"alta_rv32:rv32\|gpio9_io_out_en\[5\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3748 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio9_io_out_en[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio9_io_out_en\[6\] GND " "Pin \"alta_rv32:rv32\|gpio9_io_out_en\[6\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3748 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio9_io_out_en[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|gpio9_io_out_en\[7\] GND " "Pin \"alta_rv32:rv32\|gpio9_io_out_en\[7\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3748 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|gpio9_io_out_en[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|dmactive GND " "Pin \"alta_rv32:rv32\|dmactive\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3751 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|dmactive"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|swj_JTAGNSW GND " "Pin \"alta_rv32:rv32\|swj_JTAGNSW\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3752 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|swj_JTAGNSW"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|swj_JTAGSTATE\[0\] GND " "Pin \"alta_rv32:rv32\|swj_JTAGSTATE\[0\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3753 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|swj_JTAGSTATE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|swj_JTAGSTATE\[1\] GND " "Pin \"alta_rv32:rv32\|swj_JTAGSTATE\[1\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3753 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|swj_JTAGSTATE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|swj_JTAGSTATE\[2\] GND " "Pin \"alta_rv32:rv32\|swj_JTAGSTATE\[2\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3753 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|swj_JTAGSTATE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|swj_JTAGSTATE\[3\] GND " "Pin \"alta_rv32:rv32\|swj_JTAGSTATE\[3\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3753 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|swj_JTAGSTATE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|swj_JTAGIR\[0\] GND " "Pin \"alta_rv32:rv32\|swj_JTAGIR\[0\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3754 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|swj_JTAGIR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|swj_JTAGIR\[1\] GND " "Pin \"alta_rv32:rv32\|swj_JTAGIR\[1\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3754 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|swj_JTAGIR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|swj_JTAGIR\[2\] GND " "Pin \"alta_rv32:rv32\|swj_JTAGIR\[2\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3754 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|swj_JTAGIR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alta_rv32:rv32\|swj_JTAGIR\[3\] GND " "Pin \"alta_rv32:rv32\|swj_JTAGIR\[3\]\" is stuck at GND" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3754 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1709884122674 "|top|alta_rv32:rv32|swj_JTAGIR[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 2 1709884122674 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 1 1709884122889 ""}
{ "Info" "IBAL_PROCESSED_MAX_DSP_BLOCKS_ASSIGNMENT" "0 partition Top " "Limiting DSP block usage to 0 DSP block(s) for the partition Top" {  } {  } 0 270000 "Limiting DSP block usage to %1!d! DSP block(s) for the %2!s!" 0 0 "Quartus II" 0 0 1709884122894 ""}
{ "Info" "IBAL_PROCESSED_MAX_M4K_ASSIGNMENT" "4 Top " "Limiting M4K/M9K RAM block usage to 4 M4K/M9K RAM block(s) for the Top" {  } {  } 0 270017 "Limiting M4K/M9K RAM block usage to %1!d! M4K/M9K RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 0 1709884122915 ""}
{ "Info" "IBAL_PROCESSED_MAX_M4K_ASSIGNMENT" "4 Top " "Limiting M4K/M9K RAM block usage to 4 M4K/M9K RAM block(s) for the Top" {  } {  } 0 270017 "Limiting M4K/M9K RAM block usage to %1!d! M4K/M9K RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 0 1709884122915 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 2 1709884123001 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1709884123060 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 0 1709884123061 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ahb2apb.v" "" { Text "F:/SY/paulse/logic/ahb2apb.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1709884123073 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1709884123073 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123453 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Quartus II" 0 1 1709884123673 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 1 1709884123673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 1 1709884123673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 125.000      PIN_HSE " " 125.000      PIN_HSE" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 1 1709884123673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      PIN_HSI " " 100.000      PIN_HSI" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 1 1709884123673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll_inst\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 1 1709884123673 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 1 1709884123673 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 1 1709884123688 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 1 1709884123715 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 1 1709884123716 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 1 1709884123783 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 1 1709884123783 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 1 1709884123783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 1 1709884123807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 15:48:43 2024 " "Processing ended: Fri Mar 08 15:48:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 1 1709884123807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 1 1709884123807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 1 1709884123807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 1 1709884123807 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1709884123828 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ext_dma_DMACBREQ\[0\] " "Logic cell \"ext_dma_DMACBREQ\[0\]\"" {  } { { "example_board.v" "ext_dma_DMACBREQ\[0\]" { Text "F:/SY/paulse/logic/example_board.v" 233 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio4_io_in\[1\] " "Logic cell \"gpio4_io_in\[1\]\"" {  } { { "example_board.v" "gpio4_io_in\[1\]" { Text "F:/SY/paulse/logic/example_board.v" 308 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio4_io_in\[2\] " "Logic cell \"gpio4_io_in\[2\]\"" {  } { { "example_board.v" "gpio4_io_in\[2\]" { Text "F:/SY/paulse/logic/example_board.v" 308 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio4_io_in\[3\] " "Logic cell \"gpio4_io_in\[3\]\"" {  } { { "example_board.v" "gpio4_io_in\[3\]" { Text "F:/SY/paulse/logic/example_board.v" 308 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio4_io_in\[4\] " "Logic cell \"gpio4_io_in\[4\]\"" {  } { { "example_board.v" "gpio4_io_in\[4\]" { Text "F:/SY/paulse/logic/example_board.v" 308 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio6_io_in\[1\] " "Logic cell \"gpio6_io_in\[1\]\"" {  } { { "example_board.v" "gpio6_io_in\[1\]" { Text "F:/SY/paulse/logic/example_board.v" 316 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[0\] " "Logic cell \"mem_ahb_hrdata\[0\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[0\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[1\] " "Logic cell \"mem_ahb_hrdata\[1\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[1\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[2\] " "Logic cell \"mem_ahb_hrdata\[2\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[2\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[3\] " "Logic cell \"mem_ahb_hrdata\[3\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[3\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[4\] " "Logic cell \"mem_ahb_hrdata\[4\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[4\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[5\] " "Logic cell \"mem_ahb_hrdata\[5\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[5\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[6\] " "Logic cell \"mem_ahb_hrdata\[6\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[6\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[7\] " "Logic cell \"mem_ahb_hrdata\[7\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[7\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[8\] " "Logic cell \"mem_ahb_hrdata\[8\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[8\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[9\] " "Logic cell \"mem_ahb_hrdata\[9\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[9\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[10\] " "Logic cell \"mem_ahb_hrdata\[10\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[10\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[11\] " "Logic cell \"mem_ahb_hrdata\[11\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[11\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[12\] " "Logic cell \"mem_ahb_hrdata\[12\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[12\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[16\] " "Logic cell \"mem_ahb_hrdata\[16\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[16\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[17\] " "Logic cell \"mem_ahb_hrdata\[17\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[17\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[18\] " "Logic cell \"mem_ahb_hrdata\[18\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[18\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[19\] " "Logic cell \"mem_ahb_hrdata\[19\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[19\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[20\] " "Logic cell \"mem_ahb_hrdata\[20\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[20\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[21\] " "Logic cell \"mem_ahb_hrdata\[21\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[21\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[22\] " "Logic cell \"mem_ahb_hrdata\[22\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[22\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[23\] " "Logic cell \"mem_ahb_hrdata\[23\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[23\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[24\] " "Logic cell \"mem_ahb_hrdata\[24\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[24\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[25\] " "Logic cell \"mem_ahb_hrdata\[25\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[25\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[26\] " "Logic cell \"mem_ahb_hrdata\[26\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[26\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[27\] " "Logic cell \"mem_ahb_hrdata\[27\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[27\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[28\] " "Logic cell \"mem_ahb_hrdata\[28\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[28\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[29\] " "Logic cell \"mem_ahb_hrdata\[29\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[29\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[30\] " "Logic cell \"mem_ahb_hrdata\[30\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[30\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[31\] " "Logic cell \"mem_ahb_hrdata\[31\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[31\]" { Text "F:/SY/paulse/logic/example_board.v" 219 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "slave_ahb_hready " "Logic cell \"slave_ahb_hready\"" {  } { { "example_board.v" "slave_ahb_hready" { Text "F:/SY/paulse/logic/example_board.v" 222 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_ctrl_stop " "Logic cell \"sys_ctrl_stop\"" {  } { { "example_board.v" "sys_ctrl_stop" { Text "F:/SY/paulse/logic/example_board.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio7_io_out_data\[6\] " "Logic cell \"gpio7_io_out_data\[6\]\"" {  } { { "example_board.v" "gpio7_io_out_data\[6\]" { Text "F:/SY/paulse/logic/example_board.v" 318 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio7_io_out_en\[6\] " "Logic cell \"gpio7_io_out_en\[6\]\"" {  } { { "example_board.v" "gpio7_io_out_en\[6\]" { Text "F:/SY/paulse/logic/example_board.v" 319 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_ctrl_clkSource\[0\] " "Logic cell \"sys_ctrl_clkSource\[0\]\"" {  } { { "example_board.v" "sys_ctrl_clkSource\[0\]" { Text "F:/SY/paulse/logic/example_board.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_ctrl_clkSource\[1\] " "Logic cell \"sys_ctrl_clkSource\[1\]\"" {  } { { "example_board.v" "sys_ctrl_clkSource\[1\]" { Text "F:/SY/paulse/logic/example_board.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_resetn " "Logic cell \"sys_resetn\"" {  } { { "example_board.v" "sys_resetn" { Text "F:/SY/paulse/logic/example_board.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext_dma_DMACCLR\[0\] " "Logic cell \"ext_dma_DMACCLR\[0\]\"" {  } { { "example_board.v" "ext_dma_DMACCLR\[0\]" { Text "F:/SY/paulse/logic/example_board.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[0\] " "Logic cell \"mem_ahb_hwdata\[0\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[0\]" { Text "F:/SY/paulse/logic/example_board.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[1\] " "Logic cell \"mem_ahb_hwdata\[1\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[1\]" { Text "F:/SY/paulse/logic/example_board.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[2\] " "Logic cell \"mem_ahb_hwdata\[2\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[2\]" { Text "F:/SY/paulse/logic/example_board.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[3\] " "Logic cell \"mem_ahb_hwdata\[3\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[3\]" { Text "F:/SY/paulse/logic/example_board.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[4\] " "Logic cell \"mem_ahb_hwdata\[4\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[4\]" { Text "F:/SY/paulse/logic/example_board.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio4_io_out_data\[1\] " "Logic cell \"gpio4_io_out_data\[1\]\"" {  } { { "example_board.v" "gpio4_io_out_data\[1\]" { Text "F:/SY/paulse/logic/example_board.v" 296 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio4_io_out_en\[1\] " "Logic cell \"gpio4_io_out_en\[1\]\"" {  } { { "example_board.v" "gpio4_io_out_en\[1\]" { Text "F:/SY/paulse/logic/example_board.v" 297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio4_io_out_data\[4\] " "Logic cell \"gpio4_io_out_data\[4\]\"" {  } { { "example_board.v" "gpio4_io_out_data\[4\]" { Text "F:/SY/paulse/logic/example_board.v" 296 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio4_io_out_en\[4\] " "Logic cell \"gpio4_io_out_en\[4\]\"" {  } { { "example_board.v" "gpio4_io_out_en\[4\]" { Text "F:/SY/paulse/logic/example_board.v" 297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio4_io_out_data\[3\] " "Logic cell \"gpio4_io_out_data\[3\]\"" {  } { { "example_board.v" "gpio4_io_out_data\[3\]" { Text "F:/SY/paulse/logic/example_board.v" 296 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio4_io_out_en\[3\] " "Logic cell \"gpio4_io_out_en\[3\]\"" {  } { { "example_board.v" "gpio4_io_out_en\[3\]" { Text "F:/SY/paulse/logic/example_board.v" 297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio4_io_out_data\[2\] " "Logic cell \"gpio4_io_out_data\[2\]\"" {  } { { "example_board.v" "gpio4_io_out_data\[2\]" { Text "F:/SY/paulse/logic/example_board.v" 296 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio4_io_out_en\[2\] " "Logic cell \"gpio4_io_out_en\[2\]\"" {  } { { "example_board.v" "gpio4_io_out_en\[2\]" { Text "F:/SY/paulse/logic/example_board.v" 297 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_htrans\[1\] " "Logic cell \"mem_ahb_htrans\[1\]\"" {  } { { "example_board.v" "mem_ahb_htrans\[1\]" { Text "F:/SY/paulse/logic/example_board.v" 210 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "PLL_ENABLE " "Logic cell \"PLL_ENABLE\"" {  } { { "example_board.v" "PLL_ENABLE" { Text "F:/SY/paulse/logic/example_board.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[16\] " "Logic cell \"mem_ahb_hwdata\[16\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[16\]" { Text "F:/SY/paulse/logic/example_board.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[17\] " "Logic cell \"mem_ahb_hwdata\[17\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[17\]" { Text "F:/SY/paulse/logic/example_board.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[18\] " "Logic cell \"mem_ahb_hwdata\[18\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[18\]" { Text "F:/SY/paulse/logic/example_board.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[19\] " "Logic cell \"mem_ahb_hwdata\[19\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[19\]" { Text "F:/SY/paulse/logic/example_board.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[20\] " "Logic cell \"mem_ahb_hwdata\[20\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[20\]" { Text "F:/SY/paulse/logic/example_board.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[21\] " "Logic cell \"mem_ahb_hwdata\[21\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[21\]" { Text "F:/SY/paulse/logic/example_board.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[22\] " "Logic cell \"mem_ahb_hwdata\[22\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[22\]" { Text "F:/SY/paulse/logic/example_board.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[23\] " "Logic cell \"mem_ahb_hwdata\[23\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[23\]" { Text "F:/SY/paulse/logic/example_board.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[26\] " "Logic cell \"mem_ahb_hwdata\[26\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[26\]" { Text "F:/SY/paulse/logic/example_board.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[27\] " "Logic cell \"mem_ahb_hwdata\[27\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[27\]" { Text "F:/SY/paulse/logic/example_board.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[25\] " "Logic cell \"mem_ahb_hwdata\[25\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[25\]" { Text "F:/SY/paulse/logic/example_board.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[24\] " "Logic cell \"mem_ahb_hwdata\[24\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[24\]" { Text "F:/SY/paulse/logic/example_board.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[28\] " "Logic cell \"mem_ahb_hwdata\[28\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[28\]" { Text "F:/SY/paulse/logic/example_board.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[29\] " "Logic cell \"mem_ahb_hwdata\[29\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[29\]" { Text "F:/SY/paulse/logic/example_board.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[30\] " "Logic cell \"mem_ahb_hwdata\[30\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[30\]" { Text "F:/SY/paulse/logic/example_board.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[31\] " "Logic cell \"mem_ahb_hwdata\[31\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[31\]" { Text "F:/SY/paulse/logic/example_board.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[4\] " "Logic cell \"mem_ahb_haddr\[4\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[4\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwrite " "Logic cell \"mem_ahb_hwrite\"" {  } { { "example_board.v" "mem_ahb_hwrite" { Text "F:/SY/paulse/logic/example_board.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[15\] " "Logic cell \"mem_ahb_haddr\[15\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[15\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[14\] " "Logic cell \"mem_ahb_haddr\[14\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[14\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[13\] " "Logic cell \"mem_ahb_haddr\[13\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[13\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[12\] " "Logic cell \"mem_ahb_haddr\[12\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[12\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[6\] " "Logic cell \"mem_ahb_haddr\[6\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[6\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[11\] " "Logic cell \"mem_ahb_haddr\[11\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[11\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[10\] " "Logic cell \"mem_ahb_haddr\[10\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[10\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[9\] " "Logic cell \"mem_ahb_haddr\[9\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[9\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[8\] " "Logic cell \"mem_ahb_haddr\[8\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[8\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[5\] " "Logic cell \"mem_ahb_haddr\[5\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[5\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[7\] " "Logic cell \"mem_ahb_haddr\[7\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[7\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[2\] " "Logic cell \"mem_ahb_haddr\[2\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[2\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[3\] " "Logic cell \"mem_ahb_haddr\[3\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[3\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1709884123835 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 0 1709884123835 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Quartus II" 0 2 1709884123932 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 2 1709884123933 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 2 1709884123933 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 125.000      PIN_HSE " " 125.000      PIN_HSE" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 2 1709884123933 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      PIN_HSI " " 100.000      PIN_HSI" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 2 1709884123933 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll_inst\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 2 1709884123933 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 2 1709884123933 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 2 1709884123960 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 2 1709884124010 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 2 1709884124011 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "520 " "Implemented 520 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "224 " "Implemented 224 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 2 1709884124093 ""} { "Info" "ICUT_CUT_TM_OPINS" "295 " "Implemented 295 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 2 1709884124093 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 2 1709884124093 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 2 1709884124093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 171 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 171 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 2 1709884124140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 15:48:44 2024 " "Processing ended: Fri Mar 08 15:48:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 2 1709884124140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 2 1709884124140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 2 1709884124140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 2 1709884124140 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "altpll:pll_inst\|altpll_fs02:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"altpll:pll_inst\|altpll_fs02:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/altpll_fs02.tdf" "" { Text "F:/SY/paulse/logic/db/altpll_fs02.tdf" 30 2 0 } } { "altpll.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 148 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 0 1709884124154 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 0 1709884124171 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Quartus II" 0 0 1709884125080 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 0 1709884125081 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 0 1709884125081 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 125.000      PIN_HSE " " 125.000      PIN_HSE" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 0 1709884125081 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      PIN_HSI " " 100.000      PIN_HSI" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 0 1709884125081 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll_inst\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 0 1709884125081 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 0 1709884125081 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 0 1709884125119 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 0 1709884125294 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 0 1709884125297 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "556 " "Implemented 556 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1709884125371 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1709884125371 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1709884125371 ""} { "Info" "ICUT_CUT_TM_LCELLS" "541 " "Implemented 541 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1709884125371 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 0 1709884125371 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "2 " "Implemented 2 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Quartus II" 0 0 1709884125371 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1709884125371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1709884125519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 15:48:45 2024 " "Processing ended: Fri Mar 08 15:48:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1709884125519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1709884125519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1709884125519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1709884125519 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Quartus II" 0 -1 1709884126179 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/SY/paulse/logic/quartus_logs/example_board.map.smsg " "Generated suppressed messages file F:/SY/paulse/logic/quartus_logs/example_board.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1709884126275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 229 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 229 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709884126348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 15:48:46 2024 " "Processing ended: Fri Mar 08 15:48:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709884126348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709884126348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709884126348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709884126348 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709884127413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709884127414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 15:48:47 2024 " "Processing started: Fri Mar 08 15:48:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709884127414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709884127414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off example_board -c example_board --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off example_board -c example_board --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709884127414 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884127935 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "macro_inst_gen_per_0__gen_adc_adc_inst_adc_inst " "Using synthesis netlist for partition \"macro_inst_gen_per_0__gen_adc_adc_inst_adc_inst\"" {  } { { "pulse_ip.v" "" { Text "F:/SY/paulse/logic/pulse_ip.v" 502 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884127984 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "rv32 " "Using synthesis netlist for partition \"rv32\"" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 402 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884128000 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1709884128058 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 1 0 0 " "Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709884128082 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884128082 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_DRIVER_CONSTANT" "182 " "Found 182 ports with constant drivers. For more information, refer to the Partition Merger report" {  } {  } 0 35048 "Found %1!d! ports with constant drivers. For more information, refer to the Partition Merger report" 0 0 "Quartus II" 0 -1 1709884128239 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_NO_FANOUT" "400 " "Found 400 ports with no fan-out. For more information, refer to the Partition Merger report" {  } {  } 0 35047 "Found %1!d! ports with no fan-out. For more information, refer to the Partition Merger report" 0 0 "Quartus II" 0 -1 1709884128240 ""}
{ "Warning" "WAMERGE_DANGLING_ATOM_TOP" "" "Found partition port(s) not driving logic, possibly wasting area" { { "Warning" "WAMERGE_DANGLING_ATOM" "alta_gclksw:gclksw_inst\|gclk_switch alta_rv32:rv32\|sys_clk " "Partition port \"alta_rv32:rv32\|sys_clk\", driven by node \"alta_gclksw:gclksw_inst\|gclk_switch\", does not drive logic" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3685 -1 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1709884128241 "|top|alta_rv32:rv32|sys_clk"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|Mux4~3 pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|alta_adc:adc_inst\|insel\[0\] " "Partition port \"pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|alta_adc:adc_inst\|insel\[0\]\", driven by node \"pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|Mux4~3\", does not drive logic" {  } { { "pulse_ip.v" "" { Text "F:/SY/paulse/logic/pulse_ip.v" 406 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1709884128241 "|top|pulse_ip:macro_inst|apb_adc:gen_per[0].gen_adc.adc_inst|alta_adc:adc_inst|insel[0]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|Mux3~3 pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|alta_adc:adc_inst\|insel\[1\] " "Partition port \"pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|alta_adc:adc_inst\|insel\[1\]\", driven by node \"pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|Mux3~3\", does not drive logic" {  } { { "pulse_ip.v" "" { Text "F:/SY/paulse/logic/pulse_ip.v" 406 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1709884128241 "|top|pulse_ip:macro_inst|apb_adc:gen_per[0].gen_adc.adc_inst|alta_adc:adc_inst|insel[1]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|Mux2~3 pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|alta_adc:adc_inst\|insel\[2\] " "Partition port \"pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|alta_adc:adc_inst\|insel\[2\]\", driven by node \"pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|Mux2~3\", does not drive logic" {  } { { "pulse_ip.v" "" { Text "F:/SY/paulse/logic/pulse_ip.v" 406 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1709884128241 "|top|pulse_ip:macro_inst|apb_adc:gen_per[0].gen_adc.adc_inst|alta_adc:adc_inst|insel[2]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|Mux1~3 pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|alta_adc:adc_inst\|insel\[3\] " "Partition port \"pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|alta_adc:adc_inst\|insel\[3\]\", driven by node \"pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|Mux1~3\", does not drive logic" {  } { { "pulse_ip.v" "" { Text "F:/SY/paulse/logic/pulse_ip.v" 406 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1709884128241 "|top|pulse_ip:macro_inst|apb_adc:gen_per[0].gen_adc.adc_inst|alta_adc:adc_inst|insel[3]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|Mux0~3 pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|alta_adc:adc_inst\|insel\[4\] " "Partition port \"pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|alta_adc:adc_inst\|insel\[4\]\", driven by node \"pulse_ip:macro_inst\|apb_adc:gen_per\[0\].gen_adc.adc_inst\|Mux0~3\", does not drive logic" {  } { { "pulse_ip.v" "" { Text "F:/SY/paulse/logic/pulse_ip.v" 406 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1709884128241 "|top|pulse_ip:macro_inst|apb_adc:gen_per[0].gen_adc.adc_inst|alta_adc:adc_inst|insel[4]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "PLL_LOCK alta_rv32:rv32\|sys_ctrl_standby " "Partition port \"alta_rv32:rv32\|sys_ctrl_standby\", driven by node \"PLL_LOCK\", does not drive logic" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 74 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1709884128241 "|top|alta_rv32:rv32|sys_ctrl_standby"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "PLL_LOCK alta_rv32:rv32\|sys_ctrl_sleep " "Partition port \"alta_rv32:rv32\|sys_ctrl_sleep\", driven by node \"PLL_LOCK\", does not drive logic" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 74 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1709884128241 "|top|alta_rv32:rv32|sys_ctrl_sleep"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "PLL_LOCK alta_rv32:rv32\|sys_ctrl_hseBypass " "Partition port \"alta_rv32:rv32\|sys_ctrl_hseBypass\", driven by node \"PLL_LOCK\", does not drive logic" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 74 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1709884128241 "|top|alta_rv32:rv32|sys_ctrl_hseBypass"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "PLL_LOCK alta_rv32:rv32\|sys_ctrl_hseEnable " "Partition port \"alta_rv32:rv32\|sys_ctrl_hseEnable\", driven by node \"PLL_LOCK\", does not drive logic" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 74 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1709884128241 "|top|alta_rv32:rv32|sys_ctrl_hseEnable"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ext_dma_DMACBREQ\[0\] alta_rv32:rv32\|ext_dma_DMACTC\[0\] " "Partition port \"alta_rv32:rv32\|ext_dma_DMACTC\[0\]\", driven by node \"ext_dma_DMACBREQ\[0\]\", does not drive logic" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 233 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1709884128241 "|top|alta_rv32:rv32|ext_dma_DMACTC[0]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ext_dma_DMACBREQ\[1\] alta_rv32:rv32\|ext_dma_DMACTC\[1\] " "Partition port \"alta_rv32:rv32\|ext_dma_DMACTC\[1\]\", driven by node \"ext_dma_DMACBREQ\[1\]\", does not drive logic" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 233 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1709884128241 "|top|alta_rv32:rv32|ext_dma_DMACTC[1]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ext_dma_DMACBREQ\[1\] alta_rv32:rv32\|ext_dma_DMACCLR\[1\] " "Partition port \"alta_rv32:rv32\|ext_dma_DMACCLR\[1\]\", driven by node \"ext_dma_DMACBREQ\[1\]\", does not drive logic" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 233 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1709884128241 "|top|alta_rv32:rv32|ext_dma_DMACCLR[1]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ext_dma_DMACBREQ\[2\] alta_rv32:rv32\|ext_dma_DMACTC\[2\] " "Partition port \"alta_rv32:rv32\|ext_dma_DMACTC\[2\]\", driven by node \"ext_dma_DMACBREQ\[2\]\", does not drive logic" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 233 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1709884128241 "|top|alta_rv32:rv32|ext_dma_DMACTC[2]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ext_dma_DMACBREQ\[2\] alta_rv32:rv32\|ext_dma_DMACCLR\[2\] " "Partition port \"alta_rv32:rv32\|ext_dma_DMACCLR\[2\]\", driven by node \"ext_dma_DMACBREQ\[2\]\", does not drive logic" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 233 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1709884128241 "|top|alta_rv32:rv32|ext_dma_DMACCLR[2]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ext_dma_DMACBREQ\[3\] alta_rv32:rv32\|ext_dma_DMACTC\[3\] " "Partition port \"alta_rv32:rv32\|ext_dma_DMACTC\[3\]\", driven by node \"ext_dma_DMACBREQ\[3\]\", does not drive logic" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 233 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1709884128241 "|top|alta_rv32:rv32|ext_dma_DMACTC[3]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ext_dma_DMACBREQ\[3\] alta_rv32:rv32\|ext_dma_DMACCLR\[3\] " "Partition port \"alta_rv32:rv32\|ext_dma_DMACCLR\[3\]\", driven by node \"ext_dma_DMACBREQ\[3\]\", does not drive logic" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 233 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1709884128241 "|top|alta_rv32:rv32|ext_dma_DMACCLR[3]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ext_dma_DMACLBREQ\[0\] alta_rv32:rv32\|ext_dma_DMACLBREQ\[0\] " "Partition port \"alta_rv32:rv32\|ext_dma_DMACLBREQ\[0\]\", driven by node \"ext_dma_DMACLBREQ\[0\]\", does not drive logic" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 234 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1709884128241 "|top|alta_rv32:rv32|ext_dma_DMACLBREQ[0]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ext_dma_DMACLBREQ\[1\] alta_rv32:rv32\|ext_dma_DMACLBREQ\[1\] " "Partition port \"alta_rv32:rv32\|ext_dma_DMACLBREQ\[1\]\", driven by node \"ext_dma_DMACLBREQ\[1\]\", does not drive logic" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 234 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1709884128241 "|top|alta_rv32:rv32|ext_dma_DMACLBREQ[1]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ext_dma_DMACLBREQ\[2\] alta_rv32:rv32\|ext_dma_DMACLBREQ\[2\] " "Partition port \"alta_rv32:rv32\|ext_dma_DMACLBREQ\[2\]\", driven by node \"ext_dma_DMACLBREQ\[2\]\", does not drive logic" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 234 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1709884128241 "|top|alta_rv32:rv32|ext_dma_DMACLBREQ[2]"} { "Warning" "WAMERGE_DANGLING_PORT_FOOTER" "20 " "Only the first 20 ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report" {  } {  } 0 35039 "Only the first %1!d! ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report" 0 0 "Quartus II" 0 -1 1709884128241 ""}  } {  } 0 35016 "Found partition port(s) not driving logic, possibly wasting area" 0 0 "Quartus II" 0 -1 1709884128241 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "altpll:pll_inst\|altpll_fs02:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"altpll:pll_inst\|altpll_fs02:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/altpll_fs02.tdf" "" { Text "F:/SY/paulse/logic/db/altpll_fs02.tdf" 30 2 0 } } { "altpll.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 148 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1709884128247 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIN_37 " "No output dependent on input pin \"PIN_37\"" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884128259 "|top|PIN_37"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIN_38 " "No output dependent on input pin \"PIN_38\"" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884128259 "|top|PIN_38"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIN_OSC " "No output dependent on input pin \"PIN_OSC\"" {  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709884128259 "|top|PIN_OSC"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1709884128259 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "556 " "Implemented 556 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709884128260 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709884128260 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1709884128260 ""} { "Info" "ICUT_CUT_TM_LCELLS" "543 " "Implemented 543 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709884128260 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1709884128260 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709884128260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709884128336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 15:48:48 2024 " "Processing ended: Fri Mar 08 15:48:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709884128336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709884128336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709884128336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709884128336 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709884129648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709884129649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 15:48:49 2024 " "Processing started: Fri Mar 08 15:48:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709884129649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1709884129649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off example_board -c example_board --check_ios " "Command: quartus_fit --read_settings_files=off --write_settings_files=off example_board -c example_board --check_ios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1709884129649 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1709884129765 ""}
{ "Info" "0" "" "Project  = example_board" {  } {  } 0 0 "Project  = example_board" 0 0 "Fitter" 0 0 1709884129765 ""}
{ "Info" "0" "" "Revision = example_board" {  } {  } 0 0 "Revision = example_board" 0 0 "Fitter" 0 0 1709884129765 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1709884129846 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "example_board EP4CE75F29C8 " "Selected device EP4CE75F29C8 for design \"example_board\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1709884129867 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709884129946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709884129946 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll:pll_inst\|altpll_fs02:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll:pll_inst\|altpll_fs02:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:pll_inst\|altpll_fs02:auto_generated\|clk\[0\] 25 2 0 0 " "Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll:pll_inst\|altpll_fs02:auto_generated\|clk\[0\] port" {  } { { "db/altpll_fs02.tdf" "" { Text "F:/SY/paulse/logic/db/altpll_fs02.tdf" 30 2 0 } } { "" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1709884130056 ""}  } { { "db/altpll_fs02.tdf" "" { Text "F:/SY/paulse/logic/db/altpll_fs02.tdf" 30 2 0 } } { "" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1709884130056 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1709884130077 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709884130714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709884130714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709884130714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29C8 " "Device EP4CE115F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709884130714 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1709884130714 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 1585 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709884130717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 1587 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709884130717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 1589 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709884130717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 1591 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709884130717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 1593 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709884130717 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1709884130717 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1709884130718 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIN_37 " "Pin PIN_37 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_37 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709884132447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIN_38 " "Pin PIN_38 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_38 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709884132447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIN_42 " "Pin PIN_42 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_42 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709884132447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIN_OSC " "Pin PIN_OSC not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_OSC } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_OSC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709884132447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIN_10 " "Pin PIN_10 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_10 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709884132447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIN_62 " "Pin PIN_62 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_62 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_62 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709884132447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIN_8 " "Pin PIN_8 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_8 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709884132447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIN_9 " "Pin PIN_9 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_9 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 23 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709884132447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIN_43 " "Pin PIN_43 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_43 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709884132447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIN_HSI " "Pin PIN_HSI not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_HSI } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 25 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_HSI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709884132447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIN_HSE " "Pin PIN_HSE not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_HSE } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_HSE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709884132447 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1709884132447 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "altpll:pll_inst\|altpll_fs02:auto_generated\|clk\[0\] (placed in counter C2 of PLL_3) " "Promoted node altpll:pll_inst\|altpll_fs02:auto_generated\|clk\[0\] (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "alta_gclksw:gclksw_inst\|gclk_switch Global Clock CLKCTRL_G12 " "Automatically promoted alta_gclksw:gclksw_inst\|gclk_switch to use location or clock signal Global Clock CLKCTRL_G12" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3685 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alta_gclksw:gclksw_inst|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1709884132493 ""}  } { { "db/altpll_fs02.tdf" "" { Text "F:/SY/paulse/logic/db/altpll_fs02.tdf" 36 2 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll:pll_inst|altpll_fs02:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709884132493 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "PIN_HSE~input (placed in PIN B15 (CLK9, DIFFCLK_5p)) " "Promoted node PIN_HSE~input (placed in PIN B15 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "alta_gclksw:gclksw_inst\|gclk_switch Global Clock CLKCTRL_G12 " "Automatically promoted alta_gclksw:gclksw_inst\|gclk_switch to use location or clock signal Global Clock CLKCTRL_G12" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3685 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alta_gclksw:gclksw_inst|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1709884132493 ""}  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_HSE~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 1568 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709884132493 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "PIN_HSI~input (placed in PIN A15 (CLK8, DIFFCLK_5n)) " "Promoted node PIN_HSI~input (placed in PIN A15 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "alta_gclksw:gclksw_inst\|gclk_switch Global Clock CLKCTRL_G12 " "Automatically promoted alta_gclksw:gclksw_inst\|gclk_switch to use location or clock signal Global Clock CLKCTRL_G12" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3685 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alta_gclksw:gclksw_inst|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1709884132493 ""}  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 25 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_HSI~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 1567 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709884132493 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_ENABLE  " "Automatically promoted node PLL_ENABLE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1709884132494 ""}  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 73 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PLL_ENABLE" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_ENABLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 714 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709884132494 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 3.3V 4 1 4 " "Number of I/O pins in group: 9 (unused VREF, 3.3V VCCIO, 4 input, 1 output, 4 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1709884132558 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1709884132558 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1709884132558 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709884132560 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 49 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709884132560 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 59 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709884132560 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709884132560 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 52 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709884132560 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 47 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709884132560 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 57 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709884132560 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 57 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709884132560 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1709884132560 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1709884132560 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709884134039 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "11 Cyclone IV E " "11 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIN_37 3.3-V LVTTL D1 " "Pin PIN_37 uses I/O standard 3.3-V LVTTL at D1" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_37 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709884134244 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIN_38 3.3-V LVTTL G6 " "Pin PIN_38 uses I/O standard 3.3-V LVTTL at G6" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_38 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709884134244 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIN_42 3.3-V LVTTL F3 " "Pin PIN_42 uses I/O standard 3.3-V LVTTL at F3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_42 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709884134244 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIN_OSC 3.3-V LVTTL G5 " "Pin PIN_OSC uses I/O standard 3.3-V LVTTL at G5" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_OSC } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_OSC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709884134244 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIN_10 3.3-V LVTTL C2 " "Pin PIN_10 uses I/O standard 3.3-V LVTTL at C2" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_10 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709884134244 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIN_62 3.3-V LVTTL H3 " "Pin PIN_62 uses I/O standard 3.3-V LVTTL at H3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_62 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_62 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709884134244 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIN_8 3.3-V LVTTL L3 " "Pin PIN_8 uses I/O standard 3.3-V LVTTL at L3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_8 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709884134244 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIN_9 3.3-V LVTTL D2 " "Pin PIN_9 uses I/O standard 3.3-V LVTTL at D2" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_9 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 23 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709884134244 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIN_43 3.3-V LVTTL E3 " "Pin PIN_43 uses I/O standard 3.3-V LVTTL at E3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_43 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709884134244 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIN_HSI 3.3-V LVTTL A15 " "Pin PIN_HSI uses I/O standard 3.3-V LVTTL at A15" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_HSI } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 25 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_HSI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709884134244 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIN_HSE 3.3-V LVTTL B15 " "Pin PIN_HSE uses I/O standard 3.3-V LVTTL at B15" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_HSE } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_HSE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709884134244 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1709884134244 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1709884134401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit I/O Assignment Analysis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709884134438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 15:48:54 2024 " "Processing ended: Fri Mar 08 15:48:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709884134438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709884134438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709884134438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1709884134438 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1709884135738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709884135739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 15:48:55 2024 " "Processing started: Fri Mar 08 15:48:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709884135739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1709884135739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off example_board -c example_board " "Command: quartus_fit --read_settings_files=off --write_settings_files=off example_board -c example_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1709884135739 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1709884135847 ""}
{ "Info" "0" "" "Project  = example_board" {  } {  } 0 0 "Project  = example_board" 0 0 "Fitter" 0 0 1709884135848 ""}
{ "Info" "0" "" "Revision = example_board" {  } {  } 0 0 "Revision = example_board" 0 0 "Fitter" 0 0 1709884135849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1709884135960 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "example_board EP4CE75F29C8 " "Selected device EP4CE75F29C8 for design \"example_board\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1709884135988 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709884136060 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709884136061 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll:pll_inst\|altpll_fs02:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll:pll_inst\|altpll_fs02:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:pll_inst\|altpll_fs02:auto_generated\|clk\[0\] 25 2 0 0 " "Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll:pll_inst\|altpll_fs02:auto_generated\|clk\[0\] port" {  } { { "db/altpll_fs02.tdf" "" { Text "F:/SY/paulse/logic/db/altpll_fs02.tdf" 30 2 0 } } { "" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1709884136172 ""}  } { { "db/altpll_fs02.tdf" "" { Text "F:/SY/paulse/logic/db/altpll_fs02.tdf" 30 2 0 } } { "" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1709884136172 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1709884136231 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1709884136232 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709884136736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709884136736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709884136736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29C8 " "Device EP4CE115F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709884136736 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1709884136736 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 1585 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709884136740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 1587 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709884136740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 1589 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709884136740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 1591 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709884136740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 1593 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709884136740 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1709884136740 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1709884136741 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIN_37 " "Pin PIN_37 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_37 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709884138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIN_38 " "Pin PIN_38 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_38 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709884138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIN_42 " "Pin PIN_42 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_42 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709884138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIN_OSC " "Pin PIN_OSC not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_OSC } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_OSC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709884138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIN_10 " "Pin PIN_10 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_10 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709884138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIN_62 " "Pin PIN_62 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_62 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_62 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709884138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIN_8 " "Pin PIN_8 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_8 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709884138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIN_9 " "Pin PIN_9 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_9 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 23 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709884138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIN_43 " "Pin PIN_43 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_43 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709884138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIN_HSI " "Pin PIN_HSI not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_HSI } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 25 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_HSI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709884138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIN_HSE " "Pin PIN_HSE not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_HSE } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_HSE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709884138521 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1709884138521 ""}
{ "Info" "ISTA_SDC_FOUND" "example_board.sdc " "Reading SDC File: 'example_board.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1709884138925 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pll_inst\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pll_inst\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1709884138928 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1709884138928 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "example_board.sdc 13 rv32\|resetn_out clock or keeper or register or port or pin or cell or partition " "Ignored filter at example_board.sdc(13): rv32\|resetn_out could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/SY/paulse/logic/example_board.sdc" "" { Text "F:/SY/paulse/logic/example_board.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709884138930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path example_board.sdc 13 Argument <from> is not an object ID " "Ignored set_false_path at example_board.sdc(13): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from rv32\|resetn_out " "set_false_path -from rv32\|resetn_out" {  } { { "F:/SY/paulse/logic/example_board.sdc" "" { Text "F:/SY/paulse/logic/example_board.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1709884138931 ""}  } { { "F:/SY/paulse/logic/example_board.sdc" "" { Text "F:/SY/paulse/logic/example_board.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709884138931 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "PIN_HSI (Rise) PIN_HSI (Rise) setup and hold " "From PIN_HSI (Rise) to PIN_HSI (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1709884138938 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "PIN_HSE (Rise) PIN_HSE (Rise) setup and hold " "From PIN_HSE (Rise) to PIN_HSE (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1709884138938 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1709884138938 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1709884138938 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1709884138938 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1709884138938 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1709884138938 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 125.000      PIN_HSE " " 125.000      PIN_HSE" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1709884138938 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      PIN_HSI " " 100.000      PIN_HSI" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1709884138938 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll_inst\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1709884138938 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1709884138938 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "altpll:pll_inst\|altpll_fs02:auto_generated\|clk\[0\] (placed in counter C2 of PLL_3) " "Promoted node altpll:pll_inst\|altpll_fs02:auto_generated\|clk\[0\] (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "alta_gclksw:gclksw_inst\|gclk_switch Global Clock CLKCTRL_G12 " "Automatically promoted alta_gclksw:gclksw_inst\|gclk_switch to use location or clock signal Global Clock CLKCTRL_G12" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3685 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alta_gclksw:gclksw_inst|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1709884138976 ""}  } { { "db/altpll_fs02.tdf" "" { Text "F:/SY/paulse/logic/db/altpll_fs02.tdf" 36 2 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll:pll_inst|altpll_fs02:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709884138976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "PIN_HSE~input (placed in PIN B15 (CLK9, DIFFCLK_5p)) " "Promoted node PIN_HSE~input (placed in PIN B15 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "alta_gclksw:gclksw_inst\|gclk_switch Global Clock CLKCTRL_G12 " "Automatically promoted alta_gclksw:gclksw_inst\|gclk_switch to use location or clock signal Global Clock CLKCTRL_G12" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3685 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alta_gclksw:gclksw_inst|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1709884138977 ""}  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_HSE~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 1568 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709884138977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "PIN_HSI~input (placed in PIN A15 (CLK8, DIFFCLK_5n)) " "Promoted node PIN_HSI~input (placed in PIN A15 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "alta_gclksw:gclksw_inst\|gclk_switch Global Clock CLKCTRL_G12 " "Automatically promoted alta_gclksw:gclksw_inst\|gclk_switch to use location or clock signal Global Clock CLKCTRL_G12" {  } { { "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" "" { Text "C:/Users/Administrator/.platformio/packages/tool-agrv_logic/etc/arch/rodinia/alta_sim.v" 3685 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alta_gclksw:gclksw_inst|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1709884138977 ""}  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 25 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_HSI~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 1567 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709884138977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_ENABLE  " "Automatically promoted node PLL_ENABLE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1709884138977 ""}  } { { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 73 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PLL_ENABLE" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_ENABLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 714 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709884138977 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1709884139676 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709884139676 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709884139677 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709884139680 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709884139681 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1709884139683 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1709884139683 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1709884139684 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1709884139684 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1709884139685 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1709884139685 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 3.3V 4 1 4 " "Number of I/O pins in group: 9 (unused VREF, 3.3V VCCIO, 4 input, 1 output, 4 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1709884139688 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1709884139688 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1709884139688 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709884139689 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 49 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709884139689 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 59 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709884139689 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709884139689 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 52 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709884139689 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 47 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709884139689 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 57 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709884139689 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 57 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709884139689 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1709884139689 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1709884139689 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1709884139722 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1709884140552 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709884140568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1709884142983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709884144095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1709884144143 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1709884148710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709884148710 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1709884148729 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1709884149148 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1709884149410 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic replication " "Starting physical synthesis algorithm logic replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1709884149411 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic replication 4 " "Physical synthesis algorithm logic replication complete: estimated slack improvement of 4 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1709884156641 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:08 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:08" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1709884156881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1709884157348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X59_Y0 X70_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X59_Y0 to location X70_Y11" {  } { { "loc" "" { Generic "F:/SY/paulse/logic/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X59_Y0 to location X70_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X59_Y0 to location X70_Y11"} 59 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1709884159520 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1709884159520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709884166218 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.36 " "Total time spent on timing analysis during the Fitter is 2.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1709884166247 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709884166319 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709884166791 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709884166906 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709884167361 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709884167852 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "11 Cyclone IV E " "11 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIN_37 3.3-V LVTTL E5 " "Pin PIN_37 uses I/O standard 3.3-V LVTTL at E5" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_37 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709884169395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIN_38 3.3-V LVTTL AG25 " "Pin PIN_38 uses I/O standard 3.3-V LVTTL at AG25" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_38 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709884169395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIN_42 3.3-V LVTTL AD12 " "Pin PIN_42 uses I/O standard 3.3-V LVTTL at AD12" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_42 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709884169395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIN_OSC 3.3-V LVTTL AB7 " "Pin PIN_OSC uses I/O standard 3.3-V LVTTL at AB7" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_OSC } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_OSC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709884169395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIN_10 3.3-V LVTTL AB13 " "Pin PIN_10 uses I/O standard 3.3-V LVTTL at AB13" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_10 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709884169395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIN_62 3.3-V LVTTL AF13 " "Pin PIN_62 uses I/O standard 3.3-V LVTTL at AF13" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_62 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_62 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709884169395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIN_8 3.3-V LVTTL AE13 " "Pin PIN_8 uses I/O standard 3.3-V LVTTL at AE13" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_8 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709884169395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIN_9 3.3-V LVTTL AE14 " "Pin PIN_9 uses I/O standard 3.3-V LVTTL at AE14" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_9 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 23 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709884169395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIN_43 3.3-V LVTTL AH11 " "Pin PIN_43 uses I/O standard 3.3-V LVTTL at AH11" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_43 } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709884169395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIN_HSI 3.3-V LVTTL A15 " "Pin PIN_HSI uses I/O standard 3.3-V LVTTL at A15" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_HSI } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 25 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_HSI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709884169395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIN_HSE 3.3-V LVTTL B15 " "Pin PIN_HSE uses I/O standard 3.3-V LVTTL at B15" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PIN_HSE } } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIN_HSE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SY/paulse/logic/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709884169395 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1709884169395 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/SY/paulse/logic/quartus_logs/example_board.fit.smsg " "Generated suppressed messages file F:/SY/paulse/logic/quartus_logs/example_board.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1709884169548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5444 " "Peak virtual memory: 5444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709884170177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 15:49:30 2024 " "Processing ended: Fri Mar 08 15:49:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709884170177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709884170177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709884170177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1709884170177 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Assembler FLOW_DISABLE_ASSEMBLER " "Skipped module Assembler due to the assignment FLOW_DISABLE_ASSEMBLER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Fitter" 0 -1 1709884170825 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Fitter" 0 -1 1709884170825 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1709884171732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709884171732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 15:49:31 2024 " "Processing started: Fri Mar 08 15:49:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709884171732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709884171732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta example_board -c example_board " "Command: quartus_sta example_board -c example_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709884171733 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1709884171846 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1709884172050 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1709884172129 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1709884172129 ""}
{ "Info" "ISTA_SDC_FOUND" "example_board.sdc " "Reading SDC File: 'example_board.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1709884172469 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pll_inst\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pll_inst\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1709884172472 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1709884172472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "example_board.sdc 13 rv32\|resetn_out clock or keeper or register or port or pin or cell or partition " "Ignored filter at example_board.sdc(13): rv32\|resetn_out could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/SY/paulse/logic/example_board.sdc" "" { Text "F:/SY/paulse/logic/example_board.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1709884172473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path example_board.sdc 13 Argument <from> is not an object ID " "Ignored set_false_path at example_board.sdc(13): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from rv32\|resetn_out " "set_false_path -from rv32\|resetn_out" {  } { { "F:/SY/paulse/logic/example_board.sdc" "" { Text "F:/SY/paulse/logic/example_board.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1709884172474 ""}  } { { "F:/SY/paulse/logic/example_board.sdc" "" { Text "F:/SY/paulse/logic/example_board.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1709884172474 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "PIN_HSI (Rise) PIN_HSI (Rise) setup and hold " "From PIN_HSI (Rise) to PIN_HSI (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1709884172899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "PIN_HSE (Rise) PIN_HSE (Rise) setup and hold " "From PIN_HSE (Rise) to PIN_HSE (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1709884172899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1709884172899 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1709884172899 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1709884172902 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1709884172931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.032 " "Worst-case setup slack is 5.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884172971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884172971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.032         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\]  " "    5.032         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884172971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.032         0.000 PIN_HSI  " "   95.032         0.000 PIN_HSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884172971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  120.032         0.000 PIN_HSE  " "  120.032         0.000 PIN_HSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884172971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709884172971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.427 " "Worst-case hold slack is 0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884172979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884172979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427         0.000 PIN_HSE  " "    0.427         0.000 PIN_HSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884172979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427         0.000 PIN_HSI  " "    0.427         0.000 PIN_HSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884172979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\]  " "    0.427         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884172979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709884172979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709884172984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709884172990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.651 " "Worst-case minimum pulse width slack is 4.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884172995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884172995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.651         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\]  " "    4.651         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884172995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.780         0.000 PIN_HSI  " "   49.780         0.000 PIN_HSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884172995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.280         0.000 PIN_HSE  " "   62.280         0.000 PIN_HSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884172995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709884172995 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1709884173110 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1709884173139 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1709884174163 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "PIN_HSI (Rise) PIN_HSI (Rise) setup and hold " "From PIN_HSI (Rise) to PIN_HSI (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1709884174313 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "PIN_HSE (Rise) PIN_HSE (Rise) setup and hold " "From PIN_HSE (Rise) to PIN_HSE (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1709884174313 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1709884174313 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1709884174313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.374 " "Worst-case setup slack is 5.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.374         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\]  " "    5.374         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.374         0.000 PIN_HSI  " "   95.374         0.000 PIN_HSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  120.374         0.000 PIN_HSE  " "  120.374         0.000 PIN_HSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709884174337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.377 " "Worst-case hold slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377         0.000 PIN_HSE  " "    0.377         0.000 PIN_HSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377         0.000 PIN_HSI  " "    0.377         0.000 PIN_HSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\]  " "    0.377         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709884174346 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709884174353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709884174358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.640 " "Worst-case minimum pulse width slack is 4.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.640         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\]  " "    4.640         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.766         0.000 PIN_HSI  " "   49.766         0.000 PIN_HSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.266         0.000 PIN_HSE  " "   62.266         0.000 PIN_HSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709884174363 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1709884174500 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "PIN_HSI (Rise) PIN_HSI (Rise) setup and hold " "From PIN_HSI (Rise) to PIN_HSI (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1709884174741 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "PIN_HSE (Rise) PIN_HSE (Rise) setup and hold " "From PIN_HSE (Rise) to PIN_HSE (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1709884174741 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1709884174741 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1709884174741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.851 " "Worst-case setup slack is 7.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.851         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\]  " "    7.851         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.851         0.000 PIN_HSI  " "   97.851         0.000 PIN_HSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  122.851         0.000 PIN_HSE  " "  122.851         0.000 PIN_HSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709884174770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175         0.000 PIN_HSE  " "    0.175         0.000 PIN_HSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175         0.000 PIN_HSI  " "    0.175         0.000 PIN_HSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\]  " "    0.175         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709884174790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709884174798 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709884174807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.776 " "Worst-case minimum pulse width slack is 4.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.776         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\]  " "    4.776         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.249         0.000 PIN_HSI  " "   49.249         0.000 PIN_HSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   61.749         0.000 PIN_HSE  " "   61.749         0.000 PIN_HSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709884174815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709884174815 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1709884175723 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1709884175723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709884175910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 15:49:35 2024 " "Processing ended: Fri Mar 08 15:49:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709884175910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709884175910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709884175910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709884175910 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709884177207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709884177208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 15:49:37 2024 " "Processing started: Fri Mar 08 15:49:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709884177208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709884177208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off example_board -c example_board " "Command: quartus_eda --read_settings_files=off --write_settings_files=off example_board -c example_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709884177208 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "example_board_8_1200mv_85c_slow.vo F:/SY/paulse/logic/simulation/modelsim/ simulation " "Generated file example_board_8_1200mv_85c_slow.vo in folder \"F:/SY/paulse/logic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709884177793 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "example_board_8_1200mv_0c_slow.vo F:/SY/paulse/logic/simulation/modelsim/ simulation " "Generated file example_board_8_1200mv_0c_slow.vo in folder \"F:/SY/paulse/logic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709884177881 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "example_board_min_1200mv_0c_fast.vo F:/SY/paulse/logic/simulation/modelsim/ simulation " "Generated file example_board_min_1200mv_0c_fast.vo in folder \"F:/SY/paulse/logic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709884177970 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "example_board.vo F:/SY/paulse/logic/simulation/modelsim/ simulation " "Generated file example_board.vo in folder \"F:/SY/paulse/logic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709884178063 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "example_board_8_1200mv_85c_v_slow.sdo F:/SY/paulse/logic/simulation/modelsim/ simulation " "Generated file example_board_8_1200mv_85c_v_slow.sdo in folder \"F:/SY/paulse/logic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709884178144 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "example_board_8_1200mv_0c_v_slow.sdo F:/SY/paulse/logic/simulation/modelsim/ simulation " "Generated file example_board_8_1200mv_0c_v_slow.sdo in folder \"F:/SY/paulse/logic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709884178221 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "example_board_min_1200mv_0c_v_fast.sdo F:/SY/paulse/logic/simulation/modelsim/ simulation " "Generated file example_board_min_1200mv_0c_v_fast.sdo in folder \"F:/SY/paulse/logic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709884178297 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "example_board_v.sdo F:/SY/paulse/logic/simulation/modelsim/ simulation " "Generated file example_board_v.sdo in folder \"F:/SY/paulse/logic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709884178371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4532 " "Peak virtual memory: 4532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709884178469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 15:49:38 2024 " "Processing ended: Fri Mar 08 15:49:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709884178469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709884178469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709884178469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709884178469 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 284 s " "Quartus II Full Compilation was successful. 0 errors, 284 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709884179150 ""}
