597dea829296a9563ae6dfbf79a38fbb3ecbabc0
[ast] Fix ast.core file
diff --git a/hw/top_earlgrey/ip/ast/rtl/usb_clk.sv b/hw/top_earlgrey/ip/ast/rtl/usb_clk.sv
index d5be299aa..920159246 100644
--- a/hw/top_earlgrey/ip/ast/rtl/usb_clk.sv
+++ b/hw/top_earlgrey/ip/ast/rtl/usb_clk.sv
@@ -15,16 +15,16 @@ module usb_clk (
   input usb_ref_pulse_i,                   // USB Reference Pulse
   input scan_mode_i,                       // Scan Mode
   input scan_reset_ni,                     // Scan Reset
+`ifdef AST_BYPASS_CLK
   input clk_usb_ext_i,                     // FPGA/VERILATOR Clock input
+`endif
   //
   output logic clk_src_usb_o,              // USB Source Clock
   output logic clk_src_usb_val_o           // USB Source Clock Valid
 );
 
+logic clk, osc_en, usb_clk_en;
 
-logic clk, osc_en, usb_clk_en, rst_n;
-
-assign rst_n = rst_usb_clk_ni;  // Scan enabled
 assign osc_en = (clk_src_usb_en_i && clk_usb_pd_ni && rst_usb_clk_ni);
 assign usb_clk_en = scan_mode_i || osc_en;
 
@@ -34,7 +34,9 @@ usb_osc u_usb_osc (
   .vcore_pok_h_i ( vcore_pok_h_i ),
   .usb_en_i (usb_clk_en ),
   .usb_ref_val_i ( usb_ref_val_i ),
+`ifdef AST_BYPASS_CLK
   .clk_usb_ext_i ( clk_usb_ext_i ),
+`endif
   .usb_clk_o ( clk )
 );  // u_usb_osc
 
@@ -47,7 +49,7 @@ prim_clock_buf u_clk_usb_buf(
 
 // 2-stage de-assertion
 logic rst_val_n;
-assign rst_val_n = scan_mode_i ? scan_reset_ni : rst_n && usb_clk_en;
+assign rst_val_n = scan_mode_i ? scan_reset_ni : usb_clk_en;
 
 prim_flop_2sync #(
   .Width ( 1 ),