{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540919211253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540919211253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 30 14:06:51 2018 " "Processing started: Tue Oct 30 14:06:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540919211253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540919211253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula_mips -c ula_mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula_mips -c ula_mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540919211253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540919211813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540919211813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_mips-Behavioral " "Found design unit 1: ula_mips-Behavioral" {  } { { "ula_mips.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/ula_mips.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228859 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_mips " "Found entity 1: ula_mips" {  } { { "ula_mips.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/ula_mips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540919228859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-mux2_arch " "Found design unit 1: mux2-mux2_arch" {  } { { "mux2.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228859 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540919228859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-rtl " "Found design unit 1: full_adder-rtl" {  } { { "full_adder.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/full_adder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228874 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/full_adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540919228874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-mux4_arch " "Found design unit 1: mux4-mux4_arch" {  } { { "mux4.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228874 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540919228874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt-rtl " "Found design unit 1: slt-rtl" {  } { { "slt.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/slt.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228890 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt " "Found entity 1: slt" {  } { { "slt.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/slt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540919228890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_ctrl-Behavioral " "Found design unit 1: ula_ctrl-Behavioral" {  } { { "ula_ctrl.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/ula_ctrl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228890 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_ctrl " "Found entity 1: ula_ctrl" {  } { { "ula_ctrl.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/ula_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540919228890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fd_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fd_ctrl-Behavioral " "Found design unit 1: fd_ctrl-Behavioral" {  } { { "fd_ctrl.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/fd_ctrl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228890 ""} { "Info" "ISGN_ENTITY_NAME" "1 fd_ctrl " "Found entity 1: fd_ctrl" {  } { { "fd_ctrl.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/fd_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540919228890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_teste.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_teste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_teste-Behavioral " "Found design unit 1: mips_teste-Behavioral" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228906 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_teste " "Found entity 1: mips_teste" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540919228906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/bancoRegistradores.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228906 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/bancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540919228906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-shifterarch " "Found design unit 1: shifter-shifterarch" {  } { { "shifter.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228906 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540919228906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinal-estendeSinalarch " "Found design unit 1: estendeSinal-estendeSinalarch" {  } { { "estendeSinal.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/estendeSinal.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228906 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinal " "Found entity 1: estendeSinal" {  } { { "estendeSinal.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/estendeSinal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540919228906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-Behavioral " "Found design unit 1: somador-Behavioral" {  } { { "somador.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/somador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228921 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540919228921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_arch " "Found design unit 1: PC-PC_arch" {  } { { "PC.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228921 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540919228921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_de_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_de_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_de_dados-rtl " "Found design unit 1: memoria_de_dados-rtl" {  } { { "memoria_de_dados.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/memoria_de_dados.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228921 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_de_dados " "Found entity 1: memoria_de_dados" {  } { { "memoria_de_dados.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/memoria_de_dados.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540919228921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_de_instrucoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_de_instrucoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_de_instrucoes-rtl " "Found design unit 1: memoria_de_instrucoes-rtl" {  } { { "memoria_de_instrucoes.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/memoria_de_instrucoes.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228921 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_de_instrucoes " "Found entity 1: memoria_de_instrucoes" {  } { { "memoria_de_instrucoes.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/memoria_de_instrucoes.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540919228921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter26-shifterarch " "Found design unit 1: shifter26-shifterarch" {  } { { "shifter26.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/shifter26.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228937 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter26 " "Found entity 1: shifter26" {  } { { "shifter26.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/shifter26.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540919228937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2de5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2de5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2de5-mux2_arch " "Found design unit 1: mux2de5-mux2_arch" {  } { { "mux2de5.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux2de5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228937 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2de5 " "Found entity 1: mux2de5" {  } { { "mux2de5.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux2de5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540919228937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540919228937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_teste " "Elaborating entity \"mips_teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540919228984 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saida mips_teste.vhd(8) " "VHDL Signal Declaration warning at mips_teste.vhd(8): used implicit default value for signal \"saida\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540919228984 "|mips_teste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zero mips_teste.vhd(9) " "VHDL Signal Declaration warning at mips_teste.vhd(9): used implicit default value for signal \"zero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540919228984 "|mips_teste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux1_teste mips_teste.vhd(11) " "VHDL Signal Declaration warning at mips_teste.vhd(11): used implicit default value for signal \"mux1_teste\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540919228984 "|mips_teste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux2_teste mips_teste.vhd(11) " "VHDL Signal Declaration warning at mips_teste.vhd(11): used implicit default value for signal \"mux2_teste\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540919228984 "|mips_teste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux3_teste mips_teste.vhd(11) " "VHDL Signal Declaration warning at mips_teste.vhd(11): used implicit default value for signal \"mux3_teste\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540919228984 "|mips_teste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux4_teste mips_teste.vhd(11) " "VHDL Signal Declaration warning at mips_teste.vhd(11): used implicit default value for signal \"mux4_teste\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540919228984 "|mips_teste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "habEscReg_teste mips_teste.vhd(11) " "VHDL Signal Declaration warning at mips_teste.vhd(11): used implicit default value for signal \"habEscReg_teste\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540919228984 "|mips_teste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "beq_teste mips_teste.vhd(11) " "VHDL Signal Declaration warning at mips_teste.vhd(11): used implicit default value for signal \"beq_teste\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540919228984 "|mips_teste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "habLeiMEM_teste mips_teste.vhd(11) " "VHDL Signal Declaration warning at mips_teste.vhd(11): used implicit default value for signal \"habLeiMEM_teste\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540919228984 "|mips_teste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "habEscMEM_teste mips_teste.vhd(11) " "VHDL Signal Declaration warning at mips_teste.vhd(11): used implicit default value for signal \"habEscMEM_teste\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540919228984 "|mips_teste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ULAop_teste mips_teste.vhd(13) " "VHDL Signal Declaration warning at mips_teste.vhd(13): used implicit default value for signal \"ULAop_teste\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540919228984 "|mips_teste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ula_ctrl_teste mips_teste.vhd(15) " "VHDL Signal Declaration warning at mips_teste.vhd(15): used implicit default value for signal \"ula_ctrl_teste\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540919228984 "|mips_teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fd_ctrl fd_ctrl:fd_ctrl " "Elaborating entity \"fd_ctrl\" for hierarchy \"fd_ctrl:fd_ctrl\"" {  } { { "mips_teste.vhd" "fd_ctrl" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540919229031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:regs " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:regs\"" {  } { { "mips_teste.vhd" "regs" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540919229124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux_Rt_im " "Elaborating entity \"mux2\" for hierarchy \"mux2:mux_Rt_im\"" {  } { { "mips_teste.vhd" "mux_Rt_im" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540919229187 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux2.vhd(17) " "VHDL Process Statement warning at mux2.vhd(17): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux2.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540919229187 "|mips_teste|mux2:mux_Rt_im"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux2.vhd(19) " "VHDL Process Statement warning at mux2.vhd(19): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux2.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540919229187 "|mips_teste|mux2:mux_Rt_im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_ctrl ula_ctrl:ula_ctrl " "Elaborating entity \"ula_ctrl\" for hierarchy \"ula_ctrl:ula_ctrl\"" {  } { { "mips_teste.vhd" "ula_ctrl" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540919229234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_mips ula_mips:ula " "Elaborating entity \"ula_mips\" for hierarchy \"ula_mips:ula\"" {  } { { "mips_teste.vhd" "ula" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540919229265 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow ula_mips.vhd(20) " "Verilog HDL or VHDL warning at ula_mips.vhd(20): object \"overflow\" assigned a value but never read" {  } { { "ula_mips.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/ula_mips.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540919229281 "|mips_teste|ula_mips:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ula_mips:ula\|full_adder:full_adder " "Elaborating entity \"full_adder\" for hierarchy \"ula_mips:ula\|full_adder:full_adder\"" {  } { { "ula_mips.vhd" "full_adder" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/ula_mips.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540919229343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt ula_mips:ula\|slt:slt " "Elaborating entity \"slt\" for hierarchy \"ula_mips:ula\|slt:slt\"" {  } { { "ula_mips.vhd" "slt" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/ula_mips.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540919229390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 ula_mips:ula\|mux4:mux4 " "Elaborating entity \"mux4\" for hierarchy \"ula_mips:ula\|mux4:mux4\"" {  } { { "ula_mips.vhd" "mux4" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/ula_mips.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540919229452 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux4.vhd(17) " "VHDL Process Statement warning at mux4.vhd(17): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux4.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540919229452 "|mips_teste|ula_mips:ula|mux4:mux4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux4.vhd(19) " "VHDL Process Statement warning at mux4.vhd(19): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux4.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540919229452 "|mips_teste|ula_mips:ula|mux4:mux4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C mux4.vhd(21) " "VHDL Process Statement warning at mux4.vhd(21): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux4.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540919229452 "|mips_teste|ula_mips:ula|mux4:mux4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D mux4.vhd(23) " "VHDL Process Statement warning at mux4.vhd(23): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux4.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540919229452 "|mips_teste|ula_mips:ula|mux4:mux4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter26 shifter26:shifter1 " "Elaborating entity \"shifter26\" for hierarchy \"shifter26:shifter1\"" {  } { { "mips_teste.vhd" "shifter1" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540919229499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter2 " "Elaborating entity \"shifter\" for hierarchy \"shifter:shifter2\"" {  } { { "mips_teste.vhd" "shifter2" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540919229531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinal estendeSinal:extensor " "Elaborating entity \"estendeSinal\" for hierarchy \"estendeSinal:extensor\"" {  } { { "mips_teste.vhd" "extensor" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540919229546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:somador1 " "Elaborating entity \"somador\" for hierarchy \"somador:somador1\"" {  } { { "mips_teste.vhd" "somador1" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540919229593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "mips_teste.vhd" "PC" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540919229624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2de5 mux2de5:mux_RtRd " "Elaborating entity \"mux2de5\" for hierarchy \"mux2de5:mux_RtRd\"" {  } { { "mips_teste.vhd" "mux_RtRd" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540919229656 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux2de5.vhd(17) " "VHDL Process Statement warning at mux2de5.vhd(17): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2de5.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux2de5.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540919229656 "|mips_teste|mux2de5:mux_RtRd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux2de5.vhd(19) " "VHDL Process Statement warning at mux2de5.vhd(19): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2de5.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux2de5.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540919229656 "|mips_teste|mux2de5:mux_RtRd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_de_dados memoria_de_dados:memoriaDados " "Elaborating entity \"memoria_de_dados\" for hierarchy \"memoria_de_dados:memoriaDados\"" {  } { { "mips_teste.vhd" "memoriaDados" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540919229687 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ler memoria_de_dados.vhd(57) " "VHDL Process Statement warning at memoria_de_dados.vhd(57): signal \"ler\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_de_dados.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/memoria_de_dados.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540919229687 "|mips_teste|memoria_de_dados:memoriaDados"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_escrito memoria_de_dados.vhd(58) " "VHDL Process Statement warning at memoria_de_dados.vhd(58): signal \"dado_escrito\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_de_dados.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/memoria_de_dados.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540919229687 "|mips_teste|memoria_de_dados:memoriaDados"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endereco memoria_de_dados.vhd(58) " "VHDL Process Statement warning at memoria_de_dados.vhd(58): signal \"endereco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_de_dados.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/memoria_de_dados.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540919229687 "|mips_teste|memoria_de_dados:memoriaDados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_de_instrucoes memoria_de_instrucoes:memoriaInst " "Elaborating entity \"memoria_de_instrucoes\" for hierarchy \"memoria_de_instrucoes:memoriaInst\"" {  } { { "mips_teste.vhd" "memoriaInst" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540919229734 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rom memoria_de_instrucoes.vhd(45) " "VHDL Signal Declaration warning at memoria_de_instrucoes.vhd(45): used implicit default value for signal \"rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "memoria_de_instrucoes.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/memoria_de_instrucoes.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540919229734 "|mips_teste|memoria_de_instrucoes:memoriaInst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[0\] GND " "Pin \"saida\[0\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[1\] GND " "Pin \"saida\[1\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[2\] GND " "Pin \"saida\[2\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[3\] GND " "Pin \"saida\[3\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[4\] GND " "Pin \"saida\[4\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[5\] GND " "Pin \"saida\[5\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[6\] GND " "Pin \"saida\[6\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[7\] GND " "Pin \"saida\[7\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[8\] GND " "Pin \"saida\[8\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[9\] GND " "Pin \"saida\[9\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[10\] GND " "Pin \"saida\[10\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[11\] GND " "Pin \"saida\[11\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[12\] GND " "Pin \"saida\[12\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[13\] GND " "Pin \"saida\[13\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[14\] GND " "Pin \"saida\[14\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[15\] GND " "Pin \"saida\[15\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[16\] GND " "Pin \"saida\[16\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[17\] GND " "Pin \"saida\[17\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[18\] GND " "Pin \"saida\[18\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[19\] GND " "Pin \"saida\[19\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[20\] GND " "Pin \"saida\[20\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[21\] GND " "Pin \"saida\[21\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[22\] GND " "Pin \"saida\[22\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[23\] GND " "Pin \"saida\[23\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[24\] GND " "Pin \"saida\[24\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[25\] GND " "Pin \"saida\[25\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[26\] GND " "Pin \"saida\[26\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[27\] GND " "Pin \"saida\[27\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[28\] GND " "Pin \"saida\[28\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[29\] GND " "Pin \"saida\[29\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[30\] GND " "Pin \"saida\[30\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[31\] GND " "Pin \"saida\[31\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|saida[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero GND " "Pin \"zero\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|zero"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux1_teste GND " "Pin \"mux1_teste\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|mux1_teste"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux2_teste GND " "Pin \"mux2_teste\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|mux2_teste"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux3_teste GND " "Pin \"mux3_teste\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|mux3_teste"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux4_teste GND " "Pin \"mux4_teste\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|mux4_teste"} { "Warning" "WMLS_MLS_STUCK_PIN" "habEscReg_teste GND " "Pin \"habEscReg_teste\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|habEscReg_teste"} { "Warning" "WMLS_MLS_STUCK_PIN" "beq_teste GND " "Pin \"beq_teste\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|beq_teste"} { "Warning" "WMLS_MLS_STUCK_PIN" "habLeiMEM_teste GND " "Pin \"habLeiMEM_teste\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|habLeiMEM_teste"} { "Warning" "WMLS_MLS_STUCK_PIN" "habEscMEM_teste GND " "Pin \"habEscMEM_teste\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|habEscMEM_teste"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULAop_teste\[0\] GND " "Pin \"ULAop_teste\[0\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|ULAop_teste[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULAop_teste\[1\] GND " "Pin \"ULAop_teste\[1\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|ULAop_teste[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_ctrl_teste\[0\] GND " "Pin \"ula_ctrl_teste\[0\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|ula_ctrl_teste[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_ctrl_teste\[1\] GND " "Pin \"ula_ctrl_teste\[1\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|ula_ctrl_teste[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_ctrl_teste\[2\] GND " "Pin \"ula_ctrl_teste\[2\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|ula_ctrl_teste[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_ctrl_teste\[3\] GND " "Pin \"ula_ctrl_teste\[3\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540919230921 "|mips_teste|ula_ctrl_teste[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540919230921 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540919231374 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540919231374 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "66 " "Design contains 66 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[0\] " "No output dependent on input pin \"A_aux\[0\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[1\] " "No output dependent on input pin \"A_aux\[1\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[2\] " "No output dependent on input pin \"A_aux\[2\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[3\] " "No output dependent on input pin \"A_aux\[3\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[4\] " "No output dependent on input pin \"A_aux\[4\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[5\] " "No output dependent on input pin \"A_aux\[5\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[6\] " "No output dependent on input pin \"A_aux\[6\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[7\] " "No output dependent on input pin \"A_aux\[7\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[8\] " "No output dependent on input pin \"A_aux\[8\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[9\] " "No output dependent on input pin \"A_aux\[9\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[10\] " "No output dependent on input pin \"A_aux\[10\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[11\] " "No output dependent on input pin \"A_aux\[11\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[12\] " "No output dependent on input pin \"A_aux\[12\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[13\] " "No output dependent on input pin \"A_aux\[13\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[14\] " "No output dependent on input pin \"A_aux\[14\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[15\] " "No output dependent on input pin \"A_aux\[15\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[16\] " "No output dependent on input pin \"A_aux\[16\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[17\] " "No output dependent on input pin \"A_aux\[17\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[18\] " "No output dependent on input pin \"A_aux\[18\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[19\] " "No output dependent on input pin \"A_aux\[19\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[20\] " "No output dependent on input pin \"A_aux\[20\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[21\] " "No output dependent on input pin \"A_aux\[21\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[22\] " "No output dependent on input pin \"A_aux\[22\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[23\] " "No output dependent on input pin \"A_aux\[23\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[24\] " "No output dependent on input pin \"A_aux\[24\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[25\] " "No output dependent on input pin \"A_aux\[25\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[26\] " "No output dependent on input pin \"A_aux\[26\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[27\] " "No output dependent on input pin \"A_aux\[27\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[28\] " "No output dependent on input pin \"A_aux\[28\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[29\] " "No output dependent on input pin \"A_aux\[29\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[30\] " "No output dependent on input pin \"A_aux\[30\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[31\] " "No output dependent on input pin \"A_aux\[31\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|A_aux[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[0\] " "No output dependent on input pin \"B_aux\[0\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[1\] " "No output dependent on input pin \"B_aux\[1\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[2\] " "No output dependent on input pin \"B_aux\[2\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[3\] " "No output dependent on input pin \"B_aux\[3\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[4\] " "No output dependent on input pin \"B_aux\[4\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[5\] " "No output dependent on input pin \"B_aux\[5\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[6\] " "No output dependent on input pin \"B_aux\[6\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[7\] " "No output dependent on input pin \"B_aux\[7\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[8\] " "No output dependent on input pin \"B_aux\[8\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[9\] " "No output dependent on input pin \"B_aux\[9\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[10\] " "No output dependent on input pin \"B_aux\[10\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[11\] " "No output dependent on input pin \"B_aux\[11\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[12\] " "No output dependent on input pin \"B_aux\[12\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[13\] " "No output dependent on input pin \"B_aux\[13\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[14\] " "No output dependent on input pin \"B_aux\[14\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[15\] " "No output dependent on input pin \"B_aux\[15\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[16\] " "No output dependent on input pin \"B_aux\[16\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[17\] " "No output dependent on input pin \"B_aux\[17\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[18\] " "No output dependent on input pin \"B_aux\[18\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[19\] " "No output dependent on input pin \"B_aux\[19\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[20\] " "No output dependent on input pin \"B_aux\[20\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[21\] " "No output dependent on input pin \"B_aux\[21\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[22\] " "No output dependent on input pin \"B_aux\[22\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[23\] " "No output dependent on input pin \"B_aux\[23\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[24\] " "No output dependent on input pin \"B_aux\[24\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[25\] " "No output dependent on input pin \"B_aux\[25\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[26\] " "No output dependent on input pin \"B_aux\[26\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[27\] " "No output dependent on input pin \"B_aux\[27\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[28\] " "No output dependent on input pin \"B_aux\[28\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[29\] " "No output dependent on input pin \"B_aux\[29\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[30\] " "No output dependent on input pin \"B_aux\[30\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[31\] " "No output dependent on input pin \"B_aux\[31\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540919231577 "|mips_teste|B_aux[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1540919231577 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540919231593 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540919231593 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540919231593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540919231718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 30 14:07:11 2018 " "Processing ended: Tue Oct 30 14:07:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540919231718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540919231718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540919231718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540919231718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1540919240993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540919241009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 30 14:07:13 2018 " "Processing started: Tue Oct 30 14:07:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540919241009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1540919241009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ula_mips -c ula_mips " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ula_mips -c ula_mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1540919241009 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1540919246087 ""}
{ "Info" "0" "" "Project  = ula_mips" {  } {  } 0 0 "Project  = ula_mips" 0 0 "Fitter" 0 0 1540919246119 ""}
{ "Info" "0" "" "Revision = ula_mips" {  } {  } 0 0 "Revision = ula_mips" 0 0 "Fitter" 0 0 1540919246150 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1540919246447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1540919246447 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ula_mips EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ula_mips\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1540919246634 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540919246775 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540919246775 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1540919248650 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1540919248885 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540919249869 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540919249869 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540919249869 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540919249869 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540919249869 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540919249869 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540919249869 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540919249869 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540919249869 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1540919249869 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/" { { 0 { 0 ""} 0 262 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1540919249963 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/" { { 0 { 0 ""} 0 264 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1540919249963 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/" { { 0 { 0 ""} 0 266 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1540919249963 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/" { { 0 { 0 ""} 0 268 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1540919249963 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/" { { 0 { 0 ""} 0 270 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1540919249963 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1540919249963 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1540919250010 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "113 113 " "No exact pin location assignment(s) for 113 pins of 113 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1540919251932 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ula_mips.sdc " "Synopsys Design Constraints File file not found: 'ula_mips.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1540919253714 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1540919253745 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1540919253745 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1540919253745 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1540919253745 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1540919253745 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1540919253745 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1540919253792 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540919253792 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540919253792 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540919253792 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540919253792 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1540919253792 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1540919253792 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1540919253792 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1540919253792 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1540919253792 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1540919253792 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "113 unused 2.5V 66 47 0 " "Number of I/O pins in group: 113 (unused VREF, 2.5V VCCIO, 66 input, 47 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1540919253808 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1540919253808 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1540919253808 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540919253808 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540919253808 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540919253808 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540919253808 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540919253808 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540919253808 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540919253808 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540919253808 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1540919253808 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1540919253808 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540919253995 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1540919254058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1540919259450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540919259715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1540919259794 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1540919260778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540919260778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1540919261684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1540919268107 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1540919268107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1540919268591 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1540919268591 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1540919268591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540919268607 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1540919269029 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540919269076 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540919270029 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540919270029 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540919270732 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540919271404 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/output_files/ula_mips.fit.smsg " "Generated suppressed messages file C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/output_files/ula_mips.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1540919272280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5448 " "Peak virtual memory: 5448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540919273358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 30 14:07:53 2018 " "Processing ended: Tue Oct 30 14:07:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540919273358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540919273358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540919273358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1540919273358 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1540919279598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540919279614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 30 14:07:59 2018 " "Processing started: Tue Oct 30 14:07:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540919279614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1540919279614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ula_mips -c ula_mips " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ula_mips -c ula_mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1540919279614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1540919280193 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1540919284928 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1540919285068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540919286303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 30 14:08:06 2018 " "Processing ended: Tue Oct 30 14:08:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540919286303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540919286303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540919286303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1540919286303 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1540919287131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1540919289553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540919289553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 30 14:08:07 2018 " "Processing started: Tue Oct 30 14:08:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540919289553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919289553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ula_mips -c ula_mips " "Command: quartus_sta ula_mips -c ula_mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919289553 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1540919289913 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919290538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919290538 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919290679 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919290679 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ula_mips.sdc " "Synopsys Design Constraints File file not found: 'ula_mips.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919291460 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919291460 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919291460 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919291460 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919291460 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919291460 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1540919291460 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919291523 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1540919291569 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919291585 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919291632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919291648 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919291663 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919291679 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919291694 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1540919291710 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919291851 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919292898 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919292977 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919292977 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919292977 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919292977 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919292977 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919293008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919293039 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919293039 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919293055 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919293055 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1540919293070 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919293180 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919293180 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919293180 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919293180 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919293180 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919293195 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919293195 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919293273 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919293305 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919294133 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919294133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540919294525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 30 14:08:14 2018 " "Processing ended: Tue Oct 30 14:08:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540919294525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540919294525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540919294525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919294525 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 153 s " "Quartus Prime Full Compilation was successful. 0 errors, 153 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540919295431 ""}
