===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 22.4129 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.0426 ( 11.8%)    4.0426 ( 18.0%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.3193 (  9.7%)    3.3193 ( 14.8%)    Parse modules
    0.5970 (  1.7%)    0.5970 (  2.7%)    Verify circuit
   16.8632 ( 49.3%)   10.5517 ( 47.1%)  'firrtl.circuit' Pipeline
    0.5676 (  1.7%)    0.5676 (  2.5%)    LowerFIRRTLAnnotations
    2.6976 (  7.9%)    1.3490 (  6.0%)    'firrtl.module' Pipeline
    1.2811 (  3.7%)    0.6443 (  2.9%)      DropName
    1.4123 (  4.1%)    0.7104 (  3.2%)      CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1145 (  0.3%)    0.0573 (  0.3%)    'firrtl.module' Pipeline
    0.1117 (  0.3%)    0.0559 (  0.2%)      LowerCHIRRTLPass
    0.1768 (  0.5%)    0.1768 (  0.8%)    InferWidths
    0.3686 (  1.1%)    0.3686 (  1.6%)    MemToRegOfVec
    0.6333 (  1.9%)    0.6333 (  2.8%)    InferResets
    0.0782 (  0.2%)    0.0782 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.1184 (  0.3%)    0.1184 (  0.5%)    WireDFT
    0.4683 (  1.4%)    0.4683 (  2.1%)    LowerFIRRTLTypes
    0.6169 (  1.8%)    0.3086 (  1.4%)    'firrtl.module' Pipeline
    0.5926 (  1.7%)    0.2978 (  1.3%)      ExpandWhens
    0.0203 (  0.1%)    0.0119 (  0.1%)      SFCCompat
    1.0127 (  3.0%)    1.0127 (  4.5%)    CheckCombCycles
    0.0806 (  0.2%)    0.0806 (  0.4%)      (A) circt::firrtl::InstanceGraph
    2.0162 (  5.9%)    1.0082 (  4.5%)    'firrtl.module' Pipeline
    1.7672 (  5.2%)    0.8884 (  4.0%)      Canonicalizer
    0.2449 (  0.7%)    0.1268 (  0.6%)      InferReadWrite
    0.1926 (  0.6%)    0.1926 (  0.9%)    PrefixModules
    0.0695 (  0.2%)    0.0695 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)      (A) circt::firrtl::NLATable
    0.4401 (  1.3%)    0.4401 (  2.0%)    Inliner
    1.5621 (  4.6%)    1.5621 (  7.0%)    IMConstProp
    0.0695 (  0.2%)    0.0695 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0688 (  0.2%)    0.0688 (  0.3%)    AddSeqMemPorts
    0.0684 (  0.2%)    0.0684 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.2603 (  0.8%)    0.2603 (  1.2%)    CreateSiFiveMetadata
    0.0479 (  0.1%)    0.0479 (  0.2%)    ExtractInstances
    0.0003 (  0.0%)    0.0003 (  0.0%)      (A) circt::firrtl::NLATable
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.8663 (  2.5%)    0.4334 (  1.9%)    'firrtl.module' Pipeline
    0.3027 (  0.9%)    0.1550 (  0.7%)      DropName
    0.5597 (  1.6%)    0.2843 (  1.3%)      Canonicalizer
    0.7628 (  2.2%)    0.7628 (  3.4%)    IMDeadCodeElim
    0.0698 (  0.2%)    0.0698 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    1.3683 (  4.0%)    1.3683 (  6.1%)  LowerFIRRTLToHW
    0.0672 (  0.2%)    0.0672 (  0.3%)    (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    (A) circt::firrtl::NLATable
    0.9046 (  2.6%)    0.9046 (  4.0%)  LowerSeqToSV
    0.2386 (  0.7%)    0.2386 (  1.1%)  HWMemSimImpl
    5.0549 ( 14.8%)    2.5464 ( 11.4%)  'hw.module' Pipeline
    0.9202 (  2.7%)    0.4971 (  2.2%)    CSE
    0.0012 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    3.3427 (  9.8%)    1.7657 (  7.9%)    Canonicalizer
    0.6335 (  1.9%)    0.3480 (  1.6%)    CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    0.1499 (  0.4%)    0.0817 (  0.4%)    HWCleanup
    0.4413 (  1.3%)    0.2209 (  1.0%)  'hw.module' Pipeline
    0.0483 (  0.1%)    0.0264 (  0.1%)    HWLegalizeModules
    0.3876 (  1.1%)    0.1966 (  0.9%)    PrettifyVerilog
    0.2699 (  0.8%)    0.2699 (  1.2%)  StripDebugInfoWithPred
    2.0968 (  6.1%)    2.0968 (  9.4%)  ExportVerilog
    0.0049 (  0.0%)    0.0049 (  0.0%)  Rest
   34.2206 (100.0%)   22.4129 (100.0%)  Total

{
  totalTime: 22.453,
  maxMemory: 854720512
}
