static int T_1 F_1 ( const struct V_1 * V_2 , T_2 V_3 , T_2 V_4 )\r\n{\r\nint V_5 ;\r\nV_5 = F_2 ( V_2 , V_3 , V_4 ) ;\r\nif ( V_5 != - 1 )\r\nreturn V_5 ;\r\nreturn - 1 ;\r\n}\r\nstatic int T_1 F_3 ( void )\r\n{\r\nif ( F_4 () && V_6 == V_7 )\r\nF_5 ( & V_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_6 ( char V_9 )\r\n{\r\nif ( V_9 >= '0' && V_9 <= '9' )\r\nreturn V_9 - '0' ;\r\nif ( V_9 >= 'A' && V_9 <= 'F' )\r\nreturn V_9 - 'A' + 10 ;\r\nif ( V_9 >= 'a' && V_9 <= 'f' )\r\nreturn V_9 - 'a' + 10 ;\r\nreturn - 1 ;\r\n}\r\nstatic int T_1 F_7 ( const char * V_10 )\r\n{\r\nint V_11 ;\r\nint V_12 ;\r\nV_11 = F_6 ( V_10 [ 0 ] ) ;\r\nV_12 = F_6 ( V_10 [ 1 ] ) ;\r\nif ( V_11 < 0 || V_12 < 0 )\r\nreturn - 1 ;\r\nreturn ( V_11 << 4 ) | V_12 ;\r\n}\r\nstatic int T_1 F_8 ( void )\r\n{\r\nT_3 V_13 [ 6 ] ;\r\nint V_14 ;\r\nchar * V_15 ;\r\nV_15 = F_9 ( V_16 + 0x7d0000 + 196480 , 1024 ) ;\r\nif ( ! V_15 )\r\nreturn - V_17 ;\r\nfor ( V_14 = 0 ; V_14 < 5 ; V_14 ++ ) {\r\nif ( * ( V_15 + ( V_14 * 3 ) + 2 ) != ':' ) {\r\ngoto V_18;\r\n}\r\n}\r\nfor ( V_14 = 0 ; V_14 < 6 ; V_14 ++ ) {\r\nint V_19 ;\r\nV_19 = F_7 ( V_15 + ( V_14 * 3 ) ) ;\r\nif ( V_19 < 0 ) {\r\ngoto V_18;\r\n}\r\nV_13 [ V_14 ] = V_19 ;\r\n}\r\nF_10 ( V_15 ) ;\r\nF_11 ( L_1 ) ;\r\nfor ( V_14 = 0 ; V_14 < 6 ; V_14 ++ )\r\nF_11 ( L_2 , V_13 [ V_14 ] , ( V_14 < 5 ) ? L_3 : L_4 ) ;\r\nmemcpy ( V_20 . V_21 , V_13 , 6 ) ;\r\nreturn 0 ;\r\nV_18:\r\nF_10 ( V_15 ) ;\r\nreturn - V_22 ;\r\n}\r\nstatic void F_12 ( void )\r\n{\r\nF_13 ( L_5 ) ;\r\nF_14 ( V_23 , 1 ) ;\r\n}\r\nstatic void F_15 ( void )\r\n{\r\nF_13 ( L_5 ) ;\r\nF_14 ( V_23 , 1 ) ;\r\nF_16 ( 100 ) ;\r\nF_14 ( V_23 , 0 ) ;\r\n}\r\nstatic void F_17 ( void )\r\n{\r\nF_13 ( L_5 ) ;\r\nF_14 ( V_24 , 1 ) ;\r\n}\r\nstatic int F_18 ( struct V_25 * V_26 )\r\n{\r\nV_26 -> V_27 |= V_28 ;\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_19 ( void )\r\n{\r\nT_4 V_2 , V_29 , V_14 , V_30 ;\r\nF_20 ( L_6 ) ;\r\nF_21 ( & V_2 , & V_29 ) ;\r\nif ( V_2 == V_31 ) {\r\nF_20 ( L_7 ) ;\r\nreturn V_7 ;\r\n}\r\nF_20 ( L_8 ) ;\r\n#define F_22 (ORION5X_ETH_VIRT_BASE + 0x2000 + 0x004)\r\n#define F_23 0x10000000\r\n#define F_24 0x08000000\r\n#define F_25 0x04000000\r\n#define F_26 0x00000000\r\nfor ( V_14 = 0 ; V_14 < 1000 ; V_14 ++ ) {\r\nV_30 = F_27 ( F_22 ) ;\r\nif ( ! ( V_30 & F_23 ) )\r\nbreak;\r\n}\r\nif ( V_14 >= 1000 ) {\r\nF_28 ( L_9 ) ;\r\nreturn V_32 ;\r\n}\r\nF_29 ( ( 3 << 21 ) |\r\n( 8 << 16 ) |\r\nF_25 , F_22 ) ;\r\nfor ( V_14 = 0 ; V_14 < 1000 ; V_14 ++ ) {\r\nV_30 = F_27 ( F_22 ) ;\r\nif ( V_30 & F_24 )\r\nbreak;\r\n}\r\nif ( V_14 >= 1000 ) {\r\nF_28 ( L_10 ) ;\r\nreturn V_32 ;\r\n}\r\nF_20 ( L_11 , V_30 & 0xffff ) ;\r\nswitch( V_30 & 0xfff0 ) {\r\ncase 0x0cc0 :\r\nreturn V_32 ;\r\ncase 0x0e10 :\r\nreturn V_33 ;\r\ndefault:\r\nF_28 ( L_12 ,\r\nV_30 & 0xffff ) ;\r\n}\r\nreturn V_32 ;\r\n}\r\nstatic void T_1 F_30 ( void )\r\n{\r\nF_31 () ;\r\nV_6 = F_19 () ;\r\nF_13 ( L_13 , 'A' + V_6 ) ;\r\nswitch( V_6 ) {\r\ncase V_7 :\r\nF_32 ( V_34 ) ;\r\nF_29 ( 0 , V_35 ) ;\r\nbreak;\r\ncase V_32 :\r\nF_32 ( V_36 ) ;\r\nbreak;\r\ncase V_33 :\r\nF_32 ( V_37 ) ;\r\nbreak;\r\n}\r\nF_33 ( V_38 ,\r\nV_39 ,\r\nV_16 ,\r\nV_40 ) ;\r\nF_34 ( & V_41 ) ;\r\nswitch( V_6 ) {\r\ncase V_7 :\r\nV_42 [ 0 ] . V_43 = 1 ;\r\nF_35 ( V_44 , L_14 ) ;\r\nF_36 ( V_44 , 0 ) ;\r\ncase V_32 :\r\nF_37 ( 0 , V_45 ,\r\nF_38 ( V_45 ) ) ;\r\nbreak;\r\ncase V_33 :\r\nV_46 . V_2 . V_47 = & V_48 ;\r\nV_49 . V_2 . V_47 = & V_50 ;\r\nF_37 ( 0 , V_51 ,\r\nF_38 ( V_51 ) ) ;\r\nF_39 ( L_15 , 0 , NULL , 0 ) ;\r\nF_40 ( V_52 ,\r\nV_53 ,\r\nF_18 ) ;\r\n}\r\nF_34 ( & V_46 ) ;\r\nF_34 ( & V_49 ) ;\r\nif ( F_8 () < 0 )\r\nF_11 ( L_16 ) ;\r\nF_41 () ;\r\nF_42 ( & V_20 ) ;\r\nF_43 () ;\r\nF_44 () ;\r\nswitch( V_6 ) {\r\ncase V_7 :\r\nif ( F_35 ( V_23 , L_17 ) != 0 ||\r\nF_36 ( V_23 , 0 ) != 0 )\r\nF_45 ( L_18 ) ;\r\nV_54 = F_12 ;\r\nbreak;\r\ncase V_32 :\r\nF_46 ( & V_55 ) ;\r\nif ( F_35 ( V_56 , L_19 ) == 0 )\r\nF_36 ( V_56 , 1 ) ;\r\nif ( F_35 ( V_23 , L_17 ) != 0 ||\r\nF_36 ( V_23 , 0 ) != 0 )\r\nF_45 ( L_18 ) ;\r\nV_54 = F_15 ;\r\nbreak;\r\ncase V_33 :\r\nF_46 ( & V_55 ) ;\r\nif ( F_35 ( V_24 , L_17 ) != 0 ||\r\nF_36 ( V_24 , 0 ) != 0 )\r\nF_45 ( L_18 ) ;\r\nV_54 = F_17 ;\r\nF_29 ( 0x5 , V_57 + 0x2c ) ;\r\nbreak;\r\n}\r\n}
