
LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bf8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002d04  08002d04  00012d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d28  08002d28  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08002d28  08002d28  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d28  08002d28  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d28  08002d28  00012d28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d2c  08002d2c  00012d2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08002d30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  20000068  08002d98  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000134  08002d98  00020134  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000979a  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c0d  00000000  00000000  0002982b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a70  00000000  00000000  0002b438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000990  00000000  00000000  0002bea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016aab  00000000  00000000  0002c838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b363  00000000  00000000  000432e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082640  00000000  00000000  0004e646  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d0c86  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002974  00000000  00000000  000d0cdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08002cec 	.word	0x08002cec

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08002cec 	.word	0x08002cec

0800014c <display7SEG_Pair1>:
	LED_GREEN1_Pin,
    LED_RED2_Pin,
	LED_YELLOW2_Pin,
	LED_GREEN2_Pin
};
void display7SEG_Pair1(int num) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b09      	cmp	r3, #9
 8000158:	f200 8180 	bhi.w	800045c <display7SEG_Pair1+0x310>
 800015c:	a201      	add	r2, pc, #4	; (adr r2, 8000164 <display7SEG_Pair1+0x18>)
 800015e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000162:	bf00      	nop
 8000164:	0800018d 	.word	0x0800018d
 8000168:	080001d5 	.word	0x080001d5
 800016c:	0800021d 	.word	0x0800021d
 8000170:	08000265 	.word	0x08000265
 8000174:	080002ad 	.word	0x080002ad
 8000178:	080002f5 	.word	0x080002f5
 800017c:	0800033d 	.word	0x0800033d
 8000180:	08000385 	.word	0x08000385
 8000184:	080003cd 	.word	0x080003cd
 8000188:	08000415 	.word	0x08000415
    // Logic của hàm gốc là Common Anode (RESET = ON, SET = OFF)
    // Chúng ta giữ nguyên logic đó và chỉ thay đổi tên chân
    switch (num) {
        case 0: // a, b, c, d, e, f = ON; g = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // A1
 800018c:	2200      	movs	r2, #0
 800018e:	2101      	movs	r1, #1
 8000190:	48b7      	ldr	r0, [pc, #732]	; (8000470 <display7SEG_Pair1+0x324>)
 8000192:	f001 fd96 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // B1
 8000196:	2200      	movs	r2, #0
 8000198:	2102      	movs	r1, #2
 800019a:	48b5      	ldr	r0, [pc, #724]	; (8000470 <display7SEG_Pair1+0x324>)
 800019c:	f001 fd91 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // C1
 80001a0:	2200      	movs	r2, #0
 80001a2:	2104      	movs	r1, #4
 80001a4:	48b2      	ldr	r0, [pc, #712]	; (8000470 <display7SEG_Pair1+0x324>)
 80001a6:	f001 fd8c 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // D1
 80001aa:	2200      	movs	r2, #0
 80001ac:	2108      	movs	r1, #8
 80001ae:	48b0      	ldr	r0, [pc, #704]	; (8000470 <display7SEG_Pair1+0x324>)
 80001b0:	f001 fd87 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET); // E1
 80001b4:	2200      	movs	r2, #0
 80001b6:	2110      	movs	r1, #16
 80001b8:	48ad      	ldr	r0, [pc, #692]	; (8000470 <display7SEG_Pair1+0x324>)
 80001ba:	f001 fd82 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // F1
 80001be:	2200      	movs	r2, #0
 80001c0:	2120      	movs	r1, #32
 80001c2:	48ab      	ldr	r0, [pc, #684]	; (8000470 <display7SEG_Pair1+0x324>)
 80001c4:	f001 fd7d 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, SET);   // G1
 80001c8:	2201      	movs	r2, #1
 80001ca:	2140      	movs	r1, #64	; 0x40
 80001cc:	48a8      	ldr	r0, [pc, #672]	; (8000470 <display7SEG_Pair1+0x324>)
 80001ce:	f001 fd78 	bl	8001cc2 <HAL_GPIO_WritePin>
            break;
 80001d2:	e149      	b.n	8000468 <display7SEG_Pair1+0x31c>

        case 1: // b, c = ON; a, d, e, f, g = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);   // A1
 80001d4:	2201      	movs	r2, #1
 80001d6:	2101      	movs	r1, #1
 80001d8:	48a5      	ldr	r0, [pc, #660]	; (8000470 <display7SEG_Pair1+0x324>)
 80001da:	f001 fd72 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // B1
 80001de:	2200      	movs	r2, #0
 80001e0:	2102      	movs	r1, #2
 80001e2:	48a3      	ldr	r0, [pc, #652]	; (8000470 <display7SEG_Pair1+0x324>)
 80001e4:	f001 fd6d 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // C1
 80001e8:	2200      	movs	r2, #0
 80001ea:	2104      	movs	r1, #4
 80001ec:	48a0      	ldr	r0, [pc, #640]	; (8000470 <display7SEG_Pair1+0x324>)
 80001ee:	f001 fd68 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);   // D1
 80001f2:	2201      	movs	r2, #1
 80001f4:	2108      	movs	r1, #8
 80001f6:	489e      	ldr	r0, [pc, #632]	; (8000470 <display7SEG_Pair1+0x324>)
 80001f8:	f001 fd63 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // E1
 80001fc:	2201      	movs	r2, #1
 80001fe:	2110      	movs	r1, #16
 8000200:	489b      	ldr	r0, [pc, #620]	; (8000470 <display7SEG_Pair1+0x324>)
 8000202:	f001 fd5e 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);   // F1
 8000206:	2201      	movs	r2, #1
 8000208:	2120      	movs	r1, #32
 800020a:	4899      	ldr	r0, [pc, #612]	; (8000470 <display7SEG_Pair1+0x324>)
 800020c:	f001 fd59 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, SET);   // G1
 8000210:	2201      	movs	r2, #1
 8000212:	2140      	movs	r1, #64	; 0x40
 8000214:	4896      	ldr	r0, [pc, #600]	; (8000470 <display7SEG_Pair1+0x324>)
 8000216:	f001 fd54 	bl	8001cc2 <HAL_GPIO_WritePin>
            break;
 800021a:	e125      	b.n	8000468 <display7SEG_Pair1+0x31c>

        case 2: // a, b, g, e, d = ON; c, f = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // A1
 800021c:	2200      	movs	r2, #0
 800021e:	2101      	movs	r1, #1
 8000220:	4893      	ldr	r0, [pc, #588]	; (8000470 <display7SEG_Pair1+0x324>)
 8000222:	f001 fd4e 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // B1
 8000226:	2200      	movs	r2, #0
 8000228:	2102      	movs	r1, #2
 800022a:	4891      	ldr	r0, [pc, #580]	; (8000470 <display7SEG_Pair1+0x324>)
 800022c:	f001 fd49 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, SET);   // C1
 8000230:	2201      	movs	r2, #1
 8000232:	2104      	movs	r1, #4
 8000234:	488e      	ldr	r0, [pc, #568]	; (8000470 <display7SEG_Pair1+0x324>)
 8000236:	f001 fd44 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // D1
 800023a:	2200      	movs	r2, #0
 800023c:	2108      	movs	r1, #8
 800023e:	488c      	ldr	r0, [pc, #560]	; (8000470 <display7SEG_Pair1+0x324>)
 8000240:	f001 fd3f 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET); // E1
 8000244:	2200      	movs	r2, #0
 8000246:	2110      	movs	r1, #16
 8000248:	4889      	ldr	r0, [pc, #548]	; (8000470 <display7SEG_Pair1+0x324>)
 800024a:	f001 fd3a 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);   // F1
 800024e:	2201      	movs	r2, #1
 8000250:	2120      	movs	r1, #32
 8000252:	4887      	ldr	r0, [pc, #540]	; (8000470 <display7SEG_Pair1+0x324>)
 8000254:	f001 fd35 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // G1
 8000258:	2200      	movs	r2, #0
 800025a:	2140      	movs	r1, #64	; 0x40
 800025c:	4884      	ldr	r0, [pc, #528]	; (8000470 <display7SEG_Pair1+0x324>)
 800025e:	f001 fd30 	bl	8001cc2 <HAL_GPIO_WritePin>
            break;
 8000262:	e101      	b.n	8000468 <display7SEG_Pair1+0x31c>

        case 3: // a, b, g, c, d = ON; e, f = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // A1
 8000264:	2200      	movs	r2, #0
 8000266:	2101      	movs	r1, #1
 8000268:	4881      	ldr	r0, [pc, #516]	; (8000470 <display7SEG_Pair1+0x324>)
 800026a:	f001 fd2a 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // B1
 800026e:	2200      	movs	r2, #0
 8000270:	2102      	movs	r1, #2
 8000272:	487f      	ldr	r0, [pc, #508]	; (8000470 <display7SEG_Pair1+0x324>)
 8000274:	f001 fd25 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // C1
 8000278:	2200      	movs	r2, #0
 800027a:	2104      	movs	r1, #4
 800027c:	487c      	ldr	r0, [pc, #496]	; (8000470 <display7SEG_Pair1+0x324>)
 800027e:	f001 fd20 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // D1
 8000282:	2200      	movs	r2, #0
 8000284:	2108      	movs	r1, #8
 8000286:	487a      	ldr	r0, [pc, #488]	; (8000470 <display7SEG_Pair1+0x324>)
 8000288:	f001 fd1b 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // E1
 800028c:	2201      	movs	r2, #1
 800028e:	2110      	movs	r1, #16
 8000290:	4877      	ldr	r0, [pc, #476]	; (8000470 <display7SEG_Pair1+0x324>)
 8000292:	f001 fd16 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);   // F1
 8000296:	2201      	movs	r2, #1
 8000298:	2120      	movs	r1, #32
 800029a:	4875      	ldr	r0, [pc, #468]	; (8000470 <display7SEG_Pair1+0x324>)
 800029c:	f001 fd11 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // G1
 80002a0:	2200      	movs	r2, #0
 80002a2:	2140      	movs	r1, #64	; 0x40
 80002a4:	4872      	ldr	r0, [pc, #456]	; (8000470 <display7SEG_Pair1+0x324>)
 80002a6:	f001 fd0c 	bl	8001cc2 <HAL_GPIO_WritePin>
            break;
 80002aa:	e0dd      	b.n	8000468 <display7SEG_Pair1+0x31c>

        case 4: // f, g, b, c = ON; a, d, e = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);   // A1
 80002ac:	2201      	movs	r2, #1
 80002ae:	2101      	movs	r1, #1
 80002b0:	486f      	ldr	r0, [pc, #444]	; (8000470 <display7SEG_Pair1+0x324>)
 80002b2:	f001 fd06 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // B1
 80002b6:	2200      	movs	r2, #0
 80002b8:	2102      	movs	r1, #2
 80002ba:	486d      	ldr	r0, [pc, #436]	; (8000470 <display7SEG_Pair1+0x324>)
 80002bc:	f001 fd01 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // C1
 80002c0:	2200      	movs	r2, #0
 80002c2:	2104      	movs	r1, #4
 80002c4:	486a      	ldr	r0, [pc, #424]	; (8000470 <display7SEG_Pair1+0x324>)
 80002c6:	f001 fcfc 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);   // D1
 80002ca:	2201      	movs	r2, #1
 80002cc:	2108      	movs	r1, #8
 80002ce:	4868      	ldr	r0, [pc, #416]	; (8000470 <display7SEG_Pair1+0x324>)
 80002d0:	f001 fcf7 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // E1
 80002d4:	2201      	movs	r2, #1
 80002d6:	2110      	movs	r1, #16
 80002d8:	4865      	ldr	r0, [pc, #404]	; (8000470 <display7SEG_Pair1+0x324>)
 80002da:	f001 fcf2 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // F1
 80002de:	2200      	movs	r2, #0
 80002e0:	2120      	movs	r1, #32
 80002e2:	4863      	ldr	r0, [pc, #396]	; (8000470 <display7SEG_Pair1+0x324>)
 80002e4:	f001 fced 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // G1
 80002e8:	2200      	movs	r2, #0
 80002ea:	2140      	movs	r1, #64	; 0x40
 80002ec:	4860      	ldr	r0, [pc, #384]	; (8000470 <display7SEG_Pair1+0x324>)
 80002ee:	f001 fce8 	bl	8001cc2 <HAL_GPIO_WritePin>
            break;
 80002f2:	e0b9      	b.n	8000468 <display7SEG_Pair1+0x31c>

        case 5: // a, f, g, c, d = ON; b, e = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // A1
 80002f4:	2200      	movs	r2, #0
 80002f6:	2101      	movs	r1, #1
 80002f8:	485d      	ldr	r0, [pc, #372]	; (8000470 <display7SEG_Pair1+0x324>)
 80002fa:	f001 fce2 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);   // B1
 80002fe:	2201      	movs	r2, #1
 8000300:	2102      	movs	r1, #2
 8000302:	485b      	ldr	r0, [pc, #364]	; (8000470 <display7SEG_Pair1+0x324>)
 8000304:	f001 fcdd 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // C1
 8000308:	2200      	movs	r2, #0
 800030a:	2104      	movs	r1, #4
 800030c:	4858      	ldr	r0, [pc, #352]	; (8000470 <display7SEG_Pair1+0x324>)
 800030e:	f001 fcd8 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // D1
 8000312:	2200      	movs	r2, #0
 8000314:	2108      	movs	r1, #8
 8000316:	4856      	ldr	r0, [pc, #344]	; (8000470 <display7SEG_Pair1+0x324>)
 8000318:	f001 fcd3 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // E1
 800031c:	2201      	movs	r2, #1
 800031e:	2110      	movs	r1, #16
 8000320:	4853      	ldr	r0, [pc, #332]	; (8000470 <display7SEG_Pair1+0x324>)
 8000322:	f001 fcce 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // F1
 8000326:	2200      	movs	r2, #0
 8000328:	2120      	movs	r1, #32
 800032a:	4851      	ldr	r0, [pc, #324]	; (8000470 <display7SEG_Pair1+0x324>)
 800032c:	f001 fcc9 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // G1
 8000330:	2200      	movs	r2, #0
 8000332:	2140      	movs	r1, #64	; 0x40
 8000334:	484e      	ldr	r0, [pc, #312]	; (8000470 <display7SEG_Pair1+0x324>)
 8000336:	f001 fcc4 	bl	8001cc2 <HAL_GPIO_WritePin>
            break;
 800033a:	e095      	b.n	8000468 <display7SEG_Pair1+0x31c>

        case 6: // a, f, g, e, c, d = ON; b = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // A1
 800033c:	2200      	movs	r2, #0
 800033e:	2101      	movs	r1, #1
 8000340:	484b      	ldr	r0, [pc, #300]	; (8000470 <display7SEG_Pair1+0x324>)
 8000342:	f001 fcbe 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);   // B1
 8000346:	2201      	movs	r2, #1
 8000348:	2102      	movs	r1, #2
 800034a:	4849      	ldr	r0, [pc, #292]	; (8000470 <display7SEG_Pair1+0x324>)
 800034c:	f001 fcb9 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // C1
 8000350:	2200      	movs	r2, #0
 8000352:	2104      	movs	r1, #4
 8000354:	4846      	ldr	r0, [pc, #280]	; (8000470 <display7SEG_Pair1+0x324>)
 8000356:	f001 fcb4 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // D1
 800035a:	2200      	movs	r2, #0
 800035c:	2108      	movs	r1, #8
 800035e:	4844      	ldr	r0, [pc, #272]	; (8000470 <display7SEG_Pair1+0x324>)
 8000360:	f001 fcaf 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET); // E1
 8000364:	2200      	movs	r2, #0
 8000366:	2110      	movs	r1, #16
 8000368:	4841      	ldr	r0, [pc, #260]	; (8000470 <display7SEG_Pair1+0x324>)
 800036a:	f001 fcaa 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // F1
 800036e:	2200      	movs	r2, #0
 8000370:	2120      	movs	r1, #32
 8000372:	483f      	ldr	r0, [pc, #252]	; (8000470 <display7SEG_Pair1+0x324>)
 8000374:	f001 fca5 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // G1
 8000378:	2200      	movs	r2, #0
 800037a:	2140      	movs	r1, #64	; 0x40
 800037c:	483c      	ldr	r0, [pc, #240]	; (8000470 <display7SEG_Pair1+0x324>)
 800037e:	f001 fca0 	bl	8001cc2 <HAL_GPIO_WritePin>
            break;
 8000382:	e071      	b.n	8000468 <display7SEG_Pair1+0x31c>

        case 7: // a, b, c = ON; d, e, f, g = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // A1
 8000384:	2200      	movs	r2, #0
 8000386:	2101      	movs	r1, #1
 8000388:	4839      	ldr	r0, [pc, #228]	; (8000470 <display7SEG_Pair1+0x324>)
 800038a:	f001 fc9a 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // B1
 800038e:	2200      	movs	r2, #0
 8000390:	2102      	movs	r1, #2
 8000392:	4837      	ldr	r0, [pc, #220]	; (8000470 <display7SEG_Pair1+0x324>)
 8000394:	f001 fc95 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // C1
 8000398:	2200      	movs	r2, #0
 800039a:	2104      	movs	r1, #4
 800039c:	4834      	ldr	r0, [pc, #208]	; (8000470 <display7SEG_Pair1+0x324>)
 800039e:	f001 fc90 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);   // D1
 80003a2:	2201      	movs	r2, #1
 80003a4:	2108      	movs	r1, #8
 80003a6:	4832      	ldr	r0, [pc, #200]	; (8000470 <display7SEG_Pair1+0x324>)
 80003a8:	f001 fc8b 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // E1
 80003ac:	2201      	movs	r2, #1
 80003ae:	2110      	movs	r1, #16
 80003b0:	482f      	ldr	r0, [pc, #188]	; (8000470 <display7SEG_Pair1+0x324>)
 80003b2:	f001 fc86 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);   // F1
 80003b6:	2201      	movs	r2, #1
 80003b8:	2120      	movs	r1, #32
 80003ba:	482d      	ldr	r0, [pc, #180]	; (8000470 <display7SEG_Pair1+0x324>)
 80003bc:	f001 fc81 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, SET);   // G1
 80003c0:	2201      	movs	r2, #1
 80003c2:	2140      	movs	r1, #64	; 0x40
 80003c4:	482a      	ldr	r0, [pc, #168]	; (8000470 <display7SEG_Pair1+0x324>)
 80003c6:	f001 fc7c 	bl	8001cc2 <HAL_GPIO_WritePin>
            break;
 80003ca:	e04d      	b.n	8000468 <display7SEG_Pair1+0x31c>

        case 8: // a, b, c, d, e, f, g = ON
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // A1
 80003cc:	2200      	movs	r2, #0
 80003ce:	2101      	movs	r1, #1
 80003d0:	4827      	ldr	r0, [pc, #156]	; (8000470 <display7SEG_Pair1+0x324>)
 80003d2:	f001 fc76 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // B1
 80003d6:	2200      	movs	r2, #0
 80003d8:	2102      	movs	r1, #2
 80003da:	4825      	ldr	r0, [pc, #148]	; (8000470 <display7SEG_Pair1+0x324>)
 80003dc:	f001 fc71 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // C1
 80003e0:	2200      	movs	r2, #0
 80003e2:	2104      	movs	r1, #4
 80003e4:	4822      	ldr	r0, [pc, #136]	; (8000470 <display7SEG_Pair1+0x324>)
 80003e6:	f001 fc6c 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // D1
 80003ea:	2200      	movs	r2, #0
 80003ec:	2108      	movs	r1, #8
 80003ee:	4820      	ldr	r0, [pc, #128]	; (8000470 <display7SEG_Pair1+0x324>)
 80003f0:	f001 fc67 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET); // E1
 80003f4:	2200      	movs	r2, #0
 80003f6:	2110      	movs	r1, #16
 80003f8:	481d      	ldr	r0, [pc, #116]	; (8000470 <display7SEG_Pair1+0x324>)
 80003fa:	f001 fc62 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // F1
 80003fe:	2200      	movs	r2, #0
 8000400:	2120      	movs	r1, #32
 8000402:	481b      	ldr	r0, [pc, #108]	; (8000470 <display7SEG_Pair1+0x324>)
 8000404:	f001 fc5d 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // G1
 8000408:	2200      	movs	r2, #0
 800040a:	2140      	movs	r1, #64	; 0x40
 800040c:	4818      	ldr	r0, [pc, #96]	; (8000470 <display7SEG_Pair1+0x324>)
 800040e:	f001 fc58 	bl	8001cc2 <HAL_GPIO_WritePin>
            break;
 8000412:	e029      	b.n	8000468 <display7SEG_Pair1+0x31c>

        case 9: // a, b, c, d, f, g = ON; e = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // A1
 8000414:	2200      	movs	r2, #0
 8000416:	2101      	movs	r1, #1
 8000418:	4815      	ldr	r0, [pc, #84]	; (8000470 <display7SEG_Pair1+0x324>)
 800041a:	f001 fc52 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // B1
 800041e:	2200      	movs	r2, #0
 8000420:	2102      	movs	r1, #2
 8000422:	4813      	ldr	r0, [pc, #76]	; (8000470 <display7SEG_Pair1+0x324>)
 8000424:	f001 fc4d 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // C1
 8000428:	2200      	movs	r2, #0
 800042a:	2104      	movs	r1, #4
 800042c:	4810      	ldr	r0, [pc, #64]	; (8000470 <display7SEG_Pair1+0x324>)
 800042e:	f001 fc48 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // D1
 8000432:	2200      	movs	r2, #0
 8000434:	2108      	movs	r1, #8
 8000436:	480e      	ldr	r0, [pc, #56]	; (8000470 <display7SEG_Pair1+0x324>)
 8000438:	f001 fc43 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // E1
 800043c:	2201      	movs	r2, #1
 800043e:	2110      	movs	r1, #16
 8000440:	480b      	ldr	r0, [pc, #44]	; (8000470 <display7SEG_Pair1+0x324>)
 8000442:	f001 fc3e 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // F1
 8000446:	2200      	movs	r2, #0
 8000448:	2120      	movs	r1, #32
 800044a:	4809      	ldr	r0, [pc, #36]	; (8000470 <display7SEG_Pair1+0x324>)
 800044c:	f001 fc39 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // G1
 8000450:	2200      	movs	r2, #0
 8000452:	2140      	movs	r1, #64	; 0x40
 8000454:	4806      	ldr	r0, [pc, #24]	; (8000470 <display7SEG_Pair1+0x324>)
 8000456:	f001 fc34 	bl	8001cc2 <HAL_GPIO_WritePin>
            break;
 800045a:	e005      	b.n	8000468 <display7SEG_Pair1+0x31c>

        default: // Tắt tất cả các segment
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|
 800045c:	2201      	movs	r2, #1
 800045e:	217f      	movs	r1, #127	; 0x7f
 8000460:	4803      	ldr	r0, [pc, #12]	; (8000470 <display7SEG_Pair1+0x324>)
 8000462:	f001 fc2e 	bl	8001cc2 <HAL_GPIO_WritePin>
                                     GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, SET);
            break;
 8000466:	bf00      	nop
    }
}
 8000468:	bf00      	nop
 800046a:	3708      	adds	r7, #8
 800046c:	46bd      	mov	sp, r7
 800046e:	bd80      	pop	{r7, pc}
 8000470:	40010c00 	.word	0x40010c00

08000474 <display7SEG_Pair2>:

void display7SEG_Pair2(int num) {
 8000474:	b580      	push	{r7, lr}
 8000476:	b082      	sub	sp, #8
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	2b09      	cmp	r3, #9
 8000480:	f200 81be 	bhi.w	8000800 <display7SEG_Pair2+0x38c>
 8000484:	a201      	add	r2, pc, #4	; (adr r2, 800048c <display7SEG_Pair2+0x18>)
 8000486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800048a:	bf00      	nop
 800048c:	080004b5 	.word	0x080004b5
 8000490:	08000509 	.word	0x08000509
 8000494:	0800055d 	.word	0x0800055d
 8000498:	080005b1 	.word	0x080005b1
 800049c:	08000605 	.word	0x08000605
 80004a0:	08000659 	.word	0x08000659
 80004a4:	080006ad 	.word	0x080006ad
 80004a8:	08000701 	.word	0x08000701
 80004ac:	08000755 	.word	0x08000755
 80004b0:	080007a9 	.word	0x080007a9

    switch (num) {
        case 0: // a, b, c, d, e, f = ON; g = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET);  // A2
 80004b4:	2200      	movs	r2, #0
 80004b6:	2180      	movs	r1, #128	; 0x80
 80004b8:	48d0      	ldr	r0, [pc, #832]	; (80007fc <display7SEG_Pair2+0x388>)
 80004ba:	f001 fc02 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);  // B2
 80004be:	2200      	movs	r2, #0
 80004c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004c4:	48cd      	ldr	r0, [pc, #820]	; (80007fc <display7SEG_Pair2+0x388>)
 80004c6:	f001 fbfc 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // C2
 80004ca:	2200      	movs	r2, #0
 80004cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004d0:	48ca      	ldr	r0, [pc, #808]	; (80007fc <display7SEG_Pair2+0x388>)
 80004d2:	f001 fbf6 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // D2
 80004d6:	2200      	movs	r2, #0
 80004d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004dc:	48c7      	ldr	r0, [pc, #796]	; (80007fc <display7SEG_Pair2+0x388>)
 80004de:	f001 fbf0 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET); // E2
 80004e2:	2200      	movs	r2, #0
 80004e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004e8:	48c4      	ldr	r0, [pc, #784]	; (80007fc <display7SEG_Pair2+0x388>)
 80004ea:	f001 fbea 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // F2
 80004ee:	2200      	movs	r2, #0
 80004f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004f4:	48c1      	ldr	r0, [pc, #772]	; (80007fc <display7SEG_Pair2+0x388>)
 80004f6:	f001 fbe4 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);   // G2
 80004fa:	2201      	movs	r2, #1
 80004fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000500:	48be      	ldr	r0, [pc, #760]	; (80007fc <display7SEG_Pair2+0x388>)
 8000502:	f001 fbde 	bl	8001cc2 <HAL_GPIO_WritePin>
            break;
 8000506:	e182      	b.n	800080e <display7SEG_Pair2+0x39a>

        case 1: // b, c = ON; a, d, e, f, g = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, SET);    // A2
 8000508:	2201      	movs	r2, #1
 800050a:	2180      	movs	r1, #128	; 0x80
 800050c:	48bb      	ldr	r0, [pc, #748]	; (80007fc <display7SEG_Pair2+0x388>)
 800050e:	f001 fbd8 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);  // B2
 8000512:	2200      	movs	r2, #0
 8000514:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000518:	48b8      	ldr	r0, [pc, #736]	; (80007fc <display7SEG_Pair2+0x388>)
 800051a:	f001 fbd2 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // C2
 800051e:	2200      	movs	r2, #0
 8000520:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000524:	48b5      	ldr	r0, [pc, #724]	; (80007fc <display7SEG_Pair2+0x388>)
 8000526:	f001 fbcc 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);   // D2
 800052a:	2201      	movs	r2, #1
 800052c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000530:	48b2      	ldr	r0, [pc, #712]	; (80007fc <display7SEG_Pair2+0x388>)
 8000532:	f001 fbc6 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // E2
 8000536:	2201      	movs	r2, #1
 8000538:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800053c:	48af      	ldr	r0, [pc, #700]	; (80007fc <display7SEG_Pair2+0x388>)
 800053e:	f001 fbc0 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);   // F2
 8000542:	2201      	movs	r2, #1
 8000544:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000548:	48ac      	ldr	r0, [pc, #688]	; (80007fc <display7SEG_Pair2+0x388>)
 800054a:	f001 fbba 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);   // G2
 800054e:	2201      	movs	r2, #1
 8000550:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000554:	48a9      	ldr	r0, [pc, #676]	; (80007fc <display7SEG_Pair2+0x388>)
 8000556:	f001 fbb4 	bl	8001cc2 <HAL_GPIO_WritePin>
            break;
 800055a:	e158      	b.n	800080e <display7SEG_Pair2+0x39a>

        case 2: // a, b, g, e, d = ON; c, f = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET);  // A2
 800055c:	2200      	movs	r2, #0
 800055e:	2180      	movs	r1, #128	; 0x80
 8000560:	48a6      	ldr	r0, [pc, #664]	; (80007fc <display7SEG_Pair2+0x388>)
 8000562:	f001 fbae 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);  // B2
 8000566:	2200      	movs	r2, #0
 8000568:	f44f 7180 	mov.w	r1, #256	; 0x100
 800056c:	48a3      	ldr	r0, [pc, #652]	; (80007fc <display7SEG_Pair2+0x388>)
 800056e:	f001 fba8 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, SET);   // C2
 8000572:	2201      	movs	r2, #1
 8000574:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000578:	48a0      	ldr	r0, [pc, #640]	; (80007fc <display7SEG_Pair2+0x388>)
 800057a:	f001 fba2 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // D2
 800057e:	2200      	movs	r2, #0
 8000580:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000584:	489d      	ldr	r0, [pc, #628]	; (80007fc <display7SEG_Pair2+0x388>)
 8000586:	f001 fb9c 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET); // E2
 800058a:	2200      	movs	r2, #0
 800058c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000590:	489a      	ldr	r0, [pc, #616]	; (80007fc <display7SEG_Pair2+0x388>)
 8000592:	f001 fb96 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);   // F2
 8000596:	2201      	movs	r2, #1
 8000598:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800059c:	4897      	ldr	r0, [pc, #604]	; (80007fc <display7SEG_Pair2+0x388>)
 800059e:	f001 fb90 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // G2
 80005a2:	2200      	movs	r2, #0
 80005a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005a8:	4894      	ldr	r0, [pc, #592]	; (80007fc <display7SEG_Pair2+0x388>)
 80005aa:	f001 fb8a 	bl	8001cc2 <HAL_GPIO_WritePin>
            break;
 80005ae:	e12e      	b.n	800080e <display7SEG_Pair2+0x39a>

        case 3: // a, b, g, c, d = ON; e, f = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET);  // A2
 80005b0:	2200      	movs	r2, #0
 80005b2:	2180      	movs	r1, #128	; 0x80
 80005b4:	4891      	ldr	r0, [pc, #580]	; (80007fc <display7SEG_Pair2+0x388>)
 80005b6:	f001 fb84 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);  // B2
 80005ba:	2200      	movs	r2, #0
 80005bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005c0:	488e      	ldr	r0, [pc, #568]	; (80007fc <display7SEG_Pair2+0x388>)
 80005c2:	f001 fb7e 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // C2
 80005c6:	2200      	movs	r2, #0
 80005c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005cc:	488b      	ldr	r0, [pc, #556]	; (80007fc <display7SEG_Pair2+0x388>)
 80005ce:	f001 fb78 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // D2
 80005d2:	2200      	movs	r2, #0
 80005d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005d8:	4888      	ldr	r0, [pc, #544]	; (80007fc <display7SEG_Pair2+0x388>)
 80005da:	f001 fb72 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // E2
 80005de:	2201      	movs	r2, #1
 80005e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005e4:	4885      	ldr	r0, [pc, #532]	; (80007fc <display7SEG_Pair2+0x388>)
 80005e6:	f001 fb6c 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);   // F2
 80005ea:	2201      	movs	r2, #1
 80005ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005f0:	4882      	ldr	r0, [pc, #520]	; (80007fc <display7SEG_Pair2+0x388>)
 80005f2:	f001 fb66 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // G2
 80005f6:	2200      	movs	r2, #0
 80005f8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005fc:	487f      	ldr	r0, [pc, #508]	; (80007fc <display7SEG_Pair2+0x388>)
 80005fe:	f001 fb60 	bl	8001cc2 <HAL_GPIO_WritePin>
            break;
 8000602:	e104      	b.n	800080e <display7SEG_Pair2+0x39a>

        case 4: // f, g, b, c = ON; a, d, e = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, SET);    // A2
 8000604:	2201      	movs	r2, #1
 8000606:	2180      	movs	r1, #128	; 0x80
 8000608:	487c      	ldr	r0, [pc, #496]	; (80007fc <display7SEG_Pair2+0x388>)
 800060a:	f001 fb5a 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);  // B2
 800060e:	2200      	movs	r2, #0
 8000610:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000614:	4879      	ldr	r0, [pc, #484]	; (80007fc <display7SEG_Pair2+0x388>)
 8000616:	f001 fb54 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // C2
 800061a:	2200      	movs	r2, #0
 800061c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000620:	4876      	ldr	r0, [pc, #472]	; (80007fc <display7SEG_Pair2+0x388>)
 8000622:	f001 fb4e 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);   // D2
 8000626:	2201      	movs	r2, #1
 8000628:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800062c:	4873      	ldr	r0, [pc, #460]	; (80007fc <display7SEG_Pair2+0x388>)
 800062e:	f001 fb48 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // E2
 8000632:	2201      	movs	r2, #1
 8000634:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000638:	4870      	ldr	r0, [pc, #448]	; (80007fc <display7SEG_Pair2+0x388>)
 800063a:	f001 fb42 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // F2
 800063e:	2200      	movs	r2, #0
 8000640:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000644:	486d      	ldr	r0, [pc, #436]	; (80007fc <display7SEG_Pair2+0x388>)
 8000646:	f001 fb3c 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // G2
 800064a:	2200      	movs	r2, #0
 800064c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000650:	486a      	ldr	r0, [pc, #424]	; (80007fc <display7SEG_Pair2+0x388>)
 8000652:	f001 fb36 	bl	8001cc2 <HAL_GPIO_WritePin>
            break;
 8000656:	e0da      	b.n	800080e <display7SEG_Pair2+0x39a>

        case 5: // a, f, g, c, d = ON; b, e = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET);  // A2
 8000658:	2200      	movs	r2, #0
 800065a:	2180      	movs	r1, #128	; 0x80
 800065c:	4867      	ldr	r0, [pc, #412]	; (80007fc <display7SEG_Pair2+0x388>)
 800065e:	f001 fb30 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, SET);    // B2
 8000662:	2201      	movs	r2, #1
 8000664:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000668:	4864      	ldr	r0, [pc, #400]	; (80007fc <display7SEG_Pair2+0x388>)
 800066a:	f001 fb2a 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // C2
 800066e:	2200      	movs	r2, #0
 8000670:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000674:	4861      	ldr	r0, [pc, #388]	; (80007fc <display7SEG_Pair2+0x388>)
 8000676:	f001 fb24 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // D2
 800067a:	2200      	movs	r2, #0
 800067c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000680:	485e      	ldr	r0, [pc, #376]	; (80007fc <display7SEG_Pair2+0x388>)
 8000682:	f001 fb1e 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // E2
 8000686:	2201      	movs	r2, #1
 8000688:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800068c:	485b      	ldr	r0, [pc, #364]	; (80007fc <display7SEG_Pair2+0x388>)
 800068e:	f001 fb18 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // F2
 8000692:	2200      	movs	r2, #0
 8000694:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000698:	4858      	ldr	r0, [pc, #352]	; (80007fc <display7SEG_Pair2+0x388>)
 800069a:	f001 fb12 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // G2
 800069e:	2200      	movs	r2, #0
 80006a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006a4:	4855      	ldr	r0, [pc, #340]	; (80007fc <display7SEG_Pair2+0x388>)
 80006a6:	f001 fb0c 	bl	8001cc2 <HAL_GPIO_WritePin>
            break;
 80006aa:	e0b0      	b.n	800080e <display7SEG_Pair2+0x39a>

        case 6: // a, f, g, e, c, d = ON; b = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET);  // A2
 80006ac:	2200      	movs	r2, #0
 80006ae:	2180      	movs	r1, #128	; 0x80
 80006b0:	4852      	ldr	r0, [pc, #328]	; (80007fc <display7SEG_Pair2+0x388>)
 80006b2:	f001 fb06 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, SET);    // B2
 80006b6:	2201      	movs	r2, #1
 80006b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006bc:	484f      	ldr	r0, [pc, #316]	; (80007fc <display7SEG_Pair2+0x388>)
 80006be:	f001 fb00 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // C2
 80006c2:	2200      	movs	r2, #0
 80006c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006c8:	484c      	ldr	r0, [pc, #304]	; (80007fc <display7SEG_Pair2+0x388>)
 80006ca:	f001 fafa 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // D2
 80006ce:	2200      	movs	r2, #0
 80006d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006d4:	4849      	ldr	r0, [pc, #292]	; (80007fc <display7SEG_Pair2+0x388>)
 80006d6:	f001 faf4 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET); // E2
 80006da:	2200      	movs	r2, #0
 80006dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006e0:	4846      	ldr	r0, [pc, #280]	; (80007fc <display7SEG_Pair2+0x388>)
 80006e2:	f001 faee 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // F2
 80006e6:	2200      	movs	r2, #0
 80006e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006ec:	4843      	ldr	r0, [pc, #268]	; (80007fc <display7SEG_Pair2+0x388>)
 80006ee:	f001 fae8 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // G2
 80006f2:	2200      	movs	r2, #0
 80006f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006f8:	4840      	ldr	r0, [pc, #256]	; (80007fc <display7SEG_Pair2+0x388>)
 80006fa:	f001 fae2 	bl	8001cc2 <HAL_GPIO_WritePin>
            break;
 80006fe:	e086      	b.n	800080e <display7SEG_Pair2+0x39a>

        case 7: // a, b, c = ON; d, e, f, g = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET);  // A2
 8000700:	2200      	movs	r2, #0
 8000702:	2180      	movs	r1, #128	; 0x80
 8000704:	483d      	ldr	r0, [pc, #244]	; (80007fc <display7SEG_Pair2+0x388>)
 8000706:	f001 fadc 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);  // B2
 800070a:	2200      	movs	r2, #0
 800070c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000710:	483a      	ldr	r0, [pc, #232]	; (80007fc <display7SEG_Pair2+0x388>)
 8000712:	f001 fad6 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // C2
 8000716:	2200      	movs	r2, #0
 8000718:	f44f 7100 	mov.w	r1, #512	; 0x200
 800071c:	4837      	ldr	r0, [pc, #220]	; (80007fc <display7SEG_Pair2+0x388>)
 800071e:	f001 fad0 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);   // D2
 8000722:	2201      	movs	r2, #1
 8000724:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000728:	4834      	ldr	r0, [pc, #208]	; (80007fc <display7SEG_Pair2+0x388>)
 800072a:	f001 faca 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // E2
 800072e:	2201      	movs	r2, #1
 8000730:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000734:	4831      	ldr	r0, [pc, #196]	; (80007fc <display7SEG_Pair2+0x388>)
 8000736:	f001 fac4 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);   // F2
 800073a:	2201      	movs	r2, #1
 800073c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000740:	482e      	ldr	r0, [pc, #184]	; (80007fc <display7SEG_Pair2+0x388>)
 8000742:	f001 fabe 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);   // G2
 8000746:	2201      	movs	r2, #1
 8000748:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800074c:	482b      	ldr	r0, [pc, #172]	; (80007fc <display7SEG_Pair2+0x388>)
 800074e:	f001 fab8 	bl	8001cc2 <HAL_GPIO_WritePin>
            break;
 8000752:	e05c      	b.n	800080e <display7SEG_Pair2+0x39a>

        case 8: // a, b, c, d, e, f, g = ON
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET);  // A2
 8000754:	2200      	movs	r2, #0
 8000756:	2180      	movs	r1, #128	; 0x80
 8000758:	4828      	ldr	r0, [pc, #160]	; (80007fc <display7SEG_Pair2+0x388>)
 800075a:	f001 fab2 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);  // B2
 800075e:	2200      	movs	r2, #0
 8000760:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000764:	4825      	ldr	r0, [pc, #148]	; (80007fc <display7SEG_Pair2+0x388>)
 8000766:	f001 faac 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // C2
 800076a:	2200      	movs	r2, #0
 800076c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000770:	4822      	ldr	r0, [pc, #136]	; (80007fc <display7SEG_Pair2+0x388>)
 8000772:	f001 faa6 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // D2
 8000776:	2200      	movs	r2, #0
 8000778:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800077c:	481f      	ldr	r0, [pc, #124]	; (80007fc <display7SEG_Pair2+0x388>)
 800077e:	f001 faa0 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET); // E2
 8000782:	2200      	movs	r2, #0
 8000784:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000788:	481c      	ldr	r0, [pc, #112]	; (80007fc <display7SEG_Pair2+0x388>)
 800078a:	f001 fa9a 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // F2
 800078e:	2200      	movs	r2, #0
 8000790:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000794:	4819      	ldr	r0, [pc, #100]	; (80007fc <display7SEG_Pair2+0x388>)
 8000796:	f001 fa94 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // G2
 800079a:	2200      	movs	r2, #0
 800079c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007a0:	4816      	ldr	r0, [pc, #88]	; (80007fc <display7SEG_Pair2+0x388>)
 80007a2:	f001 fa8e 	bl	8001cc2 <HAL_GPIO_WritePin>
            break;
 80007a6:	e032      	b.n	800080e <display7SEG_Pair2+0x39a>

        case 9: // a, b, c, d, f, g = ON; e = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET);  // A2
 80007a8:	2200      	movs	r2, #0
 80007aa:	2180      	movs	r1, #128	; 0x80
 80007ac:	4813      	ldr	r0, [pc, #76]	; (80007fc <display7SEG_Pair2+0x388>)
 80007ae:	f001 fa88 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);  // B2
 80007b2:	2200      	movs	r2, #0
 80007b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007b8:	4810      	ldr	r0, [pc, #64]	; (80007fc <display7SEG_Pair2+0x388>)
 80007ba:	f001 fa82 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // C2
 80007be:	2200      	movs	r2, #0
 80007c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007c4:	480d      	ldr	r0, [pc, #52]	; (80007fc <display7SEG_Pair2+0x388>)
 80007c6:	f001 fa7c 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // D2
 80007ca:	2200      	movs	r2, #0
 80007cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007d0:	480a      	ldr	r0, [pc, #40]	; (80007fc <display7SEG_Pair2+0x388>)
 80007d2:	f001 fa76 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // E2
 80007d6:	2201      	movs	r2, #1
 80007d8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007dc:	4807      	ldr	r0, [pc, #28]	; (80007fc <display7SEG_Pair2+0x388>)
 80007de:	f001 fa70 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // F2
 80007e2:	2200      	movs	r2, #0
 80007e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007e8:	4804      	ldr	r0, [pc, #16]	; (80007fc <display7SEG_Pair2+0x388>)
 80007ea:	f001 fa6a 	bl	8001cc2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // G2
 80007ee:	2200      	movs	r2, #0
 80007f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007f4:	4801      	ldr	r0, [pc, #4]	; (80007fc <display7SEG_Pair2+0x388>)
 80007f6:	f001 fa64 	bl	8001cc2 <HAL_GPIO_WritePin>
            break;
 80007fa:	e008      	b.n	800080e <display7SEG_Pair2+0x39a>
 80007fc:	40010c00 	.word	0x40010c00

        default: // Tắt tất cả các segment
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|
 8000800:	2201      	movs	r2, #1
 8000802:	f44f 517e 	mov.w	r1, #16256	; 0x3f80
 8000806:	4804      	ldr	r0, [pc, #16]	; (8000818 <display7SEG_Pair2+0x3a4>)
 8000808:	f001 fa5b 	bl	8001cc2 <HAL_GPIO_WritePin>
                                     GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13, SET);
            break;
 800080c:	bf00      	nop
    }
}
 800080e:	bf00      	nop
 8000810:	3708      	adds	r7, #8
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	40010c00 	.word	0x40010c00

0800081c <scanLED1>:

void scanLED1(int index){
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
	if (index >= 2){
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	2b01      	cmp	r3, #1
 8000828:	dd01      	ble.n	800082e <scanLED1+0x12>
		index = 0;
 800082a:	2300      	movs	r3, #0
 800082c:	607b      	str	r3, [r7, #4]
	}
	if (index == 0){
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	2b00      	cmp	r3, #0
 8000832:	d111      	bne.n	8000858 <scanLED1+0x3c>
	  HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8000834:	2200      	movs	r2, #0
 8000836:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800083a:	4812      	ldr	r0, [pc, #72]	; (8000884 <scanLED1+0x68>)
 800083c:	f001 fa41 	bl	8001cc2 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000840:	2201      	movs	r2, #1
 8000842:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000846:	480f      	ldr	r0, [pc, #60]	; (8000884 <scanLED1+0x68>)
 8000848:	f001 fa3b 	bl	8001cc2 <HAL_GPIO_WritePin>
	  display7SEG_Pair1(led_buffer1[0]);
 800084c:	4b0e      	ldr	r3, [pc, #56]	; (8000888 <scanLED1+0x6c>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4618      	mov	r0, r3
 8000852:	f7ff fc7b 	bl	800014c <display7SEG_Pair1>
	else{
	  HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
	  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
	  display7SEG_Pair1(led_buffer1[1]);
	}
}
 8000856:	e010      	b.n	800087a <scanLED1+0x5e>
	  HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000858:	2201      	movs	r2, #1
 800085a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800085e:	4809      	ldr	r0, [pc, #36]	; (8000884 <scanLED1+0x68>)
 8000860:	f001 fa2f 	bl	8001cc2 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8000864:	2200      	movs	r2, #0
 8000866:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800086a:	4806      	ldr	r0, [pc, #24]	; (8000884 <scanLED1+0x68>)
 800086c:	f001 fa29 	bl	8001cc2 <HAL_GPIO_WritePin>
	  display7SEG_Pair1(led_buffer1[1]);
 8000870:	4b05      	ldr	r3, [pc, #20]	; (8000888 <scanLED1+0x6c>)
 8000872:	685b      	ldr	r3, [r3, #4]
 8000874:	4618      	mov	r0, r3
 8000876:	f7ff fc69 	bl	800014c <display7SEG_Pair1>
}
 800087a:	bf00      	nop
 800087c:	3708      	adds	r7, #8
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	40010800 	.word	0x40010800
 8000888:	20000084 	.word	0x20000084

0800088c <scanLED2>:
void scanLED2(int index2){
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
	if (index2 >= 2){
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	2b01      	cmp	r3, #1
 8000898:	dd01      	ble.n	800089e <scanLED2+0x12>
		index2 = 0;
 800089a:	2300      	movs	r3, #0
 800089c:	607b      	str	r3, [r7, #4]
	}
	if (index2 == 0){
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d111      	bne.n	80008c8 <scanLED2+0x3c>
	  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 80008a4:	2200      	movs	r2, #0
 80008a6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008aa:	4812      	ldr	r0, [pc, #72]	; (80008f4 <scanLED2+0x68>)
 80008ac:	f001 fa09 	bl	8001cc2 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80008b0:	2201      	movs	r2, #1
 80008b2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008b6:	480f      	ldr	r0, [pc, #60]	; (80008f4 <scanLED2+0x68>)
 80008b8:	f001 fa03 	bl	8001cc2 <HAL_GPIO_WritePin>
	  display7SEG_Pair2(led_buffer2[0]);
 80008bc:	4b0e      	ldr	r3, [pc, #56]	; (80008f8 <scanLED2+0x6c>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	4618      	mov	r0, r3
 80008c2:	f7ff fdd7 	bl	8000474 <display7SEG_Pair2>
	else{
	  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
	  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
	  display7SEG_Pair2(led_buffer2[1]);
	}
}
 80008c6:	e010      	b.n	80008ea <scanLED2+0x5e>
	  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80008c8:	2201      	movs	r2, #1
 80008ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008ce:	4809      	ldr	r0, [pc, #36]	; (80008f4 <scanLED2+0x68>)
 80008d0:	f001 f9f7 	bl	8001cc2 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 80008d4:	2200      	movs	r2, #0
 80008d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008da:	4806      	ldr	r0, [pc, #24]	; (80008f4 <scanLED2+0x68>)
 80008dc:	f001 f9f1 	bl	8001cc2 <HAL_GPIO_WritePin>
	  display7SEG_Pair2(led_buffer2[1]);
 80008e0:	4b05      	ldr	r3, [pc, #20]	; (80008f8 <scanLED2+0x6c>)
 80008e2:	685b      	ldr	r3, [r3, #4]
 80008e4:	4618      	mov	r0, r3
 80008e6:	f7ff fdc5 	bl	8000474 <display7SEG_Pair2>
}
 80008ea:	bf00      	nop
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40010c00 	.word	0x40010c00
 80008f8:	2000008c 	.word	0x2000008c

080008fc <display_in_Pair>:
int index = 0;
void display_in_Pair(int num, int num2){
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	6039      	str	r1, [r7, #0]
	led_buffer1[0] = num/10;
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	4a26      	ldr	r2, [pc, #152]	; (80009a4 <display_in_Pair+0xa8>)
 800090a:	fb82 1203 	smull	r1, r2, r2, r3
 800090e:	1092      	asrs	r2, r2, #2
 8000910:	17db      	asrs	r3, r3, #31
 8000912:	1ad3      	subs	r3, r2, r3
 8000914:	4a24      	ldr	r2, [pc, #144]	; (80009a8 <display_in_Pair+0xac>)
 8000916:	6013      	str	r3, [r2, #0]
	led_buffer1[1] = num%10;
 8000918:	6879      	ldr	r1, [r7, #4]
 800091a:	4b22      	ldr	r3, [pc, #136]	; (80009a4 <display_in_Pair+0xa8>)
 800091c:	fb83 2301 	smull	r2, r3, r3, r1
 8000920:	109a      	asrs	r2, r3, #2
 8000922:	17cb      	asrs	r3, r1, #31
 8000924:	1ad2      	subs	r2, r2, r3
 8000926:	4613      	mov	r3, r2
 8000928:	009b      	lsls	r3, r3, #2
 800092a:	4413      	add	r3, r2
 800092c:	005b      	lsls	r3, r3, #1
 800092e:	1aca      	subs	r2, r1, r3
 8000930:	4b1d      	ldr	r3, [pc, #116]	; (80009a8 <display_in_Pair+0xac>)
 8000932:	605a      	str	r2, [r3, #4]
	led_buffer2[0] = num2/10;
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	4a1b      	ldr	r2, [pc, #108]	; (80009a4 <display_in_Pair+0xa8>)
 8000938:	fb82 1203 	smull	r1, r2, r2, r3
 800093c:	1092      	asrs	r2, r2, #2
 800093e:	17db      	asrs	r3, r3, #31
 8000940:	1ad3      	subs	r3, r2, r3
 8000942:	4a1a      	ldr	r2, [pc, #104]	; (80009ac <display_in_Pair+0xb0>)
 8000944:	6013      	str	r3, [r2, #0]
	led_buffer2[1] = num2%10;
 8000946:	6839      	ldr	r1, [r7, #0]
 8000948:	4b16      	ldr	r3, [pc, #88]	; (80009a4 <display_in_Pair+0xa8>)
 800094a:	fb83 2301 	smull	r2, r3, r3, r1
 800094e:	109a      	asrs	r2, r3, #2
 8000950:	17cb      	asrs	r3, r1, #31
 8000952:	1ad2      	subs	r2, r2, r3
 8000954:	4613      	mov	r3, r2
 8000956:	009b      	lsls	r3, r3, #2
 8000958:	4413      	add	r3, r2
 800095a:	005b      	lsls	r3, r3, #1
 800095c:	1aca      	subs	r2, r1, r3
 800095e:	4b13      	ldr	r3, [pc, #76]	; (80009ac <display_in_Pair+0xb0>)
 8000960:	605a      	str	r2, [r3, #4]

	if ( timer_flag[1] == 1){
 8000962:	4b13      	ldr	r3, [pc, #76]	; (80009b0 <display_in_Pair+0xb4>)
 8000964:	685b      	ldr	r3, [r3, #4]
 8000966:	2b01      	cmp	r3, #1
 8000968:	d117      	bne.n	800099a <display_in_Pair+0x9e>
		scanLED1(index);
 800096a:	4b12      	ldr	r3, [pc, #72]	; (80009b4 <display_in_Pair+0xb8>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	4618      	mov	r0, r3
 8000970:	f7ff ff54 	bl	800081c <scanLED1>
		scanLED2(index);
 8000974:	4b0f      	ldr	r3, [pc, #60]	; (80009b4 <display_in_Pair+0xb8>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4618      	mov	r0, r3
 800097a:	f7ff ff87 	bl	800088c <scanLED2>
		index = !index;
 800097e:	4b0d      	ldr	r3, [pc, #52]	; (80009b4 <display_in_Pair+0xb8>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	2b00      	cmp	r3, #0
 8000984:	bf0c      	ite	eq
 8000986:	2301      	moveq	r3, #1
 8000988:	2300      	movne	r3, #0
 800098a:	b2db      	uxtb	r3, r3
 800098c:	461a      	mov	r2, r3
 800098e:	4b09      	ldr	r3, [pc, #36]	; (80009b4 <display_in_Pair+0xb8>)
 8000990:	601a      	str	r2, [r3, #0]
		setTimer(1, 40);
 8000992:	2128      	movs	r1, #40	; 0x28
 8000994:	2001      	movs	r0, #1
 8000996:	f000 fd97 	bl	80014c8 <setTimer>
	}
}
 800099a:	bf00      	nop
 800099c:	3708      	adds	r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	66666667 	.word	0x66666667
 80009a8:	20000084 	.word	0x20000084
 80009ac:	2000008c 	.word	0x2000008c
 80009b0:	200000dc 	.word	0x200000dc
 80009b4:	20000094 	.word	0x20000094

080009b8 <blinks_in_LED>:
void blinks_in_LED(int idx){
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
	if (timer_flag[2] == 1){
 80009c0:	4b12      	ldr	r3, [pc, #72]	; (8000a0c <blinks_in_LED+0x54>)
 80009c2:	689b      	ldr	r3, [r3, #8]
 80009c4:	2b01      	cmp	r3, #1
 80009c6:	d11d      	bne.n	8000a04 <blinks_in_LED+0x4c>
//		HAL_GPIO_WritePin(LED_COLOR[0], LED_COLOR_Pin[0], RESET);
//		HAL_GPIO_WritePin(LED_COLOR[1], LED_COLOR_Pin[1], RESET);
//		HAL_GPIO_WritePin(LED_COLOR[2], LED_COLOR_Pin[2], RESET);
		HAL_GPIO_TogglePin(LED_COLOR[idx], LED_COLOR_Pin[idx]);
 80009c8:	4a11      	ldr	r2, [pc, #68]	; (8000a10 <blinks_in_LED+0x58>)
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80009d0:	4910      	ldr	r1, [pc, #64]	; (8000a14 <blinks_in_LED+0x5c>)
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80009d8:	4619      	mov	r1, r3
 80009da:	4610      	mov	r0, r2
 80009dc:	f001 f989 	bl	8001cf2 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(LED_COLOR[idx+3], LED_COLOR_Pin[idx+3]);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	3303      	adds	r3, #3
 80009e4:	4a0a      	ldr	r2, [pc, #40]	; (8000a10 <blinks_in_LED+0x58>)
 80009e6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	3303      	adds	r3, #3
 80009ee:	4909      	ldr	r1, [pc, #36]	; (8000a14 <blinks_in_LED+0x5c>)
 80009f0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80009f4:	4619      	mov	r1, r3
 80009f6:	4610      	mov	r0, r2
 80009f8:	f001 f97b 	bl	8001cf2 <HAL_GPIO_TogglePin>
		setTimer(2, 50);
 80009fc:	2132      	movs	r1, #50	; 0x32
 80009fe:	2002      	movs	r0, #2
 8000a00:	f000 fd62 	bl	80014c8 <setTimer>
	}
}
 8000a04:	bf00      	nop
 8000a06:	3708      	adds	r7, #8
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	200000dc 	.word	0x200000dc
 8000a10:	20000000 	.word	0x20000000
 8000a14:	20000018 	.word	0x20000018

08000a18 <RED_1>:
void RED_1(){
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	2102      	movs	r1, #2
 8000a20:	4807      	ldr	r0, [pc, #28]	; (8000a40 <RED_1+0x28>)
 8000a22:	f001 f94e 	bl	8001cc2 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, RESET);
 8000a26:	2200      	movs	r2, #0
 8000a28:	2104      	movs	r1, #4
 8000a2a:	4805      	ldr	r0, [pc, #20]	; (8000a40 <RED_1+0x28>)
 8000a2c:	f001 f949 	bl	8001cc2 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, RESET);
 8000a30:	2200      	movs	r2, #0
 8000a32:	2108      	movs	r1, #8
 8000a34:	4802      	ldr	r0, [pc, #8]	; (8000a40 <RED_1+0x28>)
 8000a36:	f001 f944 	bl	8001cc2 <HAL_GPIO_WritePin>
}
 8000a3a:	bf00      	nop
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	40010800 	.word	0x40010800

08000a44 <RED_2>:
void RED_2(){
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 8000a48:	2201      	movs	r2, #1
 8000a4a:	2110      	movs	r1, #16
 8000a4c:	4807      	ldr	r0, [pc, #28]	; (8000a6c <RED_2+0x28>)
 8000a4e:	f001 f938 	bl	8001cc2 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, RESET);
 8000a52:	2200      	movs	r2, #0
 8000a54:	2120      	movs	r1, #32
 8000a56:	4805      	ldr	r0, [pc, #20]	; (8000a6c <RED_2+0x28>)
 8000a58:	f001 f933 	bl	8001cc2 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, RESET);
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	2140      	movs	r1, #64	; 0x40
 8000a60:	4802      	ldr	r0, [pc, #8]	; (8000a6c <RED_2+0x28>)
 8000a62:	f001 f92e 	bl	8001cc2 <HAL_GPIO_WritePin>
}
 8000a66:	bf00      	nop
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	40010800 	.word	0x40010800

08000a70 <GREEN_1>:
void GREEN_1(){
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
 8000a74:	2200      	movs	r2, #0
 8000a76:	2102      	movs	r1, #2
 8000a78:	4807      	ldr	r0, [pc, #28]	; (8000a98 <GREEN_1+0x28>)
 8000a7a:	f001 f922 	bl	8001cc2 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, RESET);
 8000a7e:	2200      	movs	r2, #0
 8000a80:	2104      	movs	r1, #4
 8000a82:	4805      	ldr	r0, [pc, #20]	; (8000a98 <GREEN_1+0x28>)
 8000a84:	f001 f91d 	bl	8001cc2 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 8000a88:	2201      	movs	r2, #1
 8000a8a:	2108      	movs	r1, #8
 8000a8c:	4802      	ldr	r0, [pc, #8]	; (8000a98 <GREEN_1+0x28>)
 8000a8e:	f001 f918 	bl	8001cc2 <HAL_GPIO_WritePin>
}
 8000a92:	bf00      	nop
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	40010800 	.word	0x40010800

08000a9c <GREEN_2>:
void GREEN_2(){
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, RESET);
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	2110      	movs	r1, #16
 8000aa4:	4807      	ldr	r0, [pc, #28]	; (8000ac4 <GREEN_2+0x28>)
 8000aa6:	f001 f90c 	bl	8001cc2 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, RESET);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	2120      	movs	r1, #32
 8000aae:	4805      	ldr	r0, [pc, #20]	; (8000ac4 <GREEN_2+0x28>)
 8000ab0:	f001 f907 	bl	8001cc2 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	2140      	movs	r1, #64	; 0x40
 8000ab8:	4802      	ldr	r0, [pc, #8]	; (8000ac4 <GREEN_2+0x28>)
 8000aba:	f001 f902 	bl	8001cc2 <HAL_GPIO_WritePin>
}
 8000abe:	bf00      	nop
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	40010800 	.word	0x40010800

08000ac8 <YELLOW_1>:
void YELLOW_1(){
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
 8000acc:	2200      	movs	r2, #0
 8000ace:	2102      	movs	r1, #2
 8000ad0:	4807      	ldr	r0, [pc, #28]	; (8000af0 <YELLOW_1+0x28>)
 8000ad2:	f001 f8f6 	bl	8001cc2 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	2104      	movs	r1, #4
 8000ada:	4805      	ldr	r0, [pc, #20]	; (8000af0 <YELLOW_1+0x28>)
 8000adc:	f001 f8f1 	bl	8001cc2 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, RESET);
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	2108      	movs	r1, #8
 8000ae4:	4802      	ldr	r0, [pc, #8]	; (8000af0 <YELLOW_1+0x28>)
 8000ae6:	f001 f8ec 	bl	8001cc2 <HAL_GPIO_WritePin>
}
 8000aea:	bf00      	nop
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40010800 	.word	0x40010800

08000af4 <YELLOW_2>:
void YELLOW_2(){
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, RESET);
 8000af8:	2200      	movs	r2, #0
 8000afa:	2110      	movs	r1, #16
 8000afc:	4807      	ldr	r0, [pc, #28]	; (8000b1c <YELLOW_2+0x28>)
 8000afe:	f001 f8e0 	bl	8001cc2 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 8000b02:	2201      	movs	r2, #1
 8000b04:	2120      	movs	r1, #32
 8000b06:	4805      	ldr	r0, [pc, #20]	; (8000b1c <YELLOW_2+0x28>)
 8000b08:	f001 f8db 	bl	8001cc2 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, RESET);
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	2140      	movs	r1, #64	; 0x40
 8000b10:	4802      	ldr	r0, [pc, #8]	; (8000b1c <YELLOW_2+0x28>)
 8000b12:	f001 f8d6 	bl	8001cc2 <HAL_GPIO_WritePin>
}
 8000b16:	bf00      	nop
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40010800 	.word	0x40010800

08000b20 <TURN_OFF_ALL>:
void TURN_OFF_ALL(){
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
 8000b24:	2200      	movs	r2, #0
 8000b26:	2102      	movs	r1, #2
 8000b28:	480e      	ldr	r0, [pc, #56]	; (8000b64 <TURN_OFF_ALL+0x44>)
 8000b2a:	f001 f8ca 	bl	8001cc2 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, RESET);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	2104      	movs	r1, #4
 8000b32:	480c      	ldr	r0, [pc, #48]	; (8000b64 <TURN_OFF_ALL+0x44>)
 8000b34:	f001 f8c5 	bl	8001cc2 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, RESET);
 8000b38:	2200      	movs	r2, #0
 8000b3a:	2108      	movs	r1, #8
 8000b3c:	4809      	ldr	r0, [pc, #36]	; (8000b64 <TURN_OFF_ALL+0x44>)
 8000b3e:	f001 f8c0 	bl	8001cc2 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, RESET);
 8000b42:	2200      	movs	r2, #0
 8000b44:	2110      	movs	r1, #16
 8000b46:	4807      	ldr	r0, [pc, #28]	; (8000b64 <TURN_OFF_ALL+0x44>)
 8000b48:	f001 f8bb 	bl	8001cc2 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, RESET);
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	2120      	movs	r1, #32
 8000b50:	4804      	ldr	r0, [pc, #16]	; (8000b64 <TURN_OFF_ALL+0x44>)
 8000b52:	f001 f8b6 	bl	8001cc2 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, RESET);
 8000b56:	2200      	movs	r2, #0
 8000b58:	2140      	movs	r1, #64	; 0x40
 8000b5a:	4802      	ldr	r0, [pc, #8]	; (8000b64 <TURN_OFF_ALL+0x44>)
 8000b5c:	f001 f8b1 	bl	8001cc2 <HAL_GPIO_WritePin>
}
 8000b60:	bf00      	nop
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	40010800 	.word	0x40010800

08000b68 <fsm_normal>:
#include "main.h"
#include "global.h"
#include "software_timer.h"
#include "input_reading.h"

void fsm_normal(){
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
	if (timer_flag[0] == 1 && (st== START ||st== GREEN_RED||st== YELLOW_RED||st== RED_GREEN ||st== RED_YELLOW)  ){
 8000b6c:	4b5d      	ldr	r3, [pc, #372]	; (8000ce4 <fsm_normal+0x17c>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	2b01      	cmp	r3, #1
 8000b72:	d121      	bne.n	8000bb8 <fsm_normal+0x50>
 8000b74:	4b5c      	ldr	r3, [pc, #368]	; (8000ce8 <fsm_normal+0x180>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d00f      	beq.n	8000b9c <fsm_normal+0x34>
 8000b7c:	4b5a      	ldr	r3, [pc, #360]	; (8000ce8 <fsm_normal+0x180>)
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	d00b      	beq.n	8000b9c <fsm_normal+0x34>
 8000b84:	4b58      	ldr	r3, [pc, #352]	; (8000ce8 <fsm_normal+0x180>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	2b02      	cmp	r3, #2
 8000b8a:	d007      	beq.n	8000b9c <fsm_normal+0x34>
 8000b8c:	4b56      	ldr	r3, [pc, #344]	; (8000ce8 <fsm_normal+0x180>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	2b03      	cmp	r3, #3
 8000b92:	d003      	beq.n	8000b9c <fsm_normal+0x34>
 8000b94:	4b54      	ldr	r3, [pc, #336]	; (8000ce8 <fsm_normal+0x180>)
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	2b04      	cmp	r3, #4
 8000b9a:	d10d      	bne.n	8000bb8 <fsm_normal+0x50>
	  counter1--;
 8000b9c:	4b53      	ldr	r3, [pc, #332]	; (8000cec <fsm_normal+0x184>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	3b01      	subs	r3, #1
 8000ba2:	4a52      	ldr	r2, [pc, #328]	; (8000cec <fsm_normal+0x184>)
 8000ba4:	6013      	str	r3, [r2, #0]
	  counter2--;
 8000ba6:	4b52      	ldr	r3, [pc, #328]	; (8000cf0 <fsm_normal+0x188>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	3b01      	subs	r3, #1
 8000bac:	4a50      	ldr	r2, [pc, #320]	; (8000cf0 <fsm_normal+0x188>)
 8000bae:	6013      	str	r3, [r2, #0]
	  setTimer(0,100);
 8000bb0:	2164      	movs	r1, #100	; 0x64
 8000bb2:	2000      	movs	r0, #0
 8000bb4:	f000 fc88 	bl	80014c8 <setTimer>
	}
	switch(st){
 8000bb8:	4b4b      	ldr	r3, [pc, #300]	; (8000ce8 <fsm_normal+0x180>)
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	2b04      	cmp	r3, #4
 8000bbe:	f200 808f 	bhi.w	8000ce0 <fsm_normal+0x178>
 8000bc2:	a201      	add	r2, pc, #4	; (adr r2, 8000bc8 <fsm_normal+0x60>)
 8000bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bc8:	08000bdd 	.word	0x08000bdd
 8000bcc:	08000c09 	.word	0x08000c09
 8000bd0:	08000c47 	.word	0x08000c47
 8000bd4:	08000c77 	.word	0x08000c77
 8000bd8:	08000c9f 	.word	0x08000c9f
	case START:
		if (CheckButton(0)){
 8000bdc:	2000      	movs	r0, #0
 8000bde:	f000 fa61 	bl	80010a4 <CheckButton>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d072      	beq.n	8000cce <fsm_normal+0x166>
			st = GREEN_RED;
 8000be8:	4b3f      	ldr	r3, [pc, #252]	; (8000ce8 <fsm_normal+0x180>)
 8000bea:	2201      	movs	r2, #1
 8000bec:	701a      	strb	r2, [r3, #0]
			counter1 = time_GREEN;
 8000bee:	4b41      	ldr	r3, [pc, #260]	; (8000cf4 <fsm_normal+0x18c>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	4a3e      	ldr	r2, [pc, #248]	; (8000cec <fsm_normal+0x184>)
 8000bf4:	6013      	str	r3, [r2, #0]
			counter2 = time_RED;
 8000bf6:	4b40      	ldr	r3, [pc, #256]	; (8000cf8 <fsm_normal+0x190>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4a3d      	ldr	r2, [pc, #244]	; (8000cf0 <fsm_normal+0x188>)
 8000bfc:	6013      	str	r3, [r2, #0]
			GREEN_1(); RED_2();
 8000bfe:	f7ff ff37 	bl	8000a70 <GREEN_1>
 8000c02:	f7ff ff1f 	bl	8000a44 <RED_2>
		}

		//display_in_Pair(counter1,counter2);
		break;
 8000c06:	e062      	b.n	8000cce <fsm_normal+0x166>

	case GREEN_RED:

		GREEN_1(); RED_2();
 8000c08:	f7ff ff32 	bl	8000a70 <GREEN_1>
 8000c0c:	f7ff ff1a 	bl	8000a44 <RED_2>
		//display_in_Pair(counter1,counter2);
		if (counter1 <= 0){
 8000c10:	4b36      	ldr	r3, [pc, #216]	; (8000cec <fsm_normal+0x184>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	dc0a      	bgt.n	8000c2e <fsm_normal+0xc6>
			counter1 = time_YELLOW;
 8000c18:	4b38      	ldr	r3, [pc, #224]	; (8000cfc <fsm_normal+0x194>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a33      	ldr	r2, [pc, #204]	; (8000cec <fsm_normal+0x184>)
 8000c1e:	6013      	str	r3, [r2, #0]
			YELLOW_1(); RED_2();
 8000c20:	f7ff ff52 	bl	8000ac8 <YELLOW_1>
 8000c24:	f7ff ff0e 	bl	8000a44 <RED_2>
			st = YELLOW_RED;
 8000c28:	4b2f      	ldr	r3, [pc, #188]	; (8000ce8 <fsm_normal+0x180>)
 8000c2a:	2202      	movs	r2, #2
 8000c2c:	701a      	strb	r2, [r3, #0]
		}
		if (CheckButton(0)){
 8000c2e:	2000      	movs	r0, #0
 8000c30:	f000 fa38 	bl	80010a4 <CheckButton>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d04b      	beq.n	8000cd2 <fsm_normal+0x16a>
			st = START_MODIFY;
 8000c3a:	4b2b      	ldr	r3, [pc, #172]	; (8000ce8 <fsm_normal+0x180>)
 8000c3c:	2208      	movs	r2, #8
 8000c3e:	701a      	strb	r2, [r3, #0]
			TURN_OFF_ALL();
 8000c40:	f7ff ff6e 	bl	8000b20 <TURN_OFF_ALL>
		}
		break;
 8000c44:	e045      	b.n	8000cd2 <fsm_normal+0x16a>
	case YELLOW_RED:
		YELLOW_1(); RED_2();
 8000c46:	f7ff ff3f 	bl	8000ac8 <YELLOW_1>
 8000c4a:	f7ff fefb 	bl	8000a44 <RED_2>
		//display_in_Pair(counter1,counter2);
		if (counter2 <= 0){
 8000c4e:	4b28      	ldr	r3, [pc, #160]	; (8000cf0 <fsm_normal+0x188>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	dc3f      	bgt.n	8000cd6 <fsm_normal+0x16e>
			counter1 = time_RED;
 8000c56:	4b28      	ldr	r3, [pc, #160]	; (8000cf8 <fsm_normal+0x190>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4a24      	ldr	r2, [pc, #144]	; (8000cec <fsm_normal+0x184>)
 8000c5c:	6013      	str	r3, [r2, #0]
			counter2 = time_GREEN;
 8000c5e:	4b25      	ldr	r3, [pc, #148]	; (8000cf4 <fsm_normal+0x18c>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	4a23      	ldr	r2, [pc, #140]	; (8000cf0 <fsm_normal+0x188>)
 8000c64:	6013      	str	r3, [r2, #0]
			RED_1(); GREEN_2();
 8000c66:	f7ff fed7 	bl	8000a18 <RED_1>
 8000c6a:	f7ff ff17 	bl	8000a9c <GREEN_2>
			st = RED_GREEN;
 8000c6e:	4b1e      	ldr	r3, [pc, #120]	; (8000ce8 <fsm_normal+0x180>)
 8000c70:	2203      	movs	r2, #3
 8000c72:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000c74:	e02f      	b.n	8000cd6 <fsm_normal+0x16e>
	case RED_GREEN:
		RED_1(); GREEN_2();
 8000c76:	f7ff fecf 	bl	8000a18 <RED_1>
 8000c7a:	f7ff ff0f 	bl	8000a9c <GREEN_2>
		//display_in_Pair(counter1,counter2);
		if (counter2 <= 0){
 8000c7e:	4b1c      	ldr	r3, [pc, #112]	; (8000cf0 <fsm_normal+0x188>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	dc29      	bgt.n	8000cda <fsm_normal+0x172>
			counter2 = time_YELLOW;
 8000c86:	4b1d      	ldr	r3, [pc, #116]	; (8000cfc <fsm_normal+0x194>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	4a19      	ldr	r2, [pc, #100]	; (8000cf0 <fsm_normal+0x188>)
 8000c8c:	6013      	str	r3, [r2, #0]
			RED_1(); YELLOW_2();
 8000c8e:	f7ff fec3 	bl	8000a18 <RED_1>
 8000c92:	f7ff ff2f 	bl	8000af4 <YELLOW_2>
			st = RED_YELLOW;
 8000c96:	4b14      	ldr	r3, [pc, #80]	; (8000ce8 <fsm_normal+0x180>)
 8000c98:	2204      	movs	r2, #4
 8000c9a:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000c9c:	e01d      	b.n	8000cda <fsm_normal+0x172>
	case RED_YELLOW:
		RED_1(); YELLOW_2();
 8000c9e:	f7ff febb 	bl	8000a18 <RED_1>
 8000ca2:	f7ff ff27 	bl	8000af4 <YELLOW_2>
		//display_in_Pair(counter1,counter2);
		if (counter2 <= 0){
 8000ca6:	4b12      	ldr	r3, [pc, #72]	; (8000cf0 <fsm_normal+0x188>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	dc17      	bgt.n	8000cde <fsm_normal+0x176>
			st = GREEN_RED;
 8000cae:	4b0e      	ldr	r3, [pc, #56]	; (8000ce8 <fsm_normal+0x180>)
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	701a      	strb	r2, [r3, #0]
			GREEN_1(); RED_2();
 8000cb4:	f7ff fedc 	bl	8000a70 <GREEN_1>
 8000cb8:	f7ff fec4 	bl	8000a44 <RED_2>
			counter1 = time_GREEN;
 8000cbc:	4b0d      	ldr	r3, [pc, #52]	; (8000cf4 <fsm_normal+0x18c>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a0a      	ldr	r2, [pc, #40]	; (8000cec <fsm_normal+0x184>)
 8000cc2:	6013      	str	r3, [r2, #0]
			counter2 = time_RED;
 8000cc4:	4b0c      	ldr	r3, [pc, #48]	; (8000cf8 <fsm_normal+0x190>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a09      	ldr	r2, [pc, #36]	; (8000cf0 <fsm_normal+0x188>)
 8000cca:	6013      	str	r3, [r2, #0]
		}
		break;
 8000ccc:	e007      	b.n	8000cde <fsm_normal+0x176>
		break;
 8000cce:	bf00      	nop
 8000cd0:	e006      	b.n	8000ce0 <fsm_normal+0x178>
		break;
 8000cd2:	bf00      	nop
 8000cd4:	e004      	b.n	8000ce0 <fsm_normal+0x178>
		break;
 8000cd6:	bf00      	nop
 8000cd8:	e002      	b.n	8000ce0 <fsm_normal+0x178>
		break;
 8000cda:	bf00      	nop
 8000cdc:	e000      	b.n	8000ce0 <fsm_normal+0x178>
		break;
 8000cde:	bf00      	nop
	}
}
 8000ce0:	bf00      	nop
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	200000dc 	.word	0x200000dc
 8000ce8:	20000058 	.word	0x20000058
 8000cec:	20000050 	.word	0x20000050
 8000cf0:	20000054 	.word	0x20000054
 8000cf4:	20000048 	.word	0x20000048
 8000cf8:	20000044 	.word	0x20000044
 8000cfc:	2000004c 	.word	0x2000004c

08000d00 <fsm_modify>:

void fsm_modify(){
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0

	switch (st){
 8000d04:	4b8a      	ldr	r3, [pc, #552]	; (8000f30 <fsm_modify+0x230>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	3b05      	subs	r3, #5
 8000d0a:	2b03      	cmp	r3, #3
 8000d0c:	f200 810d 	bhi.w	8000f2a <fsm_modify+0x22a>
 8000d10:	a201      	add	r2, pc, #4	; (adr r2, 8000d18 <fsm_modify+0x18>)
 8000d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d16:	bf00      	nop
 8000d18:	08000d59 	.word	0x08000d59
 8000d1c:	08000e79 	.word	0x08000e79
 8000d20:	08000de3 	.word	0x08000de3
 8000d24:	08000d29 	.word	0x08000d29
	case START_MODIFY:
		counter1=0;
 8000d28:	4b82      	ldr	r3, [pc, #520]	; (8000f34 <fsm_modify+0x234>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	601a      	str	r2, [r3, #0]
		counter2=0;
 8000d2e:	4b82      	ldr	r3, [pc, #520]	; (8000f38 <fsm_modify+0x238>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	601a      	str	r2, [r3, #0]
		if (CheckButton(0)){
 8000d34:	2000      	movs	r0, #0
 8000d36:	f000 f9b5 	bl	80010a4 <CheckButton>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	f000 80ed 	beq.w	8000f1c <fsm_modify+0x21c>
			st = RED_MODIFY;
 8000d42:	4b7b      	ldr	r3, [pc, #492]	; (8000f30 <fsm_modify+0x230>)
 8000d44:	2205      	movs	r2, #5
 8000d46:	701a      	strb	r2, [r3, #0]
			counter1 = time_RED;
 8000d48:	4b7c      	ldr	r3, [pc, #496]	; (8000f3c <fsm_modify+0x23c>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a79      	ldr	r2, [pc, #484]	; (8000f34 <fsm_modify+0x234>)
 8000d4e:	6013      	str	r3, [r2, #0]
			counter2 = 1;
 8000d50:	4b79      	ldr	r3, [pc, #484]	; (8000f38 <fsm_modify+0x238>)
 8000d52:	2201      	movs	r2, #1
 8000d54:	601a      	str	r2, [r3, #0]
		}
		break;
 8000d56:	e0e1      	b.n	8000f1c <fsm_modify+0x21c>
	case RED_MODIFY:
//		if (timer_flag[0] == 1 && (st== RED_MODIFY )  ){
//		  HAL_GPIO_TogglePin(LED_RED1_GPIO_Port, LED_RED1_Pin);
//		  setTimer(0,100);
//		}
		blinks_in_LED(0);
 8000d58:	2000      	movs	r0, #0
 8000d5a:	f7ff fe2d 	bl	80009b8 <blinks_in_LED>
		if (CheckButton(1)) {
 8000d5e:	2001      	movs	r0, #1
 8000d60:	f000 f9a0 	bl	80010a4 <CheckButton>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d00b      	beq.n	8000d82 <fsm_modify+0x82>
			counter1++;
 8000d6a:	4b72      	ldr	r3, [pc, #456]	; (8000f34 <fsm_modify+0x234>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	3301      	adds	r3, #1
 8000d70:	4a70      	ldr	r2, [pc, #448]	; (8000f34 <fsm_modify+0x234>)
 8000d72:	6013      	str	r3, [r2, #0]
			if (counter1 >= 100) counter1=0;
 8000d74:	4b6f      	ldr	r3, [pc, #444]	; (8000f34 <fsm_modify+0x234>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	2b63      	cmp	r3, #99	; 0x63
 8000d7a:	dd02      	ble.n	8000d82 <fsm_modify+0x82>
 8000d7c:	4b6d      	ldr	r3, [pc, #436]	; (8000f34 <fsm_modify+0x234>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	601a      	str	r2, [r3, #0]
		}
		if (CheckButton_1s(1)) {
 8000d82:	2001      	movs	r0, #1
 8000d84:	f000 f99e 	bl	80010c4 <CheckButton_1s>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d00b      	beq.n	8000da6 <fsm_modify+0xa6>
			counter1+=5;
 8000d8e:	4b69      	ldr	r3, [pc, #420]	; (8000f34 <fsm_modify+0x234>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	3305      	adds	r3, #5
 8000d94:	4a67      	ldr	r2, [pc, #412]	; (8000f34 <fsm_modify+0x234>)
 8000d96:	6013      	str	r3, [r2, #0]
			if (counter1 >= 100) counter1=0;
 8000d98:	4b66      	ldr	r3, [pc, #408]	; (8000f34 <fsm_modify+0x234>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	2b63      	cmp	r3, #99	; 0x63
 8000d9e:	dd02      	ble.n	8000da6 <fsm_modify+0xa6>
 8000da0:	4b64      	ldr	r3, [pc, #400]	; (8000f34 <fsm_modify+0x234>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	601a      	str	r2, [r3, #0]
		}
		if (CheckButton(2)){
 8000da6:	2002      	movs	r0, #2
 8000da8:	f000 f97c 	bl	80010a4 <CheckButton>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d003      	beq.n	8000dba <fsm_modify+0xba>
			time_RED = counter1;
 8000db2:	4b60      	ldr	r3, [pc, #384]	; (8000f34 <fsm_modify+0x234>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4a61      	ldr	r2, [pc, #388]	; (8000f3c <fsm_modify+0x23c>)
 8000db8:	6013      	str	r3, [r2, #0]
		}
		if (CheckButton(0)){
 8000dba:	2000      	movs	r0, #0
 8000dbc:	f000 f972 	bl	80010a4 <CheckButton>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	f000 80ac 	beq.w	8000f20 <fsm_modify+0x220>
			st = YELLOW_MODIFY;
 8000dc8:	4b59      	ldr	r3, [pc, #356]	; (8000f30 <fsm_modify+0x230>)
 8000dca:	2207      	movs	r2, #7
 8000dcc:	701a      	strb	r2, [r3, #0]
			counter1 = time_YELLOW;
 8000dce:	4b5c      	ldr	r3, [pc, #368]	; (8000f40 <fsm_modify+0x240>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a58      	ldr	r2, [pc, #352]	; (8000f34 <fsm_modify+0x234>)
 8000dd4:	6013      	str	r3, [r2, #0]
			counter2 = 2;
 8000dd6:	4b58      	ldr	r3, [pc, #352]	; (8000f38 <fsm_modify+0x238>)
 8000dd8:	2202      	movs	r2, #2
 8000dda:	601a      	str	r2, [r3, #0]
			TURN_OFF_ALL();
 8000ddc:	f7ff fea0 	bl	8000b20 <TURN_OFF_ALL>
		}
		break;
 8000de0:	e09e      	b.n	8000f20 <fsm_modify+0x220>
	case YELLOW_MODIFY:
//		if (timer_flag[0] == 1 && (st== YELLOW_MODIFY )  ){
//		  HAL_GPIO_TogglePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin);
//		  setTimer(0,100);
//		}
		blinks_in_LED(1);
 8000de2:	2001      	movs	r0, #1
 8000de4:	f7ff fde8 	bl	80009b8 <blinks_in_LED>
		if (CheckButton(1)) {
 8000de8:	2001      	movs	r0, #1
 8000dea:	f000 f95b 	bl	80010a4 <CheckButton>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d00b      	beq.n	8000e0c <fsm_modify+0x10c>
			counter1++;
 8000df4:	4b4f      	ldr	r3, [pc, #316]	; (8000f34 <fsm_modify+0x234>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	3301      	adds	r3, #1
 8000dfa:	4a4e      	ldr	r2, [pc, #312]	; (8000f34 <fsm_modify+0x234>)
 8000dfc:	6013      	str	r3, [r2, #0]
			if (counter1 >= 100) counter1=0;
 8000dfe:	4b4d      	ldr	r3, [pc, #308]	; (8000f34 <fsm_modify+0x234>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	2b63      	cmp	r3, #99	; 0x63
 8000e04:	dd02      	ble.n	8000e0c <fsm_modify+0x10c>
 8000e06:	4b4b      	ldr	r3, [pc, #300]	; (8000f34 <fsm_modify+0x234>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
		}
		if (CheckButton_1s(1)) {
 8000e0c:	2001      	movs	r0, #1
 8000e0e:	f000 f959 	bl	80010c4 <CheckButton_1s>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d00b      	beq.n	8000e30 <fsm_modify+0x130>
			counter1+=5;
 8000e18:	4b46      	ldr	r3, [pc, #280]	; (8000f34 <fsm_modify+0x234>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	3305      	adds	r3, #5
 8000e1e:	4a45      	ldr	r2, [pc, #276]	; (8000f34 <fsm_modify+0x234>)
 8000e20:	6013      	str	r3, [r2, #0]
			if (counter1 >= 100) counter1=0;
 8000e22:	4b44      	ldr	r3, [pc, #272]	; (8000f34 <fsm_modify+0x234>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	2b63      	cmp	r3, #99	; 0x63
 8000e28:	dd02      	ble.n	8000e30 <fsm_modify+0x130>
 8000e2a:	4b42      	ldr	r3, [pc, #264]	; (8000f34 <fsm_modify+0x234>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
		}
		if (CheckButton(2)){
 8000e30:	2002      	movs	r0, #2
 8000e32:	f000 f937 	bl	80010a4 <CheckButton>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d00a      	beq.n	8000e52 <fsm_modify+0x152>
			time_YELLOW = counter1;
 8000e3c:	4b3d      	ldr	r3, [pc, #244]	; (8000f34 <fsm_modify+0x234>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a3f      	ldr	r2, [pc, #252]	; (8000f40 <fsm_modify+0x240>)
 8000e42:	6013      	str	r3, [r2, #0]
			time_GREEN = time_RED - time_YELLOW;
 8000e44:	4b3d      	ldr	r3, [pc, #244]	; (8000f3c <fsm_modify+0x23c>)
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	4b3d      	ldr	r3, [pc, #244]	; (8000f40 <fsm_modify+0x240>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	1ad3      	subs	r3, r2, r3
 8000e4e:	4a3d      	ldr	r2, [pc, #244]	; (8000f44 <fsm_modify+0x244>)
 8000e50:	6013      	str	r3, [r2, #0]
		}
		if (CheckButton(0)){
 8000e52:	2000      	movs	r0, #0
 8000e54:	f000 f926 	bl	80010a4 <CheckButton>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d062      	beq.n	8000f24 <fsm_modify+0x224>
			st = GREEN_MODIFY;
 8000e5e:	4b34      	ldr	r3, [pc, #208]	; (8000f30 <fsm_modify+0x230>)
 8000e60:	2206      	movs	r2, #6
 8000e62:	701a      	strb	r2, [r3, #0]
			counter1 = time_GREEN;
 8000e64:	4b37      	ldr	r3, [pc, #220]	; (8000f44 <fsm_modify+0x244>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a32      	ldr	r2, [pc, #200]	; (8000f34 <fsm_modify+0x234>)
 8000e6a:	6013      	str	r3, [r2, #0]
			counter2 = 3;
 8000e6c:	4b32      	ldr	r3, [pc, #200]	; (8000f38 <fsm_modify+0x238>)
 8000e6e:	2203      	movs	r2, #3
 8000e70:	601a      	str	r2, [r3, #0]
			TURN_OFF_ALL();
 8000e72:	f7ff fe55 	bl	8000b20 <TURN_OFF_ALL>
		}
		break;
 8000e76:	e055      	b.n	8000f24 <fsm_modify+0x224>
	case GREEN_MODIFY:
//		if (timer_flag[0] == 1 && (st== GREEN_MODIFY )  ){
//		  HAL_GPIO_TogglePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin);
//		  setTimer(0,100);
//		}
		blinks_in_LED(2);
 8000e78:	2002      	movs	r0, #2
 8000e7a:	f7ff fd9d 	bl	80009b8 <blinks_in_LED>
		if (CheckButton_1s(1)) {
 8000e7e:	2001      	movs	r0, #1
 8000e80:	f000 f920 	bl	80010c4 <CheckButton_1s>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d00b      	beq.n	8000ea2 <fsm_modify+0x1a2>
			counter1+=5;
 8000e8a:	4b2a      	ldr	r3, [pc, #168]	; (8000f34 <fsm_modify+0x234>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	3305      	adds	r3, #5
 8000e90:	4a28      	ldr	r2, [pc, #160]	; (8000f34 <fsm_modify+0x234>)
 8000e92:	6013      	str	r3, [r2, #0]
			if (counter1 >= 100) counter1=0;
 8000e94:	4b27      	ldr	r3, [pc, #156]	; (8000f34 <fsm_modify+0x234>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	2b63      	cmp	r3, #99	; 0x63
 8000e9a:	dd02      	ble.n	8000ea2 <fsm_modify+0x1a2>
 8000e9c:	4b25      	ldr	r3, [pc, #148]	; (8000f34 <fsm_modify+0x234>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	601a      	str	r2, [r3, #0]
		}
		if (CheckButton(1)) {
 8000ea2:	2001      	movs	r0, #1
 8000ea4:	f000 f8fe 	bl	80010a4 <CheckButton>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d00b      	beq.n	8000ec6 <fsm_modify+0x1c6>
			counter1++;
 8000eae:	4b21      	ldr	r3, [pc, #132]	; (8000f34 <fsm_modify+0x234>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	3301      	adds	r3, #1
 8000eb4:	4a1f      	ldr	r2, [pc, #124]	; (8000f34 <fsm_modify+0x234>)
 8000eb6:	6013      	str	r3, [r2, #0]
			if (counter1 >= 100) counter1=0;
 8000eb8:	4b1e      	ldr	r3, [pc, #120]	; (8000f34 <fsm_modify+0x234>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	2b63      	cmp	r3, #99	; 0x63
 8000ebe:	dd02      	ble.n	8000ec6 <fsm_modify+0x1c6>
 8000ec0:	4b1c      	ldr	r3, [pc, #112]	; (8000f34 <fsm_modify+0x234>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	601a      	str	r2, [r3, #0]
		}
		if (CheckButton(2)){
 8000ec6:	2002      	movs	r0, #2
 8000ec8:	f000 f8ec 	bl	80010a4 <CheckButton>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d018      	beq.n	8000f04 <fsm_modify+0x204>
			time_GREEN = counter1;
 8000ed2:	4b18      	ldr	r3, [pc, #96]	; (8000f34 <fsm_modify+0x234>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4a1b      	ldr	r2, [pc, #108]	; (8000f44 <fsm_modify+0x244>)
 8000ed8:	6013      	str	r3, [r2, #0]
			if (time_GREEN >= time_RED) time_RED = time_GREEN + time_YELLOW;
 8000eda:	4b1a      	ldr	r3, [pc, #104]	; (8000f44 <fsm_modify+0x244>)
 8000edc:	681a      	ldr	r2, [r3, #0]
 8000ede:	4b17      	ldr	r3, [pc, #92]	; (8000f3c <fsm_modify+0x23c>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	429a      	cmp	r2, r3
 8000ee4:	db07      	blt.n	8000ef6 <fsm_modify+0x1f6>
 8000ee6:	4b17      	ldr	r3, [pc, #92]	; (8000f44 <fsm_modify+0x244>)
 8000ee8:	681a      	ldr	r2, [r3, #0]
 8000eea:	4b15      	ldr	r3, [pc, #84]	; (8000f40 <fsm_modify+0x240>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4413      	add	r3, r2
 8000ef0:	4a12      	ldr	r2, [pc, #72]	; (8000f3c <fsm_modify+0x23c>)
 8000ef2:	6013      	str	r3, [r2, #0]
 8000ef4:	e006      	b.n	8000f04 <fsm_modify+0x204>
			else time_YELLOW = time_RED - time_GREEN;
 8000ef6:	4b11      	ldr	r3, [pc, #68]	; (8000f3c <fsm_modify+0x23c>)
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	4b12      	ldr	r3, [pc, #72]	; (8000f44 <fsm_modify+0x244>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	1ad3      	subs	r3, r2, r3
 8000f00:	4a0f      	ldr	r2, [pc, #60]	; (8000f40 <fsm_modify+0x240>)
 8000f02:	6013      	str	r3, [r2, #0]
		}
		if (CheckButton(0)){
 8000f04:	2000      	movs	r0, #0
 8000f06:	f000 f8cd 	bl	80010a4 <CheckButton>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d00b      	beq.n	8000f28 <fsm_modify+0x228>
			st = START;
 8000f10:	4b07      	ldr	r3, [pc, #28]	; (8000f30 <fsm_modify+0x230>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	701a      	strb	r2, [r3, #0]
			TURN_OFF_ALL();
 8000f16:	f7ff fe03 	bl	8000b20 <TURN_OFF_ALL>
		}
		break;
 8000f1a:	e005      	b.n	8000f28 <fsm_modify+0x228>
		break;
 8000f1c:	bf00      	nop
 8000f1e:	e004      	b.n	8000f2a <fsm_modify+0x22a>
		break;
 8000f20:	bf00      	nop
 8000f22:	e002      	b.n	8000f2a <fsm_modify+0x22a>
		break;
 8000f24:	bf00      	nop
 8000f26:	e000      	b.n	8000f2a <fsm_modify+0x22a>
		break;
 8000f28:	bf00      	nop
	}

}
 8000f2a:	bf00      	nop
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	20000058 	.word	0x20000058
 8000f34:	20000050 	.word	0x20000050
 8000f38:	20000054 	.word	0x20000054
 8000f3c:	20000044 	.word	0x20000044
 8000f40:	2000004c 	.word	0x2000004c
 8000f44:	20000048 	.word	0x20000048

08000f48 <process1s>:
enum ButtonState buttonState[3]= {BUTTON_RELEASED,BUTTON_RELEASED,BUTTON_RELEASED};
//void process(){
//	HAL_GPIO_TogglePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin);
//}
int counter[3]={10,10,10};
void process1s(int idx){
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
	if (timer_flag[1] == 1){
 8000f50:	4b15      	ldr	r3, [pc, #84]	; (8000fa8 <process1s+0x60>)
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	d122      	bne.n	8000f9e <process1s+0x56>
		counter[idx]--;
 8000f58:	4a14      	ldr	r2, [pc, #80]	; (8000fac <process1s+0x64>)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f60:	1e5a      	subs	r2, r3, #1
 8000f62:	4912      	ldr	r1, [pc, #72]	; (8000fac <process1s+0x64>)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if (counter[idx] <= 0) {
 8000f6a:	4a10      	ldr	r2, [pc, #64]	; (8000fac <process1s+0x64>)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	dc0a      	bgt.n	8000f8c <process1s+0x44>
			checkButton_1s[idx] = 1;
 8000f76:	4a0e      	ldr	r2, [pc, #56]	; (8000fb0 <process1s+0x68>)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2101      	movs	r1, #1
 8000f7c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			counter[idx] = 10;
 8000f80:	4a0a      	ldr	r2, [pc, #40]	; (8000fac <process1s+0x64>)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	210a      	movs	r1, #10
 8000f86:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000f8a:	e004      	b.n	8000f96 <process1s+0x4e>
		}
		else checkButton_1s[idx] = 0;
 8000f8c:	4a08      	ldr	r2, [pc, #32]	; (8000fb0 <process1s+0x68>)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	2100      	movs	r1, #0
 8000f92:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		setTimer(1,10);
 8000f96:	210a      	movs	r1, #10
 8000f98:	2001      	movs	r0, #1
 8000f9a:	f000 fa95 	bl	80014c8 <setTimer>
	}

}
 8000f9e:	bf00      	nop
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	200000dc 	.word	0x200000dc
 8000fac:	20000024 	.word	0x20000024
 8000fb0:	200000a4 	.word	0x200000a4

08000fb4 <input_processing>:
void input_processing(int idx){
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
	switch (buttonState[idx]){
 8000fbc:	4a35      	ldr	r2, [pc, #212]	; (8001094 <input_processing+0xe0>)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4413      	add	r3, r2
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	2b02      	cmp	r3, #2
 8000fc6:	d03e      	beq.n	8001046 <input_processing+0x92>
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	dc5f      	bgt.n	800108c <input_processing+0xd8>
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d002      	beq.n	8000fd6 <input_processing+0x22>
 8000fd0:	2b01      	cmp	r3, #1
 8000fd2:	d016      	beq.n	8001002 <input_processing+0x4e>
				counter[idx] = 10;
			}
			//TODO
			break;
		}
}
 8000fd4:	e05a      	b.n	800108c <input_processing+0xd8>
			checkButton[idx] = 0;
 8000fd6:	4a30      	ldr	r2, [pc, #192]	; (8001098 <input_processing+0xe4>)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	2100      	movs	r1, #0
 8000fdc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			checkButton_1s[idx] = 0;
 8000fe0:	4a2e      	ldr	r2, [pc, #184]	; (800109c <input_processing+0xe8>)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			if (is_button_pressed(idx)){
 8000fea:	6878      	ldr	r0, [r7, #4]
 8000fec:	f000 f906 	bl	80011fc <is_button_pressed>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d045      	beq.n	8001082 <input_processing+0xce>
				buttonState[idx] = BUTTON_PRESSED;
 8000ff6:	4a27      	ldr	r2, [pc, #156]	; (8001094 <input_processing+0xe0>)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	701a      	strb	r2, [r3, #0]
			break;
 8001000:	e03f      	b.n	8001082 <input_processing+0xce>
			if (!is_button_pressed(idx)){
 8001002:	6878      	ldr	r0, [r7, #4]
 8001004:	f000 f8fa 	bl	80011fc <is_button_pressed>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d10a      	bne.n	8001024 <input_processing+0x70>
				checkButton[idx] = 1;
 800100e:	4a22      	ldr	r2, [pc, #136]	; (8001098 <input_processing+0xe4>)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	2101      	movs	r1, #1
 8001014:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				buttonState[idx] = BUTTON_RELEASED;
 8001018:	4a1e      	ldr	r2, [pc, #120]	; (8001094 <input_processing+0xe0>)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4413      	add	r3, r2
 800101e:	2200      	movs	r2, #0
 8001020:	701a      	strb	r2, [r3, #0]
			break;
 8001022:	e030      	b.n	8001086 <input_processing+0xd2>
				if (is_button_pressed_1s(idx)){
 8001024:	6878      	ldr	r0, [r7, #4]
 8001026:	f000 f903 	bl	8001230 <is_button_pressed_1s>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d02a      	beq.n	8001086 <input_processing+0xd2>
					buttonState[idx] = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8001030:	4a18      	ldr	r2, [pc, #96]	; (8001094 <input_processing+0xe0>)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4413      	add	r3, r2
 8001036:	2202      	movs	r2, #2
 8001038:	701a      	strb	r2, [r3, #0]
					checkButton_1s[idx] = 1;
 800103a:	4a18      	ldr	r2, [pc, #96]	; (800109c <input_processing+0xe8>)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2101      	movs	r1, #1
 8001040:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 8001044:	e01f      	b.n	8001086 <input_processing+0xd2>
			checkButton_1s[idx] = 0;
 8001046:	4a15      	ldr	r2, [pc, #84]	; (800109c <input_processing+0xe8>)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2100      	movs	r1, #0
 800104c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			checkButton[idx]=0;
 8001050:	4a11      	ldr	r2, [pc, #68]	; (8001098 <input_processing+0xe4>)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2100      	movs	r1, #0
 8001056:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			process1s(idx);
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f7ff ff74 	bl	8000f48 <process1s>
			if (!is_button_pressed(idx)){
 8001060:	6878      	ldr	r0, [r7, #4]
 8001062:	f000 f8cb 	bl	80011fc <is_button_pressed>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d10e      	bne.n	800108a <input_processing+0xd6>
				buttonState[idx] = BUTTON_RELEASED;
 800106c:	4a09      	ldr	r2, [pc, #36]	; (8001094 <input_processing+0xe0>)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4413      	add	r3, r2
 8001072:	2200      	movs	r2, #0
 8001074:	701a      	strb	r2, [r3, #0]
				counter[idx] = 10;
 8001076:	4a0a      	ldr	r2, [pc, #40]	; (80010a0 <input_processing+0xec>)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	210a      	movs	r1, #10
 800107c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 8001080:	e003      	b.n	800108a <input_processing+0xd6>
			break;
 8001082:	bf00      	nop
 8001084:	e002      	b.n	800108c <input_processing+0xd8>
			break;
 8001086:	bf00      	nop
 8001088:	e000      	b.n	800108c <input_processing+0xd8>
			break;
 800108a:	bf00      	nop
}
 800108c:	bf00      	nop
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	200000b0 	.word	0x200000b0
 8001098:	20000098 	.word	0x20000098
 800109c:	200000a4 	.word	0x200000a4
 80010a0:	20000024 	.word	0x20000024

080010a4 <CheckButton>:
int CheckButton(int index){
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
	return checkButton[index];
 80010ac:	4a04      	ldr	r2, [pc, #16]	; (80010c0 <CheckButton+0x1c>)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bc80      	pop	{r7}
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	20000098 	.word	0x20000098

080010c4 <CheckButton_1s>:
int CheckButton_1s(int index){
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
	return checkButton_1s[index];
 80010cc:	4a04      	ldr	r2, [pc, #16]	; (80010e0 <CheckButton_1s+0x1c>)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	370c      	adds	r7, #12
 80010d8:	46bd      	mov	sp, r7
 80010da:	bc80      	pop	{r7}
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	200000a4 	.word	0x200000a4

080010e4 <fsm_for_input_processing>:
void fsm_for_input_processing(){
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
	for (int i=0; i<3; ++i) input_processing(i);
 80010ea:	2300      	movs	r3, #0
 80010ec:	607b      	str	r3, [r7, #4]
 80010ee:	e005      	b.n	80010fc <fsm_for_input_processing+0x18>
 80010f0:	6878      	ldr	r0, [r7, #4]
 80010f2:	f7ff ff5f 	bl	8000fb4 <input_processing>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	3301      	adds	r3, #1
 80010fa:	607b      	str	r3, [r7, #4]
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2b02      	cmp	r3, #2
 8001100:	ddf6      	ble.n	80010f0 <fsm_for_input_processing+0xc>
}
 8001102:	bf00      	nop
 8001104:	bf00      	nop
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}

0800110c <button_reading>:
static uint8_t flagForButtonPress1s[NO_OF_BUTTONS];
static uint16_t counterForButtonPress1s[NO_OF_BUTTONS];



void button_reading ( void ){
 800110c:	b590      	push	{r4, r7, lr}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
	for ( char i = 0; i < NO_OF_BUTTONS ; i++){
 8001112:	2300      	movs	r3, #0
 8001114:	71fb      	strb	r3, [r7, #7]
 8001116:	e058      	b.n	80011ca <button_reading+0xbe>
		 debounceButtonBuffer0[i] = debounceButtonBuffer1[i];
 8001118:	79fa      	ldrb	r2, [r7, #7]
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	492f      	ldr	r1, [pc, #188]	; (80011dc <button_reading+0xd0>)
 800111e:	5c89      	ldrb	r1, [r1, r2]
 8001120:	4a2f      	ldr	r2, [pc, #188]	; (80011e0 <button_reading+0xd4>)
 8001122:	54d1      	strb	r1, [r2, r3]
		 debounceButtonBuffer1[i] = debounceButtonBuffer2[i];
 8001124:	79fa      	ldrb	r2, [r7, #7]
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	492e      	ldr	r1, [pc, #184]	; (80011e4 <button_reading+0xd8>)
 800112a:	5c89      	ldrb	r1, [r1, r2]
 800112c:	4a2b      	ldr	r2, [pc, #172]	; (80011dc <button_reading+0xd0>)
 800112e:	54d1      	strb	r1, [r2, r3]
		 debounceButtonBuffer2[i] = HAL_GPIO_ReadPin(BUTTON_GPIO_Port[i] , BUTTON_Pin[i]);
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	4a2d      	ldr	r2, [pc, #180]	; (80011e8 <button_reading+0xdc>)
 8001134:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	492c      	ldr	r1, [pc, #176]	; (80011ec <button_reading+0xe0>)
 800113c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001140:	79fc      	ldrb	r4, [r7, #7]
 8001142:	4619      	mov	r1, r3
 8001144:	4610      	mov	r0, r2
 8001146:	f000 fda5 	bl	8001c94 <HAL_GPIO_ReadPin>
 800114a:	4603      	mov	r3, r0
 800114c:	461a      	mov	r2, r3
 800114e:	4b25      	ldr	r3, [pc, #148]	; (80011e4 <button_reading+0xd8>)
 8001150:	551a      	strb	r2, [r3, r4]
		 if( (debounceButtonBuffer0[i] == debounceButtonBuffer1[i]) && (debounceButtonBuffer1[i] == debounceButtonBuffer2[i]) )
 8001152:	79fb      	ldrb	r3, [r7, #7]
 8001154:	4a22      	ldr	r2, [pc, #136]	; (80011e0 <button_reading+0xd4>)
 8001156:	5cd2      	ldrb	r2, [r2, r3]
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	4920      	ldr	r1, [pc, #128]	; (80011dc <button_reading+0xd0>)
 800115c:	5ccb      	ldrb	r3, [r1, r3]
 800115e:	429a      	cmp	r2, r3
 8001160:	d10d      	bne.n	800117e <button_reading+0x72>
 8001162:	79fb      	ldrb	r3, [r7, #7]
 8001164:	4a1d      	ldr	r2, [pc, #116]	; (80011dc <button_reading+0xd0>)
 8001166:	5cd2      	ldrb	r2, [r2, r3]
 8001168:	79fb      	ldrb	r3, [r7, #7]
 800116a:	491e      	ldr	r1, [pc, #120]	; (80011e4 <button_reading+0xd8>)
 800116c:	5ccb      	ldrb	r3, [r1, r3]
 800116e:	429a      	cmp	r2, r3
 8001170:	d105      	bne.n	800117e <button_reading+0x72>
			 buttonBuffer[i] = debounceButtonBuffer2[i];
 8001172:	79fa      	ldrb	r2, [r7, #7]
 8001174:	79fb      	ldrb	r3, [r7, #7]
 8001176:	491b      	ldr	r1, [pc, #108]	; (80011e4 <button_reading+0xd8>)
 8001178:	5c89      	ldrb	r1, [r1, r2]
 800117a:	4a1d      	ldr	r2, [pc, #116]	; (80011f0 <button_reading+0xe4>)
 800117c:	54d1      	strb	r1, [r2, r3]
		 if( buttonBuffer[i] == BUTTON_IS_PRESSED ){
 800117e:	79fb      	ldrb	r3, [r7, #7]
 8001180:	4a1b      	ldr	r2, [pc, #108]	; (80011f0 <button_reading+0xe4>)
 8001182:	5cd3      	ldrb	r3, [r2, r3]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d114      	bne.n	80011b2 <button_reading+0xa6>
			 if( counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING ){
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	4a1a      	ldr	r2, [pc, #104]	; (80011f4 <button_reading+0xe8>)
 800118c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001190:	2b63      	cmp	r3, #99	; 0x63
 8001192:	d809      	bhi.n	80011a8 <button_reading+0x9c>
				 counterForButtonPress1s[i]++;
 8001194:	79fb      	ldrb	r3, [r7, #7]
 8001196:	4a17      	ldr	r2, [pc, #92]	; (80011f4 <button_reading+0xe8>)
 8001198:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800119c:	3201      	adds	r2, #1
 800119e:	b291      	uxth	r1, r2
 80011a0:	4a14      	ldr	r2, [pc, #80]	; (80011f4 <button_reading+0xe8>)
 80011a2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80011a6:	e00d      	b.n	80011c4 <button_reading+0xb8>
			 }
			 else{
				 flagForButtonPress1s[i] = 1;
 80011a8:	79fb      	ldrb	r3, [r7, #7]
 80011aa:	4a13      	ldr	r2, [pc, #76]	; (80011f8 <button_reading+0xec>)
 80011ac:	2101      	movs	r1, #1
 80011ae:	54d1      	strb	r1, [r2, r3]
 80011b0:	e008      	b.n	80011c4 <button_reading+0xb8>
			 }
		 }
		 else {
			 counterForButtonPress1s[i] = 0;
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	4a0f      	ldr	r2, [pc, #60]	; (80011f4 <button_reading+0xe8>)
 80011b6:	2100      	movs	r1, #0
 80011b8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			 flagForButtonPress1s[i] = 0;
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	4a0e      	ldr	r2, [pc, #56]	; (80011f8 <button_reading+0xec>)
 80011c0:	2100      	movs	r1, #0
 80011c2:	54d1      	strb	r1, [r2, r3]
	for ( char i = 0; i < NO_OF_BUTTONS ; i++){
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	3301      	adds	r3, #1
 80011c8:	71fb      	strb	r3, [r7, #7]
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	2b02      	cmp	r3, #2
 80011ce:	d9a3      	bls.n	8001118 <button_reading+0xc>
		 }
	}
}
 80011d0:	bf00      	nop
 80011d2:	bf00      	nop
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd90      	pop	{r4, r7, pc}
 80011da:	bf00      	nop
 80011dc:	200000b8 	.word	0x200000b8
 80011e0:	200000c0 	.word	0x200000c0
 80011e4:	200000bc 	.word	0x200000bc
 80011e8:	20000030 	.word	0x20000030
 80011ec:	2000003c 	.word	0x2000003c
 80011f0:	200000b4 	.word	0x200000b4
 80011f4:	200000c8 	.word	0x200000c8
 80011f8:	200000c4 	.word	0x200000c4

080011fc <is_button_pressed>:
unsigned char is_button_pressed(uint8_t index){
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
 8001202:	4603      	mov	r3, r0
 8001204:	71fb      	strb	r3, [r7, #7]
	if (index >= NO_OF_BUTTONS) return 0;
 8001206:	79fb      	ldrb	r3, [r7, #7]
 8001208:	2b02      	cmp	r3, #2
 800120a:	d901      	bls.n	8001210 <is_button_pressed+0x14>
 800120c:	2300      	movs	r3, #0
 800120e:	e007      	b.n	8001220 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8001210:	79fb      	ldrb	r3, [r7, #7]
 8001212:	4a06      	ldr	r2, [pc, #24]	; (800122c <is_button_pressed+0x30>)
 8001214:	5cd3      	ldrb	r3, [r2, r3]
 8001216:	2b00      	cmp	r3, #0
 8001218:	bf0c      	ite	eq
 800121a:	2301      	moveq	r3, #1
 800121c:	2300      	movne	r3, #0
 800121e:	b2db      	uxtb	r3, r3
}
 8001220:	4618      	mov	r0, r3
 8001222:	370c      	adds	r7, #12
 8001224:	46bd      	mov	sp, r7
 8001226:	bc80      	pop	{r7}
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	200000b4 	.word	0x200000b4

08001230 <is_button_pressed_1s>:
unsigned char is_button_pressed_1s(unsigned char index){
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	4603      	mov	r3, r0
 8001238:	71fb      	strb	r3, [r7, #7]
	if (index >= NO_OF_BUTTONS) return 0xff;
 800123a:	79fb      	ldrb	r3, [r7, #7]
 800123c:	2b02      	cmp	r3, #2
 800123e:	d901      	bls.n	8001244 <is_button_pressed_1s+0x14>
 8001240:	23ff      	movs	r3, #255	; 0xff
 8001242:	e007      	b.n	8001254 <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 8001244:	79fb      	ldrb	r3, [r7, #7]
 8001246:	4a06      	ldr	r2, [pc, #24]	; (8001260 <is_button_pressed_1s+0x30>)
 8001248:	5cd3      	ldrb	r3, [r2, r3]
 800124a:	2b01      	cmp	r3, #1
 800124c:	bf0c      	ite	eq
 800124e:	2301      	moveq	r3, #1
 8001250:	2300      	movne	r3, #0
 8001252:	b2db      	uxtb	r3, r3
}
 8001254:	4618      	mov	r0, r3
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	bc80      	pop	{r7}
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	200000c4 	.word	0x200000c4

08001264 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001268:	f000 fa2a 	bl	80016c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800126c:	f000 f82e 	bl	80012cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001270:	f000 f8b4 	bl	80013dc <MX_GPIO_Init>
  MX_TIM2_Init();
 8001274:	f000 f866 	bl	8001344 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001278:	4810      	ldr	r0, [pc, #64]	; (80012bc <main+0x58>)
 800127a:	f001 f97f 	bl	800257c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer(0,100);
 800127e:	2164      	movs	r1, #100	; 0x64
 8001280:	2000      	movs	r0, #0
 8001282:	f000 f921 	bl	80014c8 <setTimer>
  setTimer(1,10);
 8001286:	210a      	movs	r1, #10
 8001288:	2001      	movs	r0, #1
 800128a:	f000 f91d 	bl	80014c8 <setTimer>
  setTimer(2, 50);
 800128e:	2132      	movs	r1, #50	; 0x32
 8001290:	2002      	movs	r0, #2
 8001292:	f000 f919 	bl	80014c8 <setTimer>
  st = START;
 8001296:	4b0a      	ldr	r3, [pc, #40]	; (80012c0 <main+0x5c>)
 8001298:	2200      	movs	r2, #0
 800129a:	701a      	strb	r2, [r3, #0]
  while (1)
  {
	  fsm_normal();
 800129c:	f7ff fc64 	bl	8000b68 <fsm_normal>
	  fsm_for_input_processing();
 80012a0:	f7ff ff20 	bl	80010e4 <fsm_for_input_processing>
	  fsm_modify();
 80012a4:	f7ff fd2c 	bl	8000d00 <fsm_modify>
//	  blinks_in_LED(2);
	  display_in_Pair(counter1,counter2);
 80012a8:	4b06      	ldr	r3, [pc, #24]	; (80012c4 <main+0x60>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a06      	ldr	r2, [pc, #24]	; (80012c8 <main+0x64>)
 80012ae:	6812      	ldr	r2, [r2, #0]
 80012b0:	4611      	mov	r1, r2
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff fb22 	bl	80008fc <display_in_Pair>
	  fsm_normal();
 80012b8:	e7f0      	b.n	800129c <main+0x38>
 80012ba:	bf00      	nop
 80012bc:	200000e8 	.word	0x200000e8
 80012c0:	20000058 	.word	0x20000058
 80012c4:	20000050 	.word	0x20000050
 80012c8:	20000054 	.word	0x20000054

080012cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b090      	sub	sp, #64	; 0x40
 80012d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012d2:	f107 0318 	add.w	r3, r7, #24
 80012d6:	2228      	movs	r2, #40	; 0x28
 80012d8:	2100      	movs	r1, #0
 80012da:	4618      	mov	r0, r3
 80012dc:	f001 fcfe 	bl	8002cdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012e0:	1d3b      	adds	r3, r7, #4
 80012e2:	2200      	movs	r2, #0
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	605a      	str	r2, [r3, #4]
 80012e8:	609a      	str	r2, [r3, #8]
 80012ea:	60da      	str	r2, [r3, #12]
 80012ec:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012ee:	2302      	movs	r3, #2
 80012f0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012f2:	2301      	movs	r3, #1
 80012f4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012f6:	2310      	movs	r3, #16
 80012f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012fa:	2300      	movs	r3, #0
 80012fc:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012fe:	f107 0318 	add.w	r3, r7, #24
 8001302:	4618      	mov	r0, r3
 8001304:	f000 fd0e 	bl	8001d24 <HAL_RCC_OscConfig>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800130e:	f000 f8d5 	bl	80014bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001312:	230f      	movs	r3, #15
 8001314:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001316:	2300      	movs	r3, #0
 8001318:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800131a:	2300      	movs	r3, #0
 800131c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800131e:	2300      	movs	r3, #0
 8001320:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001322:	2300      	movs	r3, #0
 8001324:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001326:	1d3b      	adds	r3, r7, #4
 8001328:	2100      	movs	r1, #0
 800132a:	4618      	mov	r0, r3
 800132c:	f000 ff7a 	bl	8002224 <HAL_RCC_ClockConfig>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001336:	f000 f8c1 	bl	80014bc <Error_Handler>
  }
}
 800133a:	bf00      	nop
 800133c:	3740      	adds	r7, #64	; 0x40
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
	...

08001344 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800134a:	f107 0308 	add.w	r3, r7, #8
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	605a      	str	r2, [r3, #4]
 8001354:	609a      	str	r2, [r3, #8]
 8001356:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001358:	463b      	mov	r3, r7
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001360:	4b1d      	ldr	r3, [pc, #116]	; (80013d8 <MX_TIM2_Init+0x94>)
 8001362:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001366:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001368:	4b1b      	ldr	r3, [pc, #108]	; (80013d8 <MX_TIM2_Init+0x94>)
 800136a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800136e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001370:	4b19      	ldr	r3, [pc, #100]	; (80013d8 <MX_TIM2_Init+0x94>)
 8001372:	2200      	movs	r2, #0
 8001374:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001376:	4b18      	ldr	r3, [pc, #96]	; (80013d8 <MX_TIM2_Init+0x94>)
 8001378:	2209      	movs	r2, #9
 800137a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800137c:	4b16      	ldr	r3, [pc, #88]	; (80013d8 <MX_TIM2_Init+0x94>)
 800137e:	2200      	movs	r2, #0
 8001380:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001382:	4b15      	ldr	r3, [pc, #84]	; (80013d8 <MX_TIM2_Init+0x94>)
 8001384:	2200      	movs	r2, #0
 8001386:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001388:	4813      	ldr	r0, [pc, #76]	; (80013d8 <MX_TIM2_Init+0x94>)
 800138a:	f001 f8a7 	bl	80024dc <HAL_TIM_Base_Init>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001394:	f000 f892 	bl	80014bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001398:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800139c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800139e:	f107 0308 	add.w	r3, r7, #8
 80013a2:	4619      	mov	r1, r3
 80013a4:	480c      	ldr	r0, [pc, #48]	; (80013d8 <MX_TIM2_Init+0x94>)
 80013a6:	f001 fa25 	bl	80027f4 <HAL_TIM_ConfigClockSource>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80013b0:	f000 f884 	bl	80014bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013b4:	2300      	movs	r3, #0
 80013b6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013b8:	2300      	movs	r3, #0
 80013ba:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013bc:	463b      	mov	r3, r7
 80013be:	4619      	mov	r1, r3
 80013c0:	4805      	ldr	r0, [pc, #20]	; (80013d8 <MX_TIM2_Init+0x94>)
 80013c2:	f001 fbfd 	bl	8002bc0 <HAL_TIMEx_MasterConfigSynchronization>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80013cc:	f000 f876 	bl	80014bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013d0:	bf00      	nop
 80013d2:	3718      	adds	r7, #24
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	200000e8 	.word	0x200000e8

080013dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b086      	sub	sp, #24
 80013e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e2:	f107 0308 	add.w	r3, r7, #8
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
 80013ea:	605a      	str	r2, [r3, #4]
 80013ec:	609a      	str	r2, [r3, #8]
 80013ee:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f0:	4b29      	ldr	r3, [pc, #164]	; (8001498 <MX_GPIO_Init+0xbc>)
 80013f2:	699b      	ldr	r3, [r3, #24]
 80013f4:	4a28      	ldr	r2, [pc, #160]	; (8001498 <MX_GPIO_Init+0xbc>)
 80013f6:	f043 0304 	orr.w	r3, r3, #4
 80013fa:	6193      	str	r3, [r2, #24]
 80013fc:	4b26      	ldr	r3, [pc, #152]	; (8001498 <MX_GPIO_Init+0xbc>)
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	f003 0304 	and.w	r3, r3, #4
 8001404:	607b      	str	r3, [r7, #4]
 8001406:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001408:	4b23      	ldr	r3, [pc, #140]	; (8001498 <MX_GPIO_Init+0xbc>)
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	4a22      	ldr	r2, [pc, #136]	; (8001498 <MX_GPIO_Init+0xbc>)
 800140e:	f043 0308 	orr.w	r3, r3, #8
 8001412:	6193      	str	r3, [r2, #24]
 8001414:	4b20      	ldr	r3, [pc, #128]	; (8001498 <MX_GPIO_Init+0xbc>)
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	f003 0308 	and.w	r3, r3, #8
 800141c:	603b      	str	r3, [r7, #0]
 800141e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin|LED_YELLOW1_Pin|LED_GREEN1_Pin|LED_RED2_Pin
 8001420:	2200      	movs	r2, #0
 8001422:	f641 017e 	movw	r1, #6270	; 0x187e
 8001426:	481d      	ldr	r0, [pc, #116]	; (800149c <MX_GPIO_Init+0xc0>)
 8001428:	f000 fc4b 	bl	8001cc2 <HAL_GPIO_WritePin>
                          |LED_YELLOW2_Pin|LED_GREEN2_Pin|EN0_Pin|EN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, A1_Pin|B1_Pin|C1_Pin|D2_Pin
 800142c:	2200      	movs	r2, #0
 800142e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001432:	481b      	ldr	r0, [pc, #108]	; (80014a0 <MX_GPIO_Init+0xc4>)
 8001434:	f000 fc45 	bl	8001cc2 <HAL_GPIO_WritePin>
                          |EN3_Pin|D1_Pin|E1_Pin|F1_Pin
                          |G1_Pin|A2_Pin|B2_Pin|C2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_RED1_Pin LED_YELLOW1_Pin LED_GREEN1_Pin LED_RED2_Pin
                           LED_YELLOW2_Pin LED_GREEN2_Pin EN0_Pin EN1_Pin */
  GPIO_InitStruct.Pin = LED_RED1_Pin|LED_YELLOW1_Pin|LED_GREEN1_Pin|LED_RED2_Pin
 8001438:	f641 037e 	movw	r3, #6270	; 0x187e
 800143c:	60bb      	str	r3, [r7, #8]
                          |LED_YELLOW2_Pin|LED_GREEN2_Pin|EN0_Pin|EN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800143e:	2301      	movs	r3, #1
 8001440:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001442:	2300      	movs	r3, #0
 8001444:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001446:	2302      	movs	r3, #2
 8001448:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800144a:	f107 0308 	add.w	r3, r7, #8
 800144e:	4619      	mov	r1, r3
 8001450:	4812      	ldr	r0, [pc, #72]	; (800149c <MX_GPIO_Init+0xc0>)
 8001452:	f000 faa5 	bl	80019a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin BUTTON_4_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin|BUTTON_4_Pin;
 8001456:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 800145a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800145c:	2300      	movs	r3, #0
 800145e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001460:	2301      	movs	r3, #1
 8001462:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001464:	f107 0308 	add.w	r3, r7, #8
 8001468:	4619      	mov	r1, r3
 800146a:	480c      	ldr	r0, [pc, #48]	; (800149c <MX_GPIO_Init+0xc0>)
 800146c:	f000 fa98 	bl	80019a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : A1_Pin B1_Pin C1_Pin D2_Pin
                           E2_Pin F2_Pin G2_Pin EN2_Pin
                           EN3_Pin D1_Pin E1_Pin F1_Pin
                           G1_Pin A2_Pin B2_Pin C2_Pin */
  GPIO_InitStruct.Pin = A1_Pin|B1_Pin|C1_Pin|D2_Pin
 8001470:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001474:	60bb      	str	r3, [r7, #8]
                          |E2_Pin|F2_Pin|G2_Pin|EN2_Pin
                          |EN3_Pin|D1_Pin|E1_Pin|F1_Pin
                          |G1_Pin|A2_Pin|B2_Pin|C2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001476:	2301      	movs	r3, #1
 8001478:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147a:	2300      	movs	r3, #0
 800147c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147e:	2302      	movs	r3, #2
 8001480:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001482:	f107 0308 	add.w	r3, r7, #8
 8001486:	4619      	mov	r1, r3
 8001488:	4805      	ldr	r0, [pc, #20]	; (80014a0 <MX_GPIO_Init+0xc4>)
 800148a:	f000 fa89 	bl	80019a0 <HAL_GPIO_Init>

}
 800148e:	bf00      	nop
 8001490:	3718      	adds	r7, #24
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	40021000 	.word	0x40021000
 800149c:	40010800 	.word	0x40010800
 80014a0:	40010c00 	.word	0x40010c00

080014a4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim ){
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
	timerRun();
 80014ac:	f000 f824 	bl	80014f8 <timerRun>
	button_reading();
 80014b0:	f7ff fe2c 	bl	800110c <button_reading>
}
 80014b4:	bf00      	nop
 80014b6:	3708      	adds	r7, #8
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014c0:	b672      	cpsid	i
}
 80014c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014c4:	e7fe      	b.n	80014c4 <Error_Handler+0x8>
	...

080014c8 <setTimer>:
 */

#include "software_timer.h"


void setTimer(int index, int duration){
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration;
 80014d2:	4907      	ldr	r1, [pc, #28]	; (80014f0 <setTimer+0x28>)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	683a      	ldr	r2, [r7, #0]
 80014d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 80014dc:	4a05      	ldr	r2, [pc, #20]	; (80014f4 <setTimer+0x2c>)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2100      	movs	r1, #0
 80014e2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80014e6:	bf00      	nop
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bc80      	pop	{r7}
 80014ee:	4770      	bx	lr
 80014f0:	200000d0 	.word	0x200000d0
 80014f4:	200000dc 	.word	0x200000dc

080014f8 <timerRun>:

void timerRun(){
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
	for (int i=0; i<NO_OF_TIMERS; ++i){
 80014fe:	2300      	movs	r3, #0
 8001500:	607b      	str	r3, [r7, #4]
 8001502:	e01c      	b.n	800153e <timerRun+0x46>
		if (timer_counter[i] > 0){
 8001504:	4a12      	ldr	r2, [pc, #72]	; (8001550 <timerRun+0x58>)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800150c:	2b00      	cmp	r3, #0
 800150e:	dd13      	ble.n	8001538 <timerRun+0x40>
			timer_counter[i]--;
 8001510:	4a0f      	ldr	r2, [pc, #60]	; (8001550 <timerRun+0x58>)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001518:	1e5a      	subs	r2, r3, #1
 800151a:	490d      	ldr	r1, [pc, #52]	; (8001550 <timerRun+0x58>)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] <= 0){
 8001522:	4a0b      	ldr	r2, [pc, #44]	; (8001550 <timerRun+0x58>)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800152a:	2b00      	cmp	r3, #0
 800152c:	dc04      	bgt.n	8001538 <timerRun+0x40>
				timer_flag[i] = 1;
 800152e:	4a09      	ldr	r2, [pc, #36]	; (8001554 <timerRun+0x5c>)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2101      	movs	r1, #1
 8001534:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i=0; i<NO_OF_TIMERS; ++i){
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	3301      	adds	r3, #1
 800153c:	607b      	str	r3, [r7, #4]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2b02      	cmp	r3, #2
 8001542:	dddf      	ble.n	8001504 <timerRun+0xc>
			}
		}
	}
}
 8001544:	bf00      	nop
 8001546:	bf00      	nop
 8001548:	370c      	adds	r7, #12
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr
 8001550:	200000d0 	.word	0x200000d0
 8001554:	200000dc 	.word	0x200000dc

08001558 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001558:	b480      	push	{r7}
 800155a:	b085      	sub	sp, #20
 800155c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800155e:	4b15      	ldr	r3, [pc, #84]	; (80015b4 <HAL_MspInit+0x5c>)
 8001560:	699b      	ldr	r3, [r3, #24]
 8001562:	4a14      	ldr	r2, [pc, #80]	; (80015b4 <HAL_MspInit+0x5c>)
 8001564:	f043 0301 	orr.w	r3, r3, #1
 8001568:	6193      	str	r3, [r2, #24]
 800156a:	4b12      	ldr	r3, [pc, #72]	; (80015b4 <HAL_MspInit+0x5c>)
 800156c:	699b      	ldr	r3, [r3, #24]
 800156e:	f003 0301 	and.w	r3, r3, #1
 8001572:	60bb      	str	r3, [r7, #8]
 8001574:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001576:	4b0f      	ldr	r3, [pc, #60]	; (80015b4 <HAL_MspInit+0x5c>)
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	4a0e      	ldr	r2, [pc, #56]	; (80015b4 <HAL_MspInit+0x5c>)
 800157c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001580:	61d3      	str	r3, [r2, #28]
 8001582:	4b0c      	ldr	r3, [pc, #48]	; (80015b4 <HAL_MspInit+0x5c>)
 8001584:	69db      	ldr	r3, [r3, #28]
 8001586:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800158a:	607b      	str	r3, [r7, #4]
 800158c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800158e:	4b0a      	ldr	r3, [pc, #40]	; (80015b8 <HAL_MspInit+0x60>)
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	60fb      	str	r3, [r7, #12]
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80015a2:	60fb      	str	r3, [r7, #12]
 80015a4:	4a04      	ldr	r2, [pc, #16]	; (80015b8 <HAL_MspInit+0x60>)
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015aa:	bf00      	nop
 80015ac:	3714      	adds	r7, #20
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bc80      	pop	{r7}
 80015b2:	4770      	bx	lr
 80015b4:	40021000 	.word	0x40021000
 80015b8:	40010000 	.word	0x40010000

080015bc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015cc:	d113      	bne.n	80015f6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015ce:	4b0c      	ldr	r3, [pc, #48]	; (8001600 <HAL_TIM_Base_MspInit+0x44>)
 80015d0:	69db      	ldr	r3, [r3, #28]
 80015d2:	4a0b      	ldr	r2, [pc, #44]	; (8001600 <HAL_TIM_Base_MspInit+0x44>)
 80015d4:	f043 0301 	orr.w	r3, r3, #1
 80015d8:	61d3      	str	r3, [r2, #28]
 80015da:	4b09      	ldr	r3, [pc, #36]	; (8001600 <HAL_TIM_Base_MspInit+0x44>)
 80015dc:	69db      	ldr	r3, [r3, #28]
 80015de:	f003 0301 	and.w	r3, r3, #1
 80015e2:	60fb      	str	r3, [r7, #12]
 80015e4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015e6:	2200      	movs	r2, #0
 80015e8:	2100      	movs	r1, #0
 80015ea:	201c      	movs	r0, #28
 80015ec:	f000 f9a1 	bl	8001932 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015f0:	201c      	movs	r0, #28
 80015f2:	f000 f9ba 	bl	800196a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80015f6:	bf00      	nop
 80015f8:	3710      	adds	r7, #16
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	40021000 	.word	0x40021000

08001604 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001608:	e7fe      	b.n	8001608 <NMI_Handler+0x4>

0800160a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800160a:	b480      	push	{r7}
 800160c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800160e:	e7fe      	b.n	800160e <HardFault_Handler+0x4>

08001610 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001614:	e7fe      	b.n	8001614 <MemManage_Handler+0x4>

08001616 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001616:	b480      	push	{r7}
 8001618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800161a:	e7fe      	b.n	800161a <BusFault_Handler+0x4>

0800161c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001620:	e7fe      	b.n	8001620 <UsageFault_Handler+0x4>

08001622 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001622:	b480      	push	{r7}
 8001624:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001626:	bf00      	nop
 8001628:	46bd      	mov	sp, r7
 800162a:	bc80      	pop	{r7}
 800162c:	4770      	bx	lr

0800162e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800162e:	b480      	push	{r7}
 8001630:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001632:	bf00      	nop
 8001634:	46bd      	mov	sp, r7
 8001636:	bc80      	pop	{r7}
 8001638:	4770      	bx	lr

0800163a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800163a:	b480      	push	{r7}
 800163c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800163e:	bf00      	nop
 8001640:	46bd      	mov	sp, r7
 8001642:	bc80      	pop	{r7}
 8001644:	4770      	bx	lr

08001646 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001646:	b580      	push	{r7, lr}
 8001648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800164a:	f000 f87f 	bl	800174c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800164e:	bf00      	nop
 8001650:	bd80      	pop	{r7, pc}
	...

08001654 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001658:	4802      	ldr	r0, [pc, #8]	; (8001664 <TIM2_IRQHandler+0x10>)
 800165a:	f000 ffdb 	bl	8002614 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800165e:	bf00      	nop
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	200000e8 	.word	0x200000e8

08001668 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800166c:	bf00      	nop
 800166e:	46bd      	mov	sp, r7
 8001670:	bc80      	pop	{r7}
 8001672:	4770      	bx	lr

08001674 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001674:	f7ff fff8 	bl	8001668 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001678:	480b      	ldr	r0, [pc, #44]	; (80016a8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800167a:	490c      	ldr	r1, [pc, #48]	; (80016ac <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800167c:	4a0c      	ldr	r2, [pc, #48]	; (80016b0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800167e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001680:	e002      	b.n	8001688 <LoopCopyDataInit>

08001682 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001682:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001684:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001686:	3304      	adds	r3, #4

08001688 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001688:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800168a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800168c:	d3f9      	bcc.n	8001682 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800168e:	4a09      	ldr	r2, [pc, #36]	; (80016b4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001690:	4c09      	ldr	r4, [pc, #36]	; (80016b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001692:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001694:	e001      	b.n	800169a <LoopFillZerobss>

08001696 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001696:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001698:	3204      	adds	r2, #4

0800169a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800169a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800169c:	d3fb      	bcc.n	8001696 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800169e:	f001 faf9 	bl	8002c94 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016a2:	f7ff fddf 	bl	8001264 <main>
  bx lr
 80016a6:	4770      	bx	lr
  ldr r0, =_sdata
 80016a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016ac:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80016b0:	08002d30 	.word	0x08002d30
  ldr r2, =_sbss
 80016b4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80016b8:	20000134 	.word	0x20000134

080016bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016bc:	e7fe      	b.n	80016bc <ADC1_2_IRQHandler>
	...

080016c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016c4:	4b08      	ldr	r3, [pc, #32]	; (80016e8 <HAL_Init+0x28>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a07      	ldr	r2, [pc, #28]	; (80016e8 <HAL_Init+0x28>)
 80016ca:	f043 0310 	orr.w	r3, r3, #16
 80016ce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016d0:	2003      	movs	r0, #3
 80016d2:	f000 f923 	bl	800191c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016d6:	200f      	movs	r0, #15
 80016d8:	f000 f808 	bl	80016ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016dc:	f7ff ff3c 	bl	8001558 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016e0:	2300      	movs	r3, #0
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	40022000 	.word	0x40022000

080016ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016f4:	4b12      	ldr	r3, [pc, #72]	; (8001740 <HAL_InitTick+0x54>)
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	4b12      	ldr	r3, [pc, #72]	; (8001744 <HAL_InitTick+0x58>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	4619      	mov	r1, r3
 80016fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001702:	fbb3 f3f1 	udiv	r3, r3, r1
 8001706:	fbb2 f3f3 	udiv	r3, r2, r3
 800170a:	4618      	mov	r0, r3
 800170c:	f000 f93b 	bl	8001986 <HAL_SYSTICK_Config>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e00e      	b.n	8001738 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2b0f      	cmp	r3, #15
 800171e:	d80a      	bhi.n	8001736 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001720:	2200      	movs	r2, #0
 8001722:	6879      	ldr	r1, [r7, #4]
 8001724:	f04f 30ff 	mov.w	r0, #4294967295
 8001728:	f000 f903 	bl	8001932 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800172c:	4a06      	ldr	r2, [pc, #24]	; (8001748 <HAL_InitTick+0x5c>)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001732:	2300      	movs	r3, #0
 8001734:	e000      	b.n	8001738 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001736:	2301      	movs	r3, #1
}
 8001738:	4618      	mov	r0, r3
 800173a:	3708      	adds	r7, #8
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	2000005c 	.word	0x2000005c
 8001744:	20000064 	.word	0x20000064
 8001748:	20000060 	.word	0x20000060

0800174c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001750:	4b05      	ldr	r3, [pc, #20]	; (8001768 <HAL_IncTick+0x1c>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	461a      	mov	r2, r3
 8001756:	4b05      	ldr	r3, [pc, #20]	; (800176c <HAL_IncTick+0x20>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4413      	add	r3, r2
 800175c:	4a03      	ldr	r2, [pc, #12]	; (800176c <HAL_IncTick+0x20>)
 800175e:	6013      	str	r3, [r2, #0]
}
 8001760:	bf00      	nop
 8001762:	46bd      	mov	sp, r7
 8001764:	bc80      	pop	{r7}
 8001766:	4770      	bx	lr
 8001768:	20000064 	.word	0x20000064
 800176c:	20000130 	.word	0x20000130

08001770 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  return uwTick;
 8001774:	4b02      	ldr	r3, [pc, #8]	; (8001780 <HAL_GetTick+0x10>)
 8001776:	681b      	ldr	r3, [r3, #0]
}
 8001778:	4618      	mov	r0, r3
 800177a:	46bd      	mov	sp, r7
 800177c:	bc80      	pop	{r7}
 800177e:	4770      	bx	lr
 8001780:	20000130 	.word	0x20000130

08001784 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001784:	b480      	push	{r7}
 8001786:	b085      	sub	sp, #20
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	f003 0307 	and.w	r3, r3, #7
 8001792:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001794:	4b0c      	ldr	r3, [pc, #48]	; (80017c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001796:	68db      	ldr	r3, [r3, #12]
 8001798:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800179a:	68ba      	ldr	r2, [r7, #8]
 800179c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017a0:	4013      	ands	r3, r2
 80017a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017b6:	4a04      	ldr	r2, [pc, #16]	; (80017c8 <__NVIC_SetPriorityGrouping+0x44>)
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	60d3      	str	r3, [r2, #12]
}
 80017bc:	bf00      	nop
 80017be:	3714      	adds	r7, #20
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bc80      	pop	{r7}
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	e000ed00 	.word	0xe000ed00

080017cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017d0:	4b04      	ldr	r3, [pc, #16]	; (80017e4 <__NVIC_GetPriorityGrouping+0x18>)
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	0a1b      	lsrs	r3, r3, #8
 80017d6:	f003 0307 	and.w	r3, r3, #7
}
 80017da:	4618      	mov	r0, r3
 80017dc:	46bd      	mov	sp, r7
 80017de:	bc80      	pop	{r7}
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	e000ed00 	.word	0xe000ed00

080017e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	db0b      	blt.n	8001812 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017fa:	79fb      	ldrb	r3, [r7, #7]
 80017fc:	f003 021f 	and.w	r2, r3, #31
 8001800:	4906      	ldr	r1, [pc, #24]	; (800181c <__NVIC_EnableIRQ+0x34>)
 8001802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001806:	095b      	lsrs	r3, r3, #5
 8001808:	2001      	movs	r0, #1
 800180a:	fa00 f202 	lsl.w	r2, r0, r2
 800180e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001812:	bf00      	nop
 8001814:	370c      	adds	r7, #12
 8001816:	46bd      	mov	sp, r7
 8001818:	bc80      	pop	{r7}
 800181a:	4770      	bx	lr
 800181c:	e000e100 	.word	0xe000e100

08001820 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	4603      	mov	r3, r0
 8001828:	6039      	str	r1, [r7, #0]
 800182a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800182c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001830:	2b00      	cmp	r3, #0
 8001832:	db0a      	blt.n	800184a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	b2da      	uxtb	r2, r3
 8001838:	490c      	ldr	r1, [pc, #48]	; (800186c <__NVIC_SetPriority+0x4c>)
 800183a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800183e:	0112      	lsls	r2, r2, #4
 8001840:	b2d2      	uxtb	r2, r2
 8001842:	440b      	add	r3, r1
 8001844:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001848:	e00a      	b.n	8001860 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	b2da      	uxtb	r2, r3
 800184e:	4908      	ldr	r1, [pc, #32]	; (8001870 <__NVIC_SetPriority+0x50>)
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	f003 030f 	and.w	r3, r3, #15
 8001856:	3b04      	subs	r3, #4
 8001858:	0112      	lsls	r2, r2, #4
 800185a:	b2d2      	uxtb	r2, r2
 800185c:	440b      	add	r3, r1
 800185e:	761a      	strb	r2, [r3, #24]
}
 8001860:	bf00      	nop
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	bc80      	pop	{r7}
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	e000e100 	.word	0xe000e100
 8001870:	e000ed00 	.word	0xe000ed00

08001874 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001874:	b480      	push	{r7}
 8001876:	b089      	sub	sp, #36	; 0x24
 8001878:	af00      	add	r7, sp, #0
 800187a:	60f8      	str	r0, [r7, #12]
 800187c:	60b9      	str	r1, [r7, #8]
 800187e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	f003 0307 	and.w	r3, r3, #7
 8001886:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001888:	69fb      	ldr	r3, [r7, #28]
 800188a:	f1c3 0307 	rsb	r3, r3, #7
 800188e:	2b04      	cmp	r3, #4
 8001890:	bf28      	it	cs
 8001892:	2304      	movcs	r3, #4
 8001894:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	3304      	adds	r3, #4
 800189a:	2b06      	cmp	r3, #6
 800189c:	d902      	bls.n	80018a4 <NVIC_EncodePriority+0x30>
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	3b03      	subs	r3, #3
 80018a2:	e000      	b.n	80018a6 <NVIC_EncodePriority+0x32>
 80018a4:	2300      	movs	r3, #0
 80018a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018a8:	f04f 32ff 	mov.w	r2, #4294967295
 80018ac:	69bb      	ldr	r3, [r7, #24]
 80018ae:	fa02 f303 	lsl.w	r3, r2, r3
 80018b2:	43da      	mvns	r2, r3
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	401a      	ands	r2, r3
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018bc:	f04f 31ff 	mov.w	r1, #4294967295
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	fa01 f303 	lsl.w	r3, r1, r3
 80018c6:	43d9      	mvns	r1, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018cc:	4313      	orrs	r3, r2
         );
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3724      	adds	r7, #36	; 0x24
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bc80      	pop	{r7}
 80018d6:	4770      	bx	lr

080018d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	3b01      	subs	r3, #1
 80018e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018e8:	d301      	bcc.n	80018ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018ea:	2301      	movs	r3, #1
 80018ec:	e00f      	b.n	800190e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018ee:	4a0a      	ldr	r2, [pc, #40]	; (8001918 <SysTick_Config+0x40>)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	3b01      	subs	r3, #1
 80018f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018f6:	210f      	movs	r1, #15
 80018f8:	f04f 30ff 	mov.w	r0, #4294967295
 80018fc:	f7ff ff90 	bl	8001820 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001900:	4b05      	ldr	r3, [pc, #20]	; (8001918 <SysTick_Config+0x40>)
 8001902:	2200      	movs	r2, #0
 8001904:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001906:	4b04      	ldr	r3, [pc, #16]	; (8001918 <SysTick_Config+0x40>)
 8001908:	2207      	movs	r2, #7
 800190a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800190c:	2300      	movs	r3, #0
}
 800190e:	4618      	mov	r0, r3
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	e000e010 	.word	0xe000e010

0800191c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001924:	6878      	ldr	r0, [r7, #4]
 8001926:	f7ff ff2d 	bl	8001784 <__NVIC_SetPriorityGrouping>
}
 800192a:	bf00      	nop
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001932:	b580      	push	{r7, lr}
 8001934:	b086      	sub	sp, #24
 8001936:	af00      	add	r7, sp, #0
 8001938:	4603      	mov	r3, r0
 800193a:	60b9      	str	r1, [r7, #8]
 800193c:	607a      	str	r2, [r7, #4]
 800193e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001940:	2300      	movs	r3, #0
 8001942:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001944:	f7ff ff42 	bl	80017cc <__NVIC_GetPriorityGrouping>
 8001948:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800194a:	687a      	ldr	r2, [r7, #4]
 800194c:	68b9      	ldr	r1, [r7, #8]
 800194e:	6978      	ldr	r0, [r7, #20]
 8001950:	f7ff ff90 	bl	8001874 <NVIC_EncodePriority>
 8001954:	4602      	mov	r2, r0
 8001956:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800195a:	4611      	mov	r1, r2
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff ff5f 	bl	8001820 <__NVIC_SetPriority>
}
 8001962:	bf00      	nop
 8001964:	3718      	adds	r7, #24
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800196a:	b580      	push	{r7, lr}
 800196c:	b082      	sub	sp, #8
 800196e:	af00      	add	r7, sp, #0
 8001970:	4603      	mov	r3, r0
 8001972:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001974:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff ff35 	bl	80017e8 <__NVIC_EnableIRQ>
}
 800197e:	bf00      	nop
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}

08001986 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001986:	b580      	push	{r7, lr}
 8001988:	b082      	sub	sp, #8
 800198a:	af00      	add	r7, sp, #0
 800198c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f7ff ffa2 	bl	80018d8 <SysTick_Config>
 8001994:	4603      	mov	r3, r0
}
 8001996:	4618      	mov	r0, r3
 8001998:	3708      	adds	r7, #8
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
	...

080019a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b08b      	sub	sp, #44	; 0x2c
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019aa:	2300      	movs	r3, #0
 80019ac:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80019ae:	2300      	movs	r3, #0
 80019b0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019b2:	e148      	b.n	8001c46 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80019b4:	2201      	movs	r2, #1
 80019b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b8:	fa02 f303 	lsl.w	r3, r2, r3
 80019bc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	69fa      	ldr	r2, [r7, #28]
 80019c4:	4013      	ands	r3, r2
 80019c6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019c8:	69ba      	ldr	r2, [r7, #24]
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	429a      	cmp	r2, r3
 80019ce:	f040 8137 	bne.w	8001c40 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	4aa3      	ldr	r2, [pc, #652]	; (8001c64 <HAL_GPIO_Init+0x2c4>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d05e      	beq.n	8001a9a <HAL_GPIO_Init+0xfa>
 80019dc:	4aa1      	ldr	r2, [pc, #644]	; (8001c64 <HAL_GPIO_Init+0x2c4>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d875      	bhi.n	8001ace <HAL_GPIO_Init+0x12e>
 80019e2:	4aa1      	ldr	r2, [pc, #644]	; (8001c68 <HAL_GPIO_Init+0x2c8>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d058      	beq.n	8001a9a <HAL_GPIO_Init+0xfa>
 80019e8:	4a9f      	ldr	r2, [pc, #636]	; (8001c68 <HAL_GPIO_Init+0x2c8>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d86f      	bhi.n	8001ace <HAL_GPIO_Init+0x12e>
 80019ee:	4a9f      	ldr	r2, [pc, #636]	; (8001c6c <HAL_GPIO_Init+0x2cc>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d052      	beq.n	8001a9a <HAL_GPIO_Init+0xfa>
 80019f4:	4a9d      	ldr	r2, [pc, #628]	; (8001c6c <HAL_GPIO_Init+0x2cc>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d869      	bhi.n	8001ace <HAL_GPIO_Init+0x12e>
 80019fa:	4a9d      	ldr	r2, [pc, #628]	; (8001c70 <HAL_GPIO_Init+0x2d0>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d04c      	beq.n	8001a9a <HAL_GPIO_Init+0xfa>
 8001a00:	4a9b      	ldr	r2, [pc, #620]	; (8001c70 <HAL_GPIO_Init+0x2d0>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d863      	bhi.n	8001ace <HAL_GPIO_Init+0x12e>
 8001a06:	4a9b      	ldr	r2, [pc, #620]	; (8001c74 <HAL_GPIO_Init+0x2d4>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d046      	beq.n	8001a9a <HAL_GPIO_Init+0xfa>
 8001a0c:	4a99      	ldr	r2, [pc, #612]	; (8001c74 <HAL_GPIO_Init+0x2d4>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d85d      	bhi.n	8001ace <HAL_GPIO_Init+0x12e>
 8001a12:	2b12      	cmp	r3, #18
 8001a14:	d82a      	bhi.n	8001a6c <HAL_GPIO_Init+0xcc>
 8001a16:	2b12      	cmp	r3, #18
 8001a18:	d859      	bhi.n	8001ace <HAL_GPIO_Init+0x12e>
 8001a1a:	a201      	add	r2, pc, #4	; (adr r2, 8001a20 <HAL_GPIO_Init+0x80>)
 8001a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a20:	08001a9b 	.word	0x08001a9b
 8001a24:	08001a75 	.word	0x08001a75
 8001a28:	08001a87 	.word	0x08001a87
 8001a2c:	08001ac9 	.word	0x08001ac9
 8001a30:	08001acf 	.word	0x08001acf
 8001a34:	08001acf 	.word	0x08001acf
 8001a38:	08001acf 	.word	0x08001acf
 8001a3c:	08001acf 	.word	0x08001acf
 8001a40:	08001acf 	.word	0x08001acf
 8001a44:	08001acf 	.word	0x08001acf
 8001a48:	08001acf 	.word	0x08001acf
 8001a4c:	08001acf 	.word	0x08001acf
 8001a50:	08001acf 	.word	0x08001acf
 8001a54:	08001acf 	.word	0x08001acf
 8001a58:	08001acf 	.word	0x08001acf
 8001a5c:	08001acf 	.word	0x08001acf
 8001a60:	08001acf 	.word	0x08001acf
 8001a64:	08001a7d 	.word	0x08001a7d
 8001a68:	08001a91 	.word	0x08001a91
 8001a6c:	4a82      	ldr	r2, [pc, #520]	; (8001c78 <HAL_GPIO_Init+0x2d8>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d013      	beq.n	8001a9a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a72:	e02c      	b.n	8001ace <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	623b      	str	r3, [r7, #32]
          break;
 8001a7a:	e029      	b.n	8001ad0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	3304      	adds	r3, #4
 8001a82:	623b      	str	r3, [r7, #32]
          break;
 8001a84:	e024      	b.n	8001ad0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	68db      	ldr	r3, [r3, #12]
 8001a8a:	3308      	adds	r3, #8
 8001a8c:	623b      	str	r3, [r7, #32]
          break;
 8001a8e:	e01f      	b.n	8001ad0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	68db      	ldr	r3, [r3, #12]
 8001a94:	330c      	adds	r3, #12
 8001a96:	623b      	str	r3, [r7, #32]
          break;
 8001a98:	e01a      	b.n	8001ad0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d102      	bne.n	8001aa8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001aa2:	2304      	movs	r3, #4
 8001aa4:	623b      	str	r3, [r7, #32]
          break;
 8001aa6:	e013      	b.n	8001ad0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	d105      	bne.n	8001abc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ab0:	2308      	movs	r3, #8
 8001ab2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	69fa      	ldr	r2, [r7, #28]
 8001ab8:	611a      	str	r2, [r3, #16]
          break;
 8001aba:	e009      	b.n	8001ad0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001abc:	2308      	movs	r3, #8
 8001abe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	69fa      	ldr	r2, [r7, #28]
 8001ac4:	615a      	str	r2, [r3, #20]
          break;
 8001ac6:	e003      	b.n	8001ad0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	623b      	str	r3, [r7, #32]
          break;
 8001acc:	e000      	b.n	8001ad0 <HAL_GPIO_Init+0x130>
          break;
 8001ace:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ad0:	69bb      	ldr	r3, [r7, #24]
 8001ad2:	2bff      	cmp	r3, #255	; 0xff
 8001ad4:	d801      	bhi.n	8001ada <HAL_GPIO_Init+0x13a>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	e001      	b.n	8001ade <HAL_GPIO_Init+0x13e>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	3304      	adds	r3, #4
 8001ade:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	2bff      	cmp	r3, #255	; 0xff
 8001ae4:	d802      	bhi.n	8001aec <HAL_GPIO_Init+0x14c>
 8001ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae8:	009b      	lsls	r3, r3, #2
 8001aea:	e002      	b.n	8001af2 <HAL_GPIO_Init+0x152>
 8001aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aee:	3b08      	subs	r3, #8
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	210f      	movs	r1, #15
 8001afa:	693b      	ldr	r3, [r7, #16]
 8001afc:	fa01 f303 	lsl.w	r3, r1, r3
 8001b00:	43db      	mvns	r3, r3
 8001b02:	401a      	ands	r2, r3
 8001b04:	6a39      	ldr	r1, [r7, #32]
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	fa01 f303 	lsl.w	r3, r1, r3
 8001b0c:	431a      	orrs	r2, r3
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	f000 8090 	beq.w	8001c40 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b20:	4b56      	ldr	r3, [pc, #344]	; (8001c7c <HAL_GPIO_Init+0x2dc>)
 8001b22:	699b      	ldr	r3, [r3, #24]
 8001b24:	4a55      	ldr	r2, [pc, #340]	; (8001c7c <HAL_GPIO_Init+0x2dc>)
 8001b26:	f043 0301 	orr.w	r3, r3, #1
 8001b2a:	6193      	str	r3, [r2, #24]
 8001b2c:	4b53      	ldr	r3, [pc, #332]	; (8001c7c <HAL_GPIO_Init+0x2dc>)
 8001b2e:	699b      	ldr	r3, [r3, #24]
 8001b30:	f003 0301 	and.w	r3, r3, #1
 8001b34:	60bb      	str	r3, [r7, #8]
 8001b36:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b38:	4a51      	ldr	r2, [pc, #324]	; (8001c80 <HAL_GPIO_Init+0x2e0>)
 8001b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b3c:	089b      	lsrs	r3, r3, #2
 8001b3e:	3302      	adds	r3, #2
 8001b40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b44:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b48:	f003 0303 	and.w	r3, r3, #3
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	220f      	movs	r2, #15
 8001b50:	fa02 f303 	lsl.w	r3, r2, r3
 8001b54:	43db      	mvns	r3, r3
 8001b56:	68fa      	ldr	r2, [r7, #12]
 8001b58:	4013      	ands	r3, r2
 8001b5a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	4a49      	ldr	r2, [pc, #292]	; (8001c84 <HAL_GPIO_Init+0x2e4>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d00d      	beq.n	8001b80 <HAL_GPIO_Init+0x1e0>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	4a48      	ldr	r2, [pc, #288]	; (8001c88 <HAL_GPIO_Init+0x2e8>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d007      	beq.n	8001b7c <HAL_GPIO_Init+0x1dc>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	4a47      	ldr	r2, [pc, #284]	; (8001c8c <HAL_GPIO_Init+0x2ec>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d101      	bne.n	8001b78 <HAL_GPIO_Init+0x1d8>
 8001b74:	2302      	movs	r3, #2
 8001b76:	e004      	b.n	8001b82 <HAL_GPIO_Init+0x1e2>
 8001b78:	2303      	movs	r3, #3
 8001b7a:	e002      	b.n	8001b82 <HAL_GPIO_Init+0x1e2>
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	e000      	b.n	8001b82 <HAL_GPIO_Init+0x1e2>
 8001b80:	2300      	movs	r3, #0
 8001b82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b84:	f002 0203 	and.w	r2, r2, #3
 8001b88:	0092      	lsls	r2, r2, #2
 8001b8a:	4093      	lsls	r3, r2
 8001b8c:	68fa      	ldr	r2, [r7, #12]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b92:	493b      	ldr	r1, [pc, #236]	; (8001c80 <HAL_GPIO_Init+0x2e0>)
 8001b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b96:	089b      	lsrs	r3, r3, #2
 8001b98:	3302      	adds	r3, #2
 8001b9a:	68fa      	ldr	r2, [r7, #12]
 8001b9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d006      	beq.n	8001bba <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001bac:	4b38      	ldr	r3, [pc, #224]	; (8001c90 <HAL_GPIO_Init+0x2f0>)
 8001bae:	689a      	ldr	r2, [r3, #8]
 8001bb0:	4937      	ldr	r1, [pc, #220]	; (8001c90 <HAL_GPIO_Init+0x2f0>)
 8001bb2:	69bb      	ldr	r3, [r7, #24]
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	608b      	str	r3, [r1, #8]
 8001bb8:	e006      	b.n	8001bc8 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001bba:	4b35      	ldr	r3, [pc, #212]	; (8001c90 <HAL_GPIO_Init+0x2f0>)
 8001bbc:	689a      	ldr	r2, [r3, #8]
 8001bbe:	69bb      	ldr	r3, [r7, #24]
 8001bc0:	43db      	mvns	r3, r3
 8001bc2:	4933      	ldr	r1, [pc, #204]	; (8001c90 <HAL_GPIO_Init+0x2f0>)
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d006      	beq.n	8001be2 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001bd4:	4b2e      	ldr	r3, [pc, #184]	; (8001c90 <HAL_GPIO_Init+0x2f0>)
 8001bd6:	68da      	ldr	r2, [r3, #12]
 8001bd8:	492d      	ldr	r1, [pc, #180]	; (8001c90 <HAL_GPIO_Init+0x2f0>)
 8001bda:	69bb      	ldr	r3, [r7, #24]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	60cb      	str	r3, [r1, #12]
 8001be0:	e006      	b.n	8001bf0 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001be2:	4b2b      	ldr	r3, [pc, #172]	; (8001c90 <HAL_GPIO_Init+0x2f0>)
 8001be4:	68da      	ldr	r2, [r3, #12]
 8001be6:	69bb      	ldr	r3, [r7, #24]
 8001be8:	43db      	mvns	r3, r3
 8001bea:	4929      	ldr	r1, [pc, #164]	; (8001c90 <HAL_GPIO_Init+0x2f0>)
 8001bec:	4013      	ands	r3, r2
 8001bee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d006      	beq.n	8001c0a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001bfc:	4b24      	ldr	r3, [pc, #144]	; (8001c90 <HAL_GPIO_Init+0x2f0>)
 8001bfe:	685a      	ldr	r2, [r3, #4]
 8001c00:	4923      	ldr	r1, [pc, #140]	; (8001c90 <HAL_GPIO_Init+0x2f0>)
 8001c02:	69bb      	ldr	r3, [r7, #24]
 8001c04:	4313      	orrs	r3, r2
 8001c06:	604b      	str	r3, [r1, #4]
 8001c08:	e006      	b.n	8001c18 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c0a:	4b21      	ldr	r3, [pc, #132]	; (8001c90 <HAL_GPIO_Init+0x2f0>)
 8001c0c:	685a      	ldr	r2, [r3, #4]
 8001c0e:	69bb      	ldr	r3, [r7, #24]
 8001c10:	43db      	mvns	r3, r3
 8001c12:	491f      	ldr	r1, [pc, #124]	; (8001c90 <HAL_GPIO_Init+0x2f0>)
 8001c14:	4013      	ands	r3, r2
 8001c16:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d006      	beq.n	8001c32 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001c24:	4b1a      	ldr	r3, [pc, #104]	; (8001c90 <HAL_GPIO_Init+0x2f0>)
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	4919      	ldr	r1, [pc, #100]	; (8001c90 <HAL_GPIO_Init+0x2f0>)
 8001c2a:	69bb      	ldr	r3, [r7, #24]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	600b      	str	r3, [r1, #0]
 8001c30:	e006      	b.n	8001c40 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c32:	4b17      	ldr	r3, [pc, #92]	; (8001c90 <HAL_GPIO_Init+0x2f0>)
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	69bb      	ldr	r3, [r7, #24]
 8001c38:	43db      	mvns	r3, r3
 8001c3a:	4915      	ldr	r1, [pc, #84]	; (8001c90 <HAL_GPIO_Init+0x2f0>)
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c42:	3301      	adds	r3, #1
 8001c44:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c4c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	f47f aeaf 	bne.w	80019b4 <HAL_GPIO_Init+0x14>
  }
}
 8001c56:	bf00      	nop
 8001c58:	bf00      	nop
 8001c5a:	372c      	adds	r7, #44	; 0x2c
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bc80      	pop	{r7}
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	10320000 	.word	0x10320000
 8001c68:	10310000 	.word	0x10310000
 8001c6c:	10220000 	.word	0x10220000
 8001c70:	10210000 	.word	0x10210000
 8001c74:	10120000 	.word	0x10120000
 8001c78:	10110000 	.word	0x10110000
 8001c7c:	40021000 	.word	0x40021000
 8001c80:	40010000 	.word	0x40010000
 8001c84:	40010800 	.word	0x40010800
 8001c88:	40010c00 	.word	0x40010c00
 8001c8c:	40011000 	.word	0x40011000
 8001c90:	40010400 	.word	0x40010400

08001c94 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b085      	sub	sp, #20
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	689a      	ldr	r2, [r3, #8]
 8001ca4:	887b      	ldrh	r3, [r7, #2]
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d002      	beq.n	8001cb2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001cac:	2301      	movs	r3, #1
 8001cae:	73fb      	strb	r3, [r7, #15]
 8001cb0:	e001      	b.n	8001cb6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001cb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3714      	adds	r7, #20
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bc80      	pop	{r7}
 8001cc0:	4770      	bx	lr

08001cc2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cc2:	b480      	push	{r7}
 8001cc4:	b083      	sub	sp, #12
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	6078      	str	r0, [r7, #4]
 8001cca:	460b      	mov	r3, r1
 8001ccc:	807b      	strh	r3, [r7, #2]
 8001cce:	4613      	mov	r3, r2
 8001cd0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cd2:	787b      	ldrb	r3, [r7, #1]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d003      	beq.n	8001ce0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cd8:	887a      	ldrh	r2, [r7, #2]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001cde:	e003      	b.n	8001ce8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ce0:	887b      	ldrh	r3, [r7, #2]
 8001ce2:	041a      	lsls	r2, r3, #16
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	611a      	str	r2, [r3, #16]
}
 8001ce8:	bf00      	nop
 8001cea:	370c      	adds	r7, #12
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bc80      	pop	{r7}
 8001cf0:	4770      	bx	lr

08001cf2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001cf2:	b480      	push	{r7}
 8001cf4:	b085      	sub	sp, #20
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	6078      	str	r0, [r7, #4]
 8001cfa:	460b      	mov	r3, r1
 8001cfc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	68db      	ldr	r3, [r3, #12]
 8001d02:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d04:	887a      	ldrh	r2, [r7, #2]
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	4013      	ands	r3, r2
 8001d0a:	041a      	lsls	r2, r3, #16
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	43d9      	mvns	r1, r3
 8001d10:	887b      	ldrh	r3, [r7, #2]
 8001d12:	400b      	ands	r3, r1
 8001d14:	431a      	orrs	r2, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	611a      	str	r2, [r3, #16]
}
 8001d1a:	bf00      	nop
 8001d1c:	3714      	adds	r7, #20
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bc80      	pop	{r7}
 8001d22:	4770      	bx	lr

08001d24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d101      	bne.n	8001d36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e26c      	b.n	8002210 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0301 	and.w	r3, r3, #1
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	f000 8087 	beq.w	8001e52 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d44:	4b92      	ldr	r3, [pc, #584]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f003 030c 	and.w	r3, r3, #12
 8001d4c:	2b04      	cmp	r3, #4
 8001d4e:	d00c      	beq.n	8001d6a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d50:	4b8f      	ldr	r3, [pc, #572]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f003 030c 	and.w	r3, r3, #12
 8001d58:	2b08      	cmp	r3, #8
 8001d5a:	d112      	bne.n	8001d82 <HAL_RCC_OscConfig+0x5e>
 8001d5c:	4b8c      	ldr	r3, [pc, #560]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d68:	d10b      	bne.n	8001d82 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d6a:	4b89      	ldr	r3, [pc, #548]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d06c      	beq.n	8001e50 <HAL_RCC_OscConfig+0x12c>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d168      	bne.n	8001e50 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e246      	b.n	8002210 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d8a:	d106      	bne.n	8001d9a <HAL_RCC_OscConfig+0x76>
 8001d8c:	4b80      	ldr	r3, [pc, #512]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a7f      	ldr	r2, [pc, #508]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001d92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d96:	6013      	str	r3, [r2, #0]
 8001d98:	e02e      	b.n	8001df8 <HAL_RCC_OscConfig+0xd4>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d10c      	bne.n	8001dbc <HAL_RCC_OscConfig+0x98>
 8001da2:	4b7b      	ldr	r3, [pc, #492]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a7a      	ldr	r2, [pc, #488]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001da8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dac:	6013      	str	r3, [r2, #0]
 8001dae:	4b78      	ldr	r3, [pc, #480]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a77      	ldr	r2, [pc, #476]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001db4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001db8:	6013      	str	r3, [r2, #0]
 8001dba:	e01d      	b.n	8001df8 <HAL_RCC_OscConfig+0xd4>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001dc4:	d10c      	bne.n	8001de0 <HAL_RCC_OscConfig+0xbc>
 8001dc6:	4b72      	ldr	r3, [pc, #456]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a71      	ldr	r2, [pc, #452]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001dcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001dd0:	6013      	str	r3, [r2, #0]
 8001dd2:	4b6f      	ldr	r3, [pc, #444]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a6e      	ldr	r2, [pc, #440]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001dd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ddc:	6013      	str	r3, [r2, #0]
 8001dde:	e00b      	b.n	8001df8 <HAL_RCC_OscConfig+0xd4>
 8001de0:	4b6b      	ldr	r3, [pc, #428]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a6a      	ldr	r2, [pc, #424]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001de6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dea:	6013      	str	r3, [r2, #0]
 8001dec:	4b68      	ldr	r3, [pc, #416]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a67      	ldr	r2, [pc, #412]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001df2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001df6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d013      	beq.n	8001e28 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e00:	f7ff fcb6 	bl	8001770 <HAL_GetTick>
 8001e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e06:	e008      	b.n	8001e1a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e08:	f7ff fcb2 	bl	8001770 <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	2b64      	cmp	r3, #100	; 0x64
 8001e14:	d901      	bls.n	8001e1a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e16:	2303      	movs	r3, #3
 8001e18:	e1fa      	b.n	8002210 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e1a:	4b5d      	ldr	r3, [pc, #372]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d0f0      	beq.n	8001e08 <HAL_RCC_OscConfig+0xe4>
 8001e26:	e014      	b.n	8001e52 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e28:	f7ff fca2 	bl	8001770 <HAL_GetTick>
 8001e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e2e:	e008      	b.n	8001e42 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e30:	f7ff fc9e 	bl	8001770 <HAL_GetTick>
 8001e34:	4602      	mov	r2, r0
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	2b64      	cmp	r3, #100	; 0x64
 8001e3c:	d901      	bls.n	8001e42 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e1e6      	b.n	8002210 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e42:	4b53      	ldr	r3, [pc, #332]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d1f0      	bne.n	8001e30 <HAL_RCC_OscConfig+0x10c>
 8001e4e:	e000      	b.n	8001e52 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0302 	and.w	r3, r3, #2
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d063      	beq.n	8001f26 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e5e:	4b4c      	ldr	r3, [pc, #304]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f003 030c 	and.w	r3, r3, #12
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d00b      	beq.n	8001e82 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e6a:	4b49      	ldr	r3, [pc, #292]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f003 030c 	and.w	r3, r3, #12
 8001e72:	2b08      	cmp	r3, #8
 8001e74:	d11c      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x18c>
 8001e76:	4b46      	ldr	r3, [pc, #280]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d116      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e82:	4b43      	ldr	r3, [pc, #268]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 0302 	and.w	r3, r3, #2
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d005      	beq.n	8001e9a <HAL_RCC_OscConfig+0x176>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	691b      	ldr	r3, [r3, #16]
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d001      	beq.n	8001e9a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e1ba      	b.n	8002210 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e9a:	4b3d      	ldr	r3, [pc, #244]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	695b      	ldr	r3, [r3, #20]
 8001ea6:	00db      	lsls	r3, r3, #3
 8001ea8:	4939      	ldr	r1, [pc, #228]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001eae:	e03a      	b.n	8001f26 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	691b      	ldr	r3, [r3, #16]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d020      	beq.n	8001efa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001eb8:	4b36      	ldr	r3, [pc, #216]	; (8001f94 <HAL_RCC_OscConfig+0x270>)
 8001eba:	2201      	movs	r2, #1
 8001ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ebe:	f7ff fc57 	bl	8001770 <HAL_GetTick>
 8001ec2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ec4:	e008      	b.n	8001ed8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ec6:	f7ff fc53 	bl	8001770 <HAL_GetTick>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	d901      	bls.n	8001ed8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	e19b      	b.n	8002210 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ed8:	4b2d      	ldr	r3, [pc, #180]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0302 	and.w	r3, r3, #2
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d0f0      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ee4:	4b2a      	ldr	r3, [pc, #168]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	695b      	ldr	r3, [r3, #20]
 8001ef0:	00db      	lsls	r3, r3, #3
 8001ef2:	4927      	ldr	r1, [pc, #156]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	600b      	str	r3, [r1, #0]
 8001ef8:	e015      	b.n	8001f26 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001efa:	4b26      	ldr	r3, [pc, #152]	; (8001f94 <HAL_RCC_OscConfig+0x270>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f00:	f7ff fc36 	bl	8001770 <HAL_GetTick>
 8001f04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f06:	e008      	b.n	8001f1a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f08:	f7ff fc32 	bl	8001770 <HAL_GetTick>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	2b02      	cmp	r3, #2
 8001f14:	d901      	bls.n	8001f1a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e17a      	b.n	8002210 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f1a:	4b1d      	ldr	r3, [pc, #116]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d1f0      	bne.n	8001f08 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0308 	and.w	r3, r3, #8
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d03a      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	699b      	ldr	r3, [r3, #24]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d019      	beq.n	8001f6e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f3a:	4b17      	ldr	r3, [pc, #92]	; (8001f98 <HAL_RCC_OscConfig+0x274>)
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f40:	f7ff fc16 	bl	8001770 <HAL_GetTick>
 8001f44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f46:	e008      	b.n	8001f5a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f48:	f7ff fc12 	bl	8001770 <HAL_GetTick>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	2b02      	cmp	r3, #2
 8001f54:	d901      	bls.n	8001f5a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f56:	2303      	movs	r3, #3
 8001f58:	e15a      	b.n	8002210 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f5a:	4b0d      	ldr	r3, [pc, #52]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f5e:	f003 0302 	and.w	r3, r3, #2
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d0f0      	beq.n	8001f48 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f66:	2001      	movs	r0, #1
 8001f68:	f000 fa9a 	bl	80024a0 <RCC_Delay>
 8001f6c:	e01c      	b.n	8001fa8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f6e:	4b0a      	ldr	r3, [pc, #40]	; (8001f98 <HAL_RCC_OscConfig+0x274>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f74:	f7ff fbfc 	bl	8001770 <HAL_GetTick>
 8001f78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f7a:	e00f      	b.n	8001f9c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f7c:	f7ff fbf8 	bl	8001770 <HAL_GetTick>
 8001f80:	4602      	mov	r2, r0
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d908      	bls.n	8001f9c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e140      	b.n	8002210 <HAL_RCC_OscConfig+0x4ec>
 8001f8e:	bf00      	nop
 8001f90:	40021000 	.word	0x40021000
 8001f94:	42420000 	.word	0x42420000
 8001f98:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f9c:	4b9e      	ldr	r3, [pc, #632]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 8001f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fa0:	f003 0302 	and.w	r3, r3, #2
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d1e9      	bne.n	8001f7c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0304 	and.w	r3, r3, #4
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	f000 80a6 	beq.w	8002102 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fba:	4b97      	ldr	r3, [pc, #604]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 8001fbc:	69db      	ldr	r3, [r3, #28]
 8001fbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d10d      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fc6:	4b94      	ldr	r3, [pc, #592]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 8001fc8:	69db      	ldr	r3, [r3, #28]
 8001fca:	4a93      	ldr	r2, [pc, #588]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 8001fcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fd0:	61d3      	str	r3, [r2, #28]
 8001fd2:	4b91      	ldr	r3, [pc, #580]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 8001fd4:	69db      	ldr	r3, [r3, #28]
 8001fd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fda:	60bb      	str	r3, [r7, #8]
 8001fdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fe2:	4b8e      	ldr	r3, [pc, #568]	; (800221c <HAL_RCC_OscConfig+0x4f8>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d118      	bne.n	8002020 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fee:	4b8b      	ldr	r3, [pc, #556]	; (800221c <HAL_RCC_OscConfig+0x4f8>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a8a      	ldr	r2, [pc, #552]	; (800221c <HAL_RCC_OscConfig+0x4f8>)
 8001ff4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ff8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ffa:	f7ff fbb9 	bl	8001770 <HAL_GetTick>
 8001ffe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002000:	e008      	b.n	8002014 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002002:	f7ff fbb5 	bl	8001770 <HAL_GetTick>
 8002006:	4602      	mov	r2, r0
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	1ad3      	subs	r3, r2, r3
 800200c:	2b64      	cmp	r3, #100	; 0x64
 800200e:	d901      	bls.n	8002014 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002010:	2303      	movs	r3, #3
 8002012:	e0fd      	b.n	8002210 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002014:	4b81      	ldr	r3, [pc, #516]	; (800221c <HAL_RCC_OscConfig+0x4f8>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800201c:	2b00      	cmp	r3, #0
 800201e:	d0f0      	beq.n	8002002 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	2b01      	cmp	r3, #1
 8002026:	d106      	bne.n	8002036 <HAL_RCC_OscConfig+0x312>
 8002028:	4b7b      	ldr	r3, [pc, #492]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 800202a:	6a1b      	ldr	r3, [r3, #32]
 800202c:	4a7a      	ldr	r2, [pc, #488]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 800202e:	f043 0301 	orr.w	r3, r3, #1
 8002032:	6213      	str	r3, [r2, #32]
 8002034:	e02d      	b.n	8002092 <HAL_RCC_OscConfig+0x36e>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	68db      	ldr	r3, [r3, #12]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d10c      	bne.n	8002058 <HAL_RCC_OscConfig+0x334>
 800203e:	4b76      	ldr	r3, [pc, #472]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 8002040:	6a1b      	ldr	r3, [r3, #32]
 8002042:	4a75      	ldr	r2, [pc, #468]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 8002044:	f023 0301 	bic.w	r3, r3, #1
 8002048:	6213      	str	r3, [r2, #32]
 800204a:	4b73      	ldr	r3, [pc, #460]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 800204c:	6a1b      	ldr	r3, [r3, #32]
 800204e:	4a72      	ldr	r2, [pc, #456]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 8002050:	f023 0304 	bic.w	r3, r3, #4
 8002054:	6213      	str	r3, [r2, #32]
 8002056:	e01c      	b.n	8002092 <HAL_RCC_OscConfig+0x36e>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	2b05      	cmp	r3, #5
 800205e:	d10c      	bne.n	800207a <HAL_RCC_OscConfig+0x356>
 8002060:	4b6d      	ldr	r3, [pc, #436]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 8002062:	6a1b      	ldr	r3, [r3, #32]
 8002064:	4a6c      	ldr	r2, [pc, #432]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 8002066:	f043 0304 	orr.w	r3, r3, #4
 800206a:	6213      	str	r3, [r2, #32]
 800206c:	4b6a      	ldr	r3, [pc, #424]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 800206e:	6a1b      	ldr	r3, [r3, #32]
 8002070:	4a69      	ldr	r2, [pc, #420]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 8002072:	f043 0301 	orr.w	r3, r3, #1
 8002076:	6213      	str	r3, [r2, #32]
 8002078:	e00b      	b.n	8002092 <HAL_RCC_OscConfig+0x36e>
 800207a:	4b67      	ldr	r3, [pc, #412]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 800207c:	6a1b      	ldr	r3, [r3, #32]
 800207e:	4a66      	ldr	r2, [pc, #408]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 8002080:	f023 0301 	bic.w	r3, r3, #1
 8002084:	6213      	str	r3, [r2, #32]
 8002086:	4b64      	ldr	r3, [pc, #400]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 8002088:	6a1b      	ldr	r3, [r3, #32]
 800208a:	4a63      	ldr	r2, [pc, #396]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 800208c:	f023 0304 	bic.w	r3, r3, #4
 8002090:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	68db      	ldr	r3, [r3, #12]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d015      	beq.n	80020c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800209a:	f7ff fb69 	bl	8001770 <HAL_GetTick>
 800209e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020a0:	e00a      	b.n	80020b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020a2:	f7ff fb65 	bl	8001770 <HAL_GetTick>
 80020a6:	4602      	mov	r2, r0
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	1ad3      	subs	r3, r2, r3
 80020ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d901      	bls.n	80020b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e0ab      	b.n	8002210 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020b8:	4b57      	ldr	r3, [pc, #348]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 80020ba:	6a1b      	ldr	r3, [r3, #32]
 80020bc:	f003 0302 	and.w	r3, r3, #2
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d0ee      	beq.n	80020a2 <HAL_RCC_OscConfig+0x37e>
 80020c4:	e014      	b.n	80020f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020c6:	f7ff fb53 	bl	8001770 <HAL_GetTick>
 80020ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020cc:	e00a      	b.n	80020e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020ce:	f7ff fb4f 	bl	8001770 <HAL_GetTick>
 80020d2:	4602      	mov	r2, r0
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80020dc:	4293      	cmp	r3, r2
 80020de:	d901      	bls.n	80020e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80020e0:	2303      	movs	r3, #3
 80020e2:	e095      	b.n	8002210 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020e4:	4b4c      	ldr	r3, [pc, #304]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 80020e6:	6a1b      	ldr	r3, [r3, #32]
 80020e8:	f003 0302 	and.w	r3, r3, #2
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d1ee      	bne.n	80020ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020f0:	7dfb      	ldrb	r3, [r7, #23]
 80020f2:	2b01      	cmp	r3, #1
 80020f4:	d105      	bne.n	8002102 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020f6:	4b48      	ldr	r3, [pc, #288]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 80020f8:	69db      	ldr	r3, [r3, #28]
 80020fa:	4a47      	ldr	r2, [pc, #284]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 80020fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002100:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	69db      	ldr	r3, [r3, #28]
 8002106:	2b00      	cmp	r3, #0
 8002108:	f000 8081 	beq.w	800220e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800210c:	4b42      	ldr	r3, [pc, #264]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f003 030c 	and.w	r3, r3, #12
 8002114:	2b08      	cmp	r3, #8
 8002116:	d061      	beq.n	80021dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	69db      	ldr	r3, [r3, #28]
 800211c:	2b02      	cmp	r3, #2
 800211e:	d146      	bne.n	80021ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002120:	4b3f      	ldr	r3, [pc, #252]	; (8002220 <HAL_RCC_OscConfig+0x4fc>)
 8002122:	2200      	movs	r2, #0
 8002124:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002126:	f7ff fb23 	bl	8001770 <HAL_GetTick>
 800212a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800212c:	e008      	b.n	8002140 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800212e:	f7ff fb1f 	bl	8001770 <HAL_GetTick>
 8002132:	4602      	mov	r2, r0
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	1ad3      	subs	r3, r2, r3
 8002138:	2b02      	cmp	r3, #2
 800213a:	d901      	bls.n	8002140 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800213c:	2303      	movs	r3, #3
 800213e:	e067      	b.n	8002210 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002140:	4b35      	ldr	r3, [pc, #212]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002148:	2b00      	cmp	r3, #0
 800214a:	d1f0      	bne.n	800212e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6a1b      	ldr	r3, [r3, #32]
 8002150:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002154:	d108      	bne.n	8002168 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002156:	4b30      	ldr	r3, [pc, #192]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	492d      	ldr	r1, [pc, #180]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 8002164:	4313      	orrs	r3, r2
 8002166:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002168:	4b2b      	ldr	r3, [pc, #172]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6a19      	ldr	r1, [r3, #32]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002178:	430b      	orrs	r3, r1
 800217a:	4927      	ldr	r1, [pc, #156]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 800217c:	4313      	orrs	r3, r2
 800217e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002180:	4b27      	ldr	r3, [pc, #156]	; (8002220 <HAL_RCC_OscConfig+0x4fc>)
 8002182:	2201      	movs	r2, #1
 8002184:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002186:	f7ff faf3 	bl	8001770 <HAL_GetTick>
 800218a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800218c:	e008      	b.n	80021a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800218e:	f7ff faef 	bl	8001770 <HAL_GetTick>
 8002192:	4602      	mov	r2, r0
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	2b02      	cmp	r3, #2
 800219a:	d901      	bls.n	80021a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800219c:	2303      	movs	r3, #3
 800219e:	e037      	b.n	8002210 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021a0:	4b1d      	ldr	r3, [pc, #116]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d0f0      	beq.n	800218e <HAL_RCC_OscConfig+0x46a>
 80021ac:	e02f      	b.n	800220e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021ae:	4b1c      	ldr	r3, [pc, #112]	; (8002220 <HAL_RCC_OscConfig+0x4fc>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021b4:	f7ff fadc 	bl	8001770 <HAL_GetTick>
 80021b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021ba:	e008      	b.n	80021ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021bc:	f7ff fad8 	bl	8001770 <HAL_GetTick>
 80021c0:	4602      	mov	r2, r0
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	1ad3      	subs	r3, r2, r3
 80021c6:	2b02      	cmp	r3, #2
 80021c8:	d901      	bls.n	80021ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80021ca:	2303      	movs	r3, #3
 80021cc:	e020      	b.n	8002210 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021ce:	4b12      	ldr	r3, [pc, #72]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d1f0      	bne.n	80021bc <HAL_RCC_OscConfig+0x498>
 80021da:	e018      	b.n	800220e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	69db      	ldr	r3, [r3, #28]
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d101      	bne.n	80021e8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e013      	b.n	8002210 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021e8:	4b0b      	ldr	r3, [pc, #44]	; (8002218 <HAL_RCC_OscConfig+0x4f4>)
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6a1b      	ldr	r3, [r3, #32]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d106      	bne.n	800220a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002206:	429a      	cmp	r2, r3
 8002208:	d001      	beq.n	800220e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	e000      	b.n	8002210 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800220e:	2300      	movs	r3, #0
}
 8002210:	4618      	mov	r0, r3
 8002212:	3718      	adds	r7, #24
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	40021000 	.word	0x40021000
 800221c:	40007000 	.word	0x40007000
 8002220:	42420060 	.word	0x42420060

08002224 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d101      	bne.n	8002238 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	e0d0      	b.n	80023da <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002238:	4b6a      	ldr	r3, [pc, #424]	; (80023e4 <HAL_RCC_ClockConfig+0x1c0>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 0307 	and.w	r3, r3, #7
 8002240:	683a      	ldr	r2, [r7, #0]
 8002242:	429a      	cmp	r2, r3
 8002244:	d910      	bls.n	8002268 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002246:	4b67      	ldr	r3, [pc, #412]	; (80023e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f023 0207 	bic.w	r2, r3, #7
 800224e:	4965      	ldr	r1, [pc, #404]	; (80023e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	4313      	orrs	r3, r2
 8002254:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002256:	4b63      	ldr	r3, [pc, #396]	; (80023e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 0307 	and.w	r3, r3, #7
 800225e:	683a      	ldr	r2, [r7, #0]
 8002260:	429a      	cmp	r2, r3
 8002262:	d001      	beq.n	8002268 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e0b8      	b.n	80023da <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 0302 	and.w	r3, r3, #2
 8002270:	2b00      	cmp	r3, #0
 8002272:	d020      	beq.n	80022b6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0304 	and.w	r3, r3, #4
 800227c:	2b00      	cmp	r3, #0
 800227e:	d005      	beq.n	800228c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002280:	4b59      	ldr	r3, [pc, #356]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	4a58      	ldr	r2, [pc, #352]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002286:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800228a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 0308 	and.w	r3, r3, #8
 8002294:	2b00      	cmp	r3, #0
 8002296:	d005      	beq.n	80022a4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002298:	4b53      	ldr	r3, [pc, #332]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	4a52      	ldr	r2, [pc, #328]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 800229e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80022a2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022a4:	4b50      	ldr	r3, [pc, #320]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	494d      	ldr	r1, [pc, #308]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 80022b2:	4313      	orrs	r3, r2
 80022b4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0301 	and.w	r3, r3, #1
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d040      	beq.n	8002344 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	d107      	bne.n	80022da <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ca:	4b47      	ldr	r3, [pc, #284]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d115      	bne.n	8002302 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e07f      	b.n	80023da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d107      	bne.n	80022f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022e2:	4b41      	ldr	r3, [pc, #260]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d109      	bne.n	8002302 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e073      	b.n	80023da <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022f2:	4b3d      	ldr	r3, [pc, #244]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0302 	and.w	r3, r3, #2
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d101      	bne.n	8002302 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e06b      	b.n	80023da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002302:	4b39      	ldr	r3, [pc, #228]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	f023 0203 	bic.w	r2, r3, #3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	4936      	ldr	r1, [pc, #216]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002310:	4313      	orrs	r3, r2
 8002312:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002314:	f7ff fa2c 	bl	8001770 <HAL_GetTick>
 8002318:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800231a:	e00a      	b.n	8002332 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800231c:	f7ff fa28 	bl	8001770 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	f241 3288 	movw	r2, #5000	; 0x1388
 800232a:	4293      	cmp	r3, r2
 800232c:	d901      	bls.n	8002332 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800232e:	2303      	movs	r3, #3
 8002330:	e053      	b.n	80023da <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002332:	4b2d      	ldr	r3, [pc, #180]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f003 020c 	and.w	r2, r3, #12
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	429a      	cmp	r2, r3
 8002342:	d1eb      	bne.n	800231c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002344:	4b27      	ldr	r3, [pc, #156]	; (80023e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 0307 	and.w	r3, r3, #7
 800234c:	683a      	ldr	r2, [r7, #0]
 800234e:	429a      	cmp	r2, r3
 8002350:	d210      	bcs.n	8002374 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002352:	4b24      	ldr	r3, [pc, #144]	; (80023e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f023 0207 	bic.w	r2, r3, #7
 800235a:	4922      	ldr	r1, [pc, #136]	; (80023e4 <HAL_RCC_ClockConfig+0x1c0>)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	4313      	orrs	r3, r2
 8002360:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002362:	4b20      	ldr	r3, [pc, #128]	; (80023e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0307 	and.w	r3, r3, #7
 800236a:	683a      	ldr	r2, [r7, #0]
 800236c:	429a      	cmp	r2, r3
 800236e:	d001      	beq.n	8002374 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	e032      	b.n	80023da <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 0304 	and.w	r3, r3, #4
 800237c:	2b00      	cmp	r3, #0
 800237e:	d008      	beq.n	8002392 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002380:	4b19      	ldr	r3, [pc, #100]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	4916      	ldr	r1, [pc, #88]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 800238e:	4313      	orrs	r3, r2
 8002390:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0308 	and.w	r3, r3, #8
 800239a:	2b00      	cmp	r3, #0
 800239c:	d009      	beq.n	80023b2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800239e:	4b12      	ldr	r3, [pc, #72]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	691b      	ldr	r3, [r3, #16]
 80023aa:	00db      	lsls	r3, r3, #3
 80023ac:	490e      	ldr	r1, [pc, #56]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 80023ae:	4313      	orrs	r3, r2
 80023b0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023b2:	f000 f821 	bl	80023f8 <HAL_RCC_GetSysClockFreq>
 80023b6:	4602      	mov	r2, r0
 80023b8:	4b0b      	ldr	r3, [pc, #44]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	091b      	lsrs	r3, r3, #4
 80023be:	f003 030f 	and.w	r3, r3, #15
 80023c2:	490a      	ldr	r1, [pc, #40]	; (80023ec <HAL_RCC_ClockConfig+0x1c8>)
 80023c4:	5ccb      	ldrb	r3, [r1, r3]
 80023c6:	fa22 f303 	lsr.w	r3, r2, r3
 80023ca:	4a09      	ldr	r2, [pc, #36]	; (80023f0 <HAL_RCC_ClockConfig+0x1cc>)
 80023cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80023ce:	4b09      	ldr	r3, [pc, #36]	; (80023f4 <HAL_RCC_ClockConfig+0x1d0>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7ff f98a 	bl	80016ec <HAL_InitTick>

  return HAL_OK;
 80023d8:	2300      	movs	r3, #0
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3710      	adds	r7, #16
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	40022000 	.word	0x40022000
 80023e8:	40021000 	.word	0x40021000
 80023ec:	08002d04 	.word	0x08002d04
 80023f0:	2000005c 	.word	0x2000005c
 80023f4:	20000060 	.word	0x20000060

080023f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b087      	sub	sp, #28
 80023fc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023fe:	2300      	movs	r3, #0
 8002400:	60fb      	str	r3, [r7, #12]
 8002402:	2300      	movs	r3, #0
 8002404:	60bb      	str	r3, [r7, #8]
 8002406:	2300      	movs	r3, #0
 8002408:	617b      	str	r3, [r7, #20]
 800240a:	2300      	movs	r3, #0
 800240c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800240e:	2300      	movs	r3, #0
 8002410:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002412:	4b1e      	ldr	r3, [pc, #120]	; (800248c <HAL_RCC_GetSysClockFreq+0x94>)
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f003 030c 	and.w	r3, r3, #12
 800241e:	2b04      	cmp	r3, #4
 8002420:	d002      	beq.n	8002428 <HAL_RCC_GetSysClockFreq+0x30>
 8002422:	2b08      	cmp	r3, #8
 8002424:	d003      	beq.n	800242e <HAL_RCC_GetSysClockFreq+0x36>
 8002426:	e027      	b.n	8002478 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002428:	4b19      	ldr	r3, [pc, #100]	; (8002490 <HAL_RCC_GetSysClockFreq+0x98>)
 800242a:	613b      	str	r3, [r7, #16]
      break;
 800242c:	e027      	b.n	800247e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	0c9b      	lsrs	r3, r3, #18
 8002432:	f003 030f 	and.w	r3, r3, #15
 8002436:	4a17      	ldr	r2, [pc, #92]	; (8002494 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002438:	5cd3      	ldrb	r3, [r2, r3]
 800243a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002442:	2b00      	cmp	r3, #0
 8002444:	d010      	beq.n	8002468 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002446:	4b11      	ldr	r3, [pc, #68]	; (800248c <HAL_RCC_GetSysClockFreq+0x94>)
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	0c5b      	lsrs	r3, r3, #17
 800244c:	f003 0301 	and.w	r3, r3, #1
 8002450:	4a11      	ldr	r2, [pc, #68]	; (8002498 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002452:	5cd3      	ldrb	r3, [r2, r3]
 8002454:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4a0d      	ldr	r2, [pc, #52]	; (8002490 <HAL_RCC_GetSysClockFreq+0x98>)
 800245a:	fb02 f203 	mul.w	r2, r2, r3
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	fbb2 f3f3 	udiv	r3, r2, r3
 8002464:	617b      	str	r3, [r7, #20]
 8002466:	e004      	b.n	8002472 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	4a0c      	ldr	r2, [pc, #48]	; (800249c <HAL_RCC_GetSysClockFreq+0xa4>)
 800246c:	fb02 f303 	mul.w	r3, r2, r3
 8002470:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	613b      	str	r3, [r7, #16]
      break;
 8002476:	e002      	b.n	800247e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002478:	4b05      	ldr	r3, [pc, #20]	; (8002490 <HAL_RCC_GetSysClockFreq+0x98>)
 800247a:	613b      	str	r3, [r7, #16]
      break;
 800247c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800247e:	693b      	ldr	r3, [r7, #16]
}
 8002480:	4618      	mov	r0, r3
 8002482:	371c      	adds	r7, #28
 8002484:	46bd      	mov	sp, r7
 8002486:	bc80      	pop	{r7}
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	40021000 	.word	0x40021000
 8002490:	007a1200 	.word	0x007a1200
 8002494:	08002d14 	.word	0x08002d14
 8002498:	08002d24 	.word	0x08002d24
 800249c:	003d0900 	.word	0x003d0900

080024a0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80024a8:	4b0a      	ldr	r3, [pc, #40]	; (80024d4 <RCC_Delay+0x34>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a0a      	ldr	r2, [pc, #40]	; (80024d8 <RCC_Delay+0x38>)
 80024ae:	fba2 2303 	umull	r2, r3, r2, r3
 80024b2:	0a5b      	lsrs	r3, r3, #9
 80024b4:	687a      	ldr	r2, [r7, #4]
 80024b6:	fb02 f303 	mul.w	r3, r2, r3
 80024ba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80024bc:	bf00      	nop
  }
  while (Delay --);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	1e5a      	subs	r2, r3, #1
 80024c2:	60fa      	str	r2, [r7, #12]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d1f9      	bne.n	80024bc <RCC_Delay+0x1c>
}
 80024c8:	bf00      	nop
 80024ca:	bf00      	nop
 80024cc:	3714      	adds	r7, #20
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bc80      	pop	{r7}
 80024d2:	4770      	bx	lr
 80024d4:	2000005c 	.word	0x2000005c
 80024d8:	10624dd3 	.word	0x10624dd3

080024dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d101      	bne.n	80024ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e041      	b.n	8002572 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d106      	bne.n	8002508 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2200      	movs	r2, #0
 80024fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f7ff f85a 	bl	80015bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2202      	movs	r2, #2
 800250c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	3304      	adds	r3, #4
 8002518:	4619      	mov	r1, r3
 800251a:	4610      	mov	r0, r2
 800251c:	f000 fa56 	bl	80029cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2201      	movs	r2, #1
 8002524:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2201      	movs	r2, #1
 800252c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2201      	movs	r2, #1
 8002534:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2201      	movs	r2, #1
 800253c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2201      	movs	r2, #1
 8002544:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2201      	movs	r2, #1
 800255c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2201      	movs	r2, #1
 8002564:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2201      	movs	r2, #1
 800256c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	3708      	adds	r7, #8
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
	...

0800257c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800257c:	b480      	push	{r7}
 800257e:	b085      	sub	sp, #20
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800258a:	b2db      	uxtb	r3, r3
 800258c:	2b01      	cmp	r3, #1
 800258e:	d001      	beq.n	8002594 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e035      	b.n	8002600 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2202      	movs	r2, #2
 8002598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	68da      	ldr	r2, [r3, #12]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f042 0201 	orr.w	r2, r2, #1
 80025aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a16      	ldr	r2, [pc, #88]	; (800260c <HAL_TIM_Base_Start_IT+0x90>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d009      	beq.n	80025ca <HAL_TIM_Base_Start_IT+0x4e>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025be:	d004      	beq.n	80025ca <HAL_TIM_Base_Start_IT+0x4e>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a12      	ldr	r2, [pc, #72]	; (8002610 <HAL_TIM_Base_Start_IT+0x94>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d111      	bne.n	80025ee <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f003 0307 	and.w	r3, r3, #7
 80025d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2b06      	cmp	r3, #6
 80025da:	d010      	beq.n	80025fe <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f042 0201 	orr.w	r2, r2, #1
 80025ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025ec:	e007      	b.n	80025fe <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f042 0201 	orr.w	r2, r2, #1
 80025fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80025fe:	2300      	movs	r3, #0
}
 8002600:	4618      	mov	r0, r3
 8002602:	3714      	adds	r7, #20
 8002604:	46bd      	mov	sp, r7
 8002606:	bc80      	pop	{r7}
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	40012c00 	.word	0x40012c00
 8002610:	40000400 	.word	0x40000400

08002614 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	68db      	ldr	r3, [r3, #12]
 8002622:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	691b      	ldr	r3, [r3, #16]
 800262a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	f003 0302 	and.w	r3, r3, #2
 8002632:	2b00      	cmp	r3, #0
 8002634:	d020      	beq.n	8002678 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	f003 0302 	and.w	r3, r3, #2
 800263c:	2b00      	cmp	r3, #0
 800263e:	d01b      	beq.n	8002678 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f06f 0202 	mvn.w	r2, #2
 8002648:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2201      	movs	r2, #1
 800264e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	699b      	ldr	r3, [r3, #24]
 8002656:	f003 0303 	and.w	r3, r3, #3
 800265a:	2b00      	cmp	r3, #0
 800265c:	d003      	beq.n	8002666 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f000 f998 	bl	8002994 <HAL_TIM_IC_CaptureCallback>
 8002664:	e005      	b.n	8002672 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f000 f98b 	bl	8002982 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f000 f99a 	bl	80029a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	f003 0304 	and.w	r3, r3, #4
 800267e:	2b00      	cmp	r3, #0
 8002680:	d020      	beq.n	80026c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	f003 0304 	and.w	r3, r3, #4
 8002688:	2b00      	cmp	r3, #0
 800268a:	d01b      	beq.n	80026c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f06f 0204 	mvn.w	r2, #4
 8002694:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2202      	movs	r2, #2
 800269a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	699b      	ldr	r3, [r3, #24]
 80026a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d003      	beq.n	80026b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f000 f972 	bl	8002994 <HAL_TIM_IC_CaptureCallback>
 80026b0:	e005      	b.n	80026be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f000 f965 	bl	8002982 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026b8:	6878      	ldr	r0, [r7, #4]
 80026ba:	f000 f974 	bl	80029a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2200      	movs	r2, #0
 80026c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	f003 0308 	and.w	r3, r3, #8
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d020      	beq.n	8002710 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	f003 0308 	and.w	r3, r3, #8
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d01b      	beq.n	8002710 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f06f 0208 	mvn.w	r2, #8
 80026e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2204      	movs	r2, #4
 80026e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	69db      	ldr	r3, [r3, #28]
 80026ee:	f003 0303 	and.w	r3, r3, #3
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d003      	beq.n	80026fe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f000 f94c 	bl	8002994 <HAL_TIM_IC_CaptureCallback>
 80026fc:	e005      	b.n	800270a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f000 f93f 	bl	8002982 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f000 f94e 	bl	80029a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2200      	movs	r2, #0
 800270e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	f003 0310 	and.w	r3, r3, #16
 8002716:	2b00      	cmp	r3, #0
 8002718:	d020      	beq.n	800275c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	f003 0310 	and.w	r3, r3, #16
 8002720:	2b00      	cmp	r3, #0
 8002722:	d01b      	beq.n	800275c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f06f 0210 	mvn.w	r2, #16
 800272c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2208      	movs	r2, #8
 8002732:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	69db      	ldr	r3, [r3, #28]
 800273a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800273e:	2b00      	cmp	r3, #0
 8002740:	d003      	beq.n	800274a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	f000 f926 	bl	8002994 <HAL_TIM_IC_CaptureCallback>
 8002748:	e005      	b.n	8002756 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f000 f919 	bl	8002982 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002750:	6878      	ldr	r0, [r7, #4]
 8002752:	f000 f928 	bl	80029a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2200      	movs	r2, #0
 800275a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	f003 0301 	and.w	r3, r3, #1
 8002762:	2b00      	cmp	r3, #0
 8002764:	d00c      	beq.n	8002780 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	f003 0301 	and.w	r3, r3, #1
 800276c:	2b00      	cmp	r3, #0
 800276e:	d007      	beq.n	8002780 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f06f 0201 	mvn.w	r2, #1
 8002778:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f7fe fe92 	bl	80014a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002786:	2b00      	cmp	r3, #0
 8002788:	d00c      	beq.n	80027a4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002790:	2b00      	cmp	r3, #0
 8002792:	d007      	beq.n	80027a4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800279c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800279e:	6878      	ldr	r0, [r7, #4]
 80027a0:	f000 fa6f 	bl	8002c82 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d00c      	beq.n	80027c8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d007      	beq.n	80027c8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80027c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f000 f8f8 	bl	80029b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	f003 0320 	and.w	r3, r3, #32
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d00c      	beq.n	80027ec <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	f003 0320 	and.w	r3, r3, #32
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d007      	beq.n	80027ec <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f06f 0220 	mvn.w	r2, #32
 80027e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f000 fa42 	bl	8002c70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80027ec:	bf00      	nop
 80027ee:	3710      	adds	r7, #16
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027fe:	2300      	movs	r3, #0
 8002800:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002808:	2b01      	cmp	r3, #1
 800280a:	d101      	bne.n	8002810 <HAL_TIM_ConfigClockSource+0x1c>
 800280c:	2302      	movs	r3, #2
 800280e:	e0b4      	b.n	800297a <HAL_TIM_ConfigClockSource+0x186>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2202      	movs	r2, #2
 800281c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800282e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002836:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	68ba      	ldr	r2, [r7, #8]
 800283e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002848:	d03e      	beq.n	80028c8 <HAL_TIM_ConfigClockSource+0xd4>
 800284a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800284e:	f200 8087 	bhi.w	8002960 <HAL_TIM_ConfigClockSource+0x16c>
 8002852:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002856:	f000 8086 	beq.w	8002966 <HAL_TIM_ConfigClockSource+0x172>
 800285a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800285e:	d87f      	bhi.n	8002960 <HAL_TIM_ConfigClockSource+0x16c>
 8002860:	2b70      	cmp	r3, #112	; 0x70
 8002862:	d01a      	beq.n	800289a <HAL_TIM_ConfigClockSource+0xa6>
 8002864:	2b70      	cmp	r3, #112	; 0x70
 8002866:	d87b      	bhi.n	8002960 <HAL_TIM_ConfigClockSource+0x16c>
 8002868:	2b60      	cmp	r3, #96	; 0x60
 800286a:	d050      	beq.n	800290e <HAL_TIM_ConfigClockSource+0x11a>
 800286c:	2b60      	cmp	r3, #96	; 0x60
 800286e:	d877      	bhi.n	8002960 <HAL_TIM_ConfigClockSource+0x16c>
 8002870:	2b50      	cmp	r3, #80	; 0x50
 8002872:	d03c      	beq.n	80028ee <HAL_TIM_ConfigClockSource+0xfa>
 8002874:	2b50      	cmp	r3, #80	; 0x50
 8002876:	d873      	bhi.n	8002960 <HAL_TIM_ConfigClockSource+0x16c>
 8002878:	2b40      	cmp	r3, #64	; 0x40
 800287a:	d058      	beq.n	800292e <HAL_TIM_ConfigClockSource+0x13a>
 800287c:	2b40      	cmp	r3, #64	; 0x40
 800287e:	d86f      	bhi.n	8002960 <HAL_TIM_ConfigClockSource+0x16c>
 8002880:	2b30      	cmp	r3, #48	; 0x30
 8002882:	d064      	beq.n	800294e <HAL_TIM_ConfigClockSource+0x15a>
 8002884:	2b30      	cmp	r3, #48	; 0x30
 8002886:	d86b      	bhi.n	8002960 <HAL_TIM_ConfigClockSource+0x16c>
 8002888:	2b20      	cmp	r3, #32
 800288a:	d060      	beq.n	800294e <HAL_TIM_ConfigClockSource+0x15a>
 800288c:	2b20      	cmp	r3, #32
 800288e:	d867      	bhi.n	8002960 <HAL_TIM_ConfigClockSource+0x16c>
 8002890:	2b00      	cmp	r3, #0
 8002892:	d05c      	beq.n	800294e <HAL_TIM_ConfigClockSource+0x15a>
 8002894:	2b10      	cmp	r3, #16
 8002896:	d05a      	beq.n	800294e <HAL_TIM_ConfigClockSource+0x15a>
 8002898:	e062      	b.n	8002960 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6818      	ldr	r0, [r3, #0]
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	6899      	ldr	r1, [r3, #8]
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	685a      	ldr	r2, [r3, #4]
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	68db      	ldr	r3, [r3, #12]
 80028aa:	f000 f96a 	bl	8002b82 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80028bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	68ba      	ldr	r2, [r7, #8]
 80028c4:	609a      	str	r2, [r3, #8]
      break;
 80028c6:	e04f      	b.n	8002968 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6818      	ldr	r0, [r3, #0]
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	6899      	ldr	r1, [r3, #8]
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685a      	ldr	r2, [r3, #4]
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	68db      	ldr	r3, [r3, #12]
 80028d8:	f000 f953 	bl	8002b82 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	689a      	ldr	r2, [r3, #8]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80028ea:	609a      	str	r2, [r3, #8]
      break;
 80028ec:	e03c      	b.n	8002968 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6818      	ldr	r0, [r3, #0]
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	6859      	ldr	r1, [r3, #4]
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	461a      	mov	r2, r3
 80028fc:	f000 f8ca 	bl	8002a94 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	2150      	movs	r1, #80	; 0x50
 8002906:	4618      	mov	r0, r3
 8002908:	f000 f921 	bl	8002b4e <TIM_ITRx_SetConfig>
      break;
 800290c:	e02c      	b.n	8002968 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6818      	ldr	r0, [r3, #0]
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	6859      	ldr	r1, [r3, #4]
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	461a      	mov	r2, r3
 800291c:	f000 f8e8 	bl	8002af0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2160      	movs	r1, #96	; 0x60
 8002926:	4618      	mov	r0, r3
 8002928:	f000 f911 	bl	8002b4e <TIM_ITRx_SetConfig>
      break;
 800292c:	e01c      	b.n	8002968 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6818      	ldr	r0, [r3, #0]
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	6859      	ldr	r1, [r3, #4]
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	461a      	mov	r2, r3
 800293c:	f000 f8aa 	bl	8002a94 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2140      	movs	r1, #64	; 0x40
 8002946:	4618      	mov	r0, r3
 8002948:	f000 f901 	bl	8002b4e <TIM_ITRx_SetConfig>
      break;
 800294c:	e00c      	b.n	8002968 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4619      	mov	r1, r3
 8002958:	4610      	mov	r0, r2
 800295a:	f000 f8f8 	bl	8002b4e <TIM_ITRx_SetConfig>
      break;
 800295e:	e003      	b.n	8002968 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	73fb      	strb	r3, [r7, #15]
      break;
 8002964:	e000      	b.n	8002968 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002966:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2201      	movs	r2, #1
 800296c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2200      	movs	r2, #0
 8002974:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002978:	7bfb      	ldrb	r3, [r7, #15]
}
 800297a:	4618      	mov	r0, r3
 800297c:	3710      	adds	r7, #16
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}

08002982 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002982:	b480      	push	{r7}
 8002984:	b083      	sub	sp, #12
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800298a:	bf00      	nop
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	bc80      	pop	{r7}
 8002992:	4770      	bx	lr

08002994 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bc80      	pop	{r7}
 80029a4:	4770      	bx	lr

080029a6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80029a6:	b480      	push	{r7}
 80029a8:	b083      	sub	sp, #12
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80029ae:	bf00      	nop
 80029b0:	370c      	adds	r7, #12
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bc80      	pop	{r7}
 80029b6:	4770      	bx	lr

080029b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80029c0:	bf00      	nop
 80029c2:	370c      	adds	r7, #12
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bc80      	pop	{r7}
 80029c8:	4770      	bx	lr
	...

080029cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
 80029d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	4a2b      	ldr	r2, [pc, #172]	; (8002a8c <TIM_Base_SetConfig+0xc0>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d007      	beq.n	80029f4 <TIM_Base_SetConfig+0x28>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029ea:	d003      	beq.n	80029f4 <TIM_Base_SetConfig+0x28>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	4a28      	ldr	r2, [pc, #160]	; (8002a90 <TIM_Base_SetConfig+0xc4>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d108      	bne.n	8002a06 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	68fa      	ldr	r2, [r7, #12]
 8002a02:	4313      	orrs	r3, r2
 8002a04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a20      	ldr	r2, [pc, #128]	; (8002a8c <TIM_Base_SetConfig+0xc0>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d007      	beq.n	8002a1e <TIM_Base_SetConfig+0x52>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a14:	d003      	beq.n	8002a1e <TIM_Base_SetConfig+0x52>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4a1d      	ldr	r2, [pc, #116]	; (8002a90 <TIM_Base_SetConfig+0xc4>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d108      	bne.n	8002a30 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	68db      	ldr	r3, [r3, #12]
 8002a2a:	68fa      	ldr	r2, [r7, #12]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	695b      	ldr	r3, [r3, #20]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	68fa      	ldr	r2, [r7, #12]
 8002a42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	689a      	ldr	r2, [r3, #8]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	4a0d      	ldr	r2, [pc, #52]	; (8002a8c <TIM_Base_SetConfig+0xc0>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d103      	bne.n	8002a64 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	691a      	ldr	r2, [r3, #16]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2201      	movs	r2, #1
 8002a68:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	691b      	ldr	r3, [r3, #16]
 8002a6e:	f003 0301 	and.w	r3, r3, #1
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d005      	beq.n	8002a82 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	691b      	ldr	r3, [r3, #16]
 8002a7a:	f023 0201 	bic.w	r2, r3, #1
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	611a      	str	r2, [r3, #16]
  }
}
 8002a82:	bf00      	nop
 8002a84:	3714      	adds	r7, #20
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bc80      	pop	{r7}
 8002a8a:	4770      	bx	lr
 8002a8c:	40012c00 	.word	0x40012c00
 8002a90:	40000400 	.word	0x40000400

08002a94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b087      	sub	sp, #28
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	60f8      	str	r0, [r7, #12]
 8002a9c:	60b9      	str	r1, [r7, #8]
 8002a9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	6a1b      	ldr	r3, [r3, #32]
 8002aa4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	6a1b      	ldr	r3, [r3, #32]
 8002aaa:	f023 0201 	bic.w	r2, r3, #1
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	699b      	ldr	r3, [r3, #24]
 8002ab6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002abe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	011b      	lsls	r3, r3, #4
 8002ac4:	693a      	ldr	r2, [r7, #16]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	f023 030a 	bic.w	r3, r3, #10
 8002ad0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002ad2:	697a      	ldr	r2, [r7, #20]
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	693a      	ldr	r2, [r7, #16]
 8002ade:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	697a      	ldr	r2, [r7, #20]
 8002ae4:	621a      	str	r2, [r3, #32]
}
 8002ae6:	bf00      	nop
 8002ae8:	371c      	adds	r7, #28
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bc80      	pop	{r7}
 8002aee:	4770      	bx	lr

08002af0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b087      	sub	sp, #28
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	60b9      	str	r1, [r7, #8]
 8002afa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	6a1b      	ldr	r3, [r3, #32]
 8002b00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	6a1b      	ldr	r3, [r3, #32]
 8002b06:	f023 0210 	bic.w	r2, r3, #16
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002b1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	031b      	lsls	r3, r3, #12
 8002b20:	693a      	ldr	r2, [r7, #16]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002b2c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	011b      	lsls	r3, r3, #4
 8002b32:	697a      	ldr	r2, [r7, #20]
 8002b34:	4313      	orrs	r3, r2
 8002b36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	693a      	ldr	r2, [r7, #16]
 8002b3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	697a      	ldr	r2, [r7, #20]
 8002b42:	621a      	str	r2, [r3, #32]
}
 8002b44:	bf00      	nop
 8002b46:	371c      	adds	r7, #28
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bc80      	pop	{r7}
 8002b4c:	4770      	bx	lr

08002b4e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002b4e:	b480      	push	{r7}
 8002b50:	b085      	sub	sp, #20
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
 8002b56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b66:	683a      	ldr	r2, [r7, #0]
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	f043 0307 	orr.w	r3, r3, #7
 8002b70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	68fa      	ldr	r2, [r7, #12]
 8002b76:	609a      	str	r2, [r3, #8]
}
 8002b78:	bf00      	nop
 8002b7a:	3714      	adds	r7, #20
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bc80      	pop	{r7}
 8002b80:	4770      	bx	lr

08002b82 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002b82:	b480      	push	{r7}
 8002b84:	b087      	sub	sp, #28
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	60f8      	str	r0, [r7, #12]
 8002b8a:	60b9      	str	r1, [r7, #8]
 8002b8c:	607a      	str	r2, [r7, #4]
 8002b8e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b9c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	021a      	lsls	r2, r3, #8
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	431a      	orrs	r2, r3
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	697a      	ldr	r2, [r7, #20]
 8002bac:	4313      	orrs	r3, r2
 8002bae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	697a      	ldr	r2, [r7, #20]
 8002bb4:	609a      	str	r2, [r3, #8]
}
 8002bb6:	bf00      	nop
 8002bb8:	371c      	adds	r7, #28
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bc80      	pop	{r7}
 8002bbe:	4770      	bx	lr

08002bc0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b085      	sub	sp, #20
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d101      	bne.n	8002bd8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002bd4:	2302      	movs	r3, #2
 8002bd6:	e041      	b.n	8002c5c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2202      	movs	r2, #2
 8002be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bfe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	68fa      	ldr	r2, [r7, #12]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	68fa      	ldr	r2, [r7, #12]
 8002c10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a14      	ldr	r2, [pc, #80]	; (8002c68 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d009      	beq.n	8002c30 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c24:	d004      	beq.n	8002c30 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a10      	ldr	r2, [pc, #64]	; (8002c6c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d10c      	bne.n	8002c4a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c36:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	68ba      	ldr	r2, [r7, #8]
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	68ba      	ldr	r2, [r7, #8]
 8002c48:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2200      	movs	r2, #0
 8002c56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c5a:	2300      	movs	r3, #0
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	3714      	adds	r7, #20
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bc80      	pop	{r7}
 8002c64:	4770      	bx	lr
 8002c66:	bf00      	nop
 8002c68:	40012c00 	.word	0x40012c00
 8002c6c:	40000400 	.word	0x40000400

08002c70 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c78:	bf00      	nop
 8002c7a:	370c      	adds	r7, #12
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bc80      	pop	{r7}
 8002c80:	4770      	bx	lr

08002c82 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c82:	b480      	push	{r7}
 8002c84:	b083      	sub	sp, #12
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c8a:	bf00      	nop
 8002c8c:	370c      	adds	r7, #12
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bc80      	pop	{r7}
 8002c92:	4770      	bx	lr

08002c94 <__libc_init_array>:
 8002c94:	b570      	push	{r4, r5, r6, lr}
 8002c96:	2600      	movs	r6, #0
 8002c98:	4d0c      	ldr	r5, [pc, #48]	; (8002ccc <__libc_init_array+0x38>)
 8002c9a:	4c0d      	ldr	r4, [pc, #52]	; (8002cd0 <__libc_init_array+0x3c>)
 8002c9c:	1b64      	subs	r4, r4, r5
 8002c9e:	10a4      	asrs	r4, r4, #2
 8002ca0:	42a6      	cmp	r6, r4
 8002ca2:	d109      	bne.n	8002cb8 <__libc_init_array+0x24>
 8002ca4:	f000 f822 	bl	8002cec <_init>
 8002ca8:	2600      	movs	r6, #0
 8002caa:	4d0a      	ldr	r5, [pc, #40]	; (8002cd4 <__libc_init_array+0x40>)
 8002cac:	4c0a      	ldr	r4, [pc, #40]	; (8002cd8 <__libc_init_array+0x44>)
 8002cae:	1b64      	subs	r4, r4, r5
 8002cb0:	10a4      	asrs	r4, r4, #2
 8002cb2:	42a6      	cmp	r6, r4
 8002cb4:	d105      	bne.n	8002cc2 <__libc_init_array+0x2e>
 8002cb6:	bd70      	pop	{r4, r5, r6, pc}
 8002cb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cbc:	4798      	blx	r3
 8002cbe:	3601      	adds	r6, #1
 8002cc0:	e7ee      	b.n	8002ca0 <__libc_init_array+0xc>
 8002cc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cc6:	4798      	blx	r3
 8002cc8:	3601      	adds	r6, #1
 8002cca:	e7f2      	b.n	8002cb2 <__libc_init_array+0x1e>
 8002ccc:	08002d28 	.word	0x08002d28
 8002cd0:	08002d28 	.word	0x08002d28
 8002cd4:	08002d28 	.word	0x08002d28
 8002cd8:	08002d2c 	.word	0x08002d2c

08002cdc <memset>:
 8002cdc:	4603      	mov	r3, r0
 8002cde:	4402      	add	r2, r0
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d100      	bne.n	8002ce6 <memset+0xa>
 8002ce4:	4770      	bx	lr
 8002ce6:	f803 1b01 	strb.w	r1, [r3], #1
 8002cea:	e7f9      	b.n	8002ce0 <memset+0x4>

08002cec <_init>:
 8002cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cee:	bf00      	nop
 8002cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cf2:	bc08      	pop	{r3}
 8002cf4:	469e      	mov	lr, r3
 8002cf6:	4770      	bx	lr

08002cf8 <_fini>:
 8002cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cfa:	bf00      	nop
 8002cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cfe:	bc08      	pop	{r3}
 8002d00:	469e      	mov	lr, r3
 8002d02:	4770      	bx	lr
