<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/8319F78A-DCBD-49F6-BE00-78E1CD75CDA9"><gtr:id>8319F78A-DCBD-49F6-BE00-78E1CD75CDA9</gtr:id><gtr:name>University of York</gtr:name><gtr:department>Electronics</gtr:department><gtr:address><gtr:line1>Heslington</gtr:line1><gtr:line4>York</gtr:line4><gtr:line5>North Yorkshire</gtr:line5><gtr:postCode>YO10 5DD</gtr:postCode><gtr:region>Yorkshire and The Humber</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/8319F78A-DCBD-49F6-BE00-78E1CD75CDA9"><gtr:id>8319F78A-DCBD-49F6-BE00-78E1CD75CDA9</gtr:id><gtr:name>University of York</gtr:name><gtr:address><gtr:line1>Heslington</gtr:line1><gtr:line4>York</gtr:line4><gtr:line5>North Yorkshire</gtr:line5><gtr:postCode>YO10 5DD</gtr:postCode><gtr:region>Yorkshire and The Humber</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/2B0974D0-478C-4255-80DF-7C804A3DDB27"><gtr:id>2B0974D0-478C-4255-80DF-7C804A3DDB27</gtr:id><gtr:name>Freescale Semiconductor Uk Ltd</gtr:name><gtr:address><gtr:line1>Freescale Semiconductor Uk Ltd</gtr:line1><gtr:line2>Colvilles Road</gtr:line2><gtr:line3>East Kilbride</gtr:line3><gtr:line4>Glasgow</gtr:line4><gtr:postCode>G75 0TG</gtr:postCode><gtr:region>Scotland</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/00B2DF94-00DD-4632-929C-904EB6A0634F"><gtr:id>00B2DF94-00DD-4632-929C-904EB6A0634F</gtr:id><gtr:name>Fujitsu</gtr:name><gtr:address><gtr:line1>22 Baker Street</gtr:line1><gtr:line4>London</gtr:line4><gtr:postCode>W1U 3BW</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/A9BBFEFC-1C2A-4907-BA7E-81B2EC1CA155"><gtr:id>A9BBFEFC-1C2A-4907-BA7E-81B2EC1CA155</gtr:id><gtr:name>Synopsys Inc.</gtr:name><gtr:address><gtr:line1>700 East Middlefield Road</gtr:line1><gtr:line2>Mountain View</gtr:line2><gtr:line3>CA 94034</gtr:line3><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/79B6B95F-9BBE-4721-941D-5E951F9C8551"><gtr:id>79B6B95F-9BBE-4721-941D-5E951F9C8551</gtr:id><gtr:name>Wolfson Microelectronics</gtr:name><gtr:address><gtr:line1>Westfield House</gtr:line1><gtr:line2>26 Westfield Road</gtr:line2><gtr:line4>Edinburgh</gtr:line4><gtr:postCode>EH11 2QB</gtr:postCode><gtr:region>Scotland</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/1850C875-CBFE-4487-AD7B-A5EA05A06BA3"><gtr:id>1850C875-CBFE-4487-AD7B-A5EA05A06BA3</gtr:id><gtr:name>ARM Ltd</gtr:name><gtr:address><gtr:line1>Central Building</gtr:line1><gtr:line2>110 Fulbourn Road</gtr:line2><gtr:line4>Cambridge</gtr:line4><gtr:postCode>CB1 9NJ</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/188EFFB9-1939-4C58-85ED-71566F010398"><gtr:id>188EFFB9-1939-4C58-85ED-71566F010398</gtr:id><gtr:firstName>Andy</gtr:firstName><gtr:surname>Tyrrell</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FE001610%2F1"><gtr:id>471E23E0-A91A-4242-9360-7BCBD8937D45</gtr:id><gtr:title>Meeting the design challenges of the nano-CMOS electronics</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/E001610/1</gtr:grantReference><gtr:abstractText>See Joint Proposal E241901</gtr:abstractText><gtr:fund><gtr:end>2010-09-30</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2006-10-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>289969</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>A number of conference and journal publications have results from the work undertaken on this project. Some follow-on funding was obtained to take some of the result of the project closer to commercialisation. Following on from this a University spin-out company was formed in 2012.</gtr:description><gtr:id>F64112E4-447C-4723-BD95-72203510A766</gtr:id><gtr:impactTypes><gtr:impactType>Economic</gtr:impactType></gtr:impactTypes><gtr:sector>Digital/Communication/Information Technologies (including Software),Education,Electronics</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>Using the developed simulation methodology and the database of compact device and circuit level compact models made available across the Grid infrastructure within this large multi-institutional project, we studied the impact of next generation technologies, and related parameter fluctuations, on the design of digital circuits. During the project we developed:
? Evolutionary techniques to be used within device models to alleviate parameter fluctuation problems.
? Showed how parameter variation datasets can be best used by evolutionary techniques to improve system performance.
? Illustrated how evolutionary techniques can be used to limit the effects of parameter variations.</gtr:description><gtr:exploitationPathways>The developments within this project showed that novel evolutionary methods can be used to give real and important improvements to microelectronics design, particularly when faced with variability. This has been exploited through a University spin-out company.</gtr:exploitationPathways><gtr:id>FB542ED4-CAA4-42A0-9F21-17CD2FFCF964</gtr:id><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software),Education,Electronics</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs><gtr:spinOutOutput><gtr:companyName>ngenics Global Ltd</gtr:companyName><gtr:description>EDA tools to perform optimisation of digital and analogue circuit designs.</gtr:description><gtr:id>C4E66A45-F6ED-457E-9EB2-74405FAD16A0</gtr:id><gtr:impact>The company has had a number of contacts to undertake cell optimisations for UK and Japanese companies.</gtr:impact><gtr:url>http://www.ngenics.co.uk</gtr:url><gtr:yearCompanyFormed>2012</gtr:yearCompanyFormed></gtr:spinOutOutput></gtr:spinOutOutputs></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/232F4A02-52CA-4B73-BF68-CCA9E16869AD"><gtr:id>232F4A02-52CA-4B73-BF68-CCA9E16869AD</gtr:id><gtr:title>Measuring the Performance and Intrinsic Variability of Evolved Circuits</gtr:title><gtr:parentPublicationTitle>9th International Conference on Evolvable Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/7b90820f6377e652cb3b35a418b1d5c4"><gtr:id>7b90820f6377e652cb3b35a418b1d5c4</gtr:id><gtr:otherNames>Andrew Martin Tyrrell (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/3BC31CB3-A501-4398-9F9C-74574246F105"><gtr:id>3BC31CB3-A501-4398-9F9C-74574246F105</gtr:id><gtr:title>Optimisation of Variability Tolerant Logic Cells using Multiple Voltage Supplies</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/7b90820f6377e652cb3b35a418b1d5c4"><gtr:id>7b90820f6377e652cb3b35a418b1d5c4</gtr:id><gtr:otherNames>Andrew Martin Tyrrell (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/C44DD059-DEE1-4B0E-8B4B-B2759BF21204"><gtr:id>C44DD059-DEE1-4B0E-8B4B-B2759BF21204</gtr:id><gtr:title>Optimizing electronic standard cell libraries for variability tolerance through the nano-CMOS grid.</gtr:title><gtr:parentPublicationTitle>Philosophical transactions. Series A, Mathematical, physical, and engineering sciences</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/191489dc6bbd83835665b20955d875a3"><gtr:id>191489dc6bbd83835665b20955d875a3</gtr:id><gtr:otherNames>Walker JA</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:issn>1364-503X</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/4293CAA9-15A3-4BD8-8FE4-9D19FE358BDF"><gtr:id>4293CAA9-15A3-4BD8-8FE4-9D19FE358BDF</gtr:id><gtr:title>Use of a multi-objective fitness function to improve cartesian genetic programming circuits</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/6c1cef8940986fb7aec45403ef87d46e"><gtr:id>6c1cef8940986fb7aec45403ef87d46e</gtr:id><gtr:otherNames>Hilder J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978-1-4244-5887-5</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/4F2B560B-BA6C-4E6C-A4F4-71D5BFEF00AE"><gtr:id>4F2B560B-BA6C-4E6C-A4F4-71D5BFEF00AE</gtr:id><gtr:title>Towards Evolving Industry-feasible Intrinsic Variability Tolerant CMOS Designs</gtr:title><gtr:parentPublicationTitle>2009 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-5</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/7b90820f6377e652cb3b35a418b1d5c4"><gtr:id>7b90820f6377e652cb3b35a418b1d5c4</gtr:id><gtr:otherNames>Andrew Martin Tyrrell (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/6AE2A184-E424-48E9-B1F7-AF74E4C1F22D"><gtr:id>6AE2A184-E424-48E9-B1F7-AF74E4C1F22D</gtr:id><gtr:title>The evolution of standard cell libraries for future technology nodes</gtr:title><gtr:parentPublicationTitle>Genetic Programming and Evolvable Machines</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/5a3aabcaa9fd883d77d7401fb9ae5630"><gtr:id>5a3aabcaa9fd883d77d7401fb9ae5630</gtr:id><gtr:otherNames>Walker J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/13F789B9-DEE4-4257-8835-9482F8177F36"><gtr:id>13F789B9-DEE4-4257-8835-9482F8177F36</gtr:id><gtr:title>Evolving Variability-Tolerant CMOS Designs</gtr:title><gtr:parentPublicationTitle>8th International Conference on Evolvable Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/7b90820f6377e652cb3b35a418b1d5c4"><gtr:id>7b90820f6377e652cb3b35a418b1d5c4</gtr:id><gtr:otherNames>Andrew Martin Tyrrell (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/724279D6-F598-44A3-A1AC-A2B053EA560D"><gtr:id>724279D6-F598-44A3-A1AC-A2B053EA560D</gtr:id><gtr:title>Optimising Variability Tolerant Standard Cell Libraries</gtr:title><gtr:parentPublicationTitle>2009 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-5</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/7b90820f6377e652cb3b35a418b1d5c4"><gtr:id>7b90820f6377e652cb3b35a418b1d5c4</gtr:id><gtr:otherNames>Andrew Martin Tyrrell (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/65051499-E425-481E-AEDA-E8063E7CBCBA"><gtr:id>65051499-E425-481E-AEDA-E8063E7CBCBA</gtr:id><gtr:title>Use of a Multi-Objective Fitness Function to Improve Cartesian Genetic Programming Circuits</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/7b90820f6377e652cb3b35a418b1d5c4"><gtr:id>7b90820f6377e652cb3b35a418b1d5c4</gtr:id><gtr:otherNames>Andrew Martin Tyrrell (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/A02D325F-7409-434A-A88C-5006A8A36BE1"><gtr:id>A02D325F-7409-434A-A88C-5006A8A36BE1</gtr:id><gtr:title>Optimising variability tolerant standard cell libraries</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/6c1cef8940986fb7aec45403ef87d46e"><gtr:id>6c1cef8940986fb7aec45403ef87d46e</gtr:id><gtr:otherNames>Hilder J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-1-4244-2958-5</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/4EE3397C-6B9D-4D6D-A0F9-5B29F6295885"><gtr:id>4EE3397C-6B9D-4D6D-A0F9-5B29F6295885</gtr:id><gtr:title>The Evolution of Standard Cell Libraries for Future Technology Nodes</gtr:title><gtr:parentPublicationTitle>Journal of Genetic Programming and Evolvable Machine</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/7b90820f6377e652cb3b35a418b1d5c4"><gtr:id>7b90820f6377e652cb3b35a418b1d5c4</gtr:id><gtr:otherNames>Andrew Martin Tyrrell (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/4649229B-02FA-4492-8F9E-505B60BCAB92"><gtr:id>4649229B-02FA-4492-8F9E-505B60BCAB92</gtr:id><gtr:title>Towards evolving industry-feasible intrinsic variability tolerant CMOS designs</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/5a3aabcaa9fd883d77d7401fb9ae5630"><gtr:id>5a3aabcaa9fd883d77d7401fb9ae5630</gtr:id><gtr:otherNames>Walker J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-1-4244-2958-5</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/94731666-6CDC-4ABC-889A-105E13148A7C"><gtr:id>94731666-6CDC-4ABC-889A-105E13148A7C</gtr:id><gtr:title>Designing Variability Tolerant Logic using Evolutionary Algorithms</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/7b90820f6377e652cb3b35a418b1d5c4"><gtr:id>7b90820f6377e652cb3b35a418b1d5c4</gtr:id><gtr:otherNames>Andrew Martin Tyrrell (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/E001610/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>67935C1F-34EE-43B3-9BBC-F5A8E0FB2365</gtr:id><gtr:percentage>35</gtr:percentage><gtr:text>Electronic Devices &amp; Subsys.</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>0A982A4A-12CF-4734-AFCA-A5DC61F667F3</gtr:id><gtr:percentage>25</gtr:percentage><gtr:text>Information &amp; Knowledge Mgmt</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>1E31C833-3A35-4F54-A499-31D0C245B5D5</gtr:id><gtr:percentage>40</gtr:percentage><gtr:text>System on Chip</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>