INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/project_4/project_4.srcs/sources_1/new/pwm_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pwm_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/project_4/project_4.srcs/sources_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testbench'
