--
-- VHDL Architecture Cursor.PWM_Generator.struct
--
-- Created:
--          by - Julie.UNKNOWN (LAPTOP-J400VU4F)
--          at - 09:53:36 07.12.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;

LIBRARY Cursor;
LIBRARY sequential;

ARCHITECTURE struct OF PWM_Generator IS

    -- Architecture declarations

    -- Internal signal declarations
    SIGNAL pwm_sig1 : std_ulogic;
    SIGNAL val_cont : unsigned(9 DOWNTO 0);


    -- Component Declarations
    COMPONENT Compteur_10Bits
    PORT (
        clock    : IN     std_uLogic ;
        reset    : IN     std_ulogic ;
        val_cont : OUT    unsigned (9 DOWNTO 0)
    );
    END COMPONENT;
    COMPONENT comparateur_consi_cptr
    PORT (
        consigne_vitesse : IN     unsigned (9 DOWNTO 0);
        val_cont         : IN     unsigned (9 DOWNTO 0);
        pwm_sig          : OUT    std_ulogic 
    );
    END COMPONENT;
    COMPONENT DFF
    GENERIC (
        delay : time := gateDelay
    );
    PORT (
        CLK : IN     std_uLogic ;
        CLR : IN     std_uLogic ;
        D   : IN     std_uLogic ;
        Q   : OUT    std_uLogic 
    );
    END COMPONENT;

    -- Optional embedded configurations
    -- pragma synthesis_off
    FOR ALL : Compteur_10Bits USE ENTITY Cursor.Compteur_10Bits;
    FOR ALL : DFF USE ENTITY sequential.DFF;
    FOR ALL : comparateur_consi_cptr USE ENTITY Cursor.comparateur_consi_cptr;
    -- pragma synthesis_on


BEGIN

    -- Instance port mappings.
    U_0 : Compteur_10Bits
        PORT MAP (
            clock    => clock,
            reset    => reset,
            val_cont => val_cont
        );
    U_1 : comparateur_consi_cptr
        PORT MAP (
            consigne_vitesse => val_cont,
            val_cont         => consigne_vitesse,
            pwm_sig          => pwm_sig1
        );
    U_2 : DFF
        GENERIC MAP (
            delay => gateDelay
        )
        PORT MAP (
            CLK => clock,
            CLR => reset,
            D   => pwm_sig1,
            Q   => pwm_sig
        );

END struct;
