<%- include('partials/header') %>

<h2>Status Update</h2>
<% try{ %> 
<% hall.forEach(function(user){ %>
<h4 style="color: red"><%= user %></h4>
<% }); %> 
<% }catch(err){ %>
  <h5 style="color: red;">No updates available</h5>
<% } %>
<br />

<h1>Lecture Hall 3 status</h1>
<table class="table-1">
  <tr>
    <th>Day/Time</th>
    <th>9:00-10:00</th>
    <th>10:00-11:00</th>
    <th>11:00-12:00</th>
    <th>12:00-01:00</th>
    <th>1:00-2:00</th>
    <th>2:00-3:00</th>
    <th>3:00-4:00</th>
    <th>4:00-5:00</th>
    <th>5:00-6:00</th>
    <th>6:00-7:00</th>
  </tr>
  <tr>
    <th>MONDAY</th>
    <td>Satellite Communication (ECE)</td>
    <td>Embedded Electronics & Microcontroller (ECE)</td>
    <td>Antenna & Wave Propagation (ECE)</td>
    <td>Environmental Studies (CSE)</td>
    <td>LUNCH TIME</td>
    <td>Digital Signal Processing (ECE)</td>
    <td>Operating System(CSE)</td>
    <td>Intro to Logic (CSE)</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <th>TUESDAY</th>
    <td>Antenna & Wave Propagation (ECE)</td>
    <td>OOPS (CSE)</td>
    <td>Operating Systems (CSE)</td>
    <td>Environmental Studies (CSE)</td>
    <td>LUNCH TIME</td>
    <td>Digital Signal Processing (ECE)</td>
    <td>System Design using Verilog (ECE)</td>
    <td>Intro to Logic (CSE)</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <th>WEDNESDAY</th>
    <td>OOPS (CSE)</td>
    <td>System Design using Verilog (ECE)</td>
    <td>Control System (ECE)</td>
    <td>Embedded Electronics & Microcontroller (ECE)</td>
    <td>LUNCH TIME</td>
    <td>COA (CSE)</td>
    <td>TOC (CSE)</td>
    <td>Intro to Logic (CSE)</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <th>THURSDAY</th>
    <td>COA (CSE)</td>
    <td>OOPS (CSE)</td>
    <td>Operating Systems (CSE)</td>
    <td>Environmental Studies (CSE)</td>
    <td>LUNCH TIME</td>
    <td>TOC (CSE)</td>
    <td>Control System (ECE)</td>
    <td>Satellite Communication (ECE)</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <th>FRIDAY</th>
    <td></td>
    <td>Antenna & Wave Propagation (ECE)</td>
    <td>Embedded Electronics & Microcontroller (ECE)</td>
    <td>System Design using Verilog (ECE)</td>
    <td>LUNCH TIME</td>
    <td>Satellite Communication (ECE)</td>
    <td>Digital Signal Processing (ECE)</td>
    <td>Control System (ECE)</td>
    <td></td>
    <td></td>
  </tr>
</table>
