{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 26 20:34:01 2008 " "Info: Processing started: Fri Dec 26 20:34:01 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dlock -c dlock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dlock -c dlock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dlock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dlock-behave " "Info: Found design unit 1: dlock-behave" {  } { { "dlock.vhd" "" { Text "E:/dlock/dlock.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 dlock " "Info: Found entity 1: dlock" {  } { { "dlock.vhd" "" { Text "E:/dlock/dlock.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dl_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dl_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dl_control-behave " "Info: Found design unit 1: dl_control-behave" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 dl_control " "Info: Found entity 1: dl_control" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dl_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dl_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dl_counter-behave " "Info: Found design unit 1: dl_counter-behave" {  } { { "dl_counter.vhd" "" { Text "E:/dlock/dl_counter.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 dl_counter " "Info: Found entity 1: dl_counter" {  } { { "dl_counter.vhd" "" { Text "E:/dlock/dl_counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dl_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dl_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dl_reg-behave " "Info: Found design unit 1: dl_reg-behave" {  } { { "dl_reg.vhd" "" { Text "E:/dlock/dl_reg.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 dl_reg " "Info: Found entity 1: dl_reg" {  } { { "dl_reg.vhd" "" { Text "E:/dlock/dl_reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dl_cmp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dl_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dl_cmp-behave " "Info: Found design unit 1: dl_cmp-behave" {  } { { "dl_cmp.vhd" "" { Text "E:/dlock/dl_cmp.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 dl_cmp " "Info: Found entity 1: dl_cmp" {  } { { "dl_cmp.vhd" "" { Text "E:/dlock/dl_cmp.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dl_coder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dl_coder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dl_coder-behave " "Info: Found design unit 1: dl_coder-behave" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 dl_coder " "Info: Found entity 1: dl_coder" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dl_conuter2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dl_conuter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dl_counter2-behave " "Info: Found design unit 1: dl_counter2-behave" {  } { { "dl_conuter2.vhd" "" { Text "E:/dlock/dl_conuter2.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 dl_counter2 " "Info: Found entity 1: dl_counter2" {  } { { "dl_conuter2.vhd" "" { Text "E:/dlock/dl_conuter2.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "dlock " "Info: Elaborating entity \"dlock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dl_control dl_control:CONTROL " "Info: Elaborating entity \"dl_control\" for hierarchy \"dl_control:CONTROL\"" {  } { { "dlock.vhd" "CONTROL" { Text "E:/dlock/dlock.vhd" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dl_counter dl_counter:CONUTER " "Info: Elaborating entity \"dl_counter\" for hierarchy \"dl_counter:CONUTER\"" {  } { { "dlock.vhd" "CONUTER" { Text "E:/dlock/dlock.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dl_counter2 dl_counter2:COUNTER2 " "Info: Elaborating entity \"dl_counter2\" for hierarchy \"dl_counter2:COUNTER2\"" {  } { { "dlock.vhd" "COUNTER2" { Text "E:/dlock/dlock.vhd" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dl_reg dl_reg:REG " "Info: Elaborating entity \"dl_reg\" for hierarchy \"dl_reg:REG\"" {  } { { "dlock.vhd" "REG" { Text "E:/dlock/dlock.vhd" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dl_cmp dl_cmp:COMPARATOR " "Info: Elaborating entity \"dl_cmp\" for hierarchy \"dl_cmp:COMPARATOR\"" {  } { { "dlock.vhd" "COMPARATOR" { Text "E:/dlock/dlock.vhd" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dl_coder dl_coder:CODER " "Info: Elaborating entity \"dl_coder\" for hierarchy \"dl_coder:CODER\"" {  } { { "dlock.vhd" "CODER" { Text "E:/dlock/dlock.vhd" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|dlock\|dl_control:CONTROL\|state 7 " "Info: State machine \"\|dlock\|dl_control:CONTROL\|state\" contains 7 states" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 31 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|dlock\|dl_control:CONTROL\|state " "Info: Selected Auto state machine encoding method for state machine \"\|dlock\|dl_control:CONTROL\|state\"" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 31 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|dlock\|dl_control:CONTROL\|state " "Info: Encoding result for state machine \"\|dlock\|dl_control:CONTROL\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "7 " "Info: Completed encoding using 7 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "dl_control:CONTROL\|state.ps_change " "Info: Encoded state bit \"dl_control:CONTROL\|state.ps_change\"" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 31 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "dl_control:CONTROL\|state.alarm " "Info: Encoded state bit \"dl_control:CONTROL\|state.alarm\"" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 31 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "dl_control:CONTROL\|state.ps_wrong " "Info: Encoded state bit \"dl_control:CONTROL\|state.ps_wrong\"" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 31 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "dl_control:CONTROL\|state.ps_right " "Info: Encoded state bit \"dl_control:CONTROL\|state.ps_right\"" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 31 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "dl_control:CONTROL\|state.ps_input " "Info: Encoded state bit \"dl_control:CONTROL\|state.ps_input\"" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 31 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "dl_control:CONTROL\|state.inlock " "Info: Encoded state bit \"dl_control:CONTROL\|state.inlock\"" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 31 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "dl_control:CONTROL\|state.outlock " "Info: Encoded state bit \"dl_control:CONTROL\|state.outlock\"" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 31 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dlock\|dl_control:CONTROL\|state.outlock 0000000 " "Info: State \"\|dlock\|dl_control:CONTROL\|state.outlock\" uses code string \"0000000\"" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 31 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dlock\|dl_control:CONTROL\|state.inlock 0000011 " "Info: State \"\|dlock\|dl_control:CONTROL\|state.inlock\" uses code string \"0000011\"" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 31 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dlock\|dl_control:CONTROL\|state.ps_input 0000101 " "Info: State \"\|dlock\|dl_control:CONTROL\|state.ps_input\" uses code string \"0000101\"" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 31 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dlock\|dl_control:CONTROL\|state.ps_right 0001001 " "Info: State \"\|dlock\|dl_control:CONTROL\|state.ps_right\" uses code string \"0001001\"" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 31 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dlock\|dl_control:CONTROL\|state.ps_wrong 0010001 " "Info: State \"\|dlock\|dl_control:CONTROL\|state.ps_wrong\" uses code string \"0010001\"" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 31 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dlock\|dl_control:CONTROL\|state.alarm 0100001 " "Info: State \"\|dlock\|dl_control:CONTROL\|state.alarm\" uses code string \"0100001\"" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 31 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dlock\|dl_control:CONTROL\|state.ps_change 1000001 " "Info: State \"\|dlock\|dl_control:CONTROL\|state.ps_change\" uses code string \"1000001\"" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 31 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 31 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Info: Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Info: Implemented 103 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Allocated 161 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 26 20:34:05 2008 " "Info: Processing ended: Fri Dec 26 20:34:05 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
