ARM GAS  C:\Users\GKQ\AppData\Local\Temp\ccOL70ii.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	NMI_Handler:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_it.c"
   1:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_it.c **** /**
   3:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   5:Core/Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_it.c ****   * @attention
   8:Core/Src/stm32f1xx_it.c ****   *
   9:Core/Src/stm32f1xx_it.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/stm32f1xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f1xx_it.c ****   *
  12:Core/Src/stm32f1xx_it.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/stm32f1xx_it.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/stm32f1xx_it.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/stm32f1xx_it.c ****   *                             www.st.com/SLA0044
  16:Core/Src/stm32f1xx_it.c ****   *
  17:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_it.c ****   */
  19:Core/Src/stm32f1xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_it.c **** 
  21:Core/Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_it.c **** #include "main.h"
  23:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  24:Core/Src/stm32f1xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32f1xx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_it.c **** 
  28:Core/Src/stm32f1xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_it.c **** 
  31:Core/Src/stm32f1xx_it.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_it.c **** 
ARM GAS  C:\Users\GKQ\AppData\Local\Temp\ccOL70ii.s 			page 2


  33:Core/Src/stm32f1xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32f1xx_it.c **** 
  36:Core/Src/stm32f1xx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32f1xx_it.c **** 
  38:Core/Src/stm32f1xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32f1xx_it.c **** 
  41:Core/Src/stm32f1xx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32f1xx_it.c **** 
  43:Core/Src/stm32f1xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_it.c **** 
  46:Core/Src/stm32f1xx_it.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_it.c **** 
  48:Core/Src/stm32f1xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_it.c **** 
  51:Core/Src/stm32f1xx_it.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_it.c **** 
  53:Core/Src/stm32f1xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  55:Core/Src/stm32f1xx_it.c **** 
  56:Core/Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  57:Core/Src/stm32f1xx_it.c **** 
  58:Core/Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Core/Src/stm32f1xx_it.c **** 
  60:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN EV */
  61:Core/Src/stm32f1xx_it.c **** 
  62:Core/Src/stm32f1xx_it.c **** /* USER CODE END EV */
  63:Core/Src/stm32f1xx_it.c **** 
  64:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  65:Core/Src/stm32f1xx_it.c **** /*           Cortex-M3 Processor Interruption and Exception Handlers          */
  66:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  67:Core/Src/stm32f1xx_it.c **** /**
  68:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Non maskable interrupt.
  69:Core/Src/stm32f1xx_it.c ****   */
  70:Core/Src/stm32f1xx_it.c **** void NMI_Handler(void)
  71:Core/Src/stm32f1xx_it.c **** {
  27              		.loc 1 71 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  72:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  73:Core/Src/stm32f1xx_it.c **** 
  74:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  75:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  76:Core/Src/stm32f1xx_it.c **** 
  77:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  78:Core/Src/stm32f1xx_it.c **** }
  32              		.loc 1 78 1 view .LVU1
  33 0000 7047     		bx	lr
  34              		.cfi_endproc
  35              	.LFE65:
  37              		.section	.text.MemManage_Handler,"ax",%progbits
  38              		.align	1
ARM GAS  C:\Users\GKQ\AppData\Local\Temp\ccOL70ii.s 			page 3


  39              		.global	MemManage_Handler
  40              		.syntax unified
  41              		.thumb
  42              		.thumb_func
  43              		.fpu softvfp
  45              	MemManage_Handler:
  46              	.LFB66:
  79:Core/Src/stm32f1xx_it.c **** 
  80:Core/Src/stm32f1xx_it.c **** /**
  81:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Memory management fault.
  82:Core/Src/stm32f1xx_it.c ****   */
  83:Core/Src/stm32f1xx_it.c **** void MemManage_Handler(void)
  84:Core/Src/stm32f1xx_it.c **** {
  47              		.loc 1 84 1 view -0
  48              		.cfi_startproc
  49              		@ Volatile: function does not return.
  50              		@ args = 0, pretend = 0, frame = 0
  51              		@ frame_needed = 0, uses_anonymous_args = 0
  52              		@ link register save eliminated.
  53              	.L3:
  85:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  86:Core/Src/stm32f1xx_it.c **** 
  87:Core/Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
  88:Core/Src/stm32f1xx_it.c ****   while (1)
  54              		.loc 1 88 3 discriminator 1 view .LVU3
  89:Core/Src/stm32f1xx_it.c ****   {
  90:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
  91:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
  92:Core/Src/stm32f1xx_it.c ****   }
  55              		.loc 1 92 3 discriminator 1 view .LVU4
  88:Core/Src/stm32f1xx_it.c ****   {
  56              		.loc 1 88 9 discriminator 1 view .LVU5
  57 0000 FEE7     		b	.L3
  58              		.cfi_endproc
  59              	.LFE66:
  61              		.section	.text.BusFault_Handler,"ax",%progbits
  62              		.align	1
  63              		.global	BusFault_Handler
  64              		.syntax unified
  65              		.thumb
  66              		.thumb_func
  67              		.fpu softvfp
  69              	BusFault_Handler:
  70              	.LFB67:
  93:Core/Src/stm32f1xx_it.c **** }
  94:Core/Src/stm32f1xx_it.c **** 
  95:Core/Src/stm32f1xx_it.c **** /**
  96:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
  97:Core/Src/stm32f1xx_it.c ****   */
  98:Core/Src/stm32f1xx_it.c **** void BusFault_Handler(void)
  99:Core/Src/stm32f1xx_it.c **** {
  71              		.loc 1 99 1 view -0
  72              		.cfi_startproc
  73              		@ Volatile: function does not return.
  74              		@ args = 0, pretend = 0, frame = 0
  75              		@ frame_needed = 0, uses_anonymous_args = 0
  76              		@ link register save eliminated.
ARM GAS  C:\Users\GKQ\AppData\Local\Temp\ccOL70ii.s 			page 4


  77              	.L5:
 100:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 101:Core/Src/stm32f1xx_it.c **** 
 102:Core/Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 103:Core/Src/stm32f1xx_it.c ****   while (1)
  78              		.loc 1 103 3 discriminator 1 view .LVU7
 104:Core/Src/stm32f1xx_it.c ****   {
 105:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 106:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 107:Core/Src/stm32f1xx_it.c ****   }
  79              		.loc 1 107 3 discriminator 1 view .LVU8
 103:Core/Src/stm32f1xx_it.c ****   {
  80              		.loc 1 103 9 discriminator 1 view .LVU9
  81 0000 FEE7     		b	.L5
  82              		.cfi_endproc
  83              	.LFE67:
  85              		.section	.text.UsageFault_Handler,"ax",%progbits
  86              		.align	1
  87              		.global	UsageFault_Handler
  88              		.syntax unified
  89              		.thumb
  90              		.thumb_func
  91              		.fpu softvfp
  93              	UsageFault_Handler:
  94              	.LFB68:
 108:Core/Src/stm32f1xx_it.c **** }
 109:Core/Src/stm32f1xx_it.c **** 
 110:Core/Src/stm32f1xx_it.c **** /**
 111:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 112:Core/Src/stm32f1xx_it.c ****   */
 113:Core/Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 114:Core/Src/stm32f1xx_it.c **** {
  95              		.loc 1 114 1 view -0
  96              		.cfi_startproc
  97              		@ Volatile: function does not return.
  98              		@ args = 0, pretend = 0, frame = 0
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100              		@ link register save eliminated.
 101              	.L7:
 115:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 116:Core/Src/stm32f1xx_it.c **** 
 117:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 118:Core/Src/stm32f1xx_it.c ****   while (1)
 102              		.loc 1 118 3 discriminator 1 view .LVU11
 119:Core/Src/stm32f1xx_it.c ****   {
 120:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 121:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 122:Core/Src/stm32f1xx_it.c ****   }
 103              		.loc 1 122 3 discriminator 1 view .LVU12
 118:Core/Src/stm32f1xx_it.c ****   {
 104              		.loc 1 118 9 discriminator 1 view .LVU13
 105 0000 FEE7     		b	.L7
 106              		.cfi_endproc
 107              	.LFE68:
 109              		.section	.text.DebugMon_Handler,"ax",%progbits
 110              		.align	1
 111              		.global	DebugMon_Handler
ARM GAS  C:\Users\GKQ\AppData\Local\Temp\ccOL70ii.s 			page 5


 112              		.syntax unified
 113              		.thumb
 114              		.thumb_func
 115              		.fpu softvfp
 117              	DebugMon_Handler:
 118              	.LFB69:
 123:Core/Src/stm32f1xx_it.c **** }
 124:Core/Src/stm32f1xx_it.c **** 
 125:Core/Src/stm32f1xx_it.c **** /**
 126:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Debug monitor.
 127:Core/Src/stm32f1xx_it.c ****   */
 128:Core/Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 129:Core/Src/stm32f1xx_it.c **** {
 119              		.loc 1 129 1 view -0
 120              		.cfi_startproc
 121              		@ args = 0, pretend = 0, frame = 0
 122              		@ frame_needed = 0, uses_anonymous_args = 0
 123              		@ link register save eliminated.
 130:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 131:Core/Src/stm32f1xx_it.c **** 
 132:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 133:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 134:Core/Src/stm32f1xx_it.c **** 
 135:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 136:Core/Src/stm32f1xx_it.c **** }
 124              		.loc 1 136 1 view .LVU15
 125 0000 7047     		bx	lr
 126              		.cfi_endproc
 127              	.LFE69:
 129              		.text
 130              	.Letext0:
 131              		.file 2 "d:\\work_project\\9 2019-q4-major\\arm-none-eabi\\include\\machine\\_default_types.h"
 132              		.file 3 "d:\\work_project\\9 2019-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 133              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 134              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 135              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  C:\Users\GKQ\AppData\Local\Temp\ccOL70ii.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_it.c
C:\Users\GKQ\AppData\Local\Temp\ccOL70ii.s:16     .text.NMI_Handler:00000000 $t
C:\Users\GKQ\AppData\Local\Temp\ccOL70ii.s:24     .text.NMI_Handler:00000000 NMI_Handler
C:\Users\GKQ\AppData\Local\Temp\ccOL70ii.s:38     .text.MemManage_Handler:00000000 $t
C:\Users\GKQ\AppData\Local\Temp\ccOL70ii.s:45     .text.MemManage_Handler:00000000 MemManage_Handler
C:\Users\GKQ\AppData\Local\Temp\ccOL70ii.s:62     .text.BusFault_Handler:00000000 $t
C:\Users\GKQ\AppData\Local\Temp\ccOL70ii.s:69     .text.BusFault_Handler:00000000 BusFault_Handler
C:\Users\GKQ\AppData\Local\Temp\ccOL70ii.s:86     .text.UsageFault_Handler:00000000 $t
C:\Users\GKQ\AppData\Local\Temp\ccOL70ii.s:93     .text.UsageFault_Handler:00000000 UsageFault_Handler
C:\Users\GKQ\AppData\Local\Temp\ccOL70ii.s:110    .text.DebugMon_Handler:00000000 $t
C:\Users\GKQ\AppData\Local\Temp\ccOL70ii.s:117    .text.DebugMon_Handler:00000000 DebugMon_Handler

NO UNDEFINED SYMBOLS
