###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       144937   # Number of WRITE/WRITEP commands
num_reads_done                 =       727650   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       551400   # Number of read row buffer hits
num_read_cmds                  =       727649   # Number of READ/READP commands
num_writes_done                =       144945   # Number of read requests issued
num_write_row_hits             =       101864   # Number of write row buffer hits
num_act_cmds                   =       220401   # Number of ACT commands
num_pre_cmds                   =       220372   # Number of PRE commands
num_ondemand_pres              =       197504   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9318794   # Cyles of rank active rank.0
rank_active_cycles.1           =      9055919   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       681206   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       944081   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       821163   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11585   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9450   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3527   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          766   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          911   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1279   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1071   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1101   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1862   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19880   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =          138   # Write cmd latency (cycles)
write_latency[40-59]           =          173   # Write cmd latency (cycles)
write_latency[60-79]           =          331   # Write cmd latency (cycles)
write_latency[80-99]           =          767   # Write cmd latency (cycles)
write_latency[100-119]         =         1500   # Write cmd latency (cycles)
write_latency[120-139]         =         2812   # Write cmd latency (cycles)
write_latency[140-159]         =         3933   # Write cmd latency (cycles)
write_latency[160-179]         =         5275   # Write cmd latency (cycles)
write_latency[180-199]         =         5791   # Write cmd latency (cycles)
write_latency[200-]            =       124213   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       261072   # Read request latency (cycles)
read_latency[40-59]            =        82681   # Read request latency (cycles)
read_latency[60-79]            =       102415   # Read request latency (cycles)
read_latency[80-99]            =        48511   # Read request latency (cycles)
read_latency[100-119]          =        35473   # Read request latency (cycles)
read_latency[120-139]          =        28436   # Read request latency (cycles)
read_latency[140-159]          =        19034   # Read request latency (cycles)
read_latency[160-179]          =        14630   # Read request latency (cycles)
read_latency[180-199]          =        11801   # Read request latency (cycles)
read_latency[200-]             =       123596   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.23526e+08   # Write energy
read_energy                    =  2.93388e+09   # Read energy
act_energy                     =  6.03017e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.26979e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.53159e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81493e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65089e+09   # Active standby energy rank.1
average_read_latency           =      135.521   # Average read request latency (cycles)
average_interarrival           =      11.4599   # Average request interarrival latency (cycles)
total_energy                   =   1.7211e+10   # Total energy (pJ)
average_power                  =       1721.1   # Average power (mW)
average_bandwidth              =      7.44614   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       142066   # Number of WRITE/WRITEP commands
num_reads_done                 =       767071   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       575328   # Number of read row buffer hits
num_read_cmds                  =       767070   # Number of READ/READP commands
num_writes_done                =       142067   # Number of read requests issued
num_write_row_hits             =        96475   # Number of write row buffer hits
num_act_cmds                   =       238458   # Number of ACT commands
num_pre_cmds                   =       238426   # Number of PRE commands
num_ondemand_pres              =       215035   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9216216   # Cyles of rank active rank.0
rank_active_cycles.1           =      9180316   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       783784   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       819684   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       858183   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11384   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9870   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2890   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          773   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          843   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1320   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1083   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1095   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2037   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19660   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =          132   # Write cmd latency (cycles)
write_latency[40-59]           =          116   # Write cmd latency (cycles)
write_latency[60-79]           =          243   # Write cmd latency (cycles)
write_latency[80-99]           =          511   # Write cmd latency (cycles)
write_latency[100-119]         =         1049   # Write cmd latency (cycles)
write_latency[120-139]         =         1997   # Write cmd latency (cycles)
write_latency[140-159]         =         3028   # Write cmd latency (cycles)
write_latency[160-179]         =         4048   # Write cmd latency (cycles)
write_latency[180-199]         =         5005   # Write cmd latency (cycles)
write_latency[200-]            =       125932   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       261934   # Read request latency (cycles)
read_latency[40-59]            =        86647   # Read request latency (cycles)
read_latency[60-79]            =       107913   # Read request latency (cycles)
read_latency[80-99]            =        53835   # Read request latency (cycles)
read_latency[100-119]          =        39163   # Read request latency (cycles)
read_latency[120-139]          =        31623   # Read request latency (cycles)
read_latency[140-159]          =        21607   # Read request latency (cycles)
read_latency[160-179]          =        16684   # Read request latency (cycles)
read_latency[180-199]          =        13344   # Read request latency (cycles)
read_latency[200-]             =       134320   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.09193e+08   # Write energy
read_energy                    =  3.09283e+09   # Read energy
act_energy                     =  6.52421e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.76216e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.93448e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.75092e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72852e+09   # Active standby energy rank.1
average_read_latency           =      141.126   # Average read request latency (cycles)
average_interarrival           =      10.9993   # Average request interarrival latency (cycles)
total_energy                   =  1.74082e+10   # Total energy (pJ)
average_power                  =      1740.82   # Average power (mW)
average_bandwidth              =      7.75798   # Average bandwidth
