
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//slabtop_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010d8 <.init>:
  4010d8:	stp	x29, x30, [sp, #-16]!
  4010dc:	mov	x29, sp
  4010e0:	bl	401400 <ferror@plt+0x60>
  4010e4:	ldp	x29, x30, [sp], #16
  4010e8:	ret

Disassembly of section .plt:

00000000004010f0 <_exit@plt-0x20>:
  4010f0:	stp	x16, x30, [sp, #-16]!
  4010f4:	adrp	x16, 415000 <ferror@plt+0x13c60>
  4010f8:	ldr	x17, [x16, #4088]
  4010fc:	add	x16, x16, #0xff8
  401100:	br	x17
  401104:	nop
  401108:	nop
  40110c:	nop

0000000000401110 <_exit@plt>:
  401110:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401114:	ldr	x17, [x16]
  401118:	add	x16, x16, #0x0
  40111c:	br	x17

0000000000401120 <fputs@plt>:
  401120:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401124:	ldr	x17, [x16, #8]
  401128:	add	x16, x16, #0x8
  40112c:	br	x17

0000000000401130 <exit@plt>:
  401130:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401134:	ldr	x17, [x16, #16]
  401138:	add	x16, x16, #0x10
  40113c:	br	x17

0000000000401140 <error@plt>:
  401140:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401144:	ldr	x17, [x16, #24]
  401148:	add	x16, x16, #0x18
  40114c:	br	x17

0000000000401150 <strtod@plt>:
  401150:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401154:	ldr	x17, [x16, #32]
  401158:	add	x16, x16, #0x20
  40115c:	br	x17

0000000000401160 <wattr_on@plt>:
  401160:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401164:	ldr	x17, [x16, #40]
  401168:	add	x16, x16, #0x28
  40116c:	br	x17

0000000000401170 <__cxa_atexit@plt>:
  401170:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401174:	ldr	x17, [x16, #48]
  401178:	add	x16, x16, #0x30
  40117c:	br	x17

0000000000401180 <__fpending@plt>:
  401180:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401184:	ldr	x17, [x16, #56]
  401188:	add	x16, x16, #0x38
  40118c:	br	x17

0000000000401190 <put_slabinfo@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401194:	ldr	x17, [x16, #64]
  401198:	add	x16, x16, #0x40
  40119c:	br	x17

00000000004011a0 <tcgetattr@plt>:
  4011a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011a4:	ldr	x17, [x16, #72]
  4011a8:	add	x16, x16, #0x48
  4011ac:	br	x17

00000000004011b0 <signal@plt>:
  4011b0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011b4:	ldr	x17, [x16, #80]
  4011b8:	add	x16, x16, #0x50
  4011bc:	br	x17

00000000004011c0 <fclose@plt>:
  4011c0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011c4:	ldr	x17, [x16, #88]
  4011c8:	add	x16, x16, #0x58
  4011cc:	br	x17

00000000004011d0 <wrefresh@plt>:
  4011d0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011d4:	ldr	x17, [x16, #96]
  4011d8:	add	x16, x16, #0x60
  4011dc:	br	x17

00000000004011e0 <initscr@plt>:
  4011e0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011e4:	ldr	x17, [x16, #104]
  4011e8:	add	x16, x16, #0x68
  4011ec:	br	x17

00000000004011f0 <bindtextdomain@plt>:
  4011f0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011f4:	ldr	x17, [x16, #112]
  4011f8:	add	x16, x16, #0x70
  4011fc:	br	x17

0000000000401200 <__libc_start_main@plt>:
  401200:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401204:	ldr	x17, [x16, #120]
  401208:	add	x16, x16, #0x78
  40120c:	br	x17

0000000000401210 <wattr_off@plt>:
  401210:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401214:	ldr	x17, [x16, #128]
  401218:	add	x16, x16, #0x80
  40121c:	br	x17

0000000000401220 <__ctype_toupper_loc@plt>:
  401220:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401224:	ldr	x17, [x16, #136]
  401228:	add	x16, x16, #0x88
  40122c:	br	x17

0000000000401230 <__gmon_start__@plt>:
  401230:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401234:	ldr	x17, [x16, #144]
  401238:	add	x16, x16, #0x90
  40123c:	br	x17

0000000000401240 <abort@plt>:
  401240:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401244:	ldr	x17, [x16, #152]
  401248:	add	x16, x16, #0x98
  40124c:	br	x17

0000000000401250 <printw@plt>:
  401250:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401254:	ldr	x17, [x16, #160]
  401258:	add	x16, x16, #0xa0
  40125c:	br	x17

0000000000401260 <textdomain@plt>:
  401260:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401264:	ldr	x17, [x16, #168]
  401268:	add	x16, x16, #0xa8
  40126c:	br	x17

0000000000401270 <getopt_long@plt>:
  401270:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401274:	ldr	x17, [x16, #176]
  401278:	add	x16, x16, #0xb0
  40127c:	br	x17

0000000000401280 <strcmp@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401284:	ldr	x17, [x16, #184]
  401288:	add	x16, x16, #0xb8
  40128c:	br	x17

0000000000401290 <__ctype_b_loc@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401294:	ldr	x17, [x16, #192]
  401298:	add	x16, x16, #0xc0
  40129c:	br	x17

00000000004012a0 <strtol@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012a4:	ldr	x17, [x16, #200]
  4012a8:	add	x16, x16, #0xc8
  4012ac:	br	x17

00000000004012b0 <get_slabinfo@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012b4:	ldr	x17, [x16, #208]
  4012b8:	add	x16, x16, #0xd0
  4012bc:	br	x17

00000000004012c0 <free_slabinfo@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012c4:	ldr	x17, [x16, #216]
  4012c8:	add	x16, x16, #0xd8
  4012cc:	br	x17

00000000004012d0 <endwin@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012d4:	ldr	x17, [x16, #224]
  4012d8:	add	x16, x16, #0xe0
  4012dc:	br	x17

00000000004012e0 <read@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012e4:	ldr	x17, [x16, #232]
  4012e8:	add	x16, x16, #0xe8
  4012ec:	br	x17

00000000004012f0 <tcsetattr@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012f4:	ldr	x17, [x16, #240]
  4012f8:	add	x16, x16, #0xf0
  4012fc:	br	x17

0000000000401300 <isatty@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401304:	ldr	x17, [x16, #248]
  401308:	add	x16, x16, #0xf8
  40130c:	br	x17

0000000000401310 <select@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401314:	ldr	x17, [x16, #256]
  401318:	add	x16, x16, #0x100
  40131c:	br	x17

0000000000401320 <dcgettext@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401324:	ldr	x17, [x16, #264]
  401328:	add	x16, x16, #0x108
  40132c:	br	x17

0000000000401330 <wmove@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401334:	ldr	x17, [x16, #272]
  401338:	add	x16, x16, #0x110
  40133c:	br	x17

0000000000401340 <printf@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401344:	ldr	x17, [x16, #280]
  401348:	add	x16, x16, #0x118
  40134c:	br	x17

0000000000401350 <__errno_location@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401354:	ldr	x17, [x16, #288]
  401358:	add	x16, x16, #0x120
  40135c:	br	x17

0000000000401360 <fprintf@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401364:	ldr	x17, [x16, #296]
  401368:	add	x16, x16, #0x128
  40136c:	br	x17

0000000000401370 <resizeterm@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401374:	ldr	x17, [x16, #304]
  401378:	add	x16, x16, #0x130
  40137c:	br	x17

0000000000401380 <ioctl@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401384:	ldr	x17, [x16, #312]
  401388:	add	x16, x16, #0x138
  40138c:	br	x17

0000000000401390 <setlocale@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401394:	ldr	x17, [x16, #320]
  401398:	add	x16, x16, #0x140
  40139c:	br	x17

00000000004013a0 <ferror@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4013a4:	ldr	x17, [x16, #328]
  4013a8:	add	x16, x16, #0x148
  4013ac:	br	x17

Disassembly of section .text:

00000000004013b0 <.text>:
  4013b0:	mov	x29, #0x0                   	// #0
  4013b4:	mov	x30, #0x0                   	// #0
  4013b8:	mov	x5, x0
  4013bc:	ldr	x1, [sp]
  4013c0:	add	x2, sp, #0x8
  4013c4:	mov	x6, sp
  4013c8:	movz	x0, #0x0, lsl #48
  4013cc:	movk	x0, #0x0, lsl #32
  4013d0:	movk	x0, #0x40, lsl #16
  4013d4:	movk	x0, #0x14dc
  4013d8:	movz	x3, #0x0, lsl #48
  4013dc:	movk	x3, #0x0, lsl #32
  4013e0:	movk	x3, #0x40, lsl #16
  4013e4:	movk	x3, #0x4c38
  4013e8:	movz	x4, #0x0, lsl #48
  4013ec:	movk	x4, #0x0, lsl #32
  4013f0:	movk	x4, #0x40, lsl #16
  4013f4:	movk	x4, #0x4cb8
  4013f8:	bl	401200 <__libc_start_main@plt>
  4013fc:	bl	401240 <abort@plt>
  401400:	adrp	x0, 415000 <ferror@plt+0x13c60>
  401404:	ldr	x0, [x0, #4064]
  401408:	cbz	x0, 401410 <ferror@plt+0x70>
  40140c:	b	401230 <__gmon_start__@plt>
  401410:	ret
  401414:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401418:	add	x1, x0, #0x168
  40141c:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401420:	add	x0, x0, #0x168
  401424:	cmp	x1, x0
  401428:	b.eq	401454 <ferror@plt+0xb4>  // b.none
  40142c:	sub	sp, sp, #0x10
  401430:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401434:	ldr	x1, [x1, #3304]
  401438:	str	x1, [sp, #8]
  40143c:	cbz	x1, 40144c <ferror@plt+0xac>
  401440:	mov	x16, x1
  401444:	add	sp, sp, #0x10
  401448:	br	x16
  40144c:	add	sp, sp, #0x10
  401450:	ret
  401454:	ret
  401458:	adrp	x0, 416000 <ferror@plt+0x14c60>
  40145c:	add	x1, x0, #0x168
  401460:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401464:	add	x0, x0, #0x168
  401468:	sub	x1, x1, x0
  40146c:	mov	x2, #0x2                   	// #2
  401470:	asr	x1, x1, #3
  401474:	sdiv	x1, x1, x2
  401478:	cbz	x1, 4014a4 <ferror@plt+0x104>
  40147c:	sub	sp, sp, #0x10
  401480:	adrp	x2, 404000 <ferror@plt+0x2c60>
  401484:	ldr	x2, [x2, #3312]
  401488:	str	x2, [sp, #8]
  40148c:	cbz	x2, 40149c <ferror@plt+0xfc>
  401490:	mov	x16, x2
  401494:	add	sp, sp, #0x10
  401498:	br	x16
  40149c:	add	sp, sp, #0x10
  4014a0:	ret
  4014a4:	ret
  4014a8:	stp	x29, x30, [sp, #-32]!
  4014ac:	mov	x29, sp
  4014b0:	str	x19, [sp, #16]
  4014b4:	adrp	x19, 416000 <ferror@plt+0x14c60>
  4014b8:	ldrb	w0, [x19, #408]
  4014bc:	cbnz	w0, 4014cc <ferror@plt+0x12c>
  4014c0:	bl	401414 <ferror@plt+0x74>
  4014c4:	mov	w0, #0x1                   	// #1
  4014c8:	strb	w0, [x19, #408]
  4014cc:	ldr	x19, [sp, #16]
  4014d0:	ldp	x29, x30, [sp], #32
  4014d4:	ret
  4014d8:	b	401458 <ferror@plt+0xb8>
  4014dc:	sub	sp, sp, #0x1d0
  4014e0:	stp	x20, x19, [sp, #448]
  4014e4:	adrp	x20, 416000 <ferror@plt+0x14c60>
  4014e8:	ldr	x8, [x20, #400]
  4014ec:	stp	x29, x30, [sp, #368]
  4014f0:	add	x29, sp, #0x130
  4014f4:	mov	x19, x1
  4014f8:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4014fc:	stp	x26, x25, [sp, #400]
  401500:	mov	w26, w0
  401504:	sub	x25, x29, #0x60
  401508:	adrp	x9, 416000 <ferror@plt+0x14c60>
  40150c:	add	x1, x1, #0xf11
  401510:	mov	w0, #0x6                   	// #6
  401514:	str	d14, [sp, #304]
  401518:	stp	d13, d12, [sp, #320]
  40151c:	stp	d11, d10, [sp, #336]
  401520:	stp	d9, d8, [sp, #352]
  401524:	stp	x28, x27, [sp, #384]
  401528:	stp	x24, x23, [sp, #416]
  40152c:	stp	x22, x21, [sp, #432]
  401530:	str	xzr, [x25, #72]
  401534:	str	x8, [x9, #360]
  401538:	bl	401390 <setlocale@plt>
  40153c:	adrp	x21, 404000 <ferror@plt+0x2c60>
  401540:	add	x21, x21, #0xdff
  401544:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401548:	add	x1, x1, #0xe09
  40154c:	mov	x0, x21
  401550:	bl	4011f0 <bindtextdomain@plt>
  401554:	mov	x0, x21
  401558:	bl	401260 <textdomain@plt>
  40155c:	adrp	x0, 402000 <ferror@plt+0xc60>
  401560:	add	x0, x0, #0x5b8
  401564:	bl	404cc0 <ferror@plt+0x3920>
  401568:	adrp	x9, 401000 <_exit@plt-0x110>
  40156c:	adrp	x21, 404000 <ferror@plt+0x2c60>
  401570:	adrp	x22, 404000 <ferror@plt+0x2c60>
  401574:	adrp	x23, 404000 <ferror@plt+0x2c60>
  401578:	adrp	x24, 404000 <ferror@plt+0x2c60>
  40157c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401580:	add	x9, x9, #0xd14
  401584:	add	x21, x21, #0xe1b
  401588:	add	x22, x22, #0xd28
  40158c:	adrp	x27, 416000 <ferror@plt+0x14c60>
  401590:	add	x23, x23, #0xe23
  401594:	mov	w28, #0x1                   	// #1
  401598:	add	x24, x24, #0xcf8
  40159c:	str	x9, [x8, #416]
  4015a0:	mov	w0, w26
  4015a4:	mov	x1, x19
  4015a8:	mov	x2, x21
  4015ac:	mov	x3, x22
  4015b0:	mov	x4, xzr
  4015b4:	bl	401270 <getopt_long@plt>
  4015b8:	cmp	w0, #0x67
  4015bc:	b.gt	40163c <ferror@plt+0x29c>
  4015c0:	cmn	w0, #0x1
  4015c4:	b.eq	401700 <ferror@plt+0x360>  // b.none
  4015c8:	cmp	w0, #0x56
  4015cc:	b.eq	401c9c <ferror@plt+0x8fc>  // b.none
  4015d0:	cmp	w0, #0x64
  4015d4:	b.ne	401d08 <ferror@plt+0x968>  // b.any
  4015d8:	bl	401350 <__errno_location@plt>
  4015dc:	str	wzr, [x0]
  4015e0:	ldr	x25, [x27, #376]
  4015e4:	mov	w2, #0x5                   	// #5
  4015e8:	mov	x0, xzr
  4015ec:	mov	x1, x23
  4015f0:	bl	401320 <dcgettext@plt>
  4015f4:	mov	x1, x0
  4015f8:	mov	x0, x25
  4015fc:	bl	4021d0 <ferror@plt+0xe30>
  401600:	cmp	x0, #0x0
  401604:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401608:	sub	x25, x29, #0x60
  40160c:	str	x0, [x8, #352]
  401610:	b.gt	4015a0 <ferror@plt+0x200>
  401614:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401618:	mov	w2, #0x5                   	// #5
  40161c:	mov	x0, xzr
  401620:	add	x1, x1, #0xe31
  401624:	bl	401320 <dcgettext@plt>
  401628:	mov	x2, x0
  40162c:	mov	w0, #0x1                   	// #1
  401630:	mov	w1, wzr
  401634:	bl	401140 <error@plt>
  401638:	b	4015a0 <ferror@plt+0x200>
  40163c:	cmp	w0, #0x6f
  401640:	b.eq	401684 <ferror@plt+0x2e4>  // b.none
  401644:	cmp	w0, #0x73
  401648:	b.ne	401cf4 <ferror@plt+0x954>  // b.any
  40164c:	ldr	x8, [x27, #376]
  401650:	ldrb	w8, [x8]
  401654:	sub	w8, w8, #0x61
  401658:	cmp	w8, #0x15
  40165c:	b.hi	401678 <ferror@plt+0x2d8>  // b.pmore
  401660:	adr	x9, 401678 <ferror@plt+0x2d8>
  401664:	ldrb	w10, [x24, x8]
  401668:	add	x9, x9, x10, lsl #2
  40166c:	adrp	x8, 402000 <ferror@plt+0xc60>
  401670:	add	x8, x8, #0x118
  401674:	br	x9
  401678:	adrp	x8, 401000 <_exit@plt-0x110>
  40167c:	add	x8, x8, #0xd14
  401680:	b	4016f4 <ferror@plt+0x354>
  401684:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401688:	strb	w28, [x8, #424]
  40168c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401690:	str	xzr, [x8, #352]
  401694:	b	4015a0 <ferror@plt+0x200>
  401698:	adrp	x8, 402000 <ferror@plt+0xc60>
  40169c:	add	x8, x8, #0x130
  4016a0:	b	4016f4 <ferror@plt+0x354>
  4016a4:	adrp	x8, 402000 <ferror@plt+0xc60>
  4016a8:	add	x8, x8, #0x180
  4016ac:	b	4016f4 <ferror@plt+0x354>
  4016b0:	adrp	x8, 402000 <ferror@plt+0xc60>
  4016b4:	add	x8, x8, #0x158
  4016b8:	b	4016f4 <ferror@plt+0x354>
  4016bc:	adrp	x8, 402000 <ferror@plt+0xc60>
  4016c0:	add	x8, x8, #0x1a8
  4016c4:	b	4016f4 <ferror@plt+0x354>
  4016c8:	adrp	x8, 402000 <ferror@plt+0xc60>
  4016cc:	add	x8, x8, #0x16c
  4016d0:	b	4016f4 <ferror@plt+0x354>
  4016d4:	adrp	x8, 402000 <ferror@plt+0xc60>
  4016d8:	add	x8, x8, #0x144
  4016dc:	b	4016f4 <ferror@plt+0x354>
  4016e0:	adrp	x8, 402000 <ferror@plt+0xc60>
  4016e4:	add	x8, x8, #0x1bc
  4016e8:	b	4016f4 <ferror@plt+0x354>
  4016ec:	adrp	x8, 402000 <ferror@plt+0xc60>
  4016f0:	add	x8, x8, #0x194
  4016f4:	adrp	x9, 416000 <ferror@plt+0x14c60>
  4016f8:	str	x8, [x9, #416]
  4016fc:	b	4015a0 <ferror@plt+0x200>
  401700:	mov	w0, wzr
  401704:	bl	401300 <isatty@plt>
  401708:	str	w0, [sp, #52]
  40170c:	cbz	w0, 401754 <ferror@plt+0x3b4>
  401710:	adrp	x1, 416000 <ferror@plt+0x14c60>
  401714:	add	x1, x1, #0x1ac
  401718:	mov	w0, wzr
  40171c:	bl	4011a0 <tcgetattr@plt>
  401720:	cmn	w0, #0x1
  401724:	b.ne	401754 <ferror@plt+0x3b4>  // b.any
  401728:	bl	401350 <__errno_location@plt>
  40172c:	ldr	w19, [x0]
  401730:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401734:	add	x1, x1, #0xe6d
  401738:	mov	w2, #0x5                   	// #5
  40173c:	mov	x0, xzr
  401740:	bl	401320 <dcgettext@plt>
  401744:	mov	x2, x0
  401748:	mov	w0, wzr
  40174c:	mov	w1, w19
  401750:	bl	401140 <error@plt>
  401754:	adrp	x23, 416000 <ferror@plt+0x14c60>
  401758:	ldrh	w8, [x23, #488]
  40175c:	mov	w0, wzr
  401760:	str	w8, [sp, #68]
  401764:	bl	401fb0 <ferror@plt+0xc10>
  401768:	adrp	x20, 416000 <ferror@plt+0x14c60>
  40176c:	ldrb	w8, [x20, #424]
  401770:	adrp	x22, 416000 <ferror@plt+0x14c60>
  401774:	tbnz	w8, #0, 40179c <ferror@plt+0x3fc>
  401778:	bl	4011e0 <initscr@plt>
  40177c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401780:	ldrh	w0, [x23, #488]
  401784:	ldrh	w1, [x8, #492]
  401788:	bl	401370 <resizeterm@plt>
  40178c:	adrp	x1, 401000 <_exit@plt-0x110>
  401790:	add	x1, x1, #0xfb0
  401794:	mov	w0, #0x1c                  	// #28
  401798:	bl	4011b0 <signal@plt>
  40179c:	adrp	x1, 402000 <ferror@plt+0xc60>
  4017a0:	add	x1, x1, #0x1c
  4017a4:	mov	w0, #0x2                   	// #2
  4017a8:	bl	4011b0 <signal@plt>
  4017ac:	add	x8, sp, #0x50
  4017b0:	adrp	x24, 416000 <ferror@plt+0x14c60>
  4017b4:	add	x8, x8, #0x8
  4017b8:	str	wzr, [sp, #72]
  4017bc:	str	x8, [sp, #56]
  4017c0:	movi	v0.2d, #0x0
  4017c4:	sub	x0, x29, #0x18
  4017c8:	sub	x1, x29, #0x50
  4017cc:	stp	q0, q0, [x25, #16]
  4017d0:	str	q0, [x25, #48]
  4017d4:	str	xzr, [x25, #64]
  4017d8:	bl	4012b0 <get_slabinfo@plt>
  4017dc:	cbz	w0, 4017f4 <ferror@plt+0x454>
  4017e0:	mov	w8, #0x1                   	// #1
  4017e4:	mov	w21, wzr
  4017e8:	str	xzr, [x25, #72]
  4017ec:	str	w8, [sp, #72]
  4017f0:	b	401c54 <ferror@plt+0x8b4>
  4017f4:	ldrb	w8, [x20, #424]
  4017f8:	tbnz	w8, #0, 401820 <ferror@plt+0x480>
  4017fc:	ldrh	w0, [x23, #488]
  401800:	ldr	w8, [sp, #68]
  401804:	cmp	w0, w8, uxth
  401808:	b.eq	401820 <ferror@plt+0x480>  // b.none
  40180c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401810:	ldrh	w1, [x8, #492]
  401814:	bl	401370 <resizeterm@plt>
  401818:	ldrh	w8, [x23, #488]
  40181c:	str	w8, [sp, #68]
  401820:	ldr	x0, [x24, #392]
  401824:	mov	w1, wzr
  401828:	mov	w2, wzr
  40182c:	bl	401330 <wmove@plt>
  401830:	ldrb	w19, [x20, #424]
  401834:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401838:	mov	w2, #0x5                   	// #5
  40183c:	mov	x0, xzr
  401840:	add	x1, x1, #0xf12
  401844:	bl	401320 <dcgettext@plt>
  401848:	ldp	w23, w22, [x29, #-64]
  40184c:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  401850:	fmov	d12, x8
  401854:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401858:	ucvtf	d0, w22
  40185c:	str	x0, [x29, #8]
  401860:	fmul	d0, d0, d12
  401864:	ucvtf	d1, w23
  401868:	mov	w2, #0x5                   	// #5
  40186c:	mov	x0, xzr
  401870:	add	x1, x1, #0xf32
  401874:	fdiv	d8, d0, d1
  401878:	bl	401320 <dcgettext@plt>
  40187c:	ldp	w26, w25, [x29, #-52]
  401880:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401884:	mov	x24, x0
  401888:	mov	w2, #0x5                   	// #5
  40188c:	ucvtf	d0, w25
  401890:	fmul	d0, d0, d12
  401894:	ucvtf	d1, w26
  401898:	mov	x0, xzr
  40189c:	add	x1, x1, #0xf50
  4018a0:	fdiv	d9, d0, d1
  4018a4:	bl	401320 <dcgettext@plt>
  4018a8:	ldp	w21, w20, [x29, #-44]
  4018ac:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4018b0:	mov	x27, x0
  4018b4:	mov	w2, #0x5                   	// #5
  4018b8:	ucvtf	d0, w20
  4018bc:	fmul	d0, d0, d12
  4018c0:	ucvtf	d1, w21
  4018c4:	mov	x0, xzr
  4018c8:	add	x1, x1, #0xf6f
  4018cc:	fdiv	d10, d0, d1
  4018d0:	bl	401320 <dcgettext@plt>
  4018d4:	sub	x8, x29, #0x60
  4018d8:	ldp	d1, d0, [x8, #16]
  4018dc:	mov	x8, #0x3f50000000000000    	// #4562146422526312448
  4018e0:	fmov	d14, x8
  4018e4:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4018e8:	ucvtf	d0, d0
  4018ec:	mov	x28, x0
  4018f0:	ucvtf	d1, d1
  4018f4:	fmul	d13, d0, d14
  4018f8:	fmul	d0, d0, d12
  4018fc:	mov	w2, #0x5                   	// #5
  401900:	mov	x0, xzr
  401904:	add	x1, x1, #0xf8c
  401908:	fmul	d11, d1, d14
  40190c:	fdiv	d12, d0, d1
  401910:	bl	401320 <dcgettext@plt>
  401914:	ldp	s1, s0, [x29, #-36]
  401918:	ldur	s2, [x29, #-28]
  40191c:	cmp	w19, #0x1
  401920:	ucvtf	d0, d0
  401924:	ucvtf	d1, d1
  401928:	ucvtf	d2, d2
  40192c:	fmul	d6, d0, d14
  401930:	fmul	d7, d1, d14
  401934:	fmul	d0, d2, d14
  401938:	b.ne	401990 <ferror@plt+0x5f0>  // b.any
  40193c:	ldr	x1, [x29, #8]
  401940:	stp	x28, x0, [sp, #16]
  401944:	adrp	x0, 404000 <ferror@plt+0x2c60>
  401948:	str	d0, [sp, #32]
  40194c:	add	x0, x0, #0xe88
  401950:	mov	w2, w22
  401954:	mov	w3, w23
  401958:	mov	v0.16b, v8.16b
  40195c:	mov	x4, x24
  401960:	mov	w5, w25
  401964:	mov	w6, w26
  401968:	mov	v1.16b, v9.16b
  40196c:	mov	x7, x27
  401970:	mov	v2.16b, v10.16b
  401974:	mov	v3.16b, v13.16b
  401978:	mov	v4.16b, v11.16b
  40197c:	mov	v5.16b, v12.16b
  401980:	str	w21, [sp, #8]
  401984:	str	w20, [sp]
  401988:	bl	401340 <printf@plt>
  40198c:	b	4019e0 <ferror@plt+0x640>
  401990:	ldr	x1, [x29, #8]
  401994:	stp	x28, x0, [sp, #16]
  401998:	adrp	x0, 404000 <ferror@plt+0x2c60>
  40199c:	str	d0, [sp, #32]
  4019a0:	add	x0, x0, #0xe88
  4019a4:	mov	w2, w22
  4019a8:	mov	w3, w23
  4019ac:	mov	v0.16b, v8.16b
  4019b0:	mov	x4, x24
  4019b4:	mov	w5, w25
  4019b8:	mov	w6, w26
  4019bc:	mov	v1.16b, v9.16b
  4019c0:	mov	x7, x27
  4019c4:	mov	v2.16b, v10.16b
  4019c8:	mov	v3.16b, v13.16b
  4019cc:	mov	v4.16b, v11.16b
  4019d0:	mov	v5.16b, v12.16b
  4019d4:	str	w21, [sp, #8]
  4019d8:	str	w20, [sp]
  4019dc:	bl	401250 <printw@plt>
  4019e0:	sub	x25, x29, #0x60
  4019e4:	ldr	x0, [x25, #72]
  4019e8:	bl	402028 <ferror@plt+0xc88>
  4019ec:	adrp	x24, 416000 <ferror@plt+0x14c60>
  4019f0:	ldr	x8, [x24, #392]
  4019f4:	str	x0, [x25, #72]
  4019f8:	mov	w1, #0x40000               	// #262144
  4019fc:	mov	x2, xzr
  401a00:	mov	x0, x8
  401a04:	bl	401160 <wattr_on@plt>
  401a08:	adrp	x20, 416000 <ferror@plt+0x14c60>
  401a0c:	ldrb	w19, [x20, #424]
  401a10:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401a14:	mov	w2, #0x5                   	// #5
  401a18:	mov	x0, xzr
  401a1c:	add	x1, x1, #0xfb6
  401a20:	bl	401320 <dcgettext@plt>
  401a24:	mov	x1, x0
  401a28:	adrp	x27, 404000 <ferror@plt+0x2c60>
  401a2c:	adrp	x0, 404000 <ferror@plt+0x2c60>
  401a30:	cmp	w19, #0x1
  401a34:	adrp	x22, 416000 <ferror@plt+0x14c60>
  401a38:	adrp	x23, 416000 <ferror@plt+0x14c60>
  401a3c:	mov	x26, #0x3f50000000000000    	// #4562146422526312448
  401a40:	add	x27, x27, #0xff2
  401a44:	add	x0, x0, #0xfaf
  401a48:	b.ne	401a54 <ferror@plt+0x6b4>  // b.any
  401a4c:	bl	401340 <printf@plt>
  401a50:	b	401a58 <ferror@plt+0x6b8>
  401a54:	bl	401250 <printw@plt>
  401a58:	ldr	x0, [x24, #392]
  401a5c:	mov	w1, #0x40000               	// #262144
  401a60:	mov	x2, xzr
  401a64:	bl	401210 <wattr_off@plt>
  401a68:	ldr	x21, [x25, #72]
  401a6c:	cbz	x21, 401ae8 <ferror@plt+0x748>
  401a70:	ldrh	w8, [x23, #488]
  401a74:	cmp	w8, #0x9
  401a78:	b.cc	401ae8 <ferror@plt+0x748>  // b.lo, b.ul, b.last
  401a7c:	mov	w19, #0x1                   	// #1
  401a80:	ldr	s0, [x21, #160]
  401a84:	ldrb	w8, [x20, #424]
  401a88:	ldr	x9, [x21, #144]
  401a8c:	ldp	w1, w2, [x21, #152]
  401a90:	ldr	w3, [x21, #180]
  401a94:	ldr	w4, [x21, #172]
  401a98:	ldr	w5, [x21, #164]
  401a9c:	fmov	d1, x26
  401aa0:	ucvtf	d0, d0
  401aa4:	cmp	w8, #0x1
  401aa8:	fmul	d0, d0, d1
  401aac:	lsr	x6, x9, #10
  401ab0:	mov	x0, x27
  401ab4:	mov	x7, x21
  401ab8:	b.ne	401ac4 <ferror@plt+0x724>  // b.any
  401abc:	bl	401340 <printf@plt>
  401ac0:	b	401ac8 <ferror@plt+0x728>
  401ac4:	bl	401250 <printw@plt>
  401ac8:	ldr	x21, [x21, #136]
  401acc:	cbz	x21, 401ae4 <ferror@plt+0x744>
  401ad0:	ldrh	w8, [x23, #488]
  401ad4:	sub	w8, w8, #0x8
  401ad8:	cmp	w19, w8
  401adc:	add	w19, w19, #0x1
  401ae0:	b.lt	401a80 <ferror@plt+0x6e0>  // b.tstop
  401ae4:	ldr	x21, [x25, #72]
  401ae8:	mov	x0, x21
  401aec:	bl	401190 <put_slabinfo@plt>
  401af0:	ldrb	w8, [x20, #424]
  401af4:	tbnz	w8, #0, 401c50 <ferror@plt+0x8b0>
  401af8:	ldr	x0, [x24, #392]
  401afc:	bl	4011d0 <wrefresh@plt>
  401b00:	ldr	x9, [sp, #56]
  401b04:	ldr	x8, [x22, #352]
  401b08:	movi	v0.2d, #0x0
  401b0c:	mov	w21, #0x1                   	// #1
  401b10:	add	x1, sp, #0x50
  401b14:	sub	x4, x29, #0x60
  401b18:	mov	w0, #0x1                   	// #1
  401b1c:	mov	x2, xzr
  401b20:	mov	x3, xzr
  401b24:	stp	q0, q0, [x9]
  401b28:	stp	q0, q0, [x9, #32]
  401b2c:	stp	q0, q0, [x9, #64]
  401b30:	str	q0, [x9, #96]
  401b34:	str	xzr, [x9, #112]
  401b38:	str	x21, [sp, #80]
  401b3c:	stp	x8, xzr, [x25]
  401b40:	bl	401310 <select@plt>
  401b44:	cmp	w0, #0x1
  401b48:	b.lt	401c54 <ferror@plt+0x8b4>  // b.tstop
  401b4c:	add	x1, sp, #0x4c
  401b50:	mov	w2, #0x1                   	// #1
  401b54:	mov	w0, wzr
  401b58:	bl	4012e0 <read@plt>
  401b5c:	cmp	x0, #0x1
  401b60:	b.ne	401bb0 <ferror@plt+0x810>  // b.any
  401b64:	ldrb	w19, [sp, #76]
  401b68:	bl	401220 <__ctype_toupper_loc@plt>
  401b6c:	ldr	x8, [x0]
  401b70:	lsl	x9, x19, #2
  401b74:	mov	w21, #0x1                   	// #1
  401b78:	ldrb	w8, [x8, x9]
  401b7c:	sub	w8, w8, #0x41
  401b80:	cmp	w8, #0x15
  401b84:	b.hi	401c54 <ferror@plt+0x8b4>  // b.pmore
  401b88:	adrp	x11, 404000 <ferror@plt+0x2c60>
  401b8c:	add	x11, x11, #0xd0e
  401b90:	adr	x9, 401ba0 <ferror@plt+0x800>
  401b94:	ldrb	w10, [x11, x8]
  401b98:	add	x9, x9, x10, lsl #2
  401b9c:	br	x9
  401ba0:	adrp	x9, 402000 <ferror@plt+0xc60>
  401ba4:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401ba8:	add	x9, x9, #0x130
  401bac:	b	401c4c <ferror@plt+0x8ac>
  401bb0:	mov	w21, wzr
  401bb4:	b	401c54 <ferror@plt+0x8b4>
  401bb8:	adrp	x9, 402000 <ferror@plt+0xc60>
  401bbc:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401bc0:	add	x9, x9, #0x194
  401bc4:	b	401c4c <ferror@plt+0x8ac>
  401bc8:	adrp	x9, 402000 <ferror@plt+0xc60>
  401bcc:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401bd0:	add	x9, x9, #0x118
  401bd4:	b	401c4c <ferror@plt+0x8ac>
  401bd8:	adrp	x9, 401000 <_exit@plt-0x110>
  401bdc:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401be0:	add	x9, x9, #0xd14
  401be4:	b	401c4c <ferror@plt+0x8ac>
  401be8:	adrp	x9, 402000 <ferror@plt+0xc60>
  401bec:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401bf0:	add	x9, x9, #0x180
  401bf4:	b	401c4c <ferror@plt+0x8ac>
  401bf8:	adrp	x9, 402000 <ferror@plt+0xc60>
  401bfc:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401c00:	add	x9, x9, #0x158
  401c04:	b	401c4c <ferror@plt+0x8ac>
  401c08:	adrp	x9, 402000 <ferror@plt+0xc60>
  401c0c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401c10:	add	x9, x9, #0x1a8
  401c14:	b	401c4c <ferror@plt+0x8ac>
  401c18:	adrp	x9, 402000 <ferror@plt+0xc60>
  401c1c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401c20:	add	x9, x9, #0x16c
  401c24:	b	401c4c <ferror@plt+0x8ac>
  401c28:	str	xzr, [x22, #352]
  401c2c:	b	401c50 <ferror@plt+0x8b0>
  401c30:	adrp	x9, 402000 <ferror@plt+0xc60>
  401c34:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401c38:	add	x9, x9, #0x1bc
  401c3c:	b	401c4c <ferror@plt+0x8ac>
  401c40:	adrp	x9, 402000 <ferror@plt+0xc60>
  401c44:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401c48:	add	x9, x9, #0x144
  401c4c:	str	x9, [x8, #416]
  401c50:	mov	w21, #0x1                   	// #1
  401c54:	cbz	w21, 401c60 <ferror@plt+0x8c0>
  401c58:	ldr	x8, [x22, #352]
  401c5c:	cbnz	x8, 4017c0 <ferror@plt+0x420>
  401c60:	ldr	w8, [sp, #52]
  401c64:	cbz	w8, 401c7c <ferror@plt+0x8dc>
  401c68:	adrp	x2, 416000 <ferror@plt+0x14c60>
  401c6c:	add	x2, x2, #0x1ac
  401c70:	mov	w1, #0x2                   	// #2
  401c74:	mov	w0, wzr
  401c78:	bl	4012f0 <tcsetattr@plt>
  401c7c:	ldr	x0, [x25, #72]
  401c80:	cbz	x0, 401c88 <ferror@plt+0x8e8>
  401c84:	bl	4012c0 <free_slabinfo@plt>
  401c88:	ldrb	w8, [x20, #424]
  401c8c:	tbnz	w8, #0, 401c94 <ferror@plt+0x8f4>
  401c90:	bl	4012d0 <endwin@plt>
  401c94:	ldr	w0, [sp, #72]
  401c98:	b	401cc4 <ferror@plt+0x924>
  401c9c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401ca0:	add	x1, x1, #0xe50
  401ca4:	mov	w2, #0x5                   	// #5
  401ca8:	mov	x0, xzr
  401cac:	bl	401320 <dcgettext@plt>
  401cb0:	ldr	x1, [x20, #400]
  401cb4:	adrp	x2, 404000 <ferror@plt+0x2c60>
  401cb8:	add	x2, x2, #0xe5c
  401cbc:	bl	401340 <printf@plt>
  401cc0:	mov	w0, wzr
  401cc4:	ldp	x20, x19, [sp, #448]
  401cc8:	ldp	x22, x21, [sp, #432]
  401ccc:	ldp	x24, x23, [sp, #416]
  401cd0:	ldp	x26, x25, [sp, #400]
  401cd4:	ldp	x28, x27, [sp, #384]
  401cd8:	ldp	x29, x30, [sp, #368]
  401cdc:	ldp	d9, d8, [sp, #352]
  401ce0:	ldp	d11, d10, [sp, #336]
  401ce4:	ldp	d13, d12, [sp, #320]
  401ce8:	ldr	d14, [sp, #304]
  401cec:	add	sp, sp, #0x1d0
  401cf0:	ret
  401cf4:	cmp	w0, #0x68
  401cf8:	b.ne	401d08 <ferror@plt+0x968>  // b.any
  401cfc:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401d00:	ldr	x0, [x8, #384]
  401d04:	bl	401d28 <ferror@plt+0x988>
  401d08:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401d0c:	ldr	x0, [x8, #368]
  401d10:	bl	401d28 <ferror@plt+0x988>
  401d14:	ldr	w8, [x0, #152]
  401d18:	ldr	w9, [x1, #152]
  401d1c:	cmp	w8, w9
  401d20:	cset	w0, hi  // hi = pmore
  401d24:	ret
  401d28:	stp	x29, x30, [sp, #-32]!
  401d2c:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401d30:	str	x19, [sp, #16]
  401d34:	mov	x19, x0
  401d38:	add	x1, x1, #0x1b
  401d3c:	mov	w2, #0x5                   	// #5
  401d40:	mov	x0, xzr
  401d44:	mov	x29, sp
  401d48:	bl	401320 <dcgettext@plt>
  401d4c:	mov	x1, x19
  401d50:	bl	401120 <fputs@plt>
  401d54:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401d58:	add	x1, x1, #0x24
  401d5c:	mov	w2, #0x5                   	// #5
  401d60:	mov	x0, xzr
  401d64:	bl	401320 <dcgettext@plt>
  401d68:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401d6c:	ldr	x2, [x8, #400]
  401d70:	mov	x1, x0
  401d74:	mov	x0, x19
  401d78:	bl	401360 <fprintf@plt>
  401d7c:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401d80:	add	x1, x1, #0x33
  401d84:	mov	w2, #0x5                   	// #5
  401d88:	mov	x0, xzr
  401d8c:	bl	401320 <dcgettext@plt>
  401d90:	mov	x1, x19
  401d94:	bl	401120 <fputs@plt>
  401d98:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401d9c:	add	x1, x1, #0x3e
  401da0:	mov	w2, #0x5                   	// #5
  401da4:	mov	x0, xzr
  401da8:	bl	401320 <dcgettext@plt>
  401dac:	mov	x1, x19
  401db0:	bl	401120 <fputs@plt>
  401db4:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401db8:	add	x1, x1, #0x62
  401dbc:	mov	w2, #0x5                   	// #5
  401dc0:	mov	x0, xzr
  401dc4:	bl	401320 <dcgettext@plt>
  401dc8:	mov	x1, x19
  401dcc:	bl	401120 <fputs@plt>
  401dd0:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401dd4:	add	x1, x1, #0x95
  401dd8:	mov	w2, #0x5                   	// #5
  401ddc:	mov	x0, xzr
  401de0:	bl	401320 <dcgettext@plt>
  401de4:	mov	x1, x19
  401de8:	bl	401120 <fputs@plt>
  401dec:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401df0:	add	x1, x1, #0xf10
  401df4:	mov	w2, #0x5                   	// #5
  401df8:	mov	x0, xzr
  401dfc:	bl	401320 <dcgettext@plt>
  401e00:	mov	x1, x19
  401e04:	bl	401120 <fputs@plt>
  401e08:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e0c:	add	x1, x1, #0xda
  401e10:	mov	w2, #0x5                   	// #5
  401e14:	mov	x0, xzr
  401e18:	bl	401320 <dcgettext@plt>
  401e1c:	mov	x1, x19
  401e20:	bl	401120 <fputs@plt>
  401e24:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e28:	add	x1, x1, #0x106
  401e2c:	mov	w2, #0x5                   	// #5
  401e30:	mov	x0, xzr
  401e34:	bl	401320 <dcgettext@plt>
  401e38:	mov	x1, x19
  401e3c:	bl	401120 <fputs@plt>
  401e40:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e44:	add	x1, x1, #0x13b
  401e48:	mov	w2, #0x5                   	// #5
  401e4c:	mov	x0, xzr
  401e50:	bl	401320 <dcgettext@plt>
  401e54:	mov	x1, x19
  401e58:	bl	401120 <fputs@plt>
  401e5c:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e60:	add	x1, x1, #0x164
  401e64:	mov	w2, #0x5                   	// #5
  401e68:	mov	x0, xzr
  401e6c:	bl	401320 <dcgettext@plt>
  401e70:	mov	x1, x19
  401e74:	bl	401120 <fputs@plt>
  401e78:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e7c:	add	x1, x1, #0x18a
  401e80:	mov	w2, #0x5                   	// #5
  401e84:	mov	x0, xzr
  401e88:	bl	401320 <dcgettext@plt>
  401e8c:	mov	x1, x19
  401e90:	bl	401120 <fputs@plt>
  401e94:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e98:	add	x1, x1, #0x1a8
  401e9c:	mov	w2, #0x5                   	// #5
  401ea0:	mov	x0, xzr
  401ea4:	bl	401320 <dcgettext@plt>
  401ea8:	mov	x1, x19
  401eac:	bl	401120 <fputs@plt>
  401eb0:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401eb4:	add	x1, x1, #0x1c0
  401eb8:	mov	w2, #0x5                   	// #5
  401ebc:	mov	x0, xzr
  401ec0:	bl	401320 <dcgettext@plt>
  401ec4:	mov	x1, x19
  401ec8:	bl	401120 <fputs@plt>
  401ecc:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401ed0:	add	x1, x1, #0x1dd
  401ed4:	mov	w2, #0x5                   	// #5
  401ed8:	mov	x0, xzr
  401edc:	bl	401320 <dcgettext@plt>
  401ee0:	mov	x1, x19
  401ee4:	bl	401120 <fputs@plt>
  401ee8:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401eec:	add	x1, x1, #0x201
  401ef0:	mov	w2, #0x5                   	// #5
  401ef4:	mov	x0, xzr
  401ef8:	bl	401320 <dcgettext@plt>
  401efc:	mov	x1, x19
  401f00:	bl	401120 <fputs@plt>
  401f04:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401f08:	add	x1, x1, #0x213
  401f0c:	mov	w2, #0x5                   	// #5
  401f10:	mov	x0, xzr
  401f14:	bl	401320 <dcgettext@plt>
  401f18:	mov	x1, x19
  401f1c:	bl	401120 <fputs@plt>
  401f20:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401f24:	add	x1, x1, #0x240
  401f28:	mov	w2, #0x5                   	// #5
  401f2c:	mov	x0, xzr
  401f30:	bl	401320 <dcgettext@plt>
  401f34:	mov	x1, x19
  401f38:	bl	401120 <fputs@plt>
  401f3c:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401f40:	add	x1, x1, #0x25c
  401f44:	mov	w2, #0x5                   	// #5
  401f48:	mov	x0, xzr
  401f4c:	bl	401320 <dcgettext@plt>
  401f50:	mov	x1, x19
  401f54:	bl	401120 <fputs@plt>
  401f58:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401f5c:	add	x1, x1, #0x275
  401f60:	mov	w2, #0x5                   	// #5
  401f64:	mov	x0, xzr
  401f68:	bl	401320 <dcgettext@plt>
  401f6c:	mov	x1, x19
  401f70:	bl	401120 <fputs@plt>
  401f74:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401f78:	add	x1, x1, #0x294
  401f7c:	mov	w2, #0x5                   	// #5
  401f80:	mov	x0, xzr
  401f84:	bl	401320 <dcgettext@plt>
  401f88:	adrp	x2, 405000 <ferror@plt+0x3c60>
  401f8c:	mov	x1, x0
  401f90:	add	x2, x2, #0x2af
  401f94:	mov	x0, x19
  401f98:	bl	401360 <fprintf@plt>
  401f9c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401fa0:	ldr	x8, [x8, #368]
  401fa4:	cmp	x8, x19
  401fa8:	cset	w0, eq  // eq = none
  401fac:	bl	401130 <exit@plt>
  401fb0:	sub	sp, sp, #0x20
  401fb4:	add	x2, sp, #0x8
  401fb8:	mov	w0, #0x1                   	// #1
  401fbc:	mov	w1, #0x5413                	// #21523
  401fc0:	stp	x29, x30, [sp, #16]
  401fc4:	add	x29, sp, #0x10
  401fc8:	bl	401380 <ioctl@plt>
  401fcc:	cmn	w0, #0x1
  401fd0:	b.eq	401fe8 <ferror@plt+0xc48>  // b.none
  401fd4:	ldrh	w8, [sp, #8]
  401fd8:	cmp	w8, #0xb
  401fdc:	b.cc	401fe8 <ferror@plt+0xc48>  // b.lo, b.ul, b.last
  401fe0:	ldrh	w9, [sp, #10]
  401fe4:	b	401ff0 <ferror@plt+0xc50>
  401fe8:	mov	w8, #0x18                  	// #24
  401fec:	mov	w9, #0x50                  	// #80
  401ff0:	adrp	x10, 416000 <ferror@plt+0x14c60>
  401ff4:	ldrb	w10, [x10, #424]
  401ff8:	ldp	x29, x30, [sp, #16]
  401ffc:	adrp	x11, 416000 <ferror@plt+0x14c60>
  402000:	strh	w9, [x11, #492]
  402004:	cmp	w10, #0x0
  402008:	csinv	w8, w8, wzr, eq  // eq = none
  40200c:	adrp	x9, 416000 <ferror@plt+0x14c60>
  402010:	strh	w8, [x9, #488]
  402014:	add	sp, sp, #0x20
  402018:	ret
  40201c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  402020:	str	xzr, [x8, #352]
  402024:	ret
  402028:	sub	sp, sp, #0xf0
  40202c:	stp	x29, x30, [sp, #192]
  402030:	stp	x22, x21, [sp, #208]
  402034:	stp	x20, x19, [sp, #224]
  402038:	add	x29, sp, #0xc0
  40203c:	cbz	x0, 402104 <ferror@plt+0xd64>
  402040:	ldr	x20, [x0, #136]
  402044:	cbz	x20, 402104 <ferror@plt+0xd64>
  402048:	ldr	x9, [x20, #136]
  40204c:	cbz	x9, 40206c <ferror@plt+0xccc>
  402050:	mov	x8, x20
  402054:	ldr	x9, [x9, #136]
  402058:	ldr	x20, [x20, #136]
  40205c:	cbz	x9, 402070 <ferror@plt+0xcd0>
  402060:	ldr	x9, [x9, #136]
  402064:	cbnz	x9, 402050 <ferror@plt+0xcb0>
  402068:	b	402070 <ferror@plt+0xcd0>
  40206c:	mov	x8, x0
  402070:	str	xzr, [x8, #136]
  402074:	bl	402028 <ferror@plt+0xc88>
  402078:	mov	x19, x0
  40207c:	mov	x0, x20
  402080:	bl	402028 <ferror@plt+0xc88>
  402084:	mov	x20, x0
  402088:	add	x21, sp, #0x8
  40208c:	cbz	x19, 4020ec <ferror@plt+0xd4c>
  402090:	cbz	x20, 4020ec <ferror@plt+0xd4c>
  402094:	add	x21, sp, #0x8
  402098:	adrp	x22, 416000 <ferror@plt+0x14c60>
  40209c:	ldr	x8, [x22, #416]
  4020a0:	mov	x0, x19
  4020a4:	mov	x1, x20
  4020a8:	blr	x8
  4020ac:	cbz	w0, 4020c8 <ferror@plt+0xd28>
  4020b0:	str	x19, [x21, #136]
  4020b4:	ldr	x8, [x19, #136]
  4020b8:	mov	x9, x20
  4020bc:	mov	x21, x19
  4020c0:	cbnz	x8, 4020dc <ferror@plt+0xd3c>
  4020c4:	b	4020f4 <ferror@plt+0xd54>
  4020c8:	str	x20, [x21, #136]
  4020cc:	ldr	x9, [x20, #136]
  4020d0:	mov	x8, x19
  4020d4:	mov	x21, x20
  4020d8:	cbz	x8, 4020f4 <ferror@plt+0xd54>
  4020dc:	mov	x20, x9
  4020e0:	mov	x19, x8
  4020e4:	cbnz	x9, 40209c <ferror@plt+0xcfc>
  4020e8:	b	4020f4 <ferror@plt+0xd54>
  4020ec:	mov	x8, x19
  4020f0:	mov	x9, x20
  4020f4:	cmp	x8, #0x0
  4020f8:	csel	x8, x9, x8, eq  // eq = none
  4020fc:	str	x8, [x21, #136]
  402100:	ldr	x0, [sp, #144]
  402104:	ldp	x20, x19, [sp, #224]
  402108:	ldp	x22, x21, [sp, #208]
  40210c:	ldp	x29, x30, [sp, #192]
  402110:	add	sp, sp, #0xf0
  402114:	ret
  402118:	stp	x29, x30, [sp, #-16]!
  40211c:	mov	x29, sp
  402120:	bl	401280 <strcmp@plt>
  402124:	lsr	w0, w0, #31
  402128:	ldp	x29, x30, [sp], #16
  40212c:	ret
  402130:	ldr	w8, [x0, #156]
  402134:	ldr	w9, [x1, #156]
  402138:	cmp	w8, w9
  40213c:	cset	w0, hi  // hi = pmore
  402140:	ret
  402144:	ldr	w8, [x0, #160]
  402148:	ldr	w9, [x1, #160]
  40214c:	cmp	w8, w9
  402150:	cset	w0, hi  // hi = pmore
  402154:	ret
  402158:	ldr	w8, [x0, #164]
  40215c:	ldr	w9, [x1, #164]
  402160:	cmp	w8, w9
  402164:	cset	w0, hi  // hi = pmore
  402168:	ret
  40216c:	ldr	w8, [x0, #168]
  402170:	ldr	w9, [x1, #168]
  402174:	cmp	w8, w9
  402178:	cset	w0, hi  // hi = pmore
  40217c:	ret
  402180:	ldr	w8, [x0, #172]
  402184:	ldr	w9, [x1, #172]
  402188:	cmp	w8, w9
  40218c:	cset	w0, hi  // hi = pmore
  402190:	ret
  402194:	ldr	w8, [x0, #176]
  402198:	ldr	w9, [x1, #176]
  40219c:	cmp	w8, w9
  4021a0:	cset	w0, hi  // hi = pmore
  4021a4:	ret
  4021a8:	ldr	x8, [x0, #144]
  4021ac:	ldr	x9, [x1, #144]
  4021b0:	cmp	x8, x9
  4021b4:	cset	w0, hi  // hi = pmore
  4021b8:	ret
  4021bc:	ldr	w8, [x0, #180]
  4021c0:	ldr	w9, [x1, #180]
  4021c4:	cmp	w8, w9
  4021c8:	cset	w0, hi  // hi = pmore
  4021cc:	ret
  4021d0:	stp	x29, x30, [sp, #-48]!
  4021d4:	stp	x20, x19, [sp, #32]
  4021d8:	mov	x29, sp
  4021dc:	mov	x20, x1
  4021e0:	mov	x19, x0
  4021e4:	str	x21, [sp, #16]
  4021e8:	str	xzr, [x29, #24]
  4021ec:	cbz	x0, 40221c <ferror@plt+0xe7c>
  4021f0:	ldrb	w8, [x19]
  4021f4:	cbz	w8, 40221c <ferror@plt+0xe7c>
  4021f8:	bl	401350 <__errno_location@plt>
  4021fc:	mov	x21, x0
  402200:	str	wzr, [x0]
  402204:	add	x1, x29, #0x18
  402208:	mov	w2, #0xa                   	// #10
  40220c:	mov	x0, x19
  402210:	bl	4012a0 <strtol@plt>
  402214:	ldr	w8, [x21]
  402218:	cbz	w8, 402250 <ferror@plt+0xeb0>
  40221c:	bl	401350 <__errno_location@plt>
  402220:	ldr	w1, [x0]
  402224:	adrp	x2, 405000 <ferror@plt+0x3c60>
  402228:	add	x2, x2, #0x300
  40222c:	mov	w0, #0x1                   	// #1
  402230:	mov	x3, x20
  402234:	mov	x4, x19
  402238:	bl	401140 <error@plt>
  40223c:	mov	x0, xzr
  402240:	ldp	x20, x19, [sp, #32]
  402244:	ldr	x21, [sp, #16]
  402248:	ldp	x29, x30, [sp], #48
  40224c:	ret
  402250:	ldr	x8, [x29, #24]
  402254:	cmp	x8, x19
  402258:	b.eq	40221c <ferror@plt+0xe7c>  // b.none
  40225c:	cbz	x8, 40221c <ferror@plt+0xe7c>
  402260:	ldrb	w8, [x8]
  402264:	cbnz	w8, 40221c <ferror@plt+0xe7c>
  402268:	b	402240 <ferror@plt+0xea0>
  40226c:	stp	x29, x30, [sp, #-48]!
  402270:	stp	x20, x19, [sp, #32]
  402274:	mov	x29, sp
  402278:	mov	x20, x1
  40227c:	mov	x19, x0
  402280:	str	x21, [sp, #16]
  402284:	str	xzr, [x29, #24]
  402288:	cbz	x0, 4022b4 <ferror@plt+0xf14>
  40228c:	ldrb	w8, [x19]
  402290:	cbz	w8, 4022b4 <ferror@plt+0xf14>
  402294:	bl	401350 <__errno_location@plt>
  402298:	mov	x21, x0
  40229c:	str	wzr, [x0]
  4022a0:	add	x1, x29, #0x18
  4022a4:	mov	x0, x19
  4022a8:	bl	401150 <strtod@plt>
  4022ac:	ldr	w8, [x21]
  4022b0:	cbz	w8, 4022e8 <ferror@plt+0xf48>
  4022b4:	bl	401350 <__errno_location@plt>
  4022b8:	ldr	w1, [x0]
  4022bc:	adrp	x2, 405000 <ferror@plt+0x3c60>
  4022c0:	add	x2, x2, #0x300
  4022c4:	mov	w0, #0x1                   	// #1
  4022c8:	mov	x3, x20
  4022cc:	mov	x4, x19
  4022d0:	bl	401140 <error@plt>
  4022d4:	fmov	d0, xzr
  4022d8:	ldp	x20, x19, [sp, #32]
  4022dc:	ldr	x21, [sp, #16]
  4022e0:	ldp	x29, x30, [sp], #48
  4022e4:	ret
  4022e8:	ldr	x8, [x29, #24]
  4022ec:	cmp	x8, x19
  4022f0:	b.eq	4022b4 <ferror@plt+0xf14>  // b.none
  4022f4:	cbz	x8, 4022b4 <ferror@plt+0xf14>
  4022f8:	ldrb	w8, [x8]
  4022fc:	cbnz	w8, 4022b4 <ferror@plt+0xf14>
  402300:	b	4022d8 <ferror@plt+0xf38>
  402304:	sub	sp, sp, #0x90
  402308:	stp	x20, x19, [sp, #128]
  40230c:	mov	x20, x1
  402310:	mov	x19, x0
  402314:	stp	x29, x30, [sp, #48]
  402318:	stp	x28, x27, [sp, #64]
  40231c:	stp	x26, x25, [sp, #80]
  402320:	stp	x24, x23, [sp, #96]
  402324:	stp	x22, x21, [sp, #112]
  402328:	add	x29, sp, #0x30
  40232c:	cbz	x0, 4024c8 <ferror@plt+0x1128>
  402330:	ldrb	w22, [x19]
  402334:	cbz	x22, 4024c8 <ferror@plt+0x1128>
  402338:	bl	401290 <__ctype_b_loc@plt>
  40233c:	ldr	x23, [x0]
  402340:	mov	x21, x0
  402344:	mov	x24, x19
  402348:	ldrh	w8, [x23, x22, lsl #1]
  40234c:	tbz	w8, #13, 402360 <ferror@plt+0xfc0>
  402350:	mov	x24, x19
  402354:	ldrb	w22, [x24, #1]!
  402358:	ldrh	w8, [x23, x22, lsl #1]
  40235c:	tbnz	w8, #13, 402354 <ferror@plt+0xfb4>
  402360:	cmp	w22, #0x2b
  402364:	b.eq	40237c <ferror@plt+0xfdc>  // b.none
  402368:	cmp	w22, #0x2d
  40236c:	b.ne	402388 <ferror@plt+0xfe8>  // b.any
  402370:	add	x24, x24, #0x1
  402374:	mov	w22, #0x1                   	// #1
  402378:	b	40238c <ferror@plt+0xfec>
  40237c:	mov	w22, wzr
  402380:	add	x24, x24, #0x1
  402384:	b	40238c <ferror@plt+0xfec>
  402388:	mov	w22, wzr
  40238c:	ldrb	w25, [x24]
  402390:	adrp	x26, 405000 <ferror@plt+0x3c60>
  402394:	ldr	q0, [x26, #704]
  402398:	ldrh	w27, [x23, x25, lsl #1]
  40239c:	stur	q0, [x29, #-16]
  4023a0:	tbz	w27, #11, 402420 <ferror@plt+0x1080>
  4023a4:	adrp	x8, 405000 <ferror@plt+0x3c60>
  4023a8:	adrp	x9, 405000 <ferror@plt+0x3c60>
  4023ac:	ldr	q0, [x8, #720]
  4023b0:	ldr	q1, [x9, #736]
  4023b4:	mov	w28, #0x1                   	// #1
  4023b8:	str	q1, [sp, #16]
  4023bc:	ldr	q1, [sp, #16]
  4023c0:	bl	403808 <ferror@plt+0x2468>
  4023c4:	ldrb	w8, [x24, x28]
  4023c8:	add	x28, x28, #0x1
  4023cc:	ldrh	w8, [x23, x8, lsl #1]
  4023d0:	tbnz	w8, #11, 4023bc <ferror@plt+0x101c>
  4023d4:	tbz	w27, #11, 402420 <ferror@plt+0x1080>
  4023d8:	ldr	q2, [x26, #704]
  4023dc:	stur	q2, [x29, #-16]
  4023e0:	and	w8, w25, #0xff
  4023e4:	sub	w0, w8, #0x30
  4023e8:	str	q0, [sp]
  4023ec:	bl	4048bc <ferror@plt+0x351c>
  4023f0:	mov	v1.16b, v0.16b
  4023f4:	ldr	q0, [sp]
  4023f8:	bl	403808 <ferror@plt+0x2468>
  4023fc:	mov	v1.16b, v0.16b
  402400:	ldur	q0, [x29, #-16]
  402404:	bl	402638 <ferror@plt+0x1298>
  402408:	stur	q0, [x29, #-16]
  40240c:	ldp	q0, q1, [sp]
  402410:	bl	403058 <ferror@plt+0x1cb8>
  402414:	ldrb	w25, [x24, #1]!
  402418:	ldrh	w8, [x23, x25, lsl #1]
  40241c:	tbnz	w8, #11, 4023e0 <ferror@plt+0x1040>
  402420:	cmp	w25, #0x2e
  402424:	b.eq	402458 <ferror@plt+0x10b8>  // b.none
  402428:	ldur	q1, [x29, #-16]
  40242c:	cmp	w25, #0x2c
  402430:	b.eq	402458 <ferror@plt+0x10b8>  // b.none
  402434:	cbz	w25, 4024f0 <ferror@plt+0x1150>
  402438:	adrp	x2, 405000 <ferror@plt+0x3c60>
  40243c:	add	x2, x2, #0x300
  402440:	mov	w0, #0x1                   	// #1
  402444:	mov	w1, #0x16                  	// #22
  402448:	mov	x3, x20
  40244c:	mov	x4, x19
  402450:	bl	401140 <error@plt>
  402454:	ldr	x23, [x21]
  402458:	ldrb	w8, [x24, #1]
  40245c:	ldrh	w9, [x23, x8, lsl #1]
  402460:	tbz	w9, #11, 4024c0 <ferror@plt+0x1120>
  402464:	adrp	x9, 405000 <ferror@plt+0x3c60>
  402468:	adrp	x10, 405000 <ferror@plt+0x3c60>
  40246c:	ldr	q1, [x9, #720]
  402470:	ldr	q0, [x10, #736]
  402474:	add	x21, x24, #0x2
  402478:	str	q0, [sp]
  40247c:	and	w8, w8, #0xff
  402480:	sub	w0, w8, #0x30
  402484:	str	q1, [sp, #16]
  402488:	bl	4048bc <ferror@plt+0x351c>
  40248c:	mov	v1.16b, v0.16b
  402490:	ldr	q0, [sp, #16]
  402494:	bl	403808 <ferror@plt+0x2468>
  402498:	mov	v1.16b, v0.16b
  40249c:	ldur	q0, [x29, #-16]
  4024a0:	bl	402638 <ferror@plt+0x1298>
  4024a4:	stur	q0, [x29, #-16]
  4024a8:	ldp	q1, q0, [sp]
  4024ac:	bl	403058 <ferror@plt+0x1cb8>
  4024b0:	ldrb	w8, [x21], #1
  4024b4:	mov	v1.16b, v0.16b
  4024b8:	ldrh	w9, [x23, x8, lsl #1]
  4024bc:	tbnz	w9, #11, 40247c <ferror@plt+0x10dc>
  4024c0:	ldur	q1, [x29, #-16]
  4024c4:	cbz	w8, 4024f0 <ferror@plt+0x1150>
  4024c8:	bl	401350 <__errno_location@plt>
  4024cc:	ldr	w1, [x0]
  4024d0:	adrp	x2, 405000 <ferror@plt+0x3c60>
  4024d4:	add	x2, x2, #0x300
  4024d8:	mov	w0, #0x1                   	// #1
  4024dc:	mov	x3, x20
  4024e0:	mov	x4, x19
  4024e4:	bl	401140 <error@plt>
  4024e8:	fmov	d0, xzr
  4024ec:	b	402510 <ferror@plt+0x1170>
  4024f0:	adrp	x8, 405000 <ferror@plt+0x3c60>
  4024f4:	ldr	q0, [x8, #752]
  4024f8:	stur	q1, [x29, #-16]
  4024fc:	bl	403e94 <ferror@plt+0x2af4>
  402500:	cmp	w22, #0x0
  402504:	b.ne	40250c <ferror@plt+0x116c>  // b.any
  402508:	ldur	q0, [x29, #-16]
  40250c:	bl	404918 <ferror@plt+0x3578>
  402510:	ldp	x20, x19, [sp, #128]
  402514:	ldp	x22, x21, [sp, #112]
  402518:	ldp	x24, x23, [sp, #96]
  40251c:	ldp	x26, x25, [sp, #80]
  402520:	ldp	x28, x27, [sp, #64]
  402524:	ldp	x29, x30, [sp, #48]
  402528:	add	sp, sp, #0x90
  40252c:	ret
  402530:	stp	x29, x30, [sp, #-48]!
  402534:	str	x21, [sp, #16]
  402538:	stp	x20, x19, [sp, #32]
  40253c:	mov	x29, sp
  402540:	mov	x20, x0
  402544:	bl	401180 <__fpending@plt>
  402548:	mov	x19, x0
  40254c:	mov	x0, x20
  402550:	bl	4013a0 <ferror@plt>
  402554:	mov	w21, w0
  402558:	mov	x0, x20
  40255c:	bl	4011c0 <fclose@plt>
  402560:	mov	w8, w0
  402564:	cbz	w21, 402588 <ferror@plt+0x11e8>
  402568:	cbnz	w8, 402580 <ferror@plt+0x11e0>
  40256c:	bl	401350 <__errno_location@plt>
  402570:	ldr	w8, [x0]
  402574:	cmp	w8, #0x20
  402578:	b.eq	402580 <ferror@plt+0x11e0>  // b.none
  40257c:	str	wzr, [x0]
  402580:	mov	w0, #0xffffffff            	// #-1
  402584:	b	4025a8 <ferror@plt+0x1208>
  402588:	cmp	w8, #0x0
  40258c:	csetm	w0, ne  // ne = any
  402590:	cbnz	x19, 4025a8 <ferror@plt+0x1208>
  402594:	cbz	w8, 4025a8 <ferror@plt+0x1208>
  402598:	bl	401350 <__errno_location@plt>
  40259c:	ldr	w8, [x0]
  4025a0:	cmp	w8, #0x9
  4025a4:	csetm	w0, ne  // ne = any
  4025a8:	ldp	x20, x19, [sp, #32]
  4025ac:	ldr	x21, [sp, #16]
  4025b0:	ldp	x29, x30, [sp], #48
  4025b4:	ret
  4025b8:	stp	x29, x30, [sp, #-32]!
  4025bc:	adrp	x8, 416000 <ferror@plt+0x14c60>
  4025c0:	ldr	x0, [x8, #384]
  4025c4:	str	x19, [sp, #16]
  4025c8:	mov	x29, sp
  4025cc:	bl	402530 <ferror@plt+0x1190>
  4025d0:	cbz	w0, 4025e4 <ferror@plt+0x1244>
  4025d4:	bl	401350 <__errno_location@plt>
  4025d8:	ldr	w8, [x0]
  4025dc:	cmp	w8, #0x20
  4025e0:	b.ne	402600 <ferror@plt+0x1260>  // b.any
  4025e4:	adrp	x8, 416000 <ferror@plt+0x14c60>
  4025e8:	ldr	x0, [x8, #368]
  4025ec:	bl	402530 <ferror@plt+0x1190>
  4025f0:	cbnz	w0, 402630 <ferror@plt+0x1290>
  4025f4:	ldr	x19, [sp, #16]
  4025f8:	ldp	x29, x30, [sp], #32
  4025fc:	ret
  402600:	adrp	x1, 405000 <ferror@plt+0x3c60>
  402604:	add	x1, x1, #0x309
  402608:	mov	w2, #0x5                   	// #5
  40260c:	mov	x19, x0
  402610:	mov	x0, xzr
  402614:	bl	401320 <dcgettext@plt>
  402618:	ldr	w1, [x19]
  40261c:	adrp	x2, 405000 <ferror@plt+0x3c60>
  402620:	mov	x3, x0
  402624:	add	x2, x2, #0x315
  402628:	mov	w0, wzr
  40262c:	bl	401140 <error@plt>
  402630:	mov	w0, #0x1                   	// #1
  402634:	bl	401110 <_exit@plt>
  402638:	stp	x29, x30, [sp, #-32]!
  40263c:	mov	x29, sp
  402640:	str	q0, [sp, #16]
  402644:	ldp	x9, x5, [sp, #16]
  402648:	str	q1, [sp, #16]
  40264c:	ldp	x1, x2, [sp, #16]
  402650:	mrs	x10, fpcr
  402654:	ubfx	x0, x5, #48, #15
  402658:	ubfx	x12, x2, #48, #15
  40265c:	ubfiz	x3, x5, #3, #48
  402660:	lsr	x11, x2, #63
  402664:	mov	x4, x0
  402668:	ubfiz	x2, x2, #3, #48
  40266c:	sub	w0, w0, w12
  402670:	lsr	x8, x5, #63
  402674:	mov	x14, x1
  402678:	orr	x2, x2, x1, lsr #61
  40267c:	cmp	x11, x5, lsr #63
  402680:	orr	x3, x3, x9, lsr #61
  402684:	lsl	x7, x9, #3
  402688:	mov	x6, x12
  40268c:	lsl	x1, x1, #3
  402690:	mov	w5, w0
  402694:	b.ne	402a9c <ferror@plt+0x16fc>  // b.any
  402698:	cmp	w0, #0x0
  40269c:	b.le	4027dc <ferror@plt+0x143c>
  4026a0:	mov	x9, #0x7fff                	// #32767
  4026a4:	cbnz	x12, 402744 <ferror@plt+0x13a4>
  4026a8:	orr	x5, x2, x1
  4026ac:	cbnz	x5, 4026d8 <ferror@plt+0x1338>
  4026b0:	cmp	x4, x9
  4026b4:	b.ne	402e88 <ferror@plt+0x1ae8>  // b.any
  4026b8:	orr	x1, x3, x7
  4026bc:	cbz	x1, 402f0c <ferror@plt+0x1b6c>
  4026c0:	lsr	x0, x3, #50
  4026c4:	mov	x2, x3
  4026c8:	eor	x0, x0, #0x1
  4026cc:	mov	x1, x7
  4026d0:	and	w0, w0, #0x1
  4026d4:	b	402920 <ferror@plt+0x1580>
  4026d8:	subs	w5, w0, #0x1
  4026dc:	b.ne	40271c <ferror@plt+0x137c>  // b.any
  4026e0:	adds	x1, x7, x1
  4026e4:	mov	x7, x1
  4026e8:	adc	x3, x3, x2
  4026ec:	tbz	x3, #51, 402e88 <ferror@plt+0x1ae8>
  4026f0:	add	x4, x4, #0x1
  4026f4:	mov	x0, #0x7fff                	// #32767
  4026f8:	cmp	x4, x0
  4026fc:	b.eq	402a60 <ferror@plt+0x16c0>  // b.none
  402700:	and	x2, x3, #0xfff7ffffffffffff
  402704:	and	x1, x7, #0x1
  402708:	orr	x1, x1, x7, lsr #1
  40270c:	orr	x1, x1, x3, lsl #63
  402710:	lsr	x2, x2, #1
  402714:	mov	w0, #0x0                   	// #0
  402718:	b	402810 <ferror@plt+0x1470>
  40271c:	cmp	x4, x9
  402720:	b.ne	402750 <ferror@plt+0x13b0>  // b.any
  402724:	orr	x1, x3, x7
  402728:	cbz	x1, 402f0c <ferror@plt+0x1b6c>
  40272c:	lsr	x0, x3, #50
  402730:	mov	x2, x3
  402734:	eor	x0, x0, #0x1
  402738:	mov	x1, x7
  40273c:	and	w0, w0, #0x1
  402740:	b	402810 <ferror@plt+0x1470>
  402744:	cmp	x4, x9
  402748:	b.eq	402724 <ferror@plt+0x1384>  // b.none
  40274c:	orr	x2, x2, #0x8000000000000
  402750:	cmp	w5, #0x74
  402754:	b.gt	4027cc <ferror@plt+0x142c>
  402758:	cmp	w5, #0x3f
  40275c:	b.gt	402798 <ferror@plt+0x13f8>
  402760:	mov	w6, #0x40                  	// #64
  402764:	sub	w6, w6, w5
  402768:	lsr	x9, x1, x5
  40276c:	lsl	x1, x1, x6
  402770:	cmp	x1, #0x0
  402774:	lsl	x0, x2, x6
  402778:	cset	x1, ne  // ne = any
  40277c:	orr	x0, x0, x9
  402780:	lsr	x2, x2, x5
  402784:	orr	x0, x0, x1
  402788:	adds	x1, x0, x7
  40278c:	mov	x7, x1
  402790:	adc	x3, x2, x3
  402794:	b	4026ec <ferror@plt+0x134c>
  402798:	sub	w0, w5, #0x40
  40279c:	mov	w6, #0x80                  	// #128
  4027a0:	sub	w6, w6, w5
  4027a4:	cmp	w5, #0x40
  4027a8:	lsr	x0, x2, x0
  4027ac:	lsl	x2, x2, x6
  4027b0:	csel	x2, x2, xzr, ne  // ne = any
  4027b4:	orr	x1, x2, x1
  4027b8:	cmp	x1, #0x0
  4027bc:	cset	x1, ne  // ne = any
  4027c0:	orr	x0, x0, x1
  4027c4:	mov	x2, #0x0                   	// #0
  4027c8:	b	402788 <ferror@plt+0x13e8>
  4027cc:	orr	x1, x2, x1
  4027d0:	cmp	x1, #0x0
  4027d4:	cset	x0, ne  // ne = any
  4027d8:	b	4027c4 <ferror@plt+0x1424>
  4027dc:	b.eq	4028e0 <ferror@plt+0x1540>  // b.none
  4027e0:	mov	x5, #0x7fff                	// #32767
  4027e4:	cbnz	x4, 402888 <ferror@plt+0x14e8>
  4027e8:	orr	x4, x3, x7
  4027ec:	cbnz	x4, 402818 <ferror@plt+0x1478>
  4027f0:	cmp	x12, x5
  4027f4:	b.ne	402e98 <ferror@plt+0x1af8>  // b.any
  4027f8:	orr	x0, x2, x1
  4027fc:	cbz	x0, 402ee0 <ferror@plt+0x1b40>
  402800:	lsr	x0, x2, #50
  402804:	mov	x4, x6
  402808:	eor	x0, x0, #0x1
  40280c:	and	w0, w0, #0x1
  402810:	mov	w5, #0x0                   	// #0
  402814:	b	402920 <ferror@plt+0x1580>
  402818:	cmn	w0, #0x1
  40281c:	b.ne	402834 <ferror@plt+0x1494>  // b.any
  402820:	adds	x1, x7, x1
  402824:	mov	x7, x1
  402828:	adc	x3, x3, x2
  40282c:	mov	x4, x6
  402830:	b	4026ec <ferror@plt+0x134c>
  402834:	cmp	x12, x5
  402838:	b.eq	4027f8 <ferror@plt+0x1458>  // b.none
  40283c:	mvn	w0, w0
  402840:	cmp	w0, #0x74
  402844:	b.gt	4028d0 <ferror@plt+0x1530>
  402848:	cmp	w0, #0x3f
  40284c:	b.gt	40289c <ferror@plt+0x14fc>
  402850:	mov	w5, #0x40                  	// #64
  402854:	sub	w5, w5, w0
  402858:	lsr	x9, x7, x0
  40285c:	lsl	x7, x7, x5
  402860:	cmp	x7, #0x0
  402864:	cset	x7, ne  // ne = any
  402868:	lsl	x4, x3, x5
  40286c:	orr	x4, x4, x9
  402870:	lsr	x0, x3, x0
  402874:	orr	x7, x4, x7
  402878:	adds	x1, x7, x1
  40287c:	mov	x7, x1
  402880:	adc	x3, x0, x2
  402884:	b	40282c <ferror@plt+0x148c>
  402888:	cmp	x12, x5
  40288c:	b.eq	4027f8 <ferror@plt+0x1458>  // b.none
  402890:	neg	w0, w0
  402894:	orr	x3, x3, #0x8000000000000
  402898:	b	402840 <ferror@plt+0x14a0>
  40289c:	sub	w4, w0, #0x40
  4028a0:	mov	w5, #0x80                  	// #128
  4028a4:	sub	w5, w5, w0
  4028a8:	cmp	w0, #0x40
  4028ac:	lsr	x4, x3, x4
  4028b0:	lsl	x3, x3, x5
  4028b4:	csel	x3, x3, xzr, ne  // ne = any
  4028b8:	orr	x3, x3, x7
  4028bc:	cmp	x3, #0x0
  4028c0:	cset	x7, ne  // ne = any
  4028c4:	orr	x7, x4, x7
  4028c8:	mov	x0, #0x0                   	// #0
  4028cc:	b	402878 <ferror@plt+0x14d8>
  4028d0:	orr	x3, x3, x7
  4028d4:	cmp	x3, #0x0
  4028d8:	cset	x7, ne  // ne = any
  4028dc:	b	4028c8 <ferror@plt+0x1528>
  4028e0:	add	x0, x4, #0x1
  4028e4:	mov	x13, #0x7fff                	// #32767
  4028e8:	tst	x0, #0x7ffe
  4028ec:	b.ne	4029fc <ferror@plt+0x165c>  // b.any
  4028f0:	orr	x12, x3, x7
  4028f4:	cbnz	x4, 402960 <ferror@plt+0x15c0>
  4028f8:	cbz	x12, 402ebc <ferror@plt+0x1b1c>
  4028fc:	orr	x0, x2, x1
  402900:	cbz	x0, 402ca8 <ferror@plt+0x1908>
  402904:	adds	x1, x7, x1
  402908:	mov	x7, x1
  40290c:	adc	x3, x3, x2
  402910:	tbz	x3, #51, 402ca8 <ferror@plt+0x1908>
  402914:	and	x2, x3, #0xfff7ffffffffffff
  402918:	mov	w0, #0x0                   	// #0
  40291c:	mov	x4, #0x1                   	// #1
  402920:	tst	x1, #0x7
  402924:	b.eq	402f3c <ferror@plt+0x1b9c>  // b.none
  402928:	and	x3, x10, #0xc00000
  40292c:	orr	w0, w0, #0x10
  402930:	cmp	x3, #0x400, lsl #12
  402934:	b.eq	402f28 <ferror@plt+0x1b88>  // b.none
  402938:	cmp	x3, #0x800, lsl #12
  40293c:	b.eq	402f34 <ferror@plt+0x1b94>  // b.none
  402940:	cbnz	x3, 402958 <ferror@plt+0x15b8>
  402944:	and	x3, x1, #0xf
  402948:	cmp	x3, #0x4
  40294c:	b.eq	402958 <ferror@plt+0x15b8>  // b.none
  402950:	adds	x1, x1, #0x4
  402954:	cinc	x2, x2, cs  // cs = hs, nlast
  402958:	cbz	w5, 402f4c <ferror@plt+0x1bac>
  40295c:	b	402f48 <ferror@plt+0x1ba8>
  402960:	cmp	x4, x13
  402964:	b.ne	4029c8 <ferror@plt+0x1628>  // b.any
  402968:	cbz	x12, 40302c <ferror@plt+0x1c8c>
  40296c:	lsr	x0, x3, #50
  402970:	cmp	x6, x4
  402974:	eor	x0, x0, #0x1
  402978:	and	w0, w0, #0x1
  40297c:	b.ne	4029e8 <ferror@plt+0x1648>  // b.any
  402980:	orr	x4, x2, x1
  402984:	cbz	x4, 403024 <ferror@plt+0x1c84>
  402988:	tst	x2, #0x4000000000000
  40298c:	csinc	w0, w0, wzr, ne  // ne = any
  402990:	cbz	x12, 4029e0 <ferror@plt+0x1640>
  402994:	and	x9, x9, #0x1fffffffffffffff
  402998:	lsr	x1, x3, #3
  40299c:	orr	x9, x9, x3, lsl #61
  4029a0:	tbz	x3, #50, 4029bc <ferror@plt+0x161c>
  4029a4:	lsr	x3, x2, #3
  4029a8:	tbnz	x2, #50, 4029bc <ferror@plt+0x161c>
  4029ac:	and	x1, x14, #0x1fffffffffffffff
  4029b0:	mov	x8, x11
  4029b4:	orr	x9, x1, x2, lsl #61
  4029b8:	mov	x1, x3
  4029bc:	extr	x2, x1, x9, #61
  4029c0:	lsl	x1, x9, #3
  4029c4:	b	4029e0 <ferror@plt+0x1640>
  4029c8:	cmp	x6, x13
  4029cc:	b.ne	4029d8 <ferror@plt+0x1638>  // b.any
  4029d0:	mov	w0, #0x0                   	// #0
  4029d4:	b	402980 <ferror@plt+0x15e0>
  4029d8:	mov	w0, #0x0                   	// #0
  4029dc:	cbnz	x12, 4029e8 <ferror@plt+0x1648>
  4029e0:	mov	x4, #0x7fff                	// #32767
  4029e4:	b	402920 <ferror@plt+0x1580>
  4029e8:	orr	x1, x2, x1
  4029ec:	cbnz	x1, 402994 <ferror@plt+0x15f4>
  4029f0:	mov	x2, x3
  4029f4:	mov	x1, x7
  4029f8:	b	4029e0 <ferror@plt+0x1640>
  4029fc:	cmp	x0, x13
  402a00:	b.eq	402a20 <ferror@plt+0x1680>  // b.none
  402a04:	adds	x1, x7, x1
  402a08:	mov	x4, x0
  402a0c:	adc	x2, x3, x2
  402a10:	extr	x1, x2, x1, #1
  402a14:	lsr	x2, x2, #1
  402a18:	mov	w0, #0x0                   	// #0
  402a1c:	b	402920 <ferror@plt+0x1580>
  402a20:	ands	x1, x10, #0xc00000
  402a24:	b.eq	402ef0 <ferror@plt+0x1b50>  // b.none
  402a28:	cmp	x1, #0x400, lsl #12
  402a2c:	b.ne	402a44 <ferror@plt+0x16a4>  // b.any
  402a30:	cbnz	x8, 402a50 <ferror@plt+0x16b0>
  402a34:	mov	x4, x0
  402a38:	mov	x2, #0x0                   	// #0
  402a3c:	mov	x1, #0x0                   	// #0
  402a40:	b	402ef8 <ferror@plt+0x1b58>
  402a44:	cmp	x1, #0x800, lsl #12
  402a48:	b.ne	402a50 <ferror@plt+0x16b0>  // b.any
  402a4c:	cbnz	x8, 402a34 <ferror@plt+0x1694>
  402a50:	mov	x2, #0xffffffffffffffff    	// #-1
  402a54:	mov	x4, #0x7ffe                	// #32766
  402a58:	mov	x1, x2
  402a5c:	b	402ef8 <ferror@plt+0x1b58>
  402a60:	ands	x1, x10, #0xc00000
  402a64:	b.eq	402f00 <ferror@plt+0x1b60>  // b.none
  402a68:	cmp	x1, #0x400, lsl #12
  402a6c:	b.ne	402a80 <ferror@plt+0x16e0>  // b.any
  402a70:	cbnz	x8, 402a8c <ferror@plt+0x16ec>
  402a74:	mov	x2, #0x0                   	// #0
  402a78:	mov	x1, #0x0                   	// #0
  402a7c:	b	402f04 <ferror@plt+0x1b64>
  402a80:	cmp	x1, #0x800, lsl #12
  402a84:	b.ne	402a8c <ferror@plt+0x16ec>  // b.any
  402a88:	cbnz	x8, 402a74 <ferror@plt+0x16d4>
  402a8c:	mov	x2, #0xffffffffffffffff    	// #-1
  402a90:	mov	x4, #0x7ffe                	// #32766
  402a94:	mov	x1, x2
  402a98:	b	402f04 <ferror@plt+0x1b64>
  402a9c:	cmp	w0, #0x0
  402aa0:	b.le	402b74 <ferror@plt+0x17d4>
  402aa4:	mov	x9, #0x7fff                	// #32767
  402aa8:	cbnz	x12, 402b20 <ferror@plt+0x1780>
  402aac:	orr	x5, x2, x1
  402ab0:	cbz	x5, 4026b0 <ferror@plt+0x1310>
  402ab4:	subs	w5, w0, #0x1
  402ab8:	b.ne	402ad4 <ferror@plt+0x1734>  // b.any
  402abc:	subs	x7, x7, x1
  402ac0:	sbc	x3, x3, x2
  402ac4:	tbz	x3, #51, 402e88 <ferror@plt+0x1ae8>
  402ac8:	and	x5, x3, #0x7ffffffffffff
  402acc:	mov	x6, x7
  402ad0:	b	402db8 <ferror@plt+0x1a18>
  402ad4:	cmp	x4, x9
  402ad8:	b.eq	402724 <ferror@plt+0x1384>  // b.none
  402adc:	cmp	w5, #0x74
  402ae0:	b.gt	402b64 <ferror@plt+0x17c4>
  402ae4:	cmp	w5, #0x3f
  402ae8:	b.gt	402b30 <ferror@plt+0x1790>
  402aec:	mov	w6, #0x40                  	// #64
  402af0:	sub	w6, w6, w5
  402af4:	lsr	x9, x1, x5
  402af8:	lsl	x1, x1, x6
  402afc:	cmp	x1, #0x0
  402b00:	lsl	x0, x2, x6
  402b04:	cset	x1, ne  // ne = any
  402b08:	orr	x0, x0, x9
  402b0c:	lsr	x2, x2, x5
  402b10:	orr	x0, x0, x1
  402b14:	subs	x7, x7, x0
  402b18:	sbc	x3, x3, x2
  402b1c:	b	402ac4 <ferror@plt+0x1724>
  402b20:	cmp	x4, x9
  402b24:	b.eq	402724 <ferror@plt+0x1384>  // b.none
  402b28:	orr	x2, x2, #0x8000000000000
  402b2c:	b	402adc <ferror@plt+0x173c>
  402b30:	sub	w0, w5, #0x40
  402b34:	mov	w6, #0x80                  	// #128
  402b38:	sub	w6, w6, w5
  402b3c:	cmp	w5, #0x40
  402b40:	lsr	x0, x2, x0
  402b44:	lsl	x2, x2, x6
  402b48:	csel	x2, x2, xzr, ne  // ne = any
  402b4c:	orr	x1, x2, x1
  402b50:	cmp	x1, #0x0
  402b54:	cset	x1, ne  // ne = any
  402b58:	orr	x0, x0, x1
  402b5c:	mov	x2, #0x0                   	// #0
  402b60:	b	402b14 <ferror@plt+0x1774>
  402b64:	orr	x1, x2, x1
  402b68:	cmp	x1, #0x0
  402b6c:	cset	x0, ne  // ne = any
  402b70:	b	402b5c <ferror@plt+0x17bc>
  402b74:	b.eq	402c74 <ferror@plt+0x18d4>  // b.none
  402b78:	mov	x5, #0x7fff                	// #32767
  402b7c:	cbnz	x4, 402c1c <ferror@plt+0x187c>
  402b80:	orr	x4, x3, x7
  402b84:	cbnz	x4, 402bb0 <ferror@plt+0x1810>
  402b88:	cmp	x12, x5
  402b8c:	b.ne	402ea8 <ferror@plt+0x1b08>  // b.any
  402b90:	orr	x0, x2, x1
  402b94:	cbz	x0, 402f14 <ferror@plt+0x1b74>
  402b98:	lsr	x0, x2, #50
  402b9c:	mov	x4, x6
  402ba0:	eor	x0, x0, #0x1
  402ba4:	mov	x8, x11
  402ba8:	and	w0, w0, #0x1
  402bac:	b	402810 <ferror@plt+0x1470>
  402bb0:	cmn	w0, #0x1
  402bb4:	b.ne	402bcc <ferror@plt+0x182c>  // b.any
  402bb8:	subs	x7, x1, x7
  402bbc:	sbc	x3, x2, x3
  402bc0:	mov	x4, x6
  402bc4:	mov	x8, x11
  402bc8:	b	402ac4 <ferror@plt+0x1724>
  402bcc:	cmp	x12, x5
  402bd0:	b.eq	402b90 <ferror@plt+0x17f0>  // b.none
  402bd4:	mvn	w0, w0
  402bd8:	cmp	w0, #0x74
  402bdc:	b.gt	402c64 <ferror@plt+0x18c4>
  402be0:	cmp	w0, #0x3f
  402be4:	b.gt	402c30 <ferror@plt+0x1890>
  402be8:	mov	w5, #0x40                  	// #64
  402bec:	sub	w5, w5, w0
  402bf0:	lsr	x8, x7, x0
  402bf4:	lsl	x7, x7, x5
  402bf8:	cmp	x7, #0x0
  402bfc:	lsl	x4, x3, x5
  402c00:	cset	x5, ne  // ne = any
  402c04:	orr	x4, x4, x8
  402c08:	lsr	x0, x3, x0
  402c0c:	orr	x4, x4, x5
  402c10:	subs	x7, x1, x4
  402c14:	sbc	x3, x2, x0
  402c18:	b	402bc0 <ferror@plt+0x1820>
  402c1c:	cmp	x12, x5
  402c20:	b.eq	402b90 <ferror@plt+0x17f0>  // b.none
  402c24:	neg	w0, w0
  402c28:	orr	x3, x3, #0x8000000000000
  402c2c:	b	402bd8 <ferror@plt+0x1838>
  402c30:	sub	w4, w0, #0x40
  402c34:	mov	w5, #0x80                  	// #128
  402c38:	sub	w5, w5, w0
  402c3c:	cmp	w0, #0x40
  402c40:	lsr	x4, x3, x4
  402c44:	lsl	x3, x3, x5
  402c48:	csel	x3, x3, xzr, ne  // ne = any
  402c4c:	orr	x3, x3, x7
  402c50:	cmp	x3, #0x0
  402c54:	cset	x0, ne  // ne = any
  402c58:	orr	x4, x4, x0
  402c5c:	mov	x0, #0x0                   	// #0
  402c60:	b	402c10 <ferror@plt+0x1870>
  402c64:	orr	x3, x3, x7
  402c68:	cmp	x3, #0x0
  402c6c:	cset	x4, ne  // ne = any
  402c70:	b	402c5c <ferror@plt+0x18bc>
  402c74:	add	x0, x4, #0x1
  402c78:	tst	x0, #0x7ffe
  402c7c:	b.ne	402d98 <ferror@plt+0x19f8>  // b.any
  402c80:	orr	x12, x3, x7
  402c84:	orr	x13, x2, x1
  402c88:	cbnz	x4, 402d04 <ferror@plt+0x1964>
  402c8c:	cbnz	x12, 402cc4 <ferror@plt+0x1924>
  402c90:	cbnz	x13, 402ec8 <ferror@plt+0x1b28>
  402c94:	and	x0, x10, #0xc00000
  402c98:	mov	x3, #0x0                   	// #0
  402c9c:	cmp	x0, #0x800, lsl #12
  402ca0:	mov	x7, #0x0                   	// #0
  402ca4:	cset	x8, eq  // eq = none
  402ca8:	orr	x0, x7, x3
  402cac:	mov	x2, x3
  402cb0:	cmp	x0, #0x0
  402cb4:	mov	x1, x7
  402cb8:	cset	w5, ne  // ne = any
  402cbc:	mov	x4, #0x0                   	// #0
  402cc0:	b	402a18 <ferror@plt+0x1678>
  402cc4:	cbz	x13, 402ca8 <ferror@plt+0x1908>
  402cc8:	subs	x4, x7, x1
  402ccc:	cmp	x7, x1
  402cd0:	sbc	x0, x3, x2
  402cd4:	tbz	x0, #51, 402ce8 <ferror@plt+0x1948>
  402cd8:	subs	x7, x1, x7
  402cdc:	sbc	x3, x2, x3
  402ce0:	mov	x8, x11
  402ce4:	b	402ca8 <ferror@plt+0x1908>
  402ce8:	orr	x7, x4, x0
  402cec:	cbnz	x7, 402ed4 <ferror@plt+0x1b34>
  402cf0:	and	x0, x10, #0xc00000
  402cf4:	cmp	x0, #0x800, lsl #12
  402cf8:	cset	x8, eq  // eq = none
  402cfc:	mov	x3, #0x0                   	// #0
  402d00:	b	402ca8 <ferror@plt+0x1908>
  402d04:	mov	x0, #0x7fff                	// #32767
  402d08:	cmp	x4, x0
  402d0c:	b.ne	402d6c <ferror@plt+0x19cc>  // b.any
  402d10:	cbz	x12, 403014 <ferror@plt+0x1c74>
  402d14:	lsr	x0, x3, #50
  402d18:	cmp	x6, x4
  402d1c:	eor	x0, x0, #0x1
  402d20:	and	w0, w0, #0x1
  402d24:	b.ne	402d90 <ferror@plt+0x19f0>  // b.any
  402d28:	cbz	x13, 40303c <ferror@plt+0x1c9c>
  402d2c:	tst	x2, #0x4000000000000
  402d30:	csinc	w0, w0, wzr, ne  // ne = any
  402d34:	cbz	x12, 402d84 <ferror@plt+0x19e4>
  402d38:	and	x9, x9, #0x1fffffffffffffff
  402d3c:	lsr	x4, x3, #3
  402d40:	orr	x1, x9, x3, lsl #61
  402d44:	tbz	x3, #50, 402d60 <ferror@plt+0x19c0>
  402d48:	lsr	x3, x2, #3
  402d4c:	tbnz	x2, #50, 402d60 <ferror@plt+0x19c0>
  402d50:	and	x1, x14, #0x1fffffffffffffff
  402d54:	mov	x4, x3
  402d58:	orr	x1, x1, x2, lsl #61
  402d5c:	mov	x8, x11
  402d60:	extr	x2, x4, x1, #61
  402d64:	lsl	x1, x1, #3
  402d68:	b	4029e0 <ferror@plt+0x1640>
  402d6c:	cmp	x6, x0
  402d70:	b.ne	402d7c <ferror@plt+0x19dc>  // b.any
  402d74:	mov	w0, #0x0                   	// #0
  402d78:	b	402d28 <ferror@plt+0x1988>
  402d7c:	mov	w0, #0x0                   	// #0
  402d80:	cbnz	x12, 402d90 <ferror@plt+0x19f0>
  402d84:	cbz	x13, 403040 <ferror@plt+0x1ca0>
  402d88:	mov	x8, x11
  402d8c:	b	4029e0 <ferror@plt+0x1640>
  402d90:	cbnz	x13, 402d38 <ferror@plt+0x1998>
  402d94:	b	4029f0 <ferror@plt+0x1650>
  402d98:	subs	x0, x7, x1
  402d9c:	cmp	x7, x1
  402da0:	mov	x6, x0
  402da4:	sbc	x5, x3, x2
  402da8:	tbz	x5, #51, 402e34 <ferror@plt+0x1a94>
  402dac:	subs	x6, x1, x7
  402db0:	mov	x8, x11
  402db4:	sbc	x5, x2, x3
  402db8:	clz	x0, x6
  402dbc:	cmp	x5, #0x0
  402dc0:	add	w0, w0, #0x40
  402dc4:	clz	x3, x5
  402dc8:	csel	w3, w0, w3, eq  // eq = none
  402dcc:	sub	w0, w3, #0xc
  402dd0:	cmp	w0, #0x3f
  402dd4:	b.gt	402e40 <ferror@plt+0x1aa0>
  402dd8:	neg	w3, w0
  402ddc:	lsl	x5, x5, x0
  402de0:	lsl	x7, x6, x0
  402de4:	lsr	x3, x6, x3
  402de8:	orr	x3, x3, x5
  402dec:	sxtw	x1, w0
  402df0:	cmp	x4, w0, sxtw
  402df4:	b.gt	402e80 <ferror@plt+0x1ae0>
  402df8:	sub	w4, w0, w4
  402dfc:	add	w2, w4, #0x1
  402e00:	cmp	w2, #0x3f
  402e04:	b.gt	402e50 <ferror@plt+0x1ab0>
  402e08:	mov	w1, #0x40                  	// #64
  402e0c:	sub	w1, w1, w2
  402e10:	lsr	x4, x7, x2
  402e14:	lsl	x0, x3, x1
  402e18:	orr	x0, x0, x4
  402e1c:	lsl	x1, x7, x1
  402e20:	cmp	x1, #0x0
  402e24:	cset	x1, ne  // ne = any
  402e28:	lsr	x3, x3, x2
  402e2c:	orr	x7, x0, x1
  402e30:	b	402ca8 <ferror@plt+0x1908>
  402e34:	orr	x7, x0, x5
  402e38:	cbnz	x7, 402db8 <ferror@plt+0x1a18>
  402e3c:	b	402cf0 <ferror@plt+0x1950>
  402e40:	sub	w3, w3, #0x4c
  402e44:	mov	x7, #0x0                   	// #0
  402e48:	lsl	x3, x6, x3
  402e4c:	b	402dec <ferror@plt+0x1a4c>
  402e50:	sub	w4, w4, #0x3f
  402e54:	mov	w0, #0x80                  	// #128
  402e58:	sub	w0, w0, w2
  402e5c:	cmp	w2, #0x40
  402e60:	lsr	x4, x3, x4
  402e64:	lsl	x3, x3, x0
  402e68:	csel	x3, x3, xzr, ne  // ne = any
  402e6c:	orr	x3, x7, x3
  402e70:	cmp	x3, #0x0
  402e74:	cset	x3, ne  // ne = any
  402e78:	orr	x7, x4, x3
  402e7c:	b	402cfc <ferror@plt+0x195c>
  402e80:	sub	x4, x4, x1
  402e84:	and	x3, x3, #0xfff7ffffffffffff
  402e88:	cbz	x4, 402ca8 <ferror@plt+0x1908>
  402e8c:	mov	x2, x3
  402e90:	mov	x1, x7
  402e94:	b	402714 <ferror@plt+0x1374>
  402e98:	mov	x3, x2
  402e9c:	mov	x7, x1
  402ea0:	mov	x4, x12
  402ea4:	b	402e88 <ferror@plt+0x1ae8>
  402ea8:	mov	x3, x2
  402eac:	mov	x7, x1
  402eb0:	mov	x4, x12
  402eb4:	mov	x8, x11
  402eb8:	b	402e88 <ferror@plt+0x1ae8>
  402ebc:	mov	x3, x2
  402ec0:	mov	x7, x1
  402ec4:	b	402ca8 <ferror@plt+0x1908>
  402ec8:	mov	x3, x2
  402ecc:	mov	x7, x1
  402ed0:	b	402ce0 <ferror@plt+0x1940>
  402ed4:	mov	x3, x0
  402ed8:	mov	x7, x4
  402edc:	b	402ca8 <ferror@plt+0x1908>
  402ee0:	mov	x4, x6
  402ee4:	mov	x2, #0x0                   	// #0
  402ee8:	mov	x1, #0x0                   	// #0
  402eec:	b	402714 <ferror@plt+0x1374>
  402ef0:	mov	x4, x0
  402ef4:	mov	x2, #0x0                   	// #0
  402ef8:	mov	w0, #0x14                  	// #20
  402efc:	b	402920 <ferror@plt+0x1580>
  402f00:	mov	x2, #0x0                   	// #0
  402f04:	mov	w0, #0x14                  	// #20
  402f08:	b	402810 <ferror@plt+0x1470>
  402f0c:	mov	x2, #0x0                   	// #0
  402f10:	b	402714 <ferror@plt+0x1374>
  402f14:	mov	x4, x6
  402f18:	mov	x8, x11
  402f1c:	mov	x2, #0x0                   	// #0
  402f20:	mov	x1, #0x0                   	// #0
  402f24:	b	402714 <ferror@plt+0x1374>
  402f28:	cbnz	x8, 402958 <ferror@plt+0x15b8>
  402f2c:	adds	x1, x1, #0x8
  402f30:	b	402954 <ferror@plt+0x15b4>
  402f34:	cbz	x8, 402958 <ferror@plt+0x15b8>
  402f38:	b	402f2c <ferror@plt+0x1b8c>
  402f3c:	cbz	w5, 402f4c <ferror@plt+0x1bac>
  402f40:	tbnz	w0, #4, 402f48 <ferror@plt+0x1ba8>
  402f44:	tbz	w10, #11, 402f4c <ferror@plt+0x1bac>
  402f48:	orr	w0, w0, #0x8
  402f4c:	tbz	x2, #51, 402f64 <ferror@plt+0x1bc4>
  402f50:	add	x4, x4, #0x1
  402f54:	mov	x3, #0x7fff                	// #32767
  402f58:	cmp	x4, x3
  402f5c:	b.eq	402fbc <ferror@plt+0x1c1c>  // b.none
  402f60:	and	x2, x2, #0xfff7ffffffffffff
  402f64:	mov	x3, #0x7fff                	// #32767
  402f68:	extr	x1, x2, x1, #3
  402f6c:	cmp	x4, x3
  402f70:	lsr	x2, x2, #3
  402f74:	b.ne	402f88 <ferror@plt+0x1be8>  // b.any
  402f78:	orr	x3, x1, x2
  402f7c:	orr	x2, x2, #0x800000000000
  402f80:	cmp	x3, #0x0
  402f84:	csel	x2, x2, xzr, ne  // ne = any
  402f88:	and	x4, x4, #0x7fff
  402f8c:	mov	x7, #0x0                   	// #0
  402f90:	bfxil	x7, x2, #0, #48
  402f94:	orr	w8, w4, w8, lsl #15
  402f98:	fmov	d0, x1
  402f9c:	bfi	x7, x8, #48, #16
  402fa0:	fmov	v0.d[1], x7
  402fa4:	cbz	w0, 402fb4 <ferror@plt+0x1c14>
  402fa8:	str	q0, [sp, #16]
  402fac:	bl	404bc4 <ferror@plt+0x3824>
  402fb0:	ldr	q0, [sp, #16]
  402fb4:	ldp	x29, x30, [sp], #32
  402fb8:	ret
  402fbc:	ands	x1, x10, #0xc00000
  402fc0:	b.eq	402fdc <ferror@plt+0x1c3c>  // b.none
  402fc4:	cmp	x1, #0x400, lsl #12
  402fc8:	b.ne	402fec <ferror@plt+0x1c4c>  // b.any
  402fcc:	cmp	x8, #0x0
  402fd0:	mov	x2, #0x7ffe                	// #32766
  402fd4:	csetm	x1, ne  // ne = any
  402fd8:	csel	x4, x4, x2, eq  // eq = none
  402fdc:	mov	w2, #0x14                  	// #20
  402fe0:	orr	w0, w0, w2
  402fe4:	mov	x2, x1
  402fe8:	b	402f64 <ferror@plt+0x1bc4>
  402fec:	cmp	x1, #0x800, lsl #12
  402ff0:	b.ne	403008 <ferror@plt+0x1c68>  // b.any
  402ff4:	cmp	x8, #0x0
  402ff8:	mov	x2, #0x7ffe                	// #32766
  402ffc:	csetm	x1, eq  // eq = none
  403000:	csel	x4, x4, x2, ne  // ne = any
  403004:	b	402fdc <ferror@plt+0x1c3c>
  403008:	mov	x1, #0xffffffffffffffff    	// #-1
  40300c:	mov	x4, #0x7ffe                	// #32766
  403010:	b	402fdc <ferror@plt+0x1c3c>
  403014:	cmp	x6, x4
  403018:	b.eq	402d74 <ferror@plt+0x19d4>  // b.none
  40301c:	mov	w0, #0x0                   	// #0
  403020:	b	402d84 <ferror@plt+0x19e4>
  403024:	cbz	x12, 4029e0 <ferror@plt+0x1640>
  403028:	b	4029f0 <ferror@plt+0x1650>
  40302c:	cmp	x6, x4
  403030:	b.eq	4029d0 <ferror@plt+0x1630>  // b.none
  403034:	mov	w0, #0x0                   	// #0
  403038:	b	4029e0 <ferror@plt+0x1640>
  40303c:	cbnz	x12, 4029f0 <ferror@plt+0x1650>
  403040:	mov	x8, #0x0                   	// #0
  403044:	mov	x2, #0x7ffffffffffff       	// #2251799813685247
  403048:	mov	x1, #0xfffffffffffffff8    	// #-8
  40304c:	mov	x4, #0x7fff                	// #32767
  403050:	mov	w0, #0x1                   	// #1
  403054:	b	402920 <ferror@plt+0x1580>
  403058:	stp	x29, x30, [sp, #-32]!
  40305c:	mov	x29, sp
  403060:	str	q0, [sp, #16]
  403064:	ldp	x1, x10, [sp, #16]
  403068:	str	q1, [sp, #16]
  40306c:	ldp	x8, x9, [sp, #16]
  403070:	mrs	x6, fpcr
  403074:	ubfx	x4, x10, #0, #48
  403078:	ubfx	x11, x10, #48, #15
  40307c:	lsr	x10, x10, #63
  403080:	and	w5, w10, #0xff
  403084:	cbz	w11, 4030b8 <ferror@plt+0x1d18>
  403088:	mov	w2, #0x7fff                	// #32767
  40308c:	cmp	w11, w2
  403090:	b.eq	403118 <ferror@plt+0x1d78>  // b.none
  403094:	and	x11, x11, #0xffff
  403098:	extr	x2, x4, x1, #61
  40309c:	mov	x12, #0xffffffffffffc001    	// #-16383
  4030a0:	orr	x2, x2, #0x8000000000000
  4030a4:	lsl	x1, x1, #3
  4030a8:	add	x11, x11, x12
  4030ac:	mov	x14, #0x0                   	// #0
  4030b0:	mov	w0, #0x0                   	// #0
  4030b4:	b	403134 <ferror@plt+0x1d94>
  4030b8:	orr	x2, x4, x1
  4030bc:	cbz	x2, 4031ac <ferror@plt+0x1e0c>
  4030c0:	clz	x2, x1
  4030c4:	cmp	x4, #0x0
  4030c8:	add	x2, x2, #0x40
  4030cc:	clz	x11, x4
  4030d0:	csel	x0, x2, x11, eq  // eq = none
  4030d4:	sub	x2, x0, #0xf
  4030d8:	cmp	x2, #0x3c
  4030dc:	b.gt	403108 <ferror@plt+0x1d68>
  4030e0:	add	w7, w2, #0x3
  4030e4:	mov	w3, #0x3d                  	// #61
  4030e8:	sub	w2, w3, w2
  4030ec:	lsl	x4, x4, x7
  4030f0:	lsr	x2, x1, x2
  4030f4:	orr	x2, x2, x4
  4030f8:	lsl	x1, x1, x7
  4030fc:	mov	x11, #0xffffffffffffc011    	// #-16367
  403100:	sub	x11, x11, x0
  403104:	b	4030ac <ferror@plt+0x1d0c>
  403108:	sub	w2, w2, #0x3d
  40310c:	lsl	x2, x1, x2
  403110:	mov	x1, #0x0                   	// #0
  403114:	b	4030fc <ferror@plt+0x1d5c>
  403118:	orr	x2, x4, x1
  40311c:	cbz	x2, 4031bc <ferror@plt+0x1e1c>
  403120:	lsr	x0, x4, #47
  403124:	mov	x2, x4
  403128:	eor	w0, w0, #0x1
  40312c:	mov	x11, #0x7fff                	// #32767
  403130:	mov	x14, #0x3                   	// #3
  403134:	lsr	x13, x9, #63
  403138:	ubfx	x7, x9, #0, #48
  40313c:	ubfx	x4, x9, #48, #15
  403140:	and	w3, w13, #0xff
  403144:	cbz	w4, 4031cc <ferror@plt+0x1e2c>
  403148:	mov	w9, #0x7fff                	// #32767
  40314c:	cmp	w4, w9
  403150:	b.eq	40322c <ferror@plt+0x1e8c>  // b.none
  403154:	and	x4, x4, #0xffff
  403158:	extr	x7, x7, x8, #61
  40315c:	mov	x9, #0xffffffffffffc001    	// #-16383
  403160:	orr	x7, x7, #0x8000000000000
  403164:	lsl	x8, x8, #3
  403168:	add	x4, x4, x9
  40316c:	mov	x12, #0x0                   	// #0
  403170:	eor	w5, w5, w3
  403174:	orr	x3, x12, x14, lsl #2
  403178:	sub	x3, x3, #0x1
  40317c:	and	x5, x5, #0xff
  403180:	sub	x9, x11, x4
  403184:	cmp	x3, #0xe
  403188:	b.hi	403270 <ferror@plt+0x1ed0>  // b.pmore
  40318c:	cmp	w3, #0xe
  403190:	b.hi	403270 <ferror@plt+0x1ed0>  // b.pmore
  403194:	adrp	x4, 405000 <ferror@plt+0x3c60>
  403198:	add	x4, x4, #0x318
  40319c:	ldrh	w3, [x4, w3, uxtw #1]
  4031a0:	adr	x4, 4031ac <ferror@plt+0x1e0c>
  4031a4:	add	x3, x4, w3, sxth #2
  4031a8:	br	x3
  4031ac:	mov	x1, #0x0                   	// #0
  4031b0:	mov	x11, #0x0                   	// #0
  4031b4:	mov	x14, #0x1                   	// #1
  4031b8:	b	4030b0 <ferror@plt+0x1d10>
  4031bc:	mov	x1, #0x0                   	// #0
  4031c0:	mov	x11, #0x7fff                	// #32767
  4031c4:	mov	x14, #0x2                   	// #2
  4031c8:	b	4030b0 <ferror@plt+0x1d10>
  4031cc:	orr	x4, x7, x8
  4031d0:	cbz	x4, 403248 <ferror@plt+0x1ea8>
  4031d4:	clz	x12, x8
  4031d8:	cmp	x7, #0x0
  4031dc:	add	x12, x12, #0x40
  4031e0:	clz	x9, x7
  4031e4:	csel	x9, x12, x9, eq  // eq = none
  4031e8:	sub	x12, x9, #0xf
  4031ec:	cmp	x12, #0x3c
  4031f0:	b.gt	40321c <ferror@plt+0x1e7c>
  4031f4:	add	w16, w12, #0x3
  4031f8:	mov	w15, #0x3d                  	// #61
  4031fc:	sub	w12, w15, w12
  403200:	lsl	x7, x7, x16
  403204:	lsr	x12, x8, x12
  403208:	orr	x7, x12, x7
  40320c:	lsl	x8, x8, x16
  403210:	mov	x4, #0xffffffffffffc011    	// #-16367
  403214:	sub	x4, x4, x9
  403218:	b	40316c <ferror@plt+0x1dcc>
  40321c:	sub	w7, w12, #0x3d
  403220:	lsl	x7, x8, x7
  403224:	mov	x8, #0x0                   	// #0
  403228:	b	403210 <ferror@plt+0x1e70>
  40322c:	orr	x4, x7, x8
  403230:	cbz	x4, 40325c <ferror@plt+0x1ebc>
  403234:	tst	x7, #0x800000000000
  403238:	mov	x4, #0x7fff                	// #32767
  40323c:	csinc	w0, w0, wzr, ne  // ne = any
  403240:	mov	x12, #0x3                   	// #3
  403244:	b	403170 <ferror@plt+0x1dd0>
  403248:	mov	x7, #0x0                   	// #0
  40324c:	mov	x8, #0x0                   	// #0
  403250:	mov	x4, #0x0                   	// #0
  403254:	mov	x12, #0x1                   	// #1
  403258:	b	403170 <ferror@plt+0x1dd0>
  40325c:	mov	x7, #0x0                   	// #0
  403260:	mov	x8, #0x0                   	// #0
  403264:	mov	x4, #0x7fff                	// #32767
  403268:	mov	x12, #0x2                   	// #2
  40326c:	b	403170 <ferror@plt+0x1dd0>
  403270:	cmp	x7, x2
  403274:	b.cc	403280 <ferror@plt+0x1ee0>  // b.lo, b.ul, b.last
  403278:	ccmp	x8, x1, #0x2, eq  // eq = none
  40327c:	b.hi	403518 <ferror@plt+0x2178>  // b.pmore
  403280:	lsl	x14, x1, #63
  403284:	extr	x1, x2, x1, #1
  403288:	lsr	x2, x2, #1
  40328c:	extr	x3, x7, x8, #52
  403290:	ubfx	x7, x7, #20, #32
  403294:	and	x13, x3, #0xffffffff
  403298:	lsl	x8, x8, #12
  40329c:	udiv	x10, x2, x7
  4032a0:	msub	x2, x10, x7, x2
  4032a4:	mul	x11, x13, x10
  4032a8:	extr	x2, x2, x1, #32
  4032ac:	cmp	x11, x2
  4032b0:	b.ls	403524 <ferror@plt+0x2184>  // b.plast
  4032b4:	sub	x4, x10, #0x1
  4032b8:	adds	x2, x3, x2
  4032bc:	b.cs	4032d0 <ferror@plt+0x1f30>  // b.hs, b.nlast
  4032c0:	cmp	x11, x2
  4032c4:	b.ls	4032d0 <ferror@plt+0x1f30>  // b.plast
  4032c8:	sub	x4, x10, #0x2
  4032cc:	add	x2, x2, x3
  4032d0:	sub	x2, x2, x11
  4032d4:	and	x1, x1, #0xffffffff
  4032d8:	udiv	x10, x2, x7
  4032dc:	msub	x2, x10, x7, x2
  4032e0:	mul	x11, x13, x10
  4032e4:	orr	x1, x1, x2, lsl #32
  4032e8:	cmp	x11, x1
  4032ec:	b.ls	40352c <ferror@plt+0x218c>  // b.plast
  4032f0:	sub	x2, x10, #0x1
  4032f4:	adds	x1, x3, x1
  4032f8:	b.cs	40330c <ferror@plt+0x1f6c>  // b.hs, b.nlast
  4032fc:	cmp	x11, x1
  403300:	b.ls	40330c <ferror@plt+0x1f6c>  // b.plast
  403304:	sub	x2, x10, #0x2
  403308:	add	x1, x1, x3
  40330c:	orr	x4, x2, x4, lsl #32
  403310:	and	x15, x8, #0xffffffff
  403314:	lsr	x10, x8, #32
  403318:	sub	x1, x1, x11
  40331c:	lsr	x12, x4, #32
  403320:	and	x11, x4, #0xffffffff
  403324:	mul	x16, x12, x15
  403328:	mul	x2, x11, x15
  40332c:	madd	x11, x10, x11, x16
  403330:	mul	x12, x12, x10
  403334:	add	x11, x11, x2, lsr #32
  403338:	cmp	x16, x11
  40333c:	b.ls	403348 <ferror@plt+0x1fa8>  // b.plast
  403340:	mov	x16, #0x100000000           	// #4294967296
  403344:	add	x12, x12, x16
  403348:	add	x12, x12, x11, lsr #32
  40334c:	and	x2, x2, #0xffffffff
  403350:	add	x11, x2, x11, lsl #32
  403354:	cmp	x1, x12
  403358:	b.cc	403364 <ferror@plt+0x1fc4>  // b.lo, b.ul, b.last
  40335c:	ccmp	x14, x11, #0x2, eq  // eq = none
  403360:	b.cs	403534 <ferror@plt+0x2194>  // b.hs, b.nlast
  403364:	adds	x16, x14, x8
  403368:	sub	x2, x4, #0x1
  40336c:	adc	x1, x1, x3
  403370:	cset	x17, cs  // cs = hs, nlast
  403374:	mov	x14, x16
  403378:	cmp	x3, x1
  40337c:	b.cc	40338c <ferror@plt+0x1fec>  // b.lo, b.ul, b.last
  403380:	cmp	x17, #0x0
  403384:	ccmp	x3, x1, #0x0, eq  // eq = none
  403388:	b.ne	4033a8 <ferror@plt+0x2008>  // b.any
  40338c:	cmp	x12, x1
  403390:	b.hi	40339c <ferror@plt+0x1ffc>  // b.pmore
  403394:	ccmp	x11, x16, #0x0, eq  // eq = none
  403398:	b.ls	4033a8 <ferror@plt+0x2008>  // b.plast
  40339c:	adds	x14, x8, x16
  4033a0:	sub	x2, x4, #0x2
  4033a4:	adc	x1, x1, x3
  4033a8:	subs	x16, x14, x11
  4033ac:	cmp	x14, x11
  4033b0:	sbc	x1, x1, x12
  4033b4:	cmp	x3, x1
  4033b8:	b.eq	4035c8 <ferror@plt+0x2228>  // b.none
  4033bc:	udiv	x12, x1, x7
  4033c0:	msub	x1, x12, x7, x1
  4033c4:	mul	x4, x13, x12
  4033c8:	extr	x1, x1, x16, #32
  4033cc:	cmp	x4, x1
  4033d0:	b.ls	40353c <ferror@plt+0x219c>  // b.plast
  4033d4:	sub	x11, x12, #0x1
  4033d8:	adds	x1, x3, x1
  4033dc:	b.cs	4033f0 <ferror@plt+0x2050>  // b.hs, b.nlast
  4033e0:	cmp	x4, x1
  4033e4:	b.ls	4033f0 <ferror@plt+0x2050>  // b.plast
  4033e8:	sub	x11, x12, #0x2
  4033ec:	add	x1, x1, x3
  4033f0:	sub	x1, x1, x4
  4033f4:	and	x16, x16, #0xffffffff
  4033f8:	udiv	x12, x1, x7
  4033fc:	msub	x4, x12, x7, x1
  403400:	mul	x13, x13, x12
  403404:	orr	x4, x16, x4, lsl #32
  403408:	cmp	x13, x4
  40340c:	b.ls	403544 <ferror@plt+0x21a4>  // b.plast
  403410:	sub	x1, x12, #0x1
  403414:	adds	x4, x3, x4
  403418:	b.cs	40342c <ferror@plt+0x208c>  // b.hs, b.nlast
  40341c:	cmp	x13, x4
  403420:	b.ls	40342c <ferror@plt+0x208c>  // b.plast
  403424:	sub	x1, x12, #0x2
  403428:	add	x4, x4, x3
  40342c:	orr	x11, x1, x11, lsl #32
  403430:	sub	x4, x4, x13
  403434:	and	x12, x11, #0xffffffff
  403438:	lsr	x7, x11, #32
  40343c:	mul	x1, x15, x12
  403440:	mul	x15, x7, x15
  403444:	mul	x7, x10, x7
  403448:	madd	x10, x10, x12, x15
  40344c:	add	x10, x10, x1, lsr #32
  403450:	cmp	x15, x10
  403454:	b.ls	403460 <ferror@plt+0x20c0>  // b.plast
  403458:	mov	x12, #0x100000000           	// #4294967296
  40345c:	add	x7, x7, x12
  403460:	add	x7, x7, x10, lsr #32
  403464:	and	x1, x1, #0xffffffff
  403468:	add	x10, x1, x10, lsl #32
  40346c:	cmp	x4, x7
  403470:	b.cc	403480 <ferror@plt+0x20e0>  // b.lo, b.ul, b.last
  403474:	cmp	x10, #0x0
  403478:	ccmp	x4, x7, #0x0, ne  // ne = any
  40347c:	b.ne	40354c <ferror@plt+0x21ac>  // b.any
  403480:	adds	x12, x3, x4
  403484:	sub	x1, x11, #0x1
  403488:	mov	x4, x12
  40348c:	b.cs	4034b8 <ferror@plt+0x2118>  // b.hs, b.nlast
  403490:	cmp	x12, x7
  403494:	b.cc	4034a0 <ferror@plt+0x2100>  // b.lo, b.ul, b.last
  403498:	ccmp	x8, x10, #0x2, eq  // eq = none
  40349c:	b.cs	4034b8 <ferror@plt+0x2118>  // b.hs, b.nlast
  4034a0:	sub	x1, x11, #0x2
  4034a4:	lsl	x11, x8, #1
  4034a8:	cmp	x8, x11
  4034ac:	mov	x8, x11
  4034b0:	cinc	x4, x3, hi  // hi = pmore
  4034b4:	add	x4, x12, x4
  4034b8:	cmp	x4, x7
  4034bc:	mov	x3, x1
  4034c0:	ccmp	x8, x10, #0x0, eq  // eq = none
  4034c4:	orr	x1, x1, #0x1
  4034c8:	csel	x1, x1, x3, ne  // ne = any
  4034cc:	mov	x3, #0x3fff                	// #16383
  4034d0:	add	x3, x9, x3
  4034d4:	cmp	x3, #0x0
  4034d8:	b.le	403694 <ferror@plt+0x22f4>
  4034dc:	tst	x1, #0x7
  4034e0:	b.eq	4035e0 <ferror@plt+0x2240>  // b.none
  4034e4:	and	x4, x6, #0xc00000
  4034e8:	orr	w0, w0, #0x10
  4034ec:	cmp	x4, #0x400, lsl #12
  4034f0:	b.eq	4035d0 <ferror@plt+0x2230>  // b.none
  4034f4:	cmp	x4, #0x800, lsl #12
  4034f8:	b.eq	4035dc <ferror@plt+0x223c>  // b.none
  4034fc:	cbnz	x4, 4035e0 <ferror@plt+0x2240>
  403500:	and	x4, x1, #0xf
  403504:	cmp	x4, #0x4
  403508:	b.eq	4035e0 <ferror@plt+0x2240>  // b.none
  40350c:	adds	x1, x1, #0x4
  403510:	cinc	x2, x2, cs  // cs = hs, nlast
  403514:	b	4035e0 <ferror@plt+0x2240>
  403518:	sub	x9, x9, #0x1
  40351c:	mov	x14, #0x0                   	// #0
  403520:	b	40328c <ferror@plt+0x1eec>
  403524:	mov	x4, x10
  403528:	b	4032d0 <ferror@plt+0x1f30>
  40352c:	mov	x2, x10
  403530:	b	40330c <ferror@plt+0x1f6c>
  403534:	mov	x2, x4
  403538:	b	4033a8 <ferror@plt+0x2008>
  40353c:	mov	x11, x12
  403540:	b	4033f0 <ferror@plt+0x2050>
  403544:	mov	x1, x12
  403548:	b	40342c <ferror@plt+0x208c>
  40354c:	mov	x1, x11
  403550:	mov	x8, #0x0                   	// #0
  403554:	b	4034b8 <ferror@plt+0x2118>
  403558:	tbz	x2, #47, 40356c <ferror@plt+0x21cc>
  40355c:	tbnz	x7, #47, 40356c <ferror@plt+0x21cc>
  403560:	mov	x2, x7
  403564:	mov	x1, x8
  403568:	mov	x10, x13
  40356c:	orr	x2, x2, #0x800000000000
  403570:	mov	x5, x10
  403574:	mov	x3, #0x7fff                	// #32767
  403578:	b	403600 <ferror@plt+0x2260>
  40357c:	orr	w0, w0, #0x2
  403580:	mov	x2, #0x0                   	// #0
  403584:	mov	x1, #0x0                   	// #0
  403588:	b	403574 <ferror@plt+0x21d4>
  40358c:	mov	x5, x10
  403590:	mov	x12, x14
  403594:	cmp	x12, #0x1
  403598:	b.eq	4037fc <ferror@plt+0x245c>  // b.none
  40359c:	cbz	x12, 4034cc <ferror@plt+0x212c>
  4035a0:	cmp	x12, #0x2
  4035a4:	b.eq	403580 <ferror@plt+0x21e0>  // b.none
  4035a8:	cmp	x12, #0x3
  4035ac:	b.ne	4034cc <ferror@plt+0x212c>  // b.any
  4035b0:	mov	x10, x5
  4035b4:	b	40356c <ferror@plt+0x21cc>
  4035b8:	mov	x2, x7
  4035bc:	mov	x1, x8
  4035c0:	mov	x5, x13
  4035c4:	b	403594 <ferror@plt+0x21f4>
  4035c8:	mov	x1, #0xffffffffffffffff    	// #-1
  4035cc:	b	4034cc <ferror@plt+0x212c>
  4035d0:	cbnz	x5, 4035e0 <ferror@plt+0x2240>
  4035d4:	adds	x1, x1, #0x8
  4035d8:	b	403510 <ferror@plt+0x2170>
  4035dc:	cbnz	x5, 4035d4 <ferror@plt+0x2234>
  4035e0:	tbz	x2, #52, 4035ec <ferror@plt+0x224c>
  4035e4:	and	x2, x2, #0xffefffffffffffff
  4035e8:	add	x3, x9, #0x4, lsl #12
  4035ec:	mov	x4, #0x7ffe                	// #32766
  4035f0:	cmp	x3, x4
  4035f4:	b.gt	403634 <ferror@plt+0x2294>
  4035f8:	extr	x1, x2, x1, #3
  4035fc:	lsr	x2, x2, #3
  403600:	and	x3, x3, #0x7fff
  403604:	mov	x7, #0x0                   	// #0
  403608:	bfxil	x7, x2, #0, #48
  40360c:	orr	w3, w3, w5, lsl #15
  403610:	fmov	d0, x1
  403614:	bfi	x7, x3, #48, #16
  403618:	fmov	v0.d[1], x7
  40361c:	cbz	w0, 40362c <ferror@plt+0x228c>
  403620:	str	q0, [sp, #16]
  403624:	bl	404bc4 <ferror@plt+0x3824>
  403628:	ldr	q0, [sp, #16]
  40362c:	ldp	x29, x30, [sp], #32
  403630:	ret
  403634:	and	x1, x6, #0xc00000
  403638:	cmp	x1, #0x400, lsl #12
  40363c:	b.eq	403660 <ferror@plt+0x22c0>  // b.none
  403640:	cmp	x1, #0x800, lsl #12
  403644:	b.eq	403674 <ferror@plt+0x22d4>  // b.none
  403648:	cbnz	x1, 403688 <ferror@plt+0x22e8>
  40364c:	mov	x3, #0x7fff                	// #32767
  403650:	mov	w2, #0x14                  	// #20
  403654:	orr	w0, w0, w2
  403658:	mov	x2, x1
  40365c:	b	403600 <ferror@plt+0x2260>
  403660:	cmp	x5, #0x0
  403664:	mov	x2, #0x7fff                	// #32767
  403668:	csetm	x1, ne  // ne = any
  40366c:	csel	x3, x2, x4, eq  // eq = none
  403670:	b	403650 <ferror@plt+0x22b0>
  403674:	cmp	x5, #0x0
  403678:	mov	x2, #0x7fff                	// #32767
  40367c:	csetm	x1, eq  // eq = none
  403680:	csel	x3, x2, x4, ne  // ne = any
  403684:	b	403650 <ferror@plt+0x22b0>
  403688:	mov	x3, x4
  40368c:	mov	x1, #0xffffffffffffffff    	// #-1
  403690:	b	403650 <ferror@plt+0x22b0>
  403694:	mov	x4, #0x1                   	// #1
  403698:	sub	x3, x4, x3
  40369c:	cmp	x3, #0x74
  4036a0:	b.gt	403788 <ferror@plt+0x23e8>
  4036a4:	cmp	x3, #0x3f
  4036a8:	b.gt	403710 <ferror@plt+0x2370>
  4036ac:	mov	w7, #0x40                  	// #64
  4036b0:	sub	w7, w7, w3
  4036b4:	lsr	x8, x1, x3
  4036b8:	lsl	x1, x1, x7
  4036bc:	cmp	x1, #0x0
  4036c0:	lsl	x4, x2, x7
  4036c4:	cset	x1, ne  // ne = any
  4036c8:	orr	x4, x4, x8
  4036cc:	lsr	x2, x2, x3
  4036d0:	orr	x1, x4, x1
  4036d4:	tst	x1, #0x7
  4036d8:	b.eq	403754 <ferror@plt+0x23b4>  // b.none
  4036dc:	and	x3, x6, #0xc00000
  4036e0:	orr	w0, w0, #0x10
  4036e4:	cmp	x3, #0x400, lsl #12
  4036e8:	b.eq	403744 <ferror@plt+0x23a4>  // b.none
  4036ec:	cmp	x3, #0x800, lsl #12
  4036f0:	b.eq	403750 <ferror@plt+0x23b0>  // b.none
  4036f4:	cbnz	x3, 403754 <ferror@plt+0x23b4>
  4036f8:	and	x3, x1, #0xf
  4036fc:	cmp	x3, #0x4
  403700:	b.eq	403754 <ferror@plt+0x23b4>  // b.none
  403704:	adds	x1, x1, #0x4
  403708:	cinc	x2, x2, cs  // cs = hs, nlast
  40370c:	b	403754 <ferror@plt+0x23b4>
  403710:	sub	w4, w3, #0x40
  403714:	mov	w7, #0x80                  	// #128
  403718:	sub	w7, w7, w3
  40371c:	cmp	x3, #0x40
  403720:	lsr	x4, x2, x4
  403724:	lsl	x2, x2, x7
  403728:	csel	x2, x2, xzr, ne  // ne = any
  40372c:	orr	x1, x2, x1
  403730:	mov	x2, #0x0                   	// #0
  403734:	cmp	x1, #0x0
  403738:	cset	x1, ne  // ne = any
  40373c:	orr	x1, x4, x1
  403740:	b	4036d4 <ferror@plt+0x2334>
  403744:	cbnz	x5, 403754 <ferror@plt+0x23b4>
  403748:	adds	x1, x1, #0x8
  40374c:	b	403708 <ferror@plt+0x2368>
  403750:	cbnz	x5, 403748 <ferror@plt+0x23a8>
  403754:	tbz	x2, #51, 403770 <ferror@plt+0x23d0>
  403758:	orr	w0, w0, #0x10
  40375c:	mov	x2, #0x0                   	// #0
  403760:	mov	x1, #0x0                   	// #0
  403764:	mov	x3, #0x1                   	// #1
  403768:	orr	w0, w0, #0x8
  40376c:	b	403600 <ferror@plt+0x2260>
  403770:	mov	x3, #0x0                   	// #0
  403774:	extr	x1, x2, x1, #3
  403778:	lsr	x2, x2, #3
  40377c:	tbnz	w0, #4, 403768 <ferror@plt+0x23c8>
  403780:	tbz	w6, #11, 403600 <ferror@plt+0x2260>
  403784:	b	403768 <ferror@plt+0x23c8>
  403788:	orr	x1, x1, x2
  40378c:	cbz	x1, 4037b8 <ferror@plt+0x2418>
  403790:	and	x6, x6, #0xc00000
  403794:	orr	w0, w0, #0x10
  403798:	cmp	x6, #0x400, lsl #12
  40379c:	b.eq	4037c8 <ferror@plt+0x2428>  // b.none
  4037a0:	cmp	x6, #0x800, lsl #12
  4037a4:	b.eq	4037d8 <ferror@plt+0x2438>  // b.none
  4037a8:	cmp	x6, #0x0
  4037ac:	mov	x1, #0x5                   	// #5
  4037b0:	csel	x4, x4, x1, ne  // ne = any
  4037b4:	lsr	x1, x4, #3
  4037b8:	orr	w0, w0, #0x8
  4037bc:	mov	x2, #0x0                   	// #0
  4037c0:	mov	x3, #0x0                   	// #0
  4037c4:	b	403600 <ferror@plt+0x2260>
  4037c8:	cmp	x5, #0x0
  4037cc:	mov	x1, #0x9                   	// #9
  4037d0:	csel	x4, x1, x4, eq  // eq = none
  4037d4:	b	4037b4 <ferror@plt+0x2414>
  4037d8:	cmp	x5, #0x0
  4037dc:	mov	x1, #0x9                   	// #9
  4037e0:	csel	x4, x1, x4, ne  // ne = any
  4037e4:	b	4037b4 <ferror@plt+0x2414>
  4037e8:	mov	x2, #0xffffffffffff        	// #281474976710655
  4037ec:	mov	x1, #0xffffffffffffffff    	// #-1
  4037f0:	mov	w0, #0x1                   	// #1
  4037f4:	mov	x10, #0x0                   	// #0
  4037f8:	b	40356c <ferror@plt+0x21cc>
  4037fc:	mov	x2, #0x0                   	// #0
  403800:	mov	x1, #0x0                   	// #0
  403804:	b	4037c0 <ferror@plt+0x2420>
  403808:	stp	x29, x30, [sp, #-32]!
  40380c:	mov	x29, sp
  403810:	str	q0, [sp, #16]
  403814:	ldp	x8, x4, [sp, #16]
  403818:	str	q1, [sp, #16]
  40381c:	ldp	x1, x9, [sp, #16]
  403820:	mrs	x6, fpcr
  403824:	ubfx	x11, x4, #0, #48
  403828:	ubfx	x10, x4, #48, #15
  40382c:	lsr	x4, x4, #63
  403830:	and	w5, w4, #0xff
  403834:	cbz	w10, 403868 <ferror@plt+0x24c8>
  403838:	mov	w2, #0x7fff                	// #32767
  40383c:	cmp	w10, w2
  403840:	b.eq	4038c8 <ferror@plt+0x2528>  // b.none
  403844:	and	x10, x10, #0xffff
  403848:	extr	x11, x11, x8, #61
  40384c:	mov	x12, #0xffffffffffffc001    	// #-16383
  403850:	orr	x11, x11, #0x8000000000000
  403854:	lsl	x2, x8, #3
  403858:	add	x10, x10, x12
  40385c:	mov	x15, #0x0                   	// #0
  403860:	mov	w0, #0x0                   	// #0
  403864:	b	4038e8 <ferror@plt+0x2548>
  403868:	orr	x2, x11, x8
  40386c:	cbz	x2, 403968 <ferror@plt+0x25c8>
  403870:	clz	x2, x8
  403874:	cmp	x11, #0x0
  403878:	clz	x0, x11
  40387c:	add	x2, x2, #0x40
  403880:	csel	x0, x2, x0, eq  // eq = none
  403884:	sub	x7, x0, #0xf
  403888:	cmp	x7, #0x3c
  40388c:	b.gt	4038b8 <ferror@plt+0x2518>
  403890:	add	w2, w7, #0x3
  403894:	mov	w10, #0x3d                  	// #61
  403898:	sub	w7, w10, w7
  40389c:	lsl	x11, x11, x2
  4038a0:	lsr	x7, x8, x7
  4038a4:	orr	x11, x7, x11
  4038a8:	lsl	x2, x8, x2
  4038ac:	mov	x10, #0xffffffffffffc011    	// #-16367
  4038b0:	sub	x10, x10, x0
  4038b4:	b	40385c <ferror@plt+0x24bc>
  4038b8:	sub	w11, w7, #0x3d
  4038bc:	mov	x2, #0x0                   	// #0
  4038c0:	lsl	x11, x8, x11
  4038c4:	b	4038ac <ferror@plt+0x250c>
  4038c8:	orr	x2, x11, x8
  4038cc:	cbz	x2, 403978 <ferror@plt+0x25d8>
  4038d0:	lsr	x0, x11, #47
  4038d4:	mov	x2, x8
  4038d8:	eor	x0, x0, #0x1
  4038dc:	mov	x10, #0x7fff                	// #32767
  4038e0:	and	w0, w0, #0x1
  4038e4:	mov	x15, #0x3                   	// #3
  4038e8:	lsr	x8, x9, #63
  4038ec:	ubfx	x12, x9, #0, #48
  4038f0:	ubfx	x7, x9, #48, #15
  4038f4:	and	w3, w8, #0xff
  4038f8:	mov	x16, x8
  4038fc:	cbz	w7, 403988 <ferror@plt+0x25e8>
  403900:	mov	w8, #0x7fff                	// #32767
  403904:	cmp	w7, w8
  403908:	b.eq	4039e8 <ferror@plt+0x2648>  // b.none
  40390c:	and	x7, x7, #0xffff
  403910:	extr	x12, x12, x1, #61
  403914:	mov	x8, #0xffffffffffffc001    	// #-16383
  403918:	orr	x12, x12, #0x8000000000000
  40391c:	lsl	x1, x1, #3
  403920:	add	x7, x7, x8
  403924:	mov	x8, #0x0                   	// #0
  403928:	eor	w5, w5, w3
  40392c:	orr	x3, x8, x15, lsl #2
  403930:	add	x10, x7, x10
  403934:	sub	x3, x3, #0x1
  403938:	and	x5, x5, #0xff
  40393c:	add	x9, x10, #0x1
  403940:	cmp	x3, #0xe
  403944:	b.hi	403a5c <ferror@plt+0x26bc>  // b.pmore
  403948:	cmp	w3, #0xe
  40394c:	b.hi	403a5c <ferror@plt+0x26bc>  // b.pmore
  403950:	adrp	x7, 405000 <ferror@plt+0x3c60>
  403954:	add	x7, x7, #0x338
  403958:	ldrh	w3, [x7, w3, uxtw #1]
  40395c:	adr	x7, 403968 <ferror@plt+0x25c8>
  403960:	add	x3, x7, w3, sxth #2
  403964:	br	x3
  403968:	mov	x11, #0x0                   	// #0
  40396c:	mov	x10, #0x0                   	// #0
  403970:	mov	x15, #0x1                   	// #1
  403974:	b	403860 <ferror@plt+0x24c0>
  403978:	mov	x11, #0x0                   	// #0
  40397c:	mov	x10, #0x7fff                	// #32767
  403980:	mov	x15, #0x2                   	// #2
  403984:	b	403860 <ferror@plt+0x24c0>
  403988:	orr	x7, x12, x1
  40398c:	cbz	x7, 403a04 <ferror@plt+0x2664>
  403990:	clz	x13, x1
  403994:	cmp	x12, #0x0
  403998:	add	x13, x13, #0x40
  40399c:	clz	x7, x12
  4039a0:	csel	x9, x13, x7, eq  // eq = none
  4039a4:	sub	x13, x9, #0xf
  4039a8:	cmp	x13, #0x3c
  4039ac:	b.gt	4039d8 <ferror@plt+0x2638>
  4039b0:	add	w7, w13, #0x3
  4039b4:	mov	w14, #0x3d                  	// #61
  4039b8:	sub	w13, w14, w13
  4039bc:	lsl	x12, x12, x7
  4039c0:	lsr	x13, x1, x13
  4039c4:	orr	x12, x13, x12
  4039c8:	lsl	x1, x1, x7
  4039cc:	mov	x7, #0xffffffffffffc011    	// #-16367
  4039d0:	sub	x7, x7, x9
  4039d4:	b	403924 <ferror@plt+0x2584>
  4039d8:	sub	w12, w13, #0x3d
  4039dc:	lsl	x12, x1, x12
  4039e0:	mov	x1, #0x0                   	// #0
  4039e4:	b	4039cc <ferror@plt+0x262c>
  4039e8:	orr	x7, x12, x1
  4039ec:	cbz	x7, 403a18 <ferror@plt+0x2678>
  4039f0:	tst	x12, #0x800000000000
  4039f4:	mov	x7, #0x7fff                	// #32767
  4039f8:	csinc	w0, w0, wzr, ne  // ne = any
  4039fc:	mov	x8, #0x3                   	// #3
  403a00:	b	403928 <ferror@plt+0x2588>
  403a04:	mov	x12, #0x0                   	// #0
  403a08:	mov	x1, #0x0                   	// #0
  403a0c:	mov	x7, #0x0                   	// #0
  403a10:	mov	x8, #0x1                   	// #1
  403a14:	b	403928 <ferror@plt+0x2588>
  403a18:	mov	x12, #0x0                   	// #0
  403a1c:	mov	x1, #0x0                   	// #0
  403a20:	mov	x7, #0x7fff                	// #32767
  403a24:	mov	x8, #0x2                   	// #2
  403a28:	b	403928 <ferror@plt+0x2588>
  403a2c:	mov	x12, x11
  403a30:	mov	x1, x2
  403a34:	mov	x8, x15
  403a38:	cmp	x8, #0x2
  403a3c:	b.eq	403e88 <ferror@plt+0x2ae8>  // b.none
  403a40:	cmp	x8, #0x3
  403a44:	b.eq	403e78 <ferror@plt+0x2ad8>  // b.none
  403a48:	cmp	x8, #0x1
  403a4c:	b.ne	403bbc <ferror@plt+0x281c>  // b.any
  403a50:	mov	x1, #0x0                   	// #0
  403a54:	mov	x2, #0x0                   	// #0
  403a58:	b	403e3c <ferror@plt+0x2a9c>
  403a5c:	lsr	x14, x2, #32
  403a60:	and	x15, x1, #0xffffffff
  403a64:	lsr	x4, x1, #32
  403a68:	and	x2, x2, #0xffffffff
  403a6c:	mul	x1, x14, x15
  403a70:	mul	x3, x15, x2
  403a74:	madd	x13, x4, x2, x1
  403a78:	mul	x17, x14, x4
  403a7c:	add	x13, x13, x3, lsr #32
  403a80:	cmp	x1, x13
  403a84:	b.ls	403a90 <ferror@plt+0x26f0>  // b.plast
  403a88:	mov	x1, #0x100000000           	// #4294967296
  403a8c:	add	x17, x17, x1
  403a90:	and	x3, x3, #0xffffffff
  403a94:	and	x1, x12, #0xffffffff
  403a98:	lsr	x7, x13, #32
  403a9c:	add	x13, x3, x13, lsl #32
  403aa0:	lsr	x3, x12, #32
  403aa4:	mul	x12, x14, x1
  403aa8:	mul	x18, x2, x1
  403aac:	madd	x2, x3, x2, x12
  403ab0:	mul	x14, x14, x3
  403ab4:	add	x8, x2, x18, lsr #32
  403ab8:	cmp	x12, x8
  403abc:	b.ls	403ac8 <ferror@plt+0x2728>  // b.plast
  403ac0:	mov	x2, #0x100000000           	// #4294967296
  403ac4:	add	x14, x14, x2
  403ac8:	lsr	x16, x11, #32
  403acc:	and	x11, x11, #0xffffffff
  403ad0:	and	x18, x18, #0xffffffff
  403ad4:	add	x14, x14, x8, lsr #32
  403ad8:	add	x18, x18, x8, lsl #32
  403adc:	mul	x8, x15, x11
  403ae0:	add	x7, x7, x18
  403ae4:	mul	x15, x16, x15
  403ae8:	mul	x2, x4, x16
  403aec:	madd	x4, x4, x11, x15
  403af0:	add	x4, x4, x8, lsr #32
  403af4:	cmp	x15, x4
  403af8:	b.ls	403b04 <ferror@plt+0x2764>  // b.plast
  403afc:	mov	x12, #0x100000000           	// #4294967296
  403b00:	add	x2, x2, x12
  403b04:	mul	x12, x16, x1
  403b08:	and	x8, x8, #0xffffffff
  403b0c:	mul	x16, x3, x16
  403b10:	add	x15, x2, x4, lsr #32
  403b14:	madd	x3, x3, x11, x12
  403b18:	add	x8, x8, x4, lsl #32
  403b1c:	mul	x4, x11, x1
  403b20:	add	x3, x3, x4, lsr #32
  403b24:	cmp	x12, x3
  403b28:	b.ls	403b34 <ferror@plt+0x2794>  // b.plast
  403b2c:	mov	x1, #0x100000000           	// #4294967296
  403b30:	add	x16, x16, x1
  403b34:	and	x2, x4, #0xffffffff
  403b38:	add	x7, x17, x7
  403b3c:	add	x2, x2, x3, lsl #32
  403b40:	lsr	x3, x3, #32
  403b44:	adds	x2, x2, x14
  403b48:	cset	x4, cs  // cs = hs, nlast
  403b4c:	cmp	x7, x18
  403b50:	cset	x1, cc  // cc = lo, ul, last
  403b54:	adds	x2, x2, x1
  403b58:	cset	x1, cs  // cs = hs, nlast
  403b5c:	cmp	x4, #0x0
  403b60:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  403b64:	cinc	x3, x3, ne  // ne = any
  403b68:	adds	x7, x7, x8
  403b6c:	cset	x1, cs  // cs = hs, nlast
  403b70:	adds	x2, x2, x15
  403b74:	cset	x4, cs  // cs = hs, nlast
  403b78:	adds	x2, x2, x1
  403b7c:	cset	x1, cs  // cs = hs, nlast
  403b80:	cmp	x4, #0x0
  403b84:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  403b88:	orr	x13, x13, x7, lsl #13
  403b8c:	cinc	x1, x16, ne  // ne = any
  403b90:	cmp	x13, #0x0
  403b94:	add	x3, x1, x3
  403b98:	cset	x1, ne  // ne = any
  403b9c:	orr	x7, x1, x7, lsr #51
  403ba0:	orr	x1, x7, x2, lsl #13
  403ba4:	extr	x12, x3, x2, #51
  403ba8:	tbz	x3, #39, 403c44 <ferror@plt+0x28a4>
  403bac:	and	x2, x1, #0x1
  403bb0:	orr	x1, x2, x1, lsr #1
  403bb4:	orr	x1, x1, x12, lsl #63
  403bb8:	lsr	x12, x12, #1
  403bbc:	mov	x2, #0x3fff                	// #16383
  403bc0:	add	x3, x9, x2
  403bc4:	cmp	x3, #0x0
  403bc8:	b.le	403d10 <ferror@plt+0x2970>
  403bcc:	tst	x1, #0x7
  403bd0:	b.eq	403c5c <ferror@plt+0x28bc>  // b.none
  403bd4:	and	x2, x6, #0xc00000
  403bd8:	orr	w0, w0, #0x10
  403bdc:	cmp	x2, #0x400, lsl #12
  403be0:	b.eq	403c4c <ferror@plt+0x28ac>  // b.none
  403be4:	cmp	x2, #0x800, lsl #12
  403be8:	b.eq	403c58 <ferror@plt+0x28b8>  // b.none
  403bec:	cbnz	x2, 403c5c <ferror@plt+0x28bc>
  403bf0:	and	x2, x1, #0xf
  403bf4:	cmp	x2, #0x4
  403bf8:	b.eq	403c5c <ferror@plt+0x28bc>  // b.none
  403bfc:	adds	x1, x1, #0x4
  403c00:	cinc	x12, x12, cs  // cs = hs, nlast
  403c04:	b	403c5c <ferror@plt+0x28bc>
  403c08:	tbz	x11, #47, 403c1c <ferror@plt+0x287c>
  403c0c:	tbnz	x12, #47, 403c1c <ferror@plt+0x287c>
  403c10:	mov	x11, x12
  403c14:	mov	x2, x1
  403c18:	mov	x4, x16
  403c1c:	orr	x1, x11, #0x800000000000
  403c20:	mov	x5, x4
  403c24:	mov	x3, #0x7fff                	// #32767
  403c28:	b	403c7c <ferror@plt+0x28dc>
  403c2c:	mov	x12, x11
  403c30:	mov	x1, x2
  403c34:	mov	x5, x4
  403c38:	b	403a34 <ferror@plt+0x2694>
  403c3c:	mov	x5, x16
  403c40:	b	403a38 <ferror@plt+0x2698>
  403c44:	mov	x9, x10
  403c48:	b	403bbc <ferror@plt+0x281c>
  403c4c:	cbnz	x5, 403c5c <ferror@plt+0x28bc>
  403c50:	adds	x1, x1, #0x8
  403c54:	b	403c00 <ferror@plt+0x2860>
  403c58:	cbnz	x5, 403c50 <ferror@plt+0x28b0>
  403c5c:	tbz	x12, #52, 403c68 <ferror@plt+0x28c8>
  403c60:	and	x12, x12, #0xffefffffffffffff
  403c64:	add	x3, x9, #0x4, lsl #12
  403c68:	mov	x4, #0x7ffe                	// #32766
  403c6c:	cmp	x3, x4
  403c70:	b.gt	403cb0 <ferror@plt+0x2910>
  403c74:	extr	x2, x12, x1, #3
  403c78:	lsr	x1, x12, #3
  403c7c:	and	x3, x3, #0x7fff
  403c80:	mov	x7, #0x0                   	// #0
  403c84:	bfxil	x7, x1, #0, #48
  403c88:	orr	w3, w3, w5, lsl #15
  403c8c:	fmov	d0, x2
  403c90:	bfi	x7, x3, #48, #16
  403c94:	fmov	v0.d[1], x7
  403c98:	cbz	w0, 403ca8 <ferror@plt+0x2908>
  403c9c:	str	q0, [sp, #16]
  403ca0:	bl	404bc4 <ferror@plt+0x3824>
  403ca4:	ldr	q0, [sp, #16]
  403ca8:	ldp	x29, x30, [sp], #32
  403cac:	ret
  403cb0:	and	x2, x6, #0xc00000
  403cb4:	cmp	x2, #0x400, lsl #12
  403cb8:	b.eq	403cdc <ferror@plt+0x293c>  // b.none
  403cbc:	cmp	x2, #0x800, lsl #12
  403cc0:	b.eq	403cf0 <ferror@plt+0x2950>  // b.none
  403cc4:	cbnz	x2, 403d04 <ferror@plt+0x2964>
  403cc8:	mov	x3, #0x7fff                	// #32767
  403ccc:	mov	w1, #0x14                  	// #20
  403cd0:	orr	w0, w0, w1
  403cd4:	mov	x1, x2
  403cd8:	b	403c7c <ferror@plt+0x28dc>
  403cdc:	cmp	x5, #0x0
  403ce0:	mov	x3, #0x7fff                	// #32767
  403ce4:	csetm	x2, ne  // ne = any
  403ce8:	csel	x3, x3, x4, eq  // eq = none
  403cec:	b	403ccc <ferror@plt+0x292c>
  403cf0:	cmp	x5, #0x0
  403cf4:	mov	x3, #0x7fff                	// #32767
  403cf8:	csetm	x2, eq  // eq = none
  403cfc:	csel	x3, x3, x4, ne  // ne = any
  403d00:	b	403ccc <ferror@plt+0x292c>
  403d04:	mov	x3, x4
  403d08:	mov	x2, #0xffffffffffffffff    	// #-1
  403d0c:	b	403ccc <ferror@plt+0x292c>
  403d10:	mov	x4, #0x1                   	// #1
  403d14:	sub	x3, x4, x3
  403d18:	cmp	x3, #0x74
  403d1c:	b.gt	403e04 <ferror@plt+0x2a64>
  403d20:	cmp	x3, #0x3f
  403d24:	b.gt	403d8c <ferror@plt+0x29ec>
  403d28:	mov	w4, #0x40                  	// #64
  403d2c:	sub	w4, w4, w3
  403d30:	lsr	x7, x1, x3
  403d34:	lsl	x1, x1, x4
  403d38:	cmp	x1, #0x0
  403d3c:	cset	x1, ne  // ne = any
  403d40:	lsl	x2, x12, x4
  403d44:	orr	x2, x2, x7
  403d48:	orr	x2, x2, x1
  403d4c:	lsr	x1, x12, x3
  403d50:	tst	x2, #0x7
  403d54:	b.eq	403dd0 <ferror@plt+0x2a30>  // b.none
  403d58:	and	x3, x6, #0xc00000
  403d5c:	orr	w0, w0, #0x10
  403d60:	cmp	x3, #0x400, lsl #12
  403d64:	b.eq	403dc0 <ferror@plt+0x2a20>  // b.none
  403d68:	cmp	x3, #0x800, lsl #12
  403d6c:	b.eq	403dcc <ferror@plt+0x2a2c>  // b.none
  403d70:	cbnz	x3, 403dd0 <ferror@plt+0x2a30>
  403d74:	and	x3, x2, #0xf
  403d78:	cmp	x3, #0x4
  403d7c:	b.eq	403dd0 <ferror@plt+0x2a30>  // b.none
  403d80:	adds	x2, x2, #0x4
  403d84:	cinc	x1, x1, cs  // cs = hs, nlast
  403d88:	b	403dd0 <ferror@plt+0x2a30>
  403d8c:	sub	w2, w3, #0x40
  403d90:	mov	w4, #0x80                  	// #128
  403d94:	sub	w4, w4, w3
  403d98:	cmp	x3, #0x40
  403d9c:	lsr	x2, x12, x2
  403da0:	lsl	x12, x12, x4
  403da4:	csel	x12, x12, xzr, ne  // ne = any
  403da8:	orr	x1, x12, x1
  403dac:	cmp	x1, #0x0
  403db0:	cset	x1, ne  // ne = any
  403db4:	orr	x2, x2, x1
  403db8:	mov	x1, #0x0                   	// #0
  403dbc:	b	403d50 <ferror@plt+0x29b0>
  403dc0:	cbnz	x5, 403dd0 <ferror@plt+0x2a30>
  403dc4:	adds	x2, x2, #0x8
  403dc8:	b	403d84 <ferror@plt+0x29e4>
  403dcc:	cbnz	x5, 403dc4 <ferror@plt+0x2a24>
  403dd0:	tbz	x1, #51, 403dec <ferror@plt+0x2a4c>
  403dd4:	orr	w0, w0, #0x10
  403dd8:	mov	x1, #0x0                   	// #0
  403ddc:	mov	x2, #0x0                   	// #0
  403de0:	mov	x3, #0x1                   	// #1
  403de4:	orr	w0, w0, #0x8
  403de8:	b	403c7c <ferror@plt+0x28dc>
  403dec:	mov	x3, #0x0                   	// #0
  403df0:	extr	x2, x1, x2, #3
  403df4:	lsr	x1, x1, #3
  403df8:	tbnz	w0, #4, 403de4 <ferror@plt+0x2a44>
  403dfc:	tbz	w6, #11, 403c7c <ferror@plt+0x28dc>
  403e00:	b	403de4 <ferror@plt+0x2a44>
  403e04:	orr	x2, x1, x12
  403e08:	cbz	x2, 403e34 <ferror@plt+0x2a94>
  403e0c:	and	x6, x6, #0xc00000
  403e10:	orr	w0, w0, #0x10
  403e14:	cmp	x6, #0x400, lsl #12
  403e18:	b.eq	403e44 <ferror@plt+0x2aa4>  // b.none
  403e1c:	cmp	x6, #0x800, lsl #12
  403e20:	b.eq	403e54 <ferror@plt+0x2ab4>  // b.none
  403e24:	cmp	x6, #0x0
  403e28:	mov	x2, #0x5                   	// #5
  403e2c:	csel	x4, x4, x2, ne  // ne = any
  403e30:	lsr	x2, x4, #3
  403e34:	orr	w0, w0, #0x8
  403e38:	mov	x1, #0x0                   	// #0
  403e3c:	mov	x3, #0x0                   	// #0
  403e40:	b	403c7c <ferror@plt+0x28dc>
  403e44:	cmp	x5, #0x0
  403e48:	mov	x2, #0x9                   	// #9
  403e4c:	csel	x4, x2, x4, eq  // eq = none
  403e50:	b	403e30 <ferror@plt+0x2a90>
  403e54:	cmp	x5, #0x0
  403e58:	mov	x2, #0x9                   	// #9
  403e5c:	csel	x4, x2, x4, ne  // ne = any
  403e60:	b	403e30 <ferror@plt+0x2a90>
  403e64:	mov	x11, #0xffffffffffff        	// #281474976710655
  403e68:	mov	x2, #0xffffffffffffffff    	// #-1
  403e6c:	mov	w0, #0x1                   	// #1
  403e70:	mov	x4, #0x0                   	// #0
  403e74:	b	403c1c <ferror@plt+0x287c>
  403e78:	mov	x11, x12
  403e7c:	mov	x2, x1
  403e80:	mov	x4, x5
  403e84:	b	403c1c <ferror@plt+0x287c>
  403e88:	mov	x1, #0x0                   	// #0
  403e8c:	mov	x2, #0x0                   	// #0
  403e90:	b	403c24 <ferror@plt+0x2884>
  403e94:	stp	x29, x30, [sp, #-32]!
  403e98:	mov	x29, sp
  403e9c:	str	q0, [sp, #16]
  403ea0:	ldp	x7, x3, [sp, #16]
  403ea4:	str	q1, [sp, #16]
  403ea8:	ldp	x1, x0, [sp, #16]
  403eac:	mrs	x8, fpcr
  403eb0:	ubfx	x4, x0, #48, #15
  403eb4:	ubfx	x12, x3, #48, #15
  403eb8:	lsr	x6, x0, #63
  403ebc:	lsr	x5, x3, #63
  403ec0:	ubfiz	x0, x0, #3, #48
  403ec4:	ubfiz	x3, x3, #3, #48
  403ec8:	orr	x2, x0, x1, lsr #61
  403ecc:	mov	x14, x1
  403ed0:	mov	x0, #0x7fff                	// #32767
  403ed4:	mov	x10, x12
  403ed8:	orr	x3, x3, x7, lsr #61
  403edc:	lsl	x9, x7, #3
  403ee0:	mov	x11, x4
  403ee4:	and	w6, w6, #0xff
  403ee8:	lsl	x1, x1, #3
  403eec:	cmp	x4, x0
  403ef0:	b.ne	403f3c <ferror@plt+0x2b9c>  // b.any
  403ef4:	orr	x0, x2, x1
  403ef8:	cbz	x0, 403f3c <ferror@plt+0x2b9c>
  403efc:	and	x6, x6, #0xff
  403f00:	sub	w4, w12, w4
  403f04:	cmp	x6, x5
  403f08:	b.ne	40430c <ferror@plt+0x2f6c>  // b.any
  403f0c:	cmp	w4, #0x0
  403f10:	b.le	404048 <ferror@plt+0x2ca8>
  403f14:	mov	x0, #0x7fff                	// #32767
  403f18:	cbnz	x11, 403fb0 <ferror@plt+0x2c10>
  403f1c:	orr	x6, x2, x1
  403f20:	cbnz	x6, 403f44 <ferror@plt+0x2ba4>
  403f24:	cmp	x10, x0
  403f28:	b.eq	403f90 <ferror@plt+0x2bf0>  // b.none
  403f2c:	cbz	x10, 404518 <ferror@plt+0x3178>
  403f30:	mov	x2, x3
  403f34:	mov	x1, x9
  403f38:	b	403f80 <ferror@plt+0x2be0>
  403f3c:	eor	w6, w6, #0x1
  403f40:	b	403efc <ferror@plt+0x2b5c>
  403f44:	subs	w4, w4, #0x1
  403f48:	b.ne	403f88 <ferror@plt+0x2be8>  // b.any
  403f4c:	adds	x0, x9, x1
  403f50:	mov	x9, x0
  403f54:	adc	x3, x3, x2
  403f58:	tbz	x3, #51, 403f2c <ferror@plt+0x2b8c>
  403f5c:	add	x10, x10, #0x1
  403f60:	mov	x0, #0x7fff                	// #32767
  403f64:	cmp	x10, x0
  403f68:	b.eq	4042d0 <ferror@plt+0x2f30>  // b.none
  403f6c:	and	x2, x3, #0xfff7ffffffffffff
  403f70:	and	x0, x9, #0x1
  403f74:	orr	x0, x0, x9, lsr #1
  403f78:	orr	x1, x0, x3, lsl #63
  403f7c:	lsr	x2, x2, #1
  403f80:	mov	w0, #0x0                   	// #0
  403f84:	b	40407c <ferror@plt+0x2cdc>
  403f88:	cmp	x10, x0
  403f8c:	b.ne	403fbc <ferror@plt+0x2c1c>  // b.any
  403f90:	orr	x1, x3, x9
  403f94:	cbz	x1, 404770 <ferror@plt+0x33d0>
  403f98:	lsr	x0, x3, #50
  403f9c:	mov	x2, x3
  403fa0:	eor	x0, x0, #0x1
  403fa4:	mov	x1, x9
  403fa8:	and	w0, w0, #0x1
  403fac:	b	40407c <ferror@plt+0x2cdc>
  403fb0:	cmp	x10, x0
  403fb4:	b.eq	403f90 <ferror@plt+0x2bf0>  // b.none
  403fb8:	orr	x2, x2, #0x8000000000000
  403fbc:	cmp	w4, #0x74
  403fc0:	b.gt	404038 <ferror@plt+0x2c98>
  403fc4:	cmp	w4, #0x3f
  403fc8:	b.gt	404004 <ferror@plt+0x2c64>
  403fcc:	mov	w0, #0x40                  	// #64
  403fd0:	sub	w0, w0, w4
  403fd4:	lsr	x6, x1, x4
  403fd8:	lsl	x1, x1, x0
  403fdc:	cmp	x1, #0x0
  403fe0:	lsl	x7, x2, x0
  403fe4:	orr	x7, x7, x6
  403fe8:	cset	x6, ne  // ne = any
  403fec:	lsr	x2, x2, x4
  403ff0:	orr	x6, x7, x6
  403ff4:	adds	x0, x6, x9
  403ff8:	mov	x9, x0
  403ffc:	adc	x3, x2, x3
  404000:	b	403f58 <ferror@plt+0x2bb8>
  404004:	sub	w7, w4, #0x40
  404008:	mov	w0, #0x80                  	// #128
  40400c:	sub	w0, w0, w4
  404010:	cmp	w4, #0x40
  404014:	lsr	x7, x2, x7
  404018:	lsl	x2, x2, x0
  40401c:	csel	x2, x2, xzr, ne  // ne = any
  404020:	orr	x1, x2, x1
  404024:	cmp	x1, #0x0
  404028:	cset	x6, ne  // ne = any
  40402c:	orr	x6, x7, x6
  404030:	mov	x2, #0x0                   	// #0
  404034:	b	403ff4 <ferror@plt+0x2c54>
  404038:	orr	x1, x2, x1
  40403c:	cmp	x1, #0x0
  404040:	cset	x6, ne  // ne = any
  404044:	b	404030 <ferror@plt+0x2c90>
  404048:	b.eq	40414c <ferror@plt+0x2dac>  // b.none
  40404c:	mov	x0, #0x7fff                	// #32767
  404050:	cbnz	x10, 4040f4 <ferror@plt+0x2d54>
  404054:	orr	x6, x3, x9
  404058:	cbnz	x6, 404084 <ferror@plt+0x2ce4>
  40405c:	cmp	x11, x0
  404060:	b.ne	4046fc <ferror@plt+0x335c>  // b.any
  404064:	orr	x0, x2, x1
  404068:	cbz	x0, 404744 <ferror@plt+0x33a4>
  40406c:	lsr	x0, x2, #50
  404070:	mov	x10, x11
  404074:	eor	x0, x0, #0x1
  404078:	and	w0, w0, #0x1
  40407c:	mov	w4, #0x0                   	// #0
  404080:	b	404190 <ferror@plt+0x2df0>
  404084:	cmn	w4, #0x1
  404088:	b.ne	4040a0 <ferror@plt+0x2d00>  // b.any
  40408c:	adds	x0, x9, x1
  404090:	mov	x9, x0
  404094:	adc	x3, x3, x2
  404098:	mov	x10, x11
  40409c:	b	403f58 <ferror@plt+0x2bb8>
  4040a0:	cmp	x11, x0
  4040a4:	b.eq	404064 <ferror@plt+0x2cc4>  // b.none
  4040a8:	mvn	w4, w4
  4040ac:	cmp	w4, #0x74
  4040b0:	b.gt	40413c <ferror@plt+0x2d9c>
  4040b4:	cmp	w4, #0x3f
  4040b8:	b.gt	404108 <ferror@plt+0x2d68>
  4040bc:	mov	w0, #0x40                  	// #64
  4040c0:	sub	w0, w0, w4
  4040c4:	lsr	x7, x9, x4
  4040c8:	lsl	x6, x3, x0
  4040cc:	orr	x6, x6, x7
  4040d0:	lsl	x0, x9, x0
  4040d4:	cmp	x0, #0x0
  4040d8:	cset	x0, ne  // ne = any
  4040dc:	lsr	x4, x3, x4
  4040e0:	orr	x0, x6, x0
  4040e4:	adds	x3, x0, x1
  4040e8:	mov	x9, x3
  4040ec:	adc	x3, x4, x2
  4040f0:	b	404098 <ferror@plt+0x2cf8>
  4040f4:	cmp	x11, x0
  4040f8:	b.eq	404064 <ferror@plt+0x2cc4>  // b.none
  4040fc:	neg	w4, w4
  404100:	orr	x3, x3, #0x8000000000000
  404104:	b	4040ac <ferror@plt+0x2d0c>
  404108:	sub	w6, w4, #0x40
  40410c:	mov	w0, #0x80                  	// #128
  404110:	sub	w0, w0, w4
  404114:	cmp	w4, #0x40
  404118:	lsr	x6, x3, x6
  40411c:	lsl	x3, x3, x0
  404120:	csel	x3, x3, xzr, ne  // ne = any
  404124:	orr	x3, x3, x9
  404128:	cmp	x3, #0x0
  40412c:	cset	x0, ne  // ne = any
  404130:	orr	x0, x6, x0
  404134:	mov	x4, #0x0                   	// #0
  404138:	b	4040e4 <ferror@plt+0x2d44>
  40413c:	orr	x3, x3, x9
  404140:	cmp	x3, #0x0
  404144:	cset	x0, ne  // ne = any
  404148:	b	404134 <ferror@plt+0x2d94>
  40414c:	add	x12, x10, #0x1
  404150:	mov	x0, #0x7fff                	// #32767
  404154:	tst	x12, #0x7ffe
  404158:	b.ne	40426c <ferror@plt+0x2ecc>  // b.any
  40415c:	orr	x12, x3, x9
  404160:	cbnz	x10, 4041d0 <ferror@plt+0x2e30>
  404164:	cbz	x12, 404720 <ferror@plt+0x3380>
  404168:	orr	x0, x2, x1
  40416c:	cbz	x0, 404518 <ferror@plt+0x3178>
  404170:	adds	x0, x9, x1
  404174:	mov	x9, x0
  404178:	adc	x3, x3, x2
  40417c:	tbz	x3, #51, 404518 <ferror@plt+0x3178>
  404180:	and	x2, x3, #0xfff7ffffffffffff
  404184:	mov	x1, x0
  404188:	mov	x10, #0x1                   	// #1
  40418c:	mov	w0, #0x0                   	// #0
  404190:	tst	x1, #0x7
  404194:	b.eq	4047a0 <ferror@plt+0x3400>  // b.none
  404198:	and	x3, x8, #0xc00000
  40419c:	orr	w0, w0, #0x10
  4041a0:	cmp	x3, #0x400, lsl #12
  4041a4:	b.eq	40478c <ferror@plt+0x33ec>  // b.none
  4041a8:	cmp	x3, #0x800, lsl #12
  4041ac:	b.eq	404798 <ferror@plt+0x33f8>  // b.none
  4041b0:	cbnz	x3, 4041c8 <ferror@plt+0x2e28>
  4041b4:	and	x3, x1, #0xf
  4041b8:	cmp	x3, #0x4
  4041bc:	b.eq	4041c8 <ferror@plt+0x2e28>  // b.none
  4041c0:	adds	x1, x1, #0x4
  4041c4:	cinc	x2, x2, cs  // cs = hs, nlast
  4041c8:	cbz	w4, 4047b0 <ferror@plt+0x3410>
  4041cc:	b	4047ac <ferror@plt+0x340c>
  4041d0:	cmp	x10, x0
  4041d4:	b.ne	404238 <ferror@plt+0x2e98>  // b.any
  4041d8:	cbz	x12, 404890 <ferror@plt+0x34f0>
  4041dc:	lsr	x0, x3, #50
  4041e0:	cmp	x11, x10
  4041e4:	eor	x0, x0, #0x1
  4041e8:	and	w0, w0, #0x1
  4041ec:	b.ne	404258 <ferror@plt+0x2eb8>  // b.any
  4041f0:	orr	x10, x2, x1
  4041f4:	cbz	x10, 404888 <ferror@plt+0x34e8>
  4041f8:	tst	x2, #0x4000000000000
  4041fc:	csinc	w0, w0, wzr, ne  // ne = any
  404200:	cbz	x12, 404250 <ferror@plt+0x2eb0>
  404204:	and	x7, x7, #0x1fffffffffffffff
  404208:	lsr	x1, x3, #3
  40420c:	orr	x7, x7, x3, lsl #61
  404210:	tbz	x3, #50, 40422c <ferror@plt+0x2e8c>
  404214:	lsr	x3, x2, #3
  404218:	tbnz	x2, #50, 40422c <ferror@plt+0x2e8c>
  40421c:	and	x1, x14, #0x1fffffffffffffff
  404220:	mov	x5, x6
  404224:	orr	x7, x1, x2, lsl #61
  404228:	mov	x1, x3
  40422c:	extr	x2, x1, x7, #61
  404230:	lsl	x1, x7, #3
  404234:	b	404250 <ferror@plt+0x2eb0>
  404238:	cmp	x11, x0
  40423c:	b.ne	404248 <ferror@plt+0x2ea8>  // b.any
  404240:	mov	w0, #0x0                   	// #0
  404244:	b	4041f0 <ferror@plt+0x2e50>
  404248:	mov	w0, #0x0                   	// #0
  40424c:	cbnz	x12, 404258 <ferror@plt+0x2eb8>
  404250:	mov	x10, #0x7fff                	// #32767
  404254:	b	404190 <ferror@plt+0x2df0>
  404258:	orr	x1, x2, x1
  40425c:	cbnz	x1, 404204 <ferror@plt+0x2e64>
  404260:	mov	x2, x3
  404264:	mov	x1, x9
  404268:	b	404250 <ferror@plt+0x2eb0>
  40426c:	cmp	x12, x0
  404270:	b.eq	404290 <ferror@plt+0x2ef0>  // b.none
  404274:	adds	x1, x9, x1
  404278:	mov	x10, x12
  40427c:	adc	x2, x3, x2
  404280:	extr	x1, x2, x1, #1
  404284:	lsr	x2, x2, #1
  404288:	mov	w0, #0x0                   	// #0
  40428c:	b	404190 <ferror@plt+0x2df0>
  404290:	ands	x1, x8, #0xc00000
  404294:	b.eq	404754 <ferror@plt+0x33b4>  // b.none
  404298:	cmp	x1, #0x400, lsl #12
  40429c:	b.ne	4042b4 <ferror@plt+0x2f14>  // b.any
  4042a0:	cbnz	x5, 4042c0 <ferror@plt+0x2f20>
  4042a4:	mov	x10, x12
  4042a8:	mov	x2, #0x0                   	// #0
  4042ac:	mov	x1, #0x0                   	// #0
  4042b0:	b	40475c <ferror@plt+0x33bc>
  4042b4:	cmp	x1, #0x800, lsl #12
  4042b8:	b.ne	4042c0 <ferror@plt+0x2f20>  // b.any
  4042bc:	cbnz	x5, 4042a4 <ferror@plt+0x2f04>
  4042c0:	mov	x2, #0xffffffffffffffff    	// #-1
  4042c4:	mov	x10, #0x7ffe                	// #32766
  4042c8:	mov	x1, x2
  4042cc:	b	40475c <ferror@plt+0x33bc>
  4042d0:	ands	x1, x8, #0xc00000
  4042d4:	b.eq	404764 <ferror@plt+0x33c4>  // b.none
  4042d8:	cmp	x1, #0x400, lsl #12
  4042dc:	b.ne	4042f0 <ferror@plt+0x2f50>  // b.any
  4042e0:	cbnz	x5, 4042fc <ferror@plt+0x2f5c>
  4042e4:	mov	x2, #0x0                   	// #0
  4042e8:	mov	x1, #0x0                   	// #0
  4042ec:	b	404768 <ferror@plt+0x33c8>
  4042f0:	cmp	x1, #0x800, lsl #12
  4042f4:	b.ne	4042fc <ferror@plt+0x2f5c>  // b.any
  4042f8:	cbnz	x5, 4042e4 <ferror@plt+0x2f44>
  4042fc:	mov	x2, #0xffffffffffffffff    	// #-1
  404300:	mov	x10, #0x7ffe                	// #32766
  404304:	mov	x1, x2
  404308:	b	404768 <ferror@plt+0x33c8>
  40430c:	cmp	w4, #0x0
  404310:	b.le	4043e4 <ferror@plt+0x3044>
  404314:	mov	x0, #0x7fff                	// #32767
  404318:	cbnz	x11, 404390 <ferror@plt+0x2ff0>
  40431c:	orr	x6, x2, x1
  404320:	cbz	x6, 403f24 <ferror@plt+0x2b84>
  404324:	subs	w4, w4, #0x1
  404328:	b.ne	404344 <ferror@plt+0x2fa4>  // b.any
  40432c:	subs	x9, x9, x1
  404330:	sbc	x3, x3, x2
  404334:	tbz	x3, #51, 403f2c <ferror@plt+0x2b8c>
  404338:	and	x7, x3, #0x7ffffffffffff
  40433c:	mov	x11, x9
  404340:	b	404628 <ferror@plt+0x3288>
  404344:	cmp	x10, x0
  404348:	b.eq	403f90 <ferror@plt+0x2bf0>  // b.none
  40434c:	cmp	w4, #0x74
  404350:	b.gt	4043d4 <ferror@plt+0x3034>
  404354:	cmp	w4, #0x3f
  404358:	b.gt	4043a0 <ferror@plt+0x3000>
  40435c:	mov	w6, #0x40                  	// #64
  404360:	sub	w6, w6, w4
  404364:	lsr	x7, x1, x4
  404368:	lsl	x1, x1, x6
  40436c:	cmp	x1, #0x0
  404370:	lsl	x0, x2, x6
  404374:	cset	x1, ne  // ne = any
  404378:	orr	x0, x0, x7
  40437c:	lsr	x2, x2, x4
  404380:	orr	x0, x0, x1
  404384:	subs	x9, x9, x0
  404388:	sbc	x3, x3, x2
  40438c:	b	404334 <ferror@plt+0x2f94>
  404390:	cmp	x10, x0
  404394:	b.eq	403f90 <ferror@plt+0x2bf0>  // b.none
  404398:	orr	x2, x2, #0x8000000000000
  40439c:	b	40434c <ferror@plt+0x2fac>
  4043a0:	sub	w0, w4, #0x40
  4043a4:	mov	w6, #0x80                  	// #128
  4043a8:	sub	w6, w6, w4
  4043ac:	cmp	w4, #0x40
  4043b0:	lsr	x0, x2, x0
  4043b4:	lsl	x2, x2, x6
  4043b8:	csel	x2, x2, xzr, ne  // ne = any
  4043bc:	orr	x1, x2, x1
  4043c0:	cmp	x1, #0x0
  4043c4:	cset	x1, ne  // ne = any
  4043c8:	orr	x0, x0, x1
  4043cc:	mov	x2, #0x0                   	// #0
  4043d0:	b	404384 <ferror@plt+0x2fe4>
  4043d4:	orr	x1, x2, x1
  4043d8:	cmp	x1, #0x0
  4043dc:	cset	x0, ne  // ne = any
  4043e0:	b	4043cc <ferror@plt+0x302c>
  4043e4:	b.eq	4044e4 <ferror@plt+0x3144>  // b.none
  4043e8:	mov	x0, #0x7fff                	// #32767
  4043ec:	cbnz	x10, 40448c <ferror@plt+0x30ec>
  4043f0:	orr	x5, x3, x9
  4043f4:	cbnz	x5, 404420 <ferror@plt+0x3080>
  4043f8:	cmp	x11, x0
  4043fc:	b.ne	40470c <ferror@plt+0x336c>  // b.any
  404400:	orr	x0, x2, x1
  404404:	cbz	x0, 404778 <ferror@plt+0x33d8>
  404408:	lsr	x0, x2, #50
  40440c:	mov	x10, x11
  404410:	eor	x0, x0, #0x1
  404414:	mov	x5, x6
  404418:	and	w0, w0, #0x1
  40441c:	b	40407c <ferror@plt+0x2cdc>
  404420:	cmn	w4, #0x1
  404424:	b.ne	40443c <ferror@plt+0x309c>  // b.any
  404428:	subs	x9, x1, x9
  40442c:	sbc	x3, x2, x3
  404430:	mov	x10, x11
  404434:	mov	x5, x6
  404438:	b	404334 <ferror@plt+0x2f94>
  40443c:	cmp	x11, x0
  404440:	b.eq	404400 <ferror@plt+0x3060>  // b.none
  404444:	mvn	w4, w4
  404448:	cmp	w4, #0x74
  40444c:	b.gt	4044d4 <ferror@plt+0x3134>
  404450:	cmp	w4, #0x3f
  404454:	b.gt	4044a0 <ferror@plt+0x3100>
  404458:	mov	w0, #0x40                  	// #64
  40445c:	sub	w0, w0, w4
  404460:	lsr	x7, x9, x4
  404464:	lsl	x5, x3, x0
  404468:	orr	x5, x5, x7
  40446c:	lsl	x0, x9, x0
  404470:	cmp	x0, #0x0
  404474:	cset	x0, ne  // ne = any
  404478:	lsr	x4, x3, x4
  40447c:	orr	x0, x5, x0
  404480:	subs	x9, x1, x0
  404484:	sbc	x3, x2, x4
  404488:	b	404430 <ferror@plt+0x3090>
  40448c:	cmp	x11, x0
  404490:	b.eq	404400 <ferror@plt+0x3060>  // b.none
  404494:	neg	w4, w4
  404498:	orr	x3, x3, #0x8000000000000
  40449c:	b	404448 <ferror@plt+0x30a8>
  4044a0:	sub	w0, w4, #0x40
  4044a4:	cmp	w4, #0x40
  4044a8:	lsr	x5, x3, x0
  4044ac:	mov	w0, #0x80                  	// #128
  4044b0:	sub	w0, w0, w4
  4044b4:	lsl	x3, x3, x0
  4044b8:	csel	x3, x3, xzr, ne  // ne = any
  4044bc:	orr	x3, x3, x9
  4044c0:	cmp	x3, #0x0
  4044c4:	cset	x0, ne  // ne = any
  4044c8:	orr	x0, x5, x0
  4044cc:	mov	x4, #0x0                   	// #0
  4044d0:	b	404480 <ferror@plt+0x30e0>
  4044d4:	orr	x3, x3, x9
  4044d8:	cmp	x3, #0x0
  4044dc:	cset	x0, ne  // ne = any
  4044e0:	b	4044cc <ferror@plt+0x312c>
  4044e4:	add	x0, x10, #0x1
  4044e8:	tst	x0, #0x7ffe
  4044ec:	b.ne	404608 <ferror@plt+0x3268>  // b.any
  4044f0:	orr	x12, x3, x9
  4044f4:	orr	x13, x2, x1
  4044f8:	cbnz	x10, 404574 <ferror@plt+0x31d4>
  4044fc:	cbnz	x12, 404534 <ferror@plt+0x3194>
  404500:	cbnz	x13, 40472c <ferror@plt+0x338c>
  404504:	and	x0, x8, #0xc00000
  404508:	mov	x3, #0x0                   	// #0
  40450c:	cmp	x0, #0x800, lsl #12
  404510:	mov	x9, #0x0                   	// #0
  404514:	cset	x5, eq  // eq = none
  404518:	orr	x0, x9, x3
  40451c:	mov	x2, x3
  404520:	cmp	x0, #0x0
  404524:	mov	x1, x9
  404528:	cset	w4, ne  // ne = any
  40452c:	mov	x10, #0x0                   	// #0
  404530:	b	404288 <ferror@plt+0x2ee8>
  404534:	cbz	x13, 404518 <ferror@plt+0x3178>
  404538:	subs	x4, x9, x1
  40453c:	cmp	x9, x1
  404540:	sbc	x0, x3, x2
  404544:	tbz	x0, #51, 404558 <ferror@plt+0x31b8>
  404548:	subs	x9, x1, x9
  40454c:	sbc	x3, x2, x3
  404550:	mov	x5, x6
  404554:	b	404518 <ferror@plt+0x3178>
  404558:	orr	x9, x4, x0
  40455c:	cbnz	x9, 404738 <ferror@plt+0x3398>
  404560:	and	x0, x8, #0xc00000
  404564:	cmp	x0, #0x800, lsl #12
  404568:	cset	x5, eq  // eq = none
  40456c:	mov	x3, #0x0                   	// #0
  404570:	b	404518 <ferror@plt+0x3178>
  404574:	mov	x0, #0x7fff                	// #32767
  404578:	cmp	x10, x0
  40457c:	b.ne	4045dc <ferror@plt+0x323c>  // b.any
  404580:	cbz	x12, 404878 <ferror@plt+0x34d8>
  404584:	lsr	x0, x3, #50
  404588:	cmp	x11, x10
  40458c:	eor	x0, x0, #0x1
  404590:	and	w0, w0, #0x1
  404594:	b.ne	404600 <ferror@plt+0x3260>  // b.any
  404598:	cbz	x13, 4048a0 <ferror@plt+0x3500>
  40459c:	tst	x2, #0x4000000000000
  4045a0:	csinc	w0, w0, wzr, ne  // ne = any
  4045a4:	cbz	x12, 4045f4 <ferror@plt+0x3254>
  4045a8:	and	x7, x7, #0x1fffffffffffffff
  4045ac:	orr	x1, x7, x3, lsl #61
  4045b0:	lsr	x7, x3, #3
  4045b4:	tbz	x3, #50, 4045d0 <ferror@plt+0x3230>
  4045b8:	lsr	x3, x2, #3
  4045bc:	tbnz	x2, #50, 4045d0 <ferror@plt+0x3230>
  4045c0:	and	x1, x14, #0x1fffffffffffffff
  4045c4:	mov	x7, x3
  4045c8:	orr	x1, x1, x2, lsl #61
  4045cc:	mov	x5, x6
  4045d0:	extr	x2, x7, x1, #61
  4045d4:	lsl	x1, x1, #3
  4045d8:	b	404250 <ferror@plt+0x2eb0>
  4045dc:	cmp	x11, x0
  4045e0:	b.ne	4045ec <ferror@plt+0x324c>  // b.any
  4045e4:	mov	w0, #0x0                   	// #0
  4045e8:	b	404598 <ferror@plt+0x31f8>
  4045ec:	mov	w0, #0x0                   	// #0
  4045f0:	cbnz	x12, 404600 <ferror@plt+0x3260>
  4045f4:	cbz	x13, 4048a4 <ferror@plt+0x3504>
  4045f8:	mov	x5, x6
  4045fc:	b	404250 <ferror@plt+0x2eb0>
  404600:	cbnz	x13, 4045a8 <ferror@plt+0x3208>
  404604:	b	404260 <ferror@plt+0x2ec0>
  404608:	subs	x0, x9, x1
  40460c:	cmp	x9, x1
  404610:	mov	x11, x0
  404614:	sbc	x7, x3, x2
  404618:	tbz	x7, #51, 4046a4 <ferror@plt+0x3304>
  40461c:	subs	x11, x1, x9
  404620:	mov	x5, x6
  404624:	sbc	x7, x2, x3
  404628:	clz	x0, x11
  40462c:	cmp	x7, #0x0
  404630:	clz	x3, x7
  404634:	add	w0, w0, #0x40
  404638:	csel	w3, w0, w3, eq  // eq = none
  40463c:	sub	w4, w3, #0xc
  404640:	cmp	w4, #0x3f
  404644:	b.gt	4046b0 <ferror@plt+0x3310>
  404648:	neg	w3, w4
  40464c:	lsl	x7, x7, x4
  404650:	lsl	x9, x11, x4
  404654:	lsr	x3, x11, x3
  404658:	orr	x3, x3, x7
  40465c:	sxtw	x0, w4
  404660:	cmp	x10, w4, sxtw
  404664:	b.gt	4046f0 <ferror@plt+0x3350>
  404668:	sub	w4, w4, w10
  40466c:	add	w2, w4, #0x1
  404670:	cmp	w2, #0x3f
  404674:	b.gt	4046c0 <ferror@plt+0x3320>
  404678:	mov	w0, #0x40                  	// #64
  40467c:	sub	w0, w0, w2
  404680:	lsr	x1, x9, x2
  404684:	lsl	x4, x3, x0
  404688:	orr	x4, x4, x1
  40468c:	lsl	x0, x9, x0
  404690:	cmp	x0, #0x0
  404694:	cset	x0, ne  // ne = any
  404698:	lsr	x3, x3, x2
  40469c:	orr	x9, x4, x0
  4046a0:	b	404518 <ferror@plt+0x3178>
  4046a4:	orr	x9, x0, x7
  4046a8:	cbnz	x9, 404628 <ferror@plt+0x3288>
  4046ac:	b	404560 <ferror@plt+0x31c0>
  4046b0:	sub	w3, w3, #0x4c
  4046b4:	mov	x9, #0x0                   	// #0
  4046b8:	lsl	x3, x11, x3
  4046bc:	b	40465c <ferror@plt+0x32bc>
  4046c0:	sub	w4, w4, #0x3f
  4046c4:	mov	w0, #0x80                  	// #128
  4046c8:	sub	w0, w0, w2
  4046cc:	cmp	w2, #0x40
  4046d0:	lsr	x4, x3, x4
  4046d4:	lsl	x3, x3, x0
  4046d8:	csel	x3, x3, xzr, ne  // ne = any
  4046dc:	orr	x3, x9, x3
  4046e0:	cmp	x3, #0x0
  4046e4:	cset	x3, ne  // ne = any
  4046e8:	orr	x9, x4, x3
  4046ec:	b	40456c <ferror@plt+0x31cc>
  4046f0:	sub	x10, x10, x0
  4046f4:	and	x3, x3, #0xfff7ffffffffffff
  4046f8:	b	403f2c <ferror@plt+0x2b8c>
  4046fc:	mov	x3, x2
  404700:	mov	x9, x1
  404704:	mov	x10, x11
  404708:	b	403f2c <ferror@plt+0x2b8c>
  40470c:	mov	x3, x2
  404710:	mov	x9, x1
  404714:	mov	x10, x11
  404718:	mov	x5, x6
  40471c:	b	403f2c <ferror@plt+0x2b8c>
  404720:	mov	x3, x2
  404724:	mov	x9, x1
  404728:	b	404518 <ferror@plt+0x3178>
  40472c:	mov	x3, x2
  404730:	mov	x9, x1
  404734:	b	404550 <ferror@plt+0x31b0>
  404738:	mov	x3, x0
  40473c:	mov	x9, x4
  404740:	b	404518 <ferror@plt+0x3178>
  404744:	mov	x10, x11
  404748:	mov	x2, #0x0                   	// #0
  40474c:	mov	x1, #0x0                   	// #0
  404750:	b	403f80 <ferror@plt+0x2be0>
  404754:	mov	x10, x12
  404758:	mov	x2, #0x0                   	// #0
  40475c:	mov	w0, #0x14                  	// #20
  404760:	b	404190 <ferror@plt+0x2df0>
  404764:	mov	x2, #0x0                   	// #0
  404768:	mov	w0, #0x14                  	// #20
  40476c:	b	40407c <ferror@plt+0x2cdc>
  404770:	mov	x2, #0x0                   	// #0
  404774:	b	403f80 <ferror@plt+0x2be0>
  404778:	mov	x10, x11
  40477c:	mov	x5, x6
  404780:	mov	x2, #0x0                   	// #0
  404784:	mov	x1, #0x0                   	// #0
  404788:	b	403f80 <ferror@plt+0x2be0>
  40478c:	cbnz	x5, 4041c8 <ferror@plt+0x2e28>
  404790:	adds	x1, x1, #0x8
  404794:	b	4041c4 <ferror@plt+0x2e24>
  404798:	cbz	x5, 4041c8 <ferror@plt+0x2e28>
  40479c:	b	404790 <ferror@plt+0x33f0>
  4047a0:	cbz	w4, 4047b0 <ferror@plt+0x3410>
  4047a4:	tbnz	w0, #4, 4047ac <ferror@plt+0x340c>
  4047a8:	tbz	w8, #11, 4047b0 <ferror@plt+0x3410>
  4047ac:	orr	w0, w0, #0x8
  4047b0:	tbz	x2, #51, 4047c8 <ferror@plt+0x3428>
  4047b4:	add	x10, x10, #0x1
  4047b8:	mov	x3, #0x7fff                	// #32767
  4047bc:	cmp	x10, x3
  4047c0:	b.eq	404820 <ferror@plt+0x3480>  // b.none
  4047c4:	and	x2, x2, #0xfff7ffffffffffff
  4047c8:	mov	x3, #0x7fff                	// #32767
  4047cc:	extr	x1, x2, x1, #3
  4047d0:	cmp	x10, x3
  4047d4:	lsr	x2, x2, #3
  4047d8:	b.ne	4047ec <ferror@plt+0x344c>  // b.any
  4047dc:	orr	x3, x1, x2
  4047e0:	orr	x2, x2, #0x800000000000
  4047e4:	cmp	x3, #0x0
  4047e8:	csel	x2, x2, xzr, ne  // ne = any
  4047ec:	and	x4, x10, #0x7fff
  4047f0:	mov	x7, #0x0                   	// #0
  4047f4:	bfxil	x7, x2, #0, #48
  4047f8:	orr	w5, w4, w5, lsl #15
  4047fc:	fmov	d0, x1
  404800:	bfi	x7, x5, #48, #16
  404804:	fmov	v0.d[1], x7
  404808:	cbz	w0, 404818 <ferror@plt+0x3478>
  40480c:	str	q0, [sp, #16]
  404810:	bl	404bc4 <ferror@plt+0x3824>
  404814:	ldr	q0, [sp, #16]
  404818:	ldp	x29, x30, [sp], #32
  40481c:	ret
  404820:	ands	x1, x8, #0xc00000
  404824:	b.eq	404840 <ferror@plt+0x34a0>  // b.none
  404828:	cmp	x1, #0x400, lsl #12
  40482c:	b.ne	404850 <ferror@plt+0x34b0>  // b.any
  404830:	cmp	x5, #0x0
  404834:	mov	x2, #0x7ffe                	// #32766
  404838:	csetm	x1, ne  // ne = any
  40483c:	csel	x10, x10, x2, eq  // eq = none
  404840:	mov	w2, #0x14                  	// #20
  404844:	orr	w0, w0, w2
  404848:	mov	x2, x1
  40484c:	b	4047c8 <ferror@plt+0x3428>
  404850:	cmp	x1, #0x800, lsl #12
  404854:	b.ne	40486c <ferror@plt+0x34cc>  // b.any
  404858:	cmp	x5, #0x0
  40485c:	mov	x2, #0x7ffe                	// #32766
  404860:	csetm	x1, eq  // eq = none
  404864:	csel	x10, x10, x2, ne  // ne = any
  404868:	b	404840 <ferror@plt+0x34a0>
  40486c:	mov	x1, #0xffffffffffffffff    	// #-1
  404870:	mov	x10, #0x7ffe                	// #32766
  404874:	b	404840 <ferror@plt+0x34a0>
  404878:	cmp	x11, x10
  40487c:	b.eq	4045e4 <ferror@plt+0x3244>  // b.none
  404880:	mov	w0, #0x0                   	// #0
  404884:	b	4045f4 <ferror@plt+0x3254>
  404888:	cbz	x12, 404250 <ferror@plt+0x2eb0>
  40488c:	b	404260 <ferror@plt+0x2ec0>
  404890:	cmp	x11, x10
  404894:	b.eq	404240 <ferror@plt+0x2ea0>  // b.none
  404898:	mov	w0, #0x0                   	// #0
  40489c:	b	404250 <ferror@plt+0x2eb0>
  4048a0:	cbnz	x12, 404260 <ferror@plt+0x2ec0>
  4048a4:	mov	x5, #0x0                   	// #0
  4048a8:	mov	x2, #0x7ffffffffffff       	// #2251799813685247
  4048ac:	mov	x1, #0xfffffffffffffff8    	// #-8
  4048b0:	mov	x10, #0x7fff                	// #32767
  4048b4:	mov	w0, #0x1                   	// #1
  4048b8:	b	404190 <ferror@plt+0x2df0>
  4048bc:	cmp	w0, #0x0
  4048c0:	cbz	w0, 404908 <ferror@plt+0x3568>
  4048c4:	lsr	w1, w0, #31
  4048c8:	cneg	w0, w0, lt  // lt = tstop
  4048cc:	clz	x3, x0
  4048d0:	mov	w2, #0x403e                	// #16446
  4048d4:	sub	w2, w2, w3
  4048d8:	mov	w3, #0x402f                	// #16431
  4048dc:	sxtw	x4, w2
  4048e0:	sub	w2, w3, w2
  4048e4:	lsl	x0, x0, x2
  4048e8:	mov	x3, #0x0                   	// #0
  4048ec:	orr	w1, w4, w1, lsl #15
  4048f0:	bfxil	x3, x0, #0, #48
  4048f4:	mov	x2, #0x0                   	// #0
  4048f8:	fmov	d0, x2
  4048fc:	bfi	x3, x1, #48, #16
  404900:	fmov	v0.d[1], x3
  404904:	ret
  404908:	mov	x0, #0x0                   	// #0
  40490c:	mov	x4, #0x0                   	// #0
  404910:	mov	x1, #0x0                   	// #0
  404914:	b	4048e8 <ferror@plt+0x3548>
  404918:	stp	x29, x30, [sp, #-48]!
  40491c:	mov	x29, sp
  404920:	str	x19, [sp, #16]
  404924:	str	q0, [sp, #32]
  404928:	ldp	x0, x3, [sp, #32]
  40492c:	mrs	x6, fpcr
  404930:	ubfx	x2, x3, #48, #15
  404934:	lsr	x4, x3, #63
  404938:	add	x1, x2, #0x1
  40493c:	ubfiz	x3, x3, #3, #48
  404940:	and	w4, w4, #0xff
  404944:	orr	x3, x3, x0, lsr #61
  404948:	lsl	x5, x0, #3
  40494c:	tst	x1, #0x7ffe
  404950:	b.eq	404a48 <ferror@plt+0x36a8>  // b.none
  404954:	mov	x1, #0xffffffffffffc400    	// #-15360
  404958:	add	x2, x2, x1
  40495c:	cmp	x2, #0x7fe
  404960:	b.le	4049b0 <ferror@plt+0x3610>
  404964:	ands	x1, x6, #0xc00000
  404968:	b.eq	404ad0 <ferror@plt+0x3730>  // b.none
  40496c:	cmp	x1, #0x400, lsl #12
  404970:	b.ne	404990 <ferror@plt+0x35f0>  // b.any
  404974:	cmp	w4, #0x0
  404978:	mov	x2, #0x7ff                 	// #2047
  40497c:	mov	x0, #0x7fe                 	// #2046
  404980:	csetm	x1, ne  // ne = any
  404984:	csel	x2, x2, x0, eq  // eq = none
  404988:	mov	w0, #0x14                  	// #20
  40498c:	b	404a84 <ferror@plt+0x36e4>
  404990:	cmp	x1, #0x800, lsl #12
  404994:	b.ne	404ad8 <ferror@plt+0x3738>  // b.any
  404998:	cmp	w4, #0x0
  40499c:	mov	x2, #0x7ff                 	// #2047
  4049a0:	mov	x0, #0x7fe                 	// #2046
  4049a4:	csetm	x1, eq  // eq = none
  4049a8:	csel	x2, x2, x0, ne  // ne = any
  4049ac:	b	404988 <ferror@plt+0x35e8>
  4049b0:	cmp	x2, #0x0
  4049b4:	b.gt	404a30 <ferror@plt+0x3690>
  4049b8:	cmn	x2, #0x34
  4049bc:	b.lt	404ae4 <ferror@plt+0x3744>  // b.tstop
  4049c0:	mov	x0, #0x3d                  	// #61
  4049c4:	sub	x8, x0, x2
  4049c8:	orr	x3, x3, #0x8000000000000
  4049cc:	cmp	x8, #0x3f
  4049d0:	b.gt	404a00 <ferror@plt+0x3660>
  4049d4:	add	w7, w2, #0x3
  4049d8:	sub	w1, w0, w2
  4049dc:	lsr	x1, x5, x1
  4049e0:	lsl	x5, x5, x7
  4049e4:	cmp	x5, #0x0
  4049e8:	cset	x0, ne  // ne = any
  4049ec:	lsl	x3, x3, x7
  4049f0:	orr	x1, x1, x0
  4049f4:	orr	x1, x3, x1
  4049f8:	mov	x2, #0x0                   	// #0
  4049fc:	b	404a40 <ferror@plt+0x36a0>
  404a00:	add	w0, w2, #0x43
  404a04:	mov	w1, #0xfffffffd            	// #-3
  404a08:	sub	w1, w1, w2
  404a0c:	cmp	x8, #0x40
  404a10:	lsr	x1, x3, x1
  404a14:	lsl	x3, x3, x0
  404a18:	csel	x3, x3, xzr, ne  // ne = any
  404a1c:	orr	x3, x3, x5
  404a20:	cmp	x3, #0x0
  404a24:	cset	x0, ne  // ne = any
  404a28:	orr	x1, x1, x0
  404a2c:	b	4049f8 <ferror@plt+0x3658>
  404a30:	cmp	xzr, x0, lsl #7
  404a34:	cset	x1, ne  // ne = any
  404a38:	orr	x1, x1, x5, lsr #60
  404a3c:	orr	x1, x1, x3, lsl #4
  404a40:	mov	w0, #0x0                   	// #0
  404a44:	b	404a84 <ferror@plt+0x36e4>
  404a48:	orr	x1, x3, x5
  404a4c:	cbnz	x2, 404a5c <ferror@plt+0x36bc>
  404a50:	cmp	x1, #0x0
  404a54:	cset	x1, ne  // ne = any
  404a58:	b	404a40 <ferror@plt+0x36a0>
  404a5c:	cbz	x1, 404aec <ferror@plt+0x374c>
  404a60:	mov	x1, #0x7fff                	// #32767
  404a64:	lsr	x0, x3, #50
  404a68:	cmp	x2, x1
  404a6c:	extr	x1, x3, x5, #60
  404a70:	eor	w0, w0, #0x1
  404a74:	and	x1, x1, #0xfffffffffffffff8
  404a78:	csel	w0, w0, wzr, eq  // eq = none
  404a7c:	orr	x1, x1, #0x40000000000000
  404a80:	mov	x2, #0x7ff                 	// #2047
  404a84:	cmp	x2, #0x0
  404a88:	cset	w3, eq  // eq = none
  404a8c:	cmp	x1, #0x0
  404a90:	csel	w3, w3, wzr, ne  // ne = any
  404a94:	tst	x1, #0x7
  404a98:	b.eq	404b08 <ferror@plt+0x3768>  // b.none
  404a9c:	and	x5, x6, #0xc00000
  404aa0:	orr	w0, w0, #0x10
  404aa4:	cmp	x5, #0x400, lsl #12
  404aa8:	b.eq	404af4 <ferror@plt+0x3754>  // b.none
  404aac:	cmp	x5, #0x800, lsl #12
  404ab0:	b.eq	404b00 <ferror@plt+0x3760>  // b.none
  404ab4:	cbnz	x5, 404ac8 <ferror@plt+0x3728>
  404ab8:	and	x5, x1, #0xf
  404abc:	cmp	x5, #0x4
  404ac0:	b.eq	404ac8 <ferror@plt+0x3728>  // b.none
  404ac4:	add	x1, x1, #0x4
  404ac8:	cbz	w3, 404b18 <ferror@plt+0x3778>
  404acc:	b	404b14 <ferror@plt+0x3774>
  404ad0:	mov	x2, #0x7ff                 	// #2047
  404ad4:	b	404988 <ferror@plt+0x35e8>
  404ad8:	mov	x1, #0xffffffffffffffff    	// #-1
  404adc:	mov	x2, #0x7fe                 	// #2046
  404ae0:	b	404988 <ferror@plt+0x35e8>
  404ae4:	mov	x1, #0x1                   	// #1
  404ae8:	b	4049f8 <ferror@plt+0x3658>
  404aec:	mov	x2, #0x7ff                 	// #2047
  404af0:	b	404a40 <ferror@plt+0x36a0>
  404af4:	cbnz	w4, 404ac8 <ferror@plt+0x3728>
  404af8:	add	x1, x1, #0x8
  404afc:	b	404ac8 <ferror@plt+0x3728>
  404b00:	cbz	w4, 404ac8 <ferror@plt+0x3728>
  404b04:	b	404af8 <ferror@plt+0x3758>
  404b08:	cbz	w3, 404b18 <ferror@plt+0x3778>
  404b0c:	tbnz	w0, #4, 404b14 <ferror@plt+0x3774>
  404b10:	tbz	w6, #11, 404b18 <ferror@plt+0x3778>
  404b14:	orr	w0, w0, #0x8
  404b18:	tbz	x1, #55, 404b2c <ferror@plt+0x378c>
  404b1c:	add	x2, x2, #0x1
  404b20:	cmp	x2, #0x7ff
  404b24:	b.eq	404b70 <ferror@plt+0x37d0>  // b.none
  404b28:	and	x1, x1, #0xff7fffffffffffff
  404b2c:	lsr	x1, x1, #3
  404b30:	cmp	x2, #0x7ff
  404b34:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  404b38:	mov	x3, x1
  404b3c:	orr	x1, x1, #0x8000000000000
  404b40:	ubfiz	x2, x2, #52, #11
  404b44:	csel	x1, x1, x3, ne  // ne = any
  404b48:	and	x4, x4, #0xff
  404b4c:	and	x1, x1, #0xfffffffffffff
  404b50:	orr	x1, x2, x1
  404b54:	orr	x19, x1, x4, lsl #63
  404b58:	cbz	w0, 404b60 <ferror@plt+0x37c0>
  404b5c:	bl	404bc4 <ferror@plt+0x3824>
  404b60:	fmov	d0, x19
  404b64:	ldr	x19, [sp, #16]
  404b68:	ldp	x29, x30, [sp], #48
  404b6c:	ret
  404b70:	ands	x1, x6, #0xc00000
  404b74:	b.eq	404b90 <ferror@plt+0x37f0>  // b.none
  404b78:	cmp	x1, #0x400, lsl #12
  404b7c:	b.ne	404b9c <ferror@plt+0x37fc>  // b.any
  404b80:	cmp	w4, #0x0
  404b84:	mov	x3, #0x7fe                 	// #2046
  404b88:	csetm	x1, ne  // ne = any
  404b8c:	csel	x2, x2, x3, eq  // eq = none
  404b90:	mov	w3, #0x14                  	// #20
  404b94:	orr	w0, w0, w3
  404b98:	b	404b2c <ferror@plt+0x378c>
  404b9c:	cmp	x1, #0x800, lsl #12
  404ba0:	b.ne	404bb8 <ferror@plt+0x3818>  // b.any
  404ba4:	cmp	w4, #0x0
  404ba8:	mov	x3, #0x7fe                 	// #2046
  404bac:	csetm	x1, eq  // eq = none
  404bb0:	csel	x2, x2, x3, ne  // ne = any
  404bb4:	b	404b90 <ferror@plt+0x37f0>
  404bb8:	mov	x1, #0xffffffffffffffff    	// #-1
  404bbc:	mov	x2, #0x7fe                 	// #2046
  404bc0:	b	404b90 <ferror@plt+0x37f0>
  404bc4:	tbz	w0, #0, 404bd4 <ferror@plt+0x3834>
  404bc8:	movi	v1.2s, #0x0
  404bcc:	fdiv	s0, s1, s1
  404bd0:	mrs	x1, fpsr
  404bd4:	tbz	w0, #1, 404be8 <ferror@plt+0x3848>
  404bd8:	fmov	s1, #1.000000000000000000e+00
  404bdc:	movi	v2.2s, #0x0
  404be0:	fdiv	s0, s1, s2
  404be4:	mrs	x1, fpsr
  404be8:	tbz	w0, #2, 404c08 <ferror@plt+0x3868>
  404bec:	mov	w1, #0x7f7fffff            	// #2139095039
  404bf0:	fmov	s1, w1
  404bf4:	mov	w1, #0xc5ae                	// #50606
  404bf8:	movk	w1, #0x749d, lsl #16
  404bfc:	fmov	s2, w1
  404c00:	fadd	s0, s1, s2
  404c04:	mrs	x1, fpsr
  404c08:	tbz	w0, #3, 404c18 <ferror@plt+0x3878>
  404c0c:	movi	v1.2s, #0x80, lsl #16
  404c10:	fmul	s0, s1, s1
  404c14:	mrs	x1, fpsr
  404c18:	tbz	w0, #4, 404c30 <ferror@plt+0x3890>
  404c1c:	mov	w0, #0x7f7fffff            	// #2139095039
  404c20:	fmov	s2, #1.000000000000000000e+00
  404c24:	fmov	s1, w0
  404c28:	fsub	s0, s1, s2
  404c2c:	mrs	x0, fpsr
  404c30:	ret
  404c34:	nop
  404c38:	stp	x29, x30, [sp, #-64]!
  404c3c:	mov	x29, sp
  404c40:	stp	x19, x20, [sp, #16]
  404c44:	adrp	x20, 415000 <ferror@plt+0x13c60>
  404c48:	add	x20, x20, #0xdc0
  404c4c:	stp	x21, x22, [sp, #32]
  404c50:	adrp	x21, 415000 <ferror@plt+0x13c60>
  404c54:	add	x21, x21, #0xdb8
  404c58:	sub	x20, x20, x21
  404c5c:	mov	w22, w0
  404c60:	stp	x23, x24, [sp, #48]
  404c64:	mov	x23, x1
  404c68:	mov	x24, x2
  404c6c:	bl	4010d8 <_exit@plt-0x38>
  404c70:	cmp	xzr, x20, asr #3
  404c74:	b.eq	404ca0 <ferror@plt+0x3900>  // b.none
  404c78:	asr	x20, x20, #3
  404c7c:	mov	x19, #0x0                   	// #0
  404c80:	ldr	x3, [x21, x19, lsl #3]
  404c84:	mov	x2, x24
  404c88:	add	x19, x19, #0x1
  404c8c:	mov	x1, x23
  404c90:	mov	w0, w22
  404c94:	blr	x3
  404c98:	cmp	x20, x19
  404c9c:	b.ne	404c80 <ferror@plt+0x38e0>  // b.any
  404ca0:	ldp	x19, x20, [sp, #16]
  404ca4:	ldp	x21, x22, [sp, #32]
  404ca8:	ldp	x23, x24, [sp, #48]
  404cac:	ldp	x29, x30, [sp], #64
  404cb0:	ret
  404cb4:	nop
  404cb8:	ret
  404cbc:	nop
  404cc0:	adrp	x2, 416000 <ferror@plt+0x14c60>
  404cc4:	mov	x1, #0x0                   	// #0
  404cc8:	ldr	x2, [x2, #344]
  404ccc:	b	401170 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404cd0 <.fini>:
  404cd0:	stp	x29, x30, [sp, #-16]!
  404cd4:	mov	x29, sp
  404cd8:	ldp	x29, x30, [sp], #16
  404cdc:	ret
