$date
	Sat Aug 01 17:04:53 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tablas3 $end
$var wire 1 ! out $end
$var wire 1 " s1 $end
$var wire 1 # s2 $end
$var wire 1 $ s3 $end
$var wire 1 % s4 $end
$var wire 1 & s5 $end
$var wire 1 ' s6 $end
$var wire 1 ( s7 $end
$var wire 1 ) s8 $end
$var wire 1 * s9 $end
$var reg 1 + A $end
$var reg 1 , B $end
$var reg 1 - C $end
$var reg 1 . D $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
0+
1*
1)
1(
1'
1&
1%
1$
1#
1"
1!
$end
#1
1.
#2
0.
1-
#3
1.
#4
0!
1#
0"
0.
0-
1,
#5
0!
0#
1"
1.
#6
0$
1#
0.
1-
#7
0!
0%
1$
1.
#8
1!
1'
1&
1%
0.
0-
0,
1+
#9
0!
0&
1.
#10
1!
1&
0.
1-
#11
0!
0'
1.
#12
1)
0(
1'
0.
0-
1,
#13
0!
0)
1(
1.
#14
1!
1)
0.
1-
#15
0!
0*
1.
#16
