Release 14.7 Map P.20131013 (nt)
Xilinx Mapping Report File for Design 'bruteforce'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s200a-vq100-4 -cm area -ir off -pr off
-c 100 -o bruteforce_map.ncd bruteforce.ngd bruteforce.pcf 
Target Device  : xc3s200a
Target Package : vq100
Target Speed   : -4
Mapper Version : spartan3a -- $Revision: 1.55 $
Mapped Date    : Wed Nov 16 18:53:17 2016
ERROR:Pack:18 - The design is too large for the given device and package. 
   Please check the Design Summary section to see which resource requirement for
   your design exceeds the resources available in the device.

   NOTE: An NCD file will still be generated to allow you to examine the mapped
   design.  This file is intended for evaluation use only, and will not process
   successfully through PAR.

   This mapped NCD file can be used to evaluate how the design's logic has been
   mapped into FPGA logic resources.  It can also be used to analyze
   preliminary, logic-level (pre-route) timing with one of the Xilinx static
   timing analysis tools (TRCE or Timing Analyzer).

Design Summary
--------------
Number of errors:      2
Number of warnings:    0
Logic Utilization:
  Number of 4 input LUTs:               661 out of   3,584   18%
Logic Distribution:
  Number of occupied Slices:            348 out of   1,792   19%
    Number of Slices containing only related logic:     348 out of     348 100%
    Number of Slices containing unrelated logic:          0 out of     348   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:         682 out of   3,584   19%
    Number used as logic:               661
    Number used as a route-thru:         21

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                344 out of      68  505% (OVERMAPPED)

Average Fanout of Non-Clock Nets:                3.48

Peak Memory Usage:  212 MB
Total REAL time to MAP completion:  2 secs 
Total CPU time to MAP completion:   2 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------
ERROR:Pack:2309 - Too many bonded comps of type "IOB" found to fit this device.
ERROR:Pack:18 - The design is too large for the given device and package. 
   Please check the Design Summary section to see which resource requirement for
   your design exceeds the resources available in the device.

   NOTE: An NCD file will still be generated to allow you to examine the mapped
   design.  This file is intended for evaluation use only, and will not process
   successfully through PAR.

   This mapped NCD file can be used to evaluate how the design's logic has been
   mapped into FPGA logic resources.  It can also be used to analyze
   preliminary, logic-level (pre-route) timing with one of the Xilinx static
   timing analysis tools (TRCE or Timing Analyzer).

Section 2 - Warnings
--------------------

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network XLXN_585 has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.

Section 4 - Removed Logic Summary
---------------------------------
   1 block(s) removed
   1 block(s) optimized away
   1 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "XLXN_585" is loadless and has been removed.
 Loadless block "XLXI_232" (ZERO) removed.

Optimized Block(s):
TYPE 		BLOCK
VCC 		XLXI_345

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew    | Reg (s)      | Resistor | IBUF/IFD | SUSPEND          |
|                                    |                  |           |                      | Term  | Strength | Rate    |              |          | Delay    |                  |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ActiveAdders<0>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| ActiveAdders<1>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| ActiveAdders<2>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| ActiveAdders<3>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| ActiveAdders<4>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| ActiveAdders<5>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| ActiveAdders<6>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| ActiveAdders<7>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| ActiveAdders<8>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| ActiveAdders<9>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| ActiveAdders<10>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| ActiveAdders<11>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| ActiveAdders<12>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| ActiveAdders<13>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| ActiveAdders<14>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| ActiveAdders<15>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| ActiveAdders<16>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| ActiveAdders<17>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| ActiveAdders<18>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| AdderNum<0>                        | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| AdderNum<1>                        | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| AdderNum<2>                        | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| AdderNum<3>                        | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| inc                                | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0<0>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<1>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<2>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<3>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<4>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<5>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<6>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<7>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<8>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<9>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<10>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<11>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<12>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<13>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<14>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<15>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<16>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<17>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<18>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<19>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<20>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<21>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<22>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<23>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<24>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<25>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<26>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<27>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<28>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<29>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<30>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0<31>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w0_in<0>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<1>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<2>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<3>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<4>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<5>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<6>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<7>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<8>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<9>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<10>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<11>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<12>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<13>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<14>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<15>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<16>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<17>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<18>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<19>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<20>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<21>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<22>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<23>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<24>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<25>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<26>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<27>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<28>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<29>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<30>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w0_in<31>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1<0>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<1>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<2>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<3>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<4>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<5>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<6>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<7>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<8>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<9>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<10>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<11>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<12>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<13>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<14>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<15>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<16>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<17>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<18>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<19>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<20>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<21>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<22>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<23>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<24>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<25>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<26>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<27>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<28>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<29>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<30>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1<31>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w1_in<0>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<1>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<2>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<3>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<4>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<5>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<6>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<7>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<8>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<9>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<10>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<11>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<12>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<13>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<14>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<15>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<16>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<17>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<18>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<19>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<20>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<21>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<22>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<23>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<24>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<25>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<26>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<27>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<28>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<29>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<30>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w1_in<31>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2<0>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<1>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<2>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<3>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<4>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<5>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<6>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<7>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<8>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<9>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<10>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<11>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<12>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<13>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<14>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<15>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<16>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<17>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<18>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<19>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<20>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<21>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<22>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<23>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<24>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<25>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<26>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<27>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<28>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<29>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<30>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2<31>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w2_in<0>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<1>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<2>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<3>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<4>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<5>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<6>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<7>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<8>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<9>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<10>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<11>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<12>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<13>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<14>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<15>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<16>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<17>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<18>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<19>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<20>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<21>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<22>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<23>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<24>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<25>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<26>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<27>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<28>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<29>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<30>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w2_in<31>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3<0>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<1>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<2>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<3>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<4>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<5>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<6>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<7>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<8>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<9>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<10>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<11>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<12>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<13>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<14>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<15>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<16>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<17>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<18>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<19>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<20>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<21>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<22>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<23>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<24>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<25>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<26>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<27>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<28>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<29>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<30>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3<31>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w3_in<0>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<1>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<2>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<3>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<4>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<5>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<6>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<7>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<8>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<9>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<10>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<11>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<12>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<13>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<14>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<15>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<16>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<17>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<18>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<19>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<20>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<21>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<22>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<23>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<24>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<25>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<26>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<27>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<28>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<29>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<30>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w3_in<31>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4<0>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<1>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<2>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<3>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<4>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<5>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<6>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<7>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<8>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<9>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<10>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<11>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<12>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<13>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<14>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<15>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<16>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<17>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<18>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<19>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<20>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<21>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<22>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<23>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<24>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<25>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<26>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<27>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<28>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<29>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<30>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4<31>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| w4_in<0>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<1>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<2>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<3>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<4>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<5>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<6>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<7>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<8>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<9>                           | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<10>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<11>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<12>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<13>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<14>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<15>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<16>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<17>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<18>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<19>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<20>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<21>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<22>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<23>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<24>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<25>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<26>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<27>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<28>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<29>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<30>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| w4_in<31>                          | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
