Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 9218e1242a8e45f8a83aca83f35e8d64 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/zhang/cdd/lab3/Lab3.srcs/sources_1/new/Debounce_switch.v" Line 8. Module Debounce_Switch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhang/cdd/lab3/Lab3.srcs/sources_1/new/Debounce_switch.v" Line 8. Module Debounce_Switch doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Debounce_Switch
Compiling module xil_defaultlib.design_1_Debounce_Switch_0_0
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_Nb(ADDER_WIDT...
Compiling module xil_defaultlib.clsa_unit(SLICE_WIDTH=4)
Compiling module xil_defaultlib.clsa_dynamic(SECTION_WIDTH=16)
Compiling module xil_defaultlib.mp_adder(ADDER_WIDTH=16)
Compiling module xil_defaultlib.uart_top(ADDER_WIDTH=16,NBYTES=6...
Compiling module xil_defaultlib.design_1_uart_top_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
