5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd fsm5.1.vcd -o fsm5.1.cdd -y lib -v fsm5.1.v -F main=state[2:1],next_state -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" fsm5.1.v 1 60 1
2 1 17 110015 2f 1 100c 0 0 1 9 clock
2 2 17 9000f 0 2a 1000 0 0 1 26 2
2 3 17 90015 47 27 100a 1 2 1 26 2
2 4 17 580061 1 32 1004 0 0 2 9 STATE_IDLE
2 5 17 4a0053 5 1 100c 0 0 2 9 next_state
2 6 17 4a0061 6 15 114c 4 5 1 26 1102
2 7 17 3e0047 5 1 100c 0 0 2 9 next_state
2 8 17 3e0062 6 31 124c 6 7 3 26 772a
2 9 17 3d0063 6 26 100c 8 0 3 26 772a
2 10 17 350038 1 0 21004 0 0 1 16 0
2 11 17 2a0033 1 32 1004 0 0 2 9 STATE_IDLE
2 12 17 2a0038 1 31 1044 10 11 3 26 72a
2 13 17 290039 1 26 1004 12 0 3 26 72a
2 14 17 210039 7 1a 10cc 9 13 3 26 772a
2 15 17 210025 2 1 100c 0 0 1 9 reset
2 16 17 210063 7 19 100c 14 15 3 26 772a
2 17 17 18001c 0 1 1410 0 0 3 9 state
2 18 17 180063 17 38 e 16 17
2 19 19 230026 3 1 100c 0 0 1 9 tail
2 20 19 230026 0 2a 1000 0 0 1 26 2
2 21 19 230026 3 29 1008 19 20 1 26 2
2 22 19 1a001e 3 1 100c 0 0 1 9 valid
2 23 19 1a001e 0 2a 1000 0 0 1 26 2
2 24 19 1a001e 3 29 1008 22 23 1 26 2
2 25 19 120015 3 1 100c 0 0 1 9 head
2 26 19 120015 0 2a 1000 0 0 1 26 2
2 27 19 120015 3 29 1008 25 26 1 26 2
2 28 19 9000d 5 1 100c 0 0 3 9 state
2 29 19 9000d 0 2a 1000 0 0 3 26 2a
2 30 19 9000d 5 29 1008 28 29 1 26 2
2 31 19 90015 6 2b 1008 27 30 1 26 2
2 32 19 9001e 6 2b 1008 24 31 1 26 2
2 33 19 90026 d 2b 100a 21 32 1 26 2
2 34 20 20006 6 3d 5002 0 0 1 26 2 $u0
2 35 29 160016 6 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 36 29 100017 6 23 100c 0 35 1 9 state
2 37 29 7000c 0 1 1410 0 0 1 9 msg_ip
2 38 29 70017 6 35 e 36 37
2 39 55 8000c 1 3d 5002 0 0 1 26 2 $u2
2 40 0 0 5 1 100e 0 0 2 9 next_state
2 41 0 0 1 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 42 0 0 6 0 1008 0 0 32 52 4 0 0 0 0 0 0 0
2 43 0 0 6 24 120e 41 42 2 9 state
1 STATE_IDLE 0 80000 1 0 31 0 2 17 0
1 STATE_HEAD 0 80000 1 0 31 0 2 21 1
1 STATE_DATA 0 80000 1 0 31 0 2 21 4
1 STATE_TAIL 0 80000 1 0 31 0 2 21 5
1 clock 8 83000f 1 0 0 0 1 25 1102
1 reset 9 3000f 1 0 0 0 1 25 1002
1 state 10 3000f 1 0 2 0 3 25 772a
1 next_state 11 83000f 1 0 1 0 2 25 330a
1 msg_ip 12 3000f 1 0 0 0 1 25 1102
1 head 13 3000f 1 0 0 0 1 25 1102
1 tail 14 3000f 1 0 0 0 1 25 1102
1 valid 15 3000f 1 0 0 0 1 25 1102
4 43 f 43 43
4 40 f 40 40
4 18 6 3 3
4 3 1 18 0
4 34 6 33 0
4 33 1 34 0
4 38 f 38 38
4 39 1 0 0
6 43 40 1 02,04,04,,01,81,81030106
3 1 main.$u0 "main.$u0" fsm5.1.v 0 27 1
2 44 22 5000e 1 32 1004 0 0 2 9 STATE_IDLE
2 45 21 110011 1 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 46 21 f000f 5 0 1008 0 0 32 52 4 0 0 0 0 0 0 0
2 47 21 90012 d 24 120e 45 46 2 9 state
2 48 22 0 6 2d 114e 44 47 1 26 1102
2 49 23 5000e 1 32 1008 0 0 2 9 STATE_HEAD
2 50 23 0 3 2d 120e 49 47 1 26 1102
2 51 24 5000e 1 32 1008 0 0 2 9 STATE_DATA
2 52 24 0 2 2d 1206 51 47 1 26 102
2 53 25 5000e 1 32 1008 0 0 2 9 STATE_TAIL
2 54 25 0 2 2d 120e 53 47 1 26 1102
2 55 25 3d0046 1 32 1004 0 0 2 9 STATE_IDLE
2 56 25 300039 1 32 1008 0 0 2 9 STATE_HEAD
2 57 25 1f0039 1 1a 1104 55 56 2 26 30a
2 58 25 28002b 1 1 1004 0 0 1 9 head
2 59 25 200024 1 1 1004 0 0 1 9 valid
2 60 25 20002b 1 8 1044 58 59 1 26 1102
2 61 25 1f0046 1 19 1004 57 60 2 26 30a
2 62 25 12001b 0 1 1410 0 0 2 9 next_state
2 63 25 120046 1 37 16 61 62
2 64 24 3d0046 0 32 1010 0 0 2 9 STATE_DATA
2 65 24 300039 0 32 1010 0 0 2 9 STATE_TAIL
2 66 24 1f0039 0 1a 1030 64 65 2 26 a
2 67 24 28002b 0 1 1010 0 0 1 9 tail
2 68 24 200024 0 1 1010 0 0 1 9 valid
2 69 24 20002b 0 8 1030 67 68 1 26 2
2 70 24 1f0046 0 19 1030 66 69 2 26 a
2 71 24 12001b 0 1 1410 0 0 2 9 next_state
2 72 24 120046 0 37 32 70 71
2 73 23 3d0046 1 32 1008 0 0 2 9 STATE_DATA
2 74 23 300039 1 32 1008 0 0 2 9 STATE_TAIL
2 75 23 1f0039 1 1a 1208 73 74 2 26 300a
2 76 23 28002b 1 1 1018 0 0 1 9 tail
2 77 23 200024 1 1 1018 0 0 1 9 valid
2 78 23 20002b 1 8 1238 76 77 1 26 10002
2 79 23 1f0046 1 19 1038 75 78 2 26 300a
2 80 23 12001b 0 1 1410 0 0 2 9 next_state
2 81 23 120046 1 37 3a 79 80
2 82 22 3d0046 1 32 1004 0 0 2 9 STATE_IDLE
2 83 22 300039 1 32 1008 0 0 2 9 STATE_HEAD
2 84 22 1f0039 3 1a 110c 82 83 2 26 130a
2 85 22 28002b 3 1 100c 0 0 1 9 head
2 86 22 200024 3 1 100c 0 0 1 9 valid
2 87 22 20002b 3 8 124c 85 86 1 26 11102
2 88 22 1f0046 3 19 100c 84 87 2 26 130a
2 89 22 12001b 0 1 1410 0 0 2 9 next_state
2 90 22 120046 3 37 1e 88 89
4 63 0 0 0
4 54 0 63 0
4 72 0 0 0
4 52 0 72 54
4 81 0 0 0
4 50 0 81 52
4 90 0 0 0
4 48 11 90 50
3 1 main.$u1 "main.$u1" fsm5.1.v 0 53 1
3 1 main.$u2 "main.$u2" fsm5.1.v 0 58 1
2 91 56 9000c 1 0 21004 0 0 1 16 0
2 92 56 10005 0 1 1410 0 0 1 9 clock
2 93 56 1000c 1 37 16 91 92
2 94 57 b000b 1 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 95 57 9000c 5d 2c 900a 94 0 32 26 aa aa aa aa aa aa aa aa
2 96 57 17001b 2e 1 101c 0 0 1 9 clock
2 97 57 160016 2e 1b 102c 96 0 1 26 1102
2 98 57 e0012 0 1 1410 0 0 1 9 clock
2 99 57 e001b 2e 37 3e 97 98
4 99 6 95 95
4 95 0 99 0
4 93 11 95 95
