    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; SwSPI_Master_1_SPI_CS
SwSPI_Master_1_SPI_CS__0__DR EQU CYREG_GPIO_PRT2_DR
SwSPI_Master_1_SPI_CS__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SwSPI_Master_1_SPI_CS__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SwSPI_Master_1_SPI_CS__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SwSPI_Master_1_SPI_CS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SwSPI_Master_1_SPI_CS__0__HSIOM_MASK EQU 0x00F00000
SwSPI_Master_1_SPI_CS__0__HSIOM_SHIFT EQU 20
SwSPI_Master_1_SPI_CS__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_1_SPI_CS__0__INTR EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_1_SPI_CS__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_1_SPI_CS__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_1_SPI_CS__0__MASK EQU 0x20
SwSPI_Master_1_SPI_CS__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SwSPI_Master_1_SPI_CS__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SwSPI_Master_1_SPI_CS__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SwSPI_Master_1_SPI_CS__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SwSPI_Master_1_SPI_CS__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SwSPI_Master_1_SPI_CS__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SwSPI_Master_1_SPI_CS__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SwSPI_Master_1_SPI_CS__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SwSPI_Master_1_SPI_CS__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SwSPI_Master_1_SPI_CS__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SwSPI_Master_1_SPI_CS__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SwSPI_Master_1_SPI_CS__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SwSPI_Master_1_SPI_CS__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SwSPI_Master_1_SPI_CS__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SwSPI_Master_1_SPI_CS__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SwSPI_Master_1_SPI_CS__0__PC EQU CYREG_GPIO_PRT2_PC
SwSPI_Master_1_SPI_CS__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SwSPI_Master_1_SPI_CS__0__PORT EQU 2
SwSPI_Master_1_SPI_CS__0__PS EQU CYREG_GPIO_PRT2_PS
SwSPI_Master_1_SPI_CS__0__SHIFT EQU 5
SwSPI_Master_1_SPI_CS__DR EQU CYREG_GPIO_PRT2_DR
SwSPI_Master_1_SPI_CS__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SwSPI_Master_1_SPI_CS__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SwSPI_Master_1_SPI_CS__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SwSPI_Master_1_SPI_CS__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_1_SPI_CS__INTR EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_1_SPI_CS__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_1_SPI_CS__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_1_SPI_CS__MASK EQU 0x20
SwSPI_Master_1_SPI_CS__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SwSPI_Master_1_SPI_CS__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SwSPI_Master_1_SPI_CS__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SwSPI_Master_1_SPI_CS__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SwSPI_Master_1_SPI_CS__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SwSPI_Master_1_SPI_CS__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SwSPI_Master_1_SPI_CS__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SwSPI_Master_1_SPI_CS__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SwSPI_Master_1_SPI_CS__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SwSPI_Master_1_SPI_CS__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SwSPI_Master_1_SPI_CS__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SwSPI_Master_1_SPI_CS__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SwSPI_Master_1_SPI_CS__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SwSPI_Master_1_SPI_CS__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SwSPI_Master_1_SPI_CS__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SwSPI_Master_1_SPI_CS__PC EQU CYREG_GPIO_PRT2_PC
SwSPI_Master_1_SPI_CS__PC2 EQU CYREG_GPIO_PRT2_PC2
SwSPI_Master_1_SPI_CS__PORT EQU 2
SwSPI_Master_1_SPI_CS__PS EQU CYREG_GPIO_PRT2_PS
SwSPI_Master_1_SPI_CS__SHIFT EQU 5

; SwSPI_Master_1_SPI_MISO
SwSPI_Master_1_SPI_MISO__0__DR EQU CYREG_GPIO_PRT2_DR
SwSPI_Master_1_SPI_MISO__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SwSPI_Master_1_SPI_MISO__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SwSPI_Master_1_SPI_MISO__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SwSPI_Master_1_SPI_MISO__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SwSPI_Master_1_SPI_MISO__0__HSIOM_MASK EQU 0x000000F0
SwSPI_Master_1_SPI_MISO__0__HSIOM_SHIFT EQU 4
SwSPI_Master_1_SPI_MISO__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_1_SPI_MISO__0__INTR EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_1_SPI_MISO__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_1_SPI_MISO__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_1_SPI_MISO__0__MASK EQU 0x02
SwSPI_Master_1_SPI_MISO__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SwSPI_Master_1_SPI_MISO__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SwSPI_Master_1_SPI_MISO__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SwSPI_Master_1_SPI_MISO__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SwSPI_Master_1_SPI_MISO__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SwSPI_Master_1_SPI_MISO__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SwSPI_Master_1_SPI_MISO__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SwSPI_Master_1_SPI_MISO__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SwSPI_Master_1_SPI_MISO__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SwSPI_Master_1_SPI_MISO__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SwSPI_Master_1_SPI_MISO__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SwSPI_Master_1_SPI_MISO__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SwSPI_Master_1_SPI_MISO__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SwSPI_Master_1_SPI_MISO__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SwSPI_Master_1_SPI_MISO__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SwSPI_Master_1_SPI_MISO__0__PC EQU CYREG_GPIO_PRT2_PC
SwSPI_Master_1_SPI_MISO__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SwSPI_Master_1_SPI_MISO__0__PORT EQU 2
SwSPI_Master_1_SPI_MISO__0__PS EQU CYREG_GPIO_PRT2_PS
SwSPI_Master_1_SPI_MISO__0__SHIFT EQU 1
SwSPI_Master_1_SPI_MISO__DR EQU CYREG_GPIO_PRT2_DR
SwSPI_Master_1_SPI_MISO__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SwSPI_Master_1_SPI_MISO__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SwSPI_Master_1_SPI_MISO__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SwSPI_Master_1_SPI_MISO__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_1_SPI_MISO__INTR EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_1_SPI_MISO__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_1_SPI_MISO__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_1_SPI_MISO__MASK EQU 0x02
SwSPI_Master_1_SPI_MISO__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SwSPI_Master_1_SPI_MISO__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SwSPI_Master_1_SPI_MISO__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SwSPI_Master_1_SPI_MISO__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SwSPI_Master_1_SPI_MISO__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SwSPI_Master_1_SPI_MISO__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SwSPI_Master_1_SPI_MISO__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SwSPI_Master_1_SPI_MISO__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SwSPI_Master_1_SPI_MISO__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SwSPI_Master_1_SPI_MISO__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SwSPI_Master_1_SPI_MISO__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SwSPI_Master_1_SPI_MISO__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SwSPI_Master_1_SPI_MISO__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SwSPI_Master_1_SPI_MISO__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SwSPI_Master_1_SPI_MISO__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SwSPI_Master_1_SPI_MISO__PC EQU CYREG_GPIO_PRT2_PC
SwSPI_Master_1_SPI_MISO__PC2 EQU CYREG_GPIO_PRT2_PC2
SwSPI_Master_1_SPI_MISO__PORT EQU 2
SwSPI_Master_1_SPI_MISO__PS EQU CYREG_GPIO_PRT2_PS
SwSPI_Master_1_SPI_MISO__SHIFT EQU 1

; SwSPI_Master_1_SPI_MOSI
SwSPI_Master_1_SPI_MOSI__0__DR EQU CYREG_GPIO_PRT2_DR
SwSPI_Master_1_SPI_MOSI__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SwSPI_Master_1_SPI_MOSI__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SwSPI_Master_1_SPI_MOSI__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SwSPI_Master_1_SPI_MOSI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SwSPI_Master_1_SPI_MOSI__0__HSIOM_MASK EQU 0x000F0000
SwSPI_Master_1_SPI_MOSI__0__HSIOM_SHIFT EQU 16
SwSPI_Master_1_SPI_MOSI__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_1_SPI_MOSI__0__INTR EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_1_SPI_MOSI__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_1_SPI_MOSI__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_1_SPI_MOSI__0__MASK EQU 0x10
SwSPI_Master_1_SPI_MOSI__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SwSPI_Master_1_SPI_MOSI__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SwSPI_Master_1_SPI_MOSI__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SwSPI_Master_1_SPI_MOSI__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SwSPI_Master_1_SPI_MOSI__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SwSPI_Master_1_SPI_MOSI__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SwSPI_Master_1_SPI_MOSI__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SwSPI_Master_1_SPI_MOSI__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SwSPI_Master_1_SPI_MOSI__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SwSPI_Master_1_SPI_MOSI__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SwSPI_Master_1_SPI_MOSI__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SwSPI_Master_1_SPI_MOSI__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SwSPI_Master_1_SPI_MOSI__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SwSPI_Master_1_SPI_MOSI__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SwSPI_Master_1_SPI_MOSI__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SwSPI_Master_1_SPI_MOSI__0__PC EQU CYREG_GPIO_PRT2_PC
SwSPI_Master_1_SPI_MOSI__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SwSPI_Master_1_SPI_MOSI__0__PORT EQU 2
SwSPI_Master_1_SPI_MOSI__0__PS EQU CYREG_GPIO_PRT2_PS
SwSPI_Master_1_SPI_MOSI__0__SHIFT EQU 4
SwSPI_Master_1_SPI_MOSI__DR EQU CYREG_GPIO_PRT2_DR
SwSPI_Master_1_SPI_MOSI__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SwSPI_Master_1_SPI_MOSI__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SwSPI_Master_1_SPI_MOSI__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SwSPI_Master_1_SPI_MOSI__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_1_SPI_MOSI__INTR EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_1_SPI_MOSI__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_1_SPI_MOSI__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_1_SPI_MOSI__MASK EQU 0x10
SwSPI_Master_1_SPI_MOSI__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SwSPI_Master_1_SPI_MOSI__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SwSPI_Master_1_SPI_MOSI__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SwSPI_Master_1_SPI_MOSI__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SwSPI_Master_1_SPI_MOSI__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SwSPI_Master_1_SPI_MOSI__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SwSPI_Master_1_SPI_MOSI__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SwSPI_Master_1_SPI_MOSI__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SwSPI_Master_1_SPI_MOSI__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SwSPI_Master_1_SPI_MOSI__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SwSPI_Master_1_SPI_MOSI__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SwSPI_Master_1_SPI_MOSI__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SwSPI_Master_1_SPI_MOSI__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SwSPI_Master_1_SPI_MOSI__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SwSPI_Master_1_SPI_MOSI__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SwSPI_Master_1_SPI_MOSI__PC EQU CYREG_GPIO_PRT2_PC
SwSPI_Master_1_SPI_MOSI__PC2 EQU CYREG_GPIO_PRT2_PC2
SwSPI_Master_1_SPI_MOSI__PORT EQU 2
SwSPI_Master_1_SPI_MOSI__PS EQU CYREG_GPIO_PRT2_PS
SwSPI_Master_1_SPI_MOSI__SHIFT EQU 4

; SwSPI_Master_1_SPI_SCK
SwSPI_Master_1_SPI_SCK__0__DR EQU CYREG_GPIO_PRT2_DR
SwSPI_Master_1_SPI_SCK__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SwSPI_Master_1_SPI_SCK__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SwSPI_Master_1_SPI_SCK__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SwSPI_Master_1_SPI_SCK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SwSPI_Master_1_SPI_SCK__0__HSIOM_MASK EQU 0x00000F00
SwSPI_Master_1_SPI_SCK__0__HSIOM_SHIFT EQU 8
SwSPI_Master_1_SPI_SCK__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_1_SPI_SCK__0__INTR EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_1_SPI_SCK__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_1_SPI_SCK__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_1_SPI_SCK__0__MASK EQU 0x04
SwSPI_Master_1_SPI_SCK__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SwSPI_Master_1_SPI_SCK__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SwSPI_Master_1_SPI_SCK__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SwSPI_Master_1_SPI_SCK__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SwSPI_Master_1_SPI_SCK__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SwSPI_Master_1_SPI_SCK__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SwSPI_Master_1_SPI_SCK__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SwSPI_Master_1_SPI_SCK__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SwSPI_Master_1_SPI_SCK__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SwSPI_Master_1_SPI_SCK__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SwSPI_Master_1_SPI_SCK__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SwSPI_Master_1_SPI_SCK__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SwSPI_Master_1_SPI_SCK__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SwSPI_Master_1_SPI_SCK__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SwSPI_Master_1_SPI_SCK__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SwSPI_Master_1_SPI_SCK__0__PC EQU CYREG_GPIO_PRT2_PC
SwSPI_Master_1_SPI_SCK__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SwSPI_Master_1_SPI_SCK__0__PORT EQU 2
SwSPI_Master_1_SPI_SCK__0__PS EQU CYREG_GPIO_PRT2_PS
SwSPI_Master_1_SPI_SCK__0__SHIFT EQU 2
SwSPI_Master_1_SPI_SCK__DR EQU CYREG_GPIO_PRT2_DR
SwSPI_Master_1_SPI_SCK__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SwSPI_Master_1_SPI_SCK__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SwSPI_Master_1_SPI_SCK__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SwSPI_Master_1_SPI_SCK__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_1_SPI_SCK__INTR EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_1_SPI_SCK__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_1_SPI_SCK__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_1_SPI_SCK__MASK EQU 0x04
SwSPI_Master_1_SPI_SCK__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SwSPI_Master_1_SPI_SCK__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SwSPI_Master_1_SPI_SCK__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SwSPI_Master_1_SPI_SCK__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SwSPI_Master_1_SPI_SCK__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SwSPI_Master_1_SPI_SCK__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SwSPI_Master_1_SPI_SCK__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SwSPI_Master_1_SPI_SCK__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SwSPI_Master_1_SPI_SCK__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SwSPI_Master_1_SPI_SCK__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SwSPI_Master_1_SPI_SCK__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SwSPI_Master_1_SPI_SCK__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SwSPI_Master_1_SPI_SCK__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SwSPI_Master_1_SPI_SCK__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SwSPI_Master_1_SPI_SCK__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SwSPI_Master_1_SPI_SCK__PC EQU CYREG_GPIO_PRT2_PC
SwSPI_Master_1_SPI_SCK__PC2 EQU CYREG_GPIO_PRT2_PC2
SwSPI_Master_1_SPI_SCK__PORT EQU 2
SwSPI_Master_1_SPI_SCK__PS EQU CYREG_GPIO_PRT2_PS
SwSPI_Master_1_SPI_SCK__SHIFT EQU 2

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
