{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",{
          "in":["Array",1,["Array",16,"BitIn"]],
          "out":"Bit"
        }],
        "instances":{
          "_148const15_":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],15]}
          },
          "io16in_in_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","i"]}
          },
          "io1_out":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","o"]}
          },
          "neq_147_148_149$equal_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],0], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],0], "lut_value":[["BitVector",8],0]}
          },
          "neq_147_148_149$not_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "lut_value":[["BitVector",8],85]}
          }
        },
        "connections":[
          ["_148const15_.out","neq_147_148_149$equal_PE.data.in.1"],
          ["io16in_in_0.out","neq_147_148_149$equal_PE.data.in.0"],
          ["io1_out.in","neq_147_148_149$not_lut_bitPE.bit.out"],
          ["neq_147_148_149$equal_PE.bit.out","neq_147_148_149$not_lut_bitPE.bit.in.0"]
        ]
      },
      "neq_U0":{
        "type":["Record",{
          "in0":["Array",16,"BitIn"],
          "in1":["Array",16,"BitIn"],
          "out":"Bit"
        }],
        "instances":{
          "equal_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],0], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],0], "lut_value":[["BitVector",8],0]}
          },
          "not_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "lut_value":[["BitVector",8],85]}
          }
        },
        "connections":[
          ["self.in0","equal_PE.data.in.0"],
          ["self.in1","equal_PE.data.in.1"],
          ["self.out","not_lut_bitPE.bit.out"],
          ["equal_PE.bit.out","not_lut_bitPE.bit.in.0"]
        ]
      }
    }
  }
}
}