#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Nov 11 14:34:57 2018
# Process ID: 20216
# Current directory: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/SimpleCounter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20000 C:\Users\hammi\Documents\GitBucket\SchoolFPGA\SimpleCounter\SimpleCounter.xpr
# Log file: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/SimpleCounter/vivado.log
# Journal file: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/SimpleCounter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hammi/Documents/GitBucket/SchoolFPGA/SimpleCounter/SimpleCounter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
close_project
create_project Simple_Counter C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
import_files -norecurse C:/Users/hammi/Documents/GitBucket/SchoolFPGA/SimpleCounter/SimpleCounter.srcs/sources_1/new/TFlipFLop.vhd
update_compile_order -fileset sources_1
file mkdir C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.srcs/sources_1/new
close [ open C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.srcs/sources_1/new/T_FlipFlop.vhd w ]
add_files C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.srcs/sources_1/new/T_FlipFlop.vhd
launch_runs synth_1 -jobs 2
[Sun Nov 11 14:38:32 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Sun Nov 11 14:39:07 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/synth_1/runme.log
[Sun Nov 11 14:39:07 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: T_FlipFlop
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 988.145 ; gain = 95.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'T_FlipFlop' [C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.srcs/sources_1/new/T_FlipFlop.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'T_FlipFlop' (1#1) [C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.srcs/sources_1/new/T_FlipFlop.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.867 ; gain = 134.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.867 ; gain = 134.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1335.941 ; gain = 442.855
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1335.941 ; gain = 442.855
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1344.230 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1344.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.sim/sim_1/synth/func/xsim/T_FlipFlop_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.sim/sim_1/synth/func/xsim/T_FlipFlop_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'T_FlipFlop' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj T_FlipFlop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.sim/sim_1/synth/func/xsim/T_FlipFlop_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_FlipFlop
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.sim/sim_1/synth/func/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 57a7c2c764f245db90fd3e59b883d3c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot T_FlipFlop_func_synth xil_defaultlib.T_FlipFlop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.T_FlipFlop
Compiling module xil_defaultlib.glbl
Built simulation snapshot T_FlipFlop_func_synth

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.sim/sim_1/synth/func/xsim/xsim.dir/T_FlipFlop_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.sim/sim_1/synth/func/xsim/xsim.dir/T_FlipFlop_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 11 14:41:31 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 11 14:41:31 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1945.848 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "T_FlipFlop_func_synth -key {Post-Synthesis:sim_1:Functional:T_FlipFlop} -tclbatch {T_FlipFlop.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source T_FlipFlop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'T_FlipFlop_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1955.457 ; gain = 546.023
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: T_FlipFlop
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.734 ; gain = 40.863
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'T_FlipFlop' [C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.srcs/sources_1/new/T_FlipFlop.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'T_FlipFlop' (1#1) [C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.srcs/sources_1/new/T_FlipFlop.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2031.672 ; gain = 74.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2031.672 ; gain = 74.801
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2124.574 ; gain = 167.703
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2124.574 ; gain = 167.703
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/synth_1

launch_runs synth_1 -jobs 2
[Sun Nov 11 14:43:04 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/synth_1

launch_runs synth_1 -jobs 2
[Sun Nov 11 14:43:53 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 11 14:44:31 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/impl_1/runme.log
current_design synth_1
reset_run impl_1
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 11 14:45:21 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/impl_1/runme.log
current_design impl_1
current_design rtl_1
current_design impl_1
refresh_design
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2136.730 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2136.730 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
current_design rtl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/synth_1

launch_runs synth_1 -jobs 2
[Sun Nov 11 14:47:22 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 11 14:47:50 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/impl_1/runme.log
current_design impl_1
refresh_design
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2151.559 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2151.559 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
current_design rtl_1
report_methodology -name ultrafast_methodology_1 -checks {XDCH-2 XDCH-1 XDCC-8 XDCC-7 XDCC-6 XDCC-5 XDCC-4 XDCC-3 XDCC-2 XDCC-1 XDCB-5 XDCB-4 XDCB-3 XDCB-2 XDCB-1 CLKC-53 CLKC-9 CLKC-5 CLKC-38 CLKC-37 CLKC-36 CLKC-35 CLKC-4 CLKC-18 CLKC-3 CLKC-2 CLKC-1 HPDR-1 RRRS-1 RROR-1 ROAS-1 RMOR-1 RMIR-1 RFTL-1 RFRC-1 RFRA-1 RFFI-1 RFFH-1 RFCF-1 RCCL-1 RCBG-1 RAMP-1 RAMF-1 RAMD-1 RAKN-1}
Command: report_methodology -name ultrafast_methodology_1 -checks {XDCH-2 XDCH-1 XDCC-8 XDCC-7 XDCC-6 XDCC-5 XDCC-4 XDCC-3 XDCC-2 XDCC-1 XDCB-5 XDCB-4 XDCB-3 XDCB-2 XDCB-1 CLKC-53 CLKC-9 CLKC-5 CLKC-38 CLKC-37 CLKC-36 CLKC-35 CLKC-4 CLKC-18 CLKC-3 CLKC-2 CLKC-1 HPDR-1 RRRS-1 RROR-1 ROAS-1 RMOR-1 RMIR-1 RFTL-1 RFRC-1 RFRA-1 RFFI-1 RFFH-1 RFCF-1 RCCL-1 RCBG-1 RAMP-1 RAMF-1 RAMD-1 RAKN-1}
INFO: [DRC 23-133] Running Methodology with 2 threads
report_methodology completed successfully
current_design synth_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/synth_1

launch_runs synth_1 -jobs 2
[Sun Nov 11 14:50:47 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 11 14:51:18 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/impl_1/runme.log
current_design impl_1
refresh_design
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2171.371 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2171.371 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/synth_1

launch_runs synth_1 -jobs 2
[Sun Nov 11 14:55:24 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 11 14:56:18 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/impl_1/runme.log
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2183.363 ; gain = 11.594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'T_FlipFlop' [C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.srcs/sources_1/new/T_FlipFlop.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'T_FlipFlop' (1#1) [C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.srcs/sources_1/new/T_FlipFlop.vhd:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2213.996 ; gain = 42.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2213.996 ; gain = 42.227
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2226.203 ; gain = 54.434
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 11 15:03:24 2018...
