// Seed: 2708736092
module module_0;
  assign id_1 = id_1;
  wire id_2, id_3;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1,
    input  tri0  id_2
);
  wire id_4;
  initial id_1 = #1 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  always @* $display(id_2);
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
  always @(1'd0) begin : LABEL_0
    assert (1);
    id_2 <= 1;
  end
  module_0 modCall_1 ();
endmodule
