==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 172.013 MB.
INFO: [HLS 200-10] Analyzing design file 'Grey/grey.cpp' ... 
ERROR: [HLS 207-3712] invalid operands to binary expression ('pixel' (aka 'hls::axis<ap_uint<24>, 1, 1, 1>') and 'int'): Grey/grey.cpp:22:22
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1494:480
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1495:477
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1496:471
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:469
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1498:470
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1499:474
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1518:404
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1519:413
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1520:414
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1521:412
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1522:413
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1523:408
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1685:174
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1685:491
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1794:168
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1794:472
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1140:1805
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1140:2083
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1141:1922
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1141:2218
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1142:1834
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1142:2117
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1143:1859
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1143:2146
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1144:1967
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1144:2270
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1145:2034
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1145:2348
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1146:1929
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1146:2226
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1147:1996
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1147:2304
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1148:1948
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1148:2248
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1149:2015
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1149:2326
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1150:2024
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1150:2336
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1151:2037
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1151:2351
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1176:169
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1225:269
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1395:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1396:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1397:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1398:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1399:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1400:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2215:5385
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2216:5646
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2217:5454
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2218:5511
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2219:6124
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2220:6279
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:5980
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2222:6135
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2223:6052
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2224:6207
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2225:6340
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2226:6369
ERROR: [HLS 207-3712] invalid operands to binary expression ('pixel' (aka 'hls::axis<ap_uint<24>, 1, 1, 1>') and 'int'): Grey/grey.cpp:22:31
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1494:480
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1495:477
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1496:471
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:469
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1498:470
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1499:474
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1518:404
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1519:413
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1520:414
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1521:412
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1522:413
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1523:408
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1685:174
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1685:491
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1794:168
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1794:472
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1140:1805
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1140:2083
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1141:1922
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1141:2218
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1142:1834
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1142:2117
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1143:1859
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1143:2146
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1144:1967
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1144:2270
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1145:2034
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1145:2348
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1146:1929
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1146:2226
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1147:1996
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1147:2304
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1148:1948
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1148:2248
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1149:2015
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1149:2326
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1150:2024
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1150:2336
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1151:2037
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1151:2351
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1176:169
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1225:269
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1395:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1396:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1397:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1398:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1399:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1400:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2215:5385
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2216:5646
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2217:5454
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2218:5511
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2219:6124
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2220:6279
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:5980
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2222:6135
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2223:6052
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2224:6207
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2225:6340
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2226:6369
ERROR: [HLS 207-3712] invalid operands to binary expression ('pixel' (aka 'hls::axis<ap_uint<24>, 1, 1, 1>') and 'int'): Grey/grey.cpp:22:44
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:171
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1455:2563
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1455:2807
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1456:2752
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1456:3014
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1457:2612
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1457:2861
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1458:2653
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1458:2906
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1459:2825
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1459:3094
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1460:2936
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1460:3216
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:2763
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3026
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1462:2874
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1462:3148
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:2794
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:3060
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1464:2905
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1464:3182
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1465:2918
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1465:3196
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1466:2939
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1466:3219
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1682:175
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1682:491
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1791:169
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1791:472
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1140:144
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1140:421
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1141:153
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1141:448
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1142:143
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1142:425
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1143:144
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1143:430
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1144:156
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1144:458
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1145:157
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1145:470
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1146:154
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1146:450
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1147:155
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1147:462
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1148:155
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1148:454
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1149:156
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1149:466
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1150:159
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1150:470
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1151:160
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1151:473
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1173:170
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1222:270
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2215:3167
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2215:3537
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2216:3320
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2216:3708
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2217:3206
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2217:3581
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2218:3239
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2218:3618
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2219:3600
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2219:4021
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2220:3689
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2220:4121
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:3516
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:3927
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2222:3605
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2222:4027
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2223:3558
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2223:3974
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2224:3647
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2224:4074
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2225:3726
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2225:4162
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2226:3743
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2226:4181
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2307:245
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2307:680
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.887 seconds; current allocated memory: 176.494 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.647 seconds; peak allocated memory: 176.157 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 172.045 MB.
INFO: [HLS 200-10] Analyzing design file 'Grey/grey.cpp' ... 
ERROR: [HLS 207-3712] invalid operands to binary expression ('pixel' (aka 'hls::axis<ap_uint<24>, 1, 1, 1>') and 'int'): Grey/grey.cpp:22:22
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1494:480
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1495:477
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1496:471
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:469
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1498:470
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1499:474
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1518:404
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1519:413
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1520:414
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1521:412
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1522:413
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1523:408
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1685:174
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1685:491
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1794:168
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1794:472
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1140:1805
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1140:2083
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1141:1922
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1141:2218
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1142:1834
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1142:2117
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1143:1859
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1143:2146
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1144:1967
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1144:2270
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1145:2034
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1145:2348
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1146:1929
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1146:2226
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1147:1996
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1147:2304
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1148:1948
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1148:2248
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1149:2015
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1149:2326
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1150:2024
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1150:2336
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1151:2037
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1151:2351
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1176:169
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1225:269
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1395:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1396:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1397:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1398:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1399:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1400:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2215:5385
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2216:5646
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2217:5454
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2218:5511
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2219:6124
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2220:6279
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:5980
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2222:6135
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2223:6052
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2224:6207
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2225:6340
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2226:6369
ERROR: [HLS 207-3712] invalid operands to binary expression ('pixel' (aka 'hls::axis<ap_uint<24>, 1, 1, 1>') and 'int'): Grey/grey.cpp:22:31
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1494:480
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1495:477
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1496:471
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:469
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1498:470
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1499:474
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1518:404
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1519:413
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1520:414
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1521:412
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1522:413
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1523:408
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1685:174
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1685:491
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1794:168
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1794:472
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1140:1805
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1140:2083
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1141:1922
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1141:2218
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1142:1834
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1142:2117
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1143:1859
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1143:2146
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1144:1967
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1144:2270
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1145:2034
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1145:2348
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1146:1929
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1146:2226
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1147:1996
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1147:2304
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1148:1948
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1148:2248
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1149:2015
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1149:2326
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1150:2024
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1150:2336
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1151:2037
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1151:2351
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1176:169
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1225:269
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1395:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1396:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1397:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1398:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1399:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1400:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2215:5385
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2216:5646
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2217:5454
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2218:5511
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2219:6124
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2220:6279
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:5980
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2222:6135
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2223:6052
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2224:6207
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2225:6340
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2226:6369
ERROR: [HLS 207-3712] invalid operands to binary expression ('pixel' (aka 'hls::axis<ap_uint<24>, 1, 1, 1>') and 'int'): Grey/grey.cpp:22:44
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:171
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1455:2563
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1455:2807
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1456:2752
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1456:3014
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1457:2612
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1457:2861
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1458:2653
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1458:2906
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1459:2825
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1459:3094
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1460:2936
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1460:3216
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:2763
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3026
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1462:2874
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1462:3148
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:2794
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:3060
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1464:2905
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1464:3182
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1465:2918
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1465:3196
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1466:2939
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1466:3219
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1682:175
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1682:491
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1791:169
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1791:472
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1140:144
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1140:421
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1141:153
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1141:448
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1142:143
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1142:425
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1143:144
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1143:430
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1144:156
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1144:458
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1145:157
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1145:470
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1146:154
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1146:450
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1147:155
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1147:462
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1148:155
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1148:454
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1149:156
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1149:466
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1150:159
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1150:470
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1151:160
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1151:473
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1173:170
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1222:270
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2215:3167
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2215:3537
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2216:3320
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2216:3708
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2217:3206
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2217:3581
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2218:3239
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2218:3618
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2219:3600
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2219:4021
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2220:3689
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2220:4121
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:3516
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:3927
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2222:3605
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2222:4027
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2223:3558
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2223:3974
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2224:3647
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2224:4074
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2225:3726
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2225:4162
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2226:3743
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2226:4181
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2307:245
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2307:680
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.5 seconds; current allocated memory: 176.495 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.236 seconds; peak allocated memory: 176.158 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 172.044 MB.
INFO: [HLS 200-10] Analyzing design file 'Grey/grey.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.37 seconds; current allocated memory: 173.389 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:341)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<32, true>::plus operator+<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<24, false>::RType<32, true>::plus operator+<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<32, true>::plus operator+<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int<34>::ap_int<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::operator long long() const' into 'double operator/<34, true>(ap_int_base<34, true> const&, double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1423:840)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<9>::ap_int<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:307:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator=<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator-() const' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base(int)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:310:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(double)' into 'ap_uint<8>::ap_uint(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int.h:308:25)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::ap_concat_ref(ap_int_base<8, false>&, ap_int_base<8, false>&)' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> > ap_int_base<8, false>::operator,<8, false>(ap_int_base<8, false>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1145:12)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::ap_concat_ref(ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >&, ap_int_base<8, false>&)' into 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::operator,<8, false>(ap_int_base<8, false>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:199:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::length() const volatile' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::length() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:329:74)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::length() const volatile' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::length() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:329:90)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:305:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::length() const volatile' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:307:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::length() const volatile' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:306:23)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::get() const' into 'ap_int_base<16, false>::ap_int_base<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >(ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:370:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::ap_int_base(int)' into 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:305:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >(ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> > const&)' into 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:309:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::length() const volatile' into 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:307:23)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::length() const' into 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:306:23)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::get() const' into 'ap_int_base<24, false>::ap_int_base<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >(ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:370:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::ap_int_base<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >(ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > const&)' into 'ap_uint<24>::ap_uint<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >(ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int.h:244:9)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:19:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:24:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >(ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > const&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:23:10)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::operator,<8, false>(ap_int_base<8, false>&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:23:20)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> > ap_int_base<8, false>::operator,<8, false>(ap_int_base<8, false>&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:20:25)
INFO: [HLS 214-131] Inlining function 'double operator/<34, true>(ap_int_base<34, true> const&, double)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:66)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<32, true>::plus operator+<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:45)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:21:11)
INFO: [HLS 214-178] Inlining function 'ap_uint<8>::ap_uint(double)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.725 seconds; current allocated memory: 175.363 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 175.364 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 184.619 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 198.856 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' in function 'gray' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Grey/grey.cpp:20:19) in function 'gray'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 232.678 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 231.540 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gray' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 231.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 232.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'gray' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gray'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 234.359 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.701 seconds; current allocated memory: 242.650 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for gray.
INFO: [VLOG 209-307] Generating Verilog RTL for gray.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 151.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.544 seconds; current allocated memory: 242.766 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.819 seconds; peak allocated memory: 242.650 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 172.044 MB.
INFO: [HLS 200-10] Analyzing design file 'Grey/grey.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.192 seconds; current allocated memory: 173.389 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:341)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<32, true>::plus operator+<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<24, false>::RType<32, true>::plus operator+<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<32, true>::plus operator+<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int<34>::ap_int<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::operator long long() const' into 'double operator/<34, true>(ap_int_base<34, true> const&, double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1423:840)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<9>::ap_int<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:307:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator=<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator-() const' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base(int)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:310:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(double)' into 'ap_uint<8>::ap_uint(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int.h:308:25)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::ap_concat_ref(ap_int_base<8, false>&, ap_int_base<8, false>&)' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> > ap_int_base<8, false>::operator,<8, false>(ap_int_base<8, false>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1145:12)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::ap_concat_ref(ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >&, ap_int_base<8, false>&)' into 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::operator,<8, false>(ap_int_base<8, false>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:199:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::length() const volatile' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::length() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:329:74)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::length() const volatile' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::length() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:329:90)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:305:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::length() const volatile' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:307:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::length() const volatile' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:306:23)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::get() const' into 'ap_int_base<16, false>::ap_int_base<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >(ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:370:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::ap_int_base(int)' into 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:305:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >(ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> > const&)' into 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:309:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::length() const volatile' into 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:307:23)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::length() const' into 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:306:23)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::get() const' into 'ap_int_base<24, false>::ap_int_base<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >(ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:370:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::ap_int_base<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >(ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > const&)' into 'ap_uint<24>::ap_uint<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >(ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int.h:244:9)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:19:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:24:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >(ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > const&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:23:10)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::operator,<8, false>(ap_int_base<8, false>&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:23:20)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> > ap_int_base<8, false>::operator,<8, false>(ap_int_base<8, false>&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:20:25)
INFO: [HLS 214-131] Inlining function 'double operator/<34, true>(ap_int_base<34, true> const&, double)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:66)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<32, true>::plus operator+<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:45)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:21:11)
INFO: [HLS 214-178] Inlining function 'ap_uint<8>::ap_uint(double)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.71 seconds; current allocated memory: 175.363 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 175.364 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 184.619 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 198.856 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' in function 'gray' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Grey/grey.cpp:20:19) in function 'gray'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 232.678 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 231.540 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gray' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 231.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 232.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'gray' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gray'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 234.359 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.503 seconds; current allocated memory: 242.651 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for gray.
INFO: [VLOG 209-307] Generating Verilog RTL for gray.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 151.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.124 seconds; current allocated memory: 242.766 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.967 seconds; peak allocated memory: 242.651 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Grey/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.564 seconds; current allocated memory: 180.369 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name gray gray 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 172.088 MB.
INFO: [HLS 200-10] Analyzing design file 'Grey/grey.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.252 seconds; current allocated memory: 173.458 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:341)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<32, true>::plus operator+<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<24, false>::RType<32, true>::plus operator+<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<32, true>::plus operator+<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int<34>::ap_int<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::operator long long() const' into 'double operator/<34, true>(ap_int_base<34, true> const&, double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1423:840)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<9>::ap_int<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:307:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator=<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator-() const' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base(int)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:310:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(double)' into 'ap_uint<8>::ap_uint(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int.h:308:25)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::ap_concat_ref(ap_int_base<8, false>&, ap_int_base<8, false>&)' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> > ap_int_base<8, false>::operator,<8, false>(ap_int_base<8, false>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1145:12)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::ap_concat_ref(ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >&, ap_int_base<8, false>&)' into 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::operator,<8, false>(ap_int_base<8, false>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:199:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::length() const volatile' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::length() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:329:74)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::length() const volatile' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::length() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:329:90)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:305:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::length() const volatile' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:307:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::length() const volatile' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:306:23)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::get() const' into 'ap_int_base<16, false>::ap_int_base<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >(ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:370:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::ap_int_base(int)' into 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:305:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >(ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> > const&)' into 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:309:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::length() const volatile' into 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:307:23)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::length() const' into 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:306:23)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::get() const' into 'ap_int_base<24, false>::ap_int_base<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >(ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:370:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::ap_int_base<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >(ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > const&)' into 'ap_uint<24>::ap_uint<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >(ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int.h:244:9)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool)' (Grey/grey.cpp:20:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool)' (Grey/grey.cpp:26:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >(ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > const&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool)' (Grey/grey.cpp:25:11)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::operator,<8, false>(ap_int_base<8, false>&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool)' (Grey/grey.cpp:25:21)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> > ap_int_base<8, false>::operator,<8, false>(ap_int_base<8, false>&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool)' (Grey/grey.cpp:25:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool)' (Grey/grey.cpp:21:25)
INFO: [HLS 214-131] Inlining function 'double operator/<34, true>(ap_int_base<34, true> const&, double)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool)' (Grey/grey.cpp:24:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool)' (Grey/grey.cpp:24:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool)' (Grey/grey.cpp:24:60)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<32, true>::plus operator+<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool)' (Grey/grey.cpp:24:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool)' (Grey/grey.cpp:24:46)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool)' (Grey/grey.cpp:24:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool)' (Grey/grey.cpp:24:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool)' (Grey/grey.cpp:22:11)
INFO: [HLS 214-178] Inlining function 'ap_uint<8>::ap_uint(double)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool)' (Grey/grey.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.729 seconds; current allocated memory: 175.506 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 175.507 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 184.768 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 199.010 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' in function 'gray' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Grey/grey.cpp:25:28) in function 'gray'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 232.840 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 231.683 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gray' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 232.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 232.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/filter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gray' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gray'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 234.824 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.704 seconds; current allocated memory: 243.393 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for gray.
INFO: [VLOG 209-307] Generating Verilog RTL for gray.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 151.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.498 seconds; current allocated memory: 243.479 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.357 seconds; peak allocated memory: 243.393 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name gray gray 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Grey/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.378 seconds; current allocated memory: 180.580 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name gray gray 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 172.081 MB.
INFO: [HLS 200-10] Analyzing design file 'Grey/grey.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.541 seconds; current allocated memory: 173.500 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:341)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<32, true>::plus operator+<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<24, false>::RType<32, true>::plus operator+<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<32, true>::plus operator+<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int<34>::ap_int<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::operator long long() const' into 'double operator/<34, true>(ap_int_base<34, true> const&, double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1423:840)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<9>::ap_int<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:307:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator=<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator-() const' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base(int)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:310:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(double)' into 'ap_uint<8>::ap_uint(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int.h:308:25)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::ap_concat_ref(ap_int_base<8, false>&, ap_int_base<8, false>&)' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> > ap_int_base<8, false>::operator,<8, false>(ap_int_base<8, false>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1145:12)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::ap_concat_ref(ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >&, ap_int_base<8, false>&)' into 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::operator,<8, false>(ap_int_base<8, false>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:199:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::length() const volatile' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::length() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:329:74)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::length() const volatile' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::length() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:329:90)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:305:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::length() const volatile' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:307:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::length() const volatile' into 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:306:23)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::get() const' into 'ap_int_base<16, false>::ap_int_base<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >(ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:370:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::ap_int_base(int)' into 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:305:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >(ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> > const&)' into 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:309:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::length() const volatile' into 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:307:23)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::length() const' into 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::get() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:306:23)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >::get() const' into 'ap_int_base<24, false>::ap_int_base<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >(ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:370:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::ap_int_base<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >(ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > const&)' into 'ap_uint<24>::ap_uint<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >(ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int.h:244:9)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:19:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:24:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> >(ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > const&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:23:10)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<16, ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >, 8, ap_int_base<8, false> > ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> >::operator,<8, false>(ap_int_base<8, false>&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:23:20)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<8, ap_int_base<8, false>, 8, ap_int_base<8, false> > ap_int_base<8, false>::operator,<8, false>(ap_int_base<8, false>&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:20:25)
INFO: [HLS 214-131] Inlining function 'double operator/<34, true>(ap_int_base<34, true> const&, double)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:66)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<32, true>::plus operator+<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:45)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:21:11)
INFO: [HLS 214-178] Inlining function 'ap_uint<8>::ap_uint(double)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.169 seconds; current allocated memory: 175.474 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 175.475 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 184.730 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 198.967 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' in function 'gray' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Grey/grey.cpp:20:19) in function 'gray'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 232.789 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 231.651 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gray' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 232.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 232.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'gray' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gray'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 234.470 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.628 seconds; current allocated memory: 242.761 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for gray.
INFO: [VLOG 209-307] Generating Verilog RTL for gray.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 151.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 11.365 seconds; current allocated memory: 242.876 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.422 seconds; peak allocated memory: 242.761 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name gray gray 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Grey/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.342 seconds; current allocated memory: 180.515 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name gray gray 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 172.095 MB.
INFO: [HLS 200-10] Analyzing design file 'Grey/grey.cpp' ... 
ERROR: [HLS 207-7] expected '>': Grey/grey.cpp:14:102
WARNING: [HLS 207-5519] invalid variable expr : Grey/grey.cpp:17:33
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.789 seconds; current allocated memory: 173.498 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.789 seconds; peak allocated memory: 173.176 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name gray gray 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 172.095 MB.
INFO: [HLS 200-10] Analyzing design file 'Grey/grey.cpp' ... 
ERROR: [HLS 207-3729] no viable conversion from 'axis<ap_uint<8UL aka 8>, [3 * ...]>' to 'const axis<ap_uint<24>, [3 * ...]>': Grey/grey.cpp:27:18
INFO: [HLS 207-4373] candidate constructor (the implicit move constructor) not viable: no known conversion from 'ap_axiu<8, 1, 1, 1>' (aka 'hls::axis<ap_uint<8>, 1, 1, 1>') to 'hls::axis<ap_uint<24>, 1, 1, 1> &&' for 1st argument: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:109:70
INFO: [HLS 207-4373] candidate constructor (the implicit copy constructor) not viable: no known conversion from 'ap_axiu<8, 1, 1, 1>' (aka 'hls::axis<ap_uint<8>, 1, 1, 1>') to 'const hls::axis<ap_uint<24>, 1, 1, 1> &' for 1st argument: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:109:70
INFO: [HLS 207-4409] passing argument to parameter 'din' here: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:301:34
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.801 seconds; current allocated memory: 173.487 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.97 seconds; peak allocated memory: 173.166 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name gray gray 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 172.095 MB.
INFO: [HLS 200-10] Analyzing design file 'Grey/grey.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.438 seconds; current allocated memory: 173.500 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator unsigned long long() const' into 'double operator*<24, false>(ap_int_base<24, false> const&, double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1423:408)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:341)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'double operator*<32, true>(ap_int_base<32, true> const&, double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1423:408)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<25, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<24, false>::minus operator-<1, false, 24, false>(ap_int_base<1, false> const&, ap_int_base<24, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<25>::ap_int<25, true>(ap_int_base<25, true> const&)' into 'ap_int_base<1, false>::RType<24, false>::minus operator-<1, false, 24, false>(ap_int_base<1, false> const&, ap_int_base<24, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<25, true>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<1, false>::RType<24, false>::minus operator-<1, false, 24, false>(ap_int_base<1, false> const&, ap_int_base<24, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<24, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<24, false>::minus operator-<1, false, 24, false>(ap_int_base<1, false> const&, ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_int_base<24, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:307:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>& ap_int_base<24, false>::operator=<25, true>(ap_int_base<25, true> const&)' into 'ap_int_base<24, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator-() const' into 'ap_int_base<24, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<24, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' into 'ap_int_base<24, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base(int)' into 'ap_int_base<24, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:310:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::ap_int_base(double)' into 'ap_uint<24>::ap_uint(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int.h:308:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:19:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:25:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:20:25)
INFO: [HLS 214-131] Inlining function 'double operator*<32, true>(ap_int_base<32, true> const&, double)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:24:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:24:14)
INFO: [HLS 214-131] Inlining function 'double operator*<32, true>(ap_int_base<32, true> const&, double)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:23:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:23:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'double operator*<24, false>(ap_int_base<24, false> const&, double)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:22:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:21:11)
INFO: [HLS 214-178] Inlining function 'ap_uint<24>::ap_uint(double)' into 'gray(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (Grey/grey.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.875 seconds; current allocated memory: 175.264 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 175.265 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 183.854 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 195.887 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' in function 'gray' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Grey/grey.cpp:20:19) in function 'gray'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 229.457 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 227.711 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gray' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 32, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 228.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 228.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/in_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'gray/out_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'gray' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitodp_32ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gray'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 229.941 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.404 seconds; current allocated memory: 238.501 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for gray.
INFO: [VLOG 209-307] Generating Verilog RTL for gray.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 11.45 seconds; current allocated memory: 238.676 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.506 seconds; peak allocated memory: 238.501 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name gray gray 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Grey/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.394 seconds; current allocated memory: 180.550 MB.
