Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1194439e080f481e98186f5d0fb9802a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sub_array_tb_behav xil_defaultlib.sub_array_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.sub_cell [sub_cell_default]
Compiling architecture struc of entity xil_defaultlib.sub_array [\sub_array(n=4)\]
Compiling architecture struc of entity xil_defaultlib.sub_array_tb
Built simulation snapshot sub_array_tb_behav
