# clock-divide-by-n
this is verilog code for clock divider by n ,  n may be odd or even , and output clock is 50% duty cycle .
![alt wf](https://github.com/vlsicad/clock-divide-by-n/blob/main/images/clk_div_by5.png)
