

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_2'
================================================================
* Date:           Sat Dec 28 18:44:04 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        6.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  9537|  9537|  9537|  9537|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  9536|  9536|      1192|          -|          -|     8|    no    |
        | + Loop 1.1  |  1187|  1187|        15|          3|          1|   392|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    369|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     664|    158|    -|
|Memory           |        0|      -|      13|      2|    -|
|Multiplexer      |        -|      -|       -|    179|    -|
|Register         |        0|      -|     700|    160|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|    1377|    868|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |network_add_22s_22ns_22_2_1_U103  |network_add_22s_22ns_22_2_1  |        0|      0|  153|   37|    0|
    |network_mux_646_16_6_1_U102       |network_mux_646_16_6_1       |        0|      0|  511|  121|    0|
    +----------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |Total                             |                             |        0|      0|  664|  158|    0|
    +----------------------------------+-----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------------------------+--------------------------------------+--------------+
    |                  Instance                 |                Module                |  Expression  |
    +-------------------------------------------+--------------------------------------+--------------+
    |network_mac_muladd_4ns_7ns_7s_10_1_1_U104  |network_mac_muladd_4ns_7ns_7s_10_1_1  | i0 + i1 * i2 |
    |network_mul_mul_16s_16s_32_1_1_U105        |network_mul_mul_16s_16s_32_1_1        |    i0 * i1   |
    +-------------------------------------------+--------------------------------------+--------------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_2_b_s_U  |pointwise_conv2d_fix_2_SeparableConv2D_2_b_s  |        0|  13|   2|    0|     8|   13|     1|          104|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        0|  13|   2|    0|     8|   13|     1|          104|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln19_fu_334_p2       |     +    |      0|  0|  15|           9|           6|
    |add_ln20_fu_432_p2       |     +    |      0|  0|  15|           9|           1|
    |add_ln21_fu_417_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln29_6_fu_525_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln29_7_fu_517_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln29_fu_427_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln34_1_fu_705_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln34_fu_687_p2       |     +    |      0|  0|  15|           9|           9|
    |in_d_fu_530_p2           |     +    |      0|  0|  13|           4|           1|
    |out_d_fu_346_p2          |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_399_p2          |     +    |      0|  0|  12|           3|           1|
    |out_w_fu_486_p2          |     +    |      0|  0|  12|           3|           1|
    |sub_ln29_3_fu_459_p2     |     -    |      0|  0|  15|           7|           7|
    |sub_ln29_fu_387_p2       |     -    |      0|  0|  15|           7|           7|
    |and_ln29_fu_470_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln34_fu_779_p2       |    and   |      0|  0|  16|          16|          16|
    |icmp_ln19_fu_340_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln20_fu_393_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln21_fu_405_p2      |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln24_3_fu_682_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln24_fu_411_p2      |   icmp   |      0|  0|  11|           4|           5|
    |or_ln24_fu_491_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln20_fu_475_p3    |  select  |      0|  0|   3|           1|           3|
    |select_ln21_fu_503_p3    |  select  |      0|  0|   7|           1|           1|
    |select_ln24_6_fu_495_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln24_7_fu_509_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln24_8_fu_543_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln24_fu_725_p3    |  select  |      0|  0|  22|           1|          22|
    |select_ln29_6_fu_719_p3  |  select  |      0|  0|  22|           1|          22|
    |select_ln29_7_fu_481_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln29_8_fu_535_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln29_fu_438_p3    |  select  |      0|  0|   3|           1|           1|
    |select_ln33_fu_771_p3    |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln29_fu_465_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln33_fu_765_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 369|         152|         194|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter4                    |   9|          2|    1|          2|
    |ap_phi_mux_buffer_0_phi_fu_327_p4          |   9|          2|   22|         44|
    |ap_phi_mux_in_d_0_phi_fu_305_p4            |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten20_phi_fu_270_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_294_p4    |   9|          2|    7|         14|
    |ap_phi_mux_out_h_0_phi_fu_282_p4           |   9|          2|    3|          6|
    |ap_phi_mux_out_w_0_phi_fu_317_p4           |   9|          2|    3|          6|
    |buffer_0_reg_324                           |   9|          2|   22|         44|
    |in_d_0_reg_301                             |   9|          2|    4|          8|
    |indvar_flatten20_reg_266                   |   9|          2|    9|         18|
    |indvar_flatten_reg_290                     |   9|          2|    7|         14|
    |out_d_0_reg_243                            |   9|          2|    4|          8|
    |out_h_0_reg_278                            |   9|          2|    3|          6|
    |out_w_0_reg_313                            |   9|          2|    3|          6|
    |phi_mul_reg_254                            |   9|          2|    9|         18|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 179|         39|  111|        229|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_2_b_3_reg_830  |  13|   0|   13|          0|
    |add_ln19_reg_807               |   9|   0|    9|          0|
    |add_ln20_reg_891               |   9|   0|    9|          0|
    |add_ln21_reg_881               |   7|   0|    7|          0|
    |add_ln29_1_reg_981             |  10|   0|   10|          0|
    |add_ln29_6_reg_956             |   6|   0|    6|          0|
    |add_ln29_7_reg_951             |   7|   0|    7|          0|
    |add_ln29_reg_886               |   7|   0|    7|          0|
    |add_ln34_1_reg_986             |  10|   0|   10|          0|
    |add_ln34_reg_976               |   9|   0|    9|          0|
    |and_ln29_reg_908               |   1|   0|    1|          0|
    |and_ln34_reg_1028              |  16|   0|   16|          0|
    |ap_CS_fsm                      |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |buffer_0_reg_324               |  22|   0|   22|          0|
    |buffer_reg_1021                |  22|   0|   22|          0|
    |icmp_ln20_reg_853              |   1|   0|    1|          0|
    |icmp_ln21_reg_864              |   1|   0|    1|          0|
    |icmp_ln24_3_reg_972            |   1|   0|    1|          0|
    |icmp_ln24_reg_876              |   1|   0|    1|          0|
    |in_d_0_reg_301                 |   4|   0|    4|          0|
    |in_d_reg_961                   |   4|   0|    4|          0|
    |indvar_flatten20_reg_266       |   9|   0|    9|          0|
    |indvar_flatten_reg_290         |   7|   0|    7|          0|
    |input_load_reg_996             |  16|   0|   16|          0|
    |merge_i_reg_1001               |  16|   0|   16|          0|
    |mul_ln29_2_reg_1011            |  32|   0|   32|          0|
    |out_d_0_reg_243                |   4|   0|    4|          0|
    |out_d_reg_815                  |   4|   0|    4|          0|
    |out_h_0_reg_278                |   3|   0|    3|          0|
    |out_h_reg_857                  |   3|   0|    3|          0|
    |out_w_0_reg_313                |   3|   0|    3|          0|
    |out_w_reg_927                  |   3|   0|    3|          0|
    |phi_mul_reg_254                |   9|   0|    9|          0|
    |select_ln20_reg_916            |   3|   0|    3|          0|
    |select_ln21_reg_940            |   7|   0|    7|          0|
    |select_ln24_6_reg_933          |   4|   0|    4|          0|
    |select_ln24_7_reg_945          |   3|   0|    3|          0|
    |select_ln24_8_reg_967          |   7|   0|    7|          0|
    |select_ln24_reg_1006           |  22|   0|   22|          0|
    |select_ln29_7_reg_921          |   7|   0|    7|          0|
    |select_ln29_reg_896            |   3|   0|    3|          0|
    |sext_ln29_reg_835              |  22|   0|   22|          0|
    |shl_ln_reg_842                 |   3|   0|    6|          3|
    |sub_ln29_3_reg_902             |   7|   0|    7|          0|
    |sub_ln29_reg_847               |   7|   0|    7|          0|
    |trunc_ln29_reg_825             |   3|   0|    3|          0|
    |add_ln34_1_reg_986             |  64|  32|   10|          0|
    |and_ln29_reg_908               |  64|  32|    1|          0|
    |icmp_ln20_reg_853              |  64|  32|    1|          0|
    |icmp_ln21_reg_864              |  64|  32|    1|          0|
    |icmp_ln24_3_reg_972            |  64|  32|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 700| 160|  397|          3|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 3, D = 15, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 20 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 5 
20 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.66>
ST_1 : Operation 21 [1/1] (0.66ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.66>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 22 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %add_ln19, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 23 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.82ns)   --->   "%add_ln19 = add i9 %phi_mul, 49" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 24 'add' 'add_ln19' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.30ns)   --->   "%icmp_ln19 = icmp eq i4 %out_d_0, -8" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 25 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%out_d = add i4 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 27 'add' 'out_d' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %2, label %.preheader4.preheader" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i4 %out_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 29 'zext' 'zext_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_b_2 = getelementptr [8 x i13]* @SeparableConv2D_2_b_s, i64 0, i64 %zext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 30 'getelementptr' 'SeparableConv2D_2_b_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.68ns)   --->   "%SeparableConv2D_2_b_3 = load i13* %SeparableConv2D_2_b_2, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 31 'load' 'SeparableConv2D_2_b_3' <Predicate = (!icmp_ln19)> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 8> <ROM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i4 %out_d_0 to i3" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 32 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 33 'ret' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.68>
ST_3 : Operation 34 [1/2] (1.68ns)   --->   "%SeparableConv2D_2_b_3 = load i13* %SeparableConv2D_2_b_2, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 34 'load' 'SeparableConv2D_2_b_3' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 8> <ROM>

State 4 <SV = 3> <Delay = 0.66>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i13 %SeparableConv2D_2_b_3 to i22" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 35 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln29, i3 0)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.66ns)   --->   "br label %1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.66>

State 5 <SV = 4> <Delay = 1.87>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten20 = phi i9 [ 0, %.preheader4.preheader ], [ %add_ln20, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 38 'phi' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%out_h_0 = phi i3 [ 0, %.preheader4.preheader ], [ %select_ln20, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 39 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %.preheader4.preheader ], [ %select_ln21, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 40 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%in_d_0 = phi i4 [ 0, %.preheader4.preheader ], [ %in_d, %ifFalse ]"   --->   Operation 41 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i3 %out_h_0 to i7" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 42 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln29_4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %out_h_0, i3 0)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 43 'bitconcatenate' 'shl_ln29_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln29_12 = zext i6 %shl_ln29_4 to i7" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 44 'zext' 'zext_ln29_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.82ns)   --->   "%sub_ln29 = sub i7 %zext_ln29_12, %zext_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 45 'sub' 'sub_ln29' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (1.66ns)   --->   "%icmp_ln20 = icmp eq i9 %indvar_flatten20, -120" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 46 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (1.65ns)   --->   "%out_h = add i3 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 47 'add' 'out_h' <Predicate = (!icmp_ln20)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (1.48ns)   --->   "%icmp_ln21 = icmp eq i7 %indvar_flatten, 56" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 48 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln20)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %in_d_0, -8" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 49 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln20)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (1.87ns)   --->   "%add_ln21 = add i7 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 50 'add' 'add_ln21' <Predicate = (!icmp_ln20)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.87>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%out_w_0 = phi i3 [ 0, %.preheader4.preheader ], [ %select_ln24_7, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 51 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%buffer_0 = phi i22 [ %sext_ln29, %.preheader4.preheader ], [ %buffer, %ifFalse ]"   --->   Operation 52 'phi' 'buffer_0' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i3 %out_w_0 to i7" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 53 'zext' 'zext_ln24_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (1.87ns)   --->   "%add_ln29 = add i7 %sub_ln29, %zext_ln24_3" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 54 'add' 'add_ln29' <Predicate = (!icmp_ln21)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (1.82ns)   --->   "%add_ln20 = add i9 %indvar_flatten20, 1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 55 'add' 'add_ln20' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.loopexit.loopexit, label %hls_label_0" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.98ns)   --->   "%select_ln29 = select i1 %icmp_ln21, i3 0, i3 %out_w_0" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 57 'select' 'select_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln29_13 = zext i3 %out_h to i7" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 58 'zext' 'zext_ln29_13' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln29_4_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %out_h, i3 0)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 59 'bitconcatenate' 'shl_ln29_4_mid1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln29_14 = zext i6 %shl_ln29_4_mid1 to i7" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 60 'zext' 'zext_ln29_14' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.82ns)   --->   "%sub_ln29_3 = sub i7 %zext_ln29_14, %zext_ln29_13" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 61 'sub' 'sub_ln29_3' <Predicate = (!icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%xor_ln29 = xor i1 %icmp_ln21, true" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 62 'xor' 'xor_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29 = and i1 %icmp_ln24, %xor_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 63 'and' 'and_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.98ns)   --->   "%select_ln20 = select i1 %icmp_ln21, i3 %out_h, i3 %out_h_0" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 64 'select' 'select_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.65>
ST_7 : Operation 65 [1/1] (0.99ns)   --->   "%select_ln29_7 = select i1 %icmp_ln21, i7 %sub_ln29_3, i7 %sub_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 65 'select' 'select_ln29_7' <Predicate = (!icmp_ln20)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (1.65ns)   --->   "%out_w = add i3 %select_ln29, 1" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 66 'add' 'out_w' <Predicate = (!icmp_ln20)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_6)   --->   "%or_ln24 = or i1 %and_ln29, %icmp_ln21" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 67 'or' 'or_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln24_6 = select i1 %or_ln24, i4 0, i4 %in_d_0" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 68 'select' 'select_ln24_6' <Predicate = (!icmp_ln20)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.99ns)   --->   "%select_ln21 = select i1 %icmp_ln21, i7 1, i7 %add_ln21" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 69 'select' 'select_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.03>
ST_8 : Operation 70 [1/1] (0.98ns)   --->   "%select_ln24_7 = select i1 %and_ln29, i3 %out_w, i3 %select_ln29" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 70 'select' 'select_ln24_7' <Predicate = (!icmp_ln20)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln24_4 = zext i3 %out_w to i7" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 71 'zext' 'zext_ln24_4' <Predicate = (!icmp_ln20 & and_ln29)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (1.87ns)   --->   "%add_ln29_7 = add i7 %select_ln29_7, %zext_ln24_4" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 72 'add' 'add_ln29_7' <Predicate = (!icmp_ln20 & and_ln29)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln29_16 = zext i4 %select_ln24_6 to i6" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 73 'zext' 'zext_ln29_16' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (1.82ns)   --->   "%add_ln29_6 = add i6 %zext_ln29_16, %shl_ln" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 74 'add' 'add_ln29_6' <Predicate = (!icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (1.73ns)   --->   "%in_d = add i4 %select_ln24_6, 1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 75 'add' 'in_d' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.11>
ST_9 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_8)   --->   "%select_ln29_8 = select i1 %icmp_ln21, i7 %sub_ln29_3, i7 %add_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 76 'select' 'select_ln29_8' <Predicate = (!icmp_ln20 & !and_ln29)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i3 %select_ln24_7 to i9" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 77 'zext' 'zext_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln24_8 = select i1 %and_ln29, i7 %add_ln29_7, i7 %select_ln29_8" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 78 'select' 'select_ln24_8' <Predicate = (!icmp_ln20)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 79 [6/6] (2.11ns)   --->   "%merge_i = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 10898, i16 6361, i16 -3520, i16 3573, i16 -7765, i16 -153, i16 10043, i16 6976, i16 573, i16 -7188, i16 6348, i16 -9376, i16 -9190, i16 -5413, i16 -876, i16 -40, i16 -8324, i16 2097, i16 -9487, i16 -6635, i16 607, i16 -8081, i16 7867, i16 -5466, i16 11547, i16 8413, i16 -1735, i16 8485, i16 2665, i16 3423, i16 -914, i16 4560, i16 -6048, i16 7028, i16 -5818, i16 9405, i16 6586, i16 4944, i16 7540, i16 8629, i16 6564, i16 -10620, i16 -1783, i16 5899, i16 -8276, i16 12149, i16 2883, i16 -4728, i16 9628, i16 8093, i16 733, i16 9047, i16 -4274, i16 -1225, i16 -6631, i16 -3726, i16 1720, i16 2151, i16 -1930, i16 5081, i16 -409, i16 -5892, i16 -4037, i16 1956, i6 %add_ln29_6)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 79 'mux' 'merge_i' <Predicate = (!icmp_ln20)> <Delay = 2.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (1.30ns)   --->   "%icmp_ln24_3 = icmp eq i4 %in_d, -8" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 80 'icmp' 'icmp_ln24_3' <Predicate = (!icmp_ln20)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_3, label %ifTrue, label %ifFalse" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 81 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (1.82ns)   --->   "%add_ln34 = add i9 %phi_mul, %zext_ln24" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 82 'add' 'add_ln34' <Predicate = (icmp_ln24_3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln29_7 = sext i7 %select_ln29_7 to i10" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 83 'sext' 'sext_ln29_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i7 %select_ln24_8 to i10" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 84 'sext' 'sext_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln29_15 = zext i4 %select_ln24_6 to i10" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 85 'zext' 'zext_ln29_15' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (3.36ns) (grouped into DSP with root node add_ln29_1)   --->   "%mul_ln29 = mul i10 %zext_ln29_15, 49" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 86 'mul' 'mul_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 87 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln29_1 = add i10 %sext_ln24, %mul_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 87 'add' 'add_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 88 [5/6] (2.11ns)   --->   "%merge_i = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 10898, i16 6361, i16 -3520, i16 3573, i16 -7765, i16 -153, i16 10043, i16 6976, i16 573, i16 -7188, i16 6348, i16 -9376, i16 -9190, i16 -5413, i16 -876, i16 -40, i16 -8324, i16 2097, i16 -9487, i16 -6635, i16 607, i16 -8081, i16 7867, i16 -5466, i16 11547, i16 8413, i16 -1735, i16 8485, i16 2665, i16 3423, i16 -914, i16 4560, i16 -6048, i16 7028, i16 -5818, i16 9405, i16 6586, i16 4944, i16 7540, i16 8629, i16 6564, i16 -10620, i16 -1783, i16 5899, i16 -8276, i16 12149, i16 2883, i16 -4728, i16 9628, i16 8093, i16 733, i16 9047, i16 -4274, i16 -1225, i16 -6631, i16 -3726, i16 1720, i16 2151, i16 -1930, i16 5081, i16 -409, i16 -5892, i16 -4037, i16 1956, i6 %add_ln29_6)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 88 'mux' 'merge_i' <Predicate = (!icmp_ln20)> <Delay = 2.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i9 %add_ln34 to i10" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 89 'zext' 'zext_ln34_3' <Predicate = (icmp_ln24_3)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (1.82ns)   --->   "%add_ln34_1 = add i10 %zext_ln34_3, %sext_ln29_7" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 90 'add' 'add_ln34_1' <Predicate = (icmp_ln24_3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.11>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln29_8 = sext i10 %add_ln29_1 to i32" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 91 'sext' 'sext_ln29_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i32 %sext_ln29_8 to i64" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 92 'zext' 'zext_ln29_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln29_7" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 93 'getelementptr' 'input_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 94 [3/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 94 'load' 'input_load' <Predicate = (!icmp_ln20)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 95 [4/6] (2.11ns)   --->   "%merge_i = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 10898, i16 6361, i16 -3520, i16 3573, i16 -7765, i16 -153, i16 10043, i16 6976, i16 573, i16 -7188, i16 6348, i16 -9376, i16 -9190, i16 -5413, i16 -876, i16 -40, i16 -8324, i16 2097, i16 -9487, i16 -6635, i16 607, i16 -8081, i16 7867, i16 -5466, i16 11547, i16 8413, i16 -1735, i16 8485, i16 2665, i16 3423, i16 -914, i16 4560, i16 -6048, i16 7028, i16 -5818, i16 9405, i16 6586, i16 4944, i16 7540, i16 8629, i16 6564, i16 -10620, i16 -1783, i16 5899, i16 -8276, i16 12149, i16 2883, i16 -4728, i16 9628, i16 8093, i16 733, i16 9047, i16 -4274, i16 -1225, i16 -6631, i16 -3726, i16 1720, i16 2151, i16 -1930, i16 5081, i16 -409, i16 -5892, i16 -4037, i16 1956, i6 %add_ln29_6)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 95 'mux' 'merge_i' <Predicate = (!icmp_ln20)> <Delay = 2.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.11>
ST_12 : Operation 96 [2/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 96 'load' 'input_load' <Predicate = (!icmp_ln20)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 97 [3/6] (2.11ns)   --->   "%merge_i = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 10898, i16 6361, i16 -3520, i16 3573, i16 -7765, i16 -153, i16 10043, i16 6976, i16 573, i16 -7188, i16 6348, i16 -9376, i16 -9190, i16 -5413, i16 -876, i16 -40, i16 -8324, i16 2097, i16 -9487, i16 -6635, i16 607, i16 -8081, i16 7867, i16 -5466, i16 11547, i16 8413, i16 -1735, i16 8485, i16 2665, i16 3423, i16 -914, i16 4560, i16 -6048, i16 7028, i16 -5818, i16 9405, i16 6586, i16 4944, i16 7540, i16 8629, i16 6564, i16 -10620, i16 -1783, i16 5899, i16 -8276, i16 12149, i16 2883, i16 -4728, i16 9628, i16 8093, i16 733, i16 9047, i16 -4274, i16 -1225, i16 -6631, i16 -3726, i16 1720, i16 2151, i16 -1930, i16 5081, i16 -409, i16 -5892, i16 -4037, i16 1956, i6 %add_ln29_6)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 97 'mux' 'merge_i' <Predicate = (!icmp_ln20)> <Delay = 2.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.11>
ST_13 : Operation 98 [1/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 98 'load' 'input_load' <Predicate = (!icmp_ln20)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 99 [2/6] (2.11ns)   --->   "%merge_i = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 10898, i16 6361, i16 -3520, i16 3573, i16 -7765, i16 -153, i16 10043, i16 6976, i16 573, i16 -7188, i16 6348, i16 -9376, i16 -9190, i16 -5413, i16 -876, i16 -40, i16 -8324, i16 2097, i16 -9487, i16 -6635, i16 607, i16 -8081, i16 7867, i16 -5466, i16 11547, i16 8413, i16 -1735, i16 8485, i16 2665, i16 3423, i16 -914, i16 4560, i16 -6048, i16 7028, i16 -5818, i16 9405, i16 6586, i16 4944, i16 7540, i16 8629, i16 6564, i16 -10620, i16 -1783, i16 5899, i16 -8276, i16 12149, i16 2883, i16 -4728, i16 9628, i16 8093, i16 733, i16 9047, i16 -4274, i16 -1225, i16 -6631, i16 -3726, i16 1720, i16 2151, i16 -1930, i16 5081, i16 -409, i16 -5892, i16 -4037, i16 1956, i6 %add_ln29_6)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 99 'mux' 'merge_i' <Predicate = (!icmp_ln20)> <Delay = 2.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.11>
ST_14 : Operation 100 [1/6] (2.11ns)   --->   "%merge_i = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 10898, i16 6361, i16 -3520, i16 3573, i16 -7765, i16 -153, i16 10043, i16 6976, i16 573, i16 -7188, i16 6348, i16 -9376, i16 -9190, i16 -5413, i16 -876, i16 -40, i16 -8324, i16 2097, i16 -9487, i16 -6635, i16 607, i16 -8081, i16 7867, i16 -5466, i16 11547, i16 8413, i16 -1735, i16 8485, i16 2665, i16 3423, i16 -914, i16 4560, i16 -6048, i16 7028, i16 -5818, i16 9405, i16 6586, i16 4944, i16 7540, i16 8629, i16 6564, i16 -10620, i16 -1783, i16 5899, i16 -8276, i16 12149, i16 2883, i16 -4728, i16 9628, i16 8093, i16 733, i16 9047, i16 -4274, i16 -1225, i16 -6631, i16 -3726, i16 1720, i16 2151, i16 -1930, i16 5081, i16 -409, i16 -5892, i16 -4037, i16 1956, i6 %add_ln29_6)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 100 'mux' 'merge_i' <Predicate = (!icmp_ln20)> <Delay = 2.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.38>
ST_15 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%select_ln29_6 = select i1 %icmp_ln21, i22 %sext_ln29, i22 %buffer_0" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 101 'select' 'select_ln29_6' <Predicate = (!icmp_ln20 & !and_ln29)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 102 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln24 = select i1 %and_ln29, i22 %sext_ln29, i22 %select_ln29_6" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 102 'select' 'select_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 103 'sext' 'sext_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln29_3 = sext i16 %merge_i to i32" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 104 'sext' 'sext_ln29_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln29_2 = mul nsw i32 %sext_ln29_3, %sext_ln29_1" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 105 'mul' 'mul_ln29_2' <Predicate = (!icmp_ln20)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 2.17>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln29_2, i32 14, i32 31)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 106 'partselect' 'trunc_ln' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln29_9 = sext i18 %trunc_ln to i22" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 107 'sext' 'sext_ln29_9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 108 [2/2] (2.17ns)   --->   "%buffer = add i22 %sext_ln29_9, %select_ln24" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 108 'add' 'buffer' <Predicate = (!icmp_ln20)> <Delay = 2.17> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.17>
ST_17 : Operation 109 [1/2] (2.17ns)   --->   "%buffer = add i22 %sext_ln29_9, %select_ln24" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 109 'add' 'buffer' <Predicate = (!icmp_ln20)> <Delay = 2.17> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 0.99>
ST_18 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %buffer, i32 15)" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 110 'bitselect' 'tmp_3' <Predicate = (icmp_ln24_3)> <Delay = 0.00>
ST_18 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%trunc_ln33 = trunc i22 %buffer to i16" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 111 'trunc' 'trunc_ln33' <Predicate = (icmp_ln24_3)> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln33 = xor i1 %tmp_3, true" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 112 'xor' 'xor_ln33' <Predicate = (icmp_ln24_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%select_ln33 = select i1 %xor_ln33, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 113 'select' 'select_ln33' <Predicate = (icmp_ln24_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 114 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln34 = and i16 %select_ln33, %trunc_ln33" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 114 'and' 'and_ln34' <Predicate = (icmp_ln24_3)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.68>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 392, i64 392, i64 392)"   --->   Operation 115 'speclooptripcount' 'empty_17' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str223)" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 116 'specregionbegin' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str122) nounwind" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 117 'specpipeline' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str223, i32 %tmp)" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 118 'specregionend' 'empty_18' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i10 %add_ln34_1 to i32" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 119 'sext' 'sext_ln34' <Predicate = (icmp_ln24_3)> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i32 %sext_ln34 to i64" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 120 'zext' 'zext_ln34' <Predicate = (icmp_ln24_3)> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln34" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 121 'getelementptr' 'output_addr' <Predicate = (icmp_ln24_3)> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (1.68ns)   --->   "store i16 %and_ln34, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 122 'store' <Predicate = (icmp_ln24_3)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 123 'br' <Predicate = (icmp_ln24_3)> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 124 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 20 <SV = 6> <Delay = 0.00>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln19               (br               ) [ 011111111111111111111]
out_d_0               (phi              ) [ 001000000000000000000]
phi_mul               (phi              ) [ 001111111111111111110]
add_ln19              (add              ) [ 011111111111111111111]
icmp_ln19             (icmp             ) [ 001111111111111111111]
empty                 (speclooptripcount) [ 000000000000000000000]
out_d                 (add              ) [ 011111111111111111111]
br_ln19               (br               ) [ 000000000000000000000]
zext_ln23             (zext             ) [ 000000000000000000000]
SeparableConv2D_2_b_2 (getelementptr    ) [ 000100000000000000000]
trunc_ln29            (trunc            ) [ 000110000000000000000]
ret_ln0               (ret              ) [ 000000000000000000000]
SeparableConv2D_2_b_3 (load             ) [ 000010000000000000000]
sext_ln29             (sext             ) [ 001111111111111111111]
shl_ln                (bitconcatenate   ) [ 000001111111111111110]
br_ln20               (br               ) [ 001111111111111111111]
indvar_flatten20      (phi              ) [ 000001100000000000000]
out_h_0               (phi              ) [ 000001100000000000000]
indvar_flatten        (phi              ) [ 000001000000000000000]
in_d_0                (phi              ) [ 000001110000000000000]
zext_ln29             (zext             ) [ 000000000000000000000]
shl_ln29_4            (bitconcatenate   ) [ 000000000000000000000]
zext_ln29_12          (zext             ) [ 000000000000000000000]
sub_ln29              (sub              ) [ 000000110000000000000]
icmp_ln20             (icmp             ) [ 001111111111111111111]
out_h                 (add              ) [ 000000100000000000000]
icmp_ln21             (icmp             ) [ 000001111111111100000]
icmp_ln24             (icmp             ) [ 000000100000000000000]
add_ln21              (add              ) [ 000000110000000000000]
out_w_0               (phi              ) [ 000001100000000000000]
buffer_0              (phi              ) [ 000001111111111100000]
zext_ln24_3           (zext             ) [ 000000000000000000000]
add_ln29              (add              ) [ 000001111100000000000]
add_ln20              (add              ) [ 001111111111111111111]
br_ln20               (br               ) [ 000000000000000000000]
select_ln29           (select           ) [ 000001011000000000000]
zext_ln29_13          (zext             ) [ 000000000000000000000]
shl_ln29_4_mid1       (bitconcatenate   ) [ 000000000000000000000]
zext_ln29_14          (zext             ) [ 000000000000000000000]
sub_ln29_3            (sub              ) [ 000001111100000000000]
xor_ln29              (xor              ) [ 000000000000000000000]
and_ln29              (and              ) [ 000001111111111100000]
select_ln20           (select           ) [ 001111111111111111111]
select_ln29_7         (select           ) [ 000001111110000000000]
out_w                 (add              ) [ 000001001000000000000]
or_ln24               (or               ) [ 000000000000000000000]
select_ln24_6         (select           ) [ 000001111110000000000]
select_ln21           (select           ) [ 001111111111111111111]
select_ln24_7         (select           ) [ 001111110111111111111]
zext_ln24_4           (zext             ) [ 000000000000000000000]
add_ln29_7            (add              ) [ 000000100100000000000]
zext_ln29_16          (zext             ) [ 000000000000000000000]
add_ln29_6            (add              ) [ 000001110111111000000]
in_d                  (add              ) [ 001111110111111111111]
select_ln29_8         (select           ) [ 000000000000000000000]
zext_ln24             (zext             ) [ 000000000000000000000]
select_ln24_8         (select           ) [ 000000010010000000000]
icmp_ln24_3           (icmp             ) [ 001111111111111111111]
br_ln24               (br               ) [ 000000000000000000000]
add_ln34              (add              ) [ 000000010010000000000]
sext_ln29_7           (sext             ) [ 000000000000000000000]
sext_ln24             (sext             ) [ 000000000000000000000]
zext_ln29_15          (zext             ) [ 000000000000000000000]
mul_ln29              (mul              ) [ 000000000000000000000]
add_ln29_1            (add              ) [ 000001000001000000000]
zext_ln34_3           (zext             ) [ 000000000000000000000]
add_ln34_1            (add              ) [ 000001110001111111110]
sext_ln29_8           (sext             ) [ 000000000000000000000]
zext_ln29_7           (zext             ) [ 000000000000000000000]
input_addr            (getelementptr    ) [ 000000110000110000000]
input_load            (load             ) [ 000001100000001100000]
merge_i               (mux              ) [ 000000100000000100000]
select_ln29_6         (select           ) [ 000000000000000000000]
select_ln24           (select           ) [ 000001010000000011000]
sext_ln29_1           (sext             ) [ 000000000000000000000]
sext_ln29_3           (sext             ) [ 000000000000000000000]
mul_ln29_2            (mul              ) [ 000000010000000010000]
trunc_ln              (partselect       ) [ 000000000000000000000]
sext_ln29_9           (sext             ) [ 000001000000000001000]
buffer                (add              ) [ 001111110000000000111]
tmp_3                 (bitselect        ) [ 000000000000000000000]
trunc_ln33            (trunc            ) [ 000000000000000000000]
xor_ln33              (xor              ) [ 000000000000000000000]
select_ln33           (select           ) [ 000000000000000000000]
and_ln34              (and              ) [ 000000010000000000010]
empty_17              (speclooptripcount) [ 000000000000000000000]
tmp                   (specregionbegin  ) [ 000000000000000000000]
specpipeline_ln26     (specpipeline     ) [ 000000000000000000000]
empty_18              (specregionend    ) [ 000000000000000000000]
sext_ln34             (sext             ) [ 000000000000000000000]
zext_ln34             (zext             ) [ 000000000000000000000]
output_addr           (getelementptr    ) [ 000000000000000000000]
store_ln34            (store            ) [ 000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000]
br_ln0                (br               ) [ 001111111111111111111]
br_ln0                (br               ) [ 011111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_2_b_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.64i16.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="204" class="1004" name="SeparableConv2D_2_b_2_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="13" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="4" slack="0"/>
<pin id="208" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_2_b_2/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_2_b_3/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="input_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="32" slack="0"/>
<pin id="221" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/11 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="14" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/11 "/>
</bind>
</comp>

<comp id="230" class="1004" name="output_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="234" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/19 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln34_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="14" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="1"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/19 "/>
</bind>
</comp>

<comp id="243" class="1005" name="out_d_0_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="1"/>
<pin id="245" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="out_d_0_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="4" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="phi_mul_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="1"/>
<pin id="256" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="phi_mul_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="9" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="indvar_flatten20_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="9" slack="1"/>
<pin id="268" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten20 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="indvar_flatten20_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="9" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten20/5 "/>
</bind>
</comp>

<comp id="278" class="1005" name="out_h_0_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="1"/>
<pin id="280" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="out_h_0_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="3" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/5 "/>
</bind>
</comp>

<comp id="290" class="1005" name="indvar_flatten_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="1"/>
<pin id="292" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="indvar_flatten_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="7" slack="1"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="301" class="1005" name="in_d_0_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="1"/>
<pin id="303" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="in_d_0_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="4" slack="1"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/5 "/>
</bind>
</comp>

<comp id="313" class="1005" name="out_w_0_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="2"/>
<pin id="315" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="out_w_0_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="2"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="3" slack="1"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/6 "/>
</bind>
</comp>

<comp id="324" class="1005" name="buffer_0_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="22" slack="9"/>
<pin id="326" dir="1" index="1" bw="22" slack="9"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="buffer_0_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="13" slack="2"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="22" slack="1"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="22" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln19_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="0"/>
<pin id="336" dir="0" index="1" bw="7" slack="0"/>
<pin id="337" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln19_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="0" index="1" bw="4" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="out_d_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln23_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln29_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sext_ln29_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="13" slack="1"/>
<pin id="363" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="shl_ln_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="0" index="1" bw="3" slack="2"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln29_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="3" slack="0"/>
<pin id="373" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="shl_ln29_4_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="0"/>
<pin id="377" dir="0" index="1" bw="3" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln29_4/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln29_12_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_12/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sub_ln29_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="0"/>
<pin id="389" dir="0" index="1" bw="3" slack="0"/>
<pin id="390" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln20_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="0"/>
<pin id="395" dir="0" index="1" bw="9" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="out_h_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln21_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="0"/>
<pin id="407" dir="0" index="1" bw="7" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_ln24_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="0" index="1" bw="4" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln21_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln24_3_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_3/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln29_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="7" slack="1"/>
<pin id="429" dir="0" index="1" bw="3" slack="0"/>
<pin id="430" dir="1" index="2" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln20_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="9" slack="1"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln29_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="0" index="1" bw="3" slack="0"/>
<pin id="441" dir="0" index="2" bw="3" slack="0"/>
<pin id="442" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln29_13_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="3" slack="1"/>
<pin id="447" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_13/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="shl_ln29_4_mid1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="0"/>
<pin id="450" dir="0" index="1" bw="3" slack="1"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln29_4_mid1/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln29_14_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="6" slack="0"/>
<pin id="457" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_14/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sub_ln29_3_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="6" slack="0"/>
<pin id="461" dir="0" index="1" bw="3" slack="0"/>
<pin id="462" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_3/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="xor_ln29_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="and_ln29_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="select_ln20_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="0" index="1" bw="3" slack="1"/>
<pin id="478" dir="0" index="2" bw="3" slack="1"/>
<pin id="479" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="select_ln29_7_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="2"/>
<pin id="483" dir="0" index="1" bw="7" slack="1"/>
<pin id="484" dir="0" index="2" bw="7" slack="2"/>
<pin id="485" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_7/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="out_w_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="1"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="or_ln24_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="0" index="1" bw="1" slack="2"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="select_ln24_6_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="4" slack="0"/>
<pin id="498" dir="0" index="2" bw="4" slack="2"/>
<pin id="499" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_6/7 "/>
</bind>
</comp>

<comp id="503" class="1004" name="select_ln21_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="2"/>
<pin id="505" dir="0" index="1" bw="7" slack="0"/>
<pin id="506" dir="0" index="2" bw="7" slack="2"/>
<pin id="507" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/7 "/>
</bind>
</comp>

<comp id="509" class="1004" name="select_ln24_7_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="2"/>
<pin id="511" dir="0" index="1" bw="3" slack="1"/>
<pin id="512" dir="0" index="2" bw="3" slack="2"/>
<pin id="513" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_7/8 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln24_4_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="1"/>
<pin id="516" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_4/8 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln29_7_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="7" slack="1"/>
<pin id="519" dir="0" index="1" bw="3" slack="0"/>
<pin id="520" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_7/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln29_16_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="1"/>
<pin id="524" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_16/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln29_6_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="0" index="1" bw="6" slack="4"/>
<pin id="528" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_6/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="in_d_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="1"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/8 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln29_8_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="4"/>
<pin id="537" dir="0" index="1" bw="7" slack="3"/>
<pin id="538" dir="0" index="2" bw="7" slack="3"/>
<pin id="539" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_8/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln24_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="3" slack="1"/>
<pin id="542" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/9 "/>
</bind>
</comp>

<comp id="543" class="1004" name="select_ln24_8_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="3"/>
<pin id="545" dir="0" index="1" bw="7" slack="1"/>
<pin id="546" dir="0" index="2" bw="7" slack="0"/>
<pin id="547" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_8/9 "/>
</bind>
</comp>

<comp id="549" class="1004" name="grp_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="16" slack="0"/>
<pin id="551" dir="0" index="1" bw="15" slack="0"/>
<pin id="552" dir="0" index="2" bw="14" slack="0"/>
<pin id="553" dir="0" index="3" bw="13" slack="0"/>
<pin id="554" dir="0" index="4" bw="13" slack="0"/>
<pin id="555" dir="0" index="5" bw="14" slack="0"/>
<pin id="556" dir="0" index="6" bw="9" slack="0"/>
<pin id="557" dir="0" index="7" bw="15" slack="0"/>
<pin id="558" dir="0" index="8" bw="14" slack="0"/>
<pin id="559" dir="0" index="9" bw="11" slack="0"/>
<pin id="560" dir="0" index="10" bw="14" slack="0"/>
<pin id="561" dir="0" index="11" bw="14" slack="0"/>
<pin id="562" dir="0" index="12" bw="15" slack="0"/>
<pin id="563" dir="0" index="13" bw="15" slack="0"/>
<pin id="564" dir="0" index="14" bw="14" slack="0"/>
<pin id="565" dir="0" index="15" bw="11" slack="0"/>
<pin id="566" dir="0" index="16" bw="7" slack="0"/>
<pin id="567" dir="0" index="17" bw="15" slack="0"/>
<pin id="568" dir="0" index="18" bw="13" slack="0"/>
<pin id="569" dir="0" index="19" bw="15" slack="0"/>
<pin id="570" dir="0" index="20" bw="14" slack="0"/>
<pin id="571" dir="0" index="21" bw="11" slack="0"/>
<pin id="572" dir="0" index="22" bw="14" slack="0"/>
<pin id="573" dir="0" index="23" bw="14" slack="0"/>
<pin id="574" dir="0" index="24" bw="14" slack="0"/>
<pin id="575" dir="0" index="25" bw="15" slack="0"/>
<pin id="576" dir="0" index="26" bw="15" slack="0"/>
<pin id="577" dir="0" index="27" bw="12" slack="0"/>
<pin id="578" dir="0" index="28" bw="15" slack="0"/>
<pin id="579" dir="0" index="29" bw="13" slack="0"/>
<pin id="580" dir="0" index="30" bw="13" slack="0"/>
<pin id="581" dir="0" index="31" bw="11" slack="0"/>
<pin id="582" dir="0" index="32" bw="14" slack="0"/>
<pin id="583" dir="0" index="33" bw="14" slack="0"/>
<pin id="584" dir="0" index="34" bw="14" slack="0"/>
<pin id="585" dir="0" index="35" bw="14" slack="0"/>
<pin id="586" dir="0" index="36" bw="15" slack="0"/>
<pin id="587" dir="0" index="37" bw="14" slack="0"/>
<pin id="588" dir="0" index="38" bw="14" slack="0"/>
<pin id="589" dir="0" index="39" bw="14" slack="0"/>
<pin id="590" dir="0" index="40" bw="15" slack="0"/>
<pin id="591" dir="0" index="41" bw="14" slack="0"/>
<pin id="592" dir="0" index="42" bw="15" slack="0"/>
<pin id="593" dir="0" index="43" bw="12" slack="0"/>
<pin id="594" dir="0" index="44" bw="14" slack="0"/>
<pin id="595" dir="0" index="45" bw="15" slack="0"/>
<pin id="596" dir="0" index="46" bw="15" slack="0"/>
<pin id="597" dir="0" index="47" bw="13" slack="0"/>
<pin id="598" dir="0" index="48" bw="14" slack="0"/>
<pin id="599" dir="0" index="49" bw="15" slack="0"/>
<pin id="600" dir="0" index="50" bw="14" slack="0"/>
<pin id="601" dir="0" index="51" bw="11" slack="0"/>
<pin id="602" dir="0" index="52" bw="15" slack="0"/>
<pin id="603" dir="0" index="53" bw="14" slack="0"/>
<pin id="604" dir="0" index="54" bw="12" slack="0"/>
<pin id="605" dir="0" index="55" bw="14" slack="0"/>
<pin id="606" dir="0" index="56" bw="13" slack="0"/>
<pin id="607" dir="0" index="57" bw="12" slack="0"/>
<pin id="608" dir="0" index="58" bw="13" slack="0"/>
<pin id="609" dir="0" index="59" bw="12" slack="0"/>
<pin id="610" dir="0" index="60" bw="14" slack="0"/>
<pin id="611" dir="0" index="61" bw="10" slack="0"/>
<pin id="612" dir="0" index="62" bw="14" slack="0"/>
<pin id="613" dir="0" index="63" bw="13" slack="0"/>
<pin id="614" dir="0" index="64" bw="12" slack="0"/>
<pin id="615" dir="0" index="65" bw="6" slack="1"/>
<pin id="616" dir="1" index="66" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="merge_i/9 "/>
</bind>
</comp>

<comp id="682" class="1004" name="icmp_ln24_3_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="1"/>
<pin id="684" dir="0" index="1" bw="4" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_3/9 "/>
</bind>
</comp>

<comp id="687" class="1004" name="add_ln34_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="9" slack="7"/>
<pin id="689" dir="0" index="1" bw="3" slack="0"/>
<pin id="690" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/9 "/>
</bind>
</comp>

<comp id="693" class="1004" name="sext_ln29_7_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="7" slack="3"/>
<pin id="695" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_7/10 "/>
</bind>
</comp>

<comp id="696" class="1004" name="sext_ln24_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="7" slack="1"/>
<pin id="698" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/10 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln29_15_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="4" slack="3"/>
<pin id="701" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_15/10 "/>
</bind>
</comp>

<comp id="702" class="1004" name="zext_ln34_3_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="9" slack="1"/>
<pin id="704" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_3/10 "/>
</bind>
</comp>

<comp id="705" class="1004" name="add_ln34_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="9" slack="0"/>
<pin id="707" dir="0" index="1" bw="7" slack="0"/>
<pin id="708" dir="1" index="2" bw="10" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/10 "/>
</bind>
</comp>

<comp id="711" class="1004" name="sext_ln29_8_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="10" slack="1"/>
<pin id="713" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_8/11 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln29_7_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="10" slack="0"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_7/11 "/>
</bind>
</comp>

<comp id="719" class="1004" name="select_ln29_6_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="10"/>
<pin id="721" dir="0" index="1" bw="22" slack="11"/>
<pin id="722" dir="0" index="2" bw="22" slack="9"/>
<pin id="723" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_6/15 "/>
</bind>
</comp>

<comp id="725" class="1004" name="select_ln24_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="9"/>
<pin id="727" dir="0" index="1" bw="22" slack="11"/>
<pin id="728" dir="0" index="2" bw="22" slack="0"/>
<pin id="729" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/15 "/>
</bind>
</comp>

<comp id="731" class="1004" name="sext_ln29_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="16" slack="2"/>
<pin id="733" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_1/15 "/>
</bind>
</comp>

<comp id="734" class="1004" name="sext_ln29_3_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="16" slack="1"/>
<pin id="736" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_3/15 "/>
</bind>
</comp>

<comp id="737" class="1004" name="trunc_ln_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="18" slack="0"/>
<pin id="739" dir="0" index="1" bw="32" slack="1"/>
<pin id="740" dir="0" index="2" bw="5" slack="0"/>
<pin id="741" dir="0" index="3" bw="6" slack="0"/>
<pin id="742" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/16 "/>
</bind>
</comp>

<comp id="746" class="1004" name="sext_ln29_9_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="18" slack="0"/>
<pin id="748" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_9/16 "/>
</bind>
</comp>

<comp id="750" class="1004" name="grp_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="18" slack="0"/>
<pin id="752" dir="0" index="1" bw="22" slack="1"/>
<pin id="753" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/16 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_3_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="22" slack="1"/>
<pin id="758" dir="0" index="2" bw="5" slack="0"/>
<pin id="759" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/18 "/>
</bind>
</comp>

<comp id="762" class="1004" name="trunc_ln33_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="22" slack="1"/>
<pin id="764" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/18 "/>
</bind>
</comp>

<comp id="765" class="1004" name="xor_ln33_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33/18 "/>
</bind>
</comp>

<comp id="771" class="1004" name="select_ln33_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="16" slack="0"/>
<pin id="774" dir="0" index="2" bw="16" slack="0"/>
<pin id="775" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/18 "/>
</bind>
</comp>

<comp id="779" class="1004" name="and_ln34_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="16" slack="0"/>
<pin id="781" dir="0" index="1" bw="16" slack="0"/>
<pin id="782" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/18 "/>
</bind>
</comp>

<comp id="785" class="1004" name="sext_ln34_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="10" slack="9"/>
<pin id="787" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/19 "/>
</bind>
</comp>

<comp id="788" class="1004" name="zext_ln34_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="10" slack="0"/>
<pin id="790" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/19 "/>
</bind>
</comp>

<comp id="793" class="1007" name="grp_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="4" slack="0"/>
<pin id="795" dir="0" index="1" bw="10" slack="0"/>
<pin id="796" dir="0" index="2" bw="7" slack="0"/>
<pin id="797" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln29/10 add_ln29_1/10 "/>
</bind>
</comp>

<comp id="801" class="1007" name="mul_ln29_2_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="16" slack="0"/>
<pin id="803" dir="0" index="1" bw="16" slack="0"/>
<pin id="804" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29_2/15 "/>
</bind>
</comp>

<comp id="807" class="1005" name="add_ln19_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="9" slack="0"/>
<pin id="809" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="815" class="1005" name="out_d_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="4" slack="0"/>
<pin id="817" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="820" class="1005" name="SeparableConv2D_2_b_2_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="3" slack="1"/>
<pin id="822" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_b_2 "/>
</bind>
</comp>

<comp id="825" class="1005" name="trunc_ln29_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="3" slack="2"/>
<pin id="827" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="830" class="1005" name="SeparableConv2D_2_b_3_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="13" slack="1"/>
<pin id="832" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_b_3 "/>
</bind>
</comp>

<comp id="835" class="1005" name="sext_ln29_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="22" slack="2"/>
<pin id="837" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln29 "/>
</bind>
</comp>

<comp id="842" class="1005" name="shl_ln_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="6" slack="4"/>
<pin id="844" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="847" class="1005" name="sub_ln29_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="7" slack="1"/>
<pin id="849" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln29 "/>
</bind>
</comp>

<comp id="853" class="1005" name="icmp_ln20_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="1"/>
<pin id="855" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="857" class="1005" name="out_h_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="3" slack="1"/>
<pin id="859" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="864" class="1005" name="icmp_ln21_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="1"/>
<pin id="866" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="876" class="1005" name="icmp_ln24_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="1"/>
<pin id="878" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="881" class="1005" name="add_ln21_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="7" slack="2"/>
<pin id="883" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="886" class="1005" name="add_ln29_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="7" slack="3"/>
<pin id="888" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="891" class="1005" name="add_ln20_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="9" slack="1"/>
<pin id="893" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="896" class="1005" name="select_ln29_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="3" slack="1"/>
<pin id="898" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

<comp id="902" class="1005" name="sub_ln29_3_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="7" slack="1"/>
<pin id="904" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln29_3 "/>
</bind>
</comp>

<comp id="908" class="1005" name="and_ln29_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="1"/>
<pin id="910" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln29 "/>
</bind>
</comp>

<comp id="916" class="1005" name="select_ln20_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="3" slack="1"/>
<pin id="918" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln20 "/>
</bind>
</comp>

<comp id="921" class="1005" name="select_ln29_7_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="7" slack="1"/>
<pin id="923" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_7 "/>
</bind>
</comp>

<comp id="927" class="1005" name="out_w_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="3" slack="1"/>
<pin id="929" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="933" class="1005" name="select_ln24_6_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="4" slack="1"/>
<pin id="935" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_6 "/>
</bind>
</comp>

<comp id="940" class="1005" name="select_ln21_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="7" slack="1"/>
<pin id="942" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21 "/>
</bind>
</comp>

<comp id="945" class="1005" name="select_ln24_7_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="3" slack="1"/>
<pin id="947" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_7 "/>
</bind>
</comp>

<comp id="951" class="1005" name="add_ln29_7_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="7" slack="1"/>
<pin id="953" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29_7 "/>
</bind>
</comp>

<comp id="956" class="1005" name="add_ln29_6_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="6" slack="1"/>
<pin id="958" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29_6 "/>
</bind>
</comp>

<comp id="961" class="1005" name="in_d_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="4" slack="1"/>
<pin id="963" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="967" class="1005" name="select_ln24_8_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="7" slack="1"/>
<pin id="969" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_8 "/>
</bind>
</comp>

<comp id="972" class="1005" name="icmp_ln24_3_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="1"/>
<pin id="974" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24_3 "/>
</bind>
</comp>

<comp id="976" class="1005" name="add_ln34_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="9" slack="1"/>
<pin id="978" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="981" class="1005" name="add_ln29_1_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="10" slack="1"/>
<pin id="983" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29_1 "/>
</bind>
</comp>

<comp id="986" class="1005" name="add_ln34_1_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="10" slack="9"/>
<pin id="988" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="add_ln34_1 "/>
</bind>
</comp>

<comp id="991" class="1005" name="input_addr_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="14" slack="1"/>
<pin id="993" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="996" class="1005" name="input_load_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="16" slack="2"/>
<pin id="998" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="1001" class="1005" name="merge_i_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="16" slack="1"/>
<pin id="1003" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="merge_i "/>
</bind>
</comp>

<comp id="1006" class="1005" name="select_ln24_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="22" slack="1"/>
<pin id="1008" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="mul_ln29_2_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="1"/>
<pin id="1013" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln29_2 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="sext_ln29_9_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="22" slack="1"/>
<pin id="1018" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln29_9 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="buffer_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="22" slack="1"/>
<pin id="1023" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

<comp id="1028" class="1005" name="and_ln34_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="16" slack="1"/>
<pin id="1030" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="and_ln34 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="209"><net_src comp="4" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="217" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="2" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="20" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="6" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="8" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="8" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="24" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="282" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="293"><net_src comp="26" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="6" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="305" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="316"><net_src comp="24" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="333"><net_src comp="327" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="338"><net_src comp="258" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="10" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="247" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="12" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="247" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="18" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="247" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="360"><net_src comp="247" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="369"><net_src comp="22" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="24" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="374"><net_src comp="282" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="22" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="282" pin="4"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="24" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="371" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="270" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="28" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="282" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="30" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="294" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="32" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="305" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="12" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="294" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="34" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="317" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="266" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="36" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="24" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="444"><net_src comp="317" pin="4"/><net_sink comp="438" pin=2"/></net>

<net id="453"><net_src comp="22" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="24" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="458"><net_src comp="448" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="445" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="38" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="465" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="278" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="490"><net_src comp="30" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="500"><net_src comp="491" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="6" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="301" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="508"><net_src comp="34" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="521"><net_src comp="514" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="529"><net_src comp="522" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="18" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="548"><net_src comp="535" pin="3"/><net_sink comp="543" pin=2"/></net>

<net id="617"><net_src comp="40" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="618"><net_src comp="42" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="619"><net_src comp="44" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="620"><net_src comp="46" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="621"><net_src comp="48" pin="0"/><net_sink comp="549" pin=4"/></net>

<net id="622"><net_src comp="50" pin="0"/><net_sink comp="549" pin=5"/></net>

<net id="623"><net_src comp="52" pin="0"/><net_sink comp="549" pin=6"/></net>

<net id="624"><net_src comp="54" pin="0"/><net_sink comp="549" pin=7"/></net>

<net id="625"><net_src comp="56" pin="0"/><net_sink comp="549" pin=8"/></net>

<net id="626"><net_src comp="58" pin="0"/><net_sink comp="549" pin=9"/></net>

<net id="627"><net_src comp="60" pin="0"/><net_sink comp="549" pin=10"/></net>

<net id="628"><net_src comp="62" pin="0"/><net_sink comp="549" pin=11"/></net>

<net id="629"><net_src comp="64" pin="0"/><net_sink comp="549" pin=12"/></net>

<net id="630"><net_src comp="66" pin="0"/><net_sink comp="549" pin=13"/></net>

<net id="631"><net_src comp="68" pin="0"/><net_sink comp="549" pin=14"/></net>

<net id="632"><net_src comp="70" pin="0"/><net_sink comp="549" pin=15"/></net>

<net id="633"><net_src comp="72" pin="0"/><net_sink comp="549" pin=16"/></net>

<net id="634"><net_src comp="74" pin="0"/><net_sink comp="549" pin=17"/></net>

<net id="635"><net_src comp="76" pin="0"/><net_sink comp="549" pin=18"/></net>

<net id="636"><net_src comp="78" pin="0"/><net_sink comp="549" pin=19"/></net>

<net id="637"><net_src comp="80" pin="0"/><net_sink comp="549" pin=20"/></net>

<net id="638"><net_src comp="82" pin="0"/><net_sink comp="549" pin=21"/></net>

<net id="639"><net_src comp="84" pin="0"/><net_sink comp="549" pin=22"/></net>

<net id="640"><net_src comp="86" pin="0"/><net_sink comp="549" pin=23"/></net>

<net id="641"><net_src comp="88" pin="0"/><net_sink comp="549" pin=24"/></net>

<net id="642"><net_src comp="90" pin="0"/><net_sink comp="549" pin=25"/></net>

<net id="643"><net_src comp="92" pin="0"/><net_sink comp="549" pin=26"/></net>

<net id="644"><net_src comp="94" pin="0"/><net_sink comp="549" pin=27"/></net>

<net id="645"><net_src comp="96" pin="0"/><net_sink comp="549" pin=28"/></net>

<net id="646"><net_src comp="98" pin="0"/><net_sink comp="549" pin=29"/></net>

<net id="647"><net_src comp="100" pin="0"/><net_sink comp="549" pin=30"/></net>

<net id="648"><net_src comp="102" pin="0"/><net_sink comp="549" pin=31"/></net>

<net id="649"><net_src comp="104" pin="0"/><net_sink comp="549" pin=32"/></net>

<net id="650"><net_src comp="106" pin="0"/><net_sink comp="549" pin=33"/></net>

<net id="651"><net_src comp="108" pin="0"/><net_sink comp="549" pin=34"/></net>

<net id="652"><net_src comp="110" pin="0"/><net_sink comp="549" pin=35"/></net>

<net id="653"><net_src comp="112" pin="0"/><net_sink comp="549" pin=36"/></net>

<net id="654"><net_src comp="114" pin="0"/><net_sink comp="549" pin=37"/></net>

<net id="655"><net_src comp="116" pin="0"/><net_sink comp="549" pin=38"/></net>

<net id="656"><net_src comp="118" pin="0"/><net_sink comp="549" pin=39"/></net>

<net id="657"><net_src comp="120" pin="0"/><net_sink comp="549" pin=40"/></net>

<net id="658"><net_src comp="122" pin="0"/><net_sink comp="549" pin=41"/></net>

<net id="659"><net_src comp="124" pin="0"/><net_sink comp="549" pin=42"/></net>

<net id="660"><net_src comp="126" pin="0"/><net_sink comp="549" pin=43"/></net>

<net id="661"><net_src comp="128" pin="0"/><net_sink comp="549" pin=44"/></net>

<net id="662"><net_src comp="130" pin="0"/><net_sink comp="549" pin=45"/></net>

<net id="663"><net_src comp="132" pin="0"/><net_sink comp="549" pin=46"/></net>

<net id="664"><net_src comp="134" pin="0"/><net_sink comp="549" pin=47"/></net>

<net id="665"><net_src comp="136" pin="0"/><net_sink comp="549" pin=48"/></net>

<net id="666"><net_src comp="138" pin="0"/><net_sink comp="549" pin=49"/></net>

<net id="667"><net_src comp="140" pin="0"/><net_sink comp="549" pin=50"/></net>

<net id="668"><net_src comp="142" pin="0"/><net_sink comp="549" pin=51"/></net>

<net id="669"><net_src comp="144" pin="0"/><net_sink comp="549" pin=52"/></net>

<net id="670"><net_src comp="146" pin="0"/><net_sink comp="549" pin=53"/></net>

<net id="671"><net_src comp="148" pin="0"/><net_sink comp="549" pin=54"/></net>

<net id="672"><net_src comp="150" pin="0"/><net_sink comp="549" pin=55"/></net>

<net id="673"><net_src comp="152" pin="0"/><net_sink comp="549" pin=56"/></net>

<net id="674"><net_src comp="154" pin="0"/><net_sink comp="549" pin=57"/></net>

<net id="675"><net_src comp="156" pin="0"/><net_sink comp="549" pin=58"/></net>

<net id="676"><net_src comp="158" pin="0"/><net_sink comp="549" pin=59"/></net>

<net id="677"><net_src comp="160" pin="0"/><net_sink comp="549" pin=60"/></net>

<net id="678"><net_src comp="162" pin="0"/><net_sink comp="549" pin=61"/></net>

<net id="679"><net_src comp="164" pin="0"/><net_sink comp="549" pin=62"/></net>

<net id="680"><net_src comp="166" pin="0"/><net_sink comp="549" pin=63"/></net>

<net id="681"><net_src comp="168" pin="0"/><net_sink comp="549" pin=64"/></net>

<net id="686"><net_src comp="12" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="254" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="540" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="709"><net_src comp="702" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="693" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="717"><net_src comp="711" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="724"><net_src comp="324" pin="1"/><net_sink comp="719" pin=2"/></net>

<net id="730"><net_src comp="719" pin="3"/><net_sink comp="725" pin=2"/></net>

<net id="743"><net_src comp="172" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="174" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="745"><net_src comp="176" pin="0"/><net_sink comp="737" pin=3"/></net>

<net id="749"><net_src comp="737" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="746" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="760"><net_src comp="178" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="180" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="769"><net_src comp="755" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="38" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="776"><net_src comp="765" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="182" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="778"><net_src comp="184" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="783"><net_src comp="771" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="762" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="791"><net_src comp="785" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="798"><net_src comp="699" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="799"><net_src comp="170" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="800"><net_src comp="696" pin="1"/><net_sink comp="793" pin=2"/></net>

<net id="805"><net_src comp="734" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="731" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="334" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="818"><net_src comp="346" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="823"><net_src comp="204" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="828"><net_src comp="357" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="833"><net_src comp="211" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="838"><net_src comp="361" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="841"><net_src comp="835" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="845"><net_src comp="364" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="850"><net_src comp="387" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="856"><net_src comp="393" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="860"><net_src comp="399" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="863"><net_src comp="857" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="867"><net_src comp="405" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="870"><net_src comp="864" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="871"><net_src comp="864" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="872"><net_src comp="864" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="873"><net_src comp="864" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="874"><net_src comp="864" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="875"><net_src comp="864" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="879"><net_src comp="411" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="884"><net_src comp="417" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="889"><net_src comp="427" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="894"><net_src comp="432" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="899"><net_src comp="438" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="905"><net_src comp="459" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="911"><net_src comp="470" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="914"><net_src comp="908" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="915"><net_src comp="908" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="919"><net_src comp="475" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="924"><net_src comp="481" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="930"><net_src comp="486" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="932"><net_src comp="927" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="936"><net_src comp="495" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="939"><net_src comp="933" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="943"><net_src comp="503" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="948"><net_src comp="509" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="954"><net_src comp="517" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="959"><net_src comp="525" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="549" pin=65"/></net>

<net id="964"><net_src comp="530" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="966"><net_src comp="961" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="970"><net_src comp="543" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="975"><net_src comp="682" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="979"><net_src comp="687" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="984"><net_src comp="793" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="989"><net_src comp="705" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="994"><net_src comp="217" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="999"><net_src comp="224" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="1004"><net_src comp="549" pin="66"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1009"><net_src comp="725" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1014"><net_src comp="801" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1019"><net_src comp="746" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1024"><net_src comp="750" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="1026"><net_src comp="1021" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="1027"><net_src comp="1021" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1031"><net_src comp="779" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="237" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {19 }
	Port: SeparableConv2D_2_b_s | {}
 - Input state : 
	Port: pointwise_conv2d_fix.2 : input_r | {11 12 13 }
	Port: pointwise_conv2d_fix.2 : SeparableConv2D_2_b_s | {2 3 }
  - Chain level:
	State 1
	State 2
		add_ln19 : 1
		icmp_ln19 : 1
		out_d : 1
		br_ln19 : 2
		zext_ln23 : 1
		SeparableConv2D_2_b_2 : 2
		SeparableConv2D_2_b_3 : 3
		trunc_ln29 : 1
	State 3
	State 4
	State 5
		zext_ln29 : 1
		shl_ln29_4 : 1
		zext_ln29_12 : 2
		sub_ln29 : 3
		icmp_ln20 : 1
		out_h : 1
		icmp_ln21 : 1
		icmp_ln24 : 1
		add_ln21 : 1
	State 6
		zext_ln24_3 : 1
		add_ln29 : 2
		select_ln29 : 1
		zext_ln29_14 : 1
		sub_ln29_3 : 2
	State 7
	State 8
		add_ln29_7 : 1
		add_ln29_6 : 1
	State 9
		select_ln24_8 : 1
		br_ln24 : 1
		add_ln34 : 1
	State 10
		mul_ln29 : 1
		add_ln29_1 : 2
		add_ln34_1 : 1
	State 11
		zext_ln29_7 : 1
		input_addr : 2
		input_load : 3
	State 12
	State 13
	State 14
	State 15
		select_ln24 : 1
		mul_ln29_2 : 1
	State 16
		sext_ln29_9 : 1
		buffer : 2
	State 17
	State 18
		xor_ln33 : 1
		select_ln33 : 1
		and_ln34 : 2
	State 19
		empty_18 : 1
		zext_ln34 : 1
		output_addr : 2
		store_ln34 : 3
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|    mux   |       grp_fu_549       |    0    |   511   |   121   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln19_fu_334    |    0    |    0    |    15   |
|          |      out_d_fu_346      |    0    |    0    |    13   |
|          |      out_h_fu_399      |    0    |    0    |    12   |
|          |     add_ln21_fu_417    |    0    |    0    |    15   |
|          |     add_ln29_fu_427    |    0    |    0    |    15   |
|          |     add_ln20_fu_432    |    0    |    0    |    15   |
|    add   |      out_w_fu_486      |    0    |    0    |    12   |
|          |    add_ln29_7_fu_517   |    0    |    0    |    15   |
|          |    add_ln29_6_fu_525   |    0    |    0    |    15   |
|          |       in_d_fu_530      |    0    |    0    |    13   |
|          |     add_ln34_fu_687    |    0    |    0    |    15   |
|          |    add_ln34_1_fu_705   |    0    |    0    |    15   |
|          |       grp_fu_750       |    0    |   153   |    37   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln29_fu_438   |    0    |    0    |    3    |
|          |   select_ln20_fu_475   |    0    |    0    |    3    |
|          |  select_ln29_7_fu_481  |    0    |    0    |    7    |
|          |  select_ln24_6_fu_495  |    0    |    0    |    4    |
|          |   select_ln21_fu_503   |    0    |    0    |    7    |
|  select  |  select_ln24_7_fu_509  |    0    |    0    |    3    |
|          |  select_ln29_8_fu_535  |    0    |    0    |    7    |
|          |  select_ln24_8_fu_543  |    0    |    0    |    7    |
|          |  select_ln29_6_fu_719  |    0    |    0    |    22   |
|          |   select_ln24_fu_725   |    0    |    0    |    22   |
|          |   select_ln33_fu_771   |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln19_fu_340    |    0    |    0    |    9    |
|          |    icmp_ln20_fu_393    |    0    |    0    |    13   |
|   icmp   |    icmp_ln21_fu_405    |    0    |    0    |    11   |
|          |    icmp_ln24_fu_411    |    0    |    0    |    9    |
|          |   icmp_ln24_3_fu_682   |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln29_fu_387    |    0    |    0    |    15   |
|          |    sub_ln29_3_fu_459   |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|    and   |     and_ln29_fu_470    |    0    |    0    |    2    |
|          |     and_ln34_fu_779    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln29_fu_465    |    0    |    0    |    2    |
|          |     xor_ln33_fu_765    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    or    |     or_ln24_fu_491     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_793       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    mul   |    mul_ln29_2_fu_801   |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln23_fu_352    |    0    |    0    |    0    |
|          |    zext_ln29_fu_371    |    0    |    0    |    0    |
|          |   zext_ln29_12_fu_383  |    0    |    0    |    0    |
|          |   zext_ln24_3_fu_423   |    0    |    0    |    0    |
|          |   zext_ln29_13_fu_445  |    0    |    0    |    0    |
|          |   zext_ln29_14_fu_455  |    0    |    0    |    0    |
|   zext   |   zext_ln24_4_fu_514   |    0    |    0    |    0    |
|          |   zext_ln29_16_fu_522  |    0    |    0    |    0    |
|          |    zext_ln24_fu_540    |    0    |    0    |    0    |
|          |   zext_ln29_15_fu_699  |    0    |    0    |    0    |
|          |   zext_ln34_3_fu_702   |    0    |    0    |    0    |
|          |   zext_ln29_7_fu_714   |    0    |    0    |    0    |
|          |    zext_ln34_fu_788    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln29_fu_357   |    0    |    0    |    0    |
|          |    trunc_ln33_fu_762   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln29_fu_361    |    0    |    0    |    0    |
|          |   sext_ln29_7_fu_693   |    0    |    0    |    0    |
|          |    sext_ln24_fu_696    |    0    |    0    |    0    |
|   sext   |   sext_ln29_8_fu_711   |    0    |    0    |    0    |
|          |   sext_ln29_1_fu_731   |    0    |    0    |    0    |
|          |   sext_ln29_3_fu_734   |    0    |    0    |    0    |
|          |   sext_ln29_9_fu_746   |    0    |    0    |    0    |
|          |    sext_ln34_fu_785    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_364     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln29_4_fu_375   |    0    |    0    |    0    |
|          | shl_ln29_4_mid1_fu_448 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|     trunc_ln_fu_737    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_3_fu_755      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |   664   |   534   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_2_b_2_reg_820|    3   |
|SeparableConv2D_2_b_3_reg_830|   13   |
|       add_ln19_reg_807      |    9   |
|       add_ln20_reg_891      |    9   |
|       add_ln21_reg_881      |    7   |
|      add_ln29_1_reg_981     |   10   |
|      add_ln29_6_reg_956     |    6   |
|      add_ln29_7_reg_951     |    7   |
|       add_ln29_reg_886      |    7   |
|      add_ln34_1_reg_986     |   10   |
|       add_ln34_reg_976      |    9   |
|       and_ln29_reg_908      |    1   |
|      and_ln34_reg_1028      |   16   |
|       buffer_0_reg_324      |   22   |
|       buffer_reg_1021       |   22   |
|      icmp_ln20_reg_853      |    1   |
|      icmp_ln21_reg_864      |    1   |
|     icmp_ln24_3_reg_972     |    1   |
|      icmp_ln24_reg_876      |    1   |
|        in_d_0_reg_301       |    4   |
|         in_d_reg_961        |    4   |
|   indvar_flatten20_reg_266  |    9   |
|    indvar_flatten_reg_290   |    7   |
|      input_addr_reg_991     |   14   |
|      input_load_reg_996     |   16   |
|       merge_i_reg_1001      |   16   |
|     mul_ln29_2_reg_1011     |   32   |
|       out_d_0_reg_243       |    4   |
|        out_d_reg_815        |    4   |
|       out_h_0_reg_278       |    3   |
|        out_h_reg_857        |    3   |
|       out_w_0_reg_313       |    3   |
|        out_w_reg_927        |    3   |
|       phi_mul_reg_254       |    9   |
|     select_ln20_reg_916     |    3   |
|     select_ln21_reg_940     |    7   |
|    select_ln24_6_reg_933    |    4   |
|    select_ln24_7_reg_945    |    3   |
|    select_ln24_8_reg_967    |    7   |
|     select_ln24_reg_1006    |   22   |
|    select_ln29_7_reg_921    |    7   |
|     select_ln29_reg_896     |    3   |
|     sext_ln29_9_reg_1016    |   22   |
|      sext_ln29_reg_835      |   22   |
|        shl_ln_reg_842       |    6   |
|      sub_ln29_3_reg_902     |    7   |
|       sub_ln29_reg_847      |    7   |
|      trunc_ln29_reg_825     |    3   |
+-----------------------------+--------+
|            Total            |   409  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_211    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_access_fu_224    |  p0  |   2  |  14  |   28   ||    9    |
|      phi_mul_reg_254     |  p0  |   2  |   9  |   18   ||    9    |
| indvar_flatten20_reg_266 |  p0  |   2  |   9  |   18   ||    9    |
|      out_h_0_reg_278     |  p0  |   2  |   3  |    6   ||    9    |
|      in_d_0_reg_301      |  p0  |   2  |   4  |    8   ||    9    |
|        grp_fu_750        |  p0  |   2  |  18  |   36   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   120  ||  12.383 ||    63   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   664  |   534  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   63   |
|  Register |    -   |    -   |   409  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   12   |  1073  |   597  |
+-----------+--------+--------+--------+--------+
