{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 2880, "design__instance__area": 68564.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 61, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.05902012810111046, "power__switching__total": 0.021917834877967834, "power__leakage__total": 1.08930760234216e-06, "power__total": 0.08093905448913574, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5545981608710988, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5564411311440993, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5826601588351717, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.4856180039988014, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.58266, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.919555, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 61, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7922068780760811, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7951981520559277, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.13781931541647965, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.1631311798484747, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -86.96658928041892, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.1631311798484747, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.31565, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 128, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.163131, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 117, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 61, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4485986986631471, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.45004198863597883, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.26391944932048245, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.40705973077757, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.263919, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.526292, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 61, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": -0.4452603134448345, "clock__skew__worst_setup": 0.44614826984504286, "timing__hold__ws": 0.10671996921573511, "timing__setup__ws": -3.2414027934766403, "timing__hold__tns": 0, "timing__setup__tns": -105.18558766160268, "timing__hold__wns": 0, "timing__setup__wns": -3.2414027934766403, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.262323, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 387, "timing__setup_r2r__ws": -3.241403, "timing__setup_r2r_vio__count": 354, "design__die__bbox": "0.0 0.0 412.645 430.565", "design__core__bbox": "6.72 15.68 405.44 411.6", "design__io": 55, "design__die__area": 177670, "design__core__area": 157861, "design__instance__count__stdcell": 4112, "design__instance__area__stdcell": 73973.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.468601, "design__instance__utilization__stdcell": 0.468601, "design__rows": 101, "design__rows:GF018hv5v_mcu_sc7": 101, "design__sites": 71912, "design__sites:GF018hv5v_mcu_sc7": 71912, "design__instance__count__class:tie_cell": 4, "design__instance__area__class:tie_cell": 35.1232, "design__instance__count__class:buffer": 3, "design__instance__area__class:buffer": 39.5136, "design__instance__count__class:inverter": 531, "design__instance__area__class:inverter": 4816.27, "design__instance__count__class:sequential_cell": 302, "design__instance__area__class:sequential_cell": 22935.4, "design__instance__count__class:multi_input_combinational_cell": 1030, "design__instance__area__class:multi_input_combinational_cell": 25552.1, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10981463, "design__instance__count__class:timing_repair_buffer": 189, "design__instance__area__class:timing_repair_buffer": 4952.37, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 70219.8, "design__violations": 0, "design__instance__count__class:clock_buffer": 122, "design__instance__area__class:clock_buffer": 6475.84, "design__instance__count__class:clock_inverter": 58, "design__instance__area__class:clock_inverter": 943.936, "design__instance__count__setup_buffer": 59, "design__instance__count__hold_buffer": 6, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 641, "design__instance__area__class:antenna_cell": 2814.25, "antenna_diodes_count": 0, "route__net": 2181, "route__net__special": 2, "route__drc_errors__iter:0": 254, "route__wirelength__iter:0": 82179, "route__drc_errors__iter:1": 39, "route__wirelength__iter:1": 81152, "route__drc_errors__iter:2": 34, "route__wirelength__iter:2": 80999, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 80979, "route__drc_errors": 0, "route__wirelength": 80979, "route__vias": 13972, "route__vias__singlecut": 13972, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 719.18, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 86, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 86, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 86, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 61, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5499671984598098, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5511532497505607, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5801786992826515, "timing__setup__ws__corner:min_tt_025C_5v00": 2.546167793117483, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.580179, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.958746, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 86, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 61, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7846958860351592, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7864317197832533, "timing__hold__ws__corner:min_ss_125C_4v50": 0.16380963715801106, "timing__setup__ws__corner:min_ss_125C_4v50": -3.0981484921116986, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -72.72898222854852, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.0981484921116986, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.311409, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 127, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.098149, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 116, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 86, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 61, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 8, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4452603134448345, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.44614826984504286, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2623227265213081, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.446968252838646, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.262323, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.551125, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 86, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 61, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5600959854445317, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5627468650354012, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5857147155292117, "timing__setup__ws__corner:max_tt_025C_5v00": 2.4132581060993545, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.585715, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.872549, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 86, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 61, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8011318502011557, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.8056662232065707, "timing__hold__ws__corner:max_ss_125C_4v50": 0.10671996921573511, "timing__setup__ws__corner:max_ss_125C_4v50": -3.2414027934766403, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -105.18558766160268, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -3.2414027934766403, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.32087, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 132, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -3.241403, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 121, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 86, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 61, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.45250396377386576, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.45445790084131593, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26588487719656245, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.359306372602626, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.265885, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.496288, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 86, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 86, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99854, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99958, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00146437, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00111345, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000413508, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00111345, "design_powergrid__voltage__worst": 0.00111345, "design_powergrid__voltage__worst__net:VDD": 4.99854, "design_powergrid__drop__worst": 0.00146437, "design_powergrid__drop__worst__net:VDD": 0.00146437, "design_powergrid__voltage__worst__net:VSS": 0.00111345, "design_powergrid__drop__worst__net:VSS": 0.00111345, "ir__voltage__worst": 5, "ir__drop__avg": 0.000416, "ir__drop__worst": 0.00146, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}