// Seed: 3250524071
module module_0 (
    output tri0 id_0,
    output supply1 id_1
    , id_9,
    input wor id_2,
    input tri0 id_3,
    output tri0 id_4,
    input uwire id_5,
    output supply1 id_6,
    output tri1 id_7
);
  wire id_10, id_11;
  wand id_12 = id_3;
  assign module_1.id_4 = 0;
  wire id_13;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    output supply1 id_3,
    input uwire id_4,
    input wor id_5,
    input tri1 id_6,
    input wand id_7,
    output tri id_8,
    output wor id_9,
    input supply1 id_10,
    input wire id_11,
    output tri1 id_12,
    output uwire id_13,
    input supply1 id_14,
    output wor id_15,
    input tri id_16,
    output tri0 id_17,
    input wor id_18,
    input uwire id_19,
    input tri1 id_20,
    output supply1 id_21
);
  integer id_23;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_19,
      id_10,
      id_3,
      id_2,
      id_13,
      id_17
  );
  wire id_24;
endmodule
