{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709314368068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709314368069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 01 11:32:47 2024 " "Processing started: Fri Mar 01 11:32:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709314368069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709314368069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register_file -c register_file " "Command: quartus_map --read_settings_files=on --write_settings_files=off register_file -c register_file" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709314368069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709314368942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709314368943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 3 3 " "Found 3 design units, including 3 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3_to_8 " "Found entity 1: Decoder_3_to_8" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709314385843 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX_8_1 " "Found entity 2: MUX_8_1" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709314385843 ""} { "Info" "ISGN_ENTITY_NAME" "3 register_file " "Found entity 3: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709314385843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709314385843 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_en0 register_file.sv(53) " "Verilog HDL Implicit Net warning at register_file.sv(53): created implicit net for \"w_en0\"" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709314385845 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_en1 register_file.sv(54) " "Verilog HDL Implicit Net warning at register_file.sv(54): created implicit net for \"w_en1\"" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709314385846 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_en2 register_file.sv(55) " "Verilog HDL Implicit Net warning at register_file.sv(55): created implicit net for \"w_en2\"" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709314385846 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_en3 register_file.sv(56) " "Verilog HDL Implicit Net warning at register_file.sv(56): created implicit net for \"w_en3\"" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709314385847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_en4 register_file.sv(57) " "Verilog HDL Implicit Net warning at register_file.sv(57): created implicit net for \"w_en4\"" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709314385847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_en5 register_file.sv(58) " "Verilog HDL Implicit Net warning at register_file.sv(58): created implicit net for \"w_en5\"" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709314385847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_en6 register_file.sv(59) " "Verilog HDL Implicit Net warning at register_file.sv(59): created implicit net for \"w_en6\"" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709314385847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_en7 register_file.sv(60) " "Verilog HDL Implicit Net warning at register_file.sv(60): created implicit net for \"w_en7\"" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709314385847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_file " "Elaborating entity \"register_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709314385922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_3_to_8 Decoder_3_to_8:my_decoder " "Elaborating entity \"Decoder_3_to_8\" for hierarchy \"Decoder_3_to_8:my_decoder\"" {  } { { "register_file.sv" "my_decoder" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709314385946 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "d_flip_flop_4bit.sv(6) " "Verilog HDL information at d_flip_flop_4bit.sv(6): always construct contains both blocking and non-blocking assignments" {  } { { "d_flip_flop_4bit.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/d_flip_flop_4bit.sv" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1709314385982 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_flip_flop_4bit.sv 1 1 " "Using design file d_flip_flop_4bit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 D_Flip_Flop_4bit " "Found entity 1: D_Flip_Flop_4bit" {  } { { "d_flip_flop_4bit.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/d_flip_flop_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709314385984 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1709314385984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Flip_Flop_4bit D_Flip_Flop_4bit:reg0 " "Elaborating entity \"D_Flip_Flop_4bit\" for hierarchy \"D_Flip_Flop_4bit:reg0\"" {  } { { "register_file.sv" "reg0" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709314385985 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "r\[1\]\[0\] VCC " "Pin \"r\[1\]\[0\]\" is stuck at VCC" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709314386851 "|register_file|r[1][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[2\]\[1\] VCC " "Pin \"r\[2\]\[1\]\" is stuck at VCC" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709314386851 "|register_file|r[2][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[3\]\[0\] VCC " "Pin \"r\[3\]\[0\]\" is stuck at VCC" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709314386851 "|register_file|r[3][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[3\]\[1\] VCC " "Pin \"r\[3\]\[1\]\" is stuck at VCC" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709314386851 "|register_file|r[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[4\]\[2\] VCC " "Pin \"r\[4\]\[2\]\" is stuck at VCC" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709314386851 "|register_file|r[4][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[5\]\[0\] VCC " "Pin \"r\[5\]\[0\]\" is stuck at VCC" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709314386851 "|register_file|r[5][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[5\]\[2\] VCC " "Pin \"r\[5\]\[2\]\" is stuck at VCC" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709314386851 "|register_file|r[5][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[6\]\[1\] VCC " "Pin \"r\[6\]\[1\]\" is stuck at VCC" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709314386851 "|register_file|r[6][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[6\]\[2\] VCC " "Pin \"r\[6\]\[2\]\" is stuck at VCC" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709314386851 "|register_file|r[6][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[7\]\[0\] VCC " "Pin \"r\[7\]\[0\]\" is stuck at VCC" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709314386851 "|register_file|r[7][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[7\]\[1\] VCC " "Pin \"r\[7\]\[1\]\" is stuck at VCC" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709314386851 "|register_file|r[7][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[7\]\[2\] VCC " "Pin \"r\[7\]\[2\]\" is stuck at VCC" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709314386851 "|register_file|r[7][2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1709314386851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709314386952 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/output_files/register_file.map.smsg " "Generated suppressed messages file C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/output_files/register_file.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709314387526 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709314387869 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709314387869 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "swap " "No output dependent on input pin \"swap\"" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709314388169 "|register_file|swap"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[0\] " "No output dependent on input pin \"y\[0\]\"" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709314388169 "|register_file|y[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[1\] " "No output dependent on input pin \"y\[1\]\"" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709314388169 "|register_file|y[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[2\] " "No output dependent on input pin \"y\[2\]\"" {  } { { "register_file.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_4/register_file.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709314388169 "|register_file|y[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1709314388169 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709314388171 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709314388171 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709314388171 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709314388171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709314388213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 01 11:33:08 2024 " "Processing ended: Fri Mar 01 11:33:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709314388213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709314388213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709314388213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709314388213 ""}
