[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TypedefUnpacked/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv:1:1: No timescale set for "pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv:8:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv:8:1: Compile module "work@dut".
[NTE:CP0309] ${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv:8:19: Implicit port type (wire) for "o".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_typespec                                         1
bit_select                                             2
constant                                               5
cont_assign                                            2
design                                                 1
hier_path                                              2
logic_net                                              2
logic_typespec                                         2
module_inst                                            1
package                                                1
port                                                   1
range                                                  1
ref_obj                                                4
ref_typespec                                           3
struct_typespec                                        1
typespec_member                                        1
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypedefUnpacked/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/TypedefUnpacked/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/TypedefUnpacked/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallPackages:
\_package: pkg (pkg::), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:1:1, endln:6:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiTypedef:
  \_struct_typespec: (pkg::a), line:2:12, endln:4:5
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:1:1, endln:6:11
    |vpiName:pkg::a
    |vpiInstance:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:1:1, endln:6:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (x), line:3:16, endln:3:17
      |vpiParent:
      \_struct_typespec: (pkg::a), line:2:12, endln:4:5
      |vpiName:x
      |vpiTypespec:
      \_ref_typespec: (pkg::pkg::a::x)
        |vpiParent:
        \_typespec_member: (x), line:3:16, endln:3:17
        |vpiFullName:pkg::pkg::a::x
        |vpiActual:
        \_logic_typespec: , line:3:7, endln:3:12
      |vpiRefFile:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:12
  |vpiDefName:pkg
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:8:1, endln:12:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.o), line:8:19, endln:8:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:8:1, endln:12:10
    |vpiName:o
    |vpiFullName:work@dut.o
  |vpiNet:
  \_logic_net: (work@dut.c), line:9:11, endln:9:12
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:8:1, endln:12:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.c)
      |vpiParent:
      \_logic_net: (work@dut.c), line:9:11, endln:9:12
      |vpiFullName:work@dut.c
      |vpiActual:
      \_unsupported_typespec: (pkg::b), line:9:4, endln:9:9
    |vpiName:c
    |vpiFullName:work@dut.c
  |vpiPort:
  \_port: (o), line:8:19, endln:8:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:8:1, endln:12:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o.o), line:8:19, endln:8:20
      |vpiParent:
      \_port: (o), line:8:19, endln:8:20
      |vpiName:o
      |vpiFullName:work@dut.o.o
      |vpiActual:
      \_logic_net: (work@dut.o), line:8:19, endln:8:20
    |vpiTypedef:
    \_ref_typespec: (work@dut.o)
      |vpiParent:
      \_port: (o), line:8:19, endln:8:20
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_typespec: , line:8:19, endln:8:19
  |vpiContAssign:
  \_cont_assign: , line:10:11, endln:10:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:8:1, endln:12:10
    |vpiRhs:
    \_constant: , line:10:20, endln:10:21
      |vpiParent:
      \_cont_assign: , line:10:11, endln:10:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_hier_path: (c[1].x), line:10:11, endln:10:12
      |vpiParent:
      \_cont_assign: , line:10:11, endln:10:21
      |vpiActual:
      \_bit_select: (c[1]), line:10:11, endln:10:12
        |vpiParent:
        \_hier_path: (c[1].x), line:10:11, endln:10:12
        |vpiName:c
        |vpiFullName:c[1]
        |vpiIndex:
        \_constant: , line:10:13, endln:10:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (c[1].x), line:10:16, endln:10:17
        |vpiParent:
        \_hier_path: (c[1].x), line:10:11, endln:10:12
        |vpiName:x
        |vpiFullName:c[1].x
      |vpiName:c[1].x
  |vpiContAssign:
  \_cont_assign: , line:11:11, endln:11:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:8:1, endln:12:10
    |vpiRhs:
    \_hier_path: (c[1].x), line:11:15, endln:11:21
      |vpiParent:
      \_cont_assign: , line:11:11, endln:11:21
      |vpiActual:
      \_bit_select: (c[1]), line:11:15, endln:11:16
        |vpiParent:
        \_hier_path: (c[1].x), line:11:15, endln:11:21
        |vpiName:c
        |vpiFullName:c[1]
        |vpiIndex:
        \_constant: , line:11:17, endln:11:18
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (work@dut.x), line:11:20, endln:11:21
        |vpiParent:
        \_hier_path: (c[1].x), line:11:15, endln:11:21
        |vpiName:x
        |vpiFullName:work@dut.x
      |vpiName:c[1].x
    |vpiLhs:
    \_ref_obj: (work@dut.o), line:11:11, endln:11:12
      |vpiParent:
      \_cont_assign: , line:11:11, endln:11:21
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (work@dut.o), line:8:19, endln:8:20
\_weaklyReferenced:
\_logic_typespec: , line:3:7, endln:3:12
  |vpiParent:
  \_typespec_member: (x), line:3:16, endln:3:17
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:1:1, endln:6:11
\_logic_typespec: , line:8:19, endln:8:19
\_unsupported_typespec: (pkg::b), line:9:4, endln:9:9
  |vpiName:pkg::b
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 1

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv | ${SURELOG_DIR}/build/regression/TypedefUnpacked/roundtrip/dut_000.sv | 4 | 12 |
============================== End RoundTrip Results ==============================
