;redcode
;assert 1
	SPL 0, #-502
	CMP -207, <-120
	MOV -1, <-20
	MOV @-7, <-20
	DJN -1, @-20
	JMP @12, #200
	ADD #-0, 9
	ADD #-0, 9
	ADD #72, 201
	SUB #72, @200
	JMN @-892, #600
	SUB 12, @10
	SLT 2, @10
	JMZ 270, 60
	JMZ 270, 60
	SUB @127, 6
	JMP 72, #200
	SUB #72, 201
	SUB #72, 201
	SUB #72, 201
	SUB -7, <-420
	SUB 80, 919
	SUB -7, <-420
	SUB -7, <-420
	SUB -7, <-420
	ADD 100, 909
	JMN @-892, #600
	JMN @-892, #600
	ADD -207, <-122
	SLT 2, @10
	ADD -207, <-122
	CMP #72, 201
	SUB #72, 201
	SUB @12, @10
	SUB @12, @10
	SUB -207, <-122
	SLT 20, @12
	MOV #72, @210
	MOV #72, @210
	SPL -0
	DJN -1, @-20
	SUB #72, @220
	ADD #270, <1
	CMP -207, <-120
	DJN 8, 191
	SUB #72, @220
	SLT 2, @10
	CMP -207, <-120
	SPL 0, #-502
	CMP -207, <-120
	MOV -1, <-20
