digraph "0_linux_251e22abde21833b3d29577e4d8c7aaccd650eee@pointer" {
"1000357" [label="(Call,dev_name(&pdev->dev))"];
"1000313" [label="(Call,devm_pinctrl_register(&pdev->dev, &amd_pinctrl_desc,\n\t\t\t\t\t\tgpio_dev))"];
"1000304" [label="(Call,dev_name(&pdev->dev))"];
"1000154" [label="(Call,devm_ioremap_nocache(&pdev->dev, res->start,\n\t\t\t\t\t\tresource_size(res)))"];
"1000112" [label="(Call,devm_kzalloc(&pdev->dev,\n\t\t\t\tsizeof(struct amd_gpio), GFP_KERNEL))"];
"1000162" [label="(Call,resource_size(res))"];
"1000138" [label="(Call,!res)"];
"1000131" [label="(Call,res = platform_get_resource(pdev, IORESOURCE_MEM, 0))"];
"1000133" [label="(Call,platform_get_resource(pdev, IORESOURCE_MEM, 0))"];
"1000101" [label="(MethodParameterIn,struct platform_device *pdev)"];
"1000121" [label="(Call,!gpio_dev)"];
"1000110" [label="(Call,gpio_dev = devm_kzalloc(&pdev->dev,\n\t\t\t\tsizeof(struct amd_gpio), GFP_KERNEL))"];
"1000352" [label="(Call,gpiochip_add_pin_range(&gpio_dev->gc, dev_name(&pdev->dev),\n \t\t\t\t0, 0, TOTAL_NUMBER_OF_PINS))"];
"1000350" [label="(Call,ret = gpiochip_add_pin_range(&gpio_dev->gc, dev_name(&pdev->dev),\n \t\t\t\t0, 0, TOTAL_NUMBER_OF_PINS))"];
"1000427" [label="(Return,return ret;)"];
"1000377" [label="(Call,gpiochip_irqchip_add(&gpio_dev->gc,\n\t\t\t\t&amd_gpio_irqchip,\n\t\t\t\t0,\n\t\t\t\thandle_simple_irq,\n\t\t\t\tIRQ_TYPE_NONE))"];
"1000375" [label="(Call,ret = gpiochip_irqchip_add(&gpio_dev->gc,\n\t\t\t\t&amd_gpio_irqchip,\n\t\t\t\t0,\n\t\t\t\thandle_simple_irq,\n\t\t\t\tIRQ_TYPE_NONE))"];
"1000419" [label="(Return,return ret;)"];
"1000401" [label="(Call,gpiochip_set_chained_irqchip(&gpio_dev->gc,\n\t\t\t\t &amd_gpio_irqchip,\n\t\t\t\t irq_base,\n\t\t\t\t amd_gpio_irq_handler))"];
"1000422" [label="(Call,gpiochip_remove(&gpio_dev->gc))"];
"1000368" [label="(Call,dev_err(&pdev->dev, \"Failed to add pin range\n\"))"];
"1000390" [label="(Call,dev_err(&pdev->dev, \"could not add irqchip\n\"))"];
"1000413" [label="(Call,dev_dbg(&pdev->dev, \"amd gpio driver loaded\n\"))"];
"1000120" [label="(ControlStructure,if (!gpio_dev))"];
"1000422" [label="(Call,gpiochip_remove(&gpio_dev->gc))"];
"1000351" [label="(Identifier,ret)"];
"1000419" [label="(Return,return ret;)"];
"1000141" [label="(Call,dev_err(&pdev->dev, \"Failed to get gpio io resource.\n\"))"];
"1000162" [label="(Call,resource_size(res))"];
"1000129" [label="(Identifier,gpio_dev)"];
"1000401" [label="(Call,gpiochip_set_chained_irqchip(&gpio_dev->gc,\n\t\t\t\t &amd_gpio_irqchip,\n\t\t\t\t irq_base,\n\t\t\t\t amd_gpio_irq_handler))"];
"1000327" [label="(Call,dev_err(&pdev->dev, \"Couldn't register pinctrl driver\n\"))"];
"1000353" [label="(Call,&gpio_dev->gc)"];
"1000152" [label="(Identifier,gpio_dev)"];
"1000300" [label="(Call,amd_pinctrl_desc.name = dev_name(&pdev->dev))"];
"1000406" [label="(Call,&amd_gpio_irqchip)"];
"1000139" [label="(Identifier,res)"];
"1000159" [label="(Call,res->start)"];
"1000390" [label="(Call,dev_err(&pdev->dev, \"could not add irqchip\n\"))"];
"1000377" [label="(Call,gpiochip_irqchip_add(&gpio_dev->gc,\n\t\t\t\t&amd_gpio_irqchip,\n\t\t\t\t0,\n\t\t\t\thandle_simple_irq,\n\t\t\t\tIRQ_TYPE_NONE))"];
"1000352" [label="(Call,gpiochip_add_pin_range(&gpio_dev->gc, dev_name(&pdev->dev),\n \t\t\t\t0, 0, TOTAL_NUMBER_OF_PINS))"];
"1000138" [label="(Call,!res)"];
"1000314" [label="(Call,&pdev->dev)"];
"1000154" [label="(Call,devm_ioremap_nocache(&pdev->dev, res->start,\n\t\t\t\t\t\tresource_size(res)))"];
"1000427" [label="(Return,return ret;)"];
"1000382" [label="(Call,&amd_gpio_irqchip)"];
"1000413" [label="(Call,dev_dbg(&pdev->dev, \"amd gpio driver loaded\n\"))"];
"1000320" [label="(Identifier,gpio_dev)"];
"1000117" [label="(Call,sizeof(struct amd_gpio))"];
"1000409" [label="(Identifier,amd_gpio_irq_handler)"];
"1000174" [label="(Call,platform_get_irq(pdev, 0))"];
"1000137" [label="(ControlStructure,if (!res))"];
"1000318" [label="(Call,&amd_pinctrl_desc)"];
"1000261" [label="(Call,gpio_dev->gc.parent\t\t\t= &pdev->dev)"];
"1000362" [label="(Literal,0)"];
"1000375" [label="(Call,ret = gpiochip_irqchip_add(&gpio_dev->gc,\n\t\t\t\t&amd_gpio_irqchip,\n\t\t\t\t0,\n\t\t\t\thandle_simple_irq,\n\t\t\t\tIRQ_TYPE_NONE))"];
"1000414" [label="(Call,&pdev->dev)"];
"1000122" [label="(Identifier,gpio_dev)"];
"1000408" [label="(Identifier,irq_base)"];
"1000178" [label="(Call,irq_base < 0)"];
"1000304" [label="(Call,dev_name(&pdev->dev))"];
"1000367" [label="(Block,)"];
"1000402" [label="(Call,&gpio_dev->gc)"];
"1000384" [label="(Literal,0)"];
"1000376" [label="(Identifier,ret)"];
"1000113" [label="(Call,&pdev->dev)"];
"1000357" [label="(Call,dev_name(&pdev->dev))"];
"1000134" [label="(Identifier,pdev)"];
"1000428" [label="(Identifier,ret)"];
"1000385" [label="(Identifier,handle_simple_irq)"];
"1000386" [label="(Identifier,IRQ_TYPE_NONE)"];
"1000423" [label="(Call,&gpio_dev->gc)"];
"1000309" [label="(Call,gpio_dev->pctrl = devm_pinctrl_register(&pdev->dev, &amd_pinctrl_desc,\n\t\t\t\t\t\tgpio_dev))"];
"1000144" [label="(Identifier,pdev)"];
"1000150" [label="(Call,gpio_dev->base = devm_ioremap_nocache(&pdev->dev, res->start,\n\t\t\t\t\t\tresource_size(res)))"];
"1000389" [label="(Block,)"];
"1000305" [label="(Call,&pdev->dev)"];
"1000364" [label="(Identifier,TOTAL_NUMBER_OF_PINS)"];
"1000340" [label="(Call,gpiochip_add_data(&gpio_dev->gc, gpio_dev))"];
"1000373" [label="(Literal,\"Failed to add pin range\n\")"];
"1000112" [label="(Call,devm_kzalloc(&pdev->dev,\n\t\t\t\tsizeof(struct amd_gpio), GFP_KERNEL))"];
"1000182" [label="(Call,dev_err(&pdev->dev, \"Failed to get gpio IRQ.\n\"))"];
"1000391" [label="(Call,&pdev->dev)"];
"1000131" [label="(Call,res = platform_get_resource(pdev, IORESOURCE_MEM, 0))"];
"1000429" [label="(MethodReturn,static int)"];
"1000132" [label="(Identifier,res)"];
"1000363" [label="(Literal,0)"];
"1000397" [label="(Identifier,ret)"];
"1000368" [label="(Call,dev_err(&pdev->dev, \"Failed to add pin range\n\"))"];
"1000111" [label="(Identifier,gpio_dev)"];
"1000369" [label="(Call,&pdev->dev)"];
"1000135" [label="(Identifier,IORESOURCE_MEM)"];
"1000102" [label="(Block,)"];
"1000121" [label="(Call,!gpio_dev)"];
"1000101" [label="(MethodParameterIn,struct platform_device *pdev)"];
"1000119" [label="(Identifier,GFP_KERNEL)"];
"1000396" [label="(Call,ret = -ENODEV)"];
"1000374" [label="(ControlStructure,goto out2;)"];
"1000410" [label="(Call,platform_set_drvdata(pdev, gpio_dev))"];
"1000125" [label="(Identifier,ENOMEM)"];
"1000388" [label="(Identifier,ret)"];
"1000358" [label="(Call,&pdev->dev)"];
"1000395" [label="(Literal,\"could not add irqchip\n\")"];
"1000163" [label="(Identifier,res)"];
"1000313" [label="(Call,devm_pinctrl_register(&pdev->dev, &amd_pinctrl_desc,\n\t\t\t\t\t\tgpio_dev))"];
"1000418" [label="(Literal,\"amd gpio driver loaded\n\")"];
"1000136" [label="(Literal,0)"];
"1000191" [label="(Call,gpio_dev->pdev = pdev)"];
"1000350" [label="(Call,ret = gpiochip_add_pin_range(&gpio_dev->gc, dev_name(&pdev->dev),\n \t\t\t\t0, 0, TOTAL_NUMBER_OF_PINS))"];
"1000378" [label="(Call,&gpio_dev->gc)"];
"1000155" [label="(Call,&pdev->dev)"];
"1000133" [label="(Call,platform_get_resource(pdev, IORESOURCE_MEM, 0))"];
"1000366" [label="(Identifier,ret)"];
"1000420" [label="(Identifier,ret)"];
"1000411" [label="(Identifier,pdev)"];
"1000110" [label="(Call,gpio_dev = devm_kzalloc(&pdev->dev,\n\t\t\t\tsizeof(struct amd_gpio), GFP_KERNEL))"];
"1000357" -> "1000352"  [label="AST: "];
"1000357" -> "1000358"  [label="CFG: "];
"1000358" -> "1000357"  [label="AST: "];
"1000362" -> "1000357"  [label="CFG: "];
"1000357" -> "1000352"  [label="DDG: "];
"1000313" -> "1000357"  [label="DDG: "];
"1000357" -> "1000368"  [label="DDG: "];
"1000357" -> "1000390"  [label="DDG: "];
"1000357" -> "1000413"  [label="DDG: "];
"1000313" -> "1000309"  [label="AST: "];
"1000313" -> "1000320"  [label="CFG: "];
"1000314" -> "1000313"  [label="AST: "];
"1000318" -> "1000313"  [label="AST: "];
"1000320" -> "1000313"  [label="AST: "];
"1000309" -> "1000313"  [label="CFG: "];
"1000313" -> "1000429"  [label="DDG: "];
"1000313" -> "1000429"  [label="DDG: "];
"1000313" -> "1000429"  [label="DDG: "];
"1000313" -> "1000309"  [label="DDG: "];
"1000313" -> "1000309"  [label="DDG: "];
"1000313" -> "1000309"  [label="DDG: "];
"1000304" -> "1000313"  [label="DDG: "];
"1000121" -> "1000313"  [label="DDG: "];
"1000313" -> "1000327"  [label="DDG: "];
"1000313" -> "1000340"  [label="DDG: "];
"1000304" -> "1000300"  [label="AST: "];
"1000304" -> "1000305"  [label="CFG: "];
"1000305" -> "1000304"  [label="AST: "];
"1000300" -> "1000304"  [label="CFG: "];
"1000304" -> "1000300"  [label="DDG: "];
"1000154" -> "1000304"  [label="DDG: "];
"1000154" -> "1000150"  [label="AST: "];
"1000154" -> "1000162"  [label="CFG: "];
"1000155" -> "1000154"  [label="AST: "];
"1000159" -> "1000154"  [label="AST: "];
"1000162" -> "1000154"  [label="AST: "];
"1000150" -> "1000154"  [label="CFG: "];
"1000154" -> "1000429"  [label="DDG: "];
"1000154" -> "1000429"  [label="DDG: "];
"1000154" -> "1000429"  [label="DDG: "];
"1000154" -> "1000150"  [label="DDG: "];
"1000154" -> "1000150"  [label="DDG: "];
"1000154" -> "1000150"  [label="DDG: "];
"1000112" -> "1000154"  [label="DDG: "];
"1000162" -> "1000154"  [label="DDG: "];
"1000154" -> "1000182"  [label="DDG: "];
"1000154" -> "1000261"  [label="DDG: "];
"1000112" -> "1000110"  [label="AST: "];
"1000112" -> "1000119"  [label="CFG: "];
"1000113" -> "1000112"  [label="AST: "];
"1000117" -> "1000112"  [label="AST: "];
"1000119" -> "1000112"  [label="AST: "];
"1000110" -> "1000112"  [label="CFG: "];
"1000112" -> "1000429"  [label="DDG: "];
"1000112" -> "1000429"  [label="DDG: "];
"1000112" -> "1000110"  [label="DDG: "];
"1000112" -> "1000110"  [label="DDG: "];
"1000112" -> "1000141"  [label="DDG: "];
"1000162" -> "1000163"  [label="CFG: "];
"1000163" -> "1000162"  [label="AST: "];
"1000162" -> "1000429"  [label="DDG: "];
"1000138" -> "1000162"  [label="DDG: "];
"1000138" -> "1000137"  [label="AST: "];
"1000138" -> "1000139"  [label="CFG: "];
"1000139" -> "1000138"  [label="AST: "];
"1000144" -> "1000138"  [label="CFG: "];
"1000152" -> "1000138"  [label="CFG: "];
"1000138" -> "1000429"  [label="DDG: "];
"1000138" -> "1000429"  [label="DDG: "];
"1000131" -> "1000138"  [label="DDG: "];
"1000131" -> "1000102"  [label="AST: "];
"1000131" -> "1000133"  [label="CFG: "];
"1000132" -> "1000131"  [label="AST: "];
"1000133" -> "1000131"  [label="AST: "];
"1000139" -> "1000131"  [label="CFG: "];
"1000131" -> "1000429"  [label="DDG: "];
"1000133" -> "1000131"  [label="DDG: "];
"1000133" -> "1000131"  [label="DDG: "];
"1000133" -> "1000131"  [label="DDG: "];
"1000133" -> "1000136"  [label="CFG: "];
"1000134" -> "1000133"  [label="AST: "];
"1000135" -> "1000133"  [label="AST: "];
"1000136" -> "1000133"  [label="AST: "];
"1000133" -> "1000429"  [label="DDG: "];
"1000133" -> "1000429"  [label="DDG: "];
"1000101" -> "1000133"  [label="DDG: "];
"1000133" -> "1000174"  [label="DDG: "];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000429"  [label="DDG: "];
"1000101" -> "1000174"  [label="DDG: "];
"1000101" -> "1000191"  [label="DDG: "];
"1000101" -> "1000410"  [label="DDG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000121" -> "1000122"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000125" -> "1000121"  [label="CFG: "];
"1000129" -> "1000121"  [label="CFG: "];
"1000121" -> "1000429"  [label="DDG: "];
"1000121" -> "1000429"  [label="DDG: "];
"1000110" -> "1000121"  [label="DDG: "];
"1000110" -> "1000102"  [label="AST: "];
"1000111" -> "1000110"  [label="AST: "];
"1000122" -> "1000110"  [label="CFG: "];
"1000110" -> "1000429"  [label="DDG: "];
"1000352" -> "1000350"  [label="AST: "];
"1000352" -> "1000364"  [label="CFG: "];
"1000353" -> "1000352"  [label="AST: "];
"1000362" -> "1000352"  [label="AST: "];
"1000363" -> "1000352"  [label="AST: "];
"1000364" -> "1000352"  [label="AST: "];
"1000350" -> "1000352"  [label="CFG: "];
"1000352" -> "1000429"  [label="DDG: "];
"1000352" -> "1000429"  [label="DDG: "];
"1000352" -> "1000350"  [label="DDG: "];
"1000352" -> "1000350"  [label="DDG: "];
"1000352" -> "1000350"  [label="DDG: "];
"1000352" -> "1000350"  [label="DDG: "];
"1000340" -> "1000352"  [label="DDG: "];
"1000352" -> "1000377"  [label="DDG: "];
"1000352" -> "1000422"  [label="DDG: "];
"1000350" -> "1000102"  [label="AST: "];
"1000351" -> "1000350"  [label="AST: "];
"1000366" -> "1000350"  [label="CFG: "];
"1000350" -> "1000429"  [label="DDG: "];
"1000350" -> "1000429"  [label="DDG: "];
"1000350" -> "1000427"  [label="DDG: "];
"1000427" -> "1000102"  [label="AST: "];
"1000427" -> "1000428"  [label="CFG: "];
"1000428" -> "1000427"  [label="AST: "];
"1000429" -> "1000427"  [label="CFG: "];
"1000427" -> "1000429"  [label="DDG: "];
"1000428" -> "1000427"  [label="DDG: "];
"1000396" -> "1000427"  [label="DDG: "];
"1000377" -> "1000375"  [label="AST: "];
"1000377" -> "1000386"  [label="CFG: "];
"1000378" -> "1000377"  [label="AST: "];
"1000382" -> "1000377"  [label="AST: "];
"1000384" -> "1000377"  [label="AST: "];
"1000385" -> "1000377"  [label="AST: "];
"1000386" -> "1000377"  [label="AST: "];
"1000375" -> "1000377"  [label="CFG: "];
"1000377" -> "1000429"  [label="DDG: "];
"1000377" -> "1000429"  [label="DDG: "];
"1000377" -> "1000429"  [label="DDG: "];
"1000377" -> "1000375"  [label="DDG: "];
"1000377" -> "1000375"  [label="DDG: "];
"1000377" -> "1000375"  [label="DDG: "];
"1000377" -> "1000375"  [label="DDG: "];
"1000377" -> "1000375"  [label="DDG: "];
"1000377" -> "1000401"  [label="DDG: "];
"1000377" -> "1000401"  [label="DDG: "];
"1000377" -> "1000422"  [label="DDG: "];
"1000375" -> "1000102"  [label="AST: "];
"1000376" -> "1000375"  [label="AST: "];
"1000388" -> "1000375"  [label="CFG: "];
"1000375" -> "1000429"  [label="DDG: "];
"1000375" -> "1000429"  [label="DDG: "];
"1000375" -> "1000419"  [label="DDG: "];
"1000419" -> "1000102"  [label="AST: "];
"1000419" -> "1000420"  [label="CFG: "];
"1000420" -> "1000419"  [label="AST: "];
"1000429" -> "1000419"  [label="CFG: "];
"1000419" -> "1000429"  [label="DDG: "];
"1000420" -> "1000419"  [label="DDG: "];
"1000401" -> "1000102"  [label="AST: "];
"1000401" -> "1000409"  [label="CFG: "];
"1000402" -> "1000401"  [label="AST: "];
"1000406" -> "1000401"  [label="AST: "];
"1000408" -> "1000401"  [label="AST: "];
"1000409" -> "1000401"  [label="AST: "];
"1000411" -> "1000401"  [label="CFG: "];
"1000401" -> "1000429"  [label="DDG: "];
"1000401" -> "1000429"  [label="DDG: "];
"1000401" -> "1000429"  [label="DDG: "];
"1000401" -> "1000429"  [label="DDG: "];
"1000401" -> "1000429"  [label="DDG: "];
"1000178" -> "1000401"  [label="DDG: "];
"1000422" -> "1000102"  [label="AST: "];
"1000422" -> "1000423"  [label="CFG: "];
"1000423" -> "1000422"  [label="AST: "];
"1000428" -> "1000422"  [label="CFG: "];
"1000422" -> "1000429"  [label="DDG: "];
"1000422" -> "1000429"  [label="DDG: "];
"1000368" -> "1000367"  [label="AST: "];
"1000368" -> "1000373"  [label="CFG: "];
"1000369" -> "1000368"  [label="AST: "];
"1000373" -> "1000368"  [label="AST: "];
"1000374" -> "1000368"  [label="CFG: "];
"1000368" -> "1000429"  [label="DDG: "];
"1000368" -> "1000429"  [label="DDG: "];
"1000390" -> "1000389"  [label="AST: "];
"1000390" -> "1000395"  [label="CFG: "];
"1000391" -> "1000390"  [label="AST: "];
"1000395" -> "1000390"  [label="AST: "];
"1000397" -> "1000390"  [label="CFG: "];
"1000390" -> "1000429"  [label="DDG: "];
"1000390" -> "1000429"  [label="DDG: "];
"1000413" -> "1000102"  [label="AST: "];
"1000413" -> "1000418"  [label="CFG: "];
"1000414" -> "1000413"  [label="AST: "];
"1000418" -> "1000413"  [label="AST: "];
"1000420" -> "1000413"  [label="CFG: "];
"1000413" -> "1000429"  [label="DDG: "];
"1000413" -> "1000429"  [label="DDG: "];
}
