// Seed: 1637358156
module module_0 ();
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1
    , id_4,
    output tri1 id_2
);
  wire id_5 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always begin : LABEL_0
    id_16 = id_16;
  end
  id_17(
      ~1
  );
  module_0 modCall_1 ();
endmodule
