/*******************************************************************************
* FILENAME: cyfitter_cfg.c
* PSoC Creator 2.2 Component Pack 6
*
* Description:
* This file is automatically generated by PSoC Creator with device 
* initialization code.  Except for the user defined sections in
* CyClockStartupError(), this file should not be modified.
*
********************************************************************************
* Copyright 2013, Cypress Semiconductor Corporation.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#include <string.h>
#include <cytypes.h>
#include <cydevice_trm.h>
#include <cyfitter.h>
#include <CyLib.h>
#include <cyfitter_cfg.h>

/* Clock startup error codes                                                   */
#define CYCLOCKSTART_NO_ERROR    0u
#define CYCLOCKSTART_XTAL_ERROR  1u
#define CYCLOCKSTART_32KHZ_ERROR 2u
#define CYCLOCKSTART_PLL_ERROR   3u

#ifdef CY_NEED_CYCLOCKSTARTUPERROR
/*******************************************************************************
* Function Name: CyClockStartupError
********************************************************************************
* Summary:
*  If an error is encountered during clock configuration (crystal startup error,
*  PLL lock error, etc.), the system will end up here.  Unless reimplemented by
*  the customer, this function will stop in an infinite loop.
*
* Parameters:
*   void
*
* Return:
*   void
*
*******************************************************************************/
#if defined(__GNUC__) || defined(__ARMCC_VERSION)
__attribute__ ((unused))
#endif
static void CyClockStartupError(uint8 errorCode);
#if defined(__GNUC__) || defined(__ARMCC_VERSION)
__attribute__ ((unused))
#endif
static void CyClockStartupError(uint8 errorCode)
{
    /* To remove the compiler warning if errorCode not used.                */
    errorCode = errorCode;

    /* `#START CyClockStartupError` */

    /* If we have a clock startup error (bad MHz crystal, PLL lock, etc.),  */
    /* we will end up here to allow the customer to implement something to  */
    /* deal with the clock condition.                                       */

    /* `#END` */

    /* If nothing else, stop here since the clocks have not started         */
    /* correctly.                                                           */
    while(1) {}
}
#endif


#if defined(__GNUC__) || defined(__ARMCC_VERSION)
	#define CYPACKED __attribute__ ((packed))
	#define CYALIGNED __attribute__ ((aligned))
	
	#if defined(__ARMCC_VERSION)
		#define CY_CFG_MEMORY_BARRIER() __memory_changed()
	#else
		#define CY_CFG_MEMORY_BARRIER() __sync_synchronize()
	#endif
	

	__attribute__ ((unused))
	static void CYMEMZERO(void *s, size_t n);
	__attribute__ ((unused))
	static void CYMEMZERO(void *s, size_t n)
	{
		(void)memset(s, 0, n);
	}
	__attribute__ ((unused))
	static void CYCONFIGCPY(void *dest, const void *src, size_t n);
	__attribute__ ((unused))
	static void CYCONFIGCPY(void *dest, const void *src, size_t n)
	{
		(void)memcpy(dest, src, n);
	}
	__attribute__ ((unused))
	static void CYCONFIGCPYCODE(void *dest, const void *src, size_t n);
	__attribute__ ((unused))
	static void CYCONFIGCPYCODE(void *dest, const void *src, size_t n)
	{
		(void)memcpy(dest, src, n);
	}
#else
	#error Unsupported toolchain
#endif

#define CY_CFG_BASE_ADDR_COUNT 36u
typedef struct
{
	uint8 offset;
	uint8 value;
} CYPACKED cy_cfg_addrvalue_t;



/*******************************************************************************
* Function Name: cfg_write_bytes32
********************************************************************************
* Summary:
*  This function is used for setting up the chip configuration areas that
*  contain relatively sparse data.
*
* Parameters:
*   void
*
* Return:
*   void
*
*******************************************************************************/
static void cfg_write_bytes32(const uint32 addr_table[], const cy_cfg_addrvalue_t data_table[]);
static void cfg_write_bytes32(const uint32 addr_table[], const cy_cfg_addrvalue_t data_table[])
{
	/* For 32-bit little-endian architectures */
	uint32 i, j = 0u;
	for (i = 0u; i < CY_CFG_BASE_ADDR_COUNT; i++)
	{
		uint32 baseAddr = addr_table[i];
		uint8 count = (uint8)baseAddr;
		baseAddr &= 0xFFFFFF00u;
		while (count != 0u)
		{
			CY_SET_XTND_REG8((void CYFAR *)(baseAddr + data_table[j].offset), data_table[j].value);
			j++;
			count--;
		}
	}
}

/*******************************************************************************
* Function Name: ClockSetup
********************************************************************************
*
* Summary:
*  Performs the initialization of all of the clocks in the device based on the
*  settings in the Clock tab of the DWR.  This includes enabling the requested
*  clocks and setting the necessary dividers to produce the desired frequency. 
*
* Parameters:
*  void
*
* Return:
*  void
*
*******************************************************************************/
static void ClockSetup(void);
static void ClockSetup(void)
{
	/* CYDEV_CLKDIST_ACFG0_CFG0 Address: CYREG_CLKDIST_ACFG0_CFG0 Size (bytes): 4 */
	static const uint8 CYCODE BS_CYDEV_CLKDIST_ACFG0_CFG0_VAL[] = {
		0xC7u, 0x00u, 0x18u, 0x01u};

	uint32 timeout;
	uint8 pllLock;


	/* Configure Digital Clocks based on settings from Clock DWR */
	CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG0_CFG0), 0x0003u);
	CY_SET_XTND_REG8((void CYFAR *)(CYREG_CLKDIST_DCFG0_CFG0 + 0x2u), 0x18u);
	CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG1_CFG0), 0x0137u);
	CY_SET_XTND_REG8((void CYFAR *)(CYREG_CLKDIST_DCFG1_CFG0 + 0x2u), 0x19u);
	CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG2_CFG0), 0x0031u);
	CY_SET_XTND_REG8((void CYFAR *)(CYREG_CLKDIST_DCFG2_CFG0 + 0x2u), 0x18u);
	CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG3_CFG0), 0x01DFu);
	CY_SET_XTND_REG8((void CYFAR *)(CYREG_CLKDIST_DCFG3_CFG0 + 0x2u), 0x19u);

	/* Configure Analog Clocks based on settings from Clock DWR */
	CYCONFIGCPYCODE((void CYFAR *)(CYREG_CLKDIST_ACFG0_CFG0), (const void CYCODE *)(BS_CYDEV_CLKDIST_ACFG0_CFG0_VAL), 4u);

	/* Configure ILO based on settings from Clock DWR */
	CY_SET_XTND_REG8((void CYFAR *)(CYREG_SLOWCLK_ILO_CR0), 0x06u);

	/* Configure IMO based on settings from Clock DWR */
	CY_SET_XTND_REG8((void CYFAR *)(CYREG_FASTCLK_IMO_CR), 0x52u);
	CY_SET_XTND_REG8((void CYFAR *)(CYREG_IMO_TR1), (CY_GET_XTND_REG8((void CYFAR *)CYREG_FLSHID_CUST_TABLES_IMO_USB)));

	/* Configure PLL based on settings from Clock DWR */
	CY_SET_XTND_REG16((void CYFAR *)(CYREG_FASTCLK_PLL_P), 0x0818u);
	CY_SET_XTND_REG16((void CYFAR *)(CYREG_FASTCLK_PLL_CFG0), 0x1051u);
	/* Wait up to 250us for the PLL to lock */
	pllLock = 0u;
	for (timeout = 250u / 10u; (timeout > 0u) && (pllLock != 0x03u); timeout--) { 
		pllLock = 0x03u & ((uint8)((uint8)pllLock << 1) | ((CY_GET_XTND_REG8((void CYFAR *)CYREG_FASTCLK_PLL_SR) & 0x01u) >> 0));
		CyDelayCycles(10u * 48u); /* Delay 10us based on 48MHz clock */
	}

	/* Configure Bus/Master Clock based on settings from Clock DWR */
	CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_MSTR0), 0x0100u);
	CY_SET_XTND_REG8((void CYFAR *)(CYREG_CLKDIST_MSTR0), 0x07u);
	CY_SET_XTND_REG8((void CYFAR *)(CYREG_CLKDIST_BCFG0), 0x00u);
	CY_SET_XTND_REG8((void CYFAR *)(CYREG_CLKDIST_BCFG2), 0x48u);
	CY_SET_XTND_REG8((void CYFAR *)(CYREG_CLKDIST_MSTR0), 0x00u);

	/* Configure USB Clock based on settings from Clock DWR */
	CY_SET_XTND_REG8((void CYFAR *)(CYREG_CLKDIST_UCFG), 0x00u);
	CY_SET_XTND_REG8((void CYFAR *)(CYREG_CLKDIST_LD), 0x02u);
	CY_SET_XTND_REG8((void CYFAR *)(CYREG_CLKDIST_DLY1), 0x04u);

	CY_SET_XTND_REG8((void CYFAR *)(CYREG_PM_ACT_CFG2), ((CY_GET_XTND_REG8((void CYFAR *)CYREG_PM_ACT_CFG2) | 0x0Fu)));
	CY_SET_XTND_REG8((void CYFAR *)(CYREG_PM_ACT_CFG1), ((CY_GET_XTND_REG8((void CYFAR *)CYREG_PM_ACT_CFG1) | 0x01u)));
	CY_SET_XTND_REG8((void CYFAR *)(CYREG_PM_ACT_CFG0), ((CY_GET_XTND_REG8((void CYFAR *)CYREG_PM_ACT_CFG0) | 0x80u)));
}


/* Analog API Functions */


/*******************************************************************************
* Function Name: AnalogSetDefault
********************************************************************************
*
* Summary:
*  Sets up the analog portions of the chip to default values based on chip
*  configuration options from the project.
*
* Parameters:
*  void
*
* Return:
*  void
*
*******************************************************************************/
static void AnalogSetDefault(void);
static void AnalogSetDefault(void)
{
	uint8 bg_xover_inl_trim = CY_GET_XTND_REG8((void CYFAR *)(CYREG_FLSHID_MFG_CFG_BG_XOVER_INL_TRIM + 1u));
	CY_SET_XTND_REG8((void CYFAR *)CYREG_BG_DFT0, bg_xover_inl_trim & 0x07u);
	CY_SET_XTND_REG8((void CYFAR *)CYREG_BG_DFT1, ((uint8)((uint8)bg_xover_inl_trim >> 4)) & 0x0Fu);
	CY_SET_XTND_REG8((void CYFAR *)CYREG_CMP2_SW3, 0x20u);
	CY_SET_XTND_REG8((void CYFAR *)CYREG_DSM0_SW0, 0x08u);
	CY_SET_XTND_REG8((void CYFAR *)CYREG_CMP2_CR, 0x02u);
	CY_SET_XTND_REG8((void CYFAR *)CYREG_PM_ACT_CFG7, 0x04u);
	CY_SET_XTND_REG8((void CYFAR *)CYREG_PUMP_CR0, 0x44u);
}


/*******************************************************************************
* Function Name: SetAnalogRoutingPumps
********************************************************************************
*
* Summary:
* Enables or disables the analog pumps feeding analog routing switches.
* Intended to be called at startup, based on the Vdda system configuration;
* may be called during operation when the user informs us that the Vdda voltage
* crossed the pump threshold.
*
* Parameters:
*  enabled - 1 to enable the pumps, 0 to disable the pumps
*
* Return:
*  void
*
*******************************************************************************/
void SetAnalogRoutingPumps(uint8 enabled)
{
	uint8 regValue = CY_GET_XTND_REG8((void CYFAR *)CYREG_PUMP_CR0);
	if (enabled != 0u)
	{
		regValue |= 0x22u;
	}
	else
	{
		regValue &= (uint8)~0x22u;
	}
	CY_SET_XTND_REG8((void CYFAR *)CYREG_PUMP_CR0, regValue);
}

#define CY_AMUX_UNUSED CYREG_BOOST_SR
/* This is an implementation detail of the AMux. Code that depends on it may be
   incompatible with other versions of PSoC Creator. */
uint8 CYXDATA * const CYCODE AMux__addrTable[4] = {
	(uint8 CYXDATA *)CYREG_CMP2_SW4, (uint8 CYXDATA *)CY_AMUX_UNUSED, 
	(uint8 CYXDATA *)CYREG_PRT1_AG, (uint8 CYXDATA *)CYREG_BUS_SW0, 
};

/* This is an implementation detail of the AMux. Code that depends on it may be
   incompatible with other versions of PSoC Creator. */
const uint8 CYCODE AMux__maskTable[4] = {
	0x08u, 0x00u, 
	0x80u, 0x08u, 
};

/*******************************************************************************
* Function Name: AMux_Set
********************************************************************************
* Summary:
*  This function is used to set a particular channel as active on the AMux.
*
* Parameters:  
*   channel - The mux channel input to set as active
*
* Return:
*   void
*
*******************************************************************************/
void AMux_Set(uint8 channel)
{
	if (channel < 2)
	{
		channel += channel;
		*AMux__addrTable[channel] |= AMux__maskTable[channel];
		channel++;
		*AMux__addrTable[channel] |= AMux__maskTable[channel];
	}
}

/*******************************************************************************
* Function Name: AMux_Unset
********************************************************************************
* Summary:
*  This function is used to clear a particular channel from being active on the
*  AMux.
*
* Parameters:  
*   channel - The mux channel input to mark inactive
*
* Return:
*   void
*
*******************************************************************************/
void AMux_Unset(uint8 channel)
{
	if (channel < 2)
	{
		channel += channel;
		*AMux__addrTable[channel] &= (uint8)~AMux__maskTable[channel];
		channel++;
		*AMux__addrTable[channel] &= (uint8)~AMux__maskTable[channel];
	}
}

/* This is an implementation detail of the AMux. Code that depends on it may be
   incompatible with other versions of PSoC Creator. */
uint8 CYXDATA * const CYCODE ADC_Voltage_Target_AMux__addrTable[2] = {
	(uint8 CYXDATA *)CYREG_DSM0_SW3, 
	(uint8 CYXDATA *)CYREG_DSM0_SW3, 
};

/* This is an implementation detail of the AMux. Code that depends on it may be
   incompatible with other versions of PSoC Creator. */
const uint8 CYCODE ADC_Voltage_Target_AMux__maskTable[2] = {
	0x40u, 
	0x40u, 
};

/*******************************************************************************
* Function Name: ADC_Voltage_Target_AMux_Set
********************************************************************************
* Summary:
*  This function is used to set a particular channel as active on the AMux.
*
* Parameters:  
*   channel - The mux channel input to set as active
*
* Return:
*   void
*
*******************************************************************************/
void ADC_Voltage_Target_AMux_Set(uint8 channel)
{
	if (channel < 2)
	{
		*ADC_Voltage_Target_AMux__addrTable[channel] |= ADC_Voltage_Target_AMux__maskTable[channel];
	}
}

/*******************************************************************************
* Function Name: ADC_Voltage_Target_AMux_Unset
********************************************************************************
* Summary:
*  This function is used to clear a particular channel from being active on the
*  AMux.
*
* Parameters:  
*   channel - The mux channel input to mark inactive
*
* Return:
*   void
*
*******************************************************************************/
void ADC_Voltage_Target_AMux_Unset(uint8 channel)
{
	if (channel < 2)
	{
		*ADC_Voltage_Target_AMux__addrTable[channel] &= (uint8)~ADC_Voltage_Target_AMux__maskTable[channel];
	}
}



/*******************************************************************************
* Function Name: cyfitter_cfg
********************************************************************************
* Summary:
*  This function is called by the start-up code for the selected device. It
*  performs all of the necessary device configuration based on the design
*  settings.  This includes settings from the Design Wide Resources (DWR) such
*  as Clocks and Pins as well as any component configuration that is necessary.
*
* Parameters:  
*   void
*
* Return:
*   void
*
*******************************************************************************/

void cyfitter_cfg(void)
{
	/* IOPINS0_0 Address: CYREG_PRT0_DM0 Size (bytes): 8 */
	static const uint8 CYCODE BS_IOPINS0_0_VAL[] = {
		0xF0u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u};

	/* IOPINS0_7 Address: CYREG_PRT12_DR Size (bytes): 10 */
	static const uint8 CYCODE BS_IOPINS0_7_VAL[] = {
		0x0Cu, 0x00u, 0x4Cu, 0x80u, 0x83u, 0x00u, 0x83u, 0x00u, 0x00u, 0x00u};

	/* IOPINS0_8 Address: CYREG_PRT15_DR Size (bytes): 10 */
	static const uint8 CYCODE BS_IOPINS0_8_VAL[] = {
		0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0xC0u, 0x00u};

	/* IOPINS0_1 Address: CYREG_PRT1_DM0 Size (bytes): 8 */
	static const uint8 CYCODE BS_IOPINS0_1_VAL[] = {
		0x40u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x80u, 0x00u};

	/* IOPINS0_2 Address: CYREG_PRT2_DR Size (bytes): 10 */
	static const uint8 CYCODE BS_IOPINS0_2_VAL[] = {
		0x10u, 0x00u, 0x13u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u};

	/* IOPINS0_3 Address: CYREG_PRT3_DM0 Size (bytes): 8 */
	static const uint8 CYCODE BS_IOPINS0_3_VAL[] = {
		0x0Cu, 0x02u, 0x02u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u};

#ifdef CYGlobalIntDisable
	/* Disable interrupts by default. Let user enable if/when they want. */
	CYGlobalIntDisable
#endif


	/* Set Flash Cycles based on max possible frequency in case a glitch occurs during ClockSetup(). */
	CY_SET_XTND_REG8((void CYFAR *)(CYREG_CACHE_CC_CTL), (((CYDEV_INSTRUCT_CACHE_ENABLED) != 0) ? 0x01u : 0x00u));
	/* Setup clocks based on selections from Clock DWR */
	ClockSetup();
	{
		static const uint32 CYCODE cy_cfg_addr_table[] = {
			0x40004501u, /* Base address: 0x40004500 Count: 1 */
			0x40004F02u, /* Base address: 0x40004F00 Count: 2 */
			0x40005207u, /* Base address: 0x40005200 Count: 7 */
			0x40006404u, /* Base address: 0x40006400 Count: 4 */
			0x40006502u, /* Base address: 0x40006500 Count: 2 */
			0x4001005Cu, /* Base address: 0x40010000 Count: 92 */
			0x40010135u, /* Base address: 0x40010100 Count: 53 */
			0x4001025Fu, /* Base address: 0x40010200 Count: 95 */
			0x40010359u, /* Base address: 0x40010300 Count: 89 */
			0x40010455u, /* Base address: 0x40010400 Count: 85 */
			0x40010551u, /* Base address: 0x40010500 Count: 81 */
			0x40010661u, /* Base address: 0x40010600 Count: 97 */
			0x40010759u, /* Base address: 0x40010700 Count: 89 */
			0x40010854u, /* Base address: 0x40010800 Count: 84 */
			0x40010941u, /* Base address: 0x40010900 Count: 65 */
			0x40010B0Au, /* Base address: 0x40010B00 Count: 10 */
			0x40010D07u, /* Base address: 0x40010D00 Count: 7 */
			0x40011506u, /* Base address: 0x40011500 Count: 6 */
			0x40011655u, /* Base address: 0x40011600 Count: 85 */
			0x40011752u, /* Base address: 0x40011700 Count: 82 */
			0x4001190Eu, /* Base address: 0x40011900 Count: 14 */
			0x40011B03u, /* Base address: 0x40011B00 Count: 3 */
			0x40014006u, /* Base address: 0x40014000 Count: 6 */
			0x40014110u, /* Base address: 0x40014100 Count: 16 */
			0x4001420Du, /* Base address: 0x40014200 Count: 13 */
			0x4001430Bu, /* Base address: 0x40014300 Count: 11 */
			0x40014402u, /* Base address: 0x40014400 Count: 2 */
			0x40014504u, /* Base address: 0x40014500 Count: 4 */
			0x40014608u, /* Base address: 0x40014600 Count: 8 */
			0x40014710u, /* Base address: 0x40014700 Count: 16 */
			0x4001480Cu, /* Base address: 0x40014800 Count: 12 */
			0x4001490Au, /* Base address: 0x40014900 Count: 10 */
			0x40014C07u, /* Base address: 0x40014C00 Count: 7 */
			0x40014D07u, /* Base address: 0x40014D00 Count: 7 */
			0x40015009u, /* Base address: 0x40015000 Count: 9 */
			0x40015103u, /* Base address: 0x40015100 Count: 3 */
		};

		static const cy_cfg_addrvalue_t CYCODE cy_cfg_data_table[] = {
			{0x7Eu, 0x02u},
			{0x01u, 0x30u},
			{0x0Au, 0x36u},
			{0x04u, 0xF0u},
			{0x0Cu, 0x40u},
			{0x14u, 0x13u},
			{0x1Cu, 0x0Cu},
			{0x60u, 0x82u},
			{0x61u, 0x81u},
			{0x7Cu, 0x40u},
			{0x29u, 0x0Fu},
			{0x39u, 0x08u},
			{0x82u, 0x0Fu},
			{0x84u, 0x38u},
			{0x26u, 0x04u},
			{0x87u, 0x72u},
			{0x00u, 0x14u},
			{0x02u, 0x49u},
			{0x03u, 0x08u},
			{0x05u, 0x3Du},
			{0x07u, 0xC2u},
			{0x08u, 0x1Fu},
			{0x09u, 0x40u},
			{0x0Bu, 0x1Du},
			{0x0Cu, 0x01u},
			{0x0Du, 0x92u},
			{0x0Eu, 0x26u},
			{0x0Fu, 0x60u},
			{0x11u, 0xE2u},
			{0x14u, 0x1Fu},
			{0x15u, 0x01u},
			{0x19u, 0x01u},
			{0x1Cu, 0x0Au},
			{0x1Eu, 0x51u},
			{0x1Fu, 0x02u},
			{0x21u, 0x0Du},
			{0x27u, 0xFFu},
			{0x29u, 0x5Du},
			{0x2Bu, 0xA2u},
			{0x2Du, 0x04u},
			{0x2Fu, 0xE0u},
			{0x30u, 0x07u},
			{0x34u, 0x60u},
			{0x36u, 0x18u},
			{0x37u, 0xFFu},
			{0x3Eu, 0x10u},
			{0x3Fu, 0x40u},
			{0x40u, 0x35u},
			{0x41u, 0x06u},
			{0x42u, 0x04u},
			{0x44u, 0x02u},
			{0x46u, 0x0Cu},
			{0x47u, 0xE0u},
			{0x48u, 0x24u},
			{0x49u, 0xFFu},
			{0x4Au, 0xFFu},
			{0x4Bu, 0xFFu},
			{0x4Cu, 0x62u},
			{0x4Du, 0xA0u},
			{0x4Eu, 0xF0u},
			{0x4Fu, 0x41u},
			{0x50u, 0x0Cu},
			{0x52u, 0xF6u},
			{0x58u, 0x04u},
			{0x59u, 0x04u},
			{0x5Au, 0x04u},
			{0x5Bu, 0x04u},
			{0x5Cu, 0x01u},
			{0x5Du, 0x01u},
			{0x5Fu, 0x01u},
			{0x66u, 0x40u},
			{0x67u, 0x02u},
			{0x69u, 0x10u},
			{0x6Au, 0x30u},
			{0x6Bu, 0x10u},
			{0x6Du, 0x10u},
			{0x6Eu, 0x10u},
			{0x6Fu, 0x12u},
			{0x80u, 0x01u},
			{0x82u, 0x06u},
			{0x83u, 0x04u},
			{0x87u, 0x01u},
			{0x8Au, 0x13u},
			{0x90u, 0x08u},
			{0x93u, 0x02u},
			{0x94u, 0x12u},
			{0x96u, 0x01u},
			{0x97u, 0x03u},
			{0x9Au, 0x13u},
			{0x9Cu, 0x01u},
			{0x9Eu, 0x32u},
			{0xA2u, 0x08u},
			{0xA6u, 0x13u},
			{0xA7u, 0x01u},
			{0xABu, 0x01u},
			{0xACu, 0x09u},
			{0xAEu, 0x04u},
			{0xB0u, 0x07u},
			{0xB2u, 0x20u},
			{0xB3u, 0x07u},
			{0xB4u, 0x10u},
			{0xB6u, 0x08u},
			{0xBAu, 0x02u},
			{0xBBu, 0x08u},
			{0xBEu, 0x10u},
			{0xD8u, 0x04u},
			{0xD9u, 0x04u},
			{0xDFu, 0x01u},
			{0x00u, 0x21u},
			{0x03u, 0x02u},
			{0x04u, 0x10u},
			{0x05u, 0x01u},
			{0x0Au, 0x22u},
			{0x0Eu, 0x2Au},
			{0x0Fu, 0x80u},
			{0x14u, 0x21u},
			{0x15u, 0x01u},
			{0x18u, 0x04u},
			{0x1Au, 0x02u},
			{0x1Bu, 0x02u},
			{0x1Du, 0x21u},
			{0x1Eu, 0x21u},
			{0x20u, 0x02u},
			{0x24u, 0x20u},
			{0x25u, 0x04u},
			{0x26u, 0x08u},
			{0x28u, 0x02u},
			{0x29u, 0x20u},
			{0x2Au, 0x09u},
			{0x2Du, 0x25u},
			{0x2Eu, 0x01u},
			{0x30u, 0x89u},
			{0x31u, 0x12u},
			{0x34u, 0x01u},
			{0x36u, 0x08u},
			{0x38u, 0xA0u},
			{0x39u, 0x05u},
			{0x3Au, 0x04u},
			{0x3Cu, 0x02u},
			{0x3Eu, 0x08u},
			{0x40u, 0x04u},
			{0x41u, 0x04u},
			{0x42u, 0x40u},
			{0x44u, 0x10u},
			{0x47u, 0x04u},
			{0x48u, 0x04u},
			{0x4Au, 0x02u},
			{0x51u, 0x41u},
			{0x69u, 0x10u},
			{0x6Bu, 0x10u},
			{0x70u, 0x88u},
			{0x71u, 0x10u},
			{0x72u, 0x84u},
			{0xC0u, 0x5Bu},
			{0xC2u, 0xF5u},
			{0xC4u, 0xB0u},
			{0xCAu, 0x6Fu},
			{0xCCu, 0xCFu},
			{0xCEu, 0xCFu},
			{0xD0u, 0x07u},
			{0xD2u, 0x0Cu},
			{0x02u, 0x10u},
			{0x04u, 0x09u},
			{0x06u, 0x10u},
			{0x09u, 0x03u},
			{0x0Bu, 0x14u},
			{0x14u, 0x10u},
			{0x15u, 0x13u},
			{0x16u, 0x0Cu},
			{0x17u, 0x0Cu},
			{0x1Au, 0x03u},
			{0x1Bu, 0x1Eu},
			{0x1Cu, 0x14u},
			{0x25u, 0x20u},
			{0x28u, 0x0Cu},
			{0x29u, 0x13u},
			{0x2Au, 0x11u},
			{0x2Bu, 0x04u},
			{0x2Cu, 0x1Cu},
			{0x2Du, 0x09u},
			{0x2Eu, 0x02u},
			{0x2Fu, 0x10u},
			{0x31u, 0x10u},
			{0x33u, 0x0Fu},
			{0x34u, 0x1Fu},
			{0x35u, 0x20u},
			{0x37u, 0x20u},
			{0x3Bu, 0x08u},
			{0x3Fu, 0x41u},
			{0x40u, 0x64u},
			{0x41u, 0x02u},
			{0x45u, 0xE0u},
			{0x46u, 0xC0u},
			{0x47u, 0xB0u},
			{0x48u, 0x2Au},
			{0x49u, 0xFFu},
			{0x4Au, 0xFFu},
			{0x4Bu, 0xFFu},
			{0x4Eu, 0xF0u},
			{0x4Fu, 0x44u},
			{0x50u, 0x0Cu},
			{0x54u, 0x01u},
			{0x56u, 0x04u},
			{0x58u, 0x04u},
			{0x59u, 0x04u},
			{0x5Au, 0x04u},
			{0x5Bu, 0x04u},
			{0x5Cu, 0x11u},
			{0x5Du, 0x11u},
			{0x5Fu, 0x01u},
			{0x66u, 0xC0u},
			{0x6Au, 0x40u},
			{0x6Bu, 0x02u},
			{0x81u, 0x02u},
			{0x85u, 0x1Au},
			{0x87u, 0x60u},
			{0x88u, 0x33u},
			{0x89u, 0x4Du},
			{0x8Au, 0x0Cu},
			{0x8Bu, 0x92u},
			{0x8Cu, 0x2Au},
			{0x8Eu, 0x54u},
			{0x8Fu, 0x01u},
			{0x90u, 0xFFu},
			{0x91u, 0xFFu},
			{0x94u, 0x40u},
			{0x96u, 0x13u},
			{0x97u, 0x02u},
			{0x99u, 0x04u},
			{0x9Cu, 0x46u},
			{0x9Eu, 0xA9u},
			{0x9Fu, 0x04u},
			{0xA1u, 0xCCu},
			{0xA3u, 0x13u},
			{0xA4u, 0x80u},
			{0xA6u, 0x56u},
			{0xA7u, 0xB5u},
			{0xA8u, 0x0Eu},
			{0xA9u, 0xA9u},
			{0xAAu, 0x30u},
			{0xABu, 0x54u},
			{0xADu, 0xA5u},
			{0xAEu, 0x01u},
			{0xAFu, 0x4Au},
			{0xB0u, 0xFFu},
			{0xB6u, 0xFFu},
			{0xB7u, 0xFFu},
			{0xBBu, 0x20u},
			{0xBFu, 0x40u},
			{0xD6u, 0x08u},
			{0xD8u, 0x04u},
			{0xD9u, 0x04u},
			{0xDBu, 0x04u},
			{0xDCu, 0x10u},
			{0xDDu, 0x90u},
			{0xDFu, 0x01u},
			{0x01u, 0x20u},
			{0x03u, 0x01u},
			{0x04u, 0x08u},
			{0x06u, 0x40u},
			{0x09u, 0x06u},
			{0x0Au, 0x02u},
			{0x0Du, 0x28u},
			{0x0Fu, 0x0Au},
			{0x10u, 0x10u},
			{0x12u, 0x05u},
			{0x14u, 0x04u},
			{0x15u, 0x40u},
			{0x18u, 0x80u},
			{0x19u, 0x01u},
			{0x1Au, 0x02u},
			{0x1Du, 0x20u},
			{0x20u, 0x0Au},
			{0x23u, 0x04u},
			{0x24u, 0x48u},
			{0x25u, 0x08u},
			{0x26u, 0x28u},
			{0x27u, 0x22u},
			{0x28u, 0x11u},
			{0x29u, 0x21u},
			{0x2Au, 0x08u},
			{0x2Cu, 0x04u},
			{0x2Du, 0x44u},
			{0x2Fu, 0x05u},
			{0x30u, 0x88u},
			{0x31u, 0x12u},
			{0x34u, 0x03u},
			{0x36u, 0x28u},
			{0x37u, 0x01u},
			{0x38u, 0x20u},
			{0x39u, 0x01u},
			{0x3Au, 0x84u},
			{0x3Eu, 0x20u},
			{0x3Fu, 0x10u},
			{0x44u, 0x04u},
			{0x47u, 0x02u},
			{0x4Du, 0x02u},
			{0x4Eu, 0x08u},
			{0x56u, 0x20u},
			{0x57u, 0x01u},
			{0x58u, 0x40u},
			{0x5Cu, 0x40u},
			{0x5Du, 0x02u},
			{0x5Fu, 0x18u},
			{0x60u, 0x01u},
			{0x62u, 0x80u},
			{0x67u, 0x80u},
			{0x79u, 0x08u},
			{0x7Bu, 0x20u},
			{0x87u, 0x40u},
			{0x90u, 0x20u},
			{0x91u, 0x93u},
			{0x92u, 0x04u},
			{0x94u, 0x91u},
			{0x95u, 0x08u},
			{0x96u, 0x60u},
			{0x99u, 0x10u},
			{0x9Au, 0x80u},
			{0x9Bu, 0x14u},
			{0x9Cu, 0x22u},
			{0x9Du, 0x20u},
			{0x9Eu, 0x0Du},
			{0xA0u, 0x88u},
			{0xA1u, 0x04u},
			{0xA3u, 0x02u},
			{0xA4u, 0x14u},
			{0xA5u, 0x02u},
			{0xA6u, 0x07u},
			{0xA7u, 0x40u},
			{0xB0u, 0x10u},
			{0xB1u, 0x20u},
			{0xB2u, 0x01u},
			{0xB6u, 0x08u},
			{0xC0u, 0x33u},
			{0xC2u, 0xEDu},
			{0xC4u, 0xC7u},
			{0xCAu, 0x7Fu},
			{0xCCu, 0x6Fu},
			{0xCEu, 0x2Fu},
			{0xD0u, 0xA0u},
			{0xD2u, 0x20u},
			{0xD6u, 0xF8u},
			{0xD8u, 0x88u},
			{0xE6u, 0x01u},
			{0xEAu, 0x08u},
			{0x03u, 0x80u},
			{0x04u, 0x1Fu},
			{0x06u, 0x60u},
			{0x07u, 0x10u},
			{0x08u, 0x09u},
			{0x09u, 0x40u},
			{0x0Cu, 0x1Bu},
			{0x0Du, 0x04u},
			{0x0Fu, 0x01u},
			{0x10u, 0x78u},
			{0x11u, 0x04u},
			{0x12u, 0x07u},
			{0x13u, 0x21u},
			{0x14u, 0x60u},
			{0x17u, 0x80u},
			{0x18u, 0x7Fu},
			{0x19u, 0x05u},
			{0x1Bu, 0x20u},
			{0x1Cu, 0x40u},
			{0x1Du, 0x01u},
			{0x1Fu, 0x0Eu},
			{0x20u, 0x12u},
			{0x21u, 0x31u},
			{0x22u, 0x80u},
			{0x23u, 0x02u},
			{0x24u, 0x20u},
			{0x25u, 0x25u},
			{0x28u, 0x60u},
			{0x29u, 0x25u},
			{0x2Au, 0x1Fu},
			{0x2Du, 0x31u},
			{0x2Eu, 0x1Bu},
			{0x2Fu, 0x08u},
			{0x30u, 0x03u},
			{0x31u, 0x40u},
			{0x32u, 0x04u},
			{0x33u, 0x30u},
			{0x34u, 0x78u},
			{0x35u, 0x80u},
			{0x36u, 0x80u},
			{0x37u, 0x0Fu},
			{0x38u, 0x08u},
			{0x3Au, 0x20u},
			{0x3Bu, 0x80u},
			{0x3Fu, 0x10u},
			{0x54u, 0x18u},
			{0x56u, 0x04u},
			{0x58u, 0x04u},
			{0x59u, 0x04u},
			{0x5Bu, 0x04u},
			{0x5Cu, 0x01u},
			{0x5Du, 0x10u},
			{0x5Fu, 0x01u},
			{0x80u, 0x04u},
			{0x81u, 0x01u},
			{0x83u, 0x02u},
			{0x86u, 0x2Fu},
			{0x8Bu, 0x10u},
			{0x8Cu, 0x1Cu},
			{0x8Eu, 0x01u},
			{0x91u, 0x04u},
			{0x9Du, 0x01u},
			{0x9Fu, 0x0Au},
			{0xA4u, 0x31u},
			{0xA6u, 0x06u},
			{0xA8u, 0x31u},
			{0xAAu, 0x0Au},
			{0xB0u, 0x07u},
			{0xB1u, 0x03u},
			{0xB2u, 0x0Eu},
			{0xB3u, 0x10u},
			{0xB4u, 0x30u},
			{0xB5u, 0x04u},
			{0xB7u, 0x08u},
			{0xB8u, 0x20u},
			{0xBAu, 0x0Au},
			{0xBEu, 0x10u},
			{0xBFu, 0x10u},
			{0xD6u, 0x08u},
			{0xD8u, 0x04u},
			{0xD9u, 0x04u},
			{0xDBu, 0x04u},
			{0xDCu, 0x01u},
			{0xDDu, 0x90u},
			{0xDFu, 0x01u},
			{0x03u, 0x26u},
			{0x04u, 0x68u},
			{0x05u, 0x10u},
			{0x06u, 0x40u},
			{0x09u, 0x08u},
			{0x0Au, 0x01u},
			{0x0Bu, 0x44u},
			{0x0Cu, 0x10u},
			{0x0Eu, 0x04u},
			{0x10u, 0x20u},
			{0x12u, 0x82u},
			{0x13u, 0x10u},
			{0x16u, 0x20u},
			{0x17u, 0x20u},
			{0x19u, 0x01u},
			{0x1Bu, 0xA8u},
			{0x1Cu, 0x40u},
			{0x1Du, 0x20u},
			{0x1Fu, 0x05u},
			{0x21u, 0x06u},
			{0x22u, 0x68u},
			{0x24u, 0x02u},
			{0x26u, 0x04u},
			{0x27u, 0x48u},
			{0x29u, 0x20u},
			{0x2Au, 0x84u},
			{0x2Bu, 0x40u},
			{0x2Eu, 0x20u},
			{0x2Fu, 0x04u},
			{0x31u, 0x10u},
			{0x32u, 0x41u},
			{0x33u, 0x08u},
			{0x35u, 0x82u},
			{0x39u, 0x5Au},
			{0x3Cu, 0x10u},
			{0x3Du, 0x02u},
			{0x41u, 0x02u},
			{0x42u, 0x80u},
			{0x59u, 0x01u},
			{0x5Eu, 0x80u},
			{0x60u, 0x82u},
			{0x62u, 0x20u},
			{0x65u, 0x80u},
			{0x8Au, 0x40u},
			{0x8Cu, 0x21u},
			{0x8Eu, 0x40u},
			{0x90u, 0x28u},
			{0x91u, 0x93u},
			{0x92u, 0x06u},
			{0x93u, 0x04u},
			{0x94u, 0x10u},
			{0x95u, 0x04u},
			{0x96u, 0x60u},
			{0x97u, 0x0Au},
			{0x99u, 0x02u},
			{0x9Bu, 0x34u},
			{0x9Cu, 0xE0u},
			{0x9Du, 0x20u},
			{0x9Eu, 0x4Du},
			{0x9Fu, 0x09u},
			{0xA0u, 0x89u},
			{0xA1u, 0x04u},
			{0xA2u, 0x80u},
			{0xA3u, 0x06u},
			{0xA4u, 0x10u},
			{0xA5u, 0x02u},
			{0xA6u, 0x07u},
			{0xA7u, 0x60u},
			{0xB4u, 0xC0u},
			{0xC0u, 0xB7u},
			{0xC2u, 0x0Fu},
			{0xC4u, 0x6Fu},
			{0xCAu, 0x0Fu},
			{0xCCu, 0x9Fu},
			{0xCEu, 0xAFu},
			{0xD6u, 0x11u},
			{0xD8u, 0x1Du},
			{0xE0u, 0x20u},
			{0xE2u, 0x08u},
			{0xEAu, 0x10u},
			{0xEEu, 0x01u},
			{0x03u, 0x10u},
			{0x05u, 0x08u},
			{0x07u, 0x65u},
			{0x09u, 0x06u},
			{0x0Bu, 0x60u},
			{0x0Du, 0x40u},
			{0x0Fu, 0x20u},
			{0x11u, 0x05u},
			{0x13u, 0x6Au},
			{0x15u, 0x60u},
			{0x17u, 0x02u},
			{0x19u, 0x20u},
			{0x1Bu, 0xC0u},
			{0x21u, 0x01u},
			{0x23u, 0x02u},
			{0x25u, 0x2Fu},
			{0x26u, 0x01u},
			{0x27u, 0x80u},
			{0x29u, 0x01u},
			{0x2Bu, 0x64u},
			{0x2Du, 0x61u},
			{0x2Eu, 0x02u},
			{0x2Fu, 0x02u},
			{0x32u, 0x01u},
			{0x33u, 0xE0u},
			{0x34u, 0x02u},
			{0x37u, 0x1Fu},
			{0x3Bu, 0x08u},
			{0x40u, 0x02u},
			{0x45u, 0x01u},
			{0x46u, 0x05u},
			{0x48u, 0x05u},
			{0x49u, 0xFFu},
			{0x4Au, 0x07u},
			{0x4Bu, 0xFFu},
			{0x4Cu, 0x40u},
			{0x4Du, 0x20u},
			{0x4Eu, 0xF0u},
			{0x4Fu, 0x05u},
			{0x50u, 0x08u},
			{0x56u, 0x08u},
			{0x58u, 0x04u},
			{0x59u, 0x04u},
			{0x5Au, 0x04u},
			{0x5Bu, 0x04u},
			{0x5Du, 0x91u},
			{0x5Fu, 0x01u},
			{0x60u, 0x40u},
			{0x61u, 0xA8u},
			{0x62u, 0x40u},
			{0x63u, 0x20u},
			{0x80u, 0x03u},
			{0x85u, 0xFFu},
			{0x86u, 0x01u},
			{0x88u, 0x40u},
			{0x89u, 0xA7u},
			{0x8Au, 0x14u},
			{0x8Bu, 0x50u},
			{0x8Cu, 0x42u},
			{0x8Du, 0xA6u},
			{0x8Eu, 0x09u},
			{0x8Fu, 0x49u},
			{0x90u, 0x1Fu},
			{0x93u, 0x59u},
			{0x94u, 0x4Fu},
			{0x95u, 0x06u},
			{0x98u, 0x01u},
			{0x99u, 0x02u},
			{0x9Cu, 0x40u},
			{0x9Du, 0x20u},
			{0x9Eu, 0x0Bu},
			{0xA0u, 0x90u},
			{0xA2u, 0x0Bu},
			{0xA3u, 0x20u},
			{0xA4u, 0x48u},
			{0xA5u, 0xF9u},
			{0xA6u, 0x02u},
			{0xA7u, 0x06u},
			{0xA8u, 0x01u},
			{0xACu, 0x03u},
			{0xADu, 0x04u},
			{0xAEu, 0x20u},
			{0xB0u, 0x40u},
			{0xB1u, 0x46u},
			{0xB3u, 0x80u},
			{0xB4u, 0x1Fu},
			{0xB5u, 0x3Eu},
			{0xB6u, 0xE0u},
			{0xB7u, 0x07u},
			{0xB8u, 0x82u},
			{0xBBu, 0x22u},
			{0xBEu, 0x41u},
			{0xBFu, 0x04u},
			{0xD8u, 0x04u},
			{0xD9u, 0x04u},
			{0xDCu, 0x10u},
			{0xDFu, 0x01u},
			{0x01u, 0x61u},
			{0x03u, 0x11u},
			{0x08u, 0x10u},
			{0x09u, 0x02u},
			{0x0Au, 0x02u},
			{0x0Bu, 0x22u},
			{0x10u, 0x08u},
			{0x11u, 0x0Au},
			{0x12u, 0x01u},
			{0x13u, 0x08u},
			{0x14u, 0x21u},
			{0x18u, 0x08u},
			{0x19u, 0x22u},
			{0x1Bu, 0x40u},
			{0x1Cu, 0x10u},
			{0x1Du, 0x10u},
			{0x1Eu, 0x20u},
			{0x21u, 0x10u},
			{0x22u, 0x44u},
			{0x23u, 0x40u},
			{0x27u, 0x21u},
			{0x29u, 0x90u},
			{0x2Au, 0x20u},
			{0x2Bu, 0xA0u},
			{0x2Du, 0x20u},
			{0x2Eu, 0x06u},
			{0x2Fu, 0x01u},
			{0x30u, 0x20u},
			{0x31u, 0x08u},
			{0x32u, 0x82u},
			{0x37u, 0x29u},
			{0x39u, 0x20u},
			{0x3Bu, 0x54u},
			{0x3Cu, 0x02u},
			{0x3Du, 0x20u},
			{0x3Eu, 0x88u},
			{0x45u, 0x20u},
			{0x4Du, 0x04u},
			{0x56u, 0x40u},
			{0x59u, 0x20u},
			{0x5Au, 0xD0u},
			{0x5Cu, 0x40u},
			{0x64u, 0x01u},
			{0x66u, 0x80u},
			{0x81u, 0x01u},
			{0x82u, 0x08u},
			{0x83u, 0x20u},
			{0x85u, 0x80u},
			{0x86u, 0x01u},
			{0x87u, 0x01u},
			{0x88u, 0x04u},
			{0x8Cu, 0x40u},
			{0x91u, 0x81u},
			{0x92u, 0x02u},
			{0x93u, 0x04u},
			{0x94u, 0x10u},
			{0x95u, 0x44u},
			{0x96u, 0x61u},
			{0x97u, 0x50u},
			{0x98u, 0x30u},
			{0x9Bu, 0x10u},
			{0x9Cu, 0x42u},
			{0x9Du, 0x20u},
			{0x9Eu, 0x4Du},
			{0x9Fu, 0x01u},
			{0xA0u, 0x89u},
			{0xA1u, 0x26u},
			{0xA2u, 0x80u},
			{0xA3u, 0xA4u},
			{0xA4u, 0x30u},
			{0xA5u, 0x08u},
			{0xA6u, 0x03u},
			{0xA7u, 0x40u},
			{0xA9u, 0x01u},
			{0xB6u, 0x08u},
			{0xB7u, 0x40u},
			{0xC0u, 0x0Fu},
			{0xC2u, 0x0Fu},
			{0xC4u, 0xAFu},
			{0xCAu, 0xFBu},
			{0xCCu, 0xEFu},
			{0xCEu, 0xFEu},
			{0xD0u, 0x20u},
			{0xD6u, 0x10u},
			{0xD8u, 0x10u},
			{0xE0u, 0x43u},
			{0xE6u, 0x09u},
			{0xEAu, 0x01u},
			{0xEEu, 0x05u},
			{0x04u, 0x09u},
			{0x05u, 0x02u},
			{0x06u, 0x10u},
			{0x07u, 0x85u},
			{0x08u, 0x02u},
			{0x0Bu, 0xF0u},
			{0x0Cu, 0x24u},
			{0x0Du, 0x03u},
			{0x0Fu, 0x44u},
			{0x10u, 0x01u},
			{0x11u, 0x07u},
			{0x13u, 0x10u},
			{0x14u, 0x09u},
			{0x15u, 0x06u},
			{0x16u, 0x10u},
			{0x17u, 0x81u},
			{0x18u, 0x01u},
			{0x19u, 0x01u},
			{0x1Bu, 0x0Eu},
			{0x1Cu, 0x24u},
			{0x1Du, 0xF0u},
			{0x21u, 0xF0u},
			{0x22u, 0x01u},
			{0x24u, 0x01u},
			{0x27u, 0xF0u},
			{0x29u, 0x07u},
			{0x2Bu, 0x20u},
			{0x2Cu, 0x20u},
			{0x2Du, 0x01u},
			{0x2Fu, 0x08u},
			{0x32u, 0x1Cu},
			{0x33u, 0x0Fu},
			{0x34u, 0x03u},
			{0x36u, 0x20u},
			{0x37u, 0xF0u},
			{0x38u, 0xA8u},
			{0x3Bu, 0x08u},
			{0x3Eu, 0x14u},
			{0x3Fu, 0x40u},
			{0x54u, 0x20u},
			{0x56u, 0x04u},
			{0x58u, 0x04u},
			{0x59u, 0x04u},
			{0x5Bu, 0x04u},
			{0x5Fu, 0x01u},
			{0x80u, 0x20u},
			{0x82u, 0x04u},
			{0x84u, 0x1Eu},
			{0x8Au, 0x30u},
			{0x8Cu, 0x20u},
			{0x8Eu, 0x02u},
			{0x92u, 0x28u},
			{0x9Au, 0x10u},
			{0x9Cu, 0x01u},
			{0x9Eu, 0x40u},
			{0xA0u, 0x01u},
			{0xA4u, 0x08u},
			{0xA6u, 0x10u},
			{0xACu, 0x7Eu},
			{0xB2u, 0x7Eu},
			{0xB4u, 0x01u},
			{0xB8u, 0x28u},
			{0xBEu, 0x10u},
			{0xC0u, 0x26u},
			{0xC5u, 0x25u},
			{0xC8u, 0x03u},
			{0xC9u, 0xFFu},
			{0xCAu, 0xFFu},
			{0xCBu, 0xFFu},
			{0xCCu, 0x42u},
			{0xCDu, 0xA0u},
			{0xCEu, 0x70u},
			{0xD0u, 0x08u},
			{0xD1u, 0x10u},
			{0xD8u, 0x04u},
			{0xDAu, 0x04u},
			{0xDFu, 0x01u},
			{0xE1u, 0x48u},
			{0xE2u, 0x40u},
			{0xE3u, 0x48u},
			{0xE4u, 0x80u},
			{0xE5u, 0x48u},
			{0xE6u, 0x80u},
			{0xE7u, 0x48u},
			{0x01u, 0x08u},
			{0x02u, 0x02u},
			{0x03u, 0x44u},
			{0x05u, 0x04u},
			{0x06u, 0x08u},
			{0x07u, 0x02u},
			{0x09u, 0x42u},
			{0x0Bu, 0x04u},
			{0x0Cu, 0x80u},
			{0x0Du, 0x0Au},
			{0x0Fu, 0x84u},
			{0x10u, 0x81u},
			{0x12u, 0x20u},
			{0x14u, 0x41u},
			{0x17u, 0x04u},
			{0x18u, 0x14u},
			{0x1Cu, 0x28u},
			{0x1Eu, 0x02u},
			{0x1Fu, 0x40u},
			{0x25u, 0x40u},
			{0x26u, 0x04u},
			{0x27u, 0x12u},
			{0x2Cu, 0x01u},
			{0x2Fu, 0x68u},
			{0x36u, 0x82u},
			{0x37u, 0x14u},
			{0x3Cu, 0x10u},
			{0x3Fu, 0x84u},
			{0x40u, 0x04u},
			{0x48u, 0x84u},
			{0x49u, 0x08u},
			{0x5Cu, 0x02u},
			{0x5Du, 0x80u},
			{0x5Eu, 0x18u},
			{0x65u, 0x42u},
			{0x66u, 0x20u},
			{0x82u, 0x31u},
			{0x85u, 0x02u},
			{0x87u, 0x04u},
			{0x88u, 0x10u},
			{0x94u, 0x10u},
			{0x98u, 0x02u},
			{0x99u, 0x80u},
			{0x9Au, 0x28u},
			{0x9Bu, 0x04u},
			{0xA2u, 0x80u},
			{0xA3u, 0x40u},
			{0xA8u, 0x10u},
			{0xB5u, 0x80u},
			{0xB6u, 0x08u},
			{0xC0u, 0xEFu},
			{0xC2u, 0xFBu},
			{0xC4u, 0xBDu},
			{0xCAu, 0xF0u},
			{0xCCu, 0xF0u},
			{0xCEu, 0x70u},
			{0xD0u, 0x04u},
			{0xD2u, 0x04u},
			{0xD6u, 0xF0u},
			{0xD8u, 0xB0u},
			{0xE6u, 0x80u},
			{0xE8u, 0x10u},
			{0xEAu, 0x01u},
			{0xECu, 0x40u},
			{0xEEu, 0x04u},
			{0x8Cu, 0x02u},
			{0x8Eu, 0x80u},
			{0x9Au, 0x20u},
			{0x9Bu, 0x04u},
			{0xA3u, 0x40u},
			{0xB7u, 0x04u},
			{0xE0u, 0x50u},
			{0xE2u, 0x08u},
			{0xECu, 0x10u},
			{0xEEu, 0x01u},
			{0x9Au, 0x20u},
			{0xA3u, 0x40u},
			{0xB2u, 0x20u},
			{0xB7u, 0x40u},
			{0xE6u, 0x01u},
			{0xEAu, 0x08u},
			{0xECu, 0xC0u},
			{0x88u, 0x40u},
			{0x9Cu, 0x40u},
			{0xA9u, 0x10u},
			{0xAAu, 0x04u},
			{0xAFu, 0x20u},
			{0xE8u, 0x01u},
			{0x01u, 0x03u},
			{0x05u, 0x3Fu},
			{0x09u, 0x0Eu},
			{0x0Bu, 0x21u},
			{0x0Du, 0x29u},
			{0x0Fu, 0x04u},
			{0x11u, 0x21u},
			{0x13u, 0x0Cu},
			{0x15u, 0x25u},
			{0x17u, 0x08u},
			{0x18u, 0x01u},
			{0x1Bu, 0x40u},
			{0x1Du, 0x10u},
			{0x21u, 0x21u},
			{0x25u, 0x02u},
			{0x26u, 0x02u},
			{0x29u, 0x0Cu},
			{0x2Bu, 0x03u},
			{0x2Du, 0x10u},
			{0x2Fu, 0x0Fu},
			{0x31u, 0x1Fu},
			{0x34u, 0x01u},
			{0x35u, 0x60u},
			{0x36u, 0x02u},
			{0x39u, 0x02u},
			{0x3Eu, 0x10u},
			{0x40u, 0x52u},
			{0x44u, 0x03u},
			{0x47u, 0xDBu},
			{0x48u, 0x30u},
			{0x49u, 0xFFu},
			{0x4Au, 0x7Fu},
			{0x4Bu, 0xFFu},
			{0x4Cu, 0x42u},
			{0x4Du, 0xA0u},
			{0x4Eu, 0x70u},
			{0x50u, 0x0Cu},
			{0x58u, 0x04u},
			{0x59u, 0x04u},
			{0x5Au, 0x04u},
			{0x5Fu, 0x01u},
			{0x61u, 0x09u},
			{0x62u, 0x40u},
			{0x63u, 0x09u},
			{0x64u, 0x30u},
			{0x65u, 0x09u},
			{0x80u, 0x03u},
			{0x84u, 0x01u},
			{0x85u, 0x01u},
			{0x88u, 0x05u},
			{0x8Au, 0x78u},
			{0x8Cu, 0x22u},
			{0x8Eu, 0x05u},
			{0x8Fu, 0x02u},
			{0x90u, 0xFFu},
			{0x91u, 0x01u},
			{0x94u, 0x3Au},
			{0x96u, 0x04u},
			{0x98u, 0x01u},
			{0x99u, 0x01u},
			{0x9Cu, 0x10u},
			{0x9Eu, 0x07u},
			{0x9Fu, 0x02u},
			{0xA0u, 0xC0u},
			{0xA2u, 0x07u},
			{0xA4u, 0x08u},
			{0xA6u, 0x07u},
			{0xA8u, 0x01u},
			{0xACu, 0x03u},
			{0xB1u, 0x01u},
			{0xB4u, 0x7Fu},
			{0xB5u, 0x02u},
			{0xB6u, 0x80u},
			{0xB8u, 0x80u},
			{0xB9u, 0x08u},
			{0xBEu, 0x10u},
			{0xBFu, 0x14u},
			{0xD6u, 0x02u},
			{0xD7u, 0x12u},
			{0xD8u, 0x04u},
			{0xD9u, 0x04u},
			{0xDBu, 0x04u},
			{0xDCu, 0x10u},
			{0xDDu, 0x10u},
			{0xDFu, 0x01u},
			{0x01u, 0x01u},
			{0x02u, 0x04u},
			{0x03u, 0x11u},
			{0x08u, 0x10u},
			{0x09u, 0x42u},
			{0x0Au, 0x12u},
			{0x0Fu, 0x08u},
			{0x10u, 0x08u},
			{0x11u, 0x0Au},
			{0x12u, 0x01u},
			{0x13u, 0x08u},
			{0x16u, 0x20u},
			{0x19u, 0xA0u},
			{0x1Du, 0x10u},
			{0x1Eu, 0x02u},
			{0x22u, 0x22u},
			{0x23u, 0x20u},
			{0x24u, 0x04u},
			{0x25u, 0x10u},
			{0x27u, 0x40u},
			{0x2Cu, 0x80u},
			{0x2Du, 0x80u},
			{0x2Eu, 0x18u},
			{0x30u, 0x02u},
			{0x32u, 0x50u},
			{0x35u, 0x20u},
			{0x37u, 0x49u},
			{0x39u, 0x84u},
			{0x3Du, 0xA1u},
			{0x3Eu, 0x04u},
			{0x44u, 0x04u},
			{0x46u, 0x20u},
			{0x4Fu, 0x80u},
			{0x54u, 0x01u},
			{0x56u, 0x0Bu},
			{0x5Au, 0x08u},
			{0x68u, 0x12u},
			{0x69u, 0x04u},
			{0x6Au, 0x20u},
			{0x70u, 0x20u},
			{0x71u, 0x08u},
			{0x72u, 0x01u},
			{0x7Cu, 0x04u},
			{0x7Fu, 0x10u},
			{0x81u, 0x10u},
			{0x83u, 0x40u},
			{0x84u, 0x02u},
			{0x86u, 0x20u},
			{0x88u, 0x01u},
			{0x8Fu, 0x20u},
			{0x91u, 0x81u},
			{0x92u, 0x9Eu},
			{0x96u, 0x21u},
			{0x97u, 0x20u},
			{0x98u, 0x14u},
			{0x9Au, 0x20u},
			{0x9Bu, 0x11u},
			{0x9Cu, 0x42u},
			{0x9Eu, 0x07u},
			{0xA0u, 0x88u},
			{0xA1u, 0x07u},
			{0xA3u, 0x44u},
			{0xA4u, 0x30u},
			{0xA5u, 0x18u},
			{0xA6u, 0x03u},
			{0xADu, 0x02u},
			{0xB1u, 0x02u},
			{0xB2u, 0x14u},
			{0xB4u, 0x04u},
			{0xC0u, 0x0Fu},
			{0xC2u, 0x4Fu},
			{0xC4u, 0x2Fu},
			{0xCAu, 0xF0u},
			{0xCCu, 0xFDu},
			{0xCEu, 0xFAu},
			{0xD0u, 0x60u},
			{0xD2u, 0x10u},
			{0xD6u, 0x02u},
			{0xE0u, 0x02u},
			{0xE4u, 0x04u},
			{0xEAu, 0x08u},
			{0xECu, 0x08u},
			{0x88u, 0x40u},
			{0x9Cu, 0x40u},
			{0xA5u, 0x08u},
			{0xA6u, 0x02u},
			{0xADu, 0x40u},
			{0xB0u, 0x01u},
			{0xB3u, 0x20u},
			{0xB5u, 0x04u},
			{0xB7u, 0x48u},
			{0xE0u, 0x82u},
			{0xE4u, 0x14u},
			{0xE8u, 0x90u},
			{0xEAu, 0x08u},
			{0xECu, 0x20u},
			{0xA9u, 0x08u},
			{0xAAu, 0x02u},
			{0xE2u, 0x80u},
			{0x30u, 0x40u},
			{0x33u, 0x02u},
			{0x37u, 0x42u},
			{0x3Au, 0x40u},
			{0xCCu, 0xF0u},
			{0xCEu, 0x10u},
			{0x30u, 0x20u},
			{0x31u, 0x04u},
			{0x36u, 0x80u},
			{0x37u, 0x08u},
			{0x3Bu, 0x80u},
			{0x81u, 0x04u},
			{0x87u, 0x02u},
			{0x9Cu, 0x40u},
			{0x9Fu, 0x42u},
			{0xA7u, 0x02u},
			{0xAEu, 0x40u},
			{0xCCu, 0xF0u},
			{0xCEu, 0x10u},
			{0xE2u, 0x10u},
			{0xE6u, 0x80u},
			{0xEAu, 0x10u},
			{0x53u, 0x08u},
			{0x87u, 0x40u},
			{0x89u, 0x04u},
			{0x97u, 0x80u},
			{0x9Cu, 0x40u},
			{0x9Fu, 0x08u},
			{0xA4u, 0x20u},
			{0xA6u, 0x80u},
			{0xABu, 0x02u},
			{0xB7u, 0x40u},
			{0xD4u, 0x20u},
			{0xE2u, 0x10u},
			{0xEEu, 0x80u},
			{0x84u, 0x40u},
			{0x8Cu, 0x20u},
			{0x95u, 0x04u},
			{0x9Cu, 0x40u},
			{0x9Fu, 0x08u},
			{0xA8u, 0x20u},
			{0xAAu, 0x80u},
			{0xABu, 0x08u},
			{0xE6u, 0x10u},
			{0xEAu, 0x80u},
			{0xEEu, 0xA0u},
			{0x7Du, 0x20u},
			{0xDEu, 0x01u},
			{0x83u, 0x02u},
			{0xA4u, 0x02u},
			{0xA5u, 0x10u},
			{0xACu, 0x02u},
			{0x46u, 0x10u},
			{0x87u, 0x10u},
			{0x9Cu, 0x02u},
			{0x9Fu, 0x02u},
			{0xA4u, 0x02u},
			{0xA5u, 0x10u},
			{0xA8u, 0x02u},
			{0xD0u, 0x01u},
			{0x08u, 0x02u},
			{0x0Bu, 0x01u},
			{0x0Cu, 0x02u},
			{0x0Fu, 0x08u},
			{0x13u, 0x12u},
			{0x16u, 0x40u},
			{0x97u, 0x11u},
			{0x9Cu, 0x02u},
			{0x9Eu, 0x10u},
			{0x9Fu, 0x02u},
			{0xA4u, 0x02u},
			{0xA5u, 0x10u},
			{0xA7u, 0x04u},
			{0xABu, 0x05u},
			{0xC2u, 0x0Fu},
			{0xC4u, 0x0Eu},
			{0x27u, 0x20u},
			{0x66u, 0x10u},
			{0x80u, 0x80u},
			{0x87u, 0x20u},
			{0x95u, 0x04u},
			{0x9Cu, 0x20u},
			{0xAFu, 0x08u},
			{0xC8u, 0x80u},
			{0xD8u, 0x80u},
			{0xE0u, 0x40u},
			{0xE6u, 0x80u},
			{0xEAu, 0x10u},
			{0x11u, 0x04u},
			{0x14u, 0x20u},
			{0x7Cu, 0x80u},
			{0x95u, 0x04u},
			{0x98u, 0x80u},
			{0x9Cu, 0x20u},
			{0xAEu, 0x10u},
			{0xC4u, 0x30u},
			{0xDEu, 0x20u},
			{0xEAu, 0x40u},
			{0x81u, 0x02u},
			{0x86u, 0x10u},
			{0x8Du, 0x10u},
			{0x9Eu, 0x10u},
			{0xA5u, 0x10u},
			{0xAEu, 0x40u},
			{0xE4u, 0x08u},
			{0x10u, 0x40u},
			{0x75u, 0x02u},
			{0x88u, 0x40u},
			{0x99u, 0x02u},
			{0xC4u, 0x08u},
			{0xDEu, 0x04u},
			{0xE2u, 0x01u},
			{0x00u, 0x03u},
			{0x01u, 0x01u},
			{0x08u, 0x03u},
			{0x09u, 0x01u},
			{0x0Au, 0x03u},
			{0x0Bu, 0x01u},
			{0x0Cu, 0x01u},
			{0x10u, 0x03u},
			{0x1Au, 0x03u},
			{0x00u, 0xBFu},
			{0x01u, 0xAAu},
			{0x02u, 0x0Au},
		};



		typedef struct {
			void CYFAR *address;
			uint16 size;
		} CYPACKED cfg_memset_t;

		static const cfg_memset_t CYCODE cfg_memset_list [] = {
			/* address, size */
			{(void CYFAR *)(CYREG_TMR0_CFG0), 12u},
			{(void CYFAR *)(CYREG_PRT4_DR), 48u},
			{(void CYFAR *)(CYDEV_UCFG_B0_P0_U0_BASE), 4096u},
			{(void CYFAR *)(CYDEV_UCFG_B1_P2_U0_BASE), 2048u},
			{(void CYFAR *)(CYDEV_UCFG_DSI0_BASE), 2560u},
			{(void CYFAR *)(CYDEV_UCFG_DSI12_BASE), 512u},
			{(void CYFAR *)(CYREG_BCTL0_MDCLK_EN), 32u},
		};

		uint8 CYDATA i;

		/* Zero out critical memory blocks before beginning configuration */
		for (i = 0u; i < (sizeof(cfg_memset_list)/sizeof(cfg_memset_list[0])); i++)
		{
			const cfg_memset_t CYCODE * CYDATA ms = &cfg_memset_list[i];
			CYMEMZERO(ms->address, (uint32)(ms->size));
		}

		cfg_write_bytes32(cy_cfg_addr_table, cy_cfg_data_table);

		/* Perform normal device configuration. Order is not critical for these items. */
		CY_SET_XTND_REG16((void CYFAR *)(CYREG_LUT2_CR), 0x0203u);

		/* Enable digital routing */
		CY_SET_XTND_REG8((void CYFAR *)CYREG_BCTL0_BANK_CTL, CY_GET_XTND_REG8((void CYFAR *)CYREG_BCTL0_BANK_CTL) | 0x02u);
		CY_SET_XTND_REG8((void CYFAR *)CYREG_BCTL1_BANK_CTL, CY_GET_XTND_REG8((void CYFAR *)CYREG_BCTL1_BANK_CTL) | 0x02u);

		/* Enable UDB array */
		CY_SET_XTND_REG8((void CYFAR *)CYREG_PM_ACT_CFG0, CY_GET_XTND_REG8((void CYFAR *)CYREG_PM_ACT_CFG0) | 0x40u);
		CY_SET_XTND_REG8((void CYFAR *)CYREG_PM_AVAIL_CR2, CY_GET_XTND_REG8((void CYFAR *)CYREG_PM_AVAIL_CR2) | 0x10u);
	}

	/* Perform second pass device configuration. These items must be configured in specific order after the regular configuration is done. */
	CYCONFIGCPYCODE((void CYFAR *)(CYREG_PRT0_DM0), (const void CYCODE *)(BS_IOPINS0_0_VAL), 8u);
	CYCONFIGCPYCODE((void CYFAR *)(CYREG_PRT12_DR), (const void CYCODE *)(BS_IOPINS0_7_VAL), 10u);
	CYCONFIGCPYCODE((void CYFAR *)(CYREG_PRT15_DR), (const void CYCODE *)(BS_IOPINS0_8_VAL), 10u);
	CYCONFIGCPYCODE((void CYFAR *)(CYREG_PRT1_DM0), (const void CYCODE *)(BS_IOPINS0_1_VAL), 8u);
	CYCONFIGCPYCODE((void CYFAR *)(CYREG_PRT2_DR), (const void CYCODE *)(BS_IOPINS0_2_VAL), 10u);
	CYCONFIGCPYCODE((void CYFAR *)(CYREG_PRT3_DM0), (const void CYCODE *)(BS_IOPINS0_3_VAL), 8u);

	/* Switch Boost to the precision bandgap reference from its internal reference */
	CY_SET_REG8((void CYXDATA *)CYDEV_BOOST_CR2, (CY_GET_REG8((void CYXDATA *)CYDEV_BOOST_CR2) | 0x08u));

	/* Perform basic analog initialization to defaults */
	AnalogSetDefault();

	/* Configure alternate active mode */
	CYCONFIGCPY((void CYFAR *)CYDEV_PM_STBY_BASE, (const void CYFAR *)CYDEV_PM_ACT_BASE, 14u);
}
