<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: RamRom                              Date:  6-19-2018,  6:51PM
Device Used: XC9536XL-5-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
26 /36  ( 72%) 81  /180  ( 45%) 64 /108 ( 59%)   8  /36  ( 22%) 34 /34  (100%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          17/18       34/54       62/90      17/17*
FB2           9/18       30/54       19/90      17/17*
             -----       -----       -----      -----    
             26/36       64/108      81/180     34/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   20          20    |  I/O              :    28      28
Output        :   10          10    |  GCK/IO           :     3       3
Bidirectional :    4           4    |  GTS/IO           :     2       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     34          34

** Power Data **

There are 26 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'RamRom.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'Data<0>' based upon the LOC
   constraint 'P43'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'RW' based upon the LOC
   constraint 'P44'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'RW_IBUF' is
   ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'N3' is
   ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 14 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
Data<2>             4     23    FB1_1   40   I/O     I/O     STD  FAST 
Data<0>             3     22    FB1_3   43   GCK/I/O I/O     STD  FAST 
Data<1>             3     22    FB1_4   42   I/O     I/O     STD  FAST 
NROMCS              5     7     FB1_6   2    I/O     O       STD  FAST 
NRAMCS              7     12    FB1_7   1    GCK/I/O O       STD  FAST 
NRDS                1     2     FB1_9   5    I/O     O       STD  FAST 
NBuffCtl            16    18    FB1_11  7    I/O     O       STD  FAST 
NWDS                1     2     FB1_13  12   I/O     O       STD  FAST 
RA<14>              5     6     FB1_14  13   I/O     O       STD  FAST 
RA<16>              1     2     FB1_15  14   I/O     O       STD  FAST 
RA<15>              2     4     FB1_16  16   I/O     O       STD  FAST 
RA<12>              4     5     FB1_17  18   I/O     O       STD  FAST 
Data<3>             4     23    FB2_2   38   I/O     I/O     STD  FAST 
RA<13>              4     5     FB2_16  20   I/O     O       STD  FAST 

** 12 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
SwitchLatch<1>      2     19    FB1_2   STD  RESET
SwitchLatch<0>      2     19    FB1_5   STD  RESET
RomLatch_2          2     19    FB1_8   STD  RESET
RomLatch_1          2     19    FB1_12  STD  RESET
RomLatch_0          2     19    FB1_18  STD  RESET
$OpTx$FX_DC$36      1     5     FB2_11  STD  
$OpTx$FX_DC$23      1     17    FB2_12  STD  
$OpTx$FX_DC$22      1     17    FB2_13  STD  
SwitchLatch<3>      2     19    FB2_14  STD  RESET
SwitchLatch<2>      2     19    FB2_15  STD  RESET
RomLatch_3          2     19    FB2_17  STD  RESET
$OpTx$FX_SC$24      2     4     FB2_18  STD  

** 20 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
Addr<0>             FB1_2   41   I/O     I
RW                  FB1_5   44   GCK/I/O I
PHI2                FB1_8   3    I/O     I
DskROMSW            FB1_10  6    I/O     I
SpeedSW             FB1_12  8    I/O     I
Addr<1>             FB2_1   39   I/O     I
Addr<3>             FB2_3   36   GTS/I/O I
Addr<2>             FB2_4   37   I/O     I
Addr<4>             FB2_5   34   GTS/I/O I
Addr<5>             FB2_6   33   GSR/I/O I
Addr<6>             FB2_7   32   I/O     I
Addr<15>            FB2_8   31   I/O     I
Addr<7>             FB2_9   30   I/O     I
Addr<14>            FB2_10  29   I/O     I
Addr<8>             FB2_11  28   I/O     I
Addr<13>            FB2_12  27   I/O     I
Addr<9>             FB2_13  23   I/O     I
Addr<12>            FB2_14  22   I/O     I
Addr<10>            FB2_15  21   I/O     I
Addr<11>            FB2_17  19   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               34/20
Number of signals used by logic mapping into function block:  34
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
Data<2>               4       0     0   1     FB1_1   40    I/O     I/O
SwitchLatch<1>        2       0     0   3     FB1_2   41    I/O     I
Data<0>               3       0     0   2     FB1_3   43    GCK/I/O I/O
Data<1>               3       0     0   2     FB1_4   42    I/O     I/O
SwitchLatch<0>        2       0     0   3     FB1_5   44    GCK/I/O I
NROMCS                5       0     0   0     FB1_6   2     I/O     O
NRAMCS                7       2<-   0   0     FB1_7   1     GCK/I/O O
RomLatch_2            2       0   /\2   1     FB1_8   3     I/O     I
NRDS                  1       0   \/3   1     FB1_9   5     I/O     O
(unused)              0       0   \/5   0     FB1_10  6     I/O     I
NBuffCtl             16      11<-   0   0     FB1_11  7     I/O     O
RomLatch_1            2       0   /\3   0     FB1_12  8     I/O     I
NWDS                  1       0     0   4     FB1_13  12    I/O     O
RA<14>                5       0     0   0     FB1_14  13    I/O     O
RA<16>                1       0     0   4     FB1_15  14    I/O     O
RA<15>                2       0     0   3     FB1_16  16    I/O     O
RA<12>                4       0     0   1     FB1_17  18    I/O     O
RomLatch_0            2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$22    13: Addr<2>           24: Data<0>.PIN 
  2: $OpTx$FX_DC$23    14: Addr<3>           25: NRAMCS 
  3: $OpTx$FX_DC$36    15: Addr<4>           26: PHI2 
  4: $OpTx$FX_SC$24    16: Addr<5>           27: RW 
  5: Addr<0>           17: Addr<6>           28: RomLatch_0 
  6: Addr<10>          18: Addr<7>           29: RomLatch_1 
  7: Addr<11>          19: Addr<8>           30: RomLatch_2 
  8: Addr<12>          20: Addr<9>           31: RomLatch_3 
  9: Addr<13>          21: DskROMSW          32: SwitchLatch<0> 
 10: Addr<14>          22: Data<2>.PIN       33: SwitchLatch<1> 
 11: Addr<15>          23: Data<1>.PIN       34: SwitchLatch<2> 
 12: Addr<1>          

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Data<2>              X..XXXXXXXXXXXXXXXXXX....XX..X...X...... 23
SwitchLatch<1>       ....XXXXXXXXXXXXXXXX..X..XX............. 19
Data<0>              .X.XXXXXXXXXXXXXXXXX.....XXX...X........ 22
Data<1>              .X.XXXXXXXXXXXXXXXXX.....XX.X...X....... 22
SwitchLatch<0>       ....XXXXXXXXXXXXXXXX...X.XX............. 19
NROMCS               ..X....XXXX.........X............X...... 7
NRAMCS               ..X..XXXXXX.......XXX..........XX....... 12
RomLatch_2           ....XXXXXXXXXXXXXXXX.X...XX............. 19
NRDS                 .........................XX............. 2
NBuffCtl             ...X.XXXXXX.XXXXXXXXX...........XX...... 18
RomLatch_1           ....XXXXXXXXXXXXXXXX..X..XX............. 19
NWDS                 .........................XX............. 2
RA<14>               .........XX.........X...X....X...X...... 6
RA<16>               .........XX............................. 2
RA<15>               .........XX.............X.....X......... 4
RA<12>               .......X.XX.............X..X............ 5
RomLatch_0           ....XXXXXXXXXXXXXXXX...X.XX............. 19
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               30/24
Number of signals used by logic mapping into function block:  30
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   39    I/O     I
Data<3>               4       0     0   1     FB2_2   38    I/O     I/O
(unused)              0       0     0   5     FB2_3   36    GTS/I/O I
(unused)              0       0     0   5     FB2_4   37    I/O     I
(unused)              0       0     0   5     FB2_5   34    GTS/I/O I
(unused)              0       0     0   5     FB2_6   33    GSR/I/O I
(unused)              0       0     0   5     FB2_7   32    I/O     I
(unused)              0       0     0   5     FB2_8   31    I/O     I
(unused)              0       0     0   5     FB2_9   30    I/O     I
(unused)              0       0     0   5     FB2_10  29    I/O     I
$OpTx$FX_DC$36        1       0     0   4     FB2_11  28    I/O     I
$OpTx$FX_DC$23        1       0     0   4     FB2_12  27    I/O     I
$OpTx$FX_DC$22        1       0     0   4     FB2_13  23    I/O     I
SwitchLatch<3>        2       0     0   3     FB2_14  22    I/O     I
SwitchLatch<2>        2       0     0   3     FB2_15  21    I/O     I
RA<13>                4       0     0   1     FB2_16  20    I/O     O
RomLatch_3            2       0     0   3     FB2_17  19    I/O     I
$OpTx$FX_SC$24        2       0     0   3     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$22    11: Addr<2>           21: NRAMCS 
  2: $OpTx$FX_SC$24    12: Addr<3>           22: PHI2 
  3: Addr<0>           13: Addr<4>           23: RW 
  4: Addr<10>          14: Addr<5>           24: RomLatch_0 
  5: Addr<11>          15: Addr<6>           25: RomLatch_1 
  6: Addr<12>          16: Addr<7>           26: RomLatch_2 
  7: Addr<13>          17: Addr<8>           27: RomLatch_3 
  8: Addr<14>          18: Addr<9>           28: SpeedSW 
  9: Addr<15>          19: Data<3>.PIN       29: SwitchLatch<0> 
 10: Addr<1>           20: Data<2>.PIN       30: SwitchLatch<3> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Data<3>              XXXXXXXXXXXXXXXXXX...XX...XX.X.......... 23
$OpTx$FX_DC$36       .......................XXXX.X........... 5
$OpTx$FX_DC$23       ..XXXXXXX.XXXXXXXX...XX................. 17
$OpTx$FX_DC$22       ..XXXXXXX.XXXXXXXX...XX................. 17
SwitchLatch<3>       ..XXXXXXXXXXXXXXXXX..XX................. 19
SwitchLatch<2>       ..XXXXXXXXXXXXXXXX.X.XX................. 19
RA<13>               ......XXX...........X...X............... 5
RomLatch_3           ..XXXXXXXXXXXXXXXXX..XX................. 19
$OpTx$FX_SC$24       ..X....XXX.............................. 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$FX_DC$22 <= (RW AND PHI2 AND Addr(6) AND Addr(5) AND Addr(4) AND 
	Addr(3) AND Addr(2) AND Addr(0) AND Addr(9) AND Addr(8) AND 
	Addr(7) AND Addr(15) AND Addr(13) AND Addr(12) AND Addr(11) AND 
	Addr(10) AND NOT Addr(14));


$OpTx$FX_DC$23 <= (RW AND PHI2 AND Addr(6) AND Addr(5) AND Addr(4) AND 
	Addr(3) AND Addr(2) AND Addr(0) AND Addr(9) AND Addr(8) AND 
	Addr(7) AND Addr(15) AND Addr(13) AND Addr(12) AND Addr(11) AND 
	Addr(10) AND NOT Addr(14));


$OpTx$FX_DC$36 <= (NOT RomLatch_0 AND NOT RomLatch_1 AND NOT RomLatch_2 AND 
	NOT RomLatch_3 AND SwitchLatch(0));


$OpTx$FX_SC$24 <= ((NOT Addr(0) AND NOT Addr(1))
	OR (Addr(15) AND Addr(14)));


Data_I(0) <= ((SwitchLatch(0) AND NOT $OpTx$FX_DC$23)
	OR (RW AND PHI2 AND Addr(6) AND Addr(5) AND Addr(4) AND 
	Addr(3) AND Addr(2) AND Addr(0) AND Addr(9) AND Addr(8) AND 
	Addr(7) AND Addr(15) AND Addr(13) AND Addr(12) AND Addr(11) AND 
	Addr(10) AND Addr(1) AND NOT Addr(14) AND RomLatch_0));
Data(0) <= Data_I(0) when Data_OE(0) = '1' else 'Z';
Data_OE(0) <= (RW AND PHI2 AND Addr(6) AND Addr(5) AND Addr(4) AND 
	Addr(3) AND Addr(2) AND Addr(9) AND Addr(8) AND Addr(7) AND 
	Addr(15) AND Addr(13) AND Addr(12) AND Addr(11) AND Addr(10) AND 
	NOT $OpTx$FX_SC$24);


Data_I(1) <= ((SwitchLatch(1) AND NOT $OpTx$FX_DC$23)
	OR (RW AND PHI2 AND Addr(6) AND Addr(5) AND Addr(4) AND 
	Addr(3) AND Addr(2) AND Addr(0) AND Addr(9) AND Addr(8) AND 
	Addr(7) AND Addr(15) AND Addr(13) AND Addr(12) AND Addr(11) AND 
	Addr(10) AND Addr(1) AND NOT Addr(14) AND RomLatch_1));
Data(1) <= Data_I(1) when Data_OE(1) = '1' else 'Z';
Data_OE(1) <= (RW AND PHI2 AND Addr(6) AND Addr(5) AND Addr(4) AND 
	Addr(3) AND Addr(2) AND Addr(9) AND Addr(8) AND Addr(7) AND 
	Addr(15) AND Addr(13) AND Addr(12) AND Addr(11) AND Addr(10) AND 
	NOT $OpTx$FX_SC$24);


Data_I(2) <= ((SwitchLatch(2) AND NOT $OpTx$FX_DC$22)
	OR (RW AND PHI2 AND Addr(6) AND Addr(5) AND Addr(4) AND 
	Addr(3) AND Addr(2) AND Addr(0) AND Addr(9) AND Addr(8) AND 
	Addr(7) AND Addr(15) AND Addr(13) AND Addr(12) AND Addr(11) AND 
	Addr(10) AND Addr(1) AND NOT Addr(14) AND RomLatch_2)
	OR (RW AND PHI2 AND Addr(6) AND Addr(5) AND Addr(4) AND 
	Addr(3) AND Addr(2) AND Addr(0) AND Addr(9) AND Addr(8) AND 
	Addr(7) AND Addr(15) AND Addr(13) AND Addr(12) AND Addr(11) AND 
	Addr(10) AND NOT Addr(1) AND NOT Addr(14) AND NOT DskROMSW));
Data(2) <= Data_I(2) when Data_OE(2) = '1' else 'Z';
Data_OE(2) <= (RW AND PHI2 AND Addr(6) AND Addr(5) AND Addr(4) AND 
	Addr(3) AND Addr(2) AND Addr(9) AND Addr(8) AND Addr(7) AND 
	Addr(15) AND Addr(13) AND Addr(12) AND Addr(11) AND Addr(10) AND 
	NOT $OpTx$FX_SC$24);


Data_I(3) <= ((SwitchLatch(3) AND NOT $OpTx$FX_DC$22)
	OR (RW AND PHI2 AND Addr(6) AND Addr(5) AND Addr(4) AND 
	Addr(3) AND Addr(2) AND Addr(0) AND Addr(9) AND Addr(8) AND 
	Addr(7) AND Addr(15) AND Addr(13) AND Addr(12) AND Addr(11) AND 
	Addr(10) AND Addr(1) AND NOT Addr(14) AND RomLatch_3)
	OR (RW AND PHI2 AND Addr(6) AND Addr(5) AND Addr(4) AND 
	Addr(3) AND Addr(2) AND Addr(0) AND Addr(9) AND Addr(8) AND 
	Addr(7) AND Addr(15) AND Addr(13) AND Addr(12) AND Addr(11) AND 
	Addr(10) AND NOT Addr(1) AND NOT Addr(14) AND SpeedSW));
Data(3) <= Data_I(3) when Data_OE(3) = '1' else 'Z';
Data_OE(3) <= (RW AND PHI2 AND Addr(6) AND Addr(5) AND Addr(4) AND 
	Addr(3) AND Addr(2) AND Addr(9) AND Addr(8) AND Addr(7) AND 
	Addr(15) AND Addr(13) AND Addr(12) AND Addr(11) AND Addr(10) AND 
	NOT $OpTx$FX_SC$24);




NBuffCtl <= ((NRDS_OBUF.EXP)
	OR (NOT Addr(9) AND NOT Addr(13))
	OR (Addr(12) AND Addr(14))
	OR (NOT Addr(11) AND NOT Addr(14))
	OR (Addr(14) AND DskROMSW AND SwitchLatch(2))
	OR (Addr(14) AND NOT DskROMSW AND NOT SwitchLatch(2))
	OR (NOT Addr(13) AND Addr(10))
	OR (Addr(12) AND NOT Addr(10))
	OR (Addr(15) AND NOT Addr(12) AND NOT Addr(14))
	OR (Addr(8) AND NOT Addr(13))
	OR (NOT Addr(13) AND DskROMSW AND SwitchLatch(1))
	OR (NOT Addr(13) AND NOT DskROMSW AND NOT SwitchLatch(1))
	OR (Addr(6) AND Addr(5) AND Addr(4) AND Addr(3) AND 
	Addr(9) AND Addr(8) AND Addr(7) AND NOT Addr(14))
	OR (Addr(6) AND Addr(5) AND Addr(4) AND Addr(2) AND 
	Addr(9) AND Addr(8) AND Addr(7) AND NOT Addr(14)));


NRAMCS <= ((Addr(9) AND NOT Addr(8) AND NOT Addr(13) AND NOT Addr(12) AND 
	Addr(11) AND NOT Addr(10) AND NOT Addr(14) AND DskROMSW AND SwitchLatch(1))
	OR (Addr(9) AND NOT Addr(8) AND NOT Addr(13) AND NOT Addr(12) AND 
	Addr(11) AND NOT Addr(10) AND NOT Addr(14) AND NOT DskROMSW AND NOT SwitchLatch(1))
	OR (Addr(15) AND NOT Addr(13))
	OR (Addr(15) AND Addr(12))
	OR (Addr(15) AND Addr(14))
	OR (Addr(15) AND NOT $OpTx$FX_DC$36)
	OR (Addr(13) AND Addr(12) AND Addr(14) AND SwitchLatch(0)));


NRDS <= NOT ((RW AND PHI2));


NROMCS <= NOT (((Addr(15) AND NOT Addr(13) AND Addr(14))
	OR (Addr(15) AND Addr(12) AND Addr(14))
	OR (Addr(15) AND Addr(14) AND DskROMSW AND SwitchLatch(2))
	OR (Addr(15) AND Addr(14) AND NOT DskROMSW AND NOT SwitchLatch(2))
	OR (Addr(15) AND Addr(13) AND NOT Addr(12) AND NOT Addr(14) AND 
	NOT $OpTx$FX_DC$36)));


NWDS <= NOT ((NOT RW AND PHI2));


RA(12) <= NOT (((NOT Addr(15) AND NOT Addr(12) AND NOT NRAMCS)
	OR (NOT Addr(15) AND NRAMCS AND NOT RomLatch_0)
	OR (NOT Addr(14) AND NRAMCS AND NOT RomLatch_0)
	OR (Addr(15) AND NOT Addr(12) AND Addr(14) AND NRAMCS)));


RA(13) <= NOT (((NOT Addr(15) AND NOT Addr(13) AND NOT NRAMCS)
	OR (NOT Addr(15) AND NRAMCS AND NOT RomLatch_1)
	OR (NOT Addr(14) AND NRAMCS AND NOT RomLatch_1)
	OR (Addr(15) AND NOT Addr(13) AND Addr(14) AND NRAMCS)));


RA(14) <= NOT (((NOT Addr(15) AND NOT Addr(14) AND NOT NRAMCS)
	OR (NOT Addr(15) AND NRAMCS AND NOT RomLatch_2)
	OR (NOT Addr(14) AND NRAMCS AND NOT RomLatch_2)
	OR (Addr(15) AND Addr(14) AND NRAMCS AND DskROMSW AND 
	SwitchLatch(2))
	OR (Addr(15) AND Addr(14) AND NRAMCS AND NOT DskROMSW AND 
	NOT SwitchLatch(2))));


RA(15) <= ((NOT Addr(15) AND NRAMCS AND RomLatch_3)
	OR (NOT Addr(14) AND NRAMCS AND RomLatch_3));


RA(16) <= (Addr(15) AND Addr(14));

FDCPE_RomLatch_0: FDCPE port map (RomLatch_0,Data(0).PIN,RomLatch_0_C,'0','0');
RomLatch_0_C <= NOT ((NOT RW AND PHI2 AND Addr(6) AND Addr(5) AND Addr(4) AND 
	Addr(3) AND Addr(2) AND Addr(0) AND Addr(9) AND Addr(8) AND 
	Addr(7) AND Addr(15) AND Addr(13) AND Addr(12) AND Addr(11) AND 
	Addr(10) AND Addr(1) AND NOT Addr(14)));

FDCPE_RomLatch_1: FDCPE port map (RomLatch_1,Data(1).PIN,RomLatch_1_C,'0','0');
RomLatch_1_C <= NOT ((NOT RW AND PHI2 AND Addr(6) AND Addr(5) AND Addr(4) AND 
	Addr(3) AND Addr(2) AND Addr(0) AND Addr(9) AND Addr(8) AND 
	Addr(7) AND Addr(15) AND Addr(13) AND Addr(12) AND Addr(11) AND 
	Addr(10) AND Addr(1) AND NOT Addr(14)));

FDCPE_RomLatch_2: FDCPE port map (RomLatch_2,Data(2).PIN,RomLatch_2_C,'0','0');
RomLatch_2_C <= NOT ((NOT RW AND PHI2 AND Addr(6) AND Addr(5) AND Addr(4) AND 
	Addr(3) AND Addr(2) AND Addr(0) AND Addr(9) AND Addr(8) AND 
	Addr(7) AND Addr(15) AND Addr(13) AND Addr(12) AND Addr(11) AND 
	Addr(10) AND Addr(1) AND NOT Addr(14)));

FDCPE_RomLatch_3: FDCPE port map (RomLatch_3,Data(3).PIN,RomLatch_3_C,'0','0');
RomLatch_3_C <= NOT ((NOT RW AND PHI2 AND Addr(6) AND Addr(5) AND Addr(4) AND 
	Addr(3) AND Addr(2) AND Addr(0) AND Addr(9) AND Addr(8) AND 
	Addr(7) AND Addr(15) AND Addr(13) AND Addr(12) AND Addr(11) AND 
	Addr(10) AND Addr(1) AND NOT Addr(14)));

FDCPE_SwitchLatch0: FDCPE port map (SwitchLatch(0),Data(0).PIN,SwitchLatch_C(0),'0','0');
SwitchLatch_C(0) <= NOT ((NOT RW AND PHI2 AND Addr(6) AND Addr(5) AND Addr(4) AND 
	Addr(3) AND Addr(2) AND NOT Addr(0) AND Addr(9) AND Addr(8) AND 
	Addr(7) AND Addr(15) AND Addr(13) AND Addr(12) AND Addr(11) AND 
	Addr(10) AND Addr(1) AND NOT Addr(14)));

FDCPE_SwitchLatch1: FDCPE port map (SwitchLatch(1),Data(1).PIN,SwitchLatch_C(1),'0','0');
SwitchLatch_C(1) <= NOT ((NOT RW AND PHI2 AND Addr(6) AND Addr(5) AND Addr(4) AND 
	Addr(3) AND Addr(2) AND NOT Addr(0) AND Addr(9) AND Addr(8) AND 
	Addr(7) AND Addr(15) AND Addr(13) AND Addr(12) AND Addr(11) AND 
	Addr(10) AND Addr(1) AND NOT Addr(14)));

FDCPE_SwitchLatch2: FDCPE port map (SwitchLatch(2),Data(2).PIN,SwitchLatch_C(2),'0','0');
SwitchLatch_C(2) <= NOT ((NOT RW AND PHI2 AND Addr(6) AND Addr(5) AND Addr(4) AND 
	Addr(3) AND Addr(2) AND NOT Addr(0) AND Addr(9) AND Addr(8) AND 
	Addr(7) AND Addr(15) AND Addr(13) AND Addr(12) AND Addr(11) AND 
	Addr(10) AND Addr(1) AND NOT Addr(14)));

FDCPE_SwitchLatch3: FDCPE port map (SwitchLatch(3),Data(3).PIN,SwitchLatch_C(3),'0','0');
SwitchLatch_C(3) <= NOT ((NOT RW AND PHI2 AND Addr(6) AND Addr(5) AND Addr(4) AND 
	Addr(3) AND Addr(2) AND NOT Addr(0) AND Addr(9) AND Addr(8) AND 
	Addr(7) AND Addr(15) AND Addr(13) AND Addr(12) AND Addr(11) AND 
	Addr(10) AND Addr(1) AND NOT Addr(14)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9536XL-5-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XC9536XL-5-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 NRAMCS                           23 Addr<9>                       
  2 NROMCS                           24 TDO                           
  3 PHI2                             25 GND                           
  4 GND                              26 VCC                           
  5 NRDS                             27 Addr<13>                      
  6 DskROMSW                         28 Addr<8>                       
  7 NBuffCtl                         29 Addr<14>                      
  8 SpeedSW                          30 Addr<7>                       
  9 TDI                              31 Addr<15>                      
 10 TMS                              32 Addr<6>                       
 11 TCK                              33 Addr<5>                       
 12 NWDS                             34 Addr<4>                       
 13 RA<14>                           35 VCC                           
 14 RA<16>                           36 Addr<3>                       
 15 VCC                              37 Addr<2>                       
 16 RA<15>                           38 Data<3>                       
 17 GND                              39 Addr<1>                       
 18 RA<12>                           40 Data<2>                       
 19 Addr<11>                         41 Addr<0>                       
 20 RA<13>                           42 Data<1>                       
 21 Addr<10>                         43 Data<0>                       
 22 Addr<12>                         44 RW                            


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9536xl-5-VQ44
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
