// Seed: 1870672913
module module_0 ();
  type_2(
      1'b0 !== id_0, 1, 1, id_0
  );
  reg id_1;
  always @(posedge 1) begin
    id_1 <= id_0;
  end
endmodule
