#-----------------------------------------------------------
# Vivado v2023.2.1 (64-bit)
# SW Build 4081461 on Thu Dec 14 12:24:51 MST 2023
# IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
# SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
# Start of session at: Fri Feb  2 18:12:48 2024
# Process ID: 37620
# Current directory: C:/Users/User1/Documents/Work/Nexys-A7-100T-UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15568 C:\Users\User1\Documents\Work\Nexys-A7-100T-UART\UART_Demo.xpr
# Log file: C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/vivado.log
# Journal file: C:/Users/User1/Documents/Work/Nexys-A7-100T-UART\vivado.jou
# Running On: TWLAB-B, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 8, Host memory: 17111 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/DigitToSeg.v] -no_script -reset -force -quiet
remove_files  C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/DigitToSeg.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/sevensegdecoder.v] -no_script -reset -force -quiet
remove_files  C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/sevensegdecoder.v
file delete -force C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/sevensegdecoder.v
export_ip_user_files -of_objects  [get_files C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/segClkDevider.v] -no_script -reset -force -quiet
remove_files  C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/segClkDevider.v
file delete -force C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/segClkDevider.v
export_ip_user_files -of_objects  [get_files C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/packet_parser.v] -no_script -reset -force -quiet
remove_files  C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/packet_parser.v
file delete -force C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/packet_parser.v
export_ip_user_files -of_objects  [get_files C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/counter3bit.v] -no_script -reset -force -quiet
remove_files  C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/counter3bit.v
file delete -force C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/counter3bit.v
export_ip_user_files -of_objects  [get_files C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/decoder3_8.v] -no_script -reset -force -quiet
remove_files  C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/decoder3_8.v
file delete -force C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/decoder3_8.v
export_ip_user_files -of_objects  [get_files C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/mux4_4bus.v] -no_script -reset -force -quiet
remove_files  C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/mux4_4bus.v
file delete -force C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/mux4_4bus.v
create_bd_design "uart_fifo"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins fifo_generator_0/clk]
delete_bd_objs [get_bd_nets clk_wiz_clk_out1] [get_bd_cells clk_wiz]
open_bd_design {C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/bd/uart_fifo/uart_fifo.bd}
delete_bd_objs [get_bd_cells fifo_generator_0]
open_bd_design {C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/bd/uart_fifo/uart_fifo.bd}
export_ip_user_files -of_objects  [get_files C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/bd/uart_fifo/uart_fifo.bd] -no_script -reset -force -quiet
remove_files  C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/bd/uart_fifo/uart_fifo.bd
file delete -force C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/bd/uart_fifo
file delete -force c:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.gen/sources_1/bd/uart_fifo
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name uart_fifo
set_property -dict [list \
  CONFIG.Data_Count {true} \
  CONFIG.Input_Data_Width {8} \
  CONFIG.Valid_Flag {true} \
] [get_ips uart_fifo]
generate_target {instantiation_template} [get_files c:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/ip/uart_fifo/uart_fifo.xci]
generate_target all [get_files  c:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/ip/uart_fifo/uart_fifo.xci]
catch { config_ip_cache -export [get_ips -all uart_fifo] }
export_ip_user_files -of_objects [get_files c:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/ip/uart_fifo/uart_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/ip/uart_fifo/uart_fifo.xci]
launch_runs uart_fifo_synth_1 -jobs 4
wait_on_run uart_fifo_synth_1
export_simulation -of_objects [get_files c:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/ip/uart_fifo/uart_fifo.xci] -directory C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.ip_user_files -ipstatic_source_dir C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.cache/compile_simlib/modelsim} {questa=C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.cache/compile_simlib/questa} {riviera=C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.cache/compile_simlib/riviera} {activehdl=C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
synth_design -top UARTdemo -part xc7a100tcsg324-1 -lint 
launch_runs synth_1 -jobs 4
wait_on_run synth_1
file mkdir C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/constrs_1
file mkdir C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/constrs_1/new
close [ open C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/constrs_1/new/UARTDemo.xdc w ]
add_files -fileset constrs_1 C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.srcs/constrs_1/new/UARTDemo.xdc
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.runs/impl_1/UARTdemo.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.runs/impl_1/UARTdemo.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210292B9CFBEA}
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.runs/impl_1/UARTdemo.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/User1/Documents/Work/Nexys-A7-100T-UART/UART_Demo.runs/impl_1/UARTdemo.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
