{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770869032873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770869032873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 11 23:03:52 2026 " "Processing started: Wed Feb 11 23:03:52 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770869032873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770869032873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770869032873 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1770869033172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1770869033173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_R vga_r top.sv(14) " "Verilog HDL Declaration information at top.sv(14): object \"VGA_R\" differs only in case from object \"vga_r\" in the same scope" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1770869038823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_G vga_g top.sv(15) " "Verilog HDL Declaration information at top.sv(15): object \"VGA_G\" differs only in case from object \"vga_g\" in the same scope" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1770869038824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_B vga_b top.sv(16) " "Verilog HDL Declaration information at top.sv(16): object \"VGA_B\" differs only in case from object \"vga_b\" in the same scope" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1770869038824 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.sv 8 8 " "Using design file top.sv, which is not specified as a design file for the current project, but contains definitions for 8 design units and 8 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770869038827 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_uart " "Found entity 2: vga_uart" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770869038827 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_mem " "Found entity 3: vga_mem" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770869038827 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga " "Found entity 4: vga" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770869038827 ""} { "Info" "ISGN_ENTITY_NAME" "5 dp_ram_async_read " "Found entity 5: dp_ram_async_read" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770869038827 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_wrapper " "Found entity 6: uart_wrapper" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 456 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770869038827 ""} { "Info" "ISGN_ENTITY_NAME" "7 UART_RX " "Found entity 7: UART_RX" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 520 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770869038827 ""} { "Info" "ISGN_ENTITY_NAME" "8 UART_TX " "Found entity 8: UART_TX" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770869038827 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1770869038827 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1770869038830 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 top.sv(6) " "Output port \"HEX5\" at top.sv(6) has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1770869038834 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 top.sv(7) " "Output port \"HEX4\" at top.sv(7) has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1770869038834 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 top.sv(8) " "Output port \"HEX3\" at top.sv(8) has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1770869038834 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 top.sv(9) " "Output port \"HEX2\" at top.sv(9) has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1770869038834 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 top.sv(10) " "Output port \"HEX1\" at top.sv(10) has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1770869038834 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 top.sv(11) " "Output port \"HEX0\" at top.sv(11) has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1770869038834 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_uart vga_uart:VGA_UART " "Elaborating entity \"vga_uart\" for hierarchy \"vga_uart:VGA_UART\"" {  } { { "top.sv" "VGA_UART" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770869038881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 top.sv(152) " "Verilog HDL assignment warning at top.sv(152): truncated value with size 32 to match size of target (17)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770869038882 "|top|vga_uart:VGA_UART"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx top.sv(89) " "Output port \"tx\" at top.sv(89) has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1770869038884 "|top|vga_uart:VGA_UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mem vga_uart:VGA_UART\|vga_mem:VGA " "Elaborating entity \"vga_mem\" for hierarchy \"vga_uart:VGA_UART\|vga_mem:VGA\"" {  } { { "top.sv" "VGA" { Text "C:/Github/SVML/Quartus_Project/top.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770869038898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 top.sv(279) " "Verilog HDL assignment warning at top.sv(279): truncated value with size 32 to match size of target (9)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770869038899 "|top|vga_uart:VGA_UART|vga_mem:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(280) " "Verilog HDL assignment warning at top.sv(280): truncated value with size 32 to match size of target (8)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770869038899 "|top|vga_uart:VGA_UART|vga_mem:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 top.sv(281) " "Verilog HDL assignment warning at top.sv(281): truncated value with size 32 to match size of target (17)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770869038899 "|top|vga_uart:VGA_UART|vga_mem:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga_uart:VGA_UART\|vga_mem:VGA\|vga:VGA " "Elaborating entity \"vga\" for hierarchy \"vga_uart:VGA_UART\|vga_mem:VGA\|vga:VGA\"" {  } { { "top.sv" "VGA" { Text "C:/Github/SVML/Quartus_Project/top.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770869038907 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(365) " "Verilog HDL assignment warning at top.sv(365): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770869038908 "|top|vga_uart:VGA_UART|vga_mem:VGA|vga:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top.sv(389) " "Verilog HDL assignment warning at top.sv(389): truncated value with size 32 to match size of target (10)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770869038908 "|top|vga_uart:VGA_UART|vga_mem:VGA|vga:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top.sv(393) " "Verilog HDL assignment warning at top.sv(393): truncated value with size 32 to match size of target (10)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770869038908 "|top|vga_uart:VGA_UART|vga_mem:VGA|vga:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(399) " "Verilog HDL assignment warning at top.sv(399): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770869038909 "|top|vga_uart:VGA_UART|vga_mem:VGA|vga:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(400) " "Verilog HDL assignment warning at top.sv(400): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770869038909 "|top|vga_uart:VGA_UART|vga_mem:VGA|vga:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(403) " "Verilog HDL assignment warning at top.sv(403): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770869038909 "|top|vga_uart:VGA_UART|vga_mem:VGA|vga:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(405) " "Verilog HDL assignment warning at top.sv(405): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770869038909 "|top|vga_uart:VGA_UART|vga_mem:VGA|vga:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(406) " "Verilog HDL assignment warning at top.sv(406): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770869038909 "|top|vga_uart:VGA_UART|vga_mem:VGA|vga:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(407) " "Verilog HDL assignment warning at top.sv(407): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770869038909 "|top|vga_uart:VGA_UART|vga_mem:VGA|vga:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top.sv(410) " "Verilog HDL assignment warning at top.sv(410): truncated value with size 32 to match size of target (10)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770869038909 "|top|vga_uart:VGA_UART|vga_mem:VGA|vga:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top.sv(411) " "Verilog HDL assignment warning at top.sv(411): truncated value with size 32 to match size of target (10)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770869038910 "|top|vga_uart:VGA_UART|vga_mem:VGA|vga:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_ram_async_read vga_uart:VGA_UART\|vga_mem:VGA\|dp_ram_async_read:RAM " "Elaborating entity \"dp_ram_async_read\" for hierarchy \"vga_uart:VGA_UART\|vga_mem:VGA\|dp_ram_async_read:RAM\"" {  } { { "top.sv" "RAM" { Text "C:/Github/SVML/Quartus_Project/top.sv" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770869038922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wrapper vga_uart:VGA_UART\|uart_wrapper:UART " "Elaborating entity \"uart_wrapper\" for hierarchy \"vga_uart:VGA_UART\|uart_wrapper:UART\"" {  } { { "top.sv" "UART" { Text "C:/Github/SVML/Quartus_Project/top.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770869039225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX vga_uart:VGA_UART\|uart_wrapper:UART\|UART_TX:UART_TX1 " "Elaborating entity \"UART_TX\" for hierarchy \"vga_uart:VGA_UART\|uart_wrapper:UART\|UART_TX:UART_TX1\"" {  } { { "top.sv" "UART_TX1" { Text "C:/Github/SVML/Quartus_Project/top.sv" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770869039230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(741) " "Verilog HDL assignment warning at top.sv(741): truncated value with size 32 to match size of target (8)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770869039231 "|top|vga_uart:VGA_UART|uart_wrapper:UART|UART_TX:UART_TX1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(751) " "Verilog HDL assignment warning at top.sv(751): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770869039231 "|top|vga_uart:VGA_UART|uart_wrapper:UART|UART_TX:UART_TX1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX vga_uart:VGA_UART\|uart_wrapper:UART\|UART_RX:UART_RX1 " "Elaborating entity \"UART_RX\" for hierarchy \"vga_uart:VGA_UART\|uart_wrapper:UART\|UART_RX:UART_RX1\"" {  } { { "top.sv" "UART_RX1" { Text "C:/Github/SVML/Quartus_Project/top.sv" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770869039238 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(599) " "Verilog HDL assignment warning at top.sv(599): truncated value with size 32 to match size of target (8)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770869039239 "|top|vga_uart:VGA_UART|uart_wrapper:UART|UART_RX:UART_RX1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(608) " "Verilog HDL assignment warning at top.sv(608): truncated value with size 32 to match size of target (8)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770869039239 "|top|vga_uart:VGA_UART|uart_wrapper:UART|UART_RX:UART_RX1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(616) " "Verilog HDL assignment warning at top.sv(616): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770869039239 "|top|vga_uart:VGA_UART|uart_wrapper:UART|UART_RX:UART_RX1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(631) " "Verilog HDL assignment warning at top.sv(631): truncated value with size 32 to match size of target (8)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770869039239 "|top|vga_uart:VGA_UART|uart_wrapper:UART|UART_RX:UART_RX1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vga_uart:VGA_UART\|vga_mem:VGA\|dp_ram_async_read:RAM\|mem " "RAM logic \"vga_uart:VGA_UART\|vga_mem:VGA\|dp_ram_async_read:RAM\|mem\" is uninferred due to asynchronous read logic" {  } { { "top.sv" "mem" { Text "C:/Github/SVML/Quartus_Project/top.sv" 435 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1770869039461 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1770869039461 ""}
{ "Error" "EINFER_UNCONVERTED_LARGE_RAMS" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276003 "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1770869039517 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1770869039530 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Github/SVML/Quartus_Project/output_files/top.map.smsg " "Generated suppressed messages file C:/Github/SVML/Quartus_Project/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770869039564 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770869039615 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 11 23:03:59 2026 " "Processing ended: Wed Feb 11 23:03:59 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770869039615 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770869039615 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770869039615 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770869039615 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 31 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 31 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770869040334 ""}
