#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24b8f20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24b90b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x24b0ad0 .functor NOT 1, L_0x24e94c0, C4<0>, C4<0>, C4<0>;
L_0x24e9220 .functor XOR 1, L_0x24e90c0, L_0x24e9180, C4<0>, C4<0>;
L_0x24e93b0 .functor XOR 1, L_0x24e9220, L_0x24e92e0, C4<0>, C4<0>;
v0x24e6990_0 .net *"_ivl_10", 0 0, L_0x24e92e0;  1 drivers
v0x24e6a90_0 .net *"_ivl_12", 0 0, L_0x24e93b0;  1 drivers
v0x24e6b70_0 .net *"_ivl_2", 0 0, L_0x24e8a50;  1 drivers
v0x24e6c30_0 .net *"_ivl_4", 0 0, L_0x24e90c0;  1 drivers
v0x24e6d10_0 .net *"_ivl_6", 0 0, L_0x24e9180;  1 drivers
v0x24e6e40_0 .net *"_ivl_8", 0 0, L_0x24e9220;  1 drivers
v0x24e6f20_0 .net "a", 0 0, v0x24e46a0_0;  1 drivers
v0x24e6fc0_0 .net "b", 0 0, v0x24e4740_0;  1 drivers
v0x24e7060_0 .net "c", 0 0, v0x24e47e0_0;  1 drivers
v0x24e7100_0 .var "clk", 0 0;
v0x24e71a0_0 .net "d", 0 0, v0x24e4920_0;  1 drivers
v0x24e7240_0 .net "q_dut", 0 0, L_0x24e8f60;  1 drivers
v0x24e72e0_0 .net "q_ref", 0 0, L_0x24e7a90;  1 drivers
v0x24e7380_0 .var/2u "stats1", 159 0;
v0x24e7420_0 .var/2u "strobe", 0 0;
v0x24e74c0_0 .net "tb_match", 0 0, L_0x24e94c0;  1 drivers
v0x24e7580_0 .net "tb_mismatch", 0 0, L_0x24b0ad0;  1 drivers
v0x24e7750_0 .net "wavedrom_enable", 0 0, v0x24e4a10_0;  1 drivers
v0x24e77f0_0 .net "wavedrom_title", 511 0, v0x24e4ab0_0;  1 drivers
L_0x24e8a50 .concat [ 1 0 0 0], L_0x24e7a90;
L_0x24e90c0 .concat [ 1 0 0 0], L_0x24e7a90;
L_0x24e9180 .concat [ 1 0 0 0], L_0x24e8f60;
L_0x24e92e0 .concat [ 1 0 0 0], L_0x24e7a90;
L_0x24e94c0 .cmp/eeq 1, L_0x24e8a50, L_0x24e93b0;
S_0x24b9240 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x24b90b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x24a5ea0 .functor NOT 1, v0x24e46a0_0, C4<0>, C4<0>, C4<0>;
L_0x24b99a0 .functor XOR 1, L_0x24a5ea0, v0x24e4740_0, C4<0>, C4<0>;
L_0x24b0b40 .functor XOR 1, L_0x24b99a0, v0x24e47e0_0, C4<0>, C4<0>;
L_0x24e7a90 .functor XOR 1, L_0x24b0b40, v0x24e4920_0, C4<0>, C4<0>;
v0x24b0d40_0 .net *"_ivl_0", 0 0, L_0x24a5ea0;  1 drivers
v0x24b0de0_0 .net *"_ivl_2", 0 0, L_0x24b99a0;  1 drivers
v0x24a5ff0_0 .net *"_ivl_4", 0 0, L_0x24b0b40;  1 drivers
v0x24a6090_0 .net "a", 0 0, v0x24e46a0_0;  alias, 1 drivers
v0x24e3a60_0 .net "b", 0 0, v0x24e4740_0;  alias, 1 drivers
v0x24e3b70_0 .net "c", 0 0, v0x24e47e0_0;  alias, 1 drivers
v0x24e3c30_0 .net "d", 0 0, v0x24e4920_0;  alias, 1 drivers
v0x24e3cf0_0 .net "q", 0 0, L_0x24e7a90;  alias, 1 drivers
S_0x24e3e50 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x24b90b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x24e46a0_0 .var "a", 0 0;
v0x24e4740_0 .var "b", 0 0;
v0x24e47e0_0 .var "c", 0 0;
v0x24e4880_0 .net "clk", 0 0, v0x24e7100_0;  1 drivers
v0x24e4920_0 .var "d", 0 0;
v0x24e4a10_0 .var "wavedrom_enable", 0 0;
v0x24e4ab0_0 .var "wavedrom_title", 511 0;
E_0x24b3e80/0 .event negedge, v0x24e4880_0;
E_0x24b3e80/1 .event posedge, v0x24e4880_0;
E_0x24b3e80 .event/or E_0x24b3e80/0, E_0x24b3e80/1;
E_0x24b40d0 .event posedge, v0x24e4880_0;
E_0x249e9f0 .event negedge, v0x24e4880_0;
S_0x24e41a0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x24e3e50;
 .timescale -12 -12;
v0x24e43a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x24e44a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x24e3e50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24e4c10 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x24b90b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x24e7bc0 .functor NOT 1, v0x24e46a0_0, C4<0>, C4<0>, C4<0>;
L_0x24e7c30 .functor NOT 1, v0x24e47e0_0, C4<0>, C4<0>, C4<0>;
L_0x24e7cc0 .functor AND 1, L_0x24e7bc0, L_0x24e7c30, C4<1>, C4<1>;
L_0x24e7d80 .functor NOT 1, v0x24e4920_0, C4<0>, C4<0>, C4<0>;
L_0x24e7e20 .functor AND 1, L_0x24e7cc0, L_0x24e7d80, C4<1>, C4<1>;
L_0x24e7f30 .functor NOT 1, v0x24e4740_0, C4<0>, C4<0>, C4<0>;
L_0x24e7fe0 .functor NOT 1, v0x24e47e0_0, C4<0>, C4<0>, C4<0>;
L_0x24e8050 .functor AND 1, L_0x24e7f30, L_0x24e7fe0, C4<1>, C4<1>;
L_0x24e81b0 .functor NOT 1, v0x24e4920_0, C4<0>, C4<0>, C4<0>;
L_0x24e8220 .functor AND 1, L_0x24e8050, L_0x24e81b0, C4<1>, C4<1>;
L_0x24e8390 .functor OR 1, L_0x24e7e20, L_0x24e8220, C4<0>, C4<0>;
L_0x24e8450 .functor NOT 1, v0x24e4740_0, C4<0>, C4<0>, C4<0>;
L_0x24e8530 .functor NOT 1, v0x24e46a0_0, C4<0>, C4<0>, C4<0>;
L_0x24e85a0 .functor AND 1, L_0x24e8450, L_0x24e8530, C4<1>, C4<1>;
L_0x24e84c0 .functor NOT 1, v0x24e47e0_0, C4<0>, C4<0>, C4<0>;
L_0x24e8730 .functor AND 1, L_0x24e85a0, L_0x24e84c0, C4<1>, C4<1>;
L_0x24e88d0 .functor OR 1, L_0x24e8390, L_0x24e8730, C4<0>, C4<0>;
L_0x24e89e0 .functor NOT 1, v0x24e4740_0, C4<0>, C4<0>, C4<0>;
L_0x24e8af0 .functor NOT 1, v0x24e46a0_0, C4<0>, C4<0>, C4<0>;
L_0x24e8b60 .functor AND 1, L_0x24e89e0, L_0x24e8af0, C4<1>, C4<1>;
L_0x24e8d20 .functor NOT 1, v0x24e4920_0, C4<0>, C4<0>, C4<0>;
L_0x24e8d90 .functor AND 1, L_0x24e8b60, L_0x24e8d20, C4<1>, C4<1>;
L_0x24e8f60 .functor OR 1, L_0x24e88d0, L_0x24e8d90, C4<0>, C4<0>;
v0x24e4f00_0 .net *"_ivl_0", 0 0, L_0x24e7bc0;  1 drivers
v0x24e4fe0_0 .net *"_ivl_10", 0 0, L_0x24e7f30;  1 drivers
v0x24e50c0_0 .net *"_ivl_12", 0 0, L_0x24e7fe0;  1 drivers
v0x24e51b0_0 .net *"_ivl_14", 0 0, L_0x24e8050;  1 drivers
v0x24e5290_0 .net *"_ivl_16", 0 0, L_0x24e81b0;  1 drivers
v0x24e53c0_0 .net *"_ivl_18", 0 0, L_0x24e8220;  1 drivers
v0x24e54a0_0 .net *"_ivl_2", 0 0, L_0x24e7c30;  1 drivers
v0x24e5580_0 .net *"_ivl_20", 0 0, L_0x24e8390;  1 drivers
v0x24e5660_0 .net *"_ivl_22", 0 0, L_0x24e8450;  1 drivers
v0x24e5740_0 .net *"_ivl_24", 0 0, L_0x24e8530;  1 drivers
v0x24e5820_0 .net *"_ivl_26", 0 0, L_0x24e85a0;  1 drivers
v0x24e5900_0 .net *"_ivl_28", 0 0, L_0x24e84c0;  1 drivers
v0x24e59e0_0 .net *"_ivl_30", 0 0, L_0x24e8730;  1 drivers
v0x24e5ac0_0 .net *"_ivl_32", 0 0, L_0x24e88d0;  1 drivers
v0x24e5ba0_0 .net *"_ivl_34", 0 0, L_0x24e89e0;  1 drivers
v0x24e5c80_0 .net *"_ivl_36", 0 0, L_0x24e8af0;  1 drivers
v0x24e5d60_0 .net *"_ivl_38", 0 0, L_0x24e8b60;  1 drivers
v0x24e5e40_0 .net *"_ivl_4", 0 0, L_0x24e7cc0;  1 drivers
v0x24e5f20_0 .net *"_ivl_40", 0 0, L_0x24e8d20;  1 drivers
v0x24e6000_0 .net *"_ivl_42", 0 0, L_0x24e8d90;  1 drivers
v0x24e60e0_0 .net *"_ivl_6", 0 0, L_0x24e7d80;  1 drivers
v0x24e61c0_0 .net *"_ivl_8", 0 0, L_0x24e7e20;  1 drivers
v0x24e62a0_0 .net "a", 0 0, v0x24e46a0_0;  alias, 1 drivers
v0x24e6340_0 .net "b", 0 0, v0x24e4740_0;  alias, 1 drivers
v0x24e6430_0 .net "c", 0 0, v0x24e47e0_0;  alias, 1 drivers
v0x24e6520_0 .net "d", 0 0, v0x24e4920_0;  alias, 1 drivers
v0x24e6610_0 .net "q", 0 0, L_0x24e8f60;  alias, 1 drivers
S_0x24e6770 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x24b90b0;
 .timescale -12 -12;
E_0x24b3c20 .event anyedge, v0x24e7420_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24e7420_0;
    %nor/r;
    %assign/vec4 v0x24e7420_0, 0;
    %wait E_0x24b3c20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24e3e50;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e4920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e47e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e4740_0, 0;
    %assign/vec4 v0x24e46a0_0, 0;
    %wait E_0x249e9f0;
    %wait E_0x24b40d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e4920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e47e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e4740_0, 0;
    %assign/vec4 v0x24e46a0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24b3e80;
    %load/vec4 v0x24e46a0_0;
    %load/vec4 v0x24e4740_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x24e47e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x24e4920_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e4920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e47e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e4740_0, 0;
    %assign/vec4 v0x24e46a0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x24e44a0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24b3e80;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x24e4920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e47e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e4740_0, 0;
    %assign/vec4 v0x24e46a0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x24b90b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24e7100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24e7420_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x24b90b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x24e7100_0;
    %inv;
    %store/vec4 v0x24e7100_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x24b90b0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24e4880_0, v0x24e7580_0, v0x24e6f20_0, v0x24e6fc0_0, v0x24e7060_0, v0x24e71a0_0, v0x24e72e0_0, v0x24e7240_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x24b90b0;
T_7 ;
    %load/vec4 v0x24e7380_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x24e7380_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24e7380_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x24e7380_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24e7380_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24e7380_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24e7380_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x24b90b0;
T_8 ;
    %wait E_0x24b3e80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24e7380_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e7380_0, 4, 32;
    %load/vec4 v0x24e74c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x24e7380_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e7380_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24e7380_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e7380_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x24e72e0_0;
    %load/vec4 v0x24e72e0_0;
    %load/vec4 v0x24e7240_0;
    %xor;
    %load/vec4 v0x24e72e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x24e7380_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e7380_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x24e7380_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e7380_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/circuit2/iter0/response19/top_module.sv";
