
*** Running vivado
    with args -log Ultra96.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Ultra96.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Ultra96.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2068.160 ; gain = 2.016 ; free physical = 10334 ; free virtual = 11732
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2068.160 ; gain = 0.000 ; free physical = 10207 ; free virtual = 11649
Command: link_design -top Ultra96 -part xczu3eg-sbva484-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-454] Reading design checkpoint '/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/UART_TEST_zynq_ultra_ps_e_0_1.dcp' for cell 'uart_test_wrapper/UART_TEST_i/zynq'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2617.469 ; gain = 0.000 ; free physical = 8702 ; free virtual = 10305
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/UART_TEST_zynq_ultra_ps_e_0_1.xdc] for cell 'uart_test_wrapper/UART_TEST_i/zynq/inst'
Finished Parsing XDC File [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/UART_TEST_zynq_ultra_ps_e_0_1.xdc] for cell 'uart_test_wrapper/UART_TEST_i/zynq/inst'
Parsing XDC File [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc]
WARNING: [Vivado 12-584] No ports matched 'BT_HCI_CTS'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BT_HCI_RTS'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RADIO_LED0'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RADIO_LED1'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_C_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_C_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D0_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D0_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D1_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D1_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D2_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D2_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D3_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D3_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_C_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_C_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_D0_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_D0_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_D1_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_D1_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_CLK_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_CLK_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D0_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D0_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D1_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D1_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D2_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D2_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D3_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D3_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HSIC_DATA'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HSIC_STR'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_MCLK'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_MCLK'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FAN_PWM'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_1'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_2'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_3'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_4'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_5'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_6'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_7'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_8'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_9'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_10'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_11'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_12'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_13'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_14'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_15'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 65]]'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 66]]'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIO36_PS_GPIO1_0'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS_DDR_CAA0'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.426 ; gain = 0.000 ; free physical = 9761 ; free virtual = 11517
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 54 Warnings, 54 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 2745.426 ; gain = 677.266 ; free physical = 9761 ; free virtual = 11517
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2777.047 ; gain = 31.621 ; free physical = 9702 ; free virtual = 11467

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 163fd02a7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2836.859 ; gain = 59.812 ; free physical = 4382 ; free virtual = 6174

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22b96d6f4

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3005.734 ; gain = 0.000 ; free physical = 4216 ; free virtual = 6014
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 264 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e6acd344

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3005.734 ; gain = 0.000 ; free physical = 4216 ; free virtual = 6014
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16f41a901

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3005.734 ; gain = 0.000 ; free physical = 4216 ; free virtual = 6014
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 27 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 16f41a901

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3005.734 ; gain = 0.000 ; free physical = 4216 ; free virtual = 6014
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16f41a901

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3005.734 ; gain = 0.000 ; free physical = 4215 ; free virtual = 6013
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16f41a901

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3005.734 ; gain = 0.000 ; free physical = 4215 ; free virtual = 6013
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             264  |                                              0  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |               0  |              27  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3005.734 ; gain = 0.000 ; free physical = 4215 ; free virtual = 6013
Ending Logic Optimization Task | Checksum: 1a6e5aceb

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3005.734 ; gain = 0.000 ; free physical = 4215 ; free virtual = 6013

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a6e5aceb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3017.609 ; gain = 11.875 ; free physical = 4214 ; free virtual = 6013

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a6e5aceb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3017.609 ; gain = 0.000 ; free physical = 4214 ; free virtual = 6013

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3017.609 ; gain = 0.000 ; free physical = 4214 ; free virtual = 6013
Ending Netlist Obfuscation Task | Checksum: 1a6e5aceb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3017.609 ; gain = 0.000 ; free physical = 4214 ; free virtual = 6013
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 54 Warnings, 54 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 3017.609 ; gain = 272.184 ; free physical = 4214 ; free virtual = 6013
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3063.566 ; gain = 5.938 ; free physical = 4209 ; free virtual = 6011
INFO: [Common 17-1381] The checkpoint '/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/impl_1/Ultra96_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Ultra96_drc_opted.rpt -pb Ultra96_drc_opted.pb -rpx Ultra96_drc_opted.rpx
Command: report_drc -file Ultra96_drc_opted.rpt -pb Ultra96_drc_opted.pb -rpx Ultra96_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/impl_1/Ultra96_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3196.641 ; gain = 0.000 ; free physical = 4172 ; free virtual = 5975
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1487d68ff

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3196.641 ; gain = 0.000 ; free physical = 4172 ; free virtual = 5975
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3196.641 ; gain = 0.000 ; free physical = 4172 ; free virtual = 5975

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 183f1aeb6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 4262.945 ; gain = 1066.305 ; free physical = 3230 ; free virtual = 5188

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21a657a7d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3180 ; free virtual = 5144

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21a657a7d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3180 ; free virtual = 5144
Phase 1 Placer Initialization | Checksum: 21a657a7d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3180 ; free virtual = 5144

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 200319243

Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3178 ; free virtual = 5142

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 200319243

Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3177 ; free virtual = 5141

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 200319243

Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3172 ; free virtual = 5136

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1bf112cfb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3171 ; free virtual = 5135

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1bf112cfb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3171 ; free virtual = 5135
Phase 2.1.1 Partition Driven Placement | Checksum: 1bf112cfb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3171 ; free virtual = 5135
Phase 2.1 Floorplanning | Checksum: 1c7b801fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3171 ; free virtual = 5135

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 3161 ; free virtual = 5129

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 19bdfbd08

Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3163 ; free virtual = 5131
Phase 2.2 Global Placement Core | Checksum: 19915e624

Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3160 ; free virtual = 5128
Phase 2 Global Placement | Checksum: 19915e624

Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3160 ; free virtual = 5128

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19915e624

Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3160 ; free virtual = 5128

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b2419a58

Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3162 ; free virtual = 5131

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b2419a58

Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3163 ; free virtual = 5134

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 210a77abd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3155 ; free virtual = 5126

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 24820853b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3157 ; free virtual = 5129

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 1a5d72a5a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3144 ; free virtual = 5117
Phase 3.4 Small Shape DP | Checksum: 1835cbdf1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3152 ; free virtual = 5125

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1835cbdf1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3152 ; free virtual = 5125

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1835cbdf1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3152 ; free virtual = 5125
Phase 3 Detail Placement | Checksum: 1835cbdf1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3152 ; free virtual = 5125

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11cfe74fb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.995 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 149c631b6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 3148 ; free virtual = 5121
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 13a42ccfa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 3148 ; free virtual = 5121
Phase 4.1.1.1 BUFG Insertion | Checksum: 11cfe74fb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3148 ; free virtual = 5121
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.995. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ee044765

Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3148 ; free virtual = 5121
Phase 4.1 Post Commit Optimization | Checksum: ee044765

Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3148 ; free virtual = 5121

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ee044765

Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3150 ; free virtual = 5124
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 3140 ; free virtual = 5115

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 176cae818

Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3140 ; free virtual = 5115

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 3140 ; free virtual = 5115
Phase 4.4 Final Placement Cleanup | Checksum: 11887a3a1

Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3140 ; free virtual = 5115
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11887a3a1

Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3140 ; free virtual = 5115
Ending Placer Task | Checksum: 1065de54a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 4294.961 ; gain = 1098.320 ; free physical = 3140 ; free virtual = 5115
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 54 Warnings, 54 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 4294.961 ; gain = 1104.223 ; free physical = 3170 ; free virtual = 5145
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 3156 ; free virtual = 5135
INFO: [Common 17-1381] The checkpoint '/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/impl_1/Ultra96_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Ultra96_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 3149 ; free virtual = 5127
INFO: [runtcl-4] Executing : report_utilization -file Ultra96_utilization_placed.rpt -pb Ultra96_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Ultra96_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 3158 ; free virtual = 5136
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 54 Warnings, 54 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 3146 ; free virtual = 5129
INFO: [Common 17-1381] The checkpoint '/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/impl_1/Ultra96_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 31a08731 ConstDB: 0 ShapeSum: 4bf6bd66 RouteDB: 88c6a0b3

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.41 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 3039 ; free virtual = 5025
Phase 1 Build RT Design | Checksum: 11b927951

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 3013 ; free virtual = 5005
Post Restoration Checksum: NetGraph: 6a22823b NumContArr: cc0d05ed Constraints: 6c007f8 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13cef9020

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 3014 ; free virtual = 5007

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13cef9020

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 2972 ; free virtual = 4967

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13cef9020

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 2972 ; free virtual = 4967

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: cef079b6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 2965 ; free virtual = 4962

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 16ac0060b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 2965 ; free virtual = 4962
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.066  | TNS=0.000  | WHS=0.066  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 15b8e1450

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 2965 ; free virtual = 4962

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1736c9101

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 2957 ; free virtual = 4954

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.951  | TNS=0.000  | WHS=0.063  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 111f46251

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 2959 ; free virtual = 4956

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 111f46251

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 2959 ; free virtual = 4956
Phase 4 Rip-up And Reroute | Checksum: 111f46251

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 2959 ; free virtual = 4956

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 111f46251

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 2961 ; free virtual = 4958

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 111f46251

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 2961 ; free virtual = 4958
Phase 5 Delay and Skew Optimization | Checksum: 111f46251

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 2961 ; free virtual = 4958

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ffdc41df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 2961 ; free virtual = 4958
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.951  | TNS=0.000  | WHS=0.063  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ffdc41df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 2961 ; free virtual = 4958
Phase 6 Post Hold Fix | Checksum: 1ffdc41df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 2961 ; free virtual = 4958

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00425133 %
  Global Horizontal Routing Utilization  = 0.000738771 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ffdc41df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 2960 ; free virtual = 4957

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ffdc41df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 2959 ; free virtual = 4956

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ffdc41df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 2959 ; free virtual = 4956

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.951  | TNS=0.000  | WHS=0.063  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ffdc41df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 2960 ; free virtual = 4957
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 3004 ; free virtual = 5001

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 54 Warnings, 54 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 3004 ; free virtual = 5001
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4294.961 ; gain = 0.000 ; free physical = 2995 ; free virtual = 4997
INFO: [Common 17-1381] The checkpoint '/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/impl_1/Ultra96_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Ultra96_drc_routed.rpt -pb Ultra96_drc_routed.pb -rpx Ultra96_drc_routed.rpx
Command: report_drc -file Ultra96_drc_routed.rpt -pb Ultra96_drc_routed.pb -rpx Ultra96_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/impl_1/Ultra96_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Ultra96_methodology_drc_routed.rpt -pb Ultra96_methodology_drc_routed.pb -rpx Ultra96_methodology_drc_routed.rpx
Command: report_methodology -file Ultra96_methodology_drc_routed.rpt -pb Ultra96_methodology_drc_routed.pb -rpx Ultra96_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/impl_1/Ultra96_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Ultra96_power_routed.rpt -pb Ultra96_power_summary_routed.pb -rpx Ultra96_power_routed.rpx
Command: report_power -file Ultra96_power_routed.rpt -pb Ultra96_power_summary_routed.pb -rpx Ultra96_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 54 Warnings, 54 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Ultra96_route_status.rpt -pb Ultra96_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Ultra96_timing_summary_routed.rpt -pb Ultra96_timing_summary_routed.pb -rpx Ultra96_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Ultra96_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Ultra96_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Ultra96_bus_skew_routed.rpt -pb Ultra96_bus_skew_routed.pb -rpx Ultra96_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Dec 15 18:19:11 2021...

*** Running vivado
    with args -log Ultra96.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Ultra96.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Ultra96.tcl -notrace
Command: open_checkpoint Ultra96_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2181.000 ; gain = 0.000 ; free physical = 5229 ; free virtual = 7234
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2555.520 ; gain = 0.000 ; free physical = 4270 ; free virtual = 6369
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2710.430 ; gain = 5.938 ; free physical = 4011 ; free virtual = 6107
Restored from archive | CPU: 0.720000 secs | Memory: 1.758820 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2710.430 ; gain = 5.938 ; free physical = 4011 ; free virtual = 6107
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.430 ; gain = 0.000 ; free physical = 4011 ; free virtual = 6108
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.1 (64-bit) build 2902540
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2710.430 ; gain = 529.430 ; free physical = 4011 ; free virtual = 6108
Command: write_bitstream -force Ultra96.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Ultra96.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Dec 15 18:20:14 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2954.133 ; gain = 243.703 ; free physical = 3957 ; free virtual = 6065
INFO: [Common 17-206] Exiting Vivado at Wed Dec 15 18:20:14 2021...
