{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1482426826579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1482426826594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 22 18:13:46 2016 " "Processing started: Thu Dec 22 18:13:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1482426826594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482426826594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_quentin -c test_quentin " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_quentin -c test_quentin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482426826594 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1482426827577 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ï\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" testbench_Avalon_master.vhd(1) " "VHDL syntax error at testbench_Avalon_master.vhd(1) near text \"ï\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "../hdl/testbench_Avalon_master.vhd" "" { Text "//files9/data/qfrancoi/My Documents/Embedded_Systems/EmbeddedProject_EPFL/Camera/hdl/testbench_Avalon_master.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482426837452 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "» testbench_Avalon_master.vhd(1) " "VHDL syntax error at testbench_Avalon_master.vhd(1) near text »" {  } { { "../hdl/testbench_Avalon_master.vhd" "" { Text "//files9/data/qfrancoi/My Documents/Embedded_Systems/EmbeddedProject_EPFL/Camera/hdl/testbench_Avalon_master.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482426837452 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "¿ testbench_Avalon_master.vhd(1) " "VHDL syntax error at testbench_Avalon_master.vhd(1) near text ¿" {  } { { "../hdl/testbench_Avalon_master.vhd" "" { Text "//files9/data/qfrancoi/My Documents/Embedded_Systems/EmbeddedProject_EPFL/Camera/hdl/testbench_Avalon_master.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482426837452 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "testbench testbench_Avalon_master.vhd(30) " "Ignored construct testbench at testbench_Avalon_master.vhd(30) due to previous errors" {  } { { "../hdl/testbench_Avalon_master.vhd" "" { Text "//files9/data/qfrancoi/My Documents/Embedded_Systems/EmbeddedProject_EPFL/Camera/hdl/testbench_Avalon_master.vhd" 30 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1482426837452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//files9/data/qfrancoi/my documents/embedded_systems/embeddedproject_epfl/camera/hdl/testbench_avalon_master.vhd 0 0 " "Found 0 design units, including 0 entities, in source file //files9/data/qfrancoi/my documents/embedded_systems/embeddedproject_epfl/camera/hdl/testbench_avalon_master.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482426837452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//files9/data/qfrancoi/my documents/embedded_systems/embeddedproject_epfl/camera/hdl/avalon_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //files9/data/qfrancoi/my documents/embedded_systems/embeddedproject_epfl/camera/hdl/avalon_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Avalon_master-bhv " "Found design unit 1: Avalon_master-bhv" {  } { { "../hdl/Avalon_master.vhd" "" { Text "//files9/data/qfrancoi/My Documents/Embedded_Systems/EmbeddedProject_EPFL/Camera/hdl/Avalon_master.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482426837499 ""} { "Info" "ISGN_ENTITY_NAME" "1 Avalon_master " "Found entity 1: Avalon_master" {  } { { "../hdl/Avalon_master.vhd" "" { Text "//files9/data/qfrancoi/My Documents/Embedded_Systems/EmbeddedProject_EPFL/Camera/hdl/Avalon_master.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482426837499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482426837499 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "898 " "Peak virtual memory: 898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1482426837764 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 22 18:13:57 2016 " "Processing ended: Thu Dec 22 18:13:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1482426837764 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1482426837764 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1482426837764 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1482426837764 ""}
