[INF:CM0023] Creating log file ../../build/tests/PortPackage/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1: No timescale set for "dm".

[WRN:PA0205] dut.sv:10: No timescale set for "dm_top".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1: Compile package "dm".

[INF:CP0303] dut.sv:10: Compile module "work@dm_top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:10: Top level module "work@dm_top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/PortPackage/slpp_unit//surelog.uhdm.chk.html
====== UHDM =======
design: (work@dm_top)
|vpiName:work@dm_top
|uhdmallPackages:
\_package: dm (dm::) dut.sv:1: , endline:8:10: , parent:work@dm_top
  |vpiDefName:dm
  |vpiName:dm
  |vpiFullName:dm::
  |vpiTypedef:
  \_struct_typespec: (dm::hartinfo_t), line:3, col:9
    |vpiPacked:1
    |vpiName:dm::hartinfo_t
    |vpiTypespecMember:
    \_typespec_member: (zero1), line:4, col:22
      |vpiName:zero1
      |vpiTypespec:
      \_logic_typespec: , line:4, col:8
        |vpiRange:
        \_range: , line:4, col:15, parent:dm::hartinfo_t
          |vpiLeftRange:
          \_constant: , line:4, col:15
            |vpiConstType:9
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
          |vpiRightRange:
          \_constant: , line:4, col:18
            |vpiConstType:9
            |vpiDecompile:24
            |vpiSize:64
            |UINT:24
        |vpiInstance:
        \_package: dm (dm::) dut.sv:1: , endline:8:10: , parent:work@dm_top
    |vpiTypespecMember:
    \_typespec_member: (dataaccess), line:5, col:22
      |vpiName:dataaccess
      |vpiTypespec:
      \_logic_typespec: , line:5, col:8
        |vpiInstance:
        \_package: dm (dm::) dut.sv:1: , endline:8:10: , parent:work@dm_top
|uhdmallModules:
\_module: work@dm_top (work@dm_top) dut.sv:10: , endline:17:9: , parent:work@dm_top
  |vpiDefName:work@dm_top
  |vpiFullName:work@dm_top
  |vpiPort:
  \_port: (hartinfo_i), line:13, col:34, parent:work@dm_top
    |vpiName:hartinfo_i
    |vpiDirection:5
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dm_top.hartinfo_i), line:13, col:34, parent:work@dm_top
        |vpiName:hartinfo_i
        |vpiFullName:work@dm_top.hartinfo_i
        |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dm_top.hartinfo_i), line:13, col:34, parent:work@dm_top
  |vpiParamAssign:
  \_param_assign: , line:11, col:34, parent:work@dm_top
    |vpiRhs:
    \_constant: , line:11, col:53
      |vpiConstType:9
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
    |vpiLhs:
    \_parameter: (work@dm_top.NrHarts), line:11, col:34, parent:work@dm_top
      |vpiName:NrHarts
      |vpiFullName:work@dm_top.NrHarts
      |vpiTypespec:
      \_int_typespec: (NrHarts), line:11, col:14, parent:work@dm_top.NrHarts
        |vpiName:NrHarts
  |vpiParameter:
  \_parameter: (work@dm_top.NrHarts), line:11, col:34, parent:work@dm_top
|uhdmtopModules:
\_module: work@dm_top (work@dm_top) dut.sv:10: , endline:17:9: 
  |vpiDefName:work@dm_top
  |vpiName:work@dm_top
  |vpiPort:
  \_port: (hartinfo_i), line:13, col:34, parent:work@dm_top
    |vpiName:hartinfo_i
    |vpiDirection:5
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_struct_net: (work@dm_top.hartinfo_i), line:13, col:34, parent:work@dm_top
        |vpiName:hartinfo_i
        |vpiFullName:work@dm_top.hartinfo_i
        |vpiTypespec:
        \_struct_typespec: (dm::hartinfo_t), line:3, col:9
          |vpiPacked:1
          |vpiName:dm::hartinfo_t
          |vpiTypespecMember:
          \_typespec_member: (zero1), line:4, col:22
            |vpiName:zero1
            |vpiTypespec:
            \_logic_typespec: , line:4, col:8
              |vpiRange:
              \_range: , line:4, col:15, parent:dm::hartinfo_t
                |vpiLeftRange:
                \_constant: , line:4, col:15
                  |vpiConstType:9
                  |vpiDecompile:31
                  |vpiSize:64
                  |UINT:31
                |vpiRightRange:
                \_constant: , line:4, col:18
                  |vpiConstType:9
                  |vpiDecompile:24
                  |vpiSize:64
                  |UINT:24
              |vpiInstance:
              \_package: dm (dm::) dut.sv:1: , endline:8:10: , parent:work@dm_top
                |vpiDefName:dm
                |vpiName:dm
                |vpiFullName:dm::
                |vpiTypedef:
                \_struct_typespec: (dm::hartinfo_t), line:3, col:9
          |vpiTypespecMember:
          \_typespec_member: (dataaccess), line:5, col:22
            |vpiName:dataaccess
            |vpiTypespec:
            \_logic_typespec: , line:5, col:8
              |vpiInstance:
              \_package: dm (dm::) dut.sv:1: , endline:8:10: , parent:work@dm_top
  |vpiNet:
  \_struct_net: (work@dm_top.hartinfo_i), line:13, col:34, parent:work@dm_top
  |vpiParamAssign:
  \_param_assign: , line:11, col:34, parent:work@dm_top
    |vpiRhs:
    \_constant: , line:11, col:53
      |vpiConstType:9
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
    |vpiLhs:
    \_parameter: (work@dm_top.NrHarts), line:11, col:34, parent:work@dm_top
      |vpiName:NrHarts
      |vpiFullName:work@dm_top.NrHarts
      |UINT:1
      |vpiTypespec:
      \_int_typespec: (NrHarts), line:11, col:14, parent:work@dm_top.NrHarts
        |vpiName:NrHarts
  |vpiParameter:
  \_parameter: (work@dm_top.NrHarts), line:11, col:34, parent:work@dm_top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

