Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 13 15:00:15 2022
| Host         : CB195-UL-52 running 64-bit major release  (build 9200)
| Command      : report_drc -file Vivado_encoder_Lab4_wrapper_drc_opted.rpt -pb Vivado_encoder_Lab4_wrapper_drc_opted.pb -rpx Vivado_encoder_Lab4_wrapper_drc_opted.rpx
| Design       : Vivado_encoder_Lab4_wrapper
| Device       : xc7z010clg225-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_Vivado_encoder_Lab4_wrapper
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

