# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do alu_decoder_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {alu_decoder_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:14:21 on Feb 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." alu_decoder_6_1200mv_85c_slow.vo 
# -- Compiling module alu_decoder
# 
# Top level modules:
# 	alu_decoder
# End time: 05:14:21 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/mips/control_unit/alu_decoder/testbench {D:/Developer/Concepcao/mips/control_unit/alu_decoder/testbench/alu_decoder_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:14:21 on Feb 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/mips/control_unit/alu_decoder/testbench" D:/Developer/Concepcao/mips/control_unit/alu_decoder/testbench/alu_decoder_tb.sv 
# -- Compiling module alu_decoder_tb
# 
# Top level modules:
# 	alu_decoder_tb
# End time: 05:14:21 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" alu_decoder_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" alu_decoder_tb 
# Start time: 05:14:22 on Feb 26,2020
# Loading sv_std.std
# Loading work.alu_decoder_tb
# Loading work.alu_decoder
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading instances from alu_decoder_6_1200mv_85c_v_slow.sdo
# Loading timing data from alu_decoder_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /alu_decoder_tb File: D:/Developer/Concepcao/mips/control_unit/alu_decoder/testbench/alu_decoder_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | ALUOp | Opcode | Funct  | ALUControl |
# |  00   | 000000 | 000000 |    010     | OK
# |  01   | 000000 | 000000 |    110     | OK
# |  10   | 000000 | 100000 |    010     | OK
# |  10   | 000000 | 100010 |    110     | OK
# |  10   | 000000 | 100100 |    000     | OK
# |  10   | 000000 | 100101 |    001     | OK
# |  10   | 000000 | 100111 |    101     | OK
# |  10   | 000000 | 100110 |    011     | OK
# |  10   | 000000 | 101010 |    111     | OK
# |  11   | 001000 | 000000 |    010     | OK
# |  11   | 001101 | 000000 |    001     | OK
# |  11   | 001110 | 000000 |    011     | OK
# |  11   | 001010 | 000000 |    111     | OK
# Testes Efetuados  = 13
# Erros Encontrados = 0
# ** Note: $stop    : D:/Developer/Concepcao/mips/control_unit/alu_decoder/testbench/alu_decoder_tb.sv(74)
#    Time: 229 ns  Iteration: 0  Instance: /alu_decoder_tb
# Break in Module alu_decoder_tb at D:/Developer/Concepcao/mips/control_unit/alu_decoder/testbench/alu_decoder_tb.sv line 74
# End time: 12:38:13 on Feb 26,2020, Elapsed time: 7:23:51
# Errors: 0, Warnings: 0
