# -*- csr3 -*-
# You must run "csr3 rtl" after editing this file!
---
name: IOBN
enums:
  - name: IOBN_INTSN_E
    attributes:
      width: "20"
    values:
      - name: IOBN_INT_SUM_RSD0_SBE
        value: 0xF0000
        description: See IOBN_INT_SUM[RSD0_SBE].

      - name: IOBN_INT_SUM_RSD0_DBE
        value: 0xF0001
        description: See IOBN_INT_SUM[RSD0_DBE].

      - name: IOBN_INT_SUM_RSD1_SBE
        value: 0xF0002
        description: See IOBN_INT_SUM[RSD1_SBE].

      - name: IOBN_INT_SUM_RSD1_DBE
        value: 0xF0003
        description: See IOBN_INT_SUM[RSD1_DBE].

      - name: IOBN_INT_SUM_RSD2_SBE
        value: 0xF0004
        description: See IOBN_INT_SUM[RSD2_SBE].

      - name: IOBN_INT_SUM_RSD2_DBE
        value: 0xF0005
        description: See IOBN_INT_SUM[RSD2_DBE].

      - name: IOBN_INT_SUM_RSD3_SBE
        value: 0xF0006
        description: See IOBN_INT_SUM[RSD3_SBE].

      - name: IOBN_INT_SUM_RSD3_DBE
        value: 0xF0007
        description: See IOBN_INT_SUM[RSD3_DBE].

      - name: IOBN_INT_SUM_IOR0_SBE
        value: 0xF0008
        description: See IOBN_INT_SUM[IOR0_SBE].

      - name: IOBN_INT_SUM_IOR0_DBE
        value: 0xF0009
        description: See IOBN_INT_SUM[IOR0_DBE].

      - name: IOBN_INT_SUM_IOR1_SBE
        value: 0xF000A
        description: See IOBN_INT_SUM[IOR1_SBE].

      - name: IOBN_INT_SUM_IOR1_DBE
        value: 0xF000B
        description: See IOBN_INT_SUM[IOR1_DBE].

      - name: IOBN_INT_SUM_IOR2_SBE
        value: 0xF000C
        description: See IOBN_INT_SUM[IOR2_SBE].

      - name: IOBN_INT_SUM_IOR2_DBE
        value: 0xF000D
        description: See IOBN_INT_SUM[IOR2_DBE].

      - name: IOBN_INT_SUM_IOR3_SBE
        value: 0xF000E
        description: See IOBN_INT_SUM[IOR3_SBE].

      - name: IOBN_INT_SUM_IOR3_DBE
        value: 0xF000F
        description: See IOBN_INT_SUM[IOR3_DBE].

      - name: IOBN_INT_SUM_IOC0_SBE
        value: 0xF0010
        description: See IOBN_INT_SUM[IOC0_SBE].

      - name: IOBN_INT_SUM_IOC0_DBE
        value: 0xF0011
        description: See IOBN_INT_SUM[IOC0_DBE].

      - name: IOBN_INT_SUM_IOC1_SBE
        value: 0xF0012
        description: See IOBN_INT_SUM[IOC1_SBE].

      - name: IOBN_INT_SUM_IOC1_DBE
        value: 0xF0013
        description: See IOBN_INT_SUM[IOC1_DBE].

      - name: IOBN_INT_SUM_IOC2_SBE
        value: 0xF0014
        description: See IOBN_INT_SUM[IOC2_SBE].

      - name: IOBN_INT_SUM_IOC2_DBE
        value: 0xF0015
        description: See IOBN_INT_SUM[IOC2_DBE].

      - name: IOBN_INT_SUM_IOC3_SBE
        value: 0xF0016
        description: See IOBN_INT_SUM[IOC3_SBE].

      - name: IOBN_INT_SUM_IOC3_DBE
        value: 0xF0017
        description: See IOBN_INT_SUM[IOC3_DBE].

      - name: IOBN_INT_SUM_XMDA0_SBE
        value: 0xF0018
        description: See IOBN_INT_SUM[XMDA0_SBE].

      - name: IOBN_INT_SUM_XMDA0_DBE
        value: 0xF0019
        description: See IOBN_INT_SUM[XMDA0_DBE].

      - name: IOBN_INT_SUM_XMDA1_SBE
        value: 0xF001A
        description: See IOBN_INT_SUM[XMDA1_SBE].

      - name: IOBN_INT_SUM_XMDA1_DBE
        value: 0xF001B
        description: See IOBN_INT_SUM[XMDA1_DBE].

      - name: IOBN_INT_SUM_XMDA2_SBE
        value: 0xF001C
        description: See IOBN_INT_SUM[XMDA2_SBE].

      - name: IOBN_INT_SUM_XMDA2_DBE
        value: 0xF001D
        description: See IOBN_INT_SUM[XMDA2_DBE].

      - name: IOBN_INT_SUM_XMDA3_SBE
        value: 0xF001E
        description: See IOBN_INT_SUM[XMDA3_SBE].

      - name: IOBN_INT_SUM_XMDA3_DBE
        value: 0xF001F
        description: See IOBN_INT_SUM[XMDA3_DBE].

      - name: IOBN_INT_SUM_XMDB0_SBE
        value: 0xF0020
        description: See IOBN_INT_SUM[XMDB0_SBE].

      - name: IOBN_INT_SUM_XMDB0_DBE
        value: 0xF0021
        description: See IOBN_INT_SUM[XMDB0_DBE].

      - name: IOBN_INT_SUM_XMDB1_SBE
        value: 0xF0022
        description: See IOBN_INT_SUM[XMDB1_SBE].

      - name: IOBN_INT_SUM_XMDB1_DBE
        value: 0xF0023
        description: See IOBN_INT_SUM[XMDB1_DBE].

      - name: IOBN_INT_SUM_XMDB2_SBE
        value: 0xF0024
        description: See IOBN_INT_SUM[XMDB2_SBE].

      - name: IOBN_INT_SUM_XMDB2_DBE
        value: 0xF0025
        description: See IOBN_INT_SUM[XMDB2_DBE].

      - name: IOBN_INT_SUM_XMDB3_SBE
        value: 0xF0026
        description: See IOBN_INT_SUM[XMDB3_SBE].

      - name: IOBN_INT_SUM_XMDB3_DBE
        value: 0xF0027
        description: See IOBN_INT_SUM[XMDB3_DBE].

      - name: IOBN_INT_SUM_XMC_SBE
        value: 0xF0028
        description: See IOBN_INT_SUM[XMC_SBE].

      - name: IOBN_INT_SUM_XMC_DBE
        value: 0xF0029
        description: See IOBN_INT_SUM[XMC_DBE].

      - name: IOBN_INT_SUM_IDE_SBE
        value: 0xF002A
        description: See IOBN_INT_SUM[IDE_SBE].

      - name: IOBN_INT_SUM_IDE_DBE
        value: 0xF002B
        description: See IOBN_INT_SUM[IDE_DBE].

      - name: IOBN_INT_SUM_ICC0_SBE
        value: 0xF002C
        description: See IOBN_INT_SUM[ICC0_SBE].

      - name: IOBN_INT_SUM_ICC0_DBE
        value: 0xF002D
        description: See IOBN_INT_SUM[ICC0_DBE].

      - name: IOBN_INT_SUM_ICC1_SBE
        value: 0xF002E
        description: See IOBN_INT_SUM[ICC1_SBE].

      - name: IOBN_INT_SUM_ICC1_DBE
        value: 0xF002F
        description: See IOBN_INT_SUM[ICC1_DBE].

      - name: IOBN_INT_SUM_ICC2_SBE
        value: 0xF0030
        description: See IOBN_INT_SUM[ICC2_SBE].

      - name: IOBN_INT_SUM_ICC2_DBE
        value: 0xF0031
        description: See IOBN_INT_SUM[ICC2_DBE].

      - name: IOBN_INT_SUM_ICC3_SBE
        value: 0xF0032
        description: See IOBN_INT_SUM[ICC3_SBE].

      - name: IOBN_INT_SUM_ICC3_DBE
        value: 0xF0033
        description: See IOBN_INT_SUM[ICC3_DBE].


registers:
  - name: IOBN_HIGH_PRIORITY
    address: 0x11800F0000000
    bus: RSL
    description: |
      NCB0 High Priority Devices
      For NCB0 sets which of he NCB-Devices (0-15) receive high-priority status for access to L2C.
    fields:
      - name: --
        bits: 63..2
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: SSO_HP
        bits: 1
        access: R/W
        reset: 1
        typical: 1
        description: |
          When the bit is set the SSO will receive high
          priority status which will cause the IOBN to make
          best effort, after servicing FPA when FPA_HP is
          set, to complete the SSO L2C request first.

      - name: FPA_HP
        bits: 0
        access: R/W
        reset: 1
        typical: 1
        description: |
          When the bit is set the FPA will receive high
          priority status which will cause the IOBN to make
          best effort to complete the FPA L2C request first.


  - name: IOBN_CONTROL
    address: 0x11800F0000008
    bus: RSL
    description: |
      IOBN CONTROL
      Various control bits for IOBN functionality.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: DWB_ENB
        bits: 0
        access: R/W
        reset: 1
        typical: 1
        description: When '0' the IOBN will not due any DWBs.


  - name: IOBN_ECC
    address: 0x11800F0000010
    bus: RSL
    description: |
      IOBN ECC Control
      Various control bits for IOBN ECC functionality.
    fields:
      - name: --
        bits: 63..58
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: IOC3_ECC
        bits: 57
        access: R/W
        reset: 0
        typical: 0
        description: RAM ECC correction disable.

      - name: IOC3_FS
        bits: 56..55
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the synd. for PP transfers to NCB.

      - name: IOC2_ECC
        bits: 54
        access: R/W
        reset: 0
        typical: 0
        description: RAM ECC correction disable.

      - name: IOC2_FS
        bits: 53..52
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the synd. for PP transfers to NCB.

      - name: IOC1_ECC
        bits: 51
        access: R/W
        reset: 0
        typical: 0
        description: RAM ECC correction disable.

      - name: IOC1_FS
        bits: 50..49
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the synd. for PP transfers to NCB.

      - name: IOC0_ECC
        bits: 48
        access: R/W
        reset: 0
        typical: 0
        description: RAM ECC correction disable.

      - name: IOC0_FS
        bits: 47..46
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the synd. for PP transfers to NCB.

      - name: IOR3_ECC
        bits: 45
        access: R/W
        reset: 0
        typical: 0
        description: RAM ECC correction disable.

      - name: IOR3_FS
        bits: 44..43
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the synd. for fill data from NCB3.

      - name: IOR2_ECC
        bits: 42
        access: R/W
        reset: 0
        typical: 0
        description: RAM ECC correction disable.

      - name: IOR2_FS
        bits: 41..40
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the synd. for fill data from NCB2.

      - name: IOR1_ECC
        bits: 39
        access: R/W
        reset: 0
        typical: 0
        description: RAM ECC correction disable.

      - name: IOR1_FS
        bits: 38..37
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the synd. for fill data from NCB1.

      - name: IOR0_ECC
        bits: 36
        access: R/W
        reset: 0
        typical: 0
        description: RAM ECC correction disable.

      - name: IOR0_FS
        bits: 35..34
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the synd. for fill data from NCB0.

      - name: IDE_ECC
        bits: 33
        access: R/W
        reset: 0
        typical: 0
        description: RAM ECC correction disable.

      - name: IDE_FS
        bits: 32..31
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the synd. for DWB Commands to the L2C.

      - name: XMC0_HP_ECC
        bits: 30
        access: R/W
        reset: 0
        typical: 0
        description: RAM ECC correction disable.

      - name: XMC0_HP_FS
        bits: 29..28
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the synd. for High Prioirty Commands from NCBI0 to the L2C.

      - name: RSD3_ECC
        bits: 27
        access: R/W
        reset: 0
        typical: 0
        description: RAM ECC correction disable.

      - name: RSD3_FS
        bits: 26..25
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the synd. for NCBO3 response data.

      - name: RSD2_ECC
        bits: 24
        access: R/W
        reset: 0
        typical: 0
        description: RAM ECC correction disable.

      - name: RSD2_FS
        bits: 23..22
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the synd. for NCBO2 response data.

      - name: RSD1_ECC
        bits: 21
        access: R/W
        reset: 0
        typical: 0
        description: RAM ECC correction disable.

      - name: RSD1_FS
        bits: 20..19
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the synd. for NCBO1 response data.

      - name: RSD0_ECC
        bits: 18
        access: R/W
        reset: 0
        typical: 0
        description: RAM ECC correction disable.

      - name: RSD0_FS
        bits: 17..16
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the synd. for NCBO0 response data.

      - name: XMC3_ECC
        bits: 15
        access: R/W
        reset: 0
        typical: 0
        description: RAM ECC correction disable.

      - name: XMC3_FS
        bits: 14..13
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the synd. for commands from NCBI0 to the L2C.

      - name: XMC2_ECC
        bits: 12
        access: R/W
        reset: 0
        typical: 0
        description: RAM ECC correction disable.

      - name: XMC2_FS
        bits: 11..10
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the synd. for commands from NCBI0 to the L2C.

      - name: XMC1_ECC
        bits: 9
        access: R/W
        reset: 0
        typical: 0
        description: RAM ECC correction disable.

      - name: XMC1_FS
        bits: 8..7
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the synd. for commands from NCBI0 to the L2C.

      - name: XMC0_ECC
        bits: 6
        access: R/W
        reset: 0
        typical: 0
        description: RAM ECC correction disable.

      - name: XMC0_FS
        bits: 5..4
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the synd. for commands from NCBI0 to the L2C.

      - name: XMD3_ECC
        bits: 3
        access: R/W
        reset: 1
        typical: 1
        description: When set NCBI3 Data to L2C will have an ECC generated and checked.

      - name: XMD2_ECC
        bits: 2
        access: R/W
        reset: 1
        typical: 1
        description: When set NCBI2 Data to L2C will have an ECC generated and checked.

      - name: XMD1_ECC
        bits: 1
        access: R/W
        reset: 1
        typical: 1
        description: When set NCBI1 Data to L2C will have an ECC generated and checked.

      - name: XMD0_ECC
        bits: 0
        access: R/W
        reset: 1
        typical: 1
        description: When set NCBI0 Data to L2C will have an ECC generated and checked.


  - name: IOBN_BIST_STATUS
    address: 0x11800F0000018
    bus: RSL
    description: |
      IOB_BIST_STATUS = BIST Status of IOB Memories
      The result of the BIST run on the IOB memories.
    fields:
      - name: --
        bits: 63..27
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: RSDM3
        bits: 26
        access: RO
        reset: 0
        typical: 0
        description: rsd_mem3_bstatus

      - name: RSDM2
        bits: 25
        access: RO
        reset: 0
        typical: 0
        description: rsd_mem2_bstatus

      - name: RSDM1
        bits: 24
        access: RO
        reset: 0
        typical: 0
        description: rsd_mem1_bstatus

      - name: RSDM0
        bits: 23
        access: RO
        reset: 0
        typical: 0
        description: rsd_mem0_bstatus

      - name: IOCF3
        bits: 22
        access: RO
        reset: 0
        typical: 0
        description: iocfif3_bstatus

      - name: IOCF2
        bits: 21
        access: RO
        reset: 0
        typical: 0
        description: iocfif2_bstatus

      - name: IOCF1
        bits: 20
        access: RO
        reset: 0
        typical: 0
        description: iocfif1_bstatus

      - name: IOCF0
        bits: 19
        access: RO
        reset: 0
        typical: 0
        description: iocfif0_bstatus

      - name: IORF0
        bits: 18
        access: RO
        reset: 0
        typical: 0
        description: iorfif0_bstatus

      - name: IORF1
        bits: 17
        access: RO
        reset: 0
        typical: 0
        description: iorfif1_bstatus

      - name: IORF2
        bits: 16
        access: RO
        reset: 0
        typical: 0
        description: iorfif2_bstatus

      - name: IORF3
        bits: 15
        access: RO
        reset: 0
        typical: 0
        description: iorfif3_bstatus

      - name: XMCF
        bits: 14
        access: RO
        reset: 0
        typical: 0
        description: xmcfif_bstatus

      - name: ICHPX
        bits: 13
        access: RO
        reset: 0
        typical: 0
        description: icc_xmc_fifo_ecc_bstatus

      - name: IDE
        bits: 12
        access: RO
        reset: 0
        typical: 0
        description: ide_ecc_bstatus

      - name: ICX3
        bits: 11
        access: RO
        reset: 0
        typical: 0
        description: icc0_xmc_fifo_ecc_bstatus

      - name: ICX2
        bits: 10
        access: RO
        reset: 0
        typical: 0
        description: icc0_xmc_fifo_ecc_bstatus

      - name: ICX1
        bits: 9
        access: RO
        reset: 0
        typical: 0
        description: icc0_xmc_fifo_ecc_bstatus

      - name: ICX0
        bits: 8
        access: RO
        reset: 0
        typical: 0
        description: icc0_xmc_fifo_ecc_bstatus

      - name: IMMX3
        bits: 7
        access: RO
        reset: 0
        typical: 0
        description: icm_mem_mask_xmd3_bstatus

      - name: IMDX3
        bits: 6
        access: RO
        reset: 0
        typical: 0
        description: icm_mem_data_xmd3_bstatus

      - name: IMMX2
        bits: 5
        access: RO
        reset: 0
        typical: 0
        description: icm_mem_mask_xmd2_bstatus

      - name: IMDX2
        bits: 4
        access: RO
        reset: 0
        typical: 0
        description: icm_mem_data_xmd2_bstatus

      - name: IMMX1
        bits: 3
        access: RO
        reset: 0
        typical: 0
        description: icm_mem_mask_xmd1_bstatus

      - name: IMDX1
        bits: 2
        access: RO
        reset: 0
        typical: 0
        description: icm_mem_data_xmd1_bstatus

      - name: IMMX0
        bits: 1
        access: RO
        reset: 0
        typical: 0
        description: icm_mem_mask_xmd0_bstatus

      - name: IMDX0
        bits: 0
        access: RO
        reset: 0
        typical: 0
        description: icm_mem_data_xmd0_bstatus


  - name: IOBN_INT_SUM
    address: 0x11800F0000020
    bus: RSL
    description: |
      IOBN INT_SUM
      IOBN Interrupt SUmmary CSR.
    fields:
      - name: --
        bits: 63..52
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: ICC3_DBE
        bits: 51
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for ICC MEM3.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_ICC3_DBE.

      - name: ICC3_SBE
        bits: 50
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for ICC MEM3.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_ICC3_SBE.

      - name: ICC2_DBE
        bits: 49
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for ICC MEM2.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_ICC2_DBE.

      - name: ICC2_SBE
        bits: 48
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for ICC MEM2.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_ICC2_SBE.

      - name: ICC1_DBE
        bits: 47
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for ICC MEM1.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_ICC1_DBE.

      - name: ICC1_SBE
        bits: 46
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for ICC MEM1.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_ICC1_SBE.

      - name: ICC0_DBE
        bits: 45
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for ICC MEM0.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_ICC0_DBE.

      - name: ICC0_SBE
        bits: 44
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for ICC MEM0.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_ICC0_SBE.

      - name: IDE_DBE
        bits: 43
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for IDE MEM.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_IDE_DBE.

      - name: IDE_SBE
        bits: 42
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for IDE MEM.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_IDE_SBE.

      - name: XMC_DBE
        bits: 41
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for XMC MEM.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_XMC_DBE.

      - name: XMC_SBE
        bits: 40
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for XMC MEM.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_XMC_SBE.

      - name: XMDB3_DBE
        bits: 39
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for XMDB MEM3.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDB3_DBE.

      - name: XMDB3_SBE
        bits: 38
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for XMDB MEM3.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDB3_SBE.

      - name: XMDB2_DBE
        bits: 37
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for XMDB MEM2.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDB2_DBE.

      - name: XMDB2_SBE
        bits: 36
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for XMDB MEM2.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDB2_SBE.

      - name: XMDB1_DBE
        bits: 35
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for XMDB MEM1.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDB1_DBE.

      - name: XMDB1_SBE
        bits: 34
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for XMDB MEM1.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDB1_SBE.

      - name: XMDB0_DBE
        bits: 33
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for XMDB MEM0.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDB0_DBE.

      - name: XMDB0_SBE
        bits: 32
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for XMDB MEM0.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDB0_SBE.

      - name: XMDA3_DBE
        bits: 31
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for XMDA MEM3.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDA3_DBE.

      - name: XMDA3_SBE
        bits: 30
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for XMDA MEM3.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDA3_SBE.

      - name: XMDA2_DBE
        bits: 29
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for XMDA MEM2.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDA2_DBE.

      - name: XMDA2_SBE
        bits: 28
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for XMDA MEM2.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDA2_SBE.

      - name: XMDA1_DBE
        bits: 27
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for XMDA MEM1.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDA1_DBE.

      - name: XMDA1_SBE
        bits: 26
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for XMDA MEM1.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDA1_SBE.

      - name: XMDA0_DBE
        bits: 25
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for XMDA MEM0.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDA0_DBE.

      - name: XMDA0_SBE
        bits: 24
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for XMDA MEM0.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDA0_SBE.

      - name: IOC3_DBE
        bits: 23
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for IOC MEM.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_IOC_DBE.

      - name: IOC3_SBE
        bits: 22
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for IOC MEM.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_IOC_SBE.

      - name: IOC2_DBE
        bits: 21
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for IOC MEM.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_IOC_DBE.

      - name: IOC2_SBE
        bits: 20
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for IOC MEM.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_IOC_SBE.

      - name: IOC1_DBE
        bits: 19
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for IOC MEM.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_IOC_DBE.

      - name: IOC1_SBE
        bits: 18
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for IOC MEM.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_IOC_SBE.

      - name: IOC0_DBE
        bits: 17
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for IOC MEM.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_IOC_DBE.

      - name: IOC0_SBE
        bits: 16
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for IOC MEM.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_IOC_SBE.

      - name: IOR3_DBE
        bits: 15
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for IOR MEM3.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_IOR3_DBE.

      - name: IOR3_SBE
        bits: 14
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for IOR MEM3.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_IOR3_SBE.

      - name: IOR2_DBE
        bits: 13
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for IOR MEM2.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_IOR2_DBE.

      - name: IOR2_SBE
        bits: 12
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for IOR MEM2.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_IOR2_SBE.

      - name: IOR1_DBE
        bits: 11
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for IOR MEM1.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_IOR1_DBE.

      - name: IOR1_SBE
        bits: 10
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for IOR MEM1.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_IOR1_SBE.

      - name: IOR0_DBE
        bits: 9
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for IOR MEM0.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_IOR0_DBE.

      - name: IOR0_SBE
        bits: 8
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for IOR MEM0.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_IOR0_SBE.

      - name: RSD3_DBE
        bits: 7
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for RSD MEM3.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_RSD3_DBE.

      - name: RSD3_SBE
        bits: 6
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for RSD MEM3.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_RSD3_SBE.

      - name: RSD2_DBE
        bits: 5
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for RSD MEM2.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_RSD2_DBE.

      - name: RSD2_SBE
        bits: 4
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for RSD MEM2.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_RSD2_SBE.

      - name: RSD1_DBE
        bits: 3
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for RSD MEM1.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_RSD1_DBE.

      - name: RSD1_SBE
        bits: 2
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for RSD MEM1.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_RSD1_SBE.

      - name: RSD0_DBE
        bits: 1
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for RSD MEM0.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_RSD0_DBE.

      - name: RSD0_SBE
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for RSD MEM0.
          Throws IOBN_INTSN_E::IOBN_INT_SUM_RSD0_SBE.


  - name: IOBN_CREDITS
    address: 0x11800F0000028
    bus: RSL
    description: |
      IOBN NCB Credits
      Controls number of loads and stores each NCB can have to the L2.
    fields:
      - name: --
        bits: 63..62
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: NCB3_WR_CRD
        bits: 61..56
        access: R/W
        reset: 0x0
        typical: 0x1
        description: "The NCB# can have 32 writes in flight to the L2, this is the number to decrease the 32 by."

      - name: --
        bits: 55..54
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: NCB3_RD_CRD
        bits: 53..48
        access: R/W
        reset: 0x0
        typical: 0x1
        description: "The NCB# can have 32 reads in flight to the L2, this is the number to decrease the 32 by."

      - name: --
        bits: 47..46
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: NCB2_WR_CRD
        bits: 45..40
        access: R/W
        reset: 0x0
        typical: 0x1
        description: "The NCB# can have 32 writes in flight to the L2, this is the number to decrease the 32 by."

      - name: --
        bits: 39..38
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: NCB2_RD_CRD
        bits: 37..32
        access: R/W
        reset: 0x0
        typical: 0x1
        description: "The NCB# can have 32 reads in flight to the L2, this is the number to decrease the 32 by."

      - name: --
        bits: 31..30
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: NCB1_WR_CRD
        bits: 29..24
        access: R/W
        reset: 0x0
        typical: 0x1
        description: "The NCB# can have 32 writes in flight to the L2, this is the number to decrease the 32 by."

      - name: --
        bits: 23..22
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: NCB1_RD_CRD
        bits: 21..16
        access: R/W
        reset: 0x0
        typical: 0x1
        description: "The NCB# can have 32 reads in flight to the L2, this is the number to decrease the 32 by."

      - name: --
        bits: 15..14
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: NCB0_WR_CRD
        bits: 13..8
        access: R/W
        reset: 0x0
        typical: 0x1
        description: "The NCB# can have 32 writes in flight to the L2, this is the number to decrease the 32 by."

      - name: --
        bits: 7..6
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: NCB0_RD_CRD
        bits: 5..0
        access: R/W
        reset: 0x0
        typical: 0x1
        description: "The NCB# can have 32 reads in flight to the L2, this is the number to decrease the 32 by."


  - name: IOBN_CHIP_GLB_PWR_THROTTLE
    address: 0x11800F0000038
    bus: RSL
    description: Controls the min/max power settings.
    fields:
      - name: --
        bits: 63..34
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: PWR_BW
        bits: 33..32
        access: R/W
        reset: 0x0
        typical: --
        description: Power BW.

      - name: PWR_MAX
        bits: 31..24
        access: R/W
        reset: 0xff
        typical: --
        description: Max power setting in ma/Ghz.

      - name: PWR_MIN
        bits: 23..16
        access: R/W
        reset: 0x0
        typical: --
        description: Min power setting in ma/Ghz.

      - name: PWR_SETTING
        bits: 15..0
        access: R/W
        reset: 0xffff
        typical: --
        description: in ma/Ghz.


  - name: IOBN_CHIP_PWR_OUT
    address: 0x11800F0000048
    bus: RSL
    description: Power numbers from the various partitions on the chip.
    fields:
      - name: CMB_PWR
        bits: 63..48
        access: RO/H
        reset: 0x0
        typical: --
        description: CMB Power number.

      - name: CHIP_POWER
        bits: 47..32
        access: RO/H
        reset: 0x0
        typical: --
        description: Total Chip Power number.

      - name: ROC_POWER
        bits: 31..16
        access: RO/H
        reset: 0x0
        typical: --
        description: Total ROC Power.

      - name: AVG_CHIP_POWER
        bits: 15..0
        access: RO/H
        reset: 0x0
        typical: --
        description: Avg chip power.


  - name: IOBN_CHIP_CUR_PWR
    address: 0x11800F0000068
    bus: RSL
    fields:
      - name: --
        bits: 63..8
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: CURRENT_POWER_SETTING
        bits: 7..0
        access: RO/H
        reset: 0x0
        typical: --
        description: Current Power Setting.


  - name: IOBN_PP_BIST_STATUS
    title: BIST Status of the PPs
    address: 0x11800F0000700
    bus: RSL
    description: The result of the BIST run on the PP.
    fields:
      - name: --
        bits: 63..48
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: PP_BSTAT
        bits: 47..0
        access: RO
        reset: 0x0
        typical: 0x0
        description: |
          BIST Status of PPs. Bit vector position is the number of the PP (i.e. PP0 == PP_BSTAT[0]).
          Only even number bits are valid, all odd number bits will read as '0'. For odd number PPs
          see IOBP_PP_BIST_STATUS.



