# 4-bit-ALU-Design-and-Verification---SystemVerilog
ALU Verification using SystemVerilog (Assertions + Coverage) Designed a 4-bit ALU in Verilog and built a SystemVerilog self-checking testbench with random stimulus, assertions, and functional coverage to verify correctness of arithmetic and logic operations.
