

================================================================
== Vitis HLS Report for 'matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc'
================================================================
* Date:           Thu Oct  2 22:21:28 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.503 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_112_1  |      768|      768|         2|          1|          1|   768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_MatMul.cpp:112]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_stream, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.39ns)   --->   "%store_ln112 = store i10 0, i10 %i" [kernel_MatMul.cpp:112]   --->   Operation 23 'store' 'store_ln112' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.inc" [kernel_MatMul.cpp:112]   --->   Operation 24 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_4 = load i10 %i" [kernel_MatMul.cpp:112]   --->   Operation 25 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.71ns)   --->   "%add_ln112 = add i10 %i_4, i10 1" [kernel_MatMul.cpp:112]   --->   Operation 26 'add' 'add_ln112' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.60ns)   --->   "%icmp_ln112 = icmp_eq  i10 %i_4, i10 768" [kernel_MatMul.cpp:112]   --->   Operation 27 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %for.inc.split, void %for.end.exitStub" [kernel_MatMul.cpp:112]   --->   Operation 28 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i10 %i_4" [kernel_MatMul.cpp:112]   --->   Operation 29 'trunc' 'trunc_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i_4, i32 4, i32 9" [kernel_MatMul.cpp:112]   --->   Operation 30 'partselect' 'lshr_ln' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.43ns)   --->   "%switch_ln114 = switch i4 %trunc_ln112, void %arrayidx1.case.15, i4 0, void %arrayidx1.case.0, i4 1, void %arrayidx1.case.1, i4 2, void %arrayidx1.case.2, i4 3, void %arrayidx1.case.3, i4 4, void %arrayidx1.case.4, i4 5, void %arrayidx1.case.5, i4 6, void %arrayidx1.case.6, i4 7, void %arrayidx1.case.7, i4 8, void %arrayidx1.case.8, i4 9, void %arrayidx1.case.9, i4 10, void %arrayidx1.case.10, i4 11, void %arrayidx1.case.11, i4 12, void %arrayidx1.case.12, i4 13, void %arrayidx1.case.13, i4 14, void %arrayidx1.case.14" [kernel_MatMul.cpp:114]   --->   Operation 31 'switch' 'switch_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.43>
ST_1 : Operation 32 [1/1] (0.39ns)   --->   "%store_ln112 = store i10 %add_ln112, i10 %i" [kernel_MatMul.cpp:112]   --->   Operation 32 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.39>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.inc" [kernel_MatMul.cpp:112]   --->   Operation 33 'br' 'br_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 121 'ret' 'ret_ln0' <Predicate = (icmp_ln112)> <Delay = 0.28>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107" [kernel_MatMul.cpp:113]   --->   Operation 34 'specpipeline' 'specpipeline_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln112 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_MatMul.cpp:112]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_92" [kernel_MatMul.cpp:112]   --->   Operation 36 'specloopname' 'specloopname_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i6 %lshr_ln" [kernel_MatMul.cpp:112]   --->   Operation 37 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_res_stream_read = muxlogic"   --->   Operation 38 'muxlogic' 'muxLogicFIFOCE_to_res_stream_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] ( I:0.98ns O:0.09ns )   --->   "%res_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %res_stream" [kernel_MatMul.cpp:114]   --->   Operation 39 'read' 'res_stream_read' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln114 = bitcast i32 %res_stream_read" [kernel_MatMul.cpp:114]   --->   Operation 40 'bitcast' 'bitcast_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%o_vec_0_addr = getelementptr i32 %o_vec_0, i64 0, i64 %zext_ln112" [kernel_MatMul.cpp:114]   --->   Operation 41 'getelementptr' 'o_vec_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%o_vec_1_addr = getelementptr i32 %o_vec_1, i64 0, i64 %zext_ln112" [kernel_MatMul.cpp:114]   --->   Operation 42 'getelementptr' 'o_vec_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%o_vec_2_addr = getelementptr i32 %o_vec_2, i64 0, i64 %zext_ln112" [kernel_MatMul.cpp:114]   --->   Operation 43 'getelementptr' 'o_vec_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%o_vec_3_addr = getelementptr i32 %o_vec_3, i64 0, i64 %zext_ln112" [kernel_MatMul.cpp:114]   --->   Operation 44 'getelementptr' 'o_vec_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%o_vec_4_addr = getelementptr i32 %o_vec_4, i64 0, i64 %zext_ln112" [kernel_MatMul.cpp:114]   --->   Operation 45 'getelementptr' 'o_vec_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%o_vec_5_addr = getelementptr i32 %o_vec_5, i64 0, i64 %zext_ln112" [kernel_MatMul.cpp:114]   --->   Operation 46 'getelementptr' 'o_vec_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%o_vec_6_addr = getelementptr i32 %o_vec_6, i64 0, i64 %zext_ln112" [kernel_MatMul.cpp:114]   --->   Operation 47 'getelementptr' 'o_vec_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%o_vec_7_addr = getelementptr i32 %o_vec_7, i64 0, i64 %zext_ln112" [kernel_MatMul.cpp:114]   --->   Operation 48 'getelementptr' 'o_vec_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%o_vec_8_addr = getelementptr i32 %o_vec_8, i64 0, i64 %zext_ln112" [kernel_MatMul.cpp:114]   --->   Operation 49 'getelementptr' 'o_vec_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%o_vec_9_addr = getelementptr i32 %o_vec_9, i64 0, i64 %zext_ln112" [kernel_MatMul.cpp:114]   --->   Operation 50 'getelementptr' 'o_vec_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%o_vec_10_addr = getelementptr i32 %o_vec_10, i64 0, i64 %zext_ln112" [kernel_MatMul.cpp:114]   --->   Operation 51 'getelementptr' 'o_vec_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%o_vec_11_addr = getelementptr i32 %o_vec_11, i64 0, i64 %zext_ln112" [kernel_MatMul.cpp:114]   --->   Operation 52 'getelementptr' 'o_vec_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%o_vec_12_addr = getelementptr i32 %o_vec_12, i64 0, i64 %zext_ln112" [kernel_MatMul.cpp:114]   --->   Operation 53 'getelementptr' 'o_vec_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%o_vec_13_addr = getelementptr i32 %o_vec_13, i64 0, i64 %zext_ln112" [kernel_MatMul.cpp:114]   --->   Operation 54 'getelementptr' 'o_vec_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%o_vec_14_addr = getelementptr i32 %o_vec_14, i64 0, i64 %zext_ln112" [kernel_MatMul.cpp:114]   --->   Operation 55 'getelementptr' 'o_vec_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%o_vec_15_addr = getelementptr i32 %o_vec_15, i64 0, i64 %zext_ln112" [kernel_MatMul.cpp:114]   --->   Operation 56 'getelementptr' 'o_vec_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln114 = muxlogic i32 %bitcast_ln114"   --->   Operation 57 'muxlogic' 'muxLogicRAMData_to_store_ln114' <Predicate = (trunc_ln112 == 14)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln114 = muxlogic i6 %o_vec_14_addr"   --->   Operation 58 'muxlogic' 'muxLogicRAMAddr_to_store_ln114' <Predicate = (trunc_ln112 == 14)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln114 = store i32 %bitcast_ln114, i6 %o_vec_14_addr" [kernel_MatMul.cpp:114]   --->   Operation 59 'store' 'store_ln114' <Predicate = (trunc_ln112 == 14)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln114 = br void %arrayidx1.exit" [kernel_MatMul.cpp:114]   --->   Operation 60 'br' 'br_ln114' <Predicate = (trunc_ln112 == 14)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln114 = muxlogic i32 %bitcast_ln114"   --->   Operation 61 'muxlogic' 'muxLogicRAMData_to_store_ln114' <Predicate = (trunc_ln112 == 13)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln114 = muxlogic i6 %o_vec_13_addr"   --->   Operation 62 'muxlogic' 'muxLogicRAMAddr_to_store_ln114' <Predicate = (trunc_ln112 == 13)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln114 = store i32 %bitcast_ln114, i6 %o_vec_13_addr" [kernel_MatMul.cpp:114]   --->   Operation 63 'store' 'store_ln114' <Predicate = (trunc_ln112 == 13)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln114 = br void %arrayidx1.exit" [kernel_MatMul.cpp:114]   --->   Operation 64 'br' 'br_ln114' <Predicate = (trunc_ln112 == 13)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln114 = muxlogic i32 %bitcast_ln114"   --->   Operation 65 'muxlogic' 'muxLogicRAMData_to_store_ln114' <Predicate = (trunc_ln112 == 12)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln114 = muxlogic i6 %o_vec_12_addr"   --->   Operation 66 'muxlogic' 'muxLogicRAMAddr_to_store_ln114' <Predicate = (trunc_ln112 == 12)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln114 = store i32 %bitcast_ln114, i6 %o_vec_12_addr" [kernel_MatMul.cpp:114]   --->   Operation 67 'store' 'store_ln114' <Predicate = (trunc_ln112 == 12)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln114 = br void %arrayidx1.exit" [kernel_MatMul.cpp:114]   --->   Operation 68 'br' 'br_ln114' <Predicate = (trunc_ln112 == 12)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln114 = muxlogic i32 %bitcast_ln114"   --->   Operation 69 'muxlogic' 'muxLogicRAMData_to_store_ln114' <Predicate = (trunc_ln112 == 11)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln114 = muxlogic i6 %o_vec_11_addr"   --->   Operation 70 'muxlogic' 'muxLogicRAMAddr_to_store_ln114' <Predicate = (trunc_ln112 == 11)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln114 = store i32 %bitcast_ln114, i6 %o_vec_11_addr" [kernel_MatMul.cpp:114]   --->   Operation 71 'store' 'store_ln114' <Predicate = (trunc_ln112 == 11)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln114 = br void %arrayidx1.exit" [kernel_MatMul.cpp:114]   --->   Operation 72 'br' 'br_ln114' <Predicate = (trunc_ln112 == 11)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln114 = muxlogic i32 %bitcast_ln114"   --->   Operation 73 'muxlogic' 'muxLogicRAMData_to_store_ln114' <Predicate = (trunc_ln112 == 10)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln114 = muxlogic i6 %o_vec_10_addr"   --->   Operation 74 'muxlogic' 'muxLogicRAMAddr_to_store_ln114' <Predicate = (trunc_ln112 == 10)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln114 = store i32 %bitcast_ln114, i6 %o_vec_10_addr" [kernel_MatMul.cpp:114]   --->   Operation 75 'store' 'store_ln114' <Predicate = (trunc_ln112 == 10)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln114 = br void %arrayidx1.exit" [kernel_MatMul.cpp:114]   --->   Operation 76 'br' 'br_ln114' <Predicate = (trunc_ln112 == 10)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln114 = muxlogic i32 %bitcast_ln114"   --->   Operation 77 'muxlogic' 'muxLogicRAMData_to_store_ln114' <Predicate = (trunc_ln112 == 9)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln114 = muxlogic i6 %o_vec_9_addr"   --->   Operation 78 'muxlogic' 'muxLogicRAMAddr_to_store_ln114' <Predicate = (trunc_ln112 == 9)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln114 = store i32 %bitcast_ln114, i6 %o_vec_9_addr" [kernel_MatMul.cpp:114]   --->   Operation 79 'store' 'store_ln114' <Predicate = (trunc_ln112 == 9)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln114 = br void %arrayidx1.exit" [kernel_MatMul.cpp:114]   --->   Operation 80 'br' 'br_ln114' <Predicate = (trunc_ln112 == 9)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln114 = muxlogic i32 %bitcast_ln114"   --->   Operation 81 'muxlogic' 'muxLogicRAMData_to_store_ln114' <Predicate = (trunc_ln112 == 8)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln114 = muxlogic i6 %o_vec_8_addr"   --->   Operation 82 'muxlogic' 'muxLogicRAMAddr_to_store_ln114' <Predicate = (trunc_ln112 == 8)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln114 = store i32 %bitcast_ln114, i6 %o_vec_8_addr" [kernel_MatMul.cpp:114]   --->   Operation 83 'store' 'store_ln114' <Predicate = (trunc_ln112 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln114 = br void %arrayidx1.exit" [kernel_MatMul.cpp:114]   --->   Operation 84 'br' 'br_ln114' <Predicate = (trunc_ln112 == 8)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln114 = muxlogic i32 %bitcast_ln114"   --->   Operation 85 'muxlogic' 'muxLogicRAMData_to_store_ln114' <Predicate = (trunc_ln112 == 7)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln114 = muxlogic i6 %o_vec_7_addr"   --->   Operation 86 'muxlogic' 'muxLogicRAMAddr_to_store_ln114' <Predicate = (trunc_ln112 == 7)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln114 = store i32 %bitcast_ln114, i6 %o_vec_7_addr" [kernel_MatMul.cpp:114]   --->   Operation 87 'store' 'store_ln114' <Predicate = (trunc_ln112 == 7)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln114 = br void %arrayidx1.exit" [kernel_MatMul.cpp:114]   --->   Operation 88 'br' 'br_ln114' <Predicate = (trunc_ln112 == 7)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln114 = muxlogic i32 %bitcast_ln114"   --->   Operation 89 'muxlogic' 'muxLogicRAMData_to_store_ln114' <Predicate = (trunc_ln112 == 6)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln114 = muxlogic i6 %o_vec_6_addr"   --->   Operation 90 'muxlogic' 'muxLogicRAMAddr_to_store_ln114' <Predicate = (trunc_ln112 == 6)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln114 = store i32 %bitcast_ln114, i6 %o_vec_6_addr" [kernel_MatMul.cpp:114]   --->   Operation 91 'store' 'store_ln114' <Predicate = (trunc_ln112 == 6)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln114 = br void %arrayidx1.exit" [kernel_MatMul.cpp:114]   --->   Operation 92 'br' 'br_ln114' <Predicate = (trunc_ln112 == 6)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln114 = muxlogic i32 %bitcast_ln114"   --->   Operation 93 'muxlogic' 'muxLogicRAMData_to_store_ln114' <Predicate = (trunc_ln112 == 5)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln114 = muxlogic i6 %o_vec_5_addr"   --->   Operation 94 'muxlogic' 'muxLogicRAMAddr_to_store_ln114' <Predicate = (trunc_ln112 == 5)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln114 = store i32 %bitcast_ln114, i6 %o_vec_5_addr" [kernel_MatMul.cpp:114]   --->   Operation 95 'store' 'store_ln114' <Predicate = (trunc_ln112 == 5)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln114 = br void %arrayidx1.exit" [kernel_MatMul.cpp:114]   --->   Operation 96 'br' 'br_ln114' <Predicate = (trunc_ln112 == 5)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln114 = muxlogic i32 %bitcast_ln114"   --->   Operation 97 'muxlogic' 'muxLogicRAMData_to_store_ln114' <Predicate = (trunc_ln112 == 4)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln114 = muxlogic i6 %o_vec_4_addr"   --->   Operation 98 'muxlogic' 'muxLogicRAMAddr_to_store_ln114' <Predicate = (trunc_ln112 == 4)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln114 = store i32 %bitcast_ln114, i6 %o_vec_4_addr" [kernel_MatMul.cpp:114]   --->   Operation 99 'store' 'store_ln114' <Predicate = (trunc_ln112 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln114 = br void %arrayidx1.exit" [kernel_MatMul.cpp:114]   --->   Operation 100 'br' 'br_ln114' <Predicate = (trunc_ln112 == 4)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln114 = muxlogic i32 %bitcast_ln114"   --->   Operation 101 'muxlogic' 'muxLogicRAMData_to_store_ln114' <Predicate = (trunc_ln112 == 3)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln114 = muxlogic i6 %o_vec_3_addr"   --->   Operation 102 'muxlogic' 'muxLogicRAMAddr_to_store_ln114' <Predicate = (trunc_ln112 == 3)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln114 = store i32 %bitcast_ln114, i6 %o_vec_3_addr" [kernel_MatMul.cpp:114]   --->   Operation 103 'store' 'store_ln114' <Predicate = (trunc_ln112 == 3)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln114 = br void %arrayidx1.exit" [kernel_MatMul.cpp:114]   --->   Operation 104 'br' 'br_ln114' <Predicate = (trunc_ln112 == 3)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln114 = muxlogic i32 %bitcast_ln114"   --->   Operation 105 'muxlogic' 'muxLogicRAMData_to_store_ln114' <Predicate = (trunc_ln112 == 2)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln114 = muxlogic i6 %o_vec_2_addr"   --->   Operation 106 'muxlogic' 'muxLogicRAMAddr_to_store_ln114' <Predicate = (trunc_ln112 == 2)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln114 = store i32 %bitcast_ln114, i6 %o_vec_2_addr" [kernel_MatMul.cpp:114]   --->   Operation 107 'store' 'store_ln114' <Predicate = (trunc_ln112 == 2)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln114 = br void %arrayidx1.exit" [kernel_MatMul.cpp:114]   --->   Operation 108 'br' 'br_ln114' <Predicate = (trunc_ln112 == 2)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln114 = muxlogic i32 %bitcast_ln114"   --->   Operation 109 'muxlogic' 'muxLogicRAMData_to_store_ln114' <Predicate = (trunc_ln112 == 1)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln114 = muxlogic i6 %o_vec_1_addr"   --->   Operation 110 'muxlogic' 'muxLogicRAMAddr_to_store_ln114' <Predicate = (trunc_ln112 == 1)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln114 = store i32 %bitcast_ln114, i6 %o_vec_1_addr" [kernel_MatMul.cpp:114]   --->   Operation 111 'store' 'store_ln114' <Predicate = (trunc_ln112 == 1)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln114 = br void %arrayidx1.exit" [kernel_MatMul.cpp:114]   --->   Operation 112 'br' 'br_ln114' <Predicate = (trunc_ln112 == 1)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln114 = muxlogic i32 %bitcast_ln114"   --->   Operation 113 'muxlogic' 'muxLogicRAMData_to_store_ln114' <Predicate = (trunc_ln112 == 0)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln114 = muxlogic i6 %o_vec_0_addr"   --->   Operation 114 'muxlogic' 'muxLogicRAMAddr_to_store_ln114' <Predicate = (trunc_ln112 == 0)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln114 = store i32 %bitcast_ln114, i6 %o_vec_0_addr" [kernel_MatMul.cpp:114]   --->   Operation 115 'store' 'store_ln114' <Predicate = (trunc_ln112 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln114 = br void %arrayidx1.exit" [kernel_MatMul.cpp:114]   --->   Operation 116 'br' 'br_ln114' <Predicate = (trunc_ln112 == 0)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln114 = muxlogic i32 %bitcast_ln114"   --->   Operation 117 'muxlogic' 'muxLogicRAMData_to_store_ln114' <Predicate = (trunc_ln112 == 15)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln114 = muxlogic i6 %o_vec_15_addr"   --->   Operation 118 'muxlogic' 'muxLogicRAMAddr_to_store_ln114' <Predicate = (trunc_ln112 == 15)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln114 = store i32 %bitcast_ln114, i6 %o_vec_15_addr" [kernel_MatMul.cpp:114]   --->   Operation 119 'store' 'store_ln114' <Predicate = (trunc_ln112 == 15)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln114 = br void %arrayidx1.exit" [kernel_MatMul.cpp:114]   --->   Operation 120 'br' 'br_ln114' <Predicate = (trunc_ln112 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ o_vec_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ res_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                 (alloca           ) [ 010]
specmemcore_ln0                   (specmemcore      ) [ 000]
specmemcore_ln0                   (specmemcore      ) [ 000]
specmemcore_ln0                   (specmemcore      ) [ 000]
specmemcore_ln0                   (specmemcore      ) [ 000]
specmemcore_ln0                   (specmemcore      ) [ 000]
specmemcore_ln0                   (specmemcore      ) [ 000]
specmemcore_ln0                   (specmemcore      ) [ 000]
specmemcore_ln0                   (specmemcore      ) [ 000]
specmemcore_ln0                   (specmemcore      ) [ 000]
specmemcore_ln0                   (specmemcore      ) [ 000]
specmemcore_ln0                   (specmemcore      ) [ 000]
specmemcore_ln0                   (specmemcore      ) [ 000]
specmemcore_ln0                   (specmemcore      ) [ 000]
specmemcore_ln0                   (specmemcore      ) [ 000]
specmemcore_ln0                   (specmemcore      ) [ 000]
specmemcore_ln0                   (specmemcore      ) [ 000]
specinterface_ln0                 (specinterface    ) [ 000]
store_ln112                       (store            ) [ 000]
br_ln112                          (br               ) [ 000]
i_4                               (load             ) [ 000]
add_ln112                         (add              ) [ 000]
icmp_ln112                        (icmp             ) [ 010]
br_ln112                          (br               ) [ 000]
trunc_ln112                       (trunc            ) [ 011]
lshr_ln                           (partselect       ) [ 011]
switch_ln114                      (switch           ) [ 000]
store_ln112                       (store            ) [ 000]
br_ln112                          (br               ) [ 000]
specpipeline_ln113                (specpipeline     ) [ 000]
speclooptripcount_ln112           (speclooptripcount) [ 000]
specloopname_ln112                (specloopname     ) [ 000]
zext_ln112                        (zext             ) [ 000]
muxLogicFIFOCE_to_res_stream_read (muxlogic         ) [ 000]
res_stream_read                   (read             ) [ 000]
bitcast_ln114                     (bitcast          ) [ 000]
o_vec_0_addr                      (getelementptr    ) [ 000]
o_vec_1_addr                      (getelementptr    ) [ 000]
o_vec_2_addr                      (getelementptr    ) [ 000]
o_vec_3_addr                      (getelementptr    ) [ 000]
o_vec_4_addr                      (getelementptr    ) [ 000]
o_vec_5_addr                      (getelementptr    ) [ 000]
o_vec_6_addr                      (getelementptr    ) [ 000]
o_vec_7_addr                      (getelementptr    ) [ 000]
o_vec_8_addr                      (getelementptr    ) [ 000]
o_vec_9_addr                      (getelementptr    ) [ 000]
o_vec_10_addr                     (getelementptr    ) [ 000]
o_vec_11_addr                     (getelementptr    ) [ 000]
o_vec_12_addr                     (getelementptr    ) [ 000]
o_vec_13_addr                     (getelementptr    ) [ 000]
o_vec_14_addr                     (getelementptr    ) [ 000]
o_vec_15_addr                     (getelementptr    ) [ 000]
muxLogicRAMData_to_store_ln114    (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln114    (muxlogic         ) [ 000]
store_ln114                       (store            ) [ 000]
br_ln114                          (br               ) [ 000]
muxLogicRAMData_to_store_ln114    (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln114    (muxlogic         ) [ 000]
store_ln114                       (store            ) [ 000]
br_ln114                          (br               ) [ 000]
muxLogicRAMData_to_store_ln114    (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln114    (muxlogic         ) [ 000]
store_ln114                       (store            ) [ 000]
br_ln114                          (br               ) [ 000]
muxLogicRAMData_to_store_ln114    (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln114    (muxlogic         ) [ 000]
store_ln114                       (store            ) [ 000]
br_ln114                          (br               ) [ 000]
muxLogicRAMData_to_store_ln114    (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln114    (muxlogic         ) [ 000]
store_ln114                       (store            ) [ 000]
br_ln114                          (br               ) [ 000]
muxLogicRAMData_to_store_ln114    (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln114    (muxlogic         ) [ 000]
store_ln114                       (store            ) [ 000]
br_ln114                          (br               ) [ 000]
muxLogicRAMData_to_store_ln114    (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln114    (muxlogic         ) [ 000]
store_ln114                       (store            ) [ 000]
br_ln114                          (br               ) [ 000]
muxLogicRAMData_to_store_ln114    (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln114    (muxlogic         ) [ 000]
store_ln114                       (store            ) [ 000]
br_ln114                          (br               ) [ 000]
muxLogicRAMData_to_store_ln114    (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln114    (muxlogic         ) [ 000]
store_ln114                       (store            ) [ 000]
br_ln114                          (br               ) [ 000]
muxLogicRAMData_to_store_ln114    (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln114    (muxlogic         ) [ 000]
store_ln114                       (store            ) [ 000]
br_ln114                          (br               ) [ 000]
muxLogicRAMData_to_store_ln114    (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln114    (muxlogic         ) [ 000]
store_ln114                       (store            ) [ 000]
br_ln114                          (br               ) [ 000]
muxLogicRAMData_to_store_ln114    (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln114    (muxlogic         ) [ 000]
store_ln114                       (store            ) [ 000]
br_ln114                          (br               ) [ 000]
muxLogicRAMData_to_store_ln114    (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln114    (muxlogic         ) [ 000]
store_ln114                       (store            ) [ 000]
br_ln114                          (br               ) [ 000]
muxLogicRAMData_to_store_ln114    (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln114    (muxlogic         ) [ 000]
store_ln114                       (store            ) [ 000]
br_ln114                          (br               ) [ 000]
muxLogicRAMData_to_store_ln114    (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln114    (muxlogic         ) [ 000]
store_ln114                       (store            ) [ 000]
br_ln114                          (br               ) [ 000]
muxLogicRAMData_to_store_ln114    (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln114    (muxlogic         ) [ 000]
store_ln114                       (store            ) [ 000]
br_ln114                          (br               ) [ 000]
ret_ln0                           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="o_vec_15">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="o_vec_14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_vec_13">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_vec_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="o_vec_11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="o_vec_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="o_vec_9">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_9"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="o_vec_8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="o_vec_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="o_vec_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="o_vec_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="o_vec_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="o_vec_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="o_vec_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="o_vec_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="o_vec_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_stream">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_92"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="i_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="res_stream_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="res_stream_read/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="o_vec_0_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_vec_0_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="o_vec_1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="6" slack="0"/>
<pin id="131" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_vec_1_addr/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="o_vec_2_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="6" slack="0"/>
<pin id="138" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_vec_2_addr/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="o_vec_3_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_vec_3_addr/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="o_vec_4_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_vec_4_addr/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="o_vec_5_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="6" slack="0"/>
<pin id="159" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_vec_5_addr/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="o_vec_6_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_vec_6_addr/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="o_vec_7_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="6" slack="0"/>
<pin id="173" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_vec_7_addr/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="o_vec_8_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="6" slack="0"/>
<pin id="180" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_vec_8_addr/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="o_vec_9_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="6" slack="0"/>
<pin id="187" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_vec_9_addr/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="o_vec_10_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_vec_10_addr/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="o_vec_11_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="6" slack="0"/>
<pin id="201" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_vec_11_addr/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="o_vec_12_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="6" slack="0"/>
<pin id="208" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_vec_12_addr/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="o_vec_13_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="6" slack="0"/>
<pin id="215" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_vec_13_addr/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="o_vec_14_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="6" slack="0"/>
<pin id="222" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_vec_14_addr/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="o_vec_15_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="6" slack="0"/>
<pin id="229" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_vec_15_addr/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln114_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="0"/>
<pin id="237" dir="0" index="4" bw="6" slack="0"/>
<pin id="238" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="240" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln114_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="244" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="0"/>
<pin id="247" dir="0" index="4" bw="6" slack="0"/>
<pin id="248" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="250" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln114_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="254" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="0" slack="0"/>
<pin id="257" dir="0" index="4" bw="6" slack="0"/>
<pin id="258" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="260" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln114_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="0"/>
<pin id="267" dir="0" index="4" bw="6" slack="0"/>
<pin id="268" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="270" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln114_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="274" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="0"/>
<pin id="277" dir="0" index="4" bw="6" slack="0"/>
<pin id="278" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="280" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln114_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="284" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="0"/>
<pin id="287" dir="0" index="4" bw="6" slack="0"/>
<pin id="288" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="290" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln114_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="294" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="0" slack="0"/>
<pin id="297" dir="0" index="4" bw="6" slack="0"/>
<pin id="298" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="300" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln114_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="304" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="0"/>
<pin id="307" dir="0" index="4" bw="6" slack="0"/>
<pin id="308" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="309" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="310" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln114_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="314" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="0" slack="0"/>
<pin id="317" dir="0" index="4" bw="6" slack="0"/>
<pin id="318" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="320" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln114_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="324" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="0" slack="0"/>
<pin id="327" dir="0" index="4" bw="6" slack="0"/>
<pin id="328" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="330" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln114_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="334" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="0" slack="0"/>
<pin id="337" dir="0" index="4" bw="6" slack="0"/>
<pin id="338" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="339" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="340" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln114_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="344" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="0" slack="0"/>
<pin id="347" dir="0" index="4" bw="6" slack="0"/>
<pin id="348" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="350" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln114_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="354" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="0" slack="0"/>
<pin id="357" dir="0" index="4" bw="6" slack="0"/>
<pin id="358" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="359" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="360" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln114_access_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="364" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="0" slack="0"/>
<pin id="367" dir="0" index="4" bw="6" slack="0"/>
<pin id="368" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="370" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln114_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="374" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="0" slack="0"/>
<pin id="377" dir="0" index="4" bw="6" slack="0"/>
<pin id="378" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="379" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="380" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln114_access_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="384" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="0" slack="0"/>
<pin id="387" dir="0" index="4" bw="6" slack="0"/>
<pin id="388" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="389" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="390" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln114/2 muxLogicRAMData_to_store_ln114/2 muxLogicRAMData_to_store_ln114/2 muxLogicRAMData_to_store_ln114/2 muxLogicRAMData_to_store_ln114/2 muxLogicRAMData_to_store_ln114/2 muxLogicRAMData_to_store_ln114/2 muxLogicRAMData_to_store_ln114/2 muxLogicRAMData_to_store_ln114/2 muxLogicRAMData_to_store_ln114/2 muxLogicRAMData_to_store_ln114/2 muxLogicRAMData_to_store_ln114/2 muxLogicRAMData_to_store_ln114/2 muxLogicRAMData_to_store_ln114/2 muxLogicRAMData_to_store_ln114/2 muxLogicRAMData_to_store_ln114/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln112_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="10" slack="0"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="i_4_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="0"/>
<pin id="402" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln112_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln112_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="0"/>
<pin id="411" dir="0" index="1" bw="9" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_ln112_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="0"/>
<pin id="417" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="lshr_ln_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="6" slack="0"/>
<pin id="421" dir="0" index="1" bw="10" slack="0"/>
<pin id="422" dir="0" index="2" bw="4" slack="0"/>
<pin id="423" dir="0" index="3" bw="5" slack="0"/>
<pin id="424" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="switch_ln114_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="0" index="3" bw="3" slack="0"/>
<pin id="434" dir="0" index="4" bw="3" slack="0"/>
<pin id="435" dir="0" index="5" bw="4" slack="0"/>
<pin id="436" dir="0" index="6" bw="4" slack="0"/>
<pin id="437" dir="0" index="7" bw="4" slack="0"/>
<pin id="438" dir="0" index="8" bw="4" slack="0"/>
<pin id="439" dir="0" index="9" bw="4" slack="0"/>
<pin id="440" dir="0" index="10" bw="4" slack="0"/>
<pin id="441" dir="0" index="11" bw="4" slack="0"/>
<pin id="442" dir="0" index="12" bw="4" slack="0"/>
<pin id="443" dir="0" index="13" bw="3" slack="0"/>
<pin id="444" dir="0" index="14" bw="3" slack="0"/>
<pin id="445" dir="0" index="15" bw="2" slack="0"/>
<pin id="446" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln114/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="store_ln112_store_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="10" slack="0"/>
<pin id="465" dir="0" index="1" bw="10" slack="0"/>
<pin id="466" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln112_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="1"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="muxLogicFIFOCE_to_res_stream_read_fu_487">
<pin_list>
<pin id="488" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOCE_to_res_stream_read/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="bitcast_ln114_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln114/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="muxLogicRAMAddr_to_store_ln114_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="0"/>
<pin id="512" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln114/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="muxLogicRAMAddr_to_store_ln114_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="0"/>
<pin id="516" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln114/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="muxLogicRAMAddr_to_store_ln114_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="6" slack="0"/>
<pin id="520" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln114/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="muxLogicRAMAddr_to_store_ln114_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="0"/>
<pin id="524" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln114/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="muxLogicRAMAddr_to_store_ln114_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="0"/>
<pin id="528" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln114/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="muxLogicRAMAddr_to_store_ln114_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="0"/>
<pin id="532" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln114/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="muxLogicRAMAddr_to_store_ln114_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="0"/>
<pin id="536" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln114/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="muxLogicRAMAddr_to_store_ln114_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="6" slack="0"/>
<pin id="540" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln114/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="muxLogicRAMAddr_to_store_ln114_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="0"/>
<pin id="544" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln114/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="muxLogicRAMAddr_to_store_ln114_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="6" slack="0"/>
<pin id="548" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln114/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="muxLogicRAMAddr_to_store_ln114_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="6" slack="0"/>
<pin id="552" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln114/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="muxLogicRAMAddr_to_store_ln114_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="0"/>
<pin id="556" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln114/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="muxLogicRAMAddr_to_store_ln114_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="6" slack="0"/>
<pin id="560" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln114/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="muxLogicRAMAddr_to_store_ln114_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="6" slack="0"/>
<pin id="564" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln114/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="muxLogicRAMAddr_to_store_ln114_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="0"/>
<pin id="568" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln114/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="muxLogicRAMAddr_to_store_ln114_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="6" slack="0"/>
<pin id="572" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln114/2 "/>
</bind>
</comp>

<comp id="574" class="1005" name="i_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="10" slack="0"/>
<pin id="576" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="584" class="1005" name="trunc_ln112_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="1"/>
<pin id="586" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln112 "/>
</bind>
</comp>

<comp id="588" class="1005" name="lshr_ln_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="6" slack="1"/>
<pin id="590" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="106" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="108" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="108" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="108" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="108" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="108" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="108" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="108" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="108" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="108" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="108" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="108" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="8" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="108" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="108" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="4" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="108" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="2" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="108" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="108" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="241"><net_src comp="218" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="251"><net_src comp="211" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="261"><net_src comp="204" pin="3"/><net_sink comp="252" pin=2"/></net>

<net id="271"><net_src comp="197" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="281"><net_src comp="190" pin="3"/><net_sink comp="272" pin=2"/></net>

<net id="291"><net_src comp="183" pin="3"/><net_sink comp="282" pin=2"/></net>

<net id="301"><net_src comp="176" pin="3"/><net_sink comp="292" pin=2"/></net>

<net id="311"><net_src comp="169" pin="3"/><net_sink comp="302" pin=2"/></net>

<net id="321"><net_src comp="162" pin="3"/><net_sink comp="312" pin=2"/></net>

<net id="331"><net_src comp="155" pin="3"/><net_sink comp="322" pin=2"/></net>

<net id="341"><net_src comp="148" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="351"><net_src comp="141" pin="3"/><net_sink comp="342" pin=2"/></net>

<net id="361"><net_src comp="134" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="371"><net_src comp="127" pin="3"/><net_sink comp="362" pin=2"/></net>

<net id="381"><net_src comp="120" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="391"><net_src comp="225" pin="3"/><net_sink comp="382" pin=2"/></net>

<net id="399"><net_src comp="54" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="407"><net_src comp="400" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="56" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="400" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="58" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="400" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="60" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="400" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="62" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="64" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="447"><net_src comp="415" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="448"><net_src comp="66" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="449"><net_src comp="68" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="450"><net_src comp="70" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="451"><net_src comp="72" pin="0"/><net_sink comp="429" pin=4"/></net>

<net id="452"><net_src comp="74" pin="0"/><net_sink comp="429" pin=5"/></net>

<net id="453"><net_src comp="76" pin="0"/><net_sink comp="429" pin=6"/></net>

<net id="454"><net_src comp="78" pin="0"/><net_sink comp="429" pin=7"/></net>

<net id="455"><net_src comp="80" pin="0"/><net_sink comp="429" pin=8"/></net>

<net id="456"><net_src comp="82" pin="0"/><net_sink comp="429" pin=9"/></net>

<net id="457"><net_src comp="84" pin="0"/><net_sink comp="429" pin=10"/></net>

<net id="458"><net_src comp="86" pin="0"/><net_sink comp="429" pin=11"/></net>

<net id="459"><net_src comp="88" pin="0"/><net_sink comp="429" pin=12"/></net>

<net id="460"><net_src comp="90" pin="0"/><net_sink comp="429" pin=13"/></net>

<net id="461"><net_src comp="92" pin="0"/><net_sink comp="429" pin=14"/></net>

<net id="462"><net_src comp="94" pin="0"/><net_sink comp="429" pin=15"/></net>

<net id="467"><net_src comp="403" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="468" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="474"><net_src comp="468" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="475"><net_src comp="468" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="477"><net_src comp="468" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="478"><net_src comp="468" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="479"><net_src comp="468" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="480"><net_src comp="468" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="481"><net_src comp="468" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="482"><net_src comp="468" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="483"><net_src comp="468" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="484"><net_src comp="468" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="485"><net_src comp="468" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="486"><net_src comp="468" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="492"><net_src comp="114" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="232" pin=4"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="496"><net_src comp="489" pin="1"/><net_sink comp="252" pin=4"/></net>

<net id="497"><net_src comp="489" pin="1"/><net_sink comp="262" pin=4"/></net>

<net id="498"><net_src comp="489" pin="1"/><net_sink comp="272" pin=4"/></net>

<net id="499"><net_src comp="489" pin="1"/><net_sink comp="282" pin=4"/></net>

<net id="500"><net_src comp="489" pin="1"/><net_sink comp="292" pin=4"/></net>

<net id="501"><net_src comp="489" pin="1"/><net_sink comp="302" pin=4"/></net>

<net id="502"><net_src comp="489" pin="1"/><net_sink comp="312" pin=4"/></net>

<net id="503"><net_src comp="489" pin="1"/><net_sink comp="322" pin=4"/></net>

<net id="504"><net_src comp="489" pin="1"/><net_sink comp="332" pin=4"/></net>

<net id="505"><net_src comp="489" pin="1"/><net_sink comp="342" pin=4"/></net>

<net id="506"><net_src comp="489" pin="1"/><net_sink comp="352" pin=4"/></net>

<net id="507"><net_src comp="489" pin="1"/><net_sink comp="362" pin=4"/></net>

<net id="508"><net_src comp="489" pin="1"/><net_sink comp="372" pin=4"/></net>

<net id="509"><net_src comp="489" pin="1"/><net_sink comp="382" pin=4"/></net>

<net id="513"><net_src comp="218" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="211" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="204" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="197" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="190" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="183" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="176" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="169" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="162" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="155" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="148" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="141" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="134" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="127" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="120" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="225" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="110" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="580"><net_src comp="574" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="587"><net_src comp="415" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="419" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="468" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o_vec_15 | {2 }
	Port: o_vec_14 | {2 }
	Port: o_vec_13 | {2 }
	Port: o_vec_12 | {2 }
	Port: o_vec_11 | {2 }
	Port: o_vec_10 | {2 }
	Port: o_vec_9 | {2 }
	Port: o_vec_8 | {2 }
	Port: o_vec_7 | {2 }
	Port: o_vec_6 | {2 }
	Port: o_vec_5 | {2 }
	Port: o_vec_4 | {2 }
	Port: o_vec_3 | {2 }
	Port: o_vec_2 | {2 }
	Port: o_vec_1 | {2 }
	Port: o_vec_0 | {2 }
 - Input state : 
	Port: matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc : res_stream | {2 }
  - Chain level:
	State 1
		store_ln112 : 1
		i_4 : 1
		add_ln112 : 2
		icmp_ln112 : 2
		br_ln112 : 3
		trunc_ln112 : 2
		lshr_ln : 2
		switch_ln114 : 3
		store_ln112 : 3
	State 2
		o_vec_0_addr : 1
		o_vec_1_addr : 1
		o_vec_2_addr : 1
		o_vec_3_addr : 1
		o_vec_4_addr : 1
		o_vec_5_addr : 1
		o_vec_6_addr : 1
		o_vec_7_addr : 1
		o_vec_8_addr : 1
		o_vec_9_addr : 1
		o_vec_10_addr : 1
		o_vec_11_addr : 1
		o_vec_12_addr : 1
		o_vec_13_addr : 1
		o_vec_14_addr : 1
		o_vec_15_addr : 1
		muxLogicRAMData_to_store_ln114 : 1
		muxLogicRAMAddr_to_store_ln114 : 2
		store_ln114 : 1
		muxLogicRAMData_to_store_ln114 : 1
		muxLogicRAMAddr_to_store_ln114 : 2
		store_ln114 : 1
		muxLogicRAMData_to_store_ln114 : 1
		muxLogicRAMAddr_to_store_ln114 : 2
		store_ln114 : 1
		muxLogicRAMData_to_store_ln114 : 1
		muxLogicRAMAddr_to_store_ln114 : 2
		store_ln114 : 1
		muxLogicRAMData_to_store_ln114 : 1
		muxLogicRAMAddr_to_store_ln114 : 2
		store_ln114 : 1
		muxLogicRAMData_to_store_ln114 : 1
		muxLogicRAMAddr_to_store_ln114 : 2
		store_ln114 : 1
		muxLogicRAMData_to_store_ln114 : 1
		muxLogicRAMAddr_to_store_ln114 : 2
		store_ln114 : 1
		muxLogicRAMData_to_store_ln114 : 1
		muxLogicRAMAddr_to_store_ln114 : 2
		store_ln114 : 1
		muxLogicRAMData_to_store_ln114 : 1
		muxLogicRAMAddr_to_store_ln114 : 2
		store_ln114 : 1
		muxLogicRAMData_to_store_ln114 : 1
		muxLogicRAMAddr_to_store_ln114 : 2
		store_ln114 : 1
		muxLogicRAMData_to_store_ln114 : 1
		muxLogicRAMAddr_to_store_ln114 : 2
		store_ln114 : 1
		muxLogicRAMData_to_store_ln114 : 1
		muxLogicRAMAddr_to_store_ln114 : 2
		store_ln114 : 1
		muxLogicRAMData_to_store_ln114 : 1
		muxLogicRAMAddr_to_store_ln114 : 2
		store_ln114 : 1
		muxLogicRAMData_to_store_ln114 : 1
		muxLogicRAMAddr_to_store_ln114 : 2
		store_ln114 : 1
		muxLogicRAMData_to_store_ln114 : 1
		muxLogicRAMAddr_to_store_ln114 : 2
		store_ln114 : 1
		muxLogicRAMData_to_store_ln114 : 1
		muxLogicRAMAddr_to_store_ln114 : 2
		store_ln114 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|    add   |             add_ln112_fu_403             |    0    |    10   |
|----------|------------------------------------------|---------|---------|
|   icmp   |             icmp_ln112_fu_409            |    0    |    4    |
|----------|------------------------------------------|---------|---------|
|   read   |        res_stream_read_read_fu_114       |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |                grp_fu_392                |    0    |    0    |
|          | muxLogicFIFOCE_to_res_stream_read_fu_487 |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln114_fu_510  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln114_fu_514  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln114_fu_518  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln114_fu_522  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln114_fu_526  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln114_fu_530  |    0    |    0    |
| muxlogic |   muxLogicRAMAddr_to_store_ln114_fu_534  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln114_fu_538  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln114_fu_542  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln114_fu_546  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln114_fu_550  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln114_fu_554  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln114_fu_558  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln114_fu_562  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln114_fu_566  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln114_fu_570  |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   trunc  |            trunc_ln112_fu_415            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|partselect|              lshr_ln_fu_419              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|  switch  |            switch_ln114_fu_429           |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   zext   |             zext_ln112_fu_468            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |    14   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     i_reg_574     |   10   |
|  lshr_ln_reg_588  |    6   |
|trunc_ln112_reg_584|    4   |
+-------------------+--------+
|       Total       |   20   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   14   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   20   |    -   |
+-----------+--------+--------+
|   Total   |   20   |   14   |
+-----------+--------+--------+
