# synchronizers-CDC-
basic synchronizers used in CDC paths ( Verilog)



# Clock domain crossing

## metastability 
If the setup and hold time requirments are not met,the output of the flipflop may take much longer than Tco to a valid logic. This is called unstable behaviour or metastability


![image](https://user-images.githubusercontent.com/130048247/235581154-0255d694-72a6-40f5-abc2-044a93bb636b.png)


