{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675698175218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675698175218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  6 12:42:55 2023 " "Processing started: Mon Feb  6 12:42:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675698175218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698175218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool " "Command: quartus_map --read_settings_files=on --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698175218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675698175749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675698175749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_TX-arch_TX " "Found design unit 1: uart_TX-arch_TX" {  } { { "uart_TX.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_TX.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185831 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_TX " "Found entity 1: uart_TX" {  } { { "uart_TX.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_TX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698185831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_RX-atch_RX " "Found design unit 1: uart_RX-atch_RX" {  } { { "uart_RX.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_RX.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185832 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_RX " "Found entity 1: uart_RX" {  } { { "uart_RX.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698185832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_image_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_image_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_image_filter-behavior " "Found design unit 1: tb_image_filter-behavior" {  } { { "tb_image_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_image_filter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185834 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_image_filter " "Found entity 1: tb_image_filter" {  } { { "tb_image_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_image_filter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698185834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_fifo-behavior " "Found design unit 1: tb_fifo-behavior" {  } { { "tb_fifo.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_fifo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185838 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo " "Found entity 1: tb_fifo" {  } { { "tb_fifo.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_fifo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698185838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_double_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_double_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_image_double_filter-behavior " "Found design unit 1: tb_image_double_filter-behavior" {  } { { "tb_double_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_double_filter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185840 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_image_double_filter " "Found entity 1: tb_image_double_filter" {  } { { "tb_double_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_double_filter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698185840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavioral " "Found design unit 1: reg-behavioral" {  } { { "register.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185842 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "register.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698185842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_image_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_image_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_read_image_vhdl-behavior " "Found design unit 1: tb_read_image_vhdl-behavior" {  } { { "read_image_tb.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image_tb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185843 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_read_image_vhdl " "Found entity 1: tb_read_image_vhdl" {  } { { "read_image_tb.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698185843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_image.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_image_VHDL-rtl " "Found design unit 1: read_image_VHDL-rtl" {  } { { "read_image.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185845 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_image_VHDL " "Found entity 1: read_image_VHDL" {  } { { "read_image.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698185845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_block-behavioral " "Found design unit 1: RAM_block-behavioral" {  } { { "RAM_block.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/RAM_block.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185847 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_block " "Found entity 1: RAM_block" {  } { { "RAM_block.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/RAM_block.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698185847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel_multiply_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kernel_multiply_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kernel_mac-behavioral " "Found design unit 1: kernel_mac-behavioral" {  } { { "kernel_multiply_adder.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185849 ""} { "Info" "ISGN_ENTITY_NAME" "1 kernel_mac " "Found entity 1: kernel_mac" {  } { { "kernel_multiply_adder.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698185849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file image_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 image_filter-behavioral " "Found design unit 1: image_filter-behavioral" {  } { { "image_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185851 ""} { "Info" "ISGN_ENTITY_NAME" "1 image_filter " "Found entity 1: image_filter" {  } { { "image_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698185851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-behavioral " "Found design unit 1: fifo-behavioral" {  } { { "fifo.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/fifo.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185853 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/fifo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698185853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erosion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file erosion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kernel_erosion-behavioral " "Found design unit 1: kernel_erosion-behavioral" {  } { { "erosion.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/erosion.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185856 ""} { "Info" "ISGN_ENTITY_NAME" "1 kernel_erosion " "Found entity 1: kernel_erosion" {  } { { "erosion.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/erosion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698185856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dilation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dilation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kernel_dilation-behavioral " "Found design unit 1: kernel_dilation-behavioral" {  } { { "dilation.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/dilation.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185858 ""} { "Info" "ISGN_ENTITY_NAME" "1 kernel_dilation " "Found entity 1: kernel_dilation" {  } { { "dilation.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/dilation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698185858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarization.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarization.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binarization-behavioral " "Found design unit 1: binarization-behavioral" {  } { { "binarization.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/binarization.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185860 ""} { "Info" "ISGN_ENTITY_NAME" "1 binarization " "Found entity 1: binarization" {  } { { "binarization.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/binarization.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698185860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_filter_tool.vhd 2 1 " "Found 2 design units, including 1 entities, in source file image_filter_tool.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Image_Filter_Tool-behavior " "Found design unit 1: Image_Filter_Tool-behavior" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185861 ""} { "Info" "ISGN_ENTITY_NAME" "1 Image_Filter_Tool " "Found entity 1: Image_Filter_Tool" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698185861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698185863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698185863 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675698185928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_TX uart_TX:inst6 " "Elaborating entity \"uart_TX\" for hierarchy \"uart_TX:inst6\"" {  } { { "top.bdf" "inst6" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 496 1336 1528 608 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675698185929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Image_Filter_Tool Image_Filter_Tool:inst " "Elaborating entity \"Image_Filter_Tool\" for hierarchy \"Image_Filter_Tool:inst\"" {  } { { "top.bdf" "inst" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675698185931 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "filter_sel Image_Filter_Tool.vhd(82) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(82): used explicit default value for signal \"filter_sel\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1675698185933 "|top|Image_Filter_Tool:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "type_sel Image_Filter_Tool.vhd(83) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(83): used explicit default value for signal \"type_sel\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1675698185933 "|top|Image_Filter_Tool:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "filter_sel2 Image_Filter_Tool.vhd(90) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(90): used explicit default value for signal \"filter_sel2\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 90 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1675698185933 "|top|Image_Filter_Tool:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "type_sel2 Image_Filter_Tool.vhd(91) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(91): used explicit default value for signal \"type_sel2\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 91 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1675698185933 "|top|Image_Filter_Tool:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_block Image_Filter_Tool:inst\|RAM_block:ram2 " "Elaborating entity \"RAM_block\" for hierarchy \"Image_Filter_Tool:inst\|RAM_block:ram2\"" {  } { { "Image_Filter_Tool.vhd" "ram2" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675698185934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binarization Image_Filter_Tool:inst\|binarization:bin " "Elaborating entity \"binarization\" for hierarchy \"Image_Filter_Tool:inst\|binarization:bin\"" {  } { { "Image_Filter_Tool.vhd" "bin" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675698185935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_filter Image_Filter_Tool:inst\|image_filter:filter " "Elaborating entity \"image_filter\" for hierarchy \"Image_Filter_Tool:inst\|image_filter:filter\"" {  } { { "Image_Filter_Tool.vhd" "filter" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675698185937 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stack_full1 image_filter.vhd(146) " "Verilog HDL or VHDL warning at image_filter.vhd(146): object \"stack_full1\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675698185940 "|top|Image_Filter_Tool:inst|image_filter:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_out1 image_filter.vhd(147) " "Verilog HDL or VHDL warning at image_filter.vhd(147): object \"counter_out1\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675698185940 "|top|Image_Filter_Tool:inst|image_filter:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stack_full2 image_filter.vhd(153) " "Verilog HDL or VHDL warning at image_filter.vhd(153): object \"stack_full2\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675698185940 "|top|Image_Filter_Tool:inst|image_filter:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_out2 image_filter.vhd(154) " "Verilog HDL or VHDL warning at image_filter.vhd(154): object \"counter_out2\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675698185940 "|top|Image_Filter_Tool:inst|image_filter:filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo Image_Filter_Tool:inst\|image_filter:filter\|fifo:fifo1 " "Elaborating entity \"fifo\" for hierarchy \"Image_Filter_Tool:inst\|image_filter:filter\|fifo:fifo1\"" {  } { { "image_filter.vhd" "fifo1" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675698185981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mac Image_Filter_Tool:inst\|image_filter:filter\|kernel_mac:k_mac " "Elaborating entity \"kernel_mac\" for hierarchy \"Image_Filter_Tool:inst\|image_filter:filter\|kernel_mac:k_mac\"" {  } { { "image_filter.vhd" "k_mac" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675698185998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_erosion Image_Filter_Tool:inst\|image_filter:filter\|kernel_erosion:erode " "Elaborating entity \"kernel_erosion\" for hierarchy \"Image_Filter_Tool:inst\|image_filter:filter\|kernel_erosion:erode\"" {  } { { "image_filter.vhd" "erode" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675698186002 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prod6 erosion.vhd(35) " "Verilog HDL or VHDL warning at erosion.vhd(35): object \"prod6\" assigned a value but never read" {  } { { "erosion.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/erosion.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675698186005 "|top|Image_Filter_Tool:inst|image_filter:filter|kernel_erosion:erode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_dilation Image_Filter_Tool:inst\|image_filter:filter\|kernel_dilation:dilate " "Elaborating entity \"kernel_dilation\" for hierarchy \"Image_Filter_Tool:inst\|image_filter:filter\|kernel_dilation:dilate\"" {  } { { "image_filter.vhd" "dilate" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675698186005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_filter Image_Filter_Tool:inst\|image_filter:filter2 " "Elaborating entity \"image_filter\" for hierarchy \"Image_Filter_Tool:inst\|image_filter:filter2\"" {  } { { "Image_Filter_Tool.vhd" "filter2" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675698186008 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stack_full1 image_filter.vhd(146) " "Verilog HDL or VHDL warning at image_filter.vhd(146): object \"stack_full1\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675698186009 "|top|Image_Filter_Tool:inst|image_filter:filter2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_out1 image_filter.vhd(147) " "Verilog HDL or VHDL warning at image_filter.vhd(147): object \"counter_out1\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675698186009 "|top|Image_Filter_Tool:inst|image_filter:filter2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stack_full2 image_filter.vhd(153) " "Verilog HDL or VHDL warning at image_filter.vhd(153): object \"stack_full2\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675698186009 "|top|Image_Filter_Tool:inst|image_filter:filter2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_out2 image_filter.vhd(154) " "Verilog HDL or VHDL warning at image_filter.vhd(154): object \"counter_out2\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675698186009 "|top|Image_Filter_Tool:inst|image_filter:filter2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo Image_Filter_Tool:inst\|image_filter:filter2\|fifo:fifo1 " "Elaborating entity \"fifo\" for hierarchy \"Image_Filter_Tool:inst\|image_filter:filter2\|fifo:fifo1\"" {  } { { "image_filter.vhd" "fifo1" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675698186055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 74160:inst1 " "Elaborating entity \"74160\" for hierarchy \"74160:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 184 552 672 368 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675698186115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74160:inst1 " "Elaborated megafunction instantiation \"74160:inst1\"" {  } { { "top.bdf" "" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 184 552 672 368 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675698186117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_RX uart_RX:inst5 " "Elaborating entity \"uart_RX\" for hierarchy \"uart_RX:inst5\"" {  } { { "top.bdf" "inst5" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 504 536 728 584 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675698186118 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "63472 131072 0 1 1 " "63472 out of 131072 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "67600 131071 " "Addresses ranging from 67600 to 131071 are not initialized" {  } { { "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1675698188361 ""}  } { { "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1675698188361 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Image_Filter_Tool:inst\|RAM_block:ram2\|ram_block_rtl_0 " "Inferred RAM node \"Image_Filter_Tool:inst\|RAM_block:ram2\|ram_block_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1675698188471 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Image_Filter_Tool:inst\|RAM_block:ram2\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Image_Filter_Tool:inst\|RAM_block:ram2\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675698189925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675698189925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675698189925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 67600 " "Parameter NUMWORDS_A set to 67600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675698189925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675698189925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675698189925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 67600 " "Parameter NUMWORDS_B set to 67600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675698189925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675698189925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675698189925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675698189925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675698189925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675698189925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675698189925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675698189925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif " "Parameter INIT_FILE set to db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675698189925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675698189925 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1675698189925 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1675698189925 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Image_Filter_Tool:inst\|image_filter:filter\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Image_Filter_Tool:inst\|image_filter:filter\|Mod0\"" {  } { { "image_filter.vhd" "Mod0" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 329 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675698189926 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Image_Filter_Tool:inst\|image_filter:filter2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Image_Filter_Tool:inst\|image_filter:filter2\|Mod0\"" {  } { { "image_filter.vhd" "Mod0" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 329 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675698189926 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1675698189926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675698189988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698189988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698189988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698189988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 67600 " "Parameter \"NUMWORDS_A\" = \"67600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698189988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698189988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698189988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 67600 " "Parameter \"NUMWORDS_B\" = \"67600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698189988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698189988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698189988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698189988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698189988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698189988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698189988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698189988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698189988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698189988 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675698189988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qdo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qdo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qdo1 " "Found entity 1: altsyncram_qdo1" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698190053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698190053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tsa " "Found entity 1: decode_tsa" {  } { { "db/decode_tsa.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/decode_tsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698190111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698190111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dnb " "Found entity 1: mux_dnb" {  } { { "db/mux_dnb.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/mux_dnb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698190158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698190158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Filter_Tool:inst\|image_filter:filter\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst\|image_filter:filter\|lpm_divide:Mod0\"" {  } { { "image_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 329 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675698190185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Filter_Tool:inst\|image_filter:filter\|lpm_divide:Mod0 " "Instantiated megafunction \"Image_Filter_Tool:inst\|image_filter:filter\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698190185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698190185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698190185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698190185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698190185 ""}  } { { "image_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 329 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675698190185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/lpm_divide_cqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698190229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698190229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698190243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698190243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698190361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698190361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698190425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698190425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698190472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698190472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675698190485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698190485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Filter_Tool:inst\|image_filter:filter2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst\|image_filter:filter2\|lpm_divide:Mod0\"" {  } { { "image_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 329 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675698190495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Filter_Tool:inst\|image_filter:filter2\|lpm_divide:Mod0 " "Instantiated megafunction \"Image_Filter_Tool:inst\|image_filter:filter2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698190495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698190495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698190495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698190495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675698190495 ""}  } { { "image_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 329 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675698190495 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a0 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "d:/documents/quartus_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675698190691 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a8 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "d:/documents/quartus_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675698190691 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a16 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "d:/documents/quartus_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675698190691 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a24 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "d:/documents/quartus_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675698190691 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a32 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "d:/documents/quartus_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675698190691 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a40 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "d:/documents/quartus_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675698190691 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a48 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "d:/documents/quartus_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675698190691 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a56 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 1727 2 0 } } { "altsyncram.tdf" "" { Text "d:/documents/quartus_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675698190691 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a64 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 1967 2 0 } } { "altsyncram.tdf" "" { Text "d:/documents/quartus_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675698190691 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a65 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 1997 2 0 } } { "altsyncram.tdf" "" { Text "d:/documents/quartus_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675698190691 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a66 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 2027 2 0 } } { "altsyncram.tdf" "" { Text "d:/documents/quartus_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675698190691 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a67 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 2057 2 0 } } { "altsyncram.tdf" "" { Text "d:/documents/quartus_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675698190691 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a68 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 2087 2 0 } } { "altsyncram.tdf" "" { Text "d:/documents/quartus_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675698190691 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a69 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 2117 2 0 } } { "altsyncram.tdf" "" { Text "d:/documents/quartus_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675698190691 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a70 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 2147 2 0 } } { "altsyncram.tdf" "" { Text "d:/documents/quartus_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675698190691 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a71 " "Synthesized away node \"Image_Filter_Tool:inst\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_qdo1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_qdo1.tdf" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_qdo1.tdf" 2177 2 0 } } { "altsyncram.tdf" "" { Text "d:/documents/quartus_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } } { "top.bdf" "" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 472 880 1184 584 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675698190691 "|top|Image_Filter_Tool:inst|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_qdo1:auto_generated|ram_block1a71"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1675698190691 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1675698190691 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "62 " "Ignored 62 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1675698191258 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1675698191258 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1675698194729 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2596 " "2596 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1675698196757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1675698197399 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675698197399 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8372 " "Implemented 8372 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1675698197981 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1675698197981 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8313 " "Implemented 8313 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1675698197981 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1675698197981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1675698197981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675698198050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  6 12:43:18 2023 " "Processing ended: Mon Feb  6 12:43:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675698198050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675698198050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675698198050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675698198050 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1675698199660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675698199661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  6 12:43:19 2023 " "Processing started: Mon Feb  6 12:43:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675698199661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1675698199661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1675698199661 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1675698199789 ""}
{ "Info" "0" "" "Project  = Image_Filter_tool" {  } {  } 0 0 "Project  = Image_Filter_tool" 0 0 "Fitter" 0 0 1675698199790 ""}
{ "Info" "0" "" "Revision = Image_Filter_Tool" {  } {  } 0 0 "Revision = Image_Filter_Tool" 0 0 "Fitter" 0 0 1675698199790 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1675698199923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1675698199923 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Image_Filter_Tool EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Image_Filter_Tool\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1675698199970 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1675698200020 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1675698200020 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1675698200215 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1675698200221 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1675698200404 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1675698200404 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1675698200404 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1675698200404 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/documents/quartus_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/documents/quartus_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 14985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1675698200419 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/documents/quartus_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/documents/quartus_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 14987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1675698200419 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/documents/quartus_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/documents/quartus_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 14989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1675698200419 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/documents/quartus_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/documents/quartus_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 14991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1675698200419 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/documents/quartus_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/documents/quartus_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 14993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1675698200419 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1675698200419 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1675698200425 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1675698200709 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Image_Filter_Tool.sdc " "Synopsys Design Constraints File file not found: 'Image_Filter_Tool.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1675698201772 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1675698201773 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1675698201855 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1675698201855 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1675698201858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1675698202414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74160:inst1\|9 " "Destination node 74160:inst1\|9" {  } { { "74160.bdf" "" { Schematic "d:/documents/quartus_lite/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } } { "temporary_test_loc" "" { Generic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1675698202414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74160:inst1\|8 " "Destination node 74160:inst1\|8" {  } { { "74160.bdf" "" { Schematic "d:/documents/quartus_lite/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } } { "temporary_test_loc" "" { Generic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1675698202414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74160:inst1\|7 " "Destination node 74160:inst1\|7" {  } { { "74160.bdf" "" { Schematic "d:/documents/quartus_lite/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } } { "temporary_test_loc" "" { Generic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1675698202414 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1675698202414 ""}  } { { "top.bdf" "" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 336 312 488 352 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 14981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675698202414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst4  " "Automatically promoted node inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1675698202414 ""}  } { { "top.bdf" "" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 224 704 768 304 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 3073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675698202414 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1675698203112 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1675698203122 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1675698203123 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675698203135 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675698203163 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1675698203183 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1675698203183 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1675698203194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1675698203448 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1675698203459 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1675698203459 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675698203831 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1675698203857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1675698204933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675698206327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1675698206388 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1675698230880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:25 " "Fitter placement operations ending: elapsed time is 00:00:25" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675698230881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1675698231802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1675698235561 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1675698235561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1675698243297 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1675698243297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675698243303 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.84 " "Total time spent on timing analysis during the Fitter is 4.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1675698243583 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1675698243645 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1675698244265 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1675698244269 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1675698244836 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675698246184 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV E " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "d:/documents/quartus_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/documents/quartus_lite/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/documents/quartus_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/documents/quartus_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "top.bdf" "" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 336 312 488 352 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1675698246977 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL T12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at T12" {  } { { "d:/documents/quartus_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/documents/quartus_lite/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "d:/documents/quartus_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/documents/quartus_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "top.bdf" "" { Schematic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 544 320 488 560 "UART_RXD" "" } } } } { "temporary_test_loc" "" { Generic "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1675698246977 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1675698246977 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/output_files/Image_Filter_Tool.fit.smsg " "Generated suppressed messages file D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/output_files/Image_Filter_Tool.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1675698247434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5546 " "Peak virtual memory: 5546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675698248810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  6 12:44:08 2023 " "Processing ended: Mon Feb  6 12:44:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675698248810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675698248810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675698248810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1675698248810 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1675698250199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675698250199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  6 12:44:10 2023 " "Processing started: Mon Feb  6 12:44:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675698250199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1675698250199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1675698250200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1675698250669 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1675698251497 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1675698251542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675698251814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  6 12:44:11 2023 " "Processing ended: Mon Feb  6 12:44:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675698251814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675698251814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675698251814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1675698251814 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1675698252487 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1675698253257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675698253257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  6 12:44:12 2023 " "Processing started: Mon Feb  6 12:44:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675698253257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1675698253257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Image_Filter_tool -c Image_Filter_Tool " "Command: quartus_sta Image_Filter_tool -c Image_Filter_Tool" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1675698253257 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1675698253390 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1675698253663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1675698253663 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1675698253716 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1675698253716 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Image_Filter_Tool.sdc " "Synopsys Design Constraints File file not found: 'Image_Filter_Tool.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1675698254236 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1675698254236 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1675698254262 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 74160:inst1\|6 74160:inst1\|6 " "create_clock -period 1.000 -name 74160:inst1\|6 74160:inst1\|6" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1675698254262 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1675698254262 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1675698254308 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1675698254309 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1675698254311 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1675698254338 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1675698254715 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1675698254715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -110.752 " "Worst-case setup slack is -110.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698254720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698254720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -110.752          -15552.802 74160:inst1\|6  " " -110.752          -15552.802 74160:inst1\|6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698254720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.075             -93.255 CLOCK_50  " "   -2.075             -93.255 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698254720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675698254720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.194 " "Worst-case hold slack is 0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698254745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698254745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 CLOCK_50  " "    0.194               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698254745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 74160:inst1\|6  " "    0.335               0.000 74160:inst1\|6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698254745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675698254745 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1675698254752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1675698254760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698254769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698254769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -69.000 CLOCK_50  " "   -3.000             -69.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698254769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -5029.976 74160:inst1\|6  " "   -2.174           -5029.976 74160:inst1\|6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698254769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675698254769 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1675698255360 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1675698255360 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1675698255437 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1675698255469 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1675698256274 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1675698256541 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1675698256693 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1675698256693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -98.748 " "Worst-case setup slack is -98.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698256699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698256699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -98.748          -13511.453 74160:inst1\|6  " "  -98.748          -13511.453 74160:inst1\|6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698256699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.801             -77.482 CLOCK_50  " "   -1.801             -77.482 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698256699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675698256699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698256721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698256721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLOCK_50  " "    0.186               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698256721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 74160:inst1\|6  " "    0.310               0.000 74160:inst1\|6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698256721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675698256721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1675698256731 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1675698256741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698256751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698256751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -69.000 CLOCK_50  " "   -3.000             -69.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698256751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -5029.976 74160:inst1\|6  " "   -2.174           -5029.976 74160:inst1\|6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698256751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675698256751 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1675698257331 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1675698257331 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1675698257340 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1675698257548 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1675698257569 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1675698257569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -63.261 " "Worst-case setup slack is -63.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698257576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698257576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -63.261           -7385.824 74160:inst1\|6  " "  -63.261           -7385.824 74160:inst1\|6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698257576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.797             -25.645 CLOCK_50  " "   -0.797             -25.645 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698257576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675698257576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.087 " "Worst-case hold slack is 0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698257601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698257601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 74160:inst1\|6  " "    0.087               0.000 74160:inst1\|6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698257601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 CLOCK_50  " "    0.178               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698257601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675698257601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1675698257611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1675698257621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698257633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698257633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -89.036 CLOCK_50  " "   -3.000             -89.036 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698257633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -4767.000 74160:inst1\|6  " "   -1.000           -4767.000 74160:inst1\|6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675698257633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675698257633 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1675698258126 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1675698258126 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1675698258532 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1675698258532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675698258663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  6 12:44:18 2023 " "Processing ended: Mon Feb  6 12:44:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675698258663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675698258663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675698258663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1675698258663 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus Prime Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1675698259452 ""}
