{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.32866",
   "Default View_TopLeft":"783,-4",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 1960 -y 680 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 1960 -y 700 -defaultsOSRD
preplace portBus leds_4bits_tri_o -pg 1 -lvl 6 -x 1960 -y 160 -defaultsOSRD
preplace portBus rgbleds_6bits_tri_o -pg 1 -lvl 6 -x 1960 -y 60 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 240 -y 730 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 3 -x 1060 -y 810 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 640 -y 420 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 240 -y 320 -defaultsOSRD
preplace inst rst_ps7_0_200M -pg 1 -lvl 1 -x 240 -y 520 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1500 -y 400 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 1060 -y 510 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 5 -x 1840 -y 330 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 4 -x 1500 -y 520 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 4 -x 1500 -y 620 -defaultsOSRD
preplace inst axi_ro_control_0 -pg 1 -lvl 4 -x 1500 -y 160 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 5 -x 1840 -y 160 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 5 -x 1840 -y 60 -defaultsOSRD
preplace inst ring_oscillator_modu_0 -pg 1 -lvl 3 -x 1060 -y 270 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 20 420 470 820 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 840 450
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 2 450 670 790J
preplace netloc processing_system7_0_FCLK_CLK1 1 0 4 40 620 460 570 790 140 1290
preplace netloc rst_ps7_0_200M_peripheral_aresetn 1 1 3 480 560 810 150 1260
preplace netloc axi_ro_control_0_aquire_mode 1 2 3 820 10 NJ 10 1730
preplace netloc axi_ro_control_0_cycles_per_integration 1 2 3 850 20 NJ 20 1700
preplace netloc axi_ro_control_0_num_ro_enabled 1 2 3 860 30 NJ 30 1690
preplace netloc axi_ro_control_0_ro_rst 1 2 3 830 40 N 40 1720
preplace netloc axi_ro_control_0_start_aquire 1 2 3 840 50 NJ 50 1710
preplace netloc ring_oscillator_modu_0_bram_addr_a 1 3 2 1280J 280 N
preplace netloc ring_oscillator_modu_0_bram_clk_a 1 3 2 1250J 290 1730
preplace netloc ring_oscillator_modu_0_bram_din_a 1 3 2 NJ 300 1710
preplace netloc ring_oscillator_modu_0_bram_we_a 1 3 2 NJ 320 1690
preplace netloc ring_oscillator_modu_0_last_ro_sum 1 3 2 1310 270 1740
preplace netloc ring_oscillator_modu_0_status 1 3 1 1300 140n
preplace netloc xlconstant_0_dout 1 4 1 1730J 360n
preplace netloc xlconstant_1_dout 1 4 1 1710J 340n
preplace netloc xlslice_0_Dout 1 5 1 N 160
preplace netloc axi_ro_control_0_num_power_virus_enabled 1 4 1 1740 60n
preplace netloc xlslice_1_Dout 1 5 1 N 60
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 440 340n
preplace netloc processing_system7_0_FIXED_IO 1 1 5 NJ 700 NJ 700 NJ 700 NJ 700 NJ
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 800 410n
preplace netloc processing_system7_0_DDR 1 1 5 NJ 680 NJ 680 NJ 680 NJ 680 NJ
preplace netloc S00_AXI_0_1 1 2 1 N 430
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 N 400
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 1270 120n
preplace netloc axi_interconnect_0_M01_AXI 1 3 1 1310 380n
levelinfo -pg 1 0 240 640 1060 1500 1840 1960
pagesize -pg 1 -db -bbox -sgen 0 0 2160 920
"
}
{
   "da_axi4_cnt":"3",
   "da_clkrst_cnt":"1",
   "da_ps7_cnt":"1"
}
