Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
