#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5577433c7ff0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5577433ba210 .scope module, "tb" "tb" 3 62;
 .timescale -12 -12;
L_0x5577433a75c0 .functor NOT 1, L_0x5577433e9490, C4<0>, C4<0>, C4<0>;
L_0x5577433e91f0 .functor XOR 1, L_0x5577433e9020, L_0x5577433e9150, C4<0>, C4<0>;
L_0x5577433e9380 .functor XOR 1, L_0x5577433e91f0, L_0x5577433e92b0, C4<0>, C4<0>;
v0x5577433e79b0_0 .net *"_ivl_10", 0 0, L_0x5577433e92b0;  1 drivers
v0x5577433e7ab0_0 .net *"_ivl_12", 0 0, L_0x5577433e9380;  1 drivers
v0x5577433e7b90_0 .net *"_ivl_2", 0 0, L_0x5577433e8f80;  1 drivers
v0x5577433e7c50_0 .net *"_ivl_4", 0 0, L_0x5577433e9020;  1 drivers
v0x5577433e7d30_0 .net *"_ivl_6", 0 0, L_0x5577433e9150;  1 drivers
v0x5577433e7e60_0 .net *"_ivl_8", 0 0, L_0x5577433e91f0;  1 drivers
v0x5577433e7f40_0 .var "clk", 0 0;
v0x5577433e7fe0_0 .var/2u "stats1", 159 0;
v0x5577433e80c0_0 .var/2u "strobe", 0 0;
v0x5577433e8210_0 .net "tb_match", 0 0, L_0x5577433e9490;  1 drivers
v0x5577433e82d0_0 .net "tb_mismatch", 0 0, L_0x5577433a75c0;  1 drivers
v0x5577433e8390_0 .net "wavedrom_enable", 0 0, v0x5577433a82e0_0;  1 drivers
v0x5577433e8430_0 .net "wavedrom_title", 511 0, v0x5577433e6760_0;  1 drivers
v0x5577433e84d0_0 .net "x", 0 0, v0x5577433e6820_0;  1 drivers
v0x5577433e8570_0 .net "z_dut", 0 0, L_0x5577433e8e20;  1 drivers
v0x5577433e8610_0 .net "z_ref", 0 0, L_0x5577433e8740;  1 drivers
L_0x5577433e8f80 .concat [ 1 0 0 0], L_0x5577433e8740;
L_0x5577433e9020 .concat [ 1 0 0 0], L_0x5577433e8740;
L_0x5577433e9150 .concat [ 1 0 0 0], L_0x5577433e8e20;
L_0x5577433e92b0 .concat [ 1 0 0 0], L_0x5577433e8740;
L_0x5577433e9490 .cmp/eeq 1, L_0x5577433e8f80, L_0x5577433e9380;
S_0x5577433ba3a0 .scope module, "good1" "reference_module" 3 101, 3 4 0, S_0x5577433ba210;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
v0x5577433a7140_0 .net "clk", 0 0, v0x5577433e7f40_0;  1 drivers
v0x5577433a7430_0 .var "s", 2 0;
v0x5577433a7720_0 .net "x", 0 0, v0x5577433e6820_0;  alias, 1 drivers
v0x5577433a7a10_0 .net "z", 0 0, L_0x5577433e8740;  alias, 1 drivers
E_0x5577433b8fa0 .event posedge, v0x5577433a7140_0;
L_0x5577433e8740 .reduce/nor v0x5577433a7430_0;
S_0x5577433e60e0 .scope module, "stim1" "stimulus_gen" 3 97, 3 21 0, S_0x5577433ba210;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x5577433a7ff0_0 .net "clk", 0 0, v0x5577433e7f40_0;  alias, 1 drivers
v0x5577433a82e0_0 .var "wavedrom_enable", 0 0;
v0x5577433e6760_0 .var "wavedrom_title", 511 0;
v0x5577433e6820_0 .var "x", 0 0;
E_0x5577433b8960/0 .event negedge, v0x5577433a7140_0;
E_0x5577433b8960/1 .event posedge, v0x5577433a7140_0;
E_0x5577433b8960 .event/or E_0x5577433b8960/0, E_0x5577433b8960/1;
E_0x5577433b8bb0 .event negedge, v0x5577433a7140_0;
S_0x5577433e6300 .scope task, "wavedrom_start" "wavedrom_start" 3 33, 3 33 0, S_0x5577433e60e0;
 .timescale -12 -12;
v0x5577433a7d00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5577433e6560 .scope task, "wavedrom_stop" "wavedrom_stop" 3 36, 3 36 0, S_0x5577433e60e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5577433e6920 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x5577433ba210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
L_0x5577433a78b0 .functor XOR 1, v0x5577433e6820_0, L_0x5577433e87e0, C4<0>, C4<0>;
L_0x5577433a7ba0 .functor NOT 1, L_0x5577433e89a0, C4<0>, C4<0>, C4<0>;
L_0x5577433a7e90 .functor AND 1, v0x5577433e6820_0, L_0x5577433a7ba0, C4<1>, C4<1>;
L_0x5577433a8180 .functor NOT 1, L_0x5577433e8b30, C4<0>, C4<0>, C4<0>;
L_0x5577433bf6d0 .functor OR 1, v0x5577433e6820_0, L_0x5577433a8180, C4<0>, C4<0>;
L_0x5577433e8cd0 .functor AND 1, L_0x5577433a78b0, L_0x5577433a7e90, C4<1>, C4<1>;
L_0x5577433e8e20 .functor AND 1, L_0x5577433e8cd0, L_0x5577433bf6d0, C4<1>, C4<1>;
v0x5577433e6b50_0 .net *"_ivl_1", 0 0, L_0x5577433e87e0;  1 drivers
v0x5577433e6c50_0 .net *"_ivl_11", 0 0, L_0x5577433e8b30;  1 drivers
v0x5577433e6d30_0 .net *"_ivl_12", 0 0, L_0x5577433a8180;  1 drivers
v0x5577433e6df0_0 .net *"_ivl_16", 0 0, L_0x5577433e8cd0;  1 drivers
v0x5577433e6ed0_0 .net *"_ivl_5", 0 0, L_0x5577433e89a0;  1 drivers
v0x5577433e7000_0 .net *"_ivl_6", 0 0, L_0x5577433a7ba0;  1 drivers
v0x5577433e70e0_0 .net "clk", 0 0, v0x5577433e7f40_0;  alias, 1 drivers
v0x5577433e71d0_0 .var "d", 2 0;
v0x5577433e72b0_0 .var "not_d", 2 0;
v0x5577433e7390_0 .net "x", 0 0, v0x5577433e6820_0;  alias, 1 drivers
v0x5577433e7430_0 .net "x_and_not_d", 0 0, L_0x5577433a7e90;  1 drivers
v0x5577433e74f0_0 .net "x_or_not_d", 0 0, L_0x5577433bf6d0;  1 drivers
v0x5577433e75b0_0 .net "x_xor_d", 0 0, L_0x5577433a78b0;  1 drivers
v0x5577433e7670_0 .net "z", 0 0, L_0x5577433e8e20;  alias, 1 drivers
L_0x5577433e87e0 .part v0x5577433e71d0_0, 1, 1;
L_0x5577433e89a0 .part v0x5577433e71d0_0, 2, 1;
L_0x5577433e8b30 .part v0x5577433e71d0_0, 0, 1;
S_0x5577433e77b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x5577433ba210;
 .timescale -12 -12;
E_0x5577433a0820 .event anyedge, v0x5577433e80c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5577433e80c0_0;
    %nor/r;
    %assign/vec4 v0x5577433e80c0_0, 0;
    %wait E_0x5577433a0820;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5577433e60e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577433e6820_0, 0;
    %wait E_0x5577433b8bb0;
    %wait E_0x5577433b8fa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577433e6820_0, 0;
    %wait E_0x5577433b8fa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577433e6820_0, 0;
    %wait E_0x5577433b8fa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577433e6820_0, 0;
    %wait E_0x5577433b8fa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577433e6820_0, 0;
    %wait E_0x5577433b8fa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577433e6820_0, 0;
    %wait E_0x5577433b8fa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577433e6820_0, 0;
    %wait E_0x5577433b8fa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577433e6820_0, 0;
    %wait E_0x5577433b8fa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577433e6820_0, 0;
    %wait E_0x5577433b8bb0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5577433e6560;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5577433b8960;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x5577433e6820_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5577433ba3a0;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5577433a7430_0, 0, 3;
    %end;
    .thread T_4, $init;
    .scope S_0x5577433ba3a0;
T_5 ;
    %wait E_0x5577433b8fa0;
    %load/vec4 v0x5577433a7430_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x5577433a7720_0;
    %xor;
    %load/vec4 v0x5577433a7430_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x5577433a7720_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577433a7430_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x5577433a7720_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5577433a7430_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5577433e6920;
T_6 ;
    %wait E_0x5577433b8fa0;
    %load/vec4 v0x5577433e71d0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x5577433e75b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5577433e71d0_0, 0;
    %load/vec4 v0x5577433e71d0_0;
    %inv;
    %assign/vec4 v0x5577433e72b0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5577433e6920;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5577433e71d0_0, 0;
    %load/vec4 v0x5577433e71d0_0;
    %inv;
    %assign/vec4 v0x5577433e72b0_0, 0;
    %end;
    .thread T_7;
    .scope S_0x5577433ba210;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577433e7f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577433e80c0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x5577433ba210;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x5577433e7f40_0;
    %inv;
    %store/vec4 v0x5577433e7f40_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x5577433ba210;
T_10 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5577433a7ff0_0, v0x5577433e82d0_0, v0x5577433e7f40_0, v0x5577433e84d0_0, v0x5577433e8610_0, v0x5577433e8570_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5577433ba210;
T_11 ;
    %load/vec4 v0x5577433e7fe0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x5577433e7fe0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5577433e7fe0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_11.1 ;
    %load/vec4 v0x5577433e7fe0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5577433e7fe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5577433e7fe0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5577433e7fe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x5577433ba210;
T_12 ;
    %wait E_0x5577433b8960;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5577433e7fe0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577433e7fe0_0, 4, 32;
    %load/vec4 v0x5577433e8210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5577433e7fe0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577433e7fe0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5577433e7fe0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577433e7fe0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x5577433e8610_0;
    %load/vec4 v0x5577433e8610_0;
    %load/vec4 v0x5577433e8570_0;
    %xor;
    %load/vec4 v0x5577433e8610_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x5577433e7fe0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577433e7fe0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x5577433e7fe0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577433e7fe0_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/rerun_3p5/ece241_2014_q4/ece241_2014_q4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/gpt3.5_turbo_16k_RERUNS/ece241_2014_q4/iter6/response0/top_module.sv";
