# Floating-Point-MAC-Unit
Designed an IEEE-754 compliant floating-point MAC unit in Verilog. Completed full RTL-to-GDSII implementation flow using OpenLane, including synthesis, floorplanning, clock tree synthesis, and routing. Validated design readiness for ASIC fabrication.
