{"vcs1":{"timestamp_begin":1684391095.041895981, "rt":1.36, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684391096.491819889, "rt":1.40, "ut":0.43, "st":0.19}}
{"link":{"timestamp_begin":1684391097.958848680, "rt":0.56, "ut":0.24, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684391094.390272167}
{"VCS_COMP_START_TIME": 1684391094.390272167}
{"VCS_COMP_END_TIME": 1684391100.818570046}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330640}}
{"stitch_vcselab": {"peak_mem": 211892}}
