

================================================================
== Vivado HLS Report for 'xilly_decprint'
================================================================
* Date:           Tue Oct  3 20:11:58 2017

* Version:        2017.2 (Build 1909853 on Wed Aug 09 16:50:22 MDT 2017)
* Project:        coprocess
* Solution:       example
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.33|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|    10|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     268|    190|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      44|      7|
|Multiplexer      |        -|      -|       -|    126|
|Register         |        -|      -|     198|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     510|    323|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +------------+----------------------+---------+----+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+----+----+------+-----+------+-------------+
    |out_U       |xilly_decprint_out    |        0|  16|   2|    11|    8|     1|           88|
    |powers10_U  |xilly_decprint_pobkb  |        0|  28|   5|    10|   28|     1|          280|
    +------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total       |                      |        0|  44|   7|    21|   36|     2|          368|
    +------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+-----+----+------------+------------+
    |    Variable Name   | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+-----+----+------------+------------+
    |i_fu_148_p2         |     +    |      0|   17|   9|           4|           1|
    |p_rec_i_fu_235_p2   |     +    |      0|  101|  37|           1|          32|
    |sum_i_fu_225_p2     |     +    |      0|   20|  10|           5|           5|
    |x_1_fu_174_p2       |     +    |      0|   29|  13|           8|           1|
    |v_1_fu_180_p2       |     -    |      0|  101|  37|          32|          32|
    |or_cond_fu_208_p2   |    and   |      0|    0|   2|           1|           1|
    |exitcond_fu_142_p2  |   icmp   |      0|    0|   2|           4|           4|
    |tmp_6_fu_197_p2     |   icmp   |      0|    0|   4|           8|           1|
    |tmp_7_fu_203_p2     |   icmp   |      0|    0|  16|          32|          32|
    |tmp_fu_169_p2       |   icmp   |      0|    0|  16|          32|          32|
    |tmp_i_fu_241_p2     |   icmp   |      0|    0|   4|           8|           1|
    |tmp_5_fu_190_p2     |    or    |      0|    0|   8|           8|           6|
    |first_1_fu_214_p3   |  select  |      0|    0|  32|           1|          32|
    +--------------------+----------+-------+-----+----+------------+------------+
    |Total               |          |      0|  268| 190|         144|         180|
    +--------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  45|          8|    1|          8|
    |first_2_reg_99     |   9|          2|    4|          8|
    |first_reg_87       |   9|          2|   32|         64|
    |out_address0       |  21|          4|    4|         16|
    |out_d0             |  15|          3|    8|         24|
    |p_0_rec_i_reg_121  |   9|          2|   32|         64|
    |v_fu_34            |   9|          2|   32|         64|
    |x_reg_110          |   9|          2|    8|         16|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 126|         25|  121|        264|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   7|   0|    7|          0|
    |first_2_cast1_reg_267       |   4|   0|   32|         28|
    |first_2_reg_99              |   4|   0|    4|          0|
    |first_reg_87                |  32|   0|   32|          0|
    |i_reg_277                   |   4|   0|    4|          0|
    |out_load_reg_321            |   8|   0|    8|          0|
    |p_0_rec_i_reg_121           |  32|   0|   32|          0|
    |p_rec_i_reg_316             |  32|   0|   32|          0|
    |powers10_load_cast_reg_292  |  30|   0|   32|          2|
    |tmp_19_reg_287              |   5|   0|    5|          0|
    |v_fu_34                     |  32|   0|   32|          0|
    |x_reg_110                   |   8|   0|    8|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 198|   0|  228|         30|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------+-----+-----+------------+----------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | xilly_decprint | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | xilly_decprint | return value |
|ap_start          |  in |    1| ap_ctrl_hs | xilly_decprint | return value |
|ap_done           | out |    1| ap_ctrl_hs | xilly_decprint | return value |
|ap_idle           | out |    1| ap_ctrl_hs | xilly_decprint | return value |
|ap_ready          | out |    1| ap_ctrl_hs | xilly_decprint | return value |
|val_r             |  in |   32|   ap_none  |      val_r     |    scalar    |
|debug_ready       |  in |    8|   ap_none  |   debug_ready  |    pointer   |
|debug_out         | out |    8|   ap_vld   |    debug_out   |    pointer   |
|debug_out_ap_vld  | out |    1|   ap_vld   |    debug_out   |    pointer   |
+------------------+-----+-----+------------+----------------+--------------+

