# compile vhdl design source files
vhdl xil_defaultlib  "../../../Merge_Sorter_Processing_Module.srcs/sources_1/imports/Workspace/processingModule.vhd"
vhdl xil_defaultlib  "../../../Merge_Sorter_Processing_Module.srcs/sim_1/imports/Workspace/processingModuleTestbench.vhd"

# Do not sort compile order
nosort
