### HW4
Implemented a simple RISC-V CPU with Verilog.
### Lab1
Added pipeline to HW4's CPU
### Lab2
Added memory hierarchy to Lab1's CPU