# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do AES_Dec_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/AES_Pipe_Dec_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:53 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/AES_Pipe_Dec_tb.v 
# -- Compiling module AES_Pipe_Dec_tb
# 
# Top level modules:
# 	AES_Pipe_Dec_tb
# End time: 00:50:53 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/subWord.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:53 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/subWord.v 
# -- Compiling module subWord
# 
# Top level modules:
# 	subWord
# End time: 00:50:53 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/s_box_maker.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:53 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/s_box_maker.v 
# -- Compiling module s_box_maker
# 
# Top level modules:
# 	s_box_maker
# End time: 00:50:53 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/s_box.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:53 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/s_box.v 
# -- Compiling module s_box
# 
# Top level modules:
# 	s_box
# End time: 00:50:53 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/keyExpansion.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:53 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/keyExpansion.v 
# -- Compiling module keyExpansion
# 
# Top level modules:
# 	keyExpansion
# End time: 00:50:53 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/inv_s_box_maker.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:53 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/inv_s_box_maker.v 
# -- Compiling module inv_s_box_maker
# 
# Top level modules:
# 	inv_s_box_maker
# End time: 00:50:53 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/inv_s_box.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:54 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/inv_s_box.v 
# -- Compiling module inv_s_box
# 
# Top level modules:
# 	inv_s_box
# End time: 00:50:54 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/inv_subBytes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:54 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/inv_subBytes.v 
# -- Compiling module inv_subBytes
# 
# Top level modules:
# 	inv_subBytes
# End time: 00:50:54 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/inv_shiftRows.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:54 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/inv_shiftRows.v 
# -- Compiling module inv_shiftRows
# 
# Top level modules:
# 	inv_shiftRows
# End time: 00:50:54 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/inv_mixColumns.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:54 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/inv_mixColumns.v 
# -- Compiling module inv_mixColumns
# 
# Top level modules:
# 	inv_mixColumns
# End time: 00:50:54 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/addRoundKey.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:54 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/addRoundKey.v 
# -- Compiling module addRoundKey
# 
# Top level modules:
# 	addRoundKey
# End time: 00:50:54 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/inv_AES_round.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:54 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/inv_AES_round.v 
# -- Compiling module inv_AES_round
# 
# Top level modules:
# 	inv_AES_round
# End time: 00:50:54 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/inv_AES_last_round.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:54 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/inv_AES_last_round.v 
# -- Compiling module inv_AES_last_round
# 
# Top level modules:
# 	inv_AES_last_round
# End time: 00:50:54 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/AES_Decipher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:54 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/AES_Decipher.v 
# -- Compiling module AES_Decipher
# ** Warning: D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/AES_Decipher.v(61): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	AES_Decipher
# End time: 00:50:54 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/AES_Dec_Nios_Core.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:54 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/AES_Dec_Nios_Core.v 
# -- Compiling module AES_Dec_Nios_Core
# 
# Top level modules:
# 	AES_Dec_Nios_Core
# End time: 00:50:54 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/AES_Pipe_Dec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:54 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/AES_Pipe_Dec.v 
# -- Compiling module AES_Pipe_Dec
# 
# Top level modules:
# 	AES_Pipe_Dec
# End time: 00:50:54 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/convert_hex.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:54 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/convert_hex.v 
# -- Compiling module convert_hex
# 
# Top level modules:
# 	convert_hex
# End time: 00:50:54 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/queue.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:54 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/queue.v 
# -- Compiling module queue
# 
# Top level modules:
# 	queue
# End time: 00:50:54 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib aes_dec_core
# ** Warning: (vlib-34) Library already exists at "aes_dec_core".
# vmap aes_dec_core aes_dec_core
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap aes_dec_core aes_dec_core 
# Modifying modelsim.ini
# vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/aes_dec_core.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:54 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/aes_dec_core.v 
# -- Compiling module aes_dec_core
# 
# Top level modules:
# 	aes_dec_core
# End time: 00:50:54 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:54 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 00:50:54 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:54 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 00:50:54 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:54 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0.v 
# -- Compiling module aes_dec_core_mm_interconnect_0
# 
# Top level modules:
# 	aes_dec_core_mm_interconnect_0
# End time: 00:50:54 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:54 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module aes_dec_core_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	aes_dec_core_mm_interconnect_0_avalon_st_adapter
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/reg32_avalon_Interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/reg32_avalon_Interface.v 
# -- Compiling module reg32_avalon_Interface
# 
# Top level modules:
# 	reg32_avalon_Interface
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_onchip_memory2_0.v 
# -- Compiling module aes_dec_core_onchip_memory2_0
# 
# Top level modules:
# 	aes_dec_core_onchip_memory2_0
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0.v 
# -- Compiling module aes_dec_core_nios2_gen2_0
# 
# Top level modules:
# 	aes_dec_core_nios2_gen2_0
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu.v 
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu
# 
# Top level modules:
# 	aes_dec_core_nios2_gen2_0_cpu_nios2_performance_monitors
# 	aes_dec_core_nios2_gen2_0_cpu
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	aes_dec_core_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	aes_dec_core_nios2_gen2_0_cpu_debug_slave_tck
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	aes_dec_core_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module aes_dec_core_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	aes_dec_core_nios2_gen2_0_cpu_test_bench
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_jtag_uart_0.v 
# -- Compiling module aes_dec_core_jtag_uart_0_sim_scfifo_w
# -- Compiling module aes_dec_core_jtag_uart_0_scfifo_w
# -- Compiling module aes_dec_core_jtag_uart_0_sim_scfifo_r
# -- Compiling module aes_dec_core_jtag_uart_0_scfifo_r
# -- Compiling module aes_dec_core_jtag_uart_0
# 
# Top level modules:
# 	aes_dec_core_jtag_uart_0
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on May 03,2024
# vlog -reportprogress 300 -sv -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_irq_mapper.sv 
# -- Compiling module aes_dec_core_irq_mapper
# 
# Top level modules:
# 	aes_dec_core_irq_mapper
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on May 03,2024
# vlog -reportprogress 300 -sv -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module aes_dec_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	aes_dec_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on May 03,2024
# vlog -reportprogress 300 -sv -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module aes_dec_core_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	aes_dec_core_mm_interconnect_0_rsp_mux
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on May 03,2024
# vlog -reportprogress 300 -sv -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on May 03,2024
# vlog -reportprogress 300 -sv -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module aes_dec_core_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	aes_dec_core_mm_interconnect_0_rsp_demux
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on May 03,2024
# vlog -reportprogress 300 -sv -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module aes_dec_core_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	aes_dec_core_mm_interconnect_0_cmd_mux
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on May 03,2024
# vlog -reportprogress 300 -sv -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module aes_dec_core_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	aes_dec_core_mm_interconnect_0_cmd_demux
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on May 03,2024
# vlog -reportprogress 300 -sv -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_router_002.sv 
# -- Compiling module aes_dec_core_mm_interconnect_0_router_002_default_decode
# -- Compiling module aes_dec_core_mm_interconnect_0_router_002
# 
# Top level modules:
# 	aes_dec_core_mm_interconnect_0_router_002
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on May 03,2024
# vlog -reportprogress 300 -sv -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_router.sv 
# -- Compiling module aes_dec_core_mm_interconnect_0_router_default_decode
# -- Compiling module aes_dec_core_mm_interconnect_0_router
# 
# Top level modules:
# 	aes_dec_core_mm_interconnect_0_router
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on May 03,2024
# vlog -reportprogress 300 -sv -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on May 03,2024
# vlog -reportprogress 300 -sv -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on May 03,2024
# vlog -reportprogress 300 -sv -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 00:50:55 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:56 on May 03,2024
# vlog -reportprogress 300 -sv -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 00:50:56 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:56 on May 03,2024
# vlog -reportprogress 300 -sv -work aes_dec_core "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 00:50:56 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/AES_Pipe_Dec_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:56 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/AES_Pipe_Dec_tb.v 
# -- Compiling module AES_Pipe_Dec_tb
# 
# Top level modules:
# 	AES_Pipe_Dec_tb
# End time: 00:50:56 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L aes_dec_core -voptargs="+acc"  AES_Pipe_Dec_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L aes_dec_core -voptargs=""+acc"" AES_Pipe_Dec_tb 
# Start time: 00:50:56 on May 03,2024
# Loading work.AES_Pipe_Dec_tb
# Loading work.AES_Pipe_Dec
# Loading work.queue
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.AES_Decipher
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.s_box_maker
# Loading work.inv_AES_last_round
# Loading work.addRoundKey
# Loading work.inv_subBytes
# Loading work.inv_s_box_maker
# Loading work.inv_shiftRows
# Loading work.s_box
# Loading work.inv_s_box
# Loading work.inv_AES_round
# Loading work.inv_mixColumns
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 us
# End time: 00:51:08 on May 03,2024, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
