Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: finalsap.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "finalsap.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "finalsap"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : finalsap
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

WARNING:UtilitiesC:240 - The message file "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1/_xmsgs/xst.xmsgs" is corrupt, therefore all message will be marked as new.

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\register_out.v" into library work
Parsing module <register_out>.
Analyzing Verilog file "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\register_b.v" into library work
Parsing module <register_b>.
Analyzing Verilog file "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\instructionregister.v" into library work
Parsing module <instructionregister>.
Analyzing Verilog file "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\controlword.v" into library work
Parsing module <controlword>.
WARNING:HDLCompiler:568 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\controlword.v" Line 70: Constant value is truncated to fit in <4> bits.
WARNING:HDLCompiler:568 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\controlword.v" Line 71: Constant value is truncated to fit in <4> bits.
WARNING:HDLCompiler:568 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\controlword.v" Line 72: Constant value is truncated to fit in <4> bits.
WARNING:HDLCompiler:568 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\controlword.v" Line 74: Constant value is truncated to fit in <4> bits.
WARNING:HDLCompiler:568 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\controlword.v" Line 75: Constant value is truncated to fit in <4> bits.
WARNING:HDLCompiler:568 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\controlword.v" Line 76: Constant value is truncated to fit in <4> bits.
WARNING:HDLCompiler:568 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\controlword.v" Line 78: Constant value is truncated to fit in <4> bits.
WARNING:HDLCompiler:568 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\controlword.v" Line 79: Constant value is truncated to fit in <4> bits.
WARNING:HDLCompiler:568 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\controlword.v" Line 80: Constant value is truncated to fit in <4> bits.
Analyzing Verilog file "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\asdf.v" into library work
Parsing module <RAM>.
WARNING:HDLCompiler:568 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\asdf.v" Line 31: Constant value is truncated to fit in <4> bits.
WARNING:HDLCompiler:568 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\asdf.v" Line 32: Constant value is truncated to fit in <4> bits.
WARNING:HDLCompiler:568 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\asdf.v" Line 33: Constant value is truncated to fit in <4> bits.
WARNING:HDLCompiler:568 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\asdf.v" Line 46: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\asdf.v" Line 48: Constant value is truncated to fit in <8> bits.
Analyzing Verilog file "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\asd.v" into library work
Parsing module <MAR>.
Analyzing Verilog file "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\as.v" into library work
Parsing module <PC>.
Analyzing Verilog file "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\accumulator.v" into library work
Parsing module <accumulator>.
Analyzing Verilog file "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\finalsap.v" into library work
Parsing module <finalsap>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <finalsap>.

Elaborating module <ALU>.

Elaborating module <accumulator>.

Elaborating module <PC>.
WARNING:HDLCompiler:413 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\as.v" Line 28: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:189 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\finalsap.v" Line 37: Size mismatch in connection of port <data_bus>. Formal port size is 4-bit while actual signal size is 8-bit.

Elaborating module <MAR>.
WARNING:HDLCompiler:189 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\finalsap.v" Line 38: Size mismatch in connection of port <data_in>. Formal port size is 4-bit while actual signal size is 8-bit.

Elaborating module <RAM>.
WARNING:HDLCompiler:413 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\asdf.v" Line 32: Result of 15-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\asdf.v" Line 33: Result of 15-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\asdf.v" Line 41: Result of 15-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\asdf.v" Line 42: Result of 15-bit expression is truncated to fit in 8-bit target.

Elaborating module <instructionregister>.
WARNING:HDLCompiler:189 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\finalsap.v" Line 40: Size mismatch in connection of port <data_out>. Formal port size is 4-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:1127 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\finalsap.v" Line 40: Assignment to opwire ignored, since the identifier is never used

Elaborating module <register_b>.

Elaborating module <register_out>.

Elaborating module <controlword>.
ERROR:HDLCompiler:1511 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\controlword.v" Line 33: Mix of blocking and non-blocking assignments to variable <ringcount> is not a recommended coding practice.
INFO - You can change the severity of this error message to warning using switch -change_error_to_warning "HDLCompiler:1511"
Module controlword remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\controlword.v" Line 21: Empty module <controlword> remains a black box.
WARNING:HDLCompiler:1127 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\finalsap.v" Line 43: Assignment to cntrl_bus ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\finalsap.v" Line 26: Net <Wbus_int[7]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\finalsap.v" Line 28: Net <Cp> does not have a driver.
WARNING:HDLCompiler:634 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\finalsap.v" Line 33: Net <opcode[3]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\GIK Institute '21\4th Semester\CS222 - Organization & Assembly\SAP 1\finalsap.v" Line 36: Net <nla> does not have a driver.
--> 

Total memory usage is 4516020 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :    0 (   0 filtered)

