INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Matteo' on host 'rosa' (Windows NT_amd64 version 6.2) on Tue Apr 05 14:55:29 +0200 2022
INFO: [HLS 200-10] In directory 'H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti'
Sourcing Tcl script 'H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: open_project test_loadbytes 
INFO: [HLS 200-10] Opening project 'H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes'.
INFO: [HLS 200-1510] Running: set_top load_test_h 
INFO: [HLS 200-1510] Running: add_files src-base_func/load_test.c 
INFO: [HLS 200-10] Adding design file 'src-base_func/load_test.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb src-base_func/test.c -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'src-base_func/test.c' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name load_test_h load_test_h 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_load_test_h.cpp
   Compiling (apcc) test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'Matteo' on host 'rosa' (Windows NT_amd64 version 6.2) on Tue Apr 05 14:55:36 +0200 2022
INFO: [HLS 200-10] In directory 'H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
In file included from H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/src-base_func/test.c:1:
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/src-base_func/test.c:43:74: warning: format specifies type 'int' but the argument has type 'unsigned long long' [-Wformat]
    init_buffer(key, 16); fprintf((&__iob_func()[1]), "Size of type %s: %d\n", "key", sizeof(key));;
                                                                        ~^            ~~~~~~~~~~~
                                                                        %lld
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/src-base_func/test.c:44:76: warning: format specifies type 'int' but the argument has type 'unsigned long long' [-Wformat]
    init_buffer(nonce, 16); fprintf((&__iob_func()[1]), "Size of type %s: %d\n", "nonce", sizeof(nonce));;
                                                                          ~^              ~~~~~~~~~~~~~
                                                                          %lld
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/src-base_func/test.c:49:34: warning: passing 'char [7]' to parameter of type 'unsigned char *' converts between pointers to integer types with different sign [-Wpointer-sign]
 fprint_bstr((&__iob_func()[2]), "CST = ", (unsigned char*)c_state, sizeof(c_state));
                                 ^~~~~~~~
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/src-base_func/test.c:15:43: note: passing argument to parameter 'label' here
void fprint_bstr(FILE *fp, unsigned char *label, unsigned char *data,
                                          ^
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/src-base_func/test.c:50:34: warning: passing 'char [7]' to parameter of type 'unsigned char *' converts between pointers to integer types with different sign [-Wpointer-sign]
 fprint_bstr((&__iob_func()[2]), "HST = ", (unsigned char*)h_state, sizeof(h_state));
                                 ^~~~~~~~
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/src-base_func/test.c:15:43: note: passing argument to parameter 'label' here
void fprint_bstr(FILE *fp, unsigned char *label, unsigned char *data,
                                          ^
4 warnings generated.
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.802 seconds; peak allocated memory: 1.973 MB.
   Compiling (apcc) load_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'Matteo' on host 'rosa' (Windows NT_amd64 version 6.2) on Tue Apr 05 14:55:41 +0200 2022
INFO: [HLS 200-10] In directory 'H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.694 seconds; peak allocated memory: 2.207 MB.
   Compiling apatb_load_test_h_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
CST = 00000000060C408007060504030201000F0E0D0C0B0A090807060504030201000F0E0D0C0B0A0908
HST = 00000000060C408007060504030201000F0E0D0C0B0A090807060504030201000F0E0D0C0B0A0908
Size of type key: 16
Size of type nonce: 16
No errors
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

H:\home\Documents\Git\PII-2022-Grazzani-Rogora-Zaffiretti\test_loadbytes\solution1\sim\verilog>set PATH= 

H:\home\Documents\Git\PII-2022-Grazzani-Rogora-Zaffiretti\test_loadbytes\solution1\sim\verilog>call C:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_load_test_h_top glbl -Oenable_linking_all_libraries  -prj load_test_h.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s load_test_h  
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_load_test_h_top glbl -Oenable_linking_all_libraries -prj load_test_h.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s load_test_h 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/AESL_automem_k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_k
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/AESL_automem_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_n
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/AESL_automem_st.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_st
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/load_test_h.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_load_test_h_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/load_test_h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_test_h
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/load_test_h_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_test_h_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.load_test_h_flow_control_loop_pi...
Compiling module xil_defaultlib.load_test_h_load_test_h_Pipeline...
Compiling module xil_defaultlib.load_test_h_load_test_h_Pipeline...
Compiling module xil_defaultlib.load_test_h_load_test_h_Pipeline...
Compiling module xil_defaultlib.load_test_h_load_test_h_Pipeline...
Compiling module xil_defaultlib.load_test_h
Compiling module xil_defaultlib.AESL_automem_k
Compiling module xil_defaultlib.AESL_automem_n
Compiling module xil_defaultlib.AESL_automem_st
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_load_test_h_top
Compiling module work.glbl
Built simulation snapshot load_test_h

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/load_test_h/xsim_script.tcl
# xsim {load_test_h} -autoloadwcfg -tclbatch {load_test_h.tcl}
Time resolution is 1 ps
source load_test_h.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "345000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 405 ns : File "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/load_test_h.autotb.v" Line 343
## quit
INFO: [Common 17-206] Exiting xsim at Tue Apr  5 14:55:52 2022...
INFO: [COSIM 212-316] Starting C post checking ...
CST = 00000000060C408007060504030201000F0E0D0C0B0A090807060504030201000F0E0D0C0B0A0908
HST = 00000000060C408007060504030201000F0E0D0C0B0A090807060504030201000F0E0D0C0B0A0908
Size of type key: 16
Size of type nonce: 16
No errors
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 22.595 seconds; current allocated memory: 9.836 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 23.658 seconds; peak allocated memory: 1.086 GB.
