@INPROCEEDINGS{10832035,
  author={Mo, Wenji and Wang, Yuchen and Sun, Haoning and Liu, Jingjing},
  booktitle={2024 IEEE 17th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)}, 
  title={An SDPF RISC-V Processor with Two-stage Pseudo-pipelined Architecture for IoT Applications}, 
  year={2024},
  volume={},
  number={},
  pages={1-3},
  keywords={Program processors;Power demand;Simulation;Computer architecture;Signal processing;System-on-chip;Internet of Things;Hardware design languages;Intelligent sensors;Standards;RISC-V;serial data path;pseudo pipelined;low power;IoT},
  doi={10.1109/ICSICT62049.2024.10832035}}
