{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426187296908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426187296909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 12 16:08:16 2015 " "Processing started: Thu Mar 12 16:08:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426187296909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426187296909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_Clock -c DE2_Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_Clock -c DE2_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426187296909 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297638 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297638 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_PRESERVE_HIGH_SPEED_TILES " "Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297638 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IGNORE_SOURCE_FILE_CHANGES " "Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297638 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ALWAYS_USE_QXP_NETLIST " "Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297638 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_NEW_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297638 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297638 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297639 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PIN_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297639 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PROMOTE_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297639 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_TYPE " "Ignored duplicate of assignment PARTITION_TYPE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297639 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ALLOW_MULTIPLE_PERSONAS " "Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297639 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ASD_REGION_ID " "Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297639 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " CROSS_BOUNDARY_OPTIMIZATIONS " "Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297639 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_CONSTANTS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297639 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_INVERSIONS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297639 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS " "Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297639 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_INPUTS " "Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297639 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_BIDIRS " "Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297639 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS " "Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297639 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_EXTRACT_HARD_BLOCK_NODES " "Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297639 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_SOURCE " "Ignored duplicate of assignment PARTITION_SOURCE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297640 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_BACK_ANNOTATION " "Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297640 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_COLOR " "Ignored duplicate of assignment PARTITION_COLOR for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297640 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" "\| HIERARCHY_BLACKBOX_FILE " "Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node \"\|\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297640 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297641 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297641 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_PRESERVE_HIGH_SPEED_TILES " "Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297641 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IGNORE_SOURCE_FILE_CHANGES " "Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297641 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ALWAYS_USE_QXP_NETLIST " "Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297641 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_NEW_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297641 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297641 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297641 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PIN_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297641 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PROMOTE_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297641 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_TYPE " "Ignored duplicate of assignment PARTITION_TYPE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297641 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ALLOW_MULTIPLE_PERSONAS " "Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297641 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ASD_REGION_ID " "Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297641 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " CROSS_BOUNDARY_OPTIMIZATIONS " "Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297641 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_CONSTANTS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297641 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_INVERSIONS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297641 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS " "Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297642 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_INPUTS " "Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297642 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_BIDIRS " "Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297642 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS " "Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297642 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_EXTRACT_HARD_BLOCK_NODES " "Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297642 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_SOURCE " "Ignored duplicate of assignment PARTITION_SOURCE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297642 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_BACK_ANNOTATION " "Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297642 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_COLOR " "Ignored duplicate of assignment PARTITION_COLOR for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297642 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" "\| HIERARCHY_BLACKBOX_FILE " "Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node \"\|\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297642 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297677 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297677 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_PRESERVE_HIGH_SPEED_TILES " "Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297677 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IGNORE_SOURCE_FILE_CHANGES " "Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297677 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ALWAYS_USE_QXP_NETLIST " "Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297677 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_NEW_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297677 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297677 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297677 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PIN_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297677 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PROMOTE_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297677 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_TYPE " "Ignored duplicate of assignment PARTITION_TYPE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297677 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ALLOW_MULTIPLE_PERSONAS " "Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297677 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ASD_REGION_ID " "Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297678 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " CROSS_BOUNDARY_OPTIMIZATIONS " "Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297678 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_CONSTANTS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297678 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_INVERSIONS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297678 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS " "Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297678 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_INPUTS " "Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297678 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_BIDIRS " "Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297678 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS " "Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297678 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_EXTRACT_HARD_BLOCK_NODES " "Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297678 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_SOURCE " "Ignored duplicate of assignment PARTITION_SOURCE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297678 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_BACK_ANNOTATION " "Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297678 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_COLOR " "Ignored duplicate of assignment PARTITION_COLOR for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297678 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" "\| HIERARCHY_BLACKBOX_FILE " "Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node \"\|\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297678 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297679 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297679 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_PRESERVE_HIGH_SPEED_TILES " "Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297679 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IGNORE_SOURCE_FILE_CHANGES " "Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297679 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ALWAYS_USE_QXP_NETLIST " "Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297679 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_NEW_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297679 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297679 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297680 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PIN_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297680 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PROMOTE_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297680 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_TYPE " "Ignored duplicate of assignment PARTITION_TYPE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297680 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ALLOW_MULTIPLE_PERSONAS " "Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297680 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ASD_REGION_ID " "Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297680 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " CROSS_BOUNDARY_OPTIMIZATIONS " "Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297680 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_CONSTANTS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297680 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_INVERSIONS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297680 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS " "Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297680 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_INPUTS " "Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297680 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_BIDIRS " "Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297680 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS " "Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297680 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_EXTRACT_HARD_BLOCK_NODES " "Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297680 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_SOURCE " "Ignored duplicate of assignment PARTITION_SOURCE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297680 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_BACK_ANNOTATION " "Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297680 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_COLOR " "Ignored duplicate of assignment PARTITION_COLOR for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297681 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" "\| HIERARCHY_BLACKBOX_FILE " "Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node \"\|\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187297681 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1426187298086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float_pkg.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file float_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 float_pkg (ieee_proposed) " "Found design unit 1: float_pkg (ieee_proposed)" {  } { { "float_pkg.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426187301802 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 float_pkg-body " "Found design unit 2: float_pkg-body" {  } { { "float_pkg.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg.vhdl" 1006 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426187301802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426187301802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_pkg.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file fixed_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg (ieee_proposed) " "Found design unit 1: fixed_pkg (ieee_proposed)" {  } { { "fixed_pkg.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426187301869 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "fixed_pkg.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg.vhdl" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426187301869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426187301869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_float_types.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file fixed_float_types.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types (ieee_proposed) " "Found design unit 1: fixed_float_types (ieee_proposed)" {  } { { "fixed_float_types.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_float_types.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426187301924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426187301924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_CLOCK-a " "Found design unit 1: DE2_CLOCK-a" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426187301935 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_CLOCK " "Found entity 1: DE2_CLOCK" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426187301935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426187301935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_library.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_library-a " "Found design unit 1: my_library-a" {  } { { "my_library.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/my_library.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426187301953 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_library " "Found entity 1: my_library" {  } { { "my_library.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/my_library.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426187301953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426187301953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Types " "Found design unit 1: Types" {  } { { "Types.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/Types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426187301963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426187301963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_Clock " "Elaborating entity \"DE2_Clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1426187303471 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg.vhdl(1470): subtype or type has null range" {  } { { "fixed_pkg.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1426187303474 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg.vhdl(1471): subtype or type has null range" {  } { { "fixed_pkg.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1426187303474 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg.vhdl(1472): subtype or type has null range" {  } { { "fixed_pkg.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1426187303474 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "float_pkg.vhdl(1021) " "VHDL Subtype or Type Declaration warning at float_pkg.vhdl(1021): subtype or type has null range" {  } { { "float_pkg.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg.vhdl" 1021 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1426187303474 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "float_pkg.vhdl(1022) " "VHDL Subtype or Type Declaration warning at float_pkg.vhdl(1022): subtype or type has null range" {  } { { "float_pkg.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg.vhdl" 1022 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1426187303475 "|DE2_Clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DAC_SIGNAL DE2_CLOCK.vhd(40) " "Verilog HDL or VHDL warning at DE2_CLOCK.vhd(40): object \"DAC_SIGNAL\" assigned a value but never read" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1426187303484 "|DE2_Clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x DE2_CLOCK.vhd(55) " "Verilog HDL or VHDL warning at DE2_CLOCK.vhd(55): object \"x\" assigned a value but never read" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1426187303485 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IMP_DUMMY1 DE2_CLOCK.vhd(59) " "VHDL Signal Declaration warning at DE2_CLOCK.vhd(59): used explicit default value for signal \"IMP_DUMMY1\" because signal was never assigned a value" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1426187303500 "|DE2_Clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign float_pkg.vhdl(2902) " "Verilog HDL or VHDL warning at float_pkg.vhdl(2902): object \"sign\" assigned a value but never read" {  } { { "float_pkg.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg.vhdl" 2902 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1426187305390 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT_DAC DE2_CLOCK.vhd(418) " "VHDL Process Statement warning at DE2_CLOCK.vhd(418): signal \"COUNT_DAC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1426187305443 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT_DAC DE2_CLOCK.vhd(419) " "VHDL Process Statement warning at DE2_CLOCK.vhd(419): signal \"COUNT_DAC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1426187305443 "|DE2_Clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_library my_library:A1 " "Elaborating entity \"my_library\" for hierarchy \"my_library:A1\"" {  } { { "DE2_CLOCK.vhd" "A1" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426187305645 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[0\] " "Bidir \"GPIO0\[0\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[1\] " "Bidir \"GPIO0\[1\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[2\] " "Bidir \"GPIO0\[2\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[3\] " "Bidir \"GPIO0\[3\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[4\] " "Bidir \"GPIO0\[4\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[5\] " "Bidir \"GPIO0\[5\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[6\] " "Bidir \"GPIO0\[6\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[7\] " "Bidir \"GPIO0\[7\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[8\] " "Bidir \"GPIO0\[8\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[9\] " "Bidir \"GPIO0\[9\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[10\] " "Bidir \"GPIO0\[10\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[11\] " "Bidir \"GPIO0\[11\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[12\] " "Bidir \"GPIO0\[12\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[13\] " "Bidir \"GPIO0\[13\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[14\] " "Bidir \"GPIO0\[14\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[15\] " "Bidir \"GPIO0\[15\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[16\] " "Bidir \"GPIO0\[16\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[17\] " "Bidir \"GPIO0\[17\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[18\] " "Bidir \"GPIO0\[18\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[19\] " "Bidir \"GPIO0\[19\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[20\] " "Bidir \"GPIO0\[20\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[21\] " "Bidir \"GPIO0\[21\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[22\] " "Bidir \"GPIO0\[22\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[23\] " "Bidir \"GPIO0\[23\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[24\] " "Bidir \"GPIO0\[24\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[25\] " "Bidir \"GPIO0\[25\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[26\] " "Bidir \"GPIO0\[26\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[27\] " "Bidir \"GPIO0\[27\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[28\] " "Bidir \"GPIO0\[28\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[29\] " "Bidir \"GPIO0\[29\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[30\] " "Bidir \"GPIO0\[30\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[31\] " "Bidir \"GPIO0\[31\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[32\] " "Bidir \"GPIO0\[32\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[33\] " "Bidir \"GPIO0\[33\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[34\] " "Bidir \"GPIO0\[34\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[35\] " "Bidir \"GPIO0\[35\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[0\] " "Bidir \"GPIO1\[0\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[1\] " "Bidir \"GPIO1\[1\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[2\] " "Bidir \"GPIO1\[2\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[3\] " "Bidir \"GPIO1\[3\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[4\] " "Bidir \"GPIO1\[4\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[5\] " "Bidir \"GPIO1\[5\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[6\] " "Bidir \"GPIO1\[6\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[7\] " "Bidir \"GPIO1\[7\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[8\] " "Bidir \"GPIO1\[8\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[9\] " "Bidir \"GPIO1\[9\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[10\] " "Bidir \"GPIO1\[10\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[11\] " "Bidir \"GPIO1\[11\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[12\] " "Bidir \"GPIO1\[12\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[13\] " "Bidir \"GPIO1\[13\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[14\] " "Bidir \"GPIO1\[14\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[15\] " "Bidir \"GPIO1\[15\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[16\] " "Bidir \"GPIO1\[16\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[17\] " "Bidir \"GPIO1\[17\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[18\] " "Bidir \"GPIO1\[18\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[19\] " "Bidir \"GPIO1\[19\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[20\] " "Bidir \"GPIO1\[20\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[21\] " "Bidir \"GPIO1\[21\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[22\] " "Bidir \"GPIO1\[22\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[23\] " "Bidir \"GPIO1\[23\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[24\] " "Bidir \"GPIO1\[24\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[25\] " "Bidir \"GPIO1\[25\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[26\] " "Bidir \"GPIO1\[26\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[27\] " "Bidir \"GPIO1\[27\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[28\] " "Bidir \"GPIO1\[28\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[29\] " "Bidir \"GPIO1\[29\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[30\] " "Bidir \"GPIO1\[30\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[31\] " "Bidir \"GPIO1\[31\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[32\] " "Bidir \"GPIO1\[32\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[33\] " "Bidir \"GPIO1\[33\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[34\] " "Bidir \"GPIO1\[34\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[35\] " "Bidir \"GPIO1\[35\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1426187306398 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1426187306398 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 19 -1 0 } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 124 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1426187306409 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1426187306409 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[0\]~synth " "Node \"DATA_BUS\[0\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187306449 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[1\]~synth " "Node \"DATA_BUS\[1\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187306449 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[2\]~synth " "Node \"DATA_BUS\[2\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187306449 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[3\]~synth " "Node \"DATA_BUS\[3\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187306449 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[4\]~synth " "Node \"DATA_BUS\[4\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187306449 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[5\]~synth " "Node \"DATA_BUS\[5\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187306449 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[6\]~synth " "Node \"DATA_BUS\[6\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187306449 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[7\]~synth " "Node \"DATA_BUS\[7\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187306449 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1426187306449 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426187306450 "|DE2_CLOCK|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426187306450 "|DE2_CLOCK|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1426187306450 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1426187307125 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1426187307442 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426187307442 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426187309808 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426187309808 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1426187309808 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1426187309808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426187309808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 198 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 198 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "565 " "Peak virtual memory: 565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426187310016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 12 16:08:30 2015 " "Processing ended: Thu Mar 12 16:08:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426187310016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426187310016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426187310016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426187310016 ""}
