-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sha256_update is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ctx_data_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    ctx_data_0_ce0 : OUT STD_LOGIC;
    ctx_data_0_we0 : OUT STD_LOGIC;
    ctx_data_0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ctx_data_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ctx_data_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    ctx_data_1_ce0 : OUT STD_LOGIC;
    ctx_data_1_we0 : OUT STD_LOGIC;
    ctx_data_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ctx_data_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ctx_data_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    ctx_data_2_ce0 : OUT STD_LOGIC;
    ctx_data_2_we0 : OUT STD_LOGIC;
    ctx_data_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ctx_data_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ctx_data_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    ctx_data_3_ce0 : OUT STD_LOGIC;
    ctx_data_3_we0 : OUT STD_LOGIC;
    ctx_data_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ctx_data_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ctx_datalen_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
    data_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    data_ce0 : OUT STD_LOGIC;
    data_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    len : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of sha256_update is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_FFFFFDFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111110111111111";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal empty_fu_339_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_reg_714 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_fu_403_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_reg_722 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln94_fu_398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_fu_511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_reg_735 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ctx_state_7_0_load_1_reg_739 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ctx_state_6_0_load_1_reg_744 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctx_state_5_0_load_1_reg_749 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctx_state_4_0_load_1_reg_754 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctx_state_3_0_load_1_reg_759 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctx_state_2_0_load_1_reg_764 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctx_state_1_0_load_1_reg_769 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctx_state_0_0_load_1_reg_774 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha256_transform_fu_276_ap_start : STD_LOGIC;
    signal grp_sha256_transform_fu_276_ap_done : STD_LOGIC;
    signal grp_sha256_transform_fu_276_ap_idle : STD_LOGIC;
    signal grp_sha256_transform_fu_276_ap_ready : STD_LOGIC;
    signal grp_sha256_transform_fu_276_data_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sha256_transform_fu_276_data_0_ce0 : STD_LOGIC;
    signal grp_sha256_transform_fu_276_data_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sha256_transform_fu_276_data_1_ce0 : STD_LOGIC;
    signal grp_sha256_transform_fu_276_data_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sha256_transform_fu_276_data_2_ce0 : STD_LOGIC;
    signal grp_sha256_transform_fu_276_data_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sha256_transform_fu_276_data_3_ce0 : STD_LOGIC;
    signal grp_sha256_transform_fu_276_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha256_transform_fu_276_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha256_transform_fu_276_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha256_transform_fu_276_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha256_transform_fu_276_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha256_transform_fu_276_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha256_transform_fu_276_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha256_transform_fu_276_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_0_reg_265 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_block_state5_on_subcall_done : BOOLEAN;
    signal grp_sha256_transform_fu_276_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln96_fu_409_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln96_1_fu_494_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ctx_datalen_0_fu_80 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln97_fu_505_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctx_state_7_0_fu_84 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctx_state_6_0_fu_88 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctx_state_5_0_fu_92 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctx_state_4_0_fu_96 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctx_state_3_0_fu_100 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctx_state_2_0_fu_104 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctx_state_1_0_fu_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctx_state_0_0_fu_112 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctx_bitlen_1_0_fu_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln100_fu_571_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctx_bitlen_0_0_fu_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln100_1_fu_579_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln96_fu_480_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln_fu_484_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln100_fu_559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln100_fu_565_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);

    component sha256_transform IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ctx_state_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ctx_state_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ctx_state_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ctx_state_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ctx_state_4_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ctx_state_5_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ctx_state_6_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ctx_state_7_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_0_ce0 : OUT STD_LOGIC;
        data_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        data_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_1_ce0 : OUT STD_LOGIC;
        data_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        data_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_2_ce0 : OUT STD_LOGIC;
        data_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        data_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_3_ce0 : OUT STD_LOGIC;
        data_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_sha256_transform_fu_276 : component sha256_transform
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha256_transform_fu_276_ap_start,
        ap_done => grp_sha256_transform_fu_276_ap_done,
        ap_idle => grp_sha256_transform_fu_276_ap_idle,
        ap_ready => grp_sha256_transform_fu_276_ap_ready,
        ctx_state_0_read => ctx_state_0_0_load_1_reg_774,
        ctx_state_1_read => ctx_state_1_0_load_1_reg_769,
        ctx_state_2_read => ctx_state_2_0_load_1_reg_764,
        ctx_state_3_read => ctx_state_3_0_load_1_reg_759,
        ctx_state_4_read => ctx_state_4_0_load_1_reg_754,
        ctx_state_5_read => ctx_state_5_0_load_1_reg_749,
        ctx_state_6_read => ctx_state_6_0_load_1_reg_744,
        ctx_state_7_read => ctx_state_7_0_load_1_reg_739,
        data_0_address0 => grp_sha256_transform_fu_276_data_0_address0,
        data_0_ce0 => grp_sha256_transform_fu_276_data_0_ce0,
        data_0_q0 => ctx_data_0_q0,
        data_1_address0 => grp_sha256_transform_fu_276_data_1_address0,
        data_1_ce0 => grp_sha256_transform_fu_276_data_1_ce0,
        data_1_q0 => ctx_data_1_q0,
        data_2_address0 => grp_sha256_transform_fu_276_data_2_address0,
        data_2_ce0 => grp_sha256_transform_fu_276_data_2_ce0,
        data_2_q0 => ctx_data_2_q0,
        data_3_address0 => grp_sha256_transform_fu_276_data_3_address0,
        data_3_ce0 => grp_sha256_transform_fu_276_data_3_ce0,
        data_3_q0 => ctx_data_3_q0,
        ap_return_0 => grp_sha256_transform_fu_276_ap_return_0,
        ap_return_1 => grp_sha256_transform_fu_276_ap_return_1,
        ap_return_2 => grp_sha256_transform_fu_276_ap_return_2,
        ap_return_3 => grp_sha256_transform_fu_276_ap_return_3,
        ap_return_4 => grp_sha256_transform_fu_276_ap_return_4,
        ap_return_5 => grp_sha256_transform_fu_276_ap_return_5,
        ap_return_6 => grp_sha256_transform_fu_276_ap_return_6,
        ap_return_7 => grp_sha256_transform_fu_276_ap_return_7);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_sha256_transform_fu_276_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sha256_transform_fu_276_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_sha256_transform_fu_276_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sha256_transform_fu_276_ap_ready = ap_const_logic_1)) then 
                    grp_sha256_transform_fu_276_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ctx_bitlen_0_0_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (icmp_ln98_reg_735 = ap_const_lv1_1))) then 
                ctx_bitlen_0_0_fu_120 <= add_ln100_1_fu_579_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                ctx_bitlen_0_0_fu_120 <= p_read1;
            end if; 
        end if;
    end process;

    ctx_bitlen_1_0_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (icmp_ln98_reg_735 = ap_const_lv1_1))) then 
                ctx_bitlen_1_0_fu_116 <= select_ln100_fu_571_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                ctx_bitlen_1_0_fu_116 <= p_read2;
            end if; 
        end if;
    end process;

    ctx_datalen_0_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                ctx_datalen_0_fu_80 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln98_fu_511_p2 = ap_const_lv1_0))) then 
                ctx_datalen_0_fu_80 <= add_ln97_fu_505_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                ctx_datalen_0_fu_80 <= ctx_datalen_read;
            end if; 
        end if;
    end process;

    ctx_state_0_0_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (icmp_ln98_reg_735 = ap_const_lv1_1))) then 
                ctx_state_0_0_fu_112 <= grp_sha256_transform_fu_276_ap_return_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                ctx_state_0_0_fu_112 <= p_read3;
            end if; 
        end if;
    end process;

    ctx_state_1_0_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (icmp_ln98_reg_735 = ap_const_lv1_1))) then 
                ctx_state_1_0_fu_108 <= grp_sha256_transform_fu_276_ap_return_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                ctx_state_1_0_fu_108 <= p_read4;
            end if; 
        end if;
    end process;

    ctx_state_2_0_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (icmp_ln98_reg_735 = ap_const_lv1_1))) then 
                ctx_state_2_0_fu_104 <= grp_sha256_transform_fu_276_ap_return_2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                ctx_state_2_0_fu_104 <= p_read5;
            end if; 
        end if;
    end process;

    ctx_state_3_0_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (icmp_ln98_reg_735 = ap_const_lv1_1))) then 
                ctx_state_3_0_fu_100 <= grp_sha256_transform_fu_276_ap_return_3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                ctx_state_3_0_fu_100 <= p_read6;
            end if; 
        end if;
    end process;

    ctx_state_4_0_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (icmp_ln98_reg_735 = ap_const_lv1_1))) then 
                ctx_state_4_0_fu_96 <= grp_sha256_transform_fu_276_ap_return_4;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                ctx_state_4_0_fu_96 <= p_read7;
            end if; 
        end if;
    end process;

    ctx_state_5_0_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (icmp_ln98_reg_735 = ap_const_lv1_1))) then 
                ctx_state_5_0_fu_92 <= grp_sha256_transform_fu_276_ap_return_5;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                ctx_state_5_0_fu_92 <= p_read8;
            end if; 
        end if;
    end process;

    ctx_state_6_0_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (icmp_ln98_reg_735 = ap_const_lv1_1))) then 
                ctx_state_6_0_fu_88 <= grp_sha256_transform_fu_276_ap_return_6;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                ctx_state_6_0_fu_88 <= p_read9;
            end if; 
        end if;
    end process;

    ctx_state_7_0_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (icmp_ln98_reg_735 = ap_const_lv1_1))) then 
                ctx_state_7_0_fu_84 <= grp_sha256_transform_fu_276_ap_return_7;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                ctx_state_7_0_fu_84 <= p_read10;
            end if; 
        end if;
    end process;

    i_0_reg_265_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done))) then 
                i_0_reg_265 <= i_reg_722;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_0_reg_265 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                ctx_state_0_0_load_1_reg_774 <= ctx_state_0_0_fu_112;
                ctx_state_1_0_load_1_reg_769 <= ctx_state_1_0_fu_108;
                ctx_state_2_0_load_1_reg_764 <= ctx_state_2_0_fu_104;
                ctx_state_3_0_load_1_reg_759 <= ctx_state_3_0_fu_100;
                ctx_state_4_0_load_1_reg_754 <= ctx_state_4_0_fu_96;
                ctx_state_5_0_load_1_reg_749 <= ctx_state_5_0_fu_92;
                ctx_state_6_0_load_1_reg_744 <= ctx_state_6_0_fu_88;
                ctx_state_7_0_load_1_reg_739 <= ctx_state_7_0_fu_84;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                empty_reg_714 <= empty_fu_339_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_reg_722 <= i_fu_403_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                icmp_ln98_reg_735 <= icmp_ln98_fu_511_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln94_fu_398_p2, icmp_ln98_fu_511_p2, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_block_state5_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln94_fu_398_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln98_fu_511_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln100_1_fu_579_p2 <= std_logic_vector(unsigned(ctx_bitlen_0_0_fu_120) + unsigned(ap_const_lv32_200));
    add_ln100_fu_565_p2 <= std_logic_vector(unsigned(ctx_bitlen_1_0_fu_116) + unsigned(ap_const_lv32_1));
    add_ln97_fu_505_p2 <= std_logic_vector(unsigned(ctx_datalen_0_fu_80) + unsigned(ap_const_lv32_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_block_state5_on_subcall_done_assign_proc : process(icmp_ln98_reg_735, grp_sha256_transform_fu_276_ap_done)
    begin
                ap_block_state5_on_subcall_done <= ((grp_sha256_transform_fu_276_ap_done = ap_const_logic_0) and (icmp_ln98_reg_735 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln94_fu_398_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln94_fu_398_p2 = ap_const_lv1_1)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln94_fu_398_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln94_fu_398_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= ctx_datalen_0_fu_80;
    ap_return_1 <= ctx_bitlen_0_0_fu_120;
    ap_return_10 <= ctx_state_7_0_fu_84;
    ap_return_2 <= ctx_bitlen_1_0_fu_116;
    ap_return_3 <= ctx_state_0_0_fu_112;
    ap_return_4 <= ctx_state_1_0_fu_108;
    ap_return_5 <= ctx_state_2_0_fu_104;
    ap_return_6 <= ctx_state_3_0_fu_100;
    ap_return_7 <= ctx_state_4_0_fu_96;
    ap_return_8 <= ctx_state_5_0_fu_92;
    ap_return_9 <= ctx_state_6_0_fu_88;

    ctx_data_0_address0_assign_proc : process(icmp_ln98_reg_735, ap_CS_fsm_state3, grp_sha256_transform_fu_276_data_0_address0, ap_CS_fsm_state5, zext_ln96_1_fu_494_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ctx_data_0_address0 <= zext_ln96_1_fu_494_p1(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln98_reg_735 = ap_const_lv1_1))) then 
            ctx_data_0_address0 <= grp_sha256_transform_fu_276_data_0_address0;
        else 
            ctx_data_0_address0 <= "XXXX";
        end if; 
    end process;


    ctx_data_0_ce0_assign_proc : process(icmp_ln98_reg_735, ap_CS_fsm_state3, grp_sha256_transform_fu_276_data_0_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ctx_data_0_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln98_reg_735 = ap_const_lv1_1))) then 
            ctx_data_0_ce0 <= grp_sha256_transform_fu_276_data_0_ce0;
        else 
            ctx_data_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ctx_data_0_d0 <= data_q0;

    ctx_data_0_we0_assign_proc : process(ap_CS_fsm_state3, trunc_ln96_fu_480_p1)
    begin
        if (((trunc_ln96_fu_480_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ctx_data_0_we0 <= ap_const_logic_1;
        else 
            ctx_data_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ctx_data_1_address0_assign_proc : process(icmp_ln98_reg_735, ap_CS_fsm_state3, grp_sha256_transform_fu_276_data_1_address0, ap_CS_fsm_state5, zext_ln96_1_fu_494_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ctx_data_1_address0 <= zext_ln96_1_fu_494_p1(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln98_reg_735 = ap_const_lv1_1))) then 
            ctx_data_1_address0 <= grp_sha256_transform_fu_276_data_1_address0;
        else 
            ctx_data_1_address0 <= "XXXX";
        end if; 
    end process;


    ctx_data_1_ce0_assign_proc : process(icmp_ln98_reg_735, ap_CS_fsm_state3, grp_sha256_transform_fu_276_data_1_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ctx_data_1_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln98_reg_735 = ap_const_lv1_1))) then 
            ctx_data_1_ce0 <= grp_sha256_transform_fu_276_data_1_ce0;
        else 
            ctx_data_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ctx_data_1_d0 <= data_q0;

    ctx_data_1_we0_assign_proc : process(ap_CS_fsm_state3, trunc_ln96_fu_480_p1)
    begin
        if (((trunc_ln96_fu_480_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ctx_data_1_we0 <= ap_const_logic_1;
        else 
            ctx_data_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ctx_data_2_address0_assign_proc : process(icmp_ln98_reg_735, ap_CS_fsm_state3, grp_sha256_transform_fu_276_data_2_address0, ap_CS_fsm_state5, zext_ln96_1_fu_494_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ctx_data_2_address0 <= zext_ln96_1_fu_494_p1(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln98_reg_735 = ap_const_lv1_1))) then 
            ctx_data_2_address0 <= grp_sha256_transform_fu_276_data_2_address0;
        else 
            ctx_data_2_address0 <= "XXXX";
        end if; 
    end process;


    ctx_data_2_ce0_assign_proc : process(icmp_ln98_reg_735, ap_CS_fsm_state3, grp_sha256_transform_fu_276_data_2_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ctx_data_2_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln98_reg_735 = ap_const_lv1_1))) then 
            ctx_data_2_ce0 <= grp_sha256_transform_fu_276_data_2_ce0;
        else 
            ctx_data_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ctx_data_2_d0 <= data_q0;

    ctx_data_2_we0_assign_proc : process(ap_CS_fsm_state3, trunc_ln96_fu_480_p1)
    begin
        if (((trunc_ln96_fu_480_p1 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ctx_data_2_we0 <= ap_const_logic_1;
        else 
            ctx_data_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ctx_data_3_address0_assign_proc : process(icmp_ln98_reg_735, ap_CS_fsm_state3, grp_sha256_transform_fu_276_data_3_address0, ap_CS_fsm_state5, zext_ln96_1_fu_494_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ctx_data_3_address0 <= zext_ln96_1_fu_494_p1(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln98_reg_735 = ap_const_lv1_1))) then 
            ctx_data_3_address0 <= grp_sha256_transform_fu_276_data_3_address0;
        else 
            ctx_data_3_address0 <= "XXXX";
        end if; 
    end process;


    ctx_data_3_ce0_assign_proc : process(icmp_ln98_reg_735, ap_CS_fsm_state3, grp_sha256_transform_fu_276_data_3_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ctx_data_3_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln98_reg_735 = ap_const_lv1_1))) then 
            ctx_data_3_ce0 <= grp_sha256_transform_fu_276_data_3_ce0;
        else 
            ctx_data_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ctx_data_3_d0 <= data_q0;

    ctx_data_3_we0_assign_proc : process(ap_CS_fsm_state3, trunc_ln96_fu_480_p1)
    begin
        if (((trunc_ln96_fu_480_p1 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ctx_data_3_we0 <= ap_const_logic_1;
        else 
            ctx_data_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    data_address0 <= zext_ln96_fu_409_p1(6 - 1 downto 0);

    data_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_ce0 <= ap_const_logic_1;
        else 
            data_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_339_p1 <= len(7 - 1 downto 0);
    grp_sha256_transform_fu_276_ap_start <= grp_sha256_transform_fu_276_ap_start_reg;
    i_fu_403_p2 <= std_logic_vector(unsigned(i_0_reg_265) + unsigned(ap_const_lv7_1));
    icmp_ln100_fu_559_p2 <= "1" when (unsigned(ctx_bitlen_0_0_fu_120) > unsigned(ap_const_lv32_FFFFFDFF)) else "0";
    icmp_ln94_fu_398_p2 <= "1" when (i_0_reg_265 = empty_reg_714) else "0";
    icmp_ln98_fu_511_p2 <= "1" when (add_ln97_fu_505_p2 = ap_const_lv32_40) else "0";
    lshr_ln_fu_484_p4 <= ctx_datalen_0_fu_80(31 downto 2);
    select_ln100_fu_571_p3 <= 
        add_ln100_fu_565_p2 when (icmp_ln100_fu_559_p2(0) = '1') else 
        ctx_bitlen_1_0_fu_116;
    trunc_ln96_fu_480_p1 <= ctx_datalen_0_fu_80(2 - 1 downto 0);
    zext_ln96_1_fu_494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_484_p4),64));
    zext_ln96_fu_409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_reg_265),64));
end behav;
