Mapping logical library work (line 7) to current logical library
digilentspartan3e1600spi_v2_01_b ...
Mapping logical library work (line 10) to current logical library
digilentspartan3e1600spi_v2_01_b ...
Parsing XST project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit digilentspartan3e1600spi
is vhdl ...
WARNING:EDK:2221 - Project file
   Z:\SysEmp\ProyectoFinal\ProyectoFinalSDE\Proyecto\pcores/digilentspartan3e160
   0spi.prj already exists, will be overwrite and removed afterward ...
INFO:EDK:3391 - Create temporary xst project file:
   Z:\SysEmp\ProyectoFinal\ProyectoFinalSDE\Proyecto\pcores/digilentspartan3e160
   0spi.prj
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1
_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1
_01_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file
"Z:/SysEmp/ProyectoFinal/ProyectoFinalSDE/Proyecto/pcores/digilentspartan3e1600s
pi_v2_00_a/hdl/vhdl/rising_edge_detector.vhd" in Library
digilentspartan3e1600spi_v2_01_b.
Entity <rising_edge_detector> compiled.
Entity <rising_edge_detector> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1
_01_a/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file
"Z:/SysEmp/ProyectoFinal/ProyectoFinalSDE/Proyecto/pcores/digilentspartan3e1600s
pi_v2_00_a/hdl/vhdl/user_logic.vhd" in Library digilentspartan3e1600spi_v2_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"Z:/SysEmp/ProyectoFinal/ProyectoFinalSDE/Proyecto/pcores/digilentspartan3e1600s
pi_v2_00_a/hdl/vhdl/digilentspartan3e1600spi.vhd" in Library
digilentspartan3e1600spi_v2_00_a.
Entity <digilentspartan3e1600spi> compiled.
Entity <digilentspartan3e1600spi> (Architecture <IMP>) compiled.
Compiling vhdl file
"Z:/SysEmp/ProyectoFinal/ProyectoFinalSDE/Proyecto/pcores/digilentspartan3e1600s
pi_v2_00_a/hdl/vhdl/spi_slave_interface.vhd" in Library
digilentspartan3e1600spi_v2_01_b.
Entity <spi_slave_interface> compiled.
Entity <spi_slave_interface> (Architecture <arch>) compiled.


Analyzing HDL attributes ...
Entity name = digilentspartan3e1600spi
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:3590 - Unable to delete temporary project file
   Z:\SysEmp\ProyectoFinal\ProyectoFinalSDE\Proyecto\pcores\digilentspartan3e160
   0spi.prj : 13
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - SLAVE PLBV46 parameter is not defined
   in the HDL source
INFO:EDK:1631 - Infer bus clock [SPLB_Clk] for bus interface SPLB ...
Copying file rising_edge_detector.vhd to
Z:\SysEmp\ProyectoFinal\ProyectoFinalSDE\Proyecto\pcores/digilentspartan3e1600sp
i_v2_01_b/hdl/vhdl/ ...
Copying file spi_slave_interface.vhd to
Z:\SysEmp\ProyectoFinal\ProyectoFinalSDE\Proyecto\pcores/digilentspartan3e1600sp
i_v2_01_b/hdl/vhdl/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
Z:\SysEmp\ProyectoFinal\ProyectoFinalSDE\Proyecto\pcores\digilentspartan3e1600sp
i_v2_01_b.

Summary:

  Logical library     : digilentspartan3e1600spi_v2_01_b
  Version             : 2.01.b
  Bus interface(s)    : SPLB 

The following sub-directories will be created:

  - digilentspartan3e1600spi_v2_01_b\data
  - digilentspartan3e1600spi_v2_01_b\hdl
  - digilentspartan3e1600spi_v2_01_b\hdl\vhdl
  - digilentspartan3e1600spi_v2_01_b\netlist


The following HDL source files will be copied into the
digilentspartan3e1600spi_v2_01_b\hdl\vhdl directory:

  - rising_edge_detector.vhd
  - spi_slave_interface.vhd

The following files will be created under the
digilentspartan3e1600spi_v2_01_b\data directory:

  - digilentspartan3e1600spi_v2_1_0.mpd
  - digilentspartan3e1600spi_v2_1_0.pao


