// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="pid,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=28,HLS_SYN_TPT=23,HLS_SYN_MEM=20,HLS_SYN_DSP=74,HLS_SYN_FF=4116,HLS_SYN_LUT=6294,HLS_VERSION=2018_2}" *)

module pid (
        ap_clk,
        ap_rst_n,
        m_axi_OUT_r_AWVALID,
        m_axi_OUT_r_AWREADY,
        m_axi_OUT_r_AWADDR,
        m_axi_OUT_r_AWID,
        m_axi_OUT_r_AWLEN,
        m_axi_OUT_r_AWSIZE,
        m_axi_OUT_r_AWBURST,
        m_axi_OUT_r_AWLOCK,
        m_axi_OUT_r_AWCACHE,
        m_axi_OUT_r_AWPROT,
        m_axi_OUT_r_AWQOS,
        m_axi_OUT_r_AWREGION,
        m_axi_OUT_r_AWUSER,
        m_axi_OUT_r_WVALID,
        m_axi_OUT_r_WREADY,
        m_axi_OUT_r_WDATA,
        m_axi_OUT_r_WSTRB,
        m_axi_OUT_r_WLAST,
        m_axi_OUT_r_WID,
        m_axi_OUT_r_WUSER,
        m_axi_OUT_r_ARVALID,
        m_axi_OUT_r_ARREADY,
        m_axi_OUT_r_ARADDR,
        m_axi_OUT_r_ARID,
        m_axi_OUT_r_ARLEN,
        m_axi_OUT_r_ARSIZE,
        m_axi_OUT_r_ARBURST,
        m_axi_OUT_r_ARLOCK,
        m_axi_OUT_r_ARCACHE,
        m_axi_OUT_r_ARPROT,
        m_axi_OUT_r_ARQOS,
        m_axi_OUT_r_ARREGION,
        m_axi_OUT_r_ARUSER,
        m_axi_OUT_r_RVALID,
        m_axi_OUT_r_RREADY,
        m_axi_OUT_r_RDATA,
        m_axi_OUT_r_RLAST,
        m_axi_OUT_r_RID,
        m_axi_OUT_r_RUSER,
        m_axi_OUT_r_RRESP,
        m_axi_OUT_r_BVALID,
        m_axi_OUT_r_BREADY,
        m_axi_OUT_r_BRESP,
        m_axi_OUT_r_BID,
        m_axi_OUT_r_BUSER,
        s_axi_CTRL_AWVALID,
        s_axi_CTRL_AWREADY,
        s_axi_CTRL_AWADDR,
        s_axi_CTRL_WVALID,
        s_axi_CTRL_WREADY,
        s_axi_CTRL_WDATA,
        s_axi_CTRL_WSTRB,
        s_axi_CTRL_ARVALID,
        s_axi_CTRL_ARREADY,
        s_axi_CTRL_ARADDR,
        s_axi_CTRL_RVALID,
        s_axi_CTRL_RREADY,
        s_axi_CTRL_RDATA,
        s_axi_CTRL_RRESP,
        s_axi_CTRL_BVALID,
        s_axi_CTRL_BREADY,
        s_axi_CTRL_BRESP,
        interrupt,
        s_axi_INPUT_AWVALID,
        s_axi_INPUT_AWREADY,
        s_axi_INPUT_AWADDR,
        s_axi_INPUT_WVALID,
        s_axi_INPUT_WREADY,
        s_axi_INPUT_WDATA,
        s_axi_INPUT_WSTRB,
        s_axi_INPUT_ARVALID,
        s_axi_INPUT_ARREADY,
        s_axi_INPUT_ARADDR,
        s_axi_INPUT_RVALID,
        s_axi_INPUT_RREADY,
        s_axi_INPUT_RDATA,
        s_axi_INPUT_RRESP,
        s_axi_INPUT_BVALID,
        s_axi_INPUT_BREADY,
        s_axi_INPUT_BRESP,
        s_axi_TEST_AWVALID,
        s_axi_TEST_AWREADY,
        s_axi_TEST_AWADDR,
        s_axi_TEST_WVALID,
        s_axi_TEST_WREADY,
        s_axi_TEST_WDATA,
        s_axi_TEST_WSTRB,
        s_axi_TEST_ARVALID,
        s_axi_TEST_ARREADY,
        s_axi_TEST_ARADDR,
        s_axi_TEST_RVALID,
        s_axi_TEST_RREADY,
        s_axi_TEST_RDATA,
        s_axi_TEST_RRESP,
        s_axi_TEST_BVALID,
        s_axi_TEST_BREADY,
        s_axi_TEST_BRESP
);

parameter    ap_ST_iter0_fsm_state1 = 23'd1;
parameter    ap_ST_iter0_fsm_state2 = 23'd2;
parameter    ap_ST_iter0_fsm_state3 = 23'd4;
parameter    ap_ST_iter0_fsm_state4 = 23'd8;
parameter    ap_ST_iter0_fsm_state5 = 23'd16;
parameter    ap_ST_iter0_fsm_state6 = 23'd32;
parameter    ap_ST_iter0_fsm_state7 = 23'd64;
parameter    ap_ST_iter0_fsm_state8 = 23'd128;
parameter    ap_ST_iter0_fsm_state9 = 23'd256;
parameter    ap_ST_iter0_fsm_state10 = 23'd512;
parameter    ap_ST_iter0_fsm_state11 = 23'd1024;
parameter    ap_ST_iter0_fsm_state12 = 23'd2048;
parameter    ap_ST_iter0_fsm_state13 = 23'd4096;
parameter    ap_ST_iter0_fsm_state14 = 23'd8192;
parameter    ap_ST_iter0_fsm_state15 = 23'd16384;
parameter    ap_ST_iter0_fsm_state16 = 23'd32768;
parameter    ap_ST_iter0_fsm_state17 = 23'd65536;
parameter    ap_ST_iter0_fsm_state18 = 23'd131072;
parameter    ap_ST_iter0_fsm_state19 = 23'd262144;
parameter    ap_ST_iter0_fsm_state20 = 23'd524288;
parameter    ap_ST_iter0_fsm_state21 = 23'd1048576;
parameter    ap_ST_iter0_fsm_state22 = 23'd2097152;
parameter    ap_ST_iter0_fsm_state23 = 23'd4194304;
parameter    ap_ST_iter1_fsm_state24 = 7'd2;
parameter    ap_ST_iter1_fsm_state25 = 7'd4;
parameter    ap_ST_iter1_fsm_state26 = 7'd8;
parameter    ap_ST_iter1_fsm_state27 = 7'd16;
parameter    ap_ST_iter1_fsm_state28 = 7'd32;
parameter    ap_ST_iter1_fsm_state29 = 7'd64;
parameter    ap_ST_iter1_fsm_state0 = 7'd1;
parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_INPUT_DATA_WIDTH = 32;
parameter    C_S_AXI_INPUT_ADDR_WIDTH = 6;
parameter    C_S_AXI_TEST_DATA_WIDTH = 32;
parameter    C_S_AXI_TEST_ADDR_WIDTH = 15;
parameter    C_M_AXI_OUT_R_ID_WIDTH = 1;
parameter    C_M_AXI_OUT_R_ADDR_WIDTH = 32;
parameter    C_M_AXI_OUT_R_DATA_WIDTH = 32;
parameter    C_M_AXI_OUT_R_AWUSER_WIDTH = 1;
parameter    C_M_AXI_OUT_R_ARUSER_WIDTH = 1;
parameter    C_M_AXI_OUT_R_WUSER_WIDTH = 1;
parameter    C_M_AXI_OUT_R_RUSER_WIDTH = 1;
parameter    C_M_AXI_OUT_R_BUSER_WIDTH = 1;
parameter    C_M_AXI_OUT_R_TARGET_ADDR = 0;
parameter    C_M_AXI_OUT_R_USER_VALUE = 0;
parameter    C_M_AXI_OUT_R_PROT_VALUE = 0;
parameter    C_M_AXI_OUT_R_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_INPUT_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_TEST_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_OUT_R_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_OUT_r_AWVALID;
input   m_axi_OUT_r_AWREADY;
output  [C_M_AXI_OUT_R_ADDR_WIDTH - 1:0] m_axi_OUT_r_AWADDR;
output  [C_M_AXI_OUT_R_ID_WIDTH - 1:0] m_axi_OUT_r_AWID;
output  [7:0] m_axi_OUT_r_AWLEN;
output  [2:0] m_axi_OUT_r_AWSIZE;
output  [1:0] m_axi_OUT_r_AWBURST;
output  [1:0] m_axi_OUT_r_AWLOCK;
output  [3:0] m_axi_OUT_r_AWCACHE;
output  [2:0] m_axi_OUT_r_AWPROT;
output  [3:0] m_axi_OUT_r_AWQOS;
output  [3:0] m_axi_OUT_r_AWREGION;
output  [C_M_AXI_OUT_R_AWUSER_WIDTH - 1:0] m_axi_OUT_r_AWUSER;
output   m_axi_OUT_r_WVALID;
input   m_axi_OUT_r_WREADY;
output  [C_M_AXI_OUT_R_DATA_WIDTH - 1:0] m_axi_OUT_r_WDATA;
output  [C_M_AXI_OUT_R_WSTRB_WIDTH - 1:0] m_axi_OUT_r_WSTRB;
output   m_axi_OUT_r_WLAST;
output  [C_M_AXI_OUT_R_ID_WIDTH - 1:0] m_axi_OUT_r_WID;
output  [C_M_AXI_OUT_R_WUSER_WIDTH - 1:0] m_axi_OUT_r_WUSER;
output   m_axi_OUT_r_ARVALID;
input   m_axi_OUT_r_ARREADY;
output  [C_M_AXI_OUT_R_ADDR_WIDTH - 1:0] m_axi_OUT_r_ARADDR;
output  [C_M_AXI_OUT_R_ID_WIDTH - 1:0] m_axi_OUT_r_ARID;
output  [7:0] m_axi_OUT_r_ARLEN;
output  [2:0] m_axi_OUT_r_ARSIZE;
output  [1:0] m_axi_OUT_r_ARBURST;
output  [1:0] m_axi_OUT_r_ARLOCK;
output  [3:0] m_axi_OUT_r_ARCACHE;
output  [2:0] m_axi_OUT_r_ARPROT;
output  [3:0] m_axi_OUT_r_ARQOS;
output  [3:0] m_axi_OUT_r_ARREGION;
output  [C_M_AXI_OUT_R_ARUSER_WIDTH - 1:0] m_axi_OUT_r_ARUSER;
input   m_axi_OUT_r_RVALID;
output   m_axi_OUT_r_RREADY;
input  [C_M_AXI_OUT_R_DATA_WIDTH - 1:0] m_axi_OUT_r_RDATA;
input   m_axi_OUT_r_RLAST;
input  [C_M_AXI_OUT_R_ID_WIDTH - 1:0] m_axi_OUT_r_RID;
input  [C_M_AXI_OUT_R_RUSER_WIDTH - 1:0] m_axi_OUT_r_RUSER;
input  [1:0] m_axi_OUT_r_RRESP;
input   m_axi_OUT_r_BVALID;
output   m_axi_OUT_r_BREADY;
input  [1:0] m_axi_OUT_r_BRESP;
input  [C_M_AXI_OUT_R_ID_WIDTH - 1:0] m_axi_OUT_r_BID;
input  [C_M_AXI_OUT_R_BUSER_WIDTH - 1:0] m_axi_OUT_r_BUSER;
input   s_axi_CTRL_AWVALID;
output   s_axi_CTRL_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_CTRL_AWADDR;
input   s_axi_CTRL_WVALID;
output   s_axi_CTRL_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_CTRL_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1:0] s_axi_CTRL_WSTRB;
input   s_axi_CTRL_ARVALID;
output   s_axi_CTRL_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_CTRL_ARADDR;
output   s_axi_CTRL_RVALID;
input   s_axi_CTRL_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_CTRL_RDATA;
output  [1:0] s_axi_CTRL_RRESP;
output   s_axi_CTRL_BVALID;
input   s_axi_CTRL_BREADY;
output  [1:0] s_axi_CTRL_BRESP;
output   interrupt;
input   s_axi_INPUT_AWVALID;
output   s_axi_INPUT_AWREADY;
input  [C_S_AXI_INPUT_ADDR_WIDTH - 1:0] s_axi_INPUT_AWADDR;
input   s_axi_INPUT_WVALID;
output   s_axi_INPUT_WREADY;
input  [C_S_AXI_INPUT_DATA_WIDTH - 1:0] s_axi_INPUT_WDATA;
input  [C_S_AXI_INPUT_WSTRB_WIDTH - 1:0] s_axi_INPUT_WSTRB;
input   s_axi_INPUT_ARVALID;
output   s_axi_INPUT_ARREADY;
input  [C_S_AXI_INPUT_ADDR_WIDTH - 1:0] s_axi_INPUT_ARADDR;
output   s_axi_INPUT_RVALID;
input   s_axi_INPUT_RREADY;
output  [C_S_AXI_INPUT_DATA_WIDTH - 1:0] s_axi_INPUT_RDATA;
output  [1:0] s_axi_INPUT_RRESP;
output   s_axi_INPUT_BVALID;
input   s_axi_INPUT_BREADY;
output  [1:0] s_axi_INPUT_BRESP;
input   s_axi_TEST_AWVALID;
output   s_axi_TEST_AWREADY;
input  [C_S_AXI_TEST_ADDR_WIDTH - 1:0] s_axi_TEST_AWADDR;
input   s_axi_TEST_WVALID;
output   s_axi_TEST_WREADY;
input  [C_S_AXI_TEST_DATA_WIDTH - 1:0] s_axi_TEST_WDATA;
input  [C_S_AXI_TEST_WSTRB_WIDTH - 1:0] s_axi_TEST_WSTRB;
input   s_axi_TEST_ARVALID;
output   s_axi_TEST_ARREADY;
input  [C_S_AXI_TEST_ADDR_WIDTH - 1:0] s_axi_TEST_ARADDR;
output   s_axi_TEST_RVALID;
input   s_axi_TEST_RREADY;
output  [C_S_AXI_TEST_DATA_WIDTH - 1:0] s_axi_TEST_RDATA;
output  [1:0] s_axi_TEST_RRESP;
output   s_axi_TEST_BVALID;
input   s_axi_TEST_BREADY;
output  [1:0] s_axi_TEST_BRESP;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
reg   [22:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [6:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg    ap_ready;
wire    ap_CS_iter0_fsm_state23;
reg    OUT_r_AWVALID;
wire    OUT_r_AWREADY;
reg   [31:0] OUT_r_AWADDR;
reg    OUT_r_WVALID;
wire    OUT_r_WREADY;
reg   [15:0] OUT_r_WDATA;
wire    OUT_r_ARREADY;
wire    OUT_r_RVALID;
wire   [15:0] OUT_r_RDATA;
wire    OUT_r_RLAST;
wire   [0:0] OUT_r_RID;
wire   [0:0] OUT_r_RUSER;
wire   [1:0] OUT_r_RRESP;
wire    OUT_r_BVALID;
reg    OUT_r_BREADY;
wire   [1:0] OUT_r_BRESP;
wire   [0:0] OUT_r_BID;
wire   [0:0] OUT_r_BUSER;
reg    ap_block_state29_pp0_stage5_iter1;
wire    ap_CS_iter1_fsm_state29;
reg    ap_block_state23_pp0_stage22_iter0;
reg    ap_sig_ioackin_OUT_r_WREADY;
reg    ap_sig_ioackin_OUT_r_AWREADY;
reg    ap_block_state23_io;
reg    ap_block_state24_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state24;
reg    ap_block_state25_pp0_stage1_iter1;
wire    ap_CS_iter1_fsm_state25;
reg    ap_block_state26_pp0_stage2_iter1;
wire    ap_CS_iter1_fsm_state26;
reg    ap_block_state27_pp0_stage3_iter1;
wire    ap_CS_iter1_fsm_state27;
reg    ap_block_state28_pp0_stage4_iter1;
wire    ap_CS_iter1_fsm_state28;
reg   [2:0] cmdIn_V_address0;
reg    cmdIn_V_ce0;
wire   [15:0] cmdIn_V_q0;
reg   [2:0] measured_V_address0;
reg    measured_V_ce0;
wire   [15:0] measured_V_q0;
reg   [2:0] kp_V_address0;
reg    kp_V_ce0;
wire   [31:0] kp_V_q0;
reg   [1:0] kd_V_address0;
reg    kd_V_ce0;
wire   [31:0] kd_V_q0;
reg   [1:0] ki_V_address0;
reg    ki_V_ce0;
wire   [31:0] ki_V_q0;
reg   [11:0] test_address0;
reg    test_ce0;
reg    test_we0;
reg   [31:0] test_d0;
reg   [31:0] integral_pos_V_0;
reg   [15:0] last_error_pos_V_0;
reg   [31:0] integral_pos_V_1;
reg   [15:0] last_error_pos_V_1;
reg   [31:0] integral_rate_V_0;
reg   [15:0] last_error_rate_V_0;
reg   [31:0] integral_rate_V_1;
reg   [15:0] last_error_rate_V_1;
reg    OUT_r_blk_n_AW;
wire    ap_CS_iter0_fsm_state15;
reg    OUT_r_blk_n_W;
wire    ap_CS_iter0_fsm_state16;
reg    OUT_r_blk_n_B;
wire    ap_CS_iter0_fsm_state21;
wire    ap_CS_iter0_fsm_state17;
wire    ap_CS_iter0_fsm_state22;
wire    ap_CS_iter0_fsm_state18;
wire    ap_CS_iter0_fsm_state19;
wire    ap_CS_iter0_fsm_state20;
reg   [31:0] reg_779;
wire    ap_CS_iter0_fsm_state3;
wire    ap_block_state3_pp0_stage2_iter0;
reg   [0:0] tmp_reg_3436;
wire    ap_CS_iter0_fsm_state4;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_CS_iter0_fsm_state5;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_CS_iter0_fsm_state7;
wire    ap_block_state7_pp0_stage6_iter0;
reg   [31:0] reg_783;
reg   [15:0] reg_787;
wire    ap_CS_iter0_fsm_state6;
wire    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_CS_iter0_fsm_state2;
wire    ap_block_state2_pp0_stage1_iter0;
wire   [2:0] p_2_5_fu_817_p3;
reg   [2:0] p_2_5_reg_3431;
wire   [0:0] tmp_fu_825_p2;
wire   [2:0] measured_V_addr_gep_fu_443_p3;
reg   [15:0] p_Val2_34_reg_3448;
reg   [31:0] kp_V_load_3_reg_3453;
reg   [31:0] ki_V_load_2_reg_3458;
reg   [31:0] kd_V_load_2_reg_3463;
reg  signed [15:0] p_Val2_s_reg_3468;
wire   [2:0] p_2_1_fu_857_p3;
reg   [2:0] p_2_1_reg_3473;
wire  signed [19:0] p_Val2_3_fu_879_p3;
reg  signed [19:0] p_Val2_3_reg_3483;
wire   [20:0] p_Val2_8_fu_907_p2;
reg   [20:0] p_Val2_8_reg_3489;
reg   [31:0] ki_V_load_reg_3494;
reg  signed [15:0] p_Val2_13_reg_3519;
wire   [2:0] p_2_2_fu_949_p3;
reg   [2:0] p_2_2_reg_3524;
wire   [50:0] p_Val2_7_fu_964_p2;
reg   [50:0] p_Val2_7_reg_3534;
wire   [51:0] p_Val2_10_fu_977_p2;
reg   [51:0] p_Val2_10_reg_3539;
wire  signed [19:0] p_Val2_16_fu_997_p3;
reg  signed [19:0] p_Val2_16_reg_3544;
wire   [20:0] p_Val2_19_fu_1025_p2;
reg   [20:0] p_Val2_19_reg_3550;
reg   [31:0] ki_V_load_1_reg_3555;
reg  signed [15:0] p_Val2_25_reg_3585;
wire   [2:0] p_2_3_fu_1067_p3;
reg   [2:0] p_2_3_reg_3591;
wire  signed [31:0] tmp_1_fu_1114_p3;
reg  signed [31:0] tmp_1_reg_3596;
wire  signed [31:0] tmp_23_fu_1167_p3;
reg  signed [31:0] tmp_23_reg_3601;
wire   [50:0] p_Val2_20_fu_1188_p2;
reg   [50:0] p_Val2_20_reg_3606;
wire   [51:0] p_Val2_23_fu_1201_p2;
reg   [51:0] p_Val2_23_reg_3611;
reg   [31:0] ki_V_load_3_reg_3626;
reg   [15:0] p_Val2_60_reg_3631;
wire  signed [31:0] tmp_8_fu_1241_p1;
wire   [63:0] p_Val2_9_fu_1252_p2;
reg   [63:0] p_Val2_9_reg_3651;
wire   [63:0] p_Val2_21_fu_1264_p2;
reg   [63:0] p_Val2_21_reg_3656;
wire   [16:0] r_V_fu_1277_p2;
reg   [16:0] r_V_reg_3661;
reg   [31:0] kp_V_load_4_reg_3666;
wire  signed [31:0] tmp_12_1_fu_1283_p1;
reg   [15:0] cmdIn_V_load_4_reg_3691;
reg   [15:0] cmdIn_V_load_4_reg_3691_pp0_iter0_reg;
wire   [2:0] p_2_4_fu_1313_p3;
reg   [2:0] p_2_4_reg_3696;
wire   [65:0] p_Val2_12_fu_1344_p2;
reg   [65:0] p_Val2_12_reg_3701;
reg   [31:0] tmp_13_reg_3706;
wire   [65:0] p_Val2_24_fu_1383_p2;
reg   [65:0] p_Val2_24_reg_3712;
reg   [31:0] tmp_29_reg_3717;
reg   [15:0] phitmp1_reg_3723;
reg   [15:0] p_Val2_59_reg_3728;
wire  signed [31:0] tmp_12_2_fu_1422_p1;
wire    ap_CS_iter0_fsm_state8;
wire    ap_block_state8_pp0_stage7_iter0;
wire   [16:0] p_Val2_35_fu_1529_p2;
reg   [16:0] p_Val2_35_reg_3743;
wire   [15:0] tmp_103_fu_1535_p1;
reg   [15:0] tmp_103_reg_3748;
wire   [16:0] p_Val2_47_fu_1547_p2;
reg   [16:0] p_Val2_47_reg_3753;
wire   [15:0] tmp_104_fu_1553_p1;
reg   [15:0] tmp_104_reg_3758;
wire  signed [31:0] tmp_12_3_fu_1557_p1;
wire    ap_CS_iter0_fsm_state9;
wire    ap_block_state9_pp0_stage8_iter0;
wire  signed [31:0] tmp_45_fu_1618_p3;
reg  signed [31:0] tmp_45_reg_3773;
wire   [20:0] p_Val2_39_fu_1648_p2;
reg   [20:0] p_Val2_39_reg_3778;
wire   [50:0] p_Val2_40_fu_1661_p2;
reg   [50:0] p_Val2_40_reg_3783;
wire  signed [31:0] tmp_62_fu_1723_p3;
reg  signed [31:0] tmp_62_reg_3788;
wire   [20:0] p_Val2_50_fu_1753_p2;
reg   [20:0] p_Val2_50_reg_3793;
wire   [50:0] p_Val2_51_fu_1766_p2;
reg   [50:0] p_Val2_51_reg_3798;
wire   [16:0] r_V_1_fu_1784_p2;
reg   [16:0] r_V_1_reg_3803;
wire  signed [31:0] tmp_12_4_fu_1790_p1;
wire    ap_CS_iter0_fsm_state10;
wire    ap_block_state10_pp0_stage9_iter0;
wire   [63:0] p_Val2_41_fu_1800_p2;
reg   [63:0] p_Val2_41_reg_3818;
wire   [63:0] p_Val2_52_fu_1812_p2;
reg   [63:0] p_Val2_52_reg_3823;
wire  signed [31:0] tmp_12_5_fu_1818_p1;
wire    ap_CS_iter0_fsm_state11;
wire    ap_block_state11_pp0_stage10_iter0;
wire   [64:0] p_Val2_42_fu_1832_p2;
reg   [64:0] p_Val2_42_reg_3838;
wire   [51:0] p_Val2_43_fu_1844_p2;
reg   [51:0] p_Val2_43_reg_3843;
wire   [64:0] p_Val2_53_fu_1860_p2;
reg   [64:0] p_Val2_53_reg_3848;
wire   [51:0] p_Val2_54_fu_1873_p2;
reg   [51:0] p_Val2_54_reg_3853;
wire   [18:0] tmp_78_fu_2022_p3;
reg   [18:0] tmp_78_reg_3858;
wire    ap_CS_iter0_fsm_state12;
wire    ap_block_state12_pp0_stage11_iter0;
wire   [18:0] tmp_90_fu_2048_p3;
reg   [18:0] tmp_90_reg_3863;
reg   [18:0] tmp_94_reg_3868;
wire  signed [33:0] p_shl_fu_2094_p3;
reg  signed [33:0] p_shl_reg_3873;
wire    ap_CS_iter0_fsm_state13;
wire    ap_block_state13_pp0_stage12_iter0;
wire  signed [35:0] p_shl_cast1_fu_2101_p1;
reg  signed [35:0] p_shl_cast1_reg_3878;
wire  signed [35:0] tmp_82_cast_fu_2105_p1;
reg  signed [35:0] tmp_82_cast_reg_3887;
wire   [35:0] r_V_2_fu_2109_p2;
reg   [35:0] r_V_2_reg_3892;
wire  signed [35:0] sum_cast_fu_2121_p1;
reg  signed [35:0] sum_cast_reg_3897;
wire   [35:0] r_V_2_1_fu_2125_p2;
reg   [35:0] r_V_2_1_reg_3904;
wire   [34:0] addconv3_fu_2131_p2;
reg   [34:0] addconv3_reg_3909;
wire   [48:0] p_Val2_63_fu_2153_p2;
reg   [48:0] p_Val2_63_reg_3914;
wire    ap_CS_iter0_fsm_state14;
wire    ap_block_state14_pp0_stage13_iter0;
wire   [48:0] p_Val2_80_1_fu_2162_p2;
reg   [48:0] p_Val2_80_1_reg_3920;
wire   [35:0] addconv2_fu_2168_p2;
reg   [35:0] addconv2_reg_3926;
wire   [35:0] r_V_2_3_fu_2175_p2;
reg   [35:0] r_V_2_3_reg_3931;
wire   [35:0] r_V_2_4_fu_2180_p2;
reg   [35:0] r_V_2_4_reg_3936;
wire   [35:0] r_V_2_5_fu_2184_p2;
reg   [35:0] r_V_2_5_reg_3941;
wire   [35:0] addconv4_fu_2189_p2;
reg   [35:0] addconv4_reg_3946;
wire   [35:0] r_V_2_7_fu_2193_p2;
reg   [35:0] r_V_2_7_reg_3951;
wire  signed [47:0] tmp_79_fu_2198_p3;
reg  signed [47:0] tmp_79_reg_3956;
wire    ap_block_state15_pp0_stage14_iter0;
wire  signed [50:0] tmp_85_cast_cast_fu_2205_p1;
reg  signed [50:0] tmp_85_cast_cast_reg_3961;
wire  signed [48:0] tmp_81_fu_2212_p1;
reg  signed [48:0] tmp_81_reg_3968;
wire   [15:0] p_Val2_65_fu_2287_p3;
reg   [15:0] p_Val2_65_reg_3978;
reg   [0:0] tmp_106_reg_3984;
wire   [0:0] tmp_119_1_fu_2318_p2;
reg   [0:0] tmp_119_1_reg_3991;
wire   [50:0] p_Val2_80_2_fu_2327_p2;
reg   [50:0] p_Val2_80_2_reg_3996;
wire   [48:0] tmp_107_fu_2333_p1;
reg   [48:0] tmp_107_reg_4001;
wire   [48:0] p_Val2_80_3_fu_2340_p2;
reg   [48:0] p_Val2_80_3_reg_4006;
reg   [2:0] p_Result_7_reg_4012;
wire   [0:0] tmp_91_fu_2360_p2;
reg   [0:0] tmp_91_reg_4019;
wire   [15:0] p_Val2_82_1_fu_2406_p3;
reg   [15:0] p_Val2_82_1_reg_4024;
wire    ap_block_state16_pp0_stage15_iter0;
reg    ap_block_state16_io;
reg   [0:0] tmp_108_reg_4035;
wire   [0:0] tmp_119_2_fu_2443_p2;
reg   [0:0] tmp_119_2_reg_4042;
reg   [0:0] tmp_109_reg_4047;
wire   [0:0] tmp_119_3_fu_2471_p2;
reg   [0:0] tmp_119_3_reg_4054;
wire   [50:0] p_Val2_80_4_fu_2480_p2;
reg   [50:0] p_Val2_80_4_reg_4059;
wire   [48:0] tmp_110_fu_2486_p1;
reg   [48:0] tmp_110_reg_4064;
wire   [48:0] p_Val2_80_5_fu_2493_p2;
reg   [48:0] p_Val2_80_5_reg_4069;
wire  signed [31:0] tmp_92_fu_2524_p1;
wire   [2:0] p_3_1_fu_2571_p3;
reg   [2:0] p_3_1_reg_4085;
wire  signed [52:0] tmp_85_cast_cast9_fu_2579_p1;
reg  signed [52:0] tmp_85_cast_cast9_reg_4090;
wire    ap_block_state17_pp0_stage16_iter0;
reg    ap_block_state17_io;
wire   [15:0] p_Val2_82_2_fu_2623_p3;
reg   [15:0] p_Val2_82_2_reg_4097;
wire   [15:0] p_Val2_82_3_fu_2678_p3;
reg   [15:0] p_Val2_82_3_reg_4108;
reg   [0:0] tmp_111_reg_4113;
wire   [0:0] tmp_119_4_fu_2708_p2;
reg   [0:0] tmp_119_4_reg_4120;
reg   [0:0] tmp_112_reg_4125;
wire   [0:0] tmp_119_5_fu_2736_p2;
reg   [0:0] tmp_119_5_reg_4132;
wire   [50:0] p_Val2_80_6_fu_2745_p2;
reg   [50:0] p_Val2_80_6_reg_4137;
wire   [48:0] tmp_113_fu_2751_p1;
reg   [48:0] tmp_113_reg_4142;
wire   [50:0] p_Val2_80_7_fu_2758_p2;
reg   [50:0] p_Val2_80_7_reg_4147;
wire   [48:0] tmp_115_fu_2764_p1;
reg   [48:0] tmp_115_reg_4152;
wire  signed [31:0] tmp_126_1_fu_2768_p1;
wire   [2:0] p_3_2_fu_2814_p3;
reg   [2:0] p_3_2_reg_4167;
wire   [2:0] p_3_3_fu_2864_p3;
reg   [2:0] p_3_3_reg_4172;
reg    ap_block_state18_pp0_stage17_iter0;
reg    ap_block_state18_io;
wire   [15:0] p_Val2_82_4_fu_2919_p3;
reg   [15:0] p_Val2_82_4_reg_4183;
wire   [15:0] p_Val2_82_5_fu_2967_p3;
reg   [15:0] p_Val2_82_5_reg_4188;
reg   [0:0] tmp_114_reg_4193;
wire   [0:0] tmp_119_6_fu_2997_p2;
reg   [0:0] tmp_119_6_reg_4200;
reg   [0:0] tmp_116_reg_4205;
wire   [0:0] tmp_119_7_fu_3025_p2;
reg   [0:0] tmp_119_7_reg_4212;
wire  signed [31:0] tmp_126_2_fu_3031_p1;
wire   [2:0] p_3_4_fu_3077_p3;
reg   [2:0] p_3_4_reg_4227;
wire   [2:0] p_3_5_fu_3127_p3;
reg   [2:0] p_3_5_reg_4232;
reg    ap_block_state19_pp0_stage18_iter0;
reg    ap_block_state19_io;
wire   [15:0] p_Val2_82_6_fu_3182_p3;
reg   [15:0] p_Val2_82_6_reg_4243;
wire   [15:0] p_Val2_82_7_fu_3230_p3;
reg   [15:0] p_Val2_82_7_reg_4248;
wire  signed [31:0] tmp_126_3_fu_3238_p1;
wire   [2:0] p_3_6_fu_3284_p3;
reg   [2:0] p_3_6_reg_4263;
wire   [2:0] p_3_7_fu_3334_p3;
reg   [2:0] p_3_7_reg_4268;
reg    ap_block_state20_pp0_stage19_iter0;
reg    ap_block_state20_io;
wire  signed [31:0] tmp_126_4_fu_3349_p1;
reg    ap_block_state21_pp0_stage20_iter0;
reg    ap_block_state21_io;
wire  signed [31:0] tmp_126_5_fu_3360_p1;
reg    ap_block_state22_pp0_stage21_iter0;
reg    ap_block_state22_io;
wire  signed [31:0] tmp_126_6_fu_3371_p1;
wire  signed [31:0] tmp_126_7_fu_3382_p1;
reg   [15:0] ap_phi_mux_p_Val2_29_phi_fu_734_p4;
wire   [15:0] tmp_68_fu_1501_p3;
reg   [15:0] ap_phi_mux_p_Val2_30_phi_fu_745_p4;
wire   [15:0] tmp_38_fu_1475_p3;
reg   [15:0] ap_phi_reg_pp0_iter0_p_Val2_28_reg_752;
reg    ap_reg_ioackin_OUT_r_AWREADY;
reg    ap_reg_ioackin_OUT_r_WREADY;
wire   [15:0] tmp_99_fu_913_p1;
wire   [15:0] tmp_101_fu_1031_p1;
wire   [2:0] grp_fu_763_p4;
wire   [12:0] tmp_96_fu_799_p1;
wire   [0:0] tmp_10_5_fu_803_p2;
wire   [2:0] grp_fu_773_p2;
wire   [0:0] tmp_89_fu_791_p3;
wire   [2:0] p_5_fu_809_p3;
wire  signed [15:0] tmp_36_fu_831_p1;
wire  signed [15:0] tmp_39_fu_839_p0;
wire   [12:0] tmp_39_fu_839_p1;
wire   [0:0] tmp_10_1_fu_843_p2;
wire   [0:0] tmp_36_fu_831_p3;
wire   [2:0] p_1_fu_849_p3;
wire  signed [15:0] tmp_5_fu_865_p0;
wire  signed [16:0] tmp_5_fu_865_p1;
wire  signed [16:0] tmp_6_fu_869_p1;
wire   [16:0] p_Val2_2_fu_873_p2;
wire   [18:0] tmp_3_fu_895_p3;
wire  signed [20:0] p_Val2_3_cast_fu_887_p1;
wire  signed [20:0] tmp_3_cast_fu_903_p1;
wire  signed [15:0] tmp_56_fu_923_p1;
wire  signed [15:0] tmp_73_fu_931_p0;
wire   [12:0] tmp_73_fu_931_p1;
wire   [0:0] tmp_10_2_fu_935_p2;
wire   [0:0] tmp_56_fu_923_p3;
wire   [2:0] p_2_13_fu_941_p3;
wire  signed [31:0] p_Val2_7_fu_964_p0;
wire  signed [19:0] p_Val2_7_fu_964_p1;
wire  signed [31:0] p_Val2_10_fu_977_p0;
wire  signed [20:0] p_Val2_10_fu_977_p1;
wire  signed [15:0] tmp_18_fu_983_p0;
wire  signed [16:0] tmp_18_fu_983_p1;
wire  signed [16:0] tmp_19_fu_987_p1;
wire   [16:0] p_Val2_15_fu_991_p2;
wire   [18:0] tmp_24_fu_1013_p3;
wire  signed [20:0] p_Val2_16_cast_fu_1005_p1;
wire  signed [20:0] tmp_27_cast_fu_1021_p1;
wire  signed [15:0] tmp_76_fu_1041_p1;
wire  signed [15:0] tmp_80_fu_1049_p0;
wire   [12:0] tmp_80_fu_1049_p1;
wire   [0:0] tmp_10_3_fu_1053_p2;
wire   [0:0] tmp_76_fu_1041_p3;
wire   [2:0] p_3_fu_1059_p3;
wire  signed [31:0] p_Val2_3_cast1_fu_1075_p1;
wire   [31:0] p_Val2_6_fu_1082_p2;
wire   [0:0] tmp_9_fu_1088_p2;
wire   [0:0] tmp_s_fu_1094_p2;
wire   [0:0] tmp_10_fu_1108_p2;
wire   [31:0] p_Val2_6_cast_fu_1100_p3;
wire  signed [31:0] p_Val2_16_cast1_fu_1128_p1;
wire   [31:0] p_Val2_s_14_fu_1135_p2;
wire   [0:0] tmp_20_fu_1141_p2;
wire   [0:0] tmp_21_fu_1147_p2;
wire   [0:0] tmp_22_fu_1161_p2;
wire   [31:0] p_Val2_cast_fu_1153_p3;
wire  signed [31:0] p_Val2_20_fu_1188_p0;
wire  signed [19:0] p_Val2_20_fu_1188_p1;
wire  signed [31:0] p_Val2_23_fu_1201_p0;
wire  signed [20:0] p_Val2_23_fu_1201_p1;
wire   [12:0] tmp_33_fu_1215_p1;
wire   [0:0] tmp_2_fu_1219_p2;
wire   [0:0] tmp_17_fu_1207_p3;
wire   [2:0] p_s_fu_1225_p3;
wire   [2:0] p_2_fu_1233_p3;
wire  signed [31:0] p_Val2_9_fu_1252_p0;
wire  signed [31:0] p_Val2_9_fu_1252_p1;
wire  signed [31:0] p_Val2_21_fu_1264_p0;
wire  signed [31:0] p_Val2_21_fu_1264_p1;
wire  signed [16:0] tmp_34_fu_1270_p1;
wire  signed [16:0] tmp_35_fu_1273_p1;
wire   [12:0] tmp_84_fu_1295_p1;
wire   [0:0] tmp_10_4_fu_1299_p2;
wire   [0:0] tmp_82_fu_1287_p3;
wire   [2:0] p_4_fu_1305_p3;
wire  signed [63:0] p_Val2_7_cast_fu_1321_p1;
wire   [64:0] tmp_7_fu_1328_p1;
wire   [64:0] tmp_4_fu_1324_p1;
wire   [64:0] p_Val2_11_fu_1331_p2;
wire   [65:0] tmp_11_fu_1337_p1;
wire   [65:0] tmp_12_fu_1341_p1;
wire  signed [63:0] p_Val2_20_cast_fu_1360_p1;
wire   [64:0] tmp_26_fu_1367_p1;
wire   [64:0] tmp_25_fu_1363_p1;
wire   [64:0] p_Val2_22_fu_1370_p2;
wire   [65:0] tmp_27_fu_1376_p1;
wire   [65:0] tmp_28_fu_1380_p1;
wire  signed [31:0] p_Val2_27_fu_1406_p0;
wire  signed [16:0] p_Val2_27_fu_1406_p1;
wire   [48:0] p_Val2_27_fu_1406_p2;
wire   [0:0] tmp_14_fu_1426_p2;
wire   [0:0] tmp_15_fu_1431_p2;
wire   [0:0] tmp_30_fu_1442_p2;
wire   [0:0] tmp_31_fu_1447_p2;
wire   [0:0] tmp_16_fu_1436_p2;
wire   [15:0] tmp_36_cast_fu_1458_p3;
wire   [15:0] tmp_37_fu_1466_p4;
wire   [0:0] tmp_32_fu_1452_p2;
wire   [15:0] tmp_39_cast_fu_1484_p3;
wire   [15:0] tmp_51_fu_1492_p4;
wire   [15:0] p_Val2_33_fu_1516_p3;
wire  signed [16:0] tmp_40_fu_1522_p1;
wire  signed [16:0] tmp_41_fu_1526_p1;
wire   [15:0] p_Val2_32_fu_1510_p3;
wire  signed [16:0] tmp_57_fu_1539_p1;
wire  signed [16:0] tmp_58_fu_1543_p1;
wire  signed [19:0] p_Val2_36_fu_1567_p3;
wire  signed [31:0] p_Val2_36_cast1_fu_1574_p1;
wire   [31:0] p_Val2_38_fu_1586_p2;
wire   [0:0] tmp_42_fu_1592_p2;
wire   [0:0] tmp_43_fu_1598_p2;
wire   [0:0] tmp_44_fu_1612_p2;
wire   [31:0] p_Val2_1_cast_fu_1604_p3;
wire   [18:0] tmp_46_fu_1636_p3;
wire  signed [20:0] p_Val2_36_cast_fu_1578_p1;
wire  signed [20:0] tmp_51_cast_fu_1644_p1;
wire  signed [19:0] p_Val2_40_fu_1661_p0;
wire  signed [31:0] p_Val2_40_fu_1661_p1;
wire  signed [19:0] p_Val2_48_fu_1672_p3;
wire  signed [31:0] p_Val2_48_cast1_fu_1679_p1;
wire   [31:0] p_Val2_49_fu_1691_p2;
wire   [0:0] tmp_59_fu_1697_p2;
wire   [0:0] tmp_60_fu_1703_p2;
wire   [0:0] tmp_61_fu_1717_p2;
wire   [31:0] p_Val2_2_cast_fu_1709_p3;
wire   [18:0] tmp_63_fu_1741_p3;
wire  signed [20:0] p_Val2_48_cast_fu_1683_p1;
wire  signed [20:0] tmp_68_cast_fu_1749_p1;
wire  signed [19:0] p_Val2_51_fu_1766_p0;
wire  signed [31:0] p_Val2_51_fu_1766_p1;
wire   [15:0] p_Val2_31_fu_1561_p3;
wire  signed [16:0] tmp_74_fu_1777_p1;
wire  signed [16:0] tmp_75_fu_1781_p1;
wire  signed [31:0] p_Val2_41_fu_1800_p0;
wire  signed [31:0] p_Val2_41_fu_1800_p1;
wire  signed [31:0] p_Val2_52_fu_1812_p0;
wire  signed [31:0] p_Val2_52_fu_1812_p1;
wire  signed [63:0] p_Val2_40_cast_fu_1822_p1;
wire   [64:0] tmp_47_fu_1825_p1;
wire   [64:0] tmp_48_fu_1829_p1;
wire  signed [20:0] p_Val2_43_fu_1844_p0;
wire  signed [31:0] p_Val2_43_fu_1844_p1;
wire  signed [63:0] p_Val2_51_cast_fu_1850_p1;
wire   [64:0] tmp_64_fu_1853_p1;
wire   [64:0] tmp_65_fu_1857_p1;
wire  signed [20:0] p_Val2_54_fu_1873_p0;
wire  signed [31:0] p_Val2_54_fu_1873_p1;
wire  signed [63:0] p_Val2_43_cast_fu_1879_p1;
wire   [65:0] tmp_50_fu_1885_p1;
wire   [65:0] tmp_49_fu_1882_p1;
wire   [65:0] p_Val2_44_fu_1889_p2;
wire   [31:0] tmp_52_fu_1895_p4;
wire   [0:0] tmp_53_fu_1905_p2;
wire   [0:0] tmp_54_fu_1911_p2;
wire   [0:0] sel_tmp_fu_1917_p2;
wire   [0:0] sel_tmp2_fu_1923_p2;
wire  signed [63:0] p_Val2_54_cast_fu_1935_p1;
wire   [65:0] tmp_67_fu_1941_p1;
wire   [65:0] tmp_66_fu_1938_p1;
wire   [65:0] p_Val2_55_fu_1945_p2;
wire   [31:0] tmp_69_fu_1951_p4;
wire   [0:0] tmp_70_fu_1961_p2;
wire   [0:0] tmp_71_fu_1967_p2;
wire   [0:0] sel_tmp6_fu_1973_p2;
wire   [0:0] sel_tmp7_fu_1979_p2;
wire  signed [16:0] p_Val2_57_fu_1998_p0;
wire  signed [31:0] p_Val2_57_fu_1998_p1;
wire   [0:0] tmp_55_fu_1929_p2;
wire   [18:0] tmp_76_cast_fu_2004_p3;
wire   [18:0] tmp_77_fu_2012_p4;
wire   [0:0] tmp_72_fu_1985_p2;
wire   [18:0] tmp_82_cast1_fu_2030_p3;
wire   [18:0] tmp_87_fu_2038_p4;
wire   [48:0] p_Val2_57_fu_1998_p2;
wire   [33:0] p_shl1_fu_2066_p3;
wire   [33:0] p_Val2_61_fu_2077_p3;
wire  signed [34:0] p_Val2_61_cast_fu_2084_p1;
wire  signed [34:0] p_shl1_cast_fu_2073_p1;
wire   [34:0] addconv_fu_2088_p2;
wire   [34:0] sum_fu_2115_p2;
wire  signed [34:0] p_shl_cast_fu_2137_p1;
wire   [34:0] p_Val2_62_fu_2140_p2;
wire  signed [35:0] p_Val2_63_fu_2153_p1;
wire  signed [35:0] p_Val2_80_1_fu_2162_p1;
wire  signed [35:0] tmp_111_3_cast_fu_2172_p1;
wire  signed [35:0] tmp_83_cast_fu_2146_p1;
wire   [50:0] tmp_80_cast_fu_2209_p1;
wire   [48:0] p_Val2_65_cast_fu_2222_p2;
wire   [18:0] tmp_83_fu_2227_p4;
wire   [50:0] p_Val2_64_fu_2216_p2;
wire   [0:0] tmp_105_fu_2237_p3;
wire   [0:0] tmp_85_fu_2245_p2;
wire   [0:0] sel_tmp1_fu_2261_p2;
wire   [0:0] sel_tmp4_fu_2267_p2;
wire   [0:0] tmp_86_fu_2281_p2;
wire   [15:0] sel_tmp5_cast_fu_2273_p3;
wire   [15:0] phitmp7_fu_2251_p4;
wire   [48:0] p_Val2_81_1_cast_fu_2295_p2;
wire   [18:0] tmp_117_1_fu_2300_p4;
wire  signed [35:0] p_Val2_80_2_fu_2327_p1;
wire  signed [35:0] p_Val2_80_3_fu_2340_p1;
wire   [12:0] tmp_118_fu_2356_p1;
wire   [50:0] tmp_11560_1_cast_fu_2366_p1;
wire   [50:0] p_Val2_81_1_fu_2369_p2;
wire   [0:0] sel_tmp9_fu_2384_p2;
wire   [0:0] sel_tmp3_fu_2389_p2;
wire   [0:0] tmp_88_fu_2401_p2;
wire   [15:0] sel_tmp8_cast_fu_2394_p3;
wire   [15:0] phitmp63_1_fu_2374_p4;
wire   [48:0] p_Val2_81_2_cast_fu_2421_p2;
wire   [18:0] tmp_117_2_fu_2425_p4;
wire   [48:0] p_Val2_81_3_cast_fu_2449_p2;
wire   [18:0] tmp_117_3_fu_2453_p4;
wire  signed [35:0] p_Val2_80_4_fu_2480_p1;
wire  signed [35:0] p_Val2_80_5_fu_2493_p1;
wire   [2:0] ret_V_3_fu_2506_p2;
wire   [0:0] tmp_117_fu_2499_p3;
wire   [2:0] p_1_15_fu_2511_p3;
wire   [2:0] p_3_16_fu_2517_p3;
wire   [12:0] tmp_120_fu_2547_p1;
wire   [2:0] p_Result_3_1_fu_2529_p4;
wire   [0:0] tmp_123_1_fu_2551_p2;
wire   [2:0] ret_V_3_1_fu_2557_p2;
wire   [0:0] tmp_119_fu_2539_p3;
wire   [2:0] p_1_1_fu_2563_p3;
wire   [52:0] tmp_11560_2_cast_fu_2582_p1;
wire   [52:0] p_Val2_81_2_fu_2585_p2;
wire   [0:0] sel_tmp5_fu_2601_p2;
wire   [0:0] sel_tmp8_fu_2606_p2;
wire   [0:0] tmp_93_fu_2618_p2;
wire   [15:0] sel_tmp12_cast_fu_2611_p3;
wire   [15:0] phitmp63_2_fu_2591_p4;
wire   [50:0] tmp_11560_3_cast_fu_2638_p1;
wire   [50:0] p_Val2_81_3_fu_2641_p2;
wire   [0:0] sel_tmp10_fu_2656_p2;
wire   [0:0] sel_tmp11_fu_2661_p2;
wire   [0:0] tmp_95_fu_2673_p2;
wire   [15:0] sel_tmp15_cast_fu_2666_p3;
wire   [15:0] phitmp63_3_fu_2646_p4;
wire   [48:0] p_Val2_81_4_cast_fu_2686_p2;
wire   [18:0] tmp_117_4_fu_2690_p4;
wire   [48:0] p_Val2_81_5_cast_fu_2714_p2;
wire   [18:0] tmp_117_5_fu_2718_p4;
wire  signed [35:0] p_Val2_80_6_fu_2745_p1;
wire  signed [35:0] p_Val2_80_7_fu_2758_p1;
wire   [12:0] tmp_122_fu_2790_p1;
wire   [2:0] p_Result_3_2_fu_2772_p4;
wire   [0:0] tmp_123_2_fu_2794_p2;
wire   [2:0] ret_V_3_2_fu_2800_p2;
wire   [0:0] tmp_121_fu_2782_p3;
wire   [2:0] p_1_2_fu_2806_p3;
wire   [12:0] tmp_124_fu_2840_p1;
wire   [2:0] p_Result_3_3_fu_2822_p4;
wire   [0:0] tmp_123_3_fu_2844_p2;
wire   [2:0] ret_V_3_3_fu_2850_p2;
wire   [0:0] tmp_123_fu_2832_p3;
wire   [2:0] p_1_3_fu_2856_p3;
wire   [52:0] tmp_11560_4_cast_fu_2879_p1;
wire   [52:0] p_Val2_81_4_fu_2882_p2;
wire   [0:0] sel_tmp12_fu_2897_p2;
wire   [0:0] sel_tmp13_fu_2902_p2;
wire   [0:0] tmp_97_fu_2914_p2;
wire   [15:0] sel_tmp18_cast_fu_2907_p3;
wire   [15:0] phitmp63_4_fu_2887_p4;
wire   [50:0] tmp_11560_5_cast_fu_2927_p1;
wire   [50:0] p_Val2_81_5_fu_2930_p2;
wire   [0:0] sel_tmp14_fu_2945_p2;
wire   [0:0] sel_tmp15_fu_2950_p2;
wire   [0:0] tmp_98_fu_2962_p2;
wire   [15:0] sel_tmp21_cast_fu_2955_p3;
wire   [15:0] phitmp63_5_fu_2935_p4;
wire   [48:0] p_Val2_81_6_cast_fu_2975_p2;
wire   [18:0] tmp_117_6_fu_2979_p4;
wire   [48:0] p_Val2_81_7_cast_fu_3003_p2;
wire   [18:0] tmp_117_7_fu_3007_p4;
wire   [12:0] tmp_126_fu_3053_p1;
wire   [2:0] p_Result_3_4_fu_3035_p4;
wire   [0:0] tmp_123_4_fu_3057_p2;
wire   [2:0] ret_V_3_4_fu_3063_p2;
wire   [0:0] tmp_125_fu_3045_p3;
wire   [2:0] p_1_4_fu_3069_p3;
wire   [12:0] tmp_128_fu_3103_p1;
wire   [2:0] p_Result_3_5_fu_3085_p4;
wire   [0:0] tmp_123_5_fu_3107_p2;
wire   [2:0] ret_V_3_5_fu_3113_p2;
wire   [0:0] tmp_127_fu_3095_p3;
wire   [2:0] p_1_5_fu_3119_p3;
wire   [52:0] tmp_11560_6_cast_fu_3142_p1;
wire   [52:0] p_Val2_81_6_fu_3145_p2;
wire   [0:0] sel_tmp16_fu_3160_p2;
wire   [0:0] sel_tmp17_fu_3165_p2;
wire   [0:0] tmp_100_fu_3177_p2;
wire   [15:0] sel_tmp24_cast_fu_3170_p3;
wire   [15:0] phitmp63_6_fu_3150_p4;
wire   [52:0] tmp_11560_7_cast_fu_3190_p1;
wire   [52:0] p_Val2_81_7_fu_3193_p2;
wire   [0:0] sel_tmp18_fu_3208_p2;
wire   [0:0] sel_tmp19_fu_3213_p2;
wire   [0:0] tmp_102_fu_3225_p2;
wire   [15:0] sel_tmp27_cast_fu_3218_p3;
wire   [15:0] phitmp63_7_fu_3198_p4;
wire   [12:0] tmp_130_fu_3260_p1;
wire   [2:0] p_Result_3_6_fu_3242_p4;
wire   [0:0] tmp_123_6_fu_3264_p2;
wire   [2:0] ret_V_3_6_fu_3270_p2;
wire   [0:0] tmp_129_fu_3252_p3;
wire   [2:0] p_1_6_fu_3276_p3;
wire   [12:0] tmp_132_fu_3310_p1;
wire   [2:0] p_Result_3_7_fu_3292_p4;
wire   [0:0] tmp_123_7_fu_3314_p2;
wire   [2:0] ret_V_3_7_fu_3320_p2;
wire   [0:0] tmp_131_fu_3302_p3;
wire   [2:0] p_1_7_fu_3326_p3;
reg   [22:0] ap_NS_iter0_fsm;
reg   [6:0] ap_NS_iter1_fsm;
reg    ap_condition_1037;
reg    ap_condition_1047;
reg    ap_condition_1059;
reg    ap_condition_1073;
reg    ap_condition_1087;
reg    ap_condition_1101;
reg    ap_condition_1115;
reg    ap_condition_1129;
reg    ap_condition_1143;
reg    ap_condition_472;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 23'd1;
#0 ap_CS_iter1_fsm = 7'd1;
#0 integral_pos_V_0 = 32'd0;
#0 last_error_pos_V_0 = 16'd0;
#0 integral_pos_V_1 = 32'd0;
#0 last_error_pos_V_1 = 16'd0;
#0 integral_rate_V_0 = 32'd0;
#0 last_error_rate_V_0 = 16'd0;
#0 integral_rate_V_1 = 32'd0;
#0 last_error_rate_V_1 = 16'd0;
#0 ap_reg_ioackin_OUT_r_AWREADY = 1'b0;
#0 ap_reg_ioackin_OUT_r_WREADY = 1'b0;
end

pid_CTRL_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
pid_CTRL_s_axi_U(
    .AWVALID(s_axi_CTRL_AWVALID),
    .AWREADY(s_axi_CTRL_AWREADY),
    .AWADDR(s_axi_CTRL_AWADDR),
    .WVALID(s_axi_CTRL_WVALID),
    .WREADY(s_axi_CTRL_WREADY),
    .WDATA(s_axi_CTRL_WDATA),
    .WSTRB(s_axi_CTRL_WSTRB),
    .ARVALID(s_axi_CTRL_ARVALID),
    .ARREADY(s_axi_CTRL_ARREADY),
    .ARADDR(s_axi_CTRL_ARADDR),
    .RVALID(s_axi_CTRL_RVALID),
    .RREADY(s_axi_CTRL_RREADY),
    .RDATA(s_axi_CTRL_RDATA),
    .RRESP(s_axi_CTRL_RRESP),
    .BVALID(s_axi_CTRL_BVALID),
    .BREADY(s_axi_CTRL_BREADY),
    .BRESP(s_axi_CTRL_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .kp_V_address0(kp_V_address0),
    .kp_V_ce0(kp_V_ce0),
    .kp_V_q0(kp_V_q0),
    .kd_V_address0(kd_V_address0),
    .kd_V_ce0(kd_V_ce0),
    .kd_V_q0(kd_V_q0),
    .ki_V_address0(ki_V_address0),
    .ki_V_ce0(ki_V_ce0),
    .ki_V_q0(ki_V_q0)
);

pid_INPUT_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_INPUT_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_INPUT_DATA_WIDTH ))
pid_INPUT_s_axi_U(
    .AWVALID(s_axi_INPUT_AWVALID),
    .AWREADY(s_axi_INPUT_AWREADY),
    .AWADDR(s_axi_INPUT_AWADDR),
    .WVALID(s_axi_INPUT_WVALID),
    .WREADY(s_axi_INPUT_WREADY),
    .WDATA(s_axi_INPUT_WDATA),
    .WSTRB(s_axi_INPUT_WSTRB),
    .ARVALID(s_axi_INPUT_ARVALID),
    .ARREADY(s_axi_INPUT_ARREADY),
    .ARADDR(s_axi_INPUT_ARADDR),
    .RVALID(s_axi_INPUT_RVALID),
    .RREADY(s_axi_INPUT_RREADY),
    .RDATA(s_axi_INPUT_RDATA),
    .RRESP(s_axi_INPUT_RRESP),
    .BVALID(s_axi_INPUT_BVALID),
    .BREADY(s_axi_INPUT_BREADY),
    .BRESP(s_axi_INPUT_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .cmdIn_V_address0(cmdIn_V_address0),
    .cmdIn_V_ce0(cmdIn_V_ce0),
    .cmdIn_V_q0(cmdIn_V_q0),
    .measured_V_address0(measured_V_address0),
    .measured_V_ce0(measured_V_ce0),
    .measured_V_q0(measured_V_q0)
);

pid_TEST_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_TEST_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_TEST_DATA_WIDTH ))
pid_TEST_s_axi_U(
    .AWVALID(s_axi_TEST_AWVALID),
    .AWREADY(s_axi_TEST_AWREADY),
    .AWADDR(s_axi_TEST_AWADDR),
    .WVALID(s_axi_TEST_WVALID),
    .WREADY(s_axi_TEST_WREADY),
    .WDATA(s_axi_TEST_WDATA),
    .WSTRB(s_axi_TEST_WSTRB),
    .ARVALID(s_axi_TEST_ARVALID),
    .ARREADY(s_axi_TEST_ARREADY),
    .ARADDR(s_axi_TEST_ARADDR),
    .RVALID(s_axi_TEST_RVALID),
    .RREADY(s_axi_TEST_RREADY),
    .RDATA(s_axi_TEST_RDATA),
    .RRESP(s_axi_TEST_RRESP),
    .BVALID(s_axi_TEST_BVALID),
    .BREADY(s_axi_TEST_BREADY),
    .BRESP(s_axi_TEST_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .test_address0(test_address0),
    .test_ce0(test_ce0),
    .test_we0(test_we0),
    .test_d0(test_d0)
);

pid_OUT_r_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 16 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_OUT_R_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_OUT_R_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_OUT_R_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_OUT_R_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_OUT_R_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_OUT_R_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_OUT_R_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_OUT_R_BUSER_WIDTH ),
    .C_TARGET_ADDR( C_M_AXI_OUT_R_TARGET_ADDR ),
    .C_USER_VALUE( C_M_AXI_OUT_R_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_OUT_R_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_OUT_R_CACHE_VALUE ))
pid_OUT_r_m_axi_U(
    .AWVALID(m_axi_OUT_r_AWVALID),
    .AWREADY(m_axi_OUT_r_AWREADY),
    .AWADDR(m_axi_OUT_r_AWADDR),
    .AWID(m_axi_OUT_r_AWID),
    .AWLEN(m_axi_OUT_r_AWLEN),
    .AWSIZE(m_axi_OUT_r_AWSIZE),
    .AWBURST(m_axi_OUT_r_AWBURST),
    .AWLOCK(m_axi_OUT_r_AWLOCK),
    .AWCACHE(m_axi_OUT_r_AWCACHE),
    .AWPROT(m_axi_OUT_r_AWPROT),
    .AWQOS(m_axi_OUT_r_AWQOS),
    .AWREGION(m_axi_OUT_r_AWREGION),
    .AWUSER(m_axi_OUT_r_AWUSER),
    .WVALID(m_axi_OUT_r_WVALID),
    .WREADY(m_axi_OUT_r_WREADY),
    .WDATA(m_axi_OUT_r_WDATA),
    .WSTRB(m_axi_OUT_r_WSTRB),
    .WLAST(m_axi_OUT_r_WLAST),
    .WID(m_axi_OUT_r_WID),
    .WUSER(m_axi_OUT_r_WUSER),
    .ARVALID(m_axi_OUT_r_ARVALID),
    .ARREADY(m_axi_OUT_r_ARREADY),
    .ARADDR(m_axi_OUT_r_ARADDR),
    .ARID(m_axi_OUT_r_ARID),
    .ARLEN(m_axi_OUT_r_ARLEN),
    .ARSIZE(m_axi_OUT_r_ARSIZE),
    .ARBURST(m_axi_OUT_r_ARBURST),
    .ARLOCK(m_axi_OUT_r_ARLOCK),
    .ARCACHE(m_axi_OUT_r_ARCACHE),
    .ARPROT(m_axi_OUT_r_ARPROT),
    .ARQOS(m_axi_OUT_r_ARQOS),
    .ARREGION(m_axi_OUT_r_ARREGION),
    .ARUSER(m_axi_OUT_r_ARUSER),
    .RVALID(m_axi_OUT_r_RVALID),
    .RREADY(m_axi_OUT_r_RREADY),
    .RDATA(m_axi_OUT_r_RDATA),
    .RLAST(m_axi_OUT_r_RLAST),
    .RID(m_axi_OUT_r_RID),
    .RUSER(m_axi_OUT_r_RUSER),
    .RRESP(m_axi_OUT_r_RRESP),
    .BVALID(m_axi_OUT_r_BVALID),
    .BREADY(m_axi_OUT_r_BREADY),
    .BRESP(m_axi_OUT_r_BRESP),
    .BID(m_axi_OUT_r_BID),
    .BUSER(m_axi_OUT_r_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(OUT_r_ARREADY),
    .I_ARADDR(32'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(OUT_r_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(OUT_r_RDATA),
    .I_RID(OUT_r_RID),
    .I_RUSER(OUT_r_RUSER),
    .I_RRESP(OUT_r_RRESP),
    .I_RLAST(OUT_r_RLAST),
    .I_AWVALID(OUT_r_AWVALID),
    .I_AWREADY(OUT_r_AWREADY),
    .I_AWADDR(OUT_r_AWADDR),
    .I_AWID(1'd0),
    .I_AWLEN(32'd1),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(OUT_r_WVALID),
    .I_WREADY(OUT_r_WREADY),
    .I_WDATA(OUT_r_WDATA),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(2'd3),
    .I_BVALID(OUT_r_BVALID),
    .I_BREADY(OUT_r_BREADY),
    .I_BRESP(OUT_r_BRESP),
    .I_BID(OUT_r_BID),
    .I_BUSER(OUT_r_BUSER)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_OUT_r_AWREADY <= 1'b0;
    end else begin
        if (((~((1'b1 == ap_block_state23_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state29) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state23)) | (~((1'b1 == ap_block_state20_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state26) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state20)) | (~((1'b1 == ap_block_state19_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state25) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state19)) | (~((1'b1 == ap_block_state18_io) | (~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID)) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state18)) | (~((1'b1 == ap_block_state22_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state28) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state22)) | (~((1'b1 == ap_block_state17_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state17)) | (~((1'b1 == ap_block_state21_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state27) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state21)) | (~((1'b1 == ap_block_state16_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state16)) | (~((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state15)))) begin
            ap_reg_ioackin_OUT_r_AWREADY <= 1'b0;
        end else if (((~((1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state29) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == OUT_r_AWREADY) & (1'b1 == ap_CS_iter0_fsm_state23)) | (~(((1'b1 == ap_CS_iter1_fsm_state26) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == OUT_r_AWREADY) & (1'b1 == ap_CS_iter0_fsm_state20)) | (~(((1'b1 == ap_CS_iter1_fsm_state25) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == OUT_r_AWREADY) & (1'b1 == ap_CS_iter0_fsm_state19)) | (~((~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID)) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == OUT_r_AWREADY) & (1'b1 == ap_CS_iter0_fsm_state18)) | (~((1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state28) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == OUT_r_AWREADY) & (1'b1 == ap_CS_iter0_fsm_state22)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == OUT_r_AWREADY) & (1'b1 == ap_CS_iter0_fsm_state17)) | (~((1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state27) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == OUT_r_AWREADY) & (1'b1 == ap_CS_iter0_fsm_state21)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == OUT_r_AWREADY) & (1'b1 == ap_CS_iter0_fsm_state16)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == OUT_r_AWREADY) & (1'b1 == ap_CS_iter0_fsm_state15)))) begin
            ap_reg_ioackin_OUT_r_AWREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_OUT_r_WREADY <= 1'b0;
    end else begin
        if (((~((1'b1 == ap_block_state23_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state29) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state23)) | (~((1'b1 == ap_block_state20_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state26) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state20)) | (~((1'b1 == ap_block_state19_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state25) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state19)) | (~((1'b1 == ap_block_state18_io) | (~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID)) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state18)) | (~((1'b1 == ap_block_state22_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state28) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state22)) | (~((1'b1 == ap_block_state17_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state17)) | (~((1'b1 == ap_block_state21_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state27) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state21)) | (~((1'b1 == ap_block_state16_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state16)) | (~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID)) & (1'b1 == ap_CS_iter1_fsm_state24)))) begin
            ap_reg_ioackin_OUT_r_WREADY <= 1'b0;
        end else if (((~((1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state29) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == OUT_r_WREADY) & (1'b1 == ap_CS_iter0_fsm_state23)) | (~(((1'b1 == ap_CS_iter1_fsm_state26) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == OUT_r_WREADY) & (1'b1 == ap_CS_iter0_fsm_state20)) | (~(((1'b1 == ap_CS_iter1_fsm_state25) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == OUT_r_WREADY) & (1'b1 == ap_CS_iter0_fsm_state19)) | (~((~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID)) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == OUT_r_WREADY) & (1'b1 == ap_CS_iter0_fsm_state18)) | (~((1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state28) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == OUT_r_WREADY) & (1'b1 == ap_CS_iter0_fsm_state22)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == OUT_r_WREADY) & (1'b1 == ap_CS_iter0_fsm_state17)) | (~((1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state27) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == OUT_r_WREADY) & (1'b1 == ap_CS_iter0_fsm_state21)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == OUT_r_WREADY) & (1'b1 == ap_CS_iter0_fsm_state16)) | ((1'b1 == OUT_r_WREADY) & (1'b1 == ap_CS_iter1_fsm_state24) & (1'b1 == OUT_r_BVALID)))) begin
            ap_reg_ioackin_OUT_r_WREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_472)) begin
        if (((tmp_reg_3436 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state7))) begin
            ap_phi_reg_pp0_iter0_p_Val2_28_reg_752 <= 16'd0;
        end else if (((tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state8))) begin
            ap_phi_reg_pp0_iter0_p_Val2_28_reg_752 <= phitmp1_reg_3723;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state14))) begin
        addconv2_reg_3926[35 : 15] <= addconv2_fu_2168_p2[35 : 15];
        addconv4_reg_3946[35 : 15] <= addconv4_fu_2189_p2[35 : 15];
        p_Val2_63_reg_3914[48 : 15] <= p_Val2_63_fu_2153_p2[48 : 15];
        p_Val2_80_1_reg_3920[48 : 15] <= p_Val2_80_1_fu_2162_p2[48 : 15];
        r_V_2_3_reg_3931[35 : 15] <= r_V_2_3_fu_2175_p2[35 : 15];
        r_V_2_4_reg_3936[35 : 15] <= r_V_2_4_fu_2180_p2[35 : 15];
        r_V_2_5_reg_3941[35 : 15] <= r_V_2_5_fu_2184_p2[35 : 15];
        r_V_2_7_reg_3951[35 : 15] <= r_V_2_7_fu_2193_p2[35 : 15];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state13))) begin
        addconv3_reg_3909[34 : 15] <= addconv3_fu_2131_p2[34 : 15];
        p_shl_cast1_reg_3878[35 : 15] <= p_shl_cast1_fu_2101_p1[35 : 15];
        p_shl_reg_3873[33 : 15] <= p_shl_fu_2094_p3[33 : 15];
        r_V_2_1_reg_3904[35 : 15] <= r_V_2_1_fu_2125_p2[35 : 15];
        r_V_2_reg_3892[35 : 15] <= r_V_2_fu_2109_p2[35 : 15];
        sum_cast_reg_3897[35 : 15] <= sum_cast_fu_2121_p1[35 : 15];
        tmp_82_cast_reg_3887[35 : 15] <= tmp_82_cast_fu_2105_p1[35 : 15];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state7))) begin
        cmdIn_V_load_4_reg_3691 <= cmdIn_V_q0;
        p_2_4_reg_3696 <= p_2_4_fu_1313_p3;
        p_Val2_59_reg_3728 <= measured_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state23_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state29) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state23))) begin
        cmdIn_V_load_4_reg_3691_pp0_iter0_reg <= cmdIn_V_load_4_reg_3691;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state5))) begin
        integral_pos_V_0 <= tmp_1_fu_1114_p3;
        integral_pos_V_1 <= tmp_23_fu_1167_p3;
        p_Val2_20_reg_3606[50 : 3] <= p_Val2_20_fu_1188_p2[50 : 3];
        p_Val2_23_reg_3611[51 : 3] <= p_Val2_23_fu_1201_p2[51 : 3];
        tmp_1_reg_3596 <= tmp_1_fu_1114_p3;
        tmp_23_reg_3601 <= tmp_23_fu_1167_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state9))) begin
        integral_rate_V_0 <= tmp_45_fu_1618_p3;
        integral_rate_V_1 <= tmp_62_fu_1723_p3;
        last_error_rate_V_0 <= tmp_103_reg_3748;
        last_error_rate_V_1 <= tmp_104_reg_3758;
        p_Val2_39_reg_3778[20 : 3] <= p_Val2_39_fu_1648_p2[20 : 3];
        p_Val2_40_reg_3783 <= p_Val2_40_fu_1661_p2;
        p_Val2_50_reg_3793[20 : 3] <= p_Val2_50_fu_1753_p2[20 : 3];
        p_Val2_51_reg_3798 <= p_Val2_51_fu_1766_p2;
        r_V_1_reg_3803 <= r_V_1_fu_1784_p2;
        tmp_45_reg_3773 <= tmp_45_fu_1618_p3;
        tmp_62_reg_3788 <= tmp_62_fu_1723_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state2))) begin
        kd_V_load_2_reg_3463 <= kd_V_q0;
        ki_V_load_2_reg_3458 <= ki_V_q0;
        kp_V_load_3_reg_3453 <= kp_V_q0;
        p_2_5_reg_3431 <= p_2_5_fu_817_p3;
        p_Val2_34_reg_3448 <= measured_V_q0;
        tmp_reg_3436 <= tmp_fu_825_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state4))) begin
        ki_V_load_1_reg_3555 <= ki_V_q0;
        last_error_pos_V_1 <= tmp_101_fu_1031_p1;
        p_Val2_10_reg_3539[51 : 3] <= p_Val2_10_fu_977_p2[51 : 3];
        p_Val2_16_reg_3544[19 : 3] <= p_Val2_16_fu_997_p3[19 : 3];
        p_Val2_19_reg_3550[20 : 3] <= p_Val2_19_fu_1025_p2[20 : 3];
        p_Val2_7_reg_3534[50 : 3] <= p_Val2_7_fu_964_p2[50 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state5))) begin
        ki_V_load_3_reg_3626 <= ki_V_q0;
        p_2_3_reg_3591 <= p_2_3_fu_1067_p3;
        p_Val2_25_reg_3585 <= cmdIn_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state3))) begin
        ki_V_load_reg_3494 <= ki_V_q0;
        last_error_pos_V_0 <= tmp_99_fu_913_p1;
        p_Val2_3_reg_3483[19 : 3] <= p_Val2_3_fu_879_p3[19 : 3];
        p_Val2_8_reg_3489[20 : 3] <= p_Val2_8_fu_907_p2[20 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state6))) begin
        kp_V_load_4_reg_3666 <= kp_V_q0;
        p_Val2_60_reg_3631 <= cmdIn_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state3))) begin
        p_2_1_reg_3473 <= p_2_1_fu_857_p3;
        p_Val2_s_reg_3468 <= cmdIn_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state4))) begin
        p_2_2_reg_3524 <= p_2_2_fu_949_p3;
        p_Val2_13_reg_3519 <= cmdIn_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state16_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state16))) begin
        p_3_1_reg_4085 <= p_3_1_fu_2571_p3;
        p_Val2_80_4_reg_4059[50 : 15] <= p_Val2_80_4_fu_2480_p2[50 : 15];
        p_Val2_80_5_reg_4069[48 : 15] <= p_Val2_80_5_fu_2493_p2[48 : 15];
        p_Val2_82_1_reg_4024 <= p_Val2_82_1_fu_2406_p3;
        tmp_108_reg_4035 <= p_Val2_81_2_cast_fu_2421_p2[32'd48];
        tmp_109_reg_4047 <= p_Val2_81_3_cast_fu_2449_p2[32'd48];
        tmp_110_reg_4064[48 : 15] <= tmp_110_fu_2486_p1[48 : 15];
        tmp_119_2_reg_4042 <= tmp_119_2_fu_2443_p2;
        tmp_119_3_reg_4054 <= tmp_119_3_fu_2471_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state17_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state17))) begin
        p_3_2_reg_4167 <= p_3_2_fu_2814_p3;
        p_3_3_reg_4172 <= p_3_3_fu_2864_p3;
        p_Val2_80_6_reg_4137[50 : 15] <= p_Val2_80_6_fu_2745_p2[50 : 15];
        p_Val2_80_7_reg_4147[50 : 15] <= p_Val2_80_7_fu_2758_p2[50 : 15];
        p_Val2_82_2_reg_4097 <= p_Val2_82_2_fu_2623_p3;
        p_Val2_82_3_reg_4108 <= p_Val2_82_3_fu_2678_p3;
        tmp_111_reg_4113 <= p_Val2_81_4_cast_fu_2686_p2[32'd48];
        tmp_112_reg_4125 <= p_Val2_81_5_cast_fu_2714_p2[32'd48];
        tmp_113_reg_4142[48 : 15] <= tmp_113_fu_2751_p1[48 : 15];
        tmp_115_reg_4152[48 : 15] <= tmp_115_fu_2764_p1[48 : 15];
        tmp_119_4_reg_4120 <= tmp_119_4_fu_2708_p2;
        tmp_119_5_reg_4132 <= tmp_119_5_fu_2736_p2;
        tmp_85_cast_cast9_reg_4090[52 : 32] <= tmp_85_cast_cast9_fu_2579_p1[52 : 32];
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state18_io) | (~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID)) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state18))) begin
        p_3_4_reg_4227 <= p_3_4_fu_3077_p3;
        p_3_5_reg_4232 <= p_3_5_fu_3127_p3;
        p_Val2_82_4_reg_4183 <= p_Val2_82_4_fu_2919_p3;
        p_Val2_82_5_reg_4188 <= p_Val2_82_5_fu_2967_p3;
        tmp_114_reg_4193 <= p_Val2_81_6_cast_fu_2975_p2[32'd48];
        tmp_116_reg_4205 <= p_Val2_81_7_cast_fu_3003_p2[32'd48];
        tmp_119_6_reg_4200 <= tmp_119_6_fu_2997_p2;
        tmp_119_7_reg_4212 <= tmp_119_7_fu_3025_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state19_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state25) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state19))) begin
        p_3_6_reg_4263 <= p_3_6_fu_3284_p3;
        p_3_7_reg_4268 <= p_3_7_fu_3334_p3;
        p_Val2_82_6_reg_4243 <= p_Val2_82_6_fu_3182_p3;
        p_Val2_82_7_reg_4248 <= p_Val2_82_7_fu_3230_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state15))) begin
        p_Result_7_reg_4012 <= {{p_Val2_65_fu_2287_p3[15:13]}};
        p_Val2_65_reg_3978 <= p_Val2_65_fu_2287_p3;
        p_Val2_80_2_reg_3996[50 : 15] <= p_Val2_80_2_fu_2327_p2[50 : 15];
        p_Val2_80_3_reg_4006[48 : 15] <= p_Val2_80_3_fu_2340_p2[48 : 15];
        tmp_106_reg_3984 <= p_Val2_81_1_cast_fu_2295_p2[32'd48];
        tmp_107_reg_4001[48 : 15] <= tmp_107_fu_2333_p1[48 : 15];
        tmp_119_1_reg_3991 <= tmp_119_1_fu_2318_p2;
        tmp_79_reg_3956[47 : 32] <= tmp_79_fu_2198_p3[47 : 32];
        tmp_81_reg_3968[48 : 32] <= tmp_81_fu_2212_p1[48 : 32];
        tmp_85_cast_cast_reg_3961[50 : 32] <= tmp_85_cast_cast_fu_2205_p1[50 : 32];
        tmp_91_reg_4019 <= tmp_91_fu_2360_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state7))) begin
        p_Val2_12_reg_3701 <= p_Val2_12_fu_1344_p2;
        p_Val2_24_reg_3712 <= p_Val2_24_fu_1383_p2;
        phitmp1_reg_3723 <= {{p_Val2_27_fu_1406_p2[31:16]}};
        tmp_13_reg_3706 <= {{p_Val2_12_fu_1344_p2[47:16]}};
        tmp_29_reg_3717 <= {{p_Val2_24_fu_1383_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state6))) begin
        p_Val2_21_reg_3656 <= p_Val2_21_fu_1264_p2;
        p_Val2_9_reg_3651 <= p_Val2_9_fu_1252_p2;
        r_V_reg_3661 <= r_V_fu_1277_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state8))) begin
        p_Val2_35_reg_3743 <= p_Val2_35_fu_1529_p2;
        p_Val2_47_reg_3753 <= p_Val2_47_fu_1547_p2;
        tmp_103_reg_3748 <= tmp_103_fu_1535_p1;
        tmp_104_reg_3758 <= tmp_104_fu_1553_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state10))) begin
        p_Val2_41_reg_3818 <= p_Val2_41_fu_1800_p2;
        p_Val2_52_reg_3823 <= p_Val2_52_fu_1812_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state11))) begin
        p_Val2_42_reg_3838 <= p_Val2_42_fu_1832_p2;
        p_Val2_43_reg_3843 <= p_Val2_43_fu_1844_p2;
        p_Val2_53_reg_3848 <= p_Val2_53_fu_1860_p2;
        p_Val2_54_reg_3853 <= p_Val2_54_fu_1873_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state7)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state5)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state3)))) begin
        reg_779 <= kp_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state5)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state3)))) begin
        reg_783 <= kd_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state6)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state5)))) begin
        reg_787 <= measured_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state12))) begin
        tmp_78_reg_3858 <= tmp_78_fu_2022_p3;
        tmp_90_reg_3863 <= tmp_90_fu_2048_p3;
        tmp_94_reg_3868 <= {{p_Val2_57_fu_1998_p2[32:14]}};
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_OUT_r_AWREADY == 1'b0)) begin
        if ((1'b1 == ap_condition_1143)) begin
            OUT_r_AWADDR = 64'd9;
        end else if ((1'b1 == ap_condition_1129)) begin
            OUT_r_AWADDR = 64'd7;
        end else if ((1'b1 == ap_condition_1115)) begin
            OUT_r_AWADDR = 64'd6;
        end else if ((1'b1 == ap_condition_1101)) begin
            OUT_r_AWADDR = 64'd5;
        end else if ((1'b1 == ap_condition_1087)) begin
            OUT_r_AWADDR = 64'd4;
        end else if ((1'b1 == ap_condition_1073)) begin
            OUT_r_AWADDR = 64'd3;
        end else if ((1'b1 == ap_condition_1059)) begin
            OUT_r_AWADDR = 64'd2;
        end else if ((1'b1 == ap_condition_1047)) begin
            OUT_r_AWADDR = 64'd1;
        end else if ((1'b1 == ap_condition_1037)) begin
            OUT_r_AWADDR = 32'd0;
        end else begin
            OUT_r_AWADDR = 'bx;
        end
    end else begin
        OUT_r_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((~((1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state29) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (ap_reg_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter0_fsm_state23)) | (~(((1'b1 == ap_CS_iter1_fsm_state26) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (ap_reg_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter0_fsm_state20)) | (~(((1'b1 == ap_CS_iter1_fsm_state25) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (ap_reg_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter0_fsm_state19)) | (~((~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID)) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (ap_reg_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter0_fsm_state18)) | (~((1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state28) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (ap_reg_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter0_fsm_state22)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (ap_reg_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter0_fsm_state17)) | (~((1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state27) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (ap_reg_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter0_fsm_state21)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (ap_reg_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter0_fsm_state16)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (ap_reg_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter0_fsm_state15)))) begin
        OUT_r_AWVALID = 1'b1;
    end else begin
        OUT_r_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state23_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state29) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state23)) | (~((1'b1 == ap_block_state22_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state28) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state22)) | (~((1'b1 == ap_block_state21_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state27) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state21)) | (~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID)) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b1 == ap_CS_iter1_fsm_state28) & (1'b1 == OUT_r_BVALID)) | ((1'b1 == ap_CS_iter1_fsm_state27) & (1'b1 == OUT_r_BVALID)) | ((1'b1 == ap_CS_iter1_fsm_state26) & (1'b1 == OUT_r_BVALID)) | ((1'b1 == ap_CS_iter1_fsm_state25) & (1'b1 == OUT_r_BVALID)) | ((1'b1 == ap_CS_iter1_fsm_state29) & (1'b1 == OUT_r_BVALID)))) begin
        OUT_r_BREADY = 1'b1;
    end else begin
        OUT_r_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_OUT_r_WREADY == 1'b0)) begin
        if (((1'b1 == ap_CS_iter1_fsm_state24) & (1'b1 == OUT_r_BVALID))) begin
            OUT_r_WDATA = cmdIn_V_load_4_reg_3691_pp0_iter0_reg;
        end else if ((1'b1 == ap_condition_1143)) begin
            OUT_r_WDATA = p_Val2_82_7_reg_4248;
        end else if ((1'b1 == ap_condition_1129)) begin
            OUT_r_WDATA = p_Val2_82_6_reg_4243;
        end else if ((1'b1 == ap_condition_1115)) begin
            OUT_r_WDATA = p_Val2_82_5_reg_4188;
        end else if ((1'b1 == ap_condition_1101)) begin
            OUT_r_WDATA = p_Val2_82_4_reg_4183;
        end else if ((1'b1 == ap_condition_1087)) begin
            OUT_r_WDATA = p_Val2_82_3_reg_4108;
        end else if ((1'b1 == ap_condition_1073)) begin
            OUT_r_WDATA = p_Val2_82_2_reg_4097;
        end else if ((1'b1 == ap_condition_1059)) begin
            OUT_r_WDATA = p_Val2_82_1_reg_4024;
        end else if ((1'b1 == ap_condition_1047)) begin
            OUT_r_WDATA = p_Val2_65_reg_3978;
        end else begin
            OUT_r_WDATA = 'bx;
        end
    end else begin
        OUT_r_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((~((1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state29) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (ap_reg_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter0_fsm_state23)) | (~(((1'b1 == ap_CS_iter1_fsm_state26) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (ap_reg_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter0_fsm_state20)) | (~(((1'b1 == ap_CS_iter1_fsm_state25) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (ap_reg_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter0_fsm_state19)) | (~((~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID)) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (ap_reg_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter0_fsm_state18)) | (~((1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state28) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (ap_reg_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter0_fsm_state22)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (ap_reg_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter0_fsm_state17)) | (~((1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state27) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (ap_reg_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter0_fsm_state21)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (ap_reg_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter0_fsm_state16)) | ((ap_reg_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state24) & (1'b1 == OUT_r_BVALID)))) begin
        OUT_r_WVALID = 1'b1;
    end else begin
        OUT_r_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state23) | (1'b1 == ap_CS_iter0_fsm_state20) | (1'b1 == ap_CS_iter0_fsm_state19) | (1'b1 == ap_CS_iter0_fsm_state18) | (1'b1 == ap_CS_iter0_fsm_state22) | (1'b1 == ap_CS_iter0_fsm_state17) | (1'b1 == ap_CS_iter0_fsm_state21) | (1'b1 == ap_CS_iter0_fsm_state16) | (1'b1 == ap_CS_iter0_fsm_state15))) begin
        OUT_r_blk_n_AW = m_axi_OUT_r_AWREADY;
    end else begin
        OUT_r_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state23) | (1'b1 == ap_CS_iter0_fsm_state22) | (1'b1 == ap_CS_iter0_fsm_state21) | (1'b1 == ap_CS_iter1_fsm_state28) | (1'b1 == ap_CS_iter1_fsm_state27) | (1'b1 == ap_CS_iter1_fsm_state26) | (1'b1 == ap_CS_iter1_fsm_state25) | (1'b1 == ap_CS_iter1_fsm_state24) | (1'b1 == ap_CS_iter1_fsm_state29))) begin
        OUT_r_blk_n_B = m_axi_OUT_r_BVALID;
    end else begin
        OUT_r_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state23) | (1'b1 == ap_CS_iter0_fsm_state20) | (1'b1 == ap_CS_iter0_fsm_state19) | (1'b1 == ap_CS_iter0_fsm_state18) | (1'b1 == ap_CS_iter0_fsm_state22) | (1'b1 == ap_CS_iter0_fsm_state17) | (1'b1 == ap_CS_iter0_fsm_state21) | (1'b1 == ap_CS_iter0_fsm_state16) | (1'b1 == ap_CS_iter1_fsm_state24))) begin
        OUT_r_blk_n_W = m_axi_OUT_r_WREADY;
    end else begin
        OUT_r_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter1_fsm_state29) & (1'b1 == OUT_r_BVALID))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state8))) begin
        ap_phi_mux_p_Val2_29_phi_fu_734_p4 = tmp_68_fu_1501_p3;
    end else begin
        ap_phi_mux_p_Val2_29_phi_fu_734_p4 = 16'd0;
    end
end

always @ (*) begin
    if (((tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state8))) begin
        ap_phi_mux_p_Val2_30_phi_fu_745_p4 = tmp_38_fu_1475_p3;
    end else begin
        ap_phi_mux_p_Val2_30_phi_fu_745_p4 = 16'd0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state23_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state29) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state23))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_OUT_r_AWREADY == 1'b0)) begin
        ap_sig_ioackin_OUT_r_AWREADY = OUT_r_AWREADY;
    end else begin
        ap_sig_ioackin_OUT_r_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_OUT_r_WREADY == 1'b0)) begin
        ap_sig_ioackin_OUT_r_WREADY = OUT_r_WREADY;
    end else begin
        ap_sig_ioackin_OUT_r_WREADY = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter0_fsm_state6)) begin
        cmdIn_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_iter0_fsm_state5)) begin
        cmdIn_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_iter0_fsm_state4)) begin
        cmdIn_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_iter0_fsm_state3)) begin
        cmdIn_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_iter0_fsm_state2)) begin
        cmdIn_V_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_start == 1'b1))) begin
        cmdIn_V_address0 = 64'd5;
    end else begin
        cmdIn_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state2)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state6)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state5)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state3)))) begin
        cmdIn_V_ce0 = 1'b1;
    end else begin
        cmdIn_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter0_fsm_state4)) begin
        kd_V_address0 = 64'd3;
    end else if (((tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state3))) begin
        kd_V_address0 = 64'd1;
    end else if (((tmp_fu_825_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state2))) begin
        kd_V_address0 = 64'd0;
    end else if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_start == 1'b1))) begin
        kd_V_address0 = 64'd2;
    end else begin
        kd_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (tmp_fu_825_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state2)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state3)))) begin
        kd_V_ce0 = 1'b1;
    end else begin
        kd_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter0_fsm_state4)) begin
        ki_V_address0 = 64'd3;
    end else if (((tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state3))) begin
        ki_V_address0 = 64'd1;
    end else if (((tmp_fu_825_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state2))) begin
        ki_V_address0 = 64'd0;
    end else if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_start == 1'b1))) begin
        ki_V_address0 = 64'd2;
    end else begin
        ki_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (tmp_fu_825_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state2)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state3)))) begin
        ki_V_ce0 = 1'b1;
    end else begin
        ki_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter0_fsm_state6)) begin
        kp_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_iter0_fsm_state5)) begin
        kp_V_address0 = 64'd4;
    end else if (((tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state4))) begin
        kp_V_address0 = 64'd2;
    end else if (((tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state3))) begin
        kp_V_address0 = 64'd1;
    end else if (((tmp_fu_825_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state2))) begin
        kp_V_address0 = 64'd0;
    end else if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_start == 1'b1))) begin
        kp_V_address0 = 64'd3;
    end else begin
        kp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (tmp_fu_825_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state2)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state6)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state5)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state3)))) begin
        kp_V_ce0 = 1'b1;
    end else begin
        kp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter0_fsm_state6)) begin
        measured_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_iter0_fsm_state5)) begin
        measured_V_address0 = 64'd4;
    end else if (((tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state4))) begin
        measured_V_address0 = 64'd2;
    end else if (((tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state3))) begin
        measured_V_address0 = 64'd1;
    end else if (((tmp_fu_825_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state2))) begin
        measured_V_address0 = measured_V_addr_gep_fu_443_p3;
    end else if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_start == 1'b1))) begin
        measured_V_address0 = 64'd3;
    end else begin
        measured_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (tmp_fu_825_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state2)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state6)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state5)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (tmp_reg_3436 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state3)))) begin
        measured_V_ce0 = 1'b1;
    end else begin
        measured_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter0_fsm_state23)) begin
        test_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_iter0_fsm_state22)) begin
        test_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_iter0_fsm_state21)) begin
        test_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_iter0_fsm_state20)) begin
        test_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_iter0_fsm_state19)) begin
        test_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_iter0_fsm_state18)) begin
        test_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_iter0_fsm_state17)) begin
        test_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_iter0_fsm_state16)) begin
        test_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_iter0_fsm_state11)) begin
        test_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_iter0_fsm_state10)) begin
        test_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_iter0_fsm_state9)) begin
        test_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_iter0_fsm_state8)) begin
        test_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_iter0_fsm_state7)) begin
        test_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_iter0_fsm_state6)) begin
        test_address0 = 64'd0;
    end else begin
        test_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state23_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state29) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state23)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state12)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state11)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state10)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state9)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state8)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state6)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state7)) | (~((1'b1 == ap_block_state20_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state26) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state20)) | (~((1'b1 == ap_block_state19_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state25) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state19)) | (~((1'b1 == ap_block_state18_io) | (~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID)) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state18)) | (~((1'b1 == ap_block_state22_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state28) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state22)) | (~((1'b1 == ap_block_state17_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state17)) | (~((1'b1 == ap_block_state21_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state27) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state21)) | (~((1'b1 == ap_block_state16_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state16)) | (~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID)) & (1'b1 == ap_CS_iter1_fsm_state24)))) begin
        test_ce0 = 1'b1;
    end else begin
        test_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter0_fsm_state23)) begin
        test_d0 = tmp_126_7_fu_3382_p1;
    end else if ((1'b1 == ap_CS_iter0_fsm_state22)) begin
        test_d0 = tmp_126_6_fu_3371_p1;
    end else if ((1'b1 == ap_CS_iter0_fsm_state21)) begin
        test_d0 = tmp_126_5_fu_3360_p1;
    end else if ((1'b1 == ap_CS_iter0_fsm_state20)) begin
        test_d0 = tmp_126_4_fu_3349_p1;
    end else if ((1'b1 == ap_CS_iter0_fsm_state19)) begin
        test_d0 = tmp_126_3_fu_3238_p1;
    end else if ((1'b1 == ap_CS_iter0_fsm_state18)) begin
        test_d0 = tmp_126_2_fu_3031_p1;
    end else if ((1'b1 == ap_CS_iter0_fsm_state17)) begin
        test_d0 = tmp_126_1_fu_2768_p1;
    end else if ((1'b1 == ap_CS_iter0_fsm_state16)) begin
        test_d0 = tmp_92_fu_2524_p1;
    end else if ((1'b1 == ap_CS_iter0_fsm_state11)) begin
        test_d0 = tmp_12_5_fu_1818_p1;
    end else if ((1'b1 == ap_CS_iter0_fsm_state10)) begin
        test_d0 = tmp_12_4_fu_1790_p1;
    end else if ((1'b1 == ap_CS_iter0_fsm_state9)) begin
        test_d0 = tmp_12_3_fu_1557_p1;
    end else if ((1'b1 == ap_CS_iter0_fsm_state8)) begin
        test_d0 = tmp_12_2_fu_1422_p1;
    end else if ((1'b1 == ap_CS_iter0_fsm_state7)) begin
        test_d0 = tmp_12_1_fu_1283_p1;
    end else if ((1'b1 == ap_CS_iter0_fsm_state6)) begin
        test_d0 = tmp_8_fu_1241_p1;
    end else begin
        test_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state23_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state29) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state23)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state11)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state10)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state9)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state8)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state6)) | (~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state7)) | (~((1'b1 == ap_block_state20_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state26) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state20)) | (~((1'b1 == ap_block_state19_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state25) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state19)) | (~((1'b1 == ap_block_state18_io) | (~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID)) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state18)) | (~((1'b1 == ap_block_state22_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state28) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state22)) | (~((1'b1 == ap_block_state17_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state17)) | (~((1'b1 == ap_block_state21_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state27) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state21)) | (~((1'b1 == ap_block_state16_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state16)))) begin
        test_we0 = 1'b1;
    end else begin
        test_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state2;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
            end
        end
        ap_ST_iter0_fsm_state2 : begin
            if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state2))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state3;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state2;
            end
        end
        ap_ST_iter0_fsm_state3 : begin
            if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state3))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state4;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state3;
            end
        end
        ap_ST_iter0_fsm_state4 : begin
            if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state4))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state5;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state4;
            end
        end
        ap_ST_iter0_fsm_state5 : begin
            if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state5))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state6;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state5;
            end
        end
        ap_ST_iter0_fsm_state6 : begin
            if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state6))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state7;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state6;
            end
        end
        ap_ST_iter0_fsm_state7 : begin
            if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state7))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state8;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state7;
            end
        end
        ap_ST_iter0_fsm_state8 : begin
            if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state8))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state9;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state8;
            end
        end
        ap_ST_iter0_fsm_state9 : begin
            if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state9))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state10;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state9;
            end
        end
        ap_ST_iter0_fsm_state10 : begin
            if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state10))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state11;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state10;
            end
        end
        ap_ST_iter0_fsm_state11 : begin
            if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state11))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state12;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state11;
            end
        end
        ap_ST_iter0_fsm_state12 : begin
            if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state12))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state13;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state12;
            end
        end
        ap_ST_iter0_fsm_state13 : begin
            if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state13))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state14;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state13;
            end
        end
        ap_ST_iter0_fsm_state14 : begin
            if ((~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state14))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state15;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state14;
            end
        end
        ap_ST_iter0_fsm_state15 : begin
            if ((~((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state15))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state16;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state15;
            end
        end
        ap_ST_iter0_fsm_state16 : begin
            if ((~((1'b1 == ap_block_state16_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state16))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state17;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state16;
            end
        end
        ap_ST_iter0_fsm_state17 : begin
            if ((~((1'b1 == ap_block_state17_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state17))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state18;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state17;
            end
        end
        ap_ST_iter0_fsm_state18 : begin
            if ((~((1'b1 == ap_block_state18_io) | (~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID)) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state18))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state19;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state18;
            end
        end
        ap_ST_iter0_fsm_state19 : begin
            if ((~((1'b1 == ap_block_state19_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state25) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state19))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state20;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state19;
            end
        end
        ap_ST_iter0_fsm_state20 : begin
            if ((~((1'b1 == ap_block_state20_io) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state26) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state20))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state21;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state20;
            end
        end
        ap_ST_iter0_fsm_state21 : begin
            if ((~((1'b1 == ap_block_state21_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state27) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state21))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state22;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state21;
            end
        end
        ap_ST_iter0_fsm_state22 : begin
            if ((~((1'b1 == ap_block_state22_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state28) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state22))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state23;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state22;
            end
        end
        ap_ST_iter0_fsm_state23 : begin
            if (~((1'b1 == ap_block_state23_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state29) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29)))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state23;
            end
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state24 : begin
            if ((~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID)) & (1'b1 == ap_CS_iter1_fsm_state24))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state25;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state24;
            end
        end
        ap_ST_iter1_fsm_state25 : begin
            if (((1'b1 == ap_CS_iter1_fsm_state25) & (1'b1 == OUT_r_BVALID))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state26;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state25;
            end
        end
        ap_ST_iter1_fsm_state26 : begin
            if (((1'b1 == ap_CS_iter1_fsm_state26) & (1'b1 == OUT_r_BVALID))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state27;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state26;
            end
        end
        ap_ST_iter1_fsm_state27 : begin
            if (((1'b1 == ap_CS_iter1_fsm_state27) & (1'b1 == OUT_r_BVALID))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state28;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state27;
            end
        end
        ap_ST_iter1_fsm_state28 : begin
            if (((1'b1 == ap_CS_iter1_fsm_state28) & (1'b1 == OUT_r_BVALID))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state29;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state28;
            end
        end
        ap_ST_iter1_fsm_state29 : begin
            if ((~((1'b1 == ap_block_state23_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state29) & (1'b1 == OUT_r_BVALID))) & (1'b1 == ap_CS_iter0_fsm_state23) & (1'b1 == OUT_r_BVALID))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state24;
            end else if (((1'b1 == OUT_r_BVALID) & ((1'b0 == ap_CS_iter0_fsm_state23) | ((1'b1 == ap_CS_iter0_fsm_state23) & ((1'b1 == ap_block_state23_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state29) & (1'b1 == OUT_r_BVALID))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state29;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((1'b1 == ap_block_state23_io) | (1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b1 == ap_CS_iter1_fsm_state29) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state23))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state24;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

assign addconv2_fu_2168_p2 = ($signed(p_shl_cast1_reg_3878) + $signed(sum_cast_reg_3897));

assign addconv3_fu_2131_p2 = ($signed(p_shl1_cast_fu_2073_p1) - $signed(p_Val2_61_cast_fu_2084_p1));

assign addconv4_fu_2189_p2 = ($signed(sum_cast_reg_3897) - $signed(p_shl_cast1_reg_3878));

assign addconv_fu_2088_p2 = ($signed(p_Val2_61_cast_fu_2084_p1) - $signed(p_shl1_cast_fu_2073_p1));

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter0_fsm_state10 = ap_CS_iter0_fsm[32'd9];

assign ap_CS_iter0_fsm_state11 = ap_CS_iter0_fsm[32'd10];

assign ap_CS_iter0_fsm_state12 = ap_CS_iter0_fsm[32'd11];

assign ap_CS_iter0_fsm_state13 = ap_CS_iter0_fsm[32'd12];

assign ap_CS_iter0_fsm_state14 = ap_CS_iter0_fsm[32'd13];

assign ap_CS_iter0_fsm_state15 = ap_CS_iter0_fsm[32'd14];

assign ap_CS_iter0_fsm_state16 = ap_CS_iter0_fsm[32'd15];

assign ap_CS_iter0_fsm_state17 = ap_CS_iter0_fsm[32'd16];

assign ap_CS_iter0_fsm_state18 = ap_CS_iter0_fsm[32'd17];

assign ap_CS_iter0_fsm_state19 = ap_CS_iter0_fsm[32'd18];

assign ap_CS_iter0_fsm_state2 = ap_CS_iter0_fsm[32'd1];

assign ap_CS_iter0_fsm_state20 = ap_CS_iter0_fsm[32'd19];

assign ap_CS_iter0_fsm_state21 = ap_CS_iter0_fsm[32'd20];

assign ap_CS_iter0_fsm_state22 = ap_CS_iter0_fsm[32'd21];

assign ap_CS_iter0_fsm_state23 = ap_CS_iter0_fsm[32'd22];

assign ap_CS_iter0_fsm_state3 = ap_CS_iter0_fsm[32'd2];

assign ap_CS_iter0_fsm_state4 = ap_CS_iter0_fsm[32'd3];

assign ap_CS_iter0_fsm_state5 = ap_CS_iter0_fsm[32'd4];

assign ap_CS_iter0_fsm_state6 = ap_CS_iter0_fsm[32'd5];

assign ap_CS_iter0_fsm_state7 = ap_CS_iter0_fsm[32'd6];

assign ap_CS_iter0_fsm_state8 = ap_CS_iter0_fsm[32'd7];

assign ap_CS_iter0_fsm_state9 = ap_CS_iter0_fsm[32'd8];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state24 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter1_fsm_state25 = ap_CS_iter1_fsm[32'd2];

assign ap_CS_iter1_fsm_state26 = ap_CS_iter1_fsm[32'd3];

assign ap_CS_iter1_fsm_state27 = ap_CS_iter1_fsm[32'd4];

assign ap_CS_iter1_fsm_state28 = ap_CS_iter1_fsm[32'd5];

assign ap_CS_iter1_fsm_state29 = ap_CS_iter1_fsm[32'd6];

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state16_io = ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) | (ap_sig_ioackin_OUT_r_WREADY == 1'b0));
end

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_io = ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) | (ap_sig_ioackin_OUT_r_WREADY == 1'b0));
end

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state18_io = ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) | (ap_sig_ioackin_OUT_r_WREADY == 1'b0));
end

always @ (*) begin
    ap_block_state18_pp0_stage17_iter0 = (~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID)) & (1'b1 == ap_CS_iter1_fsm_state24));
end

always @ (*) begin
    ap_block_state19_io = ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) | (ap_sig_ioackin_OUT_r_WREADY == 1'b0));
end

always @ (*) begin
    ap_block_state19_pp0_stage18_iter0 = ((1'b1 == ap_CS_iter1_fsm_state25) & (1'b1 == OUT_r_BVALID));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state20_io = ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) | (ap_sig_ioackin_OUT_r_WREADY == 1'b0));
end

always @ (*) begin
    ap_block_state20_pp0_stage19_iter0 = ((1'b1 == ap_CS_iter1_fsm_state26) & (1'b1 == OUT_r_BVALID));
end

always @ (*) begin
    ap_block_state21_io = ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) | (ap_sig_ioackin_OUT_r_WREADY == 1'b0));
end

always @ (*) begin
    ap_block_state21_pp0_stage20_iter0 = ((1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state27) & (1'b1 == OUT_r_BVALID)));
end

always @ (*) begin
    ap_block_state22_io = ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) | (ap_sig_ioackin_OUT_r_WREADY == 1'b0));
end

always @ (*) begin
    ap_block_state22_pp0_stage21_iter0 = ((1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state28) & (1'b1 == OUT_r_BVALID)));
end

always @ (*) begin
    ap_block_state23_io = ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) | (ap_sig_ioackin_OUT_r_WREADY == 1'b0));
end

always @ (*) begin
    ap_block_state23_pp0_stage22_iter0 = ((1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state29) & (1'b1 == OUT_r_BVALID)));
end

always @ (*) begin
    ap_block_state24_pp0_stage0_iter1 = (1'b0 == OUT_r_BVALID);
end

always @ (*) begin
    ap_block_state25_pp0_stage1_iter1 = (1'b0 == OUT_r_BVALID);
end

always @ (*) begin
    ap_block_state26_pp0_stage2_iter1 = (1'b0 == OUT_r_BVALID);
end

always @ (*) begin
    ap_block_state27_pp0_stage3_iter1 = (1'b0 == OUT_r_BVALID);
end

always @ (*) begin
    ap_block_state28_pp0_stage4_iter1 = (1'b0 == OUT_r_BVALID);
end

always @ (*) begin
    ap_block_state29_pp0_stage5_iter1 = (1'b0 == OUT_r_BVALID);
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1037 = (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state15));
end

always @ (*) begin
    ap_condition_1047 = (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state16));
end

always @ (*) begin
    ap_condition_1059 = (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state17));
end

always @ (*) begin
    ap_condition_1073 = (~((~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID)) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state18));
end

always @ (*) begin
    ap_condition_1087 = (~(((1'b1 == ap_CS_iter1_fsm_state25) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state19));
end

always @ (*) begin
    ap_condition_1101 = (~(((1'b1 == ap_CS_iter1_fsm_state26) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state20));
end

always @ (*) begin
    ap_condition_1115 = (~((1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state27) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state21));
end

always @ (*) begin
    ap_condition_1129 = (~((1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state28) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state22));
end

always @ (*) begin
    ap_condition_1143 = (~((1'b0 == OUT_r_BVALID) | ((1'b1 == ap_CS_iter1_fsm_state29) & (1'b1 == OUT_r_BVALID)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state24)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29))) & (1'b1 == ap_CS_iter0_fsm_state23));
end

always @ (*) begin
    ap_condition_472 = ~(((1'b1 == ap_CS_iter1_fsm_state24) & ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | (1'b0 == OUT_r_BVALID))) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state28)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state27)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state26)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state25)) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter1_fsm_state29)));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_fu_763_p4 = {{cmdIn_V_q0[15:13]}};

assign grp_fu_773_p2 = (3'd1 + grp_fu_763_p4);

assign measured_V_addr_gep_fu_443_p3 = 64'd3;

assign p_1_15_fu_2511_p3 = ((tmp_91_reg_4019[0:0] === 1'b1) ? p_Result_7_reg_4012 : ret_V_3_fu_2506_p2);

assign p_1_1_fu_2563_p3 = ((tmp_123_1_fu_2551_p2[0:0] === 1'b1) ? p_Result_3_1_fu_2529_p4 : ret_V_3_1_fu_2557_p2);

assign p_1_2_fu_2806_p3 = ((tmp_123_2_fu_2794_p2[0:0] === 1'b1) ? p_Result_3_2_fu_2772_p4 : ret_V_3_2_fu_2800_p2);

assign p_1_3_fu_2856_p3 = ((tmp_123_3_fu_2844_p2[0:0] === 1'b1) ? p_Result_3_3_fu_2822_p4 : ret_V_3_3_fu_2850_p2);

assign p_1_4_fu_3069_p3 = ((tmp_123_4_fu_3057_p2[0:0] === 1'b1) ? p_Result_3_4_fu_3035_p4 : ret_V_3_4_fu_3063_p2);

assign p_1_5_fu_3119_p3 = ((tmp_123_5_fu_3107_p2[0:0] === 1'b1) ? p_Result_3_5_fu_3085_p4 : ret_V_3_5_fu_3113_p2);

assign p_1_6_fu_3276_p3 = ((tmp_123_6_fu_3264_p2[0:0] === 1'b1) ? p_Result_3_6_fu_3242_p4 : ret_V_3_6_fu_3270_p2);

assign p_1_7_fu_3326_p3 = ((tmp_123_7_fu_3314_p2[0:0] === 1'b1) ? p_Result_3_7_fu_3292_p4 : ret_V_3_7_fu_3320_p2);

assign p_1_fu_849_p3 = ((tmp_10_1_fu_843_p2[0:0] === 1'b1) ? grp_fu_763_p4 : grp_fu_773_p2);

assign p_2_13_fu_941_p3 = ((tmp_10_2_fu_935_p2[0:0] === 1'b1) ? grp_fu_763_p4 : grp_fu_773_p2);

assign p_2_1_fu_857_p3 = ((tmp_36_fu_831_p3[0:0] === 1'b1) ? p_1_fu_849_p3 : grp_fu_763_p4);

assign p_2_2_fu_949_p3 = ((tmp_56_fu_923_p3[0:0] === 1'b1) ? p_2_13_fu_941_p3 : grp_fu_763_p4);

assign p_2_3_fu_1067_p3 = ((tmp_76_fu_1041_p3[0:0] === 1'b1) ? p_3_fu_1059_p3 : grp_fu_763_p4);

assign p_2_4_fu_1313_p3 = ((tmp_82_fu_1287_p3[0:0] === 1'b1) ? p_4_fu_1305_p3 : grp_fu_763_p4);

assign p_2_5_fu_817_p3 = ((tmp_89_fu_791_p3[0:0] === 1'b1) ? p_5_fu_809_p3 : grp_fu_763_p4);

assign p_2_fu_1233_p3 = ((tmp_17_fu_1207_p3[0:0] === 1'b1) ? p_s_fu_1225_p3 : grp_fu_763_p4);

assign p_3_16_fu_2517_p3 = ((tmp_117_fu_2499_p3[0:0] === 1'b1) ? p_1_15_fu_2511_p3 : p_Result_7_reg_4012);

assign p_3_1_fu_2571_p3 = ((tmp_119_fu_2539_p3[0:0] === 1'b1) ? p_1_1_fu_2563_p3 : p_Result_3_1_fu_2529_p4);

assign p_3_2_fu_2814_p3 = ((tmp_121_fu_2782_p3[0:0] === 1'b1) ? p_1_2_fu_2806_p3 : p_Result_3_2_fu_2772_p4);

assign p_3_3_fu_2864_p3 = ((tmp_123_fu_2832_p3[0:0] === 1'b1) ? p_1_3_fu_2856_p3 : p_Result_3_3_fu_2822_p4);

assign p_3_4_fu_3077_p3 = ((tmp_125_fu_3045_p3[0:0] === 1'b1) ? p_1_4_fu_3069_p3 : p_Result_3_4_fu_3035_p4);

assign p_3_5_fu_3127_p3 = ((tmp_127_fu_3095_p3[0:0] === 1'b1) ? p_1_5_fu_3119_p3 : p_Result_3_5_fu_3085_p4);

assign p_3_6_fu_3284_p3 = ((tmp_129_fu_3252_p3[0:0] === 1'b1) ? p_1_6_fu_3276_p3 : p_Result_3_6_fu_3242_p4);

assign p_3_7_fu_3334_p3 = ((tmp_131_fu_3302_p3[0:0] === 1'b1) ? p_1_7_fu_3326_p3 : p_Result_3_7_fu_3292_p4);

assign p_3_fu_1059_p3 = ((tmp_10_3_fu_1053_p2[0:0] === 1'b1) ? grp_fu_763_p4 : grp_fu_773_p2);

assign p_4_fu_1305_p3 = ((tmp_10_4_fu_1299_p2[0:0] === 1'b1) ? grp_fu_763_p4 : grp_fu_773_p2);

assign p_5_fu_809_p3 = ((tmp_10_5_fu_803_p2[0:0] === 1'b1) ? grp_fu_763_p4 : grp_fu_773_p2);

assign p_Result_3_1_fu_2529_p4 = {{p_Val2_82_1_fu_2406_p3[15:13]}};

assign p_Result_3_2_fu_2772_p4 = {{p_Val2_82_2_fu_2623_p3[15:13]}};

assign p_Result_3_3_fu_2822_p4 = {{p_Val2_82_3_fu_2678_p3[15:13]}};

assign p_Result_3_4_fu_3035_p4 = {{p_Val2_82_4_fu_2919_p3[15:13]}};

assign p_Result_3_5_fu_3085_p4 = {{p_Val2_82_5_fu_2967_p3[15:13]}};

assign p_Result_3_6_fu_3242_p4 = {{p_Val2_82_6_fu_3182_p3[15:13]}};

assign p_Result_3_7_fu_3292_p4 = {{p_Val2_82_7_fu_3230_p3[15:13]}};

assign p_Val2_10_fu_977_p0 = reg_783;

assign p_Val2_10_fu_977_p1 = p_Val2_8_reg_3489;

assign p_Val2_10_fu_977_p2 = ($signed(p_Val2_10_fu_977_p0) * $signed(p_Val2_10_fu_977_p1));

assign p_Val2_11_fu_1331_p2 = (tmp_7_fu_1328_p1 + tmp_4_fu_1324_p1);

assign p_Val2_12_fu_1344_p2 = (tmp_11_fu_1337_p1 + tmp_12_fu_1341_p1);

assign p_Val2_15_fu_991_p2 = ($signed(tmp_18_fu_983_p1) - $signed(tmp_19_fu_987_p1));

assign p_Val2_16_cast1_fu_1128_p1 = p_Val2_16_reg_3544;

assign p_Val2_16_cast_fu_1005_p1 = p_Val2_16_fu_997_p3;

assign p_Val2_16_fu_997_p3 = {{p_Val2_15_fu_991_p2}, {3'd0}};

assign p_Val2_19_fu_1025_p2 = ($signed(p_Val2_16_cast_fu_1005_p1) - $signed(tmp_27_cast_fu_1021_p1));

assign p_Val2_1_cast_fu_1604_p3 = ((tmp_42_fu_1592_p2[0:0] === 1'b1) ? 32'd4288413696 : 32'd6553600);

assign p_Val2_20_cast_fu_1360_p1 = $signed(p_Val2_20_reg_3606);

assign p_Val2_20_fu_1188_p0 = reg_779;

assign p_Val2_20_fu_1188_p1 = p_Val2_16_reg_3544;

assign p_Val2_20_fu_1188_p2 = ($signed(p_Val2_20_fu_1188_p0) * $signed(p_Val2_20_fu_1188_p1));

assign p_Val2_21_fu_1264_p0 = ki_V_load_1_reg_3555;

assign p_Val2_21_fu_1264_p1 = tmp_23_reg_3601;

assign p_Val2_21_fu_1264_p2 = ($signed(p_Val2_21_fu_1264_p0) * $signed(p_Val2_21_fu_1264_p1));

assign p_Val2_22_fu_1370_p2 = (tmp_26_fu_1367_p1 + tmp_25_fu_1363_p1);

assign p_Val2_23_fu_1201_p0 = reg_783;

assign p_Val2_23_fu_1201_p1 = p_Val2_19_reg_3550;

assign p_Val2_23_fu_1201_p2 = ($signed(p_Val2_23_fu_1201_p0) * $signed(p_Val2_23_fu_1201_p1));

assign p_Val2_24_fu_1383_p2 = (tmp_27_fu_1376_p1 + tmp_28_fu_1380_p1);

assign p_Val2_27_fu_1406_p0 = reg_779;

assign p_Val2_27_fu_1406_p1 = r_V_reg_3661;

assign p_Val2_27_fu_1406_p2 = ($signed(p_Val2_27_fu_1406_p0) * $signed(p_Val2_27_fu_1406_p1));

assign p_Val2_2_cast_fu_1709_p3 = ((tmp_59_fu_1697_p2[0:0] === 1'b1) ? 32'd4288413696 : 32'd6553600);

assign p_Val2_2_fu_873_p2 = ($signed(tmp_5_fu_865_p1) - $signed(tmp_6_fu_869_p1));

assign p_Val2_31_fu_1561_p3 = ((tmp_reg_3436[0:0] === 1'b1) ? ap_phi_reg_pp0_iter0_p_Val2_28_reg_752 : p_Val2_25_reg_3585);

assign p_Val2_32_fu_1510_p3 = ((tmp_reg_3436[0:0] === 1'b1) ? ap_phi_mux_p_Val2_29_phi_fu_734_p4 : p_Val2_13_reg_3519);

assign p_Val2_33_fu_1516_p3 = ((tmp_reg_3436[0:0] === 1'b1) ? ap_phi_mux_p_Val2_30_phi_fu_745_p4 : p_Val2_s_reg_3468);

assign p_Val2_35_fu_1529_p2 = ($signed(tmp_40_fu_1522_p1) - $signed(tmp_41_fu_1526_p1));

assign p_Val2_36_cast1_fu_1574_p1 = p_Val2_36_fu_1567_p3;

assign p_Val2_36_cast_fu_1578_p1 = p_Val2_36_fu_1567_p3;

assign p_Val2_36_fu_1567_p3 = {{p_Val2_35_reg_3743}, {3'd0}};

assign p_Val2_38_fu_1586_p2 = ($signed(p_Val2_36_cast1_fu_1574_p1) + $signed(integral_rate_V_0));

assign p_Val2_39_fu_1648_p2 = ($signed(p_Val2_36_cast_fu_1578_p1) - $signed(tmp_51_cast_fu_1644_p1));

assign p_Val2_3_cast1_fu_1075_p1 = p_Val2_3_reg_3483;

assign p_Val2_3_cast_fu_887_p1 = p_Val2_3_fu_879_p3;

assign p_Val2_3_fu_879_p3 = {{p_Val2_2_fu_873_p2}, {3'd0}};

assign p_Val2_40_cast_fu_1822_p1 = $signed(p_Val2_40_reg_3783);

assign p_Val2_40_fu_1661_p0 = p_Val2_36_fu_1567_p3;

assign p_Val2_40_fu_1661_p1 = kp_V_load_3_reg_3453;

assign p_Val2_40_fu_1661_p2 = ($signed(p_Val2_40_fu_1661_p0) * $signed(p_Val2_40_fu_1661_p1));

assign p_Val2_41_fu_1800_p0 = tmp_45_reg_3773;

assign p_Val2_41_fu_1800_p1 = ki_V_load_2_reg_3458;

assign p_Val2_41_fu_1800_p2 = ($signed(p_Val2_41_fu_1800_p0) * $signed(p_Val2_41_fu_1800_p1));

assign p_Val2_42_fu_1832_p2 = (tmp_47_fu_1825_p1 + tmp_48_fu_1829_p1);

assign p_Val2_43_cast_fu_1879_p1 = $signed(p_Val2_43_reg_3843);

assign p_Val2_43_fu_1844_p0 = p_Val2_39_reg_3778;

assign p_Val2_43_fu_1844_p1 = kd_V_load_2_reg_3463;

assign p_Val2_43_fu_1844_p2 = ($signed(p_Val2_43_fu_1844_p0) * $signed(p_Val2_43_fu_1844_p1));

assign p_Val2_44_fu_1889_p2 = (tmp_50_fu_1885_p1 + tmp_49_fu_1882_p1);

assign p_Val2_47_fu_1547_p2 = ($signed(tmp_57_fu_1539_p1) - $signed(tmp_58_fu_1543_p1));

assign p_Val2_48_cast1_fu_1679_p1 = p_Val2_48_fu_1672_p3;

assign p_Val2_48_cast_fu_1683_p1 = p_Val2_48_fu_1672_p3;

assign p_Val2_48_fu_1672_p3 = {{p_Val2_47_reg_3753}, {3'd0}};

assign p_Val2_49_fu_1691_p2 = ($signed(p_Val2_48_cast1_fu_1679_p1) + $signed(integral_rate_V_1));

assign p_Val2_50_fu_1753_p2 = ($signed(p_Val2_48_cast_fu_1683_p1) - $signed(tmp_68_cast_fu_1749_p1));

assign p_Val2_51_cast_fu_1850_p1 = $signed(p_Val2_51_reg_3798);

assign p_Val2_51_fu_1766_p0 = p_Val2_48_fu_1672_p3;

assign p_Val2_51_fu_1766_p1 = kp_V_load_4_reg_3666;

assign p_Val2_51_fu_1766_p2 = ($signed(p_Val2_51_fu_1766_p0) * $signed(p_Val2_51_fu_1766_p1));

assign p_Val2_52_fu_1812_p0 = tmp_62_reg_3788;

assign p_Val2_52_fu_1812_p1 = ki_V_load_3_reg_3626;

assign p_Val2_52_fu_1812_p2 = ($signed(p_Val2_52_fu_1812_p0) * $signed(p_Val2_52_fu_1812_p1));

assign p_Val2_53_fu_1860_p2 = (tmp_64_fu_1853_p1 + tmp_65_fu_1857_p1);

assign p_Val2_54_cast_fu_1935_p1 = $signed(p_Val2_54_reg_3853);

assign p_Val2_54_fu_1873_p0 = p_Val2_50_reg_3793;

assign p_Val2_54_fu_1873_p1 = reg_783;

assign p_Val2_54_fu_1873_p2 = ($signed(p_Val2_54_fu_1873_p0) * $signed(p_Val2_54_fu_1873_p1));

assign p_Val2_55_fu_1945_p2 = (tmp_67_fu_1941_p1 + tmp_66_fu_1938_p1);

assign p_Val2_57_fu_1998_p0 = r_V_1_reg_3803;

assign p_Val2_57_fu_1998_p1 = reg_779;

assign p_Val2_57_fu_1998_p2 = ($signed(p_Val2_57_fu_1998_p0) * $signed(p_Val2_57_fu_1998_p1));

assign p_Val2_61_cast_fu_2084_p1 = $signed(p_Val2_61_fu_2077_p3);

assign p_Val2_61_fu_2077_p3 = {{tmp_90_reg_3863}, {15'd0}};

assign p_Val2_62_fu_2140_p2 = ($signed(35'd0) - $signed(p_shl_cast_fu_2137_p1));

assign p_Val2_63_fu_2153_p1 = r_V_2_reg_3892;

assign p_Val2_63_fu_2153_p2 = ($signed({{1'b0}, {49'd10813}}) * $signed(p_Val2_63_fu_2153_p1));

assign p_Val2_64_fu_2216_p2 = ($signed(tmp_80_cast_fu_2209_p1) + $signed(tmp_85_cast_cast_fu_2205_p1));

assign p_Val2_65_cast_fu_2222_p2 = ($signed(tmp_81_fu_2212_p1) + $signed(p_Val2_63_reg_3914));

assign p_Val2_65_fu_2287_p3 = ((tmp_86_fu_2281_p2[0:0] === 1'b1) ? sel_tmp5_cast_fu_2273_p3 : phitmp7_fu_2251_p4);

assign p_Val2_6_cast_fu_1100_p3 = ((tmp_9_fu_1088_p2[0:0] === 1'b1) ? 32'd4288413696 : 32'd6553600);

assign p_Val2_6_fu_1082_p2 = ($signed(integral_pos_V_0) + $signed(p_Val2_3_cast1_fu_1075_p1));

assign p_Val2_7_cast_fu_1321_p1 = $signed(p_Val2_7_reg_3534);

assign p_Val2_7_fu_964_p0 = reg_779;

assign p_Val2_7_fu_964_p1 = p_Val2_3_reg_3483;

assign p_Val2_7_fu_964_p2 = ($signed(p_Val2_7_fu_964_p0) * $signed(p_Val2_7_fu_964_p1));

assign p_Val2_80_1_fu_2162_p1 = r_V_2_1_reg_3904;

assign p_Val2_80_1_fu_2162_p2 = ($signed({{1'b0}, {49'd10813}}) * $signed(p_Val2_80_1_fu_2162_p1));

assign p_Val2_80_2_fu_2327_p1 = addconv2_reg_3926;

assign p_Val2_80_2_fu_2327_p2 = ($signed({{1'b0}, {51'd10813}}) * $signed(p_Val2_80_2_fu_2327_p1));

assign p_Val2_80_3_fu_2340_p1 = r_V_2_3_reg_3931;

assign p_Val2_80_3_fu_2340_p2 = ($signed({{1'b0}, {49'd10813}}) * $signed(p_Val2_80_3_fu_2340_p1));

assign p_Val2_80_4_fu_2480_p1 = r_V_2_4_reg_3936;

assign p_Val2_80_4_fu_2480_p2 = ($signed({{1'b0}, {51'd10813}}) * $signed(p_Val2_80_4_fu_2480_p1));

assign p_Val2_80_5_fu_2493_p1 = r_V_2_5_reg_3941;

assign p_Val2_80_5_fu_2493_p2 = ($signed({{1'b0}, {49'd10813}}) * $signed(p_Val2_80_5_fu_2493_p1));

assign p_Val2_80_6_fu_2745_p1 = addconv4_reg_3946;

assign p_Val2_80_6_fu_2745_p2 = ($signed({{1'b0}, {51'd10813}}) * $signed(p_Val2_80_6_fu_2745_p1));

assign p_Val2_80_7_fu_2758_p1 = r_V_2_7_reg_3951;

assign p_Val2_80_7_fu_2758_p2 = ($signed({{1'b0}, {51'd10813}}) * $signed(p_Val2_80_7_fu_2758_p1));

assign p_Val2_81_1_cast_fu_2295_p2 = ($signed(tmp_81_fu_2212_p1) + $signed(p_Val2_80_1_reg_3920));

assign p_Val2_81_1_fu_2369_p2 = ($signed(tmp_11560_1_cast_fu_2366_p1) + $signed(tmp_85_cast_cast_reg_3961));

assign p_Val2_81_2_cast_fu_2421_p2 = ($signed(tmp_81_reg_3968) + $signed(tmp_107_reg_4001));

assign p_Val2_81_2_fu_2585_p2 = ($signed(tmp_11560_2_cast_fu_2582_p1) + $signed(tmp_85_cast_cast9_fu_2579_p1));

assign p_Val2_81_3_cast_fu_2449_p2 = ($signed(tmp_81_reg_3968) + $signed(p_Val2_80_3_reg_4006));

assign p_Val2_81_3_fu_2641_p2 = ($signed(tmp_11560_3_cast_fu_2638_p1) + $signed(tmp_85_cast_cast_reg_3961));

assign p_Val2_81_4_cast_fu_2686_p2 = ($signed(tmp_81_reg_3968) + $signed(tmp_110_reg_4064));

assign p_Val2_81_4_fu_2882_p2 = ($signed(tmp_11560_4_cast_fu_2879_p1) + $signed(tmp_85_cast_cast9_reg_4090));

assign p_Val2_81_5_cast_fu_2714_p2 = ($signed(tmp_81_reg_3968) + $signed(p_Val2_80_5_reg_4069));

assign p_Val2_81_5_fu_2930_p2 = ($signed(tmp_11560_5_cast_fu_2927_p1) + $signed(tmp_85_cast_cast_reg_3961));

assign p_Val2_81_6_cast_fu_2975_p2 = ($signed(tmp_81_reg_3968) + $signed(tmp_113_reg_4142));

assign p_Val2_81_6_fu_3145_p2 = ($signed(tmp_11560_6_cast_fu_3142_p1) + $signed(tmp_85_cast_cast9_reg_4090));

assign p_Val2_81_7_cast_fu_3003_p2 = ($signed(tmp_81_reg_3968) + $signed(tmp_115_reg_4152));

assign p_Val2_81_7_fu_3193_p2 = ($signed(tmp_11560_7_cast_fu_3190_p1) + $signed(tmp_85_cast_cast9_reg_4090));

assign p_Val2_82_1_fu_2406_p3 = ((tmp_88_fu_2401_p2[0:0] === 1'b1) ? sel_tmp8_cast_fu_2394_p3 : phitmp63_1_fu_2374_p4);

assign p_Val2_82_2_fu_2623_p3 = ((tmp_93_fu_2618_p2[0:0] === 1'b1) ? sel_tmp12_cast_fu_2611_p3 : phitmp63_2_fu_2591_p4);

assign p_Val2_82_3_fu_2678_p3 = ((tmp_95_fu_2673_p2[0:0] === 1'b1) ? sel_tmp15_cast_fu_2666_p3 : phitmp63_3_fu_2646_p4);

assign p_Val2_82_4_fu_2919_p3 = ((tmp_97_fu_2914_p2[0:0] === 1'b1) ? sel_tmp18_cast_fu_2907_p3 : phitmp63_4_fu_2887_p4);

assign p_Val2_82_5_fu_2967_p3 = ((tmp_98_fu_2962_p2[0:0] === 1'b1) ? sel_tmp21_cast_fu_2955_p3 : phitmp63_5_fu_2935_p4);

assign p_Val2_82_6_fu_3182_p3 = ((tmp_100_fu_3177_p2[0:0] === 1'b1) ? sel_tmp24_cast_fu_3170_p3 : phitmp63_6_fu_3150_p4);

assign p_Val2_82_7_fu_3230_p3 = ((tmp_102_fu_3225_p2[0:0] === 1'b1) ? sel_tmp27_cast_fu_3218_p3 : phitmp63_7_fu_3198_p4);

assign p_Val2_8_fu_907_p2 = ($signed(p_Val2_3_cast_fu_887_p1) - $signed(tmp_3_cast_fu_903_p1));

assign p_Val2_9_fu_1252_p0 = ki_V_load_reg_3494;

assign p_Val2_9_fu_1252_p1 = tmp_1_reg_3596;

assign p_Val2_9_fu_1252_p2 = ($signed(p_Val2_9_fu_1252_p0) * $signed(p_Val2_9_fu_1252_p1));

assign p_Val2_cast_fu_1153_p3 = ((tmp_20_fu_1141_p2[0:0] === 1'b1) ? 32'd4288413696 : 32'd6553600);

assign p_Val2_s_14_fu_1135_p2 = ($signed(integral_pos_V_1) + $signed(p_Val2_16_cast1_fu_1128_p1));

assign p_s_fu_1225_p3 = ((tmp_2_fu_1219_p2[0:0] === 1'b1) ? grp_fu_763_p4 : grp_fu_773_p2);

assign p_shl1_cast_fu_2073_p1 = $signed(p_shl1_fu_2066_p3);

assign p_shl1_fu_2066_p3 = {{tmp_78_reg_3858}, {15'd0}};

assign p_shl_cast1_fu_2101_p1 = p_shl_fu_2094_p3;

assign p_shl_cast_fu_2137_p1 = p_shl_reg_3873;

assign p_shl_fu_2094_p3 = {{tmp_94_reg_3868}, {15'd0}};

assign phitmp63_1_fu_2374_p4 = {{p_Val2_81_1_fu_2369_p2[47:32]}};

assign phitmp63_2_fu_2591_p4 = {{p_Val2_81_2_fu_2585_p2[47:32]}};

assign phitmp63_3_fu_2646_p4 = {{p_Val2_81_3_fu_2641_p2[47:32]}};

assign phitmp63_4_fu_2887_p4 = {{p_Val2_81_4_fu_2882_p2[47:32]}};

assign phitmp63_5_fu_2935_p4 = {{p_Val2_81_5_fu_2930_p2[47:32]}};

assign phitmp63_6_fu_3150_p4 = {{p_Val2_81_6_fu_3145_p2[47:32]}};

assign phitmp63_7_fu_3198_p4 = {{p_Val2_81_7_fu_3193_p2[47:32]}};

assign phitmp7_fu_2251_p4 = {{p_Val2_64_fu_2216_p2[47:32]}};

assign r_V_1_fu_1784_p2 = ($signed(tmp_74_fu_1777_p1) - $signed(tmp_75_fu_1781_p1));

assign r_V_2_1_fu_2125_p2 = ($signed(p_shl_cast1_fu_2101_p1) - $signed(sum_cast_fu_2121_p1));

assign r_V_2_3_fu_2175_p2 = ($signed(tmp_111_3_cast_fu_2172_p1) - $signed(p_shl_cast1_reg_3878));

assign r_V_2_4_fu_2180_p2 = ($signed(p_shl_cast1_reg_3878) + $signed(tmp_82_cast_reg_3887));

assign r_V_2_5_fu_2184_p2 = ($signed(tmp_83_cast_fu_2146_p1) - $signed(sum_cast_reg_3897));

assign r_V_2_7_fu_2193_p2 = ($signed(p_shl_cast1_reg_3878) + $signed(tmp_111_3_cast_fu_2172_p1));

assign r_V_2_fu_2109_p2 = ($signed(tmp_82_cast_fu_2105_p1) - $signed(p_shl_cast1_fu_2101_p1));

assign r_V_fu_1277_p2 = ($signed(tmp_34_fu_1270_p1) - $signed(tmp_35_fu_1273_p1));

assign ret_V_3_1_fu_2557_p2 = (3'd1 + p_Result_3_1_fu_2529_p4);

assign ret_V_3_2_fu_2800_p2 = (3'd1 + p_Result_3_2_fu_2772_p4);

assign ret_V_3_3_fu_2850_p2 = (3'd1 + p_Result_3_3_fu_2822_p4);

assign ret_V_3_4_fu_3063_p2 = (3'd1 + p_Result_3_4_fu_3035_p4);

assign ret_V_3_5_fu_3113_p2 = (3'd1 + p_Result_3_5_fu_3085_p4);

assign ret_V_3_6_fu_3270_p2 = (3'd1 + p_Result_3_6_fu_3242_p4);

assign ret_V_3_7_fu_3320_p2 = (3'd1 + p_Result_3_7_fu_3292_p4);

assign ret_V_3_fu_2506_p2 = (3'd1 + p_Result_7_reg_4012);

assign sel_tmp10_fu_2656_p2 = (tmp_109_reg_4047 ^ 1'd1);

assign sel_tmp11_fu_2661_p2 = (tmp_119_3_reg_4054 & sel_tmp10_fu_2656_p2);

assign sel_tmp12_cast_fu_2611_p3 = ((tmp_108_reg_4035[0:0] === 1'b1) ? 16'd0 : 16'd8183);

assign sel_tmp12_fu_2897_p2 = (tmp_111_reg_4113 ^ 1'd1);

assign sel_tmp13_fu_2902_p2 = (tmp_119_4_reg_4120 & sel_tmp12_fu_2897_p2);

assign sel_tmp14_fu_2945_p2 = (tmp_112_reg_4125 ^ 1'd1);

assign sel_tmp15_cast_fu_2666_p3 = ((tmp_109_reg_4047[0:0] === 1'b1) ? 16'd0 : 16'd8183);

assign sel_tmp15_fu_2950_p2 = (tmp_119_5_reg_4132 & sel_tmp14_fu_2945_p2);

assign sel_tmp16_fu_3160_p2 = (tmp_114_reg_4193 ^ 1'd1);

assign sel_tmp17_fu_3165_p2 = (tmp_119_6_reg_4200 & sel_tmp16_fu_3160_p2);

assign sel_tmp18_cast_fu_2907_p3 = ((tmp_111_reg_4113[0:0] === 1'b1) ? 16'd0 : 16'd8183);

assign sel_tmp18_fu_3208_p2 = (tmp_116_reg_4205 ^ 1'd1);

assign sel_tmp19_fu_3213_p2 = (tmp_119_7_reg_4212 & sel_tmp18_fu_3208_p2);

assign sel_tmp1_fu_2261_p2 = (tmp_105_fu_2237_p3 ^ 1'd1);

assign sel_tmp21_cast_fu_2955_p3 = ((tmp_112_reg_4125[0:0] === 1'b1) ? 16'd0 : 16'd8183);

assign sel_tmp24_cast_fu_3170_p3 = ((tmp_114_reg_4193[0:0] === 1'b1) ? 16'd0 : 16'd8183);

assign sel_tmp27_cast_fu_3218_p3 = ((tmp_116_reg_4205[0:0] === 1'b1) ? 16'd0 : 16'd8183);

assign sel_tmp2_fu_1923_p2 = (tmp_54_fu_1911_p2 & sel_tmp_fu_1917_p2);

assign sel_tmp3_fu_2389_p2 = (tmp_119_1_reg_3991 & sel_tmp9_fu_2384_p2);

assign sel_tmp4_fu_2267_p2 = (tmp_85_fu_2245_p2 & sel_tmp1_fu_2261_p2);

assign sel_tmp5_cast_fu_2273_p3 = ((tmp_105_fu_2237_p3[0:0] === 1'b1) ? 16'd0 : 16'd8183);

assign sel_tmp5_fu_2601_p2 = (tmp_108_reg_4035 ^ 1'd1);

assign sel_tmp6_fu_1973_p2 = (tmp_70_fu_1961_p2 ^ 1'd1);

assign sel_tmp7_fu_1979_p2 = (tmp_71_fu_1967_p2 & sel_tmp6_fu_1973_p2);

assign sel_tmp8_cast_fu_2394_p3 = ((tmp_106_reg_3984[0:0] === 1'b1) ? 16'd0 : 16'd8183);

assign sel_tmp8_fu_2606_p2 = (tmp_119_2_reg_4042 & sel_tmp5_fu_2601_p2);

assign sel_tmp9_fu_2384_p2 = (tmp_106_reg_3984 ^ 1'd1);

assign sel_tmp_fu_1917_p2 = (tmp_53_fu_1905_p2 ^ 1'd1);

assign sum_cast_fu_2121_p1 = $signed(sum_fu_2115_p2);

assign sum_fu_2115_p2 = ($signed(p_shl1_cast_fu_2073_p1) + $signed(p_Val2_61_cast_fu_2084_p1));

assign tmp_100_fu_3177_p2 = (tmp_114_reg_4193 | sel_tmp17_fu_3165_p2);

assign tmp_101_fu_1031_p1 = p_Val2_15_fu_991_p2[15:0];

assign tmp_102_fu_3225_p2 = (tmp_116_reg_4205 | sel_tmp19_fu_3213_p2);

assign tmp_103_fu_1535_p1 = p_Val2_35_fu_1529_p2[15:0];

assign tmp_104_fu_1553_p1 = p_Val2_47_fu_1547_p2[15:0];

assign tmp_105_fu_2237_p3 = p_Val2_65_cast_fu_2222_p2[32'd48];

assign tmp_107_fu_2333_p1 = p_Val2_80_2_fu_2327_p2[48:0];

assign tmp_10_1_fu_843_p2 = ((tmp_39_fu_839_p1 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_10_2_fu_935_p2 = ((tmp_73_fu_931_p1 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_10_3_fu_1053_p2 = ((tmp_80_fu_1049_p1 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_10_4_fu_1299_p2 = ((tmp_84_fu_1295_p1 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_10_5_fu_803_p2 = ((tmp_96_fu_799_p1 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_10_fu_1108_p2 = (tmp_s_fu_1094_p2 | tmp_9_fu_1088_p2);

assign tmp_110_fu_2486_p1 = p_Val2_80_4_fu_2480_p2[48:0];

assign tmp_111_3_cast_fu_2172_p1 = $signed(addconv3_reg_3909);

assign tmp_113_fu_2751_p1 = p_Val2_80_6_fu_2745_p2[48:0];

assign tmp_11560_1_cast_fu_2366_p1 = p_Val2_80_1_reg_3920;

assign tmp_11560_2_cast_fu_2582_p1 = p_Val2_80_2_reg_3996;

assign tmp_11560_3_cast_fu_2638_p1 = p_Val2_80_3_reg_4006;

assign tmp_11560_4_cast_fu_2879_p1 = p_Val2_80_4_reg_4059;

assign tmp_11560_5_cast_fu_2927_p1 = p_Val2_80_5_reg_4069;

assign tmp_11560_6_cast_fu_3142_p1 = p_Val2_80_6_reg_4137;

assign tmp_11560_7_cast_fu_3190_p1 = p_Val2_80_7_reg_4147;

assign tmp_115_fu_2764_p1 = p_Val2_80_7_fu_2758_p2[48:0];

assign tmp_117_1_fu_2300_p4 = {{p_Val2_81_1_cast_fu_2295_p2[48:30]}};

assign tmp_117_2_fu_2425_p4 = {{p_Val2_81_2_cast_fu_2421_p2[48:30]}};

assign tmp_117_3_fu_2453_p4 = {{p_Val2_81_3_cast_fu_2449_p2[48:30]}};

assign tmp_117_4_fu_2690_p4 = {{p_Val2_81_4_cast_fu_2686_p2[48:30]}};

assign tmp_117_5_fu_2718_p4 = {{p_Val2_81_5_cast_fu_2714_p2[48:30]}};

assign tmp_117_6_fu_2979_p4 = {{p_Val2_81_6_cast_fu_2975_p2[48:30]}};

assign tmp_117_7_fu_3007_p4 = {{p_Val2_81_7_cast_fu_3003_p2[48:30]}};

assign tmp_117_fu_2499_p3 = p_Val2_65_reg_3978[32'd15];

assign tmp_118_fu_2356_p1 = p_Val2_65_fu_2287_p3[12:0];

assign tmp_119_1_fu_2318_p2 = (($signed(tmp_117_1_fu_2300_p4) > $signed(19'd32735)) ? 1'b1 : 1'b0);

assign tmp_119_2_fu_2443_p2 = (($signed(tmp_117_2_fu_2425_p4) > $signed(19'd32735)) ? 1'b1 : 1'b0);

assign tmp_119_3_fu_2471_p2 = (($signed(tmp_117_3_fu_2453_p4) > $signed(19'd32735)) ? 1'b1 : 1'b0);

assign tmp_119_4_fu_2708_p2 = (($signed(tmp_117_4_fu_2690_p4) > $signed(19'd32735)) ? 1'b1 : 1'b0);

assign tmp_119_5_fu_2736_p2 = (($signed(tmp_117_5_fu_2718_p4) > $signed(19'd32735)) ? 1'b1 : 1'b0);

assign tmp_119_6_fu_2997_p2 = (($signed(tmp_117_6_fu_2979_p4) > $signed(19'd32735)) ? 1'b1 : 1'b0);

assign tmp_119_7_fu_3025_p2 = (($signed(tmp_117_7_fu_3007_p4) > $signed(19'd32735)) ? 1'b1 : 1'b0);

assign tmp_119_fu_2539_p3 = p_Val2_82_1_fu_2406_p3[32'd15];

assign tmp_11_fu_1337_p1 = p_Val2_11_fu_1331_p2;

assign tmp_120_fu_2547_p1 = p_Val2_82_1_fu_2406_p3[12:0];

assign tmp_121_fu_2782_p3 = p_Val2_82_2_fu_2623_p3[32'd15];

assign tmp_122_fu_2790_p1 = p_Val2_82_2_fu_2623_p3[12:0];

assign tmp_123_1_fu_2551_p2 = ((tmp_120_fu_2547_p1 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_123_2_fu_2794_p2 = ((tmp_122_fu_2790_p1 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_123_3_fu_2844_p2 = ((tmp_124_fu_2840_p1 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_123_4_fu_3057_p2 = ((tmp_126_fu_3053_p1 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_123_5_fu_3107_p2 = ((tmp_128_fu_3103_p1 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_123_6_fu_3264_p2 = ((tmp_130_fu_3260_p1 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_123_7_fu_3314_p2 = ((tmp_132_fu_3310_p1 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_123_fu_2832_p3 = p_Val2_82_3_fu_2678_p3[32'd15];

assign tmp_124_fu_2840_p1 = p_Val2_82_3_fu_2678_p3[12:0];

assign tmp_125_fu_3045_p3 = p_Val2_82_4_fu_2919_p3[32'd15];

assign tmp_126_1_fu_2768_p1 = $signed(p_3_1_reg_4085);

assign tmp_126_2_fu_3031_p1 = $signed(p_3_2_reg_4167);

assign tmp_126_3_fu_3238_p1 = $signed(p_3_3_reg_4172);

assign tmp_126_4_fu_3349_p1 = $signed(p_3_4_reg_4227);

assign tmp_126_5_fu_3360_p1 = $signed(p_3_5_reg_4232);

assign tmp_126_6_fu_3371_p1 = $signed(p_3_6_reg_4263);

assign tmp_126_7_fu_3382_p1 = $signed(p_3_7_reg_4268);

assign tmp_126_fu_3053_p1 = p_Val2_82_4_fu_2919_p3[12:0];

assign tmp_127_fu_3095_p3 = p_Val2_82_5_fu_2967_p3[32'd15];

assign tmp_128_fu_3103_p1 = p_Val2_82_5_fu_2967_p3[12:0];

assign tmp_129_fu_3252_p3 = p_Val2_82_6_fu_3182_p3[32'd15];

assign tmp_12_1_fu_1283_p1 = $signed(p_2_1_reg_3473);

assign tmp_12_2_fu_1422_p1 = $signed(p_2_2_reg_3524);

assign tmp_12_3_fu_1557_p1 = $signed(p_2_3_reg_3591);

assign tmp_12_4_fu_1790_p1 = $signed(p_2_4_reg_3696);

assign tmp_12_5_fu_1818_p1 = $signed(p_2_5_reg_3431);

assign tmp_12_fu_1341_p1 = p_Val2_10_reg_3539;

assign tmp_130_fu_3260_p1 = p_Val2_82_6_fu_3182_p3[12:0];

assign tmp_131_fu_3302_p3 = p_Val2_82_7_fu_3230_p3[32'd15];

assign tmp_132_fu_3310_p1 = p_Val2_82_7_fu_3230_p3[12:0];

assign tmp_14_fu_1426_p2 = (($signed(tmp_13_reg_3706) < $signed(32'd4294901760)) ? 1'b1 : 1'b0);

assign tmp_15_fu_1431_p2 = (($signed(tmp_13_reg_3706) > $signed(32'd65470)) ? 1'b1 : 1'b0);

assign tmp_16_fu_1436_p2 = (tmp_15_fu_1431_p2 | tmp_14_fu_1426_p2);

assign tmp_17_fu_1207_p3 = cmdIn_V_q0[32'd15];

assign tmp_18_fu_983_p0 = cmdIn_V_q0;

assign tmp_18_fu_983_p1 = tmp_18_fu_983_p0;

assign tmp_19_fu_987_p1 = $signed(measured_V_q0);

assign tmp_1_fu_1114_p3 = ((tmp_10_fu_1108_p2[0:0] === 1'b1) ? p_Val2_6_cast_fu_1100_p3 : p_Val2_6_fu_1082_p2);

assign tmp_20_fu_1141_p2 = (($signed(p_Val2_s_14_fu_1135_p2) < $signed(32'd4288413696)) ? 1'b1 : 1'b0);

assign tmp_21_fu_1147_p2 = (($signed(p_Val2_s_14_fu_1135_p2) > $signed(32'd6553600)) ? 1'b1 : 1'b0);

assign tmp_22_fu_1161_p2 = (tmp_21_fu_1147_p2 | tmp_20_fu_1141_p2);

assign tmp_23_fu_1167_p3 = ((tmp_22_fu_1161_p2[0:0] === 1'b1) ? p_Val2_cast_fu_1153_p3 : p_Val2_s_14_fu_1135_p2);

assign tmp_24_fu_1013_p3 = {{last_error_pos_V_1}, {3'd0}};

assign tmp_25_fu_1363_p1 = $unsigned(p_Val2_20_cast_fu_1360_p1);

assign tmp_26_fu_1367_p1 = p_Val2_21_reg_3656;

assign tmp_27_cast_fu_1021_p1 = $signed(tmp_24_fu_1013_p3);

assign tmp_27_fu_1376_p1 = p_Val2_22_fu_1370_p2;

assign tmp_28_fu_1380_p1 = p_Val2_23_reg_3611;

assign tmp_2_fu_1219_p2 = ((tmp_33_fu_1215_p1 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_30_fu_1442_p2 = (($signed(tmp_29_reg_3717) < $signed(32'd4294901760)) ? 1'b1 : 1'b0);

assign tmp_31_fu_1447_p2 = (($signed(tmp_29_reg_3717) > $signed(32'd65470)) ? 1'b1 : 1'b0);

assign tmp_32_fu_1452_p2 = (tmp_31_fu_1447_p2 | tmp_30_fu_1442_p2);

assign tmp_33_fu_1215_p1 = cmdIn_V_q0[12:0];

assign tmp_34_fu_1270_p1 = p_Val2_25_reg_3585;

assign tmp_35_fu_1273_p1 = $signed(reg_787);

assign tmp_36_cast_fu_1458_p3 = ((tmp_14_fu_1426_p2[0:0] === 1'b1) ? 16'd57344 : 16'd8183);

assign tmp_36_fu_831_p1 = cmdIn_V_q0;

assign tmp_36_fu_831_p3 = tmp_36_fu_831_p1[32'd15];

assign tmp_37_fu_1466_p4 = {{p_Val2_12_reg_3701[34:19]}};

assign tmp_38_fu_1475_p3 = ((tmp_16_fu_1436_p2[0:0] === 1'b1) ? tmp_36_cast_fu_1458_p3 : tmp_37_fu_1466_p4);

assign tmp_39_cast_fu_1484_p3 = ((tmp_30_fu_1442_p2[0:0] === 1'b1) ? 16'd57344 : 16'd8183);

assign tmp_39_fu_839_p0 = cmdIn_V_q0;

assign tmp_39_fu_839_p1 = tmp_39_fu_839_p0[12:0];

assign tmp_3_cast_fu_903_p1 = $signed(tmp_3_fu_895_p3);

assign tmp_3_fu_895_p3 = {{last_error_pos_V_0}, {3'd0}};

assign tmp_40_fu_1522_p1 = $signed(p_Val2_33_fu_1516_p3);

assign tmp_41_fu_1526_p1 = $signed(p_Val2_34_reg_3448);

assign tmp_42_fu_1592_p2 = (($signed(p_Val2_38_fu_1586_p2) < $signed(32'd4288413696)) ? 1'b1 : 1'b0);

assign tmp_43_fu_1598_p2 = (($signed(p_Val2_38_fu_1586_p2) > $signed(32'd6553600)) ? 1'b1 : 1'b0);

assign tmp_44_fu_1612_p2 = (tmp_43_fu_1598_p2 | tmp_42_fu_1592_p2);

assign tmp_45_fu_1618_p3 = ((tmp_44_fu_1612_p2[0:0] === 1'b1) ? p_Val2_1_cast_fu_1604_p3 : p_Val2_38_fu_1586_p2);

assign tmp_46_fu_1636_p3 = {{last_error_rate_V_0}, {3'd0}};

assign tmp_47_fu_1825_p1 = $unsigned(p_Val2_40_cast_fu_1822_p1);

assign tmp_48_fu_1829_p1 = p_Val2_41_reg_3818;

assign tmp_49_fu_1882_p1 = p_Val2_42_reg_3838;

assign tmp_4_fu_1324_p1 = $unsigned(p_Val2_7_cast_fu_1321_p1);

assign tmp_50_fu_1885_p1 = $unsigned(p_Val2_43_cast_fu_1879_p1);

assign tmp_51_cast_fu_1644_p1 = $signed(tmp_46_fu_1636_p3);

assign tmp_51_fu_1492_p4 = {{p_Val2_24_reg_3712[34:19]}};

assign tmp_52_fu_1895_p4 = {{p_Val2_44_fu_1889_p2[47:16]}};

assign tmp_53_fu_1905_p2 = (($signed(tmp_52_fu_1895_p4) < $signed(32'd4294901760)) ? 1'b1 : 1'b0);

assign tmp_54_fu_1911_p2 = (($signed(tmp_52_fu_1895_p4) > $signed(32'd65470)) ? 1'b1 : 1'b0);

assign tmp_55_fu_1929_p2 = (tmp_53_fu_1905_p2 | sel_tmp2_fu_1923_p2);

assign tmp_56_fu_923_p1 = cmdIn_V_q0;

assign tmp_56_fu_923_p3 = tmp_56_fu_923_p1[32'd15];

assign tmp_57_fu_1539_p1 = $signed(p_Val2_32_fu_1510_p3);

assign tmp_58_fu_1543_p1 = $signed(reg_787);

assign tmp_59_fu_1697_p2 = (($signed(p_Val2_49_fu_1691_p2) < $signed(32'd4288413696)) ? 1'b1 : 1'b0);

assign tmp_5_fu_865_p0 = cmdIn_V_q0;

assign tmp_5_fu_865_p1 = tmp_5_fu_865_p0;

assign tmp_60_fu_1703_p2 = (($signed(p_Val2_49_fu_1691_p2) > $signed(32'd6553600)) ? 1'b1 : 1'b0);

assign tmp_61_fu_1717_p2 = (tmp_60_fu_1703_p2 | tmp_59_fu_1697_p2);

assign tmp_62_fu_1723_p3 = ((tmp_61_fu_1717_p2[0:0] === 1'b1) ? p_Val2_2_cast_fu_1709_p3 : p_Val2_49_fu_1691_p2);

assign tmp_63_fu_1741_p3 = {{last_error_rate_V_1}, {3'd0}};

assign tmp_64_fu_1853_p1 = $unsigned(p_Val2_51_cast_fu_1850_p1);

assign tmp_65_fu_1857_p1 = p_Val2_52_reg_3823;

assign tmp_66_fu_1938_p1 = p_Val2_53_reg_3848;

assign tmp_67_fu_1941_p1 = $unsigned(p_Val2_54_cast_fu_1935_p1);

assign tmp_68_cast_fu_1749_p1 = $signed(tmp_63_fu_1741_p3);

assign tmp_68_fu_1501_p3 = ((tmp_32_fu_1452_p2[0:0] === 1'b1) ? tmp_39_cast_fu_1484_p3 : tmp_51_fu_1492_p4);

assign tmp_69_fu_1951_p4 = {{p_Val2_55_fu_1945_p2[47:16]}};

assign tmp_6_fu_869_p1 = $signed(measured_V_q0);

assign tmp_70_fu_1961_p2 = (($signed(tmp_69_fu_1951_p4) < $signed(32'd4294901760)) ? 1'b1 : 1'b0);

assign tmp_71_fu_1967_p2 = (($signed(tmp_69_fu_1951_p4) > $signed(32'd65470)) ? 1'b1 : 1'b0);

assign tmp_72_fu_1985_p2 = (tmp_70_fu_1961_p2 | sel_tmp7_fu_1979_p2);

assign tmp_73_fu_931_p0 = cmdIn_V_q0;

assign tmp_73_fu_931_p1 = tmp_73_fu_931_p0[12:0];

assign tmp_74_fu_1777_p1 = $signed(p_Val2_31_fu_1561_p3);

assign tmp_75_fu_1781_p1 = $signed(p_Val2_59_reg_3728);

assign tmp_76_cast_fu_2004_p3 = ((tmp_53_fu_1905_p2[0:0] === 1'b1) ? 19'd491520 : 19'd32735);

assign tmp_76_fu_1041_p1 = cmdIn_V_q0;

assign tmp_76_fu_1041_p3 = tmp_76_fu_1041_p1[32'd15];

assign tmp_77_fu_2012_p4 = {{p_Val2_44_fu_1889_p2[35:17]}};

assign tmp_78_fu_2022_p3 = ((tmp_55_fu_1929_p2[0:0] === 1'b1) ? tmp_76_cast_fu_2004_p3 : tmp_77_fu_2012_p4);

assign tmp_79_fu_2198_p3 = {{p_Val2_60_reg_3631}, {32'd0}};

assign tmp_7_fu_1328_p1 = p_Val2_9_reg_3651;

assign tmp_80_cast_fu_2209_p1 = p_Val2_63_reg_3914;

assign tmp_80_fu_1049_p0 = cmdIn_V_q0;

assign tmp_80_fu_1049_p1 = tmp_80_fu_1049_p0[12:0];

assign tmp_81_fu_2212_p1 = tmp_79_fu_2198_p3;

assign tmp_82_cast1_fu_2030_p3 = ((tmp_70_fu_1961_p2[0:0] === 1'b1) ? 19'd491520 : 19'd32735);

assign tmp_82_cast_fu_2105_p1 = $signed(addconv_fu_2088_p2);

assign tmp_82_fu_1287_p3 = cmdIn_V_q0[32'd15];

assign tmp_83_cast_fu_2146_p1 = $signed(p_Val2_62_fu_2140_p2);

assign tmp_83_fu_2227_p4 = {{p_Val2_65_cast_fu_2222_p2[48:30]}};

assign tmp_84_fu_1295_p1 = cmdIn_V_q0[12:0];

assign tmp_85_cast_cast9_fu_2579_p1 = tmp_79_reg_3956;

assign tmp_85_cast_cast_fu_2205_p1 = tmp_79_fu_2198_p3;

assign tmp_85_fu_2245_p2 = (($signed(tmp_83_fu_2227_p4) > $signed(19'd32735)) ? 1'b1 : 1'b0);

assign tmp_86_fu_2281_p2 = (tmp_105_fu_2237_p3 | sel_tmp4_fu_2267_p2);

assign tmp_87_fu_2038_p4 = {{p_Val2_55_fu_1945_p2[35:17]}};

assign tmp_88_fu_2401_p2 = (tmp_106_reg_3984 | sel_tmp3_fu_2389_p2);

assign tmp_89_fu_791_p3 = cmdIn_V_q0[32'd15];

assign tmp_8_fu_1241_p1 = $signed(p_2_fu_1233_p3);

assign tmp_90_fu_2048_p3 = ((tmp_72_fu_1985_p2[0:0] === 1'b1) ? tmp_82_cast1_fu_2030_p3 : tmp_87_fu_2038_p4);

assign tmp_91_fu_2360_p2 = ((tmp_118_fu_2356_p1 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_92_fu_2524_p1 = $signed(p_3_16_fu_2517_p3);

assign tmp_93_fu_2618_p2 = (tmp_108_reg_4035 | sel_tmp8_fu_2606_p2);

assign tmp_95_fu_2673_p2 = (tmp_109_reg_4047 | sel_tmp11_fu_2661_p2);

assign tmp_96_fu_799_p1 = cmdIn_V_q0[12:0];

assign tmp_97_fu_2914_p2 = (tmp_111_reg_4113 | sel_tmp13_fu_2902_p2);

assign tmp_98_fu_2962_p2 = (tmp_112_reg_4125 | sel_tmp15_fu_2950_p2);

assign tmp_99_fu_913_p1 = p_Val2_2_fu_873_p2[15:0];

assign tmp_9_fu_1088_p2 = (($signed(p_Val2_6_fu_1082_p2) < $signed(32'd4288413696)) ? 1'b1 : 1'b0);

assign tmp_fu_825_p2 = ((cmdIn_V_q0 != 16'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_1094_p2 = (($signed(p_Val2_6_fu_1082_p2) > $signed(32'd6553600)) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    p_Val2_3_reg_3483[2:0] <= 3'b000;
    p_Val2_8_reg_3489[2:0] <= 3'b000;
    p_Val2_7_reg_3534[2:0] <= 3'b000;
    p_Val2_10_reg_3539[2:0] <= 3'b000;
    p_Val2_16_reg_3544[2:0] <= 3'b000;
    p_Val2_19_reg_3550[2:0] <= 3'b000;
    p_Val2_20_reg_3606[2:0] <= 3'b000;
    p_Val2_23_reg_3611[2:0] <= 3'b000;
    p_Val2_39_reg_3778[2:0] <= 3'b000;
    p_Val2_50_reg_3793[2:0] <= 3'b000;
    p_shl_reg_3873[14:0] <= 15'b000000000000000;
    p_shl_cast1_reg_3878[14:0] <= 15'b000000000000000;
    tmp_82_cast_reg_3887[14:0] <= 15'b000000000000000;
    r_V_2_reg_3892[14:0] <= 15'b000000000000000;
    sum_cast_reg_3897[14:0] <= 15'b000000000000000;
    r_V_2_1_reg_3904[14:0] <= 15'b000000000000000;
    addconv3_reg_3909[14:0] <= 15'b000000000000000;
    p_Val2_63_reg_3914[14:0] <= 15'b000000000000000;
    p_Val2_80_1_reg_3920[14:0] <= 15'b000000000000000;
    addconv2_reg_3926[14:0] <= 15'b000000000000000;
    r_V_2_3_reg_3931[14:0] <= 15'b000000000000000;
    r_V_2_4_reg_3936[14:0] <= 15'b000000000000000;
    r_V_2_5_reg_3941[14:0] <= 15'b000000000000000;
    addconv4_reg_3946[14:0] <= 15'b000000000000000;
    r_V_2_7_reg_3951[14:0] <= 15'b000000000000000;
    tmp_79_reg_3956[31:0] <= 32'b00000000000000000000000000000000;
    tmp_85_cast_cast_reg_3961[31:0] <= 32'b00000000000000000000000000000000;
    tmp_81_reg_3968[31:0] <= 32'b00000000000000000000000000000000;
    p_Val2_80_2_reg_3996[14:0] <= 15'b000000000000000;
    tmp_107_reg_4001[14:0] <= 15'b000000000000000;
    p_Val2_80_3_reg_4006[14:0] <= 15'b000000000000000;
    p_Val2_80_4_reg_4059[14:0] <= 15'b000000000000000;
    tmp_110_reg_4064[14:0] <= 15'b000000000000000;
    p_Val2_80_5_reg_4069[14:0] <= 15'b000000000000000;
    tmp_85_cast_cast9_reg_4090[31:0] <= 32'b00000000000000000000000000000000;
    p_Val2_80_6_reg_4137[14:0] <= 15'b000000000000000;
    tmp_113_reg_4142[14:0] <= 15'b000000000000000;
    p_Val2_80_7_reg_4147[14:0] <= 15'b000000000000000;
    tmp_115_reg_4152[14:0] <= 15'b000000000000000;
end

endmodule //pid
