Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun 14 16:54:41 2024
| Host         : NP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file page_debug_top_timing_summary_routed.rpt -pb page_debug_top_timing_summary_routed.pb -rpx page_debug_top_timing_summary_routed.rpx -warn_on_violation
| Design       : page_debug_top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           284         
TIMING-18  Warning           Missing input or output delay                         1           
XDCC-4     Warning           User Clock constraint overwritten with the same name  1           
XDCC-8     Warning           User Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (284)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (472)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (284)
--------------------------
 There are 148 register/latch pins with no clock driven by root clock pin: clkdiv_inst/div_res_reg[10]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: clkdiv_inst/div_res_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (472)
--------------------------------------------------
 There are 472 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.619        0.000                      0                   11        0.247        0.000                      0                   11        4.650        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.619        0.000                      0                   11        0.247        0.000                      0                   11        4.650        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.845ns (19.313%)  route 3.530ns (80.687%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=72, routed)          1.480     8.240    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.550 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.603 r  clkdiv_inst/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    clkdiv_inst/div_res_reg[4]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.769 r  clkdiv_inst/div_res_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.769    clkdiv_inst/div_res_reg[8]_i_1_n_6
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.251    14.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[9]/C
                         clock pessimism              0.348    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)        0.049    14.388    clkdiv_inst/div_res_reg[9]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.792ns (18.323%)  route 3.530ns (81.677%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 14.024 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=72, routed)          1.480     8.240    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.550 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.716 r  clkdiv_inst/div_res_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.716    clkdiv_inst/div_res_reg[4]_i_1_n_6
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.249    14.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[5]/C
                         clock pessimism              0.348    14.372    
                         clock uncertainty           -0.035    14.337    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)        0.049    14.386    clkdiv_inst/div_res_reg[5]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.790ns (18.286%)  route 3.530ns (81.714%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=72, routed)          1.480     8.240    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.550 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.603 r  clkdiv_inst/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    clkdiv_inst/div_res_reg[4]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.714 r  clkdiv_inst/div_res_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.714    clkdiv_inst/div_res_reg[8]_i_1_n_5
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.251    14.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[10]/C
                         clock pessimism              0.348    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)        0.049    14.388    clkdiv_inst/div_res_reg[10]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.790ns (18.286%)  route 3.530ns (81.714%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=72, routed)          1.480     8.240    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.550 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.603 r  clkdiv_inst/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    clkdiv_inst/div_res_reg[4]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.714 r  clkdiv_inst/div_res_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.714    clkdiv_inst/div_res_reg[8]_i_1_n_7
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.251    14.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[8]/C
                         clock pessimism              0.348    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)        0.049    14.388    clkdiv_inst/div_res_reg[8]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.775ns (18.001%)  route 3.530ns (81.999%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 14.024 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=72, routed)          1.480     8.240    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.550 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.699 r  clkdiv_inst/div_res_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.699    clkdiv_inst/div_res_reg[4]_i_1_n_4
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.249    14.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[7]/C
                         clock pessimism              0.348    14.372    
                         clock uncertainty           -0.035    14.337    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)        0.049    14.386    clkdiv_inst/div_res_reg[7]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.737ns (17.271%)  route 3.530ns (82.729%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 14.024 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=72, routed)          1.480     8.240    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.550 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.661 r  clkdiv_inst/div_res_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.661    clkdiv_inst/div_res_reg[4]_i_1_n_7
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.249    14.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[4]/C
                         clock pessimism              0.348    14.372    
                         clock uncertainty           -0.035    14.337    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)        0.049    14.386    clkdiv_inst/div_res_reg[4]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.737ns (17.271%)  route 3.530ns (82.729%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 14.024 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=72, routed)          1.480     8.240    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.550 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.661 r  clkdiv_inst/div_res_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.661    clkdiv_inst/div_res_reg[4]_i_1_n_5
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.249    14.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[6]/C
                         clock pessimism              0.348    14.372    
                         clock uncertainty           -0.035    14.337    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)        0.049    14.386    clkdiv_inst/div_res_reg[6]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.671ns (15.971%)  route 3.530ns (84.029%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns = ( 14.023 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=72, routed)          1.480     8.240    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.355     8.595 r  clkdiv_inst/div_res_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.595    clkdiv_inst/div_res_reg[0]_i_1_n_4
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.248    14.023    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[3]/C
                         clock pessimism              0.370    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X56Y77         FDCE (Setup_fdce_C_D)        0.049    14.407    clkdiv_inst/div_res_reg[3]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.641ns (15.367%)  route 3.530ns (84.633%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns = ( 14.023 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=72, routed)          1.480     8.240    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.325     8.565 r  clkdiv_inst/div_res_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.565    clkdiv_inst/div_res_reg[0]_i_1_n_5
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.248    14.023    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[2]/C
                         clock pessimism              0.370    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X56Y77         FDCE (Setup_fdce_C_D)        0.049    14.407    clkdiv_inst/div_res_reg[2]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.468ns (11.705%)  route 3.530ns (88.295%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns = ( 14.023 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=72, routed)          1.480     8.240    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.152     8.392 r  clkdiv_inst/div_res_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.392    clkdiv_inst/div_res_reg[0]_i_1_n_6
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.248    14.023    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
                         clock pessimism              0.370    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X56Y77         FDCE (Setup_fdce_C_D)        0.049    14.407    clkdiv_inst/div_res_reg[1]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  6.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 clkdiv_inst/div_res_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.183ns (57.554%)  route 0.135ns (42.446%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.582     1.828    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.100     1.928 f  clkdiv_inst/div_res_reg[0]/Q
                         net (fo=1, routed)           0.135     2.063    clkdiv_inst/div_res_reg_n_0_[0]
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.028     2.091 r  clkdiv_inst/div_res[0]_i_2/O
                         net (fo=1, routed)           0.000     2.091    clkdiv_inst/div_res[0]_i_2_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.146 r  clkdiv_inst/div_res_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.146    clkdiv_inst/div_res_reg[0]_i_1_n_7
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.799     2.284    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[0]/C
                         clock pessimism             -0.456     1.828    
    SLICE_X56Y77         FDCE (Hold_fdce_C_D)         0.071     1.899    clkdiv_inst/div_res_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_inst/div_res_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.183ns (54.608%)  route 0.152ns (45.392%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.584     1.830    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.100     1.930 r  clkdiv_inst/div_res_reg[8]/Q
                         net (fo=1, routed)           0.152     2.082    clkdiv_inst/div_res_reg_n_0_[8]
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.165 r  clkdiv_inst/div_res_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.165    clkdiv_inst/div_res_reg[8]_i_1_n_7
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.801     2.286    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[8]/C
                         clock pessimism             -0.456     1.830    
    SLICE_X56Y79         FDCE (Hold_fdce_C_D)         0.071     1.901    clkdiv_inst/div_res_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_inst/div_res_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.177ns (52.147%)  route 0.162ns (47.853%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.583     1.829    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.100     1.929 r  clkdiv_inst/div_res_reg[5]/Q
                         net (fo=1, routed)           0.162     2.091    clkdiv_inst/div_res_reg_n_0_[5]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.077     2.168 r  clkdiv_inst/div_res_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.168    clkdiv_inst/div_res_reg[4]_i_1_n_6
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.800     2.285    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[5]/C
                         clock pessimism             -0.456     1.829    
    SLICE_X56Y78         FDCE (Hold_fdce_C_D)         0.071     1.900    clkdiv_inst/div_res_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_inst/div_res_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.177ns (52.147%)  route 0.162ns (47.853%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.584     1.830    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.100     1.930 r  clkdiv_inst/div_res_reg[9]/Q
                         net (fo=1, routed)           0.162     2.092    clkdiv_inst/div_res_reg_n_0_[9]
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.077     2.169 r  clkdiv_inst/div_res_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.169    clkdiv_inst/div_res_reg[8]_i_1_n_6
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.801     2.286    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[9]/C
                         clock pessimism             -0.456     1.830    
    SLICE_X56Y79         FDCE (Hold_fdce_C_D)         0.071     1.901    clkdiv_inst/div_res_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clkdiv_inst/div_res_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.877%)  route 0.135ns (39.123%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.582     1.828    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.100     1.928 f  clkdiv_inst/div_res_reg[0]/Q
                         net (fo=1, routed)           0.135     2.063    clkdiv_inst/div_res_reg_n_0_[0]
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.028     2.091 r  clkdiv_inst/div_res[0]_i_2/O
                         net (fo=1, routed)           0.000     2.091    clkdiv_inst/div_res[0]_i_2_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     2.173 r  clkdiv_inst/div_res_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.173    clkdiv_inst/div_res_reg[0]_i_1_n_6
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.799     2.284    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
                         clock pessimism             -0.456     1.828    
    SLICE_X56Y77         FDCE (Hold_fdce_C_D)         0.071     1.899    clkdiv_inst/div_res_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 clkdiv_inst/div_res_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.177ns (48.030%)  route 0.192ns (51.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.582     1.828    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.100     1.928 r  clkdiv_inst/div_res_reg[3]/Q
                         net (fo=1, routed)           0.192     2.119    clkdiv_inst/div_res_reg_n_0_[3]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.196 r  clkdiv_inst/div_res_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.196    clkdiv_inst/div_res_reg[0]_i_1_n_4
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.799     2.284    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[3]/C
                         clock pessimism             -0.456     1.828    
    SLICE_X56Y77         FDCE (Hold_fdce_C_D)         0.071     1.899    clkdiv_inst/div_res_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 clkdiv_inst/div_res_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.177ns (48.030%)  route 0.192ns (51.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.583     1.829    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.100     1.929 r  clkdiv_inst/div_res_reg[7]/Q
                         net (fo=1, routed)           0.192     2.120    clkdiv_inst/div_res_reg_n_0_[7]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.197 r  clkdiv_inst/div_res_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.197    clkdiv_inst/div_res_reg[4]_i_1_n_4
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.800     2.285    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[7]/C
                         clock pessimism             -0.456     1.829    
    SLICE_X56Y78         FDCE (Hold_fdce_C_D)         0.071     1.900    clkdiv_inst/div_res_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 clkdiv_inst/div_res_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.179ns (48.375%)  route 0.191ns (51.625%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.582     1.828    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.100     1.928 r  clkdiv_inst/div_res_reg[2]/Q
                         net (fo=1, routed)           0.191     2.119    clkdiv_inst/div_res_reg_n_0_[2]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.198 r  clkdiv_inst/div_res_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.198    clkdiv_inst/div_res_reg[0]_i_1_n_5
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.799     2.284    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[2]/C
                         clock pessimism             -0.456     1.828    
    SLICE_X56Y77         FDCE (Hold_fdce_C_D)         0.071     1.899    clkdiv_inst/div_res_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 clkdiv_inst/div_res_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.183ns (49.456%)  route 0.187ns (50.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.583     1.829    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.100     1.929 r  clkdiv_inst/div_res_reg[4]/Q
                         net (fo=1, routed)           0.187     2.116    clkdiv_inst/div_res_reg_n_0_[4]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.199 r  clkdiv_inst/div_res_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.199    clkdiv_inst/div_res_reg[4]_i_1_n_7
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.800     2.285    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[4]/C
                         clock pessimism             -0.456     1.829    
    SLICE_X56Y78         FDCE (Hold_fdce_C_D)         0.071     1.900    clkdiv_inst/div_res_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 clkdiv_inst/div_res_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.179ns (48.343%)  route 0.191ns (51.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.583     1.829    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.100     1.929 r  clkdiv_inst/div_res_reg[6]/Q
                         net (fo=1, routed)           0.191     2.120    clkdiv_inst/div_res_reg_n_0_[6]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.199 r  clkdiv_inst/div_res_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.199    clkdiv_inst/div_res_reg[4]_i_1_n_5
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.800     2.285    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[6]/C
                         clock pessimism             -0.456     1.829    
    SLICE_X56Y78         FDCE (Hold_fdce_C_D)         0.071     1.900    clkdiv_inst/div_res_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X56Y77   clkdiv_inst/div_res_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X56Y79   clkdiv_inst/div_res_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X56Y77   clkdiv_inst/div_res_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X56Y77   clkdiv_inst/div_res_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X56Y77   clkdiv_inst/div_res_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X56Y78   clkdiv_inst/div_res_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X56Y78   clkdiv_inst/div_res_reg[5]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X56Y78   clkdiv_inst/div_res_reg[6]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X56Y78   clkdiv_inst/div_res_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y77   clkdiv_inst/div_res_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y77   clkdiv_inst/div_res_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y79   clkdiv_inst/div_res_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y79   clkdiv_inst/div_res_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y77   clkdiv_inst/div_res_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y77   clkdiv_inst/div_res_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y77   clkdiv_inst/div_res_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y77   clkdiv_inst/div_res_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y77   clkdiv_inst/div_res_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y77   clkdiv_inst/div_res_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y77   clkdiv_inst/div_res_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y77   clkdiv_inst/div_res_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y79   clkdiv_inst/div_res_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y79   clkdiv_inst/div_res_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y77   clkdiv_inst/div_res_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y77   clkdiv_inst/div_res_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y77   clkdiv_inst/div_res_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y77   clkdiv_inst/div_res_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y77   clkdiv_inst/div_res_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y77   clkdiv_inst/div_res_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           490 Endpoints
Min Delay           490 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/col_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst1/pixel_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.046ns  (logic 2.402ns (26.553%)  route 6.644ns (73.447%))
  Logic Levels:           23  (CARRY4=10 FDRE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE                         0.000     0.000 r  vga_inst/col_reg[6]/C
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[6]/Q
                         net (fo=26, routed)          0.961     1.184    vga_inst/Q[5]
    SLICE_X16Y64         LUT3 (Prop_lut3_I0_O)        0.043     1.227 r  vga_inst/pixel_data5__0_carry__0_i_4/O
                         net (fo=1, routed)           0.312     1.539    page_debug_inst1/pixel_data5__27_carry_i_6[0]
    SLICE_X16Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     1.822 r  page_debug_inst1/pixel_data5__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.822    page_debug_inst1/pixel_data5__0_carry__0_n_0
    SLICE_X16Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     1.934 r  page_debug_inst1/pixel_data5__0_carry__1/O[2]
                         net (fo=37, routed)          1.133     3.067    vga_inst/pixel_data3__0_carry__6[2]
    SLICE_X19Y67         LUT4 (Prop_lut4_I3_O)        0.138     3.205 r  vga_inst/pixel_data5__27_carry__0_i_7/O
                         net (fo=4, routed)           0.318     3.523    vga_inst/pixel_data5__27_carry__0_i_7_n_0
    SLICE_X16Y67         LUT6 (Prop_lut6_I3_O)        0.137     3.660 r  vga_inst/pixel_data5__27_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.660    page_debug_inst1/pixel_data3__0_carry_i_4_0[1]
    SLICE_X16Y67         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     3.948 r  page_debug_inst1/pixel_data5__27_carry__0/CO[2]
                         net (fo=3, routed)           0.189     4.138    vga_inst/CO[0]
    SLICE_X19Y67         LUT6 (Prop_lut6_I5_O)        0.128     4.266 r  vga_inst/pixel_data3__0_carry_i_4/O
                         net (fo=32, routed)          0.678     4.944    vga_inst/pixel_data3__0_carry_i_4_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I4_O)        0.043     4.987 r  vga_inst/pixel_data3__0_carry__0_i_5/O
                         net (fo=1, routed)           0.434     5.420    vga_inst/pixel_data3__0_carry__0_i_5_n_0
    SLICE_X15Y67         LUT3 (Prop_lut3_I1_O)        0.043     5.463 r  vga_inst/pixel_data3__0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.463    page_debug_inst1/pixel_data[11]_i_46_0[3]
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.656 r  page_debug_inst1/pixel_data3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.656    page_debug_inst1/pixel_data3__0_carry__0_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.709 r  page_debug_inst1/pixel_data3__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.709    page_debug_inst1/pixel_data3__0_carry__1_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.762 r  page_debug_inst1/pixel_data3__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.762    page_debug_inst1/pixel_data3__0_carry__2_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.815 r  page_debug_inst1/pixel_data3__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.815    page_debug_inst1/pixel_data3__0_carry__3_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.868 r  page_debug_inst1/pixel_data3__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.868    page_debug_inst1/pixel_data3__0_carry__4_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.921 r  page_debug_inst1/pixel_data3__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.921    page_debug_inst1/pixel_data3__0_carry__5_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.087 r  page_debug_inst1/pixel_data3__0_carry__6/O[1]
                         net (fo=2, routed)           0.447     6.534    page_debug_inst1/pixel_data3__0_carry__6_n_6
    SLICE_X14Y72         LUT6 (Prop_lut6_I4_O)        0.123     6.657 r  page_debug_inst1/pixel_data[11]_i_47/O
                         net (fo=1, routed)           0.257     6.914    page_debug_inst1/pixel_data[11]_i_47_n_0
    SLICE_X14Y72         LUT5 (Prop_lut5_I0_O)        0.043     6.957 r  page_debug_inst1/pixel_data[11]_i_33/O
                         net (fo=1, routed)           0.459     7.416    page_debug_inst1/pixel_data[11]_i_33_n_0
    SLICE_X14Y70         LUT6 (Prop_lut6_I5_O)        0.043     7.459 r  page_debug_inst1/pixel_data[11]_i_16/O
                         net (fo=1, routed)           0.525     7.984    page_debug_inst1/pixel_data[11]_i_16_n_0
    SLICE_X14Y65         LUT6 (Prop_lut6_I0_O)        0.043     8.027 r  page_debug_inst1/pixel_data[11]_i_6/O
                         net (fo=1, routed)           0.106     8.132    page_debug_inst1/pixel_data[11]_i_6_n_0
    SLICE_X14Y65         LUT6 (Prop_lut6_I0_O)        0.043     8.175 r  page_debug_inst1/pixel_data[11]_i_3/O
                         net (fo=4, routed)           0.453     8.628    vga_inst/data0[0]
    SLICE_X12Y65         LUT5 (Prop_lut5_I2_O)        0.045     8.673 r  vga_inst/pixel_data[6]_i_1__0/O
                         net (fo=1, routed)           0.373     9.046    page_debug_inst1/D[2]
    SLICE_X11Y67         FDCE                                         r  page_debug_inst1/pixel_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst1/pixel_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.666ns  (logic 2.400ns (27.695%)  route 6.266ns (72.305%))
  Logic Levels:           23  (CARRY4=10 FDRE=1 LUT3=2 LUT4=2 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE                         0.000     0.000 r  vga_inst/col_reg[6]/C
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[6]/Q
                         net (fo=26, routed)          0.961     1.184    vga_inst/Q[5]
    SLICE_X16Y64         LUT3 (Prop_lut3_I0_O)        0.043     1.227 r  vga_inst/pixel_data5__0_carry__0_i_4/O
                         net (fo=1, routed)           0.312     1.539    page_debug_inst1/pixel_data5__27_carry_i_6[0]
    SLICE_X16Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     1.822 r  page_debug_inst1/pixel_data5__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.822    page_debug_inst1/pixel_data5__0_carry__0_n_0
    SLICE_X16Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     1.934 r  page_debug_inst1/pixel_data5__0_carry__1/O[2]
                         net (fo=37, routed)          1.133     3.067    vga_inst/pixel_data3__0_carry__6[2]
    SLICE_X19Y67         LUT4 (Prop_lut4_I3_O)        0.138     3.205 r  vga_inst/pixel_data5__27_carry__0_i_7/O
                         net (fo=4, routed)           0.318     3.523    vga_inst/pixel_data5__27_carry__0_i_7_n_0
    SLICE_X16Y67         LUT6 (Prop_lut6_I3_O)        0.137     3.660 r  vga_inst/pixel_data5__27_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.660    page_debug_inst1/pixel_data3__0_carry_i_4_0[1]
    SLICE_X16Y67         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     3.948 r  page_debug_inst1/pixel_data5__27_carry__0/CO[2]
                         net (fo=3, routed)           0.189     4.138    vga_inst/CO[0]
    SLICE_X19Y67         LUT6 (Prop_lut6_I5_O)        0.128     4.266 r  vga_inst/pixel_data3__0_carry_i_4/O
                         net (fo=32, routed)          0.678     4.944    vga_inst/pixel_data3__0_carry_i_4_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I4_O)        0.043     4.987 r  vga_inst/pixel_data3__0_carry__0_i_5/O
                         net (fo=1, routed)           0.434     5.420    vga_inst/pixel_data3__0_carry__0_i_5_n_0
    SLICE_X15Y67         LUT3 (Prop_lut3_I1_O)        0.043     5.463 r  vga_inst/pixel_data3__0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.463    page_debug_inst1/pixel_data[11]_i_46_0[3]
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.656 r  page_debug_inst1/pixel_data3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.656    page_debug_inst1/pixel_data3__0_carry__0_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.709 r  page_debug_inst1/pixel_data3__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.709    page_debug_inst1/pixel_data3__0_carry__1_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.762 r  page_debug_inst1/pixel_data3__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.762    page_debug_inst1/pixel_data3__0_carry__2_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.815 r  page_debug_inst1/pixel_data3__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.815    page_debug_inst1/pixel_data3__0_carry__3_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.868 r  page_debug_inst1/pixel_data3__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.868    page_debug_inst1/pixel_data3__0_carry__4_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.921 r  page_debug_inst1/pixel_data3__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.921    page_debug_inst1/pixel_data3__0_carry__5_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.087 r  page_debug_inst1/pixel_data3__0_carry__6/O[1]
                         net (fo=2, routed)           0.447     6.534    page_debug_inst1/pixel_data3__0_carry__6_n_6
    SLICE_X14Y72         LUT6 (Prop_lut6_I4_O)        0.123     6.657 r  page_debug_inst1/pixel_data[11]_i_47/O
                         net (fo=1, routed)           0.257     6.914    page_debug_inst1/pixel_data[11]_i_47_n_0
    SLICE_X14Y72         LUT5 (Prop_lut5_I0_O)        0.043     6.957 r  page_debug_inst1/pixel_data[11]_i_33/O
                         net (fo=1, routed)           0.459     7.416    page_debug_inst1/pixel_data[11]_i_33_n_0
    SLICE_X14Y70         LUT6 (Prop_lut6_I5_O)        0.043     7.459 r  page_debug_inst1/pixel_data[11]_i_16/O
                         net (fo=1, routed)           0.525     7.984    page_debug_inst1/pixel_data[11]_i_16_n_0
    SLICE_X14Y65         LUT6 (Prop_lut6_I0_O)        0.043     8.027 r  page_debug_inst1/pixel_data[11]_i_6/O
                         net (fo=1, routed)           0.106     8.132    page_debug_inst1/pixel_data[11]_i_6_n_0
    SLICE_X14Y65         LUT6 (Prop_lut6_I0_O)        0.043     8.175 r  page_debug_inst1/pixel_data[11]_i_3/O
                         net (fo=4, routed)           0.448     8.623    vga_inst/data0[0]
    SLICE_X12Y65         LUT4 (Prop_lut4_I1_O)        0.043     8.666 r  vga_inst/pixel_data[11]_i_1/O
                         net (fo=1, routed)           0.000     8.666    page_debug_inst1/D[5]
    SLICE_X12Y65         FDCE                                         r  page_debug_inst1/pixel_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst1/pixel_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.616ns  (logic 2.400ns (27.856%)  route 6.216ns (72.144%))
  Logic Levels:           23  (CARRY4=10 FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE                         0.000     0.000 r  vga_inst/col_reg[6]/C
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[6]/Q
                         net (fo=26, routed)          0.961     1.184    vga_inst/Q[5]
    SLICE_X16Y64         LUT3 (Prop_lut3_I0_O)        0.043     1.227 r  vga_inst/pixel_data5__0_carry__0_i_4/O
                         net (fo=1, routed)           0.312     1.539    page_debug_inst1/pixel_data5__27_carry_i_6[0]
    SLICE_X16Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     1.822 r  page_debug_inst1/pixel_data5__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.822    page_debug_inst1/pixel_data5__0_carry__0_n_0
    SLICE_X16Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     1.934 r  page_debug_inst1/pixel_data5__0_carry__1/O[2]
                         net (fo=37, routed)          1.133     3.067    vga_inst/pixel_data3__0_carry__6[2]
    SLICE_X19Y67         LUT4 (Prop_lut4_I3_O)        0.138     3.205 r  vga_inst/pixel_data5__27_carry__0_i_7/O
                         net (fo=4, routed)           0.318     3.523    vga_inst/pixel_data5__27_carry__0_i_7_n_0
    SLICE_X16Y67         LUT6 (Prop_lut6_I3_O)        0.137     3.660 r  vga_inst/pixel_data5__27_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.660    page_debug_inst1/pixel_data3__0_carry_i_4_0[1]
    SLICE_X16Y67         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     3.948 r  page_debug_inst1/pixel_data5__27_carry__0/CO[2]
                         net (fo=3, routed)           0.189     4.138    vga_inst/CO[0]
    SLICE_X19Y67         LUT6 (Prop_lut6_I5_O)        0.128     4.266 r  vga_inst/pixel_data3__0_carry_i_4/O
                         net (fo=32, routed)          0.678     4.944    vga_inst/pixel_data3__0_carry_i_4_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I4_O)        0.043     4.987 r  vga_inst/pixel_data3__0_carry__0_i_5/O
                         net (fo=1, routed)           0.434     5.420    vga_inst/pixel_data3__0_carry__0_i_5_n_0
    SLICE_X15Y67         LUT3 (Prop_lut3_I1_O)        0.043     5.463 r  vga_inst/pixel_data3__0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.463    page_debug_inst1/pixel_data[11]_i_46_0[3]
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.656 r  page_debug_inst1/pixel_data3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.656    page_debug_inst1/pixel_data3__0_carry__0_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.709 r  page_debug_inst1/pixel_data3__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.709    page_debug_inst1/pixel_data3__0_carry__1_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.762 r  page_debug_inst1/pixel_data3__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.762    page_debug_inst1/pixel_data3__0_carry__2_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.815 r  page_debug_inst1/pixel_data3__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.815    page_debug_inst1/pixel_data3__0_carry__3_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.868 r  page_debug_inst1/pixel_data3__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.868    page_debug_inst1/pixel_data3__0_carry__4_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.921 r  page_debug_inst1/pixel_data3__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.921    page_debug_inst1/pixel_data3__0_carry__5_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.087 r  page_debug_inst1/pixel_data3__0_carry__6/O[1]
                         net (fo=2, routed)           0.447     6.534    page_debug_inst1/pixel_data3__0_carry__6_n_6
    SLICE_X14Y72         LUT6 (Prop_lut6_I4_O)        0.123     6.657 r  page_debug_inst1/pixel_data[11]_i_47/O
                         net (fo=1, routed)           0.257     6.914    page_debug_inst1/pixel_data[11]_i_47_n_0
    SLICE_X14Y72         LUT5 (Prop_lut5_I0_O)        0.043     6.957 r  page_debug_inst1/pixel_data[11]_i_33/O
                         net (fo=1, routed)           0.459     7.416    page_debug_inst1/pixel_data[11]_i_33_n_0
    SLICE_X14Y70         LUT6 (Prop_lut6_I5_O)        0.043     7.459 r  page_debug_inst1/pixel_data[11]_i_16/O
                         net (fo=1, routed)           0.525     7.984    page_debug_inst1/pixel_data[11]_i_16_n_0
    SLICE_X14Y65         LUT6 (Prop_lut6_I0_O)        0.043     8.027 r  page_debug_inst1/pixel_data[11]_i_6/O
                         net (fo=1, routed)           0.106     8.132    page_debug_inst1/pixel_data[11]_i_6_n_0
    SLICE_X14Y65         LUT6 (Prop_lut6_I0_O)        0.043     8.175 r  page_debug_inst1/pixel_data[11]_i_3/O
                         net (fo=4, routed)           0.398     8.573    vga_inst/data0[0]
    SLICE_X13Y64         LUT6 (Prop_lut6_I4_O)        0.043     8.616 r  vga_inst/pixel_data[10]_i_1/O
                         net (fo=1, routed)           0.000     8.616    page_debug_inst1/D[4]
    SLICE_X13Y64         FDCE                                         r  page_debug_inst1/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst1/pixel_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.589ns  (logic 2.400ns (27.943%)  route 6.189ns (72.057%))
  Logic Levels:           23  (CARRY4=10 FDRE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE                         0.000     0.000 r  vga_inst/col_reg[6]/C
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[6]/Q
                         net (fo=26, routed)          0.961     1.184    vga_inst/Q[5]
    SLICE_X16Y64         LUT3 (Prop_lut3_I0_O)        0.043     1.227 r  vga_inst/pixel_data5__0_carry__0_i_4/O
                         net (fo=1, routed)           0.312     1.539    page_debug_inst1/pixel_data5__27_carry_i_6[0]
    SLICE_X16Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     1.822 r  page_debug_inst1/pixel_data5__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.822    page_debug_inst1/pixel_data5__0_carry__0_n_0
    SLICE_X16Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     1.934 r  page_debug_inst1/pixel_data5__0_carry__1/O[2]
                         net (fo=37, routed)          1.133     3.067    vga_inst/pixel_data3__0_carry__6[2]
    SLICE_X19Y67         LUT4 (Prop_lut4_I3_O)        0.138     3.205 r  vga_inst/pixel_data5__27_carry__0_i_7/O
                         net (fo=4, routed)           0.318     3.523    vga_inst/pixel_data5__27_carry__0_i_7_n_0
    SLICE_X16Y67         LUT6 (Prop_lut6_I3_O)        0.137     3.660 r  vga_inst/pixel_data5__27_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.660    page_debug_inst1/pixel_data3__0_carry_i_4_0[1]
    SLICE_X16Y67         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     3.948 r  page_debug_inst1/pixel_data5__27_carry__0/CO[2]
                         net (fo=3, routed)           0.189     4.138    vga_inst/CO[0]
    SLICE_X19Y67         LUT6 (Prop_lut6_I5_O)        0.128     4.266 r  vga_inst/pixel_data3__0_carry_i_4/O
                         net (fo=32, routed)          0.678     4.944    vga_inst/pixel_data3__0_carry_i_4_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I4_O)        0.043     4.987 r  vga_inst/pixel_data3__0_carry__0_i_5/O
                         net (fo=1, routed)           0.434     5.420    vga_inst/pixel_data3__0_carry__0_i_5_n_0
    SLICE_X15Y67         LUT3 (Prop_lut3_I1_O)        0.043     5.463 r  vga_inst/pixel_data3__0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.463    page_debug_inst1/pixel_data[11]_i_46_0[3]
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.656 r  page_debug_inst1/pixel_data3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.656    page_debug_inst1/pixel_data3__0_carry__0_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.709 r  page_debug_inst1/pixel_data3__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.709    page_debug_inst1/pixel_data3__0_carry__1_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.762 r  page_debug_inst1/pixel_data3__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.762    page_debug_inst1/pixel_data3__0_carry__2_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.815 r  page_debug_inst1/pixel_data3__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.815    page_debug_inst1/pixel_data3__0_carry__3_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.868 r  page_debug_inst1/pixel_data3__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.868    page_debug_inst1/pixel_data3__0_carry__4_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.921 r  page_debug_inst1/pixel_data3__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.921    page_debug_inst1/pixel_data3__0_carry__5_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.087 r  page_debug_inst1/pixel_data3__0_carry__6/O[1]
                         net (fo=2, routed)           0.447     6.534    page_debug_inst1/pixel_data3__0_carry__6_n_6
    SLICE_X14Y72         LUT6 (Prop_lut6_I4_O)        0.123     6.657 r  page_debug_inst1/pixel_data[11]_i_47/O
                         net (fo=1, routed)           0.257     6.914    page_debug_inst1/pixel_data[11]_i_47_n_0
    SLICE_X14Y72         LUT5 (Prop_lut5_I0_O)        0.043     6.957 r  page_debug_inst1/pixel_data[11]_i_33/O
                         net (fo=1, routed)           0.459     7.416    page_debug_inst1/pixel_data[11]_i_33_n_0
    SLICE_X14Y70         LUT6 (Prop_lut6_I5_O)        0.043     7.459 r  page_debug_inst1/pixel_data[11]_i_16/O
                         net (fo=1, routed)           0.525     7.984    page_debug_inst1/pixel_data[11]_i_16_n_0
    SLICE_X14Y65         LUT6 (Prop_lut6_I0_O)        0.043     8.027 r  page_debug_inst1/pixel_data[11]_i_6/O
                         net (fo=1, routed)           0.106     8.132    page_debug_inst1/pixel_data[11]_i_6_n_0
    SLICE_X14Y65         LUT6 (Prop_lut6_I0_O)        0.043     8.175 r  page_debug_inst1/pixel_data[11]_i_3/O
                         net (fo=4, routed)           0.371     8.546    vga_inst/data0[0]
    SLICE_X12Y65         LUT5 (Prop_lut5_I4_O)        0.043     8.589 r  vga_inst/pixel_data[7]_i_1/O
                         net (fo=1, routed)           0.000     8.589    page_debug_inst1/D[3]
    SLICE_X12Y65         FDCE                                         r  page_debug_inst1/pixel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/BTNX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BTNX[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.032ns  (logic 2.258ns (37.423%)  route 3.775ns (62.577%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE                         0.000     0.000 r  mat_key_inst/BTNX_reg[2]/C
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  mat_key_inst/BTNX_reg[2]/Q
                         net (fo=6, routed)           3.775     3.998    BTNX_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         2.035     6.032 r  BTNX_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.032    BTNX[2]
    W19                                                               r  BTNX[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/BTNX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BTNX[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 2.247ns (37.305%)  route 3.777ns (62.695%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE                         0.000     0.000 r  mat_key_inst/BTNX_reg[0]/C
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  mat_key_inst/BTNX_reg[0]/Q
                         net (fo=6, routed)           3.777     4.000    BTNX_OBUF[0]
    W16                  OBUF (Prop_obuf_I_O)         2.024     6.024 r  BTNX_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.024    BTNX[0]
    W16                                                               r  BTNX[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/BTNX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BTNX[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.997ns  (logic 2.248ns (37.484%)  route 3.749ns (62.516%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE                         0.000     0.000 r  mat_key_inst/BTNX_reg[1]/C
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  mat_key_inst/BTNX_reg[1]/Q
                         net (fo=6, routed)           3.749     3.972    BTNX_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         2.025     5.997 r  BTNX_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.997    BTNX[1]
    W15                                                               r  BTNX[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_inst/h_count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.289ns  (logic 0.813ns (15.373%)  route 4.476ns (84.627%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          3.996     4.766    vga_inst/sys_rst
    SLICE_X10Y65         LUT2 (Prop_lut2_I1_O)        0.043     4.809 r  vga_inst/h_count[9]_i_1/O
                         net (fo=10, routed)          0.480     5.289    vga_inst/h_count[9]_i_1_n_0
    SLICE_X9Y63          FDRE                                         r  vga_inst/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_inst/h_count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.289ns  (logic 0.813ns (15.373%)  route 4.476ns (84.627%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          3.996     4.766    vga_inst/sys_rst
    SLICE_X10Y65         LUT2 (Prop_lut2_I1_O)        0.043     4.809 r  vga_inst/h_count[9]_i_1/O
                         net (fo=10, routed)          0.480     5.289    vga_inst/h_count[9]_i_1_n_0
    SLICE_X9Y63          FDRE                                         r  vga_inst/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_inst/h_count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.289ns  (logic 0.813ns (15.373%)  route 4.476ns (84.627%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          3.996     4.766    vga_inst/sys_rst
    SLICE_X10Y65         LUT2 (Prop_lut2_I1_O)        0.043     4.809 r  vga_inst/h_count[9]_i_1/O
                         net (fo=10, routed)          0.480     5.289    vga_inst/h_count[9]_i_1_n_0
    SLICE_X9Y63          FDRE                                         r  vga_inst/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[3][2][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[3][2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.178ns  (logic 0.118ns (66.312%)  route 0.060ns (33.688%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[3][2][0]/C
    SLICE_X16Y61         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  mat_key_inst/buffer_reg[3][2][0]/Q
                         net (fo=2, routed)           0.060     0.178    mat_key_inst/p_13_in[1]
    SLICE_X17Y61         FDRE                                         r  mat_key_inst/buffer_reg[3][2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[0][1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[0][1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.100ns (50.146%)  route 0.099ns (49.854%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y67         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[0][1][0]/C
    SLICE_X17Y67         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/buffer_reg[0][1][0]/Q
                         net (fo=2, routed)           0.099     0.199    mat_key_inst/buffer_reg[0][1][0]
    SLICE_X19Y68         FDRE                                         r  mat_key_inst/buffer_reg[0][1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[3][2][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[3][2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.100ns (50.005%)  route 0.100ns (49.995%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[3][2][1]/C
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/buffer_reg[3][2][1]/Q
                         net (fo=3, routed)           0.100     0.200    mat_key_inst/p_13_in[2]
    SLICE_X17Y61         FDRE                                         r  mat_key_inst/buffer_reg[3][2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[2][0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[2][0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.452%)  route 0.102ns (50.548%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y62         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[2][0][0]/C
    SLICE_X21Y62         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/buffer_reg[2][0][0]/Q
                         net (fo=2, routed)           0.102     0.202    mat_key_inst/p_7_in[1]
    SLICE_X21Y62         FDRE                                         r  mat_key_inst/buffer_reg[2][0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[2][2][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[2][2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.452%)  route 0.102ns (50.548%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y63         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[2][2][0]/C
    SLICE_X21Y63         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/buffer_reg[2][2][0]/Q
                         net (fo=2, routed)           0.102     0.202    mat_key_inst/p_9_in[1]
    SLICE_X21Y63         FDRE                                         r  mat_key_inst/buffer_reg[2][2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[2][3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[2][3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.452%)  route 0.102ns (50.548%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[2][3][0]/C
    SLICE_X17Y60         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/buffer_reg[2][3][0]/Q
                         net (fo=2, routed)           0.102     0.202    mat_key_inst/p_10_in[1]
    SLICE_X17Y60         FDRE                                         r  mat_key_inst/buffer_reg[2][3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[1][3][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[1][3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.100ns (49.297%)  route 0.103ns (50.703%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y66         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[1][3][1]/C
    SLICE_X23Y66         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/buffer_reg[1][3][1]/Q
                         net (fo=3, routed)           0.103     0.203    mat_key_inst/p_6_in[2]
    SLICE_X23Y66         FDRE                                         r  mat_key_inst/buffer_reg[1][3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[2][1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[2][1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.100ns (49.297%)  route 0.103ns (50.703%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[2][1][1]/C
    SLICE_X23Y65         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/buffer_reg[2][1][1]/Q
                         net (fo=3, routed)           0.103     0.203    mat_key_inst/p_8_in[2]
    SLICE_X23Y65         FDRE                                         r  mat_key_inst/buffer_reg[2][1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[3][2][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[3][2][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.091ns (44.550%)  route 0.113ns (55.450%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[3][2][5]/C
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  mat_key_inst/buffer_reg[3][2][5]/Q
                         net (fo=3, routed)           0.113     0.204    mat_key_inst/p_13_in[6]
    SLICE_X17Y61         FDRE                                         r  mat_key_inst/buffer_reg[3][2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[0][0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[0][0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.100ns (48.685%)  route 0.105ns (51.315%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y70         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[0][0][0]/C
    SLICE_X19Y70         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/buffer_reg[0][0][0]/Q
                         net (fo=2, routed)           0.105     0.205    mat_key_inst/p_14_in[1]
    SLICE_X19Y71         FDRE                                         r  mat_key_inst/buffer_reg[0][0][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.959ns  (logic 0.770ns (26.021%)  route 2.189ns (73.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          2.189     2.959    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.249     4.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[4]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.959ns  (logic 0.770ns (26.021%)  route 2.189ns (73.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          2.189     2.959    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.249     4.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[5]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.959ns  (logic 0.770ns (26.021%)  route 2.189ns (73.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          2.189     2.959    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.249     4.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[6]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.959ns  (logic 0.770ns (26.021%)  route 2.189ns (73.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          2.189     2.959    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.249     4.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[7]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.869ns  (logic 0.770ns (26.839%)  route 2.099ns (73.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          2.099     2.869    clkdiv_inst/AR[0]
    SLICE_X56Y79         FDCE                                         f  clkdiv_inst/div_res_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.251     4.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[10]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.869ns  (logic 0.770ns (26.839%)  route 2.099ns (73.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          2.099     2.869    clkdiv_inst/AR[0]
    SLICE_X56Y79         FDCE                                         f  clkdiv_inst/div_res_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.251     4.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[8]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.869ns  (logic 0.770ns (26.839%)  route 2.099ns (73.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          2.099     2.869    clkdiv_inst/AR[0]
    SLICE_X56Y79         FDCE                                         f  clkdiv_inst/div_res_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.251     4.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[9]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.777ns  (logic 0.770ns (27.730%)  route 2.007ns (72.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          2.007     2.777    clkdiv_inst/AR[0]
    SLICE_X56Y77         FDCE                                         f  clkdiv_inst/div_res_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.248     4.023    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.777ns  (logic 0.770ns (27.730%)  route 2.007ns (72.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          2.007     2.777    clkdiv_inst/AR[0]
    SLICE_X56Y77         FDCE                                         f  clkdiv_inst/div_res_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.248     4.023    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.777ns  (logic 0.770ns (27.730%)  route 2.007ns (72.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          2.007     2.777    clkdiv_inst/AR[0]
    SLICE_X56Y77         FDCE                                         f  clkdiv_inst/div_res_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.248     4.023    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.152ns (11.574%)  route 1.158ns (88.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          1.158     1.310    clkdiv_inst/AR[0]
    SLICE_X56Y77         FDCE                                         f  clkdiv_inst/div_res_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.799     2.284    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.152ns (11.574%)  route 1.158ns (88.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          1.158     1.310    clkdiv_inst/AR[0]
    SLICE_X56Y77         FDCE                                         f  clkdiv_inst/div_res_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.799     2.284    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.152ns (11.574%)  route 1.158ns (88.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          1.158     1.310    clkdiv_inst/AR[0]
    SLICE_X56Y77         FDCE                                         f  clkdiv_inst/div_res_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.799     2.284    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[2]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.152ns (11.574%)  route 1.158ns (88.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          1.158     1.310    clkdiv_inst/AR[0]
    SLICE_X56Y77         FDCE                                         f  clkdiv_inst/div_res_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.799     2.284    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[3]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.152ns (11.188%)  route 1.203ns (88.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          1.203     1.355    clkdiv_inst/AR[0]
    SLICE_X56Y79         FDCE                                         f  clkdiv_inst/div_res_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.801     2.286    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[10]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.152ns (11.188%)  route 1.203ns (88.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          1.203     1.355    clkdiv_inst/AR[0]
    SLICE_X56Y79         FDCE                                         f  clkdiv_inst/div_res_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.801     2.286    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[8]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.152ns (11.188%)  route 1.203ns (88.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          1.203     1.355    clkdiv_inst/AR[0]
    SLICE_X56Y79         FDCE                                         f  clkdiv_inst/div_res_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.801     2.286    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[9]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.404ns  (logic 0.152ns (10.796%)  route 1.252ns (89.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          1.252     1.404    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.800     2.285    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[4]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.404ns  (logic 0.152ns (10.796%)  route 1.252ns (89.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          1.252     1.404    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.800     2.285    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[5]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.404ns  (logic 0.152ns (10.796%)  route 1.252ns (89.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          1.252     1.404    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.800     2.285    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[6]/C





