<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Sep  4 19:49:48 2022" VIVADOVERSION="2022.1">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:basys3:part0:1.2" DEVICE="7a35t" NAME="tdp11" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pc_0" PORT="rst"/>
        <CONNECTION INSTANCE="sp_0" PORT="rst"/>
        <CONNECTION INSTANCE="reg_3" PORT="rst"/>
        <CONNECTION INSTANCE="reg_4" PORT="rst"/>
        <CONNECTION INSTANCE="reg_0" PORT="rst"/>
        <CONNECTION INSTANCE="reg_1" PORT="rst"/>
        <CONNECTION INSTANCE="reg_5" PORT="rst"/>
        <CONNECTION INSTANCE="reg_7" PORT="rst"/>
        <CONNECTION INSTANCE="reg_6" PORT="rst"/>
        <CONNECTION INSTANCE="reg_2" PORT="rst"/>
        <CONNECTION INSTANCE="control" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="main_bus_debug" RIGHT="0" SIGIS="undef" SIGNAME="main_bus_output">
      <CONNECTIONS>
        <CONNECTION INSTANCE="main_bus" PORT="output"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="address_bus_debug" RIGHT="0" SIGIS="undef" SIGNAME="address_bus_output">
      <CONNECTIONS>
        <CONNECTION INSTANCE="address_bus" PORT="output"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="pc_debug" RIGHT="0" SIGIS="undef" SIGNAME="pc_0_output">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pc_0" PORT="output"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="sp_debug" RIGHT="0" SIGIS="undef" SIGNAME="sp_0_output">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sp_0" PORT="output"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="memory_debug" RIGHT="0" SIGIS="undef" SIGNAME="memory_output">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory" PORT="output"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="alu_debug" RIGHT="0" SIGIS="undef" SIGNAME="alu_output">
      <CONNECTIONS>
        <CONNECTION INSTANCE="alu" PORT="output"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clock" SIGIS="undef" SIGNAME="External_Ports_clock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="lhs" PORT="clk"/>
        <CONNECTION INSTANCE="rhs" PORT="clk"/>
        <CONNECTION INSTANCE="main_bus" PORT="clk"/>
        <CONNECTION INSTANCE="alu" PORT="clk"/>
        <CONNECTION INSTANCE="address_bus" PORT="clk"/>
        <CONNECTION INSTANCE="we_registers_0" PORT="clk"/>
        <CONNECTION INSTANCE="pc_0" PORT="clk"/>
        <CONNECTION INSTANCE="sp_0" PORT="clk"/>
        <CONNECTION INSTANCE="reg_3" PORT="clk"/>
        <CONNECTION INSTANCE="reg_4" PORT="clk"/>
        <CONNECTION INSTANCE="reg_0" PORT="clk"/>
        <CONNECTION INSTANCE="reg_1" PORT="clk"/>
        <CONNECTION INSTANCE="reg_5" PORT="clk"/>
        <CONNECTION INSTANCE="reg_7" PORT="clk"/>
        <CONNECTION INSTANCE="reg_6" PORT="clk"/>
        <CONNECTION INSTANCE="reg_2" PORT="clk"/>
        <CONNECTION INSTANCE="control" PORT="clk"/>
        <CONNECTION INSTANCE="memory" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/address_bus" HWVERSION="1.0" INSTANCE="address_bus" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="address_bus" VLNV="xilinx.com:module_ref:address_bus:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_address_bus_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pc_sel" SIGIS="undef" SIGNAME="control_addr_pc_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="addr_pc_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sp_sel" SIGIS="undef" SIGNAME="control_addr_sp_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="addr_sp_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="control_sel" SIGIS="undef" SIGNAME="control_addr_control_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="addr_control_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="reg_sel" RIGHT="0" SIGIS="undef" SIGNAME="control_addr_reg_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="addr_reg_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="pc_0_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_0" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="sp" RIGHT="0" SIGIS="undef" SIGNAME="sp_0_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sp_0" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="control" RIGHT="0" SIGIS="undef" SIGNAME="control_output_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="output_imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r0" RIGHT="0" SIGIS="undef" SIGNAME="reg_3_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_3" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r1" RIGHT="0" SIGIS="undef" SIGNAME="reg_4_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_4" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r2" RIGHT="0" SIGIS="undef" SIGNAME="reg_0_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_0" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r3" RIGHT="0" SIGIS="undef" SIGNAME="reg_1_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_1" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r4" RIGHT="0" SIGIS="undef" SIGNAME="reg_5_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_5" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r5" RIGHT="0" SIGIS="undef" SIGNAME="reg_7_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_7" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r6" RIGHT="0" SIGIS="undef" SIGNAME="reg_6_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_6" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r7" RIGHT="0" SIGIS="undef" SIGNAME="reg_2_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_2" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="address_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="address_bus_debug"/>
            <CONNECTION INSTANCE="pc_0" PORT="input"/>
            <CONNECTION INSTANCE="memory" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/alu" HWVERSION="1.0" INSTANCE="alu" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="alu" VLNV="xilinx.com:module_ref:alu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_alu_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="rhs" RIGHT="0" SIGIS="undef" SIGNAME="rhs_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rhs" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="lhs" RIGHT="0" SIGIS="undef" SIGNAME="lhs_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lhs" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="op" RIGHT="0" SIGIS="undef" SIGNAME="control_alu_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="alu_op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="alu_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="alu"/>
            <CONNECTION INSTANCE="External_Ports" PORT="alu_debug"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="z" SIGIS="undef" SIGNAME="alu_z">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="z"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="g" SIGIS="undef" SIGNAME="alu_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="l" SIGIS="undef" SIGNAME="alu_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c" SIGIS="undef" SIGNAME="alu_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/control" HWVERSION="1.0" INSTANCE="control" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="control" VLNV="xilinx.com:module_ref:control:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_control_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="memory_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="z" SIGIS="undef" SIGNAME="alu_z">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu" PORT="z"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="g" SIGIS="undef" SIGNAME="alu_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="l" SIGIS="undef" SIGNAME="alu_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu" PORT="l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="alu_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu" PORT="c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mem_we" SIGIS="undef" SIGNAME="control_mem_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pc_inc" SIGIS="undef" SIGNAME="control_pc_inc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_0" PORT="inc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pc_load" SIGIS="undef" SIGNAME="control_pc_load">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_0" PORT="load"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sp_inc" SIGIS="undef" SIGNAME="control_sp_inc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sp_0" PORT="inc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sp_decr" SIGIS="undef" SIGNAME="control_sp_decr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sp_0" PORT="decr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="alu_op" RIGHT="0" SIGIS="undef" SIGNAME="control_alu_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu" PORT="op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="reg_we" RIGHT="0" SIGIS="undef" SIGNAME="control_reg_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="reg_we_l" RIGHT="0" SIGIS="undef" SIGNAME="control_reg_we_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="we_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="reg_we_m" RIGHT="0" SIGIS="undef" SIGNAME="control_reg_we_m">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="we_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="main_alu_sel" SIGIS="undef" SIGNAME="control_main_alu_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="alu_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="main_mem_sel" SIGIS="undef" SIGNAME="control_main_mem_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="mem_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="main_control_sel" SIGIS="undef" SIGNAME="control_main_control_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="control_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="main_reg_sel" RIGHT="0" SIGIS="undef" SIGNAME="control_main_reg_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="reg_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="main_reg_l_sel" RIGHT="0" SIGIS="undef" SIGNAME="control_main_reg_l_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="reg_sel_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="main_reg_m_sel" RIGHT="0" SIGIS="undef" SIGNAME="control_main_reg_m_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="reg_sel_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="addr_pc_sel" SIGIS="undef" SIGNAME="control_addr_pc_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="address_bus" PORT="pc_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="addr_sp_sel" SIGIS="undef" SIGNAME="control_addr_sp_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="address_bus" PORT="sp_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="addr_reg_sel" RIGHT="0" SIGIS="undef" SIGNAME="control_addr_reg_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="address_bus" PORT="reg_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="addr_control_sel" SIGIS="undef" SIGNAME="control_addr_control_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="address_bus" PORT="control_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="alu_rhs_sel" RIGHT="0" SIGIS="undef" SIGNAME="control_alu_rhs_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rhs" PORT="reg_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="alu_lhs_sel" RIGHT="0" SIGIS="undef" SIGNAME="control_alu_lhs_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lhs" PORT="reg_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output_imm" RIGHT="0" SIGIS="undef" SIGNAME="control_output_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="control"/>
            <CONNECTION INSTANCE="address_bus" PORT="control"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="current_opcode" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/lhs" HWVERSION="1.0" INSTANCE="lhs" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="alu_bus" VLNV="xilinx.com:module_ref:alu_bus:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_alu_bus_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="reg_sel" RIGHT="0" SIGIS="undef" SIGNAME="control_alu_lhs_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="alu_lhs_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r0" RIGHT="0" SIGIS="undef" SIGNAME="reg_3_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_3" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r1" RIGHT="0" SIGIS="undef" SIGNAME="reg_4_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_4" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r2" RIGHT="0" SIGIS="undef" SIGNAME="reg_0_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_0" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r3" RIGHT="0" SIGIS="undef" SIGNAME="reg_1_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_1" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r4" RIGHT="0" SIGIS="undef" SIGNAME="reg_5_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_5" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r5" RIGHT="0" SIGIS="undef" SIGNAME="reg_7_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_7" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r6" RIGHT="0" SIGIS="undef" SIGNAME="reg_6_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_6" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r7" RIGHT="0" SIGIS="undef" SIGNAME="reg_2_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_2" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="lhs_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu" PORT="lhs"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/main_bus" HWVERSION="1.0" INSTANCE="main_bus" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="main_bus" VLNV="xilinx.com:module_ref:main_bus:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_main_bus_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="reg_sel" RIGHT="0" SIGIS="undef" SIGNAME="control_main_reg_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="main_reg_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="reg_sel_l" RIGHT="0" SIGIS="undef" SIGNAME="control_main_reg_l_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="main_reg_l_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="reg_sel_m" RIGHT="0" SIGIS="undef" SIGNAME="control_main_reg_m_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="main_reg_m_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_sel" SIGIS="undef" SIGNAME="control_main_mem_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="main_mem_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="alu_sel" SIGIS="undef" SIGNAME="control_main_alu_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="main_alu_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="control_sel" SIGIS="undef" SIGNAME="control_main_control_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="main_control_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r0" RIGHT="0" SIGIS="undef" SIGNAME="reg_3_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_3" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r1" RIGHT="0" SIGIS="undef" SIGNAME="reg_4_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_4" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r2" RIGHT="0" SIGIS="undef" SIGNAME="reg_0_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_0" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r3" RIGHT="0" SIGIS="undef" SIGNAME="reg_1_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_1" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r4" RIGHT="0" SIGIS="undef" SIGNAME="reg_5_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_5" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r5" RIGHT="0" SIGIS="undef" SIGNAME="reg_7_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_7" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r6" RIGHT="0" SIGIS="undef" SIGNAME="reg_6_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_6" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r7" RIGHT="0" SIGIS="undef" SIGNAME="reg_2_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_2" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="alu" RIGHT="0" SIGIS="undef" SIGNAME="alu_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="control" RIGHT="0" SIGIS="undef" SIGNAME="control_output_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="output_imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="mem" RIGHT="0" SIGIS="undef" SIGNAME="memory_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="main_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice" PORT="Din"/>
            <CONNECTION INSTANCE="External_Ports" PORT="main_bus_debug"/>
            <CONNECTION INSTANCE="reg_3" PORT="input"/>
            <CONNECTION INSTANCE="reg_4" PORT="input"/>
            <CONNECTION INSTANCE="reg_0" PORT="input"/>
            <CONNECTION INSTANCE="reg_1" PORT="input"/>
            <CONNECTION INSTANCE="reg_5" PORT="input"/>
            <CONNECTION INSTANCE="reg_7" PORT="input"/>
            <CONNECTION INSTANCE="reg_6" PORT="input"/>
            <CONNECTION INSTANCE="reg_2" PORT="input"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/memory" HWVERSION="1.0" INSTANCE="memory" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memory" VLNV="xilinx.com:module_ref:memory:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_memory_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="control_mem_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="mem_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="address_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="address_bus" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="data" RIGHT="0" SIGIS="undef" SIGNAME="slice_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="memory_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="mem"/>
            <CONNECTION INSTANCE="External_Ports" PORT="memory_debug"/>
            <CONNECTION INSTANCE="control" PORT="input"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pc_0" HWVERSION="1.0" INSTANCE="pc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pc" VLNV="xilinx.com:module_ref:pc:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_pc_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inc" SIGIS="undef" SIGNAME="control_pc_inc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="pc_inc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="load" SIGIS="undef" SIGNAME="control_pc_load">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="pc_load"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="address_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="address_bus" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="pc_0_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="address_bus" PORT="pc"/>
            <CONNECTION INSTANCE="External_Ports" PORT="pc_debug"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_0" HWVERSION="1.0" INSTANCE="reg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_reg_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="we_registers_0_r0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_m" SIGIS="undef" SIGNAME="we_registers_0_r0_m">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r0_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_l" SIGIS="undef" SIGNAME="we_registers_0_r0_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r0_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="main_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="reg_0_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rhs" PORT="r2"/>
            <CONNECTION INSTANCE="lhs" PORT="r2"/>
            <CONNECTION INSTANCE="main_bus" PORT="r2"/>
            <CONNECTION INSTANCE="address_bus" PORT="r2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_1" HWVERSION="1.0" INSTANCE="reg_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_reg_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="we_registers_0_r1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_m" SIGIS="undef" SIGNAME="we_registers_0_r1_m">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r1_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_l" SIGIS="undef" SIGNAME="we_registers_0_r1_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r1_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="main_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="reg_1_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rhs" PORT="r3"/>
            <CONNECTION INSTANCE="lhs" PORT="r3"/>
            <CONNECTION INSTANCE="main_bus" PORT="r3"/>
            <CONNECTION INSTANCE="address_bus" PORT="r3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_2" HWVERSION="1.0" INSTANCE="reg_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_reg_0_7"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="we_registers_0_r2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_m" SIGIS="undef" SIGNAME="we_registers_0_r2_m">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r2_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_l" SIGIS="undef" SIGNAME="we_registers_0_r2_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r2_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="main_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="reg_2_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rhs" PORT="r7"/>
            <CONNECTION INSTANCE="lhs" PORT="r7"/>
            <CONNECTION INSTANCE="main_bus" PORT="r7"/>
            <CONNECTION INSTANCE="address_bus" PORT="r7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_3" HWVERSION="1.0" INSTANCE="reg_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_reg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="we_registers_0_r3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_m" SIGIS="undef" SIGNAME="we_registers_0_r3_m">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r3_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_l" SIGIS="undef" SIGNAME="we_registers_0_r3_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r3_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="main_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="reg_3_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rhs" PORT="r0"/>
            <CONNECTION INSTANCE="lhs" PORT="r0"/>
            <CONNECTION INSTANCE="main_bus" PORT="r0"/>
            <CONNECTION INSTANCE="address_bus" PORT="r0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_4" HWVERSION="1.0" INSTANCE="reg_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_reg_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="we_registers_0_r4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_m" SIGIS="undef" SIGNAME="we_registers_0_r4_m">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r4_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_l" SIGIS="undef" SIGNAME="we_registers_0_r4_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r4_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="main_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="reg_4_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rhs" PORT="r1"/>
            <CONNECTION INSTANCE="lhs" PORT="r1"/>
            <CONNECTION INSTANCE="main_bus" PORT="r1"/>
            <CONNECTION INSTANCE="address_bus" PORT="r1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_5" HWVERSION="1.0" INSTANCE="reg_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_reg_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="we_registers_0_r5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_m" SIGIS="undef" SIGNAME="we_registers_0_r5_m">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r5_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_l" SIGIS="undef" SIGNAME="we_registers_0_r5_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r5_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="main_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="reg_5_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rhs" PORT="r4"/>
            <CONNECTION INSTANCE="lhs" PORT="r4"/>
            <CONNECTION INSTANCE="main_bus" PORT="r4"/>
            <CONNECTION INSTANCE="address_bus" PORT="r4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_6" HWVERSION="1.0" INSTANCE="reg_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_reg_0_6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="we_registers_0_r6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_m" SIGIS="undef" SIGNAME="we_registers_0_r6_m">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r6_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_l" SIGIS="undef" SIGNAME="we_registers_0_r6_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r6_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="main_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="reg_6_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rhs" PORT="r6"/>
            <CONNECTION INSTANCE="lhs" PORT="r6"/>
            <CONNECTION INSTANCE="main_bus" PORT="r6"/>
            <CONNECTION INSTANCE="address_bus" PORT="r6"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_7" HWVERSION="1.0" INSTANCE="reg_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_reg_0_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="we_registers_0_r7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_m" SIGIS="undef" SIGNAME="we_registers_0_r7_m">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r7_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_l" SIGIS="undef" SIGNAME="we_registers_0_r7_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_registers_0" PORT="r7_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="main_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="reg_7_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rhs" PORT="r5"/>
            <CONNECTION INSTANCE="lhs" PORT="r5"/>
            <CONNECTION INSTANCE="main_bus" PORT="r5"/>
            <CONNECTION INSTANCE="address_bus" PORT="r5"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rhs" HWVERSION="1.0" INSTANCE="rhs" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="alu_bus" VLNV="xilinx.com:module_ref:alu_bus:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_alu_bus_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="reg_sel" RIGHT="0" SIGIS="undef" SIGNAME="control_alu_rhs_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="alu_rhs_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r0" RIGHT="0" SIGIS="undef" SIGNAME="reg_3_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_3" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r1" RIGHT="0" SIGIS="undef" SIGNAME="reg_4_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_4" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r2" RIGHT="0" SIGIS="undef" SIGNAME="reg_0_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_0" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r3" RIGHT="0" SIGIS="undef" SIGNAME="reg_1_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_1" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r4" RIGHT="0" SIGIS="undef" SIGNAME="reg_5_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_5" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r5" RIGHT="0" SIGIS="undef" SIGNAME="reg_7_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_7" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r6" RIGHT="0" SIGIS="undef" SIGNAME="reg_6_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_6" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r7" RIGHT="0" SIGIS="undef" SIGNAME="reg_2_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_2" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="rhs_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu" PORT="rhs"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/slice" HWVERSION="1.0" INSTANCE="slice" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="main_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="slice_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory" PORT="data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sp_0" HWVERSION="1.0" INSTANCE="sp_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sp" VLNV="xilinx.com:module_ref:sp:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_sp_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inc" SIGIS="undef" SIGNAME="control_sp_inc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="sp_inc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="decr" SIGIS="undef" SIGNAME="control_sp_decr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="sp_decr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="sp_0_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="address_bus" PORT="sp"/>
            <CONNECTION INSTANCE="External_Ports" PORT="sp_debug"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/we_registers_0" HWVERSION="1.0" INSTANCE="we_registers_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="we_registers" VLNV="xilinx.com:module_ref:we_registers:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_we_registers_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="we" RIGHT="0" SIGIS="undef" SIGNAME="control_reg_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="reg_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="we_l" RIGHT="0" SIGIS="undef" SIGNAME="control_reg_we_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="reg_we_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="we_m" RIGHT="0" SIGIS="undef" SIGNAME="control_reg_we_m">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="reg_we_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r0" SIGIS="undef" SIGNAME="we_registers_0_r0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_0" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r0_m" SIGIS="undef" SIGNAME="we_registers_0_r0_m">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_0" PORT="we_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r0_l" SIGIS="undef" SIGNAME="we_registers_0_r0_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_0" PORT="we_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r1" SIGIS="undef" SIGNAME="we_registers_0_r1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_1" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r1_m" SIGIS="undef" SIGNAME="we_registers_0_r1_m">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_1" PORT="we_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r1_l" SIGIS="undef" SIGNAME="we_registers_0_r1_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_1" PORT="we_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r2" SIGIS="undef" SIGNAME="we_registers_0_r2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_2" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r2_m" SIGIS="undef" SIGNAME="we_registers_0_r2_m">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_2" PORT="we_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r2_l" SIGIS="undef" SIGNAME="we_registers_0_r2_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_2" PORT="we_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r3" SIGIS="undef" SIGNAME="we_registers_0_r3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_3" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r3_m" SIGIS="undef" SIGNAME="we_registers_0_r3_m">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_3" PORT="we_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r3_l" SIGIS="undef" SIGNAME="we_registers_0_r3_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_3" PORT="we_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r4" SIGIS="undef" SIGNAME="we_registers_0_r4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_4" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r4_m" SIGIS="undef" SIGNAME="we_registers_0_r4_m">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_4" PORT="we_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r4_l" SIGIS="undef" SIGNAME="we_registers_0_r4_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_4" PORT="we_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r5" SIGIS="undef" SIGNAME="we_registers_0_r5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_5" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r5_m" SIGIS="undef" SIGNAME="we_registers_0_r5_m">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_5" PORT="we_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r5_l" SIGIS="undef" SIGNAME="we_registers_0_r5_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_5" PORT="we_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r6" SIGIS="undef" SIGNAME="we_registers_0_r6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_6" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r6_m" SIGIS="undef" SIGNAME="we_registers_0_r6_m">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_6" PORT="we_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r6_l" SIGIS="undef" SIGNAME="we_registers_0_r6_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_6" PORT="we_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r7" SIGIS="undef" SIGNAME="we_registers_0_r7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_7" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r7_m" SIGIS="undef" SIGNAME="we_registers_0_r7_m">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_7" PORT="we_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r7_l" SIGIS="undef" SIGNAME="we_registers_0_r7_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_7" PORT="we_l"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
