# Verilog_projects_1
the verilog code for phase detector is given above which is simulated using xilinx vivado and the synthesis is carried out which given us a synthesised netlist
