

================================================================
== Vitis HLS Report for 'padv4'
================================================================
* Date:           Mon May  2 01:13:05 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.136 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_padv4_Pipeline_VITIS_LOOP_10_1_fu_115   |padv4_Pipeline_VITIS_LOOP_10_1   |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_padv4_Pipeline_VITIS_LOOP_203_1_fu_123  |padv4_Pipeline_VITIS_LOOP_203_1  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_padv4_Pipeline_VITIS_LOOP_209_2_fu_131  |padv4_Pipeline_VITIS_LOOP_209_2  |        3|        ?|  30.000 ns|         ?|    3|    ?|       no|
        |grp_padv4_Pipeline_VITIS_LOOP_215_3_fu_140  |padv4_Pipeline_VITIS_LOOP_215_3  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_padv4_Pipeline_VITIS_LOOP_223_4_fu_148  |padv4_Pipeline_VITIS_LOOP_223_4  |       66|       66|   0.660 us|  0.660 us|   66|   66|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    290|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     351|    790|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    193|    -|
|Register         |        -|    -|     254|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     605|   1273|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |grp_padv4_Pipeline_VITIS_LOOP_10_1_fu_115   |padv4_Pipeline_VITIS_LOOP_10_1   |        0|   0|  101|  184|    0|
    |grp_padv4_Pipeline_VITIS_LOOP_203_1_fu_123  |padv4_Pipeline_VITIS_LOOP_203_1  |        0|   0|   67|  158|    0|
    |grp_padv4_Pipeline_VITIS_LOOP_209_2_fu_131  |padv4_Pipeline_VITIS_LOOP_209_2  |        0|   0|   51|  127|    0|
    |grp_padv4_Pipeline_VITIS_LOOP_215_3_fu_140  |padv4_Pipeline_VITIS_LOOP_215_3  |        0|   0|  110|  220|    0|
    |grp_padv4_Pipeline_VITIS_LOOP_223_4_fu_148  |padv4_Pipeline_VITIS_LOOP_223_4  |        0|   0|   22|  101|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                       |                                 |        0|   0|  351|  790|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |              Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |message5binary_U  |padv4_message5binary_ROM_AUTO_1R  |        2|  0|   0|    0|  2617|    5|     1|        13085|
    +------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                  |        2|  0|   0|    0|  2617|    5|     1|        13085|
    +------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln213_1_fu_368_p2            |         +|   0|  0|  17|          17|          17|
    |add_ln213_fu_362_p2              |         +|   0|  0|  17|          17|          17|
    |add_ln224_fu_342_p2              |         +|   0|  0|  24|          17|          17|
    |add_ln226_fu_377_p2              |         +|   0|  0|  24|          17|          10|
    |blocksNeeded_fu_219_p2           |         +|   0|  0|  32|          25|           1|
    |sub_ln207_fu_187_p2              |         -|   0|  0|  31|           1|          24|
    |sub_ln213_1_fu_268_p2            |         -|   0|  0|  14|           1|           7|
    |sub_ln213_2_fu_300_p2            |         -|   0|  0|  16|           1|           9|
    |sub_ln213_3_fu_314_p2            |         -|   0|  0|  24|           1|          17|
    |sub_ln213_fu_252_p2              |         -|   0|  0|  23|           1|          16|
    |ap_block_state6_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln209_fu_225_p2             |      icmp|   0|  0|  18|          32|           1|
    |select_ln207_fu_207_p3           |    select|   0|  0|  24|           1|          24|
    |select_ln213_1_fu_320_p3         |    select|   0|  0|  17|           1|          17|
    |select_ln213_fu_284_p3           |    select|   0|  0|   7|           1|           7|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 290|         134|         185|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  57|         14|    1|         14|
    |ap_phi_mux_iter_0_lcssa_phi_fu_107_p4  |   9|          2|   32|         64|
    |iter_0_lcssa_reg_103                   |   9|          2|   32|         64|
    |message5binary_address0                |  13|          3|   12|         36|
    |message5binary_ce0                     |  13|          3|    1|          3|
    |messageBlocks_address0                 |  25|          6|   17|        102|
    |messageBlocks_ce0                      |  21|          5|    1|          5|
    |messageBlocks_d0                       |  25|          6|    5|         30|
    |messageBlocks_we0                      |  21|          5|    1|          5|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 193|         46|  102|        323|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |add_ln213_1_reg_459                                      |  17|   0|   17|          0|
    |add_ln224_reg_453                                        |  17|   0|   17|          0|
    |ap_CS_fsm                                                |  13|   0|   13|          0|
    |blocksNeeded_reg_429                                     |  25|   0|   25|          0|
    |grp_padv4_Pipeline_VITIS_LOOP_10_1_fu_115_ap_start_reg   |   1|   0|    1|          0|
    |grp_padv4_Pipeline_VITIS_LOOP_203_1_fu_123_ap_start_reg  |   1|   0|    1|          0|
    |grp_padv4_Pipeline_VITIS_LOOP_209_2_fu_131_ap_start_reg  |   1|   0|    1|          0|
    |grp_padv4_Pipeline_VITIS_LOOP_215_3_fu_140_ap_start_reg  |   1|   0|    1|          0|
    |grp_padv4_Pipeline_VITIS_LOOP_223_4_fu_148_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln209_reg_433                                       |   1|   0|    1|          0|
    |iter_0_lcssa_reg_103                                     |  32|   0|   32|          0|
    |p_cond_loc_fu_64                                         |   1|   0|    1|          0|
    |select_ln207_reg_423                                     |  24|   0|   24|          0|
    |select_ln213_1_reg_448                                   |  17|   0|   17|          0|
    |select_ln213_reg_442                                     |   7|   0|    7|          0|
    |sizeNeeded_3_loc_fu_72                                   |  32|   0|   32|          0|
    |sub_ln203_loc_fu_60                                      |  32|   0|   32|          0|
    |trunc_ln209_reg_437                                      |  31|   0|   31|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 254|   0|  254|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|          padv4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|          padv4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|          padv4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|          padv4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|          padv4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|          padv4|  return value|
|ap_return               |  out|   25|  ap_ctrl_hs|          padv4|  return value|
|messageBlocks_address0  |  out|   17|   ap_memory|  messageBlocks|         array|
|messageBlocks_ce0       |  out|    1|   ap_memory|  messageBlocks|         array|
|messageBlocks_we0       |  out|    1|   ap_memory|  messageBlocks|         array|
|messageBlocks_d0        |  out|    5|   ap_memory|  messageBlocks|         array|
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub_ln203_loc = alloca i64 1"   --->   Operation 14 'alloca' 'sub_ln203_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_cond_loc = alloca i64 1"   --->   Operation 15 'alloca' 'p_cond_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sizeNeeded_loc = alloca i64 1"   --->   Operation 16 'alloca' 'sizeNeeded_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sizeNeeded_3_loc = alloca i64 1"   --->   Operation 17 'alloca' 'sizeNeeded_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%strLength_loc = alloca i64 1"   --->   Operation 18 'alloca' 'strLength_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @padv4_Pipeline_VITIS_LOOP_10_1, i32 %strLength_loc, i32 %sizeNeeded_3_loc, i5 %message5binary"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.70>
ST_2 : Operation 20 [1/2] (2.70ns)   --->   "%call_ln0 = call void @padv4_Pipeline_VITIS_LOOP_10_1, i32 %strLength_loc, i32 %sizeNeeded_3_loc, i5 %message5binary"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 2.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%sizeNeeded_3_loc_load = load i32 %sizeNeeded_3_loc"   --->   Operation 21 'load' 'sizeNeeded_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (7.30ns)   --->   "%call_ln0 = call void @padv4_Pipeline_VITIS_LOOP_203_1, i32 %sizeNeeded_3_loc_load, i32 %sizeNeeded_loc, i1 %p_cond_loc, i32 %sub_ln203_loc"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 8.13>
ST_4 : Operation 23 [1/2] (8.13ns)   --->   "%call_ln0 = call void @padv4_Pipeline_VITIS_LOOP_203_1, i32 %sizeNeeded_3_loc_load, i32 %sizeNeeded_loc, i1 %p_cond_loc, i32 %sub_ln203_loc"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 8.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.48>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%strLength_loc_load = load i32 %strLength_loc"   --->   Operation 24 'load' 'strLength_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%sizeNeeded_loc_load = load i32 %sizeNeeded_loc"   --->   Operation 25 'load' 'sizeNeeded_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%p_cond_loc_load = load i1 %p_cond_loc"   --->   Operation 26 'load' 'p_cond_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%sub_ln203_loc_load = load i32 %sub_ln203_loc"   --->   Operation 27 'load' 'sub_ln203_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln207_1 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %sub_ln203_loc_load, i32 9, i32 31" [ECE418FinalProject/fullCode.c:207]   --->   Operation 28 'partselect' 'trunc_ln207_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i23 %trunc_ln207_1" [ECE418FinalProject/fullCode.c:207]   --->   Operation 29 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (2.38ns)   --->   "%sub_ln207 = sub i24 0, i24 %zext_ln207" [ECE418FinalProject/fullCode.c:207]   --->   Operation 30 'sub' 'sub_ln207' <Predicate = true> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln207_2 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %sizeNeeded_loc_load, i32 9, i32 31" [ECE418FinalProject/fullCode.c:207]   --->   Operation 31 'partselect' 'trunc_ln207_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln207_1 = zext i23 %trunc_ln207_2" [ECE418FinalProject/fullCode.c:207]   --->   Operation 32 'zext' 'zext_ln207_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.83ns)   --->   "%select_ln207 = select i1 %p_cond_loc_load, i24 %sub_ln207, i24 %zext_ln207_1" [ECE418FinalProject/fullCode.c:207]   --->   Operation 33 'select' 'select_ln207' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln207 = sext i24 %select_ln207" [ECE418FinalProject/fullCode.c:207]   --->   Operation 34 'sext' 'sext_ln207' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (2.42ns)   --->   "%blocksNeeded = add i25 %sext_ln207, i25 1" [ECE418FinalProject/fullCode.c:207]   --->   Operation 35 'add' 'blocksNeeded' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (2.43ns)   --->   "%icmp_ln209 = icmp_sgt  i32 %strLength_loc_load, i32 0" [ECE418FinalProject/fullCode.c:209]   --->   Operation 36 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (1.61ns)   --->   "%br_ln209 = br i1 %icmp_ln209, void %._crit_edge15, void %.lr.ph14" [ECE418FinalProject/fullCode.c:209]   --->   Operation 37 'br' 'br_ln209' <Predicate = true> <Delay = 1.61>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i32 %strLength_loc_load" [ECE418FinalProject/fullCode.c:209]   --->   Operation 38 'trunc' 'trunc_ln209' <Predicate = (icmp_ln209)> <Delay = 0.00>
ST_5 : Operation 39 [2/2] (4.04ns)   --->   "%call_ln209 = call void @padv4_Pipeline_VITIS_LOOP_209_2, i31 %trunc_ln209, i5 %messageBlocks, i5 %message5binary" [ECE418FinalProject/fullCode.c:209]   --->   Operation 39 'call' 'call_ln209' <Predicate = (icmp_ln209)> <Delay = 4.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.22>
ST_6 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln209 = call void @padv4_Pipeline_VITIS_LOOP_209_2, i31 %trunc_ln209, i5 %messageBlocks, i5 %message5binary" [ECE418FinalProject/fullCode.c:209]   --->   Operation 40 'call' 'call_ln209' <Predicate = (icmp_ln209)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 41 [1/1] (1.61ns)   --->   "%br_ln0 = br void %._crit_edge15"   --->   Operation 41 'br' 'br_ln0' <Predicate = (icmp_ln209)> <Delay = 1.61>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%iter_0_lcssa = phi i32 %strLength_loc_load, void %.lr.ph14, i32 0, void %codeRepl"   --->   Operation 42 'phi' 'iter_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln213 = trunc i32 %iter_0_lcssa" [ECE418FinalProject/fullCode.c:213]   --->   Operation 43 'trunc' 'trunc_ln213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln213_1 = trunc i32 %iter_0_lcssa" [ECE418FinalProject/fullCode.c:213]   --->   Operation 44 'trunc' 'trunc_ln213_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %iter_0_lcssa, i32 31" [ECE418FinalProject/fullCode.c:213]   --->   Operation 45 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (2.14ns)   --->   "%sub_ln213 = sub i16 0, i16 %trunc_ln213_1" [ECE418FinalProject/fullCode.c:213]   --->   Operation 46 'sub' 'sub_ln213' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln213_2 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %sub_ln213, i32 9, i32 15" [ECE418FinalProject/fullCode.c:213]   --->   Operation 47 'partselect' 'trunc_ln213_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (2.03ns)   --->   "%sub_ln213_1 = sub i7 0, i7 %trunc_ln213_2" [ECE418FinalProject/fullCode.c:213]   --->   Operation 48 'sub' 'sub_ln213_1' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln213_3 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %iter_0_lcssa, i32 9, i32 15" [ECE418FinalProject/fullCode.c:213]   --->   Operation 49 'partselect' 'trunc_ln213_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.99ns)   --->   "%select_ln213 = select i1 %tmp, i7 %sub_ln213_1, i7 %trunc_ln213_3" [ECE418FinalProject/fullCode.c:213]   --->   Operation 50 'select' 'select_ln213' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%p_and_f_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 0, i9 %trunc_ln213" [ECE418FinalProject/fullCode.c:213]   --->   Operation 51 'bitconcatenate' 'p_and_f_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (2.11ns)   --->   "%sub_ln213_2 = sub i9 0, i9 %trunc_ln213" [ECE418FinalProject/fullCode.c:213]   --->   Operation 52 'sub' 'sub_ln213_2' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%p_and_t3_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 0, i9 %sub_ln213_2" [ECE418FinalProject/fullCode.c:213]   --->   Operation 53 'bitconcatenate' 'p_and_t3_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (2.18ns)   --->   "%sub_ln213_3 = sub i17 0, i17 %p_and_t3_cast" [ECE418FinalProject/fullCode.c:213]   --->   Operation 54 'sub' 'sub_ln213_3' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (1.31ns)   --->   "%select_ln213_1 = select i1 %tmp, i17 %sub_ln213_3, i17 %p_and_f_cast" [ECE418FinalProject/fullCode.c:213]   --->   Operation 55 'select' 'select_ln213_1' <Predicate = true> <Delay = 1.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i24 %select_ln207" [ECE418FinalProject/fullCode.c:224]   --->   Operation 56 'trunc' 'trunc_ln224' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln224_1 = trunc i24 %select_ln207" [ECE418FinalProject/fullCode.c:224]   --->   Operation 57 'trunc' 'trunc_ln224_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_24_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %trunc_ln224_1, i9 0" [ECE418FinalProject/fullCode.c:224]   --->   Operation 58 'bitconcatenate' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (2.18ns)   --->   "%add_ln224 = add i17 %tmp_24_cast, i17 %trunc_ln224" [ECE418FinalProject/fullCode.c:224]   --->   Operation 59 'add' 'add_ln224' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.06>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i7 %select_ln213" [ECE418FinalProject/fullCode.c:213]   --->   Operation 60 'zext' 'zext_ln213' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 %select_ln213, i9 0" [ECE418FinalProject/fullCode.c:213]   --->   Operation 61 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln213_1 = zext i16 %tmp_s" [ECE418FinalProject/fullCode.c:213]   --->   Operation 62 'zext' 'zext_ln213_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213 = add i17 %zext_ln213_1, i17 %zext_ln213" [ECE418FinalProject/fullCode.c:213]   --->   Operation 63 'add' 'add_ln213' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 64 [1/1] (4.06ns) (root node of TernaryAdder)   --->   "%add_ln213_1 = add i17 %add_ln213, i17 %select_ln213_1" [ECE418FinalProject/fullCode.c:213]   --->   Operation 64 'add' 'add_ln213_1' <Predicate = true> <Delay = 4.06> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln213_2 = zext i17 %add_ln213_1" [ECE418FinalProject/fullCode.c:213]   --->   Operation 65 'zext' 'zext_ln213_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%messageBlocks_addr = getelementptr i5 %messageBlocks, i64 0, i64 %zext_ln213_2" [ECE418FinalProject/fullCode.c:213]   --->   Operation 66 'getelementptr' 'messageBlocks_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln213 = store i5 17, i17 %messageBlocks_addr" [ECE418FinalProject/fullCode.c:213]   --->   Operation 67 'store' 'store_ln213' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 65664> <RAM>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 68 [2/2] (7.30ns)   --->   "%call_ln0 = call void @padv4_Pipeline_VITIS_LOOP_215_3, i32 %iter_0_lcssa, i5 %messageBlocks"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln0 = call void @padv4_Pipeline_VITIS_LOOP_215_3, i32 %iter_0_lcssa, i5 %messageBlocks"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 70 [2/2] (0.00ns)   --->   "%call_ln224 = call void @padv4_Pipeline_VITIS_LOOP_223_4, i17 %add_ln224, i5 %messageBlocks, i5 %messageLengthInBinary2" [ECE418FinalProject/fullCode.c:224]   --->   Operation 70 'call' 'call_ln224' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln224 = call void @padv4_Pipeline_VITIS_LOOP_223_4, i17 %add_ln224, i5 %messageBlocks, i5 %messageLengthInBinary2" [ECE418FinalProject/fullCode.c:224]   --->   Operation 71 'call' 'call_ln224' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 5.43>
ST_13 : Operation 72 [1/1] (2.18ns)   --->   "%add_ln226 = add i17 %add_ln224, i17 512" [ECE418FinalProject/fullCode.c:226]   --->   Operation 72 'add' 'add_ln226' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i17 %add_ln226" [ECE418FinalProject/fullCode.c:226]   --->   Operation 73 'zext' 'zext_ln226' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%messageBlocks_addr_1 = getelementptr i5 %messageBlocks, i64 0, i64 %zext_ln226" [ECE418FinalProject/fullCode.c:226]   --->   Operation 74 'getelementptr' 'messageBlocks_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (3.25ns)   --->   "%store_ln226 = store i5 0, i17 %messageBlocks_addr_1" [ECE418FinalProject/fullCode.c:226]   --->   Operation 75 'store' 'store_ln226' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 65664> <RAM>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln234 = ret i25 %blocksNeeded" [ECE418FinalProject/fullCode.c:234]   --->   Operation 76 'ret' 'ret_ln234' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ messageBlocks]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ message5binary]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ messageLengthInBinary2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sub_ln203_loc         (alloca        ) [ 00111100000000]
p_cond_loc            (alloca        ) [ 00111100000000]
sizeNeeded_loc        (alloca        ) [ 00111100000000]
sizeNeeded_3_loc      (alloca        ) [ 01110000000000]
strLength_loc         (alloca        ) [ 01111100000000]
call_ln0              (call          ) [ 00000000000000]
sizeNeeded_3_loc_load (load          ) [ 00001000000000]
call_ln0              (call          ) [ 00000000000000]
strLength_loc_load    (load          ) [ 00000110000000]
sizeNeeded_loc_load   (load          ) [ 00000000000000]
p_cond_loc_load       (load          ) [ 00000000000000]
sub_ln203_loc_load    (load          ) [ 00000000000000]
trunc_ln207_1         (partselect    ) [ 00000000000000]
zext_ln207            (zext          ) [ 00000000000000]
sub_ln207             (sub           ) [ 00000000000000]
trunc_ln207_2         (partselect    ) [ 00000000000000]
zext_ln207_1          (zext          ) [ 00000000000000]
select_ln207          (select        ) [ 00000010000000]
sext_ln207            (sext          ) [ 00000000000000]
blocksNeeded          (add           ) [ 00000011111111]
icmp_ln209            (icmp          ) [ 00000110000000]
br_ln209              (br            ) [ 00000110000000]
trunc_ln209           (trunc         ) [ 00000010000000]
call_ln209            (call          ) [ 00000000000000]
br_ln0                (br            ) [ 00000000000000]
iter_0_lcssa          (phi           ) [ 00000011111000]
trunc_ln213           (trunc         ) [ 00000000000000]
trunc_ln213_1         (trunc         ) [ 00000000000000]
tmp                   (bitselect     ) [ 00000000000000]
sub_ln213             (sub           ) [ 00000000000000]
trunc_ln213_2         (partselect    ) [ 00000000000000]
sub_ln213_1           (sub           ) [ 00000000000000]
trunc_ln213_3         (partselect    ) [ 00000000000000]
select_ln213          (select        ) [ 00000001000000]
p_and_f_cast          (bitconcatenate) [ 00000000000000]
sub_ln213_2           (sub           ) [ 00000000000000]
p_and_t3_cast         (bitconcatenate) [ 00000000000000]
sub_ln213_3           (sub           ) [ 00000000000000]
select_ln213_1        (select        ) [ 00000001000000]
trunc_ln224           (trunc         ) [ 00000000000000]
trunc_ln224_1         (trunc         ) [ 00000000000000]
tmp_24_cast           (bitconcatenate) [ 00000000000000]
add_ln224             (add           ) [ 00000001111111]
zext_ln213            (zext          ) [ 00000000000000]
tmp_s                 (bitconcatenate) [ 00000000000000]
zext_ln213_1          (zext          ) [ 00000000000000]
add_ln213             (add           ) [ 00000000000000]
add_ln213_1           (add           ) [ 00000000100000]
zext_ln213_2          (zext          ) [ 00000000000000]
messageBlocks_addr    (getelementptr ) [ 00000000000000]
store_ln213           (store         ) [ 00000000000000]
call_ln0              (call          ) [ 00000000000000]
call_ln224            (call          ) [ 00000000000000]
add_ln226             (add           ) [ 00000000000000]
zext_ln226            (zext          ) [ 00000000000000]
messageBlocks_addr_1  (getelementptr ) [ 00000000000000]
store_ln226           (store         ) [ 00000000000000]
ret_ln234             (ret           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="messageBlocks">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="messageBlocks"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="message5binary">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="message5binary"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="messageLengthInBinary2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="messageLengthInBinary2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padv4_Pipeline_VITIS_LOOP_10_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padv4_Pipeline_VITIS_LOOP_203_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padv4_Pipeline_VITIS_LOOP_209_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i7.i9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padv4_Pipeline_VITIS_LOOP_215_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padv4_Pipeline_VITIS_LOOP_223_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="sub_ln203_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sub_ln203_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_cond_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_cond_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sizeNeeded_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sizeNeeded_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sizeNeeded_3_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sizeNeeded_3_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="strLength_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="strLength_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="messageBlocks_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="17" slack="0"/>
<pin id="84" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="messageBlocks_addr/8 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="17" slack="0"/>
<pin id="89" dir="0" index="1" bw="5" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/8 store_ln226/13 "/>
</bind>
</comp>

<comp id="94" class="1004" name="messageBlocks_addr_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="17" slack="0"/>
<pin id="98" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="messageBlocks_addr_1/13 "/>
</bind>
</comp>

<comp id="103" class="1005" name="iter_0_lcssa_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iter_0_lcssa (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="iter_0_lcssa_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="1" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter_0_lcssa/6 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_padv4_Pipeline_VITIS_LOOP_10_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="32" slack="0"/>
<pin id="119" dir="0" index="3" bw="5" slack="0"/>
<pin id="120" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_padv4_Pipeline_VITIS_LOOP_203_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="32" slack="2"/>
<pin id="127" dir="0" index="3" bw="1" slack="2"/>
<pin id="128" dir="0" index="4" bw="32" slack="2"/>
<pin id="129" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_padv4_Pipeline_VITIS_LOOP_209_2_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="31" slack="0"/>
<pin id="134" dir="0" index="2" bw="5" slack="0"/>
<pin id="135" dir="0" index="3" bw="5" slack="0"/>
<pin id="136" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln209/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_padv4_Pipeline_VITIS_LOOP_215_3_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="3"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_padv4_Pipeline_VITIS_LOOP_223_4_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="17" slack="5"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="0" index="3" bw="5" slack="0"/>
<pin id="153" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln224/11 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sizeNeeded_3_loc_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="2"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sizeNeeded_3_loc_load/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="strLength_loc_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="4"/>
<pin id="163" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="strLength_loc_load/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sizeNeeded_loc_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="4"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sizeNeeded_loc_load/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_cond_loc_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="4"/>
<pin id="169" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_cond_loc_load/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sub_ln203_loc_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="4"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sub_ln203_loc_load/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln207_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="23" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="0" index="3" bw="6" slack="0"/>
<pin id="178" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln207_1/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln207_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="23" slack="0"/>
<pin id="185" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln207/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sub_ln207_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="23" slack="0"/>
<pin id="190" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln207/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln207_2_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="23" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="0" index="3" bw="6" slack="0"/>
<pin id="198" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln207_2/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln207_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="23" slack="0"/>
<pin id="205" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln207_1/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="select_ln207_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="24" slack="0"/>
<pin id="210" dir="0" index="2" bw="24" slack="0"/>
<pin id="211" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln207/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sext_ln207_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="24" slack="0"/>
<pin id="217" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln207/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="blocksNeeded_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="24" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="25" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="blocksNeeded/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln209_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln209/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln209_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln209/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln213_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln213/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln213_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln213_1/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sub_ln213_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="trunc_ln213_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="0"/>
<pin id="261" dir="0" index="2" bw="5" slack="0"/>
<pin id="262" dir="0" index="3" bw="5" slack="0"/>
<pin id="263" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln213_2/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sub_ln213_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="7" slack="0"/>
<pin id="271" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213_1/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln213_3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="5" slack="0"/>
<pin id="278" dir="0" index="3" bw="5" slack="0"/>
<pin id="279" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln213_3/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln213_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="7" slack="0"/>
<pin id="287" dir="0" index="2" bw="7" slack="0"/>
<pin id="288" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln213/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_and_f_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="17" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="9" slack="0"/>
<pin id="296" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_and_f_cast/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sub_ln213_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="9" slack="0"/>
<pin id="303" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213_2/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_and_t3_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="17" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="9" slack="0"/>
<pin id="310" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_and_t3_cast/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sub_ln213_3_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="17" slack="0"/>
<pin id="317" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213_3/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln213_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="17" slack="0"/>
<pin id="323" dir="0" index="2" bw="17" slack="0"/>
<pin id="324" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln213_1/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln224_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="24" slack="1"/>
<pin id="330" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln224/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln224_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="24" slack="1"/>
<pin id="333" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln224_1/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_24_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="17" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24_cast/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln224_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="17" slack="0"/>
<pin id="344" dir="0" index="1" bw="17" slack="0"/>
<pin id="345" dir="1" index="2" bw="17" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln224/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln213_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="1"/>
<pin id="350" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213/7 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_s_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="0" index="1" bw="7" slack="1"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln213_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213_1/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln213_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="7" slack="0"/>
<pin id="365" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln213_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="17" slack="0"/>
<pin id="370" dir="0" index="1" bw="17" slack="1"/>
<pin id="371" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213_1/7 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln213_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="17" slack="1"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213_2/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln226_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="17" slack="7"/>
<pin id="379" dir="0" index="1" bw="11" slack="0"/>
<pin id="380" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln226/13 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln226_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="17" slack="0"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln226/13 "/>
</bind>
</comp>

<comp id="387" class="1005" name="sub_ln203_loc_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="2"/>
<pin id="389" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln203_loc "/>
</bind>
</comp>

<comp id="393" class="1005" name="p_cond_loc_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="2"/>
<pin id="395" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_cond_loc "/>
</bind>
</comp>

<comp id="399" class="1005" name="sizeNeeded_loc_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="2"/>
<pin id="401" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sizeNeeded_loc "/>
</bind>
</comp>

<comp id="405" class="1005" name="sizeNeeded_3_loc_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sizeNeeded_3_loc "/>
</bind>
</comp>

<comp id="411" class="1005" name="strLength_loc_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="strLength_loc "/>
</bind>
</comp>

<comp id="423" class="1005" name="select_ln207_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="24" slack="1"/>
<pin id="425" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln207 "/>
</bind>
</comp>

<comp id="429" class="1005" name="blocksNeeded_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="25" slack="8"/>
<pin id="431" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opset="blocksNeeded "/>
</bind>
</comp>

<comp id="433" class="1005" name="icmp_ln209_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="1"/>
<pin id="435" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln209 "/>
</bind>
</comp>

<comp id="437" class="1005" name="trunc_ln209_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="31" slack="1"/>
<pin id="439" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln209 "/>
</bind>
</comp>

<comp id="442" class="1005" name="select_ln213_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="7" slack="1"/>
<pin id="444" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln213 "/>
</bind>
</comp>

<comp id="448" class="1005" name="select_ln213_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="17" slack="1"/>
<pin id="450" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="select_ln213_1 "/>
</bind>
</comp>

<comp id="453" class="1005" name="add_ln224_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="17" slack="5"/>
<pin id="455" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opset="add_ln224 "/>
</bind>
</comp>

<comp id="459" class="1005" name="add_ln213_1_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="17" slack="1"/>
<pin id="461" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln213_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="48" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="50" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="93"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="48" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="58" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="102"><net_src comp="94" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="114"><net_src comp="107" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="115" pin=3"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="103" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="154"><net_src comp="54" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="160"><net_src comp="157" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="186"><net_src comp="173" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="183" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="164" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="206"><net_src comp="193" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="167" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="187" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="203" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="207" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="20" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="161" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="22" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="161" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="239"><net_src comp="107" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="107" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="26" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="107" pin="4"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="28" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="240" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="30" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="14" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="272"><net_src comp="34" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="258" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="36" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="107" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="14" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="32" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="289"><net_src comp="244" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="268" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="274" pin="4"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="38" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="40" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="236" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="304"><net_src comp="42" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="236" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="40" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="300" pin="2"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="44" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="306" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="244" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="292" pin="3"/><net_sink comp="320" pin=2"/></net>

<net id="339"><net_src comp="38" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="331" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="42" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="334" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="328" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="356"><net_src comp="46" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="42" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="361"><net_src comp="351" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="348" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="373" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="381"><net_src comp="56" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="377" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="390"><net_src comp="60" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="123" pin=4"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="396"><net_src comp="64" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="123" pin=3"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="402"><net_src comp="68" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="408"><net_src comp="72" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="414"><net_src comp="76" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="426"><net_src comp="207" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="432"><net_src comp="219" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="225" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="231" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="445"><net_src comp="284" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="451"><net_src comp="320" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="456"><net_src comp="342" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="462"><net_src comp="368" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="373" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: messageBlocks | {5 6 8 9 10 11 12 13 }
	Port: message5binary | {}
	Port: messageLengthInBinary2 | {}
 - Input state : 
	Port: padv4 : message5binary | {1 2 5 6 }
	Port: padv4 : messageLengthInBinary2 | {11 12 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		call_ln0 : 1
	State 4
	State 5
		trunc_ln207_1 : 1
		zext_ln207 : 2
		sub_ln207 : 3
		trunc_ln207_2 : 1
		zext_ln207_1 : 2
		select_ln207 : 4
		sext_ln207 : 5
		blocksNeeded : 6
		icmp_ln209 : 1
		br_ln209 : 2
		trunc_ln209 : 1
		call_ln209 : 2
	State 6
		iter_0_lcssa : 1
		trunc_ln213 : 2
		trunc_ln213_1 : 2
		tmp : 2
		sub_ln213 : 3
		trunc_ln213_2 : 4
		sub_ln213_1 : 5
		trunc_ln213_3 : 2
		select_ln213 : 6
		p_and_f_cast : 3
		sub_ln213_2 : 3
		p_and_t3_cast : 4
		sub_ln213_3 : 5
		select_ln213_1 : 6
		tmp_24_cast : 1
		add_ln224 : 2
	State 7
		zext_ln213_1 : 1
		add_ln213 : 2
		add_ln213_1 : 3
	State 8
		messageBlocks_addr : 1
		store_ln213 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
		zext_ln226 : 1
		messageBlocks_addr_1 : 2
		store_ln226 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit              |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|
|          |  grp_padv4_Pipeline_VITIS_LOOP_10_1_fu_115 |   3.22  |   110   |   137   |
|          | grp_padv4_Pipeline_VITIS_LOOP_203_1_fu_123 |    0    |    64   |   116   |
|   call   | grp_padv4_Pipeline_VITIS_LOOP_209_2_fu_131 |   1.61  |    60   |    98   |
|          | grp_padv4_Pipeline_VITIS_LOOP_215_3_fu_140 |    0    |   106   |   178   |
|          | grp_padv4_Pipeline_VITIS_LOOP_223_4_fu_148 |   1.61  |    38   |    64   |
|----------|--------------------------------------------|---------|---------|---------|
|          |             blocksNeeded_fu_219            |    0    |    0    |    31   |
|          |              add_ln224_fu_342              |    0    |    0    |    24   |
|    add   |              add_ln213_fu_362              |    0    |    0    |    17   |
|          |             add_ln213_1_fu_368             |    0    |    0    |    17   |
|          |              add_ln226_fu_377              |    0    |    0    |    24   |
|----------|--------------------------------------------|---------|---------|---------|
|          |              sub_ln207_fu_187              |    0    |    0    |    30   |
|          |              sub_ln213_fu_252              |    0    |    0    |    23   |
|    sub   |             sub_ln213_1_fu_268             |    0    |    0    |    14   |
|          |             sub_ln213_2_fu_300             |    0    |    0    |    16   |
|          |             sub_ln213_3_fu_314             |    0    |    0    |    24   |
|----------|--------------------------------------------|---------|---------|---------|
|          |             select_ln207_fu_207            |    0    |    0    |    24   |
|  select  |             select_ln213_fu_284            |    0    |    0    |    7    |
|          |            select_ln213_1_fu_320           |    0    |    0    |    17   |
|----------|--------------------------------------------|---------|---------|---------|
|   icmp   |              icmp_ln209_fu_225             |    0    |    0    |    18   |
|----------|--------------------------------------------|---------|---------|---------|
|          |            trunc_ln207_1_fu_173            |    0    |    0    |    0    |
|partselect|            trunc_ln207_2_fu_193            |    0    |    0    |    0    |
|          |            trunc_ln213_2_fu_258            |    0    |    0    |    0    |
|          |            trunc_ln213_3_fu_274            |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |              zext_ln207_fu_183             |    0    |    0    |    0    |
|          |             zext_ln207_1_fu_203            |    0    |    0    |    0    |
|   zext   |              zext_ln213_fu_348             |    0    |    0    |    0    |
|          |             zext_ln213_1_fu_358            |    0    |    0    |    0    |
|          |             zext_ln213_2_fu_373            |    0    |    0    |    0    |
|          |              zext_ln226_fu_382             |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   sext   |              sext_ln207_fu_215             |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |             trunc_ln209_fu_231             |    0    |    0    |    0    |
|          |             trunc_ln213_fu_236             |    0    |    0    |    0    |
|   trunc  |            trunc_ln213_1_fu_240            |    0    |    0    |    0    |
|          |             trunc_ln224_fu_328             |    0    |    0    |    0    |
|          |            trunc_ln224_1_fu_331            |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
| bitselect|                 tmp_fu_244                 |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |             p_and_f_cast_fu_292            |    0    |    0    |    0    |
|bitconcatenate|            p_and_t3_cast_fu_306            |    0    |    0    |    0    |
|          |             tmp_24_cast_fu_334             |    0    |    0    |    0    |
|          |                tmp_s_fu_351                |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   Total  |                                            |   6.44  |   378   |   879   |
|----------|--------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln213_1_reg_459  |   17   |
|    add_ln224_reg_453   |   17   |
|  blocksNeeded_reg_429  |   25   |
|   icmp_ln209_reg_433   |    1   |
|  iter_0_lcssa_reg_103  |   32   |
|   p_cond_loc_reg_393   |    1   |
|  select_ln207_reg_423  |   24   |
| select_ln213_1_reg_448 |   17   |
|  select_ln213_reg_442  |    7   |
|sizeNeeded_3_loc_reg_405|   32   |
| sizeNeeded_loc_reg_399 |   32   |
|  strLength_loc_reg_411 |   32   |
|  sub_ln203_loc_reg_387 |   32   |
|   trunc_ln209_reg_437  |   31   |
+------------------------+--------+
|          Total         |   300  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_87              |  p0  |   2  |  17  |   34   ||    9    |
|              grp_access_fu_87              |  p1  |   2  |   5  |   10   |
|            iter_0_lcssa_reg_103            |  p0  |   2  |  32  |   64   ||    9    |
| grp_padv4_Pipeline_VITIS_LOOP_209_2_fu_131 |  p1  |   2  |  31  |   62   ||    9    |
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                   |      |      |      |   170  ||   6.44  ||    27   |
|--------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |   378  |   879  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   27   |
|  Register |    -   |   300  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   678  |   906  |
+-----------+--------+--------+--------+
