Total verification running time: 00:02:10
Result: Proved

[P4 + P4LTL->Boogie]:
P4LTL parsing result: ([]((AP((meta.local_metadata.is_completed == 0)) ==> (([](AP((meta.local_metadata.is_completed == 0)))) || (AP((meta.local_metadata.is_completed == 0)) U AP((meta.local_metadata.out_port == meta.local_metadata.pkt_par)))))))

P4LTL parsing result: ([](AP((valid(hdr.bfsTag) && ((meta.local_metadata.out_port != 0) || (meta.local_metadata.pkt_par != 0))))))

//#LTLProperty:
 ([]((AP((_p4ltl_1 == true)) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
//#LTLFairness:
 ([](AP((hdr.bfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
backend cpu time 0.037826 s
program cpu time 0.589361 s

[Boogie Line Num]
1092 /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl

[Boogie->Verified Result]:
This is Ultimate 0.2.2-P4LTL-348d754-m
[2023-01-16 05:14:06,629 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2023-01-16 05:14:06,636 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2023-01-16 05:14:06,740 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2023-01-16 05:14:06,740 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2023-01-16 05:14:06,744 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2023-01-16 05:14:06,746 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2023-01-16 05:14:06,748 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2023-01-16 05:14:06,752 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2023-01-16 05:14:06,754 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2023-01-16 05:14:06,756 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2023-01-16 05:14:06,758 INFO  L184        SettingsManager]: BÃ¼chi Program Product provides no preferences, ignoring...
[2023-01-16 05:14:06,758 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2023-01-16 05:14:06,760 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2023-01-16 05:14:06,761 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2023-01-16 05:14:06,763 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2023-01-16 05:14:06,765 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2023-01-16 05:14:06,766 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2023-01-16 05:14:06,768 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2023-01-16 05:14:06,770 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2023-01-16 05:14:06,771 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2023-01-16 05:14:06,773 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2023-01-16 05:14:06,776 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2023-01-16 05:14:06,778 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2023-01-16 05:14:06,780 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2023-01-16 05:14:06,780 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2023-01-16 05:14:06,780 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2023-01-16 05:14:06,781 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2023-01-16 05:14:06,781 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2023-01-16 05:14:06,783 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2023-01-16 05:14:06,783 INFO  L181        SettingsManager]: Resetting ThufvLTL2Aut preferences to default values
[2023-01-16 05:14:06,784 INFO  L181        SettingsManager]: Resetting ThufvSpecLang preferences to default values
[2023-01-16 05:14:06,785 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2023-01-16 05:14:06,786 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2023-01-16 05:14:06,787 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2023-01-16 05:14:06,791 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2023-01-16 05:14:06,793 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2023-01-16 05:14:06,793 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2023-01-16 05:14:06,795 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2023-01-16 05:14:06,795 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2023-01-16 05:14:06,796 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2023-01-16 05:14:06,798 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2023-01-16 05:14:06,799 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2023-01-16 05:14:06,801 INFO  L101        SettingsManager]: Beginning loading settings from /home/p4ltl/Desktop/UP4LTL-linux/config/P4LTL.epf
[2023-01-16 05:14:06,814 INFO  L113        SettingsManager]: Loading preferences was successful
[2023-01-16 05:14:06,815 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2023-01-16 05:14:06,816 INFO  L136        SettingsManager]: Preferences of LTL2Aut differ from their defaults:
[2023-01-16 05:14:06,816 INFO  L138        SettingsManager]:  * Read property from file=true
[2023-01-16 05:14:06,816 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2023-01-16 05:14:06,816 INFO  L138        SettingsManager]:  * Minimize states using LBE with the strategy=NONE
[2023-01-16 05:14:06,816 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2023-01-16 05:14:06,817 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=Craig_TreeInterpolation
[2023-01-16 05:14:06,817 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2023-01-16 05:14:06,817 INFO  L138        SettingsManager]:  * Try twofold refinement=false
[2023-01-16 05:14:06,817 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2023-01-16 05:14:06,817 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2023-01-16 05:14:06,817 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2023-01-16 05:14:06,817 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=IGNORE
[2023-01-16 05:14:06,817 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=IGNORE
[2023-01-16 05:14:06,817 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=IGNORE
[2023-01-16 05:14:06,817 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2023-01-16 05:14:06,817 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=IGNORE
[2023-01-16 05:14:06,817 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2023-01-16 05:14:06,818 INFO  L138        SettingsManager]:  * Size of a code block=SingleStatement
[2023-01-16 05:14:06,818 INFO  L138        SettingsManager]:  * SMT solver=Internal_SMTInterpol
[2023-01-16 05:14:06,818 INFO  L138        SettingsManager]:  * Remove assume true statements=false
[2023-01-16 05:14:06,818 INFO  L136        SettingsManager]: Preferences of TraceAbstraction differ from their defaults:
[2023-01-16 05:14:06,818 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=FPandBP
[2023-01-16 05:14:06,818 INFO  L138        SettingsManager]:  * Trace refinement strategy=CAMEL
[2023-01-16 05:14:06,818 INFO  L138        SettingsManager]:  * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in
[2023-01-16 05:14:06,818 INFO  L138        SettingsManager]:  * SMT solver=External_ModelsAndUnsatCoreMode
[2023-01-16 05:14:06,819 INFO  L136        SettingsManager]: Preferences of Boogie Printer differ from their defaults:
[2023-01-16 05:14:06,819 INFO  L138        SettingsManager]:  * Dump path:=C:\Users\Greenie\Desktop\Project\P4LTL\trunk\examples\P4LTL
WARNING: An illegal reflective access operation has occurred
WARNING: Illegal reflective access by com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 (file:/home/p4ltl/Desktop/UP4LTL-linux/plugins/com.sun.xml.bind_2.2.0.v201505121915.jar) to method java.lang.ClassLoader.defineClass(java.lang.String,byte[],int,int)
WARNING: Please consider reporting this to the maintainers of com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1
WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations
WARNING: All illegal access operations will be denied in a future release
[2023-01-16 05:14:07,270 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2023-01-16 05:14:07,305 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2023-01-16 05:14:07,307 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2023-01-16 05:14:07,310 INFO  L271        PluginConnector]: Initializing Boogie PL CUP Parser...
[2023-01-16 05:14:07,312 INFO  L275        PluginConnector]: Boogie PL CUP Parser initialized
[2023-01-16 05:14:07,314 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl
[2023-01-16 05:14:07,314 INFO  L110           BoogieParser]: Parsing: '/home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl'
[2023-01-16 05:14:07,377 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2023-01-16 05:14:07,380 INFO  L131        ToolchainWalker]: Walking toolchain with 7 elements.
[2023-01-16 05:14:07,380 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2023-01-16 05:14:07,380 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2023-01-16 05:14:07,381 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2023-01-16 05:14:07,410 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 05:14:07" (1/1) ...
[2023-01-16 05:14:07,416 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 05:14:07" (1/1) ...
[2023-01-16 05:14:07,436 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 05:14:07" (1/1) ...
[2023-01-16 05:14:07,437 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 05:14:07" (1/1) ...
[2023-01-16 05:14:07,449 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 05:14:07" (1/1) ...
[2023-01-16 05:14:07,454 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 05:14:07" (1/1) ...
[2023-01-16 05:14:07,465 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 05:14:07" (1/1) ...
[2023-01-16 05:14:07,470 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2023-01-16 05:14:07,471 INFO  L113        PluginConnector]: ------------------------ThufvSpecLang----------------------------
[2023-01-16 05:14:07,471 INFO  L271        PluginConnector]: Initializing ThufvSpecLang...
[2023-01-16 05:14:07,478 INFO  L275        PluginConnector]: ThufvSpecLang initialized
[2023-01-16 05:14:07,486 INFO  L185        PluginConnector]: Executing the observer ThufvSpecLangObserver from plugin ThufvSpecLang for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 05:14:07" (1/1) ...
[2023-01-16 05:14:07,491 INFO  L184   hufvSpecLangObserver]: P4LTL Spec is: ([]((AP((_p4ltl_1 == true)) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
[2023-01-16 05:14:07,492 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([]((AP((_p4ltl_1 == true)) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
[2023-01-16 05:14:07,492 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([]((AP((_p4ltl_1 == true)) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
Token: (
Token: []
Token: (
Token: (
Token: AP
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: )
Token: ==>
Token: (
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: ||
Token: (
Token: AP
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: )
Token: U
Token: AP
Token: (
Token: (
Token: _p4ltl_0
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-01-16 05:14:07,509 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([]((AP((_p4ltl_1 == true)) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
[2023-01-16 05:14:07,509 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](( AP(_p4ltl_1==true) ==> ( ( [](AP(_p4ltl_1==true)) ) || ( AP(_p4ltl_1==true) U AP(_p4ltl_0==true) ) ) )) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.BinaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.BinaryTemporalOperator
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.BinaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-01-16 05:14:07,513 INFO  L218   hufvSpecLangObserver]: P4LTL Fairness Spec is: ([](AP((hdr.bfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
[2023-01-16 05:14:07,513 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([](AP((hdr.bfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
[2023-01-16 05:14:07,513 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([](AP((hdr.bfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: hdr.bfsTag.valid
Token: ==
Token: true
Token: &&
Token: (
Token: (
Token: _p4ltl_3
Token: ==
Token: true
Token: )
Token: ||
Token: (
Token: _p4ltl_2
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-01-16 05:14:07,514 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([](AP((hdr.bfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
[2023-01-16 05:14:07,515 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](AP(( hdr.bfsTag.valid==true && ( _p4ltl_3==true || _p4ltl_2==true ) ))) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-01-16 05:14:07,518 INFO  L288   hufvSpecLangObserver]: File already exists and will be overwritten: /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-01-16 05:14:07,518 INFO  L291   hufvSpecLangObserver]: Writing to file /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-01-16 05:14:07,525 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 05:14:07 PropertyContainer
[2023-01-16 05:14:07,525 INFO  L132        PluginConnector]: ------------------------ END ThufvSpecLang----------------------------
[2023-01-16 05:14:07,527 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2023-01-16 05:14:07,527 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2023-01-16 05:14:07,527 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2023-01-16 05:14:07,530 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 05:14:07" (1/2) ...
[2023-01-16 05:14:07,539 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 05:14:07,677 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_0 given in one single declaration
[2023-01-16 05:14:07,678 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_0
[2023-01-16 05:14:07,678 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_0
[2023-01-16 05:14:07,679 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_21 given in one single declaration
[2023-01-16 05:14:07,679 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_21
[2023-01-16 05:14:07,679 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_21
[2023-01-16 05:14:07,680 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_22 given in one single declaration
[2023-01-16 05:14:07,680 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_22
[2023-01-16 05:14:07,680 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_22
[2023-01-16 05:14:07,680 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_23 given in one single declaration
[2023-01-16 05:14:07,680 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_23
[2023-01-16 05:14:07,680 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_23
[2023-01-16 05:14:07,680 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_24 given in one single declaration
[2023-01-16 05:14:07,681 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_24
[2023-01-16 05:14:07,681 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_24
[2023-01-16 05:14:07,681 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_25 given in one single declaration
[2023-01-16 05:14:07,682 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_25
[2023-01-16 05:14:07,682 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_25
[2023-01-16 05:14:07,683 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_26 given in one single declaration
[2023-01-16 05:14:07,684 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_26
[2023-01-16 05:14:07,684 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_26
[2023-01-16 05:14:07,684 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_27 given in one single declaration
[2023-01-16 05:14:07,684 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_27
[2023-01-16 05:14:07,685 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_27
[2023-01-16 05:14:07,685 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_28 given in one single declaration
[2023-01-16 05:14:07,685 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_28
[2023-01-16 05:14:07,685 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_28
[2023-01-16 05:14:07,686 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_29 given in one single declaration
[2023-01-16 05:14:07,686 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_29
[2023-01-16 05:14:07,686 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_29
[2023-01-16 05:14:07,686 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_30 given in one single declaration
[2023-01-16 05:14:07,686 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_30
[2023-01-16 05:14:07,687 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_30
[2023-01-16 05:14:07,687 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_31 given in one single declaration
[2023-01-16 05:14:07,687 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_31
[2023-01-16 05:14:07,687 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_31
[2023-01-16 05:14:07,688 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_32 given in one single declaration
[2023-01-16 05:14:07,688 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_32
[2023-01-16 05:14:07,688 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_32
[2023-01-16 05:14:07,688 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_33 given in one single declaration
[2023-01-16 05:14:07,688 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_33
[2023-01-16 05:14:07,689 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_33
[2023-01-16 05:14:07,689 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_34 given in one single declaration
[2023-01-16 05:14:07,689 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_34
[2023-01-16 05:14:07,689 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_34
[2023-01-16 05:14:07,689 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_35 given in one single declaration
[2023-01-16 05:14:07,689 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_35
[2023-01-16 05:14:07,689 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_35
[2023-01-16 05:14:07,689 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_36 given in one single declaration
[2023-01-16 05:14:07,689 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_36
[2023-01-16 05:14:07,689 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_36
[2023-01-16 05:14:07,689 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_37 given in one single declaration
[2023-01-16 05:14:07,689 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_37
[2023-01-16 05:14:07,690 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_37
[2023-01-16 05:14:07,690 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_38 given in one single declaration
[2023-01-16 05:14:07,690 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_38
[2023-01-16 05:14:07,690 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_38
[2023-01-16 05:14:07,690 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_39 given in one single declaration
[2023-01-16 05:14:07,690 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_39
[2023-01-16 05:14:07,690 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_39
[2023-01-16 05:14:07,690 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ULTIMATE.start given in one single declaration
[2023-01-16 05:14:07,690 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2023-01-16 05:14:07,690 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2023-01-16 05:14:07,690 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _check_out_failed.apply given in one single declaration
[2023-01-16 05:14:07,691 INFO  L130     BoogieDeclarations]: Found specification of procedure _check_out_failed.apply
[2023-01-16 05:14:07,691 INFO  L138     BoogieDeclarations]: Found implementation of procedure _check_out_failed.apply
[2023-01-16 05:14:07,691 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _check_outport_status.apply given in one single declaration
[2023-01-16 05:14:07,691 INFO  L130     BoogieDeclarations]: Found specification of procedure _check_outport_status.apply
[2023-01-16 05:14:07,691 INFO  L138     BoogieDeclarations]: Found implementation of procedure _check_outport_status.apply
[2023-01-16 05:14:07,692 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _curr_par_eq_neq_ingress.apply given in one single declaration
[2023-01-16 05:14:07,692 INFO  L130     BoogieDeclarations]: Found specification of procedure _curr_par_eq_neq_ingress.apply
[2023-01-16 05:14:07,692 INFO  L138     BoogieDeclarations]: Found implementation of procedure _curr_par_eq_neq_ingress.apply
[2023-01-16 05:14:07,692 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _curr_par_eq_zero.apply given in one single declaration
[2023-01-16 05:14:07,692 INFO  L130     BoogieDeclarations]: Found specification of procedure _curr_par_eq_zero.apply
[2023-01-16 05:14:07,692 INFO  L138     BoogieDeclarations]: Found implementation of procedure _curr_par_eq_zero.apply
[2023-01-16 05:14:07,693 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _curr_par_neq_in.apply given in one single declaration
[2023-01-16 05:14:07,693 INFO  L130     BoogieDeclarations]: Found specification of procedure _curr_par_neq_in.apply
[2023-01-16 05:14:07,693 INFO  L138     BoogieDeclarations]: Found implementation of procedure _curr_par_neq_in.apply
[2023-01-16 05:14:07,693 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _go_to_next_0 given in one single declaration
[2023-01-16 05:14:07,693 INFO  L130     BoogieDeclarations]: Found specification of procedure _go_to_next_0
[2023-01-16 05:14:07,693 INFO  L138     BoogieDeclarations]: Found implementation of procedure _go_to_next_0
[2023-01-16 05:14:07,693 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _hit_depth.apply given in one single declaration
[2023-01-16 05:14:07,693 INFO  L130     BoogieDeclarations]: Found specification of procedure _hit_depth.apply
[2023-01-16 05:14:07,693 INFO  L138     BoogieDeclarations]: Found implementation of procedure _hit_depth.apply
[2023-01-16 05:14:07,693 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _if_status.apply given in one single declaration
[2023-01-16 05:14:07,693 INFO  L130     BoogieDeclarations]: Found specification of procedure _if_status.apply
[2023-01-16 05:14:07,694 INFO  L138     BoogieDeclarations]: Found implementation of procedure _if_status.apply
[2023-01-16 05:14:07,694 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _jump_to_next.apply given in one single declaration
[2023-01-16 05:14:07,694 INFO  L130     BoogieDeclarations]: Found specification of procedure _jump_to_next.apply
[2023-01-16 05:14:07,694 INFO  L138     BoogieDeclarations]: Found implementation of procedure _jump_to_next.apply
[2023-01-16 05:14:07,694 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _next_outport_0 given in one single declaration
[2023-01-16 05:14:07,694 INFO  L130     BoogieDeclarations]: Found specification of procedure _next_outport_0
[2023-01-16 05:14:07,694 INFO  L138     BoogieDeclarations]: Found implementation of procedure _next_outport_0
[2023-01-16 05:14:07,694 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _out_eq_zero.apply given in one single declaration
[2023-01-16 05:14:07,694 INFO  L130     BoogieDeclarations]: Found specification of procedure _out_eq_zero.apply
[2023-01-16 05:14:07,694 INFO  L138     BoogieDeclarations]: Found implementation of procedure _out_eq_zero.apply
[2023-01-16 05:14:07,694 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _outport_to_parent_0 given in one single declaration
[2023-01-16 05:14:07,694 INFO  L130     BoogieDeclarations]: Found specification of procedure _outport_to_parent_0
[2023-01-16 05:14:07,695 INFO  L138     BoogieDeclarations]: Found implementation of procedure _outport_to_parent_0
[2023-01-16 05:14:07,695 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _parser_ParserImpl given in one single declaration
[2023-01-16 05:14:07,695 INFO  L130     BoogieDeclarations]: Found specification of procedure _parser_ParserImpl
[2023-01-16 05:14:07,695 INFO  L138     BoogieDeclarations]: Found implementation of procedure _parser_ParserImpl
[2023-01-16 05:14:07,695 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _send_to_parent_0 given in one single declaration
[2023-01-16 05:14:07,695 INFO  L130     BoogieDeclarations]: Found specification of procedure _send_to_parent_0
[2023-01-16 05:14:07,695 INFO  L138     BoogieDeclarations]: Found implementation of procedure _send_to_parent_0
[2023-01-16 05:14:07,695 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_egress_port.apply given in one single declaration
[2023-01-16 05:14:07,695 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_egress_port.apply
[2023-01-16 05:14:07,695 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_egress_port.apply
[2023-01-16 05:14:07,696 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_if_status_0 given in one single declaration
[2023-01-16 05:14:07,696 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_if_status_0
[2023-01-16 05:14:07,696 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_if_status_0
[2023-01-16 05:14:07,696 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_next_port_0 given in one single declaration
[2023-01-16 05:14:07,696 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_next_port_0
[2023-01-16 05:14:07,696 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_next_port_0
[2023-01-16 05:14:07,697 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_out_to_ingress_0 given in one single declaration
[2023-01-16 05:14:07,697 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_out_to_ingress_0
[2023-01-16 05:14:07,697 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_out_to_ingress_0
[2023-01-16 05:14:07,697 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_par_to_ingress_0 given in one single declaration
[2023-01-16 05:14:07,697 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_par_to_ingress_0
[2023-01-16 05:14:07,697 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_par_to_ingress_0
[2023-01-16 05:14:07,697 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_parent_out.apply given in one single declaration
[2023-01-16 05:14:07,697 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_parent_out.apply
[2023-01-16 05:14:07,697 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_parent_out.apply
[2023-01-16 05:14:07,697 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _skip_failures_0 given in one single declaration
[2023-01-16 05:14:07,697 INFO  L130     BoogieDeclarations]: Found specification of procedure _skip_failures_0
[2023-01-16 05:14:07,698 INFO  L138     BoogieDeclarations]: Found implementation of procedure _skip_failures_0
[2023-01-16 05:14:07,698 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _skip_parent_0 given in one single declaration
[2023-01-16 05:14:07,698 INFO  L130     BoogieDeclarations]: Found specification of procedure _skip_parent_0
[2023-01-16 05:14:07,698 INFO  L138     BoogieDeclarations]: Found implementation of procedure _skip_parent_0
[2023-01-16 05:14:07,698 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _start_from_one_0 given in one single declaration
[2023-01-16 05:14:07,698 INFO  L130     BoogieDeclarations]: Found specification of procedure _start_from_one_0
[2023-01-16 05:14:07,698 INFO  L138     BoogieDeclarations]: Found implementation of procedure _start_from_one_0
[2023-01-16 05:14:07,698 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _starting_port_meta_0 given in one single declaration
[2023-01-16 05:14:07,698 INFO  L130     BoogieDeclarations]: Found specification of procedure _starting_port_meta_0
[2023-01-16 05:14:07,699 INFO  L138     BoogieDeclarations]: Found implementation of procedure _starting_port_meta_0
[2023-01-16 05:14:07,699 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _to_parent.apply given in one single declaration
[2023-01-16 05:14:07,699 INFO  L130     BoogieDeclarations]: Found specification of procedure _to_parent.apply
[2023-01-16 05:14:07,699 INFO  L138     BoogieDeclarations]: Found implementation of procedure _to_parent.apply
[2023-01-16 05:14:07,699 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _try_next.apply given in one single declaration
[2023-01-16 05:14:07,699 INFO  L130     BoogieDeclarations]: Found specification of procedure _try_next.apply
[2023-01-16 05:14:07,699 INFO  L138     BoogieDeclarations]: Found implementation of procedure _try_next.apply
[2023-01-16 05:14:07,699 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _xor_outport_0 given in one single declaration
[2023-01-16 05:14:07,699 INFO  L130     BoogieDeclarations]: Found specification of procedure _xor_outport_0
[2023-01-16 05:14:07,700 INFO  L138     BoogieDeclarations]: Found implementation of procedure _xor_outport_0
[2023-01-16 05:14:07,700 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure accept given in one single declaration
[2023-01-16 05:14:07,700 INFO  L130     BoogieDeclarations]: Found specification of procedure accept
[2023-01-16 05:14:07,700 INFO  L138     BoogieDeclarations]: Found implementation of procedure accept
[2023-01-16 05:14:07,700 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure all_ports_status.write given in one single declaration
[2023-01-16 05:14:07,700 INFO  L130     BoogieDeclarations]: Found specification of procedure all_ports_status.write
[2023-01-16 05:14:07,700 INFO  L138     BoogieDeclarations]: Found implementation of procedure all_ports_status.write
[2023-01-16 05:14:07,700 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure computeChecksum given in one single declaration
[2023-01-16 05:14:07,700 INFO  L130     BoogieDeclarations]: Found specification of procedure computeChecksum
[2023-01-16 05:14:07,700 INFO  L138     BoogieDeclarations]: Found implementation of procedure computeChecksum
[2023-01-16 05:14:07,700 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure default_route_0.apply given in one single declaration
[2023-01-16 05:14:07,701 INFO  L130     BoogieDeclarations]: Found specification of procedure default_route_0.apply
[2023-01-16 05:14:07,701 INFO  L138     BoogieDeclarations]: Found implementation of procedure default_route_0.apply
[2023-01-16 05:14:07,701 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure egress given in one single declaration
[2023-01-16 05:14:07,701 INFO  L130     BoogieDeclarations]: Found specification of procedure egress
[2023-01-16 05:14:07,701 INFO  L138     BoogieDeclarations]: Found implementation of procedure egress
[2023-01-16 05:14:07,701 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure fwd given in one single declaration
[2023-01-16 05:14:07,701 INFO  L130     BoogieDeclarations]: Found specification of procedure fwd
[2023-01-16 05:14:07,701 INFO  L138     BoogieDeclarations]: Found implementation of procedure fwd
[2023-01-16 05:14:07,701 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure fwd_parent_0.apply given in one single declaration
[2023-01-16 05:14:07,701 INFO  L130     BoogieDeclarations]: Found specification of procedure fwd_parent_0.apply
[2023-01-16 05:14:07,701 INFO  L138     BoogieDeclarations]: Found implementation of procedure fwd_parent_0.apply
[2023-01-16 05:14:07,701 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure fwd_pkt_0.apply given in one single declaration
[2023-01-16 05:14:07,702 INFO  L130     BoogieDeclarations]: Found specification of procedure fwd_pkt_0.apply
[2023-01-16 05:14:07,702 INFO  L138     BoogieDeclarations]: Found implementation of procedure fwd_pkt_0.apply
[2023-01-16 05:14:07,702 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure havocProcedure given in one single declaration
[2023-01-16 05:14:07,702 INFO  L130     BoogieDeclarations]: Found specification of procedure havocProcedure
[2023-01-16 05:14:07,702 INFO  L138     BoogieDeclarations]: Found implementation of procedure havocProcedure
[2023-01-16 05:14:07,702 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ingress given in one single declaration
[2023-01-16 05:14:07,702 INFO  L130     BoogieDeclarations]: Found specification of procedure ingress
[2023-01-16 05:14:07,702 INFO  L138     BoogieDeclarations]: Found implementation of procedure ingress
[2023-01-16 05:14:07,702 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure main given in one single declaration
[2023-01-16 05:14:07,702 INFO  L130     BoogieDeclarations]: Found specification of procedure main
[2023-01-16 05:14:07,702 INFO  L138     BoogieDeclarations]: Found implementation of procedure main
[2023-01-16 05:14:07,702 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure mainProcedure given in one single declaration
[2023-01-16 05:14:07,703 INFO  L130     BoogieDeclarations]: Found specification of procedure mainProcedure
[2023-01-16 05:14:07,703 INFO  L138     BoogieDeclarations]: Found implementation of procedure mainProcedure
[2023-01-16 05:14:07,703 INFO  L130     BoogieDeclarations]: Found specification of procedure mark_to_drop
[2023-01-16 05:14:07,703 INFO  L130     BoogieDeclarations]: Found specification of procedure reject
[2023-01-16 05:14:07,703 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure send_in given in one single declaration
[2023-01-16 05:14:07,703 INFO  L130     BoogieDeclarations]: Found specification of procedure send_in
[2023-01-16 05:14:07,703 INFO  L138     BoogieDeclarations]: Found implementation of procedure send_in
[2023-01-16 05:14:07,703 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure send_in_ingress_0.apply given in one single declaration
[2023-01-16 05:14:07,703 INFO  L130     BoogieDeclarations]: Found specification of procedure send_in_ingress_0.apply
[2023-01-16 05:14:07,703 INFO  L138     BoogieDeclarations]: Found implementation of procedure send_in_ingress_0.apply
[2023-01-16 05:14:07,704 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure send_on_parent given in one single declaration
[2023-01-16 05:14:07,704 INFO  L130     BoogieDeclarations]: Found specification of procedure send_on_parent
[2023-01-16 05:14:07,704 INFO  L138     BoogieDeclarations]: Found implementation of procedure send_on_parent
[2023-01-16 05:14:07,704 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure send_parent_0.apply given in one single declaration
[2023-01-16 05:14:07,704 INFO  L130     BoogieDeclarations]: Found specification of procedure send_parent_0.apply
[2023-01-16 05:14:07,704 INFO  L138     BoogieDeclarations]: Found implementation of procedure send_parent_0.apply
[2023-01-16 05:14:07,704 INFO  L130     BoogieDeclarations]: Found specification of procedure setInvalid
[2023-01-16 05:14:07,704 INFO  L130     BoogieDeclarations]: Found specification of procedure setValid
[2023-01-16 05:14:07,704 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure set_bfs_tags given in one single declaration
[2023-01-16 05:14:07,704 INFO  L130     BoogieDeclarations]: Found specification of procedure set_bfs_tags
[2023-01-16 05:14:07,704 INFO  L138     BoogieDeclarations]: Found implementation of procedure set_bfs_tags
[2023-01-16 05:14:07,704 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure set_default_route given in one single declaration
[2023-01-16 05:14:07,704 INFO  L130     BoogieDeclarations]: Found specification of procedure set_default_route
[2023-01-16 05:14:07,704 INFO  L138     BoogieDeclarations]: Found implementation of procedure set_default_route
[2023-01-16 05:14:07,705 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure set_out_meta given in one single declaration
[2023-01-16 05:14:07,705 INFO  L130     BoogieDeclarations]: Found specification of procedure set_out_meta
[2023-01-16 05:14:07,705 INFO  L138     BoogieDeclarations]: Found implementation of procedure set_out_meta
[2023-01-16 05:14:07,705 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure set_out_port_0.apply given in one single declaration
[2023-01-16 05:14:07,705 INFO  L130     BoogieDeclarations]: Found specification of procedure set_out_port_0.apply
[2023-01-16 05:14:07,705 INFO  L138     BoogieDeclarations]: Found implementation of procedure set_out_port_0.apply
[2023-01-16 05:14:07,705 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure start given in one single declaration
[2023-01-16 05:14:07,706 INFO  L130     BoogieDeclarations]: Found specification of procedure start
[2023-01-16 05:14:07,706 INFO  L138     BoogieDeclarations]: Found implementation of procedure start
[2023-01-16 05:14:07,706 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure start_bfs_0.apply given in one single declaration
[2023-01-16 05:14:07,706 INFO  L130     BoogieDeclarations]: Found specification of procedure start_bfs_0.apply
[2023-01-16 05:14:07,706 INFO  L138     BoogieDeclarations]: Found implementation of procedure start_bfs_0.apply
[2023-01-16 05:14:07,706 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure towards_parent given in one single declaration
[2023-01-16 05:14:07,706 INFO  L130     BoogieDeclarations]: Found specification of procedure towards_parent
[2023-01-16 05:14:07,707 INFO  L138     BoogieDeclarations]: Found implementation of procedure towards_parent
[2023-01-16 05:14:07,707 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure verifyChecksum given in one single declaration
[2023-01-16 05:14:07,707 INFO  L130     BoogieDeclarations]: Found specification of procedure verifyChecksum
[2023-01-16 05:14:07,707 INFO  L138     BoogieDeclarations]: Found implementation of procedure verifyChecksum
[2023-01-16 05:14:07,769 INFO  L234             CfgBuilder]: Building ICFG
[2023-01-16 05:14:07,772 INFO  L260             CfgBuilder]: Building CFG for each procedure with an implementation
[2023-01-16 05:14:08,157 INFO  L275             CfgBuilder]: Performing block encoding
[2023-01-16 05:14:08,172 INFO  L294             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2023-01-16 05:14:08,173 INFO  L299             CfgBuilder]: Removed 0 assume(true) statements.
[2023-01-16 05:14:08,177 INFO  L202        PluginConnector]: Adding new model p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 05:14:08 BoogieIcfgContainer
[2023-01-16 05:14:08,177 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 05:14:07" (2/2) ...
[2023-01-16 05:14:08,177 INFO  L82     RCFGBuilderObserver]: No WrapperNode. Let Ultimate process with next node
[2023-01-16 05:14:08,177 INFO  L205        PluginConnector]: Invalid model from RCFGBuilder for observer de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder.RCFGBuilderObserver@55081603 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 05:14:08, skipping insertion in model container
[2023-01-16 05:14:08,178 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2023-01-16 05:14:08,178 INFO  L113        PluginConnector]: ------------------------ThufvLTL2Aut----------------------------
[2023-01-16 05:14:08,178 INFO  L271        PluginConnector]: Initializing ThufvLTL2Aut...
[2023-01-16 05:14:08,179 INFO  L275        PluginConnector]: ThufvLTL2Aut initialized
[2023-01-16 05:14:08,181 INFO  L185        PluginConnector]: Executing the observer ThufvLTL2AutObserver from plugin ThufvLTL2Aut for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 05:14:07" (2/3) ...
[2023-01-16 05:14:08,181 INFO  L119   ThufvLTL2AutObserver]: Checking fairness + property: !(( [](AP(( hdr.bfsTag.valid==true && ( _p4ltl_3==true || _p4ltl_2==true ) ))) )) || ( ( [](( AP(_p4ltl_1==true) ==> ( ( [](AP(_p4ltl_1==true)) ) || ( AP(_p4ltl_1==true) U AP(_p4ltl_0==true) ) ) )) ))
[2023-01-16 05:14:08,193 INFO  L189       MonitoredProcess]: No working directory specified, using /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba
[2023-01-16 05:14:08,234 INFO  L229       MonitoredProcess]: Starting monitored process 1 with /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( ( [] ( b ) ) || ( b U c ) ) ) ) ) ) )  (exit command is null, workingDir is null)
[2023-01-16 05:14:08,240 INFO  L552       MonitoredProcess]: [MP /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( ( [] ( b ) ) || ( b U c ) ) ) ) ) ) )  (1)] Ended with exit code 0
[2023-01-16 05:14:08,271 INFO  L133   ThufvLTL2AutObserver]: LTL Property is: !(( []((hdr.bfsTag.valid == true && (_p4ltl_3 == true || _p4ltl_2 == true))) )) || ( ( [](( (_p4ltl_1 == true) ==> ( ( []((_p4ltl_1 == true)) ) || ( (_p4ltl_1 == true) U (_p4ltl_0 == true) ) ) )) ))
[2023-01-16 05:14:08,272 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 05:14:08 NWAContainer
[2023-01-16 05:14:08,272 INFO  L132        PluginConnector]: ------------------------ END ThufvLTL2Aut----------------------------
[2023-01-16 05:14:08,273 INFO  L113        PluginConnector]: ------------------------BÃ¼chi Program Product----------------------------
[2023-01-16 05:14:08,273 INFO  L271        PluginConnector]: Initializing BÃ¼chi Program Product...
[2023-01-16 05:14:08,274 INFO  L275        PluginConnector]: BÃ¼chi Program Product initialized
[2023-01-16 05:14:08,274 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin BÃ¼chi Program Product for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 05:14:08" (3/4) ...
[2023-01-16 05:14:08,275 INFO  L205        PluginConnector]: Invalid model from BÃ¼chi Program Product for observer de.uni_freiburg.informatik.ultimate.buchiprogramproduct.BuchiProductObserver@16c57233 and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 05:14:08, skipping insertion in model container
[2023-01-16 05:14:08,276 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin BÃ¼chi Program Product for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 05:14:08" (4/4) ...
[2023-01-16 05:14:08,280 INFO  L104   BuchiProductObserver]: Initial property automaton 3 locations, 5 edges
[2023-01-16 05:14:08,282 INFO  L110   BuchiProductObserver]: Initial RCFG 417 locations, 546 edges
[2023-01-16 05:14:08,283 INFO  L93    BuchiProductObserver]: Beginning generation of product automaton
[2023-01-16 05:14:08,287 INFO  L170       ProductGenerator]: ----- Annotating TransactionInfo ...
[2023-01-16 05:14:08,287 INFO  L189       ProductGenerator]: +++++ Call method name: mainProcedure
[2023-01-16 05:14:08,288 INFO  L189       ProductGenerator]: +++++ Call method name: _set_par_to_ingress_0
[2023-01-16 05:14:08,288 INFO  L189       ProductGenerator]: +++++ Call method name: main
[2023-01-16 05:14:08,288 INFO  L192       ProductGenerator]: ----- Handling transaction edge from mainEXIT to L957-1
[2023-01-16 05:14:08,288 INFO  L189       ProductGenerator]: +++++ Call method name: _start_from_one_0
[2023-01-16 05:14:08,288 INFO  L189       ProductGenerator]: +++++ Call method name: set_out_port_0.apply
[2023-01-16 05:14:08,288 INFO  L189       ProductGenerator]: +++++ Call method name: fwd_pkt_0.apply
[2023-01-16 05:14:08,288 INFO  L189       ProductGenerator]: +++++ Call method name: _set_next_port_0
[2023-01-16 05:14:08,288 INFO  L189       ProductGenerator]: +++++ Call method name: _curr_par_eq_zero.apply
[2023-01-16 05:14:08,288 INFO  L189       ProductGenerator]: +++++ Call method name: _curr_par_neq_in.apply
[2023-01-16 05:14:08,288 INFO  L189       ProductGenerator]: +++++ Call method name: _skip_failures_0
[2023-01-16 05:14:08,289 INFO  L189       ProductGenerator]: +++++ Call method name: _check_out_failed.apply
[2023-01-16 05:14:08,289 INFO  L189       ProductGenerator]: +++++ Call method name: _to_parent.apply
[2023-01-16 05:14:08,289 INFO  L189       ProductGenerator]: +++++ Call method name: default_route_0.apply
[2023-01-16 05:14:08,289 INFO  L189       ProductGenerator]: +++++ Call method name: _out_eq_zero.apply
[2023-01-16 05:14:08,289 INFO  L189       ProductGenerator]: +++++ Call method name: send_in_ingress_0.apply
[2023-01-16 05:14:08,289 INFO  L189       ProductGenerator]: +++++ Call method name: _jump_to_next.apply
[2023-01-16 05:14:08,289 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-01-16 05:14:08,289 INFO  L189       ProductGenerator]: +++++ Call method name: start_bfs_0.apply
[2023-01-16 05:14:08,289 INFO  L189       ProductGenerator]: +++++ Call method name: ingress
[2023-01-16 05:14:08,289 INFO  L189       ProductGenerator]: +++++ Call method name: _parser_ParserImpl
[2023-01-16 05:14:08,289 INFO  L189       ProductGenerator]: +++++ Call method name: fwd
[2023-01-16 05:14:08,289 INFO  L189       ProductGenerator]: +++++ Call method name: _send_to_parent_0
[2023-01-16 05:14:08,290 INFO  L189       ProductGenerator]: +++++ Call method name: set_bfs_tags
[2023-01-16 05:14:08,290 INFO  L189       ProductGenerator]: +++++ Call method name: _check_outport_status.apply
[2023-01-16 05:14:08,290 INFO  L189       ProductGenerator]: +++++ Call method name: verifyChecksum
[2023-01-16 05:14:08,290 INFO  L189       ProductGenerator]: +++++ Call method name: send_in
[2023-01-16 05:14:08,290 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_24
[2023-01-16 05:14:08,290 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_25
[2023-01-16 05:14:08,290 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_22
[2023-01-16 05:14:08,290 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_23
[2023-01-16 05:14:08,290 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_28
[2023-01-16 05:14:08,290 INFO  L189       ProductGenerator]: +++++ Call method name: _try_next.apply
[2023-01-16 05:14:08,290 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_29
[2023-01-16 05:14:08,290 INFO  L189       ProductGenerator]: +++++ Call method name: _set_egress_port.apply
[2023-01-16 05:14:08,290 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_26
[2023-01-16 05:14:08,290 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_0
[2023-01-16 05:14:08,290 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_27
[2023-01-16 05:14:08,291 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_21
[2023-01-16 05:14:08,291 INFO  L189       ProductGenerator]: +++++ Call method name: egress
[2023-01-16 05:14:08,291 INFO  L189       ProductGenerator]: +++++ Call method name: towards_parent
[2023-01-16 05:14:08,291 INFO  L189       ProductGenerator]: +++++ Call method name: set_default_route
[2023-01-16 05:14:08,291 INFO  L189       ProductGenerator]: +++++ Call method name: computeChecksum
[2023-01-16 05:14:08,291 INFO  L189       ProductGenerator]: +++++ Call method name: send_on_parent
[2023-01-16 05:14:08,291 INFO  L189       ProductGenerator]: +++++ Call method name: _skip_parent_0
[2023-01-16 05:14:08,291 INFO  L189       ProductGenerator]: +++++ Call method name: _if_status.apply
[2023-01-16 05:14:08,291 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_35
[2023-01-16 05:14:08,291 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_36
[2023-01-16 05:14:08,291 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_33
[2023-01-16 05:14:08,292 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_34
[2023-01-16 05:14:08,292 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_39
[2023-01-16 05:14:08,292 INFO  L189       ProductGenerator]: +++++ Call method name: _go_to_next_0
[2023-01-16 05:14:08,292 INFO  L189       ProductGenerator]: +++++ Call method name: _set_if_status_0
[2023-01-16 05:14:08,292 INFO  L189       ProductGenerator]: +++++ Call method name: send_parent_0.apply
[2023-01-16 05:14:08,292 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_37
[2023-01-16 05:14:08,292 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_38
[2023-01-16 05:14:08,292 INFO  L189       ProductGenerator]: +++++ Call method name: start
[2023-01-16 05:14:08,292 INFO  L189       ProductGenerator]: +++++ Call method name: _set_out_to_ingress_0
[2023-01-16 05:14:08,292 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_31
[2023-01-16 05:14:08,292 INFO  L189       ProductGenerator]: +++++ Call method name: _xor_outport_0
[2023-01-16 05:14:08,292 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_32
[2023-01-16 05:14:08,292 INFO  L189       ProductGenerator]: +++++ Call method name: _curr_par_eq_neq_ingress.apply
[2023-01-16 05:14:08,292 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_30
[2023-01-16 05:14:08,292 INFO  L189       ProductGenerator]: +++++ Call method name: _starting_port_meta_0
[2023-01-16 05:14:08,292 INFO  L189       ProductGenerator]: +++++ Call method name: _outport_to_parent_0
[2023-01-16 05:14:08,293 INFO  L189       ProductGenerator]: +++++ Call method name: fwd_parent_0.apply
[2023-01-16 05:14:08,293 INFO  L189       ProductGenerator]: +++++ Call method name: _set_parent_out.apply
[2023-01-16 05:14:08,293 INFO  L189       ProductGenerator]: +++++ Call method name: _next_outport_0
[2023-01-16 05:14:08,293 INFO  L189       ProductGenerator]: +++++ Call method name: _hit_depth.apply
[2023-01-16 05:14:08,293 INFO  L189       ProductGenerator]: +++++ Call method name: set_out_meta
[2023-01-16 05:14:08,293 INFO  L189       ProductGenerator]: +++++ Call method name: havocProcedure
[2023-01-16 05:14:08,298 INFO  L244       ProductGenerator]: Creating Product States...
[2023-01-16 05:14:08,298 INFO  L277       ProductGenerator]: ==== location: _to_parent.applyEXIT
[2023-01-16 05:14:08,298 INFO  L277       ProductGenerator]: ==== location: towards_parentEXIT
[2023-01-16 05:14:08,298 INFO  L277       ProductGenerator]: ==== location: _set_egress_port.applyENTRY
[2023-01-16 05:14:08,298 INFO  L277       ProductGenerator]: ==== location: havocProcedureEXIT
[2023-01-16 05:14:08,299 INFO  L277       ProductGenerator]: ==== location: L774
[2023-01-16 05:14:08,299 INFO  L277       ProductGenerator]: ==== location: _set_if_status_0EXIT
[2023-01-16 05:14:08,299 INFO  L277       ProductGenerator]: ==== location: L943
[2023-01-16 05:14:08,299 INFO  L277       ProductGenerator]: ==== location: L922
[2023-01-16 05:14:08,299 INFO  L277       ProductGenerator]: ==== location: NoAction_29FINAL
[2023-01-16 05:14:08,299 INFO  L277       ProductGenerator]: ==== location: set_default_routeENTRY
[2023-01-16 05:14:08,299 INFO  L277       ProductGenerator]: ==== location: L450
[2023-01-16 05:14:08,299 INFO  L277       ProductGenerator]: ==== location: L799
[2023-01-16 05:14:08,299 INFO  L277       ProductGenerator]: ==== location: L856
[2023-01-16 05:14:08,299 INFO  L277       ProductGenerator]: ==== location: _skip_failures_0ENTRY
[2023-01-16 05:14:08,299 INFO  L277       ProductGenerator]: ==== location: _send_to_parent_0EXIT
[2023-01-16 05:14:08,299 INFO  L277       ProductGenerator]: ==== location: L911
[2023-01-16 05:14:08,299 INFO  L277       ProductGenerator]: ==== location: L853
[2023-01-16 05:14:08,299 INFO  L277       ProductGenerator]: ==== location: egressFINAL
[2023-01-16 05:14:08,299 INFO  L277       ProductGenerator]: ==== location: L644
[2023-01-16 05:14:08,299 INFO  L277       ProductGenerator]: ==== location: L985
[2023-01-16 05:14:08,299 INFO  L277       ProductGenerator]: ==== location: _starting_port_meta_0EXIT
[2023-01-16 05:14:08,299 INFO  L277       ProductGenerator]: ==== location: L486
[2023-01-16 05:14:08,300 INFO  L277       ProductGenerator]: ==== location: _set_if_status_0ENTRY
[2023-01-16 05:14:08,300 INFO  L277       ProductGenerator]: ==== location: L562
[2023-01-16 05:14:08,300 INFO  L277       ProductGenerator]: ==== location: L642
[2023-01-16 05:14:08,300 INFO  L277       ProductGenerator]: ==== location: L885-1
[2023-01-16 05:14:08,300 INFO  L277       ProductGenerator]: ==== location: NoAction_35EXIT
[2023-01-16 05:14:08,300 INFO  L277       ProductGenerator]: ==== location: mainProcedureEXIT
[2023-01-16 05:14:08,300 INFO  L277       ProductGenerator]: ==== location: NoAction_29EXIT
[2023-01-16 05:14:08,300 INFO  L277       ProductGenerator]: ==== location: computeChecksumEXIT
[2023-01-16 05:14:08,300 INFO  L277       ProductGenerator]: ==== location: L474
[2023-01-16 05:14:08,300 INFO  L277       ProductGenerator]: ==== location: _skip_parent_0ENTRY
[2023-01-16 05:14:08,300 INFO  L277       ProductGenerator]: ==== location: L810
[2023-01-16 05:14:08,300 INFO  L277       ProductGenerator]: ==== location: NoAction_35FINAL
[2023-01-16 05:14:08,300 INFO  L277       ProductGenerator]: ==== location: _out_eq_zero.applyENTRY
[2023-01-16 05:14:08,300 INFO  L277       ProductGenerator]: ==== location: NoAction_33FINAL
[2023-01-16 05:14:08,300 INFO  L277       ProductGenerator]: ==== location: _curr_par_eq_neq_ingress.applyENTRY
[2023-01-16 05:14:08,300 INFO  L277       ProductGenerator]: ==== location: _go_to_next_0FINAL
[2023-01-16 05:14:08,300 INFO  L277       ProductGenerator]: ==== location: L1061
[2023-01-16 05:14:08,301 INFO  L277       ProductGenerator]: ==== location: L784
[2023-01-16 05:14:08,301 INFO  L277       ProductGenerator]: ==== location: L886
[2023-01-16 05:14:08,301 INFO  L277       ProductGenerator]: ==== location: L920
[2023-01-16 05:14:08,301 INFO  L277       ProductGenerator]: ==== location: L887
[2023-01-16 05:14:08,301 INFO  L277       ProductGenerator]: ==== location: _curr_par_neq_in.applyENTRY
[2023-01-16 05:14:08,301 INFO  L277       ProductGenerator]: ==== location: _check_outport_status.applyEXIT
[2023-01-16 05:14:08,301 INFO  L277       ProductGenerator]: ==== location: _skip_failures_0FINAL
[2023-01-16 05:14:08,301 INFO  L277       ProductGenerator]: ==== location: _outport_to_parent_0ENTRY
[2023-01-16 05:14:08,301 INFO  L277       ProductGenerator]: ==== location: L448
[2023-01-16 05:14:08,301 INFO  L277       ProductGenerator]: ==== location: NoAction_30EXIT
[2023-01-16 05:14:08,301 INFO  L277       ProductGenerator]: ==== location: NoAction_0FINAL
[2023-01-16 05:14:08,301 INFO  L277       ProductGenerator]: ==== location: L802
[2023-01-16 05:14:08,301 INFO  L277       ProductGenerator]: ==== location: NoAction_22EXIT
[2023-01-16 05:14:08,301 INFO  L277       ProductGenerator]: ==== location: fwdENTRY
[2023-01-16 05:14:08,301 INFO  L277       ProductGenerator]: ==== location: L462
[2023-01-16 05:14:08,301 INFO  L277       ProductGenerator]: ==== location: L803
[2023-01-16 05:14:08,301 INFO  L277       ProductGenerator]: ==== location: L873
[2023-01-16 05:14:08,301 INFO  L277       ProductGenerator]: ==== location: L794
[2023-01-16 05:14:08,302 INFO  L277       ProductGenerator]: ==== location: L796
[2023-01-16 05:14:08,302 INFO  L277       ProductGenerator]: ==== location: all_ports_status.writeEXIT
[2023-01-16 05:14:08,302 INFO  L277       ProductGenerator]: ==== location: L855
[2023-01-16 05:14:08,302 INFO  L277       ProductGenerator]: ==== location: _skip_parent_0FINAL
[2023-01-16 05:14:08,302 INFO  L277       ProductGenerator]: ==== location: NoAction_30FINAL
[2023-01-16 05:14:08,302 INFO  L277       ProductGenerator]: ==== location: L1060
[2023-01-16 05:14:08,302 INFO  L277       ProductGenerator]: ==== location: _send_to_parent_0FINAL
[2023-01-16 05:14:08,302 INFO  L277       ProductGenerator]: ==== location: L1074
[2023-01-16 05:14:08,302 INFO  L277       ProductGenerator]: ==== location: L697
[2023-01-16 05:14:08,302 INFO  L277       ProductGenerator]: ==== location: L563
[2023-01-16 05:14:08,302 INFO  L277       ProductGenerator]: ==== location: _set_par_to_ingress_0FINAL
[2023-01-16 05:14:08,302 INFO  L277       ProductGenerator]: ==== location: havocProcedureFINAL
[2023-01-16 05:14:08,302 INFO  L277       ProductGenerator]: ==== location: _jump_to_next.applyENTRY
[2023-01-16 05:14:08,302 INFO  L277       ProductGenerator]: ==== location: L793
[2023-01-16 05:14:08,302 INFO  L277       ProductGenerator]: ==== location: NoAction_31EXIT
[2023-01-16 05:14:08,302 INFO  L277       ProductGenerator]: ==== location: send_in_ingress_0.applyEXIT
[2023-01-16 05:14:08,303 INFO  L277       ProductGenerator]: ==== location: startENTRY
[2023-01-16 05:14:08,303 INFO  L277       ProductGenerator]: ==== location: L849
[2023-01-16 05:14:08,303 INFO  L277       ProductGenerator]: ==== location: L644-1
[2023-01-16 05:14:08,303 INFO  L277       ProductGenerator]: ==== location: L531-1
[2023-01-16 05:14:08,303 INFO  L277       ProductGenerator]: ==== location: mainEXIT
[2023-01-16 05:14:08,303 INFO  L310       ProductGenerator]: ####final State Node: L957-1
[2023-01-16 05:14:08,303 INFO  L310       ProductGenerator]: ####final State Node: L957
[2023-01-16 05:14:08,307 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L957-1_accept_S5
[2023-01-16 05:14:08,308 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L957_accept_S5
[2023-01-16 05:14:08,309 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_T0_S2 --> _set_egress_port.applyENTRY_T0_S2
[2023-01-16 05:14:08,309 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_T1_init --> _set_egress_port.applyENTRY_T1_init
[2023-01-16 05:14:08,309 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_accept_S5 --> _set_egress_port.applyENTRY_accept_S5
[2023-01-16 05:14:08,309 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_T0_S2 --> _set_egress_port.applyENTRY_T0_S2
[2023-01-16 05:14:08,309 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_T1_init --> _set_egress_port.applyENTRY_T1_init
[2023-01-16 05:14:08,309 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_accept_S5 --> _set_egress_port.applyENTRY_accept_S5
[2023-01-16 05:14:08,310 INFO  L479       ProductGenerator]: L774_T0_S2 --> L774_T0_S2
[2023-01-16 05:14:08,310 INFO  L479       ProductGenerator]: L774_T1_init --> L774_T1_init
[2023-01-16 05:14:08,310 INFO  L479       ProductGenerator]: L774_accept_S5 --> L774_accept_S5
[2023-01-16 05:14:08,310 INFO  L479       ProductGenerator]: L774_T0_S2 --> L774_T0_S2
[2023-01-16 05:14:08,310 INFO  L479       ProductGenerator]: L774_T1_init --> L774_T1_init
[2023-01-16 05:14:08,310 INFO  L479       ProductGenerator]: L774_accept_S5 --> L774_accept_S5
[2023-01-16 05:14:08,310 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-01-16 05:14:08,311 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-01-16 05:14:08,311 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-01-16 05:14:08,311 INFO  L479       ProductGenerator]: L922_T0_S2 --> L922_T0_S2
[2023-01-16 05:14:08,311 INFO  L479       ProductGenerator]: L922_T1_init --> L922_T1_init
[2023-01-16 05:14:08,311 INFO  L479       ProductGenerator]: L922_accept_S5 --> L922_accept_S5
[2023-01-16 05:14:08,312 INFO  L479       ProductGenerator]: L922_T0_S2 --> L922_T0_S2
[2023-01-16 05:14:08,312 INFO  L479       ProductGenerator]: L922_T1_init --> L922_T1_init
[2023-01-16 05:14:08,312 INFO  L479       ProductGenerator]: L922_accept_S5 --> L922_accept_S5
[2023-01-16 05:14:08,312 INFO  L479       ProductGenerator]: NoAction_29FINAL_T0_S2 --> NoAction_29FINAL_T0_S2
[2023-01-16 05:14:08,312 INFO  L479       ProductGenerator]: NoAction_29FINAL_T1_init --> NoAction_29FINAL_T1_init
[2023-01-16 05:14:08,312 INFO  L479       ProductGenerator]: NoAction_29FINAL_accept_S5 --> NoAction_29FINAL_accept_S5
[2023-01-16 05:14:08,312 INFO  L479       ProductGenerator]: set_default_routeENTRY_T0_S2 --> set_default_routeENTRY_T0_S2
[2023-01-16 05:14:08,312 INFO  L479       ProductGenerator]: set_default_routeENTRY_T1_init --> set_default_routeENTRY_T1_init
[2023-01-16 05:14:08,312 INFO  L479       ProductGenerator]: set_default_routeENTRY_accept_S5 --> set_default_routeENTRY_accept_S5
[2023-01-16 05:14:08,312 INFO  L479       ProductGenerator]: L450_T0_S2 --> L450_T0_S2
[2023-01-16 05:14:08,312 INFO  L479       ProductGenerator]: L450_T1_init --> L450_T1_init
[2023-01-16 05:14:08,312 INFO  L479       ProductGenerator]: L450_accept_S5 --> L450_accept_S5
[2023-01-16 05:14:08,313 INFO  L479       ProductGenerator]: L450_T0_S2 --> L450_T0_S2
[2023-01-16 05:14:08,313 INFO  L479       ProductGenerator]: L450_T1_init --> L450_T1_init
[2023-01-16 05:14:08,313 INFO  L479       ProductGenerator]: L450_accept_S5 --> L450_accept_S5
[2023-01-16 05:14:08,313 INFO  L479       ProductGenerator]: L799_T0_S2 --> L799_T0_S2
[2023-01-16 05:14:08,313 INFO  L479       ProductGenerator]: L799_T1_init --> L799_T1_init
[2023-01-16 05:14:08,313 INFO  L479       ProductGenerator]: L799_accept_S5 --> L799_accept_S5
[2023-01-16 05:14:08,313 INFO  L479       ProductGenerator]: L856_T0_S2 --> L856_T0_S2
[2023-01-16 05:14:08,313 INFO  L479       ProductGenerator]: L856_T1_init --> L856_T1_init
[2023-01-16 05:14:08,313 INFO  L479       ProductGenerator]: L856_accept_S5 --> L856_accept_S5
[2023-01-16 05:14:08,313 INFO  L479       ProductGenerator]: _skip_failures_0ENTRY_T0_S2 --> _skip_failures_0ENTRY_T0_S2
[2023-01-16 05:14:08,313 INFO  L479       ProductGenerator]: _skip_failures_0ENTRY_T1_init --> _skip_failures_0ENTRY_T1_init
[2023-01-16 05:14:08,313 INFO  L479       ProductGenerator]: _skip_failures_0ENTRY_accept_S5 --> _skip_failures_0ENTRY_accept_S5
[2023-01-16 05:14:08,313 INFO  L479       ProductGenerator]: L911_T0_S2 --> L911_T0_S2
[2023-01-16 05:14:08,313 INFO  L479       ProductGenerator]: L911_T1_init --> L911_T1_init
[2023-01-16 05:14:08,313 INFO  L479       ProductGenerator]: L911_accept_S5 --> L911_accept_S5
[2023-01-16 05:14:08,314 INFO  L479       ProductGenerator]: L911_T0_S2 --> L911_T0_S2
[2023-01-16 05:14:08,314 INFO  L479       ProductGenerator]: L911_T1_init --> L911_T1_init
[2023-01-16 05:14:08,314 INFO  L479       ProductGenerator]: L911_accept_S5 --> L911_accept_S5
[2023-01-16 05:14:08,314 INFO  L479       ProductGenerator]: L853_T0_S2 --> L853_T0_S2
[2023-01-16 05:14:08,314 INFO  L479       ProductGenerator]: L853_T1_init --> L853_T1_init
[2023-01-16 05:14:08,314 INFO  L479       ProductGenerator]: L853_accept_S5 --> L853_accept_S5
[2023-01-16 05:14:08,314 INFO  L479       ProductGenerator]: egressFINAL_T0_S2 --> egressFINAL_T0_S2
[2023-01-16 05:14:08,314 INFO  L479       ProductGenerator]: egressFINAL_T1_init --> egressFINAL_T1_init
[2023-01-16 05:14:08,314 INFO  L479       ProductGenerator]: egressFINAL_accept_S5 --> egressFINAL_accept_S5
[2023-01-16 05:14:08,314 INFO  L479       ProductGenerator]: L644_T0_S2 --> L644_T0_S2
[2023-01-16 05:14:08,314 INFO  L479       ProductGenerator]: L644_T1_init --> L644_T1_init
[2023-01-16 05:14:08,314 INFO  L479       ProductGenerator]: L644_accept_S5 --> L644_accept_S5
[2023-01-16 05:14:08,314 INFO  L479       ProductGenerator]: L644_T0_S2 --> L644_T0_S2
[2023-01-16 05:14:08,314 INFO  L479       ProductGenerator]: L644_T1_init --> L644_T1_init
[2023-01-16 05:14:08,314 INFO  L479       ProductGenerator]: L644_accept_S5 --> L644_accept_S5
[2023-01-16 05:14:08,315 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_23();
[2023-01-16 05:14:08,315 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_23();
[2023-01-16 05:14:08,315 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_23();
[2023-01-16 05:14:08,315 INFO  L479       ProductGenerator]: L486_T0_S2 --> L486_T0_S2
[2023-01-16 05:14:08,315 INFO  L479       ProductGenerator]: L486_T1_init --> L486_T1_init
[2023-01-16 05:14:08,315 INFO  L479       ProductGenerator]: L486_accept_S5 --> L486_accept_S5
[2023-01-16 05:14:08,315 INFO  L479       ProductGenerator]: L486_T0_S2 --> L486_T0_S2
[2023-01-16 05:14:08,315 INFO  L479       ProductGenerator]: L486_T1_init --> L486_T1_init
[2023-01-16 05:14:08,315 INFO  L479       ProductGenerator]: L486_accept_S5 --> L486_accept_S5
[2023-01-16 05:14:08,315 INFO  L479       ProductGenerator]: _set_if_status_0ENTRY_T0_S2 --> _set_if_status_0ENTRY_T0_S2
[2023-01-16 05:14:08,315 INFO  L479       ProductGenerator]: _set_if_status_0ENTRY_T1_init --> _set_if_status_0ENTRY_T1_init
[2023-01-16 05:14:08,316 INFO  L479       ProductGenerator]: _set_if_status_0ENTRY_accept_S5 --> _set_if_status_0ENTRY_accept_S5
[2023-01-16 05:14:08,316 INFO  L479       ProductGenerator]: L562_T0_S2 --> L562_T0_S2
[2023-01-16 05:14:08,316 INFO  L479       ProductGenerator]: L562_T1_init --> L562_T1_init
[2023-01-16 05:14:08,316 INFO  L479       ProductGenerator]: L562_accept_S5 --> L562_accept_S5
[2023-01-16 05:14:08,316 INFO  L479       ProductGenerator]: L562_T0_S2 --> L562_T0_S2
[2023-01-16 05:14:08,316 INFO  L479       ProductGenerator]: L562_T1_init --> L562_T1_init
[2023-01-16 05:14:08,316 INFO  L479       ProductGenerator]: L562_accept_S5 --> L562_accept_S5
[2023-01-16 05:14:08,316 INFO  L483       ProductGenerator]: Handling product edge call: call _send_to_parent_0();
[2023-01-16 05:14:08,316 INFO  L483       ProductGenerator]: Handling product edge call: call _send_to_parent_0();
[2023-01-16 05:14:08,316 INFO  L483       ProductGenerator]: Handling product edge call: call _send_to_parent_0();
[2023-01-16 05:14:08,317 INFO  L479       ProductGenerator]: L885-1_T0_S2 --> L885-1_T0_S2
[2023-01-16 05:14:08,317 INFO  L479       ProductGenerator]: L885-1_T1_init --> L885-1_T1_init
[2023-01-16 05:14:08,317 INFO  L479       ProductGenerator]: L885-1_accept_S5 --> L885-1_accept_S5
[2023-01-16 05:14:08,317 INFO  L479       ProductGenerator]: L885-1_T0_S2 --> L885-1_T0_S2
[2023-01-16 05:14:08,317 INFO  L479       ProductGenerator]: L885-1_T1_init --> L885-1_T1_init
[2023-01-16 05:14:08,317 INFO  L479       ProductGenerator]: L885-1_accept_S5 --> L885-1_accept_S5
[2023-01-16 05:14:08,317 INFO  L479       ProductGenerator]: mainProcedureEXIT_T0_S2 --> mainProcedureEXIT_T0_S2
[2023-01-16 05:14:08,317 INFO  L479       ProductGenerator]: mainProcedureEXIT_T1_init --> mainProcedureEXIT_T1_init
[2023-01-16 05:14:08,318 INFO  L479       ProductGenerator]: mainProcedureEXIT_accept_S5 --> mainProcedureEXIT_accept_S5
[2023-01-16 05:14:08,318 INFO  L479       ProductGenerator]: L474_T0_S2 --> L474_T0_S2
[2023-01-16 05:14:08,318 INFO  L479       ProductGenerator]: L474_T1_init --> L474_T1_init
[2023-01-16 05:14:08,318 INFO  L479       ProductGenerator]: L474_accept_S5 --> L474_accept_S5
[2023-01-16 05:14:08,318 INFO  L479       ProductGenerator]: L474_T0_S2 --> L474_T0_S2
[2023-01-16 05:14:08,318 INFO  L479       ProductGenerator]: L474_T1_init --> L474_T1_init
[2023-01-16 05:14:08,318 INFO  L479       ProductGenerator]: L474_accept_S5 --> L474_accept_S5
[2023-01-16 05:14:08,318 INFO  L479       ProductGenerator]: _skip_parent_0ENTRY_T0_S2 --> _skip_parent_0ENTRY_T0_S2
[2023-01-16 05:14:08,318 INFO  L479       ProductGenerator]: _skip_parent_0ENTRY_T1_init --> _skip_parent_0ENTRY_T1_init
[2023-01-16 05:14:08,318 INFO  L479       ProductGenerator]: _skip_parent_0ENTRY_accept_S5 --> _skip_parent_0ENTRY_accept_S5
[2023-01-16 05:14:08,319 INFO  L479       ProductGenerator]: L810_T0_S2 --> L810_T0_S2
[2023-01-16 05:14:08,319 INFO  L479       ProductGenerator]: L810_T1_init --> L810_T1_init
[2023-01-16 05:14:08,319 INFO  L479       ProductGenerator]: L810_accept_S5 --> L810_accept_S5
[2023-01-16 05:14:08,319 INFO  L479       ProductGenerator]: NoAction_35FINAL_T0_S2 --> NoAction_35FINAL_T0_S2
[2023-01-16 05:14:08,319 INFO  L479       ProductGenerator]: NoAction_35FINAL_T1_init --> NoAction_35FINAL_T1_init
[2023-01-16 05:14:08,319 INFO  L479       ProductGenerator]: NoAction_35FINAL_accept_S5 --> NoAction_35FINAL_accept_S5
[2023-01-16 05:14:08,319 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_T0_S2 --> _out_eq_zero.applyENTRY_T0_S2
[2023-01-16 05:14:08,319 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_T1_init --> _out_eq_zero.applyENTRY_T1_init
[2023-01-16 05:14:08,319 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_accept_S5 --> _out_eq_zero.applyENTRY_accept_S5
[2023-01-16 05:14:08,319 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_T0_S2 --> _out_eq_zero.applyENTRY_T0_S2
[2023-01-16 05:14:08,319 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_T1_init --> _out_eq_zero.applyENTRY_T1_init
[2023-01-16 05:14:08,319 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_accept_S5 --> _out_eq_zero.applyENTRY_accept_S5
[2023-01-16 05:14:08,319 INFO  L479       ProductGenerator]: NoAction_33FINAL_T0_S2 --> NoAction_33FINAL_T0_S2
[2023-01-16 05:14:08,319 INFO  L479       ProductGenerator]: NoAction_33FINAL_T1_init --> NoAction_33FINAL_T1_init
[2023-01-16 05:14:08,319 INFO  L479       ProductGenerator]: NoAction_33FINAL_accept_S5 --> NoAction_33FINAL_accept_S5
[2023-01-16 05:14:08,320 INFO  L479       ProductGenerator]: _curr_par_eq_neq_ingress.applyENTRY_T0_S2 --> _curr_par_eq_neq_ingress.applyENTRY_T0_S2
[2023-01-16 05:14:08,320 INFO  L479       ProductGenerator]: _curr_par_eq_neq_ingress.applyENTRY_T1_init --> _curr_par_eq_neq_ingress.applyENTRY_T1_init
[2023-01-16 05:14:08,320 INFO  L479       ProductGenerator]: _curr_par_eq_neq_ingress.applyENTRY_accept_S5 --> _curr_par_eq_neq_ingress.applyENTRY_accept_S5
[2023-01-16 05:14:08,320 INFO  L479       ProductGenerator]: _curr_par_eq_neq_ingress.applyENTRY_T0_S2 --> _curr_par_eq_neq_ingress.applyENTRY_T0_S2
[2023-01-16 05:14:08,320 INFO  L479       ProductGenerator]: _curr_par_eq_neq_ingress.applyENTRY_T1_init --> _curr_par_eq_neq_ingress.applyENTRY_T1_init
[2023-01-16 05:14:08,320 INFO  L479       ProductGenerator]: _curr_par_eq_neq_ingress.applyENTRY_accept_S5 --> _curr_par_eq_neq_ingress.applyENTRY_accept_S5
[2023-01-16 05:14:08,320 INFO  L479       ProductGenerator]: _go_to_next_0FINAL_T0_S2 --> _go_to_next_0FINAL_T0_S2
[2023-01-16 05:14:08,320 INFO  L479       ProductGenerator]: _go_to_next_0FINAL_T1_init --> _go_to_next_0FINAL_T1_init
[2023-01-16 05:14:08,320 INFO  L479       ProductGenerator]: _go_to_next_0FINAL_accept_S5 --> _go_to_next_0FINAL_accept_S5
[2023-01-16 05:14:08,320 INFO  L479       ProductGenerator]: L1061_T0_S2 --> L1061_T0_S2
[2023-01-16 05:14:08,320 INFO  L479       ProductGenerator]: L1061_T1_init --> L1061_T1_init
[2023-01-16 05:14:08,320 INFO  L479       ProductGenerator]: L1061_accept_S5 --> L1061_accept_S5
[2023-01-16 05:14:08,320 INFO  L479       ProductGenerator]: L784_T0_S2 --> L784_T0_S2
[2023-01-16 05:14:08,320 INFO  L479       ProductGenerator]: L784_T1_init --> L784_T1_init
[2023-01-16 05:14:08,320 INFO  L479       ProductGenerator]: L784_accept_S5 --> L784_accept_S5
[2023-01-16 05:14:08,321 INFO  L479       ProductGenerator]: L886_T0_S2 --> L886_T0_S2
[2023-01-16 05:14:08,321 INFO  L479       ProductGenerator]: L886_T1_init --> L886_T1_init
[2023-01-16 05:14:08,321 INFO  L479       ProductGenerator]: L886_accept_S5 --> L886_accept_S5
[2023-01-16 05:14:08,321 INFO  L479       ProductGenerator]: L886_T0_S2 --> L886_T0_S2
[2023-01-16 05:14:08,321 INFO  L479       ProductGenerator]: L886_T1_init --> L886_T1_init
[2023-01-16 05:14:08,321 INFO  L479       ProductGenerator]: L886_accept_S5 --> L886_accept_S5
[2023-01-16 05:14:08,321 INFO  L483       ProductGenerator]: Handling product edge call: call send_parent_0.apply();
[2023-01-16 05:14:08,321 INFO  L483       ProductGenerator]: Handling product edge call: call send_parent_0.apply();
[2023-01-16 05:14:08,321 INFO  L483       ProductGenerator]: Handling product edge call: call send_parent_0.apply();
[2023-01-16 05:14:08,321 INFO  L483       ProductGenerator]: Handling product edge call: call _hit_depth.apply();
[2023-01-16 05:14:08,321 INFO  L483       ProductGenerator]: Handling product edge call: call _hit_depth.apply();
[2023-01-16 05:14:08,321 INFO  L483       ProductGenerator]: Handling product edge call: call _hit_depth.apply();
[2023-01-16 05:14:08,321 INFO  L479       ProductGenerator]: _curr_par_neq_in.applyENTRY_T0_S2 --> _curr_par_neq_in.applyENTRY_T0_S2
[2023-01-16 05:14:08,322 INFO  L479       ProductGenerator]: _curr_par_neq_in.applyENTRY_T1_init --> _curr_par_neq_in.applyENTRY_T1_init
[2023-01-16 05:14:08,322 INFO  L479       ProductGenerator]: _curr_par_neq_in.applyENTRY_accept_S5 --> _curr_par_neq_in.applyENTRY_accept_S5
[2023-01-16 05:14:08,322 INFO  L479       ProductGenerator]: _curr_par_neq_in.applyENTRY_T0_S2 --> _curr_par_neq_in.applyENTRY_T0_S2
[2023-01-16 05:14:08,322 INFO  L479       ProductGenerator]: _curr_par_neq_in.applyENTRY_T1_init --> _curr_par_neq_in.applyENTRY_T1_init
[2023-01-16 05:14:08,322 INFO  L479       ProductGenerator]: _curr_par_neq_in.applyENTRY_accept_S5 --> _curr_par_neq_in.applyENTRY_accept_S5
[2023-01-16 05:14:08,322 INFO  L479       ProductGenerator]: _skip_failures_0FINAL_T0_S2 --> _skip_failures_0FINAL_T0_S2
[2023-01-16 05:14:08,322 INFO  L479       ProductGenerator]: _skip_failures_0FINAL_T1_init --> _skip_failures_0FINAL_T1_init
[2023-01-16 05:14:08,322 INFO  L479       ProductGenerator]: _skip_failures_0FINAL_accept_S5 --> _skip_failures_0FINAL_accept_S5
[2023-01-16 05:14:08,322 INFO  L479       ProductGenerator]: _outport_to_parent_0ENTRY_T0_S2 --> _outport_to_parent_0ENTRY_T0_S2
[2023-01-16 05:14:08,322 INFO  L479       ProductGenerator]: _outport_to_parent_0ENTRY_T1_init --> _outport_to_parent_0ENTRY_T1_init
[2023-01-16 05:14:08,322 INFO  L479       ProductGenerator]: _outport_to_parent_0ENTRY_accept_S5 --> _outport_to_parent_0ENTRY_accept_S5
[2023-01-16 05:14:08,322 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_failures_0(_check_out_failed._skip_failures_0._working);
[2023-01-16 05:14:08,322 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_failures_0(_check_out_failed._skip_failures_0._working);
[2023-01-16 05:14:08,322 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_failures_0(_check_out_failed._skip_failures_0._working);
[2023-01-16 05:14:08,323 INFO  L479       ProductGenerator]: NoAction_0FINAL_T0_S2 --> NoAction_0FINAL_T0_S2
[2023-01-16 05:14:08,323 INFO  L479       ProductGenerator]: NoAction_0FINAL_T1_init --> NoAction_0FINAL_T1_init
[2023-01-16 05:14:08,323 INFO  L479       ProductGenerator]: NoAction_0FINAL_accept_S5 --> NoAction_0FINAL_accept_S5
[2023-01-16 05:14:08,323 INFO  L479       ProductGenerator]: L802_T0_S2 --> L802_T0_S2
[2023-01-16 05:14:08,323 INFO  L479       ProductGenerator]: L802_T1_init --> L802_T1_init
[2023-01-16 05:14:08,323 INFO  L479       ProductGenerator]: L802_accept_S5 --> L802_accept_S5
[2023-01-16 05:14:08,323 INFO  L479       ProductGenerator]: fwdENTRY_T0_S2 --> fwdENTRY_T0_S2
[2023-01-16 05:14:08,323 INFO  L479       ProductGenerator]: fwdENTRY_T1_init --> fwdENTRY_T1_init
[2023-01-16 05:14:08,323 INFO  L479       ProductGenerator]: fwdENTRY_accept_S5 --> fwdENTRY_accept_S5
[2023-01-16 05:14:08,323 INFO  L479       ProductGenerator]: L462_T0_S2 --> L462_T0_S2
[2023-01-16 05:14:08,323 INFO  L479       ProductGenerator]: L462_T1_init --> L462_T1_init
[2023-01-16 05:14:08,323 INFO  L479       ProductGenerator]: L462_accept_S5 --> L462_accept_S5
[2023-01-16 05:14:08,323 INFO  L479       ProductGenerator]: L462_T0_S2 --> L462_T0_S2
[2023-01-16 05:14:08,324 INFO  L479       ProductGenerator]: L462_T1_init --> L462_T1_init
[2023-01-16 05:14:08,324 INFO  L479       ProductGenerator]: L462_accept_S5 --> L462_accept_S5
[2023-01-16 05:14:08,324 INFO  L479       ProductGenerator]: L803_T0_S2 --> L803_T0_S2
[2023-01-16 05:14:08,324 INFO  L479       ProductGenerator]: L803_T1_init --> L803_T1_init
[2023-01-16 05:14:08,324 INFO  L479       ProductGenerator]: L803_accept_S5 --> L803_accept_S5
[2023-01-16 05:14:08,324 INFO  L483       ProductGenerator]: Handling product edge call: call start_bfs_0.apply();
[2023-01-16 05:14:08,324 INFO  L483       ProductGenerator]: Handling product edge call: call start_bfs_0.apply();
[2023-01-16 05:14:08,324 INFO  L483       ProductGenerator]: Handling product edge call: call start_bfs_0.apply();
[2023-01-16 05:14:08,324 INFO  L479       ProductGenerator]: L794_T0_S2 --> L794_T0_S2
[2023-01-16 05:14:08,324 INFO  L479       ProductGenerator]: L794_T1_init --> L794_T1_init
[2023-01-16 05:14:08,324 INFO  L479       ProductGenerator]: L794_accept_S5 --> L794_accept_S5
[2023-01-16 05:14:08,324 INFO  L479       ProductGenerator]: L796_T0_S2 --> L796_T0_S2
[2023-01-16 05:14:08,324 INFO  L479       ProductGenerator]: L796_T1_init --> L796_T1_init
[2023-01-16 05:14:08,325 INFO  L479       ProductGenerator]: L796_accept_S5 --> L796_accept_S5
[2023-01-16 05:14:08,325 INFO  L479       ProductGenerator]: all_ports_status.writeEXIT_T0_S2 --> all_ports_status.writeEXIT_T0_S2
[2023-01-16 05:14:08,325 INFO  L479       ProductGenerator]: all_ports_status.writeEXIT_T1_init --> all_ports_status.writeEXIT_T1_init
[2023-01-16 05:14:08,325 INFO  L479       ProductGenerator]: all_ports_status.writeEXIT_accept_S5 --> all_ports_status.writeEXIT_accept_S5
[2023-01-16 05:14:08,325 INFO  L479       ProductGenerator]: L855_T0_S2 --> L855_T0_S2
[2023-01-16 05:14:08,325 INFO  L479       ProductGenerator]: L855_T1_init --> L855_T1_init
[2023-01-16 05:14:08,325 INFO  L479       ProductGenerator]: L855_accept_S5 --> L855_accept_S5
[2023-01-16 05:14:08,325 INFO  L479       ProductGenerator]: _skip_parent_0FINAL_T0_S2 --> _skip_parent_0FINAL_T0_S2
[2023-01-16 05:14:08,325 INFO  L479       ProductGenerator]: _skip_parent_0FINAL_T1_init --> _skip_parent_0FINAL_T1_init
[2023-01-16 05:14:08,325 INFO  L479       ProductGenerator]: _skip_parent_0FINAL_accept_S5 --> _skip_parent_0FINAL_accept_S5
[2023-01-16 05:14:08,325 INFO  L479       ProductGenerator]: NoAction_30FINAL_T0_S2 --> NoAction_30FINAL_T0_S2
[2023-01-16 05:14:08,325 INFO  L479       ProductGenerator]: NoAction_30FINAL_T1_init --> NoAction_30FINAL_T1_init
[2023-01-16 05:14:08,325 INFO  L479       ProductGenerator]: NoAction_30FINAL_accept_S5 --> NoAction_30FINAL_accept_S5
[2023-01-16 05:14:08,325 INFO  L479       ProductGenerator]: L1060_T0_S2 --> L1060_T0_S2
[2023-01-16 05:14:08,325 INFO  L479       ProductGenerator]: L1060_T1_init --> L1060_T1_init
[2023-01-16 05:14:08,325 INFO  L479       ProductGenerator]: L1060_accept_S5 --> L1060_accept_S5
[2023-01-16 05:14:08,326 INFO  L479       ProductGenerator]: _send_to_parent_0FINAL_T0_S2 --> _send_to_parent_0FINAL_T0_S2
[2023-01-16 05:14:08,326 INFO  L479       ProductGenerator]: _send_to_parent_0FINAL_T1_init --> _send_to_parent_0FINAL_T1_init
[2023-01-16 05:14:08,326 INFO  L479       ProductGenerator]: _send_to_parent_0FINAL_accept_S5 --> _send_to_parent_0FINAL_accept_S5
[2023-01-16 05:14:08,326 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_26();
[2023-01-16 05:14:08,326 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_26();
[2023-01-16 05:14:08,326 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_26();
[2023-01-16 05:14:08,326 INFO  L483       ProductGenerator]: Handling product edge call: call _next_outport_0();
[2023-01-16 05:14:08,326 INFO  L483       ProductGenerator]: Handling product edge call: call _next_outport_0();
[2023-01-16 05:14:08,326 INFO  L483       ProductGenerator]: Handling product edge call: call _next_outport_0();
[2023-01-16 05:14:08,326 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_35();
[2023-01-16 05:14:08,326 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_35();
[2023-01-16 05:14:08,326 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_35();
[2023-01-16 05:14:08,326 INFO  L479       ProductGenerator]: _set_par_to_ingress_0FINAL_T0_S2 --> _set_par_to_ingress_0FINAL_T0_S2
[2023-01-16 05:14:08,326 INFO  L479       ProductGenerator]: _set_par_to_ingress_0FINAL_T1_init --> _set_par_to_ingress_0FINAL_T1_init
[2023-01-16 05:14:08,327 INFO  L479       ProductGenerator]: _set_par_to_ingress_0FINAL_accept_S5 --> _set_par_to_ingress_0FINAL_accept_S5
[2023-01-16 05:14:08,327 INFO  L479       ProductGenerator]: havocProcedureFINAL_T0_S2 --> havocProcedureFINAL_T0_S2
[2023-01-16 05:14:08,327 INFO  L479       ProductGenerator]: havocProcedureFINAL_T1_init --> havocProcedureFINAL_T1_init
[2023-01-16 05:14:08,327 INFO  L479       ProductGenerator]: havocProcedureFINAL_accept_S5 --> havocProcedureFINAL_accept_S5
[2023-01-16 05:14:08,327 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_T0_S2 --> _jump_to_next.applyENTRY_T0_S2
[2023-01-16 05:14:08,327 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_T1_init --> _jump_to_next.applyENTRY_T1_init
[2023-01-16 05:14:08,327 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_accept_S5 --> _jump_to_next.applyENTRY_accept_S5
[2023-01-16 05:14:08,327 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_T0_S2 --> _jump_to_next.applyENTRY_T0_S2
[2023-01-16 05:14:08,327 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_T1_init --> _jump_to_next.applyENTRY_T1_init
[2023-01-16 05:14:08,327 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_accept_S5 --> _jump_to_next.applyENTRY_accept_S5
[2023-01-16 05:14:08,327 INFO  L479       ProductGenerator]: L793_T0_S2 --> L793_T0_S2
[2023-01-16 05:14:08,327 INFO  L479       ProductGenerator]: L793_T1_init --> L793_T1_init
[2023-01-16 05:14:08,327 INFO  L479       ProductGenerator]: L793_accept_S5 --> L793_accept_S5
[2023-01-16 05:14:08,327 INFO  L479       ProductGenerator]: startENTRY_T0_S2 --> startENTRY_T0_S2
[2023-01-16 05:14:08,327 INFO  L479       ProductGenerator]: startENTRY_T1_init --> startENTRY_T1_init
[2023-01-16 05:14:08,327 INFO  L479       ProductGenerator]: startENTRY_accept_S5 --> startENTRY_accept_S5
[2023-01-16 05:14:08,328 INFO  L479       ProductGenerator]: L849_T0_S2 --> L849_T0_S2
[2023-01-16 05:14:08,328 INFO  L479       ProductGenerator]: L849_T1_init --> L849_T1_init
[2023-01-16 05:14:08,328 INFO  L479       ProductGenerator]: L849_accept_S5 --> L849_accept_S5
[2023-01-16 05:14:08,328 INFO  L479       ProductGenerator]: L644-1_T0_S2 --> L644-1_T0_S2
[2023-01-16 05:14:08,328 INFO  L479       ProductGenerator]: L644-1_T1_init --> L644-1_T1_init
[2023-01-16 05:14:08,328 INFO  L479       ProductGenerator]: L644-1_accept_S5 --> L644-1_accept_S5
[2023-01-16 05:14:08,328 INFO  L479       ProductGenerator]: L531-1_T0_S2 --> L531-1_T0_S2
[2023-01-16 05:14:08,328 INFO  L479       ProductGenerator]: L531-1_T1_init --> L531-1_T1_init
[2023-01-16 05:14:08,328 INFO  L479       ProductGenerator]: L531-1_accept_S5 --> L531-1_accept_S5
[2023-01-16 05:14:08,328 INFO  L479       ProductGenerator]: L509_T0_S2 --> L509_T0_S2
[2023-01-16 05:14:08,328 INFO  L479       ProductGenerator]: L509_T1_init --> L509_T1_init
[2023-01-16 05:14:08,328 INFO  L479       ProductGenerator]: L509_accept_S5 --> L509_accept_S5
[2023-01-16 05:14:08,328 INFO  L479       ProductGenerator]: _starting_port_meta_0ENTRY_T0_S2 --> _starting_port_meta_0ENTRY_T0_S2
[2023-01-16 05:14:08,328 INFO  L479       ProductGenerator]: _starting_port_meta_0ENTRY_T1_init --> _starting_port_meta_0ENTRY_T1_init
[2023-01-16 05:14:08,328 INFO  L479       ProductGenerator]: _starting_port_meta_0ENTRY_accept_S5 --> _starting_port_meta_0ENTRY_accept_S5
[2023-01-16 05:14:08,328 INFO  L479       ProductGenerator]: L634_T0_S2 --> L634_T0_S2
[2023-01-16 05:14:08,328 INFO  L479       ProductGenerator]: L634_T1_init --> L634_T1_init
[2023-01-16 05:14:08,329 INFO  L479       ProductGenerator]: L634_accept_S5 --> L634_accept_S5
[2023-01-16 05:14:08,329 INFO  L479       ProductGenerator]: _outport_to_parent_0FINAL_T0_S2 --> _outport_to_parent_0FINAL_T0_S2
[2023-01-16 05:14:08,329 INFO  L479       ProductGenerator]: _outport_to_parent_0FINAL_T1_init --> _outport_to_parent_0FINAL_T1_init
[2023-01-16 05:14:08,329 INFO  L479       ProductGenerator]: _outport_to_parent_0FINAL_accept_S5 --> _outport_to_parent_0FINAL_accept_S5
[2023-01-16 05:14:08,329 INFO  L479       ProductGenerator]: L858_T0_S2 --> L858_T0_S2
[2023-01-16 05:14:08,329 INFO  L479       ProductGenerator]: L858_T1_init --> L858_T1_init
[2023-01-16 05:14:08,329 INFO  L479       ProductGenerator]: L858_accept_S5 --> L858_accept_S5
[2023-01-16 05:14:08,329 INFO  L479       ProductGenerator]: L829_T0_S2 --> L829_T0_S2
[2023-01-16 05:14:08,329 INFO  L479       ProductGenerator]: L829_T1_init --> L829_T1_init
[2023-01-16 05:14:08,329 INFO  L479       ProductGenerator]: L829_accept_S5 --> L829_accept_S5
[2023-01-16 05:14:08,329 INFO  L483       ProductGenerator]: Handling product edge call: call _if_status.apply();
[2023-01-16 05:14:08,329 INFO  L483       ProductGenerator]: Handling product edge call: call _if_status.apply();
[2023-01-16 05:14:08,330 INFO  L483       ProductGenerator]: Handling product edge call: call _if_status.apply();
[2023-01-16 05:14:08,330 INFO  L479       ProductGenerator]: acceptFINAL_T0_S2 --> acceptFINAL_T0_S2
[2023-01-16 05:14:08,330 INFO  L479       ProductGenerator]: acceptFINAL_T1_init --> acceptFINAL_T1_init
[2023-01-16 05:14:08,330 INFO  L479       ProductGenerator]: acceptFINAL_accept_S5 --> acceptFINAL_accept_S5
[2023-01-16 05:14:08,330 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-01-16 05:14:08,330 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-01-16 05:14:08,330 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-01-16 05:14:08,330 INFO  L479       ProductGenerator]: _try_next.applyENTRY_T0_S2 --> _try_next.applyENTRY_T0_S2
[2023-01-16 05:14:08,330 INFO  L479       ProductGenerator]: _try_next.applyENTRY_T1_init --> _try_next.applyENTRY_T1_init
[2023-01-16 05:14:08,330 INFO  L479       ProductGenerator]: _try_next.applyENTRY_accept_S5 --> _try_next.applyENTRY_accept_S5
[2023-01-16 05:14:08,330 INFO  L479       ProductGenerator]: _try_next.applyENTRY_T0_S2 --> _try_next.applyENTRY_T0_S2
[2023-01-16 05:14:08,330 INFO  L479       ProductGenerator]: _try_next.applyENTRY_T1_init --> _try_next.applyENTRY_T1_init
[2023-01-16 05:14:08,330 INFO  L479       ProductGenerator]: _try_next.applyENTRY_accept_S5 --> _try_next.applyENTRY_accept_S5
[2023-01-16 05:14:08,331 INFO  L479       ProductGenerator]: NoAction_23FINAL_T0_S2 --> NoAction_23FINAL_T0_S2
[2023-01-16 05:14:08,331 INFO  L479       ProductGenerator]: NoAction_23FINAL_T1_init --> NoAction_23FINAL_T1_init
[2023-01-16 05:14:08,331 INFO  L479       ProductGenerator]: NoAction_23FINAL_accept_S5 --> NoAction_23FINAL_accept_S5
[2023-01-16 05:14:08,331 INFO  L479       ProductGenerator]: L792_T0_S2 --> L792_T0_S2
[2023-01-16 05:14:08,331 INFO  L479       ProductGenerator]: L792_T1_init --> L792_T1_init
[2023-01-16 05:14:08,331 INFO  L479       ProductGenerator]: L792_accept_S5 --> L792_accept_S5
[2023-01-16 05:14:08,331 INFO  L479       ProductGenerator]: set_out_metaENTRY_T0_S2 --> set_out_metaENTRY_T0_S2
[2023-01-16 05:14:08,331 INFO  L479       ProductGenerator]: set_out_metaENTRY_T1_init --> set_out_metaENTRY_T1_init
[2023-01-16 05:14:08,331 INFO  L479       ProductGenerator]: set_out_metaENTRY_accept_S5 --> set_out_metaENTRY_accept_S5
[2023-01-16 05:14:08,331 INFO  L479       ProductGenerator]: set_default_routeFINAL_T0_S2 --> set_default_routeFINAL_T0_S2
[2023-01-16 05:14:08,331 INFO  L479       ProductGenerator]: set_default_routeFINAL_T1_init --> set_default_routeFINAL_T1_init
[2023-01-16 05:14:08,331 INFO  L479       ProductGenerator]: set_default_routeFINAL_accept_S5 --> set_default_routeFINAL_accept_S5
[2023-01-16 05:14:08,331 INFO  L479       ProductGenerator]: L749_T0_S2 --> L749_T0_S2
[2023-01-16 05:14:08,331 INFO  L479       ProductGenerator]: L749_T1_init --> L749_T1_init
[2023-01-16 05:14:08,331 INFO  L479       ProductGenerator]: L749_accept_S5 --> L749_accept_S5
[2023-01-16 05:14:08,332 INFO  L479       ProductGenerator]: L1022_T0_S2 --> L1022_T0_S2
[2023-01-16 05:14:08,332 INFO  L479       ProductGenerator]: L1022_T1_init --> L1022_T1_init
[2023-01-16 05:14:08,332 INFO  L479       ProductGenerator]: L1022_accept_S5 --> L1022_accept_S5
[2023-01-16 05:14:08,332 INFO  L479       ProductGenerator]: NoAction_31FINAL_T0_S2 --> NoAction_31FINAL_T0_S2
[2023-01-16 05:14:08,332 INFO  L479       ProductGenerator]: NoAction_31FINAL_T1_init --> NoAction_31FINAL_T1_init
[2023-01-16 05:14:08,332 INFO  L479       ProductGenerator]: NoAction_31FINAL_accept_S5 --> NoAction_31FINAL_accept_S5
[2023-01-16 05:14:08,332 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_31();
[2023-01-16 05:14:08,332 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_31();
[2023-01-16 05:14:08,332 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_31();
[2023-01-16 05:14:08,332 INFO  L479       ProductGenerator]: L807_T0_S2 --> L807_T0_S2
[2023-01-16 05:14:08,332 INFO  L479       ProductGenerator]: L807_T1_init --> L807_T1_init
[2023-01-16 05:14:08,332 INFO  L479       ProductGenerator]: L807_accept_S5 --> L807_accept_S5
[2023-01-16 05:14:08,332 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_T0_S2 --> _check_out_failed.applyENTRY_T0_S2
[2023-01-16 05:14:08,332 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_T1_init --> _check_out_failed.applyENTRY_T1_init
[2023-01-16 05:14:08,332 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_accept_S5 --> _check_out_failed.applyENTRY_accept_S5
[2023-01-16 05:14:08,332 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_T0_S2 --> _check_out_failed.applyENTRY_T0_S2
[2023-01-16 05:14:08,333 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_T1_init --> _check_out_failed.applyENTRY_T1_init
[2023-01-16 05:14:08,333 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_accept_S5 --> _check_out_failed.applyENTRY_accept_S5
[2023-01-16 05:14:08,333 INFO  L479       ProductGenerator]: L762_T0_S2 --> L762_T0_S2
[2023-01-16 05:14:08,333 INFO  L479       ProductGenerator]: L762_T1_init --> L762_T1_init
[2023-01-16 05:14:08,333 INFO  L479       ProductGenerator]: L762_accept_S5 --> L762_accept_S5
[2023-01-16 05:14:08,333 INFO  L479       ProductGenerator]: L762_T0_S2 --> L762_T0_S2
[2023-01-16 05:14:08,333 INFO  L479       ProductGenerator]: L762_T1_init --> L762_T1_init
[2023-01-16 05:14:08,333 INFO  L479       ProductGenerator]: L762_accept_S5 --> L762_accept_S5
[2023-01-16 05:14:08,333 INFO  L479       ProductGenerator]: L812_T0_S2 --> L812_T0_S2
[2023-01-16 05:14:08,333 INFO  L479       ProductGenerator]: L812_T1_init --> L812_T1_init
[2023-01-16 05:14:08,333 INFO  L479       ProductGenerator]: L812_accept_S5 --> L812_accept_S5
[2023-01-16 05:14:08,333 INFO  L479       ProductGenerator]: L890-1_T0_S2 --> L890-1_T0_S2
[2023-01-16 05:14:08,333 INFO  L479       ProductGenerator]: L890-1_T1_init --> L890-1_T1_init
[2023-01-16 05:14:08,333 INFO  L479       ProductGenerator]: L890-1_accept_S5 --> L890-1_accept_S5
[2023-01-16 05:14:08,333 INFO  L479       ProductGenerator]: L890-1_T0_S2 --> L890-1_T0_S2
[2023-01-16 05:14:08,333 INFO  L479       ProductGenerator]: L890-1_T1_init --> L890-1_T1_init
[2023-01-16 05:14:08,333 INFO  L479       ProductGenerator]: L890-1_accept_S5 --> L890-1_accept_S5
[2023-01-16 05:14:08,334 INFO  L479       ProductGenerator]: mainFINAL_T0_S2 --> mainFINAL_T0_S2
[2023-01-16 05:14:08,334 INFO  L479       ProductGenerator]: mainFINAL_T1_init --> mainFINAL_T1_init
[2023-01-16 05:14:08,334 INFO  L479       ProductGenerator]: mainFINAL_accept_S5 --> mainFINAL_accept_S5
[2023-01-16 05:14:08,334 INFO  L479       ProductGenerator]: L944_T0_S2 --> L944_T0_S2
[2023-01-16 05:14:08,334 INFO  L479       ProductGenerator]: L944_T1_init --> L944_T1_init
[2023-01-16 05:14:08,334 INFO  L479       ProductGenerator]: L944_accept_S5 --> L944_accept_S5
[2023-01-16 05:14:08,334 INFO  L479       ProductGenerator]: L944_T0_S2 --> L944_T0_S2
[2023-01-16 05:14:08,334 INFO  L479       ProductGenerator]: L944_T1_init --> L944_T1_init
[2023-01-16 05:14:08,334 INFO  L479       ProductGenerator]: L944_accept_S5 --> L944_accept_S5
[2023-01-16 05:14:08,334 INFO  L479       ProductGenerator]: L633_T0_S2 --> L633_T0_S2
[2023-01-16 05:14:08,334 INFO  L479       ProductGenerator]: L633_T1_init --> L633_T1_init
[2023-01-16 05:14:08,334 INFO  L479       ProductGenerator]: L633_accept_S5 --> L633_accept_S5
[2023-01-16 05:14:08,334 INFO  L479       ProductGenerator]: L710_T0_S2 --> L710_T0_S2
[2023-01-16 05:14:08,334 INFO  L479       ProductGenerator]: L710_T1_init --> L710_T1_init
[2023-01-16 05:14:08,334 INFO  L479       ProductGenerator]: L710_accept_S5 --> L710_accept_S5
[2023-01-16 05:14:08,334 INFO  L479       ProductGenerator]: L826_T0_S2 --> L826_T0_S2
[2023-01-16 05:14:08,334 INFO  L479       ProductGenerator]: L826_T1_init --> L826_T1_init
[2023-01-16 05:14:08,334 INFO  L479       ProductGenerator]: L826_accept_S5 --> L826_accept_S5
[2023-01-16 05:14:08,335 INFO  L479       ProductGenerator]: L859_T0_S2 --> L859_T0_S2
[2023-01-16 05:14:08,335 INFO  L479       ProductGenerator]: L859_T1_init --> L859_T1_init
[2023-01-16 05:14:08,335 INFO  L479       ProductGenerator]: L859_accept_S5 --> L859_accept_S5
[2023-01-16 05:14:08,335 INFO  L479       ProductGenerator]: L840_T0_S2 --> L840_T0_S2
[2023-01-16 05:14:08,335 INFO  L479       ProductGenerator]: L840_T1_init --> L840_T1_init
[2023-01-16 05:14:08,335 INFO  L479       ProductGenerator]: L840_accept_S5 --> L840_accept_S5
[2023-01-16 05:14:08,335 INFO  L479       ProductGenerator]: L543_T0_S2 --> L543_T0_S2
[2023-01-16 05:14:08,335 INFO  L479       ProductGenerator]: L543_T1_init --> L543_T1_init
[2023-01-16 05:14:08,335 INFO  L479       ProductGenerator]: L543_accept_S5 --> L543_accept_S5
[2023-01-16 05:14:08,335 INFO  L479       ProductGenerator]: L543_T0_S2 --> L543_T0_S2
[2023-01-16 05:14:08,335 INFO  L479       ProductGenerator]: L543_T1_init --> L543_T1_init
[2023-01-16 05:14:08,335 INFO  L479       ProductGenerator]: L543_accept_S5 --> L543_accept_S5
[2023-01-16 05:14:08,335 INFO  L479       ProductGenerator]: L1086_T0_S2 --> L1086_T0_S2
[2023-01-16 05:14:08,335 INFO  L479       ProductGenerator]: L1086_T1_init --> L1086_T1_init
[2023-01-16 05:14:08,335 INFO  L479       ProductGenerator]: L1086_accept_S5 --> L1086_accept_S5
[2023-01-16 05:14:08,335 INFO  L479       ProductGenerator]: L814_T0_S2 --> L814_T0_S2
[2023-01-16 05:14:08,335 INFO  L479       ProductGenerator]: L814_T1_init --> L814_T1_init
[2023-01-16 05:14:08,335 INFO  L479       ProductGenerator]: L814_accept_S5 --> L814_accept_S5
[2023-01-16 05:14:08,336 INFO  L479       ProductGenerator]: L1059_T0_S2 --> L1059_T0_S2
[2023-01-16 05:14:08,336 INFO  L479       ProductGenerator]: L1059_T1_init --> L1059_T1_init
[2023-01-16 05:14:08,336 INFO  L479       ProductGenerator]: L1059_accept_S5 --> L1059_accept_S5
[2023-01-16 05:14:08,336 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_T0_S2 --> default_route_0.applyENTRY_T0_S2
[2023-01-16 05:14:08,336 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_T1_init --> default_route_0.applyENTRY_T1_init
[2023-01-16 05:14:08,336 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_accept_S5 --> default_route_0.applyENTRY_accept_S5
[2023-01-16 05:14:08,336 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_T0_S2 --> default_route_0.applyENTRY_T0_S2
[2023-01-16 05:14:08,336 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_T1_init --> default_route_0.applyENTRY_T1_init
[2023-01-16 05:14:08,336 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_accept_S5 --> default_route_0.applyENTRY_accept_S5
[2023-01-16 05:14:08,336 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_T0_S2 --> set_out_port_0.applyENTRY_T0_S2
[2023-01-16 05:14:08,336 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_T1_init --> set_out_port_0.applyENTRY_T1_init
[2023-01-16 05:14:08,336 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_accept_S5 --> set_out_port_0.applyENTRY_accept_S5
[2023-01-16 05:14:08,336 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_T0_S2 --> set_out_port_0.applyENTRY_T0_S2
[2023-01-16 05:14:08,336 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_T1_init --> set_out_port_0.applyENTRY_T1_init
[2023-01-16 05:14:08,336 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_accept_S5 --> set_out_port_0.applyENTRY_accept_S5
[2023-01-16 05:14:08,336 INFO  L479       ProductGenerator]: L632_T0_S2 --> L632_T0_S2
[2023-01-16 05:14:08,336 INFO  L479       ProductGenerator]: L632_T1_init --> L632_T1_init
[2023-01-16 05:14:08,336 INFO  L479       ProductGenerator]: L632_accept_S5 --> L632_accept_S5
[2023-01-16 05:14:08,337 INFO  L479       ProductGenerator]: L616_T0_S2 --> L616_T0_S2
[2023-01-16 05:14:08,337 INFO  L479       ProductGenerator]: L616_T1_init --> L616_T1_init
[2023-01-16 05:14:08,337 INFO  L479       ProductGenerator]: L616_accept_S5 --> L616_accept_S5
[2023-01-16 05:14:08,337 INFO  L479       ProductGenerator]: send_inENTRY_T0_S2 --> send_inENTRY_T0_S2
[2023-01-16 05:14:08,337 INFO  L479       ProductGenerator]: send_inENTRY_T1_init --> send_inENTRY_T1_init
[2023-01-16 05:14:08,337 INFO  L479       ProductGenerator]: send_inENTRY_accept_S5 --> send_inENTRY_accept_S5
[2023-01-16 05:14:08,337 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-01-16 05:14:08,337 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-01-16 05:14:08,337 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-01-16 05:14:08,337 INFO  L479       ProductGenerator]: L848_T0_S2 --> L848_T0_S2
[2023-01-16 05:14:08,337 INFO  L479       ProductGenerator]: L848_T1_init --> L848_T1_init
[2023-01-16 05:14:08,337 INFO  L479       ProductGenerator]: L848_accept_S5 --> L848_accept_S5
[2023-01-16 05:14:08,338 INFO  L483       ProductGenerator]: Handling product edge call: call _to_parent.apply();
[2023-01-16 05:14:08,338 INFO  L483       ProductGenerator]: Handling product edge call: call _to_parent.apply();
[2023-01-16 05:14:08,338 INFO  L483       ProductGenerator]: Handling product edge call: call _to_parent.apply();
[2023-01-16 05:14:08,338 INFO  L479       ProductGenerator]: L972_T0_S2 --> L972_T0_S2
[2023-01-16 05:14:08,338 INFO  L479       ProductGenerator]: L972_T1_init --> L972_T1_init
[2023-01-16 05:14:08,338 INFO  L479       ProductGenerator]: L972_accept_S5 --> L972_accept_S5
[2023-01-16 05:14:08,338 INFO  L479       ProductGenerator]: _set_out_to_ingress_0FINAL_T0_S2 --> _set_out_to_ingress_0FINAL_T0_S2
[2023-01-16 05:14:08,338 INFO  L479       ProductGenerator]: _set_out_to_ingress_0FINAL_T1_init --> _set_out_to_ingress_0FINAL_T1_init
[2023-01-16 05:14:08,338 INFO  L479       ProductGenerator]: _set_out_to_ingress_0FINAL_accept_S5 --> _set_out_to_ingress_0FINAL_accept_S5
[2023-01-16 05:14:08,338 INFO  L479       ProductGenerator]: NoAction_21FINAL_T0_S2 --> NoAction_21FINAL_T0_S2
[2023-01-16 05:14:08,338 INFO  L479       ProductGenerator]: NoAction_21FINAL_T1_init --> NoAction_21FINAL_T1_init
[2023-01-16 05:14:08,338 INFO  L479       ProductGenerator]: NoAction_21FINAL_accept_S5 --> NoAction_21FINAL_accept_S5
[2023-01-16 05:14:08,339 INFO  L479       ProductGenerator]: _set_next_port_0ENTRY_T0_S2 --> _set_next_port_0ENTRY_T0_S2
[2023-01-16 05:14:08,339 INFO  L479       ProductGenerator]: _set_next_port_0ENTRY_T1_init --> _set_next_port_0ENTRY_T1_init
[2023-01-16 05:14:08,339 INFO  L479       ProductGenerator]: _set_next_port_0ENTRY_accept_S5 --> _set_next_port_0ENTRY_accept_S5
[2023-01-16 05:14:08,339 INFO  L479       ProductGenerator]: send_on_parentENTRY_T0_S2 --> send_on_parentENTRY_T0_S2
[2023-01-16 05:14:08,339 INFO  L479       ProductGenerator]: send_on_parentENTRY_T1_init --> send_on_parentENTRY_T1_init
[2023-01-16 05:14:08,339 INFO  L479       ProductGenerator]: send_on_parentENTRY_accept_S5 --> send_on_parentENTRY_accept_S5
[2023-01-16 05:14:08,339 INFO  L479       ProductGenerator]: _set_par_to_ingress_0ENTRY_T0_S2 --> _set_par_to_ingress_0ENTRY_T0_S2
[2023-01-16 05:14:08,339 INFO  L479       ProductGenerator]: _set_par_to_ingress_0ENTRY_T1_init --> _set_par_to_ingress_0ENTRY_T1_init
[2023-01-16 05:14:08,339 INFO  L479       ProductGenerator]: _set_par_to_ingress_0ENTRY_accept_S5 --> _set_par_to_ingress_0ENTRY_accept_S5
[2023-01-16 05:14:08,339 INFO  L483       ProductGenerator]: Handling product edge call: call _jump_to_next.apply();
[2023-01-16 05:14:08,339 INFO  L483       ProductGenerator]: Handling product edge call: call _jump_to_next.apply();
[2023-01-16 05:14:08,339 INFO  L483       ProductGenerator]: Handling product edge call: call _jump_to_next.apply();
[2023-01-16 05:14:08,339 INFO  L479       ProductGenerator]: L869_T0_S2 --> L869_T0_S2
[2023-01-16 05:14:08,339 INFO  L479       ProductGenerator]: L869_T1_init --> L869_T1_init
[2023-01-16 05:14:08,339 INFO  L479       ProductGenerator]: L869_accept_S5 --> L869_accept_S5
[2023-01-16 05:14:08,339 INFO  L479       ProductGenerator]: L624_T0_S2 --> L624_T0_S2
[2023-01-16 05:14:08,340 INFO  L479       ProductGenerator]: L624_T1_init --> L624_T1_init
[2023-01-16 05:14:08,340 INFO  L479       ProductGenerator]: L624_accept_S5 --> L624_accept_S5
[2023-01-16 05:14:08,340 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_24();
[2023-01-16 05:14:08,340 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_24();
[2023-01-16 05:14:08,340 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_24();
[2023-01-16 05:14:08,340 INFO  L479       ProductGenerator]: L811_T0_S2 --> L811_T0_S2
[2023-01-16 05:14:08,340 INFO  L479       ProductGenerator]: L811_T1_init --> L811_T1_init
[2023-01-16 05:14:08,340 INFO  L479       ProductGenerator]: L811_accept_S5 --> L811_accept_S5
[2023-01-16 05:14:08,340 INFO  L479       ProductGenerator]: L508_T0_S2 --> L508_T0_S2
[2023-01-16 05:14:08,340 INFO  L479       ProductGenerator]: L508_T1_init --> L508_T1_init
[2023-01-16 05:14:08,340 INFO  L479       ProductGenerator]: L508_accept_S5 --> L508_accept_S5
[2023-01-16 05:14:08,340 INFO  L479       ProductGenerator]: L498-1_T0_S2 --> L498-1_T0_S2
[2023-01-16 05:14:08,340 INFO  L479       ProductGenerator]: L498-1_T1_init --> L498-1_T1_init
[2023-01-16 05:14:08,340 INFO  L479       ProductGenerator]: L498-1_accept_S5 --> L498-1_accept_S5
[2023-01-16 05:14:08,340 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_T0_S2 --> _set_parent_out.applyENTRY_T0_S2
[2023-01-16 05:14:08,340 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_T1_init --> _set_parent_out.applyENTRY_T1_init
[2023-01-16 05:14:08,340 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_accept_S5 --> _set_parent_out.applyENTRY_accept_S5
[2023-01-16 05:14:08,340 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_T0_S2 --> _set_parent_out.applyENTRY_T0_S2
[2023-01-16 05:14:08,341 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_T1_init --> _set_parent_out.applyENTRY_T1_init
[2023-01-16 05:14:08,341 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_accept_S5 --> _set_parent_out.applyENTRY_accept_S5
[2023-01-16 05:14:08,341 INFO  L479       ProductGenerator]: L562-1_T0_S2 --> L562-1_T0_S2
[2023-01-16 05:14:08,341 INFO  L479       ProductGenerator]: L562-1_T1_init --> L562-1_T1_init
[2023-01-16 05:14:08,341 INFO  L479       ProductGenerator]: L562-1_accept_S5 --> L562-1_accept_S5
[2023-01-16 05:14:08,341 INFO  L479       ProductGenerator]: L797_T0_S2 --> L797_T0_S2
[2023-01-16 05:14:08,341 INFO  L479       ProductGenerator]: L797_T1_init --> L797_T1_init
[2023-01-16 05:14:08,341 INFO  L479       ProductGenerator]: L797_accept_S5 --> L797_accept_S5
[2023-01-16 05:14:08,341 INFO  L479       ProductGenerator]: L827_T0_S2 --> L827_T0_S2
[2023-01-16 05:14:08,341 INFO  L479       ProductGenerator]: L827_T1_init --> L827_T1_init
[2023-01-16 05:14:08,341 INFO  L479       ProductGenerator]: L827_accept_S5 --> L827_accept_S5
[2023-01-16 05:14:08,341 INFO  L479       ProductGenerator]: NoAction_32FINAL_T0_S2 --> NoAction_32FINAL_T0_S2
[2023-01-16 05:14:08,341 INFO  L479       ProductGenerator]: NoAction_32FINAL_T1_init --> NoAction_32FINAL_T1_init
[2023-01-16 05:14:08,342 INFO  L479       ProductGenerator]: NoAction_32FINAL_accept_S5 --> NoAction_32FINAL_accept_S5
[2023-01-16 05:14:08,342 INFO  L479       ProductGenerator]: _start_from_one_0FINAL_T0_S2 --> _start_from_one_0FINAL_T0_S2
[2023-01-16 05:14:08,342 INFO  L479       ProductGenerator]: _start_from_one_0FINAL_T1_init --> _start_from_one_0FINAL_T1_init
[2023-01-16 05:14:08,342 INFO  L479       ProductGenerator]: _start_from_one_0FINAL_accept_S5 --> _start_from_one_0FINAL_accept_S5
[2023-01-16 05:14:08,342 INFO  L479       ProductGenerator]: L734-1_T0_S2 --> L734-1_T0_S2
[2023-01-16 05:14:08,342 INFO  L479       ProductGenerator]: L734-1_T1_init --> L734-1_T1_init
[2023-01-16 05:14:08,342 INFO  L479       ProductGenerator]: L734-1_accept_S5 --> L734-1_accept_S5
[2023-01-16 05:14:08,342 INFO  L479       ProductGenerator]: L789_T0_S2 --> L789_T0_S2
[2023-01-16 05:14:08,342 INFO  L479       ProductGenerator]: L789_T1_init --> L789_T1_init
[2023-01-16 05:14:08,342 INFO  L479       ProductGenerator]: L789_accept_S5 --> L789_accept_S5
[2023-01-16 05:14:08,342 INFO  L479       ProductGenerator]: L974_T0_S2 --> L974_T0_S2
[2023-01-16 05:14:08,342 INFO  L479       ProductGenerator]: L974_T1_init --> L974_T1_init
[2023-01-16 05:14:08,342 INFO  L479       ProductGenerator]: L974_accept_S5 --> L974_accept_S5
[2023-01-16 05:14:08,342 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T0_S2 --> verifyChecksumFINAL_T0_S2
[2023-01-16 05:14:08,343 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T1_init --> verifyChecksumFINAL_T1_init
[2023-01-16 05:14:08,343 INFO  L479       ProductGenerator]: verifyChecksumFINAL_accept_S5 --> verifyChecksumFINAL_accept_S5
[2023-01-16 05:14:08,343 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_28();
[2023-01-16 05:14:08,343 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_28();
[2023-01-16 05:14:08,343 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_28();
[2023-01-16 05:14:08,343 INFO  L483       ProductGenerator]: Handling product edge call: call _set_par_to_ingress_0();
[2023-01-16 05:14:08,343 INFO  L483       ProductGenerator]: Handling product edge call: call _set_par_to_ingress_0();
[2023-01-16 05:14:08,343 INFO  L483       ProductGenerator]: Handling product edge call: call _set_par_to_ingress_0();
[2023-01-16 05:14:08,343 INFO  L479       ProductGenerator]: L786_T0_S2 --> L786_T0_S2
[2023-01-16 05:14:08,343 INFO  L479       ProductGenerator]: L786_T1_init --> L786_T1_init
[2023-01-16 05:14:08,343 INFO  L479       ProductGenerator]: L786_accept_S5 --> L786_accept_S5
[2023-01-16 05:14:08,343 INFO  L479       ProductGenerator]: L839_T0_S2 --> L839_T0_S2
[2023-01-16 05:14:08,344 INFO  L479       ProductGenerator]: L839_T1_init --> L839_T1_init
[2023-01-16 05:14:08,344 INFO  L479       ProductGenerator]: L839_accept_S5 --> L839_accept_S5
[2023-01-16 05:14:08,344 INFO  L479       ProductGenerator]: set_bfs_tagsENTRY_T0_S2 --> set_bfs_tagsENTRY_T0_S2
[2023-01-16 05:14:08,344 INFO  L479       ProductGenerator]: set_bfs_tagsENTRY_T1_init --> set_bfs_tagsENTRY_T1_init
[2023-01-16 05:14:08,344 INFO  L479       ProductGenerator]: set_bfs_tagsENTRY_accept_S5 --> set_bfs_tagsENTRY_accept_S5
[2023-01-16 05:14:08,344 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_parent_0();
[2023-01-16 05:14:08,344 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_parent_0();
[2023-01-16 05:14:08,344 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_parent_0();
[2023-01-16 05:14:08,344 INFO  L483       ProductGenerator]: Handling product edge call: call _set_out_to_ingress_0();
[2023-01-16 05:14:08,344 INFO  L483       ProductGenerator]: Handling product edge call: call _set_out_to_ingress_0();
[2023-01-16 05:14:08,344 INFO  L483       ProductGenerator]: Handling product edge call: call _set_out_to_ingress_0();
[2023-01-16 05:14:08,344 INFO  L483       ProductGenerator]: Handling product edge call: call set_bfs_tags();
[2023-01-16 05:14:08,344 INFO  L483       ProductGenerator]: Handling product edge call: call set_bfs_tags();
[2023-01-16 05:14:08,344 INFO  L483       ProductGenerator]: Handling product edge call: call set_bfs_tags();
[2023-01-16 05:14:08,344 INFO  L479       ProductGenerator]: _start_from_one_0ENTRY_T0_S2 --> _start_from_one_0ENTRY_T0_S2
[2023-01-16 05:14:08,344 INFO  L479       ProductGenerator]: _start_from_one_0ENTRY_T1_init --> _start_from_one_0ENTRY_T1_init
[2023-01-16 05:14:08,344 INFO  L479       ProductGenerator]: _start_from_one_0ENTRY_accept_S5 --> _start_from_one_0ENTRY_accept_S5
[2023-01-16 05:14:08,344 INFO  L479       ProductGenerator]: L1073_T0_S2 --> L1073_T0_S2
[2023-01-16 05:14:08,345 INFO  L479       ProductGenerator]: L1073_T1_init --> L1073_T1_init
[2023-01-16 05:14:08,345 INFO  L479       ProductGenerator]: L1073_accept_S5 --> L1073_accept_S5
[2023-01-16 05:14:08,345 INFO  L479       ProductGenerator]: L1073_T0_S2 --> L1073_T0_S2
[2023-01-16 05:14:08,345 INFO  L479       ProductGenerator]: L1073_T1_init --> L1073_T1_init
[2023-01-16 05:14:08,345 INFO  L479       ProductGenerator]: L1073_accept_S5 --> L1073_accept_S5
[2023-01-16 05:14:08,345 INFO  L479       ProductGenerator]: _go_to_next_0ENTRY_T0_S2 --> _go_to_next_0ENTRY_T0_S2
[2023-01-16 05:14:08,345 INFO  L479       ProductGenerator]: _go_to_next_0ENTRY_T1_init --> _go_to_next_0ENTRY_T1_init
[2023-01-16 05:14:08,345 INFO  L479       ProductGenerator]: _go_to_next_0ENTRY_accept_S5 --> _go_to_next_0ENTRY_accept_S5
[2023-01-16 05:14:08,345 INFO  L479       ProductGenerator]: L1020_T0_S2 --> L1020_T0_S2
[2023-01-16 05:14:08,345 INFO  L479       ProductGenerator]: L1020_T1_init --> L1020_T1_init
[2023-01-16 05:14:08,345 INFO  L479       ProductGenerator]: L1020_accept_S5 --> L1020_accept_S5
[2023-01-16 05:14:08,345 INFO  L483       ProductGenerator]: Handling product edge call: call _set_egress_port.apply();
[2023-01-16 05:14:08,345 INFO  L483       ProductGenerator]: Handling product edge call: call _set_egress_port.apply();
[2023-01-16 05:14:08,345 INFO  L483       ProductGenerator]: Handling product edge call: call _set_egress_port.apply();
[2023-01-16 05:14:08,345 INFO  L479       ProductGenerator]: L785_T0_S2 --> L785_T0_S2
[2023-01-16 05:14:08,345 INFO  L479       ProductGenerator]: L785_T1_init --> L785_T1_init
[2023-01-16 05:14:08,345 INFO  L479       ProductGenerator]: L785_accept_S5 --> L785_accept_S5
[2023-01-16 05:14:08,345 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_meta(set_out_port_0.set_out_meta.meta_state);
[2023-01-16 05:14:08,346 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_meta(set_out_port_0.set_out_meta.meta_state);
[2023-01-16 05:14:08,346 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_meta(set_out_port_0.set_out_meta.meta_state);
[2023-01-16 05:14:08,346 INFO  L479       ProductGenerator]: L474-1_T0_S2 --> L474-1_T0_S2
[2023-01-16 05:14:08,346 INFO  L479       ProductGenerator]: L474-1_T1_init --> L474-1_T1_init
[2023-01-16 05:14:08,346 INFO  L479       ProductGenerator]: L474-1_accept_S5 --> L474-1_accept_S5
[2023-01-16 05:14:08,346 INFO  L479       ProductGenerator]: L531_T0_S2 --> L531_T0_S2
[2023-01-16 05:14:08,346 INFO  L479       ProductGenerator]: L531_T1_init --> L531_T1_init
[2023-01-16 05:14:08,346 INFO  L479       ProductGenerator]: L531_accept_S5 --> L531_accept_S5
[2023-01-16 05:14:08,346 INFO  L479       ProductGenerator]: L531_T0_S2 --> L531_T0_S2
[2023-01-16 05:14:08,346 INFO  L479       ProductGenerator]: L531_T1_init --> L531_T1_init
[2023-01-16 05:14:08,346 INFO  L479       ProductGenerator]: L531_accept_S5 --> L531_accept_S5
[2023-01-16 05:14:08,346 INFO  L479       ProductGenerator]: L836_T0_S2 --> L836_T0_S2
[2023-01-16 05:14:08,346 INFO  L479       ProductGenerator]: L836_T1_init --> L836_T1_init
[2023-01-16 05:14:08,346 INFO  L479       ProductGenerator]: L836_accept_S5 --> L836_accept_S5
[2023-01-16 05:14:08,346 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_39();
[2023-01-16 05:14:08,346 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_39();
[2023-01-16 05:14:08,346 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_39();
[2023-01-16 05:14:08,346 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_T0_S2 --> _check_outport_status.applyENTRY_T0_S2
[2023-01-16 05:14:08,346 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_T1_init --> _check_outport_status.applyENTRY_T1_init
[2023-01-16 05:14:08,347 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_accept_S5 --> _check_outport_status.applyENTRY_accept_S5
[2023-01-16 05:14:08,347 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_T0_S2 --> _check_outport_status.applyENTRY_T0_S2
[2023-01-16 05:14:08,347 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_T1_init --> _check_outport_status.applyENTRY_T1_init
[2023-01-16 05:14:08,347 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_accept_S5 --> _check_outport_status.applyENTRY_accept_S5
[2023-01-16 05:14:08,347 INFO  L479       ProductGenerator]: L841_T0_S2 --> L841_T0_S2
[2023-01-16 05:14:08,347 INFO  L479       ProductGenerator]: L841_T1_init --> L841_T1_init
[2023-01-16 05:14:08,347 INFO  L479       ProductGenerator]: L841_accept_S5 --> L841_accept_S5
[2023-01-16 05:14:08,347 INFO  L479       ProductGenerator]: L498_T0_S2 --> L498_T0_S2
[2023-01-16 05:14:08,347 INFO  L479       ProductGenerator]: L498_T1_init --> L498_T1_init
[2023-01-16 05:14:08,347 INFO  L479       ProductGenerator]: L498_accept_S5 --> L498_accept_S5
[2023-01-16 05:14:08,347 INFO  L479       ProductGenerator]: L498_T0_S2 --> L498_T0_S2
[2023-01-16 05:14:08,347 INFO  L479       ProductGenerator]: L498_T1_init --> L498_T1_init
[2023-01-16 05:14:08,347 INFO  L479       ProductGenerator]: L498_accept_S5 --> L498_accept_S5
[2023-01-16 05:14:08,347 INFO  L479       ProductGenerator]: _curr_par_eq_zero.applyENTRY_T0_S2 --> _curr_par_eq_zero.applyENTRY_T0_S2
[2023-01-16 05:14:08,348 INFO  L479       ProductGenerator]: _curr_par_eq_zero.applyENTRY_T1_init --> _curr_par_eq_zero.applyENTRY_T1_init
[2023-01-16 05:14:08,348 INFO  L479       ProductGenerator]: _curr_par_eq_zero.applyENTRY_accept_S5 --> _curr_par_eq_zero.applyENTRY_accept_S5
[2023-01-16 05:14:08,348 INFO  L479       ProductGenerator]: _curr_par_eq_zero.applyENTRY_T0_S2 --> _curr_par_eq_zero.applyENTRY_T0_S2
[2023-01-16 05:14:08,348 INFO  L479       ProductGenerator]: _curr_par_eq_zero.applyENTRY_T1_init --> _curr_par_eq_zero.applyENTRY_T1_init
[2023-01-16 05:14:08,348 INFO  L479       ProductGenerator]: _curr_par_eq_zero.applyENTRY_accept_S5 --> _curr_par_eq_zero.applyENTRY_accept_S5
[2023-01-16 05:14:08,348 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_25();
[2023-01-16 05:14:08,348 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_25();
[2023-01-16 05:14:08,348 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_25();
[2023-01-16 05:14:08,348 INFO  L479       ProductGenerator]: L905-1_T0_S2 --> L905-1_T0_S2
[2023-01-16 05:14:08,348 INFO  L479       ProductGenerator]: L905-1_T1_init --> L905-1_T1_init
[2023-01-16 05:14:08,349 INFO  L479       ProductGenerator]: L905-1_accept_S5 --> L905-1_accept_S5
[2023-01-16 05:14:08,349 INFO  L479       ProductGenerator]: L905-1_T0_S2 --> L905-1_T0_S2
[2023-01-16 05:14:08,349 INFO  L479       ProductGenerator]: L905-1_T1_init --> L905-1_T1_init
[2023-01-16 05:14:08,349 INFO  L479       ProductGenerator]: L905-1_accept_S5 --> L905-1_accept_S5
[2023-01-16 05:14:08,349 INFO  L483       ProductGenerator]: Handling product edge call: call _outport_to_parent_0();
[2023-01-16 05:14:08,349 INFO  L483       ProductGenerator]: Handling product edge call: call _outport_to_parent_0();
[2023-01-16 05:14:08,349 INFO  L483       ProductGenerator]: Handling product edge call: call _outport_to_parent_0();
[2023-01-16 05:14:08,349 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_30();
[2023-01-16 05:14:08,349 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_30();
[2023-01-16 05:14:08,349 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_30();
[2023-01-16 05:14:08,349 INFO  L479       ProductGenerator]: set_out_metaFINAL_T0_S2 --> set_out_metaFINAL_T0_S2
[2023-01-16 05:14:08,349 INFO  L479       ProductGenerator]: set_out_metaFINAL_T1_init --> set_out_metaFINAL_T1_init
[2023-01-16 05:14:08,350 INFO  L479       ProductGenerator]: set_out_metaFINAL_accept_S5 --> set_out_metaFINAL_accept_S5
[2023-01-16 05:14:08,350 INFO  L479       ProductGenerator]: L1049_T0_S2 --> L1049_T0_S2
[2023-01-16 05:14:08,350 INFO  L479       ProductGenerator]: L1049_T1_init --> L1049_T1_init
[2023-01-16 05:14:08,350 INFO  L479       ProductGenerator]: L1049_accept_S5 --> L1049_accept_S5
[2023-01-16 05:14:08,350 INFO  L479       ProductGenerator]: L1049_T0_S2 --> L1049_T0_S2
[2023-01-16 05:14:08,350 INFO  L479       ProductGenerator]: L1049_T1_init --> L1049_T1_init
[2023-01-16 05:14:08,350 INFO  L479       ProductGenerator]: L1049_accept_S5 --> L1049_accept_S5
[2023-01-16 05:14:08,350 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_T0_S2 --> _hit_depth.applyENTRY_T0_S2
[2023-01-16 05:14:08,350 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_T1_init --> _hit_depth.applyENTRY_T1_init
[2023-01-16 05:14:08,350 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_accept_S5 --> _hit_depth.applyENTRY_accept_S5
[2023-01-16 05:14:08,350 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_T0_S2 --> _hit_depth.applyENTRY_T0_S2
[2023-01-16 05:14:08,350 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_T1_init --> _hit_depth.applyENTRY_T1_init
[2023-01-16 05:14:08,350 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_accept_S5 --> _hit_depth.applyENTRY_accept_S5
[2023-01-16 05:14:08,350 INFO  L479       ProductGenerator]: fwdFINAL_T0_S2 --> fwdFINAL_T0_S2
[2023-01-16 05:14:08,350 INFO  L479       ProductGenerator]: fwdFINAL_T1_init --> fwdFINAL_T1_init
[2023-01-16 05:14:08,350 INFO  L479       ProductGenerator]: fwdFINAL_accept_S5 --> fwdFINAL_accept_S5
[2023-01-16 05:14:08,350 INFO  L479       ProductGenerator]: L801_T0_S2 --> L801_T0_S2
[2023-01-16 05:14:08,350 INFO  L479       ProductGenerator]: L801_T1_init --> L801_T1_init
[2023-01-16 05:14:08,350 INFO  L479       ProductGenerator]: L801_accept_S5 --> L801_accept_S5
[2023-01-16 05:14:08,351 INFO  L479       ProductGenerator]: L817_T0_S2 --> L817_T0_S2
[2023-01-16 05:14:08,351 INFO  L479       ProductGenerator]: L817_T1_init --> L817_T1_init
[2023-01-16 05:14:08,351 INFO  L479       ProductGenerator]: L817_accept_S5 --> L817_accept_S5
[2023-01-16 05:14:08,351 INFO  L479       ProductGenerator]: L831_T0_S2 --> L831_T0_S2
[2023-01-16 05:14:08,351 INFO  L479       ProductGenerator]: L831_T1_init --> L831_T1_init
[2023-01-16 05:14:08,351 INFO  L479       ProductGenerator]: L831_accept_S5 --> L831_accept_S5
[2023-01-16 05:14:08,351 INFO  L479       ProductGenerator]: _starting_port_meta_0FINAL_T0_S2 --> _starting_port_meta_0FINAL_T0_S2
[2023-01-16 05:14:08,351 INFO  L479       ProductGenerator]: _starting_port_meta_0FINAL_T1_init --> _starting_port_meta_0FINAL_T1_init
[2023-01-16 05:14:08,351 INFO  L479       ProductGenerator]: _starting_port_meta_0FINAL_accept_S5 --> _starting_port_meta_0FINAL_accept_S5
[2023-01-16 05:14:08,351 INFO  L479       ProductGenerator]: send_in_ingress_0.applyENTRY_T0_S2 --> send_in_ingress_0.applyENTRY_T0_S2
[2023-01-16 05:14:08,351 INFO  L479       ProductGenerator]: send_in_ingress_0.applyENTRY_T1_init --> send_in_ingress_0.applyENTRY_T1_init
[2023-01-16 05:14:08,351 INFO  L479       ProductGenerator]: send_in_ingress_0.applyENTRY_accept_S5 --> send_in_ingress_0.applyENTRY_accept_S5
[2023-01-16 05:14:08,351 INFO  L479       ProductGenerator]: send_in_ingress_0.applyENTRY_T0_S2 --> send_in_ingress_0.applyENTRY_T0_S2
[2023-01-16 05:14:08,351 INFO  L479       ProductGenerator]: send_in_ingress_0.applyENTRY_T1_init --> send_in_ingress_0.applyENTRY_T1_init
[2023-01-16 05:14:08,351 INFO  L479       ProductGenerator]: send_in_ingress_0.applyENTRY_accept_S5 --> send_in_ingress_0.applyENTRY_accept_S5
[2023-01-16 05:14:08,351 INFO  L479       ProductGenerator]: L751_T0_S2 --> L751_T0_S2
[2023-01-16 05:14:08,351 INFO  L479       ProductGenerator]: L751_T1_init --> L751_T1_init
[2023-01-16 05:14:08,351 INFO  L479       ProductGenerator]: L751_accept_S5 --> L751_accept_S5
[2023-01-16 05:14:08,351 INFO  L479       ProductGenerator]: L833_T0_S2 --> L833_T0_S2
[2023-01-16 05:14:08,351 INFO  L479       ProductGenerator]: L833_T1_init --> L833_T1_init
[2023-01-16 05:14:08,351 INFO  L479       ProductGenerator]: L833_accept_S5 --> L833_accept_S5
[2023-01-16 05:14:08,352 INFO  L479       ProductGenerator]: L870_T0_S2 --> L870_T0_S2
[2023-01-16 05:14:08,352 INFO  L479       ProductGenerator]: L870_T1_init --> L870_T1_init
[2023-01-16 05:14:08,352 INFO  L479       ProductGenerator]: L870_accept_S5 --> L870_accept_S5
[2023-01-16 05:14:08,352 INFO  L479       ProductGenerator]: L870_T0_S2 --> L870_T0_S2
[2023-01-16 05:14:08,352 INFO  L479       ProductGenerator]: L870_T1_init --> L870_T1_init
[2023-01-16 05:14:08,352 INFO  L479       ProductGenerator]: L870_accept_S5 --> L870_accept_S5
[2023-01-16 05:14:08,352 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_pkt_0.apply();
[2023-01-16 05:14:08,352 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_pkt_0.apply();
[2023-01-16 05:14:08,352 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_pkt_0.apply();
[2023-01-16 05:14:08,352 INFO  L479       ProductGenerator]: L1023_T0_S2 --> L1023_T0_S2
[2023-01-16 05:14:08,352 INFO  L479       ProductGenerator]: L1023_T1_init --> L1023_T1_init
[2023-01-16 05:14:08,352 INFO  L479       ProductGenerator]: L1023_accept_S5 --> L1023_accept_S5
[2023-01-16 05:14:08,352 INFO  L479       ProductGenerator]: L699_T0_S2 --> L699_T0_S2
[2023-01-16 05:14:08,352 INFO  L479       ProductGenerator]: L699_T1_init --> L699_T1_init
[2023-01-16 05:14:08,352 INFO  L479       ProductGenerator]: L699_accept_S5 --> L699_accept_S5
[2023-01-16 05:14:08,352 INFO  L479       ProductGenerator]: L699_T0_S2 --> L699_T0_S2
[2023-01-16 05:14:08,352 INFO  L479       ProductGenerator]: L699_T1_init --> L699_T1_init
[2023-01-16 05:14:08,352 INFO  L479       ProductGenerator]: L699_accept_S5 --> L699_accept_S5
[2023-01-16 05:14:08,352 INFO  L479       ProductGenerator]: _set_next_port_0FINAL_T0_S2 --> _set_next_port_0FINAL_T0_S2
[2023-01-16 05:14:08,352 INFO  L479       ProductGenerator]: _set_next_port_0FINAL_T1_init --> _set_next_port_0FINAL_T1_init
[2023-01-16 05:14:08,352 INFO  L479       ProductGenerator]: _set_next_port_0FINAL_accept_S5 --> _set_next_port_0FINAL_accept_S5
[2023-01-16 05:14:08,352 INFO  L479       ProductGenerator]: L871-1_T0_S2 --> L871-1_T0_S2
[2023-01-16 05:14:08,353 INFO  L479       ProductGenerator]: L871-1_T1_init --> L871-1_T1_init
[2023-01-16 05:14:08,353 INFO  L479       ProductGenerator]: L871-1_accept_S5 --> L871-1_accept_S5
[2023-01-16 05:14:08,353 INFO  L479       ProductGenerator]: L871-1_T0_S2 --> L871-1_T0_S2
[2023-01-16 05:14:08,353 INFO  L479       ProductGenerator]: L871-1_T1_init --> L871-1_T1_init
[2023-01-16 05:14:08,353 INFO  L479       ProductGenerator]: L871-1_accept_S5 --> L871-1_accept_S5
[2023-01-16 05:14:08,353 INFO  L483       ProductGenerator]: Handling product edge call: call send_in_ingress_0.apply();
[2023-01-16 05:14:08,353 INFO  L483       ProductGenerator]: Handling product edge call: call send_in_ingress_0.apply();
[2023-01-16 05:14:08,353 INFO  L483       ProductGenerator]: Handling product edge call: call send_in_ingress_0.apply();
[2023-01-16 05:14:08,353 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_29();
[2023-01-16 05:14:08,353 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_29();
[2023-01-16 05:14:08,353 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_29();
[2023-01-16 05:14:08,353 INFO  L479       ProductGenerator]: L862_T0_S2 --> L862_T0_S2
[2023-01-16 05:14:08,353 INFO  L479       ProductGenerator]: L862_T1_init --> L862_T1_init
[2023-01-16 05:14:08,353 INFO  L479       ProductGenerator]: L862_accept_S5 --> L862_accept_S5
[2023-01-16 05:14:08,353 INFO  L479       ProductGenerator]: L912_T0_S2 --> L912_T0_S2
[2023-01-16 05:14:08,353 INFO  L479       ProductGenerator]: L912_T1_init --> L912_T1_init
[2023-01-16 05:14:08,353 INFO  L479       ProductGenerator]: L912_accept_S5 --> L912_accept_S5
[2023-01-16 05:14:08,353 INFO  L479       ProductGenerator]: L912_T0_S2 --> L912_T0_S2
[2023-01-16 05:14:08,354 INFO  L479       ProductGenerator]: L912_T1_init --> L912_T1_init
[2023-01-16 05:14:08,354 INFO  L479       ProductGenerator]: L912_accept_S5 --> L912_accept_S5
[2023-01-16 05:14:08,354 INFO  L483       ProductGenerator]: Handling product edge call: call _try_next.apply();
[2023-01-16 05:14:08,354 INFO  L483       ProductGenerator]: Handling product edge call: call _try_next.apply();
[2023-01-16 05:14:08,354 INFO  L483       ProductGenerator]: Handling product edge call: call _try_next.apply();
[2023-01-16 05:14:08,354 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_par_eq_zero.apply();
[2023-01-16 05:14:08,354 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_par_eq_zero.apply();
[2023-01-16 05:14:08,354 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_par_eq_zero.apply();
[2023-01-16 05:14:08,354 INFO  L479       ProductGenerator]: L815_T0_S2 --> L815_T0_S2
[2023-01-16 05:14:08,354 INFO  L479       ProductGenerator]: L815_T1_init --> L815_T1_init
[2023-01-16 05:14:08,354 INFO  L479       ProductGenerator]: L815_accept_S5 --> L815_accept_S5
[2023-01-16 05:14:08,354 INFO  L483       ProductGenerator]: Handling product edge call: call _starting_port_meta_0(_set_egress_port._starting_port_meta_0.port_start);
[2023-01-16 05:14:08,354 INFO  L483       ProductGenerator]: Handling product edge call: call _starting_port_meta_0(_set_egress_port._starting_port_meta_0.port_start);
[2023-01-16 05:14:08,354 INFO  L483       ProductGenerator]: Handling product edge call: call _starting_port_meta_0(_set_egress_port._starting_port_meta_0.port_start);
[2023-01-16 05:14:08,354 INFO  L479       ProductGenerator]: _next_outport_0FINAL_T0_S2 --> _next_outport_0FINAL_T0_S2
[2023-01-16 05:14:08,354 INFO  L479       ProductGenerator]: _next_outport_0FINAL_T1_init --> _next_outport_0FINAL_T1_init
[2023-01-16 05:14:08,354 INFO  L479       ProductGenerator]: _next_outport_0FINAL_accept_S5 --> _next_outport_0FINAL_accept_S5
[2023-01-16 05:14:08,355 INFO  L479       ProductGenerator]: L1049-1_T0_S2 --> L1049-1_T0_S2
[2023-01-16 05:14:08,355 INFO  L479       ProductGenerator]: L1049-1_T1_init --> L1049-1_T1_init
[2023-01-16 05:14:08,355 INFO  L479       ProductGenerator]: L1049-1_accept_S5 --> L1049-1_accept_S5
[2023-01-16 05:14:08,355 INFO  L479       ProductGenerator]: L995_T0_S2 --> L995_T0_S2
[2023-01-16 05:14:08,355 INFO  L479       ProductGenerator]: L995_T1_init --> L995_T1_init
[2023-01-16 05:14:08,355 INFO  L479       ProductGenerator]: L995_accept_S5 --> L995_accept_S5
[2023-01-16 05:14:08,355 INFO  L479       ProductGenerator]: L926_T0_S2 --> L926_T0_S2
[2023-01-16 05:14:08,355 INFO  L479       ProductGenerator]: L926_T1_init --> L926_T1_init
[2023-01-16 05:14:08,355 INFO  L479       ProductGenerator]: L926_accept_S5 --> L926_accept_S5
[2023-01-16 05:14:08,355 INFO  L479       ProductGenerator]: L926_T0_S2 --> L926_T0_S2
[2023-01-16 05:14:08,355 INFO  L479       ProductGenerator]: L926_T1_init --> L926_T1_init
[2023-01-16 05:14:08,355 INFO  L479       ProductGenerator]: L926_accept_S5 --> L926_accept_S5
[2023-01-16 05:14:08,355 INFO  L479       ProductGenerator]: mainProcedureFINAL_T0_S2 --> mainProcedureFINAL_T0_S2
[2023-01-16 05:14:08,355 INFO  L479       ProductGenerator]: mainProcedureFINAL_T1_init --> mainProcedureFINAL_T1_init
[2023-01-16 05:14:08,356 INFO  L479       ProductGenerator]: mainProcedureFINAL_accept_S5 --> mainProcedureFINAL_accept_S5
[2023-01-16 05:14:08,356 INFO  L479       ProductGenerator]: L822_T0_S2 --> L822_T0_S2
[2023-01-16 05:14:08,356 INFO  L479       ProductGenerator]: L822_T1_init --> L822_T1_init
[2023-01-16 05:14:08,356 INFO  L479       ProductGenerator]: L822_accept_S5 --> L822_accept_S5
[2023-01-16 05:14:08,356 INFO  L479       ProductGenerator]: L898-1_T0_S2 --> L898-1_T0_S2
[2023-01-16 05:14:08,356 INFO  L479       ProductGenerator]: L898-1_T1_init --> L898-1_T1_init
[2023-01-16 05:14:08,356 INFO  L479       ProductGenerator]: L898-1_accept_S5 --> L898-1_accept_S5
[2023-01-16 05:14:08,356 INFO  L479       ProductGenerator]: L898-1_T0_S2 --> L898-1_T0_S2
[2023-01-16 05:14:08,356 INFO  L479       ProductGenerator]: L898-1_T1_init --> L898-1_T1_init
[2023-01-16 05:14:08,356 INFO  L479       ProductGenerator]: L898-1_accept_S5 --> L898-1_accept_S5
[2023-01-16 05:14:08,356 INFO  L479       ProductGenerator]: L818_T0_S2 --> L818_T0_S2
[2023-01-16 05:14:08,356 INFO  L479       ProductGenerator]: L818_T1_init --> L818_T1_init
[2023-01-16 05:14:08,356 INFO  L479       ProductGenerator]: L818_accept_S5 --> L818_accept_S5
[2023-01-16 05:14:08,356 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_T0_S2 --> _to_parent.applyENTRY_T0_S2
[2023-01-16 05:14:08,356 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_T1_init --> _to_parent.applyENTRY_T1_init
[2023-01-16 05:14:08,356 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_accept_S5 --> _to_parent.applyENTRY_accept_S5
[2023-01-16 05:14:08,357 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_T0_S2 --> _to_parent.applyENTRY_T0_S2
[2023-01-16 05:14:08,357 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_T1_init --> _to_parent.applyENTRY_T1_init
[2023-01-16 05:14:08,357 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_accept_S5 --> _to_parent.applyENTRY_accept_S5
[2023-01-16 05:14:08,357 INFO  L479       ProductGenerator]: L957-1_T0_S2 --> L957-1_T0_S2
[2023-01-16 05:14:08,357 INFO  L479       ProductGenerator]: L957-1_T1_init --> L957-1_T1_init
[2023-01-16 05:14:08,357 INFO  L479       ProductGenerator]: L957-1_accept_S5 --> L957-1_accept_S5
[2023-01-16 05:14:08,357 INFO  L479       ProductGenerator]: L957-1_T0_S2 --> L957-1_T0_S2
[2023-01-16 05:14:08,357 INFO  L479       ProductGenerator]: L957-1_T1_init --> L957-1_T1_init
[2023-01-16 05:14:08,357 INFO  L479       ProductGenerator]: L957-1_accept_S5 --> L957-1_accept_S5
[2023-01-16 05:14:08,357 INFO  L479       ProductGenerator]: towards_parentFINAL_T0_S2 --> towards_parentFINAL_T0_S2
[2023-01-16 05:14:08,357 INFO  L479       ProductGenerator]: towards_parentFINAL_T1_init --> towards_parentFINAL_T1_init
[2023-01-16 05:14:08,357 INFO  L479       ProductGenerator]: towards_parentFINAL_accept_S5 --> towards_parentFINAL_accept_S5
[2023-01-16 05:14:08,357 INFO  L483       ProductGenerator]: Handling product edge call: call towards_parent();
[2023-01-16 05:14:08,357 INFO  L483       ProductGenerator]: Handling product edge call: call towards_parent();
[2023-01-16 05:14:08,358 INFO  L483       ProductGenerator]: Handling product edge call: call towards_parent();
[2023-01-16 05:14:08,358 INFO  L479       ProductGenerator]: L1073-1_T0_S2 --> L1073-1_T0_S2
[2023-01-16 05:14:08,358 INFO  L479       ProductGenerator]: L1073-1_T1_init --> L1073-1_T1_init
[2023-01-16 05:14:08,358 INFO  L479       ProductGenerator]: L1073-1_accept_S5 --> L1073-1_accept_S5
[2023-01-16 05:14:08,358 INFO  L479       ProductGenerator]: L599-1_T0_S2 --> L599-1_T0_S2
[2023-01-16 05:14:08,358 INFO  L479       ProductGenerator]: L599-1_T1_init --> L599-1_T1_init
[2023-01-16 05:14:08,358 INFO  L479       ProductGenerator]: L599-1_accept_S5 --> L599-1_accept_S5
[2023-01-16 05:14:08,358 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_ParserImpl();
[2023-01-16 05:14:08,358 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_ParserImpl();
[2023-01-16 05:14:08,358 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_ParserImpl();
[2023-01-16 05:14:08,358 INFO  L479       ProductGenerator]: L828_T0_S2 --> L828_T0_S2
[2023-01-16 05:14:08,358 INFO  L479       ProductGenerator]: L828_T1_init --> L828_T1_init
[2023-01-16 05:14:08,358 INFO  L479       ProductGenerator]: L828_accept_S5 --> L828_accept_S5
[2023-01-16 05:14:08,358 INFO  L479       ProductGenerator]: L787_T0_S2 --> L787_T0_S2
[2023-01-16 05:14:08,358 INFO  L479       ProductGenerator]: L787_T1_init --> L787_T1_init
[2023-01-16 05:14:08,358 INFO  L479       ProductGenerator]: L787_accept_S5 --> L787_accept_S5
[2023-01-16 05:14:08,358 INFO  L479       ProductGenerator]: L842_T0_S2 --> L842_T0_S2
[2023-01-16 05:14:08,358 INFO  L479       ProductGenerator]: L842_T1_init --> L842_T1_init
[2023-01-16 05:14:08,358 INFO  L479       ProductGenerator]: L842_accept_S5 --> L842_accept_S5
[2023-01-16 05:14:08,359 INFO  L483       ProductGenerator]: Handling product edge call: call _go_to_next_0();
[2023-01-16 05:14:08,359 INFO  L483       ProductGenerator]: Handling product edge call: call _go_to_next_0();
[2023-01-16 05:14:08,359 INFO  L483       ProductGenerator]: Handling product edge call: call _go_to_next_0();
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: L808_T0_S2 --> L808_T0_S2
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: L808_T1_init --> L808_T1_init
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: L808_accept_S5 --> L808_accept_S5
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: L852_T0_S2 --> L852_T0_S2
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: L852_T1_init --> L852_T1_init
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: L852_accept_S5 --> L852_accept_S5
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: L809_T0_S2 --> L809_T0_S2
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: L809_T1_init --> L809_T1_init
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: L809_accept_S5 --> L809_accept_S5
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: _set_out_to_ingress_0ENTRY_T0_S2 --> _set_out_to_ingress_0ENTRY_T0_S2
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: _set_out_to_ingress_0ENTRY_T1_init --> _set_out_to_ingress_0ENTRY_T1_init
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: _set_out_to_ingress_0ENTRY_accept_S5 --> _set_out_to_ingress_0ENTRY_accept_S5
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: L782_T0_S2 --> L782_T0_S2
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: L782_T1_init --> L782_T1_init
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: L782_accept_S5 --> L782_accept_S5
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: L897_T0_S2 --> L897_T0_S2
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: L897_T1_init --> L897_T1_init
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: L897_accept_S5 --> L897_accept_S5
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: L897_T0_S2 --> L897_T0_S2
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: L897_T1_init --> L897_T1_init
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: L897_accept_S5 --> L897_accept_S5
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: all_ports_status.writeENTRY_T0_S2 --> all_ports_status.writeENTRY_T0_S2
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: all_ports_status.writeENTRY_T1_init --> all_ports_status.writeENTRY_T1_init
[2023-01-16 05:14:08,359 INFO  L479       ProductGenerator]: all_ports_status.writeENTRY_accept_S5 --> all_ports_status.writeENTRY_accept_S5
[2023-01-16 05:14:08,360 INFO  L479       ProductGenerator]: L896_T0_S2 --> L896_T0_S2
[2023-01-16 05:14:08,360 INFO  L479       ProductGenerator]: L896_T1_init --> L896_T1_init
[2023-01-16 05:14:08,360 INFO  L479       ProductGenerator]: L896_accept_S5 --> L896_accept_S5
[2023-01-16 05:14:08,360 INFO  L479       ProductGenerator]: L896_T0_S2 --> L896_T0_S2
[2023-01-16 05:14:08,360 INFO  L479       ProductGenerator]: L896_T1_init --> L896_T1_init
[2023-01-16 05:14:08,360 INFO  L479       ProductGenerator]: L896_accept_S5 --> L896_accept_S5
[2023-01-16 05:14:08,360 INFO  L479       ProductGenerator]: _xor_outport_0FINAL_T0_S2 --> _xor_outport_0FINAL_T0_S2
[2023-01-16 05:14:08,360 INFO  L479       ProductGenerator]: _xor_outport_0FINAL_T1_init --> _xor_outport_0FINAL_T1_init
[2023-01-16 05:14:08,360 INFO  L479       ProductGenerator]: _xor_outport_0FINAL_accept_S5 --> _xor_outport_0FINAL_accept_S5
[2023-01-16 05:14:08,360 INFO  L479       ProductGenerator]: L486-1_T0_S2 --> L486-1_T0_S2
[2023-01-16 05:14:08,360 INFO  L479       ProductGenerator]: L486-1_T1_init --> L486-1_T1_init
[2023-01-16 05:14:08,360 INFO  L479       ProductGenerator]: L486-1_accept_S5 --> L486-1_accept_S5
[2023-01-16 05:14:08,360 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-01-16 05:14:08,360 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-01-16 05:14:08,360 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-01-16 05:14:08,360 INFO  L479       ProductGenerator]: L816_T0_S2 --> L816_T0_S2
[2023-01-16 05:14:08,360 INFO  L479       ProductGenerator]: L816_T1_init --> L816_T1_init
[2023-01-16 05:14:08,360 INFO  L479       ProductGenerator]: L816_accept_S5 --> L816_accept_S5
[2023-01-16 05:14:08,360 INFO  L479       ProductGenerator]: L519_T0_S2 --> L519_T0_S2
[2023-01-16 05:14:08,360 INFO  L479       ProductGenerator]: L519_T1_init --> L519_T1_init
[2023-01-16 05:14:08,360 INFO  L479       ProductGenerator]: L519_accept_S5 --> L519_accept_S5
[2023-01-16 05:14:08,360 INFO  L479       ProductGenerator]: L519_T0_S2 --> L519_T0_S2
[2023-01-16 05:14:08,360 INFO  L479       ProductGenerator]: L519_T1_init --> L519_T1_init
[2023-01-16 05:14:08,360 INFO  L479       ProductGenerator]: L519_accept_S5 --> L519_accept_S5
[2023-01-16 05:14:08,360 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_36();
[2023-01-16 05:14:08,360 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_36();
[2023-01-16 05:14:08,360 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_36();
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L573_T0_S2 --> L573_T0_S2
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L573_T1_init --> L573_T1_init
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L573_accept_S5 --> L573_accept_S5
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L861_T0_S2 --> L861_T0_S2
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L861_T1_init --> L861_T1_init
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L861_accept_S5 --> L861_accept_S5
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L762-1_T0_S2 --> L762-1_T0_S2
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L762-1_T1_init --> L762-1_T1_init
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L762-1_accept_S5 --> L762-1_accept_S5
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L860_T0_S2 --> L860_T0_S2
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L860_T1_init --> L860_T1_init
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L860_accept_S5 --> L860_accept_S5
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L588_T0_S2 --> L588_T0_S2
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L588_T1_init --> L588_T1_init
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L588_accept_S5 --> L588_accept_S5
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: _next_outport_0ENTRY_T0_S2 --> _next_outport_0ENTRY_T0_S2
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: _next_outport_0ENTRY_T1_init --> _next_outport_0ENTRY_T1_init
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: _next_outport_0ENTRY_accept_S5 --> _next_outport_0ENTRY_accept_S5
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L699-1_T0_S2 --> L699-1_T0_S2
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L699-1_T1_init --> L699-1_T1_init
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L699-1_accept_S5 --> L699-1_accept_S5
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L791_T0_S2 --> L791_T0_S2
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L791_T1_init --> L791_T1_init
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L791_accept_S5 --> L791_accept_S5
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L951_T0_S2 --> L951_T0_S2
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L951_T1_init --> L951_T1_init
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L951_accept_S5 --> L951_accept_S5
[2023-01-16 05:14:08,361 INFO  L479       ProductGenerator]: L950_T0_S2 --> L950_T0_S2
[2023-01-16 05:14:08,362 INFO  L479       ProductGenerator]: L950_T1_init --> L950_T1_init
[2023-01-16 05:14:08,362 INFO  L479       ProductGenerator]: L950_accept_S5 --> L950_accept_S5
[2023-01-16 05:14:08,362 INFO  L479       ProductGenerator]: L851_T0_S2 --> L851_T0_S2
[2023-01-16 05:14:08,362 INFO  L479       ProductGenerator]: L851_T1_init --> L851_T1_init
[2023-01-16 05:14:08,362 INFO  L479       ProductGenerator]: L851_accept_S5 --> L851_accept_S5
[2023-01-16 05:14:08,362 INFO  L479       ProductGenerator]: L850_T0_S2 --> L850_T0_S2
[2023-01-16 05:14:08,362 INFO  L479       ProductGenerator]: L850_T1_init --> L850_T1_init
[2023-01-16 05:14:08,362 INFO  L479       ProductGenerator]: L850_accept_S5 --> L850_accept_S5
[2023-01-16 05:14:08,362 INFO  L479       ProductGenerator]: NoAction_34FINAL_T0_S2 --> NoAction_34FINAL_T0_S2
[2023-01-16 05:14:08,362 INFO  L479       ProductGenerator]: NoAction_34FINAL_T1_init --> NoAction_34FINAL_T1_init
[2023-01-16 05:14:08,362 INFO  L479       ProductGenerator]: NoAction_34FINAL_accept_S5 --> NoAction_34FINAL_accept_S5
[2023-01-16 05:14:08,362 INFO  L479       ProductGenerator]: startFINAL_T0_S2 --> startFINAL_T0_S2
[2023-01-16 05:14:08,362 INFO  L479       ProductGenerator]: startFINAL_T1_init --> startFINAL_T1_init
[2023-01-16 05:14:08,362 INFO  L479       ProductGenerator]: startFINAL_accept_S5 --> startFINAL_accept_S5
[2023-01-16 05:14:08,362 INFO  L483       ProductGenerator]: Handling product edge call: call _set_if_status_0(_if_status._set_if_status_0._value);
[2023-01-16 05:14:08,362 INFO  L483       ProductGenerator]: Handling product edge call: call _set_if_status_0(_if_status._set_if_status_0._value);
[2023-01-16 05:14:08,362 INFO  L483       ProductGenerator]: Handling product edge call: call _set_if_status_0(_if_status._set_if_status_0._value);
[2023-01-16 05:14:08,362 INFO  L479       ProductGenerator]: L795_T0_S2 --> L795_T0_S2
[2023-01-16 05:14:08,363 INFO  L479       ProductGenerator]: L795_T1_init --> L795_T1_init
[2023-01-16 05:14:08,363 INFO  L479       ProductGenerator]: L795_accept_S5 --> L795_accept_S5
[2023-01-16 05:14:08,363 INFO  L479       ProductGenerator]: L599_T0_S2 --> L599_T0_S2
[2023-01-16 05:14:08,363 INFO  L479       ProductGenerator]: L599_T1_init --> L599_T1_init
[2023-01-16 05:14:08,363 INFO  L479       ProductGenerator]: L599_accept_S5 --> L599_accept_S5
[2023-01-16 05:14:08,363 INFO  L479       ProductGenerator]: L599_T0_S2 --> L599_T0_S2
[2023-01-16 05:14:08,363 INFO  L479       ProductGenerator]: L599_T1_init --> L599_T1_init
[2023-01-16 05:14:08,363 INFO  L479       ProductGenerator]: L599_accept_S5 --> L599_accept_S5
[2023-01-16 05:14:08,363 INFO  L479       ProductGenerator]: L790_T0_S2 --> L790_T0_S2
[2023-01-16 05:14:08,363 INFO  L479       ProductGenerator]: L790_T1_init --> L790_T1_init
[2023-01-16 05:14:08,363 INFO  L479       ProductGenerator]: L790_accept_S5 --> L790_accept_S5
[2023-01-16 05:14:08,363 INFO  L479       ProductGenerator]: L572_T0_S2 --> L572_T0_S2
[2023-01-16 05:14:08,363 INFO  L479       ProductGenerator]: L572_T1_init --> L572_T1_init
[2023-01-16 05:14:08,363 INFO  L479       ProductGenerator]: L572_accept_S5 --> L572_accept_S5
[2023-01-16 05:14:08,363 INFO  L479       ProductGenerator]: havocProcedureENTRY_T0_S2 --> havocProcedureENTRY_T0_S2
[2023-01-16 05:14:08,364 INFO  L479       ProductGenerator]: havocProcedureENTRY_T1_init --> havocProcedureENTRY_T1_init
[2023-01-16 05:14:08,364 INFO  L479       ProductGenerator]: havocProcedureENTRY_accept_S5 --> havocProcedureENTRY_accept_S5
[2023-01-16 05:14:08,364 INFO  L479       ProductGenerator]: NoAction_24FINAL_T0_S2 --> NoAction_24FINAL_T0_S2
[2023-01-16 05:14:08,364 INFO  L479       ProductGenerator]: NoAction_24FINAL_T1_init --> NoAction_24FINAL_T1_init
[2023-01-16 05:14:08,364 INFO  L479       ProductGenerator]: NoAction_24FINAL_accept_S5 --> NoAction_24FINAL_accept_S5
[2023-01-16 05:14:08,364 INFO  L479       ProductGenerator]: L677_T0_S2 --> L677_T0_S2
[2023-01-16 05:14:08,364 INFO  L479       ProductGenerator]: L677_T1_init --> L677_T1_init
[2023-01-16 05:14:08,364 INFO  L479       ProductGenerator]: L677_accept_S5 --> L677_accept_S5
[2023-01-16 05:14:08,364 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_T0_S2 --> fwd_pkt_0.applyENTRY_T0_S2
[2023-01-16 05:14:08,364 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_T1_init --> fwd_pkt_0.applyENTRY_T1_init
[2023-01-16 05:14:08,364 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_accept_S5 --> fwd_pkt_0.applyENTRY_accept_S5
[2023-01-16 05:14:08,365 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_T0_S2 --> fwd_pkt_0.applyENTRY_T0_S2
[2023-01-16 05:14:08,365 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_T1_init --> fwd_pkt_0.applyENTRY_T1_init
[2023-01-16 05:14:08,365 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_accept_S5 --> fwd_pkt_0.applyENTRY_accept_S5
[2023-01-16 05:14:08,365 INFO  L479       ProductGenerator]: L832_T0_S2 --> L832_T0_S2
[2023-01-16 05:14:08,365 INFO  L479       ProductGenerator]: L832_T1_init --> L832_T1_init
[2023-01-16 05:14:08,365 INFO  L479       ProductGenerator]: L832_accept_S5 --> L832_accept_S5
[2023-01-16 05:14:08,365 INFO  L483       ProductGenerator]: Handling product edge call: call _xor_outport_0(_check_outport_status._xor_outport_0._all_ports);
[2023-01-16 05:14:08,365 INFO  L483       ProductGenerator]: Handling product edge call: call _xor_outport_0(_check_outport_status._xor_outport_0._all_ports);
[2023-01-16 05:14:08,365 INFO  L483       ProductGenerator]: Handling product edge call: call _xor_outport_0(_check_outport_status._xor_outport_0._all_ports);
[2023-01-16 05:14:08,365 INFO  L479       ProductGenerator]: send_inFINAL_T0_S2 --> send_inFINAL_T0_S2
[2023-01-16 05:14:08,365 INFO  L479       ProductGenerator]: send_inFINAL_T1_init --> send_inFINAL_T1_init
[2023-01-16 05:14:08,365 INFO  L479       ProductGenerator]: send_inFINAL_accept_S5 --> send_inFINAL_accept_S5
[2023-01-16 05:14:08,365 INFO  L479       ProductGenerator]: L798_T0_S2 --> L798_T0_S2
[2023-01-16 05:14:08,365 INFO  L479       ProductGenerator]: L798_T1_init --> L798_T1_init
[2023-01-16 05:14:08,365 INFO  L479       ProductGenerator]: L798_accept_S5 --> L798_accept_S5
[2023-01-16 05:14:08,365 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_par_eq_neq_ingress.apply();
[2023-01-16 05:14:08,365 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_par_eq_neq_ingress.apply();
[2023-01-16 05:14:08,366 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_par_eq_neq_ingress.apply();
[2023-01-16 05:14:08,366 INFO  L479       ProductGenerator]: _xor_outport_0ENTRY_T0_S2 --> _xor_outport_0ENTRY_T0_S2
[2023-01-16 05:14:08,366 INFO  L479       ProductGenerator]: _xor_outport_0ENTRY_T1_init --> _xor_outport_0ENTRY_T1_init
[2023-01-16 05:14:08,366 INFO  L479       ProductGenerator]: _xor_outport_0ENTRY_accept_S5 --> _xor_outport_0ENTRY_accept_S5
[2023-01-16 05:14:08,366 INFO  L483       ProductGenerator]: Handling product edge call: call fwd(fwd_pkt_0.fwd._port);
[2023-01-16 05:14:08,366 INFO  L483       ProductGenerator]: Handling product edge call: call fwd(fwd_pkt_0.fwd._port);
[2023-01-16 05:14:08,366 INFO  L483       ProductGenerator]: Handling product edge call: call fwd(fwd_pkt_0.fwd._port);
[2023-01-16 05:14:08,366 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_27();
[2023-01-16 05:14:08,366 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_27();
[2023-01-16 05:14:08,366 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_27();
[2023-01-16 05:14:08,366 INFO  L479       ProductGenerator]: L821_T0_S2 --> L821_T0_S2
[2023-01-16 05:14:08,366 INFO  L479       ProductGenerator]: L821_T1_init --> L821_T1_init
[2023-01-16 05:14:08,366 INFO  L479       ProductGenerator]: L821_accept_S5 --> L821_accept_S5
[2023-01-16 05:14:08,366 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_22();
[2023-01-16 05:14:08,366 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_22();
[2023-01-16 05:14:08,366 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_22();
[2023-01-16 05:14:08,366 INFO  L479       ProductGenerator]: L1006-1_T0_S2 --> L1006-1_T0_S2
[2023-01-16 05:14:08,366 INFO  L479       ProductGenerator]: L1006-1_T1_init --> L1006-1_T1_init
[2023-01-16 05:14:08,366 INFO  L479       ProductGenerator]: L1006-1_accept_S5 --> L1006-1_accept_S5
[2023-01-16 05:14:08,366 INFO  L479       ProductGenerator]: _set_if_status_0FINAL_T0_S2 --> _set_if_status_0FINAL_T0_S2
[2023-01-16 05:14:08,367 INFO  L479       ProductGenerator]: _set_if_status_0FINAL_T1_init --> _set_if_status_0FINAL_T1_init
[2023-01-16 05:14:08,367 INFO  L479       ProductGenerator]: _set_if_status_0FINAL_accept_S5 --> _set_if_status_0FINAL_accept_S5
[2023-01-16 05:14:08,367 INFO  L479       ProductGenerator]: L819_T0_S2 --> L819_T0_S2
[2023-01-16 05:14:08,367 INFO  L479       ProductGenerator]: L819_T1_init --> L819_T1_init
[2023-01-16 05:14:08,367 INFO  L479       ProductGenerator]: L819_accept_S5 --> L819_accept_S5
[2023-01-16 05:14:08,367 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_parent_0.apply();
[2023-01-16 05:14:08,367 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_parent_0.apply();
[2023-01-16 05:14:08,367 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_parent_0.apply();
[2023-01-16 05:14:08,367 INFO  L479       ProductGenerator]: L668_T0_S2 --> L668_T0_S2
[2023-01-16 05:14:08,367 INFO  L479       ProductGenerator]: L668_T1_init --> L668_T1_init
[2023-01-16 05:14:08,367 INFO  L479       ProductGenerator]: L668_accept_S5 --> L668_accept_S5
[2023-01-16 05:14:08,367 INFO  L483       ProductGenerator]: Handling product edge call: call _set_parent_out.apply();
[2023-01-16 05:14:08,367 INFO  L483       ProductGenerator]: Handling product edge call: call _set_parent_out.apply();
[2023-01-16 05:14:08,367 INFO  L483       ProductGenerator]: Handling product edge call: call _set_parent_out.apply();
[2023-01-16 05:14:08,367 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-01-16 05:14:08,367 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-01-16 05:14:08,367 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-01-16 05:14:08,367 INFO  L479       ProductGenerator]: L462-1_T0_S2 --> L462-1_T0_S2
[2023-01-16 05:14:08,367 INFO  L479       ProductGenerator]: L462-1_T1_init --> L462-1_T1_init
[2023-01-16 05:14:08,367 INFO  L479       ProductGenerator]: L462-1_accept_S5 --> L462-1_accept_S5
[2023-01-16 05:14:08,368 INFO  L479       ProductGenerator]: towards_parentENTRY_T0_S2 --> towards_parentENTRY_T0_S2
[2023-01-16 05:14:08,368 INFO  L479       ProductGenerator]: towards_parentENTRY_T1_init --> towards_parentENTRY_T1_init
[2023-01-16 05:14:08,368 INFO  L479       ProductGenerator]: towards_parentENTRY_accept_S5 --> towards_parentENTRY_accept_S5
[2023-01-16 05:14:08,368 INFO  L479       ProductGenerator]: L843_T0_S2 --> L843_T0_S2
[2023-01-16 05:14:08,368 INFO  L479       ProductGenerator]: L843_T1_init --> L843_T1_init
[2023-01-16 05:14:08,368 INFO  L479       ProductGenerator]: L843_accept_S5 --> L843_accept_S5
[2023-01-16 05:14:08,368 INFO  L479       ProductGenerator]: L835_T0_S2 --> L835_T0_S2
[2023-01-16 05:14:08,368 INFO  L479       ProductGenerator]: L835_T1_init --> L835_T1_init
[2023-01-16 05:14:08,368 INFO  L479       ProductGenerator]: L835_accept_S5 --> L835_accept_S5
[2023-01-16 05:14:08,368 INFO  L479       ProductGenerator]: L1085_T0_S2 --> L1085_T0_S2
[2023-01-16 05:14:08,368 INFO  L479       ProductGenerator]: L1085_T1_init --> L1085_T1_init
[2023-01-16 05:14:08,368 INFO  L479       ProductGenerator]: L1085_accept_S5 --> L1085_accept_S5
[2023-01-16 05:14:08,368 INFO  L479       ProductGenerator]: L889_T0_S2 --> L889_T0_S2
[2023-01-16 05:14:08,368 INFO  L479       ProductGenerator]: L889_T1_init --> L889_T1_init
[2023-01-16 05:14:08,368 INFO  L479       ProductGenerator]: L889_accept_S5 --> L889_accept_S5
[2023-01-16 05:14:08,368 INFO  L479       ProductGenerator]: L889_T0_S2 --> L889_T0_S2
[2023-01-16 05:14:08,368 INFO  L479       ProductGenerator]: L889_T1_init --> L889_T1_init
[2023-01-16 05:14:08,368 INFO  L479       ProductGenerator]: L889_accept_S5 --> L889_accept_S5
[2023-01-16 05:14:08,369 INFO  L483       ProductGenerator]: Handling product edge call: call _set_next_port_0();
[2023-01-16 05:14:08,369 INFO  L483       ProductGenerator]: Handling product edge call: call _set_next_port_0();
[2023-01-16 05:14:08,369 INFO  L483       ProductGenerator]: Handling product edge call: call _set_next_port_0();
[2023-01-16 05:14:08,369 INFO  L479       ProductGenerator]: NoAction_28FINAL_T0_S2 --> NoAction_28FINAL_T0_S2
[2023-01-16 05:14:08,369 INFO  L479       ProductGenerator]: NoAction_28FINAL_T1_init --> NoAction_28FINAL_T1_init
[2023-01-16 05:14:08,369 INFO  L479       ProductGenerator]: NoAction_28FINAL_accept_S5 --> NoAction_28FINAL_accept_S5
[2023-01-16 05:14:08,369 INFO  L479       ProductGenerator]: L881_T0_S2 --> L881_T0_S2
[2023-01-16 05:14:08,369 INFO  L479       ProductGenerator]: L881_T1_init --> L881_T1_init
[2023-01-16 05:14:08,369 INFO  L479       ProductGenerator]: L881_accept_S5 --> L881_accept_S5
[2023-01-16 05:14:08,369 INFO  L479       ProductGenerator]: L881_T0_S2 --> L881_T0_S2
[2023-01-16 05:14:08,369 INFO  L479       ProductGenerator]: L881_T1_init --> L881_T1_init
[2023-01-16 05:14:08,369 INFO  L479       ProductGenerator]: L881_accept_S5 --> L881_accept_S5
[2023-01-16 05:14:08,369 INFO  L479       ProductGenerator]: L984-1_T0_S2 --> L984-1_T0_S2
[2023-01-16 05:14:08,369 INFO  L479       ProductGenerator]: L984-1_T1_init --> L984-1_T1_init
[2023-01-16 05:14:08,370 INFO  L479       ProductGenerator]: L984-1_accept_S5 --> L984-1_accept_S5
[2023-01-16 05:14:08,370 INFO  L479       ProductGenerator]: L847_T0_S2 --> L847_T0_S2
[2023-01-16 05:14:08,370 INFO  L479       ProductGenerator]: L847_T1_init --> L847_T1_init
[2023-01-16 05:14:08,370 INFO  L479       ProductGenerator]: L847_accept_S5 --> L847_accept_S5
[2023-01-16 05:14:08,370 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_T0_S2 --> fwd_parent_0.applyENTRY_T0_S2
[2023-01-16 05:14:08,370 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_T1_init --> fwd_parent_0.applyENTRY_T1_init
[2023-01-16 05:14:08,370 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_accept_S5 --> fwd_parent_0.applyENTRY_accept_S5
[2023-01-16 05:14:08,370 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_T0_S2 --> fwd_parent_0.applyENTRY_T0_S2
[2023-01-16 05:14:08,370 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_T1_init --> fwd_parent_0.applyENTRY_T1_init
[2023-01-16 05:14:08,370 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_accept_S5 --> fwd_parent_0.applyENTRY_accept_S5
[2023-01-16 05:14:08,370 INFO  L479       ProductGenerator]: L734_T0_S2 --> L734_T0_S2
[2023-01-16 05:14:08,370 INFO  L479       ProductGenerator]: L734_T1_init --> L734_T1_init
[2023-01-16 05:14:08,370 INFO  L479       ProductGenerator]: L734_accept_S5 --> L734_accept_S5
[2023-01-16 05:14:08,370 INFO  L479       ProductGenerator]: L734_T0_S2 --> L734_T0_S2
[2023-01-16 05:14:08,370 INFO  L479       ProductGenerator]: L734_T1_init --> L734_T1_init
[2023-01-16 05:14:08,370 INFO  L479       ProductGenerator]: L734_accept_S5 --> L734_accept_S5
[2023-01-16 05:14:08,371 INFO  L479       ProductGenerator]: L750_T0_S2 --> L750_T0_S2
[2023-01-16 05:14:08,371 INFO  L479       ProductGenerator]: L750_T1_init --> L750_T1_init
[2023-01-16 05:14:08,371 INFO  L479       ProductGenerator]: L750_accept_S5 --> L750_accept_S5
[2023-01-16 05:14:08,371 INFO  L483       ProductGenerator]: Handling product edge call: call _check_out_failed.apply();
[2023-01-16 05:14:08,371 INFO  L483       ProductGenerator]: Handling product edge call: call _check_out_failed.apply();
[2023-01-16 05:14:08,371 INFO  L483       ProductGenerator]: Handling product edge call: call _check_out_failed.apply();
[2023-01-16 05:14:08,371 INFO  L479       ProductGenerator]: L837_T0_S2 --> L837_T0_S2
[2023-01-16 05:14:08,372 INFO  L479       ProductGenerator]: L837_T1_init --> L837_T1_init
[2023-01-16 05:14:08,372 INFO  L479       ProductGenerator]: L837_accept_S5 --> L837_accept_S5
[2023-01-16 05:14:08,372 INFO  L483       ProductGenerator]: Handling product edge call: call default_route_0.apply();
[2023-01-16 05:14:08,372 INFO  L483       ProductGenerator]: Handling product edge call: call default_route_0.apply();
[2023-01-16 05:14:08,372 INFO  L483       ProductGenerator]: Handling product edge call: call default_route_0.apply();
[2023-01-16 05:14:08,372 INFO  L479       ProductGenerator]: L687-1_T0_S2 --> L687-1_T0_S2
[2023-01-16 05:14:08,372 INFO  L479       ProductGenerator]: L687-1_T1_init --> L687-1_T1_init
[2023-01-16 05:14:08,372 INFO  L479       ProductGenerator]: L687-1_accept_S5 --> L687-1_accept_S5
[2023-01-16 05:14:08,372 INFO  L479       ProductGenerator]: L1062_T0_S2 --> L1062_T0_S2
[2023-01-16 05:14:08,372 INFO  L479       ProductGenerator]: L1062_T1_init --> L1062_T1_init
[2023-01-16 05:14:08,372 INFO  L479       ProductGenerator]: L1062_accept_S5 --> L1062_accept_S5
[2023-01-16 05:14:08,372 INFO  L479       ProductGenerator]: L820_T0_S2 --> L820_T0_S2
[2023-01-16 05:14:08,372 INFO  L479       ProductGenerator]: L820_T1_init --> L820_T1_init
[2023-01-16 05:14:08,373 INFO  L479       ProductGenerator]: L820_accept_S5 --> L820_accept_S5
[2023-01-16 05:14:08,373 INFO  L479       ProductGenerator]: L813_T0_S2 --> L813_T0_S2
[2023-01-16 05:14:08,373 INFO  L479       ProductGenerator]: L813_T1_init --> L813_T1_init
[2023-01-16 05:14:08,373 INFO  L479       ProductGenerator]: L813_accept_S5 --> L813_accept_S5
[2023-01-16 05:14:08,373 INFO  L479       ProductGenerator]: L973_T0_S2 --> L973_T0_S2
[2023-01-16 05:14:08,373 INFO  L479       ProductGenerator]: L973_T1_init --> L973_T1_init
[2023-01-16 05:14:08,373 INFO  L479       ProductGenerator]: L973_accept_S5 --> L973_accept_S5
[2023-01-16 05:14:08,373 INFO  L479       ProductGenerator]: L919_T0_S2 --> L919_T0_S2
[2023-01-16 05:14:08,373 INFO  L479       ProductGenerator]: L919_T1_init --> L919_T1_init
[2023-01-16 05:14:08,373 INFO  L479       ProductGenerator]: L919_accept_S5 --> L919_accept_S5
[2023-01-16 05:14:08,373 INFO  L479       ProductGenerator]: L919_T0_S2 --> L919_T0_S2
[2023-01-16 05:14:08,373 INFO  L479       ProductGenerator]: L919_T1_init --> L919_T1_init
[2023-01-16 05:14:08,373 INFO  L479       ProductGenerator]: L919_accept_S5 --> L919_accept_S5
[2023-01-16 05:14:08,373 INFO  L479       ProductGenerator]: L589_T0_S2 --> L589_T0_S2
[2023-01-16 05:14:08,373 INFO  L479       ProductGenerator]: L589_T1_init --> L589_T1_init
[2023-01-16 05:14:08,373 INFO  L479       ProductGenerator]: L589_accept_S5 --> L589_accept_S5
[2023-01-16 05:14:08,373 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_33();
[2023-01-16 05:14:08,374 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_33();
[2023-01-16 05:14:08,374 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_33();
[2023-01-16 05:14:08,374 INFO  L479       ProductGenerator]: L844_T0_S2 --> L844_T0_S2
[2023-01-16 05:14:08,374 INFO  L479       ProductGenerator]: L844_T1_init --> L844_T1_init
[2023-01-16 05:14:08,374 INFO  L479       ProductGenerator]: L844_accept_S5 --> L844_accept_S5
[2023-01-16 05:14:08,374 INFO  L483       ProductGenerator]: Handling product edge call: call send_in();
[2023-01-16 05:14:08,374 INFO  L483       ProductGenerator]: Handling product edge call: call send_in();
[2023-01-16 05:14:08,374 INFO  L483       ProductGenerator]: Handling product edge call: call send_in();
[2023-01-16 05:14:08,374 INFO  L479       ProductGenerator]: L783_T0_S2 --> L783_T0_S2
[2023-01-16 05:14:08,374 INFO  L479       ProductGenerator]: L783_T1_init --> L783_T1_init
[2023-01-16 05:14:08,374 INFO  L479       ProductGenerator]: L783_accept_S5 --> L783_accept_S5
[2023-01-16 05:14:08,374 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-01-16 05:14:08,374 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-01-16 05:14:08,374 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-01-16 05:14:08,374 INFO  L479       ProductGenerator]: L857_T0_S2 --> L857_T0_S2
[2023-01-16 05:14:08,374 INFO  L479       ProductGenerator]: L857_T1_init --> L857_T1_init
[2023-01-16 05:14:08,374 INFO  L479       ProductGenerator]: L857_accept_S5 --> L857_accept_S5
[2023-01-16 05:14:08,374 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_21();
[2023-01-16 05:14:08,374 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_21();
[2023-01-16 05:14:08,375 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_21();
[2023-01-16 05:14:08,375 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-01-16 05:14:08,375 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-01-16 05:14:08,375 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-01-16 05:14:08,375 INFO  L483       ProductGenerator]: Handling product edge call: call _check_outport_status.apply();
[2023-01-16 05:14:08,375 INFO  L483       ProductGenerator]: Handling product edge call: call _check_outport_status.apply();
[2023-01-16 05:14:08,375 INFO  L483       ProductGenerator]: Handling product edge call: call _check_outport_status.apply();
[2023-01-16 05:14:08,375 INFO  L479       ProductGenerator]: NoAction_25FINAL_T0_S2 --> NoAction_25FINAL_T0_S2
[2023-01-16 05:14:08,375 INFO  L479       ProductGenerator]: NoAction_25FINAL_T1_init --> NoAction_25FINAL_T1_init
[2023-01-16 05:14:08,375 INFO  L479       ProductGenerator]: NoAction_25FINAL_accept_S5 --> NoAction_25FINAL_accept_S5
[2023-01-16 05:14:08,375 INFO  L479       ProductGenerator]: L687_T0_S2 --> L687_T0_S2
[2023-01-16 05:14:08,375 INFO  L479       ProductGenerator]: L687_T1_init --> L687_T1_init
[2023-01-16 05:14:08,375 INFO  L479       ProductGenerator]: L687_accept_S5 --> L687_accept_S5
[2023-01-16 05:14:08,375 INFO  L479       ProductGenerator]: L687_T0_S2 --> L687_T0_S2
[2023-01-16 05:14:08,375 INFO  L479       ProductGenerator]: L687_T1_init --> L687_T1_init
[2023-01-16 05:14:08,375 INFO  L479       ProductGenerator]: L687_accept_S5 --> L687_accept_S5
[2023-01-16 05:14:08,375 INFO  L479       ProductGenerator]: L788_T0_S2 --> L788_T0_S2
[2023-01-16 05:14:08,376 INFO  L479       ProductGenerator]: L788_T1_init --> L788_T1_init
[2023-01-16 05:14:08,376 INFO  L479       ProductGenerator]: L788_accept_S5 --> L788_accept_S5
[2023-01-16 05:14:08,376 INFO  L479       ProductGenerator]: NoAction_27FINAL_T0_S2 --> NoAction_27FINAL_T0_S2
[2023-01-16 05:14:08,376 INFO  L479       ProductGenerator]: NoAction_27FINAL_T1_init --> NoAction_27FINAL_T1_init
[2023-01-16 05:14:08,376 INFO  L479       ProductGenerator]: NoAction_27FINAL_accept_S5 --> NoAction_27FINAL_accept_S5
[2023-01-16 05:14:08,376 INFO  L479       ProductGenerator]: L838_T0_S2 --> L838_T0_S2
[2023-01-16 05:14:08,376 INFO  L479       ProductGenerator]: L838_T1_init --> L838_T1_init
[2023-01-16 05:14:08,376 INFO  L479       ProductGenerator]: L838_accept_S5 --> L838_accept_S5
[2023-01-16 05:14:08,376 INFO  L479       ProductGenerator]: L823_T0_S2 --> L823_T0_S2
[2023-01-16 05:14:08,376 INFO  L479       ProductGenerator]: L823_T1_init --> L823_T1_init
[2023-01-16 05:14:08,376 INFO  L479       ProductGenerator]: L823_accept_S5 --> L823_accept_S5
[2023-01-16 05:14:08,376 INFO  L479       ProductGenerator]: NoAction_36FINAL_T0_S2 --> NoAction_36FINAL_T0_S2
[2023-01-16 05:14:08,376 INFO  L479       ProductGenerator]: NoAction_36FINAL_T1_init --> NoAction_36FINAL_T1_init
[2023-01-16 05:14:08,376 INFO  L479       ProductGenerator]: NoAction_36FINAL_accept_S5 --> NoAction_36FINAL_accept_S5
[2023-01-16 05:14:08,376 INFO  L479       ProductGenerator]: send_on_parentFINAL_T0_S2 --> send_on_parentFINAL_T0_S2
[2023-01-16 05:14:08,376 INFO  L479       ProductGenerator]: send_on_parentFINAL_T1_init --> send_on_parentFINAL_T1_init
[2023-01-16 05:14:08,377 INFO  L479       ProductGenerator]: send_on_parentFINAL_accept_S5 --> send_on_parentFINAL_accept_S5
[2023-01-16 05:14:08,377 INFO  L479       ProductGenerator]: L805_T0_S2 --> L805_T0_S2
[2023-01-16 05:14:08,377 INFO  L479       ProductGenerator]: L805_T1_init --> L805_T1_init
[2023-01-16 05:14:08,377 INFO  L479       ProductGenerator]: L805_accept_S5 --> L805_accept_S5
[2023-01-16 05:14:08,377 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-01-16 05:14:08,377 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-01-16 05:14:08,377 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-01-16 05:14:08,377 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 05:14:08,377 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 05:14:08,377 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 05:14:08,377 INFO  L479       ProductGenerator]: L996_T0_S2 --> L996_T0_S2
[2023-01-16 05:14:08,377 INFO  L479       ProductGenerator]: L996_T1_init --> L996_T1_init
[2023-01-16 05:14:08,377 INFO  L479       ProductGenerator]: L996_accept_S5 --> L996_accept_S5
[2023-01-16 05:14:08,377 INFO  L479       ProductGenerator]: L984_T0_S2 --> L984_T0_S2
[2023-01-16 05:14:08,378 INFO  L479       ProductGenerator]: L984_T1_init --> L984_T1_init
[2023-01-16 05:14:08,378 INFO  L479       ProductGenerator]: L984_accept_S5 --> L984_accept_S5
[2023-01-16 05:14:08,378 INFO  L479       ProductGenerator]: L984_T0_S2 --> L984_T0_S2
[2023-01-16 05:14:08,378 INFO  L479       ProductGenerator]: L984_T1_init --> L984_T1_init
[2023-01-16 05:14:08,378 INFO  L479       ProductGenerator]: L984_accept_S5 --> L984_accept_S5
[2023-01-16 05:14:08,378 INFO  L479       ProductGenerator]: L824_T0_S2 --> L824_T0_S2
[2023-01-16 05:14:08,378 INFO  L479       ProductGenerator]: L824_T1_init --> L824_T1_init
[2023-01-16 05:14:08,378 INFO  L479       ProductGenerator]: L824_accept_S5 --> L824_accept_S5
[2023-01-16 05:14:08,378 INFO  L479       ProductGenerator]: _if_status.applyENTRY_T0_S2 --> _if_status.applyENTRY_T0_S2
[2023-01-16 05:14:08,385 INFO  L479       ProductGenerator]: _if_status.applyENTRY_T1_init --> _if_status.applyENTRY_T1_init
[2023-01-16 05:14:08,385 INFO  L479       ProductGenerator]: _if_status.applyENTRY_accept_S5 --> _if_status.applyENTRY_accept_S5
[2023-01-16 05:14:08,385 INFO  L479       ProductGenerator]: _if_status.applyENTRY_T0_S2 --> _if_status.applyENTRY_T0_S2
[2023-01-16 05:14:08,385 INFO  L479       ProductGenerator]: _if_status.applyENTRY_T1_init --> _if_status.applyENTRY_T1_init
[2023-01-16 05:14:08,385 INFO  L479       ProductGenerator]: _if_status.applyENTRY_accept_S5 --> _if_status.applyENTRY_accept_S5
[2023-01-16 05:14:08,385 INFO  L479       ProductGenerator]: L774-1_T0_S2 --> L774-1_T0_S2
[2023-01-16 05:14:08,385 INFO  L479       ProductGenerator]: L774-1_T1_init --> L774-1_T1_init
[2023-01-16 05:14:08,385 INFO  L479       ProductGenerator]: L774-1_accept_S5 --> L774-1_accept_S5
[2023-01-16 05:14:08,385 INFO  L479       ProductGenerator]: L949_T0_S2 --> L949_T0_S2
[2023-01-16 05:14:08,386 INFO  L479       ProductGenerator]: L949_T1_init --> L949_T1_init
[2023-01-16 05:14:08,386 INFO  L479       ProductGenerator]: L949_accept_S5 --> L949_accept_S5
[2023-01-16 05:14:08,386 INFO  L479       ProductGenerator]: L994_T0_S2 --> L994_T0_S2
[2023-01-16 05:14:08,386 INFO  L479       ProductGenerator]: L994_T1_init --> L994_T1_init
[2023-01-16 05:14:08,386 INFO  L479       ProductGenerator]: L994_accept_S5 --> L994_accept_S5
[2023-01-16 05:14:08,386 INFO  L479       ProductGenerator]: ingressENTRY_T0_S2 --> ingressENTRY_T0_S2
[2023-01-16 05:14:08,386 INFO  L479       ProductGenerator]: ingressENTRY_T1_init --> ingressENTRY_T1_init
[2023-01-16 05:14:08,386 INFO  L479       ProductGenerator]: ingressENTRY_accept_S5 --> ingressENTRY_accept_S5
[2023-01-16 05:14:08,386 INFO  L479       ProductGenerator]: ingressENTRY_T0_S2 --> ingressENTRY_T0_S2
[2023-01-16 05:14:08,386 INFO  L479       ProductGenerator]: ingressENTRY_T1_init --> ingressENTRY_T1_init
[2023-01-16 05:14:08,386 INFO  L479       ProductGenerator]: ingressENTRY_accept_S5 --> ingressENTRY_accept_S5
[2023-01-16 05:14:08,386 INFO  L479       ProductGenerator]: NoAction_38FINAL_T0_S2 --> NoAction_38FINAL_T0_S2
[2023-01-16 05:14:08,386 INFO  L479       ProductGenerator]: NoAction_38FINAL_T1_init --> NoAction_38FINAL_T1_init
[2023-01-16 05:14:08,386 INFO  L479       ProductGenerator]: NoAction_38FINAL_accept_S5 --> NoAction_38FINAL_accept_S5
[2023-01-16 05:14:08,386 INFO  L479       ProductGenerator]: L450-1_T0_S2 --> L450-1_T0_S2
[2023-01-16 05:14:08,386 INFO  L479       ProductGenerator]: L450-1_T1_init --> L450-1_T1_init
[2023-01-16 05:14:08,387 INFO  L479       ProductGenerator]: L450-1_accept_S5 --> L450-1_accept_S5
[2023-01-16 05:14:08,387 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_34();
[2023-01-16 05:14:08,387 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_34();
[2023-01-16 05:14:08,387 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_34();
[2023-01-16 05:14:08,387 INFO  L479       ProductGenerator]: L846_T0_S2 --> L846_T0_S2
[2023-01-16 05:14:08,387 INFO  L479       ProductGenerator]: L846_T1_init --> L846_T1_init
[2023-01-16 05:14:08,387 INFO  L479       ProductGenerator]: L846_accept_S5 --> L846_accept_S5
[2023-01-16 05:14:08,387 INFO  L479       ProductGenerator]: computeChecksumFINAL_T0_S2 --> computeChecksumFINAL_T0_S2
[2023-01-16 05:14:08,387 INFO  L479       ProductGenerator]: computeChecksumFINAL_T1_init --> computeChecksumFINAL_T1_init
[2023-01-16 05:14:08,388 INFO  L479       ProductGenerator]: computeChecksumFINAL_accept_S5 --> computeChecksumFINAL_accept_S5
[2023-01-16 05:14:08,388 INFO  L479       ProductGenerator]: L825_T0_S2 --> L825_T0_S2
[2023-01-16 05:14:08,388 INFO  L479       ProductGenerator]: L825_T1_init --> L825_T1_init
[2023-01-16 05:14:08,388 INFO  L479       ProductGenerator]: L825_accept_S5 --> L825_accept_S5
[2023-01-16 05:14:08,388 INFO  L479       ProductGenerator]: L752_T0_S2 --> L752_T0_S2
[2023-01-16 05:14:08,388 INFO  L479       ProductGenerator]: L752_T1_init --> L752_T1_init
[2023-01-16 05:14:08,388 INFO  L479       ProductGenerator]: L752_accept_S5 --> L752_accept_S5
[2023-01-16 05:14:08,388 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_32();
[2023-01-16 05:14:08,388 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_32();
[2023-01-16 05:14:08,389 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_32();
[2023-01-16 05:14:08,389 INFO  L479       ProductGenerator]: set_bfs_tagsFINAL_T0_S2 --> set_bfs_tagsFINAL_T0_S2
[2023-01-16 05:14:08,389 INFO  L479       ProductGenerator]: set_bfs_tagsFINAL_T1_init --> set_bfs_tagsFINAL_T1_init
[2023-01-16 05:14:08,389 INFO  L479       ProductGenerator]: set_bfs_tagsFINAL_accept_S5 --> set_bfs_tagsFINAL_accept_S5
[2023-01-16 05:14:08,389 INFO  L479       ProductGenerator]: _parser_ParserImplFINAL_T0_S2 --> _parser_ParserImplFINAL_T0_S2
[2023-01-16 05:14:08,389 INFO  L479       ProductGenerator]: _parser_ParserImplFINAL_T1_init --> _parser_ParserImplFINAL_T1_init
[2023-01-16 05:14:08,389 INFO  L479       ProductGenerator]: _parser_ParserImplFINAL_accept_S5 --> _parser_ParserImplFINAL_accept_S5
[2023-01-16 05:14:08,389 INFO  L479       ProductGenerator]: L845_T0_S2 --> L845_T0_S2
[2023-01-16 05:14:08,389 INFO  L479       ProductGenerator]: L845_T1_init --> L845_T1_init
[2023-01-16 05:14:08,389 INFO  L479       ProductGenerator]: L845_accept_S5 --> L845_accept_S5
[2023-01-16 05:14:08,389 INFO  L479       ProductGenerator]: L854_T0_S2 --> L854_T0_S2
[2023-01-16 05:14:08,389 INFO  L479       ProductGenerator]: L854_T1_init --> L854_T1_init
[2023-01-16 05:14:08,389 INFO  L479       ProductGenerator]: L854_accept_S5 --> L854_accept_S5
[2023-01-16 05:14:08,389 INFO  L483       ProductGenerator]: Handling product edge call: call send_on_parent();
[2023-01-16 05:14:08,389 INFO  L483       ProductGenerator]: Handling product edge call: call send_on_parent();
[2023-01-16 05:14:08,389 INFO  L483       ProductGenerator]: Handling product edge call: call send_on_parent();
[2023-01-16 05:14:08,389 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_37();
[2023-01-16 05:14:08,389 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_37();
[2023-01-16 05:14:08,390 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_37();
[2023-01-16 05:14:08,390 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_port_0.apply();
[2023-01-16 05:14:08,390 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_port_0.apply();
[2023-01-16 05:14:08,390 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_port_0.apply();
[2023-01-16 05:14:08,390 INFO  L479       ProductGenerator]: send_parent_0.applyENTRY_T0_S2 --> send_parent_0.applyENTRY_T0_S2
[2023-01-16 05:14:08,390 INFO  L479       ProductGenerator]: send_parent_0.applyENTRY_T1_init --> send_parent_0.applyENTRY_T1_init
[2023-01-16 05:14:08,390 INFO  L479       ProductGenerator]: send_parent_0.applyENTRY_accept_S5 --> send_parent_0.applyENTRY_accept_S5
[2023-01-16 05:14:08,390 INFO  L479       ProductGenerator]: send_parent_0.applyENTRY_T0_S2 --> send_parent_0.applyENTRY_T0_S2
[2023-01-16 05:14:08,390 INFO  L479       ProductGenerator]: send_parent_0.applyENTRY_T1_init --> send_parent_0.applyENTRY_T1_init
[2023-01-16 05:14:08,390 INFO  L479       ProductGenerator]: send_parent_0.applyENTRY_accept_S5 --> send_parent_0.applyENTRY_accept_S5
[2023-01-16 05:14:08,390 INFO  L479       ProductGenerator]: L877_T0_S2 --> L877_T0_S2
[2023-01-16 05:14:08,390 INFO  L479       ProductGenerator]: L877_T1_init --> L877_T1_init
[2023-01-16 05:14:08,390 INFO  L479       ProductGenerator]: L877_accept_S5 --> L877_accept_S5
[2023-01-16 05:14:08,390 INFO  L479       ProductGenerator]: L877_T0_S2 --> L877_T0_S2
[2023-01-16 05:14:08,390 INFO  L479       ProductGenerator]: L877_T1_init --> L877_T1_init
[2023-01-16 05:14:08,390 INFO  L479       ProductGenerator]: L877_accept_S5 --> L877_accept_S5
[2023-01-16 05:14:08,390 INFO  L479       ProductGenerator]: L1021_T0_S2 --> L1021_T0_S2
[2023-01-16 05:14:08,391 INFO  L479       ProductGenerator]: L1021_T1_init --> L1021_T1_init
[2023-01-16 05:14:08,391 INFO  L479       ProductGenerator]: L1021_accept_S5 --> L1021_accept_S5
[2023-01-16 05:14:08,391 INFO  L479       ProductGenerator]: L804_T0_S2 --> L804_T0_S2
[2023-01-16 05:14:08,391 INFO  L479       ProductGenerator]: L804_T1_init --> L804_T1_init
[2023-01-16 05:14:08,391 INFO  L479       ProductGenerator]: L804_accept_S5 --> L804_accept_S5
[2023-01-16 05:14:08,391 INFO  L479       ProductGenerator]: NoAction_26FINAL_T0_S2 --> NoAction_26FINAL_T0_S2
[2023-01-16 05:14:08,391 INFO  L479       ProductGenerator]: NoAction_26FINAL_T1_init --> NoAction_26FINAL_T1_init
[2023-01-16 05:14:08,391 INFO  L479       ProductGenerator]: NoAction_26FINAL_accept_S5 --> NoAction_26FINAL_accept_S5
[2023-01-16 05:14:08,391 INFO  L479       ProductGenerator]: NoAction_22FINAL_T0_S2 --> NoAction_22FINAL_T0_S2
[2023-01-16 05:14:08,391 INFO  L479       ProductGenerator]: NoAction_22FINAL_T1_init --> NoAction_22FINAL_T1_init
[2023-01-16 05:14:08,391 INFO  L479       ProductGenerator]: NoAction_22FINAL_accept_S5 --> NoAction_22FINAL_accept_S5
[2023-01-16 05:14:08,391 INFO  L479       ProductGenerator]: L834_T0_S2 --> L834_T0_S2
[2023-01-16 05:14:08,391 INFO  L479       ProductGenerator]: L834_T1_init --> L834_T1_init
[2023-01-16 05:14:08,391 INFO  L479       ProductGenerator]: L834_accept_S5 --> L834_accept_S5
[2023-01-16 05:14:08,391 INFO  L483       ProductGenerator]: Handling product edge call: call set_default_route(default_route_0.set_default_route.send_to);
[2023-01-16 05:14:08,391 INFO  L483       ProductGenerator]: Handling product edge call: call set_default_route(default_route_0.set_default_route.send_to);
[2023-01-16 05:14:08,392 INFO  L483       ProductGenerator]: Handling product edge call: call set_default_route(default_route_0.set_default_route.send_to);
[2023-01-16 05:14:08,392 INFO  L479       ProductGenerator]: L946_T0_S2 --> L946_T0_S2
[2023-01-16 05:14:08,392 INFO  L479       ProductGenerator]: L946_T1_init --> L946_T1_init
[2023-01-16 05:14:08,392 INFO  L479       ProductGenerator]: L946_accept_S5 --> L946_accept_S5
[2023-01-16 05:14:08,392 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_38();
[2023-01-16 05:14:08,392 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_38();
[2023-01-16 05:14:08,392 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_38();
[2023-01-16 05:14:08,392 INFO  L479       ProductGenerator]: L945-1_T0_S2 --> L945-1_T0_S2
[2023-01-16 05:14:08,392 INFO  L479       ProductGenerator]: L945-1_T1_init --> L945-1_T1_init
[2023-01-16 05:14:08,392 INFO  L479       ProductGenerator]: L945-1_accept_S5 --> L945-1_accept_S5
[2023-01-16 05:14:08,392 INFO  L479       ProductGenerator]: start_bfs_0.applyENTRY_T0_S2 --> start_bfs_0.applyENTRY_T0_S2
[2023-01-16 05:14:08,392 INFO  L479       ProductGenerator]: start_bfs_0.applyENTRY_T1_init --> start_bfs_0.applyENTRY_T1_init
[2023-01-16 05:14:08,392 INFO  L479       ProductGenerator]: start_bfs_0.applyENTRY_accept_S5 --> start_bfs_0.applyENTRY_accept_S5
[2023-01-16 05:14:08,392 INFO  L479       ProductGenerator]: start_bfs_0.applyENTRY_T0_S2 --> start_bfs_0.applyENTRY_T0_S2
[2023-01-16 05:14:08,392 INFO  L479       ProductGenerator]: start_bfs_0.applyENTRY_T1_init --> start_bfs_0.applyENTRY_T1_init
[2023-01-16 05:14:08,392 INFO  L479       ProductGenerator]: start_bfs_0.applyENTRY_accept_S5 --> start_bfs_0.applyENTRY_accept_S5
[2023-01-16 05:14:08,392 INFO  L479       ProductGenerator]: L519-1_T0_S2 --> L519-1_T0_S2
[2023-01-16 05:14:08,392 INFO  L479       ProductGenerator]: L519-1_T1_init --> L519-1_T1_init
[2023-01-16 05:14:08,392 INFO  L479       ProductGenerator]: L519-1_accept_S5 --> L519-1_accept_S5
[2023-01-16 05:14:08,392 INFO  L479       ProductGenerator]: L1039_T0_S2 --> L1039_T0_S2
[2023-01-16 05:14:08,392 INFO  L479       ProductGenerator]: L1039_T1_init --> L1039_T1_init
[2023-01-16 05:14:08,392 INFO  L479       ProductGenerator]: L1039_accept_S5 --> L1039_accept_S5
[2023-01-16 05:14:08,392 INFO  L479       ProductGenerator]: L543-1_T0_S2 --> L543-1_T0_S2
[2023-01-16 05:14:08,392 INFO  L479       ProductGenerator]: L543-1_T1_init --> L543-1_T1_init
[2023-01-16 05:14:08,392 INFO  L479       ProductGenerator]: L543-1_accept_S5 --> L543-1_accept_S5
[2023-01-16 05:14:08,392 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_par_neq_in.apply();
[2023-01-16 05:14:08,392 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_par_neq_in.apply();
[2023-01-16 05:14:08,392 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_par_neq_in.apply();
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: L1083_T0_S2 --> L1083_T0_S2
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: L1083_T1_init --> L1083_T1_init
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: L1083_accept_S5 --> L1083_accept_S5
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: L806_T0_S2 --> L806_T0_S2
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: L806_T1_init --> L806_T1_init
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: L806_accept_S5 --> L806_accept_S5
[2023-01-16 05:14:08,393 INFO  L483       ProductGenerator]: Handling product edge call: call _out_eq_zero.apply();
[2023-01-16 05:14:08,393 INFO  L483       ProductGenerator]: Handling product edge call: call _out_eq_zero.apply();
[2023-01-16 05:14:08,393 INFO  L483       ProductGenerator]: Handling product edge call: call _out_eq_zero.apply();
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: all_ports_status.writeFINAL_T0_S2 --> all_ports_status.writeFINAL_T0_S2
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: all_ports_status.writeFINAL_T1_init --> all_ports_status.writeFINAL_T1_init
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: all_ports_status.writeFINAL_accept_S5 --> all_ports_status.writeFINAL_accept_S5
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: L1006_T0_S2 --> L1006_T0_S2
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: L1006_T1_init --> L1006_T1_init
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: L1006_accept_S5 --> L1006_accept_S5
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: L1006_T0_S2 --> L1006_T0_S2
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: L1006_T1_init --> L1006_T1_init
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: L1006_accept_S5 --> L1006_accept_S5
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: _send_to_parent_0ENTRY_T0_S2 --> _send_to_parent_0ENTRY_T0_S2
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: _send_to_parent_0ENTRY_T1_init --> _send_to_parent_0ENTRY_T1_init
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: _send_to_parent_0ENTRY_accept_S5 --> _send_to_parent_0ENTRY_accept_S5
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: NoAction_37FINAL_T0_S2 --> NoAction_37FINAL_T0_S2
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: NoAction_37FINAL_T1_init --> NoAction_37FINAL_T1_init
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: NoAction_37FINAL_accept_S5 --> NoAction_37FINAL_accept_S5
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: L830_T0_S2 --> L830_T0_S2
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: L830_T1_init --> L830_T1_init
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: L830_accept_S5 --> L830_accept_S5
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: L800_T0_S2 --> L800_T0_S2
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: L800_T1_init --> L800_T1_init
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: L800_accept_S5 --> L800_accept_S5
[2023-01-16 05:14:08,393 INFO  L479       ProductGenerator]: L1084_T0_S2 --> L1084_T0_S2
[2023-01-16 05:14:08,394 INFO  L479       ProductGenerator]: L1084_T1_init --> L1084_T1_init
[2023-01-16 05:14:08,394 INFO  L479       ProductGenerator]: L1084_accept_S5 --> L1084_accept_S5
[2023-01-16 05:14:08,394 INFO  L483       ProductGenerator]: Handling product edge call: call _start_from_one_0();
[2023-01-16 05:14:08,394 INFO  L483       ProductGenerator]: Handling product edge call: call _start_from_one_0();
[2023-01-16 05:14:08,394 INFO  L483       ProductGenerator]: Handling product edge call: call _start_from_one_0();
[2023-01-16 05:14:08,394 INFO  L479       ProductGenerator]: NoAction_39FINAL_T0_S2 --> NoAction_39FINAL_T0_S2
[2023-01-16 05:14:08,394 INFO  L479       ProductGenerator]: NoAction_39FINAL_T1_init --> NoAction_39FINAL_T1_init
[2023-01-16 05:14:08,394 INFO  L479       ProductGenerator]: NoAction_39FINAL_accept_S5 --> NoAction_39FINAL_accept_S5
[2023-01-16 05:14:08,394 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _to_parent.applyEXIT to L897
[2023-01-16 05:14:08,394 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from towards_parentEXIT to L762-1
[2023-01-16 05:14:08,394 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from havocProcedureEXIT to L939
[2023-01-16 05:14:08,394 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_if_status_0EXIT to L531-1
[2023-01-16 05:14:08,394 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _send_to_parent_0EXIT to L644-1
[2023-01-16 05:14:08,394 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _starting_port_meta_0EXIT to L599-1
[2023-01-16 05:14:08,394 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_35EXIT to L562-1
[2023-01-16 05:14:08,394 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainProcedureEXIT to ULTIMATE.startFINAL
[2023-01-16 05:14:08,394 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_29EXIT to L474-1
[2023-01-16 05:14:08,394 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from computeChecksumEXIT to L944
[2023-01-16 05:14:08,394 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _check_outport_status.applyEXIT to L895-1
[2023-01-16 05:14:08,394 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_30EXIT to L486-1
[2023-01-16 05:14:08,395 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_22EXIT to L774-1
[2023-01-16 05:14:08,395 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_31EXIT to L498-1
[2023-01-16 05:14:08,395 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from send_in_ingress_0.applyEXIT to L922
[2023-01-16 05:14:08,395 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainEXIT to L957-1
[2023-01-16 05:14:08,395 INFO  L749       ProductGenerator]: ==== Handling return program step: #624#return;
[2023-01-16 05:14:08,395 INFO  L749       ProductGenerator]: ==== Handling return program step: #624#return;
[2023-01-16 05:14:08,395 INFO  L749       ProductGenerator]: ==== Handling return program step: #624#return;
[2023-01-16 05:14:08,395 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from fwd_pkt_0.applyEXIT to L869
[2023-01-16 05:14:08,395 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _curr_par_eq_zero.applyEXIT to L911
[2023-01-16 05:14:08,395 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_25EXIT to L1049-1
[2023-01-16 05:14:08,395 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_27EXIT to L450-1
[2023-01-16 05:14:08,395 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_32EXIT to L519-1
[2023-01-16 05:14:08,395 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_23EXIT to L984-1
[2023-01-16 05:14:08,396 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from fwdEXIT to L774-1
[2023-01-16 05:14:08,396 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _skip_failures_0EXIT to L450-1
[2023-01-16 05:14:08,396 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _go_to_next_0EXIT to L519-1
[2023-01-16 05:14:08,396 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from verifyChecksumEXIT to L941
[2023-01-16 05:14:08,396 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_out_to_ingress_0EXIT to L498-1
[2023-01-16 05:14:08,396 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _curr_par_neq_in.applyEXIT to L911
[2023-01-16 05:14:08,396 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _curr_par_eq_neq_ingress.applyEXIT to L885-1
[2023-01-16 05:14:08,396 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _parser_ParserImplEXIT to L940
[2023-01-16 05:14:08,396 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_36EXIT to L599-1
[2023-01-16 05:14:08,396 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from fwd_parent_0.applyEXIT to L869
[2023-01-16 05:14:08,396 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to startFINAL
[2023-01-16 05:14:08,396 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_egress_port.applyEXIT to L890-1
[2023-01-16 05:14:08,396 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from set_out_metaEXIT to L1049-1
[2023-01-16 05:14:08,396 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from set_out_port_0.applyEXIT to L927-1
[2023-01-16 05:14:08,397 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from send_on_parentEXIT to L1006-1
[2023-01-16 05:14:08,397 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_24EXIT to L1006-1
[2023-01-16 05:14:08,397 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_37EXIT to L644-1
[2023-01-16 05:14:08,397 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from start_bfs_0.applyEXIT to L911
[2023-01-16 05:14:08,397 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_28EXIT to L462-1
[2023-01-16 05:14:08,397 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _if_status.applyEXIT to L896
[2023-01-16 05:14:08,397 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _out_eq_zero.applyEXIT to L911
[2023-01-16 05:14:08,397 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_38EXIT to L687-1
[2023-01-16 05:14:08,397 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _try_next.applyEXIT to L898-1
[2023-01-16 05:14:08,397 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from send_parent_0.applyEXIT to L919
[2023-01-16 05:14:08,397 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _start_from_one_0EXIT to L562-1
[2023-01-16 05:14:08,397 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_parent_out.applyEXIT to L889
[2023-01-16 05:14:08,397 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_26EXIT to L1073-1
[2023-01-16 05:14:08,397 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from startEXIT to _parser_ParserImplFINAL
[2023-01-16 05:14:08,397 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _hit_depth.applyEXIT to L886
[2023-01-16 05:14:08,398 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _check_out_failed.applyEXIT to L897
[2023-01-16 05:14:08,398 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from default_route_0.applyEXIT to L871-1
[2023-01-16 05:14:08,398 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _skip_parent_0EXIT to L543-1
[2023-01-16 05:14:08,398 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_33EXIT to L531-1
[2023-01-16 05:14:08,398 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_0EXIT to L734-1
[2023-01-16 05:14:08,398 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _outport_to_parent_0EXIT to L687-1
[2023-01-16 05:14:08,398 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _xor_outport_0EXIT to L462-1
[2023-01-16 05:14:08,398 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _next_outport_0EXIT to L699-1
[2023-01-16 05:14:08,398 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from ingressEXIT to L942
[2023-01-16 05:14:08,398 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_next_port_0EXIT to L474-1
[2023-01-16 05:14:08,398 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from set_bfs_tagsEXIT to L1073-1
[2023-01-16 05:14:08,398 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_par_to_ingress_0EXIT to L486-1
[2023-01-16 05:14:08,399 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_39EXIT to L699-1
[2023-01-16 05:14:08,399 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _jump_to_next.applyEXIT to L905-1
[2023-01-16 05:14:08,399 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from egressEXIT to L943
[2023-01-16 05:14:08,399 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_21EXIT to L762-1
[2023-01-16 05:14:08,399 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_34EXIT to L543-1
[2023-01-16 05:14:08,399 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from set_default_routeEXIT to L734-1
[2023-01-16 05:14:08,399 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from send_inEXIT to L984-1
[2023-01-16 05:14:08,797 INFO  L97    BuchiProductObserver]: Finished generation of product automaton successfully
[2023-01-16 05:14:08,799 INFO  L110   BuchiProductObserver]: BuchiProgram size 1662 locations, 2260 edges
[2023-01-16 05:14:08,799 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 05:14:08 BoogieIcfgContainer
[2023-01-16 05:14:08,799 INFO  L132        PluginConnector]: ------------------------ END BÃ¼chi Program Product----------------------------
[2023-01-16 05:14:08,800 INFO  L113        PluginConnector]: ------------------------BlockEncodingV2----------------------------
[2023-01-16 05:14:08,800 INFO  L271        PluginConnector]: Initializing BlockEncodingV2...
[2023-01-16 05:14:08,804 INFO  L275        PluginConnector]: BlockEncodingV2 initialized
[2023-01-16 05:14:08,805 INFO  L185        PluginConnector]: Executing the observer BlockEncodingObserver from plugin BlockEncodingV2 for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 05:14:08" (1/1) ...
[2023-01-16 05:14:08,867 INFO  L313           BlockEncoder]: Initial Icfg 1662 locations, 2260 edges
[2023-01-16 05:14:08,867 INFO  L258           BlockEncoder]: Using Remove infeasible edges
[2023-01-16 05:14:08,868 INFO  L263           BlockEncoder]: Using Maximize final states
[2023-01-16 05:14:08,868 INFO  L270           BlockEncoder]: Using Minimize states even if more edges are added than removed.=false
[2023-01-16 05:14:08,868 INFO  L296           BlockEncoder]: Using Remove sink states
[2023-01-16 05:14:08,869 INFO  L171           BlockEncoder]: Using Apply optimizations until nothing changes=true
[2023-01-16 05:14:08,875 INFO  L70    emoveInfeasibleEdges]: Removed 6 edges and 3 locations because of local infeasibility
[2023-01-16 05:14:08,991 INFO  L71     MaximizeFinalStates]: 548 new accepting states
[2023-01-16 05:14:08,998 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-01-16 05:14:09,003 INFO  L70    emoveInfeasibleEdges]: Removed 0 edges and 0 locations because of local infeasibility
[2023-01-16 05:14:09,004 INFO  L71     MaximizeFinalStates]: 0 new accepting states
[2023-01-16 05:14:09,006 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-01-16 05:14:09,007 INFO  L237           BlockEncoder]: Using Create parallel compositions if possible
[2023-01-16 05:14:09,008 INFO  L68        ParallelComposer]: Creating parallel compositions
[2023-01-16 05:14:09,010 INFO  L313           BlockEncoder]: Encoded RCFG 1651 locations, 2244 edges
[2023-01-16 05:14:09,010 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 16.01 05:14:09 BasicIcfg
[2023-01-16 05:14:09,011 INFO  L132        PluginConnector]: ------------------------ END BlockEncodingV2----------------------------
[2023-01-16 05:14:09,011 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2023-01-16 05:14:09,011 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2023-01-16 05:14:09,015 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2023-01-16 05:14:09,015 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 05:14:09,015 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 05:14:07" (1/6) ...
[2023-01-16 05:14:09,018 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@234a233a and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 05:14:09, skipping insertion in model container
[2023-01-16 05:14:09,018 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 05:14:09,018 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 05:14:07" (2/6) ...
[2023-01-16 05:14:09,018 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@234a233a and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 05:14:09, skipping insertion in model container
[2023-01-16 05:14:09,018 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 05:14:09,018 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 05:14:08" (3/6) ...
[2023-01-16 05:14:09,019 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@234a233a and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 16.01 05:14:09, skipping insertion in model container
[2023-01-16 05:14:09,019 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 05:14:09,019 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 05:14:08" (4/6) ...
[2023-01-16 05:14:09,019 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@234a233a and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 05:14:09, skipping insertion in model container
[2023-01-16 05:14:09,019 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 05:14:09,019 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 05:14:08" (5/6) ...
[2023-01-16 05:14:09,019 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@234a233a and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer OTHER 16.01 05:14:09, skipping insertion in model container
[2023-01-16 05:14:09,019 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 05:14:09,019 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 16.01 05:14:09" (6/6) ...
[2023-01-16 05:14:09,021 INFO  L354   chiAutomizerObserver]: Analyzing ICFG p4ltl_boogie.bpl_BEv2
[2023-01-16 05:14:09,101 INFO  L255   stractBuchiCegarLoop]: Interprodecural is true
[2023-01-16 05:14:09,102 INFO  L256   stractBuchiCegarLoop]: Hoare is false
[2023-01-16 05:14:09,102 INFO  L257   stractBuchiCegarLoop]: Compute interpolants for Craig_TreeInterpolation
[2023-01-16 05:14:09,102 INFO  L258   stractBuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2023-01-16 05:14:09,102 INFO  L259   stractBuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2023-01-16 05:14:09,102 INFO  L260   stractBuchiCegarLoop]: Difference is false
[2023-01-16 05:14:09,102 INFO  L261   stractBuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2023-01-16 05:14:09,102 INFO  L265   stractBuchiCegarLoop]: ======== Iteration 0 == of CEGAR loop == BuchiAutomatonCegarLoop ========
[2023-01-16 05:14:09,116 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 1651 states, 1236 states have (on average 1.1448220064724919) internal successors, (1415), 1236 states have internal predecessors, (1415), 208 states have call successors, (208), 208 states have call predecessors, (208), 207 states have return successors, (621), 207 states have call predecessors, (621), 207 states have call successors, (621)
[2023-01-16 05:14:09,167 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 05:14:09,167 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 05:14:09,167 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 05:14:09,182 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:14:09,183 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:14:09,183 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 1 ============
[2023-01-16 05:14:09,184 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 1651 states, 1236 states have (on average 1.1448220064724919) internal successors, (1415), 1236 states have internal predecessors, (1415), 208 states have call successors, (208), 208 states have call predecessors, (208), 207 states have return successors, (621), 207 states have call predecessors, (621), 207 states have call successors, (621)
[2023-01-16 05:14:09,195 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 05:14:09,196 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 05:14:09,196 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 05:14:09,199 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:14:09,200 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:14:09,215 INFO  L752   eck$LassoCheckResult]: Stem: 892#ULTIMATE.startENTRY_NONWAtrue [3934] ULTIMATE.startENTRY_NONWA-->L957-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 494#L957-1_T1_inittrue [3536] L957-1_T1_init-->L957_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1322#L957_T1_inittrue [4354] L957_T1_init-->L957_T1_init-D167: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1258#L957_T1_init-D167true [4292] L957_T1_init-D167-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1550#mainENTRY_T1_inittrue [4580] mainENTRY_T1_init-->mainENTRY_T1_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 380#mainENTRY_T1_init-D41true [3425] mainENTRY_T1_init-D41-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 224#havocProcedureENTRY_T1_inittrue [3262] havocProcedureENTRY_T1_init-->L782_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 259#L782_T1_inittrue [3297] L782_T1_init-->L783_T1_init: Formula: (not v_forward_37)  InVars {}  OutVars{forward=v_forward_37}  AuxVars[]  AssignedVars[forward] 150#L783_T1_inittrue [3188] L783_T1_init-->L784_T1_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 508#L784_T1_inittrue [3555] L784_T1_init-->L785_T1_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 373#L785_T1_inittrue [3417] L785_T1_init-->L786_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 92#L786_T1_inittrue [3136] L786_T1_init-->L787_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 1124#L787_T1_inittrue [4161] L787_T1_init-->L788_T1_init: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 360#L788_T1_inittrue [3402] L788_T1_init-->L789_T1_init: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 1310#L789_T1_inittrue [4341] L789_T1_init-->L790_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 242#L790_T1_inittrue [3280] L790_T1_init-->L791_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 228#L791_T1_inittrue [3266] L791_T1_init-->L792_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 1650#L792_T1_inittrue [4681] L792_T1_init-->L793_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 882#L793_T1_inittrue [3923] L793_T1_init-->L794_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 670#L794_T1_inittrue [3717] L794_T1_init-->L795_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 1021#L795_T1_inittrue [4068] L795_T1_init-->L796_T1_init: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 1439#L796_T1_inittrue [4473] L796_T1_init-->L797_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_47 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_47}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 822#L797_T1_inittrue [3862] L797_T1_init-->L798_T1_init: Formula: (= v_meta.local_metadata.pkt_par_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 848#L798_T1_inittrue [3888] L798_T1_init-->L799_T1_init: Formula: (= v_meta.local_metadata.out_port_101 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_101}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 1015#L799_T1_inittrue [4063] L799_T1_init-->L800_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 854#L800_T1_inittrue [3894] L800_T1_init-->L801_T1_init: Formula: (= v_meta.local_metadata.first_visit_21 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 200#L801_T1_inittrue [3240] L801_T1_init-->L802_T1_init: Formula: (= v_meta.local_metadata.failure_visit_19 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 615#L802_T1_inittrue [3660] L802_T1_init-->L803_T1_init: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 1397#L803_T1_inittrue [4429] L803_T1_init-->L804_T1_init: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 1467#L804_T1_inittrue [4500] L804_T1_init-->L805_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 215#L805_T1_inittrue [3254] L805_T1_init-->L806_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 1569#L806_T1_inittrue [4601] L806_T1_init-->L807_T1_init: Formula: (not v_hdr.bfsTag.valid_16)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 458#L807_T1_inittrue [3502] L807_T1_init-->L808_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.bfsTag_4 false))  InVars {emit=v_emit_20, hdr.bfsTag=v_hdr.bfsTag_4}  OutVars{emit=v_emit_19, hdr.bfsTag=v_hdr.bfsTag_4}  AuxVars[]  AssignedVars[emit] 1155#L808_T1_inittrue [4189] L808_T1_init-->L809_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 1193#L809_T1_inittrue [4227] L809_T1_init-->L810_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_curr_26) (<= v_hdr.bfsTag.pkt_v1_curr_26 256))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  AuxVars[]  AssignedVars[] 767#L810_T1_inittrue [3809] L810_T1_init-->L811_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 1204#L811_T1_inittrue [4239] L811_T1_init-->L812_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_25))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[] 1188#L812_T1_inittrue [4222] L812_T1_init-->L813_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 1521#L813_T1_inittrue [4554] L813_T1_init-->L814_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_11 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_11))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 392#L814_T1_inittrue [3439] L814_T1_init-->L815_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 24#L815_T1_inittrue [3069] L815_T1_init-->L816_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_par_12) (<= v_hdr.bfsTag.pkt_v2_par_12 256))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 1572#L816_T1_inittrue [4604] L816_T1_init-->L817_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 625#L817_T1_inittrue [3668] L817_T1_init-->L818_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v3_curr_9 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_9))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 629#L818_T1_inittrue [3672] L818_T1_init-->L819_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 40#L819_T1_inittrue [3086] L819_T1_init-->L820_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v3_par_14 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_14))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[] 1307#L820_T1_inittrue [4338] L820_T1_init-->L821_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 78#L821_T1_inittrue [3122] L821_T1_init-->L822_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_10) (<= v_hdr.bfsTag.pkt_v4_curr_10 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 1339#L822_T1_inittrue [4370] L822_T1_init-->L823_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 1116#L823_T1_inittrue [4152] L823_T1_init-->L824_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v4_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v4_par_13))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 1541#L824_T1_inittrue [4571] L824_T1_init-->L825_T1_init: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 406#L825_T1_inittrue [3451] L825_T1_init-->L826_T1_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 305#L826_T1_inittrue [3346] L826_T1_init-->L827_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 227#L827_T1_inittrue [3265] L827_T1_init-->L828_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.preamble_13) (<= v_hdr.ff_tags.preamble_13 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[] 1103#L828_T1_inittrue [4140] L828_T1_init-->L829_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 620#L829_T1_inittrue [3664] L829_T1_init-->L830_T1_init: Formula: (and (<= v_hdr.ff_tags.shortest_path_10 256) (<= 0 v_hdr.ff_tags.shortest_path_10))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 1387#L830_T1_inittrue [4419] L830_T1_init-->L831_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 729#L831_T1_inittrue [3771] L831_T1_init-->L832_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_44) (<= v_hdr.ff_tags.path_length_44 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  AuxVars[]  AssignedVars[] 1607#L832_T1_inittrue [4636] L832_T1_init-->L833_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 663#L833_T1_inittrue [3709] L833_T1_init-->L834_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (<= v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 183#L834_T1_inittrue [3223] L834_T1_init-->L835_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 28#L835_T1_inittrue [3074] L835_T1_init-->L836_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.bfs_start_22) (<= v_hdr.ff_tags.bfs_start_22 2))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  AuxVars[]  AssignedVars[] 1603#L836_T1_inittrue [4632] L836_T1_init-->L837_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 1135#L837_T1_inittrue [4171] L837_T1_init-->L838_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 896#L838_T1_inittrue [3939] L838_T1_init-->L839_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 1016#L839_T1_inittrue [4064] L839_T1_init-->L840_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 158#L840_T1_inittrue [3198] L840_T1_init-->L841_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 792#L841_T1_inittrue [3833] L841_T1_init-->L842_T1_init: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_12}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 1396#L842_T1_inittrue [4428] L842_T1_init-->L843_T1_init: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_12}  AuxVars[]  AssignedVars[send_parent_0.action_run] 114#L843_T1_inittrue [3155] L843_T1_init-->L844_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 692#L844_T1_inittrue [3737] L844_T1_init-->L845_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 1044#L845_T1_inittrue [4086] L845_T1_init-->L846_T1_init: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_14}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 862#L846_T1_inittrue [3904] L846_T1_init-->L847_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 340#L847_T1_inittrue [3381] L847_T1_init-->L848_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 1027#L848_T1_inittrue [4071] L848_T1_init-->L849_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 774#L849_T1_inittrue [3816] L849_T1_init-->L850_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 841#L850_T1_inittrue [3881] L850_T1_init-->L851_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 1620#L851_T1_inittrue [4647] L851_T1_init-->L852_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 1567#L852_T1_inittrue [4599] L852_T1_init-->L853_T1_init: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_13}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 1591#L853_T1_inittrue [4622] L853_T1_init-->L854_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 358#L854_T1_inittrue [3400] L854_T1_init-->L855_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 996#L855_T1_inittrue [4044] L855_T1_init-->L856_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 642#L856_T1_inittrue [3686] L856_T1_init-->L857_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 1313#L857_T1_inittrue [4344] L857_T1_init-->L858_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 1525#L858_T1_inittrue [4558] L858_T1_init-->L859_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 614#L859_T1_inittrue [3659] L859_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 237#L860_T1_inittrue [3275] L860_T1_init-->L861_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 1080#L861_T1_inittrue [4121] L861_T1_init-->L862_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 434#L862_T1_inittrue [3478] L862_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 1640#havocProcedureFINAL_T1_inittrue [4671] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45#havocProcedureEXIT_T1_inittrue >[4808] havocProcedureEXIT_T1_init-->L939-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1303#L939-D215true [4336] L939-D215-->L939_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 959#L939_T1_inittrue [4004] L939_T1_init-->L939_T1_init-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1035#L939_T1_init-D107true [4077] L939_T1_init-D107-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 248#_parser_ParserImplENTRY_T1_inittrue [3285] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D143: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 463#_parser_ParserImplENTRY_T1_init-D143true [3508] _parser_ParserImplENTRY_T1_init-D143-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 435#startENTRY_T1_inittrue [3479] startENTRY_T1_init-->L1059_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 1437#L1059_T1_inittrue [4469] L1059_T1_init-->L1060_T1_init: Formula: v_hdr.bfsTag.valid_31  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_31}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 1104#L1060_T1_inittrue [4141] L1060_T1_init-->L1061_T1_init: Formula: (= v_hdr.bfsTag.pkt_v1_curr_31 v_meta.local_metadata.pkt_curr_66)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_66, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 113#L1061_T1_inittrue [3153] L1061_T1_init-->L1062_T1_init: Formula: (= v_meta.local_metadata.pkt_par_71 v_hdr.bfsTag.pkt_v1_par_28)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_71, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 702#L1062_T1_inittrue [3745] L1062_T1_init-->L1063_T1_init: Formula: (= v_meta.local_metadata.pkt_start_32 v_hdr.ff_tags.bfs_start_23)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 1153#L1063_T1_inittrue [4187] L1063_T1_init-->L1063_T1_init-D176: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1036#L1063_T1_init-D176true [4079] L1063_T1_init-D176-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 128#acceptFINAL_T1_inittrue [3168] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 622#acceptEXIT_T1_inittrue >[4861] acceptEXIT_T1_init-->startFINAL-D305: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1468#startFINAL-D305true [4501] startFINAL-D305-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 496#startFINAL_T1_inittrue [3540] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1083#startEXIT_T1_inittrue >[4988] startEXIT_T1_init-->_parser_ParserImplFINAL-D356: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 287#_parser_ParserImplFINAL-D356true [3324] _parser_ParserImplFINAL-D356-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1244#_parser_ParserImplFINAL_T1_inittrue [4278] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1071#_parser_ParserImplEXIT_T1_inittrue >[4805] _parser_ParserImplEXIT_T1_init-->L940-D296: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 241#L940-D296true [3279] L940-D296-->L940_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1477#L940_T1_inittrue [4512] L940_T1_init-->L940_T1_init-D173: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1452#L940_T1_init-D173true [4486] L940_T1_init-D173-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 202#verifyChecksumFINAL_T1_inittrue [3243] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 672#verifyChecksumEXIT_T1_inittrue >[5016] verifyChecksumEXIT_T1_init-->L941-D284: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 544#L941-D284true [3591] L941-D284-->L941_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 945#L941_T1_inittrue [3989] L941_T1_init-->L941_T1_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1614#L941_T1_init-D35true [4641] L941_T1_init-D35-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1351#ingressENTRY_T1_inittrue [4382] ingressENTRY_T1_init-->L869_T1_init: Formula: (not v_hdr.bfsTag.valid_19)  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  AuxVars[]  AssignedVars[] 798#L869_T1_inittrue [3839] L869_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 413#ingressEXIT_T1_inittrue >[4914] ingressEXIT_T1_init-->L942-D386: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 125#L942-D386true [3164] L942-D386-->L942_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 869#L942_T1_inittrue [3911] L942_T1_init-->L942_T1_init-D161: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 939#L942_T1_init-D161true [3983] L942_T1_init-D161-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1164#egressFINAL_T1_inittrue [4198] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1526#egressEXIT_T1_inittrue >[4944] egressEXIT_T1_init-->L943-D404: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 954#L943-D404true [3998] L943-D404-->L943_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 90#L943_T1_inittrue [3135] L943_T1_init-->L943_T1_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 221#L943_T1_init-D2true [3259] L943_T1_init-D2-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 656#computeChecksumFINAL_T1_inittrue [3702] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1610#computeChecksumEXIT_T1_inittrue >[4734] computeChecksumEXIT_T1_init-->L944-D236: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 314#L944-D236true [3352] L944-D236-->L944_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1318#L944_T1_inittrue [4350] L944_T1_init-->L945-1_T1_init: Formula: v_forward_41  InVars {forward=v_forward_41}  OutVars{forward=v_forward_41}  AuxVars[]  AssignedVars[] 534#L945-1_T1_inittrue [3582] L945-1_T1_init-->L949_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_105 v_meta.local_metadata.pkt_par_44))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, meta.local_metadata.out_port=v_meta.local_metadata.out_port_105}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_105, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_0] 261#L949_T1_inittrue [3299] L949_T1_init-->L950_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_44 0))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 417#L950_T1_inittrue [3461] L950_T1_init-->L951_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and (not v__p4ltl_2_7) .cse0) (and v__p4ltl_2_7 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 695#L951_T1_inittrue [3739] L951_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_108 0))) (or (and v__p4ltl_3_8 (not .cse0)) (and (not v__p4ltl_3_8) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_108}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_108}  AuxVars[]  AssignedVars[_p4ltl_3] 626#mainFINAL_T1_inittrue [3669] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1484#mainEXIT_T1_inittrue >[4935] mainEXIT_T1_init-->L957-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 499#L957-1-D254true [3544] L957-1-D254-->L957-1_T0_S2: Formula: (and v__p4ltl_1_9 v_hdr.bfsTag.valid_25 (not v__p4ltl_0_9) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  AuxVars[]  AssignedVars[] 271#L957-1_T0_S2true [3309] L957-1_T0_S2-->L957_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1234#L957_T0_S2true [4264] L957_T0_S2-->L957_T0_S2-D166: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 712#L957_T0_S2-D166true [3753] L957_T0_S2-D166-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 894#mainENTRY_T0_S2true [3937] mainENTRY_T0_S2-->mainENTRY_T0_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1485#mainENTRY_T0_S2-D40true [4518] mainENTRY_T0_S2-D40-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1185#havocProcedureENTRY_T0_S2true [4219] havocProcedureENTRY_T0_S2-->L782_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 645#L782_T0_S2true [3688] L782_T0_S2-->L783_T0_S2: Formula: (not v_forward_35)  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 1388#L783_T0_S2true [4420] L783_T0_S2-->L784_T0_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 409#L784_T0_S2true [3454] L784_T0_S2-->L785_T0_S2: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 6#L785_T0_S2true [3050] L785_T0_S2-->L786_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 1630#L786_T0_S2true [4657] L786_T0_S2-->L787_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 1595#L787_T0_S2true [4626] L787_T0_S2-->L788_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 1637#L788_T0_S2true [4666] L788_T0_S2-->L789_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 655#L789_T0_S2true [3700] L789_T0_S2-->L790_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 845#L790_T0_S2true [3885] L790_T0_S2-->L791_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 1449#L791_T0_S2true [4483] L791_T0_S2-->L792_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 75#L792_T0_S2true [3119] L792_T0_S2-->L793_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 807#L793_T0_S2true [3847] L793_T0_S2-->L794_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 814#L794_T0_S2true [3854] L794_T0_S2-->L795_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 1464#L795_T0_S2true [4498] L795_T0_S2-->L796_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 1168#L796_T0_S2true [4201] L796_T0_S2-->L797_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_46 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_46}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 1460#L797_T0_S2true [4494] L797_T0_S2-->L798_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 986#L798_T0_S2true [4031] L798_T0_S2-->L799_T0_S2: Formula: (= v_meta.local_metadata.out_port_103 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 181#L799_T0_S2true [3221] L799_T0_S2-->L800_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 1105#L800_T0_S2true [4139] L800_T0_S2-->L801_T0_S2: Formula: (= v_meta.local_metadata.first_visit_20 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 238#L801_T0_S2true [3276] L801_T0_S2-->L802_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_21 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 914#L802_T0_S2true [3954] L802_T0_S2-->L803_T0_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 192#L803_T0_S2true [3232] L803_T0_S2-->L804_T0_S2: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 253#L804_T0_S2true [3290] L804_T0_S2-->L805_T0_S2: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 2#L805_T0_S2true [3044] L805_T0_S2-->L806_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 1285#L806_T0_S2true [4320] L806_T0_S2-->L807_T0_S2: Formula: (not v_hdr.bfsTag.valid_15)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 1041#L807_T0_S2true [4084] L807_T0_S2-->L808_T0_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.bfsTag_2 false))  InVars {emit=v_emit_14, hdr.bfsTag=v_hdr.bfsTag_2}  OutVars{emit=v_emit_13, hdr.bfsTag=v_hdr.bfsTag_2}  AuxVars[]  AssignedVars[emit] 1254#L808_T0_S2true [4289] L808_T0_S2-->L809_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_28}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 1163#L809_T0_S2true [4197] L809_T0_S2-->L810_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_curr_30) (<= v_hdr.bfsTag.pkt_v1_curr_30 256))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  AuxVars[]  AssignedVars[] 739#L810_T0_S2true [3778] L810_T0_S2-->L811_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 1631#L811_T0_S2true [4658] L811_T0_S2-->L812_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_27 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_27))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  AuxVars[]  AssignedVars[] 951#L812_T0_S2true [3993] L812_T0_S2-->L813_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 900#L813_T0_S2true [3945] L813_T0_S2-->L814_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_13))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[] 420#L814_T0_S2true [3464] L814_T0_S2-->L815_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 474#L815_T0_S2true [3516] L815_T0_S2-->L816_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v2_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_13))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[] 857#L816_T0_S2true [3897] L816_T0_S2-->L817_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 1642#L817_T0_S2true [4673] L817_T0_S2-->L818_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_12) (<= v_hdr.bfsTag.pkt_v3_curr_12 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 562#L818_T0_S2true [3613] L818_T0_S2-->L819_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 890#L819_T0_S2true [3932] L819_T0_S2-->L820_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_par_9) (<= v_hdr.bfsTag.pkt_v3_par_9 256))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[] 821#L820_T0_S2true [3860] L820_T0_S2-->L821_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 96#L821_T0_S2true [3141] L821_T0_S2-->L822_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v4_curr_13 256) (<= 0 v_hdr.bfsTag.pkt_v4_curr_13))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 32#L822_T0_S2true [3076] L822_T0_S2-->L823_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 239#L823_T0_S2true [3277] L823_T0_S2-->L824_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_11) (<= v_hdr.bfsTag.pkt_v4_par_11 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[] 278#L824_T0_S2true [3315] L824_T0_S2-->L825_T0_S2: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 1570#L825_T0_S2true [4602] L825_T0_S2-->L826_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 157#L826_T0_S2true [3196] L826_T0_S2-->L827_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 521#L827_T0_S2true [3569] L827_T0_S2-->L828_T0_S2: Formula: (and (<= v_hdr.ff_tags.preamble_14 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_14))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 974#L828_T0_S2true [4018] L828_T0_S2-->L829_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 289#L829_T0_S2true [3327] L829_T0_S2-->L830_T0_S2: Formula: (and (<= v_hdr.ff_tags.shortest_path_12 256) (<= 0 v_hdr.ff_tags.shortest_path_12))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 728#L830_T0_S2true [3770] L830_T0_S2-->L831_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_41}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 922#L831_T0_S2true [3964] L831_T0_S2-->L832_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_42) (<= v_hdr.ff_tags.path_length_42 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  AuxVars[]  AssignedVars[] 1347#L832_T0_S2true [4376] L832_T0_S2-->L833_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 1182#L833_T0_S2true [4217] L833_T0_S2-->L834_T0_S2: Formula: (and (<= v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 17#L834_T0_S2true [3061] L834_T0_S2-->L835_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 578#L835_T0_S2true [3623] L835_T0_S2-->L836_T0_S2: Formula: (and (<= v_hdr.ff_tags.bfs_start_17 2) (<= 0 v_hdr.ff_tags.bfs_start_17))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  AuxVars[]  AssignedVars[] 455#L836_T0_S2true [3499] L836_T0_S2-->L837_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 1325#L837_T0_S2true [4356] L837_T0_S2-->L838_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 1209#L838_T0_S2true [4242] L838_T0_S2-->L839_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_14}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 1179#L839_T0_S2true [4212] L839_T0_S2-->L840_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 1252#L840_T0_S2true [4287] L840_T0_S2-->L841_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 138#L841_T0_S2true [3178] L841_T0_S2-->L842_T0_S2: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_13}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 1170#L842_T0_S2true [4203] L842_T0_S2-->L843_T0_S2: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_14}  AuxVars[]  AssignedVars[send_parent_0.action_run] 837#L843_T0_S2true [3877] L843_T0_S2-->L844_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 281#L844_T0_S2true [3318] L844_T0_S2-->L845_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 1376#L845_T0_S2true [4408] L845_T0_S2-->L846_T0_S2: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_12}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 1290#L846_T0_S2true [4324] L846_T0_S2-->L847_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 173#L847_T0_S2true [3213] L847_T0_S2-->L848_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 258#L848_T0_S2true [3296] L848_T0_S2-->L849_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 403#L849_T0_S2true [3448] L849_T0_S2-->L850_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 1474#L850_T0_S2true [4509] L850_T0_S2-->L851_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 266#L851_T0_S2true [3304] L851_T0_S2-->L852_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 211#L852_T0_S2true [3252] L852_T0_S2-->L853_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_14}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 621#L853_T0_S2true [3665] L853_T0_S2-->L854_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 1496#L854_T0_S2true [4529] L854_T0_S2-->L855_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 1228#L855_T0_S2true [4258] L855_T0_S2-->L856_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 235#L856_T0_S2true [3274] L856_T0_S2-->L857_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 1609#L857_T0_S2true [4638] L857_T0_S2-->L858_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 1517#L858_T0_S2true [4549] L858_T0_S2-->L859_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 323#L859_T0_S2true [3363] L859_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 1042#L860_T0_S2true [4085] L860_T0_S2-->L861_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 88#L861_T0_S2true [3132] L861_T0_S2-->L862_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 1005#L862_T0_S2true [4055] L862_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 1626#havocProcedureFINAL_T0_S2true [4653] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1481#havocProcedureEXIT_T0_S2true >[5109] havocProcedureEXIT_T0_S2-->L939-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 220#L939-D214true [3258] L939-D214-->L939_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1279#L939_T0_S2true [4314] L939_T0_S2-->L939_T0_S2-D106: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1523#L939_T0_S2-D106true [4557] L939_T0_S2-D106-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1091#_parser_ParserImplENTRY_T0_S2true [4130] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D142: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 612#_parser_ParserImplENTRY_T0_S2-D142true [3657] _parser_ParserImplENTRY_T0_S2-D142-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 424#startENTRY_T0_S2true [3467] startENTRY_T0_S2-->L1059_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 4#L1059_T0_S2true [3046] L1059_T0_S2-->L1060_T0_S2: Formula: v_hdr.bfsTag.valid_30  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 549#L1060_T0_S2true [3595] L1060_T0_S2-->L1061_T0_S2: Formula: (= v_hdr.bfsTag.pkt_v1_curr_33 v_meta.local_metadata.pkt_curr_68)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_68, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 149#L1061_T0_S2true [3187] L1061_T0_S2-->L1062_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_73 v_hdr.bfsTag.pkt_v1_par_30)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_73, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 715#L1062_T0_S2true [3755] L1062_T0_S2-->L1063_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_34 v_hdr.ff_tags.bfs_start_25)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 137#L1063_T0_S2true [3176] L1063_T0_S2-->L1063_T0_S2-D175: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 878#L1063_T0_S2-D175true [3920] L1063_T0_S2-D175-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 987#acceptFINAL_T0_S2true [4032] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 58#acceptEXIT_T0_S2true >[5044] acceptEXIT_T0_S2-->startFINAL-D304: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 780#startFINAL-D304true [3823] startFINAL-D304-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 436#startFINAL_T0_S2true [3480] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1173#startEXIT_T0_S2true >[4848] startEXIT_T0_S2-->_parser_ParserImplFINAL-D355: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1231#_parser_ParserImplFINAL-D355true [4261] _parser_ParserImplFINAL-D355-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 665#_parser_ParserImplFINAL_T0_S2true [3712] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 646#_parser_ParserImplEXIT_T0_S2true >[4880] _parser_ParserImplEXIT_T0_S2-->L940-D295: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 168#L940-D295true [3208] L940-D295-->L940_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1224#L940_T0_S2true [4255] L940_T0_S2-->L940_T0_S2-D172: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 383#L940_T0_S2-D172true [3428] L940_T0_S2-D172-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 557#verifyChecksumFINAL_T0_S2true [3606] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 693#verifyChecksumEXIT_T0_S2true >[4688] verifyChecksumEXIT_T0_S2-->L941-D283: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 101#L941-D283true [3144] L941-D283-->L941_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 54#L941_T0_S2true [3097] L941_T0_S2-->L941_T0_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 891#L941_T0_S2-D34true [3933] L941_T0_S2-D34-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 999#ingressENTRY_T0_S2true [4048] ingressENTRY_T0_S2-->L869_T0_S2: Formula: (not v_hdr.bfsTag.valid_23)  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_23}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_23}  AuxVars[]  AssignedVars[] 935#L869_T0_S2true [3979] L869_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1214#ingressEXIT_T0_S2true >[4857] ingressEXIT_T0_S2-->L942-D385: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 471#L942-D385true [3513] L942-D385-->L942_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1312#L942_T0_S2true [4343] L942_T0_S2-->L942_T0_S2-D160: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 307#L942_T0_S2-D160true [3347] L942_T0_S2-D160-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21#egressFINAL_T0_S2true [3065] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1413#egressEXIT_T0_S2true >[5177] egressEXIT_T0_S2-->L943-D403: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 428#L943-D403true [3472] L943-D403-->L943_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 274#L943_T0_S2true [3312] L943_T0_S2-->L943_T0_S2-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1241#L943_T0_S2-D1true [4272] L943_T0_S2-D1-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1215#computeChecksumFINAL_T0_S2true [4247] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 421#computeChecksumEXIT_T0_S2true >[4722] computeChecksumEXIT_T0_S2-->L944-D235: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 467#L944-D235true [3510] L944-D235-->L944_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1552#L944_T0_S2true [4585] L944_T0_S2-->L945-1_T0_S2: Formula: v_forward_43  InVars {forward=v_forward_43}  OutVars{forward=v_forward_43}  AuxVars[]  AssignedVars[] 863#L945-1_T0_S2true [3903] L945-1_T0_S2-->L949_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_107 v_meta.local_metadata.pkt_par_45))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and .cse0 v__p4ltl_0_7)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, meta.local_metadata.out_port=v_meta.local_metadata.out_port_107}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_107, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_0] 115#L949_T0_S2true [3154] L949_T0_S2-->L950_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_42 0))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 1248#L950_T0_S2true [4283] L950_T0_S2-->L951_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_41 0))) (or (and (not v__p4ltl_2_6) .cse0) (and v__p4ltl_2_6 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_2] 1154#L951_T0_S2true [4188] L951_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_106 0))) (or (and v__p4ltl_3_7 (not .cse0)) (and (not v__p4ltl_3_7) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_106}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_106}  AuxVars[]  AssignedVars[_p4ltl_3] 990#mainFINAL_T0_S2true [4033] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 781#mainEXIT_T0_S2true >[5290] mainEXIT_T0_S2-->L957-1-D253: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 251#L957-1-D253true [3288] L957-1-D253-->L957-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_28 (not v__p4ltl_0_11) (not v__p4ltl_1_10) (or v__p4ltl_3_13 v__p4ltl_2_13))  InVars {_p4ltl_2=v__p4ltl_2_13, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10, hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  OutVars{_p4ltl_2=v__p4ltl_2_13, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10, hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  AuxVars[]  AssignedVars[] 745#L957-1_accept_S5true 
[2023-01-16 05:14:09,219 INFO  L754   eck$LassoCheckResult]: Loop: 745#L957-1_accept_S5true [3785] L957-1_accept_S5-->L957_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 105#L957_accept_S5true [3148] L957_accept_S5-->L957_accept_S5-D168: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 559#L957_accept_S5-D168true [3608] L957_accept_S5-D168-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 553#mainENTRY_accept_S5true [3600] mainENTRY_accept_S5-->mainENTRY_accept_S5-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 955#mainENTRY_accept_S5-D42true [3999] mainENTRY_accept_S5-D42-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 212#havocProcedureENTRY_accept_S5true [3253] havocProcedureENTRY_accept_S5-->L782_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 453#L782_accept_S5true [3496] L782_accept_S5-->L783_accept_S5: Formula: (not v_forward_36)  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 469#L783_accept_S5true [3512] L783_accept_S5-->L784_accept_S5: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 188#L784_accept_S5true [3228] L784_accept_S5-->L785_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 1056#L785_accept_S5true [4098] L785_accept_S5-->L786_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 26#L786_accept_S5true [3072] L786_accept_S5-->L787_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 304#L787_accept_S5true [3344] L787_accept_S5-->L788_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 337#L788_accept_S5true [3378] L788_accept_S5-->L789_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 329#L789_accept_S5true [3370] L789_accept_S5-->L790_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 301#L790_accept_S5true [3342] L790_accept_S5-->L791_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 1524#L791_accept_S5true [4556] L791_accept_S5-->L792_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 687#L792_accept_S5true [3732] L792_accept_S5-->L793_accept_S5: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 719#L793_accept_S5true [3760] L793_accept_S5-->L794_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 130#L794_accept_S5true [3170] L794_accept_S5-->L795_accept_S5: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 1273#L795_accept_S5true [4307] L795_accept_S5-->L796_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 943#L796_accept_S5true [3986] L796_accept_S5-->L797_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_45 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_45}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 112#L797_accept_S5true [3152] L797_accept_S5-->L798_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_38 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 949#L798_accept_S5true [3992] L798_accept_S5-->L799_accept_S5: Formula: (= v_meta.local_metadata.out_port_102 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_102}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 437#L799_accept_S5true [3481] L799_accept_S5-->L800_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 1070#L800_accept_S5true [4111] L800_accept_S5-->L801_accept_S5: Formula: (= v_meta.local_metadata.first_visit_19 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 833#L801_accept_S5true [3874] L801_accept_S5-->L802_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_20 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 1113#L802_accept_S5true [4148] L802_accept_S5-->L803_accept_S5: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 1579#L803_accept_S5true [4612] L803_accept_S5-->L804_accept_S5: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 802#L804_accept_S5true [3842] L804_accept_S5-->L805_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 374#L805_accept_S5true [3418] L805_accept_S5-->L806_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 370#L806_accept_S5true [3414] L806_accept_S5-->L807_accept_S5: Formula: (not v_hdr.bfsTag.valid_17)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 685#L807_accept_S5true [3730] L807_accept_S5-->L808_accept_S5: Formula: (= v_emit_17 (store v_emit_18 v_hdr.bfsTag_3 false))  InVars {emit=v_emit_18, hdr.bfsTag=v_hdr.bfsTag_3}  OutVars{emit=v_emit_17, hdr.bfsTag=v_hdr.bfsTag_3}  AuxVars[]  AssignedVars[emit] 1441#L808_accept_S5true [4474] L808_accept_S5-->L809_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 547#L809_accept_S5true [3593] L809_accept_S5-->L810_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v1_curr_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_25))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[] 782#L810_accept_S5true [3824] L810_accept_S5-->L811_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 613#L811_accept_S5true [3658] L811_accept_S5-->L812_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_22 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_22))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 477#L812_accept_S5true [3519] L812_accept_S5-->L813_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 1584#L813_accept_S5true [4618] L813_accept_S5-->L814_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_10))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 296#L814_accept_S5true [3335] L814_accept_S5-->L815_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 1260#L815_accept_S5true [4294] L815_accept_S5-->L816_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_10))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 1177#L816_accept_S5true [4211] L816_accept_S5-->L817_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 487#L817_accept_S5true [3529] L817_accept_S5-->L818_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_13) (<= v_hdr.bfsTag.pkt_v3_curr_13 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 1098#L818_accept_S5true [4136] L818_accept_S5-->L819_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 784#L819_accept_S5true [3826] L819_accept_S5-->L820_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v3_par_12 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_12))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 156#L820_accept_S5true [3195] L820_accept_S5-->L821_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 1196#L821_accept_S5true [4230] L821_accept_S5-->L822_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_9) (<= v_hdr.bfsTag.pkt_v4_curr_9 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[] 652#L822_accept_S5true [3697] L822_accept_S5-->L823_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 823#L823_accept_S5true [3863] L823_accept_S5-->L824_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_9) (<= v_hdr.bfsTag.pkt_v4_par_9 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 1051#L824_accept_S5true [4093] L824_accept_S5-->L825_accept_S5: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 859#L825_accept_S5true [3899] L825_accept_S5-->L826_accept_S5: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 492#L826_accept_S5true [3534] L826_accept_S5-->L827_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 1159#L827_accept_S5true [4194] L827_accept_S5-->L828_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.preamble_10) (<= v_hdr.ff_tags.preamble_10 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 1596#L828_accept_S5true [4627] L828_accept_S5-->L829_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 76#L829_accept_S5true [3120] L829_accept_S5-->L830_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_9) (<= v_hdr.ff_tags.shortest_path_9 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[] 1001#L830_accept_S5true [4050] L830_accept_S5-->L831_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 151#L831_accept_S5true [3189] L831_accept_S5-->L832_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_46) (<= v_hdr.ff_tags.path_length_46 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  AuxVars[]  AssignedVars[] 48#L832_accept_S5true [3092] L832_accept_S5-->L833_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 396#L833_accept_S5true [3443] L833_accept_S5-->L834_accept_S5: Formula: (and (<= v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 1111#L834_accept_S5true [4147] L834_accept_S5-->L835_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 592#L835_accept_S5true [3638] L835_accept_S5-->L836_accept_S5: Formula: (and (<= v_hdr.ff_tags.bfs_start_21 2) (<= 0 v_hdr.ff_tags.bfs_start_21))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  AuxVars[]  AssignedVars[] 456#L836_accept_S5true [3500] L836_accept_S5-->L837_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 1597#L837_accept_S5true [4628] L837_accept_S5-->L838_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 381#L838_accept_S5true [3426] L838_accept_S5-->L839_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_12}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 703#L839_accept_S5true [3746] L839_accept_S5-->L840_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 174#L840_accept_S5true [3214] L840_accept_S5-->L841_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 27#L841_accept_S5true [3073] L841_accept_S5-->L842_accept_S5: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_14}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 839#L842_accept_S5true [3879] L842_accept_S5-->L843_accept_S5: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_13}  AuxVars[]  AssignedVars[send_parent_0.action_run] 1359#L843_accept_S5true [4390] L843_accept_S5-->L844_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 73#L844_accept_S5true [3115] L844_accept_S5-->L845_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 1265#L845_accept_S5true [4300] L845_accept_S5-->L846_accept_S5: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_13}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 451#L846_accept_S5true [3494] L846_accept_S5-->L847_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 61#L847_accept_S5true [3100] L847_accept_S5-->L848_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 716#L848_accept_S5true [3756] L848_accept_S5-->L849_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 991#L849_accept_S5true [4036] L849_accept_S5-->L850_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 1403#L850_accept_S5true [4434] L850_accept_S5-->L851_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 908#L851_accept_S5true [3950] L851_accept_S5-->L852_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 308#L852_accept_S5true [3348] L852_accept_S5-->L853_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_12}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 816#L853_accept_S5true [3856] L853_accept_S5-->L854_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 1342#L854_accept_S5true [4373] L854_accept_S5-->L855_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 171#L855_accept_S5true [3210] L855_accept_S5-->L856_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 1417#L856_accept_S5true [4449] L856_accept_S5-->L857_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 1009#L857_accept_S5true [4059] L857_accept_S5-->L858_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 269#L858_accept_S5true [3306] L858_accept_S5-->L859_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 29#L859_accept_S5true [3075] L859_accept_S5-->L860_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 311#L860_accept_S5true [3350] L860_accept_S5-->L861_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 1138#L861_accept_S5true [4173] L861_accept_S5-->L862_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 1574#L862_accept_S5true [4605] L862_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 1272#havocProcedureFINAL_accept_S5true [4306] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1306#havocProcedureEXIT_accept_S5true >[5121] havocProcedureEXIT_accept_S5-->L939-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 120#L939-D216true [3160] L939-D216-->L939_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1505#L939_accept_S5true [4539] L939_accept_S5-->L939_accept_S5-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 245#L939_accept_S5-D108true [3283] L939_accept_S5-D108-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 794#_parser_ParserImplENTRY_accept_S5true [3834] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D144: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 50#_parser_ParserImplENTRY_accept_S5-D144true [3094] _parser_ParserImplENTRY_accept_S5-D144-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1429#startENTRY_accept_S5true [4460] startENTRY_accept_S5-->L1059_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 475#L1059_accept_S5true [3517] L1059_accept_S5-->L1060_accept_S5: Formula: v_hdr.bfsTag.valid_29  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_29}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 1350#L1060_accept_S5true [4378] L1060_accept_S5-->L1061_accept_S5: Formula: (= v_hdr.bfsTag.pkt_v1_curr_32 v_meta.local_metadata.pkt_curr_67)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_67, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 1433#L1061_accept_S5true [4464] L1061_accept_S5-->L1062_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_72 v_hdr.bfsTag.pkt_v1_par_29)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_72, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 1086#L1062_accept_S5true [4125] L1062_accept_S5-->L1063_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_33 v_hdr.ff_tags.bfs_start_24)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 944#L1063_accept_S5true [3988] L1063_accept_S5-->L1063_accept_S5-D177: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 139#L1063_accept_S5-D177true [3179] L1063_accept_S5-D177-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1512#acceptFINAL_accept_S5true [4545] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 108#acceptEXIT_accept_S5true >[4912] acceptEXIT_accept_S5-->startFINAL-D306: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1492#startFINAL-D306true [4524] startFINAL-D306-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 512#startFINAL_accept_S5true [3558] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 988#startEXIT_accept_S5true >[5010] startEXIT_accept_S5-->_parser_ParserImplFINAL-D357: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 532#_parser_ParserImplFINAL-D357true [3580] _parser_ParserImplFINAL-D357-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1146#_parser_ParserImplFINAL_accept_S5true [4182] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1453#_parser_ParserImplEXIT_accept_S5true >[5219] _parser_ParserImplEXIT_accept_S5-->L940-D297: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 511#L940-D297true [3557] L940-D297-->L940_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1478#L940_accept_S5true [4513] L940_accept_S5-->L940_accept_S5-D174: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1612#L940_accept_S5-D174true [4639] L940_accept_S5-D174-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 680#verifyChecksumFINAL_accept_S5true [3726] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 731#verifyChecksumEXIT_accept_S5true >[4979] verifyChecksumEXIT_accept_S5-->L941-D285: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 666#L941-D285true [3713] L941-D285-->L941_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 330#L941_accept_S5true [3371] L941_accept_S5-->L941_accept_S5-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 824#L941_accept_S5-D36true [3864] L941_accept_S5-D36-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 762#ingressENTRY_accept_S5true [3804] ingressENTRY_accept_S5-->L869_accept_S5: Formula: (not v_hdr.bfsTag.valid_21)  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_21}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_21}  AuxVars[]  AssignedVars[] 1493#L869_accept_S5true [4525] L869_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1528#ingressEXIT_accept_S5true >[4827] ingressEXIT_accept_S5-->L942-D387: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1537#L942-D387true [4567] L942-D387-->L942_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 464#L942_accept_S5true [3509] L942_accept_S5-->L942_accept_S5-D162: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 888#L942_accept_S5-D162true [3929] L942_accept_S5-D162-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1548#egressFINAL_accept_S5true [4578] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1360#egressEXIT_accept_S5true >[4704] egressEXIT_accept_S5-->L943-D405: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 152#L943-D405true [3190] L943-D405-->L943_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1169#L943_accept_S5true [4202] L943_accept_S5-->L943_accept_S5-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 947#L943_accept_S5-D3true [3990] L943_accept_S5-D3-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 193#computeChecksumFINAL_accept_S5true [3233] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1382#computeChecksumEXIT_accept_S5true >[4945] computeChecksumEXIT_accept_S5-->L944-D237: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 133#L944-D237true [3172] L944-D237-->L944_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1563#L944_accept_S5true [4596] L944_accept_S5-->L945-1_accept_S5: Formula: v_forward_39  InVars {forward=v_forward_39}  OutVars{forward=v_forward_39}  AuxVars[]  AssignedVars[] 635#L945-1_accept_S5true [3678] L945-1_accept_S5-->L949_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_109 v_meta.local_metadata.pkt_par_46))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, meta.local_metadata.out_port=v_meta.local_metadata.out_port_109}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_109, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46}  AuxVars[]  AssignedVars[_p4ltl_0] 282#L949_accept_S5true [3319] L949_accept_S5-->L950_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_43 0))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 886#L950_accept_S5true [3927] L950_accept_S5-->L951_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_43 0))) (or (and v__p4ltl_2_8 (not .cse0)) (and (not v__p4ltl_2_8) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_2] 334#L951_accept_S5true [3375] L951_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_104 0))) (or (and (not .cse0) v__p4ltl_3_6) (and .cse0 (not v__p4ltl_3_6))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_104}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_104}  AuxVars[]  AssignedVars[_p4ltl_3] 94#mainFINAL_accept_S5true [3138] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1451#mainEXIT_accept_S5true >[5277] mainEXIT_accept_S5-->L957-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 561#L957-1-D255true [3611] L957-1-D255-->L957-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_26 (or v__p4ltl_3_11 v__p4ltl_2_11))  InVars {_p4ltl_2=v__p4ltl_2_11, _p4ltl_3=v__p4ltl_3_11, hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_3=v__p4ltl_3_11, hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  AuxVars[]  AssignedVars[] 745#L957-1_accept_S5true 
[2023-01-16 05:14:09,229 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 05:14:09,229 INFO  L85        PathProgramCache]: Analyzing trace with hash 2052747637, now seen corresponding path program 1 times
[2023-01-16 05:14:09,245 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 05:14:09,246 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1367433503]
[2023-01-16 05:14:09,246 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 05:14:09,246 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 05:14:09,323 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:10,102 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:14:10,116 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:10,219 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:10,225 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:10,251 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 05:14:10,257 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:10,269 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:10,271 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:10,273 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 05:14:10,274 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:10,275 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 05:14:10,276 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:10,292 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 05:14:10,297 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:10,307 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 119
[2023-01-16 05:14:10,309 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:10,311 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 124
[2023-01-16 05:14:10,313 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:10,317 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 141
[2023-01-16 05:14:10,329 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:10,346 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:10,352 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:10,363 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 05:14:10,365 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:10,367 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:10,369 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:10,371 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 05:14:10,372 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:10,374 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 05:14:10,376 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:10,378 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 05:14:10,381 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:10,383 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 119
[2023-01-16 05:14:10,385 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:10,386 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 124
[2023-01-16 05:14:10,388 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:10,392 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 05:14:10,393 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 05:14:10,393 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1367433503]
[2023-01-16 05:14:10,394 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1367433503] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 05:14:10,395 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 05:14:10,395 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9
[2023-01-16 05:14:10,399 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [773529657]
[2023-01-16 05:14:10,400 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 05:14:10,410 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 05:14:10,412 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 05:14:10,486 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants.
[2023-01-16 05:14:10,488 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=22, Invalid=50, Unknown=0, NotChecked=0, Total=72
[2023-01-16 05:14:10,494 INFO  L87              Difference]: Start difference. First operand  has 1651 states, 1236 states have (on average 1.1448220064724919) internal successors, (1415), 1236 states have internal predecessors, (1415), 208 states have call successors, (208), 208 states have call predecessors, (208), 207 states have return successors, (621), 207 states have call predecessors, (621), 207 states have call successors, (621) Second operand  has 9 states, 9 states have (on average 26.88888888888889) internal successors, (242), 4 states have internal predecessors, (242), 3 states have call successors, (19), 6 states have call predecessors, (19), 4 states have return successors, (18), 3 states have call predecessors, (18), 3 states have call successors, (18)
[2023-01-16 05:14:17,510 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 05:14:17,511 INFO  L93              Difference]: Finished difference Result 2081 states and 2508 transitions.
[2023-01-16 05:14:17,513 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 15 states. 
[2023-01-16 05:14:17,522 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2081 states and 2508 transitions.
[2023-01-16 05:14:17,540 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 05:14:17,569 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2081 states to 2081 states and 2508 transitions.
[2023-01-16 05:14:17,573 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 683
[2023-01-16 05:14:17,575 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 683
[2023-01-16 05:14:17,577 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2081 states and 2508 transitions.
[2023-01-16 05:14:17,585 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 05:14:17,585 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2081 states and 2508 transitions.
[2023-01-16 05:14:17,613 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2081 states and 2508 transitions.
[2023-01-16 05:14:17,680 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2081 to 1651.
[2023-01-16 05:14:17,684 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1651 states, 1236 states have (on average 1.1423948220064726) internal successors, (1412), 1236 states have internal predecessors, (1412), 208 states have call successors, (208), 208 states have call predecessors, (208), 207 states have return successors, (207), 207 states have call predecessors, (207), 207 states have call successors, (207)
[2023-01-16 05:14:17,690 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1651 states to 1651 states and 1827 transitions.
[2023-01-16 05:14:17,693 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1651 states and 1827 transitions.
[2023-01-16 05:14:17,693 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1651 states and 1827 transitions.
[2023-01-16 05:14:17,693 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 2 ============
[2023-01-16 05:14:17,693 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1651 states and 1827 transitions.
[2023-01-16 05:14:17,704 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 05:14:17,705 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 05:14:17,705 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 05:14:17,707 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:14:17,707 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:14:17,710 INFO  L752   eck$LassoCheckResult]: Stem: 4573#ULTIMATE.startENTRY_NONWA [3934] ULTIMATE.startENTRY_NONWA-->L957-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5248#L957-1_T1_init [3536] L957-1_T1_init-->L957_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4537#L957_T1_init [4354] L957_T1_init-->L957_T1_init-D167: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5874#L957_T1_init-D167 [4292] L957_T1_init-D167-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4372#mainENTRY_T1_init [4580] mainENTRY_T1_init-->mainENTRY_T1_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5068#mainENTRY_T1_init-D41 [3425] mainENTRY_T1_init-D41-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4821#havocProcedureENTRY_T1_init [3262] havocProcedureENTRY_T1_init-->L782_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 4822#L782_T1_init [3297] L782_T1_init-->L783_T1_init: Formula: (not v_forward_37)  InVars {}  OutVars{forward=v_forward_37}  AuxVars[]  AssignedVars[forward] 4672#L783_T1_init [3188] L783_T1_init-->L784_T1_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4673#L784_T1_init [3555] L784_T1_init-->L785_T1_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 5059#L785_T1_init [3417] L785_T1_init-->L786_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4542#L786_T1_init [3136] L786_T1_init-->L787_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4543#L787_T1_init [4161] L787_T1_init-->L788_T1_init: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 5039#L788_T1_init [3402] L788_T1_init-->L789_T1_init: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 5040#L789_T1_init [4341] L789_T1_init-->L790_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4852#L790_T1_init [3280] L790_T1_init-->L791_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4827#L791_T1_init [3266] L791_T1_init-->L792_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4828#L792_T1_init [4681] L792_T1_init-->L793_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 5648#L793_T1_init [3923] L793_T1_init-->L794_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 5449#L794_T1_init [3717] L794_T1_init-->L795_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 5450#L795_T1_init [4068] L795_T1_init-->L796_T1_init: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 5747#L796_T1_init [4473] L796_T1_init-->L797_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_47 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_47}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 5594#L797_T1_init [3862] L797_T1_init-->L798_T1_init: Formula: (= v_meta.local_metadata.pkt_par_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 5595#L798_T1_init [3888] L798_T1_init-->L799_T1_init: Formula: (= v_meta.local_metadata.out_port_101 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_101}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 5619#L799_T1_init [4063] L799_T1_init-->L800_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 5624#L800_T1_init [3894] L800_T1_init-->L801_T1_init: Formula: (= v_meta.local_metadata.first_visit_21 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 4774#L801_T1_init [3240] L801_T1_init-->L802_T1_init: Formula: (= v_meta.local_metadata.failure_visit_19 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 4775#L802_T1_init [3660] L802_T1_init-->L803_T1_init: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 5381#L803_T1_init [4429] L803_T1_init-->L804_T1_init: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 5919#L804_T1_init [4500] L804_T1_init-->L805_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 4804#L805_T1_init [3254] L805_T1_init-->L806_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 4805#L806_T1_init [4601] L806_T1_init-->L807_T1_init: Formula: (not v_hdr.bfsTag.valid_16)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 5194#L807_T1_init [3502] L807_T1_init-->L808_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.bfsTag_4 false))  InVars {emit=v_emit_20, hdr.bfsTag=v_hdr.bfsTag_4}  OutVars{emit=v_emit_19, hdr.bfsTag=v_hdr.bfsTag_4}  AuxVars[]  AssignedVars[emit] 5195#L808_T1_init [4189] L808_T1_init-->L809_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 5818#L809_T1_init [4227] L809_T1_init-->L810_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_curr_26) (<= v_hdr.bfsTag.pkt_v1_curr_26 256))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  AuxVars[]  AssignedVars[] 5548#L810_T1_init [3809] L810_T1_init-->L811_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 5549#L811_T1_init [4239] L811_T1_init-->L812_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_25))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[] 5842#L812_T1_init [4222] L812_T1_init-->L813_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 5843#L813_T1_init [4554] L813_T1_init-->L814_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_11 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_11))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 5091#L814_T1_init [3439] L814_T1_init-->L815_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 4371#L815_T1_init [3069] L815_T1_init-->L816_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_par_12) (<= v_hdr.bfsTag.pkt_v2_par_12 256))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 4373#L816_T1_init [4604] L816_T1_init-->L817_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 5391#L817_T1_init [3668] L817_T1_init-->L818_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v3_curr_9 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_9))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 5392#L818_T1_init [3672] L818_T1_init-->L819_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 4410#L819_T1_init [3086] L819_T1_init-->L820_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v3_par_14 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_14))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[] 4411#L820_T1_init [4338] L820_T1_init-->L821_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 4507#L821_T1_init [3122] L821_T1_init-->L822_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_10) (<= v_hdr.bfsTag.pkt_v4_curr_10 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 4508#L822_T1_init [4370] L822_T1_init-->L823_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 5804#L823_T1_init [4152] L823_T1_init-->L824_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v4_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v4_par_13))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 5805#L824_T1_init [4571] L824_T1_init-->L825_T1_init: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 5111#L825_T1_init [3451] L825_T1_init-->L826_T1_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 4952#L826_T1_init [3346] L826_T1_init-->L827_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 4825#L827_T1_init [3265] L827_T1_init-->L828_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.preamble_13) (<= v_hdr.ff_tags.preamble_13 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[] 4826#L828_T1_init [4140] L828_T1_init-->L829_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 5385#L829_T1_init [3664] L829_T1_init-->L830_T1_init: Formula: (and (<= v_hdr.ff_tags.shortest_path_10 256) (<= 0 v_hdr.ff_tags.shortest_path_10))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 5386#L830_T1_init [4419] L830_T1_init-->L831_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 5513#L831_T1_init [3771] L831_T1_init-->L832_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_44) (<= v_hdr.ff_tags.path_length_44 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  AuxVars[]  AssignedVars[] 5514#L832_T1_init [4636] L832_T1_init-->L833_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 5442#L833_T1_init [3709] L833_T1_init-->L834_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (<= v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 4738#L834_T1_init [3223] L834_T1_init-->L835_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 4381#L835_T1_init [3074] L835_T1_init-->L836_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.bfs_start_22) (<= v_hdr.ff_tags.bfs_start_22 2))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  AuxVars[]  AssignedVars[] 4382#L836_T1_init [4632] L836_T1_init-->L837_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 5809#L837_T1_init [4171] L837_T1_init-->L838_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 5659#L838_T1_init [3939] L838_T1_init-->L839_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 5660#L839_T1_init [4064] L839_T1_init-->L840_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 4687#L840_T1_init [3198] L840_T1_init-->L841_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 4688#L841_T1_init [3833] L841_T1_init-->L842_T1_init: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_12}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 5567#L842_T1_init [4428] L842_T1_init-->L843_T1_init: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_12}  AuxVars[]  AssignedVars[send_parent_0.action_run] 4595#L843_T1_init [3155] L843_T1_init-->L844_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 4596#L844_T1_init [3737] L844_T1_init-->L845_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 5479#L845_T1_init [4086] L845_T1_init-->L846_T1_init: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_14}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 5632#L846_T1_init [3904] L846_T1_init-->L847_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 5005#L847_T1_init [3381] L847_T1_init-->L848_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 5006#L848_T1_init [4071] L848_T1_init-->L849_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 5554#L849_T1_init [3816] L849_T1_init-->L850_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 5555#L850_T1_init [3881] L850_T1_init-->L851_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 5615#L851_T1_init [4647] L851_T1_init-->L852_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 5950#L852_T1_init [4599] L852_T1_init-->L853_T1_init: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_13}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 5951#L853_T1_init [4622] L853_T1_init-->L854_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 5035#L854_T1_init [3400] L854_T1_init-->L855_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 5036#L855_T1_init [4044] L855_T1_init-->L856_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 5414#L856_T1_init [3686] L856_T1_init-->L857_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 5415#L857_T1_init [4344] L857_T1_init-->L858_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 5895#L858_T1_init [4558] L858_T1_init-->L859_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 5380#L859_T1_init [3659] L859_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 4844#L860_T1_init [3275] L860_T1_init-->L861_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 4845#L861_T1_init [4121] L861_T1_init-->L862_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 5153#L862_T1_init [3478] L862_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 5154#havocProcedureFINAL_T1_init [4671] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4424#havocProcedureEXIT_T1_init >[4808] havocProcedureEXIT_T1_init-->L939-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4425#L939-D215 [4336] L939-D215-->L939_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4863#L939_T1_init [4004] L939_T1_init-->L939_T1_init-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5707#L939_T1_init-D107 [4077] L939_T1_init-D107-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4593#_parser_ParserImplENTRY_T1_init [3285] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D143: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4864#_parser_ParserImplENTRY_T1_init-D143 [3508] _parser_ParserImplENTRY_T1_init-D143-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5155#startENTRY_T1_init [3479] startENTRY_T1_init-->L1059_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 5156#L1059_T1_init [4469] L1059_T1_init-->L1060_T1_init: Formula: v_hdr.bfsTag.valid_31  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_31}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 5796#L1060_T1_init [4141] L1060_T1_init-->L1061_T1_init: Formula: (= v_hdr.bfsTag.pkt_v1_curr_31 v_meta.local_metadata.pkt_curr_66)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_66, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 4592#L1061_T1_init [3153] L1061_T1_init-->L1062_T1_init: Formula: (= v_meta.local_metadata.pkt_par_71 v_hdr.bfsTag.pkt_v1_par_28)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_71, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 4594#L1062_T1_init [3745] L1062_T1_init-->L1063_T1_init: Formula: (= v_meta.local_metadata.pkt_start_32 v_hdr.ff_tags.bfs_start_23)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 4626#L1063_T1_init [4187] L1063_T1_init-->L1063_T1_init-D176: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5758#L1063_T1_init-D176 [4079] L1063_T1_init-D176-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4625#acceptFINAL_T1_init [3168] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4627#acceptEXIT_T1_init >[4861] acceptEXIT_T1_init-->startFINAL-D305: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5388#startFINAL-D305 [4501] startFINAL-D305-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5250#startFINAL_T1_init [3540] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5251#startEXIT_T1_init >[4988] startEXIT_T1_init-->_parser_ParserImplFINAL-D356: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4926#_parser_ParserImplFINAL-D356 [3324] _parser_ParserImplFINAL-D356-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4927#_parser_ParserImplFINAL_T1_init [4278] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5779#_parser_ParserImplEXIT_T1_init >[4805] _parser_ParserImplEXIT_T1_init-->L940-D296: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4851#L940-D296 [3279] L940-D296-->L940_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4779#L940_T1_init [4512] L940_T1_init-->L940_T1_init-D173: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5933#L940_T1_init-D173 [4486] L940_T1_init-D173-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4778#verifyChecksumFINAL_T1_init [3243] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4780#verifyChecksumEXIT_T1_init >[5016] verifyChecksumEXIT_T1_init-->L941-D284: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5312#L941-D284 [3591] L941-D284-->L941_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4310#L941_T1_init [3989] L941_T1_init-->L941_T1_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5696#L941_T1_init-D35 [4641] L941_T1_init-D35-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5903#ingressENTRY_T1_init [4381] ingressENTRY_T1_init-->L870_T1_init: Formula: v_hdr.bfsTag.valid_18  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_18}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_18}  AuxVars[]  AssignedVars[] 5904#L870_T1_init [4569] L870_T1_init-->L871_T1_init: Formula: (= v_meta.local_metadata.pkt_start_26 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26}  AuxVars[]  AssignedVars[] 4436#L871_T1_init [4345] L871_T1_init-->L871_T1_init-D152: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4435#L871_T1_init-D152 [3093] L871_T1_init-D152-->default_route_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4437#default_route_0.applyENTRY_T1_init [3404] default_route_0.applyENTRY_T1_init-->L734_T1_init: Formula: (not (= v_default_route_0.action_run_22 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_22}  OutVars{default_route_0.action_run=v_default_route_0.action_run_22}  AuxVars[]  AssignedVars[] 5042#L734_T1_init [4575] L734_T1_init-->L734-1_T1_init: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_20))  InVars {default_route_0.action_run=v_default_route_0.action_run_20}  OutVars{default_route_0.action_run=v_default_route_0.action_run_20}  AuxVars[]  AssignedVars[] 4732#L734-1_T1_init [3813] L734-1_T1_init-->default_route_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5313#default_route_0.applyEXIT_T1_init >[4772] default_route_0.applyEXIT_T1_init-->L871-1-D365: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5314#L871-1-D365 [4293] L871-1-D365-->L871-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5875#L871-1_T1_init [4589] L871-1_T1_init-->L911_T1_init: Formula: (not (= v_meta.local_metadata.out_port_129 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_129}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_129}  AuxVars[]  AssignedVars[] 4311#L911_T1_init [3048] L911_T1_init-->L919_T1_init: Formula: (not (= v_meta.local_metadata.first_visit_31 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31}  AuxVars[]  AssignedVars[] 4316#L919_T1_init [4438] L919_T1_init-->L922_T1_init: Formula: (not (= v_meta.local_metadata.failure_visit_31 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  AuxVars[]  AssignedVars[] 5800#L922_T1_init [4150] L922_T1_init-->L869_T1_init: Formula: (or (not (= v_meta.local_metadata.first_visit_33 0)) (not (= v_meta.local_metadata.failure_visit_33 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  AuxVars[]  AssignedVars[] 4584#L869_T1_init [3839] L869_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5121#ingressEXIT_T1_init >[4914] ingressEXIT_T1_init-->L942-D386: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4621#L942-D386 [3164] L942-D386-->L942_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4622#L942_T1_init [3911] L942_T1_init-->L942_T1_init-D161: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5638#L942_T1_init-D161 [3983] L942_T1_init-D161-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5692#egressFINAL_T1_init [4198] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5823#egressEXIT_T1_init >[4944] egressEXIT_T1_init-->L943-D404: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5703#L943-D404 [3998] L943-D404-->L943_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4536#L943_T1_init [3135] L943_T1_init-->L943_T1_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4538#L943_T1_init-D2 [3259] L943_T1_init-D2-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4816#computeChecksumFINAL_T1_init [3702] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5435#computeChecksumEXIT_T1_init >[4734] computeChecksumEXIT_T1_init-->L944-D236: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4968#L944-D236 [3352] L944-D236-->L944_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4969#L944_T1_init [4350] L944_T1_init-->L945-1_T1_init: Formula: v_forward_41  InVars {forward=v_forward_41}  OutVars{forward=v_forward_41}  AuxVars[]  AssignedVars[] 5299#L945-1_T1_init [3582] L945-1_T1_init-->L949_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_105 v_meta.local_metadata.pkt_par_44))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, meta.local_metadata.out_port=v_meta.local_metadata.out_port_105}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_105, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_0] 4882#L949_T1_init [3299] L949_T1_init-->L950_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_44 0))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 4883#L950_T1_init [3461] L950_T1_init-->L951_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and (not v__p4ltl_2_7) .cse0) (and v__p4ltl_2_7 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 5129#L951_T1_init [3739] L951_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_108 0))) (or (and v__p4ltl_3_8 (not .cse0)) (and (not v__p4ltl_3_8) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_108}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_108}  AuxVars[]  AssignedVars[_p4ltl_3] 5393#mainFINAL_T1_init [3669] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5394#mainEXIT_T1_init >[4935] mainEXIT_T1_init-->L957-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5254#L957-1-D254 [3544] L957-1-D254-->L957-1_T0_S2: Formula: (and v__p4ltl_1_9 v_hdr.bfsTag.valid_25 (not v__p4ltl_0_9) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  AuxVars[]  AssignedVars[] 4869#L957-1_T0_S2 [3309] L957-1_T0_S2-->L957_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4449#L957_T0_S2 [4264] L957_T0_S2-->L957_T0_S2-D166: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5498#L957_T0_S2-D166 [3753] L957_T0_S2-D166-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4307#mainENTRY_T0_S2 [3937] mainENTRY_T0_S2-->mainENTRY_T0_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5657#mainENTRY_T0_S2-D40 [4518] mainENTRY_T0_S2-D40-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5839#havocProcedureENTRY_T0_S2 [4219] havocProcedureENTRY_T0_S2-->L782_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 5419#L782_T0_S2 [3688] L782_T0_S2-->L783_T0_S2: Formula: (not v_forward_35)  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 5420#L783_T0_S2 [4420] L783_T0_S2-->L784_T0_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 5118#L784_T0_S2 [3454] L784_T0_S2-->L785_T0_S2: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4317#L785_T0_S2 [3050] L785_T0_S2-->L786_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4318#L786_T0_S2 [4657] L786_T0_S2-->L787_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 5954#L787_T0_S2 [4626] L787_T0_S2-->L788_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 5955#L788_T0_S2 [4666] L788_T0_S2-->L789_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 5433#L789_T0_S2 [3700] L789_T0_S2-->L790_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 5434#L790_T0_S2 [3885] L790_T0_S2-->L791_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 5616#L791_T0_S2 [4483] L791_T0_S2-->L792_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4503#L792_T0_S2 [3119] L792_T0_S2-->L793_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4504#L793_T0_S2 [3847] L793_T0_S2-->L794_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 5581#L794_T0_S2 [3854] L794_T0_S2-->L795_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 5588#L795_T0_S2 [4498] L795_T0_S2-->L796_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 5827#L796_T0_S2 [4201] L796_T0_S2-->L797_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_46 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_46}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 5828#L797_T0_S2 [4494] L797_T0_S2-->L798_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 5724#L798_T0_S2 [4031] L798_T0_S2-->L799_T0_S2: Formula: (= v_meta.local_metadata.out_port_103 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 4733#L799_T0_S2 [3221] L799_T0_S2-->L800_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 4734#L800_T0_S2 [4139] L800_T0_S2-->L801_T0_S2: Formula: (= v_meta.local_metadata.first_visit_20 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 4846#L801_T0_S2 [3276] L801_T0_S2-->L802_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_21 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 4847#L802_T0_S2 [3954] L802_T0_S2-->L803_T0_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 4754#L803_T0_S2 [3232] L803_T0_S2-->L804_T0_S2: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 4755#L804_T0_S2 [3290] L804_T0_S2-->L805_T0_S2: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 4306#L805_T0_S2 [3044] L805_T0_S2-->L806_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 4308#L806_T0_S2 [4320] L806_T0_S2-->L807_T0_S2: Formula: (not v_hdr.bfsTag.valid_15)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 5762#L807_T0_S2 [4084] L807_T0_S2-->L808_T0_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.bfsTag_2 false))  InVars {emit=v_emit_14, hdr.bfsTag=v_hdr.bfsTag_2}  OutVars{emit=v_emit_13, hdr.bfsTag=v_hdr.bfsTag_2}  AuxVars[]  AssignedVars[emit] 5763#L808_T0_S2 [4289] L808_T0_S2-->L809_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_28}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 5822#L809_T0_S2 [4197] L809_T0_S2-->L810_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_curr_30) (<= v_hdr.bfsTag.pkt_v1_curr_30 256))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  AuxVars[]  AssignedVars[] 5524#L810_T0_S2 [3778] L810_T0_S2-->L811_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 5525#L811_T0_S2 [4658] L811_T0_S2-->L812_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_27 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_27))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  AuxVars[]  AssignedVars[] 5701#L812_T0_S2 [3993] L812_T0_S2-->L813_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 5662#L813_T0_S2 [3945] L813_T0_S2-->L814_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_13))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[] 5131#L814_T0_S2 [3464] L814_T0_S2-->L815_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 5132#L815_T0_S2 [3516] L815_T0_S2-->L816_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v2_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_13))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[] 5219#L816_T0_S2 [3897] L816_T0_S2-->L817_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 5626#L817_T0_S2 [4673] L817_T0_S2-->L818_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_12) (<= v_hdr.bfsTag.pkt_v3_curr_12 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 5330#L818_T0_S2 [3613] L818_T0_S2-->L819_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 5331#L819_T0_S2 [3932] L819_T0_S2-->L820_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_par_9) (<= v_hdr.bfsTag.pkt_v3_par_9 256))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[] 5593#L820_T0_S2 [3860] L820_T0_S2-->L821_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 4553#L821_T0_S2 [3141] L821_T0_S2-->L822_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v4_curr_13 256) (<= 0 v_hdr.bfsTag.pkt_v4_curr_13))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 4390#L822_T0_S2 [3076] L822_T0_S2-->L823_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 4391#L823_T0_S2 [3277] L823_T0_S2-->L824_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_11) (<= v_hdr.bfsTag.pkt_v4_par_11 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[] 4848#L824_T0_S2 [3315] L824_T0_S2-->L825_T0_S2: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 4911#L825_T0_S2 [4602] L825_T0_S2-->L826_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 4685#L826_T0_S2 [3196] L826_T0_S2-->L827_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 4686#L827_T0_S2 [3569] L827_T0_S2-->L828_T0_S2: Formula: (and (<= v_hdr.ff_tags.preamble_14 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_14))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 5279#L828_T0_S2 [4018] L828_T0_S2-->L829_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 4929#L829_T0_S2 [3327] L829_T0_S2-->L830_T0_S2: Formula: (and (<= v_hdr.ff_tags.shortest_path_12 256) (<= 0 v_hdr.ff_tags.shortest_path_12))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 4930#L830_T0_S2 [3770] L830_T0_S2-->L831_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_41}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 5512#L831_T0_S2 [3964] L831_T0_S2-->L832_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_42) (<= v_hdr.ff_tags.path_length_42 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  AuxVars[]  AssignedVars[] 5680#L832_T0_S2 [4376] L832_T0_S2-->L833_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 5836#L833_T0_S2 [4217] L833_T0_S2-->L834_T0_S2: Formula: (and (<= v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 4353#L834_T0_S2 [3061] L834_T0_S2-->L835_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 4354#L835_T0_S2 [3623] L835_T0_S2-->L836_T0_S2: Formula: (and (<= v_hdr.ff_tags.bfs_start_17 2) (<= 0 v_hdr.ff_tags.bfs_start_17))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  AuxVars[]  AssignedVars[] 5189#L836_T0_S2 [3499] L836_T0_S2-->L837_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 5190#L837_T0_S2 [4356] L837_T0_S2-->L838_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 5852#L838_T0_S2 [4242] L838_T0_S2-->L839_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_14}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 5833#L839_T0_S2 [4212] L839_T0_S2-->L840_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 5834#L840_T0_S2 [4287] L840_T0_S2-->L841_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 4647#L841_T0_S2 [3178] L841_T0_S2-->L842_T0_S2: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_13}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 4648#L842_T0_S2 [4203] L842_T0_S2-->L843_T0_S2: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_14}  AuxVars[]  AssignedVars[send_parent_0.action_run] 5612#L843_T0_S2 [3877] L843_T0_S2-->L844_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 4915#L844_T0_S2 [3318] L844_T0_S2-->L845_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 4916#L845_T0_S2 [4408] L845_T0_S2-->L846_T0_S2: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_12}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 5890#L846_T0_S2 [4324] L846_T0_S2-->L847_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 4717#L847_T0_S2 [3213] L847_T0_S2-->L848_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 4718#L848_T0_S2 [3296] L848_T0_S2-->L849_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 4879#L849_T0_S2 [3448] L849_T0_S2-->L850_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 5109#L850_T0_S2 [4509] L850_T0_S2-->L851_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 4890#L851_T0_S2 [3304] L851_T0_S2-->L852_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 4796#L852_T0_S2 [3252] L852_T0_S2-->L853_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_14}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 4797#L853_T0_S2 [3665] L853_T0_S2-->L854_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 5387#L854_T0_S2 [4529] L854_T0_S2-->L855_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 5862#L855_T0_S2 [4258] L855_T0_S2-->L856_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 4840#L856_T0_S2 [3274] L856_T0_S2-->L857_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 4841#L857_T0_S2 [4638] L857_T0_S2-->L858_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 5943#L858_T0_S2 [4549] L858_T0_S2-->L859_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 4981#L859_T0_S2 [3363] L859_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 4982#L860_T0_S2 [4085] L860_T0_S2-->L861_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 4531#L861_T0_S2 [3132] L861_T0_S2-->L862_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 4532#L862_T0_S2 [4055] L862_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 5734#havocProcedureFINAL_T0_S2 [4653] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5939#havocProcedureEXIT_T0_S2 >[5109] havocProcedureEXIT_T0_S2-->L939-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4814#L939-D214 [3258] L939-D214-->L939_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4815#L939_T0_S2 [4314] L939_T0_S2-->L939_T0_S2-D106: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5884#L939_T0_S2-D106 [4557] L939_T0_S2-D106-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4313#_parser_ParserImplENTRY_T0_S2 [4130] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D142: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5378#_parser_ParserImplENTRY_T0_S2-D142 [3657] _parser_ParserImplENTRY_T0_S2-D142-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5137#startENTRY_T0_S2 [3467] startENTRY_T0_S2-->L1059_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 4312#L1059_T0_S2 [3046] L1059_T0_S2-->L1060_T0_S2: Formula: v_hdr.bfsTag.valid_30  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 4314#L1060_T0_S2 [3595] L1060_T0_S2-->L1061_T0_S2: Formula: (= v_hdr.bfsTag.pkt_v1_curr_33 v_meta.local_metadata.pkt_curr_68)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_68, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 4670#L1061_T0_S2 [3187] L1061_T0_S2-->L1062_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_73 v_hdr.bfsTag.pkt_v1_par_30)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_73, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 4671#L1062_T0_S2 [3755] L1062_T0_S2-->L1063_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_34 v_hdr.ff_tags.bfs_start_25)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 4458#L1063_T0_S2 [3176] L1063_T0_S2-->L1063_T0_S2-D175: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4646#L1063_T0_S2-D175 [3920] L1063_T0_S2-D175-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5644#acceptFINAL_T0_S2 [4032] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4457#acceptEXIT_T0_S2 >[5044] acceptEXIT_T0_S2-->startFINAL-D304: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4459#startFINAL-D304 [3823] startFINAL-D304-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5157#startFINAL_T0_S2 [3480] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5158#startEXIT_T0_S2 >[4848] startEXIT_T0_S2-->_parser_ParserImplFINAL-D355: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5829#_parser_ParserImplFINAL-D355 [4261] _parser_ParserImplFINAL-D355-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5443#_parser_ParserImplFINAL_T0_S2 [3712] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5421#_parser_ParserImplEXIT_T0_S2 >[4880] _parser_ParserImplEXIT_T0_S2-->L940-D295: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4706#L940-D295 [3208] L940-D295-->L940_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4707#L940_T0_S2 [4255] L940_T0_S2-->L940_T0_S2-D172: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5074#L940_T0_S2-D172 [3428] L940_T0_S2-D172-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5075#verifyChecksumFINAL_T0_S2 [3606] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5326#verifyChecksumEXIT_T0_S2 >[4688] verifyChecksumEXIT_T0_S2-->L941-D283: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4563#L941-D283 [3144] L941-D283-->L941_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4368#L941_T0_S2 [3097] L941_T0_S2-->L941_T0_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4450#L941_T0_S2-D34 [3933] L941_T0_S2-D34-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5655#ingressENTRY_T0_S2 [4047] ingressENTRY_T0_S2-->L870_T0_S2: Formula: v_hdr.bfsTag.valid_22  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  AuxVars[]  AssignedVars[] 5357#L870_T0_S2 [3630] L870_T0_S2-->L871_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_30 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[] 4408#L871_T0_S2 [3750] L871_T0_S2-->L871_T0_S2-D151: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5493#L871_T0_S2-D151 [3865] L871_T0_S2-D151-->default_route_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5337#default_route_0.applyENTRY_T0_S2 [3618] default_route_0.applyENTRY_T0_S2-->L734_T0_S2: Formula: (not (= v_default_route_0.action_run_18 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_18}  OutVars{default_route_0.action_run=v_default_route_0.action_run_18}  AuxVars[]  AssignedVars[] 5338#L734_T0_S2 [3769] L734_T0_S2-->L734-1_T0_S2: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_24))  InVars {default_route_0.action_run=v_default_route_0.action_run_24}  OutVars{default_route_0.action_run=v_default_route_0.action_run_24}  AuxVars[]  AssignedVars[] 5240#L734-1_T0_S2 [4521] L734-1_T0_S2-->default_route_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4451#default_route_0.applyEXIT_T0_S2 >[5228] default_route_0.applyEXIT_T0_S2-->L871-1-D364: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4452#L871-1-D364 [4233] L871-1-D364-->L871-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5560#L871-1_T0_S2 [3822] L871-1_T0_S2-->L911_T0_S2: Formula: (not (= v_meta.local_metadata.out_port_137 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_137}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_137}  AuxVars[]  AssignedVars[] 4461#L911_T0_S2 [4232] L911_T0_S2-->L919_T0_S2: Formula: (not (= v_meta.local_metadata.first_visit_25 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  AuxVars[]  AssignedVars[] 4932#L919_T0_S2 [3884] L919_T0_S2-->L922_T0_S2: Formula: (not (= v_meta.local_metadata.failure_visit_27 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  AuxVars[]  AssignedVars[] 5076#L922_T0_S2 [3430] L922_T0_S2-->L869_T0_S2: Formula: (or (not (= v_meta.local_metadata.first_visit_27 0)) (not (= v_meta.local_metadata.failure_visit_23 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  AuxVars[]  AssignedVars[] 4482#L869_T0_S2 [3979] L869_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5688#ingressEXIT_T0_S2 >[4857] ingressEXIT_T0_S2-->L942-D385: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5214#L942-D385 [3513] L942-D385-->L942_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4362#L942_T0_S2 [4343] L942_T0_S2-->L942_T0_S2-D160: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4957#L942_T0_S2-D160 [3347] L942_T0_S2-D160-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4361#egressFINAL_T0_S2 [3065] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4363#egressEXIT_T0_S2 >[5177] egressEXIT_T0_S2-->L943-D403: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5145#L943-D403 [3472] L943-D403-->L943_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4903#L943_T0_S2 [3312] L943_T0_S2-->L943_T0_S2-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4904#L943_T0_S2-D1 [4272] L943_T0_S2-D1-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5854#computeChecksumFINAL_T0_S2 [4247] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5133#computeChecksumEXIT_T0_S2 >[4722] computeChecksumEXIT_T0_S2-->L944-D235: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5134#L944-D235 [3510] L944-D235-->L944_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5211#L944_T0_S2 [4585] L944_T0_S2-->L945-1_T0_S2: Formula: v_forward_43  InVars {forward=v_forward_43}  OutVars{forward=v_forward_43}  AuxVars[]  AssignedVars[] 4835#L945-1_T0_S2 [3903] L945-1_T0_S2-->L949_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_107 v_meta.local_metadata.pkt_par_45))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and .cse0 v__p4ltl_0_7)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, meta.local_metadata.out_port=v_meta.local_metadata.out_port_107}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_107, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_0] 4597#L949_T0_S2 [3154] L949_T0_S2-->L950_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_42 0))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 4598#L950_T0_S2 [4283] L950_T0_S2-->L951_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_41 0))) (or (and (not v__p4ltl_2_6) .cse0) (and v__p4ltl_2_6 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_2] 5817#L951_T0_S2 [4188] L951_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_106 0))) (or (and v__p4ltl_3_7 (not .cse0)) (and (not v__p4ltl_3_7) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_106}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_106}  AuxVars[]  AssignedVars[_p4ltl_3] 5725#mainFINAL_T0_S2 [4033] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5561#mainEXIT_T0_S2 >[5290] mainEXIT_T0_S2-->L957-1-D253: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4868#L957-1-D253 [3288] L957-1-D253-->L957-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_28 (not v__p4ltl_0_11) (not v__p4ltl_1_10) (or v__p4ltl_3_13 v__p4ltl_2_13))  InVars {_p4ltl_2=v__p4ltl_2_13, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10, hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  OutVars{_p4ltl_2=v__p4ltl_2_13, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10, hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  AuxVars[]  AssignedVars[] 4870#L957-1_accept_S5 
[2023-01-16 05:14:17,713 INFO  L754   eck$LassoCheckResult]: Loop: 4870#L957-1_accept_S5 [3785] L957-1_accept_S5-->L957_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4548#L957_accept_S5 [3148] L957_accept_S5-->L957_accept_S5-D168: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4574#L957_accept_S5-D168 [3608] L957_accept_S5-D168-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4377#mainENTRY_accept_S5 [3600] mainENTRY_accept_S5-->mainENTRY_accept_S5-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5323#mainENTRY_accept_S5-D42 [3999] mainENTRY_accept_S5-D42-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4798#havocProcedureENTRY_accept_S5 [3253] havocProcedureENTRY_accept_S5-->L782_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 4799#L782_accept_S5 [3496] L782_accept_S5-->L783_accept_S5: Formula: (not v_forward_36)  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 5187#L783_accept_S5 [3512] L783_accept_S5-->L784_accept_S5: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4747#L784_accept_S5 [3228] L784_accept_S5-->L785_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4748#L785_accept_S5 [4098] L785_accept_S5-->L786_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4376#L786_accept_S5 [3072] L786_accept_S5-->L787_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4378#L787_accept_S5 [3344] L787_accept_S5-->L788_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4951#L788_accept_S5 [3378] L788_accept_S5-->L789_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4989#L789_accept_S5 [3370] L789_accept_S5-->L790_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4946#L790_accept_S5 [3342] L790_accept_S5-->L791_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4947#L791_accept_S5 [4556] L791_accept_S5-->L792_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 5469#L792_accept_S5 [3732] L792_accept_S5-->L793_accept_S5: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 5470#L793_accept_S5 [3760] L793_accept_S5-->L794_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 4631#L794_accept_S5 [3170] L794_accept_S5-->L795_accept_S5: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 4632#L795_accept_S5 [4307] L795_accept_S5-->L796_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 5695#L796_accept_S5 [3986] L796_accept_S5-->L797_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_45 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_45}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 4590#L797_accept_S5 [3152] L797_accept_S5-->L798_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_38 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 4591#L798_accept_S5 [3992] L798_accept_S5-->L799_accept_S5: Formula: (= v_meta.local_metadata.out_port_102 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_102}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 5159#L799_accept_S5 [3481] L799_accept_S5-->L800_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 5160#L800_accept_S5 [4111] L800_accept_S5-->L801_accept_S5: Formula: (= v_meta.local_metadata.first_visit_19 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 5605#L801_accept_S5 [3874] L801_accept_S5-->L802_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_20 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 5606#L802_accept_S5 [4148] L802_accept_S5-->L803_accept_S5: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 5801#L803_accept_S5 [4612] L803_accept_S5-->L804_accept_S5: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 5574#L804_accept_S5 [3842] L804_accept_S5-->L805_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 5060#L805_accept_S5 [3418] L805_accept_S5-->L806_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 5054#L806_accept_S5 [3414] L806_accept_S5-->L807_accept_S5: Formula: (not v_hdr.bfsTag.valid_17)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 5055#L807_accept_S5 [3730] L807_accept_S5-->L808_accept_S5: Formula: (= v_emit_17 (store v_emit_18 v_hdr.bfsTag_3 false))  InVars {emit=v_emit_18, hdr.bfsTag=v_hdr.bfsTag_3}  OutVars{emit=v_emit_17, hdr.bfsTag=v_hdr.bfsTag_3}  AuxVars[]  AssignedVars[emit] 5467#L808_accept_S5 [4474] L808_accept_S5-->L809_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 5317#L809_accept_S5 [3593] L809_accept_S5-->L810_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v1_curr_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_25))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[] 5318#L810_accept_S5 [3824] L810_accept_S5-->L811_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 5379#L811_accept_S5 [3658] L811_accept_S5-->L812_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_22 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_22))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 5225#L812_accept_S5 [3519] L812_accept_S5-->L813_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 5226#L813_accept_S5 [4618] L813_accept_S5-->L814_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_10))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 4938#L814_accept_S5 [3335] L814_accept_S5-->L815_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 4939#L815_accept_S5 [4294] L815_accept_S5-->L816_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_10))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 5831#L816_accept_S5 [4211] L816_accept_S5-->L817_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 5237#L817_accept_S5 [3529] L817_accept_S5-->L818_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_13) (<= v_hdr.bfsTag.pkt_v3_curr_13 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 5238#L818_accept_S5 [4136] L818_accept_S5-->L819_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 5563#L819_accept_S5 [3826] L819_accept_S5-->L820_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v3_par_12 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_12))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 4683#L820_accept_S5 [3195] L820_accept_S5-->L821_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 4684#L821_accept_S5 [4230] L821_accept_S5-->L822_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_9) (<= v_hdr.bfsTag.pkt_v4_curr_9 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[] 5429#L822_accept_S5 [3697] L822_accept_S5-->L823_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 5430#L823_accept_S5 [3863] L823_accept_S5-->L824_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_9) (<= v_hdr.bfsTag.pkt_v4_par_9 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 5596#L824_accept_S5 [4093] L824_accept_S5-->L825_accept_S5: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 5629#L825_accept_S5 [3899] L825_accept_S5-->L826_accept_S5: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 5244#L826_accept_S5 [3534] L826_accept_S5-->L827_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 5245#L827_accept_S5 [4194] L827_accept_S5-->L828_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.preamble_10) (<= v_hdr.ff_tags.preamble_10 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 5819#L828_accept_S5 [4627] L828_accept_S5-->L829_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 4505#L829_accept_S5 [3120] L829_accept_S5-->L830_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_9) (<= v_hdr.ff_tags.shortest_path_9 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[] 4506#L830_accept_S5 [4050] L830_accept_S5-->L831_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 4674#L831_accept_S5 [3189] L831_accept_S5-->L832_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_46) (<= v_hdr.ff_tags.path_length_46 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  AuxVars[]  AssignedVars[] 4433#L832_accept_S5 [3092] L832_accept_S5-->L833_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 4434#L833_accept_S5 [3443] L833_accept_S5-->L834_accept_S5: Formula: (and (<= v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 5098#L834_accept_S5 [4147] L834_accept_S5-->L835_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 5360#L835_accept_S5 [3638] L835_accept_S5-->L836_accept_S5: Formula: (and (<= v_hdr.ff_tags.bfs_start_21 2) (<= 0 v_hdr.ff_tags.bfs_start_21))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  AuxVars[]  AssignedVars[] 5191#L836_accept_S5 [3500] L836_accept_S5-->L837_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 5192#L837_accept_S5 [4628] L837_accept_S5-->L838_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 5069#L838_accept_S5 [3426] L838_accept_S5-->L839_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_12}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 5070#L839_accept_S5 [3746] L839_accept_S5-->L840_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 4719#L840_accept_S5 [3214] L840_accept_S5-->L841_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 4379#L841_accept_S5 [3073] L841_accept_S5-->L842_accept_S5: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_14}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 4380#L842_accept_S5 [3879] L842_accept_S5-->L843_accept_S5: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_13}  AuxVars[]  AssignedVars[send_parent_0.action_run] 5613#L843_accept_S5 [4390] L843_accept_S5-->L844_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 4497#L844_accept_S5 [3115] L844_accept_S5-->L845_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 4498#L845_accept_S5 [4300] L845_accept_S5-->L846_accept_S5: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_13}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 5183#L846_accept_S5 [3494] L846_accept_S5-->L847_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 4465#L847_accept_S5 [3100] L847_accept_S5-->L848_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 4466#L848_accept_S5 [3756] L848_accept_S5-->L849_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 5500#L849_accept_S5 [4036] L849_accept_S5-->L850_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 5726#L850_accept_S5 [4434] L850_accept_S5-->L851_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 5670#L851_accept_S5 [3950] L851_accept_S5-->L852_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 4958#L852_accept_S5 [3348] L852_accept_S5-->L853_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_12}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 4959#L853_accept_S5 [3856] L853_accept_S5-->L854_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 5589#L854_accept_S5 [4373] L854_accept_S5-->L855_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 4713#L855_accept_S5 [3210] L855_accept_S5-->L856_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 4714#L856_accept_S5 [4449] L856_accept_S5-->L857_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 5737#L857_accept_S5 [4059] L857_accept_S5-->L858_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 4895#L858_accept_S5 [3306] L858_accept_S5-->L859_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 4383#L859_accept_S5 [3075] L859_accept_S5-->L860_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 4384#L860_accept_S5 [3350] L860_accept_S5-->L861_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 4963#L861_accept_S5 [4173] L861_accept_S5-->L862_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 5811#L862_accept_S5 [4605] L862_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 5881#havocProcedureFINAL_accept_S5 [4306] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5882#havocProcedureEXIT_accept_S5 >[5121] havocProcedureEXIT_accept_S5-->L939-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4608#L939-D216 [3160] L939-D216-->L939_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4609#L939_accept_S5 [4539] L939_accept_S5-->L939_accept_S5-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4857#L939_accept_S5-D108 [3283] L939_accept_S5-D108-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4439#_parser_ParserImplENTRY_accept_S5 [3834] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D144: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4438#_parser_ParserImplENTRY_accept_S5-D144 [3094] _parser_ParserImplENTRY_accept_S5-D144-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4440#startENTRY_accept_S5 [4460] startENTRY_accept_S5-->L1059_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 5220#L1059_accept_S5 [3517] L1059_accept_S5-->L1060_accept_S5: Formula: v_hdr.bfsTag.valid_29  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_29}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 5221#L1060_accept_S5 [4378] L1060_accept_S5-->L1061_accept_S5: Formula: (= v_hdr.bfsTag.pkt_v1_curr_32 v_meta.local_metadata.pkt_curr_67)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_67, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 5902#L1061_accept_S5 [4464] L1061_accept_S5-->L1062_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_72 v_hdr.bfsTag.pkt_v1_par_29)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_72, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 5788#L1062_accept_S5 [4125] L1062_accept_S5-->L1063_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_33 v_hdr.ff_tags.bfs_start_24)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 4581#L1063_accept_S5 [3988] L1063_accept_S5-->L1063_accept_S5-D177: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4649#L1063_accept_S5-D177 [3179] L1063_accept_S5-D177-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4650#acceptFINAL_accept_S5 [4545] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4580#acceptEXIT_accept_S5 >[4912] acceptEXIT_accept_S5-->startFINAL-D306: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4582#startFINAL-D306 [4524] startFINAL-D306-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5267#startFINAL_accept_S5 [3558] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5268#startEXIT_accept_S5 >[5010] startEXIT_accept_S5-->_parser_ParserImplFINAL-D357: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5296#_parser_ParserImplFINAL-D357 [3580] _parser_ParserImplFINAL-D357-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5297#_parser_ParserImplFINAL_accept_S5 [4182] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5815#_parser_ParserImplEXIT_accept_S5 >[5219] _parser_ParserImplEXIT_accept_S5-->L940-D297: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5265#L940-D297 [3557] L940-D297-->L940_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5266#L940_accept_S5 [4513] L940_accept_S5-->L940_accept_S5-D174: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5938#L940_accept_S5-D174 [4639] L940_accept_S5-D174-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5461#verifyChecksumFINAL_accept_S5 [3726] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5462#verifyChecksumEXIT_accept_S5 >[4979] verifyChecksumEXIT_accept_S5-->L941-D285: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5444#L941-D285 [3713] L941-D285-->L941_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4342#L941_accept_S5 [3371] L941_accept_S5-->L941_accept_S5-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4990#L941_accept_S5-D36 [3864] L941_accept_S5-D36-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5543#ingressENTRY_accept_S5 [3803] ingressENTRY_accept_S5-->L870_accept_S5: Formula: v_hdr.bfsTag.valid_20  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  AuxVars[]  AssignedVars[] 5428#L870_accept_S5 [3693] L870_accept_S5-->L871_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_28 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28}  AuxVars[]  AssignedVars[] 5179#L871_accept_S5 [4334] L871_accept_S5-->L871_accept_S5-D153: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5509#L871_accept_S5-D153 [3765] L871_accept_S5-D153-->default_route_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5451#default_route_0.applyENTRY_accept_S5 [3719] default_route_0.applyENTRY_accept_S5-->L734_accept_S5: Formula: (not (= v_default_route_0.action_run_16 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_16}  OutVars{default_route_0.action_run=v_default_route_0.action_run_16}  AuxVars[]  AssignedVars[] 5405#L734_accept_S5 [3676] L734_accept_S5-->L734-1_accept_S5: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_26))  InVars {default_route_0.action_run=v_default_route_0.action_run_26}  OutVars{default_route_0.action_run=v_default_route_0.action_run_26}  AuxVars[]  AssignedVars[] 5178#L734-1_accept_S5 [3493] L734-1_accept_S5-->default_route_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5180#default_route_0.applyEXIT_accept_S5 >[4818] default_route_0.applyEXIT_accept_S5-->L871-1-D366: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5351#L871-1-D366 [4422] L871-1-D366-->L871-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5270#L871-1_accept_S5 [3561] L871-1_accept_S5-->L911_accept_S5: Formula: (not (= v_meta.local_metadata.out_port_131 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_131}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_131}  AuxVars[]  AssignedVars[] 4854#L911_accept_S5 [3422] L911_accept_S5-->L919_accept_S5: Formula: (not (= v_meta.local_metadata.first_visit_23 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23}  AuxVars[]  AssignedVars[] 4343#L919_accept_S5 [3360] L919_accept_S5-->L922_accept_S5: Formula: (not (= v_meta.local_metadata.failure_visit_29 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  AuxVars[]  AssignedVars[] 4742#L922_accept_S5 [3587] L922_accept_S5-->L869_accept_S5: Formula: (or (not (= v_meta.local_metadata.failure_visit_25 0)) (not (= v_meta.local_metadata.first_visit_29 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  AuxVars[]  AssignedVars[] 5305#L869_accept_S5 [4525] L869_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5940#ingressEXIT_accept_S5 >[4827] ingressEXIT_accept_S5-->L942-D387: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5945#L942-D387 [4567] L942-D387-->L942_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5205#L942_accept_S5 [3509] L942_accept_S5-->L942_accept_S5-D162: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5206#L942_accept_S5-D162 [3929] L942_accept_S5-D162-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5654#egressFINAL_accept_S5 [4578] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5908#egressEXIT_accept_S5 >[4704] egressEXIT_accept_S5-->L943-D405: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4675#L943-D405 [3190] L943-D405-->L943_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4676#L943_accept_S5 [4202] L943_accept_S5-->L943_accept_S5-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5698#L943_accept_S5-D3 [3990] L943_accept_S5-D3-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4756#computeChecksumFINAL_accept_S5 [3233] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4757#computeChecksumEXIT_accept_S5 >[4945] computeChecksumEXIT_accept_S5-->L944-D237: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4637#L944-D237 [3172] L944-D237-->L944_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4638#L944_accept_S5 [4596] L944_accept_S5-->L945-1_accept_S5: Formula: v_forward_39  InVars {forward=v_forward_39}  OutVars{forward=v_forward_39}  AuxVars[]  AssignedVars[] 4872#L945-1_accept_S5 [3678] L945-1_accept_S5-->L949_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_109 v_meta.local_metadata.pkt_par_46))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, meta.local_metadata.out_port=v_meta.local_metadata.out_port_109}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_109, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46}  AuxVars[]  AssignedVars[_p4ltl_0] 4917#L949_accept_S5 [3319] L949_accept_S5-->L950_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_43 0))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 4918#L950_accept_S5 [3927] L950_accept_S5-->L951_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_43 0))) (or (and v__p4ltl_2_8 (not .cse0)) (and (not v__p4ltl_2_8) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_2] 4995#L951_accept_S5 [3375] L951_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_104 0))) (or (and (not .cse0) v__p4ltl_3_6) (and .cse0 (not v__p4ltl_3_6))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_104}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_104}  AuxVars[]  AssignedVars[_p4ltl_3] 4547#mainFINAL_accept_S5 [3138] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4549#mainEXIT_accept_S5 >[5277] mainEXIT_accept_S5-->L957-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5329#L957-1-D255 [3611] L957-1-D255-->L957-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_26 (or v__p4ltl_3_11 v__p4ltl_2_11))  InVars {_p4ltl_2=v__p4ltl_2_11, _p4ltl_3=v__p4ltl_3_11, hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_3=v__p4ltl_3_11, hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  AuxVars[]  AssignedVars[] 4870#L957-1_accept_S5 
[2023-01-16 05:14:17,714 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 05:14:17,714 INFO  L85        PathProgramCache]: Analyzing trace with hash -1629363572, now seen corresponding path program 1 times
[2023-01-16 05:14:17,715 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 05:14:17,715 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1055841204]
[2023-01-16 05:14:17,715 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 05:14:17,715 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 05:14:17,744 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:17,833 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:14:17,850 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:17,916 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:17,926 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:17,945 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 05:14:17,947 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:17,953 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:17,955 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:17,957 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 05:14:17,958 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:17,960 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 05:14:17,962 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:17,974 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 05:14:17,978 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:18,000 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 05:14:18,004 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:18,007 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 131
[2023-01-16 05:14:18,009 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:18,011 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 136
[2023-01-16 05:14:18,012 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:18,015 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 153
[2023-01-16 05:14:18,033 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:18,050 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:18,056 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:18,066 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 05:14:18,070 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:18,072 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:18,074 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:18,076 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 05:14:18,077 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:18,078 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 05:14:18,079 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:18,081 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 05:14:18,083 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:18,085 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 05:14:18,086 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:18,087 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 131
[2023-01-16 05:14:18,088 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:18,089 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 136
[2023-01-16 05:14:18,090 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:18,092 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 05:14:18,092 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 05:14:18,092 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1055841204]
[2023-01-16 05:14:18,092 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1055841204] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 05:14:18,092 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 05:14:18,092 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [10] imperfect sequences [] total 10
[2023-01-16 05:14:18,093 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [357534450]
[2023-01-16 05:14:18,093 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 05:14:18,095 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 05:14:18,095 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 05:14:18,095 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants.
[2023-01-16 05:14:18,095 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=31, Invalid=59, Unknown=0, NotChecked=0, Total=90
[2023-01-16 05:14:18,096 INFO  L87              Difference]: Start difference. First operand 1651 states and 1827 transitions. cyclomatic complexity: 179 Second operand  has 10 states, 10 states have (on average 26.2) internal successors, (262), 4 states have internal predecessors, (262), 4 states have call successors, (21), 7 states have call predecessors, (21), 4 states have return successors, (20), 4 states have call predecessors, (20), 4 states have call successors, (20)
[2023-01-16 05:14:25,014 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 05:14:25,015 INFO  L93              Difference]: Finished difference Result 2583 states and 3219 transitions.
[2023-01-16 05:14:25,016 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 17 states. 
[2023-01-16 05:14:25,020 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2583 states and 3219 transitions.
[2023-01-16 05:14:25,114 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 05:14:25,160 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2583 states to 2583 states and 3219 transitions.
[2023-01-16 05:14:25,160 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 860
[2023-01-16 05:14:25,162 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 860
[2023-01-16 05:14:25,162 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2583 states and 3219 transitions.
[2023-01-16 05:14:25,171 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 05:14:25,171 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2583 states and 3219 transitions.
[2023-01-16 05:14:25,177 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2583 states and 3219 transitions.
[2023-01-16 05:14:25,308 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2583 to 1894.
[2023-01-16 05:14:25,311 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1894 states, 1398 states have (on average 1.1494992846924177) internal successors, (1607), 1407 states have internal predecessors, (1607), 241 states have call successors, (241), 241 states have call predecessors, (241), 255 states have return successors, (264), 246 states have call predecessors, (264), 240 states have call successors, (264)
[2023-01-16 05:14:25,315 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1894 states to 1894 states and 2112 transitions.
[2023-01-16 05:14:25,315 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1894 states and 2112 transitions.
[2023-01-16 05:14:25,315 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1894 states and 2112 transitions.
[2023-01-16 05:14:25,316 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 3 ============
[2023-01-16 05:14:25,316 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1894 states and 2112 transitions.
[2023-01-16 05:14:25,321 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 05:14:25,321 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 05:14:25,321 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 05:14:25,323 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:14:25,323 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:14:25,325 INFO  L752   eck$LassoCheckResult]: Stem: 9447#ULTIMATE.startENTRY_NONWA [3934] ULTIMATE.startENTRY_NONWA-->L957-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10139#L957-1_T1_init [3536] L957-1_T1_init-->L957_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9411#L957_T1_init [4354] L957_T1_init-->L957_T1_init-D167: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10832#L957_T1_init-D167 [4292] L957_T1_init-D167-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9244#mainENTRY_T1_init [4580] mainENTRY_T1_init-->mainENTRY_T1_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9955#mainENTRY_T1_init-D41 [3425] mainENTRY_T1_init-D41-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9700#havocProcedureENTRY_T1_init [3262] havocProcedureENTRY_T1_init-->L782_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 9701#L782_T1_init [3297] L782_T1_init-->L783_T1_init: Formula: (not v_forward_37)  InVars {}  OutVars{forward=v_forward_37}  AuxVars[]  AssignedVars[forward] 9546#L783_T1_init [3188] L783_T1_init-->L784_T1_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 9547#L784_T1_init [3555] L784_T1_init-->L785_T1_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 9946#L785_T1_init [3417] L785_T1_init-->L786_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 9416#L786_T1_init [3136] L786_T1_init-->L787_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 9417#L787_T1_init [4161] L787_T1_init-->L788_T1_init: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 9926#L788_T1_init [3402] L788_T1_init-->L789_T1_init: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 9927#L789_T1_init [4341] L789_T1_init-->L790_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 9737#L790_T1_init [3280] L790_T1_init-->L791_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 9706#L791_T1_init [3266] L791_T1_init-->L792_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 9707#L792_T1_init [4681] L792_T1_init-->L793_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 10572#L793_T1_init [3923] L793_T1_init-->L794_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 10361#L794_T1_init [3717] L794_T1_init-->L795_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 10362#L795_T1_init [4068] L795_T1_init-->L796_T1_init: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 10686#L796_T1_init [4473] L796_T1_init-->L797_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_47 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_47}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 10512#L797_T1_init [3862] L797_T1_init-->L798_T1_init: Formula: (= v_meta.local_metadata.pkt_par_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 10513#L798_T1_init [3888] L798_T1_init-->L799_T1_init: Formula: (= v_meta.local_metadata.out_port_101 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_101}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 10541#L799_T1_init [4063] L799_T1_init-->L800_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 10546#L800_T1_init [3894] L800_T1_init-->L801_T1_init: Formula: (= v_meta.local_metadata.first_visit_21 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 9650#L801_T1_init [3240] L801_T1_init-->L802_T1_init: Formula: (= v_meta.local_metadata.failure_visit_19 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 9651#L802_T1_init [3660] L802_T1_init-->L803_T1_init: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 10286#L803_T1_init [4429] L803_T1_init-->L804_T1_init: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 10894#L804_T1_init [4500] L804_T1_init-->L805_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 9681#L805_T1_init [3254] L805_T1_init-->L806_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 9682#L806_T1_init [4601] L806_T1_init-->L807_T1_init: Formula: (not v_hdr.bfsTag.valid_16)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 10082#L807_T1_init [3502] L807_T1_init-->L808_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.bfsTag_4 false))  InVars {emit=v_emit_20, hdr.bfsTag=v_hdr.bfsTag_4}  OutVars{emit=v_emit_19, hdr.bfsTag=v_hdr.bfsTag_4}  AuxVars[]  AssignedVars[emit] 10083#L808_T1_init [4189] L808_T1_init-->L809_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 10765#L809_T1_init [4227] L809_T1_init-->L810_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_curr_26) (<= v_hdr.bfsTag.pkt_v1_curr_26 256))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  AuxVars[]  AssignedVars[] 10465#L810_T1_init [3809] L810_T1_init-->L811_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 10466#L811_T1_init [4239] L811_T1_init-->L812_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_25))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[] 10793#L812_T1_init [4222] L812_T1_init-->L813_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 10794#L813_T1_init [4554] L813_T1_init-->L814_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_11 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_11))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 9978#L814_T1_init [3439] L814_T1_init-->L815_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 9243#L815_T1_init [3069] L815_T1_init-->L816_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_par_12) (<= v_hdr.bfsTag.pkt_v2_par_12 256))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 9245#L816_T1_init [4604] L816_T1_init-->L817_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 10298#L817_T1_init [3668] L817_T1_init-->L818_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v3_curr_9 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_9))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 10299#L818_T1_init [3672] L818_T1_init-->L819_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 9283#L819_T1_init [3086] L819_T1_init-->L820_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v3_par_14 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_14))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[] 9284#L820_T1_init [4338] L820_T1_init-->L821_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 9380#L821_T1_init [3122] L821_T1_init-->L822_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_10) (<= v_hdr.bfsTag.pkt_v4_curr_10 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 9381#L822_T1_init [4370] L822_T1_init-->L823_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 10750#L823_T1_init [4152] L823_T1_init-->L824_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v4_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v4_par_13))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 10751#L824_T1_init [4571] L824_T1_init-->L825_T1_init: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 9998#L825_T1_init [3451] L825_T1_init-->L826_T1_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 9834#L826_T1_init [3346] L826_T1_init-->L827_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 9704#L827_T1_init [3265] L827_T1_init-->L828_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.preamble_13) (<= v_hdr.ff_tags.preamble_13 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[] 9705#L828_T1_init [4140] L828_T1_init-->L829_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 10292#L829_T1_init [3664] L829_T1_init-->L830_T1_init: Formula: (and (<= v_hdr.ff_tags.shortest_path_10 256) (<= 0 v_hdr.ff_tags.shortest_path_10))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 10293#L830_T1_init [4419] L830_T1_init-->L831_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 10428#L831_T1_init [3771] L831_T1_init-->L832_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_44) (<= v_hdr.ff_tags.path_length_44 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  AuxVars[]  AssignedVars[] 10429#L832_T1_init [4636] L832_T1_init-->L833_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 10351#L833_T1_init [3709] L833_T1_init-->L834_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (<= v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 9616#L834_T1_init [3223] L834_T1_init-->L835_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 9254#L835_T1_init [3074] L835_T1_init-->L836_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.bfs_start_22) (<= v_hdr.ff_tags.bfs_start_22 2))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  AuxVars[]  AssignedVars[] 9255#L836_T1_init [4632] L836_T1_init-->L837_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 10756#L837_T1_init [4171] L837_T1_init-->L838_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 10583#L838_T1_init [3939] L838_T1_init-->L839_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 10584#L839_T1_init [4064] L839_T1_init-->L840_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 9564#L840_T1_init [3198] L840_T1_init-->L841_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 9565#L841_T1_init [3833] L841_T1_init-->L842_T1_init: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_12}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 10484#L842_T1_init [4428] L842_T1_init-->L843_T1_init: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_12}  AuxVars[]  AssignedVars[send_parent_0.action_run] 9469#L843_T1_init [3155] L843_T1_init-->L844_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 9470#L844_T1_init [3737] L844_T1_init-->L845_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 10390#L845_T1_init [4086] L845_T1_init-->L846_T1_init: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_14}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 10555#L846_T1_init [3904] L846_T1_init-->L847_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 9888#L847_T1_init [3381] L847_T1_init-->L848_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 9889#L848_T1_init [4071] L848_T1_init-->L849_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 10471#L849_T1_init [3816] L849_T1_init-->L850_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 10472#L850_T1_init [3881] L850_T1_init-->L851_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 10537#L851_T1_init [4647] L851_T1_init-->L852_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 10946#L852_T1_init [4599] L852_T1_init-->L853_T1_init: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_13}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 10947#L853_T1_init [4622] L853_T1_init-->L854_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 9921#L854_T1_init [3400] L854_T1_init-->L855_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 9922#L855_T1_init [4044] L855_T1_init-->L856_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 10321#L856_T1_init [3686] L856_T1_init-->L857_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 10322#L857_T1_init [4344] L857_T1_init-->L858_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 10860#L858_T1_init [4558] L858_T1_init-->L859_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 10285#L859_T1_init [3659] L859_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 9724#L860_T1_init [3275] L860_T1_init-->L861_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 9725#L861_T1_init [4121] L861_T1_init-->L862_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 10041#L862_T1_init [3478] L862_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 10042#havocProcedureFINAL_T1_init [4671] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9297#havocProcedureEXIT_T1_init >[4808] havocProcedureEXIT_T1_init-->L939-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9298#L939-D215 [4336] L939-D215-->L939_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9744#L939_T1_init [4004] L939_T1_init-->L939_T1_init-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10639#L939_T1_init-D107 [4077] L939_T1_init-D107-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9467#_parser_ParserImplENTRY_T1_init [3285] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D143: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9745#_parser_ParserImplENTRY_T1_init-D143 [3508] _parser_ParserImplENTRY_T1_init-D143-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10043#startENTRY_T1_init [3479] startENTRY_T1_init-->L1059_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 10044#L1059_T1_init [4469] L1059_T1_init-->L1060_T1_init: Formula: v_hdr.bfsTag.valid_31  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_31}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 10742#L1060_T1_init [4141] L1060_T1_init-->L1061_T1_init: Formula: (= v_hdr.bfsTag.pkt_v1_curr_31 v_meta.local_metadata.pkt_curr_66)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_66, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 9466#L1061_T1_init [3153] L1061_T1_init-->L1062_T1_init: Formula: (= v_meta.local_metadata.pkt_par_71 v_hdr.bfsTag.pkt_v1_par_28)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_71, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 9468#L1062_T1_init [3745] L1062_T1_init-->L1063_T1_init: Formula: (= v_meta.local_metadata.pkt_start_32 v_hdr.ff_tags.bfs_start_23)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 9500#L1063_T1_init [4187] L1063_T1_init-->L1063_T1_init-D176: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10697#L1063_T1_init-D176 [4079] L1063_T1_init-D176-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9499#acceptFINAL_T1_init [3168] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9501#acceptEXIT_T1_init >[4861] acceptEXIT_T1_init-->startFINAL-D305: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10295#startFINAL-D305 [4501] startFINAL-D305-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10142#startFINAL_T1_init [3540] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10143#startEXIT_T1_init >[4988] startEXIT_T1_init-->_parser_ParserImplFINAL-D356: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9807#_parser_ParserImplFINAL-D356 [3324] _parser_ParserImplFINAL-D356-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9808#_parser_ParserImplFINAL_T1_init [4278] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10721#_parser_ParserImplEXIT_T1_init >[4805] _parser_ParserImplEXIT_T1_init-->L940-D296: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9732#L940-D296 [3279] L940-D296-->L940_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9657#L940_T1_init [4512] L940_T1_init-->L940_T1_init-D173: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10915#L940_T1_init-D173 [4486] L940_T1_init-D173-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9656#verifyChecksumFINAL_T1_init [3243] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9658#verifyChecksumEXIT_T1_init >[5016] verifyChecksumEXIT_T1_init-->L941-D284: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10209#L941-D284 [3591] L941-D284-->L941_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9180#L941_T1_init [3989] L941_T1_init-->L941_T1_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10623#L941_T1_init-D35 [4641] L941_T1_init-D35-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10874#ingressENTRY_T1_init [4381] ingressENTRY_T1_init-->L870_T1_init: Formula: v_hdr.bfsTag.valid_18  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_18}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_18}  AuxVars[]  AssignedVars[] 10875#L870_T1_init [4569] L870_T1_init-->L871_T1_init: Formula: (= v_meta.local_metadata.pkt_start_26 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26}  AuxVars[]  AssignedVars[] 9309#L871_T1_init [4345] L871_T1_init-->L871_T1_init-D152: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9308#L871_T1_init-D152 [3093] L871_T1_init-D152-->default_route_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9310#default_route_0.applyENTRY_T1_init [3404] default_route_0.applyENTRY_T1_init-->L734_T1_init: Formula: (not (= v_default_route_0.action_run_22 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_22}  OutVars{default_route_0.action_run=v_default_route_0.action_run_22}  AuxVars[]  AssignedVars[] 9929#L734_T1_init [4575] L734_T1_init-->L734-1_T1_init: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_20))  InVars {default_route_0.action_run=v_default_route_0.action_run_20}  OutVars{default_route_0.action_run=v_default_route_0.action_run_20}  AuxVars[]  AssignedVars[] 9608#L734-1_T1_init [3813] L734-1_T1_init-->default_route_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10210#default_route_0.applyEXIT_T1_init >[4772] default_route_0.applyEXIT_T1_init-->L871-1-D365: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10211#L871-1-D365 [4293] L871-1-D365-->L871-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10833#L871-1_T1_init [4589] L871-1_T1_init-->L911_T1_init: Formula: (not (= v_meta.local_metadata.out_port_129 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_129}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_129}  AuxVars[]  AssignedVars[] 9181#L911_T1_init [3048] L911_T1_init-->L919_T1_init: Formula: (not (= v_meta.local_metadata.first_visit_31 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31}  AuxVars[]  AssignedVars[] 9186#L919_T1_init [4438] L919_T1_init-->L922_T1_init: Formula: (not (= v_meta.local_metadata.failure_visit_31 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  AuxVars[]  AssignedVars[] 10747#L922_T1_init [4150] L922_T1_init-->L869_T1_init: Formula: (or (not (= v_meta.local_metadata.first_visit_33 0)) (not (= v_meta.local_metadata.failure_visit_33 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  AuxVars[]  AssignedVars[] 9458#L869_T1_init [3839] L869_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10008#ingressEXIT_T1_init >[4914] ingressEXIT_T1_init-->L942-D386: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9495#L942-D386 [3164] L942-D386-->L942_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9496#L942_T1_init [3911] L942_T1_init-->L942_T1_init-D161: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10562#L942_T1_init-D161 [3983] L942_T1_init-D161-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10619#egressFINAL_T1_init [4198] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10930#egressEXIT_T1_init >[4944] egressEXIT_T1_init-->L943-D404: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10931#L943-D404 [3998] L943-D404-->L943_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9694#L943_T1_init [3135] L943_T1_init-->L943_T1_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9693#L943_T1_init-D2 [3259] L943_T1_init-D2-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9695#computeChecksumFINAL_T1_init [3702] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10344#computeChecksumEXIT_T1_init >[4734] computeChecksumEXIT_T1_init-->L944-D236: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10982#L944-D236 [3352] L944-D236-->L944_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10863#L944_T1_init [4349] L944_T1_init-->L946_T1_init: Formula: (not v_forward_40)  InVars {forward=v_forward_40}  OutVars{forward=v_forward_40}  AuxVars[]  AssignedVars[] 10316#L946_T1_init [3680] L946_T1_init-->L945-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 10194#L945-1_T1_init [3582] L945-1_T1_init-->L949_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_105 v_meta.local_metadata.pkt_par_44))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, meta.local_metadata.out_port=v_meta.local_metadata.out_port_105}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_105, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_0] 9763#L949_T1_init [3299] L949_T1_init-->L950_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_44 0))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 9764#L950_T1_init [3461] L950_T1_init-->L951_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and (not v__p4ltl_2_7) .cse0) (and v__p4ltl_2_7 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 10016#L951_T1_init [3739] L951_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_108 0))) (or (and v__p4ltl_3_8 (not .cse0)) (and (not v__p4ltl_3_8) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_108}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_108}  AuxVars[]  AssignedVars[_p4ltl_3] 10300#mainFINAL_T1_init [3669] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10301#mainEXIT_T1_init >[4935] mainEXIT_T1_init-->L957-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10146#L957-1-D254 [3544] L957-1-D254-->L957-1_T0_S2: Formula: (and v__p4ltl_1_9 v_hdr.bfsTag.valid_25 (not v__p4ltl_0_9) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  AuxVars[]  AssignedVars[] 9750#L957-1_T0_S2 [3309] L957-1_T0_S2-->L957_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9322#L957_T0_S2 [4264] L957_T0_S2-->L957_T0_S2-D166: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10411#L957_T0_S2-D166 [3753] L957_T0_S2-D166-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9177#mainENTRY_T0_S2 [3937] mainENTRY_T0_S2-->mainENTRY_T0_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10581#mainENTRY_T0_S2-D40 [4518] mainENTRY_T0_S2-D40-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10790#havocProcedureENTRY_T0_S2 [4219] havocProcedureENTRY_T0_S2-->L782_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 10328#L782_T0_S2 [3688] L782_T0_S2-->L783_T0_S2: Formula: (not v_forward_35)  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 10329#L783_T0_S2 [4420] L783_T0_S2-->L784_T0_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 10005#L784_T0_S2 [3454] L784_T0_S2-->L785_T0_S2: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 9187#L785_T0_S2 [3050] L785_T0_S2-->L786_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 9188#L786_T0_S2 [4657] L786_T0_S2-->L787_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 10959#L787_T0_S2 [4626] L787_T0_S2-->L788_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 10960#L788_T0_S2 [4666] L788_T0_S2-->L789_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 10342#L789_T0_S2 [3700] L789_T0_S2-->L790_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 10343#L790_T0_S2 [3885] L790_T0_S2-->L791_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 10538#L791_T0_S2 [4483] L791_T0_S2-->L792_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 9378#L792_T0_S2 [3119] L792_T0_S2-->L793_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 9379#L793_T0_S2 [3847] L793_T0_S2-->L794_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 10498#L794_T0_S2 [3854] L794_T0_S2-->L795_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 10506#L795_T0_S2 [4498] L795_T0_S2-->L796_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 10777#L796_T0_S2 [4201] L796_T0_S2-->L797_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_46 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_46}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 10778#L797_T0_S2 [4494] L797_T0_S2-->L798_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 10662#L798_T0_S2 [4031] L798_T0_S2-->L799_T0_S2: Formula: (= v_meta.local_metadata.out_port_103 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 9609#L799_T0_S2 [3221] L799_T0_S2-->L800_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 9610#L800_T0_S2 [4139] L800_T0_S2-->L801_T0_S2: Formula: (= v_meta.local_metadata.first_visit_20 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 9726#L801_T0_S2 [3276] L801_T0_S2-->L802_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_21 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 9727#L802_T0_S2 [3954] L802_T0_S2-->L803_T0_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 9632#L803_T0_S2 [3232] L803_T0_S2-->L804_T0_S2: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 9633#L804_T0_S2 [3290] L804_T0_S2-->L805_T0_S2: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 9176#L805_T0_S2 [3044] L805_T0_S2-->L806_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 9178#L806_T0_S2 [4320] L806_T0_S2-->L807_T0_S2: Formula: (not v_hdr.bfsTag.valid_15)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 10701#L807_T0_S2 [4084] L807_T0_S2-->L808_T0_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.bfsTag_2 false))  InVars {emit=v_emit_14, hdr.bfsTag=v_hdr.bfsTag_2}  OutVars{emit=v_emit_13, hdr.bfsTag=v_hdr.bfsTag_2}  AuxVars[]  AssignedVars[emit] 10702#L808_T0_S2 [4289] L808_T0_S2-->L809_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_28}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 10769#L809_T0_S2 [4197] L809_T0_S2-->L810_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_curr_30) (<= v_hdr.bfsTag.pkt_v1_curr_30 256))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  AuxVars[]  AssignedVars[] 10438#L810_T0_S2 [3778] L810_T0_S2-->L811_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 10439#L811_T0_S2 [4658] L811_T0_S2-->L812_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_27 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_27))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  AuxVars[]  AssignedVars[] 10633#L812_T0_S2 [3993] L812_T0_S2-->L813_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 10586#L813_T0_S2 [3945] L813_T0_S2-->L814_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_13))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[] 10018#L814_T0_S2 [3464] L814_T0_S2-->L815_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 10019#L815_T0_S2 [3516] L815_T0_S2-->L816_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v2_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_13))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[] 10107#L816_T0_S2 [3897] L816_T0_S2-->L817_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 10549#L817_T0_S2 [4673] L817_T0_S2-->L818_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_12) (<= v_hdr.bfsTag.pkt_v3_curr_12 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 10229#L818_T0_S2 [3613] L818_T0_S2-->L819_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 10230#L819_T0_S2 [3932] L819_T0_S2-->L820_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_par_9) (<= v_hdr.bfsTag.pkt_v3_par_9 256))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[] 10511#L820_T0_S2 [3860] L820_T0_S2-->L821_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 9427#L821_T0_S2 [3141] L821_T0_S2-->L822_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v4_curr_13 256) (<= 0 v_hdr.bfsTag.pkt_v4_curr_13))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 9263#L822_T0_S2 [3076] L822_T0_S2-->L823_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 9264#L823_T0_S2 [3277] L823_T0_S2-->L824_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_11) (<= v_hdr.bfsTag.pkt_v4_par_11 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[] 9728#L824_T0_S2 [3315] L824_T0_S2-->L825_T0_S2: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 9792#L825_T0_S2 [4602] L825_T0_S2-->L826_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 9560#L826_T0_S2 [3196] L826_T0_S2-->L827_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 9561#L827_T0_S2 [3569] L827_T0_S2-->L828_T0_S2: Formula: (and (<= v_hdr.ff_tags.preamble_14 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_14))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 10172#L828_T0_S2 [4018] L828_T0_S2-->L829_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 9810#L829_T0_S2 [3327] L829_T0_S2-->L830_T0_S2: Formula: (and (<= v_hdr.ff_tags.shortest_path_12 256) (<= 0 v_hdr.ff_tags.shortest_path_12))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 9811#L830_T0_S2 [3770] L830_T0_S2-->L831_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_41}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 10426#L831_T0_S2 [3964] L831_T0_S2-->L832_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_42) (<= v_hdr.ff_tags.path_length_42 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  AuxVars[]  AssignedVars[] 10607#L832_T0_S2 [4376] L832_T0_S2-->L833_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 10787#L833_T0_S2 [4217] L833_T0_S2-->L834_T0_S2: Formula: (and (<= v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 9227#L834_T0_S2 [3061] L834_T0_S2-->L835_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 9228#L835_T0_S2 [3623] L835_T0_S2-->L836_T0_S2: Formula: (and (<= v_hdr.ff_tags.bfs_start_17 2) (<= 0 v_hdr.ff_tags.bfs_start_17))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  AuxVars[]  AssignedVars[] 10079#L836_T0_S2 [3499] L836_T0_S2-->L837_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 10080#L837_T0_S2 [4356] L837_T0_S2-->L838_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 10806#L838_T0_S2 [4242] L838_T0_S2-->L839_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_14}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 10784#L839_T0_S2 [4212] L839_T0_S2-->L840_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 10785#L840_T0_S2 [4287] L840_T0_S2-->L841_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 9523#L841_T0_S2 [3178] L841_T0_S2-->L842_T0_S2: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_13}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 9524#L842_T0_S2 [4203] L842_T0_S2-->L843_T0_S2: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_14}  AuxVars[]  AssignedVars[send_parent_0.action_run] 10533#L843_T0_S2 [3877] L843_T0_S2-->L844_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 9796#L844_T0_S2 [3318] L844_T0_S2-->L845_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 9797#L845_T0_S2 [4408] L845_T0_S2-->L846_T0_S2: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_12}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 10854#L846_T0_S2 [4324] L846_T0_S2-->L847_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 9593#L847_T0_S2 [3213] L847_T0_S2-->L848_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 9594#L848_T0_S2 [3296] L848_T0_S2-->L849_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 9760#L849_T0_S2 [3448] L849_T0_S2-->L850_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 9996#L850_T0_S2 [4509] L850_T0_S2-->L851_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 9774#L851_T0_S2 [3304] L851_T0_S2-->L852_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 9673#L852_T0_S2 [3252] L852_T0_S2-->L853_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_14}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 9674#L853_T0_S2 [3665] L853_T0_S2-->L854_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 10294#L854_T0_S2 [4529] L854_T0_S2-->L855_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 10819#L855_T0_S2 [4258] L855_T0_S2-->L856_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 9720#L856_T0_S2 [3274] L856_T0_S2-->L857_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 9721#L857_T0_S2 [4638] L857_T0_S2-->L858_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 10929#L858_T0_S2 [4549] L858_T0_S2-->L859_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 9864#L859_T0_S2 [3363] L859_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 9865#L860_T0_S2 [4085] L860_T0_S2-->L861_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 9405#L861_T0_S2 [3132] L861_T0_S2-->L862_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 9406#L862_T0_S2 [4055] L862_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 10673#havocProcedureFINAL_T0_S2 [4653] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10921#havocProcedureEXIT_T0_S2 >[5109] havocProcedureEXIT_T0_S2-->L939-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9691#L939-D214 [3258] L939-D214-->L939_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9692#L939_T0_S2 [4314] L939_T0_S2-->L939_T0_S2-D106: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10843#L939_T0_S2-D106 [4557] L939_T0_S2-D106-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9183#_parser_ParserImplENTRY_T0_S2 [4130] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D142: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10284#_parser_ParserImplENTRY_T0_S2-D142 [3657] _parser_ParserImplENTRY_T0_S2-D142-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10024#startENTRY_T0_S2 [3467] startENTRY_T0_S2-->L1059_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 9182#L1059_T0_S2 [3046] L1059_T0_S2-->L1060_T0_S2: Formula: v_hdr.bfsTag.valid_30  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 9184#L1060_T0_S2 [3595] L1060_T0_S2-->L1061_T0_S2: Formula: (= v_hdr.bfsTag.pkt_v1_curr_33 v_meta.local_metadata.pkt_curr_68)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_68, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 9544#L1061_T0_S2 [3187] L1061_T0_S2-->L1062_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_73 v_hdr.bfsTag.pkt_v1_par_30)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_73, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 9545#L1062_T0_S2 [3755] L1062_T0_S2-->L1063_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_34 v_hdr.ff_tags.bfs_start_25)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 9331#L1063_T0_S2 [3176] L1063_T0_S2-->L1063_T0_S2-D175: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9520#L1063_T0_S2-D175 [3920] L1063_T0_S2-D175-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10568#acceptFINAL_T0_S2 [4032] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9330#acceptEXIT_T0_S2 >[5044] acceptEXIT_T0_S2-->startFINAL-D304: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9332#startFINAL-D304 [3823] startFINAL-D304-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10045#startFINAL_T0_S2 [3480] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10046#startEXIT_T0_S2 >[4848] startEXIT_T0_S2-->_parser_ParserImplFINAL-D355: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10779#_parser_ParserImplFINAL-D355 [4261] _parser_ParserImplFINAL-D355-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10354#_parser_ParserImplFINAL_T0_S2 [3712] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10330#_parser_ParserImplEXIT_T0_S2 >[4880] _parser_ParserImplEXIT_T0_S2-->L940-D295: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9582#L940-D295 [3208] L940-D295-->L940_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9583#L940_T0_S2 [4255] L940_T0_S2-->L940_T0_S2-D172: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9961#L940_T0_S2-D172 [3428] L940_T0_S2-D172-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9962#verifyChecksumFINAL_T0_S2 [3606] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10225#verifyChecksumEXIT_T0_S2 >[4688] verifyChecksumEXIT_T0_S2-->L941-D283: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9437#L941-D283 [3144] L941-D283-->L941_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9240#L941_T0_S2 [3097] L941_T0_S2-->L941_T0_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9323#L941_T0_S2-D34 [3933] L941_T0_S2-D34-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10579#ingressENTRY_T0_S2 [4047] ingressENTRY_T0_S2-->L870_T0_S2: Formula: v_hdr.bfsTag.valid_22  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  AuxVars[]  AssignedVars[] 10258#L870_T0_S2 [3630] L870_T0_S2-->L871_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_30 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[] 9281#L871_T0_S2 [3750] L871_T0_S2-->L871_T0_S2-D151: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10406#L871_T0_S2-D151 [3865] L871_T0_S2-D151-->default_route_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10238#default_route_0.applyENTRY_T0_S2 [3618] default_route_0.applyENTRY_T0_S2-->L734_T0_S2: Formula: (not (= v_default_route_0.action_run_18 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_18}  OutVars{default_route_0.action_run=v_default_route_0.action_run_18}  AuxVars[]  AssignedVars[] 10239#L734_T0_S2 [3769] L734_T0_S2-->L734-1_T0_S2: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_24))  InVars {default_route_0.action_run=v_default_route_0.action_run_24}  OutVars{default_route_0.action_run=v_default_route_0.action_run_24}  AuxVars[]  AssignedVars[] 10131#L734-1_T0_S2 [4521] L734-1_T0_S2-->default_route_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9324#default_route_0.applyEXIT_T0_S2 >[5228] default_route_0.applyEXIT_T0_S2-->L871-1-D364: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9325#L871-1-D364 [4233] L871-1-D364-->L871-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10477#L871-1_T0_S2 [3822] L871-1_T0_S2-->L911_T0_S2: Formula: (not (= v_meta.local_metadata.out_port_137 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_137}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_137}  AuxVars[]  AssignedVars[] 9334#L911_T0_S2 [4232] L911_T0_S2-->L919_T0_S2: Formula: (not (= v_meta.local_metadata.first_visit_25 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  AuxVars[]  AssignedVars[] 9814#L919_T0_S2 [3884] L919_T0_S2-->L922_T0_S2: Formula: (not (= v_meta.local_metadata.failure_visit_27 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  AuxVars[]  AssignedVars[] 9963#L922_T0_S2 [3430] L922_T0_S2-->L869_T0_S2: Formula: (or (not (= v_meta.local_metadata.first_visit_27 0)) (not (= v_meta.local_metadata.failure_visit_23 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  AuxVars[]  AssignedVars[] 9355#L869_T0_S2 [3979] L869_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10615#ingressEXIT_T0_S2 >[4857] ingressEXIT_T0_S2-->L942-D385: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10976#L942-D385 [3513] L942-D385-->L942_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10973#L942_T0_S2 [4343] L942_T0_S2-->L942_T0_S2-D160: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10974#L942_T0_S2-D160 [3347] L942_T0_S2-D160-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10975#egressFINAL_T0_S2 [3065] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10972#egressEXIT_T0_S2 >[5177] egressEXIT_T0_S2-->L943-D403: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10971#L943-D403 [3472] L943-D403-->L943_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9784#L943_T0_S2 [3312] L943_T0_S2-->L943_T0_S2-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9785#L943_T0_S2-D1 [4272] L943_T0_S2-D1-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10970#computeChecksumFINAL_T0_S2 [4247] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10020#computeChecksumEXIT_T0_S2 >[4722] computeChecksumEXIT_T0_S2-->L944-D235: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10021#L944-D235 [3510] L944-D235-->L944_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10099#L944_T0_S2 [4584] L944_T0_S2-->L946_T0_S2: Formula: (not v_forward_42)  InVars {forward=v_forward_42}  OutVars{forward=v_forward_42}  AuxVars[]  AssignedVars[] 9714#L946_T0_S2 [3270] L946_T0_S2-->L945-1_T0_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 9715#L945-1_T0_S2 [3903] L945-1_T0_S2-->L949_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_107 v_meta.local_metadata.pkt_par_45))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and .cse0 v__p4ltl_0_7)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, meta.local_metadata.out_port=v_meta.local_metadata.out_port_107}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_107, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_0] 9471#L949_T0_S2 [3154] L949_T0_S2-->L950_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_42 0))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 9472#L950_T0_S2 [4283] L950_T0_S2-->L951_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_41 0))) (or (and (not v__p4ltl_2_6) .cse0) (and v__p4ltl_2_6 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_2] 10764#L951_T0_S2 [4188] L951_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_106 0))) (or (and v__p4ltl_3_7 (not .cse0)) (and (not v__p4ltl_3_7) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_106}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_106}  AuxVars[]  AssignedVars[_p4ltl_3] 10663#mainFINAL_T0_S2 [4033] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10478#mainEXIT_T0_S2 >[5290] mainEXIT_T0_S2-->L957-1-D253: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9749#L957-1-D253 [3288] L957-1-D253-->L957-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_28 (not v__p4ltl_0_11) (not v__p4ltl_1_10) (or v__p4ltl_3_13 v__p4ltl_2_13))  InVars {_p4ltl_2=v__p4ltl_2_13, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10, hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  OutVars{_p4ltl_2=v__p4ltl_2_13, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10, hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  AuxVars[]  AssignedVars[] 9751#L957-1_accept_S5 
[2023-01-16 05:14:25,330 INFO  L754   eck$LassoCheckResult]: Loop: 9751#L957-1_accept_S5 [3785] L957-1_accept_S5-->L957_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9422#L957_accept_S5 [3148] L957_accept_S5-->L957_accept_S5-D168: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9448#L957_accept_S5-D168 [3608] L957_accept_S5-D168-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9250#mainENTRY_accept_S5 [3600] mainENTRY_accept_S5-->mainENTRY_accept_S5-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10223#mainENTRY_accept_S5-D42 [3999] mainENTRY_accept_S5-D42-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9675#havocProcedureENTRY_accept_S5 [3253] havocProcedureENTRY_accept_S5-->L782_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 9676#L782_accept_S5 [3496] L782_accept_S5-->L783_accept_S5: Formula: (not v_forward_36)  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 10075#L783_accept_S5 [3512] L783_accept_S5-->L784_accept_S5: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 9622#L784_accept_S5 [3228] L784_accept_S5-->L785_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 9623#L785_accept_S5 [4098] L785_accept_S5-->L786_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 9249#L786_accept_S5 [3072] L786_accept_S5-->L787_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 9251#L787_accept_S5 [3344] L787_accept_S5-->L788_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 9831#L788_accept_S5 [3378] L788_accept_S5-->L789_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 9872#L789_accept_S5 [3370] L789_accept_S5-->L790_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 9826#L790_accept_S5 [3342] L790_accept_S5-->L791_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 9827#L791_accept_S5 [4556] L791_accept_S5-->L792_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 10380#L792_accept_S5 [3732] L792_accept_S5-->L793_accept_S5: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 10381#L793_accept_S5 [3760] L793_accept_S5-->L794_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 9502#L794_accept_S5 [3170] L794_accept_S5-->L795_accept_S5: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 9503#L795_accept_S5 [4307] L795_accept_S5-->L796_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 10622#L796_accept_S5 [3986] L796_accept_S5-->L797_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_45 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_45}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 9464#L797_accept_S5 [3152] L797_accept_S5-->L798_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_38 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 9465#L798_accept_S5 [3992] L798_accept_S5-->L799_accept_S5: Formula: (= v_meta.local_metadata.out_port_102 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_102}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 10047#L799_accept_S5 [3481] L799_accept_S5-->L800_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 10048#L800_accept_S5 [4111] L800_accept_S5-->L801_accept_S5: Formula: (= v_meta.local_metadata.first_visit_19 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 10526#L801_accept_S5 [3874] L801_accept_S5-->L802_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_20 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 10527#L802_accept_S5 [4148] L802_accept_S5-->L803_accept_S5: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 10746#L803_accept_S5 [4612] L803_accept_S5-->L804_accept_S5: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 10491#L804_accept_S5 [3842] L804_accept_S5-->L805_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 9947#L805_accept_S5 [3418] L805_accept_S5-->L806_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 9941#L806_accept_S5 [3414] L806_accept_S5-->L807_accept_S5: Formula: (not v_hdr.bfsTag.valid_17)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 9942#L807_accept_S5 [3730] L807_accept_S5-->L808_accept_S5: Formula: (= v_emit_17 (store v_emit_18 v_hdr.bfsTag_3 false))  InVars {emit=v_emit_18, hdr.bfsTag=v_hdr.bfsTag_3}  OutVars{emit=v_emit_17, hdr.bfsTag=v_hdr.bfsTag_3}  AuxVars[]  AssignedVars[emit] 10378#L808_accept_S5 [4474] L808_accept_S5-->L809_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 10214#L809_accept_S5 [3593] L809_accept_S5-->L810_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v1_curr_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_25))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[] 10215#L810_accept_S5 [3824] L810_accept_S5-->L811_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 10283#L811_accept_S5 [3658] L811_accept_S5-->L812_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_22 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_22))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 10112#L812_accept_S5 [3519] L812_accept_S5-->L813_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 10113#L813_accept_S5 [4618] L813_accept_S5-->L814_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_10))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 9820#L814_accept_S5 [3335] L814_accept_S5-->L815_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 9821#L815_accept_S5 [4294] L815_accept_S5-->L816_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_10))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 10782#L816_accept_S5 [4211] L816_accept_S5-->L817_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 10128#L817_accept_S5 [3529] L817_accept_S5-->L818_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_13) (<= v_hdr.bfsTag.pkt_v3_curr_13 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 10129#L818_accept_S5 [4136] L818_accept_S5-->L819_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 10480#L819_accept_S5 [3826] L819_accept_S5-->L820_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v3_par_12 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_12))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 9558#L820_accept_S5 [3195] L820_accept_S5-->L821_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 9559#L821_accept_S5 [4230] L821_accept_S5-->L822_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_9) (<= v_hdr.bfsTag.pkt_v4_curr_9 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[] 10338#L822_accept_S5 [3697] L822_accept_S5-->L823_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 10339#L823_accept_S5 [3863] L823_accept_S5-->L824_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_9) (<= v_hdr.bfsTag.pkt_v4_par_9 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 10514#L824_accept_S5 [4093] L824_accept_S5-->L825_accept_S5: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 10552#L825_accept_S5 [3899] L825_accept_S5-->L826_accept_S5: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 10135#L826_accept_S5 [3534] L826_accept_S5-->L827_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 10136#L827_accept_S5 [4194] L827_accept_S5-->L828_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.preamble_10) (<= v_hdr.ff_tags.preamble_10 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 10766#L828_accept_S5 [4627] L828_accept_S5-->L829_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 9375#L829_accept_S5 [3120] L829_accept_S5-->L830_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_9) (<= v_hdr.ff_tags.shortest_path_9 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[] 9376#L830_accept_S5 [4050] L830_accept_S5-->L831_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 9548#L831_accept_S5 [3189] L831_accept_S5-->L832_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_46) (<= v_hdr.ff_tags.path_length_46 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  AuxVars[]  AssignedVars[] 9306#L832_accept_S5 [3092] L832_accept_S5-->L833_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 9307#L833_accept_S5 [3443] L833_accept_S5-->L834_accept_S5: Formula: (and (<= v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 9985#L834_accept_S5 [4147] L834_accept_S5-->L835_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 10261#L835_accept_S5 [3638] L835_accept_S5-->L836_accept_S5: Formula: (and (<= v_hdr.ff_tags.bfs_start_21 2) (<= 0 v_hdr.ff_tags.bfs_start_21))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  AuxVars[]  AssignedVars[] 10077#L836_accept_S5 [3500] L836_accept_S5-->L837_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 10078#L837_accept_S5 [4628] L837_accept_S5-->L838_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 9956#L838_accept_S5 [3426] L838_accept_S5-->L839_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_12}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 9957#L839_accept_S5 [3746] L839_accept_S5-->L840_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 9595#L840_accept_S5 [3214] L840_accept_S5-->L841_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 9252#L841_accept_S5 [3073] L841_accept_S5-->L842_accept_S5: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_14}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 9253#L842_accept_S5 [3879] L842_accept_S5-->L843_accept_S5: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_13}  AuxVars[]  AssignedVars[send_parent_0.action_run] 10534#L843_accept_S5 [4390] L843_accept_S5-->L844_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 9367#L844_accept_S5 [3115] L844_accept_S5-->L845_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 9368#L845_accept_S5 [4300] L845_accept_S5-->L846_accept_S5: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_13}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 10071#L846_accept_S5 [3494] L846_accept_S5-->L847_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 9335#L847_accept_S5 [3100] L847_accept_S5-->L848_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 9336#L848_accept_S5 [3756] L848_accept_S5-->L849_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 10413#L849_accept_S5 [4036] L849_accept_S5-->L850_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 10664#L850_accept_S5 [4434] L850_accept_S5-->L851_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 10597#L851_accept_S5 [3950] L851_accept_S5-->L852_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 9837#L852_accept_S5 [3348] L852_accept_S5-->L853_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_12}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 9838#L853_accept_S5 [3856] L853_accept_S5-->L854_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 10507#L854_accept_S5 [4373] L854_accept_S5-->L855_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 9589#L855_accept_S5 [3210] L855_accept_S5-->L856_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 9590#L856_accept_S5 [4449] L856_accept_S5-->L857_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 10676#L857_accept_S5 [4059] L857_accept_S5-->L858_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 9776#L858_accept_S5 [3306] L858_accept_S5-->L859_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 9256#L859_accept_S5 [3075] L859_accept_S5-->L860_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 9257#L860_accept_S5 [3350] L860_accept_S5-->L861_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 9845#L861_accept_S5 [4173] L861_accept_S5-->L862_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 10758#L862_accept_S5 [4605] L862_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 10839#havocProcedureFINAL_accept_S5 [4306] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10840#havocProcedureEXIT_accept_S5 >[5121] havocProcedureEXIT_accept_S5-->L939-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9482#L939-D216 [3160] L939-D216-->L939_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9483#L939_accept_S5 [4539] L939_accept_S5-->L939_accept_S5-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9738#L939_accept_S5-D108 [3283] L939_accept_S5-D108-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9312#_parser_ParserImplENTRY_accept_S5 [3834] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D144: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9311#_parser_ParserImplENTRY_accept_S5-D144 [3094] _parser_ParserImplENTRY_accept_S5-D144-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9313#startENTRY_accept_S5 [4460] startENTRY_accept_S5-->L1059_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 10108#L1059_accept_S5 [3517] L1059_accept_S5-->L1060_accept_S5: Formula: v_hdr.bfsTag.valid_29  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_29}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 10109#L1060_accept_S5 [4378] L1060_accept_S5-->L1061_accept_S5: Formula: (= v_hdr.bfsTag.pkt_v1_curr_32 v_meta.local_metadata.pkt_curr_67)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_67, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 10873#L1061_accept_S5 [4464] L1061_accept_S5-->L1062_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_72 v_hdr.bfsTag.pkt_v1_par_29)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_72, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 10733#L1062_accept_S5 [4125] L1062_accept_S5-->L1063_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_33 v_hdr.ff_tags.bfs_start_24)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 9455#L1063_accept_S5 [3988] L1063_accept_S5-->L1063_accept_S5-D177: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9521#L1063_accept_S5-D177 [3179] L1063_accept_S5-D177-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9522#acceptFINAL_accept_S5 [4545] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9454#acceptEXIT_accept_S5 >[4912] acceptEXIT_accept_S5-->startFINAL-D306: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9456#startFINAL-D306 [4524] startFINAL-D306-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10160#startFINAL_accept_S5 [3558] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10161#startEXIT_accept_S5 >[5010] startEXIT_accept_S5-->_parser_ParserImplFINAL-D357: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10191#_parser_ParserImplFINAL-D357 [3580] _parser_ParserImplFINAL-D357-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10192#_parser_ParserImplFINAL_accept_S5 [4182] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10762#_parser_ParserImplEXIT_accept_S5 >[5219] _parser_ParserImplEXIT_accept_S5-->L940-D297: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10158#L940-D297 [3557] L940-D297-->L940_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10159#L940_accept_S5 [4513] L940_accept_S5-->L940_accept_S5-D174: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10920#L940_accept_S5-D174 [4639] L940_accept_S5-D174-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10372#verifyChecksumFINAL_accept_S5 [3726] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10373#verifyChecksumEXIT_accept_S5 >[4979] verifyChecksumEXIT_accept_S5-->L941-D285: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10355#L941-D285 [3713] L941-D285-->L941_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9213#L941_accept_S5 [3371] L941_accept_S5-->L941_accept_S5-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9873#L941_accept_S5-D36 [3864] L941_accept_S5-D36-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10460#ingressENTRY_accept_S5 [3803] ingressENTRY_accept_S5-->L870_accept_S5: Formula: v_hdr.bfsTag.valid_20  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  AuxVars[]  AssignedVars[] 10333#L870_accept_S5 [3693] L870_accept_S5-->L871_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_28 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28}  AuxVars[]  AssignedVars[] 10067#L871_accept_S5 [4334] L871_accept_S5-->L871_accept_S5-D153: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10422#L871_accept_S5-D153 [3765] L871_accept_S5-D153-->default_route_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10360#default_route_0.applyENTRY_accept_S5 [3719] default_route_0.applyENTRY_accept_S5-->L734_accept_S5: Formula: (not (= v_default_route_0.action_run_16 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_16}  OutVars{default_route_0.action_run=v_default_route_0.action_run_16}  AuxVars[]  AssignedVars[] 10312#L734_accept_S5 [3676] L734_accept_S5-->L734-1_accept_S5: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_26))  InVars {default_route_0.action_run=v_default_route_0.action_run_26}  OutVars{default_route_0.action_run=v_default_route_0.action_run_26}  AuxVars[]  AssignedVars[] 10066#L734-1_accept_S5 [3493] L734-1_accept_S5-->default_route_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10068#default_route_0.applyEXIT_accept_S5 >[4818] default_route_0.applyEXIT_accept_S5-->L871-1-D366: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10252#L871-1-D366 [4422] L871-1-D366-->L871-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10163#L871-1_accept_S5 [3561] L871-1_accept_S5-->L911_accept_S5: Formula: (not (= v_meta.local_metadata.out_port_131 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_131}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_131}  AuxVars[]  AssignedVars[] 9734#L911_accept_S5 [3422] L911_accept_S5-->L919_accept_S5: Formula: (not (= v_meta.local_metadata.first_visit_23 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23}  AuxVars[]  AssignedVars[] 9214#L919_accept_S5 [3360] L919_accept_S5-->L922_accept_S5: Formula: (not (= v_meta.local_metadata.failure_visit_29 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  AuxVars[]  AssignedVars[] 9618#L922_accept_S5 [3587] L922_accept_S5-->L869_accept_S5: Formula: (or (not (= v_meta.local_metadata.failure_visit_25 0)) (not (= v_meta.local_metadata.first_visit_29 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  AuxVars[]  AssignedVars[] 10201#L869_accept_S5 [4525] L869_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10922#ingressEXIT_accept_S5 >[4827] ingressEXIT_accept_S5-->L942-D387: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10933#L942-D387 [4567] L942-D387-->L942_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10940#L942_accept_S5 [3509] L942_accept_S5-->L942_accept_S5-D162: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10980#L942_accept_S5-D162 [3929] L942_accept_S5-D162-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10939#egressFINAL_accept_S5 [4578] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10941#egressEXIT_accept_S5 >[4704] egressEXIT_accept_S5-->L943-D405: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10979#L943-D405 [3190] L943-D405-->L943_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10628#L943_accept_S5 [4202] L943_accept_S5-->L943_accept_S5-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10627#L943_accept_S5-D3 [3990] L943_accept_S5-D3-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10629#computeChecksumFINAL_accept_S5 [3233] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10978#computeChecksumEXIT_accept_S5 >[4945] computeChecksumEXIT_accept_S5-->L944-D237: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10977#L944-D237 [3172] L944-D237-->L944_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10945#L944_accept_S5 [4595] L944_accept_S5-->L946_accept_S5: Formula: (not v_forward_38)  InVars {forward=v_forward_38}  OutVars{forward=v_forward_38}  AuxVars[]  AssignedVars[] 9752#L946_accept_S5 [3289] L946_accept_S5-->L945-1_accept_S5: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 9753#L945-1_accept_S5 [3678] L945-1_accept_S5-->L949_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_109 v_meta.local_metadata.pkt_par_46))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, meta.local_metadata.out_port=v_meta.local_metadata.out_port_109}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_109, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46}  AuxVars[]  AssignedVars[_p4ltl_0] 9798#L949_accept_S5 [3319] L949_accept_S5-->L950_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_43 0))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 9799#L950_accept_S5 [3927] L950_accept_S5-->L951_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_43 0))) (or (and v__p4ltl_2_8 (not .cse0)) (and (not v__p4ltl_2_8) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_2] 9878#L951_accept_S5 [3375] L951_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_104 0))) (or (and (not .cse0) v__p4ltl_3_6) (and .cse0 (not v__p4ltl_3_6))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_104}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_104}  AuxVars[]  AssignedVars[_p4ltl_3] 9421#mainFINAL_accept_S5 [3138] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9423#mainEXIT_accept_S5 >[5277] mainEXIT_accept_S5-->L957-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10228#L957-1-D255 [3611] L957-1-D255-->L957-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_26 (or v__p4ltl_3_11 v__p4ltl_2_11))  InVars {_p4ltl_2=v__p4ltl_2_11, _p4ltl_3=v__p4ltl_3_11, hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_3=v__p4ltl_3_11, hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  AuxVars[]  AssignedVars[] 9751#L957-1_accept_S5 
[2023-01-16 05:14:25,332 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 05:14:25,333 INFO  L85        PathProgramCache]: Analyzing trace with hash -734210328, now seen corresponding path program 1 times
[2023-01-16 05:14:25,333 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 05:14:25,334 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [974541385]
[2023-01-16 05:14:25,334 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 05:14:25,334 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 05:14:25,361 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:25,526 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:14:25,531 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:25,584 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:25,587 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:25,598 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 05:14:25,599 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:25,605 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:25,606 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:25,607 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 05:14:25,607 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:25,608 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 05:14:25,609 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:25,618 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 05:14:25,620 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:25,625 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 05:14:25,625 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:25,626 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 131
[2023-01-16 05:14:25,627 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:25,628 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 136
[2023-01-16 05:14:25,629 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:25,631 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 154
[2023-01-16 05:14:25,642 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:25,682 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:25,689 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:25,710 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 05:14:25,713 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:25,715 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:25,716 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:25,718 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 05:14:25,719 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:25,720 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 05:14:25,721 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:25,722 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 05:14:25,724 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:25,732 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 05:14:25,773 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:25,775 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 131
[2023-01-16 05:14:25,777 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:25,777 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 136
[2023-01-16 05:14:25,778 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:25,780 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 05:14:25,780 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 05:14:25,780 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [974541385]
[2023-01-16 05:14:25,780 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [974541385] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 05:14:25,780 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 05:14:25,780 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [12] imperfect sequences [] total 12
[2023-01-16 05:14:25,781 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [332867779]
[2023-01-16 05:14:25,781 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 05:14:25,781 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 05:14:25,781 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 05:14:25,783 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants.
[2023-01-16 05:14:25,783 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=33, Invalid=99, Unknown=0, NotChecked=0, Total=132
[2023-01-16 05:14:25,784 INFO  L87              Difference]: Start difference. First operand 1894 states and 2112 transitions. cyclomatic complexity: 221 Second operand  has 12 states, 12 states have (on average 22.0) internal successors, (264), 7 states have internal predecessors, (264), 5 states have call successors, (21), 7 states have call predecessors, (21), 5 states have return successors, (20), 5 states have call predecessors, (20), 5 states have call successors, (20)
[2023-01-16 05:14:38,054 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 05:14:38,054 INFO  L93              Difference]: Finished difference Result 5589 states and 6897 transitions.
[2023-01-16 05:14:38,054 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 34 states. 
[2023-01-16 05:14:38,055 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 5589 states and 6897 transitions.
[2023-01-16 05:14:38,089 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2023-01-16 05:14:38,137 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 5589 states to 5589 states and 6897 transitions.
[2023-01-16 05:14:38,137 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1862
[2023-01-16 05:14:38,139 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1862
[2023-01-16 05:14:38,139 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 5589 states and 6897 transitions.
[2023-01-16 05:14:38,151 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 05:14:38,152 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 5589 states and 6897 transitions.
[2023-01-16 05:14:38,157 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 5589 states and 6897 transitions.
[2023-01-16 05:14:38,216 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 5589 to 2167.
[2023-01-16 05:14:38,219 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 2167 states, 1590 states have (on average 1.1540880503144655) internal successors, (1835), 1605 states have internal predecessors, (1835), 274 states have call successors, (274), 274 states have call predecessors, (274), 303 states have return successors, (315), 288 states have call predecessors, (315), 273 states have call successors, (315)
[2023-01-16 05:14:38,284 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 2167 states to 2167 states and 2424 transitions.
[2023-01-16 05:14:38,285 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 2167 states and 2424 transitions.
[2023-01-16 05:14:38,286 INFO  L399   stractBuchiCegarLoop]: Abstraction has 2167 states and 2424 transitions.
[2023-01-16 05:14:38,286 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 4 ============
[2023-01-16 05:14:38,286 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 2167 states and 2424 transitions.
[2023-01-16 05:14:38,294 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 05:14:38,295 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 05:14:38,295 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 05:14:38,296 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:14:38,297 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:14:38,299 INFO  L752   eck$LassoCheckResult]: Stem: 17610#ULTIMATE.startENTRY_NONWA [3934] ULTIMATE.startENTRY_NONWA-->L957-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18313#L957-1_T1_init [3536] L957-1_T1_init-->L957_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17574#L957_T1_init [4354] L957_T1_init-->L957_T1_init-D167: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19078#L957_T1_init-D167 [4292] L957_T1_init-D167-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17406#mainENTRY_T1_init [4580] mainENTRY_T1_init-->mainENTRY_T1_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18125#mainENTRY_T1_init-D41 [3425] mainENTRY_T1_init-D41-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17863#havocProcedureENTRY_T1_init [3262] havocProcedureENTRY_T1_init-->L782_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 17864#L782_T1_init [3297] L782_T1_init-->L783_T1_init: Formula: (not v_forward_37)  InVars {}  OutVars{forward=v_forward_37}  AuxVars[]  AssignedVars[forward] 17710#L783_T1_init [3188] L783_T1_init-->L784_T1_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 17711#L784_T1_init [3555] L784_T1_init-->L785_T1_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 18116#L785_T1_init [3417] L785_T1_init-->L786_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 17579#L786_T1_init [3136] L786_T1_init-->L787_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 17580#L787_T1_init [4161] L787_T1_init-->L788_T1_init: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 18092#L788_T1_init [3402] L788_T1_init-->L789_T1_init: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 18093#L789_T1_init [4341] L789_T1_init-->L790_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 17895#L790_T1_init [3280] L790_T1_init-->L791_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 17869#L791_T1_init [3266] L791_T1_init-->L792_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 17870#L792_T1_init [4681] L792_T1_init-->L793_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 18777#L793_T1_init [3923] L793_T1_init-->L794_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 18540#L794_T1_init [3717] L794_T1_init-->L795_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 18541#L795_T1_init [4068] L795_T1_init-->L796_T1_init: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 18906#L796_T1_init [4473] L796_T1_init-->L797_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_47 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_47}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 18711#L797_T1_init [3862] L797_T1_init-->L798_T1_init: Formula: (= v_meta.local_metadata.pkt_par_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 18712#L798_T1_init [3888] L798_T1_init-->L799_T1_init: Formula: (= v_meta.local_metadata.out_port_101 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_101}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 18739#L799_T1_init [4063] L799_T1_init-->L800_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 18745#L800_T1_init [3894] L800_T1_init-->L801_T1_init: Formula: (= v_meta.local_metadata.first_visit_21 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 17815#L801_T1_init [3240] L801_T1_init-->L802_T1_init: Formula: (= v_meta.local_metadata.failure_visit_19 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 17816#L802_T1_init [3660] L802_T1_init-->L803_T1_init: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 18461#L803_T1_init [4429] L803_T1_init-->L804_T1_init: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 19161#L804_T1_init [4500] L804_T1_init-->L805_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 17846#L805_T1_init [3254] L805_T1_init-->L806_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 17847#L806_T1_init [4601] L806_T1_init-->L807_T1_init: Formula: (not v_hdr.bfsTag.valid_16)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 18255#L807_T1_init [3502] L807_T1_init-->L808_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.bfsTag_4 false))  InVars {emit=v_emit_20, hdr.bfsTag=v_hdr.bfsTag_4}  OutVars{emit=v_emit_19, hdr.bfsTag=v_hdr.bfsTag_4}  AuxVars[]  AssignedVars[emit] 18256#L808_T1_init [4189] L808_T1_init-->L809_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 19002#L809_T1_init [4227] L809_T1_init-->L810_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_curr_26) (<= v_hdr.bfsTag.pkt_v1_curr_26 256))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  AuxVars[]  AssignedVars[] 18660#L810_T1_init [3809] L810_T1_init-->L811_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 18661#L811_T1_init [4239] L811_T1_init-->L812_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_25))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[] 19033#L812_T1_init [4222] L812_T1_init-->L813_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 19034#L813_T1_init [4554] L813_T1_init-->L814_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_11 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_11))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 18148#L814_T1_init [3439] L814_T1_init-->L815_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 17405#L815_T1_init [3069] L815_T1_init-->L816_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_par_12) (<= v_hdr.bfsTag.pkt_v2_par_12 256))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 17407#L816_T1_init [4604] L816_T1_init-->L817_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 18474#L817_T1_init [3668] L817_T1_init-->L818_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v3_curr_9 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_9))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 18475#L818_T1_init [3672] L818_T1_init-->L819_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 17445#L819_T1_init [3086] L819_T1_init-->L820_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v3_par_14 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_14))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[] 17446#L820_T1_init [4338] L820_T1_init-->L821_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 17543#L821_T1_init [3122] L821_T1_init-->L822_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_10) (<= v_hdr.bfsTag.pkt_v4_curr_10 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 17544#L822_T1_init [4370] L822_T1_init-->L823_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 18979#L823_T1_init [4152] L823_T1_init-->L824_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v4_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v4_par_13))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 18980#L824_T1_init [4571] L824_T1_init-->L825_T1_init: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 18168#L825_T1_init [3451] L825_T1_init-->L826_T1_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 18001#L826_T1_init [3346] L826_T1_init-->L827_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 17867#L827_T1_init [3265] L827_T1_init-->L828_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.preamble_13) (<= v_hdr.ff_tags.preamble_13 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[] 17868#L828_T1_init [4140] L828_T1_init-->L829_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 18468#L829_T1_init [3664] L829_T1_init-->L830_T1_init: Formula: (and (<= v_hdr.ff_tags.shortest_path_10 256) (<= 0 v_hdr.ff_tags.shortest_path_10))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 18469#L830_T1_init [4419] L830_T1_init-->L831_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 18615#L831_T1_init [3771] L831_T1_init-->L832_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_44) (<= v_hdr.ff_tags.path_length_44 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  AuxVars[]  AssignedVars[] 18616#L832_T1_init [4636] L832_T1_init-->L833_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 18532#L833_T1_init [3709] L833_T1_init-->L834_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (<= v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 17779#L834_T1_init [3223] L834_T1_init-->L835_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 17416#L835_T1_init [3074] L835_T1_init-->L836_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.bfs_start_22) (<= v_hdr.ff_tags.bfs_start_22 2))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  AuxVars[]  AssignedVars[] 17417#L836_T1_init [4632] L836_T1_init-->L837_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 18991#L837_T1_init [4171] L837_T1_init-->L838_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 18791#L838_T1_init [3939] L838_T1_init-->L839_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 18792#L839_T1_init [4064] L839_T1_init-->L840_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 17726#L840_T1_init [3198] L840_T1_init-->L841_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 17727#L841_T1_init [3833] L841_T1_init-->L842_T1_init: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_12}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 18681#L842_T1_init [4428] L842_T1_init-->L843_T1_init: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_12}  AuxVars[]  AssignedVars[send_parent_0.action_run] 17635#L843_T1_init [3155] L843_T1_init-->L844_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 17636#L844_T1_init [3737] L844_T1_init-->L845_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 18572#L845_T1_init [4086] L845_T1_init-->L846_T1_init: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_14}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 18755#L846_T1_init [3904] L846_T1_init-->L847_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 18055#L847_T1_init [3381] L847_T1_init-->L848_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 18056#L848_T1_init [4071] L848_T1_init-->L849_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 18668#L849_T1_init [3816] L849_T1_init-->L850_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 18669#L850_T1_init [3881] L850_T1_init-->L851_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 18735#L851_T1_init [4647] L851_T1_init-->L852_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 19227#L852_T1_init [4599] L852_T1_init-->L853_T1_init: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_13}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 19228#L853_T1_init [4622] L853_T1_init-->L854_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 18088#L854_T1_init [3400] L854_T1_init-->L855_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 18089#L855_T1_init [4044] L855_T1_init-->L856_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 18501#L856_T1_init [3686] L856_T1_init-->L857_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 18502#L857_T1_init [4344] L857_T1_init-->L858_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 19118#L858_T1_init [4558] L858_T1_init-->L859_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 18460#L859_T1_init [3659] L859_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 17887#L860_T1_init [3275] L860_T1_init-->L861_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 17888#L861_T1_init [4121] L861_T1_init-->L862_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 18211#L862_T1_init [3478] L862_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 18212#havocProcedureFINAL_T1_init [4671] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17459#havocProcedureEXIT_T1_init >[4808] havocProcedureEXIT_T1_init-->L939-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17460#L939-D215 [4336] L939-D215-->L939_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17906#L939_T1_init [4004] L939_T1_init-->L939_T1_init-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18850#L939_T1_init-D107 [4077] L939_T1_init-D107-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17631#_parser_ParserImplENTRY_T1_init [3285] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D143: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 17907#_parser_ParserImplENTRY_T1_init-D143 [3508] _parser_ParserImplENTRY_T1_init-D143-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18213#startENTRY_T1_init [3479] startENTRY_T1_init-->L1059_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 18214#L1059_T1_init [4469] L1059_T1_init-->L1060_T1_init: Formula: v_hdr.bfsTag.valid_31  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_31}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 18971#L1060_T1_init [4141] L1060_T1_init-->L1061_T1_init: Formula: (= v_hdr.bfsTag.pkt_v1_curr_31 v_meta.local_metadata.pkt_curr_66)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_66, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 17630#L1061_T1_init [3153] L1061_T1_init-->L1062_T1_init: Formula: (= v_meta.local_metadata.pkt_par_71 v_hdr.bfsTag.pkt_v1_par_28)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_71, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 17632#L1062_T1_init [3745] L1062_T1_init-->L1063_T1_init: Formula: (= v_meta.local_metadata.pkt_start_32 v_hdr.ff_tags.bfs_start_23)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 17664#L1063_T1_init [4187] L1063_T1_init-->L1063_T1_init-D176: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18918#L1063_T1_init-D176 [4079] L1063_T1_init-D176-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17663#acceptFINAL_T1_init [3168] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17665#acceptEXIT_T1_init >[4861] acceptEXIT_T1_init-->startFINAL-D305: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18471#startFINAL-D305 [4501] startFINAL-D305-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18315#startFINAL_T1_init [3540] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18316#startEXIT_T1_init >[4988] startEXIT_T1_init-->_parser_ParserImplFINAL-D356: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17970#_parser_ParserImplFINAL-D356 [3324] _parser_ParserImplFINAL-D356-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17971#_parser_ParserImplFINAL_T1_init [4278] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18947#_parser_ParserImplEXIT_T1_init >[4805] _parser_ParserImplEXIT_T1_init-->L940-D296: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17894#L940-D296 [3279] L940-D296-->L940_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17820#L940_T1_init [4512] L940_T1_init-->L940_T1_init-D173: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19184#L940_T1_init-D173 [4486] L940_T1_init-D173-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17819#verifyChecksumFINAL_T1_init [3243] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17821#verifyChecksumEXIT_T1_init >[5016] verifyChecksumEXIT_T1_init-->L941-D284: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18383#L941-D284 [3591] L941-D284-->L941_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17342#L941_T1_init [3989] L941_T1_init-->L941_T1_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18834#L941_T1_init-D35 [4641] L941_T1_init-D35-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19133#ingressENTRY_T1_init [4381] ingressENTRY_T1_init-->L870_T1_init: Formula: v_hdr.bfsTag.valid_18  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_18}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_18}  AuxVars[]  AssignedVars[] 19134#L870_T1_init [4570] L870_T1_init-->L877_T1_init: Formula: (not (= v_meta.local_metadata.pkt_start_27 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  AuxVars[]  AssignedVars[] 18083#L877_T1_init [3396] L877_T1_init-->L878_T1_init: Formula: (and (= v_meta.local_metadata.pkt_curr_54 0) (= v_meta.local_metadata.pkt_par_57 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_54, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_57}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_54, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_57}  AuxVars[]  AssignedVars[] 17529#L878_T1_init [4094] L878_T1_init-->L878_T1_init-D98: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18580#L878_T1_init-D98 [3743] L878_T1_init-D98-->_curr_par_eq_zero.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17678#_curr_par_eq_zero.applyENTRY_T1_init [3175] _curr_par_eq_zero.applyENTRY_T1_init-->L486_T1_init: Formula: (not (= _curr_par_eq_zero.action._set_par_to_ingress_0 v__curr_par_eq_zero.action_run_22))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_22}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_22}  AuxVars[]  AssignedVars[] 17680#L486_T1_init [4154] L486_T1_init-->L486-1_T1_init: Formula: (not (= v__curr_par_eq_zero.action_run_16 _curr_par_eq_zero.action.NoAction_30))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_16}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_16}  AuxVars[]  AssignedVars[] 17530#L486-1_T1_init [4065] L486-1_T1_init-->_curr_par_eq_zero.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18904#_curr_par_eq_zero.applyEXIT_T1_init >[4907] _curr_par_eq_zero.applyEXIT_T1_init-->L911-D260: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17917#L911-D260 [3293] L911-D260-->L911_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17343#L911_T1_init [3048] L911_T1_init-->L919_T1_init: Formula: (not (= v_meta.local_metadata.first_visit_31 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31}  AuxVars[]  AssignedVars[] 17348#L919_T1_init [4438] L919_T1_init-->L922_T1_init: Formula: (not (= v_meta.local_metadata.failure_visit_31 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  AuxVars[]  AssignedVars[] 18975#L922_T1_init [4150] L922_T1_init-->L869_T1_init: Formula: (or (not (= v_meta.local_metadata.first_visit_33 0)) (not (= v_meta.local_metadata.failure_visit_33 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  AuxVars[]  AssignedVars[] 17622#L869_T1_init [3839] L869_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18178#ingressEXIT_T1_init >[4914] ingressEXIT_T1_init-->L942-D386: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17659#L942-D386 [3164] L942-D386-->L942_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17660#L942_T1_init [3911] L942_T1_init-->L942_T1_init-D161: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18766#L942_T1_init-D161 [3983] L942_T1_init-D161-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18830#egressFINAL_T1_init [4198] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19007#egressEXIT_T1_init >[4944] egressEXIT_T1_init-->L943-D404: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18846#L943-D404 [3998] L943-D404-->L943_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17573#L943_T1_init [3135] L943_T1_init-->L943_T1_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 17575#L943_T1_init-D2 [3259] L943_T1_init-D2-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17858#computeChecksumFINAL_T1_init [3702] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18525#computeChecksumEXIT_T1_init >[4734] computeChecksumEXIT_T1_init-->L944-D236: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18017#L944-D236 [3352] L944-D236-->L944_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18018#L944_T1_init [4349] L944_T1_init-->L946_T1_init: Formula: (not v_forward_40)  InVars {forward=v_forward_40}  OutVars{forward=v_forward_40}  AuxVars[]  AssignedVars[] 18493#L946_T1_init [3680] L946_T1_init-->L945-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 18368#L945-1_T1_init [3582] L945-1_T1_init-->L949_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_105 v_meta.local_metadata.pkt_par_44))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, meta.local_metadata.out_port=v_meta.local_metadata.out_port_105}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_105, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_0] 17925#L949_T1_init [3299] L949_T1_init-->L950_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_44 0))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 17926#L950_T1_init [3461] L950_T1_init-->L951_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and (not v__p4ltl_2_7) .cse0) (and v__p4ltl_2_7 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 18186#L951_T1_init [3739] L951_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_108 0))) (or (and v__p4ltl_3_8 (not .cse0)) (and (not v__p4ltl_3_8) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_108}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_108}  AuxVars[]  AssignedVars[_p4ltl_3] 18476#mainFINAL_T1_init [3669] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18477#mainEXIT_T1_init >[4935] mainEXIT_T1_init-->L957-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18319#L957-1-D254 [3544] L957-1-D254-->L957-1_T0_S2: Formula: (and v__p4ltl_1_9 v_hdr.bfsTag.valid_25 (not v__p4ltl_0_9) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  AuxVars[]  AssignedVars[] 17912#L957-1_T0_S2 [3309] L957-1_T0_S2-->L957_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17484#L957_T0_S2 [4264] L957_T0_S2-->L957_T0_S2-D166: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18596#L957_T0_S2-D166 [3753] L957_T0_S2-D166-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17339#mainENTRY_T0_S2 [3937] mainENTRY_T0_S2-->mainENTRY_T0_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18789#mainENTRY_T0_S2-D40 [4518] mainENTRY_T0_S2-D40-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19029#havocProcedureENTRY_T0_S2 [4219] havocProcedureENTRY_T0_S2-->L782_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 18508#L782_T0_S2 [3688] L782_T0_S2-->L783_T0_S2: Formula: (not v_forward_35)  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 18509#L783_T0_S2 [4420] L783_T0_S2-->L784_T0_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 18175#L784_T0_S2 [3454] L784_T0_S2-->L785_T0_S2: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 17349#L785_T0_S2 [3050] L785_T0_S2-->L786_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 17350#L786_T0_S2 [4657] L786_T0_S2-->L787_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 19242#L787_T0_S2 [4626] L787_T0_S2-->L788_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 19243#L788_T0_S2 [4666] L788_T0_S2-->L789_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 18523#L789_T0_S2 [3700] L789_T0_S2-->L790_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 18524#L790_T0_S2 [3885] L790_T0_S2-->L791_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 18736#L791_T0_S2 [4483] L791_T0_S2-->L792_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 17539#L792_T0_S2 [3119] L792_T0_S2-->L793_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 17540#L793_T0_S2 [3847] L793_T0_S2-->L794_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 18697#L794_T0_S2 [3854] L794_T0_S2-->L795_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 18705#L795_T0_S2 [4498] L795_T0_S2-->L796_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 19011#L796_T0_S2 [4201] L796_T0_S2-->L797_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_46 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_46}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 19012#L797_T0_S2 [4494] L797_T0_S2-->L798_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 18877#L798_T0_S2 [4031] L798_T0_S2-->L799_T0_S2: Formula: (= v_meta.local_metadata.out_port_103 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 17774#L799_T0_S2 [3221] L799_T0_S2-->L800_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 17775#L800_T0_S2 [4139] L800_T0_S2-->L801_T0_S2: Formula: (= v_meta.local_metadata.first_visit_20 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 17889#L801_T0_S2 [3276] L801_T0_S2-->L802_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_21 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 17890#L802_T0_S2 [3954] L802_T0_S2-->L803_T0_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 17797#L803_T0_S2 [3232] L803_T0_S2-->L804_T0_S2: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 17798#L804_T0_S2 [3290] L804_T0_S2-->L805_T0_S2: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 17338#L805_T0_S2 [3044] L805_T0_S2-->L806_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 17340#L806_T0_S2 [4320] L806_T0_S2-->L807_T0_S2: Formula: (not v_hdr.bfsTag.valid_15)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 18924#L807_T0_S2 [4084] L807_T0_S2-->L808_T0_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.bfsTag_2 false))  InVars {emit=v_emit_14, hdr.bfsTag=v_hdr.bfsTag_2}  OutVars{emit=v_emit_13, hdr.bfsTag=v_hdr.bfsTag_2}  AuxVars[]  AssignedVars[emit] 18925#L808_T0_S2 [4289] L808_T0_S2-->L809_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_28}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 19006#L809_T0_S2 [4197] L809_T0_S2-->L810_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_curr_30) (<= v_hdr.bfsTag.pkt_v1_curr_30 256))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  AuxVars[]  AssignedVars[] 18628#L810_T0_S2 [3778] L810_T0_S2-->L811_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 18629#L811_T0_S2 [4658] L811_T0_S2-->L812_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_27 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_27))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  AuxVars[]  AssignedVars[] 18842#L812_T0_S2 [3993] L812_T0_S2-->L813_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 18794#L813_T0_S2 [3945] L813_T0_S2-->L814_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_13))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[] 18188#L814_T0_S2 [3464] L814_T0_S2-->L815_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 18189#L815_T0_S2 [3516] L815_T0_S2-->L816_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v2_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_13))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[] 18280#L816_T0_S2 [3897] L816_T0_S2-->L817_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 18748#L817_T0_S2 [4673] L817_T0_S2-->L818_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_12) (<= v_hdr.bfsTag.pkt_v3_curr_12 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 18404#L818_T0_S2 [3613] L818_T0_S2-->L819_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 18405#L819_T0_S2 [3932] L819_T0_S2-->L820_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_par_9) (<= v_hdr.bfsTag.pkt_v3_par_9 256))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[] 18710#L820_T0_S2 [3860] L820_T0_S2-->L821_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 17590#L821_T0_S2 [3141] L821_T0_S2-->L822_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v4_curr_13 256) (<= 0 v_hdr.bfsTag.pkt_v4_curr_13))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 17425#L822_T0_S2 [3076] L822_T0_S2-->L823_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 17426#L823_T0_S2 [3277] L823_T0_S2-->L824_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_11) (<= v_hdr.bfsTag.pkt_v4_par_11 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[] 17891#L824_T0_S2 [3315] L824_T0_S2-->L825_T0_S2: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 17955#L825_T0_S2 [4602] L825_T0_S2-->L826_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 17724#L826_T0_S2 [3196] L826_T0_S2-->L827_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 17725#L827_T0_S2 [3569] L827_T0_S2-->L828_T0_S2: Formula: (and (<= v_hdr.ff_tags.preamble_14 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_14))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 18347#L828_T0_S2 [4018] L828_T0_S2-->L829_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 17973#L829_T0_S2 [3327] L829_T0_S2-->L830_T0_S2: Formula: (and (<= v_hdr.ff_tags.shortest_path_12 256) (<= 0 v_hdr.ff_tags.shortest_path_12))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 17974#L830_T0_S2 [3770] L830_T0_S2-->L831_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_41}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 18614#L831_T0_S2 [3964] L831_T0_S2-->L832_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_42) (<= v_hdr.ff_tags.path_length_42 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  AuxVars[]  AssignedVars[] 18814#L832_T0_S2 [4376] L832_T0_S2-->L833_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 19025#L833_T0_S2 [4217] L833_T0_S2-->L834_T0_S2: Formula: (and (<= v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 17386#L834_T0_S2 [3061] L834_T0_S2-->L835_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 17387#L835_T0_S2 [3623] L835_T0_S2-->L836_T0_S2: Formula: (and (<= v_hdr.ff_tags.bfs_start_17 2) (<= 0 v_hdr.ff_tags.bfs_start_17))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  AuxVars[]  AssignedVars[] 18250#L836_T0_S2 [3499] L836_T0_S2-->L837_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 18251#L837_T0_S2 [4356] L837_T0_S2-->L838_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 19048#L838_T0_S2 [4242] L838_T0_S2-->L839_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_14}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 19020#L839_T0_S2 [4212] L839_T0_S2-->L840_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 19021#L840_T0_S2 [4287] L840_T0_S2-->L841_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 17685#L841_T0_S2 [3178] L841_T0_S2-->L842_T0_S2: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_13}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 17686#L842_T0_S2 [4203] L842_T0_S2-->L843_T0_S2: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_14}  AuxVars[]  AssignedVars[send_parent_0.action_run] 18731#L843_T0_S2 [3877] L843_T0_S2-->L844_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 17959#L844_T0_S2 [3318] L844_T0_S2-->L845_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 17960#L845_T0_S2 [4408] L845_T0_S2-->L846_T0_S2: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_12}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 19107#L846_T0_S2 [4324] L846_T0_S2-->L847_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 17758#L847_T0_S2 [3213] L847_T0_S2-->L848_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 17759#L848_T0_S2 [3296] L848_T0_S2-->L849_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 17922#L849_T0_S2 [3448] L849_T0_S2-->L850_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 18166#L850_T0_S2 [4509] L850_T0_S2-->L851_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 17933#L851_T0_S2 [3304] L851_T0_S2-->L852_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 17838#L852_T0_S2 [3252] L852_T0_S2-->L853_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_14}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 17839#L853_T0_S2 [3665] L853_T0_S2-->L854_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 18470#L854_T0_S2 [4529] L854_T0_S2-->L855_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 19060#L855_T0_S2 [4258] L855_T0_S2-->L856_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 17883#L856_T0_S2 [3274] L856_T0_S2-->L857_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 17884#L857_T0_S2 [4638] L857_T0_S2-->L858_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 19207#L858_T0_S2 [4549] L858_T0_S2-->L859_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 18031#L859_T0_S2 [3363] L859_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 18032#L860_T0_S2 [4085] L860_T0_S2-->L861_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 17568#L861_T0_S2 [3132] L861_T0_S2-->L862_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 17569#L862_T0_S2 [4055] L862_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 18892#havocProcedureFINAL_T0_S2 [4653] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19193#havocProcedureEXIT_T0_S2 >[5109] havocProcedureEXIT_T0_S2-->L939-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17856#L939-D214 [3258] L939-D214-->L939_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17857#L939_T0_S2 [4314] L939_T0_S2-->L939_T0_S2-D106: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19095#L939_T0_S2-D106 [4557] L939_T0_S2-D106-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17345#_parser_ParserImplENTRY_T0_S2 [4130] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D142: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18458#_parser_ParserImplENTRY_T0_S2-D142 [3657] _parser_ParserImplENTRY_T0_S2-D142-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18195#startENTRY_T0_S2 [3467] startENTRY_T0_S2-->L1059_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 17344#L1059_T0_S2 [3046] L1059_T0_S2-->L1060_T0_S2: Formula: v_hdr.bfsTag.valid_30  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 17346#L1060_T0_S2 [3595] L1060_T0_S2-->L1061_T0_S2: Formula: (= v_hdr.bfsTag.pkt_v1_curr_33 v_meta.local_metadata.pkt_curr_68)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_68, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 17708#L1061_T0_S2 [3187] L1061_T0_S2-->L1062_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_73 v_hdr.bfsTag.pkt_v1_par_30)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_73, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 17709#L1062_T0_S2 [3755] L1062_T0_S2-->L1063_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_34 v_hdr.ff_tags.bfs_start_25)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 17493#L1063_T0_S2 [3176] L1063_T0_S2-->L1063_T0_S2-D175: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 17684#L1063_T0_S2-D175 [3920] L1063_T0_S2-D175-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18772#acceptFINAL_T0_S2 [4032] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17492#acceptEXIT_T0_S2 >[5044] acceptEXIT_T0_S2-->startFINAL-D304: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17494#startFINAL-D304 [3823] startFINAL-D304-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18215#startFINAL_T0_S2 [3480] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18216#startEXIT_T0_S2 >[4848] startEXIT_T0_S2-->_parser_ParserImplFINAL-D355: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19015#_parser_ParserImplFINAL-D355 [4261] _parser_ParserImplFINAL-D355-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18534#_parser_ParserImplFINAL_T0_S2 [3712] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18510#_parser_ParserImplEXIT_T0_S2 >[4880] _parser_ParserImplEXIT_T0_S2-->L940-D295: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17747#L940-D295 [3208] L940-D295-->L940_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17748#L940_T0_S2 [4255] L940_T0_S2-->L940_T0_S2-D172: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18131#L940_T0_S2-D172 [3428] L940_T0_S2-D172-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18132#verifyChecksumFINAL_T0_S2 [3606] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18400#verifyChecksumEXIT_T0_S2 >[4688] verifyChecksumEXIT_T0_S2-->L941-D283: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17600#L941-D283 [3144] L941-D283-->L941_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17402#L941_T0_S2 [3097] L941_T0_S2-->L941_T0_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 17485#L941_T0_S2-D34 [3933] L941_T0_S2-D34-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18786#ingressENTRY_T0_S2 [4047] ingressENTRY_T0_S2-->L870_T0_S2: Formula: v_hdr.bfsTag.valid_22  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  AuxVars[]  AssignedVars[] 18435#L870_T0_S2 [3631] L870_T0_S2-->L877_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_start_31 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  AuxVars[]  AssignedVars[] 17967#L877_T0_S2 [3322] L877_T0_S2-->L878_T0_S2: Formula: (and (= v_meta.local_metadata.pkt_curr_50 0) (= v_meta.local_metadata.pkt_par_51 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_50, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_50, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  AuxVars[]  AssignedVars[] 17968#L878_T0_S2 [4519] L878_T0_S2-->L878_T0_S2-D97: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 17991#L878_T0_S2-D97 [3341] L878_T0_S2-D97-->_curr_par_eq_zero.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17992#_curr_par_eq_zero.applyENTRY_T0_S2 [3890] _curr_par_eq_zero.applyENTRY_T0_S2-->L486_T0_S2: Formula: (not (= _curr_par_eq_zero.action._set_par_to_ingress_0 v__curr_par_eq_zero.action_run_26))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_26}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_26}  AuxVars[]  AssignedVars[] 18741#L486_T0_S2 [4120] L486_T0_S2-->L486-1_T0_S2: Formula: (not (= v__curr_par_eq_zero.action_run_20 _curr_par_eq_zero.action.NoAction_30))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_20}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_20}  AuxVars[]  AssignedVars[] 18003#L486-1_T0_S2 [4459] L486-1_T0_S2-->_curr_par_eq_zero.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19083#_curr_par_eq_zero.applyEXIT_T0_S2 >[4974] _curr_par_eq_zero.applyEXIT_T0_S2-->L911-D259: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19084#L911-D259 [4566] L911-D259-->L911_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17496#L911_T0_S2 [4232] L911_T0_S2-->L919_T0_S2: Formula: (not (= v_meta.local_metadata.first_visit_25 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  AuxVars[]  AssignedVars[] 17977#L919_T0_S2 [3884] L919_T0_S2-->L922_T0_S2: Formula: (not (= v_meta.local_metadata.failure_visit_27 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  AuxVars[]  AssignedVars[] 18133#L922_T0_S2 [3430] L922_T0_S2-->L869_T0_S2: Formula: (or (not (= v_meta.local_metadata.first_visit_27 0)) (not (= v_meta.local_metadata.failure_visit_23 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  AuxVars[]  AssignedVars[] 17519#L869_T0_S2 [3979] L869_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18825#ingressEXIT_T0_S2 >[4857] ingressEXIT_T0_S2-->L942-D385: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18275#L942-D385 [3513] L942-D385-->L942_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17396#L942_T0_S2 [4343] L942_T0_S2-->L942_T0_S2-D160: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18009#L942_T0_S2-D160 [3347] L942_T0_S2-D160-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17395#egressFINAL_T0_S2 [3065] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17397#egressEXIT_T0_S2 >[5177] egressEXIT_T0_S2-->L943-D403: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18203#L943-D403 [3472] L943-D403-->L943_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17947#L943_T0_S2 [3312] L943_T0_S2-->L943_T0_S2-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 17948#L943_T0_S2-D1 [4272] L943_T0_S2-D1-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19050#computeChecksumFINAL_T0_S2 [4247] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18190#computeChecksumEXIT_T0_S2 >[4722] computeChecksumEXIT_T0_S2-->L944-D235: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18191#L944-D235 [3510] L944-D235-->L944_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18270#L944_T0_S2 [4584] L944_T0_S2-->L946_T0_S2: Formula: (not v_forward_42)  InVars {forward=v_forward_42}  OutVars{forward=v_forward_42}  AuxVars[]  AssignedVars[] 17877#L946_T0_S2 [3270] L946_T0_S2-->L945-1_T0_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 17878#L945-1_T0_S2 [3903] L945-1_T0_S2-->L949_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_107 v_meta.local_metadata.pkt_par_45))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and .cse0 v__p4ltl_0_7)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, meta.local_metadata.out_port=v_meta.local_metadata.out_port_107}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_107, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_0] 17633#L949_T0_S2 [3154] L949_T0_S2-->L950_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_42 0))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 17634#L950_T0_S2 [4283] L950_T0_S2-->L951_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_41 0))) (or (and (not v__p4ltl_2_6) .cse0) (and v__p4ltl_2_6 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_2] 19001#L951_T0_S2 [4188] L951_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_106 0))) (or (and v__p4ltl_3_7 (not .cse0)) (and (not v__p4ltl_3_7) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_106}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_106}  AuxVars[]  AssignedVars[_p4ltl_3] 18878#mainFINAL_T0_S2 [4033] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18675#mainEXIT_T0_S2 >[5290] mainEXIT_T0_S2-->L957-1-D253: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17911#L957-1-D253 [3288] L957-1-D253-->L957-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_28 (not v__p4ltl_0_11) (not v__p4ltl_1_10) (or v__p4ltl_3_13 v__p4ltl_2_13))  InVars {_p4ltl_2=v__p4ltl_2_13, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10, hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  OutVars{_p4ltl_2=v__p4ltl_2_13, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10, hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  AuxVars[]  AssignedVars[] 17913#L957-1_accept_S5 
[2023-01-16 05:14:38,301 INFO  L754   eck$LassoCheckResult]: Loop: 17913#L957-1_accept_S5 [3785] L957-1_accept_S5-->L957_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17585#L957_accept_S5 [3148] L957_accept_S5-->L957_accept_S5-D168: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 17611#L957_accept_S5-D168 [3608] L957_accept_S5-D168-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17412#mainENTRY_accept_S5 [3600] mainENTRY_accept_S5-->mainENTRY_accept_S5-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18397#mainENTRY_accept_S5-D42 [3999] mainENTRY_accept_S5-D42-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17840#havocProcedureENTRY_accept_S5 [3253] havocProcedureENTRY_accept_S5-->L782_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 17841#L782_accept_S5 [3496] L782_accept_S5-->L783_accept_S5: Formula: (not v_forward_36)  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 18248#L783_accept_S5 [3512] L783_accept_S5-->L784_accept_S5: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 17788#L784_accept_S5 [3228] L784_accept_S5-->L785_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 17789#L785_accept_S5 [4098] L785_accept_S5-->L786_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 17411#L786_accept_S5 [3072] L786_accept_S5-->L787_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 17413#L787_accept_S5 [3344] L787_accept_S5-->L788_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 18000#L788_accept_S5 [3378] L788_accept_S5-->L789_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 18039#L789_accept_S5 [3370] L789_accept_S5-->L790_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 17993#L790_accept_S5 [3342] L790_accept_S5-->L791_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 17994#L791_accept_S5 [4556] L791_accept_S5-->L792_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 18562#L792_accept_S5 [3732] L792_accept_S5-->L793_accept_S5: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 18563#L793_accept_S5 [3760] L793_accept_S5-->L794_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 17669#L794_accept_S5 [3170] L794_accept_S5-->L795_accept_S5: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 17670#L795_accept_S5 [4307] L795_accept_S5-->L796_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 18833#L796_accept_S5 [3986] L796_accept_S5-->L797_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_45 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_45}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 17628#L797_accept_S5 [3152] L797_accept_S5-->L798_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_38 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 17629#L798_accept_S5 [3992] L798_accept_S5-->L799_accept_S5: Formula: (= v_meta.local_metadata.out_port_102 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_102}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 18220#L799_accept_S5 [3481] L799_accept_S5-->L800_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 18221#L800_accept_S5 [4111] L800_accept_S5-->L801_accept_S5: Formula: (= v_meta.local_metadata.first_visit_19 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 18724#L801_accept_S5 [3874] L801_accept_S5-->L802_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_20 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 18725#L802_accept_S5 [4148] L802_accept_S5-->L803_accept_S5: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 18976#L803_accept_S5 [4612] L803_accept_S5-->L804_accept_S5: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 18690#L804_accept_S5 [3842] L804_accept_S5-->L805_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 18117#L805_accept_S5 [3418] L805_accept_S5-->L806_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 18111#L806_accept_S5 [3414] L806_accept_S5-->L807_accept_S5: Formula: (not v_hdr.bfsTag.valid_17)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 18112#L807_accept_S5 [3730] L807_accept_S5-->L808_accept_S5: Formula: (= v_emit_17 (store v_emit_18 v_hdr.bfsTag_3 false))  InVars {emit=v_emit_18, hdr.bfsTag=v_hdr.bfsTag_3}  OutVars{emit=v_emit_17, hdr.bfsTag=v_hdr.bfsTag_3}  AuxVars[]  AssignedVars[emit] 18561#L808_accept_S5 [4474] L808_accept_S5-->L809_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 18388#L809_accept_S5 [3593] L809_accept_S5-->L810_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v1_curr_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_25))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[] 18389#L810_accept_S5 [3824] L810_accept_S5-->L811_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 18459#L811_accept_S5 [3658] L811_accept_S5-->L812_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_22 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_22))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 18286#L812_accept_S5 [3519] L812_accept_S5-->L813_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 18287#L813_accept_S5 [4618] L813_accept_S5-->L814_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_10))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 17985#L814_accept_S5 [3335] L814_accept_S5-->L815_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 17986#L815_accept_S5 [4294] L815_accept_S5-->L816_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_10))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 19018#L816_accept_S5 [4211] L816_accept_S5-->L817_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 18301#L817_accept_S5 [3529] L817_accept_S5-->L818_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_13) (<= v_hdr.bfsTag.pkt_v3_curr_13 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 18302#L818_accept_S5 [4136] L818_accept_S5-->L819_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 18677#L819_accept_S5 [3826] L819_accept_S5-->L820_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v3_par_12 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_12))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 17722#L820_accept_S5 [3195] L820_accept_S5-->L821_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 17723#L821_accept_S5 [4230] L821_accept_S5-->L822_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_9) (<= v_hdr.bfsTag.pkt_v4_curr_9 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[] 18518#L822_accept_S5 [3697] L822_accept_S5-->L823_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 18519#L823_accept_S5 [3863] L823_accept_S5-->L824_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_9) (<= v_hdr.bfsTag.pkt_v4_par_9 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 18713#L824_accept_S5 [4093] L824_accept_S5-->L825_accept_S5: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 18751#L825_accept_S5 [3899] L825_accept_S5-->L826_accept_S5: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 18309#L826_accept_S5 [3534] L826_accept_S5-->L827_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 18310#L827_accept_S5 [4194] L827_accept_S5-->L828_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.preamble_10) (<= v_hdr.ff_tags.preamble_10 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 19003#L828_accept_S5 [4627] L828_accept_S5-->L829_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 17541#L829_accept_S5 [3120] L829_accept_S5-->L830_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_9) (<= v_hdr.ff_tags.shortest_path_9 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[] 17542#L830_accept_S5 [4050] L830_accept_S5-->L831_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 17712#L831_accept_S5 [3189] L831_accept_S5-->L832_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_46) (<= v_hdr.ff_tags.path_length_46 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  AuxVars[]  AssignedVars[] 17468#L832_accept_S5 [3092] L832_accept_S5-->L833_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 17469#L833_accept_S5 [3443] L833_accept_S5-->L834_accept_S5: Formula: (and (<= v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 18155#L834_accept_S5 [4147] L834_accept_S5-->L835_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 18438#L835_accept_S5 [3638] L835_accept_S5-->L836_accept_S5: Formula: (and (<= v_hdr.ff_tags.bfs_start_21 2) (<= 0 v_hdr.ff_tags.bfs_start_21))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  AuxVars[]  AssignedVars[] 18252#L836_accept_S5 [3500] L836_accept_S5-->L837_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 18253#L837_accept_S5 [4628] L837_accept_S5-->L838_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 18126#L838_accept_S5 [3426] L838_accept_S5-->L839_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_12}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 18127#L839_accept_S5 [3746] L839_accept_S5-->L840_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 17760#L840_accept_S5 [3214] L840_accept_S5-->L841_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 17414#L841_accept_S5 [3073] L841_accept_S5-->L842_accept_S5: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_14}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 17415#L842_accept_S5 [3879] L842_accept_S5-->L843_accept_S5: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_13}  AuxVars[]  AssignedVars[send_parent_0.action_run] 18732#L843_accept_S5 [4390] L843_accept_S5-->L844_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 17531#L844_accept_S5 [3115] L844_accept_S5-->L845_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 17532#L845_accept_S5 [4300] L845_accept_S5-->L846_accept_S5: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_13}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 18244#L846_accept_S5 [3494] L846_accept_S5-->L847_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 17500#L847_accept_S5 [3100] L847_accept_S5-->L848_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 17501#L848_accept_S5 [3756] L848_accept_S5-->L849_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 18599#L849_accept_S5 [4036] L849_accept_S5-->L850_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 18880#L850_accept_S5 [4434] L850_accept_S5-->L851_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 18803#L851_accept_S5 [3950] L851_accept_S5-->L852_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 18010#L852_accept_S5 [3348] L852_accept_S5-->L853_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_12}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 18011#L853_accept_S5 [3856] L853_accept_S5-->L854_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 18706#L854_accept_S5 [4373] L854_accept_S5-->L855_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 17754#L855_accept_S5 [3210] L855_accept_S5-->L856_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 17755#L856_accept_S5 [4449] L856_accept_S5-->L857_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 18895#L857_accept_S5 [4059] L857_accept_S5-->L858_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 17938#L858_accept_S5 [3306] L858_accept_S5-->L859_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 17418#L859_accept_S5 [3075] L859_accept_S5-->L860_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 17419#L860_accept_S5 [3350] L860_accept_S5-->L861_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 18012#L861_accept_S5 [4173] L861_accept_S5-->L862_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 18993#L862_accept_S5 [4605] L862_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 19088#havocProcedureFINAL_accept_S5 [4306] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19089#havocProcedureEXIT_accept_S5 >[5121] havocProcedureEXIT_accept_S5-->L939-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17646#L939-D216 [3160] L939-D216-->L939_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17647#L939_accept_S5 [4539] L939_accept_S5-->L939_accept_S5-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 17900#L939_accept_S5-D108 [3283] L939_accept_S5-D108-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17474#_parser_ParserImplENTRY_accept_S5 [3834] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D144: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 17473#_parser_ParserImplENTRY_accept_S5-D144 [3094] _parser_ParserImplENTRY_accept_S5-D144-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17475#startENTRY_accept_S5 [4460] startENTRY_accept_S5-->L1059_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 18281#L1059_accept_S5 [3517] L1059_accept_S5-->L1060_accept_S5: Formula: v_hdr.bfsTag.valid_29  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_29}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 18282#L1060_accept_S5 [4378] L1060_accept_S5-->L1061_accept_S5: Formula: (= v_hdr.bfsTag.pkt_v1_curr_32 v_meta.local_metadata.pkt_curr_67)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_67, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 19132#L1061_accept_S5 [4464] L1061_accept_S5-->L1062_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_72 v_hdr.bfsTag.pkt_v1_par_29)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_72, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 18960#L1062_accept_S5 [4125] L1062_accept_S5-->L1063_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_33 v_hdr.ff_tags.bfs_start_24)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 17619#L1063_accept_S5 [3988] L1063_accept_S5-->L1063_accept_S5-D177: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 17687#L1063_accept_S5-D177 [3179] L1063_accept_S5-D177-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17688#acceptFINAL_accept_S5 [4545] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17618#acceptEXIT_accept_S5 >[4912] acceptEXIT_accept_S5-->startFINAL-D306: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17620#startFINAL-D306 [4524] startFINAL-D306-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18335#startFINAL_accept_S5 [3558] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18336#startEXIT_accept_S5 >[5010] startEXIT_accept_S5-->_parser_ParserImplFINAL-D357: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18365#_parser_ParserImplFINAL-D357 [3580] _parser_ParserImplFINAL-D357-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18366#_parser_ParserImplFINAL_accept_S5 [4182] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18999#_parser_ParserImplEXIT_accept_S5 >[5219] _parser_ParserImplEXIT_accept_S5-->L940-D297: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18333#L940-D297 [3557] L940-D297-->L940_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18334#L940_accept_S5 [4513] L940_accept_S5-->L940_accept_S5-D174: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19192#L940_accept_S5-D174 [4639] L940_accept_S5-D174-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18552#verifyChecksumFINAL_accept_S5 [3726] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18553#verifyChecksumEXIT_accept_S5 >[4979] verifyChecksumEXIT_accept_S5-->L941-D285: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18535#L941-D285 [3713] L941-D285-->L941_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17375#L941_accept_S5 [3371] L941_accept_S5-->L941_accept_S5-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18040#L941_accept_S5-D36 [3864] L941_accept_S5-D36-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18653#ingressENTRY_accept_S5 [3803] ingressENTRY_accept_S5-->L870_accept_S5: Formula: v_hdr.bfsTag.valid_20  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  AuxVars[]  AssignedVars[] 18517#L870_accept_S5 [3694] L870_accept_S5-->L877_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_start_29 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  AuxVars[]  AssignedVars[] 18235#L877_accept_S5 [3490] L877_accept_S5-->L878_accept_S5: Formula: (and (= v_meta.local_metadata.pkt_curr_56 0) (= v_meta.local_metadata.pkt_par_59 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_56, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_59}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_56, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_59}  AuxVars[]  AssignedVars[] 17649#L878_accept_S5 [3450] L878_accept_S5-->L878_accept_S5-D99: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 17648#L878_accept_S5-D99 [3161] L878_accept_S5-D99-->_curr_par_eq_zero.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17650#_curr_par_eq_zero.applyENTRY_accept_S5 [3568] _curr_par_eq_zero.applyENTRY_accept_S5-->L486_accept_S5: Formula: (not (= _curr_par_eq_zero.action._set_par_to_ingress_0 v__curr_par_eq_zero.action_run_18))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_18}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_18}  AuxVars[]  AssignedVars[] 18346#L486_accept_S5 [4511] L486_accept_S5-->L486-1_accept_S5: Formula: (not (= v__curr_par_eq_zero.action_run_24 _curr_par_eq_zero.action.NoAction_30))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_24}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_24}  AuxVars[]  AssignedVars[] 17672#L486-1_accept_S5 [3815] L486-1_accept_S5-->_curr_par_eq_zero.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18667#_curr_par_eq_zero.applyEXIT_accept_S5 >[5072] _curr_par_eq_zero.applyEXIT_accept_S5-->L911-D261: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17896#L911-D261 [3281] L911-D261-->L911_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17897#L911_accept_S5 [3422] L911_accept_S5-->L919_accept_S5: Formula: (not (= v_meta.local_metadata.first_visit_23 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23}  AuxVars[]  AssignedVars[] 17376#L919_accept_S5 [3360] L919_accept_S5-->L922_accept_S5: Formula: (not (= v_meta.local_metadata.failure_visit_29 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  AuxVars[]  AssignedVars[] 17783#L922_accept_S5 [3587] L922_accept_S5-->L869_accept_S5: Formula: (or (not (= v_meta.local_metadata.failure_visit_25 0)) (not (= v_meta.local_metadata.first_visit_29 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  AuxVars[]  AssignedVars[] 18375#L869_accept_S5 [4525] L869_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19197#ingressEXIT_accept_S5 >[4827] ingressEXIT_accept_S5-->L942-D387: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19209#L942-D387 [4567] L942-D387-->L942_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18266#L942_accept_S5 [3509] L942_accept_S5-->L942_accept_S5-D162: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18267#L942_accept_S5-D162 [3929] L942_accept_S5-D162-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18785#egressFINAL_accept_S5 [4578] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19140#egressEXIT_accept_S5 >[4704] egressEXIT_accept_S5-->L943-D405: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17713#L943-D405 [3190] L943-D405-->L943_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17714#L943_accept_S5 [4202] L943_accept_S5-->L943_accept_S5-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18838#L943_accept_S5-D3 [3990] L943_accept_S5-D3-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17795#computeChecksumFINAL_accept_S5 [3233] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17796#computeChecksumEXIT_accept_S5 >[4945] computeChecksumEXIT_accept_S5-->L944-D237: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17675#L944-D237 [3172] L944-D237-->L944_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17676#L944_accept_S5 [4595] L944_accept_S5-->L946_accept_S5: Formula: (not v_forward_38)  InVars {forward=v_forward_38}  OutVars{forward=v_forward_38}  AuxVars[]  AssignedVars[] 17914#L946_accept_S5 [3289] L946_accept_S5-->L945-1_accept_S5: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 17915#L945-1_accept_S5 [3678] L945-1_accept_S5-->L949_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_109 v_meta.local_metadata.pkt_par_46))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, meta.local_metadata.out_port=v_meta.local_metadata.out_port_109}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_109, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46}  AuxVars[]  AssignedVars[_p4ltl_0] 17961#L949_accept_S5 [3319] L949_accept_S5-->L950_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_43 0))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 17962#L950_accept_S5 [3927] L950_accept_S5-->L951_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_43 0))) (or (and v__p4ltl_2_8 (not .cse0)) (and (not v__p4ltl_2_8) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_2] 18045#L951_accept_S5 [3375] L951_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_104 0))) (or (and (not .cse0) v__p4ltl_3_6) (and .cse0 (not v__p4ltl_3_6))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_104}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_104}  AuxVars[]  AssignedVars[_p4ltl_3] 17584#mainFINAL_accept_S5 [3138] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17586#mainEXIT_accept_S5 >[5277] mainEXIT_accept_S5-->L957-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18403#L957-1-D255 [3611] L957-1-D255-->L957-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_26 (or v__p4ltl_3_11 v__p4ltl_2_11))  InVars {_p4ltl_2=v__p4ltl_2_11, _p4ltl_3=v__p4ltl_3_11, hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_3=v__p4ltl_3_11, hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  AuxVars[]  AssignedVars[] 17913#L957-1_accept_S5 
[2023-01-16 05:14:38,301 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 05:14:38,302 INFO  L85        PathProgramCache]: Analyzing trace with hash -118493306, now seen corresponding path program 1 times
[2023-01-16 05:14:38,302 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 05:14:38,302 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [938436185]
[2023-01-16 05:14:38,302 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 05:14:38,302 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 05:14:38,330 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:38,407 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:14:38,415 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:38,464 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:38,467 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:38,478 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 05:14:38,480 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:38,487 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:38,489 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:38,490 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 05:14:38,490 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:38,491 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 05:14:38,492 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:38,502 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 05:14:38,505 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:38,512 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 05:14:38,513 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:38,515 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 131
[2023-01-16 05:14:38,516 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:38,517 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 136
[2023-01-16 05:14:38,518 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:38,520 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 154
[2023-01-16 05:14:38,531 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:38,572 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:38,580 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:38,615 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 05:14:38,617 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:38,620 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:38,622 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:38,624 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 05:14:38,625 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:38,626 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 05:14:38,627 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:38,628 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 05:14:38,631 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:38,646 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 05:14:38,647 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:38,654 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 131
[2023-01-16 05:14:38,660 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:38,661 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 136
[2023-01-16 05:14:38,662 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:38,664 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 05:14:38,664 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 05:14:38,665 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [938436185]
[2023-01-16 05:14:38,665 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [938436185] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 05:14:38,665 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 05:14:38,665 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [15] imperfect sequences [] total 15
[2023-01-16 05:14:38,665 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [791599552]
[2023-01-16 05:14:38,665 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 05:14:38,665 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 05:14:38,666 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 05:14:38,666 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 15 interpolants.
[2023-01-16 05:14:38,666 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=49, Invalid=161, Unknown=0, NotChecked=0, Total=210
[2023-01-16 05:14:38,666 INFO  L87              Difference]: Start difference. First operand 2167 states and 2424 transitions. cyclomatic complexity: 260 Second operand  has 15 states, 15 states have (on average 17.6) internal successors, (264), 9 states have internal predecessors, (264), 5 states have call successors, (21), 7 states have call predecessors, (21), 5 states have return successors, (20), 5 states have call predecessors, (20), 5 states have call successors, (20)
[2023-01-16 05:14:46,473 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 05:14:46,473 INFO  L93              Difference]: Finished difference Result 3750 states and 4470 transitions.
[2023-01-16 05:14:46,474 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 33 states. 
[2023-01-16 05:14:46,474 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 3750 states and 4470 transitions.
[2023-01-16 05:14:46,490 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 9
[2023-01-16 05:14:46,506 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 3750 states to 3651 states and 4308 transitions.
[2023-01-16 05:14:46,506 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1216
[2023-01-16 05:14:46,507 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1216
[2023-01-16 05:14:46,507 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 3651 states and 4308 transitions.
[2023-01-16 05:14:46,513 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 05:14:46,513 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 3651 states and 4308 transitions.
[2023-01-16 05:14:46,515 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 3651 states and 4308 transitions.
[2023-01-16 05:14:46,553 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 3651 to 2413.
[2023-01-16 05:14:46,555 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 2413 states, 1767 states have (on average 1.1505376344086022) internal successors, (2033), 1794 states have internal predecessors, (2033), 301 states have call successors, (301), 301 states have call predecessors, (301), 345 states have return successors, (357), 318 states have call predecessors, (357), 300 states have call successors, (357)
[2023-01-16 05:14:46,559 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 2413 states to 2413 states and 2691 transitions.
[2023-01-16 05:14:46,559 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 2413 states and 2691 transitions.
[2023-01-16 05:14:46,559 INFO  L399   stractBuchiCegarLoop]: Abstraction has 2413 states and 2691 transitions.
[2023-01-16 05:14:46,560 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 5 ============
[2023-01-16 05:14:46,560 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 2413 states and 2691 transitions.
[2023-01-16 05:14:46,566 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 05:14:46,566 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 05:14:46,566 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 05:14:46,568 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:14:46,568 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:14:46,570 INFO  L752   eck$LassoCheckResult]: Stem: 24207#ULTIMATE.startENTRY_NONWA [3934] ULTIMATE.startENTRY_NONWA-->L957-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24934#L957-1_T1_init [3536] L957-1_T1_init-->L957_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24171#L957_T1_init [4354] L957_T1_init-->L957_T1_init-D167: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25768#L957_T1_init-D167 [4292] L957_T1_init-D167-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24005#mainENTRY_T1_init [4580] mainENTRY_T1_init-->mainENTRY_T1_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24742#mainENTRY_T1_init-D41 [3425] mainENTRY_T1_init-D41-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24470#havocProcedureENTRY_T1_init [3262] havocProcedureENTRY_T1_init-->L782_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 24471#L782_T1_init [3297] L782_T1_init-->L783_T1_init: Formula: (not v_forward_37)  InVars {}  OutVars{forward=v_forward_37}  AuxVars[]  AssignedVars[forward] 24310#L783_T1_init [3188] L783_T1_init-->L784_T1_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 24311#L784_T1_init [3555] L784_T1_init-->L785_T1_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 24732#L785_T1_init [3417] L785_T1_init-->L786_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 24176#L786_T1_init [3136] L786_T1_init-->L787_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 24177#L787_T1_init [4161] L787_T1_init-->L788_T1_init: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 24707#L788_T1_init [3402] L788_T1_init-->L789_T1_init: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 24708#L789_T1_init [4341] L789_T1_init-->L790_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 24502#L790_T1_init [3280] L790_T1_init-->L791_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 24476#L791_T1_init [3266] L791_T1_init-->L792_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 24477#L792_T1_init [4681] L792_T1_init-->L793_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 25440#L793_T1_init [3923] L793_T1_init-->L794_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 25185#L794_T1_init [3717] L794_T1_init-->L795_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 25186#L795_T1_init [4068] L795_T1_init-->L796_T1_init: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 25577#L796_T1_init [4473] L796_T1_init-->L797_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_47 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_47}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 25369#L797_T1_init [3862] L797_T1_init-->L798_T1_init: Formula: (= v_meta.local_metadata.pkt_par_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 25370#L798_T1_init [3888] L798_T1_init-->L799_T1_init: Formula: (= v_meta.local_metadata.out_port_101 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_101}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 25402#L799_T1_init [4063] L799_T1_init-->L800_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 25408#L800_T1_init [3894] L800_T1_init-->L801_T1_init: Formula: (= v_meta.local_metadata.first_visit_21 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 24418#L801_T1_init [3240] L801_T1_init-->L802_T1_init: Formula: (= v_meta.local_metadata.failure_visit_19 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 24419#L802_T1_init [3660] L802_T1_init-->L803_T1_init: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 25101#L803_T1_init [4429] L803_T1_init-->L804_T1_init: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 25856#L804_T1_init [4500] L804_T1_init-->L805_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 24451#L805_T1_init [3254] L805_T1_init-->L806_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 24452#L806_T1_init [4601] L806_T1_init-->L807_T1_init: Formula: (not v_hdr.bfsTag.valid_16)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 24874#L807_T1_init [3502] L807_T1_init-->L808_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.bfsTag_4 false))  InVars {emit=v_emit_20, hdr.bfsTag=v_hdr.bfsTag_4}  OutVars{emit=v_emit_19, hdr.bfsTag=v_hdr.bfsTag_4}  AuxVars[]  AssignedVars[emit] 24875#L808_T1_init [4189] L808_T1_init-->L809_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 25682#L809_T1_init [4227] L809_T1_init-->L810_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_curr_26) (<= v_hdr.bfsTag.pkt_v1_curr_26 256))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  AuxVars[]  AssignedVars[] 25314#L810_T1_init [3809] L810_T1_init-->L811_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 25315#L811_T1_init [4239] L811_T1_init-->L812_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_25))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[] 25719#L812_T1_init [4222] L812_T1_init-->L813_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 25720#L813_T1_init [4554] L813_T1_init-->L814_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_11 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_11))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 24766#L814_T1_init [3439] L814_T1_init-->L815_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 24004#L815_T1_init [3069] L815_T1_init-->L816_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_par_12) (<= v_hdr.bfsTag.pkt_v2_par_12 256))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 24006#L816_T1_init [4604] L816_T1_init-->L817_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 25116#L817_T1_init [3668] L817_T1_init-->L818_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v3_curr_9 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_9))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 25117#L818_T1_init [3672] L818_T1_init-->L819_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 24044#L819_T1_init [3086] L819_T1_init-->L820_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v3_par_14 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_14))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[] 24045#L820_T1_init [4338] L820_T1_init-->L821_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 24140#L821_T1_init [3122] L821_T1_init-->L822_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_10) (<= v_hdr.bfsTag.pkt_v4_curr_10 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 24141#L822_T1_init [4370] L822_T1_init-->L823_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 25661#L823_T1_init [4152] L823_T1_init-->L824_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v4_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v4_par_13))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 25662#L824_T1_init [4571] L824_T1_init-->L825_T1_init: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 24787#L825_T1_init [3451] L825_T1_init-->L826_T1_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 24613#L826_T1_init [3346] L826_T1_init-->L827_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 24474#L827_T1_init [3265] L827_T1_init-->L828_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.preamble_13) (<= v_hdr.ff_tags.preamble_13 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[] 24475#L828_T1_init [4140] L828_T1_init-->L829_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 25110#L829_T1_init [3664] L829_T1_init-->L830_T1_init: Formula: (and (<= v_hdr.ff_tags.shortest_path_10 256) (<= 0 v_hdr.ff_tags.shortest_path_10))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 25111#L830_T1_init [4419] L830_T1_init-->L831_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 25264#L831_T1_init [3771] L831_T1_init-->L832_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_44) (<= v_hdr.ff_tags.path_length_44 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  AuxVars[]  AssignedVars[] 25265#L832_T1_init [4636] L832_T1_init-->L833_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 25176#L833_T1_init [3709] L833_T1_init-->L834_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (<= v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 24381#L834_T1_init [3223] L834_T1_init-->L835_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 24015#L835_T1_init [3074] L835_T1_init-->L836_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.bfs_start_22) (<= v_hdr.ff_tags.bfs_start_22 2))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  AuxVars[]  AssignedVars[] 24016#L836_T1_init [4632] L836_T1_init-->L837_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 25672#L837_T1_init [4171] L837_T1_init-->L838_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 25453#L838_T1_init [3939] L838_T1_init-->L839_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 25454#L839_T1_init [4064] L839_T1_init-->L840_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 24326#L840_T1_init [3198] L840_T1_init-->L841_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 24327#L841_T1_init [3833] L841_T1_init-->L842_T1_init: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_12}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 25338#L842_T1_init [4428] L842_T1_init-->L843_T1_init: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_12}  AuxVars[]  AssignedVars[send_parent_0.action_run] 24230#L843_T1_init [3155] L843_T1_init-->L844_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 24231#L844_T1_init [3737] L844_T1_init-->L845_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 25215#L845_T1_init [4086] L845_T1_init-->L846_T1_init: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_14}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 25417#L846_T1_init [3904] L846_T1_init-->L847_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 24669#L847_T1_init [3381] L847_T1_init-->L848_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 24670#L848_T1_init [4071] L848_T1_init-->L849_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 25322#L849_T1_init [3816] L849_T1_init-->L850_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 25323#L850_T1_init [3881] L850_T1_init-->L851_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 25393#L851_T1_init [4647] L851_T1_init-->L852_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 25942#L852_T1_init [4599] L852_T1_init-->L853_T1_init: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_13}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 25943#L853_T1_init [4622] L853_T1_init-->L854_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 24702#L854_T1_init [3400] L854_T1_init-->L855_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 24703#L855_T1_init [4044] L855_T1_init-->L856_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 25142#L856_T1_init [3686] L856_T1_init-->L857_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 25143#L857_T1_init [4344] L857_T1_init-->L858_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 25811#L858_T1_init [4558] L858_T1_init-->L859_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 25100#L859_T1_init [3659] L859_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 24493#L860_T1_init [3275] L860_T1_init-->L861_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 24494#L861_T1_init [4121] L861_T1_init-->L862_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 24831#L862_T1_init [3478] L862_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 24832#havocProcedureFINAL_T1_init [4671] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24058#havocProcedureEXIT_T1_init >[4808] havocProcedureEXIT_T1_init-->L939-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24059#L939-D215 [4336] L939-D215-->L939_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24513#L939_T1_init [4004] L939_T1_init-->L939_T1_init-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25517#L939_T1_init-D107 [4077] L939_T1_init-D107-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24228#_parser_ParserImplENTRY_T1_init [3285] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D143: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24514#_parser_ParserImplENTRY_T1_init-D143 [3508] _parser_ParserImplENTRY_T1_init-D143-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24833#startENTRY_T1_init [3479] startENTRY_T1_init-->L1059_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 24834#L1059_T1_init [4469] L1059_T1_init-->L1060_T1_init: Formula: v_hdr.bfsTag.valid_31  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_31}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 25653#L1060_T1_init [4141] L1060_T1_init-->L1061_T1_init: Formula: (= v_hdr.bfsTag.pkt_v1_curr_31 v_meta.local_metadata.pkt_curr_66)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_66, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 24227#L1061_T1_init [3153] L1061_T1_init-->L1062_T1_init: Formula: (= v_meta.local_metadata.pkt_par_71 v_hdr.bfsTag.pkt_v1_par_28)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_71, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 24229#L1062_T1_init [3745] L1062_T1_init-->L1063_T1_init: Formula: (= v_meta.local_metadata.pkt_start_32 v_hdr.ff_tags.bfs_start_23)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 24264#L1063_T1_init [4187] L1063_T1_init-->L1063_T1_init-D176: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25589#L1063_T1_init-D176 [4079] L1063_T1_init-D176-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24263#acceptFINAL_T1_init [3168] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24265#acceptEXIT_T1_init >[4861] acceptEXIT_T1_init-->startFINAL-D305: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25113#startFINAL-D305 [4501] startFINAL-D305-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24936#startFINAL_T1_init [3540] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24937#startEXIT_T1_init >[4988] startEXIT_T1_init-->_parser_ParserImplFINAL-D356: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24579#_parser_ParserImplFINAL-D356 [3324] _parser_ParserImplFINAL-D356-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24580#_parser_ParserImplFINAL_T1_init [4278] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25624#_parser_ParserImplEXIT_T1_init >[4805] _parser_ParserImplEXIT_T1_init-->L940-D296: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24501#L940-D296 [3279] L940-D296-->L940_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24423#L940_T1_init [4512] L940_T1_init-->L940_T1_init-D173: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25887#L940_T1_init-D173 [4486] L940_T1_init-D173-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24422#verifyChecksumFINAL_T1_init [3243] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24424#verifyChecksumEXIT_T1_init >[5016] verifyChecksumEXIT_T1_init-->L941-D284: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25010#L941-D284 [3591] L941-D284-->L941_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23943#L941_T1_init [3989] L941_T1_init-->L941_T1_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25501#L941_T1_init-D35 [4641] L941_T1_init-D35-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25827#ingressENTRY_T1_init [4381] ingressENTRY_T1_init-->L870_T1_init: Formula: v_hdr.bfsTag.valid_18  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_18}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_18}  AuxVars[]  AssignedVars[] 25828#L870_T1_init [4570] L870_T1_init-->L877_T1_init: Formula: (not (= v_meta.local_metadata.pkt_start_27 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  AuxVars[]  AssignedVars[] 24695#L877_T1_init [3397] L877_T1_init-->L881_T1_init: Formula: (or (not (= v_meta.local_metadata.pkt_curr_55 0)) (not (= v_meta.local_metadata.pkt_par_58 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_55, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_58}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_55, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_58}  AuxVars[]  AssignedVars[] 24696#L881_T1_init [4021] L881_T1_init-->L882_T1_init: Formula: (and (not (= v_standard_metadata.ingress_port_9 v_meta.local_metadata.pkt_par_55)) (not (= v_meta.local_metadata.pkt_curr_52 v_standard_metadata.ingress_port_9)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_52, standard_metadata.ingress_port=v_standard_metadata.ingress_port_9, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_52, standard_metadata.ingress_port=v_standard_metadata.ingress_port_9, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55}  AuxVars[]  AssignedVars[] 24865#L882_T1_init [3819] L882_T1_init-->L882_T1_init-D200: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24864#L882_T1_init-D200 [3495] L882_T1_init-D200-->_curr_par_neq_in.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24866#_curr_par_neq_in.applyENTRY_T1_init [4417] _curr_par_neq_in.applyENTRY_T1_init-->L496_T1_init: Formula: (= v__curr_par_neq_in.action_run_15 _curr_par_neq_in.action._set_out_to_ingress_0)  InVars {_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_15}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_15}  AuxVars[]  AssignedVars[] 23975#L496_T1_init [4095] L496_T1_init-->L496_T1_init-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 23974#L496_T1_init-D62 [3058] L496_T1_init-D62-->_set_out_to_ingress_0ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23976#_set_out_to_ingress_0ENTRY_T1_init [3445] _set_out_to_ingress_0ENTRY_T1_init-->L624_T1_init: Formula: (= v_meta.local_metadata.out_port_193 v_meta.local_metadata.out_port_192)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_193}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_192}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 24778#L624_T1_init [4462] L624_T1_init-->_set_out_to_ingress_0FINAL_T1_init: Formula: (= v_meta.local_metadata.failure_visit_35 1)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_35}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 25877#_set_out_to_ingress_0FINAL_T1_init [4606] _set_out_to_ingress_0FINAL_T1_init-->_set_out_to_ingress_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25825#_set_out_to_ingress_0EXIT_T1_init >[5215] _set_out_to_ingress_0EXIT_T1_init-->L498-1-D287: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25120#L498-1-D287 [3670] L498-1-D287-->L498-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25121#L498-1_T1_init [3861] L498-1_T1_init-->_curr_par_neq_in.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25732#_curr_par_neq_in.applyEXIT_T1_init >[5141] _curr_par_neq_in.applyEXIT_T1_init-->L911-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25733#L911-D290 [4295] L911-D290-->L911_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26062#L911_T1_init [3048] L911_T1_init-->L919_T1_init: Formula: (not (= v_meta.local_metadata.first_visit_31 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31}  AuxVars[]  AssignedVars[] 24572#L919_T1_init [4438] L919_T1_init-->L922_T1_init: Formula: (not (= v_meta.local_metadata.failure_visit_31 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  AuxVars[]  AssignedVars[] 25739#L922_T1_init [4150] L922_T1_init-->L869_T1_init: Formula: (or (not (= v_meta.local_metadata.first_visit_33 0)) (not (= v_meta.local_metadata.failure_visit_33 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  AuxVars[]  AssignedVars[] 24219#L869_T1_init [3839] L869_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24798#ingressEXIT_T1_init >[4914] ingressEXIT_T1_init-->L942-D386: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24259#L942-D386 [3164] L942-D386-->L942_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24260#L942_T1_init [3911] L942_T1_init-->L942_T1_init-D161: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26080#L942_T1_init-D161 [3983] L942_T1_init-D161-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25688#egressFINAL_T1_init [4198] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25689#egressEXIT_T1_init >[4944] egressEXIT_T1_init-->L943-D404: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26078#L943-D404 [3998] L943-D404-->L943_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24170#L943_T1_init [3135] L943_T1_init-->L943_T1_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24172#L943_T1_init-D2 [3259] L943_T1_init-D2-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25166#computeChecksumFINAL_T1_init [3702] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25167#computeChecksumEXIT_T1_init >[4734] computeChecksumEXIT_T1_init-->L944-D236: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24629#L944-D236 [3352] L944-D236-->L944_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24630#L944_T1_init [4349] L944_T1_init-->L946_T1_init: Formula: (not v_forward_40)  InVars {forward=v_forward_40}  OutVars{forward=v_forward_40}  AuxVars[]  AssignedVars[] 25135#L946_T1_init [3680] L946_T1_init-->L945-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 24994#L945-1_T1_init [3582] L945-1_T1_init-->L949_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_105 v_meta.local_metadata.pkt_par_44))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, meta.local_metadata.out_port=v_meta.local_metadata.out_port_105}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_105, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_0] 24533#L949_T1_init [3299] L949_T1_init-->L950_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_44 0))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 24534#L950_T1_init [3461] L950_T1_init-->L951_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and (not v__p4ltl_2_7) .cse0) (and v__p4ltl_2_7 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 24803#L951_T1_init [3739] L951_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_108 0))) (or (and v__p4ltl_3_8 (not .cse0)) (and (not v__p4ltl_3_8) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_108}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_108}  AuxVars[]  AssignedVars[_p4ltl_3] 25118#mainFINAL_T1_init [3669] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25119#mainEXIT_T1_init >[4935] mainEXIT_T1_init-->L957-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24940#L957-1-D254 [3544] L957-1-D254-->L957-1_T0_S2: Formula: (and v__p4ltl_1_9 v_hdr.bfsTag.valid_25 (not v__p4ltl_0_9) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  AuxVars[]  AssignedVars[] 24519#L957-1_T0_S2 [3309] L957-1_T0_S2-->L957_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24083#L957_T0_S2 [4264] L957_T0_S2-->L957_T0_S2-D166: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25244#L957_T0_S2-D166 [3753] L957_T0_S2-D166-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23940#mainENTRY_T0_S2 [3937] mainENTRY_T0_S2-->mainENTRY_T0_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25451#mainENTRY_T0_S2-D40 [4518] mainENTRY_T0_S2-D40-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25716#havocProcedureENTRY_T0_S2 [4219] havocProcedureENTRY_T0_S2-->L782_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 25149#L782_T0_S2 [3688] L782_T0_S2-->L783_T0_S2: Formula: (not v_forward_35)  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 25150#L783_T0_S2 [4420] L783_T0_S2-->L784_T0_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 24795#L784_T0_S2 [3454] L784_T0_S2-->L785_T0_S2: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 23949#L785_T0_S2 [3050] L785_T0_S2-->L786_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 23950#L786_T0_S2 [4657] L786_T0_S2-->L787_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 25959#L787_T0_S2 [4626] L787_T0_S2-->L788_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 25960#L788_T0_S2 [4666] L788_T0_S2-->L789_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 25164#L789_T0_S2 [3700] L789_T0_S2-->L790_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 25165#L790_T0_S2 [3885] L790_T0_S2-->L791_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 25397#L791_T0_S2 [4483] L791_T0_S2-->L792_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 24135#L792_T0_S2 [3119] L792_T0_S2-->L793_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 24136#L793_T0_S2 [3847] L793_T0_S2-->L794_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 25355#L794_T0_S2 [3854] L794_T0_S2-->L795_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 25363#L795_T0_S2 [4498] L795_T0_S2-->L796_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 25693#L796_T0_S2 [4201] L796_T0_S2-->L797_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_46 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_46}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 25694#L797_T0_S2 [4494] L797_T0_S2-->L798_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 25545#L798_T0_S2 [4031] L798_T0_S2-->L799_T0_S2: Formula: (= v_meta.local_metadata.out_port_103 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 24376#L799_T0_S2 [3221] L799_T0_S2-->L800_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 24377#L800_T0_S2 [4139] L800_T0_S2-->L801_T0_S2: Formula: (= v_meta.local_metadata.first_visit_20 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 24495#L801_T0_S2 [3276] L801_T0_S2-->L802_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_21 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 24496#L802_T0_S2 [3954] L802_T0_S2-->L803_T0_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 24397#L803_T0_S2 [3232] L803_T0_S2-->L804_T0_S2: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 24398#L804_T0_S2 [3290] L804_T0_S2-->L805_T0_S2: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 23939#L805_T0_S2 [3044] L805_T0_S2-->L806_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 23941#L806_T0_S2 [4320] L806_T0_S2-->L807_T0_S2: Formula: (not v_hdr.bfsTag.valid_15)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 25595#L807_T0_S2 [4084] L807_T0_S2-->L808_T0_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.bfsTag_2 false))  InVars {emit=v_emit_14, hdr.bfsTag=v_hdr.bfsTag_2}  OutVars{emit=v_emit_13, hdr.bfsTag=v_hdr.bfsTag_2}  AuxVars[]  AssignedVars[emit] 25596#L808_T0_S2 [4289] L808_T0_S2-->L809_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_28}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 25686#L809_T0_S2 [4197] L809_T0_S2-->L810_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_curr_30) (<= v_hdr.bfsTag.pkt_v1_curr_30 256))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  AuxVars[]  AssignedVars[] 25277#L810_T0_S2 [3778] L810_T0_S2-->L811_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 25278#L811_T0_S2 [4658] L811_T0_S2-->L812_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_27 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_27))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  AuxVars[]  AssignedVars[] 25508#L812_T0_S2 [3993] L812_T0_S2-->L813_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 25456#L813_T0_S2 [3945] L813_T0_S2-->L814_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_13))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[] 24808#L814_T0_S2 [3464] L814_T0_S2-->L815_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 24809#L815_T0_S2 [3516] L815_T0_S2-->L816_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v2_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_13))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[] 24901#L816_T0_S2 [3897] L816_T0_S2-->L817_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 25411#L817_T0_S2 [4673] L817_T0_S2-->L818_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_12) (<= v_hdr.bfsTag.pkt_v3_curr_12 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 25035#L818_T0_S2 [3613] L818_T0_S2-->L819_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 25036#L819_T0_S2 [3932] L819_T0_S2-->L820_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_par_9) (<= v_hdr.bfsTag.pkt_v3_par_9 256))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[] 25368#L820_T0_S2 [3860] L820_T0_S2-->L821_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 24187#L821_T0_S2 [3141] L821_T0_S2-->L822_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v4_curr_13 256) (<= 0 v_hdr.bfsTag.pkt_v4_curr_13))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 24024#L822_T0_S2 [3076] L822_T0_S2-->L823_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 24025#L823_T0_S2 [3277] L823_T0_S2-->L824_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_11) (<= v_hdr.bfsTag.pkt_v4_par_11 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[] 24497#L824_T0_S2 [3315] L824_T0_S2-->L825_T0_S2: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 24563#L825_T0_S2 [4602] L825_T0_S2-->L826_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 24324#L826_T0_S2 [3196] L826_T0_S2-->L827_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 24325#L827_T0_S2 [3569] L827_T0_S2-->L828_T0_S2: Formula: (and (<= v_hdr.ff_tags.preamble_14 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_14))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 24970#L828_T0_S2 [4018] L828_T0_S2-->L829_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 24583#L829_T0_S2 [3327] L829_T0_S2-->L830_T0_S2: Formula: (and (<= v_hdr.ff_tags.shortest_path_12 256) (<= 0 v_hdr.ff_tags.shortest_path_12))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 24584#L830_T0_S2 [3770] L830_T0_S2-->L831_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_41}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 25263#L831_T0_S2 [3964] L831_T0_S2-->L832_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_42) (<= v_hdr.ff_tags.path_length_42 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  AuxVars[]  AssignedVars[] 25479#L832_T0_S2 [4376] L832_T0_S2-->L833_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 25712#L833_T0_S2 [4217] L833_T0_S2-->L834_T0_S2: Formula: (and (<= v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 23983#L834_T0_S2 [3061] L834_T0_S2-->L835_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 23984#L835_T0_S2 [3623] L835_T0_S2-->L836_T0_S2: Formula: (and (<= v_hdr.ff_tags.bfs_start_17 2) (<= 0 v_hdr.ff_tags.bfs_start_17))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  AuxVars[]  AssignedVars[] 24869#L836_T0_S2 [3499] L836_T0_S2-->L837_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 24870#L837_T0_S2 [4356] L837_T0_S2-->L838_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 25736#L838_T0_S2 [4242] L838_T0_S2-->L839_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_14}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 25706#L839_T0_S2 [4212] L839_T0_S2-->L840_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 25707#L840_T0_S2 [4287] L840_T0_S2-->L841_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 24285#L841_T0_S2 [3178] L841_T0_S2-->L842_T0_S2: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_13}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 24286#L842_T0_S2 [4203] L842_T0_S2-->L843_T0_S2: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_14}  AuxVars[]  AssignedVars[send_parent_0.action_run] 25389#L843_T0_S2 [3877] L843_T0_S2-->L844_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 24567#L844_T0_S2 [3318] L844_T0_S2-->L845_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 24568#L845_T0_S2 [4408] L845_T0_S2-->L846_T0_S2: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_12}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 25798#L846_T0_S2 [4324] L846_T0_S2-->L847_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 24360#L847_T0_S2 [3213] L847_T0_S2-->L848_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 24361#L848_T0_S2 [3296] L848_T0_S2-->L849_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 24530#L849_T0_S2 [3448] L849_T0_S2-->L850_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 24785#L850_T0_S2 [4509] L850_T0_S2-->L851_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 24541#L851_T0_S2 [3304] L851_T0_S2-->L852_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 24442#L852_T0_S2 [3252] L852_T0_S2-->L853_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_14}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 24443#L853_T0_S2 [3665] L853_T0_S2-->L854_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 25112#L854_T0_S2 [4529] L854_T0_S2-->L855_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 25750#L855_T0_S2 [4258] L855_T0_S2-->L856_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 24489#L856_T0_S2 [3274] L856_T0_S2-->L857_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 24490#L857_T0_S2 [4638] L857_T0_S2-->L858_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 25913#L858_T0_S2 [4549] L858_T0_S2-->L859_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 24645#L859_T0_S2 [3363] L859_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 24646#L860_T0_S2 [4085] L860_T0_S2-->L861_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 24165#L861_T0_S2 [3132] L861_T0_S2-->L862_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 24166#L862_T0_S2 [4055] L862_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 25561#havocProcedureFINAL_T0_S2 [4653] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25897#havocProcedureEXIT_T0_S2 >[5109] havocProcedureEXIT_T0_S2-->L939-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24461#L939-D214 [3258] L939-D214-->L939_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24462#L939_T0_S2 [4314] L939_T0_S2-->L939_T0_S2-D106: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25786#L939_T0_S2-D106 [4557] L939_T0_S2-D106-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23946#_parser_ParserImplENTRY_T0_S2 [4130] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D142: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25098#_parser_ParserImplENTRY_T0_S2-D142 [3657] _parser_ParserImplENTRY_T0_S2-D142-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24814#startENTRY_T0_S2 [3467] startENTRY_T0_S2-->L1059_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 23945#L1059_T0_S2 [3046] L1059_T0_S2-->L1060_T0_S2: Formula: v_hdr.bfsTag.valid_30  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 23947#L1060_T0_S2 [3595] L1060_T0_S2-->L1061_T0_S2: Formula: (= v_hdr.bfsTag.pkt_v1_curr_33 v_meta.local_metadata.pkt_curr_68)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_68, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 24308#L1061_T0_S2 [3187] L1061_T0_S2-->L1062_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_73 v_hdr.bfsTag.pkt_v1_par_30)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_73, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 24309#L1062_T0_S2 [3755] L1062_T0_S2-->L1063_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_34 v_hdr.ff_tags.bfs_start_25)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 24092#L1063_T0_S2 [3176] L1063_T0_S2-->L1063_T0_S2-D175: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24284#L1063_T0_S2-D175 [3920] L1063_T0_S2-D175-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25435#acceptFINAL_T0_S2 [4032] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24091#acceptEXIT_T0_S2 >[5044] acceptEXIT_T0_S2-->startFINAL-D304: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24093#startFINAL-D304 [3823] startFINAL-D304-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24835#startFINAL_T0_S2 [3480] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24836#startEXIT_T0_S2 >[4848] startEXIT_T0_S2-->_parser_ParserImplFINAL-D355: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25700#_parser_ParserImplFINAL-D355 [4261] _parser_ParserImplFINAL-D355-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25179#_parser_ParserImplFINAL_T0_S2 [3712] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25151#_parser_ParserImplEXIT_T0_S2 >[4880] _parser_ParserImplEXIT_T0_S2-->L940-D295: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24349#L940-D295 [3208] L940-D295-->L940_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24350#L940_T0_S2 [4255] L940_T0_S2-->L940_T0_S2-D172: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24748#L940_T0_S2-D172 [3428] L940_T0_S2-D172-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24749#verifyChecksumFINAL_T0_S2 [3606] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25030#verifyChecksumEXIT_T0_S2 >[4688] verifyChecksumEXIT_T0_S2-->L941-D283: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24197#L941-D283 [3144] L941-D283-->L941_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24001#L941_T0_S2 [3097] L941_T0_S2-->L941_T0_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24084#L941_T0_S2-D34 [3933] L941_T0_S2-D34-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25449#ingressENTRY_T0_S2 [4047] ingressENTRY_T0_S2-->L870_T0_S2: Formula: v_hdr.bfsTag.valid_22  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  AuxVars[]  AssignedVars[] 25067#L870_T0_S2 [3631] L870_T0_S2-->L877_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_start_31 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  AuxVars[]  AssignedVars[] 24576#L877_T0_S2 [3323] L877_T0_S2-->L881_T0_S2: Formula: (or (not (= v_meta.local_metadata.pkt_curr_51 0)) (not (= v_meta.local_metadata.pkt_par_52 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_51, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_51, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  AuxVars[]  AssignedVars[] 24578#L881_T0_S2 [3943] L881_T0_S2-->L882_T0_S2: Formula: (and (not (= v_standard_metadata.ingress_port_11 v_meta.local_metadata.pkt_curr_58)) (not (= v_standard_metadata.ingress_port_11 v_meta.local_metadata.pkt_par_63)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_58, standard_metadata.ingress_port=v_standard_metadata.ingress_port_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_63}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_58, standard_metadata.ingress_port=v_standard_metadata.ingress_port_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_63}  AuxVars[]  AssignedVars[] 24102#L882_T0_S2 [3880] L882_T0_S2-->L882_T0_S2-D199: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24767#L882_T0_S2-D199 [3441] L882_T0_S2-D199-->_curr_par_neq_in.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24101#_curr_par_neq_in.applyENTRY_T0_S2 [3102] _curr_par_neq_in.applyENTRY_T0_S2-->L496_T0_S2: Formula: (= v__curr_par_neq_in.action_run_17 _curr_par_neq_in.action._set_out_to_ingress_0)  InVars {_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_17}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_17}  AuxVars[]  AssignedVars[] 24103#L496_T0_S2 [3294] L496_T0_S2-->L496_T0_S2-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24526#L496_T0_S2-D61 [3938] L496_T0_S2-D61-->_set_out_to_ingress_0ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25452#_set_out_to_ingress_0ENTRY_T0_S2 [4520] _set_out_to_ingress_0ENTRY_T0_S2-->L624_T0_S2: Formula: (= v_meta.local_metadata.out_port_191 v_meta.local_metadata.out_port_190)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_191}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_190}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 25373#L624_T0_S2 [3868] L624_T0_S2-->_set_out_to_ingress_0FINAL_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_36 1)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_36}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 25374#_set_out_to_ingress_0FINAL_T0_S2 [4561] _set_out_to_ingress_0FINAL_T0_S2-->_set_out_to_ingress_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24105#_set_out_to_ingress_0EXIT_T0_S2 >[5015] _set_out_to_ingress_0EXIT_T0_S2-->L498-1-D286: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24106#L498-1-D286 [4538] L498-1-D286-->L498-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25908#L498-1_T0_S2 [4090] L498-1_T0_S2-->_curr_par_neq_in.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24783#_curr_par_neq_in.applyEXIT_T0_S2 >[4991] _curr_par_neq_in.applyEXIT_T0_S2-->L911-D289: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24784#L911-D289 [3099] L911-D289-->L911_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26031#L911_T0_S2 [4232] L911_T0_S2-->L919_T0_S2: Formula: (not (= v_meta.local_metadata.first_visit_25 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  AuxVars[]  AssignedVars[] 24587#L919_T0_S2 [3884] L919_T0_S2-->L922_T0_S2: Formula: (not (= v_meta.local_metadata.failure_visit_27 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  AuxVars[]  AssignedVars[] 25647#L922_T0_S2 [3430] L922_T0_S2-->L869_T0_S2: Formula: (or (not (= v_meta.local_metadata.first_visit_27 0)) (not (= v_meta.local_metadata.failure_visit_23 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  AuxVars[]  AssignedVars[] 24118#L869_T0_S2 [3979] L869_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25490#ingressEXIT_T0_S2 >[4857] ingressEXIT_T0_S2-->L942-D385: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24894#L942-D385 [3513] L942-D385-->L942_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24895#L942_T0_S2 [4343] L942_T0_S2-->L942_T0_S2-D160: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25810#L942_T0_S2-D160 [3347] L942_T0_S2-D160-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26093#egressFINAL_T0_S2 [3065] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25867#egressEXIT_T0_S2 >[5177] egressEXIT_T0_S2-->L943-D403: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24822#L943-D403 [3472] L943-D403-->L943_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24823#L943_T0_S2 [3312] L943_T0_S2-->L943_T0_S2-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26082#L943_T0_S2-D1 [4272] L943_T0_S2-D1-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25740#computeChecksumFINAL_T0_S2 [4247] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25741#computeChecksumEXIT_T0_S2 >[4722] computeChecksumEXIT_T0_S2-->L944-D235: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26077#L944-D235 [3510] L944-D235-->L944_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25935#L944_T0_S2 [4584] L944_T0_S2-->L946_T0_S2: Formula: (not v_forward_42)  InVars {forward=v_forward_42}  OutVars{forward=v_forward_42}  AuxVars[]  AssignedVars[] 24483#L946_T0_S2 [3270] L946_T0_S2-->L945-1_T0_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 24484#L945-1_T0_S2 [3903] L945-1_T0_S2-->L949_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_107 v_meta.local_metadata.pkt_par_45))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and .cse0 v__p4ltl_0_7)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, meta.local_metadata.out_port=v_meta.local_metadata.out_port_107}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_107, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_0] 24232#L949_T0_S2 [3154] L949_T0_S2-->L950_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_42 0))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 24233#L950_T0_S2 [4283] L950_T0_S2-->L951_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_41 0))) (or (and (not v__p4ltl_2_6) .cse0) (and v__p4ltl_2_6 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_2] 25681#L951_T0_S2 [4188] L951_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_106 0))) (or (and v__p4ltl_3_7 (not .cse0)) (and (not v__p4ltl_3_7) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_106}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_106}  AuxVars[]  AssignedVars[_p4ltl_3] 25547#mainFINAL_T0_S2 [4033] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25330#mainEXIT_T0_S2 >[5290] mainEXIT_T0_S2-->L957-1-D253: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24518#L957-1-D253 [3288] L957-1-D253-->L957-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_28 (not v__p4ltl_0_11) (not v__p4ltl_1_10) (or v__p4ltl_3_13 v__p4ltl_2_13))  InVars {_p4ltl_2=v__p4ltl_2_13, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10, hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  OutVars{_p4ltl_2=v__p4ltl_2_13, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10, hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  AuxVars[]  AssignedVars[] 24520#L957-1_accept_S5 
[2023-01-16 05:14:46,574 INFO  L754   eck$LassoCheckResult]: Loop: 24520#L957-1_accept_S5 [3785] L957-1_accept_S5-->L957_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24182#L957_accept_S5 [3148] L957_accept_S5-->L957_accept_S5-D168: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24208#L957_accept_S5-D168 [3608] L957_accept_S5-D168-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24011#mainENTRY_accept_S5 [3600] mainENTRY_accept_S5-->mainENTRY_accept_S5-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25025#mainENTRY_accept_S5-D42 [3999] mainENTRY_accept_S5-D42-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24444#havocProcedureENTRY_accept_S5 [3253] havocProcedureENTRY_accept_S5-->L782_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 24445#L782_accept_S5 [3496] L782_accept_S5-->L783_accept_S5: Formula: (not v_forward_36)  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 24867#L783_accept_S5 [3512] L783_accept_S5-->L784_accept_S5: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 24390#L784_accept_S5 [3228] L784_accept_S5-->L785_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 24391#L785_accept_S5 [4098] L785_accept_S5-->L786_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 24010#L786_accept_S5 [3072] L786_accept_S5-->L787_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 24012#L787_accept_S5 [3344] L787_accept_S5-->L788_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 24612#L788_accept_S5 [3378] L788_accept_S5-->L789_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 24653#L789_accept_S5 [3370] L789_accept_S5-->L790_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 24605#L790_accept_S5 [3342] L790_accept_S5-->L791_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 24606#L791_accept_S5 [4556] L791_accept_S5-->L792_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 25205#L792_accept_S5 [3732] L792_accept_S5-->L793_accept_S5: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 25206#L793_accept_S5 [3760] L793_accept_S5-->L794_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 24269#L794_accept_S5 [3170] L794_accept_S5-->L795_accept_S5: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 24270#L795_accept_S5 [4307] L795_accept_S5-->L796_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 25500#L796_accept_S5 [3986] L796_accept_S5-->L797_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_45 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_45}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 24225#L797_accept_S5 [3152] L797_accept_S5-->L798_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_38 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 24226#L798_accept_S5 [3992] L798_accept_S5-->L799_accept_S5: Formula: (= v_meta.local_metadata.out_port_102 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_102}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 24837#L799_accept_S5 [3481] L799_accept_S5-->L800_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 24838#L800_accept_S5 [4111] L800_accept_S5-->L801_accept_S5: Formula: (= v_meta.local_metadata.first_visit_19 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 25382#L801_accept_S5 [3874] L801_accept_S5-->L802_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_20 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 25383#L802_accept_S5 [4148] L802_accept_S5-->L803_accept_S5: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 25658#L803_accept_S5 [4612] L803_accept_S5-->L804_accept_S5: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 25348#L804_accept_S5 [3842] L804_accept_S5-->L805_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 24733#L805_accept_S5 [3418] L805_accept_S5-->L806_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 24727#L806_accept_S5 [3414] L806_accept_S5-->L807_accept_S5: Formula: (not v_hdr.bfsTag.valid_17)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 24728#L807_accept_S5 [3730] L807_accept_S5-->L808_accept_S5: Formula: (= v_emit_17 (store v_emit_18 v_hdr.bfsTag_3 false))  InVars {emit=v_emit_18, hdr.bfsTag=v_hdr.bfsTag_3}  OutVars{emit=v_emit_17, hdr.bfsTag=v_hdr.bfsTag_3}  AuxVars[]  AssignedVars[emit] 25203#L808_accept_S5 [4474] L808_accept_S5-->L809_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 25015#L809_accept_S5 [3593] L809_accept_S5-->L810_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v1_curr_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_25))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[] 25016#L810_accept_S5 [3824] L810_accept_S5-->L811_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 25099#L811_accept_S5 [3658] L811_accept_S5-->L812_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_22 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_22))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 24906#L812_accept_S5 [3519] L812_accept_S5-->L813_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 24907#L813_accept_S5 [4618] L813_accept_S5-->L814_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_10))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 24597#L814_accept_S5 [3335] L814_accept_S5-->L815_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 24598#L815_accept_S5 [4294] L815_accept_S5-->L816_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_10))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 25704#L816_accept_S5 [4211] L816_accept_S5-->L817_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 24922#L817_accept_S5 [3529] L817_accept_S5-->L818_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_13) (<= v_hdr.bfsTag.pkt_v3_curr_13 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 24923#L818_accept_S5 [4136] L818_accept_S5-->L819_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 25332#L819_accept_S5 [3826] L819_accept_S5-->L820_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v3_par_12 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_12))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 24322#L820_accept_S5 [3195] L820_accept_S5-->L821_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 24323#L821_accept_S5 [4230] L821_accept_S5-->L822_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_9) (<= v_hdr.bfsTag.pkt_v4_curr_9 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[] 25159#L822_accept_S5 [3697] L822_accept_S5-->L823_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 25160#L823_accept_S5 [3863] L823_accept_S5-->L824_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_9) (<= v_hdr.bfsTag.pkt_v4_par_9 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 25371#L824_accept_S5 [4093] L824_accept_S5-->L825_accept_S5: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 25414#L825_accept_S5 [3899] L825_accept_S5-->L826_accept_S5: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 24930#L826_accept_S5 [3534] L826_accept_S5-->L827_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 24931#L827_accept_S5 [4194] L827_accept_S5-->L828_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.preamble_10) (<= v_hdr.ff_tags.preamble_10 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 25683#L828_accept_S5 [4627] L828_accept_S5-->L829_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 24137#L829_accept_S5 [3120] L829_accept_S5-->L830_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_9) (<= v_hdr.ff_tags.shortest_path_9 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[] 24138#L830_accept_S5 [4050] L830_accept_S5-->L831_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 24312#L831_accept_S5 [3189] L831_accept_S5-->L832_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_46) (<= v_hdr.ff_tags.path_length_46 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  AuxVars[]  AssignedVars[] 24067#L832_accept_S5 [3092] L832_accept_S5-->L833_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 24068#L833_accept_S5 [3443] L833_accept_S5-->L834_accept_S5: Formula: (and (<= v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 24773#L834_accept_S5 [4147] L834_accept_S5-->L835_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 25072#L835_accept_S5 [3638] L835_accept_S5-->L836_accept_S5: Formula: (and (<= v_hdr.ff_tags.bfs_start_21 2) (<= 0 v_hdr.ff_tags.bfs_start_21))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  AuxVars[]  AssignedVars[] 24871#L836_accept_S5 [3500] L836_accept_S5-->L837_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 24872#L837_accept_S5 [4628] L837_accept_S5-->L838_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 24743#L838_accept_S5 [3426] L838_accept_S5-->L839_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_12}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 24744#L839_accept_S5 [3746] L839_accept_S5-->L840_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 24362#L840_accept_S5 [3214] L840_accept_S5-->L841_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 24013#L841_accept_S5 [3073] L841_accept_S5-->L842_accept_S5: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_14}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 24014#L842_accept_S5 [3879] L842_accept_S5-->L843_accept_S5: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_13}  AuxVars[]  AssignedVars[send_parent_0.action_run] 25390#L843_accept_S5 [4390] L843_accept_S5-->L844_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 24130#L844_accept_S5 [3115] L844_accept_S5-->L845_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 24131#L845_accept_S5 [4300] L845_accept_S5-->L846_accept_S5: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_13}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 24863#L846_accept_S5 [3494] L846_accept_S5-->L847_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 24099#L847_accept_S5 [3100] L847_accept_S5-->L848_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 24100#L848_accept_S5 [3756] L848_accept_S5-->L849_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 25246#L849_accept_S5 [4036] L849_accept_S5-->L850_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 25548#L850_accept_S5 [4434] L850_accept_S5-->L851_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 25468#L851_accept_S5 [3950] L851_accept_S5-->L852_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 24617#L852_accept_S5 [3348] L852_accept_S5-->L853_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_12}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 24618#L853_accept_S5 [3856] L853_accept_S5-->L854_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 25364#L854_accept_S5 [4373] L854_accept_S5-->L855_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 24356#L855_accept_S5 [3210] L855_accept_S5-->L856_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 24357#L856_accept_S5 [4449] L856_accept_S5-->L857_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 25565#L857_accept_S5 [4059] L857_accept_S5-->L858_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 24546#L858_accept_S5 [3306] L858_accept_S5-->L859_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 24017#L859_accept_S5 [3075] L859_accept_S5-->L860_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 24018#L860_accept_S5 [3350] L860_accept_S5-->L861_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 24624#L861_accept_S5 [4173] L861_accept_S5-->L862_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 25674#L862_accept_S5 [4605] L862_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 25781#havocProcedureFINAL_accept_S5 [4306] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25782#havocProcedureEXIT_accept_S5 >[5121] havocProcedureEXIT_accept_S5-->L939-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24246#L939-D216 [3160] L939-D216-->L939_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24247#L939_accept_S5 [4539] L939_accept_S5-->L939_accept_S5-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24507#L939_accept_S5-D108 [3283] L939_accept_S5-D108-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24073#_parser_ParserImplENTRY_accept_S5 [3834] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D144: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24072#_parser_ParserImplENTRY_accept_S5-D144 [3094] _parser_ParserImplENTRY_accept_S5-D144-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24074#startENTRY_accept_S5 [4460] startENTRY_accept_S5-->L1059_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 24902#L1059_accept_S5 [3517] L1059_accept_S5-->L1060_accept_S5: Formula: v_hdr.bfsTag.valid_29  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_29}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 24903#L1060_accept_S5 [4378] L1060_accept_S5-->L1061_accept_S5: Formula: (= v_hdr.bfsTag.pkt_v1_curr_32 v_meta.local_metadata.pkt_curr_67)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_67, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 25826#L1061_accept_S5 [4464] L1061_accept_S5-->L1062_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_72 v_hdr.bfsTag.pkt_v1_par_29)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_72, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 25641#L1062_accept_S5 [4125] L1062_accept_S5-->L1063_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_33 v_hdr.ff_tags.bfs_start_24)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 24216#L1063_accept_S5 [3988] L1063_accept_S5-->L1063_accept_S5-D177: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24287#L1063_accept_S5-D177 [3179] L1063_accept_S5-D177-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24288#acceptFINAL_accept_S5 [4545] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24215#acceptEXIT_accept_S5 >[4912] acceptEXIT_accept_S5-->startFINAL-D306: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24217#startFINAL-D306 [4524] startFINAL-D306-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24958#startFINAL_accept_S5 [3558] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24959#startEXIT_accept_S5 >[5010] startEXIT_accept_S5-->_parser_ParserImplFINAL-D357: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24989#_parser_ParserImplFINAL-D357 [3580] _parser_ParserImplFINAL-D357-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24990#_parser_ParserImplFINAL_accept_S5 [4182] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25678#_parser_ParserImplEXIT_accept_S5 >[5219] _parser_ParserImplEXIT_accept_S5-->L940-D297: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24956#L940-D297 [3557] L940-D297-->L940_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24957#L940_accept_S5 [4513] L940_accept_S5-->L940_accept_S5-D174: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25896#L940_accept_S5-D174 [4639] L940_accept_S5-D174-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25197#verifyChecksumFINAL_accept_S5 [3726] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25198#verifyChecksumEXIT_accept_S5 >[4979] verifyChecksumEXIT_accept_S5-->L941-D285: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25180#L941-D285 [3713] L941-D285-->L941_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23978#L941_accept_S5 [3371] L941_accept_S5-->L941_accept_S5-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24654#L941_accept_S5-D36 [3864] L941_accept_S5-D36-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25307#ingressENTRY_accept_S5 [3803] ingressENTRY_accept_S5-->L870_accept_S5: Formula: v_hdr.bfsTag.valid_20  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  AuxVars[]  AssignedVars[] 25156#L870_accept_S5 [3694] L870_accept_S5-->L877_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_start_29 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  AuxVars[]  AssignedVars[] 24854#L877_accept_S5 [3491] L877_accept_S5-->L881_accept_S5: Formula: (or (not (= v_meta.local_metadata.pkt_curr_57 0)) (not (= v_meta.local_metadata.pkt_par_60 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_57, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_60}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_57, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_60}  AuxVars[]  AssignedVars[] 24855#L881_accept_S5 [4240] L881_accept_S5-->L882_accept_S5: Formula: (and (not (= v_standard_metadata.ingress_port_7 v_meta.local_metadata.pkt_par_47)) (not (= v_meta.local_metadata.pkt_curr_48 v_standard_metadata.ingress_port_7)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_48, standard_metadata.ingress_port=v_standard_metadata.ingress_port_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_47}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_48, standard_metadata.ingress_port=v_standard_metadata.ingress_port_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_47}  AuxVars[]  AssignedVars[] 24480#L882_accept_S5 [3487] L882_accept_S5-->L882_accept_S5-D201: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24850#L882_accept_S5-D201 [3776] L882_accept_S5-D201-->_curr_par_neq_in.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25275#_curr_par_neq_in.applyENTRY_accept_S5 [4002] _curr_par_neq_in.applyENTRY_accept_S5-->L496_accept_S5: Formula: (= v__curr_par_neq_in.action_run_23 _curr_par_neq_in.action._set_out_to_ingress_0)  InVars {_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_23}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_23}  AuxVars[]  AssignedVars[] 24300#L496_accept_S5 [3914] L496_accept_S5-->L496_accept_S5-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25430#L496_accept_S5-D63 [4156] L496_accept_S5-D63-->_set_out_to_ingress_0ENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24829#_set_out_to_ingress_0ENTRY_accept_S5 [3477] _set_out_to_ingress_0ENTRY_accept_S5-->L624_accept_S5: Formula: (= v_meta.local_metadata.out_port_188 v_meta.local_metadata.out_port_189)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_189}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_188}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 24830#L624_accept_S5 [4249] L624_accept_S5-->_set_out_to_ingress_0FINAL_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_34 1)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_34}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 25742#_set_out_to_ingress_0FINAL_accept_S5 [4383] _set_out_to_ingress_0FINAL_accept_S5-->_set_out_to_ingress_0EXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24299#_set_out_to_ingress_0EXIT_accept_S5 >[5071] _set_out_to_ingress_0EXIT_accept_S5-->L498-1-D288: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24301#L498-1-D288 [3268] L498-1-D288-->L498-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24481#L498-1_accept_S5 [4122] L498-1_accept_S5-->_curr_par_neq_in.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25261#_curr_par_neq_in.applyEXIT_accept_S5 >[5229] _curr_par_neq_in.applyEXIT_accept_S5-->L911-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25262#L911-D291 [3705] L911-D291-->L911_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26060#L911_accept_S5 [3422] L911_accept_S5-->L919_accept_S5: Formula: (not (= v_meta.local_metadata.first_visit_23 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23}  AuxVars[]  AssignedVars[] 23979#L919_accept_S5 [3360] L919_accept_S5-->L922_accept_S5: Formula: (not (= v_meta.local_metadata.failure_visit_29 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  AuxVars[]  AssignedVars[] 24385#L922_accept_S5 [3587] L922_accept_S5-->L869_accept_S5: Formula: (or (not (= v_meta.local_metadata.failure_visit_25 0)) (not (= v_meta.local_metadata.first_visit_29 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  AuxVars[]  AssignedVars[] 25621#L869_accept_S5 [4525] L869_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25903#ingressEXIT_accept_S5 >[4827] ingressEXIT_accept_S5-->L942-D387: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26090#L942-D387 [4567] L942-D387-->L942_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26086#L942_accept_S5 [3509] L942_accept_S5-->L942_accept_S5-D162: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26087#L942_accept_S5-D162 [3929] L942_accept_S5-D162-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26088#egressFINAL_accept_S5 [4578] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26085#egressEXIT_accept_S5 >[4704] egressEXIT_accept_S5-->L943-D405: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26084#L943-D405 [3190] L943-D405-->L943_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25695#L943_accept_S5 [4202] L943_accept_S5-->L943_accept_S5-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25696#L943_accept_S5-D3 [3990] L943_accept_S5-D3-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26083#computeChecksumFINAL_accept_S5 [3233] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25846#computeChecksumEXIT_accept_S5 >[4945] computeChecksumEXIT_accept_S5-->L944-D237: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24275#L944-D237 [3172] L944-D237-->L944_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24276#L944_accept_S5 [4595] L944_accept_S5-->L946_accept_S5: Formula: (not v_forward_38)  InVars {forward=v_forward_38}  OutVars{forward=v_forward_38}  AuxVars[]  AssignedVars[] 24521#L946_accept_S5 [3289] L946_accept_S5-->L945-1_accept_S5: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 24522#L945-1_accept_S5 [3678] L945-1_accept_S5-->L949_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_109 v_meta.local_metadata.pkt_par_46))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, meta.local_metadata.out_port=v_meta.local_metadata.out_port_109}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_109, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46}  AuxVars[]  AssignedVars[_p4ltl_0] 24569#L949_accept_S5 [3319] L949_accept_S5-->L950_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_43 0))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 24570#L950_accept_S5 [3927] L950_accept_S5-->L951_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_43 0))) (or (and v__p4ltl_2_8 (not .cse0)) (and (not v__p4ltl_2_8) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_2] 24659#L951_accept_S5 [3375] L951_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_104 0))) (or (and (not .cse0) v__p4ltl_3_6) (and .cse0 (not v__p4ltl_3_6))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_104}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_104}  AuxVars[]  AssignedVars[_p4ltl_3] 24181#mainFINAL_accept_S5 [3138] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24183#mainEXIT_accept_S5 >[5277] mainEXIT_accept_S5-->L957-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25034#L957-1-D255 [3611] L957-1-D255-->L957-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_26 (or v__p4ltl_3_11 v__p4ltl_2_11))  InVars {_p4ltl_2=v__p4ltl_2_11, _p4ltl_3=v__p4ltl_3_11, hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_3=v__p4ltl_3_11, hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  AuxVars[]  AssignedVars[] 24520#L957-1_accept_S5 
[2023-01-16 05:14:46,574 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 05:14:46,575 INFO  L85        PathProgramCache]: Analyzing trace with hash 1003964482, now seen corresponding path program 1 times
[2023-01-16 05:14:46,575 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 05:14:46,575 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [300876261]
[2023-01-16 05:14:46,575 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 05:14:46,575 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 05:14:46,595 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,666 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:14:46,676 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,733 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:46,737 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,747 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 05:14:46,748 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,754 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:46,756 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,759 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 05:14:46,760 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,761 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 05:14:46,762 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,771 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 05:14:46,775 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,786 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 05:14:46,787 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,789 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:14:46,789 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,791 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 138
[2023-01-16 05:14:46,792 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,792 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 143
[2023-01-16 05:14:46,793 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,795 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 161
[2023-01-16 05:14:46,805 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,818 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:46,823 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,829 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 05:14:46,832 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,834 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:46,835 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,836 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 05:14:46,837 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,838 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 05:14:46,838 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,839 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 05:14:46,841 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,843 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 05:14:46,844 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,845 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:14:46,845 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,846 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 138
[2023-01-16 05:14:46,847 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,848 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 143
[2023-01-16 05:14:46,849 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:46,851 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 05:14:46,851 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 05:14:46,851 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [300876261]
[2023-01-16 05:14:46,851 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [300876261] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 05:14:46,852 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 05:14:46,852 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9
[2023-01-16 05:14:46,852 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [747062035]
[2023-01-16 05:14:46,852 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 05:14:46,852 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 05:14:46,852 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 05:14:46,853 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants.
[2023-01-16 05:14:46,853 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=25, Invalid=47, Unknown=0, NotChecked=0, Total=72
[2023-01-16 05:14:46,853 INFO  L87              Difference]: Start difference. First operand 2413 states and 2691 transitions. cyclomatic complexity: 281 Second operand  has 9 states, 9 states have (on average 30.444444444444443) internal successors, (274), 3 states have internal predecessors, (274), 2 states have call successors, (23), 7 states have call predecessors, (23), 3 states have return successors, (22), 3 states have call predecessors, (22), 2 states have call successors, (22)
[2023-01-16 05:14:52,883 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 05:14:52,883 INFO  L93              Difference]: Finished difference Result 2964 states and 3423 transitions.
[2023-01-16 05:14:52,884 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 18 states. 
[2023-01-16 05:14:52,884 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2964 states and 3423 transitions.
[2023-01-16 05:14:52,892 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 05:14:52,902 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2964 states to 2964 states and 3423 transitions.
[2023-01-16 05:14:52,902 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 987
[2023-01-16 05:14:52,903 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 987
[2023-01-16 05:14:52,903 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2964 states and 3423 transitions.
[2023-01-16 05:14:52,906 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 05:14:52,906 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2964 states and 3423 transitions.
[2023-01-16 05:14:52,908 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2964 states and 3423 transitions.
[2023-01-16 05:14:52,927 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2964 to 2422.
[2023-01-16 05:14:52,928 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 2422 states, 1776 states have (on average 1.1497747747747749) internal successors, (2042), 1803 states have internal predecessors, (2042), 301 states have call successors, (301), 301 states have call predecessors, (301), 345 states have return successors, (357), 318 states have call predecessors, (357), 300 states have call successors, (357)
[2023-01-16 05:14:52,930 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 2422 states to 2422 states and 2700 transitions.
[2023-01-16 05:14:52,930 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 2422 states and 2700 transitions.
[2023-01-16 05:14:52,930 INFO  L399   stractBuchiCegarLoop]: Abstraction has 2422 states and 2700 transitions.
[2023-01-16 05:14:52,930 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 6 ============
[2023-01-16 05:14:52,930 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 2422 states and 2700 transitions.
[2023-01-16 05:14:52,932 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 05:14:52,932 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 05:14:52,932 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 05:14:52,933 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:14:52,933 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:14:52,935 INFO  L752   eck$LassoCheckResult]: Stem: 30269#ULTIMATE.startENTRY_NONWA [3934] ULTIMATE.startENTRY_NONWA-->L957-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30988#L957-1_T1_init [3536] L957-1_T1_init-->L957_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30235#L957_T1_init [4354] L957_T1_init-->L957_T1_init-D167: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31820#L957_T1_init-D167 [4292] L957_T1_init-D167-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30067#mainENTRY_T1_init [4580] mainENTRY_T1_init-->mainENTRY_T1_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30798#mainENTRY_T1_init-D41 [3425] mainENTRY_T1_init-D41-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30528#havocProcedureENTRY_T1_init [3262] havocProcedureENTRY_T1_init-->L782_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 30529#L782_T1_init [3297] L782_T1_init-->L783_T1_init: Formula: (not v_forward_37)  InVars {}  OutVars{forward=v_forward_37}  AuxVars[]  AssignedVars[forward] 30374#L783_T1_init [3188] L783_T1_init-->L784_T1_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 30375#L784_T1_init [3555] L784_T1_init-->L785_T1_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 30786#L785_T1_init [3417] L785_T1_init-->L786_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 30240#L786_T1_init [3136] L786_T1_init-->L787_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 30241#L787_T1_init [4161] L787_T1_init-->L788_T1_init: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 30763#L788_T1_init [3402] L788_T1_init-->L789_T1_init: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 30764#L789_T1_init [4341] L789_T1_init-->L790_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 30563#L790_T1_init [3280] L790_T1_init-->L791_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 30534#L791_T1_init [3266] L791_T1_init-->L792_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 30535#L792_T1_init [4681] L792_T1_init-->L793_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 31491#L793_T1_init [3923] L793_T1_init-->L794_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 31237#L794_T1_init [3717] L794_T1_init-->L795_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 31238#L795_T1_init [4068] L795_T1_init-->L796_T1_init: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 31630#L796_T1_init [4473] L796_T1_init-->L797_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_47 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_47}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 31419#L797_T1_init [3862] L797_T1_init-->L798_T1_init: Formula: (= v_meta.local_metadata.pkt_par_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 31420#L798_T1_init [3888] L798_T1_init-->L799_T1_init: Formula: (= v_meta.local_metadata.out_port_101 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_101}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 31455#L799_T1_init [4063] L799_T1_init-->L800_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 31460#L800_T1_init [3894] L800_T1_init-->L801_T1_init: Formula: (= v_meta.local_metadata.first_visit_21 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 30480#L801_T1_init [3240] L801_T1_init-->L802_T1_init: Formula: (= v_meta.local_metadata.failure_visit_19 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 30481#L802_T1_init [3660] L802_T1_init-->L803_T1_init: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 31148#L803_T1_init [4429] L803_T1_init-->L804_T1_init: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 31906#L804_T1_init [4500] L804_T1_init-->L805_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 30511#L805_T1_init [3254] L805_T1_init-->L806_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 30512#L806_T1_init [4601] L806_T1_init-->L807_T1_init: Formula: (not v_hdr.bfsTag.valid_16)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 30929#L807_T1_init [3502] L807_T1_init-->L808_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.bfsTag_4 false))  InVars {emit=v_emit_20, hdr.bfsTag=v_hdr.bfsTag_4}  OutVars{emit=v_emit_19, hdr.bfsTag=v_hdr.bfsTag_4}  AuxVars[]  AssignedVars[emit] 30930#L808_T1_init [4189] L808_T1_init-->L809_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 31735#L809_T1_init [4227] L809_T1_init-->L810_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_curr_26) (<= v_hdr.bfsTag.pkt_v1_curr_26 256))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  AuxVars[]  AssignedVars[] 31363#L810_T1_init [3809] L810_T1_init-->L811_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 31364#L811_T1_init [4239] L811_T1_init-->L812_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_25))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[] 31765#L812_T1_init [4222] L812_T1_init-->L813_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 31766#L813_T1_init [4554] L813_T1_init-->L814_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_11 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_11))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 30821#L814_T1_init [3439] L814_T1_init-->L815_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 30066#L815_T1_init [3069] L815_T1_init-->L816_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_par_12) (<= v_hdr.bfsTag.pkt_v2_par_12 256))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 30068#L816_T1_init [4604] L816_T1_init-->L817_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 31163#L817_T1_init [3668] L817_T1_init-->L818_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v3_curr_9 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_9))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 31164#L818_T1_init [3672] L818_T1_init-->L819_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 30108#L819_T1_init [3086] L819_T1_init-->L820_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v3_par_14 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_14))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[] 30109#L820_T1_init [4338] L820_T1_init-->L821_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 30204#L821_T1_init [3122] L821_T1_init-->L822_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_10) (<= v_hdr.bfsTag.pkt_v4_curr_10 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 30205#L822_T1_init [4370] L822_T1_init-->L823_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 31714#L823_T1_init [4152] L823_T1_init-->L824_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v4_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v4_par_13))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 31715#L824_T1_init [4571] L824_T1_init-->L825_T1_init: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 30842#L825_T1_init [3451] L825_T1_init-->L826_T1_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 30670#L826_T1_init [3346] L826_T1_init-->L827_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 30532#L827_T1_init [3265] L827_T1_init-->L828_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.preamble_13) (<= v_hdr.ff_tags.preamble_13 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[] 30533#L828_T1_init [4140] L828_T1_init-->L829_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 31157#L829_T1_init [3664] L829_T1_init-->L830_T1_init: Formula: (and (<= v_hdr.ff_tags.shortest_path_10 256) (<= 0 v_hdr.ff_tags.shortest_path_10))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 31158#L830_T1_init [4419] L830_T1_init-->L831_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 31315#L831_T1_init [3771] L831_T1_init-->L832_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_44) (<= v_hdr.ff_tags.path_length_44 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  AuxVars[]  AssignedVars[] 31316#L832_T1_init [4636] L832_T1_init-->L833_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 31226#L833_T1_init [3709] L833_T1_init-->L834_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (<= v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 30444#L834_T1_init [3223] L834_T1_init-->L835_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 30077#L835_T1_init [3074] L835_T1_init-->L836_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.bfs_start_22) (<= v_hdr.ff_tags.bfs_start_22 2))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  AuxVars[]  AssignedVars[] 30078#L836_T1_init [4632] L836_T1_init-->L837_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 31725#L837_T1_init [4171] L837_T1_init-->L838_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 31503#L838_T1_init [3939] L838_T1_init-->L839_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 31504#L839_T1_init [4064] L839_T1_init-->L840_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 30392#L840_T1_init [3198] L840_T1_init-->L841_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 30393#L841_T1_init [3833] L841_T1_init-->L842_T1_init: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_12}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 31388#L842_T1_init [4428] L842_T1_init-->L843_T1_init: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_12}  AuxVars[]  AssignedVars[send_parent_0.action_run] 30296#L843_T1_init [3155] L843_T1_init-->L844_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 30297#L844_T1_init [3737] L844_T1_init-->L845_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 31268#L845_T1_init [4086] L845_T1_init-->L846_T1_init: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_14}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 31471#L846_T1_init [3904] L846_T1_init-->L847_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 30726#L847_T1_init [3381] L847_T1_init-->L848_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 30727#L848_T1_init [4071] L848_T1_init-->L849_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 31372#L849_T1_init [3816] L849_T1_init-->L850_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 31373#L850_T1_init [3881] L850_T1_init-->L851_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 31447#L851_T1_init [4647] L851_T1_init-->L852_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 31988#L852_T1_init [4599] L852_T1_init-->L853_T1_init: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_13}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 31989#L853_T1_init [4622] L853_T1_init-->L854_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 30758#L854_T1_init [3400] L854_T1_init-->L855_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 30759#L855_T1_init [4044] L855_T1_init-->L856_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 31192#L856_T1_init [3686] L856_T1_init-->L857_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 31193#L857_T1_init [4344] L857_T1_init-->L858_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 31862#L858_T1_init [4558] L858_T1_init-->L859_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 31147#L859_T1_init [3659] L859_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 30551#L860_T1_init [3275] L860_T1_init-->L861_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 30552#L861_T1_init [4121] L861_T1_init-->L862_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 30887#L862_T1_init [3478] L862_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 30888#havocProcedureFINAL_T1_init [4671] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30122#havocProcedureEXIT_T1_init >[4808] havocProcedureEXIT_T1_init-->L939-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30123#L939-D215 [4336] L939-D215-->L939_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30570#L939_T1_init [4004] L939_T1_init-->L939_T1_init-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31568#L939_T1_init-D107 [4077] L939_T1_init-D107-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30292#_parser_ParserImplENTRY_T1_init [3285] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D143: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30571#_parser_ParserImplENTRY_T1_init-D143 [3508] _parser_ParserImplENTRY_T1_init-D143-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30889#startENTRY_T1_init [3479] startENTRY_T1_init-->L1059_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 30890#L1059_T1_init [4469] L1059_T1_init-->L1060_T1_init: Formula: v_hdr.bfsTag.valid_31  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_31}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 31706#L1060_T1_init [4141] L1060_T1_init-->L1061_T1_init: Formula: (= v_hdr.bfsTag.pkt_v1_curr_31 v_meta.local_metadata.pkt_curr_66)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_66, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 30291#L1061_T1_init [3153] L1061_T1_init-->L1062_T1_init: Formula: (= v_meta.local_metadata.pkt_par_71 v_hdr.bfsTag.pkt_v1_par_28)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_71, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 30293#L1062_T1_init [3745] L1062_T1_init-->L1063_T1_init: Formula: (= v_meta.local_metadata.pkt_start_32 v_hdr.ff_tags.bfs_start_23)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 30328#L1063_T1_init [4187] L1063_T1_init-->L1063_T1_init-D176: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31642#L1063_T1_init-D176 [4079] L1063_T1_init-D176-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30327#acceptFINAL_T1_init [3168] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30329#acceptEXIT_T1_init >[4861] acceptEXIT_T1_init-->startFINAL-D305: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31160#startFINAL-D305 [4501] startFINAL-D305-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30991#startFINAL_T1_init [3540] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30992#startEXIT_T1_init >[4988] startEXIT_T1_init-->_parser_ParserImplFINAL-D356: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30636#_parser_ParserImplFINAL-D356 [3324] _parser_ParserImplFINAL-D356-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30637#_parser_ParserImplFINAL_T1_init [4278] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31679#_parser_ParserImplEXIT_T1_init >[4805] _parser_ParserImplEXIT_T1_init-->L940-D296: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30558#L940-D296 [3279] L940-D296-->L940_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30487#L940_T1_init [4512] L940_T1_init-->L940_T1_init-D173: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31934#L940_T1_init-D173 [4486] L940_T1_init-D173-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30486#verifyChecksumFINAL_T1_init [3243] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30488#verifyChecksumEXIT_T1_init >[5016] verifyChecksumEXIT_T1_init-->L941-D284: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31060#L941-D284 [3591] L941-D284-->L941_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30004#L941_T1_init [3989] L941_T1_init-->L941_T1_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31552#L941_T1_init-D35 [4641] L941_T1_init-D35-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31881#ingressENTRY_T1_init [4381] ingressENTRY_T1_init-->L870_T1_init: Formula: v_hdr.bfsTag.valid_18  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_18}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_18}  AuxVars[]  AssignedVars[] 31882#L870_T1_init [4570] L870_T1_init-->L877_T1_init: Formula: (not (= v_meta.local_metadata.pkt_start_27 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  AuxVars[]  AssignedVars[] 30753#L877_T1_init [3396] L877_T1_init-->L878_T1_init: Formula: (and (= v_meta.local_metadata.pkt_curr_54 0) (= v_meta.local_metadata.pkt_par_57 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_54, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_57}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_54, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_57}  AuxVars[]  AssignedVars[] 30194#L878_T1_init [4094] L878_T1_init-->L878_T1_init-D98: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31280#L878_T1_init-D98 [3743] L878_T1_init-D98-->_curr_par_eq_zero.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30342#_curr_par_eq_zero.applyENTRY_T1_init [3174] _curr_par_eq_zero.applyENTRY_T1_init-->L484_T1_init: Formula: (= _curr_par_eq_zero.action._set_par_to_ingress_0 v__curr_par_eq_zero.action_run_21)  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_21}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_21}  AuxVars[]  AssignedVars[] 30343#L484_T1_init [4444] L484_T1_init-->L484_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31914#L484_T1_init-D56 [4451] L484_T1_init-D56-->_set_par_to_ingress_0ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31293#_set_par_to_ingress_0ENTRY_T1_init [3752] _set_par_to_ingress_0ENTRY_T1_init-->L632_T1_init: Formula: (= (mod v_standard_metadata.ingress_port_17 256) v_meta.local_metadata.pkt_par_82)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_17}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_82, standard_metadata.ingress_port=v_standard_metadata.ingress_port_17}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 31294#L632_T1_init [4124] L632_T1_init-->L633_T1_init: Formula: (= v_meta.local_metadata.pkt_par_81 v_hdr.bfsTag.pkt_v1_par_33)  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_81}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_81, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_33}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 31572#L633_T1_init [4008] L633_T1_init-->L634_T1_init: Formula: (= (mod v_standard_metadata.ingress_port_15 256) v_meta.local_metadata.out_port_180)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15, meta.local_metadata.out_port=v_meta.local_metadata.out_port_180}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 31571#L634_T1_init [4007] L634_T1_init-->_set_par_to_ingress_0FINAL_T1_init: Formula: (= v_meta.local_metadata.first_visit_35 1)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_35}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 31020#_set_par_to_ingress_0FINAL_T1_init [3565] _set_par_to_ingress_0FINAL_T1_init-->_set_par_to_ingress_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31021#_set_par_to_ingress_0EXIT_T1_init >[4889] _set_par_to_ingress_0EXIT_T1_init-->L486-1-D395: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30648#L486-1-D395 [3332] L486-1-D395-->L486-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30649#L486-1_T1_init [4065] L486-1_T1_init-->_curr_par_eq_zero.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32060#_curr_par_eq_zero.applyEXIT_T1_init >[4907] _curr_par_eq_zero.applyEXIT_T1_init-->L911-D260: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32059#L911-D260 [3293] L911-D260-->L911_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32054#L911_T1_init [3048] L911_T1_init-->L919_T1_init: Formula: (not (= v_meta.local_metadata.first_visit_31 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31}  AuxVars[]  AssignedVars[] 30629#L919_T1_init [4438] L919_T1_init-->L922_T1_init: Formula: (not (= v_meta.local_metadata.failure_visit_31 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  AuxVars[]  AssignedVars[] 32339#L922_T1_init [4150] L922_T1_init-->L869_T1_init: Formula: (or (not (= v_meta.local_metadata.first_visit_33 0)) (not (= v_meta.local_metadata.failure_visit_33 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  AuxVars[]  AssignedVars[] 30283#L869_T1_init [3839] L869_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30855#ingressEXIT_T1_init >[4914] ingressEXIT_T1_init-->L942-D386: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30323#L942-D386 [3164] L942-D386-->L942_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30324#L942_T1_init [3911] L942_T1_init-->L942_T1_init-D161: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31480#L942_T1_init-D161 [3983] L942_T1_init-D161-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31547#egressFINAL_T1_init [4198] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31741#egressEXIT_T1_init >[4944] egressEXIT_T1_init-->L943-D404: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31562#L943-D404 [3998] L943-D404-->L943_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30234#L943_T1_init [3135] L943_T1_init-->L943_T1_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30236#L943_T1_init-D2 [3259] L943_T1_init-D2-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30523#computeChecksumFINAL_T1_init [3702] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31217#computeChecksumEXIT_T1_init >[4734] computeChecksumEXIT_T1_init-->L944-D236: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30686#L944-D236 [3352] L944-D236-->L944_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30687#L944_T1_init [4349] L944_T1_init-->L946_T1_init: Formula: (not v_forward_40)  InVars {forward=v_forward_40}  OutVars{forward=v_forward_40}  AuxVars[]  AssignedVars[] 31184#L946_T1_init [3680] L946_T1_init-->L945-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 31046#L945-1_T1_init [3582] L945-1_T1_init-->L949_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_105 v_meta.local_metadata.pkt_par_44))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, meta.local_metadata.out_port=v_meta.local_metadata.out_port_105}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_105, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_0] 30590#L949_T1_init [3299] L949_T1_init-->L950_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_44 0))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 30591#L950_T1_init [3461] L950_T1_init-->L951_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and (not v__p4ltl_2_7) .cse0) (and v__p4ltl_2_7 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 30861#L951_T1_init [3739] L951_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_108 0))) (or (and v__p4ltl_3_8 (not .cse0)) (and (not v__p4ltl_3_8) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_108}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_108}  AuxVars[]  AssignedVars[_p4ltl_3] 31165#mainFINAL_T1_init [3669] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31166#mainEXIT_T1_init >[4935] mainEXIT_T1_init-->L957-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30995#L957-1-D254 [3544] L957-1-D254-->L957-1_T0_S2: Formula: (and v__p4ltl_1_9 v_hdr.bfsTag.valid_25 (not v__p4ltl_0_9) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  AuxVars[]  AssignedVars[] 30576#L957-1_T0_S2 [3309] L957-1_T0_S2-->L957_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30147#L957_T0_S2 [4264] L957_T0_S2-->L957_T0_S2-D166: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31295#L957_T0_S2-D166 [3753] L957_T0_S2-D166-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30001#mainENTRY_T0_S2 [3937] mainENTRY_T0_S2-->mainENTRY_T0_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31501#mainENTRY_T0_S2-D40 [4518] mainENTRY_T0_S2-D40-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31761#havocProcedureENTRY_T0_S2 [4219] havocProcedureENTRY_T0_S2-->L782_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 31199#L782_T0_S2 [3688] L782_T0_S2-->L783_T0_S2: Formula: (not v_forward_35)  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 31200#L783_T0_S2 [4420] L783_T0_S2-->L784_T0_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 30850#L784_T0_S2 [3454] L784_T0_S2-->L785_T0_S2: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 30010#L785_T0_S2 [3050] L785_T0_S2-->L786_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 30011#L786_T0_S2 [4657] L786_T0_S2-->L787_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 32005#L787_T0_S2 [4626] L787_T0_S2-->L788_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 32006#L788_T0_S2 [4666] L788_T0_S2-->L789_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 31215#L789_T0_S2 [3700] L789_T0_S2-->L790_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 31216#L790_T0_S2 [3885] L790_T0_S2-->L791_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 31450#L791_T0_S2 [4483] L791_T0_S2-->L792_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 30202#L792_T0_S2 [3119] L792_T0_S2-->L793_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 30203#L793_T0_S2 [3847] L793_T0_S2-->L794_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 31405#L794_T0_S2 [3854] L794_T0_S2-->L795_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 31413#L795_T0_S2 [4498] L795_T0_S2-->L796_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 31744#L796_T0_S2 [4201] L796_T0_S2-->L797_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_46 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_46}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 31745#L797_T0_S2 [4494] L797_T0_S2-->L798_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 31597#L798_T0_S2 [4031] L798_T0_S2-->L799_T0_S2: Formula: (= v_meta.local_metadata.out_port_103 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 30437#L799_T0_S2 [3221] L799_T0_S2-->L800_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 30438#L800_T0_S2 [4139] L800_T0_S2-->L801_T0_S2: Formula: (= v_meta.local_metadata.first_visit_20 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 30553#L801_T0_S2 [3276] L801_T0_S2-->L802_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_21 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 30554#L802_T0_S2 [3954] L802_T0_S2-->L803_T0_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 30461#L803_T0_S2 [3232] L803_T0_S2-->L804_T0_S2: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 30462#L804_T0_S2 [3290] L804_T0_S2-->L805_T0_S2: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 30000#L805_T0_S2 [3044] L805_T0_S2-->L806_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 30002#L806_T0_S2 [4320] L806_T0_S2-->L807_T0_S2: Formula: (not v_hdr.bfsTag.valid_15)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 31646#L807_T0_S2 [4084] L807_T0_S2-->L808_T0_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.bfsTag_2 false))  InVars {emit=v_emit_14, hdr.bfsTag=v_hdr.bfsTag_2}  OutVars{emit=v_emit_13, hdr.bfsTag=v_hdr.bfsTag_2}  AuxVars[]  AssignedVars[emit] 31647#L808_T0_S2 [4289] L808_T0_S2-->L809_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_28}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 31739#L809_T0_S2 [4197] L809_T0_S2-->L810_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_curr_30) (<= v_hdr.bfsTag.pkt_v1_curr_30 256))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  AuxVars[]  AssignedVars[] 31327#L810_T0_S2 [3778] L810_T0_S2-->L811_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 31328#L811_T0_S2 [4658] L811_T0_S2-->L812_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_27 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_27))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  AuxVars[]  AssignedVars[] 31560#L812_T0_S2 [3993] L812_T0_S2-->L813_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 31506#L813_T0_S2 [3945] L813_T0_S2-->L814_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_13))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[] 30863#L814_T0_S2 [3464] L814_T0_S2-->L815_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 30864#L815_T0_S2 [3516] L815_T0_S2-->L816_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v2_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_13))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[] 30954#L816_T0_S2 [3897] L816_T0_S2-->L817_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 31463#L817_T0_S2 [4673] L817_T0_S2-->L818_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_12) (<= v_hdr.bfsTag.pkt_v3_curr_12 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 31083#L818_T0_S2 [3613] L818_T0_S2-->L819_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 31084#L819_T0_S2 [3932] L819_T0_S2-->L820_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_par_9) (<= v_hdr.bfsTag.pkt_v3_par_9 256))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[] 31418#L820_T0_S2 [3860] L820_T0_S2-->L821_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 30254#L821_T0_S2 [3141] L821_T0_S2-->L822_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v4_curr_13 256) (<= 0 v_hdr.bfsTag.pkt_v4_curr_13))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 30088#L822_T0_S2 [3076] L822_T0_S2-->L823_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 30089#L823_T0_S2 [3277] L823_T0_S2-->L824_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_11) (<= v_hdr.bfsTag.pkt_v4_par_11 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[] 30555#L824_T0_S2 [3315] L824_T0_S2-->L825_T0_S2: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 30620#L825_T0_S2 [4602] L825_T0_S2-->L826_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 30388#L826_T0_S2 [3196] L826_T0_S2-->L827_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 30389#L827_T0_S2 [3569] L827_T0_S2-->L828_T0_S2: Formula: (and (<= v_hdr.ff_tags.preamble_14 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_14))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 31025#L828_T0_S2 [4018] L828_T0_S2-->L829_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 30640#L829_T0_S2 [3327] L829_T0_S2-->L830_T0_S2: Formula: (and (<= v_hdr.ff_tags.shortest_path_12 256) (<= 0 v_hdr.ff_tags.shortest_path_12))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 30641#L830_T0_S2 [3770] L830_T0_S2-->L831_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_41}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 31313#L831_T0_S2 [3964] L831_T0_S2-->L832_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_42) (<= v_hdr.ff_tags.path_length_42 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  AuxVars[]  AssignedVars[] 31530#L832_T0_S2 [4376] L832_T0_S2-->L833_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 31757#L833_T0_S2 [4217] L833_T0_S2-->L834_T0_S2: Formula: (and (<= v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 30050#L834_T0_S2 [3061] L834_T0_S2-->L835_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 30051#L835_T0_S2 [3623] L835_T0_S2-->L836_T0_S2: Formula: (and (<= v_hdr.ff_tags.bfs_start_17 2) (<= 0 v_hdr.ff_tags.bfs_start_17))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  AuxVars[]  AssignedVars[] 30926#L836_T0_S2 [3499] L836_T0_S2-->L837_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 30927#L837_T0_S2 [4356] L837_T0_S2-->L838_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 31784#L838_T0_S2 [4242] L838_T0_S2-->L839_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_14}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 31753#L839_T0_S2 [4212] L839_T0_S2-->L840_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 31754#L840_T0_S2 [4287] L840_T0_S2-->L841_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 30351#L841_T0_S2 [3178] L841_T0_S2-->L842_T0_S2: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_13}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 30352#L842_T0_S2 [4203] L842_T0_S2-->L843_T0_S2: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_14}  AuxVars[]  AssignedVars[send_parent_0.action_run] 31440#L843_T0_S2 [3877] L843_T0_S2-->L844_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 30624#L844_T0_S2 [3318] L844_T0_S2-->L845_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 30625#L845_T0_S2 [4408] L845_T0_S2-->L846_T0_S2: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_12}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 31850#L846_T0_S2 [4324] L846_T0_S2-->L847_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 30421#L847_T0_S2 [3213] L847_T0_S2-->L848_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 30422#L848_T0_S2 [3296] L848_T0_S2-->L849_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 30587#L849_T0_S2 [3448] L849_T0_S2-->L850_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 30840#L850_T0_S2 [4509] L850_T0_S2-->L851_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 30601#L851_T0_S2 [3304] L851_T0_S2-->L852_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 30503#L852_T0_S2 [3252] L852_T0_S2-->L853_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_14}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 30504#L853_T0_S2 [3665] L853_T0_S2-->L854_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 31159#L854_T0_S2 [4529] L854_T0_S2-->L855_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 31799#L855_T0_S2 [4258] L855_T0_S2-->L856_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 30547#L856_T0_S2 [3274] L856_T0_S2-->L857_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 30548#L857_T0_S2 [4638] L857_T0_S2-->L858_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 31962#L858_T0_S2 [4549] L858_T0_S2-->L859_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 30702#L859_T0_S2 [3363] L859_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 30703#L860_T0_S2 [4085] L860_T0_S2-->L861_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 30229#L861_T0_S2 [3132] L861_T0_S2-->L862_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 30230#L862_T0_S2 [4055] L862_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 31613#havocProcedureFINAL_T0_S2 [4653] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31948#havocProcedureEXIT_T0_S2 >[5109] havocProcedureEXIT_T0_S2-->L939-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30521#L939-D214 [3258] L939-D214-->L939_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30522#L939_T0_S2 [4314] L939_T0_S2-->L939_T0_S2-D106: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31838#L939_T0_S2-D106 [4557] L939_T0_S2-D106-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30007#_parser_ParserImplENTRY_T0_S2 [4130] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D142: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31146#_parser_ParserImplENTRY_T0_S2-D142 [3657] _parser_ParserImplENTRY_T0_S2-D142-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30870#startENTRY_T0_S2 [3467] startENTRY_T0_S2-->L1059_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 30006#L1059_T0_S2 [3046] L1059_T0_S2-->L1060_T0_S2: Formula: v_hdr.bfsTag.valid_30  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 30008#L1060_T0_S2 [3595] L1060_T0_S2-->L1061_T0_S2: Formula: (= v_hdr.bfsTag.pkt_v1_curr_33 v_meta.local_metadata.pkt_curr_68)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_68, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 30372#L1061_T0_S2 [3187] L1061_T0_S2-->L1062_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_73 v_hdr.bfsTag.pkt_v1_par_30)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_73, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 30373#L1062_T0_S2 [3755] L1062_T0_S2-->L1063_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_34 v_hdr.ff_tags.bfs_start_25)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 30156#L1063_T0_S2 [3176] L1063_T0_S2-->L1063_T0_S2-D175: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30348#L1063_T0_S2-D175 [3920] L1063_T0_S2-D175-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31486#acceptFINAL_T0_S2 [4032] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30155#acceptEXIT_T0_S2 >[5044] acceptEXIT_T0_S2-->startFINAL-D304: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30157#startFINAL-D304 [3823] startFINAL-D304-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30891#startFINAL_T0_S2 [3480] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30892#startEXIT_T0_S2 >[4848] startEXIT_T0_S2-->_parser_ParserImplFINAL-D355: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31748#_parser_ParserImplFINAL-D355 [4261] _parser_ParserImplFINAL-D355-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31230#_parser_ParserImplFINAL_T0_S2 [3712] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31201#_parser_ParserImplEXIT_T0_S2 >[4880] _parser_ParserImplEXIT_T0_S2-->L940-D295: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30410#L940-D295 [3208] L940-D295-->L940_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30411#L940_T0_S2 [4255] L940_T0_S2-->L940_T0_S2-D172: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30804#L940_T0_S2-D172 [3428] L940_T0_S2-D172-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30805#verifyChecksumFINAL_T0_S2 [3606] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31078#verifyChecksumEXIT_T0_S2 >[4688] verifyChecksumEXIT_T0_S2-->L941-D283: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30262#L941-D283 [3144] L941-D283-->L941_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30063#L941_T0_S2 [3097] L941_T0_S2-->L941_T0_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30148#L941_T0_S2-D34 [3933] L941_T0_S2-D34-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31499#ingressENTRY_T0_S2 [4047] ingressENTRY_T0_S2-->L870_T0_S2: Formula: v_hdr.bfsTag.valid_22  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  AuxVars[]  AssignedVars[] 31116#L870_T0_S2 [3631] L870_T0_S2-->L877_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_start_31 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  AuxVars[]  AssignedVars[] 30633#L877_T0_S2 [3322] L877_T0_S2-->L878_T0_S2: Formula: (and (= v_meta.local_metadata.pkt_curr_50 0) (= v_meta.local_metadata.pkt_par_51 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_50, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_50, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  AuxVars[]  AssignedVars[] 30634#L878_T0_S2 [4519] L878_T0_S2-->L878_T0_S2-D97: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30662#L878_T0_S2-D97 [3341] L878_T0_S2-D97-->_curr_par_eq_zero.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30663#_curr_par_eq_zero.applyENTRY_T0_S2 [3889] _curr_par_eq_zero.applyENTRY_T0_S2-->L484_T0_S2: Formula: (= _curr_par_eq_zero.action._set_par_to_ingress_0 v__curr_par_eq_zero.action_run_25)  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_25}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_25}  AuxVars[]  AssignedVars[] 30316#L484_T0_S2 [4591] L484_T0_S2-->L484_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31523#L484_T0_S2-D55 [3953] L484_T0_S2-D55-->_set_par_to_ingress_0ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31524#_set_par_to_ingress_0ENTRY_T0_S2 [4535] _set_par_to_ingress_0ENTRY_T0_S2-->L632_T0_S2: Formula: (= (mod v_standard_metadata.ingress_port_14 256) v_meta.local_metadata.pkt_par_78)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_78, standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 31040#L632_T0_S2 [3577] L632_T0_S2-->L633_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_77 v_hdr.bfsTag.pkt_v1_par_31)  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_77}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_77, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_31}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 31041#L633_T0_S2 [4416] L633_T0_S2-->L634_T0_S2: Formula: (= v_meta.local_metadata.out_port_181 (mod v_standard_metadata.ingress_port_18 256))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.local_metadata.out_port=v_meta.local_metadata.out_port_181}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 30691#L634_T0_S2 [3356] L634_T0_S2-->_set_par_to_ingress_0FINAL_T0_S2: Formula: (= v_meta.local_metadata.first_visit_36 1)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_36}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 30692#_set_par_to_ingress_0FINAL_T0_S2 [4555] _set_par_to_ingress_0FINAL_T0_S2-->_set_par_to_ingress_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30315#_set_par_to_ingress_0EXIT_T0_S2 >[5162] _set_par_to_ingress_0EXIT_T0_S2-->L486-1-D394: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30317#L486-1-D394 [3748] L486-1-D394-->L486-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31289#L486-1_T0_S2 [4459] L486-1_T0_S2-->_curr_par_eq_zero.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32041#_curr_par_eq_zero.applyEXIT_T0_S2 >[4974] _curr_par_eq_zero.applyEXIT_T0_S2-->L911-D259: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32040#L911-D259 [4566] L911-D259-->L911_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32039#L911_T0_S2 [4232] L911_T0_S2-->L919_T0_S2: Formula: (not (= v_meta.local_metadata.first_visit_25 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  AuxVars[]  AssignedVars[] 30644#L919_T0_S2 [3884] L919_T0_S2-->L922_T0_S2: Formula: (not (= v_meta.local_metadata.failure_visit_27 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  AuxVars[]  AssignedVars[] 32421#L922_T0_S2 [3430] L922_T0_S2-->L869_T0_S2: Formula: (or (not (= v_meta.local_metadata.first_visit_27 0)) (not (= v_meta.local_metadata.failure_visit_23 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  AuxVars[]  AssignedVars[] 30180#L869_T0_S2 [3979] L869_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31541#ingressEXIT_T0_S2 >[4857] ingressEXIT_T0_S2-->L942-D385: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30949#L942-D385 [3513] L942-D385-->L942_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30057#L942_T0_S2 [4343] L942_T0_S2-->L942_T0_S2-D160: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30673#L942_T0_S2-D160 [3347] L942_T0_S2-D160-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30056#egressFINAL_T0_S2 [3065] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30058#egressEXIT_T0_S2 >[5177] egressEXIT_T0_S2-->L943-D403: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30878#L943-D403 [3472] L943-D403-->L943_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30612#L943_T0_S2 [3312] L943_T0_S2-->L943_T0_S2-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30613#L943_T0_S2-D1 [4272] L943_T0_S2-D1-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31788#computeChecksumFINAL_T0_S2 [4247] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30865#computeChecksumEXIT_T0_S2 >[4722] computeChecksumEXIT_T0_S2-->L944-D235: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30866#L944-D235 [3510] L944-D235-->L944_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30944#L944_T0_S2 [4584] L944_T0_S2-->L946_T0_S2: Formula: (not v_forward_42)  InVars {forward=v_forward_42}  OutVars{forward=v_forward_42}  AuxVars[]  AssignedVars[] 30541#L946_T0_S2 [3270] L946_T0_S2-->L945-1_T0_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 30542#L945-1_T0_S2 [3903] L945-1_T0_S2-->L949_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_107 v_meta.local_metadata.pkt_par_45))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and .cse0 v__p4ltl_0_7)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, meta.local_metadata.out_port=v_meta.local_metadata.out_port_107}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_107, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_0] 30294#L949_T0_S2 [3154] L949_T0_S2-->L950_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_42 0))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 30295#L950_T0_S2 [4283] L950_T0_S2-->L951_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_41 0))) (or (and (not v__p4ltl_2_6) .cse0) (and v__p4ltl_2_6 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_2] 31734#L951_T0_S2 [4188] L951_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_106 0))) (or (and v__p4ltl_3_7 (not .cse0)) (and (not v__p4ltl_3_7) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_106}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_106}  AuxVars[]  AssignedVars[_p4ltl_3] 31598#mainFINAL_T0_S2 [4033] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31381#mainEXIT_T0_S2 >[5290] mainEXIT_T0_S2-->L957-1-D253: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30575#L957-1-D253 [3288] L957-1-D253-->L957-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_28 (not v__p4ltl_0_11) (not v__p4ltl_1_10) (or v__p4ltl_3_13 v__p4ltl_2_13))  InVars {_p4ltl_2=v__p4ltl_2_13, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10, hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  OutVars{_p4ltl_2=v__p4ltl_2_13, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10, hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  AuxVars[]  AssignedVars[] 30577#L957-1_accept_S5 
[2023-01-16 05:14:52,945 INFO  L754   eck$LassoCheckResult]: Loop: 30577#L957-1_accept_S5 [3785] L957-1_accept_S5-->L957_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30246#L957_accept_S5 [3148] L957_accept_S5-->L957_accept_S5-D168: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30270#L957_accept_S5-D168 [3608] L957_accept_S5-D168-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30073#mainENTRY_accept_S5 [3600] mainENTRY_accept_S5-->mainENTRY_accept_S5-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31075#mainENTRY_accept_S5-D42 [3999] mainENTRY_accept_S5-D42-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30505#havocProcedureENTRY_accept_S5 [3253] havocProcedureENTRY_accept_S5-->L782_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 30506#L782_accept_S5 [3496] L782_accept_S5-->L783_accept_S5: Formula: (not v_forward_36)  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 30922#L783_accept_S5 [3512] L783_accept_S5-->L784_accept_S5: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 30450#L784_accept_S5 [3228] L784_accept_S5-->L785_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 30451#L785_accept_S5 [4098] L785_accept_S5-->L786_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 30072#L786_accept_S5 [3072] L786_accept_S5-->L787_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 30074#L787_accept_S5 [3344] L787_accept_S5-->L788_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 30667#L788_accept_S5 [3378] L788_accept_S5-->L789_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 30710#L789_accept_S5 [3370] L789_accept_S5-->L790_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 30660#L790_accept_S5 [3342] L790_accept_S5-->L791_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 30661#L791_accept_S5 [4556] L791_accept_S5-->L792_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 31258#L792_accept_S5 [3732] L792_accept_S5-->L793_accept_S5: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 31259#L793_accept_S5 [3760] L793_accept_S5-->L794_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 30330#L794_accept_S5 [3170] L794_accept_S5-->L795_accept_S5: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 30331#L795_accept_S5 [4307] L795_accept_S5-->L796_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 31551#L796_accept_S5 [3986] L796_accept_S5-->L797_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_45 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_45}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 30289#L797_accept_S5 [3152] L797_accept_S5-->L798_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_38 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 30290#L798_accept_S5 [3992] L798_accept_S5-->L799_accept_S5: Formula: (= v_meta.local_metadata.out_port_102 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_102}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 30893#L799_accept_S5 [3481] L799_accept_S5-->L800_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 30894#L800_accept_S5 [4111] L800_accept_S5-->L801_accept_S5: Formula: (= v_meta.local_metadata.first_visit_19 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 31433#L801_accept_S5 [3874] L801_accept_S5-->L802_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_20 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 31434#L802_accept_S5 [4148] L802_accept_S5-->L803_accept_S5: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 31710#L803_accept_S5 [4612] L803_accept_S5-->L804_accept_S5: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 31398#L804_accept_S5 [3842] L804_accept_S5-->L805_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 30787#L805_accept_S5 [3418] L805_accept_S5-->L806_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 30781#L806_accept_S5 [3414] L806_accept_S5-->L807_accept_S5: Formula: (not v_hdr.bfsTag.valid_17)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 30782#L807_accept_S5 [3730] L807_accept_S5-->L808_accept_S5: Formula: (= v_emit_17 (store v_emit_18 v_hdr.bfsTag_3 false))  InVars {emit=v_emit_18, hdr.bfsTag=v_hdr.bfsTag_3}  OutVars{emit=v_emit_17, hdr.bfsTag=v_hdr.bfsTag_3}  AuxVars[]  AssignedVars[emit] 31254#L808_accept_S5 [4474] L808_accept_S5-->L809_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 31065#L809_accept_S5 [3593] L809_accept_S5-->L810_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v1_curr_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_25))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[] 31066#L810_accept_S5 [3824] L810_accept_S5-->L811_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 31145#L811_accept_S5 [3658] L811_accept_S5-->L812_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_22 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_22))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 30959#L812_accept_S5 [3519] L812_accept_S5-->L813_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 30960#L813_accept_S5 [4618] L813_accept_S5-->L814_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_10))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 30654#L814_accept_S5 [3335] L814_accept_S5-->L815_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 30655#L815_accept_S5 [4294] L815_accept_S5-->L816_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_10))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 31751#L816_accept_S5 [4211] L816_accept_S5-->L817_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 30976#L817_accept_S5 [3529] L817_accept_S5-->L818_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_13) (<= v_hdr.bfsTag.pkt_v3_curr_13 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 30977#L818_accept_S5 [4136] L818_accept_S5-->L819_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 31383#L819_accept_S5 [3826] L819_accept_S5-->L820_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v3_par_12 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_12))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 30386#L820_accept_S5 [3195] L820_accept_S5-->L821_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 30387#L821_accept_S5 [4230] L821_accept_S5-->L822_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_9) (<= v_hdr.bfsTag.pkt_v4_curr_9 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[] 31209#L822_accept_S5 [3697] L822_accept_S5-->L823_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 31210#L823_accept_S5 [3863] L823_accept_S5-->L824_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_9) (<= v_hdr.bfsTag.pkt_v4_par_9 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 31421#L824_accept_S5 [4093] L824_accept_S5-->L825_accept_S5: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 31466#L825_accept_S5 [3899] L825_accept_S5-->L826_accept_S5: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 30984#L826_accept_S5 [3534] L826_accept_S5-->L827_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 30985#L827_accept_S5 [4194] L827_accept_S5-->L828_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.preamble_10) (<= v_hdr.ff_tags.preamble_10 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 31736#L828_accept_S5 [4627] L828_accept_S5-->L829_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 30199#L829_accept_S5 [3120] L829_accept_S5-->L830_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_9) (<= v_hdr.ff_tags.shortest_path_9 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[] 30200#L830_accept_S5 [4050] L830_accept_S5-->L831_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 30376#L831_accept_S5 [3189] L831_accept_S5-->L832_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_46) (<= v_hdr.ff_tags.path_length_46 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  AuxVars[]  AssignedVars[] 30131#L832_accept_S5 [3092] L832_accept_S5-->L833_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 30132#L833_accept_S5 [3443] L833_accept_S5-->L834_accept_S5: Formula: (and (<= v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 30828#L834_accept_S5 [4147] L834_accept_S5-->L835_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 31119#L835_accept_S5 [3638] L835_accept_S5-->L836_accept_S5: Formula: (and (<= v_hdr.ff_tags.bfs_start_21 2) (<= 0 v_hdr.ff_tags.bfs_start_21))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  AuxVars[]  AssignedVars[] 30924#L836_accept_S5 [3500] L836_accept_S5-->L837_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 30925#L837_accept_S5 [4628] L837_accept_S5-->L838_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 30799#L838_accept_S5 [3426] L838_accept_S5-->L839_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_12}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 30800#L839_accept_S5 [3746] L839_accept_S5-->L840_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 30423#L840_accept_S5 [3214] L840_accept_S5-->L841_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 30075#L841_accept_S5 [3073] L841_accept_S5-->L842_accept_S5: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_14}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 30076#L842_accept_S5 [3879] L842_accept_S5-->L843_accept_S5: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_13}  AuxVars[]  AssignedVars[send_parent_0.action_run] 31441#L843_accept_S5 [4390] L843_accept_S5-->L844_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 30191#L844_accept_S5 [3115] L844_accept_S5-->L845_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 30192#L845_accept_S5 [4300] L845_accept_S5-->L846_accept_S5: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_13}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 30918#L846_accept_S5 [3494] L846_accept_S5-->L847_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 30160#L847_accept_S5 [3100] L847_accept_S5-->L848_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 30161#L848_accept_S5 [3756] L848_accept_S5-->L849_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 31297#L849_accept_S5 [4036] L849_accept_S5-->L850_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 31600#L850_accept_S5 [4434] L850_accept_S5-->L851_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 31518#L851_accept_S5 [3950] L851_accept_S5-->L852_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 30674#L852_accept_S5 [3348] L852_accept_S5-->L853_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_12}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 30675#L853_accept_S5 [3856] L853_accept_S5-->L854_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 31414#L854_accept_S5 [4373] L854_accept_S5-->L855_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 30417#L855_accept_S5 [3210] L855_accept_S5-->L856_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 30418#L856_accept_S5 [4449] L856_accept_S5-->L857_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 31616#L857_accept_S5 [4059] L857_accept_S5-->L858_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 30603#L858_accept_S5 [3306] L858_accept_S5-->L859_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 30079#L859_accept_S5 [3075] L859_accept_S5-->L860_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 30080#L860_accept_S5 [3350] L860_accept_S5-->L861_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 30681#L861_accept_S5 [4173] L861_accept_S5-->L862_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 31727#L862_accept_S5 [4605] L862_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 31830#havocProcedureFINAL_accept_S5 [4306] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31831#havocProcedureEXIT_accept_S5 >[5121] havocProcedureEXIT_accept_S5-->L939-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30310#L939-D216 [3160] L939-D216-->L939_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30311#L939_accept_S5 [4539] L939_accept_S5-->L939_accept_S5-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30564#L939_accept_S5-D108 [3283] L939_accept_S5-D108-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30137#_parser_ParserImplENTRY_accept_S5 [3834] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D144: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30136#_parser_ParserImplENTRY_accept_S5-D144 [3094] _parser_ParserImplENTRY_accept_S5-D144-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30138#startENTRY_accept_S5 [4460] startENTRY_accept_S5-->L1059_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 30955#L1059_accept_S5 [3517] L1059_accept_S5-->L1060_accept_S5: Formula: v_hdr.bfsTag.valid_29  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_29}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 30956#L1060_accept_S5 [4378] L1060_accept_S5-->L1061_accept_S5: Formula: (= v_hdr.bfsTag.pkt_v1_curr_32 v_meta.local_metadata.pkt_curr_67)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_67, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 31879#L1061_accept_S5 [4464] L1061_accept_S5-->L1062_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_72 v_hdr.bfsTag.pkt_v1_par_29)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_72, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 31692#L1062_accept_S5 [4125] L1062_accept_S5-->L1063_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_33 v_hdr.ff_tags.bfs_start_24)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 30280#L1063_accept_S5 [3988] L1063_accept_S5-->L1063_accept_S5-D177: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30349#L1063_accept_S5-D177 [3179] L1063_accept_S5-D177-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30350#acceptFINAL_accept_S5 [4545] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30279#acceptEXIT_accept_S5 >[4912] acceptEXIT_accept_S5-->startFINAL-D306: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30281#startFINAL-D306 [4524] startFINAL-D306-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31013#startFINAL_accept_S5 [3558] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31014#startEXIT_accept_S5 >[5010] startEXIT_accept_S5-->_parser_ParserImplFINAL-D357: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31043#_parser_ParserImplFINAL-D357 [3580] _parser_ParserImplFINAL-D357-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31044#_parser_ParserImplFINAL_accept_S5 [4182] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31731#_parser_ParserImplEXIT_accept_S5 >[5219] _parser_ParserImplEXIT_accept_S5-->L940-D297: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31011#L940-D297 [3557] L940-D297-->L940_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31012#L940_accept_S5 [4513] L940_accept_S5-->L940_accept_S5-D174: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31946#L940_accept_S5-D174 [4639] L940_accept_S5-D174-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31248#verifyChecksumFINAL_accept_S5 [3726] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31249#verifyChecksumEXIT_accept_S5 >[4979] verifyChecksumEXIT_accept_S5-->L941-D285: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31231#L941-D285 [3713] L941-D285-->L941_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30036#L941_accept_S5 [3371] L941_accept_S5-->L941_accept_S5-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30711#L941_accept_S5-D36 [3864] L941_accept_S5-D36-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31356#ingressENTRY_accept_S5 [3803] ingressENTRY_accept_S5-->L870_accept_S5: Formula: v_hdr.bfsTag.valid_20  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  AuxVars[]  AssignedVars[] 31204#L870_accept_S5 [3694] L870_accept_S5-->L877_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_start_29 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  AuxVars[]  AssignedVars[] 30910#L877_accept_S5 [3490] L877_accept_S5-->L878_accept_S5: Formula: (and (= v_meta.local_metadata.pkt_curr_56 0) (= v_meta.local_metadata.pkt_par_59 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_56, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_59}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_56, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_59}  AuxVars[]  AssignedVars[] 30313#L878_accept_S5 [3450] L878_accept_S5-->L878_accept_S5-D99: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30312#L878_accept_S5-D99 [3161] L878_accept_S5-D99-->_curr_par_eq_zero.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30314#_curr_par_eq_zero.applyENTRY_accept_S5 [3568] _curr_par_eq_zero.applyENTRY_accept_S5-->L486_accept_S5: Formula: (not (= _curr_par_eq_zero.action._set_par_to_ingress_0 v__curr_par_eq_zero.action_run_18))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_18}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_18}  AuxVars[]  AssignedVars[] 31024#L486_accept_S5 [4511] L486_accept_S5-->L486-1_accept_S5: Formula: (not (= v__curr_par_eq_zero.action_run_24 _curr_par_eq_zero.action.NoAction_30))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_24}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_24}  AuxVars[]  AssignedVars[] 30336#L486-1_accept_S5 [3815] L486-1_accept_S5-->_curr_par_eq_zero.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31371#_curr_par_eq_zero.applyEXIT_accept_S5 >[5072] _curr_par_eq_zero.applyEXIT_accept_S5-->L911-D261: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30559#L911-D261 [3281] L911-D261-->L911_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30560#L911_accept_S5 [3422] L911_accept_S5-->L919_accept_S5: Formula: (not (= v_meta.local_metadata.first_visit_23 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23}  AuxVars[]  AssignedVars[] 32319#L919_accept_S5 [3360] L919_accept_S5-->L922_accept_S5: Formula: (not (= v_meta.local_metadata.failure_visit_29 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  AuxVars[]  AssignedVars[] 32318#L922_accept_S5 [3586] L922_accept_S5-->L926_accept_S5: Formula: (and (= v_meta.local_metadata.failure_visit_24 0) (= v_meta.local_metadata.first_visit_28 0))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_28, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_24}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_28, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_24}  AuxVars[]  AssignedVars[] 32303#L926_accept_S5 [4364] L926_accept_S5-->L931_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_52 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_52}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_52}  AuxVars[]  AssignedVars[] 30677#L931_accept_S5 [3805] L931_accept_S5-->L931_accept_S5-D138: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 32287#L931_accept_S5-D138 [4342] L931_accept_S5-D138-->fwd_parent_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32290#fwd_parent_0.applyENTRY_accept_S5 [4534] fwd_parent_0.applyENTRY_accept_S5-->L762_accept_S5: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_26))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  AuxVars[]  AssignedVars[] 32269#L762_accept_S5 [4052] L762_accept_S5-->L762-1_accept_S5: Formula: (not (= v_fwd_parent_0.action_run_24 fwd_parent_0.action.NoAction_21))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  AuxVars[]  AssignedVars[] 32268#L762-1_accept_S5 [3738] L762-1_accept_S5-->fwd_parent_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30676#fwd_parent_0.applyEXIT_accept_S5 >[4766] fwd_parent_0.applyEXIT_accept_S5-->L869-D303: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30678#L869-D303 [4332] L869-D303-->L869_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31053#L869_accept_S5 [4525] L869_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31952#ingressEXIT_accept_S5 >[4827] ingressEXIT_accept_S5-->L942-D387: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31965#L942-D387 [4567] L942-D387-->L942_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30940#L942_accept_S5 [3509] L942_accept_S5-->L942_accept_S5-D162: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30941#L942_accept_S5-D162 [3929] L942_accept_S5-D162-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31498#egressFINAL_accept_S5 [4578] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31886#egressEXIT_accept_S5 >[4704] egressEXIT_accept_S5-->L943-D405: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30377#L943-D405 [3190] L943-D405-->L943_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30378#L943_accept_S5 [4202] L943_accept_S5-->L943_accept_S5-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31556#L943_accept_S5-D3 [3990] L943_accept_S5-D3-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30459#computeChecksumFINAL_accept_S5 [3233] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30460#computeChecksumEXIT_accept_S5 >[4945] computeChecksumEXIT_accept_S5-->L944-D237: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30339#L944-D237 [3172] L944-D237-->L944_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30340#L944_accept_S5 [4595] L944_accept_S5-->L946_accept_S5: Formula: (not v_forward_38)  InVars {forward=v_forward_38}  OutVars{forward=v_forward_38}  AuxVars[]  AssignedVars[] 30578#L946_accept_S5 [3289] L946_accept_S5-->L945-1_accept_S5: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 30579#L945-1_accept_S5 [3678] L945-1_accept_S5-->L949_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_109 v_meta.local_metadata.pkt_par_46))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, meta.local_metadata.out_port=v_meta.local_metadata.out_port_109}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_109, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46}  AuxVars[]  AssignedVars[_p4ltl_0] 30626#L949_accept_S5 [3319] L949_accept_S5-->L950_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_43 0))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 30627#L950_accept_S5 [3927] L950_accept_S5-->L951_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_43 0))) (or (and v__p4ltl_2_8 (not .cse0)) (and (not v__p4ltl_2_8) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_2] 30716#L951_accept_S5 [3375] L951_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_104 0))) (or (and (not .cse0) v__p4ltl_3_6) (and .cse0 (not v__p4ltl_3_6))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_104}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_104}  AuxVars[]  AssignedVars[_p4ltl_3] 30245#mainFINAL_accept_S5 [3138] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30247#mainEXIT_accept_S5 >[5277] mainEXIT_accept_S5-->L957-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31082#L957-1-D255 [3611] L957-1-D255-->L957-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_26 (or v__p4ltl_3_11 v__p4ltl_2_11))  InVars {_p4ltl_2=v__p4ltl_2_11, _p4ltl_3=v__p4ltl_3_11, hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_3=v__p4ltl_3_11, hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  AuxVars[]  AssignedVars[] 30577#L957-1_accept_S5 
[2023-01-16 05:14:52,945 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 05:14:52,945 INFO  L85        PathProgramCache]: Analyzing trace with hash 125452889, now seen corresponding path program 1 times
[2023-01-16 05:14:52,946 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 05:14:52,946 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1975911553]
[2023-01-16 05:14:52,946 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 05:14:52,946 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 05:14:52,957 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,017 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:14:53,027 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,077 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:53,081 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,091 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 05:14:53,093 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,099 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:53,100 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,101 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 05:14:53,102 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,102 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 05:14:53,103 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,109 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 05:14:53,111 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,121 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 05:14:53,123 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,125 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:14:53,128 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,130 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 139
[2023-01-16 05:14:53,130 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,131 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 144
[2023-01-16 05:14:53,132 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,133 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 162
[2023-01-16 05:14:53,139 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,287 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:53,291 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,296 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 05:14:53,297 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,299 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:53,300 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,301 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 05:14:53,301 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,302 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 05:14:53,303 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,304 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 05:14:53,305 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,308 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 05:14:53,309 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,310 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:14:53,311 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,312 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 139
[2023-01-16 05:14:53,313 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,314 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 144
[2023-01-16 05:14:53,315 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:53,316 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 05:14:53,317 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 05:14:53,317 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1975911553]
[2023-01-16 05:14:53,317 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1975911553] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 05:14:53,317 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 05:14:53,317 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9
[2023-01-16 05:14:53,317 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1447125796]
[2023-01-16 05:14:53,317 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 05:14:53,318 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 05:14:53,318 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 05:14:53,318 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants.
[2023-01-16 05:14:53,318 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=25, Invalid=47, Unknown=0, NotChecked=0, Total=72
[2023-01-16 05:14:53,318 INFO  L87              Difference]: Start difference. First operand 2422 states and 2700 transitions. cyclomatic complexity: 281 Second operand  has 9 states, 9 states have (on average 30.666666666666668) internal successors, (276), 3 states have internal predecessors, (276), 2 states have call successors, (23), 7 states have call predecessors, (23), 3 states have return successors, (22), 3 states have call predecessors, (22), 2 states have call successors, (22)
[2023-01-16 05:14:58,641 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 05:14:58,642 INFO  L93              Difference]: Finished difference Result 2880 states and 3303 transitions.
[2023-01-16 05:14:58,642 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 17 states. 
[2023-01-16 05:14:58,643 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2880 states and 3303 transitions.
[2023-01-16 05:14:58,654 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 05:14:58,666 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2880 states to 2880 states and 3303 transitions.
[2023-01-16 05:14:58,666 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 959
[2023-01-16 05:14:58,667 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 959
[2023-01-16 05:14:58,667 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2880 states and 3303 transitions.
[2023-01-16 05:14:58,671 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 05:14:58,671 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2880 states and 3303 transitions.
[2023-01-16 05:14:58,673 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2880 states and 3303 transitions.
[2023-01-16 05:14:58,703 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2880 to 2140.
[2023-01-16 05:14:58,705 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 2140 states, 1578 states have (on average 1.1400506970849176) internal successors, (1799), 1593 states have internal predecessors, (1799), 262 states have call successors, (262), 262 states have call predecessors, (262), 300 states have return successors, (306), 285 states have call predecessors, (306), 261 states have call successors, (306)
[2023-01-16 05:14:58,708 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 2140 states to 2140 states and 2367 transitions.
[2023-01-16 05:14:58,709 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 2140 states and 2367 transitions.
[2023-01-16 05:14:58,709 INFO  L399   stractBuchiCegarLoop]: Abstraction has 2140 states and 2367 transitions.
[2023-01-16 05:14:58,709 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 7 ============
[2023-01-16 05:14:58,709 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 2140 states and 2367 transitions.
[2023-01-16 05:14:58,713 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 05:14:58,713 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 05:14:58,713 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 05:14:58,715 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:14:58,715 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:14:58,717 INFO  L752   eck$LassoCheckResult]: Stem: 36261#ULTIMATE.startENTRY_NONWA [3934] ULTIMATE.startENTRY_NONWA-->L957-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36961#L957-1_T1_init [3536] L957-1_T1_init-->L957_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36225#L957_T1_init [4354] L957_T1_init-->L957_T1_init-D167: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37714#L957_T1_init-D167 [4292] L957_T1_init-D167-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36061#mainENTRY_T1_init [4580] mainENTRY_T1_init-->mainENTRY_T1_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36774#mainENTRY_T1_init-D41 [3425] mainENTRY_T1_init-D41-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36517#havocProcedureENTRY_T1_init [3262] havocProcedureENTRY_T1_init-->L782_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 36518#L782_T1_init [3297] L782_T1_init-->L783_T1_init: Formula: (not v_forward_37)  InVars {}  OutVars{forward=v_forward_37}  AuxVars[]  AssignedVars[forward] 36362#L783_T1_init [3188] L783_T1_init-->L784_T1_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 36363#L784_T1_init [3555] L784_T1_init-->L785_T1_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 36765#L785_T1_init [3417] L785_T1_init-->L786_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 36230#L786_T1_init [3136] L786_T1_init-->L787_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 36231#L787_T1_init [4161] L787_T1_init-->L788_T1_init: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 36743#L788_T1_init [3402] L788_T1_init-->L789_T1_init: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 36744#L789_T1_init [4341] L789_T1_init-->L790_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 36548#L790_T1_init [3280] L790_T1_init-->L791_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 36523#L791_T1_init [3266] L791_T1_init-->L792_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 36524#L792_T1_init [4681] L792_T1_init-->L793_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 37418#L793_T1_init [3923] L793_T1_init-->L794_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 37189#L794_T1_init [3717] L794_T1_init-->L795_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 37190#L795_T1_init [4068] L795_T1_init-->L796_T1_init: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 37543#L796_T1_init [4473] L796_T1_init-->L797_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_47 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_47}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 37356#L797_T1_init [3862] L797_T1_init-->L798_T1_init: Formula: (= v_meta.local_metadata.pkt_par_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 37357#L798_T1_init [3888] L798_T1_init-->L799_T1_init: Formula: (= v_meta.local_metadata.out_port_101 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_101}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 37386#L799_T1_init [4063] L799_T1_init-->L800_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 37392#L800_T1_init [3894] L800_T1_init-->L801_T1_init: Formula: (= v_meta.local_metadata.first_visit_21 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 36470#L801_T1_init [3240] L801_T1_init-->L802_T1_init: Formula: (= v_meta.local_metadata.failure_visit_19 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 36471#L802_T1_init [3660] L802_T1_init-->L803_T1_init: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 37112#L803_T1_init [4429] L803_T1_init-->L804_T1_init: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 37781#L804_T1_init [4500] L804_T1_init-->L805_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 36500#L805_T1_init [3254] L805_T1_init-->L806_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 36501#L806_T1_init [4601] L806_T1_init-->L807_T1_init: Formula: (not v_hdr.bfsTag.valid_16)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 36903#L807_T1_init [3502] L807_T1_init-->L808_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.bfsTag_4 false))  InVars {emit=v_emit_20, hdr.bfsTag=v_hdr.bfsTag_4}  OutVars{emit=v_emit_19, hdr.bfsTag=v_hdr.bfsTag_4}  AuxVars[]  AssignedVars[emit] 36904#L808_T1_init [4189] L808_T1_init-->L809_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 37636#L809_T1_init [4227] L809_T1_init-->L810_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_curr_26) (<= v_hdr.bfsTag.pkt_v1_curr_26 256))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  AuxVars[]  AssignedVars[] 37299#L810_T1_init [3809] L810_T1_init-->L811_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 37300#L811_T1_init [4239] L811_T1_init-->L812_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_25))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[] 37666#L812_T1_init [4222] L812_T1_init-->L813_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 37667#L813_T1_init [4554] L813_T1_init-->L814_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_11 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_11))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 36798#L814_T1_init [3439] L814_T1_init-->L815_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 36060#L815_T1_init [3069] L815_T1_init-->L816_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_par_12) (<= v_hdr.bfsTag.pkt_v2_par_12 256))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 36062#L816_T1_init [4604] L816_T1_init-->L817_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 37128#L817_T1_init [3668] L817_T1_init-->L818_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v3_curr_9 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_9))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 37129#L818_T1_init [3672] L818_T1_init-->L819_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 36099#L819_T1_init [3086] L819_T1_init-->L820_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v3_par_14 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_14))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[] 36100#L820_T1_init [4338] L820_T1_init-->L821_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 36195#L821_T1_init [3122] L821_T1_init-->L822_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_10) (<= v_hdr.bfsTag.pkt_v4_curr_10 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 36196#L822_T1_init [4370] L822_T1_init-->L823_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 37618#L823_T1_init [4152] L823_T1_init-->L824_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v4_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v4_par_13))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 37619#L824_T1_init [4571] L824_T1_init-->L825_T1_init: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 36819#L825_T1_init [3451] L825_T1_init-->L826_T1_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 36654#L826_T1_init [3346] L826_T1_init-->L827_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 36521#L827_T1_init [3265] L827_T1_init-->L828_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.preamble_13) (<= v_hdr.ff_tags.preamble_13 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[] 36522#L828_T1_init [4140] L828_T1_init-->L829_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 37122#L829_T1_init [3664] L829_T1_init-->L830_T1_init: Formula: (and (<= v_hdr.ff_tags.shortest_path_10 256) (<= 0 v_hdr.ff_tags.shortest_path_10))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 37123#L830_T1_init [4419] L830_T1_init-->L831_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 37260#L831_T1_init [3771] L831_T1_init-->L832_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_44) (<= v_hdr.ff_tags.path_length_44 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  AuxVars[]  AssignedVars[] 37261#L832_T1_init [4636] L832_T1_init-->L833_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 37182#L833_T1_init [3709] L833_T1_init-->L834_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (<= v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 36433#L834_T1_init [3223] L834_T1_init-->L835_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 36070#L835_T1_init [3074] L835_T1_init-->L836_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.bfs_start_22) (<= v_hdr.ff_tags.bfs_start_22 2))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  AuxVars[]  AssignedVars[] 36071#L836_T1_init [4632] L836_T1_init-->L837_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 37626#L837_T1_init [4171] L837_T1_init-->L838_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 37431#L838_T1_init [3939] L838_T1_init-->L839_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 37432#L839_T1_init [4064] L839_T1_init-->L840_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 36379#L840_T1_init [3198] L840_T1_init-->L841_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 36380#L841_T1_init [3833] L841_T1_init-->L842_T1_init: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_12}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 37322#L842_T1_init [4428] L842_T1_init-->L843_T1_init: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_12}  AuxVars[]  AssignedVars[send_parent_0.action_run] 36285#L843_T1_init [3155] L843_T1_init-->L844_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 36286#L844_T1_init [3737] L844_T1_init-->L845_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 37219#L845_T1_init [4086] L845_T1_init-->L846_T1_init: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_14}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 37401#L846_T1_init [3904] L846_T1_init-->L847_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 36709#L847_T1_init [3381] L847_T1_init-->L848_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 36710#L848_T1_init [4071] L848_T1_init-->L849_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 37307#L849_T1_init [3816] L849_T1_init-->L850_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 37308#L850_T1_init [3881] L850_T1_init-->L851_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 37379#L851_T1_init [4647] L851_T1_init-->L852_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 37840#L852_T1_init [4599] L852_T1_init-->L853_T1_init: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_13}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 37841#L853_T1_init [4622] L853_T1_init-->L854_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 36739#L854_T1_init [3400] L854_T1_init-->L855_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 36740#L855_T1_init [4044] L855_T1_init-->L856_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 37152#L856_T1_init [3686] L856_T1_init-->L857_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 37153#L857_T1_init [4344] L857_T1_init-->L858_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 37745#L858_T1_init [4558] L858_T1_init-->L859_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 37111#L859_T1_init [3659] L859_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 36540#L860_T1_init [3275] L860_T1_init-->L861_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 36541#L861_T1_init [4121] L861_T1_init-->L862_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 36861#L862_T1_init [3478] L862_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 36862#havocProcedureFINAL_T1_init [4671] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36113#havocProcedureEXIT_T1_init >[4808] havocProcedureEXIT_T1_init-->L939-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36114#L939-D215 [4336] L939-D215-->L939_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36559#L939_T1_init [4004] L939_T1_init-->L939_T1_init-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37487#L939_T1_init-D107 [4077] L939_T1_init-D107-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36283#_parser_ParserImplENTRY_T1_init [3285] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D143: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36560#_parser_ParserImplENTRY_T1_init-D143 [3508] _parser_ParserImplENTRY_T1_init-D143-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36863#startENTRY_T1_init [3479] startENTRY_T1_init-->L1059_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 36864#L1059_T1_init [4469] L1059_T1_init-->L1060_T1_init: Formula: v_hdr.bfsTag.valid_31  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_31}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 37610#L1060_T1_init [4141] L1060_T1_init-->L1061_T1_init: Formula: (= v_hdr.bfsTag.pkt_v1_curr_31 v_meta.local_metadata.pkt_curr_66)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_66, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 36282#L1061_T1_init [3153] L1061_T1_init-->L1062_T1_init: Formula: (= v_meta.local_metadata.pkt_par_71 v_hdr.bfsTag.pkt_v1_par_28)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_71, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 36284#L1062_T1_init [3745] L1062_T1_init-->L1063_T1_init: Formula: (= v_meta.local_metadata.pkt_start_32 v_hdr.ff_tags.bfs_start_23)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 36316#L1063_T1_init [4187] L1063_T1_init-->L1063_T1_init-D176: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37555#L1063_T1_init-D176 [4079] L1063_T1_init-D176-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36315#acceptFINAL_T1_init [3168] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36317#acceptEXIT_T1_init >[4861] acceptEXIT_T1_init-->startFINAL-D305: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37125#startFINAL-D305 [4501] startFINAL-D305-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36963#startFINAL_T1_init [3540] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36964#startEXIT_T1_init >[4988] startEXIT_T1_init-->_parser_ParserImplFINAL-D356: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36624#_parser_ParserImplFINAL-D356 [3324] _parser_ParserImplFINAL-D356-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36625#_parser_ParserImplFINAL_T1_init [4278] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37583#_parser_ParserImplEXIT_T1_init >[4805] _parser_ParserImplEXIT_T1_init-->L940-D296: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36547#L940-D296 [3279] L940-D296-->L940_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36475#L940_T1_init [4512] L940_T1_init-->L940_T1_init-D173: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37803#L940_T1_init-D173 [4486] L940_T1_init-D173-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36474#verifyChecksumFINAL_T1_init [3243] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36476#verifyChecksumEXIT_T1_init >[5016] verifyChecksumEXIT_T1_init-->L941-D284: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37031#L941-D284 [3591] L941-D284-->L941_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35999#L941_T1_init [3989] L941_T1_init-->L941_T1_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37477#L941_T1_init-D35 [4641] L941_T1_init-D35-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37757#ingressENTRY_T1_init [4381] ingressENTRY_T1_init-->L870_T1_init: Formula: v_hdr.bfsTag.valid_18  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_18}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_18}  AuxVars[]  AssignedVars[] 37758#L870_T1_init [4570] L870_T1_init-->L877_T1_init: Formula: (not (= v_meta.local_metadata.pkt_start_27 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  AuxVars[]  AssignedVars[] 36733#L877_T1_init [3396] L877_T1_init-->L878_T1_init: Formula: (and (= v_meta.local_metadata.pkt_curr_54 0) (= v_meta.local_metadata.pkt_par_57 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_54, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_57}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_54, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_57}  AuxVars[]  AssignedVars[] 36183#L878_T1_init [4094] L878_T1_init-->L878_T1_init-D98: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37226#L878_T1_init-D98 [3743] L878_T1_init-D98-->_curr_par_eq_zero.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36330#_curr_par_eq_zero.applyENTRY_T1_init [3175] _curr_par_eq_zero.applyENTRY_T1_init-->L486_T1_init: Formula: (not (= _curr_par_eq_zero.action._set_par_to_ingress_0 v__curr_par_eq_zero.action_run_22))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_22}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_22}  AuxVars[]  AssignedVars[] 36332#L486_T1_init [4154] L486_T1_init-->L486-1_T1_init: Formula: (not (= v__curr_par_eq_zero.action_run_16 _curr_par_eq_zero.action.NoAction_30))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_16}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_16}  AuxVars[]  AssignedVars[] 36184#L486-1_T1_init [4065] L486-1_T1_init-->_curr_par_eq_zero.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37541#_curr_par_eq_zero.applyEXIT_T1_init >[4907] _curr_par_eq_zero.applyEXIT_T1_init-->L911-D260: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36570#L911-D260 [3293] L911-D260-->L911_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36000#L911_T1_init [3048] L911_T1_init-->L919_T1_init: Formula: (not (= v_meta.local_metadata.first_visit_31 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31}  AuxVars[]  AssignedVars[] 36004#L919_T1_init [4438] L919_T1_init-->L922_T1_init: Formula: (not (= v_meta.local_metadata.failure_visit_31 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  AuxVars[]  AssignedVars[] 37614#L922_T1_init [4149] L922_T1_init-->L926_T1_init: Formula: (and (= v_meta.local_metadata.first_visit_32 0) (= v_meta.local_metadata.failure_visit_32 0))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_32, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_32}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_32, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_32}  AuxVars[]  AssignedVars[] 37359#L926_T1_init [3867] L926_T1_init-->L931_T1_init: Formula: (not (= v_meta.local_metadata.is_completed_56 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_56}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_56}  AuxVars[]  AssignedVars[] 36290#L931_T1_init [3761] L931_T1_init-->L931_T1_init-D137: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37249#L931_T1_init-D137 [4355] L931_T1_init-D137-->fwd_parent_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37590#fwd_parent_0.applyENTRY_T1_init [4115] fwd_parent_0.applyENTRY_T1_init-->L762_T1_init: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_18))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_18}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_18}  AuxVars[]  AssignedVars[] 37591#L762_T1_init [4311] L762_T1_init-->L762-1_T1_init: Formula: (not (= v_fwd_parent_0.action_run_16 fwd_parent_0.action.NoAction_21))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_16}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_16}  AuxVars[]  AssignedVars[] 36289#L762-1_T1_init [3156] L762-1_T1_init-->fwd_parent_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36291#fwd_parent_0.applyEXIT_T1_init >[4767] fwd_parent_0.applyEXIT_T1_init-->L869-D302: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36902#L869-D302 [3501] L869-D302-->L869_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36273#L869_T1_init [3839] L869_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36829#ingressEXIT_T1_init >[4914] ingressEXIT_T1_init-->L942-D386: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36311#L942-D386 [3164] L942-D386-->L942_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36312#L942_T1_init [3911] L942_T1_init-->L942_T1_init-D161: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37408#L942_T1_init-D161 [3983] L942_T1_init-D161-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37473#egressFINAL_T1_init [4198] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37642#egressEXIT_T1_init >[4944] egressEXIT_T1_init-->L943-D404: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37484#L943-D404 [3998] L943-D404-->L943_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36224#L943_T1_init [3135] L943_T1_init-->L943_T1_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36226#L943_T1_init-D2 [3259] L943_T1_init-D2-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36512#computeChecksumFINAL_T1_init [3702] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37174#computeChecksumEXIT_T1_init >[4734] computeChecksumEXIT_T1_init-->L944-D236: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36670#L944-D236 [3352] L944-D236-->L944_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36671#L944_T1_init [4349] L944_T1_init-->L946_T1_init: Formula: (not v_forward_40)  InVars {forward=v_forward_40}  OutVars{forward=v_forward_40}  AuxVars[]  AssignedVars[] 37147#L946_T1_init [3680] L946_T1_init-->L945-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 37016#L945-1_T1_init [3582] L945-1_T1_init-->L949_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_105 v_meta.local_metadata.pkt_par_44))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, meta.local_metadata.out_port=v_meta.local_metadata.out_port_105}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_105, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_0] 36578#L949_T1_init [3299] L949_T1_init-->L950_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_44 0))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 36579#L950_T1_init [3461] L950_T1_init-->L951_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and (not v__p4ltl_2_7) .cse0) (and v__p4ltl_2_7 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 36834#L951_T1_init [3739] L951_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_108 0))) (or (and v__p4ltl_3_8 (not .cse0)) (and (not v__p4ltl_3_8) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_108}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_108}  AuxVars[]  AssignedVars[_p4ltl_3] 37130#mainFINAL_T1_init [3669] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37131#mainEXIT_T1_init >[4935] mainEXIT_T1_init-->L957-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36967#L957-1-D254 [3544] L957-1-D254-->L957-1_T0_S2: Formula: (and v__p4ltl_1_9 v_hdr.bfsTag.valid_25 (not v__p4ltl_0_9) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  AuxVars[]  AssignedVars[] 36565#L957-1_T0_S2 [3309] L957-1_T0_S2-->L957_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36138#L957_T0_S2 [4264] L957_T0_S2-->L957_T0_S2-D166: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37244#L957_T0_S2-D166 [3753] L957_T0_S2-D166-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35996#mainENTRY_T0_S2 [3937] mainENTRY_T0_S2-->mainENTRY_T0_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37429#mainENTRY_T0_S2-D40 [4518] mainENTRY_T0_S2-D40-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37663#havocProcedureENTRY_T0_S2 [4219] havocProcedureENTRY_T0_S2-->L782_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 37157#L782_T0_S2 [3688] L782_T0_S2-->L783_T0_S2: Formula: (not v_forward_35)  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 37158#L783_T0_S2 [4420] L783_T0_S2-->L784_T0_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 36826#L784_T0_S2 [3454] L784_T0_S2-->L785_T0_S2: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 36005#L785_T0_S2 [3050] L785_T0_S2-->L786_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 36006#L786_T0_S2 [4657] L786_T0_S2-->L787_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 37852#L787_T0_S2 [4626] L787_T0_S2-->L788_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 37853#L788_T0_S2 [4666] L788_T0_S2-->L789_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 37172#L789_T0_S2 [3700] L789_T0_S2-->L790_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 37173#L790_T0_S2 [3885] L790_T0_S2-->L791_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 37382#L791_T0_S2 [4483] L791_T0_S2-->L792_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 36190#L792_T0_S2 [3119] L792_T0_S2-->L793_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 36191#L793_T0_S2 [3847] L793_T0_S2-->L794_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 37341#L794_T0_S2 [3854] L794_T0_S2-->L795_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 37348#L795_T0_S2 [4498] L795_T0_S2-->L796_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 37645#L796_T0_S2 [4201] L796_T0_S2-->L797_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_46 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_46}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 37646#L797_T0_S2 [4494] L797_T0_S2-->L798_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 37515#L798_T0_S2 [4031] L798_T0_S2-->L799_T0_S2: Formula: (= v_meta.local_metadata.out_port_103 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 36428#L799_T0_S2 [3221] L799_T0_S2-->L800_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 36429#L800_T0_S2 [4139] L800_T0_S2-->L801_T0_S2: Formula: (= v_meta.local_metadata.first_visit_20 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 36542#L801_T0_S2 [3276] L801_T0_S2-->L802_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_21 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 36543#L802_T0_S2 [3954] L802_T0_S2-->L803_T0_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 36449#L803_T0_S2 [3232] L803_T0_S2-->L804_T0_S2: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 36450#L804_T0_S2 [3290] L804_T0_S2-->L805_T0_S2: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 35995#L805_T0_S2 [3044] L805_T0_S2-->L806_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 35997#L806_T0_S2 [4320] L806_T0_S2-->L807_T0_S2: Formula: (not v_hdr.bfsTag.valid_15)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 37561#L807_T0_S2 [4084] L807_T0_S2-->L808_T0_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.bfsTag_2 false))  InVars {emit=v_emit_14, hdr.bfsTag=v_hdr.bfsTag_2}  OutVars{emit=v_emit_13, hdr.bfsTag=v_hdr.bfsTag_2}  AuxVars[]  AssignedVars[emit] 37562#L808_T0_S2 [4289] L808_T0_S2-->L809_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_28}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 37640#L809_T0_S2 [4197] L809_T0_S2-->L810_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_curr_30) (<= v_hdr.bfsTag.pkt_v1_curr_30 256))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  AuxVars[]  AssignedVars[] 37273#L810_T0_S2 [3778] L810_T0_S2-->L811_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 37274#L811_T0_S2 [4658] L811_T0_S2-->L812_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_27 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_27))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  AuxVars[]  AssignedVars[] 37482#L812_T0_S2 [3993] L812_T0_S2-->L813_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 37434#L813_T0_S2 [3945] L813_T0_S2-->L814_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_13))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[] 36839#L814_T0_S2 [3464] L814_T0_S2-->L815_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 36840#L815_T0_S2 [3516] L815_T0_S2-->L816_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v2_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_13))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[] 36931#L816_T0_S2 [3897] L816_T0_S2-->L817_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 37394#L817_T0_S2 [4673] L817_T0_S2-->L818_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_12) (<= v_hdr.bfsTag.pkt_v3_curr_12 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 37050#L818_T0_S2 [3613] L818_T0_S2-->L819_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 37051#L819_T0_S2 [3932] L819_T0_S2-->L820_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_par_9) (<= v_hdr.bfsTag.pkt_v3_par_9 256))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[] 37355#L820_T0_S2 [3860] L820_T0_S2-->L821_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 36241#L821_T0_S2 [3141] L821_T0_S2-->L822_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v4_curr_13 256) (<= 0 v_hdr.bfsTag.pkt_v4_curr_13))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 36079#L822_T0_S2 [3076] L822_T0_S2-->L823_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 36080#L823_T0_S2 [3277] L823_T0_S2-->L824_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_11) (<= v_hdr.bfsTag.pkt_v4_par_11 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[] 36544#L824_T0_S2 [3315] L824_T0_S2-->L825_T0_S2: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 36608#L825_T0_S2 [4602] L825_T0_S2-->L826_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 36377#L826_T0_S2 [3196] L826_T0_S2-->L827_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 36378#L827_T0_S2 [3569] L827_T0_S2-->L828_T0_S2: Formula: (and (<= v_hdr.ff_tags.preamble_14 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_14))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 36994#L828_T0_S2 [4018] L828_T0_S2-->L829_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 36628#L829_T0_S2 [3327] L829_T0_S2-->L830_T0_S2: Formula: (and (<= v_hdr.ff_tags.shortest_path_12 256) (<= 0 v_hdr.ff_tags.shortest_path_12))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 36629#L830_T0_S2 [3770] L830_T0_S2-->L831_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_41}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 37259#L831_T0_S2 [3964] L831_T0_S2-->L832_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_42) (<= v_hdr.ff_tags.path_length_42 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  AuxVars[]  AssignedVars[] 37455#L832_T0_S2 [4376] L832_T0_S2-->L833_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 37659#L833_T0_S2 [4217] L833_T0_S2-->L834_T0_S2: Formula: (and (<= v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 36039#L834_T0_S2 [3061] L834_T0_S2-->L835_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 36040#L835_T0_S2 [3623] L835_T0_S2-->L836_T0_S2: Formula: (and (<= v_hdr.ff_tags.bfs_start_17 2) (<= 0 v_hdr.ff_tags.bfs_start_17))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  AuxVars[]  AssignedVars[] 36898#L836_T0_S2 [3499] L836_T0_S2-->L837_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 36899#L837_T0_S2 [4356] L837_T0_S2-->L838_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 37681#L838_T0_S2 [4242] L838_T0_S2-->L839_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_14}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 37654#L839_T0_S2 [4212] L839_T0_S2-->L840_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 37655#L840_T0_S2 [4287] L840_T0_S2-->L841_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 36337#L841_T0_S2 [3178] L841_T0_S2-->L842_T0_S2: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_13}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 36338#L842_T0_S2 [4203] L842_T0_S2-->L843_T0_S2: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_14}  AuxVars[]  AssignedVars[send_parent_0.action_run] 37376#L843_T0_S2 [3877] L843_T0_S2-->L844_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 36612#L844_T0_S2 [3318] L844_T0_S2-->L845_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 36613#L845_T0_S2 [4408] L845_T0_S2-->L846_T0_S2: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_12}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 37736#L846_T0_S2 [4324] L846_T0_S2-->L847_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 36412#L847_T0_S2 [3213] L847_T0_S2-->L848_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 36413#L848_T0_S2 [3296] L848_T0_S2-->L849_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 36575#L849_T0_S2 [3448] L849_T0_S2-->L850_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 36817#L850_T0_S2 [4509] L850_T0_S2-->L851_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 36586#L851_T0_S2 [3304] L851_T0_S2-->L852_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 36492#L852_T0_S2 [3252] L852_T0_S2-->L853_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_14}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 36493#L853_T0_S2 [3665] L853_T0_S2-->L854_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 37124#L854_T0_S2 [4529] L854_T0_S2-->L855_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 37697#L855_T0_S2 [4258] L855_T0_S2-->L856_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 36536#L856_T0_S2 [3274] L856_T0_S2-->L857_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 36537#L857_T0_S2 [4638] L857_T0_S2-->L858_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 37821#L858_T0_S2 [4549] L858_T0_S2-->L859_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 36685#L859_T0_S2 [3363] L859_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 36686#L860_T0_S2 [4085] L860_T0_S2-->L861_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 36219#L861_T0_S2 [3132] L861_T0_S2-->L862_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 36220#L862_T0_S2 [4055] L862_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 37528#havocProcedureFINAL_T0_S2 [4653] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37811#havocProcedureEXIT_T0_S2 >[5109] havocProcedureEXIT_T0_S2-->L939-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36510#L939-D214 [3258] L939-D214-->L939_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36511#L939_T0_S2 [4314] L939_T0_S2-->L939_T0_S2-D106: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37728#L939_T0_S2-D106 [4557] L939_T0_S2-D106-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36002#_parser_ParserImplENTRY_T0_S2 [4130] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D142: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37109#_parser_ParserImplENTRY_T0_S2-D142 [3657] _parser_ParserImplENTRY_T0_S2-D142-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36845#startENTRY_T0_S2 [3467] startENTRY_T0_S2-->L1059_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 36001#L1059_T0_S2 [3046] L1059_T0_S2-->L1060_T0_S2: Formula: v_hdr.bfsTag.valid_30  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 36003#L1060_T0_S2 [3595] L1060_T0_S2-->L1061_T0_S2: Formula: (= v_hdr.bfsTag.pkt_v1_curr_33 v_meta.local_metadata.pkt_curr_68)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_68, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 36360#L1061_T0_S2 [3187] L1061_T0_S2-->L1062_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_73 v_hdr.bfsTag.pkt_v1_par_30)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_73, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 36361#L1062_T0_S2 [3755] L1062_T0_S2-->L1063_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_34 v_hdr.ff_tags.bfs_start_25)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 36147#L1063_T0_S2 [3176] L1063_T0_S2-->L1063_T0_S2-D175: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36336#L1063_T0_S2-D175 [3920] L1063_T0_S2-D175-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37414#acceptFINAL_T0_S2 [4032] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36146#acceptEXIT_T0_S2 >[5044] acceptEXIT_T0_S2-->startFINAL-D304: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36148#startFINAL-D304 [3823] startFINAL-D304-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36865#startFINAL_T0_S2 [3480] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36866#startEXIT_T0_S2 >[4848] startEXIT_T0_S2-->_parser_ParserImplFINAL-D355: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37650#_parser_ParserImplFINAL-D355 [4261] _parser_ParserImplFINAL-D355-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37183#_parser_ParserImplFINAL_T0_S2 [3712] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37159#_parser_ParserImplEXIT_T0_S2 >[4880] _parser_ParserImplEXIT_T0_S2-->L940-D295: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36401#L940-D295 [3208] L940-D295-->L940_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36402#L940_T0_S2 [4255] L940_T0_S2-->L940_T0_S2-D172: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36780#L940_T0_S2-D172 [3428] L940_T0_S2-D172-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36781#verifyChecksumFINAL_T0_S2 [3606] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37045#verifyChecksumEXIT_T0_S2 >[4688] verifyChecksumEXIT_T0_S2-->L941-D283: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36251#L941-D283 [3144] L941-D283-->L941_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36057#L941_T0_S2 [3097] L941_T0_S2-->L941_T0_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36139#L941_T0_S2-D34 [3933] L941_T0_S2-D34-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37427#ingressENTRY_T0_S2 [4047] ingressENTRY_T0_S2-->L870_T0_S2: Formula: v_hdr.bfsTag.valid_22  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  AuxVars[]  AssignedVars[] 37079#L870_T0_S2 [3631] L870_T0_S2-->L877_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_start_31 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  AuxVars[]  AssignedVars[] 36621#L877_T0_S2 [3322] L877_T0_S2-->L878_T0_S2: Formula: (and (= v_meta.local_metadata.pkt_curr_50 0) (= v_meta.local_metadata.pkt_par_51 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_50, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_50, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  AuxVars[]  AssignedVars[] 36622#L878_T0_S2 [4519] L878_T0_S2-->L878_T0_S2-D97: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36644#L878_T0_S2-D97 [3341] L878_T0_S2-D97-->_curr_par_eq_zero.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36645#_curr_par_eq_zero.applyENTRY_T0_S2 [3890] _curr_par_eq_zero.applyENTRY_T0_S2-->L486_T0_S2: Formula: (not (= _curr_par_eq_zero.action._set_par_to_ingress_0 v__curr_par_eq_zero.action_run_26))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_26}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_26}  AuxVars[]  AssignedVars[] 37388#L486_T0_S2 [4120] L486_T0_S2-->L486-1_T0_S2: Formula: (not (= v__curr_par_eq_zero.action_run_20 _curr_par_eq_zero.action.NoAction_30))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_20}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_20}  AuxVars[]  AssignedVars[] 36656#L486-1_T0_S2 [4459] L486-1_T0_S2-->_curr_par_eq_zero.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37720#_curr_par_eq_zero.applyEXIT_T0_S2 >[4974] _curr_par_eq_zero.applyEXIT_T0_S2-->L911-D259: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37721#L911-D259 [4566] L911-D259-->L911_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36150#L911_T0_S2 [4232] L911_T0_S2-->L919_T0_S2: Formula: (not (= v_meta.local_metadata.first_visit_25 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  AuxVars[]  AssignedVars[] 37381#L919_T0_S2 [3884] L919_T0_S2-->L922_T0_S2: Formula: (not (= v_meta.local_metadata.failure_visit_27 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  AuxVars[]  AssignedVars[] 36782#L922_T0_S2 [3429] L922_T0_S2-->L926_T0_S2: Formula: (and (= v_meta.local_metadata.first_visit_26 0) (= v_meta.local_metadata.failure_visit_22 0))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_26, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_22}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_26, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_22}  AuxVars[]  AssignedVars[] 36783#L926_T0_S2 [4651] L926_T0_S2-->L931_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_60 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_60}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_60}  AuxVars[]  AssignedVars[] 36821#L931_T0_S2 [4478] L931_T0_S2-->L931_T0_S2-D136: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37800#L931_T0_S2-D136 [4644] L931_T0_S2-D136-->fwd_parent_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37759#fwd_parent_0.applyENTRY_T0_S2 [4385] fwd_parent_0.applyENTRY_T0_S2-->L762_T0_S2: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_22))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_22}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_22}  AuxVars[]  AssignedVars[] 37760#L762_T0_S2 [4476] L762_T0_S2-->L762-1_T0_S2: Formula: (not (= v_fwd_parent_0.action_run_20 fwd_parent_0.action.NoAction_21))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_20}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_20}  AuxVars[]  AssignedVars[] 37000#L762-1_T0_S2 [3452] L762-1_T0_S2-->fwd_parent_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36977#fwd_parent_0.applyEXIT_T0_S2 >[4725] fwd_parent_0.applyEXIT_T0_S2-->L869-D301: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36978#L869-D301 [3878] L869-D301-->L869_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36173#L869_T0_S2 [3979] L869_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37467#ingressEXIT_T0_S2 >[4857] ingressEXIT_T0_S2-->L942-D385: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37936#L942-D385 [3513] L942-D385-->L942_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37933#L942_T0_S2 [4343] L942_T0_S2-->L942_T0_S2-D160: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37934#L942_T0_S2-D160 [3347] L942_T0_S2-D160-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37937#egressFINAL_T0_S2 [3065] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37932#egressEXIT_T0_S2 >[5177] egressEXIT_T0_S2-->L943-D403: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37931#L943-D403 [3472] L943-D403-->L943_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37929#L943_T0_S2 [3312] L943_T0_S2-->L943_T0_S2-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37930#L943_T0_S2-D1 [4272] L943_T0_S2-D1-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37935#computeChecksumFINAL_T0_S2 [4247] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37928#computeChecksumEXIT_T0_S2 >[4722] computeChecksumEXIT_T0_S2-->L944-D235: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36922#L944-D235 [3510] L944-D235-->L944_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36923#L944_T0_S2 [4584] L944_T0_S2-->L946_T0_S2: Formula: (not v_forward_42)  InVars {forward=v_forward_42}  OutVars{forward=v_forward_42}  AuxVars[]  AssignedVars[] 36530#L946_T0_S2 [3270] L946_T0_S2-->L945-1_T0_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 36531#L945-1_T0_S2 [3903] L945-1_T0_S2-->L949_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_107 v_meta.local_metadata.pkt_par_45))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and .cse0 v__p4ltl_0_7)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, meta.local_metadata.out_port=v_meta.local_metadata.out_port_107}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_107, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_0] 36287#L949_T0_S2 [3154] L949_T0_S2-->L950_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_42 0))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 36288#L950_T0_S2 [4283] L950_T0_S2-->L951_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_41 0))) (or (and (not v__p4ltl_2_6) .cse0) (and v__p4ltl_2_6 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_2] 37635#L951_T0_S2 [4188] L951_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_106 0))) (or (and v__p4ltl_3_7 (not .cse0)) (and (not v__p4ltl_3_7) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_106}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_106}  AuxVars[]  AssignedVars[_p4ltl_3] 37517#mainFINAL_T0_S2 [4033] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37314#mainEXIT_T0_S2 >[5290] mainEXIT_T0_S2-->L957-1-D253: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36564#L957-1-D253 [3288] L957-1-D253-->L957-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_28 (not v__p4ltl_0_11) (not v__p4ltl_1_10) (or v__p4ltl_3_13 v__p4ltl_2_13))  InVars {_p4ltl_2=v__p4ltl_2_13, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10, hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  OutVars{_p4ltl_2=v__p4ltl_2_13, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10, hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  AuxVars[]  AssignedVars[] 36566#L957-1_accept_S5 
[2023-01-16 05:14:58,719 INFO  L754   eck$LassoCheckResult]: Loop: 36566#L957-1_accept_S5 [3785] L957-1_accept_S5-->L957_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36236#L957_accept_S5 [3148] L957_accept_S5-->L957_accept_S5-D168: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36262#L957_accept_S5-D168 [3608] L957_accept_S5-D168-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36066#mainENTRY_accept_S5 [3600] mainENTRY_accept_S5-->mainENTRY_accept_S5-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37042#mainENTRY_accept_S5-D42 [3999] mainENTRY_accept_S5-D42-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36494#havocProcedureENTRY_accept_S5 [3253] havocProcedureENTRY_accept_S5-->L782_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 36495#L782_accept_S5 [3496] L782_accept_S5-->L783_accept_S5: Formula: (not v_forward_36)  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 36896#L783_accept_S5 [3512] L783_accept_S5-->L784_accept_S5: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 36442#L784_accept_S5 [3228] L784_accept_S5-->L785_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 36443#L785_accept_S5 [4098] L785_accept_S5-->L786_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 36065#L786_accept_S5 [3072] L786_accept_S5-->L787_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 36067#L787_accept_S5 [3344] L787_accept_S5-->L788_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 36653#L788_accept_S5 [3378] L788_accept_S5-->L789_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 36693#L789_accept_S5 [3370] L789_accept_S5-->L790_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 36646#L790_accept_S5 [3342] L790_accept_S5-->L791_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 36647#L791_accept_S5 [4556] L791_accept_S5-->L792_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 37209#L792_accept_S5 [3732] L792_accept_S5-->L793_accept_S5: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 37210#L793_accept_S5 [3760] L793_accept_S5-->L794_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 36321#L794_accept_S5 [3170] L794_accept_S5-->L795_accept_S5: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 36322#L795_accept_S5 [4307] L795_accept_S5-->L796_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 37476#L796_accept_S5 [3986] L796_accept_S5-->L797_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_45 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_45}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 36280#L797_accept_S5 [3152] L797_accept_S5-->L798_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_38 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 36281#L798_accept_S5 [3992] L798_accept_S5-->L799_accept_S5: Formula: (= v_meta.local_metadata.out_port_102 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_102}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 36867#L799_accept_S5 [3481] L799_accept_S5-->L800_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 36868#L800_accept_S5 [4111] L800_accept_S5-->L801_accept_S5: Formula: (= v_meta.local_metadata.first_visit_19 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 37369#L801_accept_S5 [3874] L801_accept_S5-->L802_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_20 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 37370#L802_accept_S5 [4148] L802_accept_S5-->L803_accept_S5: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 37615#L803_accept_S5 [4612] L803_accept_S5-->L804_accept_S5: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 37334#L804_accept_S5 [3842] L804_accept_S5-->L805_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 36766#L805_accept_S5 [3418] L805_accept_S5-->L806_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 36760#L806_accept_S5 [3414] L806_accept_S5-->L807_accept_S5: Formula: (not v_hdr.bfsTag.valid_17)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 36761#L807_accept_S5 [3730] L807_accept_S5-->L808_accept_S5: Formula: (= v_emit_17 (store v_emit_18 v_hdr.bfsTag_3 false))  InVars {emit=v_emit_18, hdr.bfsTag=v_hdr.bfsTag_3}  OutVars{emit=v_emit_17, hdr.bfsTag=v_hdr.bfsTag_3}  AuxVars[]  AssignedVars[emit] 37207#L808_accept_S5 [4474] L808_accept_S5-->L809_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 37036#L809_accept_S5 [3593] L809_accept_S5-->L810_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v1_curr_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_25))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[] 37037#L810_accept_S5 [3824] L810_accept_S5-->L811_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 37110#L811_accept_S5 [3658] L811_accept_S5-->L812_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_22 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_22))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 36936#L812_accept_S5 [3519] L812_accept_S5-->L813_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 36937#L813_accept_S5 [4618] L813_accept_S5-->L814_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_10))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 36638#L814_accept_S5 [3335] L814_accept_S5-->L815_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 36639#L815_accept_S5 [4294] L815_accept_S5-->L816_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_10))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 37652#L816_accept_S5 [4211] L816_accept_S5-->L817_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 36949#L817_accept_S5 [3529] L817_accept_S5-->L818_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_13) (<= v_hdr.bfsTag.pkt_v3_curr_13 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 36950#L818_accept_S5 [4136] L818_accept_S5-->L819_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 37316#L819_accept_S5 [3826] L819_accept_S5-->L820_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v3_par_12 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_12))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 36375#L820_accept_S5 [3195] L820_accept_S5-->L821_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 36376#L821_accept_S5 [4230] L821_accept_S5-->L822_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_9) (<= v_hdr.bfsTag.pkt_v4_curr_9 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[] 37167#L822_accept_S5 [3697] L822_accept_S5-->L823_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 37168#L823_accept_S5 [3863] L823_accept_S5-->L824_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_9) (<= v_hdr.bfsTag.pkt_v4_par_9 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 37358#L824_accept_S5 [4093] L824_accept_S5-->L825_accept_S5: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 37397#L825_accept_S5 [3899] L825_accept_S5-->L826_accept_S5: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 36957#L826_accept_S5 [3534] L826_accept_S5-->L827_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 36958#L827_accept_S5 [4194] L827_accept_S5-->L828_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.preamble_10) (<= v_hdr.ff_tags.preamble_10 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 37637#L828_accept_S5 [4627] L828_accept_S5-->L829_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 36192#L829_accept_S5 [3120] L829_accept_S5-->L830_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_9) (<= v_hdr.ff_tags.shortest_path_9 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[] 36193#L830_accept_S5 [4050] L830_accept_S5-->L831_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 36364#L831_accept_S5 [3189] L831_accept_S5-->L832_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_46) (<= v_hdr.ff_tags.path_length_46 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  AuxVars[]  AssignedVars[] 36122#L832_accept_S5 [3092] L832_accept_S5-->L833_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 36123#L833_accept_S5 [3443] L833_accept_S5-->L834_accept_S5: Formula: (and (<= v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 36805#L834_accept_S5 [4147] L834_accept_S5-->L835_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 37085#L835_accept_S5 [3638] L835_accept_S5-->L836_accept_S5: Formula: (and (<= v_hdr.ff_tags.bfs_start_21 2) (<= 0 v_hdr.ff_tags.bfs_start_21))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  AuxVars[]  AssignedVars[] 36900#L836_accept_S5 [3500] L836_accept_S5-->L837_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 36901#L837_accept_S5 [4628] L837_accept_S5-->L838_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 36775#L838_accept_S5 [3426] L838_accept_S5-->L839_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_12}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 36776#L839_accept_S5 [3746] L839_accept_S5-->L840_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 36414#L840_accept_S5 [3214] L840_accept_S5-->L841_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 36068#L841_accept_S5 [3073] L841_accept_S5-->L842_accept_S5: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_14}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 36069#L842_accept_S5 [3879] L842_accept_S5-->L843_accept_S5: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_13}  AuxVars[]  AssignedVars[send_parent_0.action_run] 37377#L843_accept_S5 [4390] L843_accept_S5-->L844_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 36185#L844_accept_S5 [3115] L844_accept_S5-->L845_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 36186#L845_accept_S5 [4300] L845_accept_S5-->L846_accept_S5: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_13}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 36892#L846_accept_S5 [3494] L846_accept_S5-->L847_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 36154#L847_accept_S5 [3100] L847_accept_S5-->L848_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 36155#L848_accept_S5 [3756] L848_accept_S5-->L849_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 37246#L849_accept_S5 [4036] L849_accept_S5-->L850_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 37518#L850_accept_S5 [4434] L850_accept_S5-->L851_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 37442#L851_accept_S5 [3950] L851_accept_S5-->L852_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 36658#L852_accept_S5 [3348] L852_accept_S5-->L853_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_12}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 36659#L853_accept_S5 [3856] L853_accept_S5-->L854_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 37349#L854_accept_S5 [4373] L854_accept_S5-->L855_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 36408#L855_accept_S5 [3210] L855_accept_S5-->L856_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 36409#L856_accept_S5 [4449] L856_accept_S5-->L857_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 37532#L857_accept_S5 [4059] L857_accept_S5-->L858_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 36591#L858_accept_S5 [3306] L858_accept_S5-->L859_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 36072#L859_accept_S5 [3075] L859_accept_S5-->L860_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 36073#L860_accept_S5 [3350] L860_accept_S5-->L861_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 36665#L861_accept_S5 [4173] L861_accept_S5-->L862_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 37628#L862_accept_S5 [4605] L862_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 37725#havocProcedureFINAL_accept_S5 [4306] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37726#havocProcedureEXIT_accept_S5 >[5121] havocProcedureEXIT_accept_S5-->L939-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36298#L939-D216 [3160] L939-D216-->L939_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36299#L939_accept_S5 [4539] L939_accept_S5-->L939_accept_S5-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36553#L939_accept_S5-D108 [3283] L939_accept_S5-D108-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36128#_parser_ParserImplENTRY_accept_S5 [3834] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D144: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36127#_parser_ParserImplENTRY_accept_S5-D144 [3094] _parser_ParserImplENTRY_accept_S5-D144-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36129#startENTRY_accept_S5 [4460] startENTRY_accept_S5-->L1059_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 36932#L1059_accept_S5 [3517] L1059_accept_S5-->L1060_accept_S5: Formula: v_hdr.bfsTag.valid_29  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_29}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 36933#L1060_accept_S5 [4378] L1060_accept_S5-->L1061_accept_S5: Formula: (= v_hdr.bfsTag.pkt_v1_curr_32 v_meta.local_metadata.pkt_curr_67)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_67, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 37756#L1061_accept_S5 [4464] L1061_accept_S5-->L1062_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_72 v_hdr.bfsTag.pkt_v1_par_29)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_72, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 37599#L1062_accept_S5 [4125] L1062_accept_S5-->L1063_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_33 v_hdr.ff_tags.bfs_start_24)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 36270#L1063_accept_S5 [3988] L1063_accept_S5-->L1063_accept_S5-D177: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36339#L1063_accept_S5-D177 [3179] L1063_accept_S5-D177-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36340#acceptFINAL_accept_S5 [4545] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36269#acceptEXIT_accept_S5 >[4912] acceptEXIT_accept_S5-->startFINAL-D306: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36271#startFINAL-D306 [4524] startFINAL-D306-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36982#startFINAL_accept_S5 [3558] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36983#startEXIT_accept_S5 >[5010] startEXIT_accept_S5-->_parser_ParserImplFINAL-D357: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37013#_parser_ParserImplFINAL-D357 [3580] _parser_ParserImplFINAL-D357-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37014#_parser_ParserImplFINAL_accept_S5 [4182] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37632#_parser_ParserImplEXIT_accept_S5 >[5219] _parser_ParserImplEXIT_accept_S5-->L940-D297: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36980#L940-D297 [3557] L940-D297-->L940_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36981#L940_accept_S5 [4513] L940_accept_S5-->L940_accept_S5-D174: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37810#L940_accept_S5-D174 [4639] L940_accept_S5-D174-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37201#verifyChecksumFINAL_accept_S5 [3726] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37202#verifyChecksumEXIT_accept_S5 >[4979] verifyChecksumEXIT_accept_S5-->L941-D285: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37184#L941-D285 [3713] L941-D285-->L941_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36034#L941_accept_S5 [3371] L941_accept_S5-->L941_accept_S5-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36694#L941_accept_S5-D36 [3864] L941_accept_S5-D36-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37294#ingressENTRY_accept_S5 [3803] ingressENTRY_accept_S5-->L870_accept_S5: Formula: v_hdr.bfsTag.valid_20  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  AuxVars[]  AssignedVars[] 37164#L870_accept_S5 [3694] L870_accept_S5-->L877_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_start_29 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  AuxVars[]  AssignedVars[] 36884#L877_accept_S5 [3490] L877_accept_S5-->L878_accept_S5: Formula: (and (= v_meta.local_metadata.pkt_curr_56 0) (= v_meta.local_metadata.pkt_par_59 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_56, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_59}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_56, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_59}  AuxVars[]  AssignedVars[] 36301#L878_accept_S5 [3450] L878_accept_S5-->L878_accept_S5-D99: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36300#L878_accept_S5-D99 [3161] L878_accept_S5-D99-->_curr_par_eq_zero.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36302#_curr_par_eq_zero.applyENTRY_accept_S5 [3568] _curr_par_eq_zero.applyENTRY_accept_S5-->L486_accept_S5: Formula: (not (= _curr_par_eq_zero.action._set_par_to_ingress_0 v__curr_par_eq_zero.action_run_18))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_18}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_18}  AuxVars[]  AssignedVars[] 36993#L486_accept_S5 [4511] L486_accept_S5-->L486-1_accept_S5: Formula: (not (= v__curr_par_eq_zero.action_run_24 _curr_par_eq_zero.action.NoAction_30))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_24}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_24}  AuxVars[]  AssignedVars[] 36324#L486-1_accept_S5 [3815] L486-1_accept_S5-->_curr_par_eq_zero.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37306#_curr_par_eq_zero.applyEXIT_accept_S5 >[5072] _curr_par_eq_zero.applyEXIT_accept_S5-->L911-D261: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36549#L911-D261 [3281] L911-D261-->L911_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36550#L911_accept_S5 [3422] L911_accept_S5-->L919_accept_S5: Formula: (not (= v_meta.local_metadata.first_visit_23 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23}  AuxVars[]  AssignedVars[] 36677#L919_accept_S5 [3360] L919_accept_S5-->L922_accept_S5: Formula: (not (= v_meta.local_metadata.failure_visit_29 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  AuxVars[]  AssignedVars[] 36678#L922_accept_S5 [3586] L922_accept_S5-->L926_accept_S5: Formula: (and (= v_meta.local_metadata.failure_visit_24 0) (= v_meta.local_metadata.first_visit_28 0))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_28, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_24}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_28, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_24}  AuxVars[]  AssignedVars[] 37022#L926_accept_S5 [4364] L926_accept_S5-->L931_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_52 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_52}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_52}  AuxVars[]  AssignedVars[] 36661#L931_accept_S5 [3805] L931_accept_S5-->L931_accept_S5-D138: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37295#L931_accept_S5-D138 [4342] L931_accept_S5-D138-->fwd_parent_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37744#fwd_parent_0.applyENTRY_accept_S5 [4534] fwd_parent_0.applyENTRY_accept_S5-->L762_accept_S5: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_26))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  AuxVars[]  AssignedVars[] 37524#L762_accept_S5 [4052] L762_accept_S5-->L762-1_accept_S5: Formula: (not (= v_fwd_parent_0.action_run_24 fwd_parent_0.action.NoAction_21))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  AuxVars[]  AssignedVars[] 36683#L762-1_accept_S5 [3738] L762-1_accept_S5-->fwd_parent_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36660#fwd_parent_0.applyEXIT_accept_S5 >[4766] fwd_parent_0.applyEXIT_accept_S5-->L869-D303: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36662#L869-D303 [4332] L869-D303-->L869_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37580#L869_accept_S5 [4525] L869_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37815#ingressEXIT_accept_S5 >[4827] ingressEXIT_accept_S5-->L942-D387: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37823#L942-D387 [4567] L942-D387-->L942_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36916#L942_accept_S5 [3509] L942_accept_S5-->L942_accept_S5-D162: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36917#L942_accept_S5-D162 [3929] L942_accept_S5-D162-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37426#egressFINAL_accept_S5 [4578] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37762#egressEXIT_accept_S5 >[4704] egressEXIT_accept_S5-->L943-D405: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36365#L943-D405 [3190] L943-D405-->L943_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36366#L943_accept_S5 [4202] L943_accept_S5-->L943_accept_S5-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37479#L943_accept_S5-D3 [3990] L943_accept_S5-D3-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36451#computeChecksumFINAL_accept_S5 [3233] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36452#computeChecksumEXIT_accept_S5 >[4945] computeChecksumEXIT_accept_S5-->L944-D237: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36327#L944-D237 [3172] L944-D237-->L944_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36328#L944_accept_S5 [4595] L944_accept_S5-->L946_accept_S5: Formula: (not v_forward_38)  InVars {forward=v_forward_38}  OutVars{forward=v_forward_38}  AuxVars[]  AssignedVars[] 36567#L946_accept_S5 [3289] L946_accept_S5-->L945-1_accept_S5: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 36568#L945-1_accept_S5 [3678] L945-1_accept_S5-->L949_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_109 v_meta.local_metadata.pkt_par_46))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, meta.local_metadata.out_port=v_meta.local_metadata.out_port_109}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_109, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46}  AuxVars[]  AssignedVars[_p4ltl_0] 36614#L949_accept_S5 [3319] L949_accept_S5-->L950_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_43 0))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 36615#L950_accept_S5 [3927] L950_accept_S5-->L951_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_43 0))) (or (and v__p4ltl_2_8 (not .cse0)) (and (not v__p4ltl_2_8) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_2] 36699#L951_accept_S5 [3375] L951_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_104 0))) (or (and (not .cse0) v__p4ltl_3_6) (and .cse0 (not v__p4ltl_3_6))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_104}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_104}  AuxVars[]  AssignedVars[_p4ltl_3] 36235#mainFINAL_accept_S5 [3138] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36237#mainEXIT_accept_S5 >[5277] mainEXIT_accept_S5-->L957-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37049#L957-1-D255 [3611] L957-1-D255-->L957-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_26 (or v__p4ltl_3_11 v__p4ltl_2_11))  InVars {_p4ltl_2=v__p4ltl_2_11, _p4ltl_3=v__p4ltl_3_11, hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_3=v__p4ltl_3_11, hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  AuxVars[]  AssignedVars[] 36566#L957-1_accept_S5 
[2023-01-16 05:14:58,719 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 05:14:58,719 INFO  L85        PathProgramCache]: Analyzing trace with hash 681485494, now seen corresponding path program 1 times
[2023-01-16 05:14:58,720 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 05:14:58,720 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1092735046]
[2023-01-16 05:14:58,720 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 05:14:58,720 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 05:14:58,741 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:58,824 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:14:58,837 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:58,903 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:58,907 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:58,918 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 05:14:58,920 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:58,927 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:58,928 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:58,929 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 05:14:58,930 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:58,930 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 05:14:58,931 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:58,942 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 05:14:58,945 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:58,953 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 05:14:58,954 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:58,961 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 15
[2023-01-16 05:14:58,963 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:58,964 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 139
[2023-01-16 05:14:58,965 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:58,966 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 144
[2023-01-16 05:14:58,967 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:58,969 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 162
[2023-01-16 05:14:58,980 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:58,990 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:58,995 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:59,001 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 05:14:59,004 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:59,006 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:14:59,007 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:59,008 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 05:14:59,008 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:59,009 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 05:14:59,010 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:59,055 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 05:14:59,058 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:59,060 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 05:14:59,061 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:59,063 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 15
[2023-01-16 05:14:59,064 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:59,065 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 139
[2023-01-16 05:14:59,065 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:59,066 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 144
[2023-01-16 05:14:59,067 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:14:59,068 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 05:14:59,068 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 05:14:59,068 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1092735046]
[2023-01-16 05:14:59,069 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1092735046] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 05:14:59,069 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 05:14:59,069 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [11] imperfect sequences [] total 11
[2023-01-16 05:14:59,069 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1212015545]
[2023-01-16 05:14:59,069 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 05:14:59,069 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 05:14:59,069 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 05:14:59,070 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 11 interpolants.
[2023-01-16 05:14:59,070 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=31, Invalid=79, Unknown=0, NotChecked=0, Total=110
[2023-01-16 05:14:59,070 INFO  L87              Difference]: Start difference. First operand 2140 states and 2367 transitions. cyclomatic complexity: 230 Second operand  has 11 states, 11 states have (on average 25.09090909090909) internal successors, (276), 4 states have internal predecessors, (276), 3 states have call successors, (23), 8 states have call predecessors, (23), 3 states have return successors, (22), 4 states have call predecessors, (22), 3 states have call successors, (22)
[2023-01-16 05:15:13,435 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 05:15:13,435 INFO  L93              Difference]: Finished difference Result 5316 states and 6062 transitions.
[2023-01-16 05:15:13,436 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 44 states. 
[2023-01-16 05:15:13,436 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 5316 states and 6062 transitions.
[2023-01-16 05:15:13,448 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 05:15:13,462 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 5316 states to 5316 states and 6062 transitions.
[2023-01-16 05:15:13,463 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1789
[2023-01-16 05:15:13,464 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1789
[2023-01-16 05:15:13,464 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 5316 states and 6062 transitions.
[2023-01-16 05:15:13,468 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 05:15:13,468 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 5316 states and 6062 transitions.
[2023-01-16 05:15:13,469 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 5316 states and 6062 transitions.
[2023-01-16 05:15:13,504 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 5316 to 2236.
[2023-01-16 05:15:13,506 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 2236 states, 1651 states have (on average 1.1380981223500908) internal successors, (1879), 1666 states have internal predecessors, (1879), 266 states have call successors, (266), 266 states have call predecessors, (266), 319 states have return successors, (325), 304 states have call predecessors, (325), 265 states have call successors, (325)
[2023-01-16 05:15:13,509 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 2236 states to 2236 states and 2470 transitions.
[2023-01-16 05:15:13,509 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 2236 states and 2470 transitions.
[2023-01-16 05:15:13,509 INFO  L399   stractBuchiCegarLoop]: Abstraction has 2236 states and 2470 transitions.
[2023-01-16 05:15:13,509 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 8 ============
[2023-01-16 05:15:13,509 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 2236 states and 2470 transitions.
[2023-01-16 05:15:13,512 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 05:15:13,513 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 05:15:13,513 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 05:15:13,513 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:15:13,514 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:15:13,516 INFO  L752   eck$LassoCheckResult]: Stem: 44462#ULTIMATE.startENTRY_NONWA [3934] ULTIMATE.startENTRY_NONWA-->L957-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45183#L957-1_T1_init [3536] L957-1_T1_init-->L957_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44429#L957_T1_init [4354] L957_T1_init-->L957_T1_init-D167: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45966#L957_T1_init-D167 [4292] L957_T1_init-D167-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44263#mainENTRY_T1_init [4580] mainENTRY_T1_init-->mainENTRY_T1_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44989#mainENTRY_T1_init-D41 [3425] mainENTRY_T1_init-D41-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44722#havocProcedureENTRY_T1_init [3262] havocProcedureENTRY_T1_init-->L782_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 44723#L782_T1_init [3297] L782_T1_init-->L783_T1_init: Formula: (not v_forward_37)  InVars {}  OutVars{forward=v_forward_37}  AuxVars[]  AssignedVars[forward] 44564#L783_T1_init [3188] L783_T1_init-->L784_T1_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 44565#L784_T1_init [3555] L784_T1_init-->L785_T1_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 44977#L785_T1_init [3417] L785_T1_init-->L786_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 44434#L786_T1_init [3136] L786_T1_init-->L787_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 44435#L787_T1_init [4161] L787_T1_init-->L788_T1_init: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 44951#L788_T1_init [3402] L788_T1_init-->L789_T1_init: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 44952#L789_T1_init [4341] L789_T1_init-->L790_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 44757#L790_T1_init [3280] L790_T1_init-->L791_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 44728#L791_T1_init [3266] L791_T1_init-->L792_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 44729#L792_T1_init [4681] L792_T1_init-->L793_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 45651#L793_T1_init [3923] L793_T1_init-->L794_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 45413#L794_T1_init [3717] L794_T1_init-->L795_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 45414#L795_T1_init [4068] L795_T1_init-->L796_T1_init: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 45787#L796_T1_init [4473] L796_T1_init-->L797_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_47 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_47}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 45585#L797_T1_init [3862] L797_T1_init-->L798_T1_init: Formula: (= v_meta.local_metadata.pkt_par_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 45586#L798_T1_init [3888] L798_T1_init-->L799_T1_init: Formula: (= v_meta.local_metadata.out_port_101 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_101}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 45617#L799_T1_init [4063] L799_T1_init-->L800_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 45623#L800_T1_init [3894] L800_T1_init-->L801_T1_init: Formula: (= v_meta.local_metadata.first_visit_21 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 44672#L801_T1_init [3240] L801_T1_init-->L802_T1_init: Formula: (= v_meta.local_metadata.failure_visit_19 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 44673#L802_T1_init [3660] L802_T1_init-->L803_T1_init: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 45332#L803_T1_init [4429] L803_T1_init-->L804_T1_init: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 46037#L804_T1_init [4500] L804_T1_init-->L805_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 44703#L805_T1_init [3254] L805_T1_init-->L806_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 44704#L806_T1_init [4601] L806_T1_init-->L807_T1_init: Formula: (not v_hdr.bfsTag.valid_16)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 45121#L807_T1_init [3502] L807_T1_init-->L808_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.bfsTag_4 false))  InVars {emit=v_emit_20, hdr.bfsTag=v_hdr.bfsTag_4}  OutVars{emit=v_emit_19, hdr.bfsTag=v_hdr.bfsTag_4}  AuxVars[]  AssignedVars[emit] 45122#L808_T1_init [4189] L808_T1_init-->L809_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 45886#L809_T1_init [4227] L809_T1_init-->L810_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_curr_26) (<= v_hdr.bfsTag.pkt_v1_curr_26 256))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  AuxVars[]  AssignedVars[] 45530#L810_T1_init [3809] L810_T1_init-->L811_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 45531#L811_T1_init [4239] L811_T1_init-->L812_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_25))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[] 45916#L812_T1_init [4222] L812_T1_init-->L813_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 45917#L813_T1_init [4554] L813_T1_init-->L814_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_11 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_11))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 45012#L814_T1_init [3439] L814_T1_init-->L815_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 44262#L815_T1_init [3069] L815_T1_init-->L816_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_par_12) (<= v_hdr.bfsTag.pkt_v2_par_12 256))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 44264#L816_T1_init [4604] L816_T1_init-->L817_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 45345#L817_T1_init [3668] L817_T1_init-->L818_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v3_curr_9 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_9))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 45346#L818_T1_init [3672] L818_T1_init-->L819_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 44306#L819_T1_init [3086] L819_T1_init-->L820_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v3_par_14 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_14))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[] 44307#L820_T1_init [4338] L820_T1_init-->L821_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 44399#L821_T1_init [3122] L821_T1_init-->L822_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_10) (<= v_hdr.bfsTag.pkt_v4_curr_10 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 44400#L822_T1_init [4370] L822_T1_init-->L823_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 45865#L823_T1_init [4152] L823_T1_init-->L824_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v4_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v4_par_13))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 45866#L824_T1_init [4571] L824_T1_init-->L825_T1_init: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 45033#L825_T1_init [3451] L825_T1_init-->L826_T1_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 44862#L826_T1_init [3346] L826_T1_init-->L827_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 44726#L827_T1_init [3265] L827_T1_init-->L828_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.preamble_13) (<= v_hdr.ff_tags.preamble_13 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[] 44727#L828_T1_init [4140] L828_T1_init-->L829_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 45339#L829_T1_init [3664] L829_T1_init-->L830_T1_init: Formula: (and (<= v_hdr.ff_tags.shortest_path_10 256) (<= 0 v_hdr.ff_tags.shortest_path_10))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 45340#L830_T1_init [4419] L830_T1_init-->L831_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 45486#L831_T1_init [3771] L831_T1_init-->L832_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_44) (<= v_hdr.ff_tags.path_length_44 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  AuxVars[]  AssignedVars[] 45487#L832_T1_init [4636] L832_T1_init-->L833_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 45405#L833_T1_init [3709] L833_T1_init-->L834_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (<= v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 44636#L834_T1_init [3223] L834_T1_init-->L835_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 44272#L835_T1_init [3074] L835_T1_init-->L836_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.bfs_start_22) (<= v_hdr.ff_tags.bfs_start_22 2))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  AuxVars[]  AssignedVars[] 44273#L836_T1_init [4632] L836_T1_init-->L837_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 45874#L837_T1_init [4171] L837_T1_init-->L838_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 45666#L838_T1_init [3939] L838_T1_init-->L839_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 45667#L839_T1_init [4064] L839_T1_init-->L840_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 44585#L840_T1_init [3198] L840_T1_init-->L841_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 44586#L841_T1_init [3833] L841_T1_init-->L842_T1_init: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_12}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 45553#L842_T1_init [4428] L842_T1_init-->L843_T1_init: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_12}  AuxVars[]  AssignedVars[send_parent_0.action_run] 44489#L843_T1_init [3155] L843_T1_init-->L844_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 44490#L844_T1_init [3737] L844_T1_init-->L845_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 45442#L845_T1_init [4086] L845_T1_init-->L846_T1_init: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_14}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 45633#L846_T1_init [3904] L846_T1_init-->L847_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 44917#L847_T1_init [3381] L847_T1_init-->L848_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 44918#L848_T1_init [4071] L848_T1_init-->L849_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 45538#L849_T1_init [3816] L849_T1_init-->L850_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 45539#L850_T1_init [3881] L850_T1_init-->L851_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 45610#L851_T1_init [4647] L851_T1_init-->L852_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 46108#L852_T1_init [4599] L852_T1_init-->L853_T1_init: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_13}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 46109#L853_T1_init [4622] L853_T1_init-->L854_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 44947#L854_T1_init [3400] L854_T1_init-->L855_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 44948#L855_T1_init [4044] L855_T1_init-->L856_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 45372#L856_T1_init [3686] L856_T1_init-->L857_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 45373#L857_T1_init [4344] L857_T1_init-->L858_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 45996#L858_T1_init [4558] L858_T1_init-->L859_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 45331#L859_T1_init [3659] L859_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 44745#L860_T1_init [3275] L860_T1_init-->L861_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 44746#L861_T1_init [4121] L861_T1_init-->L862_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 45075#L862_T1_init [3478] L862_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 45076#havocProcedureFINAL_T1_init [4671] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44317#havocProcedureEXIT_T1_init >[4808] havocProcedureEXIT_T1_init-->L939-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44318#L939-D215 [4336] L939-D215-->L939_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44764#L939_T1_init [4004] L939_T1_init-->L939_T1_init-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45729#L939_T1_init-D107 [4077] L939_T1_init-D107-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44485#_parser_ParserImplENTRY_T1_init [3285] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D143: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44765#_parser_ParserImplENTRY_T1_init-D143 [3508] _parser_ParserImplENTRY_T1_init-D143-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45077#startENTRY_T1_init [3479] startENTRY_T1_init-->L1059_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 45078#L1059_T1_init [4469] L1059_T1_init-->L1060_T1_init: Formula: v_hdr.bfsTag.valid_31  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_31}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 45857#L1060_T1_init [4141] L1060_T1_init-->L1061_T1_init: Formula: (= v_hdr.bfsTag.pkt_v1_curr_31 v_meta.local_metadata.pkt_curr_66)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_66, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 44484#L1061_T1_init [3153] L1061_T1_init-->L1062_T1_init: Formula: (= v_meta.local_metadata.pkt_par_71 v_hdr.bfsTag.pkt_v1_par_28)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_71, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 44486#L1062_T1_init [3745] L1062_T1_init-->L1063_T1_init: Formula: (= v_meta.local_metadata.pkt_start_32 v_hdr.ff_tags.bfs_start_23)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 44518#L1063_T1_init [4187] L1063_T1_init-->L1063_T1_init-D176: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45800#L1063_T1_init-D176 [4079] L1063_T1_init-D176-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44517#acceptFINAL_T1_init [3168] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44519#acceptEXIT_T1_init >[4861] acceptEXIT_T1_init-->startFINAL-D305: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45342#startFINAL-D305 [4501] startFINAL-D305-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45185#startFINAL_T1_init [3540] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45186#startEXIT_T1_init >[4988] startEXIT_T1_init-->_parser_ParserImplFINAL-D356: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44829#_parser_ParserImplFINAL-D356 [3324] _parser_ParserImplFINAL-D356-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44830#_parser_ParserImplFINAL_T1_init [4278] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45829#_parser_ParserImplEXIT_T1_init >[4805] _parser_ParserImplEXIT_T1_init-->L940-D296: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44752#L940-D296 [3279] L940-D296-->L940_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44680#L940_T1_init [4512] L940_T1_init-->L940_T1_init-D173: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46068#L940_T1_init-D173 [4486] L940_T1_init-D173-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44679#verifyChecksumFINAL_T1_init [3243] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44681#verifyChecksumEXIT_T1_init >[5016] verifyChecksumEXIT_T1_init-->L941-D284: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45253#L941-D284 [3591] L941-D284-->L941_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44203#L941_T1_init [3989] L941_T1_init-->L941_T1_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45715#L941_T1_init-D35 [4641] L941_T1_init-D35-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46010#ingressENTRY_T1_init [4381] ingressENTRY_T1_init-->L870_T1_init: Formula: v_hdr.bfsTag.valid_18  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_18}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_18}  AuxVars[]  AssignedVars[] 46011#L870_T1_init [4570] L870_T1_init-->L877_T1_init: Formula: (not (= v_meta.local_metadata.pkt_start_27 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  AuxVars[]  AssignedVars[] 44942#L877_T1_init [3397] L877_T1_init-->L881_T1_init: Formula: (or (not (= v_meta.local_metadata.pkt_curr_55 0)) (not (= v_meta.local_metadata.pkt_par_58 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_55, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_58}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_55, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_58}  AuxVars[]  AssignedVars[] 44943#L881_T1_init [4021] L881_T1_init-->L882_T1_init: Formula: (and (not (= v_standard_metadata.ingress_port_9 v_meta.local_metadata.pkt_par_55)) (not (= v_meta.local_metadata.pkt_curr_52 v_standard_metadata.ingress_port_9)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_52, standard_metadata.ingress_port=v_standard_metadata.ingress_port_9, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_52, standard_metadata.ingress_port=v_standard_metadata.ingress_port_9, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55}  AuxVars[]  AssignedVars[] 45111#L882_T1_init [3819] L882_T1_init-->L882_T1_init-D200: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45110#L882_T1_init-D200 [3495] L882_T1_init-D200-->_curr_par_neq_in.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45112#_curr_par_neq_in.applyENTRY_T1_init [4417] _curr_par_neq_in.applyENTRY_T1_init-->L496_T1_init: Formula: (= v__curr_par_neq_in.action_run_15 _curr_par_neq_in.action._set_out_to_ingress_0)  InVars {_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_15}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_15}  AuxVars[]  AssignedVars[] 44237#L496_T1_init [4095] L496_T1_init-->L496_T1_init-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44236#L496_T1_init-D62 [3058] L496_T1_init-D62-->_set_out_to_ingress_0ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44238#_set_out_to_ingress_0ENTRY_T1_init [3445] _set_out_to_ingress_0ENTRY_T1_init-->L624_T1_init: Formula: (= v_meta.local_metadata.out_port_193 v_meta.local_metadata.out_port_192)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_193}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_192}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 45024#L624_T1_init [4462] L624_T1_init-->_set_out_to_ingress_0FINAL_T1_init: Formula: (= v_meta.local_metadata.failure_visit_35 1)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_35}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 46057#_set_out_to_ingress_0FINAL_T1_init [4606] _set_out_to_ingress_0FINAL_T1_init-->_set_out_to_ingress_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46008#_set_out_to_ingress_0EXIT_T1_init >[5215] _set_out_to_ingress_0EXIT_T1_init-->L498-1-D287: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45349#L498-1-D287 [3670] L498-1-D287-->L498-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45350#L498-1_T1_init [3861] L498-1_T1_init-->_curr_par_neq_in.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45928#_curr_par_neq_in.applyEXIT_T1_init >[5141] _curr_par_neq_in.applyEXIT_T1_init-->L911-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45929#L911-D290 [4295] L911-D290-->L911_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46303#L911_T1_init [3048] L911_T1_init-->L919_T1_init: Formula: (not (= v_meta.local_metadata.first_visit_31 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31}  AuxVars[]  AssignedVars[] 46300#L919_T1_init [4437] L919_T1_init-->L923_T1_init: Formula: (= v_meta.local_metadata.failure_visit_30 1)  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_30}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_30}  AuxVars[]  AssignedVars[] 44298#L923_T1_init [3968] L923_T1_init-->L923_T1_init-D89: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44949#L923_T1_init-D89 [3401] L923_T1_init-D89-->send_in_ingress_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44950#send_in_ingress_0.applyENTRY_T1_init [4608] send_in_ingress_0.applyENTRY_T1_init-->L984_T1_init: Formula: (not (= v_send_in_ingress_0.action_run_16 send_in_ingress_0.action.send_in))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_16}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_16}  AuxVars[]  AssignedVars[] 45595#L984_T1_init [3872] L984_T1_init-->L984-1_T1_init: Formula: (not (= v_send_in_ingress_0.action_run_26 send_in_ingress_0.action.NoAction_23))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_26}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_26}  AuxVars[]  AssignedVars[] 45596#L984-1_T1_init [3656] L984-1_T1_init-->send_in_ingress_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44297#send_in_ingress_0.applyEXIT_T1_init >[5119] send_in_ingress_0.applyEXIT_T1_init-->L922-D251: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44299#L922-D251 [4246] L922-D251-->L922_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45933#L922_T1_init [4150] L922_T1_init-->L869_T1_init: Formula: (or (not (= v_meta.local_metadata.first_visit_33 0)) (not (= v_meta.local_metadata.failure_visit_33 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  AuxVars[]  AssignedVars[] 44476#L869_T1_init [3839] L869_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45560#ingressEXIT_T1_init >[4914] ingressEXIT_T1_init-->L942-D386: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46162#L942-D386 [3164] L942-D386-->L942_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46159#L942_T1_init [3911] L942_T1_init-->L942_T1_init-D161: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46160#L942_T1_init-D161 [3983] L942_T1_init-D161-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46163#egressFINAL_T1_init [4198] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46158#egressEXIT_T1_init >[4944] egressEXIT_T1_init-->L943-D404: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46156#L943-D404 [3998] L943-D404-->L943_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46151#L943_T1_init [3135] L943_T1_init-->L943_T1_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46152#L943_T1_init-D2 [3259] L943_T1_init-D2-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46165#computeChecksumFINAL_T1_init [3702] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46150#computeChecksumEXIT_T1_init >[4734] computeChecksumEXIT_T1_init-->L944-D236: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46148#L944-D236 [3352] L944-D236-->L944_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46144#L944_T1_init [4349] L944_T1_init-->L946_T1_init: Formula: (not v_forward_40)  InVars {forward=v_forward_40}  OutVars{forward=v_forward_40}  AuxVars[]  AssignedVars[] 46141#L946_T1_init [3680] L946_T1_init-->L945-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 46140#L945-1_T1_init [3582] L945-1_T1_init-->L949_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_105 v_meta.local_metadata.pkt_par_44))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, meta.local_metadata.out_port=v_meta.local_metadata.out_port_105}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_105, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_0] 46139#L949_T1_init [3299] L949_T1_init-->L950_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_44 0))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 46138#L950_T1_init [3461] L950_T1_init-->L951_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and (not v__p4ltl_2_7) .cse0) (and v__p4ltl_2_7 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 46137#L951_T1_init [3739] L951_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_108 0))) (or (and v__p4ltl_3_8 (not .cse0)) (and (not v__p4ltl_3_8) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_108}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_108}  AuxVars[]  AssignedVars[_p4ltl_3] 46136#mainFINAL_T1_init [3669] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46135#mainEXIT_T1_init >[4935] mainEXIT_T1_init-->L957-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46134#L957-1-D254 [3544] L957-1-D254-->L957-1_T0_S2: Formula: (and v__p4ltl_1_9 v_hdr.bfsTag.valid_25 (not v__p4ltl_0_9) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  AuxVars[]  AssignedVars[] 44770#L957-1_T0_S2 [3309] L957-1_T0_S2-->L957_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44342#L957_T0_S2 [4264] L957_T0_S2-->L957_T0_S2-D166: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45466#L957_T0_S2-D166 [3753] L957_T0_S2-D166-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44200#mainENTRY_T0_S2 [3937] mainENTRY_T0_S2-->mainENTRY_T0_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45664#mainENTRY_T0_S2-D40 [4518] mainENTRY_T0_S2-D40-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45913#havocProcedureENTRY_T0_S2 [4219] havocProcedureENTRY_T0_S2-->L782_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 45375#L782_T0_S2 [3688] L782_T0_S2-->L783_T0_S2: Formula: (not v_forward_35)  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 45376#L783_T0_S2 [4420] L783_T0_S2-->L784_T0_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 45040#L784_T0_S2 [3454] L784_T0_S2-->L785_T0_S2: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 44209#L785_T0_S2 [3050] L785_T0_S2-->L786_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 44210#L786_T0_S2 [4657] L786_T0_S2-->L787_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 46115#L787_T0_S2 [4626] L787_T0_S2-->L788_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 46116#L788_T0_S2 [4666] L788_T0_S2-->L789_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 45395#L789_T0_S2 [3700] L789_T0_S2-->L790_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 45396#L790_T0_S2 [3885] L790_T0_S2-->L791_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 45613#L791_T0_S2 [4483] L791_T0_S2-->L792_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 44394#L792_T0_S2 [3119] L792_T0_S2-->L793_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 44395#L793_T0_S2 [3847] L793_T0_S2-->L794_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 45572#L794_T0_S2 [3854] L794_T0_S2-->L795_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 45579#L795_T0_S2 [4498] L795_T0_S2-->L796_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 45895#L796_T0_S2 [4201] L796_T0_S2-->L797_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_46 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_46}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 45896#L797_T0_S2 [4494] L797_T0_S2-->L798_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 45756#L798_T0_S2 [4031] L798_T0_S2-->L799_T0_S2: Formula: (= v_meta.local_metadata.out_port_103 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 44629#L799_T0_S2 [3221] L799_T0_S2-->L800_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 44630#L800_T0_S2 [4139] L800_T0_S2-->L801_T0_S2: Formula: (= v_meta.local_metadata.first_visit_20 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 44747#L801_T0_S2 [3276] L801_T0_S2-->L802_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_21 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 44748#L802_T0_S2 [3954] L802_T0_S2-->L803_T0_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 44650#L803_T0_S2 [3232] L803_T0_S2-->L804_T0_S2: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 44651#L804_T0_S2 [3290] L804_T0_S2-->L805_T0_S2: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 44199#L805_T0_S2 [3044] L805_T0_S2-->L806_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 44201#L806_T0_S2 [4320] L806_T0_S2-->L807_T0_S2: Formula: (not v_hdr.bfsTag.valid_15)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 45804#L807_T0_S2 [4084] L807_T0_S2-->L808_T0_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.bfsTag_2 false))  InVars {emit=v_emit_14, hdr.bfsTag=v_hdr.bfsTag_2}  OutVars{emit=v_emit_13, hdr.bfsTag=v_hdr.bfsTag_2}  AuxVars[]  AssignedVars[emit] 45805#L808_T0_S2 [4289] L808_T0_S2-->L809_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_28}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 45890#L809_T0_S2 [4197] L809_T0_S2-->L810_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_curr_30) (<= v_hdr.bfsTag.pkt_v1_curr_30 256))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  AuxVars[]  AssignedVars[] 45498#L810_T0_S2 [3778] L810_T0_S2-->L811_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 45499#L811_T0_S2 [4658] L811_T0_S2-->L812_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_27 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_27))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  AuxVars[]  AssignedVars[] 45719#L812_T0_S2 [3993] L812_T0_S2-->L813_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 45670#L813_T0_S2 [3945] L813_T0_S2-->L814_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_13))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[] 45053#L814_T0_S2 [3464] L814_T0_S2-->L815_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 45054#L815_T0_S2 [3516] L815_T0_S2-->L816_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v2_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_13))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[] 45149#L816_T0_S2 [3897] L816_T0_S2-->L817_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 45625#L817_T0_S2 [4673] L817_T0_S2-->L818_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_12) (<= v_hdr.bfsTag.pkt_v3_curr_12 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 45272#L818_T0_S2 [3613] L818_T0_S2-->L819_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 45273#L819_T0_S2 [3932] L819_T0_S2-->L820_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_par_9) (<= v_hdr.bfsTag.pkt_v3_par_9 256))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[] 45583#L820_T0_S2 [3860] L820_T0_S2-->L821_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 44445#L821_T0_S2 [3141] L821_T0_S2-->L822_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v4_curr_13 256) (<= 0 v_hdr.bfsTag.pkt_v4_curr_13))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 44279#L822_T0_S2 [3076] L822_T0_S2-->L823_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 44280#L823_T0_S2 [3277] L823_T0_S2-->L824_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_11) (<= v_hdr.bfsTag.pkt_v4_par_11 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[] 44749#L824_T0_S2 [3315] L824_T0_S2-->L825_T0_S2: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 44813#L825_T0_S2 [4602] L825_T0_S2-->L826_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 44579#L826_T0_S2 [3196] L826_T0_S2-->L827_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 44580#L827_T0_S2 [3569] L827_T0_S2-->L828_T0_S2: Formula: (and (<= v_hdr.ff_tags.preamble_14 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_14))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 45218#L828_T0_S2 [4018] L828_T0_S2-->L829_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 44833#L829_T0_S2 [3327] L829_T0_S2-->L830_T0_S2: Formula: (and (<= v_hdr.ff_tags.shortest_path_12 256) (<= 0 v_hdr.ff_tags.shortest_path_12))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 44834#L830_T0_S2 [3770] L830_T0_S2-->L831_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_41}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 45484#L831_T0_S2 [3964] L831_T0_S2-->L832_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_42) (<= v_hdr.ff_tags.path_length_42 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  AuxVars[]  AssignedVars[] 45692#L832_T0_S2 [4376] L832_T0_S2-->L833_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 45909#L833_T0_S2 [4217] L833_T0_S2-->L834_T0_S2: Formula: (and (<= v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 44242#L834_T0_S2 [3061] L834_T0_S2-->L835_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 44243#L835_T0_S2 [3623] L835_T0_S2-->L836_T0_S2: Formula: (and (<= v_hdr.ff_tags.bfs_start_17 2) (<= 0 v_hdr.ff_tags.bfs_start_17))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  AuxVars[]  AssignedVars[] 45115#L836_T0_S2 [3499] L836_T0_S2-->L837_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 45116#L837_T0_S2 [4356] L837_T0_S2-->L838_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 45930#L838_T0_S2 [4242] L838_T0_S2-->L839_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_14}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 45904#L839_T0_S2 [4212] L839_T0_S2-->L840_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 45905#L840_T0_S2 [4287] L840_T0_S2-->L841_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 44539#L841_T0_S2 [3178] L841_T0_S2-->L842_T0_S2: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_13}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 44540#L842_T0_S2 [4203] L842_T0_S2-->L843_T0_S2: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_14}  AuxVars[]  AssignedVars[send_parent_0.action_run] 45606#L843_T0_S2 [3877] L843_T0_S2-->L844_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 44817#L844_T0_S2 [3318] L844_T0_S2-->L845_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 44818#L845_T0_S2 [4408] L845_T0_S2-->L846_T0_S2: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_12}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 45987#L846_T0_S2 [4324] L846_T0_S2-->L847_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 44613#L847_T0_S2 [3213] L847_T0_S2-->L848_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 44614#L848_T0_S2 [3296] L848_T0_S2-->L849_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 44780#L849_T0_S2 [3448] L849_T0_S2-->L850_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 45031#L850_T0_S2 [4509] L850_T0_S2-->L851_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 44791#L851_T0_S2 [3304] L851_T0_S2-->L852_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 44695#L852_T0_S2 [3252] L852_T0_S2-->L853_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_14}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 44696#L853_T0_S2 [3665] L853_T0_S2-->L854_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 45341#L854_T0_S2 [4529] L854_T0_S2-->L855_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 45947#L855_T0_S2 [4258] L855_T0_S2-->L856_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 44741#L856_T0_S2 [3274] L856_T0_S2-->L857_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 44742#L857_T0_S2 [4638] L857_T0_S2-->L858_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 46087#L858_T0_S2 [4549] L858_T0_S2-->L859_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 44893#L859_T0_S2 [3363] L859_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 44894#L860_T0_S2 [4085] L860_T0_S2-->L861_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 44423#L861_T0_S2 [3132] L861_T0_S2-->L862_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 44424#L862_T0_S2 [4055] L862_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 45770#havocProcedureFINAL_T0_S2 [4653] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46078#havocProcedureEXIT_T0_S2 >[5109] havocProcedureEXIT_T0_S2-->L939-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44715#L939-D214 [3258] L939-D214-->L939_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44716#L939_T0_S2 [4314] L939_T0_S2-->L939_T0_S2-D106: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45980#L939_T0_S2-D106 [4557] L939_T0_S2-D106-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44206#_parser_ParserImplENTRY_T0_S2 [4130] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D142: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45330#_parser_ParserImplENTRY_T0_S2-D142 [3657] _parser_ParserImplENTRY_T0_S2-D142-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45059#startENTRY_T0_S2 [3467] startENTRY_T0_S2-->L1059_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 44205#L1059_T0_S2 [3046] L1059_T0_S2-->L1060_T0_S2: Formula: v_hdr.bfsTag.valid_30  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 44207#L1060_T0_S2 [3595] L1060_T0_S2-->L1061_T0_S2: Formula: (= v_hdr.bfsTag.pkt_v1_curr_33 v_meta.local_metadata.pkt_curr_68)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_68, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 44562#L1061_T0_S2 [3187] L1061_T0_S2-->L1062_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_73 v_hdr.bfsTag.pkt_v1_par_30)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_73, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 44563#L1062_T0_S2 [3755] L1062_T0_S2-->L1063_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_34 v_hdr.ff_tags.bfs_start_25)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 44351#L1063_T0_S2 [3176] L1063_T0_S2-->L1063_T0_S2-D175: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44535#L1063_T0_S2-D175 [3920] L1063_T0_S2-D175-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45645#acceptFINAL_T0_S2 [4032] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44350#acceptEXIT_T0_S2 >[5044] acceptEXIT_T0_S2-->startFINAL-D304: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44352#startFINAL-D304 [3823] startFINAL-D304-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45079#startFINAL_T0_S2 [3480] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45080#startEXIT_T0_S2 >[4848] startEXIT_T0_S2-->_parser_ParserImplFINAL-D355: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45899#_parser_ParserImplFINAL-D355 [4261] _parser_ParserImplFINAL-D355-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45406#_parser_ParserImplFINAL_T0_S2 [3712] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45381#_parser_ParserImplEXIT_T0_S2 >[4880] _parser_ParserImplEXIT_T0_S2-->L940-D295: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44602#L940-D295 [3208] L940-D295-->L940_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44603#L940_T0_S2 [4255] L940_T0_S2-->L940_T0_S2-D172: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44995#L940_T0_S2-D172 [3428] L940_T0_S2-D172-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44996#verifyChecksumFINAL_T0_S2 [3606] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45267#verifyChecksumEXIT_T0_S2 >[4688] verifyChecksumEXIT_T0_S2-->L941-D283: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44455#L941-D283 [3144] L941-D283-->L941_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44260#L941_T0_S2 [3097] L941_T0_S2-->L941_T0_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44343#L941_T0_S2-D34 [3933] L941_T0_S2-D34-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45661#ingressENTRY_T0_S2 [4047] ingressENTRY_T0_S2-->L870_T0_S2: Formula: v_hdr.bfsTag.valid_22  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  AuxVars[]  AssignedVars[] 45300#L870_T0_S2 [3631] L870_T0_S2-->L877_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_start_31 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  AuxVars[]  AssignedVars[] 44826#L877_T0_S2 [3322] L877_T0_S2-->L878_T0_S2: Formula: (and (= v_meta.local_metadata.pkt_curr_50 0) (= v_meta.local_metadata.pkt_par_51 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_50, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_50, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  AuxVars[]  AssignedVars[] 44827#L878_T0_S2 [4519] L878_T0_S2-->L878_T0_S2-D97: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44852#L878_T0_S2-D97 [3341] L878_T0_S2-D97-->_curr_par_eq_zero.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44853#_curr_par_eq_zero.applyENTRY_T0_S2 [3890] _curr_par_eq_zero.applyENTRY_T0_S2-->L486_T0_S2: Formula: (not (= _curr_par_eq_zero.action._set_par_to_ingress_0 v__curr_par_eq_zero.action_run_26))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_26}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_26}  AuxVars[]  AssignedVars[] 45619#L486_T0_S2 [4120] L486_T0_S2-->L486-1_T0_S2: Formula: (not (= v__curr_par_eq_zero.action_run_20 _curr_par_eq_zero.action.NoAction_30))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_20}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_20}  AuxVars[]  AssignedVars[] 44861#L486-1_T0_S2 [4459] L486-1_T0_S2-->_curr_par_eq_zero.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45972#_curr_par_eq_zero.applyEXIT_T0_S2 >[4974] _curr_par_eq_zero.applyEXIT_T0_S2-->L911-D259: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45973#L911-D259 [4566] L911-D259-->L911_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44354#L911_T0_S2 [4232] L911_T0_S2-->L919_T0_S2: Formula: (not (= v_meta.local_metadata.first_visit_25 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  AuxVars[]  AssignedVars[] 46348#L919_T0_S2 [3884] L919_T0_S2-->L922_T0_S2: Formula: (not (= v_meta.local_metadata.failure_visit_27 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  AuxVars[]  AssignedVars[] 46347#L922_T0_S2 [3429] L922_T0_S2-->L926_T0_S2: Formula: (and (= v_meta.local_metadata.first_visit_26 0) (= v_meta.local_metadata.failure_visit_22 0))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_26, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_22}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_26, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_22}  AuxVars[]  AssignedVars[] 46346#L926_T0_S2 [4651] L926_T0_S2-->L931_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_60 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_60}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_60}  AuxVars[]  AssignedVars[] 45035#L931_T0_S2 [4478] L931_T0_S2-->L931_T0_S2-D136: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46064#L931_T0_S2-D136 [4644] L931_T0_S2-D136-->fwd_parent_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46012#fwd_parent_0.applyENTRY_T0_S2 [4385] fwd_parent_0.applyENTRY_T0_S2-->L762_T0_S2: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_22))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_22}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_22}  AuxVars[]  AssignedVars[] 46013#L762_T0_S2 [4476] L762_T0_S2-->L762-1_T0_S2: Formula: (not (= v_fwd_parent_0.action_run_20 fwd_parent_0.action.NoAction_21))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_20}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_20}  AuxVars[]  AssignedVars[] 45224#L762-1_T0_S2 [3452] L762-1_T0_S2-->fwd_parent_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45201#fwd_parent_0.applyEXIT_T0_S2 >[4725] fwd_parent_0.applyEXIT_T0_S2-->L869-D301: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45202#L869-D301 [3878] L869-D301-->L869_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44375#L869_T0_S2 [3979] L869_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45703#ingressEXIT_T0_S2 >[4857] ingressEXIT_T0_S2-->L942-D385: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46291#L942-D385 [3513] L942-D385-->L942_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46287#L942_T0_S2 [4343] L942_T0_S2-->L942_T0_S2-D160: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46288#L942_T0_S2-D160 [3347] L942_T0_S2-D160-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46290#egressFINAL_T0_S2 [3065] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46286#egressEXIT_T0_S2 >[5177] egressEXIT_T0_S2-->L943-D403: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46283#L943-D403 [3472] L943-D403-->L943_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46281#L943_T0_S2 [3312] L943_T0_S2-->L943_T0_S2-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46282#L943_T0_S2-D1 [4272] L943_T0_S2-D1-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46285#computeChecksumFINAL_T0_S2 [4247] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46280#computeChecksumEXIT_T0_S2 >[4722] computeChecksumEXIT_T0_S2-->L944-D235: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45137#L944-D235 [3510] L944-D235-->L944_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45138#L944_T0_S2 [4584] L944_T0_S2-->L946_T0_S2: Formula: (not v_forward_42)  InVars {forward=v_forward_42}  OutVars{forward=v_forward_42}  AuxVars[]  AssignedVars[] 44735#L946_T0_S2 [3270] L946_T0_S2-->L945-1_T0_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 44736#L945-1_T0_S2 [3903] L945-1_T0_S2-->L949_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_107 v_meta.local_metadata.pkt_par_45))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and .cse0 v__p4ltl_0_7)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, meta.local_metadata.out_port=v_meta.local_metadata.out_port_107}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_107, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_0] 44487#L949_T0_S2 [3154] L949_T0_S2-->L950_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_42 0))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 44488#L950_T0_S2 [4283] L950_T0_S2-->L951_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_41 0))) (or (and (not v__p4ltl_2_6) .cse0) (and v__p4ltl_2_6 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_2] 45884#L951_T0_S2 [4188] L951_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_106 0))) (or (and v__p4ltl_3_7 (not .cse0)) (and (not v__p4ltl_3_7) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_106}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_106}  AuxVars[]  AssignedVars[_p4ltl_3] 45757#mainFINAL_T0_S2 [4033] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45546#mainEXIT_T0_S2 >[5290] mainEXIT_T0_S2-->L957-1-D253: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44769#L957-1-D253 [3288] L957-1-D253-->L957-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_28 (not v__p4ltl_0_11) (not v__p4ltl_1_10) (or v__p4ltl_3_13 v__p4ltl_2_13))  InVars {_p4ltl_2=v__p4ltl_2_13, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10, hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  OutVars{_p4ltl_2=v__p4ltl_2_13, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10, hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  AuxVars[]  AssignedVars[] 44771#L957-1_accept_S5 
[2023-01-16 05:15:13,517 INFO  L754   eck$LassoCheckResult]: Loop: 44771#L957-1_accept_S5 [3785] L957-1_accept_S5-->L957_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44440#L957_accept_S5 [3148] L957_accept_S5-->L957_accept_S5-D168: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44463#L957_accept_S5-D168 [3608] L957_accept_S5-D168-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44268#mainENTRY_accept_S5 [3600] mainENTRY_accept_S5-->mainENTRY_accept_S5-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45264#mainENTRY_accept_S5-D42 [3999] mainENTRY_accept_S5-D42-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44697#havocProcedureENTRY_accept_S5 [3253] havocProcedureENTRY_accept_S5-->L782_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 44698#L782_accept_S5 [3496] L782_accept_S5-->L783_accept_S5: Formula: (not v_forward_36)  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 45113#L783_accept_S5 [3512] L783_accept_S5-->L784_accept_S5: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 44642#L784_accept_S5 [3228] L784_accept_S5-->L785_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 44643#L785_accept_S5 [4098] L785_accept_S5-->L786_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 44267#L786_accept_S5 [3072] L786_accept_S5-->L787_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 44269#L787_accept_S5 [3344] L787_accept_S5-->L788_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 44857#L788_accept_S5 [3378] L788_accept_S5-->L789_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 44901#L789_accept_S5 [3370] L789_accept_S5-->L790_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 44850#L790_accept_S5 [3342] L790_accept_S5-->L791_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 44851#L791_accept_S5 [4556] L791_accept_S5-->L792_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 45432#L792_accept_S5 [3732] L792_accept_S5-->L793_accept_S5: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 45433#L793_accept_S5 [3760] L793_accept_S5-->L794_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 44520#L794_accept_S5 [3170] L794_accept_S5-->L795_accept_S5: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 44521#L795_accept_S5 [4307] L795_accept_S5-->L796_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 45712#L796_accept_S5 [3986] L796_accept_S5-->L797_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_45 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_45}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 44482#L797_accept_S5 [3152] L797_accept_S5-->L798_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_38 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 44483#L798_accept_S5 [3992] L798_accept_S5-->L799_accept_S5: Formula: (= v_meta.local_metadata.out_port_102 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_102}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 45081#L799_accept_S5 [3481] L799_accept_S5-->L800_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 45082#L800_accept_S5 [4111] L800_accept_S5-->L801_accept_S5: Formula: (= v_meta.local_metadata.first_visit_19 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 45598#L801_accept_S5 [3874] L801_accept_S5-->L802_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_20 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 45599#L802_accept_S5 [4148] L802_accept_S5-->L803_accept_S5: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 45861#L803_accept_S5 [4612] L803_accept_S5-->L804_accept_S5: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 45564#L804_accept_S5 [3842] L804_accept_S5-->L805_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 44978#L805_accept_S5 [3418] L805_accept_S5-->L806_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 44972#L806_accept_S5 [3414] L806_accept_S5-->L807_accept_S5: Formula: (not v_hdr.bfsTag.valid_17)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 44973#L807_accept_S5 [3730] L807_accept_S5-->L808_accept_S5: Formula: (= v_emit_17 (store v_emit_18 v_hdr.bfsTag_3 false))  InVars {emit=v_emit_18, hdr.bfsTag=v_hdr.bfsTag_3}  OutVars{emit=v_emit_17, hdr.bfsTag=v_hdr.bfsTag_3}  AuxVars[]  AssignedVars[emit] 45430#L808_accept_S5 [4474] L808_accept_S5-->L809_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 45258#L809_accept_S5 [3593] L809_accept_S5-->L810_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v1_curr_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_25))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[] 45259#L810_accept_S5 [3824] L810_accept_S5-->L811_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 45329#L811_accept_S5 [3658] L811_accept_S5-->L812_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_22 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_22))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 45154#L812_accept_S5 [3519] L812_accept_S5-->L813_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 45155#L813_accept_S5 [4618] L813_accept_S5-->L814_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_10))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 44843#L814_accept_S5 [3335] L814_accept_S5-->L815_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 44844#L815_accept_S5 [4294] L815_accept_S5-->L816_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_10))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 45902#L816_accept_S5 [4211] L816_accept_S5-->L817_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 45171#L817_accept_S5 [3529] L817_accept_S5-->L818_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_13) (<= v_hdr.bfsTag.pkt_v3_curr_13 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 45172#L818_accept_S5 [4136] L818_accept_S5-->L819_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 45548#L819_accept_S5 [3826] L819_accept_S5-->L820_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v3_par_12 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_12))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 44577#L820_accept_S5 [3195] L820_accept_S5-->L821_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 44578#L821_accept_S5 [4230] L821_accept_S5-->L822_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_9) (<= v_hdr.bfsTag.pkt_v4_curr_9 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[] 45389#L822_accept_S5 [3697] L822_accept_S5-->L823_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 45390#L823_accept_S5 [3863] L823_accept_S5-->L824_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_9) (<= v_hdr.bfsTag.pkt_v4_par_9 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 45587#L824_accept_S5 [4093] L824_accept_S5-->L825_accept_S5: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 45628#L825_accept_S5 [3899] L825_accept_S5-->L826_accept_S5: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 45179#L826_accept_S5 [3534] L826_accept_S5-->L827_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 45180#L827_accept_S5 [4194] L827_accept_S5-->L828_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.preamble_10) (<= v_hdr.ff_tags.preamble_10 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 45887#L828_accept_S5 [4627] L828_accept_S5-->L829_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 44396#L829_accept_S5 [3120] L829_accept_S5-->L830_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_9) (<= v_hdr.ff_tags.shortest_path_9 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[] 44397#L830_accept_S5 [4050] L830_accept_S5-->L831_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 44566#L831_accept_S5 [3189] L831_accept_S5-->L832_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_46) (<= v_hdr.ff_tags.path_length_46 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  AuxVars[]  AssignedVars[] 44326#L832_accept_S5 [3092] L832_accept_S5-->L833_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 44327#L833_accept_S5 [3443] L833_accept_S5-->L834_accept_S5: Formula: (and (<= v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 45019#L834_accept_S5 [4147] L834_accept_S5-->L835_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 45306#L835_accept_S5 [3638] L835_accept_S5-->L836_accept_S5: Formula: (and (<= v_hdr.ff_tags.bfs_start_21 2) (<= 0 v_hdr.ff_tags.bfs_start_21))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  AuxVars[]  AssignedVars[] 45117#L836_accept_S5 [3500] L836_accept_S5-->L837_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 45118#L837_accept_S5 [4628] L837_accept_S5-->L838_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 44990#L838_accept_S5 [3426] L838_accept_S5-->L839_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_12}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 44991#L839_accept_S5 [3746] L839_accept_S5-->L840_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 44615#L840_accept_S5 [3214] L840_accept_S5-->L841_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 44270#L841_accept_S5 [3073] L841_accept_S5-->L842_accept_S5: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_14}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 44271#L842_accept_S5 [3879] L842_accept_S5-->L843_accept_S5: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_13}  AuxVars[]  AssignedVars[send_parent_0.action_run] 45607#L843_accept_S5 [4390] L843_accept_S5-->L844_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 44386#L844_accept_S5 [3115] L844_accept_S5-->L845_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 44387#L845_accept_S5 [4300] L845_accept_S5-->L846_accept_S5: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_13}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 45109#L846_accept_S5 [3494] L846_accept_S5-->L847_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 44355#L847_accept_S5 [3100] L847_accept_S5-->L848_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 44356#L848_accept_S5 [3756] L848_accept_S5-->L849_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 45468#L849_accept_S5 [4036] L849_accept_S5-->L850_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 45759#L850_accept_S5 [4434] L850_accept_S5-->L851_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 45678#L851_accept_S5 [3950] L851_accept_S5-->L852_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 44864#L852_accept_S5 [3348] L852_accept_S5-->L853_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_12}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 44865#L853_accept_S5 [3856] L853_accept_S5-->L854_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 45580#L854_accept_S5 [4373] L854_accept_S5-->L855_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 44609#L855_accept_S5 [3210] L855_accept_S5-->L856_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 44610#L856_accept_S5 [4449] L856_accept_S5-->L857_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 45774#L857_accept_S5 [4059] L857_accept_S5-->L858_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 44796#L858_accept_S5 [3306] L858_accept_S5-->L859_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 44274#L859_accept_S5 [3075] L859_accept_S5-->L860_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 44275#L860_accept_S5 [3350] L860_accept_S5-->L861_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 44871#L861_accept_S5 [4173] L861_accept_S5-->L862_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 45876#L862_accept_S5 [4605] L862_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 45977#havocProcedureFINAL_accept_S5 [4306] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45978#havocProcedureEXIT_accept_S5 >[5121] havocProcedureEXIT_accept_S5-->L939-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44500#L939-D216 [3160] L939-D216-->L939_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44501#L939_accept_S5 [4539] L939_accept_S5-->L939_accept_S5-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44758#L939_accept_S5-D108 [3283] L939_accept_S5-D108-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44332#_parser_ParserImplENTRY_accept_S5 [3834] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D144: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44331#_parser_ParserImplENTRY_accept_S5-D144 [3094] _parser_ParserImplENTRY_accept_S5-D144-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44333#startENTRY_accept_S5 [4460] startENTRY_accept_S5-->L1059_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 45150#L1059_accept_S5 [3517] L1059_accept_S5-->L1060_accept_S5: Formula: v_hdr.bfsTag.valid_29  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_29}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 45151#L1060_accept_S5 [4378] L1060_accept_S5-->L1061_accept_S5: Formula: (= v_hdr.bfsTag.pkt_v1_curr_32 v_meta.local_metadata.pkt_curr_67)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_67, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 46009#L1061_accept_S5 [4464] L1061_accept_S5-->L1062_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_72 v_hdr.bfsTag.pkt_v1_par_29)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_72, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 45844#L1062_accept_S5 [4125] L1062_accept_S5-->L1063_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_33 v_hdr.ff_tags.bfs_start_24)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 44473#L1063_accept_S5 [3988] L1063_accept_S5-->L1063_accept_S5-D177: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44541#L1063_accept_S5-D177 [3179] L1063_accept_S5-D177-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44542#acceptFINAL_accept_S5 [4545] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44472#acceptEXIT_accept_S5 >[4912] acceptEXIT_accept_S5-->startFINAL-D306: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44474#startFINAL-D306 [4524] startFINAL-D306-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45206#startFINAL_accept_S5 [3558] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45207#startEXIT_accept_S5 >[5010] startEXIT_accept_S5-->_parser_ParserImplFINAL-D357: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45236#_parser_ParserImplFINAL-D357 [3580] _parser_ParserImplFINAL-D357-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45237#_parser_ParserImplFINAL_accept_S5 [4182] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45881#_parser_ParserImplEXIT_accept_S5 >[5219] _parser_ParserImplEXIT_accept_S5-->L940-D297: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45204#L940-D297 [3557] L940-D297-->L940_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45205#L940_accept_S5 [4513] L940_accept_S5-->L940_accept_S5-D174: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46077#L940_accept_S5-D174 [4639] L940_accept_S5-D174-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45424#verifyChecksumFINAL_accept_S5 [3726] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45425#verifyChecksumEXIT_accept_S5 >[4979] verifyChecksumEXIT_accept_S5-->L941-D285: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45407#L941-D285 [3713] L941-D285-->L941_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44234#L941_accept_S5 [3371] L941_accept_S5-->L941_accept_S5-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44902#L941_accept_S5-D36 [3864] L941_accept_S5-D36-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45523#ingressENTRY_accept_S5 [3803] ingressENTRY_accept_S5-->L870_accept_S5: Formula: v_hdr.bfsTag.valid_20  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  AuxVars[]  AssignedVars[] 45384#L870_accept_S5 [3694] L870_accept_S5-->L877_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_start_29 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  AuxVars[]  AssignedVars[] 45100#L877_accept_S5 [3490] L877_accept_S5-->L878_accept_S5: Formula: (and (= v_meta.local_metadata.pkt_curr_56 0) (= v_meta.local_metadata.pkt_par_59 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_56, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_59}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_56, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_59}  AuxVars[]  AssignedVars[] 44503#L878_accept_S5 [3450] L878_accept_S5-->L878_accept_S5-D99: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44502#L878_accept_S5-D99 [3161] L878_accept_S5-D99-->_curr_par_eq_zero.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44504#_curr_par_eq_zero.applyENTRY_accept_S5 [3568] _curr_par_eq_zero.applyENTRY_accept_S5-->L486_accept_S5: Formula: (not (= _curr_par_eq_zero.action._set_par_to_ingress_0 v__curr_par_eq_zero.action_run_18))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_18}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_18}  AuxVars[]  AssignedVars[] 45217#L486_accept_S5 [4511] L486_accept_S5-->L486-1_accept_S5: Formula: (not (= v__curr_par_eq_zero.action_run_24 _curr_par_eq_zero.action.NoAction_30))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_24}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_24}  AuxVars[]  AssignedVars[] 44526#L486-1_accept_S5 [3815] L486-1_accept_S5-->_curr_par_eq_zero.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45537#_curr_par_eq_zero.applyEXIT_accept_S5 >[5072] _curr_par_eq_zero.applyEXIT_accept_S5-->L911-D261: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44753#L911-D261 [3281] L911-D261-->L911_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44754#L911_accept_S5 [3422] L911_accept_S5-->L919_accept_S5: Formula: (not (= v_meta.local_metadata.first_visit_23 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23}  AuxVars[]  AssignedVars[] 46355#L919_accept_S5 [3360] L919_accept_S5-->L922_accept_S5: Formula: (not (= v_meta.local_metadata.failure_visit_29 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  AuxVars[]  AssignedVars[] 46354#L922_accept_S5 [3586] L922_accept_S5-->L926_accept_S5: Formula: (and (= v_meta.local_metadata.failure_visit_24 0) (= v_meta.local_metadata.first_visit_28 0))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_28, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_24}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_28, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_24}  AuxVars[]  AssignedVars[] 46353#L926_accept_S5 [4364] L926_accept_S5-->L931_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_52 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_52}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_52}  AuxVars[]  AssignedVars[] 44867#L931_accept_S5 [3805] L931_accept_S5-->L931_accept_S5-D138: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45524#L931_accept_S5-D138 [4342] L931_accept_S5-D138-->fwd_parent_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45995#fwd_parent_0.applyENTRY_accept_S5 [4534] fwd_parent_0.applyENTRY_accept_S5-->L762_accept_S5: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_26))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  AuxVars[]  AssignedVars[] 45766#L762_accept_S5 [4052] L762_accept_S5-->L762-1_accept_S5: Formula: (not (= v_fwd_parent_0.action_run_24 fwd_parent_0.action.NoAction_21))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  AuxVars[]  AssignedVars[] 44891#L762-1_accept_S5 [3738] L762-1_accept_S5-->fwd_parent_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44866#fwd_parent_0.applyEXIT_accept_S5 >[4766] fwd_parent_0.applyEXIT_accept_S5-->L869-D303: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44868#L869-D303 [4332] L869-D303-->L869_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45246#L869_accept_S5 [4525] L869_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46082#ingressEXIT_accept_S5 >[4827] ingressEXIT_accept_S5-->L942-D387: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46089#L942-D387 [4567] L942-D387-->L942_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45133#L942_accept_S5 [3509] L942_accept_S5-->L942_accept_S5-D162: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45134#L942_accept_S5-D162 [3929] L942_accept_S5-D162-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45660#egressFINAL_accept_S5 [4578] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46015#egressEXIT_accept_S5 >[4704] egressEXIT_accept_S5-->L943-D405: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44567#L943-D405 [3190] L943-D405-->L943_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44568#L943_accept_S5 [4202] L943_accept_S5-->L943_accept_S5-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45717#L943_accept_S5-D3 [3990] L943_accept_S5-D3-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44652#computeChecksumFINAL_accept_S5 [3233] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44653#computeChecksumEXIT_accept_S5 >[4945] computeChecksumEXIT_accept_S5-->L944-D237: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44529#L944-D237 [3172] L944-D237-->L944_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44530#L944_accept_S5 [4595] L944_accept_S5-->L946_accept_S5: Formula: (not v_forward_38)  InVars {forward=v_forward_38}  OutVars{forward=v_forward_38}  AuxVars[]  AssignedVars[] 44772#L946_accept_S5 [3289] L946_accept_S5-->L945-1_accept_S5: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 44773#L945-1_accept_S5 [3678] L945-1_accept_S5-->L949_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_109 v_meta.local_metadata.pkt_par_46))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, meta.local_metadata.out_port=v_meta.local_metadata.out_port_109}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_109, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46}  AuxVars[]  AssignedVars[_p4ltl_0] 44819#L949_accept_S5 [3319] L949_accept_S5-->L950_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_43 0))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 44820#L950_accept_S5 [3927] L950_accept_S5-->L951_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_43 0))) (or (and v__p4ltl_2_8 (not .cse0)) (and (not v__p4ltl_2_8) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_2] 44907#L951_accept_S5 [3375] L951_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_104 0))) (or (and (not .cse0) v__p4ltl_3_6) (and .cse0 (not v__p4ltl_3_6))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_104}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_104}  AuxVars[]  AssignedVars[_p4ltl_3] 44439#mainFINAL_accept_S5 [3138] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44441#mainEXIT_accept_S5 >[5277] mainEXIT_accept_S5-->L957-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45271#L957-1-D255 [3611] L957-1-D255-->L957-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_26 (or v__p4ltl_3_11 v__p4ltl_2_11))  InVars {_p4ltl_2=v__p4ltl_2_11, _p4ltl_3=v__p4ltl_3_11, hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_3=v__p4ltl_3_11, hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  AuxVars[]  AssignedVars[] 44771#L957-1_accept_S5 
[2023-01-16 05:15:13,518 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 05:15:13,519 INFO  L85        PathProgramCache]: Analyzing trace with hash -1039156711, now seen corresponding path program 1 times
[2023-01-16 05:15:13,519 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 05:15:13,519 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1810522841]
[2023-01-16 05:15:13,519 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 05:15:13,519 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 05:15:13,539 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,593 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:15:13,598 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,651 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:15:13,656 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,665 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 05:15:13,666 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,671 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:15:13,672 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,673 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 05:15:13,673 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,674 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 05:15:13,674 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,684 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 05:15:13,687 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,694 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 05:15:13,695 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,696 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:15:13,697 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,702 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 20
[2023-01-16 05:15:13,703 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,704 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 145
[2023-01-16 05:15:13,704 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,705 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 150
[2023-01-16 05:15:13,706 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,707 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 168
[2023-01-16 05:15:13,717 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,740 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:15:13,747 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,765 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 05:15:13,767 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,769 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:15:13,770 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,771 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 05:15:13,771 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,772 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 05:15:13,773 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,774 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 05:15:13,779 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,798 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 05:15:13,799 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,807 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 15
[2023-01-16 05:15:13,808 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,809 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 139
[2023-01-16 05:15:13,810 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,811 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 144
[2023-01-16 05:15:13,812 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:13,814 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 05:15:13,814 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 05:15:13,814 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1810522841]
[2023-01-16 05:15:13,814 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1810522841] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 05:15:13,814 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 05:15:13,814 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [16] imperfect sequences [] total 16
[2023-01-16 05:15:13,815 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1148329707]
[2023-01-16 05:15:13,815 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 05:15:13,815 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 05:15:13,815 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 05:15:13,816 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 16 interpolants.
[2023-01-16 05:15:13,816 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=52, Invalid=188, Unknown=0, NotChecked=0, Total=240
[2023-01-16 05:15:13,816 INFO  L87              Difference]: Start difference. First operand 2236 states and 2470 transitions. cyclomatic complexity: 237 Second operand  has 16 states, 16 states have (on average 17.5) internal successors, (280), 7 states have internal predecessors, (280), 6 states have call successors, (24), 10 states have call predecessors, (24), 4 states have return successors, (23), 6 states have call predecessors, (23), 6 states have call successors, (23)
[2023-01-16 05:15:24,059 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 05:15:24,060 INFO  L93              Difference]: Finished difference Result 3369 states and 3821 transitions.
[2023-01-16 05:15:24,060 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 44 states. 
[2023-01-16 05:15:24,060 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 3369 states and 3821 transitions.
[2023-01-16 05:15:24,071 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 9
[2023-01-16 05:15:24,084 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 3369 states to 3369 states and 3821 transitions.
[2023-01-16 05:15:24,084 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1122
[2023-01-16 05:15:24,085 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1122
[2023-01-16 05:15:24,085 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 3369 states and 3821 transitions.
[2023-01-16 05:15:24,088 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 05:15:24,088 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 3369 states and 3821 transitions.
[2023-01-16 05:15:24,090 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 3369 states and 3821 transitions.
[2023-01-16 05:15:24,119 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 3369 to 2233.
[2023-01-16 05:15:24,122 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 2233 states, 1648 states have (on average 1.129247572815534) internal successors, (1861), 1663 states have internal predecessors, (1861), 266 states have call successors, (266), 266 states have call predecessors, (266), 319 states have return successors, (325), 304 states have call predecessors, (325), 265 states have call successors, (325)
[2023-01-16 05:15:24,125 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 2233 states to 2233 states and 2452 transitions.
[2023-01-16 05:15:24,125 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 2233 states and 2452 transitions.
[2023-01-16 05:15:24,127 INFO  L399   stractBuchiCegarLoop]: Abstraction has 2233 states and 2452 transitions.
[2023-01-16 05:15:24,127 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 9 ============
[2023-01-16 05:15:24,128 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 2233 states and 2452 transitions.
[2023-01-16 05:15:24,132 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 05:15:24,132 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 05:15:24,132 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 05:15:24,134 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:15:24,134 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:15:24,136 INFO  L752   eck$LassoCheckResult]: Stem: 50853#ULTIMATE.startENTRY_NONWA [3934] ULTIMATE.startENTRY_NONWA-->L957-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51568#L957-1_T1_init [3536] L957-1_T1_init-->L957_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50820#L957_T1_init [4354] L957_T1_init-->L957_T1_init-D167: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52322#L957_T1_init-D167 [4292] L957_T1_init-D167-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50654#mainENTRY_T1_init [4580] mainENTRY_T1_init-->mainENTRY_T1_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51374#mainENTRY_T1_init-D41 [3425] mainENTRY_T1_init-D41-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51113#havocProcedureENTRY_T1_init [3262] havocProcedureENTRY_T1_init-->L782_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 51114#L782_T1_init [3297] L782_T1_init-->L783_T1_init: Formula: (not v_forward_37)  InVars {}  OutVars{forward=v_forward_37}  AuxVars[]  AssignedVars[forward] 50955#L783_T1_init [3188] L783_T1_init-->L784_T1_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 50956#L784_T1_init [3555] L784_T1_init-->L785_T1_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 51365#L785_T1_init [3417] L785_T1_init-->L786_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 50825#L786_T1_init [3136] L786_T1_init-->L787_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 50826#L787_T1_init [4161] L787_T1_init-->L788_T1_init: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 51341#L788_T1_init [3402] L788_T1_init-->L789_T1_init: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 51342#L789_T1_init [4341] L789_T1_init-->L790_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 51148#L790_T1_init [3280] L790_T1_init-->L791_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 51119#L791_T1_init [3266] L791_T1_init-->L792_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 51120#L792_T1_init [4681] L792_T1_init-->L793_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 52028#L793_T1_init [3923] L793_T1_init-->L794_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 51799#L794_T1_init [3717] L794_T1_init-->L795_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 51800#L795_T1_init [4068] L795_T1_init-->L796_T1_init: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 52151#L796_T1_init [4473] L796_T1_init-->L797_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_47 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_47}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 51962#L797_T1_init [3862] L797_T1_init-->L798_T1_init: Formula: (= v_meta.local_metadata.pkt_par_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 51963#L798_T1_init [3888] L798_T1_init-->L799_T1_init: Formula: (= v_meta.local_metadata.out_port_101 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_101}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 51994#L799_T1_init [4063] L799_T1_init-->L800_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 52001#L800_T1_init [3894] L800_T1_init-->L801_T1_init: Formula: (= v_meta.local_metadata.first_visit_21 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 51064#L801_T1_init [3240] L801_T1_init-->L802_T1_init: Formula: (= v_meta.local_metadata.failure_visit_19 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 51065#L802_T1_init [3660] L802_T1_init-->L803_T1_init: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 51721#L803_T1_init [4429] L803_T1_init-->L804_T1_init: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 52386#L804_T1_init [4500] L804_T1_init-->L805_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 51094#L805_T1_init [3254] L805_T1_init-->L806_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 51095#L806_T1_init [4601] L806_T1_init-->L807_T1_init: Formula: (not v_hdr.bfsTag.valid_16)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 51506#L807_T1_init [3502] L807_T1_init-->L808_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.bfsTag_4 false))  InVars {emit=v_emit_20, hdr.bfsTag=v_hdr.bfsTag_4}  OutVars{emit=v_emit_19, hdr.bfsTag=v_hdr.bfsTag_4}  AuxVars[]  AssignedVars[emit] 51507#L808_T1_init [4189] L808_T1_init-->L809_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 52245#L809_T1_init [4227] L809_T1_init-->L810_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_curr_26) (<= v_hdr.bfsTag.pkt_v1_curr_26 256))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  AuxVars[]  AssignedVars[] 51907#L810_T1_init [3809] L810_T1_init-->L811_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 51908#L811_T1_init [4239] L811_T1_init-->L812_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_25))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[] 52274#L812_T1_init [4222] L812_T1_init-->L813_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 52275#L813_T1_init [4554] L813_T1_init-->L814_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_11 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_11))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 51397#L814_T1_init [3439] L814_T1_init-->L815_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 50653#L815_T1_init [3069] L815_T1_init-->L816_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_par_12) (<= v_hdr.bfsTag.pkt_v2_par_12 256))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 50655#L816_T1_init [4604] L816_T1_init-->L817_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 51737#L817_T1_init [3668] L817_T1_init-->L818_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v3_curr_9 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_9))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 51738#L818_T1_init [3672] L818_T1_init-->L819_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 50694#L819_T1_init [3086] L819_T1_init-->L820_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v3_par_14 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_14))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[] 50695#L820_T1_init [4338] L820_T1_init-->L821_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 50790#L821_T1_init [3122] L821_T1_init-->L822_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_10) (<= v_hdr.bfsTag.pkt_v4_curr_10 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 50791#L822_T1_init [4370] L822_T1_init-->L823_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 52228#L823_T1_init [4152] L823_T1_init-->L824_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v4_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v4_par_13))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 52229#L824_T1_init [4571] L824_T1_init-->L825_T1_init: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 51418#L825_T1_init [3451] L825_T1_init-->L826_T1_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 51248#L826_T1_init [3346] L826_T1_init-->L827_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 51117#L827_T1_init [3265] L827_T1_init-->L828_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.preamble_13) (<= v_hdr.ff_tags.preamble_13 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[] 51118#L828_T1_init [4140] L828_T1_init-->L829_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 51731#L829_T1_init [3664] L829_T1_init-->L830_T1_init: Formula: (and (<= v_hdr.ff_tags.shortest_path_10 256) (<= 0 v_hdr.ff_tags.shortest_path_10))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 51732#L830_T1_init [4419] L830_T1_init-->L831_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 51869#L831_T1_init [3771] L831_T1_init-->L832_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_44) (<= v_hdr.ff_tags.path_length_44 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  AuxVars[]  AssignedVars[] 51870#L832_T1_init [4636] L832_T1_init-->L833_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 51791#L833_T1_init [3709] L833_T1_init-->L834_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (<= v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 51027#L834_T1_init [3223] L834_T1_init-->L835_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 50663#L835_T1_init [3074] L835_T1_init-->L836_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.bfs_start_22) (<= v_hdr.ff_tags.bfs_start_22 2))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  AuxVars[]  AssignedVars[] 50664#L836_T1_init [4632] L836_T1_init-->L837_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 52234#L837_T1_init [4171] L837_T1_init-->L838_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 52042#L838_T1_init [3939] L838_T1_init-->L839_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 52043#L839_T1_init [4064] L839_T1_init-->L840_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 50974#L840_T1_init [3198] L840_T1_init-->L841_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 50975#L841_T1_init [3833] L841_T1_init-->L842_T1_init: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_12}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 51930#L842_T1_init [4428] L842_T1_init-->L843_T1_init: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_12}  AuxVars[]  AssignedVars[send_parent_0.action_run] 50880#L843_T1_init [3155] L843_T1_init-->L844_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 50881#L844_T1_init [3737] L844_T1_init-->L845_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 51828#L845_T1_init [4086] L845_T1_init-->L846_T1_init: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_14}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 52011#L846_T1_init [3904] L846_T1_init-->L847_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 51305#L847_T1_init [3381] L847_T1_init-->L848_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 51306#L848_T1_init [4071] L848_T1_init-->L849_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 51916#L849_T1_init [3816] L849_T1_init-->L850_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 51917#L850_T1_init [3881] L850_T1_init-->L851_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 51987#L851_T1_init [4647] L851_T1_init-->L852_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 52442#L852_T1_init [4599] L852_T1_init-->L853_T1_init: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_13}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 52443#L853_T1_init [4622] L853_T1_init-->L854_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 51336#L854_T1_init [3400] L854_T1_init-->L855_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 51337#L855_T1_init [4044] L855_T1_init-->L856_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 51761#L856_T1_init [3686] L856_T1_init-->L857_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 51762#L857_T1_init [4344] L857_T1_init-->L858_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 52350#L858_T1_init [4558] L858_T1_init-->L859_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 51720#L859_T1_init [3659] L859_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 51136#L860_T1_init [3275] L860_T1_init-->L861_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 51137#L861_T1_init [4121] L861_T1_init-->L862_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 51463#L862_T1_init [3478] L862_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 51464#havocProcedureFINAL_T1_init [4671] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50708#havocProcedureEXIT_T1_init >[4808] havocProcedureEXIT_T1_init-->L939-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50709#L939-D215 [4336] L939-D215-->L939_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51155#L939_T1_init [4004] L939_T1_init-->L939_T1_init-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52104#L939_T1_init-D107 [4077] L939_T1_init-D107-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50876#_parser_ParserImplENTRY_T1_init [3285] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D143: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51156#_parser_ParserImplENTRY_T1_init-D143 [3508] _parser_ParserImplENTRY_T1_init-D143-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51465#startENTRY_T1_init [3479] startENTRY_T1_init-->L1059_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 51466#L1059_T1_init [4469] L1059_T1_init-->L1060_T1_init: Formula: v_hdr.bfsTag.valid_31  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_31}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 52220#L1060_T1_init [4141] L1060_T1_init-->L1061_T1_init: Formula: (= v_hdr.bfsTag.pkt_v1_curr_31 v_meta.local_metadata.pkt_curr_66)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_66, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 50875#L1061_T1_init [3153] L1061_T1_init-->L1062_T1_init: Formula: (= v_meta.local_metadata.pkt_par_71 v_hdr.bfsTag.pkt_v1_par_28)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_71, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 50877#L1062_T1_init [3745] L1062_T1_init-->L1063_T1_init: Formula: (= v_meta.local_metadata.pkt_start_32 v_hdr.ff_tags.bfs_start_23)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 50909#L1063_T1_init [4187] L1063_T1_init-->L1063_T1_init-D176: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52163#L1063_T1_init-D176 [4079] L1063_T1_init-D176-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50908#acceptFINAL_T1_init [3168] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50910#acceptEXIT_T1_init >[4861] acceptEXIT_T1_init-->startFINAL-D305: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51734#startFINAL-D305 [4501] startFINAL-D305-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51570#startFINAL_T1_init [3540] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51571#startEXIT_T1_init >[4988] startEXIT_T1_init-->_parser_ParserImplFINAL-D356: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51220#_parser_ParserImplFINAL-D356 [3324] _parser_ParserImplFINAL-D356-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51221#_parser_ParserImplFINAL_T1_init [4278] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52193#_parser_ParserImplEXIT_T1_init >[4805] _parser_ParserImplEXIT_T1_init-->L940-D296: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51143#L940-D296 [3279] L940-D296-->L940_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51071#L940_T1_init [4512] L940_T1_init-->L940_T1_init-D173: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52411#L940_T1_init-D173 [4486] L940_T1_init-D173-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51070#verifyChecksumFINAL_T1_init [3243] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51072#verifyChecksumEXIT_T1_init >[5016] verifyChecksumEXIT_T1_init-->L941-D284: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51638#L941-D284 [3591] L941-D284-->L941_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50593#L941_T1_init [3989] L941_T1_init-->L941_T1_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52091#L941_T1_init-D35 [4641] L941_T1_init-D35-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52363#ingressENTRY_T1_init [4381] ingressENTRY_T1_init-->L870_T1_init: Formula: v_hdr.bfsTag.valid_18  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_18}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_18}  AuxVars[]  AssignedVars[] 52364#L870_T1_init [4570] L870_T1_init-->L877_T1_init: Formula: (not (= v_meta.local_metadata.pkt_start_27 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  AuxVars[]  AssignedVars[] 51331#L877_T1_init [3397] L877_T1_init-->L881_T1_init: Formula: (or (not (= v_meta.local_metadata.pkt_curr_55 0)) (not (= v_meta.local_metadata.pkt_par_58 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_55, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_58}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_55, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_58}  AuxVars[]  AssignedVars[] 51332#L881_T1_init [4021] L881_T1_init-->L882_T1_init: Formula: (and (not (= v_standard_metadata.ingress_port_9 v_meta.local_metadata.pkt_par_55)) (not (= v_meta.local_metadata.pkt_curr_52 v_standard_metadata.ingress_port_9)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_52, standard_metadata.ingress_port=v_standard_metadata.ingress_port_9, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_52, standard_metadata.ingress_port=v_standard_metadata.ingress_port_9, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55}  AuxVars[]  AssignedVars[] 51496#L882_T1_init [3819] L882_T1_init-->L882_T1_init-D200: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51495#L882_T1_init-D200 [3495] L882_T1_init-D200-->_curr_par_neq_in.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51497#_curr_par_neq_in.applyENTRY_T1_init [4417] _curr_par_neq_in.applyENTRY_T1_init-->L496_T1_init: Formula: (= v__curr_par_neq_in.action_run_15 _curr_par_neq_in.action._set_out_to_ingress_0)  InVars {_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_15}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_15}  AuxVars[]  AssignedVars[] 50627#L496_T1_init [4095] L496_T1_init-->L496_T1_init-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 50626#L496_T1_init-D62 [3058] L496_T1_init-D62-->_set_out_to_ingress_0ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50628#_set_out_to_ingress_0ENTRY_T1_init [3445] _set_out_to_ingress_0ENTRY_T1_init-->L624_T1_init: Formula: (= v_meta.local_metadata.out_port_193 v_meta.local_metadata.out_port_192)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_193}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_192}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 51409#L624_T1_init [4462] L624_T1_init-->_set_out_to_ingress_0FINAL_T1_init: Formula: (= v_meta.local_metadata.failure_visit_35 1)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_35}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 52404#_set_out_to_ingress_0FINAL_T1_init [4606] _set_out_to_ingress_0FINAL_T1_init-->_set_out_to_ingress_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52361#_set_out_to_ingress_0EXIT_T1_init >[5215] _set_out_to_ingress_0EXIT_T1_init-->L498-1-D287: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51741#L498-1-D287 [3670] L498-1-D287-->L498-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51742#L498-1_T1_init [3861] L498-1_T1_init-->_curr_par_neq_in.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52287#_curr_par_neq_in.applyEXIT_T1_init >[5141] _curr_par_neq_in.applyEXIT_T1_init-->L911-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52288#L911-D290 [4295] L911-D290-->L911_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52689#L911_T1_init [3048] L911_T1_init-->L919_T1_init: Formula: (not (= v_meta.local_metadata.first_visit_31 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31}  AuxVars[]  AssignedVars[] 52687#L919_T1_init [4437] L919_T1_init-->L923_T1_init: Formula: (= v_meta.local_metadata.failure_visit_30 1)  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_30}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_30}  AuxVars[]  AssignedVars[] 50689#L923_T1_init [3968] L923_T1_init-->L923_T1_init-D89: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52756#L923_T1_init-D89 [3401] L923_T1_init-D89-->send_in_ingress_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52766#send_in_ingress_0.applyENTRY_T1_init [4608] send_in_ingress_0.applyENTRY_T1_init-->L984_T1_init: Formula: (not (= v_send_in_ingress_0.action_run_16 send_in_ingress_0.action.send_in))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_16}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_16}  AuxVars[]  AssignedVars[] 51972#L984_T1_init [3872] L984_T1_init-->L984-1_T1_init: Formula: (not (= v_send_in_ingress_0.action_run_26 send_in_ingress_0.action.NoAction_23))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_26}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_26}  AuxVars[]  AssignedVars[] 51973#L984-1_T1_init [3656] L984-1_T1_init-->send_in_ingress_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50688#send_in_ingress_0.applyEXIT_T1_init >[5119] send_in_ingress_0.applyEXIT_T1_init-->L922-D251: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50690#L922-D251 [4246] L922-D251-->L922_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52225#L922_T1_init [4150] L922_T1_init-->L869_T1_init: Formula: (or (not (= v_meta.local_metadata.first_visit_33 0)) (not (= v_meta.local_metadata.failure_visit_33 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  AuxVars[]  AssignedVars[] 50867#L869_T1_init [3839] L869_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51428#ingressEXIT_T1_init >[4914] ingressEXIT_T1_init-->L942-D386: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50904#L942-D386 [3164] L942-D386-->L942_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50905#L942_T1_init [3911] L942_T1_init-->L942_T1_init-D161: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52017#L942_T1_init-D161 [3983] L942_T1_init-D161-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52726#egressFINAL_T1_init [4198] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52426#egressEXIT_T1_init >[4944] egressEXIT_T1_init-->L943-D404: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52098#L943-D404 [3998] L943-D404-->L943_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50819#L943_T1_init [3135] L943_T1_init-->L943_T1_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 50821#L943_T1_init-D2 [3259] L943_T1_init-D2-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52724#computeChecksumFINAL_T1_init [3702] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52458#computeChecksumEXIT_T1_init >[4734] computeChecksumEXIT_T1_init-->L944-D236: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51264#L944-D236 [3352] L944-D236-->L944_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51265#L944_T1_init [4349] L944_T1_init-->L946_T1_init: Formula: (not v_forward_40)  InVars {forward=v_forward_40}  OutVars{forward=v_forward_40}  AuxVars[]  AssignedVars[] 51756#L946_T1_init [3680] L946_T1_init-->L945-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 51623#L945-1_T1_init [3582] L945-1_T1_init-->L949_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_105 v_meta.local_metadata.pkt_par_44))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, meta.local_metadata.out_port=v_meta.local_metadata.out_port_105}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_105, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_0] 51174#L949_T1_init [3299] L949_T1_init-->L950_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_44 0))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 51175#L950_T1_init [3461] L950_T1_init-->L951_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and (not v__p4ltl_2_7) .cse0) (and v__p4ltl_2_7 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 51437#L951_T1_init [3739] L951_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_108 0))) (or (and v__p4ltl_3_8 (not .cse0)) (and (not v__p4ltl_3_8) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_108}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_108}  AuxVars[]  AssignedVars[_p4ltl_3] 51830#mainFINAL_T1_init [3669] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52682#mainEXIT_T1_init >[4935] mainEXIT_T1_init-->L957-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52681#L957-1-D254 [3544] L957-1-D254-->L957-1_T0_S2: Formula: (and v__p4ltl_1_9 v_hdr.bfsTag.valid_25 (not v__p4ltl_0_9) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  AuxVars[]  AssignedVars[] 51161#L957-1_T0_S2 [3309] L957-1_T0_S2-->L957_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50733#L957_T0_S2 [4264] L957_T0_S2-->L957_T0_S2-D166: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51851#L957_T0_S2-D166 [3753] L957_T0_S2-D166-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50590#mainENTRY_T0_S2 [3937] mainENTRY_T0_S2-->mainENTRY_T0_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52040#mainENTRY_T0_S2-D40 [4518] mainENTRY_T0_S2-D40-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52271#havocProcedureENTRY_T0_S2 [4219] havocProcedureENTRY_T0_S2-->L782_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 51764#L782_T0_S2 [3688] L782_T0_S2-->L783_T0_S2: Formula: (not v_forward_35)  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 51765#L783_T0_S2 [4420] L783_T0_S2-->L784_T0_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 51425#L784_T0_S2 [3454] L784_T0_S2-->L785_T0_S2: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 50599#L785_T0_S2 [3050] L785_T0_S2-->L786_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 50600#L786_T0_S2 [4657] L786_T0_S2-->L787_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 52452#L787_T0_S2 [4626] L787_T0_S2-->L788_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 52453#L788_T0_S2 [4666] L788_T0_S2-->L789_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 51781#L789_T0_S2 [3700] L789_T0_S2-->L790_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 51782#L790_T0_S2 [3885] L790_T0_S2-->L791_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 51990#L791_T0_S2 [4483] L791_T0_S2-->L792_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 50785#L792_T0_S2 [3119] L792_T0_S2-->L793_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 50786#L793_T0_S2 [3847] L793_T0_S2-->L794_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 51947#L794_T0_S2 [3854] L794_T0_S2-->L795_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 51954#L795_T0_S2 [4498] L795_T0_S2-->L796_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 52254#L796_T0_S2 [4201] L796_T0_S2-->L797_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_46 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_46}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 52255#L797_T0_S2 [4494] L797_T0_S2-->L798_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 52126#L798_T0_S2 [4031] L798_T0_S2-->L799_T0_S2: Formula: (= v_meta.local_metadata.out_port_103 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 51020#L799_T0_S2 [3221] L799_T0_S2-->L800_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 51021#L800_T0_S2 [4139] L800_T0_S2-->L801_T0_S2: Formula: (= v_meta.local_metadata.first_visit_20 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 51138#L801_T0_S2 [3276] L801_T0_S2-->L802_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_21 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 51139#L802_T0_S2 [3954] L802_T0_S2-->L803_T0_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 51043#L803_T0_S2 [3232] L803_T0_S2-->L804_T0_S2: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 51044#L804_T0_S2 [3290] L804_T0_S2-->L805_T0_S2: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 50589#L805_T0_S2 [3044] L805_T0_S2-->L806_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 50591#L806_T0_S2 [4320] L806_T0_S2-->L807_T0_S2: Formula: (not v_hdr.bfsTag.valid_15)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 52168#L807_T0_S2 [4084] L807_T0_S2-->L808_T0_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.bfsTag_2 false))  InVars {emit=v_emit_14, hdr.bfsTag=v_hdr.bfsTag_2}  OutVars{emit=v_emit_13, hdr.bfsTag=v_hdr.bfsTag_2}  AuxVars[]  AssignedVars[emit] 52169#L808_T0_S2 [4289] L808_T0_S2-->L809_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_28}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 52249#L809_T0_S2 [4197] L809_T0_S2-->L810_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_curr_30) (<= v_hdr.bfsTag.pkt_v1_curr_30 256))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  AuxVars[]  AssignedVars[] 51879#L810_T0_S2 [3778] L810_T0_S2-->L811_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 51880#L811_T0_S2 [4658] L811_T0_S2-->L812_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_27 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_27))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  AuxVars[]  AssignedVars[] 52095#L812_T0_S2 [3993] L812_T0_S2-->L813_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 52045#L813_T0_S2 [3945] L813_T0_S2-->L814_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_13))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[] 51440#L814_T0_S2 [3464] L814_T0_S2-->L815_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 51441#L815_T0_S2 [3516] L815_T0_S2-->L816_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v2_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_13))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[] 51535#L816_T0_S2 [3897] L816_T0_S2-->L817_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 52003#L817_T0_S2 [4673] L817_T0_S2-->L818_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_12) (<= v_hdr.bfsTag.pkt_v3_curr_12 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 51657#L818_T0_S2 [3613] L818_T0_S2-->L819_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 51658#L819_T0_S2 [3932] L819_T0_S2-->L820_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_par_9) (<= v_hdr.bfsTag.pkt_v3_par_9 256))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[] 51960#L820_T0_S2 [3860] L820_T0_S2-->L821_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 50836#L821_T0_S2 [3141] L821_T0_S2-->L822_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v4_curr_13 256) (<= 0 v_hdr.bfsTag.pkt_v4_curr_13))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 50670#L822_T0_S2 [3076] L822_T0_S2-->L823_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 50671#L823_T0_S2 [3277] L823_T0_S2-->L824_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_11) (<= v_hdr.bfsTag.pkt_v4_par_11 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[] 51140#L824_T0_S2 [3315] L824_T0_S2-->L825_T0_S2: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 51204#L825_T0_S2 [4602] L825_T0_S2-->L826_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 50970#L826_T0_S2 [3196] L826_T0_S2-->L827_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 50971#L827_T0_S2 [3569] L827_T0_S2-->L828_T0_S2: Formula: (and (<= v_hdr.ff_tags.preamble_14 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_14))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 51603#L828_T0_S2 [4018] L828_T0_S2-->L829_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 51223#L829_T0_S2 [3327] L829_T0_S2-->L830_T0_S2: Formula: (and (<= v_hdr.ff_tags.shortest_path_12 256) (<= 0 v_hdr.ff_tags.shortest_path_12))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 51224#L830_T0_S2 [3770] L830_T0_S2-->L831_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_41}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 51867#L831_T0_S2 [3964] L831_T0_S2-->L832_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_42) (<= v_hdr.ff_tags.path_length_42 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  AuxVars[]  AssignedVars[] 52066#L832_T0_S2 [4376] L832_T0_S2-->L833_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 52268#L833_T0_S2 [4217] L833_T0_S2-->L834_T0_S2: Formula: (and (<= v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 50632#L834_T0_S2 [3061] L834_T0_S2-->L835_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 50633#L835_T0_S2 [3623] L835_T0_S2-->L836_T0_S2: Formula: (and (<= v_hdr.ff_tags.bfs_start_17 2) (<= 0 v_hdr.ff_tags.bfs_start_17))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  AuxVars[]  AssignedVars[] 51502#L836_T0_S2 [3499] L836_T0_S2-->L837_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 51503#L837_T0_S2 [4356] L837_T0_S2-->L838_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 52289#L838_T0_S2 [4242] L838_T0_S2-->L839_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_14}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 52262#L839_T0_S2 [4212] L839_T0_S2-->L840_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 52263#L840_T0_S2 [4287] L840_T0_S2-->L841_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 50930#L841_T0_S2 [3178] L841_T0_S2-->L842_T0_S2: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_13}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 50931#L842_T0_S2 [4203] L842_T0_S2-->L843_T0_S2: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_14}  AuxVars[]  AssignedVars[send_parent_0.action_run] 51982#L843_T0_S2 [3877] L843_T0_S2-->L844_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 51208#L844_T0_S2 [3318] L844_T0_S2-->L845_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 51209#L845_T0_S2 [4408] L845_T0_S2-->L846_T0_S2: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_12}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 52341#L846_T0_S2 [4324] L846_T0_S2-->L847_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 51004#L847_T0_S2 [3213] L847_T0_S2-->L848_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 51005#L848_T0_S2 [3296] L848_T0_S2-->L849_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 51171#L849_T0_S2 [3448] L849_T0_S2-->L850_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 51416#L850_T0_S2 [4509] L850_T0_S2-->L851_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 51182#L851_T0_S2 [3304] L851_T0_S2-->L852_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 51086#L852_T0_S2 [3252] L852_T0_S2-->L853_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_14}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 51087#L853_T0_S2 [3665] L853_T0_S2-->L854_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 51733#L854_T0_S2 [4529] L854_T0_S2-->L855_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 52304#L855_T0_S2 [4258] L855_T0_S2-->L856_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 51132#L856_T0_S2 [3274] L856_T0_S2-->L857_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 51133#L857_T0_S2 [4638] L857_T0_S2-->L858_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 52425#L858_T0_S2 [4549] L858_T0_S2-->L859_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 51281#L859_T0_S2 [3363] L859_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 51282#L860_T0_S2 [4085] L860_T0_S2-->L861_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 50814#L861_T0_S2 [3132] L861_T0_S2-->L862_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 50815#L862_T0_S2 [4055] L862_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 52138#havocProcedureFINAL_T0_S2 [4653] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52418#havocProcedureEXIT_T0_S2 >[5109] havocProcedureEXIT_T0_S2-->L939-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51104#L939-D214 [3258] L939-D214-->L939_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51105#L939_T0_S2 [4314] L939_T0_S2-->L939_T0_S2-D106: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52334#L939_T0_S2-D106 [4557] L939_T0_S2-D106-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50596#_parser_ParserImplENTRY_T0_S2 [4130] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D142: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51719#_parser_ParserImplENTRY_T0_S2-D142 [3657] _parser_ParserImplENTRY_T0_S2-D142-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51446#startENTRY_T0_S2 [3467] startENTRY_T0_S2-->L1059_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 50595#L1059_T0_S2 [3046] L1059_T0_S2-->L1060_T0_S2: Formula: v_hdr.bfsTag.valid_30  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 50597#L1060_T0_S2 [3595] L1060_T0_S2-->L1061_T0_S2: Formula: (= v_hdr.bfsTag.pkt_v1_curr_33 v_meta.local_metadata.pkt_curr_68)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_68, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 50953#L1061_T0_S2 [3187] L1061_T0_S2-->L1062_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_73 v_hdr.bfsTag.pkt_v1_par_30)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_73, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 50954#L1062_T0_S2 [3755] L1062_T0_S2-->L1063_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_34 v_hdr.ff_tags.bfs_start_25)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 50742#L1063_T0_S2 [3176] L1063_T0_S2-->L1063_T0_S2-D175: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 50929#L1063_T0_S2-D175 [3920] L1063_T0_S2-D175-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52024#acceptFINAL_T0_S2 [4032] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50741#acceptEXIT_T0_S2 >[5044] acceptEXIT_T0_S2-->startFINAL-D304: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50743#startFINAL-D304 [3823] startFINAL-D304-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51467#startFINAL_T0_S2 [3480] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51468#startEXIT_T0_S2 >[4848] startEXIT_T0_S2-->_parser_ParserImplFINAL-D355: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52259#_parser_ParserImplFINAL-D355 [4261] _parser_ParserImplFINAL-D355-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51792#_parser_ParserImplFINAL_T0_S2 [3712] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51768#_parser_ParserImplEXIT_T0_S2 >[4880] _parser_ParserImplEXIT_T0_S2-->L940-D295: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50993#L940-D295 [3208] L940-D295-->L940_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50994#L940_T0_S2 [4255] L940_T0_S2-->L940_T0_S2-D172: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51380#L940_T0_S2-D172 [3428] L940_T0_S2-D172-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51381#verifyChecksumFINAL_T0_S2 [3606] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51652#verifyChecksumEXIT_T0_S2 >[4688] verifyChecksumEXIT_T0_S2-->L941-D283: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50846#L941-D283 [3144] L941-D283-->L941_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50650#L941_T0_S2 [3097] L941_T0_S2-->L941_T0_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 50734#L941_T0_S2-D34 [3933] L941_T0_S2-D34-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52037#ingressENTRY_T0_S2 [4047] ingressENTRY_T0_S2-->L870_T0_S2: Formula: v_hdr.bfsTag.valid_22  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  AuxVars[]  AssignedVars[] 51689#L870_T0_S2 [3631] L870_T0_S2-->L877_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_start_31 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  AuxVars[]  AssignedVars[] 51217#L877_T0_S2 [3323] L877_T0_S2-->L881_T0_S2: Formula: (or (not (= v_meta.local_metadata.pkt_curr_51 0)) (not (= v_meta.local_metadata.pkt_par_52 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_51, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_51, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  AuxVars[]  AssignedVars[] 51219#L881_T0_S2 [3943] L881_T0_S2-->L882_T0_S2: Formula: (and (not (= v_standard_metadata.ingress_port_11 v_meta.local_metadata.pkt_curr_58)) (not (= v_standard_metadata.ingress_port_11 v_meta.local_metadata.pkt_par_63)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_58, standard_metadata.ingress_port=v_standard_metadata.ingress_port_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_63}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_58, standard_metadata.ingress_port=v_standard_metadata.ingress_port_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_63}  AuxVars[]  AssignedVars[] 50752#L882_T0_S2 [3880] L882_T0_S2-->L882_T0_S2-D199: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51398#L882_T0_S2-D199 [3441] L882_T0_S2-D199-->_curr_par_neq_in.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50751#_curr_par_neq_in.applyENTRY_T0_S2 [3102] _curr_par_neq_in.applyENTRY_T0_S2-->L496_T0_S2: Formula: (= v__curr_par_neq_in.action_run_17 _curr_par_neq_in.action._set_out_to_ingress_0)  InVars {_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_17}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_17}  AuxVars[]  AssignedVars[] 50753#L496_T0_S2 [3294] L496_T0_S2-->L496_T0_S2-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51167#L496_T0_S2-D61 [3938] L496_T0_S2-D61-->_set_out_to_ingress_0ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52041#_set_out_to_ingress_0ENTRY_T0_S2 [4520] _set_out_to_ingress_0ENTRY_T0_S2-->L624_T0_S2: Formula: (= v_meta.local_metadata.out_port_191 v_meta.local_metadata.out_port_190)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_191}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_190}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 51966#L624_T0_S2 [3868] L624_T0_S2-->_set_out_to_ingress_0FINAL_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_36 1)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_36}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 51967#_set_out_to_ingress_0FINAL_T0_S2 [4561] _set_out_to_ingress_0FINAL_T0_S2-->_set_out_to_ingress_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50755#_set_out_to_ingress_0EXIT_T0_S2 >[5015] _set_out_to_ingress_0EXIT_T0_S2-->L498-1-D286: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50756#L498-1-D286 [4538] L498-1-D286-->L498-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52422#L498-1_T0_S2 [4090] L498-1_T0_S2-->_curr_par_neq_in.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51414#_curr_par_neq_in.applyEXIT_T0_S2 >[4991] _curr_par_neq_in.applyEXIT_T0_S2-->L911-D289: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51415#L911-D289 [3099] L911-D289-->L911_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52686#L911_T0_S2 [4232] L911_T0_S2-->L919_T0_S2: Formula: (not (= v_meta.local_metadata.first_visit_25 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  AuxVars[]  AssignedVars[] 52683#L919_T0_S2 [3883] L919_T0_S2-->L923_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_26 1)  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_26}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_26}  AuxVars[]  AssignedVars[] 50611#L923_T0_S2 [4244] L923_T0_S2-->L923_T0_S2-D88: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52804#L923_T0_S2-D88 [4586] L923_T0_S2-D88-->send_in_ingress_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52015#send_in_ingress_0.applyENTRY_T0_S2 [3910] send_in_ingress_0.applyENTRY_T0_S2-->L984_T0_S2: Formula: (not (= v_send_in_ingress_0.action_run_20 send_in_ingress_0.action.send_in))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_20}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_20}  AuxVars[]  AssignedVars[] 52016#L984_T0_S2 [3416] L984_T0_S2-->L984-1_T0_S2: Formula: (not (= v_send_in_ingress_0.action_run_24 send_in_ingress_0.action.NoAction_23))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_24}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_24}  AuxVars[]  AssignedVars[] 52811#L984-1_T0_S2 [4648] L984-1_T0_S2-->send_in_ingress_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52799#send_in_ingress_0.applyEXIT_T0_S2 >[4758] send_in_ingress_0.applyEXIT_T0_S2-->L922-D250: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52214#L922-D250 [4134] L922-D250-->L922_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51382#L922_T0_S2 [3430] L922_T0_S2-->L869_T0_S2: Formula: (or (not (= v_meta.local_metadata.first_visit_27 0)) (not (= v_meta.local_metadata.failure_visit_23 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  AuxVars[]  AssignedVars[] 50766#L869_T0_S2 [3979] L869_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52077#ingressEXIT_T0_S2 >[4857] ingressEXIT_T0_S2-->L942-D385: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51529#L942-D385 [3513] L942-D385-->L942_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51530#L942_T0_S2 [4343] L942_T0_S2-->L942_T0_S2-D160: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52349#L942_T0_S2-D160 [3347] L942_T0_S2-D160-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52740#egressFINAL_T0_S2 [3065] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52395#egressEXIT_T0_S2 >[5177] egressEXIT_T0_S2-->L943-D403: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51454#L943-D403 [3472] L943-D403-->L943_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51196#L943_T0_S2 [3312] L943_T0_S2-->L943_T0_S2-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51197#L943_T0_S2-D1 [4272] L943_T0_S2-D1-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52292#computeChecksumFINAL_T0_S2 [4247] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51442#computeChecksumEXIT_T0_S2 >[4722] computeChecksumEXIT_T0_S2-->L944-D235: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51443#L944-D235 [3510] L944-D235-->L944_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51523#L944_T0_S2 [4584] L944_T0_S2-->L946_T0_S2: Formula: (not v_forward_42)  InVars {forward=v_forward_42}  OutVars{forward=v_forward_42}  AuxVars[]  AssignedVars[] 51126#L946_T0_S2 [3270] L946_T0_S2-->L945-1_T0_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 51127#L945-1_T0_S2 [3903] L945-1_T0_S2-->L949_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_107 v_meta.local_metadata.pkt_par_45))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and .cse0 v__p4ltl_0_7)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, meta.local_metadata.out_port=v_meta.local_metadata.out_port_107}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_107, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_0] 50878#L949_T0_S2 [3154] L949_T0_S2-->L950_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_42 0))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 50879#L950_T0_S2 [4283] L950_T0_S2-->L951_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_41 0))) (or (and (not v__p4ltl_2_6) .cse0) (and v__p4ltl_2_6 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_2] 52243#L951_T0_S2 [4188] L951_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_106 0))) (or (and v__p4ltl_3_7 (not .cse0)) (and (not v__p4ltl_3_7) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_106}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_106}  AuxVars[]  AssignedVars[_p4ltl_3] 52127#mainFINAL_T0_S2 [4033] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51923#mainEXIT_T0_S2 >[5290] mainEXIT_T0_S2-->L957-1-D253: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51160#L957-1-D253 [3288] L957-1-D253-->L957-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_28 (not v__p4ltl_0_11) (not v__p4ltl_1_10) (or v__p4ltl_3_13 v__p4ltl_2_13))  InVars {_p4ltl_2=v__p4ltl_2_13, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10, hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  OutVars{_p4ltl_2=v__p4ltl_2_13, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10, hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  AuxVars[]  AssignedVars[] 51162#L957-1_accept_S5 
[2023-01-16 05:15:24,137 INFO  L754   eck$LassoCheckResult]: Loop: 51162#L957-1_accept_S5 [3785] L957-1_accept_S5-->L957_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50831#L957_accept_S5 [3148] L957_accept_S5-->L957_accept_S5-D168: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 50854#L957_accept_S5-D168 [3608] L957_accept_S5-D168-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50659#mainENTRY_accept_S5 [3600] mainENTRY_accept_S5-->mainENTRY_accept_S5-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51649#mainENTRY_accept_S5-D42 [3999] mainENTRY_accept_S5-D42-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51088#havocProcedureENTRY_accept_S5 [3253] havocProcedureENTRY_accept_S5-->L782_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 51089#L782_accept_S5 [3496] L782_accept_S5-->L783_accept_S5: Formula: (not v_forward_36)  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 51498#L783_accept_S5 [3512] L783_accept_S5-->L784_accept_S5: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 51033#L784_accept_S5 [3228] L784_accept_S5-->L785_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 51034#L785_accept_S5 [4098] L785_accept_S5-->L786_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 50658#L786_accept_S5 [3072] L786_accept_S5-->L787_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 50660#L787_accept_S5 [3344] L787_accept_S5-->L788_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 51245#L788_accept_S5 [3378] L788_accept_S5-->L789_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 51289#L789_accept_S5 [3370] L789_accept_S5-->L790_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 51240#L790_accept_S5 [3342] L790_accept_S5-->L791_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 51241#L791_accept_S5 [4556] L791_accept_S5-->L792_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 51818#L792_accept_S5 [3732] L792_accept_S5-->L793_accept_S5: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 51819#L793_accept_S5 [3760] L793_accept_S5-->L794_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 50911#L794_accept_S5 [3170] L794_accept_S5-->L795_accept_S5: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 50912#L795_accept_S5 [4307] L795_accept_S5-->L796_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 52088#L796_accept_S5 [3986] L796_accept_S5-->L797_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_45 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_45}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 50873#L797_accept_S5 [3152] L797_accept_S5-->L798_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_38 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 50874#L798_accept_S5 [3992] L798_accept_S5-->L799_accept_S5: Formula: (= v_meta.local_metadata.out_port_102 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_102}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 51469#L799_accept_S5 [3481] L799_accept_S5-->L800_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 51470#L800_accept_S5 [4111] L800_accept_S5-->L801_accept_S5: Formula: (= v_meta.local_metadata.first_visit_19 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 51975#L801_accept_S5 [3874] L801_accept_S5-->L802_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_20 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 51976#L802_accept_S5 [4148] L802_accept_S5-->L803_accept_S5: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 52224#L803_accept_S5 [4612] L803_accept_S5-->L804_accept_S5: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 51940#L804_accept_S5 [3842] L804_accept_S5-->L805_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 51366#L805_accept_S5 [3418] L805_accept_S5-->L806_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 51360#L806_accept_S5 [3414] L806_accept_S5-->L807_accept_S5: Formula: (not v_hdr.bfsTag.valid_17)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 51361#L807_accept_S5 [3730] L807_accept_S5-->L808_accept_S5: Formula: (= v_emit_17 (store v_emit_18 v_hdr.bfsTag_3 false))  InVars {emit=v_emit_18, hdr.bfsTag=v_hdr.bfsTag_3}  OutVars{emit=v_emit_17, hdr.bfsTag=v_hdr.bfsTag_3}  AuxVars[]  AssignedVars[emit] 51816#L808_accept_S5 [4474] L808_accept_S5-->L809_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 51643#L809_accept_S5 [3593] L809_accept_S5-->L810_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v1_curr_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_25))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[] 51644#L810_accept_S5 [3824] L810_accept_S5-->L811_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 51718#L811_accept_S5 [3658] L811_accept_S5-->L812_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_22 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_22))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 51540#L812_accept_S5 [3519] L812_accept_S5-->L813_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 51541#L813_accept_S5 [4618] L813_accept_S5-->L814_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_10))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 51233#L814_accept_S5 [3335] L814_accept_S5-->L815_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 51234#L815_accept_S5 [4294] L815_accept_S5-->L816_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_10))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 52261#L816_accept_S5 [4211] L816_accept_S5-->L817_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 51557#L817_accept_S5 [3529] L817_accept_S5-->L818_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_13) (<= v_hdr.bfsTag.pkt_v3_curr_13 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 51558#L818_accept_S5 [4136] L818_accept_S5-->L819_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 51925#L819_accept_S5 [3826] L819_accept_S5-->L820_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v3_par_12 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_12))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 50968#L820_accept_S5 [3195] L820_accept_S5-->L821_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 50969#L821_accept_S5 [4230] L821_accept_S5-->L822_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_9) (<= v_hdr.bfsTag.pkt_v4_curr_9 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[] 51776#L822_accept_S5 [3697] L822_accept_S5-->L823_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 51777#L823_accept_S5 [3863] L823_accept_S5-->L824_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_9) (<= v_hdr.bfsTag.pkt_v4_par_9 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 51964#L824_accept_S5 [4093] L824_accept_S5-->L825_accept_S5: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 52006#L825_accept_S5 [3899] L825_accept_S5-->L826_accept_S5: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 51564#L826_accept_S5 [3534] L826_accept_S5-->L827_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 51565#L827_accept_S5 [4194] L827_accept_S5-->L828_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.preamble_10) (<= v_hdr.ff_tags.preamble_10 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 52246#L828_accept_S5 [4627] L828_accept_S5-->L829_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 50787#L829_accept_S5 [3120] L829_accept_S5-->L830_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_9) (<= v_hdr.ff_tags.shortest_path_9 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[] 50788#L830_accept_S5 [4050] L830_accept_S5-->L831_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 50957#L831_accept_S5 [3189] L831_accept_S5-->L832_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_46) (<= v_hdr.ff_tags.path_length_46 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  AuxVars[]  AssignedVars[] 50717#L832_accept_S5 [3092] L832_accept_S5-->L833_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 50718#L833_accept_S5 [3443] L833_accept_S5-->L834_accept_S5: Formula: (and (<= v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 51404#L834_accept_S5 [4147] L834_accept_S5-->L835_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 51692#L835_accept_S5 [3638] L835_accept_S5-->L836_accept_S5: Formula: (and (<= v_hdr.ff_tags.bfs_start_21 2) (<= 0 v_hdr.ff_tags.bfs_start_21))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  AuxVars[]  AssignedVars[] 51500#L836_accept_S5 [3500] L836_accept_S5-->L837_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 51501#L837_accept_S5 [4628] L837_accept_S5-->L838_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 51375#L838_accept_S5 [3426] L838_accept_S5-->L839_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_12}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 51376#L839_accept_S5 [3746] L839_accept_S5-->L840_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 51006#L840_accept_S5 [3214] L840_accept_S5-->L841_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 50661#L841_accept_S5 [3073] L841_accept_S5-->L842_accept_S5: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_14}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 50662#L842_accept_S5 [3879] L842_accept_S5-->L843_accept_S5: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_13}  AuxVars[]  AssignedVars[send_parent_0.action_run] 51984#L843_accept_S5 [4390] L843_accept_S5-->L844_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 50777#L844_accept_S5 [3115] L844_accept_S5-->L845_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 50778#L845_accept_S5 [4300] L845_accept_S5-->L846_accept_S5: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_13}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 51494#L846_accept_S5 [3494] L846_accept_S5-->L847_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 50746#L847_accept_S5 [3100] L847_accept_S5-->L848_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 50747#L848_accept_S5 [3756] L848_accept_S5-->L849_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 51853#L849_accept_S5 [4036] L849_accept_S5-->L850_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 52128#L850_accept_S5 [4434] L850_accept_S5-->L851_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 52054#L851_accept_S5 [3950] L851_accept_S5-->L852_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 51252#L852_accept_S5 [3348] L852_accept_S5-->L853_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_12}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 51253#L853_accept_S5 [3856] L853_accept_S5-->L854_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 51955#L854_accept_S5 [4373] L854_accept_S5-->L855_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 51000#L855_accept_S5 [3210] L855_accept_S5-->L856_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 51001#L856_accept_S5 [4449] L856_accept_S5-->L857_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 52141#L857_accept_S5 [4059] L857_accept_S5-->L858_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 51187#L858_accept_S5 [3306] L858_accept_S5-->L859_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 50665#L859_accept_S5 [3075] L859_accept_S5-->L860_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 50666#L860_accept_S5 [3350] L860_accept_S5-->L861_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 51259#L861_accept_S5 [4173] L861_accept_S5-->L862_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 52236#L862_accept_S5 [4605] L862_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 52331#havocProcedureFINAL_accept_S5 [4306] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52332#havocProcedureEXIT_accept_S5 >[5121] havocProcedureEXIT_accept_S5-->L939-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50891#L939-D216 [3160] L939-D216-->L939_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50892#L939_accept_S5 [4539] L939_accept_S5-->L939_accept_S5-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51149#L939_accept_S5-D108 [3283] L939_accept_S5-D108-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50723#_parser_ParserImplENTRY_accept_S5 [3834] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D144: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 50722#_parser_ParserImplENTRY_accept_S5-D144 [3094] _parser_ParserImplENTRY_accept_S5-D144-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50724#startENTRY_accept_S5 [4460] startENTRY_accept_S5-->L1059_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 51536#L1059_accept_S5 [3517] L1059_accept_S5-->L1060_accept_S5: Formula: v_hdr.bfsTag.valid_29  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_29}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 51537#L1060_accept_S5 [4378] L1060_accept_S5-->L1061_accept_S5: Formula: (= v_hdr.bfsTag.pkt_v1_curr_32 v_meta.local_metadata.pkt_curr_67)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_67, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 52362#L1061_accept_S5 [4464] L1061_accept_S5-->L1062_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_72 v_hdr.bfsTag.pkt_v1_par_29)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_72, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 52207#L1062_accept_S5 [4125] L1062_accept_S5-->L1063_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_33 v_hdr.ff_tags.bfs_start_24)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 50864#L1063_accept_S5 [3988] L1063_accept_S5-->L1063_accept_S5-D177: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 50932#L1063_accept_S5-D177 [3179] L1063_accept_S5-D177-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50933#acceptFINAL_accept_S5 [4545] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50863#acceptEXIT_accept_S5 >[4912] acceptEXIT_accept_S5-->startFINAL-D306: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50865#startFINAL-D306 [4524] startFINAL-D306-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51591#startFINAL_accept_S5 [3558] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51592#startEXIT_accept_S5 >[5010] startEXIT_accept_S5-->_parser_ParserImplFINAL-D357: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51620#_parser_ParserImplFINAL-D357 [3580] _parser_ParserImplFINAL-D357-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51621#_parser_ParserImplFINAL_accept_S5 [4182] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52240#_parser_ParserImplEXIT_accept_S5 >[5219] _parser_ParserImplEXIT_accept_S5-->L940-D297: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51589#L940-D297 [3557] L940-D297-->L940_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51590#L940_accept_S5 [4513] L940_accept_S5-->L940_accept_S5-D174: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52417#L940_accept_S5-D174 [4639] L940_accept_S5-D174-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51810#verifyChecksumFINAL_accept_S5 [3726] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51811#verifyChecksumEXIT_accept_S5 >[4979] verifyChecksumEXIT_accept_S5-->L941-D285: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51793#L941-D285 [3713] L941-D285-->L941_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50624#L941_accept_S5 [3371] L941_accept_S5-->L941_accept_S5-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51290#L941_accept_S5-D36 [3864] L941_accept_S5-D36-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51902#ingressENTRY_accept_S5 [3803] ingressENTRY_accept_S5-->L870_accept_S5: Formula: v_hdr.bfsTag.valid_20  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  AuxVars[]  AssignedVars[] 51771#L870_accept_S5 [3694] L870_accept_S5-->L877_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_start_29 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  AuxVars[]  AssignedVars[] 51486#L877_accept_S5 [3491] L877_accept_S5-->L881_accept_S5: Formula: (or (not (= v_meta.local_metadata.pkt_curr_57 0)) (not (= v_meta.local_metadata.pkt_par_60 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_57, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_60}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_57, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_60}  AuxVars[]  AssignedVars[] 51487#L881_accept_S5 [4240] L881_accept_S5-->L882_accept_S5: Formula: (and (not (= v_standard_metadata.ingress_port_7 v_meta.local_metadata.pkt_par_47)) (not (= v_meta.local_metadata.pkt_curr_48 v_standard_metadata.ingress_port_7)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_48, standard_metadata.ingress_port=v_standard_metadata.ingress_port_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_47}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_48, standard_metadata.ingress_port=v_standard_metadata.ingress_port_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_47}  AuxVars[]  AssignedVars[] 51121#L882_accept_S5 [3487] L882_accept_S5-->L882_accept_S5-D201: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51482#L882_accept_S5-D201 [3776] L882_accept_S5-D201-->_curr_par_neq_in.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51877#_curr_par_neq_in.applyENTRY_accept_S5 [4002] _curr_par_neq_in.applyENTRY_accept_S5-->L496_accept_S5: Formula: (= v__curr_par_neq_in.action_run_23 _curr_par_neq_in.action._set_out_to_ingress_0)  InVars {_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_23}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_23}  AuxVars[]  AssignedVars[] 50945#L496_accept_S5 [3914] L496_accept_S5-->L496_accept_S5-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52018#L496_accept_S5-D63 [4156] L496_accept_S5-D63-->_set_out_to_ingress_0ENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51461#_set_out_to_ingress_0ENTRY_accept_S5 [3477] _set_out_to_ingress_0ENTRY_accept_S5-->L624_accept_S5: Formula: (= v_meta.local_metadata.out_port_188 v_meta.local_metadata.out_port_189)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_189}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_188}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 51462#L624_accept_S5 [4249] L624_accept_S5-->_set_out_to_ingress_0FINAL_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_34 1)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_34}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 52295#_set_out_to_ingress_0FINAL_accept_S5 [4383] _set_out_to_ingress_0FINAL_accept_S5-->_set_out_to_ingress_0EXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50944#_set_out_to_ingress_0EXIT_accept_S5 >[5071] _set_out_to_ingress_0EXIT_accept_S5-->L498-1-D288: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50946#L498-1-D288 [3268] L498-1-D288-->L498-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51122#L498-1_accept_S5 [4122] L498-1_accept_S5-->_curr_par_neq_in.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51865#_curr_par_neq_in.applyEXIT_accept_S5 >[5229] _curr_par_neq_in.applyEXIT_accept_S5-->L911-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51866#L911-D291 [3705] L911-D291-->L911_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52688#L911_accept_S5 [3422] L911_accept_S5-->L919_accept_S5: Formula: (not (= v_meta.local_metadata.first_visit_23 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23}  AuxVars[]  AssignedVars[] 52680#L919_accept_S5 [3359] L919_accept_S5-->L923_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_28 1)  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_28}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_28}  AuxVars[]  AssignedVars[] 51110#L923_accept_S5 [4271] L923_accept_S5-->L923_accept_S5-D90: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52775#L923_accept_S5-D90 [4579] L923_accept_S5-D90-->send_in_ingress_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52335#send_in_ingress_0.applyENTRY_accept_S5 [4316] send_in_ingress_0.applyENTRY_accept_S5-->L984_accept_S5: Formula: (not (= v_send_in_ingress_0.action_run_18 send_in_ingress_0.action.send_in))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_18}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_18}  AuxVars[]  AssignedVars[] 52336#L984_accept_S5 [4117] L984_accept_S5-->L984-1_accept_S5: Formula: (not (= v_send_in_ingress_0.action_run_22 send_in_ingress_0.action.NoAction_23))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_22}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_22}  AuxVars[]  AssignedVars[] 51754#L984-1_accept_S5 [3679] L984-1_accept_S5-->send_in_ingress_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51755#send_in_ingress_0.applyEXIT_accept_S5 >[4899] send_in_ingress_0.applyEXIT_accept_S5-->L922-D252: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52773#L922-D252 [3226] L922-D252-->L922_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51630#L922_accept_S5 [3587] L922_accept_S5-->L869_accept_S5: Formula: (or (not (= v_meta.local_metadata.failure_visit_25 0)) (not (= v_meta.local_metadata.first_visit_29 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  AuxVars[]  AssignedVars[] 51631#L869_accept_S5 [4525] L869_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52420#ingressEXIT_accept_S5 >[4827] ingressEXIT_accept_S5-->L942-D387: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52746#L942-D387 [4567] L942-D387-->L942_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51519#L942_accept_S5 [3509] L942_accept_S5-->L942_accept_S5-D162: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51520#L942_accept_S5-D162 [3929] L942_accept_S5-D162-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52035#egressFINAL_accept_S5 [4578] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52368#egressEXIT_accept_S5 >[4704] egressEXIT_accept_S5-->L943-D405: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50958#L943-D405 [3190] L943-D405-->L943_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50959#L943_accept_S5 [4202] L943_accept_S5-->L943_accept_S5-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52256#L943_accept_S5-D3 [3990] L943_accept_S5-D3-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52733#computeChecksumFINAL_accept_S5 [3233] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52378#computeChecksumEXIT_accept_S5 >[4945] computeChecksumEXIT_accept_S5-->L944-D237: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50920#L944-D237 [3172] L944-D237-->L944_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50921#L944_accept_S5 [4595] L944_accept_S5-->L946_accept_S5: Formula: (not v_forward_38)  InVars {forward=v_forward_38}  OutVars{forward=v_forward_38}  AuxVars[]  AssignedVars[] 51163#L946_accept_S5 [3289] L946_accept_S5-->L945-1_accept_S5: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 51164#L945-1_accept_S5 [3678] L945-1_accept_S5-->L949_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_109 v_meta.local_metadata.pkt_par_46))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, meta.local_metadata.out_port=v_meta.local_metadata.out_port_109}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_109, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46}  AuxVars[]  AssignedVars[_p4ltl_0] 51210#L949_accept_S5 [3319] L949_accept_S5-->L950_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_43 0))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 51211#L950_accept_S5 [3927] L950_accept_S5-->L951_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_43 0))) (or (and v__p4ltl_2_8 (not .cse0)) (and (not v__p4ltl_2_8) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_2] 51295#L951_accept_S5 [3375] L951_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_104 0))) (or (and (not .cse0) v__p4ltl_3_6) (and .cse0 (not v__p4ltl_3_6))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_104}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_104}  AuxVars[]  AssignedVars[_p4ltl_3] 50830#mainFINAL_accept_S5 [3138] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50832#mainEXIT_accept_S5 >[5277] mainEXIT_accept_S5-->L957-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51656#L957-1-D255 [3611] L957-1-D255-->L957-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_26 (or v__p4ltl_3_11 v__p4ltl_2_11))  InVars {_p4ltl_2=v__p4ltl_2_11, _p4ltl_3=v__p4ltl_3_11, hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_3=v__p4ltl_3_11, hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  AuxVars[]  AssignedVars[] 51162#L957-1_accept_S5 
[2023-01-16 05:15:24,138 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 05:15:24,138 INFO  L85        PathProgramCache]: Analyzing trace with hash 422245856, now seen corresponding path program 1 times
[2023-01-16 05:15:24,138 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 05:15:24,138 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [649542480]
[2023-01-16 05:15:24,138 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 05:15:24,138 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 05:15:24,159 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,247 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:15:24,252 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,316 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:15:24,321 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,333 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 05:15:24,334 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,341 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:15:24,341 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,343 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 05:15:24,343 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,344 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 05:15:24,345 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,357 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 05:15:24,359 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,366 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 05:15:24,367 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,368 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:15:24,369 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,375 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 20
[2023-01-16 05:15:24,376 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,377 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 145
[2023-01-16 05:15:24,378 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,379 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 150
[2023-01-16 05:15:24,379 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,381 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 168
[2023-01-16 05:15:24,392 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,423 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:15:24,429 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,449 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 05:15:24,452 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,454 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:15:24,455 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,456 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 05:15:24,456 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,457 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 05:15:24,459 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,460 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 05:15:24,464 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,473 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 05:15:24,474 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,476 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:15:24,477 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,478 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 20
[2023-01-16 05:15:24,478 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,480 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 145
[2023-01-16 05:15:24,480 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,481 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 150
[2023-01-16 05:15:24,482 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:24,484 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 05:15:24,485 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 05:15:24,485 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [649542480]
[2023-01-16 05:15:24,485 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [649542480] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 05:15:24,485 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 05:15:24,485 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-01-16 05:15:24,485 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [566106957]
[2023-01-16 05:15:24,485 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 05:15:24,486 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 05:15:24,486 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 05:15:24,486 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 14 interpolants.
[2023-01-16 05:15:24,486 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=42, Invalid=140, Unknown=0, NotChecked=0, Total=182
[2023-01-16 05:15:24,486 INFO  L87              Difference]: Start difference. First operand 2233 states and 2452 transitions. cyclomatic complexity: 222 Second operand  has 14 states, 13 states have (on average 21.846153846153847) internal successors, (284), 7 states have internal predecessors, (284), 4 states have call successors, (25), 8 states have call predecessors, (25), 4 states have return successors, (24), 5 states have call predecessors, (24), 4 states have call successors, (24)
[2023-01-16 05:15:47,879 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 05:15:47,879 INFO  L93              Difference]: Finished difference Result 5820 states and 6519 transitions.
[2023-01-16 05:15:47,880 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 66 states. 
[2023-01-16 05:15:47,880 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 5820 states and 6519 transitions.
[2023-01-16 05:15:47,897 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 9
[2023-01-16 05:15:47,918 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 5820 states to 5820 states and 6519 transitions.
[2023-01-16 05:15:47,919 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1939
[2023-01-16 05:15:47,920 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1939
[2023-01-16 05:15:47,920 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 5820 states and 6519 transitions.
[2023-01-16 05:15:47,925 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 05:15:47,925 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 5820 states and 6519 transitions.
[2023-01-16 05:15:47,929 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 5820 states and 6519 transitions.
[2023-01-16 05:15:47,970 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 5820 to 2269.
[2023-01-16 05:15:47,973 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 2269 states, 1673 states have (on average 1.127913927077107) internal successors, (1887), 1688 states have internal predecessors, (1887), 270 states have call successors, (270), 270 states have call predecessors, (270), 326 states have return successors, (332), 311 states have call predecessors, (332), 269 states have call successors, (332)
[2023-01-16 05:15:47,977 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 2269 states to 2269 states and 2489 transitions.
[2023-01-16 05:15:47,977 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 2269 states and 2489 transitions.
[2023-01-16 05:15:47,977 INFO  L399   stractBuchiCegarLoop]: Abstraction has 2269 states and 2489 transitions.
[2023-01-16 05:15:47,978 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 10 ============
[2023-01-16 05:15:47,978 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 2269 states and 2489 transitions.
[2023-01-16 05:15:47,982 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 05:15:47,982 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 05:15:47,983 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 05:15:47,984 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:15:47,984 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:15:47,987 INFO  L752   eck$LassoCheckResult]: Stem: 59772#ULTIMATE.startENTRY_NONWA [3934] ULTIMATE.startENTRY_NONWA-->L957-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 60478#L957-1_T1_init [3536] L957-1_T1_init-->L957_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59736#L957_T1_init [4354] L957_T1_init-->L957_T1_init-D167: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61223#L957_T1_init-D167 [4292] L957_T1_init-D167-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59572#mainENTRY_T1_init [4580] mainENTRY_T1_init-->mainENTRY_T1_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 60286#mainENTRY_T1_init-D41 [3425] mainENTRY_T1_init-D41-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60026#havocProcedureENTRY_T1_init [3262] havocProcedureENTRY_T1_init-->L782_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 60027#L782_T1_init [3297] L782_T1_init-->L783_T1_init: Formula: (not v_forward_37)  InVars {}  OutVars{forward=v_forward_37}  AuxVars[]  AssignedVars[forward] 59872#L783_T1_init [3188] L783_T1_init-->L784_T1_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 59873#L784_T1_init [3555] L784_T1_init-->L785_T1_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 60275#L785_T1_init [3417] L785_T1_init-->L786_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 59741#L786_T1_init [3136] L786_T1_init-->L787_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 59742#L787_T1_init [4161] L787_T1_init-->L788_T1_init: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 60252#L788_T1_init [3402] L788_T1_init-->L789_T1_init: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 60253#L789_T1_init [4341] L789_T1_init-->L790_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 60061#L790_T1_init [3280] L790_T1_init-->L791_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 60032#L791_T1_init [3266] L791_T1_init-->L792_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 60033#L792_T1_init [4681] L792_T1_init-->L793_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 60933#L793_T1_init [3923] L793_T1_init-->L794_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 60704#L794_T1_init [3717] L794_T1_init-->L795_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 60705#L795_T1_init [4068] L795_T1_init-->L796_T1_init: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 61059#L796_T1_init [4473] L796_T1_init-->L797_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_47 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_47}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 60866#L797_T1_init [3862] L797_T1_init-->L798_T1_init: Formula: (= v_meta.local_metadata.pkt_par_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 60867#L798_T1_init [3888] L798_T1_init-->L799_T1_init: Formula: (= v_meta.local_metadata.out_port_101 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_101}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 60899#L799_T1_init [4063] L799_T1_init-->L800_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 60904#L800_T1_init [3894] L800_T1_init-->L801_T1_init: Formula: (= v_meta.local_metadata.first_visit_21 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 59977#L801_T1_init [3240] L801_T1_init-->L802_T1_init: Formula: (= v_meta.local_metadata.failure_visit_19 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 59978#L802_T1_init [3660] L802_T1_init-->L803_T1_init: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 60628#L803_T1_init [4429] L803_T1_init-->L804_T1_init: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 61288#L804_T1_init [4500] L804_T1_init-->L805_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 60007#L805_T1_init [3254] L805_T1_init-->L806_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 60008#L806_T1_init [4601] L806_T1_init-->L807_T1_init: Formula: (not v_hdr.bfsTag.valid_16)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 60420#L807_T1_init [3502] L807_T1_init-->L808_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.bfsTag_4 false))  InVars {emit=v_emit_20, hdr.bfsTag=v_hdr.bfsTag_4}  OutVars{emit=v_emit_19, hdr.bfsTag=v_hdr.bfsTag_4}  AuxVars[]  AssignedVars[emit] 60421#L808_T1_init [4189] L808_T1_init-->L809_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 61152#L809_T1_init [4227] L809_T1_init-->L810_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_curr_26) (<= v_hdr.bfsTag.pkt_v1_curr_26 256))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  AuxVars[]  AssignedVars[] 60814#L810_T1_init [3809] L810_T1_init-->L811_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 60815#L811_T1_init [4239] L811_T1_init-->L812_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_25))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[] 61177#L812_T1_init [4222] L812_T1_init-->L813_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 61178#L813_T1_init [4554] L813_T1_init-->L814_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_11 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_11))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 60309#L814_T1_init [3439] L814_T1_init-->L815_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 59571#L815_T1_init [3069] L815_T1_init-->L816_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_par_12) (<= v_hdr.bfsTag.pkt_v2_par_12 256))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 59573#L816_T1_init [4604] L816_T1_init-->L817_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 60641#L817_T1_init [3668] L817_T1_init-->L818_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v3_curr_9 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_9))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 60642#L818_T1_init [3672] L818_T1_init-->L819_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 59610#L819_T1_init [3086] L819_T1_init-->L820_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v3_par_14 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_14))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[] 59611#L820_T1_init [4338] L820_T1_init-->L821_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 59706#L821_T1_init [3122] L821_T1_init-->L822_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_10) (<= v_hdr.bfsTag.pkt_v4_curr_10 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 59707#L822_T1_init [4370] L822_T1_init-->L823_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 61132#L823_T1_init [4152] L823_T1_init-->L824_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v4_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v4_par_13))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 61133#L824_T1_init [4571] L824_T1_init-->L825_T1_init: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 60330#L825_T1_init [3451] L825_T1_init-->L826_T1_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 60163#L826_T1_init [3346] L826_T1_init-->L827_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 60030#L827_T1_init [3265] L827_T1_init-->L828_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.preamble_13) (<= v_hdr.ff_tags.preamble_13 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[] 60031#L828_T1_init [4140] L828_T1_init-->L829_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 60635#L829_T1_init [3664] L829_T1_init-->L830_T1_init: Formula: (and (<= v_hdr.ff_tags.shortest_path_10 256) (<= 0 v_hdr.ff_tags.shortest_path_10))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 60636#L830_T1_init [4419] L830_T1_init-->L831_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 60774#L831_T1_init [3771] L831_T1_init-->L832_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_44) (<= v_hdr.ff_tags.path_length_44 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  AuxVars[]  AssignedVars[] 60775#L832_T1_init [4636] L832_T1_init-->L833_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 60696#L833_T1_init [3709] L833_T1_init-->L834_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (<= v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 59942#L834_T1_init [3223] L834_T1_init-->L835_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 59581#L835_T1_init [3074] L835_T1_init-->L836_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.bfs_start_22) (<= v_hdr.ff_tags.bfs_start_22 2))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  AuxVars[]  AssignedVars[] 59582#L836_T1_init [4632] L836_T1_init-->L837_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 61139#L837_T1_init [4171] L837_T1_init-->L838_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 60945#L838_T1_init [3939] L838_T1_init-->L839_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 60946#L839_T1_init [4064] L839_T1_init-->L840_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 59891#L840_T1_init [3198] L840_T1_init-->L841_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 59892#L841_T1_init [3833] L841_T1_init-->L842_T1_init: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_12}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 60835#L842_T1_init [4428] L842_T1_init-->L843_T1_init: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_12}  AuxVars[]  AssignedVars[send_parent_0.action_run] 59797#L843_T1_init [3155] L843_T1_init-->L844_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 59798#L844_T1_init [3737] L844_T1_init-->L845_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 60734#L845_T1_init [4086] L845_T1_init-->L846_T1_init: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_14}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 60914#L846_T1_init [3904] L846_T1_init-->L847_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 60218#L847_T1_init [3381] L847_T1_init-->L848_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 60219#L848_T1_init [4071] L848_T1_init-->L849_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 60821#L849_T1_init [3816] L849_T1_init-->L850_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 60822#L850_T1_init [3881] L850_T1_init-->L851_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 60892#L851_T1_init [4647] L851_T1_init-->L852_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 61341#L852_T1_init [4599] L852_T1_init-->L853_T1_init: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_13}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 61342#L853_T1_init [4622] L853_T1_init-->L854_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 60248#L854_T1_init [3400] L854_T1_init-->L855_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 60249#L855_T1_init [4044] L855_T1_init-->L856_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 60667#L856_T1_init [3686] L856_T1_init-->L857_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 60668#L857_T1_init [4344] L857_T1_init-->L858_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 61250#L858_T1_init [4558] L858_T1_init-->L859_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 60627#L859_T1_init [3659] L859_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 60049#L860_T1_init [3275] L860_T1_init-->L861_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 60050#L861_T1_init [4121] L861_T1_init-->L862_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 60374#L862_T1_init [3478] L862_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 60375#havocProcedureFINAL_T1_init [4671] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59624#havocProcedureEXIT_T1_init >[4808] havocProcedureEXIT_T1_init-->L939-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59625#L939-D215 [4336] L939-D215-->L939_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60068#L939_T1_init [4004] L939_T1_init-->L939_T1_init-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61002#L939_T1_init-D107 [4077] L939_T1_init-D107-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59793#_parser_ParserImplENTRY_T1_init [3285] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D143: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 60069#_parser_ParserImplENTRY_T1_init-D143 [3508] _parser_ParserImplENTRY_T1_init-D143-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60376#startENTRY_T1_init [3479] startENTRY_T1_init-->L1059_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 60377#L1059_T1_init [4469] L1059_T1_init-->L1060_T1_init: Formula: v_hdr.bfsTag.valid_31  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_31}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 61124#L1060_T1_init [4141] L1060_T1_init-->L1061_T1_init: Formula: (= v_hdr.bfsTag.pkt_v1_curr_31 v_meta.local_metadata.pkt_curr_66)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_66, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 59792#L1061_T1_init [3153] L1061_T1_init-->L1062_T1_init: Formula: (= v_meta.local_metadata.pkt_par_71 v_hdr.bfsTag.pkt_v1_par_28)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_71, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 59794#L1062_T1_init [3745] L1062_T1_init-->L1063_T1_init: Formula: (= v_meta.local_metadata.pkt_start_32 v_hdr.ff_tags.bfs_start_23)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 59826#L1063_T1_init [4187] L1063_T1_init-->L1063_T1_init-D176: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61071#L1063_T1_init-D176 [4079] L1063_T1_init-D176-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59825#acceptFINAL_T1_init [3168] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59827#acceptEXIT_T1_init >[4861] acceptEXIT_T1_init-->startFINAL-D305: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60638#startFINAL-D305 [4501] startFINAL-D305-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60480#startFINAL_T1_init [3540] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60481#startEXIT_T1_init >[4988] startEXIT_T1_init-->_parser_ParserImplFINAL-D356: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60133#_parser_ParserImplFINAL-D356 [3324] _parser_ParserImplFINAL-D356-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60134#_parser_ParserImplFINAL_T1_init [4278] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61098#_parser_ParserImplEXIT_T1_init >[4805] _parser_ParserImplEXIT_T1_init-->L940-D296: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60056#L940-D296 [3279] L940-D296-->L940_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59984#L940_T1_init [4512] L940_T1_init-->L940_T1_init-D173: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61311#L940_T1_init-D173 [4486] L940_T1_init-D173-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59983#verifyChecksumFINAL_T1_init [3243] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59985#verifyChecksumEXIT_T1_init >[5016] verifyChecksumEXIT_T1_init-->L941-D284: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60549#L941-D284 [3591] L941-D284-->L941_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59510#L941_T1_init [3989] L941_T1_init-->L941_T1_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 60988#L941_T1_init-D35 [4641] L941_T1_init-D35-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61264#ingressENTRY_T1_init [4381] ingressENTRY_T1_init-->L870_T1_init: Formula: v_hdr.bfsTag.valid_18  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_18}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_18}  AuxVars[]  AssignedVars[] 61265#L870_T1_init [4570] L870_T1_init-->L877_T1_init: Formula: (not (= v_meta.local_metadata.pkt_start_27 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  AuxVars[]  AssignedVars[] 60243#L877_T1_init [3397] L877_T1_init-->L881_T1_init: Formula: (or (not (= v_meta.local_metadata.pkt_curr_55 0)) (not (= v_meta.local_metadata.pkt_par_58 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_55, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_58}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_55, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_58}  AuxVars[]  AssignedVars[] 60244#L881_T1_init [4021] L881_T1_init-->L882_T1_init: Formula: (and (not (= v_standard_metadata.ingress_port_9 v_meta.local_metadata.pkt_par_55)) (not (= v_meta.local_metadata.pkt_curr_52 v_standard_metadata.ingress_port_9)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_52, standard_metadata.ingress_port=v_standard_metadata.ingress_port_9, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_52, standard_metadata.ingress_port=v_standard_metadata.ingress_port_9, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55}  AuxVars[]  AssignedVars[] 60410#L882_T1_init [3819] L882_T1_init-->L882_T1_init-D200: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 60409#L882_T1_init-D200 [3495] L882_T1_init-D200-->_curr_par_neq_in.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60411#_curr_par_neq_in.applyENTRY_T1_init [4417] _curr_par_neq_in.applyENTRY_T1_init-->L496_T1_init: Formula: (= v__curr_par_neq_in.action_run_15 _curr_par_neq_in.action._set_out_to_ingress_0)  InVars {_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_15}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_15}  AuxVars[]  AssignedVars[] 59545#L496_T1_init [4095] L496_T1_init-->L496_T1_init-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 59544#L496_T1_init-D62 [3058] L496_T1_init-D62-->_set_out_to_ingress_0ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59546#_set_out_to_ingress_0ENTRY_T1_init [3445] _set_out_to_ingress_0ENTRY_T1_init-->L624_T1_init: Formula: (= v_meta.local_metadata.out_port_193 v_meta.local_metadata.out_port_192)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_193}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_192}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 60321#L624_T1_init [4462] L624_T1_init-->_set_out_to_ingress_0FINAL_T1_init: Formula: (= v_meta.local_metadata.failure_visit_35 1)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_35}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 61304#_set_out_to_ingress_0FINAL_T1_init [4606] _set_out_to_ingress_0FINAL_T1_init-->_set_out_to_ingress_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61262#_set_out_to_ingress_0EXIT_T1_init >[5215] _set_out_to_ingress_0EXIT_T1_init-->L498-1-D287: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60645#L498-1-D287 [3670] L498-1-D287-->L498-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60646#L498-1_T1_init [3861] L498-1_T1_init-->_curr_par_neq_in.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61187#_curr_par_neq_in.applyEXIT_T1_init >[5141] _curr_par_neq_in.applyEXIT_T1_init-->L911-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61188#L911-D290 [4295] L911-D290-->L911_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61700#L911_T1_init [3048] L911_T1_init-->L919_T1_init: Formula: (not (= v_meta.local_metadata.first_visit_31 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31}  AuxVars[]  AssignedVars[] 61699#L919_T1_init [4437] L919_T1_init-->L923_T1_init: Formula: (= v_meta.local_metadata.failure_visit_30 1)  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_30}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_30}  AuxVars[]  AssignedVars[] 60391#L923_T1_init [3968] L923_T1_init-->L923_T1_init-D89: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61710#L923_T1_init-D89 [3401] L923_T1_init-D89-->send_in_ingress_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61714#send_in_ingress_0.applyENTRY_T1_init [4608] send_in_ingress_0.applyENTRY_T1_init-->L984_T1_init: Formula: (not (= v_send_in_ingress_0.action_run_16 send_in_ingress_0.action.send_in))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_16}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_16}  AuxVars[]  AssignedVars[] 60876#L984_T1_init [3872] L984_T1_init-->L984-1_T1_init: Formula: (not (= v_send_in_ingress_0.action_run_26 send_in_ingress_0.action.NoAction_23))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_26}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_26}  AuxVars[]  AssignedVars[] 60877#L984-1_T1_init [3656] L984-1_T1_init-->send_in_ingress_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61706#send_in_ingress_0.applyEXIT_T1_init >[5119] send_in_ingress_0.applyEXIT_T1_init-->L922-D251: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61193#L922-D251 [4246] L922-D251-->L922_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61129#L922_T1_init [4150] L922_T1_init-->L869_T1_init: Formula: (or (not (= v_meta.local_metadata.first_visit_33 0)) (not (= v_meta.local_metadata.failure_visit_33 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  AuxVars[]  AssignedVars[] 59784#L869_T1_init [3839] L869_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60840#ingressEXIT_T1_init >[4914] ingressEXIT_T1_init-->L942-D386: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61599#L942-D386 [3164] L942-D386-->L942_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61596#L942_T1_init [3911] L942_T1_init-->L942_T1_init-D161: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61597#L942_T1_init-D161 [3983] L942_T1_init-D161-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61614#egressFINAL_T1_init [4198] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61595#egressEXIT_T1_init >[4944] egressEXIT_T1_init-->L943-D404: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61593#L943-D404 [3998] L943-D404-->L943_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61588#L943_T1_init [3135] L943_T1_init-->L943_T1_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61589#L943_T1_init-D2 [3259] L943_T1_init-D2-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61607#computeChecksumFINAL_T1_init [3702] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61587#computeChecksumEXIT_T1_init >[4734] computeChecksumEXIT_T1_init-->L944-D236: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61585#L944-D236 [3352] L944-D236-->L944_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61581#L944_T1_init [4349] L944_T1_init-->L946_T1_init: Formula: (not v_forward_40)  InVars {forward=v_forward_40}  OutVars{forward=v_forward_40}  AuxVars[]  AssignedVars[] 61578#L946_T1_init [3680] L946_T1_init-->L945-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 61577#L945-1_T1_init [3582] L945-1_T1_init-->L949_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_105 v_meta.local_metadata.pkt_par_44))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, meta.local_metadata.out_port=v_meta.local_metadata.out_port_105}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_105, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_0] 61576#L949_T1_init [3299] L949_T1_init-->L950_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_44 0))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 61575#L950_T1_init [3461] L950_T1_init-->L951_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and (not v__p4ltl_2_7) .cse0) (and v__p4ltl_2_7 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 61574#L951_T1_init [3739] L951_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_108 0))) (or (and v__p4ltl_3_8 (not .cse0)) (and (not v__p4ltl_3_8) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_108}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_108}  AuxVars[]  AssignedVars[_p4ltl_3] 61573#mainFINAL_T1_init [3669] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61438#mainEXIT_T1_init >[4935] mainEXIT_T1_init-->L957-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61436#L957-1-D254 [3544] L957-1-D254-->L957-1_T0_S2: Formula: (and v__p4ltl_1_9 v_hdr.bfsTag.valid_25 (not v__p4ltl_0_9) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  AuxVars[]  AssignedVars[] 60074#L957-1_T0_S2 [3309] L957-1_T0_S2-->L957_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59649#L957_T0_S2 [4264] L957_T0_S2-->L957_T0_S2-D166: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 60756#L957_T0_S2-D166 [3753] L957_T0_S2-D166-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59507#mainENTRY_T0_S2 [3937] mainENTRY_T0_S2-->mainENTRY_T0_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 60943#mainENTRY_T0_S2-D40 [4518] mainENTRY_T0_S2-D40-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61174#havocProcedureENTRY_T0_S2 [4219] havocProcedureENTRY_T0_S2-->L782_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 60672#L782_T0_S2 [3688] L782_T0_S2-->L783_T0_S2: Formula: (not v_forward_35)  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 60673#L783_T0_S2 [4420] L783_T0_S2-->L784_T0_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 60337#L784_T0_S2 [3454] L784_T0_S2-->L785_T0_S2: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 59516#L785_T0_S2 [3050] L785_T0_S2-->L786_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 59517#L786_T0_S2 [4657] L786_T0_S2-->L787_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 61349#L787_T0_S2 [4626] L787_T0_S2-->L788_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 61350#L788_T0_S2 [4666] L788_T0_S2-->L789_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 60686#L789_T0_S2 [3700] L789_T0_S2-->L790_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 60687#L790_T0_S2 [3885] L790_T0_S2-->L791_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 60895#L791_T0_S2 [4483] L791_T0_S2-->L792_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 59704#L792_T0_S2 [3119] L792_T0_S2-->L793_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 59705#L793_T0_S2 [3847] L793_T0_S2-->L794_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 60853#L794_T0_S2 [3854] L794_T0_S2-->L795_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 60860#L795_T0_S2 [4498] L795_T0_S2-->L796_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 61161#L796_T0_S2 [4201] L796_T0_S2-->L797_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_46 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_46}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 61162#L797_T0_S2 [4494] L797_T0_S2-->L798_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 61027#L798_T0_S2 [4031] L798_T0_S2-->L799_T0_S2: Formula: (= v_meta.local_metadata.out_port_103 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 59935#L799_T0_S2 [3221] L799_T0_S2-->L800_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 59936#L800_T0_S2 [4139] L800_T0_S2-->L801_T0_S2: Formula: (= v_meta.local_metadata.first_visit_20 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 60051#L801_T0_S2 [3276] L801_T0_S2-->L802_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_21 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 60052#L802_T0_S2 [3954] L802_T0_S2-->L803_T0_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 59958#L803_T0_S2 [3232] L803_T0_S2-->L804_T0_S2: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 59959#L804_T0_S2 [3290] L804_T0_S2-->L805_T0_S2: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 59506#L805_T0_S2 [3044] L805_T0_S2-->L806_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 59508#L806_T0_S2 [4320] L806_T0_S2-->L807_T0_S2: Formula: (not v_hdr.bfsTag.valid_15)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 61073#L807_T0_S2 [4084] L807_T0_S2-->L808_T0_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.bfsTag_2 false))  InVars {emit=v_emit_14, hdr.bfsTag=v_hdr.bfsTag_2}  OutVars{emit=v_emit_13, hdr.bfsTag=v_hdr.bfsTag_2}  AuxVars[]  AssignedVars[emit] 61074#L808_T0_S2 [4289] L808_T0_S2-->L809_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_28}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 61156#L809_T0_S2 [4197] L809_T0_S2-->L810_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_curr_30) (<= v_hdr.bfsTag.pkt_v1_curr_30 256))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  AuxVars[]  AssignedVars[] 60786#L810_T0_S2 [3778] L810_T0_S2-->L811_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 60787#L811_T0_S2 [4658] L811_T0_S2-->L812_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_27 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_27))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  AuxVars[]  AssignedVars[] 60993#L812_T0_S2 [3993] L812_T0_S2-->L813_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 60948#L813_T0_S2 [3945] L813_T0_S2-->L814_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_13))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[] 60350#L814_T0_S2 [3464] L814_T0_S2-->L815_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 60351#L815_T0_S2 [3516] L815_T0_S2-->L816_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v2_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_13))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[] 60448#L816_T0_S2 [3897] L816_T0_S2-->L817_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 60906#L817_T0_S2 [4673] L817_T0_S2-->L818_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_12) (<= v_hdr.bfsTag.pkt_v3_curr_12 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 60570#L818_T0_S2 [3613] L818_T0_S2-->L819_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 60571#L819_T0_S2 [3932] L819_T0_S2-->L820_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_par_9) (<= v_hdr.bfsTag.pkt_v3_par_9 256))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[] 60865#L820_T0_S2 [3860] L820_T0_S2-->L821_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 59752#L821_T0_S2 [3141] L821_T0_S2-->L822_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v4_curr_13 256) (<= 0 v_hdr.bfsTag.pkt_v4_curr_13))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 59590#L822_T0_S2 [3076] L822_T0_S2-->L823_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 59591#L823_T0_S2 [3277] L823_T0_S2-->L824_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_11) (<= v_hdr.bfsTag.pkt_v4_par_11 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[] 60053#L824_T0_S2 [3315] L824_T0_S2-->L825_T0_S2: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 60116#L825_T0_S2 [4602] L825_T0_S2-->L826_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 59887#L826_T0_S2 [3196] L826_T0_S2-->L827_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 59888#L827_T0_S2 [3569] L827_T0_S2-->L828_T0_S2: Formula: (and (<= v_hdr.ff_tags.preamble_14 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_14))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 60514#L828_T0_S2 [4018] L828_T0_S2-->L829_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 60136#L829_T0_S2 [3327] L829_T0_S2-->L830_T0_S2: Formula: (and (<= v_hdr.ff_tags.shortest_path_12 256) (<= 0 v_hdr.ff_tags.shortest_path_12))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 60137#L830_T0_S2 [3770] L830_T0_S2-->L831_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_41}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 60772#L831_T0_S2 [3964] L831_T0_S2-->L832_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_42) (<= v_hdr.ff_tags.path_length_42 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  AuxVars[]  AssignedVars[] 60968#L832_T0_S2 [4376] L832_T0_S2-->L833_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 61171#L833_T0_S2 [4217] L833_T0_S2-->L834_T0_S2: Formula: (and (<= v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 59556#L834_T0_S2 [3061] L834_T0_S2-->L835_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 59557#L835_T0_S2 [3623] L835_T0_S2-->L836_T0_S2: Formula: (and (<= v_hdr.ff_tags.bfs_start_17 2) (<= 0 v_hdr.ff_tags.bfs_start_17))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  AuxVars[]  AssignedVars[] 60416#L836_T0_S2 [3499] L836_T0_S2-->L837_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 60417#L837_T0_S2 [4356] L837_T0_S2-->L838_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 61190#L838_T0_S2 [4242] L838_T0_S2-->L839_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_14}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 61168#L839_T0_S2 [4212] L839_T0_S2-->L840_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 61169#L840_T0_S2 [4287] L840_T0_S2-->L841_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 59849#L841_T0_S2 [3178] L841_T0_S2-->L842_T0_S2: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_13}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 59850#L842_T0_S2 [4203] L842_T0_S2-->L843_T0_S2: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_14}  AuxVars[]  AssignedVars[send_parent_0.action_run] 60887#L843_T0_S2 [3877] L843_T0_S2-->L844_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 60120#L844_T0_S2 [3318] L844_T0_S2-->L845_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 60121#L845_T0_S2 [4408] L845_T0_S2-->L846_T0_S2: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_12}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 61242#L846_T0_S2 [4324] L846_T0_S2-->L847_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 59919#L847_T0_S2 [3213] L847_T0_S2-->L848_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 59920#L848_T0_S2 [3296] L848_T0_S2-->L849_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 60083#L849_T0_S2 [3448] L849_T0_S2-->L850_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 60328#L850_T0_S2 [4509] L850_T0_S2-->L851_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 60097#L851_T0_S2 [3304] L851_T0_S2-->L852_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 59999#L852_T0_S2 [3252] L852_T0_S2-->L853_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_14}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 60000#L853_T0_S2 [3665] L853_T0_S2-->L854_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 60637#L854_T0_S2 [4529] L854_T0_S2-->L855_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 61205#L855_T0_S2 [4258] L855_T0_S2-->L856_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 60045#L856_T0_S2 [3274] L856_T0_S2-->L857_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 60046#L857_T0_S2 [4638] L857_T0_S2-->L858_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 61325#L858_T0_S2 [4549] L858_T0_S2-->L859_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 60194#L859_T0_S2 [3363] L859_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 60195#L860_T0_S2 [4085] L860_T0_S2-->L861_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 59730#L861_T0_S2 [3132] L861_T0_S2-->L862_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 59731#L862_T0_S2 [4055] L862_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 61041#havocProcedureFINAL_T0_S2 [4653] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61317#havocProcedureEXIT_T0_S2 >[5109] havocProcedureEXIT_T0_S2-->L939-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60019#L939-D214 [3258] L939-D214-->L939_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60020#L939_T0_S2 [4314] L939_T0_S2-->L939_T0_S2-D106: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61235#L939_T0_S2-D106 [4557] L939_T0_S2-D106-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59513#_parser_ParserImplENTRY_T0_S2 [4130] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D142: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 60626#_parser_ParserImplENTRY_T0_S2-D142 [3657] _parser_ParserImplENTRY_T0_S2-D142-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60357#startENTRY_T0_S2 [3467] startENTRY_T0_S2-->L1059_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 59512#L1059_T0_S2 [3046] L1059_T0_S2-->L1060_T0_S2: Formula: v_hdr.bfsTag.valid_30  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 59514#L1060_T0_S2 [3595] L1060_T0_S2-->L1061_T0_S2: Formula: (= v_hdr.bfsTag.pkt_v1_curr_33 v_meta.local_metadata.pkt_curr_68)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_68, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 59870#L1061_T0_S2 [3187] L1061_T0_S2-->L1062_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_73 v_hdr.bfsTag.pkt_v1_par_30)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_73, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 59871#L1062_T0_S2 [3755] L1062_T0_S2-->L1063_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_34 v_hdr.ff_tags.bfs_start_25)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 59658#L1063_T0_S2 [3176] L1063_T0_S2-->L1063_T0_S2-D175: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 59846#L1063_T0_S2-D175 [3920] L1063_T0_S2-D175-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60928#acceptFINAL_T0_S2 [4032] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59657#acceptEXIT_T0_S2 >[5044] acceptEXIT_T0_S2-->startFINAL-D304: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59659#startFINAL-D304 [3823] startFINAL-D304-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60378#startFINAL_T0_S2 [3480] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60379#startEXIT_T0_S2 >[4848] startEXIT_T0_S2-->_parser_ParserImplFINAL-D355: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61164#_parser_ParserImplFINAL-D355 [4261] _parser_ParserImplFINAL-D355-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60697#_parser_ParserImplFINAL_T0_S2 [3712] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60674#_parser_ParserImplEXIT_T0_S2 >[4880] _parser_ParserImplEXIT_T0_S2-->L940-D295: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59908#L940-D295 [3208] L940-D295-->L940_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59909#L940_T0_S2 [4255] L940_T0_S2-->L940_T0_S2-D172: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 60292#L940_T0_S2-D172 [3428] L940_T0_S2-D172-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60293#verifyChecksumFINAL_T0_S2 [3606] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60563#verifyChecksumEXIT_T0_S2 >[4688] verifyChecksumEXIT_T0_S2-->L941-D283: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59762#L941-D283 [3144] L941-D283-->L941_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59568#L941_T0_S2 [3097] L941_T0_S2-->L941_T0_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 59650#L941_T0_S2-D34 [3933] L941_T0_S2-D34-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60940#ingressENTRY_T0_S2 [4047] ingressENTRY_T0_S2-->L870_T0_S2: Formula: v_hdr.bfsTag.valid_22  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  AuxVars[]  AssignedVars[] 60600#L870_T0_S2 [3631] L870_T0_S2-->L877_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_start_31 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  AuxVars[]  AssignedVars[] 60130#L877_T0_S2 [3323] L877_T0_S2-->L881_T0_S2: Formula: (or (not (= v_meta.local_metadata.pkt_curr_51 0)) (not (= v_meta.local_metadata.pkt_par_52 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_51, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_51, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  AuxVars[]  AssignedVars[] 60132#L881_T0_S2 [3944] L881_T0_S2-->L885_T0_S2: Formula: (or (= v_standard_metadata.ingress_port_12 v_meta.local_metadata.pkt_par_64) (= v_standard_metadata.ingress_port_12 v_meta.local_metadata.pkt_curr_59))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_59, standard_metadata.ingress_port=v_standard_metadata.ingress_port_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_64}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_59, standard_metadata.ingress_port=v_standard_metadata.ingress_port_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_64}  AuxVars[]  AssignedVars[] 59519#L885_T0_S2 [3734] L885_T0_S2-->L885_T0_S2-D124: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 60114#L885_T0_S2-D124 [3314] L885_T0_S2-D124-->_curr_par_eq_neq_ingress.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60115#_curr_par_eq_neq_ingress.applyENTRY_T0_S2 [3563] _curr_par_eq_neq_ingress.applyENTRY_T0_S2-->L472_T0_S2: Formula: (= _curr_par_eq_neq_ingress.action._set_next_port_0 v__curr_par_eq_neq_ingress.action_run_25)  InVars {_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_25}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_25}  AuxVars[]  AssignedVars[] 59831#L472_T0_S2 [3460] L472_T0_S2-->L472_T0_S2-D145: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 59830#L472_T0_S2-D145 [3169] L472_T0_S2-D145-->_set_next_port_0ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59832#_set_next_port_0ENTRY_T0_S2 [3975] _set_next_port_0ENTRY_T0_S2-->L616_T0_S2: Formula: (= (mod (+ (mod v_meta.local_metadata.pkt_curr_79 256) 1) 256) v_meta.local_metadata.pkt_curr_78)  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_79}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_78}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 60925#L616_T0_S2 [3917] L616_T0_S2-->_set_next_port_0FINAL_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_75 v_meta.local_metadata.out_port_186)  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_75}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_75, meta.local_metadata.out_port=v_meta.local_metadata.out_port_186}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 60926#_set_next_port_0FINAL_T0_S2 [4610] _set_next_port_0FINAL_T0_S2-->_set_next_port_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60212#_set_next_port_0EXIT_T0_S2 >[5086] _set_next_port_0EXIT_T0_S2-->L474-1-D388: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60213#L474-1-D388 [3959] L474-1-D388-->L474-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60966#L474-1_T0_S2 [4282] L474-1_T0_S2-->_curr_par_eq_neq_ingress.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61368#_curr_par_eq_neq_ingress.applyEXIT_T0_S2 >[4780] _curr_par_eq_neq_ingress.applyEXIT_T0_S2-->L885-1-D292: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61367#L885-1-D292 [3542] L885-1-D292-->L885-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61365#L885-1_T0_S2 [3337] L885-1_T0_S2-->L887_T0_S2: Formula: (= 5 v_meta.local_metadata.out_port_138)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_138}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_138}  AuxVars[]  AssignedVars[] 59803#L887_T0_S2 [4397] L887_T0_S2-->L887_T0_S2-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 60872#L887_T0_S2-D13 [3870] L887_T0_S2-D13-->_hit_depth.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60873#_hit_depth.applyENTRY_T0_S2 [4178] _hit_depth.applyENTRY_T0_S2-->L517_T0_S2: Formula: (= _hit_depth.action._go_to_next_0 v__hit_depth.action_run_19)  InVars {_hit_depth.action_run=v__hit_depth.action_run_19}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_19}  AuxVars[]  AssignedVars[] 59852#L517_T0_S2 [3799] L517_T0_S2-->L517_T0_S2-D109: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 60805#L517_T0_S2-D109 [3830] L517_T0_S2-D109-->_go_to_next_0ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60422#_go_to_next_0ENTRY_T0_S2 [3503] _go_to_next_0ENTRY_T0_S2-->L508_T0_S2: Formula: (= v_meta.local_metadata.out_port_174 v_meta.local_metadata.pkt_par_69)  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_69}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_69, meta.local_metadata.out_port=v_meta.local_metadata.out_port_174}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 60423#L508_T0_S2 [3621] L508_T0_S2-->L509_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_65 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_65}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 59923#L509_T0_S2 [3215] L509_T0_S2-->_go_to_next_0FINAL_T0_S2: Formula: (= v_meta.local_metadata.is_completed_74 1)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_74}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 59924#_go_to_next_0FINAL_T0_S2 [4423] _go_to_next_0FINAL_T0_S2-->_go_to_next_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59851#_go_to_next_0EXIT_T0_S2 >[5080] _go_to_next_0EXIT_T0_S2-->L519-1-D280: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59853#L519-1-D280 [3336] L519-1-D280-->L519-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60148#L519-1_T0_S2 [4145] L519-1_T0_S2-->_hit_depth.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61127#_hit_depth.applyEXIT_T0_S2 >[5089] _hit_depth.applyEXIT_T0_S2-->L886-D358: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61115#L886-D358 [4128] L886-D358-->L886_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60485#L886_T0_S2 [3546] L886_T0_S2-->L889_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_50 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  AuxVars[]  AssignedVars[] 60486#L889_T0_S2 [3692] L889_T0_S2-->L911_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_64 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_64}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_64}  AuxVars[]  AssignedVars[] 61429#L911_T0_S2 [4232] L911_T0_S2-->L919_T0_S2: Formula: (not (= v_meta.local_metadata.first_visit_25 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  AuxVars[]  AssignedVars[] 61428#L919_T0_S2 [3884] L919_T0_S2-->L922_T0_S2: Formula: (not (= v_meta.local_metadata.failure_visit_27 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  AuxVars[]  AssignedVars[] 61389#L922_T0_S2 [3429] L922_T0_S2-->L926_T0_S2: Formula: (and (= v_meta.local_metadata.first_visit_26 0) (= v_meta.local_metadata.failure_visit_22 0))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_26, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_22}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_26, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_22}  AuxVars[]  AssignedVars[] 61388#L926_T0_S2 [4651] L926_T0_S2-->L931_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_60 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_60}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_60}  AuxVars[]  AssignedVars[] 60332#L931_T0_S2 [4478] L931_T0_S2-->L931_T0_S2-D136: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61308#L931_T0_S2-D136 [4644] L931_T0_S2-D136-->fwd_parent_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61266#fwd_parent_0.applyENTRY_T0_S2 [4385] fwd_parent_0.applyENTRY_T0_S2-->L762_T0_S2: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_22))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_22}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_22}  AuxVars[]  AssignedVars[] 61267#L762_T0_S2 [4476] L762_T0_S2-->L762-1_T0_S2: Formula: (not (= v_fwd_parent_0.action_run_20 fwd_parent_0.action.NoAction_21))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_20}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_20}  AuxVars[]  AssignedVars[] 60331#L762-1_T0_S2 [3452] L762-1_T0_S2-->fwd_parent_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60333#fwd_parent_0.applyEXIT_T0_S2 >[4725] fwd_parent_0.applyEXIT_T0_S2-->L869-D301: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60498#L869-D301 [3878] L869-D301-->L869_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60888#L869_T0_S2 [3979] L869_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61515#ingressEXIT_T0_S2 >[4857] ingressEXIT_T0_S2-->L942-D385: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61513#L942-D385 [3513] L942-D385-->L942_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61508#L942_T0_S2 [4343] L942_T0_S2-->L942_T0_S2-D160: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61509#L942_T0_S2-D160 [3347] L942_T0_S2-D160-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61512#egressFINAL_T0_S2 [3065] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61507#egressEXIT_T0_S2 >[5177] egressEXIT_T0_S2-->L943-D403: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61503#L943-D403 [3472] L943-D403-->L943_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61498#L943_T0_S2 [3312] L943_T0_S2-->L943_T0_S2-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61499#L943_T0_S2-D1 [4272] L943_T0_S2-D1-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61502#computeChecksumFINAL_T0_S2 [4247] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61497#computeChecksumEXIT_T0_S2 >[4722] computeChecksumEXIT_T0_S2-->L944-D235: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61493#L944-D235 [3510] L944-D235-->L944_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61491#L944_T0_S2 [4584] L944_T0_S2-->L946_T0_S2: Formula: (not v_forward_42)  InVars {forward=v_forward_42}  OutVars{forward=v_forward_42}  AuxVars[]  AssignedVars[] 61489#L946_T0_S2 [3270] L946_T0_S2-->L945-1_T0_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 61487#L945-1_T0_S2 [3903] L945-1_T0_S2-->L949_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_107 v_meta.local_metadata.pkt_par_45))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and .cse0 v__p4ltl_0_7)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, meta.local_metadata.out_port=v_meta.local_metadata.out_port_107}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_107, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_0] 61485#L949_T0_S2 [3154] L949_T0_S2-->L950_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_42 0))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 61484#L950_T0_S2 [4283] L950_T0_S2-->L951_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_41 0))) (or (and (not v__p4ltl_2_6) .cse0) (and v__p4ltl_2_6 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_2] 61483#L951_T0_S2 [4188] L951_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_106 0))) (or (and v__p4ltl_3_7 (not .cse0)) (and (not v__p4ltl_3_7) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_106}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_106}  AuxVars[]  AssignedVars[_p4ltl_3] 61482#mainFINAL_T0_S2 [4033] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61481#mainEXIT_T0_S2 >[5290] mainEXIT_T0_S2-->L957-1-D253: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61480#L957-1-D253 [3288] L957-1-D253-->L957-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_28 (not v__p4ltl_0_11) (not v__p4ltl_1_10) (or v__p4ltl_3_13 v__p4ltl_2_13))  InVars {_p4ltl_2=v__p4ltl_2_13, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10, hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  OutVars{_p4ltl_2=v__p4ltl_2_13, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10, hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  AuxVars[]  AssignedVars[] 60568#L957-1_accept_S5 
[2023-01-16 05:15:47,990 INFO  L754   eck$LassoCheckResult]: Loop: 60568#L957-1_accept_S5 [3785] L957-1_accept_S5-->L957_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59747#L957_accept_S5 [3148] L957_accept_S5-->L957_accept_S5-D168: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 59773#L957_accept_S5-D168 [3608] L957_accept_S5-D168-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59577#mainENTRY_accept_S5 [3600] mainENTRY_accept_S5-->mainENTRY_accept_S5-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 60560#mainENTRY_accept_S5-D42 [3999] mainENTRY_accept_S5-D42-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60001#havocProcedureENTRY_accept_S5 [3253] havocProcedureENTRY_accept_S5-->L782_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 60002#L782_accept_S5 [3496] L782_accept_S5-->L783_accept_S5: Formula: (not v_forward_36)  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 60412#L783_accept_S5 [3512] L783_accept_S5-->L784_accept_S5: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 59948#L784_accept_S5 [3228] L784_accept_S5-->L785_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 59949#L785_accept_S5 [4098] L785_accept_S5-->L786_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 59576#L786_accept_S5 [3072] L786_accept_S5-->L787_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 59578#L787_accept_S5 [3344] L787_accept_S5-->L788_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 60160#L788_accept_S5 [3378] L788_accept_S5-->L789_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 60202#L789_accept_S5 [3370] L789_accept_S5-->L790_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 60153#L790_accept_S5 [3342] L790_accept_S5-->L791_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 60154#L791_accept_S5 [4556] L791_accept_S5-->L792_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 60723#L792_accept_S5 [3732] L792_accept_S5-->L793_accept_S5: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 60724#L793_accept_S5 [3760] L793_accept_S5-->L794_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 59828#L794_accept_S5 [3170] L794_accept_S5-->L795_accept_S5: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 59829#L795_accept_S5 [4307] L795_accept_S5-->L796_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 60987#L796_accept_S5 [3986] L796_accept_S5-->L797_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_45 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_45}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 59790#L797_accept_S5 [3152] L797_accept_S5-->L798_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_38 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 59791#L798_accept_S5 [3992] L798_accept_S5-->L799_accept_S5: Formula: (= v_meta.local_metadata.out_port_102 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_102}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 60383#L799_accept_S5 [3481] L799_accept_S5-->L800_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 60384#L800_accept_S5 [4111] L800_accept_S5-->L801_accept_S5: Formula: (= v_meta.local_metadata.first_visit_19 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 60879#L801_accept_S5 [3874] L801_accept_S5-->L802_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_20 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 60880#L802_accept_S5 [4148] L802_accept_S5-->L803_accept_S5: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 61128#L803_accept_S5 [4612] L803_accept_S5-->L804_accept_S5: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 60846#L804_accept_S5 [3842] L804_accept_S5-->L805_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 60276#L805_accept_S5 [3418] L805_accept_S5-->L806_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 60270#L806_accept_S5 [3414] L806_accept_S5-->L807_accept_S5: Formula: (not v_hdr.bfsTag.valid_17)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 60271#L807_accept_S5 [3730] L807_accept_S5-->L808_accept_S5: Formula: (= v_emit_17 (store v_emit_18 v_hdr.bfsTag_3 false))  InVars {emit=v_emit_18, hdr.bfsTag=v_hdr.bfsTag_3}  OutVars{emit=v_emit_17, hdr.bfsTag=v_hdr.bfsTag_3}  AuxVars[]  AssignedVars[emit] 60721#L808_accept_S5 [4474] L808_accept_S5-->L809_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 60554#L809_accept_S5 [3593] L809_accept_S5-->L810_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v1_curr_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_25))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[] 60555#L810_accept_S5 [3824] L810_accept_S5-->L811_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 60625#L811_accept_S5 [3658] L811_accept_S5-->L812_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_22 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_22))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 60454#L812_accept_S5 [3519] L812_accept_S5-->L813_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 60455#L813_accept_S5 [4618] L813_accept_S5-->L814_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_10))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 60146#L814_accept_S5 [3335] L814_accept_S5-->L815_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 60147#L815_accept_S5 [4294] L815_accept_S5-->L816_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_10))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 61166#L816_accept_S5 [4211] L816_accept_S5-->L817_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 60467#L817_accept_S5 [3529] L817_accept_S5-->L818_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_13) (<= v_hdr.bfsTag.pkt_v3_curr_13 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 60468#L818_accept_S5 [4136] L818_accept_S5-->L819_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 60830#L819_accept_S5 [3826] L819_accept_S5-->L820_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v3_par_12 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_12))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 59885#L820_accept_S5 [3195] L820_accept_S5-->L821_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 59886#L821_accept_S5 [4230] L821_accept_S5-->L822_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_9) (<= v_hdr.bfsTag.pkt_v4_curr_9 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[] 60682#L822_accept_S5 [3697] L822_accept_S5-->L823_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 60683#L823_accept_S5 [3863] L823_accept_S5-->L824_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_9) (<= v_hdr.bfsTag.pkt_v4_par_9 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 60868#L824_accept_S5 [4093] L824_accept_S5-->L825_accept_S5: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 60909#L825_accept_S5 [3899] L825_accept_S5-->L826_accept_S5: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 60474#L826_accept_S5 [3534] L826_accept_S5-->L827_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 60475#L827_accept_S5 [4194] L827_accept_S5-->L828_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.preamble_10) (<= v_hdr.ff_tags.preamble_10 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 61153#L828_accept_S5 [4627] L828_accept_S5-->L829_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 59702#L829_accept_S5 [3120] L829_accept_S5-->L830_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_9) (<= v_hdr.ff_tags.shortest_path_9 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[] 59703#L830_accept_S5 [4050] L830_accept_S5-->L831_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 59874#L831_accept_S5 [3189] L831_accept_S5-->L832_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_46) (<= v_hdr.ff_tags.path_length_46 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  AuxVars[]  AssignedVars[] 59633#L832_accept_S5 [3092] L832_accept_S5-->L833_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 59634#L833_accept_S5 [3443] L833_accept_S5-->L834_accept_S5: Formula: (and (<= v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 60316#L834_accept_S5 [4147] L834_accept_S5-->L835_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 60603#L835_accept_S5 [3638] L835_accept_S5-->L836_accept_S5: Formula: (and (<= v_hdr.ff_tags.bfs_start_21 2) (<= 0 v_hdr.ff_tags.bfs_start_21))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  AuxVars[]  AssignedVars[] 60414#L836_accept_S5 [3500] L836_accept_S5-->L837_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 60415#L837_accept_S5 [4628] L837_accept_S5-->L838_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 60287#L838_accept_S5 [3426] L838_accept_S5-->L839_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_12}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 60288#L839_accept_S5 [3746] L839_accept_S5-->L840_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 59921#L840_accept_S5 [3214] L840_accept_S5-->L841_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 59579#L841_accept_S5 [3073] L841_accept_S5-->L842_accept_S5: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_14}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 59580#L842_accept_S5 [3879] L842_accept_S5-->L843_accept_S5: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_13}  AuxVars[]  AssignedVars[send_parent_0.action_run] 60889#L843_accept_S5 [4390] L843_accept_S5-->L844_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 59693#L844_accept_S5 [3115] L844_accept_S5-->L845_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 59694#L845_accept_S5 [4300] L845_accept_S5-->L846_accept_S5: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_13}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 60408#L846_accept_S5 [3494] L846_accept_S5-->L847_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 59662#L847_accept_S5 [3100] L847_accept_S5-->L848_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 59663#L848_accept_S5 [3756] L848_accept_S5-->L849_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 60758#L849_accept_S5 [4036] L849_accept_S5-->L850_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 61031#L850_accept_S5 [4434] L850_accept_S5-->L851_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 60957#L851_accept_S5 [3950] L851_accept_S5-->L852_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 60172#L852_accept_S5 [3348] L852_accept_S5-->L853_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_12}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 60173#L853_accept_S5 [3856] L853_accept_S5-->L854_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 60861#L854_accept_S5 [4373] L854_accept_S5-->L855_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 59915#L855_accept_S5 [3210] L855_accept_S5-->L856_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 59916#L856_accept_S5 [4449] L856_accept_S5-->L857_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 61045#L857_accept_S5 [4059] L857_accept_S5-->L858_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 60099#L858_accept_S5 [3306] L858_accept_S5-->L859_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 59583#L859_accept_S5 [3075] L859_accept_S5-->L860_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 59584#L860_accept_S5 [3350] L860_accept_S5-->L861_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 60174#L861_accept_S5 [4173] L861_accept_S5-->L862_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 61141#L862_accept_S5 [4605] L862_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 61232#havocProcedureFINAL_accept_S5 [4306] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61233#havocProcedureEXIT_accept_S5 >[5121] havocProcedureEXIT_accept_S5-->L939-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59808#L939-D216 [3160] L939-D216-->L939_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59809#L939_accept_S5 [4539] L939_accept_S5-->L939_accept_S5-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 60062#L939_accept_S5-D108 [3283] L939_accept_S5-D108-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59639#_parser_ParserImplENTRY_accept_S5 [3834] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D144: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 59638#_parser_ParserImplENTRY_accept_S5-D144 [3094] _parser_ParserImplENTRY_accept_S5-D144-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59640#startENTRY_accept_S5 [4460] startENTRY_accept_S5-->L1059_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 60449#L1059_accept_S5 [3517] L1059_accept_S5-->L1060_accept_S5: Formula: v_hdr.bfsTag.valid_29  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_29}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 60450#L1060_accept_S5 [4378] L1060_accept_S5-->L1061_accept_S5: Formula: (= v_hdr.bfsTag.pkt_v1_curr_32 v_meta.local_metadata.pkt_curr_67)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_67, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 61263#L1061_accept_S5 [4464] L1061_accept_S5-->L1062_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_72 v_hdr.bfsTag.pkt_v1_par_29)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_72, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 61113#L1062_accept_S5 [4125] L1062_accept_S5-->L1063_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_33 v_hdr.ff_tags.bfs_start_24)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 59781#L1063_accept_S5 [3988] L1063_accept_S5-->L1063_accept_S5-D177: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 59847#L1063_accept_S5-D177 [3179] L1063_accept_S5-D177-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59848#acceptFINAL_accept_S5 [4545] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59780#acceptEXIT_accept_S5 >[4912] acceptEXIT_accept_S5-->startFINAL-D306: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59782#startFINAL-D306 [4524] startFINAL-D306-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60502#startFINAL_accept_S5 [3558] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60503#startEXIT_accept_S5 >[5010] startEXIT_accept_S5-->_parser_ParserImplFINAL-D357: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60531#_parser_ParserImplFINAL-D357 [3580] _parser_ParserImplFINAL-D357-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60532#_parser_ParserImplFINAL_accept_S5 [4182] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61147#_parser_ParserImplEXIT_accept_S5 >[5219] _parser_ParserImplEXIT_accept_S5-->L940-D297: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60500#L940-D297 [3557] L940-D297-->L940_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60501#L940_accept_S5 [4513] L940_accept_S5-->L940_accept_S5-D174: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61316#L940_accept_S5-D174 [4639] L940_accept_S5-D174-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60715#verifyChecksumFINAL_accept_S5 [3726] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60716#verifyChecksumEXIT_accept_S5 >[4979] verifyChecksumEXIT_accept_S5-->L941-D285: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60698#L941-D285 [3713] L941-D285-->L941_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59542#L941_accept_S5 [3371] L941_accept_S5-->L941_accept_S5-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 60203#L941_accept_S5-D36 [3864] L941_accept_S5-D36-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60809#ingressENTRY_accept_S5 [3803] ingressENTRY_accept_S5-->L870_accept_S5: Formula: v_hdr.bfsTag.valid_20  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  AuxVars[]  AssignedVars[] 60679#L870_accept_S5 [3694] L870_accept_S5-->L877_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_start_29 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  AuxVars[]  AssignedVars[] 60400#L877_accept_S5 [3491] L877_accept_S5-->L881_accept_S5: Formula: (or (not (= v_meta.local_metadata.pkt_curr_57 0)) (not (= v_meta.local_metadata.pkt_par_60 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_57, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_60}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_57, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_60}  AuxVars[]  AssignedVars[] 60401#L881_accept_S5 [4240] L881_accept_S5-->L882_accept_S5: Formula: (and (not (= v_standard_metadata.ingress_port_7 v_meta.local_metadata.pkt_par_47)) (not (= v_meta.local_metadata.pkt_curr_48 v_standard_metadata.ingress_port_7)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_48, standard_metadata.ingress_port=v_standard_metadata.ingress_port_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_47}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_48, standard_metadata.ingress_port=v_standard_metadata.ingress_port_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_47}  AuxVars[]  AssignedVars[] 60035#L882_accept_S5 [3487] L882_accept_S5-->L882_accept_S5-D201: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 60396#L882_accept_S5-D201 [3776] L882_accept_S5-D201-->_curr_par_neq_in.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60784#_curr_par_neq_in.applyENTRY_accept_S5 [4002] _curr_par_neq_in.applyENTRY_accept_S5-->L496_accept_S5: Formula: (= v__curr_par_neq_in.action_run_23 _curr_par_neq_in.action._set_out_to_ingress_0)  InVars {_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_23}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_23}  AuxVars[]  AssignedVars[] 59862#L496_accept_S5 [3914] L496_accept_S5-->L496_accept_S5-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 60921#L496_accept_S5-D63 [4156] L496_accept_S5-D63-->_set_out_to_ingress_0ENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60372#_set_out_to_ingress_0ENTRY_accept_S5 [3477] _set_out_to_ingress_0ENTRY_accept_S5-->L624_accept_S5: Formula: (= v_meta.local_metadata.out_port_188 v_meta.local_metadata.out_port_189)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_189}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_188}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 60373#L624_accept_S5 [4249] L624_accept_S5-->_set_out_to_ingress_0FINAL_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_34 1)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_34}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 61196#_set_out_to_ingress_0FINAL_accept_S5 [4383] _set_out_to_ingress_0FINAL_accept_S5-->_set_out_to_ingress_0EXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59861#_set_out_to_ingress_0EXIT_accept_S5 >[5071] _set_out_to_ingress_0EXIT_accept_S5-->L498-1-D288: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59863#L498-1-D288 [3268] L498-1-D288-->L498-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60036#L498-1_accept_S5 [4122] L498-1_accept_S5-->_curr_par_neq_in.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60770#_curr_par_neq_in.applyEXIT_accept_S5 >[5229] _curr_par_neq_in.applyEXIT_accept_S5-->L911-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60771#L911-D291 [3705] L911-D291-->L911_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61687#L911_accept_S5 [3422] L911_accept_S5-->L919_accept_S5: Formula: (not (= v_meta.local_metadata.first_visit_23 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23}  AuxVars[]  AssignedVars[] 61683#L919_accept_S5 [3359] L919_accept_S5-->L923_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_28 1)  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_28}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_28}  AuxVars[]  AssignedVars[] 60633#L923_accept_S5 [4271] L923_accept_S5-->L923_accept_S5-D90: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61763#L923_accept_S5-D90 [4579] L923_accept_S5-D90-->send_in_ingress_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61772#send_in_ingress_0.applyENTRY_accept_S5 [4316] send_in_ingress_0.applyENTRY_accept_S5-->L984_accept_S5: Formula: (not (= v_send_in_ingress_0.action_run_18 send_in_ingress_0.action.send_in))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_18}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_18}  AuxVars[]  AssignedVars[] 61764#L984_accept_S5 [4117] L984_accept_S5-->L984-1_accept_S5: Formula: (not (= v_send_in_ingress_0.action_run_22 send_in_ingress_0.action.NoAction_23))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_22}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_22}  AuxVars[]  AssignedVars[] 61765#L984-1_accept_S5 [3679] L984-1_accept_S5-->send_in_ingress_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61099#send_in_ingress_0.applyEXIT_accept_S5 >[4899] send_in_ingress_0.applyEXIT_accept_S5-->L922-D252: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59943#L922-D252 [3226] L922-D252-->L922_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59944#L922_accept_S5 [3587] L922_accept_S5-->L869_accept_S5: Formula: (or (not (= v_meta.local_metadata.failure_visit_25 0)) (not (= v_meta.local_metadata.first_visit_29 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  AuxVars[]  AssignedVars[] 60541#L869_accept_S5 [4525] L869_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61320#ingressEXIT_accept_S5 >[4827] ingressEXIT_accept_S5-->L942-D387: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61327#L942-D387 [4567] L942-D387-->L942_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60433#L942_accept_S5 [3509] L942_accept_S5-->L942_accept_S5-D162: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 60434#L942_accept_S5-D162 [3929] L942_accept_S5-D162-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60938#egressFINAL_accept_S5 [4578] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61269#egressEXIT_accept_S5 >[4704] egressEXIT_accept_S5-->L943-D405: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59875#L943-D405 [3190] L943-D405-->L943_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59876#L943_accept_S5 [4202] L943_accept_S5-->L943_accept_S5-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 60990#L943_accept_S5-D3 [3990] L943_accept_S5-D3-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59956#computeChecksumFINAL_accept_S5 [3233] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59957#computeChecksumEXIT_accept_S5 >[4945] computeChecksumEXIT_accept_S5-->L944-D237: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59837#L944-D237 [3172] L944-D237-->L944_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59838#L944_accept_S5 [4595] L944_accept_S5-->L946_accept_S5: Formula: (not v_forward_38)  InVars {forward=v_forward_38}  OutVars{forward=v_forward_38}  AuxVars[]  AssignedVars[] 60075#L946_accept_S5 [3289] L946_accept_S5-->L945-1_accept_S5: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 60076#L945-1_accept_S5 [3678] L945-1_accept_S5-->L949_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_109 v_meta.local_metadata.pkt_par_46))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, meta.local_metadata.out_port=v_meta.local_metadata.out_port_109}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_109, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46}  AuxVars[]  AssignedVars[_p4ltl_0] 60122#L949_accept_S5 [3319] L949_accept_S5-->L950_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_43 0))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 60123#L950_accept_S5 [3927] L950_accept_S5-->L951_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_43 0))) (or (and v__p4ltl_2_8 (not .cse0)) (and (not v__p4ltl_2_8) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_2] 60208#L951_accept_S5 [3375] L951_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_104 0))) (or (and (not .cse0) v__p4ltl_3_6) (and .cse0 (not v__p4ltl_3_6))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_104}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_104}  AuxVars[]  AssignedVars[_p4ltl_3] 59746#mainFINAL_accept_S5 [3138] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 59748#mainEXIT_accept_S5 >[5277] mainEXIT_accept_S5-->L957-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60567#L957-1-D255 [3611] L957-1-D255-->L957-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_26 (or v__p4ltl_3_11 v__p4ltl_2_11))  InVars {_p4ltl_2=v__p4ltl_2_11, _p4ltl_3=v__p4ltl_3_11, hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_3=v__p4ltl_3_11, hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  AuxVars[]  AssignedVars[] 60568#L957-1_accept_S5 
[2023-01-16 05:15:47,992 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 05:15:47,993 INFO  L85        PathProgramCache]: Analyzing trace with hash 16545319, now seen corresponding path program 1 times
[2023-01-16 05:15:47,993 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 05:15:47,993 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1140797266]
[2023-01-16 05:15:47,993 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 05:15:47,993 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 05:15:48,017 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,104 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:15:48,111 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,175 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:15:48,179 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,190 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 05:15:48,192 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,200 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:15:48,201 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,203 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 05:15:48,203 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,204 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 05:15:48,205 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,218 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 05:15:48,220 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,227 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 05:15:48,228 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,229 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:15:48,230 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,237 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 20
[2023-01-16 05:15:48,237 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,238 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 145
[2023-01-16 05:15:48,239 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,240 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 150
[2023-01-16 05:15:48,240 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,242 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 168
[2023-01-16 05:15:48,254 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,265 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:15:48,270 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,276 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 05:15:48,278 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,279 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:15:48,280 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,281 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 05:15:48,281 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,282 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 05:15:48,283 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,284 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 05:15:48,290 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,303 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 05:15:48,304 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,305 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:15:48,306 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,314 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 19
[2023-01-16 05:15:48,315 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,318 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:15:48,318 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,326 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 39
[2023-01-16 05:15:48,328 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,329 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 163
[2023-01-16 05:15:48,330 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,331 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 168
[2023-01-16 05:15:48,332 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:48,334 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 05:15:48,334 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 05:15:48,334 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1140797266]
[2023-01-16 05:15:48,334 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1140797266] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 05:15:48,334 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 05:15:48,334 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-01-16 05:15:48,334 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [300620741]
[2023-01-16 05:15:48,334 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 05:15:48,335 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 05:15:48,335 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 05:15:48,335 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants.
[2023-01-16 05:15:48,336 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=45, Invalid=111, Unknown=0, NotChecked=0, Total=156
[2023-01-16 05:15:48,336 INFO  L87              Difference]: Start difference. First operand 2269 states and 2489 transitions. cyclomatic complexity: 223 Second operand  has 13 states, 13 states have (on average 22.923076923076923) internal successors, (298), 3 states have internal predecessors, (298), 2 states have call successors, (27), 11 states have call predecessors, (27), 3 states have return successors, (26), 3 states have call predecessors, (26), 2 states have call successors, (26)
[2023-01-16 05:15:59,029 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 05:15:59,029 INFO  L93              Difference]: Finished difference Result 2631 states and 2932 transitions.
[2023-01-16 05:15:59,030 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 28 states. 
[2023-01-16 05:15:59,031 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2631 states and 2932 transitions.
[2023-01-16 05:15:59,040 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 05:15:59,047 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2631 states to 2631 states and 2932 transitions.
[2023-01-16 05:15:59,048 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 876
[2023-01-16 05:15:59,048 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 876
[2023-01-16 05:15:59,048 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2631 states and 2932 transitions.
[2023-01-16 05:15:59,050 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 05:15:59,050 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2631 states and 2932 transitions.
[2023-01-16 05:15:59,052 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2631 states and 2932 transitions.
[2023-01-16 05:15:59,075 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2631 to 2269.
[2023-01-16 05:15:59,078 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 2269 states, 1673 states have (on average 1.1243275552898984) internal successors, (1881), 1688 states have internal predecessors, (1881), 270 states have call successors, (270), 270 states have call predecessors, (270), 326 states have return successors, (332), 311 states have call predecessors, (332), 269 states have call successors, (332)
[2023-01-16 05:15:59,083 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 2269 states to 2269 states and 2483 transitions.
[2023-01-16 05:15:59,084 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 2269 states and 2483 transitions.
[2023-01-16 05:15:59,084 INFO  L399   stractBuchiCegarLoop]: Abstraction has 2269 states and 2483 transitions.
[2023-01-16 05:15:59,084 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 11 ============
[2023-01-16 05:15:59,084 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 2269 states and 2483 transitions.
[2023-01-16 05:15:59,088 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 05:15:59,088 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 05:15:59,088 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 05:15:59,090 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:15:59,090 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 05:15:59,092 INFO  L752   eck$LassoCheckResult]: Stem: 65479#ULTIMATE.startENTRY_NONWA [3934] ULTIMATE.startENTRY_NONWA-->L957-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 66186#L957-1_T1_init [3536] L957-1_T1_init-->L957_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65443#L957_T1_init [4354] L957_T1_init-->L957_T1_init-D167: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 66932#L957_T1_init-D167 [4292] L957_T1_init-D167-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65277#mainENTRY_T1_init [4580] mainENTRY_T1_init-->mainENTRY_T1_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 65992#mainENTRY_T1_init-D41 [3425] mainENTRY_T1_init-D41-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65734#havocProcedureENTRY_T1_init [3262] havocProcedureENTRY_T1_init-->L782_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 65735#L782_T1_init [3297] L782_T1_init-->L783_T1_init: Formula: (not v_forward_37)  InVars {}  OutVars{forward=v_forward_37}  AuxVars[]  AssignedVars[forward] 65579#L783_T1_init [3188] L783_T1_init-->L784_T1_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 65580#L784_T1_init [3555] L784_T1_init-->L785_T1_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 65981#L785_T1_init [3417] L785_T1_init-->L786_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 65448#L786_T1_init [3136] L786_T1_init-->L787_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 65449#L787_T1_init [4161] L787_T1_init-->L788_T1_init: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 65959#L788_T1_init [3402] L788_T1_init-->L789_T1_init: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 65960#L789_T1_init [4341] L789_T1_init-->L790_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 65765#L790_T1_init [3280] L790_T1_init-->L791_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 65740#L791_T1_init [3266] L791_T1_init-->L792_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 65741#L792_T1_init [4681] L792_T1_init-->L793_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 66632#L793_T1_init [3923] L793_T1_init-->L794_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 66401#L794_T1_init [3717] L794_T1_init-->L795_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 66402#L795_T1_init [4068] L795_T1_init-->L796_T1_init: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 66756#L796_T1_init [4473] L796_T1_init-->L797_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_47 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_47}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 66565#L797_T1_init [3862] L797_T1_init-->L798_T1_init: Formula: (= v_meta.local_metadata.pkt_par_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 66566#L798_T1_init [3888] L798_T1_init-->L799_T1_init: Formula: (= v_meta.local_metadata.out_port_101 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_101}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 66595#L799_T1_init [4063] L799_T1_init-->L800_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 66601#L800_T1_init [3894] L800_T1_init-->L801_T1_init: Formula: (= v_meta.local_metadata.first_visit_21 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 65685#L801_T1_init [3240] L801_T1_init-->L802_T1_init: Formula: (= v_meta.local_metadata.failure_visit_19 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 65686#L802_T1_init [3660] L802_T1_init-->L803_T1_init: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 66329#L803_T1_init [4429] L803_T1_init-->L804_T1_init: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 66997#L804_T1_init [4500] L804_T1_init-->L805_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 65715#L805_T1_init [3254] L805_T1_init-->L806_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 65716#L806_T1_init [4601] L806_T1_init-->L807_T1_init: Formula: (not v_hdr.bfsTag.valid_16)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 66127#L807_T1_init [3502] L807_T1_init-->L808_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.bfsTag_4 false))  InVars {emit=v_emit_20, hdr.bfsTag=v_hdr.bfsTag_4}  OutVars{emit=v_emit_19, hdr.bfsTag=v_hdr.bfsTag_4}  AuxVars[]  AssignedVars[emit] 66128#L808_T1_init [4189] L808_T1_init-->L809_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 66852#L809_T1_init [4227] L809_T1_init-->L810_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_curr_26) (<= v_hdr.bfsTag.pkt_v1_curr_26 256))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  AuxVars[]  AssignedVars[] 66512#L810_T1_init [3809] L810_T1_init-->L811_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 66513#L811_T1_init [4239] L811_T1_init-->L812_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_25))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[] 66880#L812_T1_init [4222] L812_T1_init-->L813_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 66881#L813_T1_init [4554] L813_T1_init-->L814_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_11 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_11))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 66015#L814_T1_init [3439] L814_T1_init-->L815_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 65276#L815_T1_init [3069] L815_T1_init-->L816_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_par_12) (<= v_hdr.bfsTag.pkt_v2_par_12 256))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 65278#L816_T1_init [4604] L816_T1_init-->L817_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 66341#L817_T1_init [3668] L817_T1_init-->L818_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v3_curr_9 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_9))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 66342#L818_T1_init [3672] L818_T1_init-->L819_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 65315#L819_T1_init [3086] L819_T1_init-->L820_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v3_par_14 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_14))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[] 65316#L820_T1_init [4338] L820_T1_init-->L821_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 65413#L821_T1_init [3122] L821_T1_init-->L822_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_10) (<= v_hdr.bfsTag.pkt_v4_curr_10 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 65414#L822_T1_init [4370] L822_T1_init-->L823_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 66835#L823_T1_init [4152] L823_T1_init-->L824_T1_init: Formula: (and (<= v_hdr.bfsTag.pkt_v4_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v4_par_13))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 66836#L824_T1_init [4571] L824_T1_init-->L825_T1_init: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 66036#L825_T1_init [3451] L825_T1_init-->L826_T1_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 65870#L826_T1_init [3346] L826_T1_init-->L827_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 65738#L827_T1_init [3265] L827_T1_init-->L828_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.preamble_13) (<= v_hdr.ff_tags.preamble_13 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[] 65739#L828_T1_init [4140] L828_T1_init-->L829_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 66335#L829_T1_init [3664] L829_T1_init-->L830_T1_init: Formula: (and (<= v_hdr.ff_tags.shortest_path_10 256) (<= 0 v_hdr.ff_tags.shortest_path_10))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 66336#L830_T1_init [4419] L830_T1_init-->L831_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 66472#L831_T1_init [3771] L831_T1_init-->L832_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_44) (<= v_hdr.ff_tags.path_length_44 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  AuxVars[]  AssignedVars[] 66473#L832_T1_init [4636] L832_T1_init-->L833_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 66394#L833_T1_init [3709] L833_T1_init-->L834_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (<= v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 65647#L834_T1_init [3223] L834_T1_init-->L835_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 65286#L835_T1_init [3074] L835_T1_init-->L836_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.bfs_start_22) (<= v_hdr.ff_tags.bfs_start_22 2))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  AuxVars[]  AssignedVars[] 65287#L836_T1_init [4632] L836_T1_init-->L837_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 66840#L837_T1_init [4171] L837_T1_init-->L838_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 66646#L838_T1_init [3939] L838_T1_init-->L839_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 66647#L839_T1_init [4064] L839_T1_init-->L840_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 65596#L840_T1_init [3198] L840_T1_init-->L841_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 65597#L841_T1_init [3833] L841_T1_init-->L842_T1_init: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_12}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 66535#L842_T1_init [4428] L842_T1_init-->L843_T1_init: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_12}  AuxVars[]  AssignedVars[send_parent_0.action_run] 65502#L843_T1_init [3155] L843_T1_init-->L844_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 65503#L844_T1_init [3737] L844_T1_init-->L845_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 66431#L845_T1_init [4086] L845_T1_init-->L846_T1_init: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_14}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 66609#L846_T1_init [3904] L846_T1_init-->L847_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 65925#L847_T1_init [3381] L847_T1_init-->L848_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 65926#L848_T1_init [4071] L848_T1_init-->L849_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 66519#L849_T1_init [3816] L849_T1_init-->L850_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 66520#L850_T1_init [3881] L850_T1_init-->L851_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 66587#L851_T1_init [4647] L851_T1_init-->L852_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 67049#L852_T1_init [4599] L852_T1_init-->L853_T1_init: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_13}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 67050#L853_T1_init [4622] L853_T1_init-->L854_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 65955#L854_T1_init [3400] L854_T1_init-->L855_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 65956#L855_T1_init [4044] L855_T1_init-->L856_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 66365#L856_T1_init [3686] L856_T1_init-->L857_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 66366#L857_T1_init [4344] L857_T1_init-->L858_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 66959#L858_T1_init [4558] L858_T1_init-->L859_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 66328#L859_T1_init [3659] L859_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 65757#L860_T1_init [3275] L860_T1_init-->L861_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 65758#L861_T1_init [4121] L861_T1_init-->L862_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 66082#L862_T1_init [3478] L862_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 66083#havocProcedureFINAL_T1_init [4671] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65329#havocProcedureEXIT_T1_init >[4808] havocProcedureEXIT_T1_init-->L939-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65330#L939-D215 [4336] L939-D215-->L939_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65776#L939_T1_init [4004] L939_T1_init-->L939_T1_init-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 66704#L939_T1_init-D107 [4077] L939_T1_init-D107-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65500#_parser_ParserImplENTRY_T1_init [3285] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D143: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 65777#_parser_ParserImplENTRY_T1_init-D143 [3508] _parser_ParserImplENTRY_T1_init-D143-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66084#startENTRY_T1_init [3479] startENTRY_T1_init-->L1059_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 66085#L1059_T1_init [4469] L1059_T1_init-->L1060_T1_init: Formula: v_hdr.bfsTag.valid_31  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_31}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 66827#L1060_T1_init [4141] L1060_T1_init-->L1061_T1_init: Formula: (= v_hdr.bfsTag.pkt_v1_curr_31 v_meta.local_metadata.pkt_curr_66)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_66, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 65499#L1061_T1_init [3153] L1061_T1_init-->L1062_T1_init: Formula: (= v_meta.local_metadata.pkt_par_71 v_hdr.bfsTag.pkt_v1_par_28)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_71, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 65501#L1062_T1_init [3745] L1062_T1_init-->L1063_T1_init: Formula: (= v_meta.local_metadata.pkt_start_32 v_hdr.ff_tags.bfs_start_23)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 65533#L1063_T1_init [4187] L1063_T1_init-->L1063_T1_init-D176: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 66769#L1063_T1_init-D176 [4079] L1063_T1_init-D176-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65532#acceptFINAL_T1_init [3168] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65534#acceptEXIT_T1_init >[4861] acceptEXIT_T1_init-->startFINAL-D305: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66338#startFINAL-D305 [4501] startFINAL-D305-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66188#startFINAL_T1_init [3540] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66189#startEXIT_T1_init >[4988] startEXIT_T1_init-->_parser_ParserImplFINAL-D356: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65842#_parser_ParserImplFINAL-D356 [3324] _parser_ParserImplFINAL-D356-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65843#_parser_ParserImplFINAL_T1_init [4278] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66798#_parser_ParserImplEXIT_T1_init >[4805] _parser_ParserImplEXIT_T1_init-->L940-D296: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65764#L940-D296 [3279] L940-D296-->L940_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65690#L940_T1_init [4512] L940_T1_init-->L940_T1_init-D173: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67019#L940_T1_init-D173 [4486] L940_T1_init-D173-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65689#verifyChecksumFINAL_T1_init [3243] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65691#verifyChecksumEXIT_T1_init >[5016] verifyChecksumEXIT_T1_init-->L941-D284: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66255#L941-D284 [3591] L941-D284-->L941_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65216#L941_T1_init [3989] L941_T1_init-->L941_T1_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 66691#L941_T1_init-D35 [4641] L941_T1_init-D35-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66973#ingressENTRY_T1_init [4381] ingressENTRY_T1_init-->L870_T1_init: Formula: v_hdr.bfsTag.valid_18  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_18}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_18}  AuxVars[]  AssignedVars[] 66974#L870_T1_init [4570] L870_T1_init-->L877_T1_init: Formula: (not (= v_meta.local_metadata.pkt_start_27 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  AuxVars[]  AssignedVars[] 65949#L877_T1_init [3397] L877_T1_init-->L881_T1_init: Formula: (or (not (= v_meta.local_metadata.pkt_curr_55 0)) (not (= v_meta.local_metadata.pkt_par_58 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_55, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_58}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_55, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_58}  AuxVars[]  AssignedVars[] 65950#L881_T1_init [4021] L881_T1_init-->L882_T1_init: Formula: (and (not (= v_standard_metadata.ingress_port_9 v_meta.local_metadata.pkt_par_55)) (not (= v_meta.local_metadata.pkt_curr_52 v_standard_metadata.ingress_port_9)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_52, standard_metadata.ingress_port=v_standard_metadata.ingress_port_9, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_52, standard_metadata.ingress_port=v_standard_metadata.ingress_port_9, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55}  AuxVars[]  AssignedVars[] 66117#L882_T1_init [3819] L882_T1_init-->L882_T1_init-D200: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 66116#L882_T1_init-D200 [3495] L882_T1_init-D200-->_curr_par_neq_in.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66118#_curr_par_neq_in.applyENTRY_T1_init [4417] _curr_par_neq_in.applyENTRY_T1_init-->L496_T1_init: Formula: (= v__curr_par_neq_in.action_run_15 _curr_par_neq_in.action._set_out_to_ingress_0)  InVars {_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_15}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_15}  AuxVars[]  AssignedVars[] 65247#L496_T1_init [4095] L496_T1_init-->L496_T1_init-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 65246#L496_T1_init-D62 [3058] L496_T1_init-D62-->_set_out_to_ingress_0ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65248#_set_out_to_ingress_0ENTRY_T1_init [3445] _set_out_to_ingress_0ENTRY_T1_init-->L624_T1_init: Formula: (= v_meta.local_metadata.out_port_193 v_meta.local_metadata.out_port_192)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_193}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_192}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 66027#L624_T1_init [4462] L624_T1_init-->_set_out_to_ingress_0FINAL_T1_init: Formula: (= v_meta.local_metadata.failure_visit_35 1)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_35}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 67014#_set_out_to_ingress_0FINAL_T1_init [4606] _set_out_to_ingress_0FINAL_T1_init-->_set_out_to_ingress_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66971#_set_out_to_ingress_0EXIT_T1_init >[5215] _set_out_to_ingress_0EXIT_T1_init-->L498-1-D287: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66345#L498-1-D287 [3670] L498-1-D287-->L498-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66346#L498-1_T1_init [3861] L498-1_T1_init-->_curr_par_neq_in.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66891#_curr_par_neq_in.applyEXIT_T1_init >[5141] _curr_par_neq_in.applyEXIT_T1_init-->L911-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66892#L911-D290 [4295] L911-D290-->L911_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67405#L911_T1_init [3048] L911_T1_init-->L919_T1_init: Formula: (not (= v_meta.local_metadata.first_visit_31 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31}  AuxVars[]  AssignedVars[] 67404#L919_T1_init [4437] L919_T1_init-->L923_T1_init: Formula: (= v_meta.local_metadata.failure_visit_30 1)  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_30}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_30}  AuxVars[]  AssignedVars[] 66098#L923_T1_init [3968] L923_T1_init-->L923_T1_init-D89: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67418#L923_T1_init-D89 [3401] L923_T1_init-D89-->send_in_ingress_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67051#send_in_ingress_0.applyENTRY_T1_init [4608] send_in_ingress_0.applyENTRY_T1_init-->L984_T1_init: Formula: (not (= v_send_in_ingress_0.action_run_16 send_in_ingress_0.action.send_in))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_16}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_16}  AuxVars[]  AssignedVars[] 67052#L984_T1_init [3872] L984_T1_init-->L984-1_T1_init: Formula: (not (= v_send_in_ingress_0.action_run_26 send_in_ingress_0.action.NoAction_23))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_26}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_26}  AuxVars[]  AssignedVars[] 67422#L984-1_T1_init [3656] L984-1_T1_init-->send_in_ingress_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67414#send_in_ingress_0.applyEXIT_T1_init >[5119] send_in_ingress_0.applyEXIT_T1_init-->L922-D251: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67413#L922-D251 [4246] L922-D251-->L922_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66831#L922_T1_init [4150] L922_T1_init-->L869_T1_init: Formula: (or (not (= v_meta.local_metadata.first_visit_33 0)) (not (= v_meta.local_metadata.failure_visit_33 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  AuxVars[]  AssignedVars[] 65491#L869_T1_init [3839] L869_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66542#ingressEXIT_T1_init >[4914] ingressEXIT_T1_init-->L942-D386: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67327#L942-D386 [3164] L942-D386-->L942_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67325#L942_T1_init [3911] L942_T1_init-->L942_T1_init-D161: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67326#L942_T1_init-D161 [3983] L942_T1_init-D161-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67328#egressFINAL_T1_init [4198] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67324#egressEXIT_T1_init >[4944] egressEXIT_T1_init-->L943-D404: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67323#L943-D404 [3998] L943-D404-->L943_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67321#L943_T1_init [3135] L943_T1_init-->L943_T1_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67322#L943_T1_init-D2 [3259] L943_T1_init-D2-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67329#computeChecksumFINAL_T1_init [3702] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67320#computeChecksumEXIT_T1_init >[4734] computeChecksumEXIT_T1_init-->L944-D236: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65886#L944-D236 [3352] L944-D236-->L944_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65887#L944_T1_init [4349] L944_T1_init-->L946_T1_init: Formula: (not v_forward_40)  InVars {forward=v_forward_40}  OutVars{forward=v_forward_40}  AuxVars[]  AssignedVars[] 66360#L946_T1_init [3680] L946_T1_init-->L945-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 66241#L945-1_T1_init [3582] L945-1_T1_init-->L949_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_105 v_meta.local_metadata.pkt_par_44))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, meta.local_metadata.out_port=v_meta.local_metadata.out_port_105}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_105, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_0] 66242#L949_T1_init [3299] L949_T1_init-->L950_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_44 0))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 67311#L950_T1_init [3461] L950_T1_init-->L951_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and (not v__p4ltl_2_7) .cse0) (and v__p4ltl_2_7 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 67310#L951_T1_init [3739] L951_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_108 0))) (or (and v__p4ltl_3_8 (not .cse0)) (and (not v__p4ltl_3_8) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_108}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_108}  AuxVars[]  AssignedVars[_p4ltl_3] 66343#mainFINAL_T1_init [3669] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66344#mainEXIT_T1_init >[4935] mainEXIT_T1_init-->L957-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67285#L957-1-D254 [3544] L957-1-D254-->L957-1_T0_S2: Formula: (and v__p4ltl_1_9 v_hdr.bfsTag.valid_25 (not v__p4ltl_0_9) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  AuxVars[]  AssignedVars[] 65782#L957-1_T0_S2 [3309] L957-1_T0_S2-->L957_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65354#L957_T0_S2 [4264] L957_T0_S2-->L957_T0_S2-D166: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 66454#L957_T0_S2-D166 [3753] L957_T0_S2-D166-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65213#mainENTRY_T0_S2 [3937] mainENTRY_T0_S2-->mainENTRY_T0_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 66644#mainENTRY_T0_S2-D40 [4518] mainENTRY_T0_S2-D40-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66877#havocProcedureENTRY_T0_S2 [4219] havocProcedureENTRY_T0_S2-->L782_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 66370#L782_T0_S2 [3688] L782_T0_S2-->L783_T0_S2: Formula: (not v_forward_35)  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 66371#L783_T0_S2 [4420] L783_T0_S2-->L784_T0_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 66043#L784_T0_S2 [3454] L784_T0_S2-->L785_T0_S2: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 65222#L785_T0_S2 [3050] L785_T0_S2-->L786_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 65223#L786_T0_S2 [4657] L786_T0_S2-->L787_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 67061#L787_T0_S2 [4626] L787_T0_S2-->L788_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 67062#L788_T0_S2 [4666] L788_T0_S2-->L789_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 66384#L789_T0_S2 [3700] L789_T0_S2-->L790_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 66385#L790_T0_S2 [3885] L790_T0_S2-->L791_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 66591#L791_T0_S2 [4483] L791_T0_S2-->L792_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 65406#L792_T0_S2 [3119] L792_T0_S2-->L793_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 65407#L793_T0_S2 [3847] L793_T0_S2-->L794_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 66552#L794_T0_S2 [3854] L794_T0_S2-->L795_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 66559#L795_T0_S2 [4498] L795_T0_S2-->L796_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 66863#L796_T0_S2 [4201] L796_T0_S2-->L797_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_46 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_46}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 66864#L797_T0_S2 [4494] L797_T0_S2-->L798_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 66728#L798_T0_S2 [4031] L798_T0_S2-->L799_T0_S2: Formula: (= v_meta.local_metadata.out_port_103 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 65642#L799_T0_S2 [3221] L799_T0_S2-->L800_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 65643#L800_T0_S2 [4139] L800_T0_S2-->L801_T0_S2: Formula: (= v_meta.local_metadata.first_visit_20 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 65759#L801_T0_S2 [3276] L801_T0_S2-->L802_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_21 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 65760#L802_T0_S2 [3954] L802_T0_S2-->L803_T0_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 65665#L803_T0_S2 [3232] L803_T0_S2-->L804_T0_S2: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 65666#L804_T0_S2 [3290] L804_T0_S2-->L805_T0_S2: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 65212#L805_T0_S2 [3044] L805_T0_S2-->L806_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 65214#L806_T0_S2 [4320] L806_T0_S2-->L807_T0_S2: Formula: (not v_hdr.bfsTag.valid_15)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 66773#L807_T0_S2 [4084] L807_T0_S2-->L808_T0_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.bfsTag_2 false))  InVars {emit=v_emit_14, hdr.bfsTag=v_hdr.bfsTag_2}  OutVars{emit=v_emit_13, hdr.bfsTag=v_hdr.bfsTag_2}  AuxVars[]  AssignedVars[emit] 66774#L808_T0_S2 [4289] L808_T0_S2-->L809_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_28}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 66857#L809_T0_S2 [4197] L809_T0_S2-->L810_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_curr_30) (<= v_hdr.bfsTag.pkt_v1_curr_30 256))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  AuxVars[]  AssignedVars[] 66485#L810_T0_S2 [3778] L810_T0_S2-->L811_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 66486#L811_T0_S2 [4658] L811_T0_S2-->L812_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_27 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_27))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  AuxVars[]  AssignedVars[] 66696#L812_T0_S2 [3993] L812_T0_S2-->L813_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 66649#L813_T0_S2 [3945] L813_T0_S2-->L814_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_13))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[] 66057#L814_T0_S2 [3464] L814_T0_S2-->L815_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 66058#L815_T0_S2 [3516] L815_T0_S2-->L816_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v2_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_13))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[] 66156#L816_T0_S2 [3897] L816_T0_S2-->L817_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 66603#L817_T0_S2 [4673] L817_T0_S2-->L818_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_12) (<= v_hdr.bfsTag.pkt_v3_curr_12 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 66275#L818_T0_S2 [3613] L818_T0_S2-->L819_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 66276#L819_T0_S2 [3932] L819_T0_S2-->L820_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_par_9) (<= v_hdr.bfsTag.pkt_v3_par_9 256))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[] 66564#L820_T0_S2 [3860] L820_T0_S2-->L821_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 65459#L821_T0_S2 [3141] L821_T0_S2-->L822_T0_S2: Formula: (and (<= v_hdr.bfsTag.pkt_v4_curr_13 256) (<= 0 v_hdr.bfsTag.pkt_v4_curr_13))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 65295#L822_T0_S2 [3076] L822_T0_S2-->L823_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 65296#L823_T0_S2 [3277] L823_T0_S2-->L824_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_11) (<= v_hdr.bfsTag.pkt_v4_par_11 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[] 65761#L824_T0_S2 [3315] L824_T0_S2-->L825_T0_S2: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 65826#L825_T0_S2 [4602] L825_T0_S2-->L826_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 65594#L826_T0_S2 [3196] L826_T0_S2-->L827_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 65595#L827_T0_S2 [3569] L827_T0_S2-->L828_T0_S2: Formula: (and (<= v_hdr.ff_tags.preamble_14 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_14))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 66220#L828_T0_S2 [4018] L828_T0_S2-->L829_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 65845#L829_T0_S2 [3327] L829_T0_S2-->L830_T0_S2: Formula: (and (<= v_hdr.ff_tags.shortest_path_12 256) (<= 0 v_hdr.ff_tags.shortest_path_12))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 65846#L830_T0_S2 [3770] L830_T0_S2-->L831_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_41}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 66471#L831_T0_S2 [3964] L831_T0_S2-->L832_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_42) (<= v_hdr.ff_tags.path_length_42 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  AuxVars[]  AssignedVars[] 66671#L832_T0_S2 [4376] L832_T0_S2-->L833_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 66874#L833_T0_S2 [4217] L833_T0_S2-->L834_T0_S2: Formula: (and (<= v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 65255#L834_T0_S2 [3061] L834_T0_S2-->L835_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 65256#L835_T0_S2 [3623] L835_T0_S2-->L836_T0_S2: Formula: (and (<= v_hdr.ff_tags.bfs_start_17 2) (<= 0 v_hdr.ff_tags.bfs_start_17))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  AuxVars[]  AssignedVars[] 66121#L836_T0_S2 [3499] L836_T0_S2-->L837_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 66122#L837_T0_S2 [4356] L837_T0_S2-->L838_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 66893#L838_T0_S2 [4242] L838_T0_S2-->L839_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_14}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 66871#L839_T0_S2 [4212] L839_T0_S2-->L840_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 66872#L840_T0_S2 [4287] L840_T0_S2-->L841_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 65554#L841_T0_S2 [3178] L841_T0_S2-->L842_T0_S2: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_13}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 65555#L842_T0_S2 [4203] L842_T0_S2-->L843_T0_S2: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_14}  AuxVars[]  AssignedVars[send_parent_0.action_run] 66583#L843_T0_S2 [3877] L843_T0_S2-->L844_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 65830#L844_T0_S2 [3318] L844_T0_S2-->L845_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 65831#L845_T0_S2 [4408] L845_T0_S2-->L846_T0_S2: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_12}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 66952#L846_T0_S2 [4324] L846_T0_S2-->L847_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 65626#L847_T0_S2 [3213] L847_T0_S2-->L848_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 65627#L848_T0_S2 [3296] L848_T0_S2-->L849_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 65791#L849_T0_S2 [3448] L849_T0_S2-->L850_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 66034#L850_T0_S2 [4509] L850_T0_S2-->L851_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 65804#L851_T0_S2 [3304] L851_T0_S2-->L852_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 65707#L852_T0_S2 [3252] L852_T0_S2-->L853_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_14}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 65708#L853_T0_S2 [3665] L853_T0_S2-->L854_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 66337#L854_T0_S2 [4529] L854_T0_S2-->L855_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 66909#L855_T0_S2 [4258] L855_T0_S2-->L856_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 65753#L856_T0_S2 [3274] L856_T0_S2-->L857_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 65754#L857_T0_S2 [4638] L857_T0_S2-->L858_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 67035#L858_T0_S2 [4549] L858_T0_S2-->L859_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 65901#L859_T0_S2 [3363] L859_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 65902#L860_T0_S2 [4085] L860_T0_S2-->L861_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 65437#L861_T0_S2 [3132] L861_T0_S2-->L862_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 65438#L862_T0_S2 [4055] L862_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 66741#havocProcedureFINAL_T0_S2 [4653] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67027#havocProcedureEXIT_T0_S2 >[5109] havocProcedureEXIT_T0_S2-->L939-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65727#L939-D214 [3258] L939-D214-->L939_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65728#L939_T0_S2 [4314] L939_T0_S2-->L939_T0_S2-D106: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 66945#L939_T0_S2-D106 [4557] L939_T0_S2-D106-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65219#_parser_ParserImplENTRY_T0_S2 [4130] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D142: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 66326#_parser_ParserImplENTRY_T0_S2-D142 [3657] _parser_ParserImplENTRY_T0_S2-D142-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66065#startENTRY_T0_S2 [3467] startENTRY_T0_S2-->L1059_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 65218#L1059_T0_S2 [3046] L1059_T0_S2-->L1060_T0_S2: Formula: v_hdr.bfsTag.valid_30  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 65220#L1060_T0_S2 [3595] L1060_T0_S2-->L1061_T0_S2: Formula: (= v_hdr.bfsTag.pkt_v1_curr_33 v_meta.local_metadata.pkt_curr_68)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_68, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 65577#L1061_T0_S2 [3187] L1061_T0_S2-->L1062_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_73 v_hdr.bfsTag.pkt_v1_par_30)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_73, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 65578#L1062_T0_S2 [3755] L1062_T0_S2-->L1063_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_34 v_hdr.ff_tags.bfs_start_25)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 65363#L1063_T0_S2 [3176] L1063_T0_S2-->L1063_T0_S2-D175: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 65553#L1063_T0_S2-D175 [3920] L1063_T0_S2-D175-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66627#acceptFINAL_T0_S2 [4032] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65362#acceptEXIT_T0_S2 >[5044] acceptEXIT_T0_S2-->startFINAL-D304: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65364#startFINAL-D304 [3823] startFINAL-D304-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66086#startFINAL_T0_S2 [3480] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66087#startEXIT_T0_S2 >[4848] startEXIT_T0_S2-->_parser_ParserImplFINAL-D355: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66867#_parser_ParserImplFINAL-D355 [4261] _parser_ParserImplFINAL-D355-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66395#_parser_ParserImplFINAL_T0_S2 [3712] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66372#_parser_ParserImplEXIT_T0_S2 >[4880] _parser_ParserImplEXIT_T0_S2-->L940-D295: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65615#L940-D295 [3208] L940-D295-->L940_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65616#L940_T0_S2 [4255] L940_T0_S2-->L940_T0_S2-D172: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 65998#L940_T0_S2-D172 [3428] L940_T0_S2-D172-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65999#verifyChecksumFINAL_T0_S2 [3606] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66269#verifyChecksumEXIT_T0_S2 >[4688] verifyChecksumEXIT_T0_S2-->L941-D283: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65469#L941-D283 [3144] L941-D283-->L941_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65273#L941_T0_S2 [3097] L941_T0_S2-->L941_T0_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 65355#L941_T0_S2-D34 [3933] L941_T0_S2-D34-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66641#ingressENTRY_T0_S2 [4047] ingressENTRY_T0_S2-->L870_T0_S2: Formula: v_hdr.bfsTag.valid_22  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  AuxVars[]  AssignedVars[] 66302#L870_T0_S2 [3631] L870_T0_S2-->L877_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_start_31 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  AuxVars[]  AssignedVars[] 65839#L877_T0_S2 [3323] L877_T0_S2-->L881_T0_S2: Formula: (or (not (= v_meta.local_metadata.pkt_curr_51 0)) (not (= v_meta.local_metadata.pkt_par_52 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_51, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_51, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  AuxVars[]  AssignedVars[] 65841#L881_T0_S2 [3944] L881_T0_S2-->L885_T0_S2: Formula: (or (= v_standard_metadata.ingress_port_12 v_meta.local_metadata.pkt_par_64) (= v_standard_metadata.ingress_port_12 v_meta.local_metadata.pkt_curr_59))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_59, standard_metadata.ingress_port=v_standard_metadata.ingress_port_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_64}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_59, standard_metadata.ingress_port=v_standard_metadata.ingress_port_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_64}  AuxVars[]  AssignedVars[] 65225#L885_T0_S2 [3734] L885_T0_S2-->L885_T0_S2-D124: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 65824#L885_T0_S2-D124 [3314] L885_T0_S2-D124-->_curr_par_eq_neq_ingress.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65825#_curr_par_eq_neq_ingress.applyENTRY_T0_S2 [3563] _curr_par_eq_neq_ingress.applyENTRY_T0_S2-->L472_T0_S2: Formula: (= _curr_par_eq_neq_ingress.action._set_next_port_0 v__curr_par_eq_neq_ingress.action_run_25)  InVars {_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_25}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_25}  AuxVars[]  AssignedVars[] 65536#L472_T0_S2 [3460] L472_T0_S2-->L472_T0_S2-D145: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 65535#L472_T0_S2-D145 [3169] L472_T0_S2-D145-->_set_next_port_0ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65537#_set_next_port_0ENTRY_T0_S2 [3975] _set_next_port_0ENTRY_T0_S2-->L616_T0_S2: Formula: (= (mod (+ (mod v_meta.local_metadata.pkt_curr_79 256) 1) 256) v_meta.local_metadata.pkt_curr_78)  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_79}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_78}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 66624#L616_T0_S2 [3917] L616_T0_S2-->_set_next_port_0FINAL_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_75 v_meta.local_metadata.out_port_186)  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_75}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_75, meta.local_metadata.out_port=v_meta.local_metadata.out_port_186}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 66625#_set_next_port_0FINAL_T0_S2 [4610] _set_next_port_0FINAL_T0_S2-->_set_next_port_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65919#_set_next_port_0EXIT_T0_S2 >[5086] _set_next_port_0EXIT_T0_S2-->L474-1-D388: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65920#L474-1-D388 [3959] L474-1-D388-->L474-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66668#L474-1_T0_S2 [4282] L474-1_T0_S2-->_curr_par_eq_neq_ingress.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67111#_curr_par_eq_neq_ingress.applyEXIT_T0_S2 >[4780] _curr_par_eq_neq_ingress.applyEXIT_T0_S2-->L885-1-D292: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67110#L885-1-D292 [3542] L885-1-D292-->L885-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67109#L885-1_T0_S2 [3337] L885-1_T0_S2-->L887_T0_S2: Formula: (= 5 v_meta.local_metadata.out_port_138)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_138}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_138}  AuxVars[]  AssignedVars[] 65510#L887_T0_S2 [4397] L887_T0_S2-->L887_T0_S2-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 66571#L887_T0_S2-D13 [3870] L887_T0_S2-D13-->_hit_depth.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66572#_hit_depth.applyENTRY_T0_S2 [4178] _hit_depth.applyENTRY_T0_S2-->L517_T0_S2: Formula: (= _hit_depth.action._go_to_next_0 v__hit_depth.action_run_19)  InVars {_hit_depth.action_run=v__hit_depth.action_run_19}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_19}  AuxVars[]  AssignedVars[] 65559#L517_T0_S2 [3799] L517_T0_S2-->L517_T0_S2-D109: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 66503#L517_T0_S2-D109 [3830] L517_T0_S2-D109-->_go_to_next_0ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66129#_go_to_next_0ENTRY_T0_S2 [3503] _go_to_next_0ENTRY_T0_S2-->L508_T0_S2: Formula: (= v_meta.local_metadata.out_port_174 v_meta.local_metadata.pkt_par_69)  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_69}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_69, meta.local_metadata.out_port=v_meta.local_metadata.out_port_174}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 66130#L508_T0_S2 [3621] L508_T0_S2-->L509_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_65 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_65}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 65630#L509_T0_S2 [3215] L509_T0_S2-->_go_to_next_0FINAL_T0_S2: Formula: (= v_meta.local_metadata.is_completed_74 1)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_74}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 65631#_go_to_next_0FINAL_T0_S2 [4423] _go_to_next_0FINAL_T0_S2-->_go_to_next_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65558#_go_to_next_0EXIT_T0_S2 >[5080] _go_to_next_0EXIT_T0_S2-->L519-1-D280: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65560#L519-1-D280 [3336] L519-1-D280-->L519-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65859#L519-1_T0_S2 [4145] L519-1_T0_S2-->_hit_depth.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67095#_hit_depth.applyEXIT_T0_S2 >[5089] _hit_depth.applyEXIT_T0_S2-->L886-D358: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67091#L886-D358 [4128] L886-D358-->L886_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67082#L886_T0_S2 [3546] L886_T0_S2-->L889_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_50 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  AuxVars[]  AssignedVars[] 67081#L889_T0_S2 [3691] L889_T0_S2-->L912_T0_S2: Formula: (= v_meta.local_metadata.is_completed_63 1)  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_63}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_63}  AuxVars[]  AssignedVars[] 67080#L912_T0_S2 [3387] L912_T0_S2-->L911_T0_S2: Formula: (not (= v_meta.local_metadata.out_port_113 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_113}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_113}  AuxVars[]  AssignedVars[] 67078#L911_T0_S2 [4232] L911_T0_S2-->L919_T0_S2: Formula: (not (= v_meta.local_metadata.first_visit_25 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  AuxVars[]  AssignedVars[] 67077#L919_T0_S2 [3884] L919_T0_S2-->L922_T0_S2: Formula: (not (= v_meta.local_metadata.failure_visit_27 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  AuxVars[]  AssignedVars[] 67076#L922_T0_S2 [3429] L922_T0_S2-->L926_T0_S2: Formula: (and (= v_meta.local_metadata.first_visit_26 0) (= v_meta.local_metadata.failure_visit_22 0))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_26, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_22}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_26, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_22}  AuxVars[]  AssignedVars[] 67075#L926_T0_S2 [4651] L926_T0_S2-->L931_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_60 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_60}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_60}  AuxVars[]  AssignedVars[] 66038#L931_T0_S2 [4478] L931_T0_S2-->L931_T0_S2-D136: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67016#L931_T0_S2-D136 [4644] L931_T0_S2-D136-->fwd_parent_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66975#fwd_parent_0.applyENTRY_T0_S2 [4385] fwd_parent_0.applyENTRY_T0_S2-->L762_T0_S2: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_22))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_22}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_22}  AuxVars[]  AssignedVars[] 66976#L762_T0_S2 [4476] L762_T0_S2-->L762-1_T0_S2: Formula: (not (= v_fwd_parent_0.action_run_20 fwd_parent_0.action.NoAction_21))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_20}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_20}  AuxVars[]  AssignedVars[] 66226#L762-1_T0_S2 [3452] L762-1_T0_S2-->fwd_parent_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67382#fwd_parent_0.applyEXIT_T0_S2 >[4725] fwd_parent_0.applyEXIT_T0_S2-->L869-D301: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67381#L869-D301 [3878] L869-D301-->L869_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67380#L869_T0_S2 [3979] L869_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67379#ingressEXIT_T0_S2 >[4857] ingressEXIT_T0_S2-->L942-D385: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67378#L942-D385 [3513] L942-D385-->L942_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67375#L942_T0_S2 [4343] L942_T0_S2-->L942_T0_S2-D160: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67376#L942_T0_S2-D160 [3347] L942_T0_S2-D160-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67383#egressFINAL_T0_S2 [3065] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67374#egressEXIT_T0_S2 >[5177] egressEXIT_T0_S2-->L943-D403: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67373#L943-D403 [3472] L943-D403-->L943_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65818#L943_T0_S2 [3312] L943_T0_S2-->L943_T0_S2-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 65819#L943_T0_S2-D1 [4272] L943_T0_S2-D1-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66898#computeChecksumFINAL_T0_S2 [4247] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66059#computeChecksumEXIT_T0_S2 >[4722] computeChecksumEXIT_T0_S2-->L944-D235: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66060#L944-D235 [3510] L944-D235-->L944_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67370#L944_T0_S2 [4584] L944_T0_S2-->L946_T0_S2: Formula: (not v_forward_42)  InVars {forward=v_forward_42}  OutVars{forward=v_forward_42}  AuxVars[]  AssignedVars[] 65747#L946_T0_S2 [3270] L946_T0_S2-->L945-1_T0_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 65748#L945-1_T0_S2 [3903] L945-1_T0_S2-->L949_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_107 v_meta.local_metadata.pkt_par_45))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and .cse0 v__p4ltl_0_7)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, meta.local_metadata.out_port=v_meta.local_metadata.out_port_107}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_107, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_0] 65504#L949_T0_S2 [3154] L949_T0_S2-->L950_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_42 0))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 65505#L950_T0_S2 [4283] L950_T0_S2-->L951_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_41 0))) (or (and (not v__p4ltl_2_6) .cse0) (and v__p4ltl_2_6 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_2] 66850#L951_T0_S2 [4188] L951_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_106 0))) (or (and v__p4ltl_3_7 (not .cse0)) (and (not v__p4ltl_3_7) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_106}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_106}  AuxVars[]  AssignedVars[_p4ltl_3] 66851#mainFINAL_T0_S2 [4033] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66527#mainEXIT_T0_S2 >[5290] mainEXIT_T0_S2-->L957-1-D253: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66528#L957-1-D253 [3288] L957-1-D253-->L957-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_28 (not v__p4ltl_0_11) (not v__p4ltl_1_10) (or v__p4ltl_3_13 v__p4ltl_2_13))  InVars {_p4ltl_2=v__p4ltl_2_13, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10, hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  OutVars{_p4ltl_2=v__p4ltl_2_13, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10, hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  AuxVars[]  AssignedVars[] 66274#L957-1_accept_S5 
[2023-01-16 05:15:59,097 INFO  L754   eck$LassoCheckResult]: Loop: 66274#L957-1_accept_S5 [3785] L957-1_accept_S5-->L957_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65454#L957_accept_S5 [3148] L957_accept_S5-->L957_accept_S5-D168: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 65480#L957_accept_S5-D168 [3608] L957_accept_S5-D168-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65282#mainENTRY_accept_S5 [3600] mainENTRY_accept_S5-->mainENTRY_accept_S5-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 66266#mainENTRY_accept_S5-D42 [3999] mainENTRY_accept_S5-D42-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65709#havocProcedureENTRY_accept_S5 [3253] havocProcedureENTRY_accept_S5-->L782_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 65710#L782_accept_S5 [3496] L782_accept_S5-->L783_accept_S5: Formula: (not v_forward_36)  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 66119#L783_accept_S5 [3512] L783_accept_S5-->L784_accept_S5: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 65656#L784_accept_S5 [3228] L784_accept_S5-->L785_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 65657#L785_accept_S5 [4098] L785_accept_S5-->L786_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 65281#L786_accept_S5 [3072] L786_accept_S5-->L787_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 65283#L787_accept_S5 [3344] L787_accept_S5-->L788_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 65869#L788_accept_S5 [3378] L788_accept_S5-->L789_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 65909#L789_accept_S5 [3370] L789_accept_S5-->L790_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 65864#L790_accept_S5 [3342] L790_accept_S5-->L791_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 65865#L791_accept_S5 [4556] L791_accept_S5-->L792_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 66421#L792_accept_S5 [3732] L792_accept_S5-->L793_accept_S5: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 66422#L793_accept_S5 [3760] L793_accept_S5-->L794_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 65538#L794_accept_S5 [3170] L794_accept_S5-->L795_accept_S5: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 65539#L795_accept_S5 [4307] L795_accept_S5-->L796_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 66690#L796_accept_S5 [3986] L796_accept_S5-->L797_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_45 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_45}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 65497#L797_accept_S5 [3152] L797_accept_S5-->L798_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_38 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 65498#L798_accept_S5 [3992] L798_accept_S5-->L799_accept_S5: Formula: (= v_meta.local_metadata.out_port_102 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_102}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 66088#L799_accept_S5 [3481] L799_accept_S5-->L800_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 66089#L800_accept_S5 [4111] L800_accept_S5-->L801_accept_S5: Formula: (= v_meta.local_metadata.first_visit_19 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 66576#L801_accept_S5 [3874] L801_accept_S5-->L802_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_20 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 66577#L802_accept_S5 [4148] L802_accept_S5-->L803_accept_S5: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 66832#L803_accept_S5 [4612] L803_accept_S5-->L804_accept_S5: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 66545#L804_accept_S5 [3842] L804_accept_S5-->L805_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 65982#L805_accept_S5 [3418] L805_accept_S5-->L806_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 65976#L806_accept_S5 [3414] L806_accept_S5-->L807_accept_S5: Formula: (not v_hdr.bfsTag.valid_17)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 65977#L807_accept_S5 [3730] L807_accept_S5-->L808_accept_S5: Formula: (= v_emit_17 (store v_emit_18 v_hdr.bfsTag_3 false))  InVars {emit=v_emit_18, hdr.bfsTag=v_hdr.bfsTag_3}  OutVars{emit=v_emit_17, hdr.bfsTag=v_hdr.bfsTag_3}  AuxVars[]  AssignedVars[emit] 66419#L808_accept_S5 [4474] L808_accept_S5-->L809_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 66260#L809_accept_S5 [3593] L809_accept_S5-->L810_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v1_curr_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_25))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[] 66261#L810_accept_S5 [3824] L810_accept_S5-->L811_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 66327#L811_accept_S5 [3658] L811_accept_S5-->L812_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v1_par_22 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_22))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 66161#L812_accept_S5 [3519] L812_accept_S5-->L813_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 66162#L813_accept_S5 [4618] L813_accept_S5-->L814_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_10))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 65855#L814_accept_S5 [3335] L814_accept_S5-->L815_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 65856#L815_accept_S5 [4294] L815_accept_S5-->L816_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_10))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 66869#L816_accept_S5 [4211] L816_accept_S5-->L817_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 66175#L817_accept_S5 [3529] L817_accept_S5-->L818_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_13) (<= v_hdr.bfsTag.pkt_v3_curr_13 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 66176#L818_accept_S5 [4136] L818_accept_S5-->L819_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 66530#L819_accept_S5 [3826] L819_accept_S5-->L820_accept_S5: Formula: (and (<= v_hdr.bfsTag.pkt_v3_par_12 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_12))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 65592#L820_accept_S5 [3195] L820_accept_S5-->L821_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 65593#L821_accept_S5 [4230] L821_accept_S5-->L822_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_9) (<= v_hdr.bfsTag.pkt_v4_curr_9 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[] 66380#L822_accept_S5 [3697] L822_accept_S5-->L823_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 66381#L823_accept_S5 [3863] L823_accept_S5-->L824_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_9) (<= v_hdr.bfsTag.pkt_v4_par_9 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 66567#L824_accept_S5 [4093] L824_accept_S5-->L825_accept_S5: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 66606#L825_accept_S5 [3899] L825_accept_S5-->L826_accept_S5: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 66182#L826_accept_S5 [3534] L826_accept_S5-->L827_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 66183#L827_accept_S5 [4194] L827_accept_S5-->L828_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.preamble_10) (<= v_hdr.ff_tags.preamble_10 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 66854#L828_accept_S5 [4627] L828_accept_S5-->L829_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 65408#L829_accept_S5 [3120] L829_accept_S5-->L830_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_9) (<= v_hdr.ff_tags.shortest_path_9 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[] 65409#L830_accept_S5 [4050] L830_accept_S5-->L831_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 65581#L831_accept_S5 [3189] L831_accept_S5-->L832_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_46) (<= v_hdr.ff_tags.path_length_46 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  AuxVars[]  AssignedVars[] 65338#L832_accept_S5 [3092] L832_accept_S5-->L833_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 65339#L833_accept_S5 [3443] L833_accept_S5-->L834_accept_S5: Formula: (and (<= v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 66022#L834_accept_S5 [4147] L834_accept_S5-->L835_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 66307#L835_accept_S5 [3638] L835_accept_S5-->L836_accept_S5: Formula: (and (<= v_hdr.ff_tags.bfs_start_21 2) (<= 0 v_hdr.ff_tags.bfs_start_21))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  AuxVars[]  AssignedVars[] 66123#L836_accept_S5 [3500] L836_accept_S5-->L837_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 66124#L837_accept_S5 [4628] L837_accept_S5-->L838_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 65993#L838_accept_S5 [3426] L838_accept_S5-->L839_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_12}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 65994#L839_accept_S5 [3746] L839_accept_S5-->L840_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 65628#L840_accept_S5 [3214] L840_accept_S5-->L841_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 65284#L841_accept_S5 [3073] L841_accept_S5-->L842_accept_S5: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_14}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 65285#L842_accept_S5 [3879] L842_accept_S5-->L843_accept_S5: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_13}  AuxVars[]  AssignedVars[send_parent_0.action_run] 66585#L843_accept_S5 [4390] L843_accept_S5-->L844_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 65401#L844_accept_S5 [3115] L844_accept_S5-->L845_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 65402#L845_accept_S5 [4300] L845_accept_S5-->L846_accept_S5: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_13}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 66115#L846_accept_S5 [3494] L846_accept_S5-->L847_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 65370#L847_accept_S5 [3100] L847_accept_S5-->L848_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 65371#L848_accept_S5 [3756] L848_accept_S5-->L849_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 66456#L849_accept_S5 [4036] L849_accept_S5-->L850_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 66731#L850_accept_S5 [4434] L850_accept_S5-->L851_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 66659#L851_accept_S5 [3950] L851_accept_S5-->L852_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 65874#L852_accept_S5 [3348] L852_accept_S5-->L853_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_12}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 65875#L853_accept_S5 [3856] L853_accept_S5-->L854_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 66560#L854_accept_S5 [4373] L854_accept_S5-->L855_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 65622#L855_accept_S5 [3210] L855_accept_S5-->L856_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 65623#L856_accept_S5 [4449] L856_accept_S5-->L857_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 66745#L857_accept_S5 [4059] L857_accept_S5-->L858_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 65809#L858_accept_S5 [3306] L858_accept_S5-->L859_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 65288#L859_accept_S5 [3075] L859_accept_S5-->L860_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 65289#L860_accept_S5 [3350] L860_accept_S5-->L861_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 65881#L861_accept_S5 [4173] L861_accept_S5-->L862_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 66842#L862_accept_S5 [4605] L862_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 66942#havocProcedureFINAL_accept_S5 [4306] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66943#havocProcedureEXIT_accept_S5 >[5121] havocProcedureEXIT_accept_S5-->L939-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65515#L939-D216 [3160] L939-D216-->L939_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65516#L939_accept_S5 [4539] L939_accept_S5-->L939_accept_S5-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 65770#L939_accept_S5-D108 [3283] L939_accept_S5-D108-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65344#_parser_ParserImplENTRY_accept_S5 [3834] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D144: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 65343#_parser_ParserImplENTRY_accept_S5-D144 [3094] _parser_ParserImplENTRY_accept_S5-D144-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65345#startENTRY_accept_S5 [4460] startENTRY_accept_S5-->L1059_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 66157#L1059_accept_S5 [3517] L1059_accept_S5-->L1060_accept_S5: Formula: v_hdr.bfsTag.valid_29  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_29}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 66158#L1060_accept_S5 [4378] L1060_accept_S5-->L1061_accept_S5: Formula: (= v_hdr.bfsTag.pkt_v1_curr_32 v_meta.local_metadata.pkt_curr_67)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_67, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 66972#L1061_accept_S5 [4464] L1061_accept_S5-->L1062_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_72 v_hdr.bfsTag.pkt_v1_par_29)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_72, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 66815#L1062_accept_S5 [4125] L1062_accept_S5-->L1063_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_33 v_hdr.ff_tags.bfs_start_24)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 65488#L1063_accept_S5 [3988] L1063_accept_S5-->L1063_accept_S5-D177: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 65556#L1063_accept_S5-D177 [3179] L1063_accept_S5-D177-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65557#acceptFINAL_accept_S5 [4545] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65487#acceptEXIT_accept_S5 >[4912] acceptEXIT_accept_S5-->startFINAL-D306: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65489#startFINAL-D306 [4524] startFINAL-D306-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66208#startFINAL_accept_S5 [3558] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66209#startEXIT_accept_S5 >[5010] startEXIT_accept_S5-->_parser_ParserImplFINAL-D357: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66238#_parser_ParserImplFINAL-D357 [3580] _parser_ParserImplFINAL-D357-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66239#_parser_ParserImplFINAL_accept_S5 [4182] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66847#_parser_ParserImplEXIT_accept_S5 >[5219] _parser_ParserImplEXIT_accept_S5-->L940-D297: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66206#L940-D297 [3557] L940-D297-->L940_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66207#L940_accept_S5 [4513] L940_accept_S5-->L940_accept_S5-D174: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67026#L940_accept_S5-D174 [4639] L940_accept_S5-D174-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66413#verifyChecksumFINAL_accept_S5 [3726] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66414#verifyChecksumEXIT_accept_S5 >[4979] verifyChecksumEXIT_accept_S5-->L941-D285: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66396#L941-D285 [3713] L941-D285-->L941_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65250#L941_accept_S5 [3371] L941_accept_S5-->L941_accept_S5-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 65910#L941_accept_S5-D36 [3864] L941_accept_S5-D36-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66507#ingressENTRY_accept_S5 [3803] ingressENTRY_accept_S5-->L870_accept_S5: Formula: v_hdr.bfsTag.valid_20  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  AuxVars[]  AssignedVars[] 66377#L870_accept_S5 [3694] L870_accept_S5-->L877_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_start_29 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  AuxVars[]  AssignedVars[] 66107#L877_accept_S5 [3491] L877_accept_S5-->L881_accept_S5: Formula: (or (not (= v_meta.local_metadata.pkt_curr_57 0)) (not (= v_meta.local_metadata.pkt_par_60 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_57, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_60}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_57, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_60}  AuxVars[]  AssignedVars[] 66108#L881_accept_S5 [4240] L881_accept_S5-->L882_accept_S5: Formula: (and (not (= v_standard_metadata.ingress_port_7 v_meta.local_metadata.pkt_par_47)) (not (= v_meta.local_metadata.pkt_curr_48 v_standard_metadata.ingress_port_7)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_48, standard_metadata.ingress_port=v_standard_metadata.ingress_port_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_47}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_48, standard_metadata.ingress_port=v_standard_metadata.ingress_port_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_47}  AuxVars[]  AssignedVars[] 65744#L882_accept_S5 [3487] L882_accept_S5-->L882_accept_S5-D201: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 66103#L882_accept_S5-D201 [3776] L882_accept_S5-D201-->_curr_par_neq_in.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66483#_curr_par_neq_in.applyENTRY_accept_S5 [4002] _curr_par_neq_in.applyENTRY_accept_S5-->L496_accept_S5: Formula: (= v__curr_par_neq_in.action_run_23 _curr_par_neq_in.action._set_out_to_ingress_0)  InVars {_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_23}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_23}  AuxVars[]  AssignedVars[] 65569#L496_accept_S5 [3914] L496_accept_S5-->L496_accept_S5-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 66620#L496_accept_S5-D63 [4156] L496_accept_S5-D63-->_set_out_to_ingress_0ENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66080#_set_out_to_ingress_0ENTRY_accept_S5 [3477] _set_out_to_ingress_0ENTRY_accept_S5-->L624_accept_S5: Formula: (= v_meta.local_metadata.out_port_188 v_meta.local_metadata.out_port_189)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_189}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_188}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 66081#L624_accept_S5 [4249] L624_accept_S5-->_set_out_to_ingress_0FINAL_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_34 1)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_34}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 66901#_set_out_to_ingress_0FINAL_accept_S5 [4383] _set_out_to_ingress_0FINAL_accept_S5-->_set_out_to_ingress_0EXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65568#_set_out_to_ingress_0EXIT_accept_S5 >[5071] _set_out_to_ingress_0EXIT_accept_S5-->L498-1-D288: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65570#L498-1-D288 [3268] L498-1-D288-->L498-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65745#L498-1_accept_S5 [4122] L498-1_accept_S5-->_curr_par_neq_in.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66469#_curr_par_neq_in.applyEXIT_accept_S5 >[5229] _curr_par_neq_in.applyEXIT_accept_S5-->L911-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66470#L911-D291 [3705] L911-D291-->L911_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67406#L911_accept_S5 [3422] L911_accept_S5-->L919_accept_S5: Formula: (not (= v_meta.local_metadata.first_visit_23 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23}  AuxVars[]  AssignedVars[] 67401#L919_accept_S5 [3359] L919_accept_S5-->L923_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_28 1)  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_28}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_28}  AuxVars[]  AssignedVars[] 65731#L923_accept_S5 [4271] L923_accept_S5-->L923_accept_S5-D90: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67041#L923_accept_S5-D90 [4579] L923_accept_S5-D90-->send_in_ingress_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66946#send_in_ingress_0.applyENTRY_accept_S5 [4316] send_in_ingress_0.applyENTRY_accept_S5-->L984_accept_S5: Formula: (not (= v_send_in_ingress_0.action_run_18 send_in_ingress_0.action.send_in))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_18}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_18}  AuxVars[]  AssignedVars[] 66947#L984_accept_S5 [4117] L984_accept_S5-->L984-1_accept_S5: Formula: (not (= v_send_in_ingress_0.action_run_22 send_in_ingress_0.action.NoAction_23))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_22}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_22}  AuxVars[]  AssignedVars[] 67469#L984-1_accept_S5 [3679] L984-1_accept_S5-->send_in_ingress_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67466#send_in_ingress_0.applyEXIT_accept_S5 >[4899] send_in_ingress_0.applyEXIT_accept_S5-->L922-D252: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65650#L922-D252 [3226] L922-D252-->L922_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65651#L922_accept_S5 [3587] L922_accept_S5-->L869_accept_S5: Formula: (or (not (= v_meta.local_metadata.failure_visit_25 0)) (not (= v_meta.local_metadata.first_visit_29 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  AuxVars[]  AssignedVars[] 66248#L869_accept_S5 [4525] L869_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67030#ingressEXIT_accept_S5 >[4827] ingressEXIT_accept_S5-->L942-D387: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67037#L942-D387 [4567] L942-D387-->L942_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66140#L942_accept_S5 [3509] L942_accept_S5-->L942_accept_S5-D162: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 66141#L942_accept_S5-D162 [3929] L942_accept_S5-D162-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66639#egressFINAL_accept_S5 [4578] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66978#egressEXIT_accept_S5 >[4704] egressEXIT_accept_S5-->L943-D405: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65582#L943-D405 [3190] L943-D405-->L943_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65583#L943_accept_S5 [4202] L943_accept_S5-->L943_accept_S5-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 66693#L943_accept_S5-D3 [3990] L943_accept_S5-D3-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65667#computeChecksumFINAL_accept_S5 [3233] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65668#computeChecksumEXIT_accept_S5 >[4945] computeChecksumEXIT_accept_S5-->L944-D237: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65544#L944-D237 [3172] L944-D237-->L944_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65545#L944_accept_S5 [4595] L944_accept_S5-->L946_accept_S5: Formula: (not v_forward_38)  InVars {forward=v_forward_38}  OutVars{forward=v_forward_38}  AuxVars[]  AssignedVars[] 65783#L946_accept_S5 [3289] L946_accept_S5-->L945-1_accept_S5: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 65784#L945-1_accept_S5 [3678] L945-1_accept_S5-->L949_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_109 v_meta.local_metadata.pkt_par_46))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, meta.local_metadata.out_port=v_meta.local_metadata.out_port_109}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_109, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46}  AuxVars[]  AssignedVars[_p4ltl_0] 65832#L949_accept_S5 [3319] L949_accept_S5-->L950_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_43 0))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 65833#L950_accept_S5 [3927] L950_accept_S5-->L951_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_43 0))) (or (and v__p4ltl_2_8 (not .cse0)) (and (not v__p4ltl_2_8) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_2] 65915#L951_accept_S5 [3375] L951_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_104 0))) (or (and (not .cse0) v__p4ltl_3_6) (and .cse0 (not v__p4ltl_3_6))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_104}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_104}  AuxVars[]  AssignedVars[_p4ltl_3] 65453#mainFINAL_accept_S5 [3138] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65455#mainEXIT_accept_S5 >[5277] mainEXIT_accept_S5-->L957-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66273#L957-1-D255 [3611] L957-1-D255-->L957-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_26 (or v__p4ltl_3_11 v__p4ltl_2_11))  InVars {_p4ltl_2=v__p4ltl_2_11, _p4ltl_3=v__p4ltl_3_11, hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_3=v__p4ltl_3_11, hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  AuxVars[]  AssignedVars[] 66274#L957-1_accept_S5 
[2023-01-16 05:15:59,098 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 05:15:59,098 INFO  L85        PathProgramCache]: Analyzing trace with hash -913878377, now seen corresponding path program 1 times
[2023-01-16 05:15:59,098 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 05:15:59,099 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [674294049]
[2023-01-16 05:15:59,099 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 05:15:59,099 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 05:15:59,122 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,212 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:15:59,220 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,281 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:15:59,285 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,296 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 05:15:59,298 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,304 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:15:59,305 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,306 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 05:15:59,307 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,307 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 05:15:59,308 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,320 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 05:15:59,321 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,328 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 05:15:59,329 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,330 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:15:59,331 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,338 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 20
[2023-01-16 05:15:59,339 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,340 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 145
[2023-01-16 05:15:59,340 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,341 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 150
[2023-01-16 05:15:59,342 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,344 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 168
[2023-01-16 05:15:59,354 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,369 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:15:59,373 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,378 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 05:15:59,379 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,381 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 05:15:59,381 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,383 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 05:15:59,383 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,384 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 05:15:59,384 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,385 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 05:15:59,389 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,398 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 05:15:59,399 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,400 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:15:59,401 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,409 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 19
[2023-01-16 05:15:59,411 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,413 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 05:15:59,413 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,425 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 40
[2023-01-16 05:15:59,426 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,428 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 164
[2023-01-16 05:15:59,429 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,431 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 169
[2023-01-16 05:15:59,433 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 05:15:59,435 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 05:15:59,435 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 05:15:59,436 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [674294049]
[2023-01-16 05:15:59,436 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [674294049] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 05:15:59,436 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 05:15:59,436 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-01-16 05:15:59,437 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [385798961]
[2023-01-16 05:15:59,437 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 05:15:59,437 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 05:15:59,438 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 05:15:59,439 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 14 interpolants.
[2023-01-16 05:15:59,439 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=47, Invalid=135, Unknown=0, NotChecked=0, Total=182
[2023-01-16 05:15:59,439 INFO  L87              Difference]: Start difference. First operand 2269 states and 2483 transitions. cyclomatic complexity: 217 Second operand  has 14 states, 13 states have (on average 23.0) internal successors, (299), 4 states have internal predecessors, (299), 2 states have call successors, (27), 11 states have call predecessors, (27), 3 states have return successors, (26), 3 states have call predecessors, (26), 2 states have call successors, (26)
[2023-01-16 05:16:12,185 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 05:16:12,185 INFO  L93              Difference]: Finished difference Result 2994 states and 3356 transitions.
[2023-01-16 05:16:12,185 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 56 states. 
[2023-01-16 05:16:12,186 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2994 states and 3356 transitions.
[2023-01-16 05:16:12,193 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-01-16 05:16:12,194 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2994 states to 0 states and 0 transitions.
[2023-01-16 05:16:12,194 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 0
[2023-01-16 05:16:12,194 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 0
[2023-01-16 05:16:12,194 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 0 states and 0 transitions.
[2023-01-16 05:16:12,194 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 05:16:12,194 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-01-16 05:16:12,194 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-01-16 05:16:12,194 INFO  L399   stractBuchiCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-01-16 05:16:12,194 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 12 ============
[2023-01-16 05:16:12,195 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 0 states and 0 transitions.
[2023-01-16 05:16:12,195 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-01-16 05:16:12,195 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is true
[2023-01-16 05:16:12,253 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 16.01 05:16:12 BasicIcfg
[2023-01-16 05:16:12,254 INFO  L132        PluginConnector]: ------------------------ END BuchiAutomizer----------------------------
[2023-01-16 05:16:12,254 INFO  L158              Benchmark]: Toolchain (without parser) took 124874.85ms. Allocated memory was 89.1MB in the beginning and 932.2MB in the end (delta: 843.1MB). Free memory was 70.9MB in the beginning and 315.2MB in the end (delta: -244.4MB). Peak memory consumption was 598.4MB. Max. memory is 4.3GB.
[2023-01-16 05:16:12,255 INFO  L158              Benchmark]: Boogie PL CUP Parser took 0.22ms. Allocated memory is still 89.1MB. Free memory is still 74.3MB. There was no memory consumed. Max. memory is 4.3GB.
[2023-01-16 05:16:12,255 INFO  L158              Benchmark]: Boogie Preprocessor took 89.73ms. Allocated memory is still 89.1MB. Free memory was 70.8MB in the beginning and 64.9MB in the end (delta: 5.9MB). Peak memory consumption was 6.3MB. Max. memory is 4.3GB.
[2023-01-16 05:16:12,255 INFO  L158              Benchmark]: ThufvSpecLang took 55.02ms. Allocated memory is still 89.1MB. Free memory was 64.9MB in the beginning and 62.5MB in the end (delta: 2.3MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
[2023-01-16 05:16:12,255 INFO  L158              Benchmark]: RCFGBuilder took 650.93ms. Allocated memory is still 89.1MB. Free memory was 62.5MB in the beginning and 33.8MB in the end (delta: 28.7MB). Peak memory consumption was 30.4MB. Max. memory is 4.3GB.
[2023-01-16 05:16:12,255 INFO  L158              Benchmark]: ThufvLTL2Aut took 94.24ms. Allocated memory is still 89.1MB. Free memory was 33.7MB in the beginning and 68.7MB in the end (delta: -35.1MB). Peak memory consumption was 5.9MB. Max. memory is 4.3GB.
[2023-01-16 05:16:12,255 INFO  L158              Benchmark]: BÃ¼chi Program Product took 526.08ms. Allocated memory was 89.1MB in the beginning and 107.0MB in the end (delta: 17.8MB). Free memory was 68.7MB in the beginning and 52.6MB in the end (delta: 16.2MB). Peak memory consumption was 44.9MB. Max. memory is 4.3GB.
[2023-01-16 05:16:12,256 INFO  L158              Benchmark]: BlockEncodingV2 took 210.87ms. Allocated memory is still 107.0MB. Free memory was 52.6MB in the beginning and 38.4MB in the end (delta: 14.2MB). Peak memory consumption was 29.4MB. Max. memory is 4.3GB.
[2023-01-16 05:16:12,256 INFO  L158              Benchmark]: BuchiAutomizer took 123242.38ms. Allocated memory was 107.0MB in the beginning and 932.2MB in the end (delta: 825.2MB). Free memory was 37.9MB in the beginning and 315.2MB in the end (delta: -277.4MB). Peak memory consumption was 547.4MB. Max. memory is 4.3GB.
[2023-01-16 05:16:12,257 INFO  L339   ainManager$Toolchain]: #######################  End [Toolchain 1] #######################
 --- Results ---
 * Results from de.uni_freiburg.informatik.ultimate.plugins.blockencoding:
  - StatisticsResult: Initial Icfg
    1662 locations, 2260 edges
  - StatisticsResult: Encoded RCFG
    1651 locations, 2244 edges
 * Results from de.uni_freiburg.informatik.ultimate.core:
  - StatisticsResult: Toolchain Benchmarks
    Benchmark results are:
 * Boogie PL CUP Parser took 0.22ms. Allocated memory is still 89.1MB. Free memory is still 74.3MB. There was no memory consumed. Max. memory is 4.3GB.
 * Boogie Preprocessor took 89.73ms. Allocated memory is still 89.1MB. Free memory was 70.8MB in the beginning and 64.9MB in the end (delta: 5.9MB). Peak memory consumption was 6.3MB. Max. memory is 4.3GB.
 * ThufvSpecLang took 55.02ms. Allocated memory is still 89.1MB. Free memory was 64.9MB in the beginning and 62.5MB in the end (delta: 2.3MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
 * RCFGBuilder took 650.93ms. Allocated memory is still 89.1MB. Free memory was 62.5MB in the beginning and 33.8MB in the end (delta: 28.7MB). Peak memory consumption was 30.4MB. Max. memory is 4.3GB.
 * ThufvLTL2Aut took 94.24ms. Allocated memory is still 89.1MB. Free memory was 33.7MB in the beginning and 68.7MB in the end (delta: -35.1MB). Peak memory consumption was 5.9MB. Max. memory is 4.3GB.
 * BÃ¼chi Program Product took 526.08ms. Allocated memory was 89.1MB in the beginning and 107.0MB in the end (delta: 17.8MB). Free memory was 68.7MB in the beginning and 52.6MB in the end (delta: 16.2MB). Peak memory consumption was 44.9MB. Max. memory is 4.3GB.
 * BlockEncodingV2 took 210.87ms. Allocated memory is still 107.0MB. Free memory was 52.6MB in the beginning and 38.4MB in the end (delta: 14.2MB). Peak memory consumption was 29.4MB. Max. memory is 4.3GB.
 * BuchiAutomizer took 123242.38ms. Allocated memory was 107.0MB in the beginning and 932.2MB in the end (delta: 825.2MB). Free memory was 37.9MB in the beginning and 315.2MB in the end (delta: -277.4MB). Peak memory consumption was 547.4MB. Max. memory is 4.3GB.
 * Results from de.uni_freiburg.informatik.ultimate.buchiprogramproduct:
  - StatisticsResult: Initial property automaton
    3 locations, 5 edges
  - StatisticsResult: Initial RCFG
    417 locations, 546 edges
  - StatisticsResult: BuchiProgram size
    1662 locations, 2260 edges
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction:
  - StatisticsResult: Constructed decomposition of program
    Your program was decomposed into 11 terminating modules (11 trivial, 0 deterministic, 0 nondeterministic). 11 modules have a trivial ranking function, the largest among these consists of 16 locations.
  - StatisticsResult: Timing statistics
    BÃ¼chiAutomizer plugin needed 123.1s and 12 iterations.  TraceHistogramMax:1. Analysis of lassos took 4.7s. Construction of modules took 102.2s. BÃ¼chi inclusion checks took 14.6s. Highest rank in rank-based complementation 0. Minimization of det autom 11. Minimization of nondet autom 0. Automata minimization 0.6s AutomataMinimizationTime, 10 MinimizatonAttempts, 15190 StatesRemovedByMinimization, 10 NontrivialMinimizations. Non-live state removal took 0.4s Buchi closure took 0.0s. Biggest automaton had -1 states and ocurred in iteration -1.	Nontrivial modules had stage [0, 0, 0, 0, 0].	InterpolantCoveringCapabilityFinite: 0/0	InterpolantCoveringCapabilityBuchi: 0/0	HoareTripleCheckerStatistics: 0 mSolverCounterUnknown, 68515 SdHoareTripleChecker+Valid, 108.2s IncrementalHoareTripleChecker+Time, 0 mSdLazyCounter, 67467 mSDsluCounter, 39596 SdHoareTripleChecker+Invalid, 102.3s Time, 0 mProtectedAction, 0 SdHoareTripleChecker+Unchecked, 0 IncrementalHoareTripleChecker+Unchecked, 21691 mSDsCounter, 30754 IncrementalHoareTripleChecker+Valid, 0 mProtectedPredicate, 80773 IncrementalHoareTripleChecker+Invalid, 111527 SdHoareTripleChecker+Unknown, 0 mSolverCounterNotChecked, 30753 mSolverCounterUnsat, 17905 mSDtfsCounter, 80773 mSolverCounterSat, 0.9s SdHoareTripleChecker+Time, 0 IncrementalHoareTripleChecker+Unknown	LassoAnalysisResults: nont0 unkn0 SFLI0 SFLT0 conc0 concLT0 SILN0 SILU11 SILI0 SILT0 lasso0 LassoPreprocessingBenchmarks: LassoTerminationAnalysisBenchmarks: not availableLassoTerminationAnalysisBenchmarks: LassoNonterminationAnalysisSatFixpoint: 0	LassoNonterminationAnalysisSatUnbounded: 0	LassoNonterminationAnalysisUnsat: 0	LassoNonterminationAnalysisUnknown: 0	LassoNonterminationAnalysisTime: 0.0s	InitialAbstractionConstructionTime: 0.0s
  - AllSpecificationsHoldResult: All specifications hold
    Buchi Automizer proved that the LTL property !(( []((hdr.bfsTag.valid == true && (_p4ltl_3 == true || _p4ltl_2 == true))) )) || ( ( [](( (_p4ltl_1 == true) ==> ( ( []((_p4ltl_1 == true)) ) || ( (_p4ltl_1 == true) U (_p4ltl_0 == true) ) ) )) )) holds
RESULT: Ultimate proved your program to be correct!
Received shutdown request...
