// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1933\sampleModel1933_2_sub\Mysubsystem_8.v
// Created: 2024-07-02 14:34:52
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_8
// Source Path: sampleModel1933_2_sub/Subsystem/Mysubsystem_8
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_8
          (In1,
           In2,
           In3,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  output  [15:0] Out1;  // uint16


  wire [7:0] dtc_out;  // ufix8
  wire [7:0] cfblk101_out1;  // uint8
  wire [15:0] cfblk119_out1;  // uint16
  wire [31:0] cfblk93_add_temp;  // ufix32
  wire [31:0] cfblk93_1;  // ufix32
  wire [31:0] cfblk93_2;  // ufix32
  wire [15:0] cfblk93_out1;  // uint16


  assign dtc_out = In1;



  assign cfblk101_out1 = dtc_out;



  DotProduct_block1 u_cfblk119_inst (.in1(In2),  // uint8
                                     .in2(In3),  // uint8
                                     .out1(cfblk119_out1)  // uint16
                                     );

  assign cfblk93_1 = {24'b0, cfblk101_out1};
  assign cfblk93_2 = {16'b0, cfblk119_out1};
  assign cfblk93_add_temp = cfblk93_1 + cfblk93_2;
  assign cfblk93_out1 = cfblk93_add_temp[15:0];



  assign Out1 = cfblk93_out1;

endmodule  // Mysubsystem_8

