{
  "module_name": "numachip_csr.h",
  "hash_id": "06d56abd5cbde17035ee8a5e742c1c284d7361825c4ae2a26bd94d67bcbf4898",
  "original_prompt": "Ingested from linux-6.6.14/arch/x86/include/asm/numachip/numachip_csr.h",
  "human_readable_source": " \n\n#ifndef _ASM_X86_NUMACHIP_NUMACHIP_CSR_H\n#define _ASM_X86_NUMACHIP_NUMACHIP_CSR_H\n\n#include <linux/smp.h>\n#include <linux/io.h>\n\n#define CSR_NODE_SHIFT\t\t16\n#define CSR_NODE_BITS(p)\t(((unsigned long)(p)) << CSR_NODE_SHIFT)\n#define CSR_NODE_MASK\t\t0x0fff\t\t \n\n \n#define CSR_OFFSET_MASK\t0x7fffUL\n#define CSR_G0_NODE_IDS (0x008 + (0 << 12))\n#define CSR_G3_EXT_IRQ_GEN (0x030 + (3 << 12))\n\n \n#define NUMACHIP_LCSR_BASE\t0x3ffffe000000ULL\n#define NUMACHIP_LCSR_LIM\t0x3fffffffffffULL\n#define NUMACHIP_LCSR_SIZE\t(NUMACHIP_LCSR_LIM - NUMACHIP_LCSR_BASE + 1)\n#define NUMACHIP_LAPIC_BITS\t8\n\nstatic inline void *lcsr_address(unsigned long offset)\n{\n\treturn __va(NUMACHIP_LCSR_BASE | (1UL << 15) |\n\t\tCSR_NODE_BITS(0xfff0) | (offset & CSR_OFFSET_MASK));\n}\n\nstatic inline unsigned int read_lcsr(unsigned long offset)\n{\n\treturn swab32(readl(lcsr_address(offset)));\n}\n\nstatic inline void write_lcsr(unsigned long offset, unsigned int val)\n{\n\twritel(swab32(val), lcsr_address(offset));\n}\n\n \n\n#define NUMACHIP2_LCSR_BASE       0xf0000000UL\n#define NUMACHIP2_LCSR_SIZE       0x1000000UL\n#define NUMACHIP2_APIC_ICR        0x100000\n#define NUMACHIP2_TIMER_DEADLINE  0x200000\n#define NUMACHIP2_TIMER_INT       0x200008\n#define NUMACHIP2_TIMER_NOW       0x200018\n#define NUMACHIP2_TIMER_RESET     0x200020\n\nstatic inline void __iomem *numachip2_lcsr_address(unsigned long offset)\n{\n\treturn (void __iomem *)__va(NUMACHIP2_LCSR_BASE |\n\t\t(offset & (NUMACHIP2_LCSR_SIZE - 1)));\n}\n\nstatic inline u32 numachip2_read32_lcsr(unsigned long offset)\n{\n\treturn readl(numachip2_lcsr_address(offset));\n}\n\nstatic inline u64 numachip2_read64_lcsr(unsigned long offset)\n{\n\treturn readq(numachip2_lcsr_address(offset));\n}\n\nstatic inline void numachip2_write32_lcsr(unsigned long offset, u32 val)\n{\n\twritel(val, numachip2_lcsr_address(offset));\n}\n\nstatic inline void numachip2_write64_lcsr(unsigned long offset, u64 val)\n{\n\twriteq(val, numachip2_lcsr_address(offset));\n}\n\nstatic inline unsigned int numachip2_timer(void)\n{\n\treturn (smp_processor_id() % 48) << 6;\n}\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}