// Seed: 4111531109
module module_0 (
    input tri1 id_0
);
  wire id_2, id_3, id_4;
  id_5(
      (id_0)
  );
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1
    , id_7,
    output wor id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5
);
  for (id_8 = {1'b0 <-> 1, 1}; !{1, id_7}; id_1 = id_3) begin : LABEL_0
    wand id_9 = {id_4 & 1};
  end
  rpmos (1, 1, 1, id_7);
  module_0 modCall_1 (id_3);
endmodule
