#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri May 16 21:45:12 2025
# Process ID         : 21176
# Current directory  : C:/FPGAProject/uart_tx_new
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent8600 C:\FPGAProject\uart_tx_new\uart_tx_new.xpr
# Log file           : C:/FPGAProject/uart_tx_new/vivado.log
# Journal file       : C:/FPGAProject/uart_tx_new\vivado.jou
# Running On         : LAPTOP-68NQA9TF
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 5 5600H with Radeon Graphics         
# CPU Frequency      : 3294 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 7884 MB
# Swap memory        : 23715 MB
# Total Virtual      : 31599 MB
# Available Virtual  : 17921 MB
#-----------------------------------------------------------
start_guioopen_project C:/FPGAProject/uart_tx_new/uart_tx_new.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/FPGAProject/uart_tx_new/uart_tx_new.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2024.2/data/ip'.oupdate_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 16 21:45:40 2025...
_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 16 21:50:19 2025...
