$date
	Wed Jan 28 13:26:32 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module rpc_adder_tb $end
$var wire 4 ! s [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 4 ( s [3:0] $end
$var wire 1 " cout $end
$var wire 1 ) c3 $end
$var wire 1 * c2 $end
$var wire 1 + c1 $end
$scope module fa1 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 % c $end
$var wire 1 + cout $end
$var wire 1 . s $end
$var wire 1 / t1 $end
$var wire 1 0 t2 $end
$var wire 1 1 t3 $end
$upscope $end
$scope module fa2 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 + c $end
$var wire 1 * cout $end
$var wire 1 4 s $end
$var wire 1 5 t1 $end
$var wire 1 6 t2 $end
$var wire 1 7 t3 $end
$upscope $end
$scope module fa3 $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 * c $end
$var wire 1 ) cout $end
$var wire 1 : s $end
$var wire 1 ; t1 $end
$var wire 1 < t2 $end
$var wire 1 = t3 $end
$upscope $end
$scope module fa4 $end
$var wire 1 > a $end
$var wire 1 ? b $end
$var wire 1 ) c $end
$var wire 1 " cout $end
$var wire 1 @ s $end
$var wire 1 A t1 $end
$var wire 1 B t2 $end
$var wire 1 C t3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
bx (
bx '
bx &
x%
bx $
bx #
x"
bx !
$end
#10000
1@
1)
0:
1<
0.
b1010 !
b1010 (
14
06
1*
0B
1"
1+
0/
11
05
17
1;
0=
0A
1C
00
1-
13
19
1?
1,
12
08
1>
0%
b1111 $
b1111 '
b1011 #
b1011 &
#20000
