# RISC-V 5-Stage Pipelined Core

Welcome to the documentation for the Verified Pipelined Core.

## Architecture
- [Theory of Operation](theory_of_operation.md)
- [Pipeline Stages](pipeline_stages.md)

## Verification
- [Compliance Testing](verification.md)

## FPGA Implementation
- [PYNQ-Z2 Deployment](fpga.md)
