library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
 
entity fsm is
    Port ( clk,rst,din : in STD_LOGIC;
           dout : out STD_LOGIC);
end fsm;
 
architecture Behavioral of fsm is
type state_type is (s0, s1);
signal state,next_state : state_type := s0;
begin
 
--1) Reset logic - Sequential Process
--2) Next State, Output Logic - COmbinational Process
 
reset_logic : process(clk)
begin
if(rising_edge(clk)) then
   if(rst = '1') then
      state <= s0;
    else
      state <= next_state;
    end if;
end if;
end process;
 
next_state_logic: process(state,din)
begin
case(state) is
when s0 =>
 if(din = '1')then
 next_state <= s1;
 else
 next_state <= s0; 
 end if;
when s1 =>
  if(din = '1') then
  next_state <= s0;
  else
   next_State <= s1;
  end if;  
 when others =>
   next_state <= s0; 
end case;
end process;
 
output_logic: process(state)
begin
case(state) is
when s0 =>
 dout <= '0';
when s1 =>
 dout <= '1';
 when others => 
 dout <= '0';
end case;
end process;
 
end Behavioral;
