// Seed: 875656056
module module_0 (
    output wire id_0,
    output tri id_1,
    input wor id_2,
    input wor id_3,
    output tri1 id_4,
    input wire id_5,
    input wand id_6,
    input supply0 module_0,
    output tri id_8,
    output wand id_9
);
  tri0 id_11;
  wire id_12;
  always @(negedge 1'b0) begin : LABEL_0
    return id_11;
  end
  initial id_9 = id_3 - 1;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    output uwire id_2,
    input wire id_3,
    output supply1 id_4,
    output tri1 id_5,
    input tri1 id_6,
    output wor id_7,
    output wire id_8,
    output tri0 id_9,
    output supply1 id_10,
    output wor id_11
);
  module_0 modCall_1 (
      id_10,
      id_4,
      id_3,
      id_1,
      id_0,
      id_6,
      id_3,
      id_3,
      id_11,
      id_0
  );
  assign modCall_1.id_9 = 0;
endmodule
