#Timing report of worst 49 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : clock_dffe_Q.QEN[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.913    40.923
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    41.919
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.588    46.507
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    47.502
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.826    50.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    51.634
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.943    55.577
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    56.828
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.521    60.349
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    61.344
clock_dffe_Q_EN_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                       3.449    64.794
clock_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                        1.251    66.045
clock_dffe_Q.QEN[0] (Q_FRAG)                                                                                                        5.828    71.873
data arrival time                                                                                                                            71.873

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
clock_dffe_Q.QCK[0] (Q_FRAG)                                                                                                       13.445    13.445
clock uncertainty                                                                                                                   0.000    13.445
cell setup time                                                                                                                    -0.591    12.854
data required time                                                                                                                           12.854
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           12.854
data arrival time                                                                                                                           -71.873
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -59.019


#Path 2
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             4.372    40.382
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    41.633
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               3.349    44.982
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437    46.419
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.820    51.240
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    52.545
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.435    55.980
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    56.975
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             2.668    59.644
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    60.895
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag.XSL[0] (T_FRAG)                                                      6.268    67.163
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                                                       1.462    68.625
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                                                       0.000    68.625
data arrival time                                                                                                                            68.625

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                                                     12.267    12.267
clock uncertainty                                                                                                                   0.000    12.267
cell setup time                                                                                                                     0.105    12.372
data required time                                                                                                                           12.372
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           12.372
data arrival time                                                                                                                           -68.625
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -56.252


#Path 3
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.913    40.923
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    41.919
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.588    46.507
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    47.502
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.826    50.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    51.634
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.943    55.577
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    56.828
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.521    60.349
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    61.344
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                                                       5.578    66.922
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                                        1.305    68.228
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                                                       0.000    68.228
data arrival time                                                                                                                            68.228

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                                                     12.127    12.127
clock uncertainty                                                                                                                   0.000    12.127
cell setup time                                                                                                                     0.105    12.233
data required time                                                                                                                           12.233
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           12.233
data arrival time                                                                                                                           -68.228
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -55.995


#Path 4
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             4.372    40.382
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    41.633
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               3.349    44.982
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437    46.419
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.820    51.240
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    52.545
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.435    55.980
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    56.975
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             2.668    59.644
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    60.895
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XSL[0] (T_FRAG)                                                      6.481    67.376
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                                                       1.462    68.838
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                                                       0.000    68.838
data arrival time                                                                                                                            68.838

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                                                     12.929    12.929
clock uncertainty                                                                                                                   0.000    12.929
cell setup time                                                                                                                     0.105    13.035
data required time                                                                                                                           13.035
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           13.035
data arrival time                                                                                                                           -68.838
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -55.803


#Path 5
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.913    40.923
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    41.919
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.588    46.507
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    47.502
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.826    50.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    51.634
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.943    55.577
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    56.828
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.521    60.349
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    61.344
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XAB[0] (T_FRAG)                                                       5.167    66.511
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                        1.305    67.816
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                                                        0.000    67.816
data arrival time                                                                                                                            67.816

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                                                      12.038    12.038
clock uncertainty                                                                                                                   0.000    12.038
cell setup time                                                                                                                     0.105    12.144
data required time                                                                                                                           12.144
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           12.144
data arrival time                                                                                                                           -67.816
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -55.672


#Path 6
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.913    40.923
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    41.919
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.588    46.507
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    47.502
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.826    50.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    51.634
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.943    55.577
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    56.828
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.521    60.349
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    61.344
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                                                       4.965    66.310
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                                        1.305    67.615
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                                                        0.000    67.615
data arrival time                                                                                                                            67.615

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                                                      12.034    12.034
clock uncertainty                                                                                                                   0.000    12.034
cell setup time                                                                                                                     0.105    12.139
data required time                                                                                                                           12.139
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           12.139
data arrival time                                                                                                                           -67.615
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -55.475


#Path 7
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             4.372    40.382
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    41.633
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               3.349    44.982
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437    46.419
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.820    51.240
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    52.545
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.435    55.980
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    56.975
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             2.668    59.644
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    60.895
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XSL[0] (T_FRAG)                                                      4.522    65.417
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                                       1.462    66.879
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                                                       0.000    66.879
data arrival time                                                                                                                            66.879

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                                                     12.006    12.006
clock uncertainty                                                                                                                   0.000    12.006
cell setup time                                                                                                                     0.105    12.111
data required time                                                                                                                           12.111
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           12.111
data arrival time                                                                                                                           -66.879
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -54.768


#Path 8
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.913    40.923
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    41.919
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.588    46.507
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    47.502
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.826    50.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    51.634
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.943    55.577
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    56.828
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.521    60.349
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    61.344
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag.XAB[0] (T_FRAG)                                                      6.141    67.485
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                                                       1.305    68.790
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                                                       0.000    68.790
data arrival time                                                                                                                            68.790

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                                                     13.929    13.929
clock uncertainty                                                                                                                   0.000    13.929
cell setup time                                                                                                                     0.105    14.034
data required time                                                                                                                           14.034
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           14.034
data arrival time                                                                                                                           -68.790
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -54.756


#Path 9
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.913    40.923
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    41.919
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.588    46.507
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    47.502
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.826    50.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    51.634
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.943    55.577
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    56.828
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.521    60.349
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    61.344
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag.XAB[0] (T_FRAG)                                                      5.254    66.599
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                                                       1.305    67.904
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                                                       0.000    67.904
data arrival time                                                                                                                            67.904

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                                                     13.127    13.127
clock uncertainty                                                                                                                   0.000    13.127
cell setup time                                                                                                                     0.105    13.233
data required time                                                                                                                           13.233
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           13.233
data arrival time                                                                                                                           -67.904
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -54.671


#Path 10
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.913    40.923
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    41.919
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.588    46.507
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    47.502
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.826    50.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    51.634
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.943    55.577
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    56.828
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.521    60.349
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    61.344
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                                       5.434    66.778
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                        1.305    68.083
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                                                        0.000    68.083
data arrival time                                                                                                                            68.083

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                      13.763    13.763
clock uncertainty                                                                                                                   0.000    13.763
cell setup time                                                                                                                     0.105    13.868
data required time                                                                                                                           13.868
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           13.868
data arrival time                                                                                                                           -68.083
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -54.215


#Path 11
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             4.372    40.382
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    41.633
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               3.349    44.982
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437    46.419
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.820    51.240
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    52.545
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.435    55.980
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    56.975
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             2.668    59.644
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    60.895
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XSL[0] (T_FRAG)                                                       4.951    65.846
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                                        1.462    67.308
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                                                       0.000    67.308
data arrival time                                                                                                                            67.308

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                                                     13.019    13.019
clock uncertainty                                                                                                                   0.000    13.019
cell setup time                                                                                                                     0.105    13.124
data required time                                                                                                                           13.124
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           13.124
data arrival time                                                                                                                           -67.308
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -54.184


#Path 12
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.913    40.923
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    41.919
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.588    46.507
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    47.502
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.826    50.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    51.634
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.943    55.577
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    56.828
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.521    60.349
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    61.344
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                                                       4.451    65.796
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                                        1.305    67.101
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                                                        0.000    67.101
data arrival time                                                                                                                            67.101

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                                                      12.930    12.930
clock uncertainty                                                                                                                   0.000    12.930
cell setup time                                                                                                                     0.105    13.035
data required time                                                                                                                           13.035
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           13.035
data arrival time                                                                                                                           -67.101
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -54.066


#Path 13
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.913    40.923
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    41.919
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.588    46.507
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    47.502
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.826    50.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    51.634
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.943    55.577
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    56.828
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.521    60.349
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    61.344
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag.XAB[0] (T_FRAG)                                                      6.166    67.510
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag.XZ[0] (T_FRAG)                                                       1.305    68.815
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                                                       0.000    68.815
data arrival time                                                                                                                            68.815

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     14.884    14.884
clock uncertainty                                                                                                                   0.000    14.884
cell setup time                                                                                                                     0.105    14.990
data required time                                                                                                                           14.990
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           14.990
data arrival time                                                                                                                           -68.815
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -53.825


#Path 14
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.913    40.923
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    41.919
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.588    46.507
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    47.502
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.826    50.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    51.634
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.943    55.577
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    56.828
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.521    60.349
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    61.344
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                                       5.906    67.250
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                                        1.305    68.556
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                                                        0.000    68.556
data arrival time                                                                                                                            68.556

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                                                      14.740    14.740
clock uncertainty                                                                                                                   0.000    14.740
cell setup time                                                                                                                     0.105    14.846
data required time                                                                                                                           14.846
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           14.846
data arrival time                                                                                                                           -68.556
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -53.710


#Path 15
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.913    40.923
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    41.919
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.588    46.507
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    47.502
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.826    50.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    51.634
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.943    55.577
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    56.828
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.521    60.349
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    61.344
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                                                      4.020    65.364
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                                       1.305    66.669
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                                                       0.000    66.669
data arrival time                                                                                                                            66.669

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                                                     12.988    12.988
clock uncertainty                                                                                                                   0.000    12.988
cell setup time                                                                                                                     0.105    13.093
data required time                                                                                                                           13.093
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           13.093
data arrival time                                                                                                                           -66.669
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -53.576


#Path 16
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             4.372    40.382
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    41.633
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               3.349    44.982
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437    46.419
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.820    51.240
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    52.545
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.435    55.980
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    56.975
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             2.668    59.644
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    60.895
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag.XSL[0] (T_FRAG)                                                      5.196    66.091
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                                                       1.462    67.553
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                                                       0.000    67.553
data arrival time                                                                                                                            67.553

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                                                     13.988    13.988
clock uncertainty                                                                                                                   0.000    13.988
cell setup time                                                                                                                     0.105    14.093
data required time                                                                                                                           14.093
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           14.093
data arrival time                                                                                                                           -67.553
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -53.460


#Path 17
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             4.372    40.382
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    41.633
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               3.349    44.982
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437    46.419
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.820    51.240
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    52.545
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.435    55.980
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    56.975
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             2.668    59.644
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    60.895
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag.XSL[0] (T_FRAG)                                                      6.864    67.759
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag.XZ[0] (T_FRAG)                                                       1.462    69.221
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                                                       0.000    69.221
data arrival time                                                                                                                            69.221

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                     15.681    15.681
clock uncertainty                                                                                                                   0.000    15.681
cell setup time                                                                                                                     0.105    15.787
data required time                                                                                                                           15.787
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           15.787
data arrival time                                                                                                                           -69.221
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -53.434


#Path 18
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             4.372    40.382
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    41.633
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               3.349    44.982
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437    46.419
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.820    51.240
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    52.545
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.435    55.980
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    56.975
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             2.668    59.644
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    60.895
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XSL[0] (T_FRAG)                                                      4.885    65.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                                       1.462    67.242
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                                                       0.000    67.242
data arrival time                                                                                                                            67.242

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                                                     13.960    13.960
clock uncertainty                                                                                                                   0.000    13.960
cell setup time                                                                                                                     0.105    14.066
data required time                                                                                                                           14.066
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           14.066
data arrival time                                                                                                                           -67.242
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -53.176


#Path 19
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.913    40.923
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    41.919
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.588    46.507
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    47.502
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.826    50.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    51.634
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.943    55.577
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    56.828
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.521    60.349
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    61.344
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.363    65.708
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    67.013
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                                                        0.000    67.013
data arrival time                                                                                                                            67.013

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                                                      13.866    13.866
clock uncertainty                                                                                                                   0.000    13.866
cell setup time                                                                                                                     0.105    13.972
data required time                                                                                                                           13.972
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           13.972
data arrival time                                                                                                                           -67.013
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -53.041


#Path 20
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.913    40.923
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    41.919
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.588    46.507
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    47.502
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.826    50.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    51.634
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.943    55.577
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    56.828
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.521    60.349
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    61.344
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag.XAB[0] (T_FRAG)                                                      5.191    66.535
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                                                       1.305    67.840
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                                                       0.000    67.840
data arrival time                                                                                                                            67.840

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                                                     14.727    14.727
clock uncertainty                                                                                                                   0.000    14.727
cell setup time                                                                                                                     0.105    14.832
data required time                                                                                                                           14.832
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           14.832
data arrival time                                                                                                                           -67.840
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -53.008


#Path 21
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.913    40.923
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    41.919
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.588    46.507
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    47.502
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.826    50.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    51.634
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.943    55.577
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    56.828
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.521    60.349
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    61.344
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag.XAB[0] (T_FRAG)                                                      6.787    68.131
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag.XZ[0] (T_FRAG)                                                       1.305    69.437
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                                                       0.000    69.437
data arrival time                                                                                                                            69.437

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
clock uncertainty                                                                                                                   0.000    16.640
cell setup time                                                                                                                     0.105    16.746
data required time                                                                                                                           16.746
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           16.746
data arrival time                                                                                                                           -69.437
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -52.691


#Path 22
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             4.372    40.382
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    41.633
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               3.349    44.982
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437    46.419
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.820    51.240
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    52.545
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.435    55.980
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    56.975
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             2.668    59.644
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    60.895
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag.XSL[0] (T_FRAG)                                                      6.108    67.003
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag.XZ[0] (T_FRAG)                                                       1.462    68.465
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                                                       0.000    68.465
data arrival time                                                                                                                            68.465

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                                                     15.780    15.780
clock uncertainty                                                                                                                   0.000    15.780
cell setup time                                                                                                                     0.105    15.885
data required time                                                                                                                           15.885
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           15.885
data arrival time                                                                                                                           -68.465
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -52.580


#Path 23
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.913    40.923
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    41.919
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.588    46.507
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    47.502
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.826    50.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    51.634
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.943    55.577
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    56.828
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.521    60.349
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    61.344
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.640    64.984
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305    66.289
delay_dff_Q_2.QD[0] (Q_FRAG)                                                                                                        0.000    66.289
data arrival time                                                                                                                            66.289

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                                                      13.754    13.754
clock uncertainty                                                                                                                   0.000    13.754
cell setup time                                                                                                                     0.105    13.860
data required time                                                                                                                           13.860
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           13.860
data arrival time                                                                                                                           -66.289
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -52.430


#Path 24
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.913    40.923
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    41.919
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.588    46.507
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    47.502
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.826    50.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    51.634
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.943    55.577
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    56.828
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.521    60.349
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    61.344
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                                                       3.661    65.006
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                                        1.305    66.311
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                                                       0.000    66.311
data arrival time                                                                                                                            66.311

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                     13.823    13.823
clock uncertainty                                                                                                                   0.000    13.823
cell setup time                                                                                                                     0.105    13.928
data required time                                                                                                                           13.928
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           13.928
data arrival time                                                                                                                           -66.311
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -52.383


#Path 25
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.913    40.923
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    41.919
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.588    46.507
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    47.502
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.826    50.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    51.634
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.943    55.577
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    56.828
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.521    60.349
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    61.344
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag.XAB[0] (T_FRAG)                                                      4.503    65.848
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                                                       1.305    67.153
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                                                       0.000    67.153
data arrival time                                                                                                                            67.153

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                     14.833    14.833
clock uncertainty                                                                                                                   0.000    14.833
cell setup time                                                                                                                     0.105    14.938
data required time                                                                                                                           14.938
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           14.938
data arrival time                                                                                                                           -67.153
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -52.215


#Path 26
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2973)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     16.640    16.640
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    18.342
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    20.937
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    22.490
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.102    25.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    26.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 2.609    29.196
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.822    35.014
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.913    40.923
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    41.919
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.588    46.507
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    47.502
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.826    50.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    51.634
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.943    55.577
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    56.828
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.521    60.349
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    61.344
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                       4.354    65.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                        1.305    67.004
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                                                        0.000    67.004
data arrival time                                                                                                                            67.004

clock $auto$clkbufmap.cc:247:execute$2973 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                                                      14.683    14.683
clock uncertainty                                                                                                                   0.000    14.683
cell setup time                                                                                                                     0.105    14.789
data required time                                                                                                                           14.789
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           14.789
data arrival time                                                                                                                           -67.004
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -52.215


#Path 27
Startpoint: currentstate_dff_Q_2.QZ[0] (Q_FRAG clocked by clock)
Endpoint  : out:y.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock (rise edge)                                                       0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                                          3.696     3.696
currentstate_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     5.398
y_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               4.635    10.033
y_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.406    11.439
$iopadmap$sequencedetector.y.O_DAT[0] (BIDIR_CELL)                            5.813    17.251
$iopadmap$sequencedetector.y.O_PAD_$out[0] (BIDIR_CELL)                       9.809    27.060
out:y.outpad[0] (.output)                                                     0.000    27.060
data arrival time                                                                      27.060

clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                     -27.060
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -27.060


#Path 28
Startpoint: c_dff_Q.QZ[0] (Q_FRAG clocked by clock)
Endpoint  : out:c.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock (rise edge)                                                       0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
c_dff_Q.QCK[0] (Q_FRAG)                                                       5.893     5.893
c_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     7.594
$iopadmap$sequencedetector.c.O_DAT[0] (BIDIR_CELL)                            6.528    14.122
$iopadmap$sequencedetector.c.O_PAD_$out[0] (BIDIR_CELL)                       9.809    23.931
out:c.outpad[0] (.output)                                                     0.000    23.931
data arrival time                                                                      23.931

clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                     -23.931
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -23.931


#Path 29
Startpoint: a_dff_Q.QZ[0] (Q_FRAG clocked by clock)
Endpoint  : out:a.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock (rise edge)                                                       0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
a_dff_Q.QCK[0] (Q_FRAG)                                                       4.002     4.002
a_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     5.703
$iopadmap$sequencedetector.a.O_DAT[0] (BIDIR_CELL)                            7.249    12.952
$iopadmap$sequencedetector.a.O_PAD_$out[0] (BIDIR_CELL)                       9.809    22.761
out:a.outpad[0] (.output)                                                     0.000    22.761
data arrival time                                                                      22.761

clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                     -22.761
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -22.761


#Path 30
Startpoint: f_dff_Q.QZ[0] (Q_FRAG clocked by clock)
Endpoint  : out:f.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock (rise edge)                                                       0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
f_dff_Q.QCK[0] (Q_FRAG)                                                       4.812     4.812
f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     6.514
$iopadmap$sequencedetector.f.O_DAT[0] (BIDIR_CELL)                            5.881    12.395
$iopadmap$sequencedetector.f.O_PAD_$out[0] (BIDIR_CELL)                       9.809    22.204
out:f.outpad[0] (.output)                                                     0.000    22.204
data arrival time                                                                      22.204

clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                     -22.204
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -22.204


#Path 31
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : currentstate_dff_Q_1.QD[0] (Q_FRAG clocked by clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
x_LUT2_I0_1.t_frag.XSL[0] (T_FRAG)                                            3.910    14.868
x_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                                             1.462    16.330
g_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                             2.626    18.956
g_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.519    20.475
c_dff_Q_D_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                      3.315    23.790
c_dff_Q_D_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                       1.462    25.252
currentstate_dff_Q_1.QD[0] (Q_FRAG)                                           0.000    25.252
data arrival time                                                                      25.252

clock clock (rise edge)                                                       0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
currentstate_dff_Q_1.QCK[0] (Q_FRAG)                                          3.697     3.697
clock uncertainty                                                             0.000     3.697
cell setup time                                                               0.105     3.802
data required time                                                                      3.802
---------------------------------------------------------------------------------------------
data required time                                                                      3.802
data arrival time                                                                     -25.252
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -21.450


#Path 32
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : currentstate_dff_Q_2.QD[0] (Q_FRAG clocked by clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
x_LUT2_I0_1.t_frag.XSL[0] (T_FRAG)                                            3.910    14.868
x_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                                             1.462    16.330
x_LUT3_I2_O_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.256    19.586
x_LUT3_I2_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    20.992
currentstate_dff_Q_2.QD[0] (Q_FRAG)                                           4.084    25.075
data arrival time                                                                      25.075

clock clock (rise edge)                                                       0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                                          3.696     3.696
clock uncertainty                                                             0.000     3.696
cell setup time                                                               0.105     3.802
data required time                                                                      3.802
---------------------------------------------------------------------------------------------
data required time                                                                      3.802
data arrival time                                                                     -25.075
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -21.274


#Path 33
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : g_dff_Q.QD[0] (Q_FRAG clocked by clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
x_LUT2_I0_1.t_frag.XSL[0] (T_FRAG)                                            3.910    14.868
x_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                                             1.462    16.330
g_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                             2.626    18.956
g_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.519    20.475
g_dff_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                       2.330    22.806
g_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.605    24.411
g_dff_Q.QD[0] (Q_FRAG)                                                        0.000    24.411
data arrival time                                                                      24.411

clock clock (rise edge)                                                       0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
g_dff_Q.QCK[0] (Q_FRAG)                                                       3.392     3.392
clock uncertainty                                                             0.000     3.392
cell setup time                                                               0.105     3.497
data required time                                                                      3.497
---------------------------------------------------------------------------------------------
data required time                                                                      3.497
data arrival time                                                                     -24.411
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -20.914


#Path 34
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : e_dff_Q.QD[0] (Q_FRAG clocked by clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
x_LUT2_I0_1.t_frag.XSL[0] (T_FRAG)                                            3.910    14.868
x_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                                             1.462    16.330
g_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                             2.626    18.956
g_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.519    20.475
e_dff_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                       3.494    23.969
e_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.305    25.275
e_dff_Q.QD[0] (Q_FRAG)                                                        0.000    25.275
data arrival time                                                                      25.275

clock clock (rise edge)                                                       0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
e_dff_Q.QCK[0] (Q_FRAG)                                                       4.326     4.326
clock uncertainty                                                             0.000     4.326
cell setup time                                                               0.105     4.432
data required time                                                                      4.432
---------------------------------------------------------------------------------------------
data required time                                                                      4.432
data arrival time                                                                     -25.275
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -20.843


#Path 35
Startpoint: g_dff_Q.QZ[0] (Q_FRAG clocked by clock)
Endpoint  : out:g.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock (rise edge)                                                       0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
g_dff_Q.QCK[0] (Q_FRAG)                                                       3.392     3.392
g_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     5.093
$iopadmap$sequencedetector.g.O_DAT[0] (BIDIR_CELL)                            5.754    10.847
$iopadmap$sequencedetector.g.O_PAD_$out[0] (BIDIR_CELL)                       9.809    20.656
out:g.outpad[0] (.output)                                                     0.000    20.656
data arrival time                                                                      20.656

clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                     -20.656
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -20.656


#Path 36
Startpoint: a_dff_Q.QZ[0] (Q_FRAG clocked by clock)
Endpoint  : out:d.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock (rise edge)                                                       0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
a_dff_Q.QCK[0] (Q_FRAG)                                                       4.002     4.002
a_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     5.703
$iopadmap$sequencedetector.d.O_DAT[0] (BIDIR_CELL)                            4.978    10.681
$iopadmap$sequencedetector.d.O_PAD_$out[0] (BIDIR_CELL)                       9.809    20.490
out:d.outpad[0] (.output)                                                     0.000    20.490
data arrival time                                                                      20.490

clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                     -20.490
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -20.490


#Path 37
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : f_dff_Q.QD[0] (Q_FRAG clocked by clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
x_LUT2_I0_1.t_frag.XSL[0] (T_FRAG)                                            3.910    14.868
x_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                                             1.462    16.330
x_LUT3_I2_O_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.256    19.586
x_LUT3_I2_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    20.992
f_dff_Q_D_LUT3_O.t_frag.XA1[0] (T_FRAG)                                       2.383    23.375
f_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.549    24.924
f_dff_Q.QD[0] (Q_FRAG)                                                        0.000    24.924
data arrival time                                                                      24.924

clock clock (rise edge)                                                       0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
f_dff_Q.QCK[0] (Q_FRAG)                                                       4.812     4.812
clock uncertainty                                                             0.000     4.812
cell setup time                                                               0.105     4.918
data required time                                                                      4.918
---------------------------------------------------------------------------------------------
data required time                                                                      4.918
data arrival time                                                                     -24.924
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -20.007


#Path 38
Startpoint: e_dff_Q.QZ[0] (Q_FRAG clocked by clock)
Endpoint  : out:e.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock (rise edge)                                                       0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
e_dff_Q.QCK[0] (Q_FRAG)                                                       4.326     4.326
e_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     6.028
$iopadmap$sequencedetector.e.O_DAT[0] (BIDIR_CELL)                            4.042    10.070
$iopadmap$sequencedetector.e.O_PAD_$out[0] (BIDIR_CELL)                       9.809    19.879
out:e.outpad[0] (.output)                                                     0.000    19.879
data arrival time                                                                      19.879

clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                     -19.879
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -19.879


#Path 39
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : a_dff_Q.QD[0] (Q_FRAG clocked by clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
x_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                              3.856    14.814
x_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                               1.406    16.220
a_dff_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                       3.237    19.457
a_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.406    20.863
a_dff_Q.QD[0] (Q_FRAG)                                                        3.056    23.919
data arrival time                                                                      23.919

clock clock (rise edge)                                                       0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
a_dff_Q.QCK[0] (Q_FRAG)                                                       4.002     4.002
clock uncertainty                                                             0.000     4.002
cell setup time                                                               0.105     4.107
data required time                                                                      4.107
---------------------------------------------------------------------------------------------
data required time                                                                      4.107
data arrival time                                                                     -23.919
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -19.812


#Path 40
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : c_dff_Q.QD[0] (Q_FRAG clocked by clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
c_dff_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                       5.937    16.895
c_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.406    18.301
c_dff_Q.QD[0] (Q_FRAG)                                                        5.316    23.618
data arrival time                                                                      23.618

clock clock (rise edge)                                                       0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
c_dff_Q.QCK[0] (Q_FRAG)                                                       5.893     5.893
clock uncertainty                                                             0.000     5.893
cell setup time                                                               0.105     5.998
data required time                                                                      5.998
---------------------------------------------------------------------------------------------
data required time                                                                      5.998
data arrival time                                                                     -23.618
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -17.620


#Path 41
Startpoint: currentstate_dff_Q_2.QZ[0] (Q_FRAG clocked by clock)
Endpoint  : currentstate_dff_Q_1.QD[0] (Q_FRAG clocked by clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock (rise edge)                                                 0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                                    3.696     3.696
currentstate_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                   1.701     5.398
c_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       5.797    11.195
c_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462    12.657
c_dff_Q_D_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.120    15.776
c_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    17.310
c_dff_Q_D_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                2.400    19.710
c_dff_Q_D_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                 1.305    21.015
currentstate_dff_Q_1.QD[0] (Q_FRAG)                                     0.000    21.015
data arrival time                                                                21.015

clock clock (rise edge)                                                 0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
currentstate_dff_Q_1.QCK[0] (Q_FRAG)                                    3.697     3.697
clock uncertainty                                                       0.000     3.697
cell setup time                                                         0.105     3.802
data required time                                                                3.802
---------------------------------------------------------------------------------------
data required time                                                                3.802
data arrival time                                                               -21.015
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.213


#Path 42
Startpoint: currentstate_dff_Q_2.QZ[0] (Q_FRAG clocked by clock)
Endpoint  : e_dff_Q.QD[0] (Q_FRAG clocked by clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock (rise edge)                                                 0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                                    3.696     3.696
currentstate_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                   1.701     5.398
c_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       5.797    11.195
c_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462    12.657
a_dff_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.212    15.869
a_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    17.120
e_dff_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 2.611    19.732
e_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    21.194
e_dff_Q.QD[0] (Q_FRAG)                                                  0.000    21.194
data arrival time                                                                21.194

clock clock (rise edge)                                                 0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
e_dff_Q.QCK[0] (Q_FRAG)                                                 4.326     4.326
clock uncertainty                                                       0.000     4.326
cell setup time                                                         0.105     4.432
data required time                                                                4.432
---------------------------------------------------------------------------------------
data required time                                                                4.432
data arrival time                                                               -21.194
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -16.762


#Path 43
Startpoint: currentstate_dff_Q_2.QZ[0] (Q_FRAG clocked by clock)
Endpoint  : c_dff_Q.QD[0] (Q_FRAG clocked by clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock (rise edge)                                                 0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                                    3.696     3.696
currentstate_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                   1.701     5.398
c_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       5.797    11.195
c_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462    12.657
c_dff_Q_D_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.120    15.776
c_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    17.310
c_dff_Q.QD[0] (Q_FRAG)                                                  5.316    22.626
data arrival time                                                                22.626

clock clock (rise edge)                                                 0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
c_dff_Q.QCK[0] (Q_FRAG)                                                 5.893     5.893
clock uncertainty                                                       0.000     5.893
cell setup time                                                         0.105     5.998
data required time                                                                5.998
---------------------------------------------------------------------------------------
data required time                                                                5.998
data arrival time                                                               -22.626
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -16.628


#Path 44
Startpoint: currentstate_dff_Q_2.QZ[0] (Q_FRAG clocked by clock)
Endpoint  : a_dff_Q.QD[0] (Q_FRAG clocked by clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock (rise edge)                                                 0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                                    3.696     3.696
currentstate_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                   1.701     5.398
c_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       5.797    11.195
c_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462    12.657
a_dff_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.212    15.869
a_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    17.120
a_dff_Q.QD[0] (Q_FRAG)                                                  3.056    20.177
data arrival time                                                                20.177

clock clock (rise edge)                                                 0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
a_dff_Q.QCK[0] (Q_FRAG)                                                 4.002     4.002
clock uncertainty                                                       0.000     4.002
cell setup time                                                         0.105     4.107
data required time                                                                4.107
---------------------------------------------------------------------------------------
data required time                                                                4.107
data arrival time                                                               -20.177
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -16.070


#Path 45
Startpoint: currentstate_dff_Q.QZ[0] (Q_FRAG clocked by clock)
Endpoint  : currentstate_dff_Q_2.QD[0] (Q_FRAG clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                      0.000     0.000
currentstate_dff_Q.QCK[0] (Q_FRAG)                               2.743     2.743
currentstate_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]              1.701     4.444
x_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                 5.172     9.616
x_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                  1.251    10.867
x_LUT3_I2_O_LUT3_O.t_frag.XA1[0] (T_FRAG)                        3.072    13.939
x_LUT3_I2_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.533    15.472
currentstate_dff_Q_2.QD[0] (Q_FRAG)                              4.084    19.556
data arrival time                                                         19.556

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                      0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                             3.696     3.696
clock uncertainty                                                0.000     3.696
cell setup time                                                  0.105     3.802
data required time                                                         3.802
--------------------------------------------------------------------------------
data required time                                                         3.802
data arrival time                                                        -19.556
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.754


#Path 46
Startpoint: currentstate_dff_Q_2.QZ[0] (Q_FRAG clocked by clock)
Endpoint  : g_dff_Q.QD[0] (Q_FRAG clocked by clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock (rise edge)                                                 0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                                    3.696     3.696
currentstate_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                   1.701     5.398
x_LUT2_I0_1.t_frag.XAB[0] (T_FRAG)                                      3.921     9.318
x_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                                       1.305    10.624
g_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.626    13.250
g_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.519    14.769
g_dff_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                 2.330    17.100
g_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.605    18.705
g_dff_Q.QD[0] (Q_FRAG)                                                  0.000    18.705
data arrival time                                                                18.705

clock clock (rise edge)                                                 0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
g_dff_Q.QCK[0] (Q_FRAG)                                                 3.392     3.392
clock uncertainty                                                       0.000     3.392
cell setup time                                                         0.105     3.497
data required time                                                                3.497
---------------------------------------------------------------------------------------
data required time                                                                3.497
data arrival time                                                               -18.705
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -15.208


#Path 47
Startpoint: currentstate_dff_Q_2.QZ[0] (Q_FRAG clocked by clock)
Endpoint  : f_dff_Q.QD[0] (Q_FRAG clocked by clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock (rise edge)                                                 0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                                    3.696     3.696
currentstate_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                   1.701     5.398
c_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       5.797    11.195
c_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462    12.657
f_dff_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 5.893    18.550
f_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.462    20.012
f_dff_Q.QD[0] (Q_FRAG)                                                  0.000    20.012
data arrival time                                                                20.012

clock clock (rise edge)                                                 0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
f_dff_Q.QCK[0] (Q_FRAG)                                                 4.812     4.812
clock uncertainty                                                       0.000     4.812
cell setup time                                                         0.105     4.918
data required time                                                                4.918
---------------------------------------------------------------------------------------
data required time                                                                4.918
data arrival time                                                               -20.012
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -15.094


#Path 48
Startpoint: currentstate_dff_Q_2.QZ[0] (Q_FRAG clocked by clock)
Endpoint  : currentstate_dff_Q.QD[0] (Q_FRAG clocked by clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock (rise edge)                                                 0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                                    3.696     3.696
currentstate_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                   1.701     5.398
c_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       5.797    11.195
c_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462    12.657
x_LUT3_I2.t_frag.XA2[0] (T_FRAG)                                        3.627    16.283
x_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                         1.605    17.889
currentstate_dff_Q.QD[0] (Q_FRAG)                                       0.000    17.889
data arrival time                                                                17.889

clock clock (rise edge)                                                 0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
currentstate_dff_Q.QCK[0] (Q_FRAG)                                      2.743     2.743
clock uncertainty                                                       0.000     2.743
cell setup time                                                         0.105     2.848
data required time                                                                2.848
---------------------------------------------------------------------------------------
data required time                                                                2.848
data arrival time                                                               -17.889
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -15.041


#Path 49
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : currentstate_dff_Q.QD[0] (Q_FRAG clocked by clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
x_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                              4.903    15.861
x_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                               1.305    17.166
currentstate_dff_Q.QD[0] (Q_FRAG)                                             0.000    17.166
data arrival time                                                                      17.166

clock clock (rise edge)                                                       0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
currentstate_dff_Q.QCK[0] (Q_FRAG)                                            2.743     2.743
clock uncertainty                                                             0.000     2.743
cell setup time                                                               0.105     2.848
data required time                                                                      2.848
---------------------------------------------------------------------------------------------
data required time                                                                      2.848
data arrival time                                                                     -17.166
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -14.318


#End of timing report
