/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [10:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [23:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = celloutsig_0_6z[3] ^ _00_;
  assign celloutsig_1_2z = in_data[147:124] + { celloutsig_1_1z[2:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  reg [2:0] _05_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 3'h0;
    else _05_ <= { in_data[58:57], celloutsig_0_7z };
  assign { _00_, _01_[1:0] } = _05_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 11'h000;
    else _02_ <= { _00_, _01_[1:0], _00_, _01_[1:0], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_6z[8:2], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z, _00_, _01_[1:0], celloutsig_0_1z } == in_data[54:39];
  assign celloutsig_1_4z = celloutsig_1_2z[15:2] == { celloutsig_1_2z[22:11], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_2z[9:7], celloutsig_1_7z } == { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[64:62] === in_data[91:89];
  assign celloutsig_0_3z = { in_data[53:49], celloutsig_0_0z } <= in_data[88:83];
  assign celloutsig_1_3z = { in_data[182:170], celloutsig_1_1z } <= { celloutsig_1_2z[17:12], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[89:83] <= { in_data[80:76], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_4z = in_data[54:32] && { in_data[52:31], celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z } && { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_8z } && celloutsig_1_1z[3:0];
  assign celloutsig_0_13z = { _02_[10:6], celloutsig_0_5z } < _02_[6:1];
  assign celloutsig_1_6z = in_data[128:114] < { celloutsig_1_2z[19:11], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_7z = { celloutsig_1_2z[8:3], celloutsig_1_4z } < { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } < { celloutsig_1_1z[3:0], celloutsig_1_1z };
  assign celloutsig_1_15z = in_data[131:120] < { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_13z };
  assign celloutsig_1_18z = { in_data[135:133], celloutsig_1_13z, celloutsig_1_6z } < { celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_15z };
  assign celloutsig_1_19z = - { celloutsig_1_2z[14:5], celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[22:12] !== in_data[13:3];
  assign celloutsig_1_5z = { celloutsig_1_2z[22:7], celloutsig_1_3z } !== { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_13z = { in_data[149:146], celloutsig_1_8z, celloutsig_1_7z } !== { celloutsig_1_1z[3:1], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_0_5z = & { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, in_data[33:20], celloutsig_0_0z };
  assign celloutsig_1_0z = & in_data[124:117];
  assign celloutsig_1_10z = & { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, in_data[172:168] };
  assign celloutsig_0_6z = { in_data[85:81], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z } - in_data[73:65];
  assign celloutsig_1_1z = { in_data[181:178], celloutsig_1_0z } - in_data[128:124];
  assign _01_[2] = _00_;
  assign { out_data[128], out_data[110:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
