set NETLIST_CACHE(ALU_UNIT,cells) {{schematic pnzcell} {schematic cell32trans} {schematic ALU}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(ALU_UNIT,version) MMI_SUE4.4.0
set NETLIST_CACHE(ALU_UNIT) {{module ALU_UNIT (ALU_OP, ALU_OVERFLOW, ALU_RESULT, LATCH_WE, N_OUT, } {		PNZ_WE, P_OUT, R1, R2, Z_OUT);} {	input		LATCH_WE;} {	input		PNZ_WE;} {	input	[2:0]	ALU_OP;} {	input	[31:0]	R1;} {	input	[31:0]	R2;} {	output		ALU_OVERFLOW;} {	output		N_OUT;} {	output		P_OUT;} {	output		Z_OUT;} {	output	[31:0]	ALU_RESULT;} { } {	wire	[31:0]	net_1;} {	wire	[31:0]	net_2;} { } {	pnzcell pnzcell(.zout(Z_OUT), .nout(N_OUT), .pout(P_OUT), } {		.alu(ALU_RESULT[31:0]), .w(PNZ_WE));} {	ALU ALU(.a(net_1[31:0]), .b(net_2[31:0]), .s(ALU_OP[2:0]), } {		.ALU_Result(ALU_RESULT[31:0]), .overflow(ALU_OVERFLOW));} {	cell32trans cell32trans(.out(net_1[31:0]), .in(R1[31:0]), } {		.w(LATCH_WE));} {	cell32trans cell32trans_1(.out(net_2[31:0]), .in(R2[31:0]), } {		.w(LATCH_WE));} {} {endmodule		// ALU_UNIT} {}}
set NETLIST_CACHE(ALU_UNIT,names) {{300 -350 {0 R2[31:0]}} {300 -450 {0 R1[31:0]}} {190 -410 {1 LATCH_WE}} {1110 -400 {0 PNZ_WE} {2 PNZ_WE}} {830 -220 {0 ALU_OVERFLOW} {2 ALU_OVERFLOW}} {890 -610 {1 ALU_RESULT[31:0]}} {540 -250 {0 net_2[31:0]}} {400 -330 {0 cell32trans_1}} {400 -430 {0 cell32trans}} {690 -220 {0 ALU}} {1110 -440 {0 ALU_RESULT[31:0]}} {1310 -420 {0 N_OUT} {2 N_OUT}} {540 -200 {0 ALU_OP[2:0]} {2 ALU_OP[2:0]}} {830 -260 {0 ALU_RESULT[31:0]}} {500 -340 {0 net_2[31:0]}} {540 -290 {0 net_1[31:0]}} {500 -440 {0 net_1[31:0]}} {300 -310 {0 LATCH_WE}} {1310 -460 {0 P_OUT} {2 P_OUT}} {1210 -400 {0 pnzcell}} {300 -410 {0 LATCH_WE}} {1310 -380 {0 Z_OUT} {2 Z_OUT}} {-40 -350 {1 R2[31:0]}} {-40 -450 {1 R1[31:0]}}}
set NETLIST_CACHE(ALU_UNIT,wires) {{500 -340 520 -340 net_2[31:0]} {500 -440 530 -440 net_1[31:0]} {960 -440 1110 -440 ALU_RESULT[31:0]} {240 -310 300 -310 LATCH_WE} {240 -410 240 -310 LATCH_WE} {190 -410 240 -410 LATCH_WE} {240 -410 300 -410 LATCH_WE} {960 -440 960 -260 ALU_RESULT[31:0]} {520 -250 540 -250 net_2[31:0]} {520 -340 520 -250 net_2[31:0]} {530 -290 540 -290 net_1[31:0]} {530 -440 530 -290 net_1[31:0]} {-40 -450 300 -450 R1[31:0]} {-40 -350 300 -350 R2[31:0]} {830 -260 890 -260 ALU_RESULT[31:0]} {890 -260 960 -260 ALU_RESULT[31:0]} {890 -610 890 -260 ALU_RESULT[31:0]}}
