`include"define.v"
module top_test(
	input clk,
	input rst
);

	wire[`InstAddrBus]	inst_addr;
	wire[`InstBus]			inst;
	wire						rom_ce;
	
	cpu_try 	cpu_try0(
	.clk(clk),	.rst(rst),
	.rom_addr_o(inst_addr),	.rom_data_i(inst),
	.rom_ce_o(rom_ce)
	);
	inst_rom	inst_rom0(
	.ce(rom_ce),	.addr(inst_addr),	.inst(inst)
	);
endmodule 