#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 19 23:24:11 2020
# Process ID: 13504
# Current directory: /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs
# Command line: vivado
# Log file: /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/vivado.log
# Journal file: /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/div_test.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 6 blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.ip_user_files/sim_scripts -ip_user_files_dir /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.ip_user_files -ipstatic_source_dir /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.cache/compile_simlib/modelsim} {questa=/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.cache/compile_simlib/questa} {ies=/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.cache/compile_simlib/ies} {xcelium=/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.cache/compile_simlib/xcelium} {vcs=/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.cache/compile_simlib/vcs} {riviera=/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
