// Seed: 1700306033
module module_0;
  always @(1 or id_1[1] == 1) $display;
  logic [7:0] id_4;
  assign id_4[1] = 1;
endmodule
module module_1 ();
  assign id_1 = id_1;
  wire id_2;
  wire id_3 = id_3;
  module_0();
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_0 (
    output tri1 id_0,
    input wor id_1,
    input tri id_2,
    output wire id_3,
    input uwire id_4,
    output uwire sample,
    input tri id_6,
    input logic id_7,
    output wire id_8,
    input wire id_9,
    input tri1 id_10,
    input supply1 id_11,
    input wire id_12,
    input tri1 id_13,
    input tri0 id_14,
    output wor id_15,
    output wire module_2,
    input tri id_17,
    output tri0 id_18,
    input tri1 id_19,
    output logic id_20,
    output tri0 id_21
);
  wire id_23;
  wire id_24;
  wor  id_25 = (1'h0);
  always id_20 = @(id_7) 1;
  module_0();
endmodule
