$date
    Mar  3, 2015  21:21:23
$end
$version
    TOOL:	ncsim	14.10-p001
$end
$timescale
    1 ns
$end

$scope module t_tr_latch $end
$var wire      1 !    q_out  $end
$var reg       1 "    enable  $end
$var reg       1 #    data  $end

$scope module M0 $end
$var reg       1 $    q_out  $end
$var wire      1 %    enable  $end
$var wire      1 &    data  $end
$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
x!
x"
x#
x$
x%
x&
$end
#3
0#
0&
#7
1#
1&
#9
0#
0&
#10
0"
0%
#11
1#
1&
#13
0#
0&
#15
1#
1&
#17
0#
0&
#19
1#
1&
#20
1"
1%
1$
1!
#21
0#
0&
0$
0!
#23
1#
1&
1$
1!
#25
0#
0&
0$
0!
#27
1#
1&
1$
1!
#29
0#
0&
0$
0!
#31
1#
1&
1$
1!
#33
0#
0&
0$
0!
#35
1#
1&
1$
1!
#37
0#
0&
0$
0!
#39
1#
1&
1$
1!
#40
0"
0%
#41
0#
0&
#43
1#
1&
#45
0#
0&
#47
1#
1&
#49
0#
0&
#51
1#
1&
#53
0#
0&
#55
1#
1&
#57
0#
0&
#59
1#
1&
#61
0#
0&
#63
1#
1&
#65
0#
0&
#67
1#
1&
#69
0#
0&
#71
1#
1&
#73
0#
0&
#75
1#
1&
#77
0#
0&
#79
1#
1&
#81
0#
0&
#83
1#
1&
#85
0#
0&
#87
1#
1&
#89
0#
0&
#91
1#
1&
#93
0#
0&
#95
1#
1&
#97
0#
0&
#99
1#
1&
#100
