#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55c1a28f5490 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55c1a289ad70 .scope module, "matrix_compiler_tb" "matrix_compiler_tb" 3 4;
 .timescale -9 -12;
v0x55c1a2919720_0 .var "clk", 0 0;
v0x55c1a29197e0_0 .var "col_addr", 4 0;
v0x55c1a29198d0_0 .net "dibit", 1 0, v0x55c1a2918860_0;  1 drivers
v0x55c1a29199d0_0 .var "matrix_element", 7 0;
v0x55c1a2919aa0_0 .var "row_addr", 4 0;
v0x55c1a2919b40_0 .var "rst", 0 0;
v0x55c1a2919c10_0 .var "valid_data_in", 0 0;
v0x55c1a2919ce0_0 .net "valid_data_out", 0 0, v0x55c1a2919440_0;  1 drivers
S_0x55c1a289af00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 50, 3 50 0, S_0x55c1a289ad70;
 .timescale -9 -12;
v0x55c1a28dab60_0 .var/2s "i", 31 0;
S_0x55c1a28ea010 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 52, 3 52 0, S_0x55c1a289af00;
 .timescale -9 -12;
v0x55c1a28de110_0 .var/2s "j", 31 0;
S_0x55c1a2916550 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 92, 3 92 0, S_0x55c1a289ad70;
 .timescale -9 -12;
v0x55c1a28d07b0_0 .var/2s "i", 31 0;
S_0x55c1a2916790 .scope module, "uut" "matrix_compiler" 3 17, 4 4 0, S_0x55c1a289ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "inter_refclk";
    .port_info 1 /INPUT 1 "eth_refclk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "valid_data_in";
    .port_info 4 /INPUT 5 "row_addr";
    .port_info 5 /INPUT 5 "col_addr";
    .port_info 6 /INPUT 8 "matrix_element";
    .port_info 7 /OUTPUT 2 "dibit";
    .port_info 8 /OUTPUT 1 "valid_data_out";
P_0x55c1a289bc70 .param/l "MAX_ELEMENT_SIZE" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x55c1a289bcb0 .param/l "MAX_SIZE_A" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x55c1a289bcf0 .param/l "MAX_SIZE_B" 0 4 6, +C4<00000000000000000000000000100000>;
v0x55c1a2918420_0 .var "addra", 9 0;
v0x55c1a2918530_0 .var "addrb", 9 0;
v0x55c1a2918600_0 .var "bram_rst", 0 0;
v0x55c1a2918700_0 .var "bram_tracker", 1023 0;
v0x55c1a29187a0_0 .net "col_addr", 4 0, v0x55c1a29197e0_0;  1 drivers
v0x55c1a2918860_0 .var "dibit", 1 0;
v0x55c1a2918940_0 .var "dina", 7 0;
v0x55c1a2918a00_0 .net "doutb", 7 0, L_0x55c1a28d0650;  1 drivers
v0x55c1a2918ad0_0 .var "downtime", 0 0;
v0x55c1a2918b70_0 .var "element_counter", 1 0;
v0x55c1a2918c50_0 .var "enb", 0 0;
v0x55c1a2918d20_0 .net "eth_refclk", 0 0, v0x55c1a2919720_0;  1 drivers
v0x55c1a2918dc0_0 .net "inter_refclk", 0 0, v0x55c1a2919720_0;  alias, 1 drivers
v0x55c1a2918e60_0 .var "loading", 0 0;
v0x55c1a2918f00_0 .net "matrix_element", 7 0, v0x55c1a29199d0_0;  1 drivers
v0x55c1a2918fe0_0 .var "old", 0 0;
v0x55c1a29190a0_0 .var "regceb", 0 0;
v0x55c1a2919140_0 .net "row_addr", 4 0, v0x55c1a2919aa0_0;  1 drivers
v0x55c1a2919200_0 .net "rst", 0 0, v0x55c1a2919b40_0;  1 drivers
v0x55c1a29192c0_0 .var "transmit", 0 0;
v0x55c1a2919380_0 .net "valid_data_in", 0 0, v0x55c1a2919c10_0;  1 drivers
v0x55c1a2919440_0 .var "valid_data_out", 0 0;
v0x55c1a2919500_0 .var "wea", 0 0;
E_0x55c1a28deef0 .event edge, v0x55c1a2918b70_0, v0x55c1a2917dc0_0, v0x55c1a2919200_0, v0x55c1a2918fe0_0;
S_0x55c1a2916bc0 .scope module, "matrix_output" "xilinx_simple_dual_port_2_clock_ram" 4 126, 5 7 0, S_0x55c1a2916790;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 1 "clka";
    .port_info 4 /INPUT 1 "clkb";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "enb";
    .port_info 7 /INPUT 1 "rstb";
    .port_info 8 /INPUT 1 "regceb";
    .port_info 9 /OUTPUT 8 "doutb";
P_0x55c1a28c09e0 .param/str "INIT_FILE" 0 5 11, "\000";
P_0x55c1a28c0a20 .param/l "RAM_DEPTH" 0 5 9, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0x55c1a28c0a60 .param/str "RAM_PERFORMANCE" 0 5 10, "HIGH_PERFORMANCE";
P_0x55c1a28c0aa0 .param/l "RAM_WIDTH" 0 5 8, +C4<00000000000000000000000000001000>;
v0x55c1a29178a0 .array "BRAM", 0 1023, 7 0;
v0x55c1a2917980_0 .net "addra", 9 0, v0x55c1a2918420_0;  1 drivers
v0x55c1a2917a60_0 .net "addrb", 9 0, v0x55c1a2918530_0;  1 drivers
v0x55c1a2917b50_0 .net "clka", 0 0, v0x55c1a2919720_0;  alias, 1 drivers
v0x55c1a2917c10_0 .net "clkb", 0 0, v0x55c1a2919720_0;  alias, 1 drivers
v0x55c1a2917d00_0 .net "dina", 7 0, v0x55c1a2918940_0;  1 drivers
v0x55c1a2917dc0_0 .net "doutb", 7 0, L_0x55c1a28d0650;  alias, 1 drivers
v0x55c1a2917ea0_0 .net "enb", 0 0, v0x55c1a2918c50_0;  1 drivers
v0x55c1a2917f60_0 .var "ram_data", 7 0;
v0x55c1a2918040_0 .net "regceb", 0 0, v0x55c1a29190a0_0;  1 drivers
v0x55c1a2918100_0 .net "rstb", 0 0, v0x55c1a2918600_0;  1 drivers
v0x55c1a29181c0_0 .net "wea", 0 0, v0x55c1a2919500_0;  1 drivers
S_0x55c1a2917090 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x55c1a2916bc0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x55c1a2917090
v0x55c1a28cb810_0 .var/i "depth", 31 0;
TD_matrix_compiler_tb.uut.matrix_output.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x55c1a28cb810_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x55c1a28cb810_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55c1a28cb810_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x55c1a2917330 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 30, 5 30 0, S_0x55c1a2916bc0;
 .timescale -9 -12;
v0x55c1a28cbcc0_0 .var/i "ram_index", 31 0;
S_0x55c1a2917570 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x55c1a2916bc0;
 .timescale -9 -12;
L_0x55c1a28d0650 .functor BUFZ 8, v0x55c1a29177a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55c1a29177a0_0 .var "doutb_reg", 7 0;
E_0x55c1a28db520 .event posedge, v0x55c1a2917b50_0;
    .scope S_0x55c1a2917330;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c1a28cbcc0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55c1a28cbcc0_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55c1a28cbcc0_0;
    %store/vec4a v0x55c1a29178a0, 4, 0;
    %load/vec4 v0x55c1a28cbcc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c1a28cbcc0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x55c1a2917570;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c1a29177a0_0, 0, 8;
    %end;
    .thread T_2, $init;
    .scope S_0x55c1a2917570;
T_3 ;
    %wait E_0x55c1a28db520;
    %load/vec4 v0x55c1a2918100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c1a29177a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c1a2918040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55c1a2917f60_0;
    %assign/vec4 v0x55c1a29177a0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c1a2916bc0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c1a2917f60_0, 0, 8;
    %end;
    .thread T_4, $init;
    .scope S_0x55c1a2916bc0;
T_5 ;
    %wait E_0x55c1a28db520;
    %load/vec4 v0x55c1a29181c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55c1a2917d00_0;
    %load/vec4 v0x55c1a2917980_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c1a29178a0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c1a2916bc0;
T_6 ;
    %wait E_0x55c1a28db520;
    %load/vec4 v0x55c1a2917ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55c1a2917a60_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55c1a29178a0, 4;
    %assign/vec4 v0x55c1a2917f60_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c1a2916790;
T_7 ;
Ewait_0 .event/or E_0x55c1a28deef0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55c1a2918a00_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55c1a2918b70_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %sub;
    %pad/u 34;
    %subi 1, 0, 34;
    %part/s 2;
    %store/vec4 v0x55c1a2918860_0, 0, 2;
    %load/vec4 v0x55c1a2919200_0;
    %load/vec4 v0x55c1a2918fe0_0;
    %or;
    %store/vec4 v0x55c1a2918600_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c1a2916790;
T_8 ;
    %wait E_0x55c1a28db520;
    %load/vec4 v0x55c1a2919200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c1a2918ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1a2918e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1a2919500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1a2918c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1a29190a0_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0x55c1a2918700_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c1a2918ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55c1a2919380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1a2918ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c1a2918e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c1a2919500_0, 0;
    %load/vec4 v0x55c1a2918f00_0;
    %assign/vec4 v0x55c1a2918940_0, 0;
    %load/vec4 v0x55c1a2919140_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x55c1a29187a0_0;
    %pad/u 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0x55c1a2918420_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55c1a2919140_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x55c1a29187a0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x55c1a2918700_0, 4, 5;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1a2919500_0, 0;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55c1a2918e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x55c1a2919380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c1a2919500_0, 0;
    %load/vec4 v0x55c1a2918f00_0;
    %assign/vec4 v0x55c1a2918940_0, 0;
    %load/vec4 v0x55c1a2919140_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x55c1a29187a0_0;
    %pad/u 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0x55c1a2918420_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55c1a2919140_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x55c1a29187a0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x55c1a2918700_0, 4, 5;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1a2919500_0, 0;
T_8.9 ;
    %load/vec4 v0x55c1a2918700_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1a2918e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c1a29192c0_0, 0;
T_8.10 ;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x55c1a29192c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1a2919500_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0x55c1a2918700_0, 0;
T_8.12 ;
T_8.7 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c1a2916790;
T_9 ;
    %wait E_0x55c1a28db520;
    %load/vec4 v0x55c1a2919200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1a2918c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1a29190a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c1a2918530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1a2918fe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55c1a2918b70_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55c1a29192c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c1a2918c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c1a29190a0_0, 0;
    %load/vec4 v0x55c1a2918b70_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.4, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %load/vec4 v0x55c1a2918b70_0;
    %addi 1, 0, 2;
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
    %assign/vec4 v0x55c1a2918b70_0, 0;
    %load/vec4 v0x55c1a2918b70_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x55c1a2918530_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55c1a2918530_0, 0;
T_9.6 ;
    %load/vec4 v0x55c1a2918530_0;
    %cmpi/e 1023, 0, 10;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c1a2918fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c1a2918ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1a29192c0_0, 0;
T_9.8 ;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1a2918c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1a29190a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c1a2918530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1a2918fe0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55c1a289ad70;
T_10 ;
    %delay 10000, 0;
    %load/vec4 v0x55c1a2919720_0;
    %nor/r;
    %store/vec4 v0x55c1a2919720_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55c1a289ad70;
T_11 ;
    %vpi_call/w 3 37 "$dumpfile", "matrix_compiler.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c1a289ad70 {0 0 0};
    %vpi_call/w 3 39 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1a2919720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1a2919b40_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1a2919b40_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1a2919b40_0, 0, 1;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %fork t_1, S_0x55c1a289af00;
    %jmp t_0;
    .scope S_0x55c1a289af00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c1a28dab60_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x55c1a28dab60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.1, 5;
    %fork t_3, S_0x55c1a28ea010;
    %jmp t_2;
    .scope S_0x55c1a28ea010;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c1a28de110_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x55c1a28de110_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1a2919c10_0, 0, 1;
    %load/vec4 v0x55c1a28dab60_0;
    %load/vec4 v0x55c1a28de110_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_11.4, 8;
    %pushi/vec4 170, 0, 8;
    %jmp/1 T_11.5, 8;
T_11.4 ; End of true expr.
    %pushi/vec4 240, 0, 8;
    %jmp/0 T_11.5, 8;
 ; End of false expr.
    %blend;
T_11.5;
    %store/vec4 v0x55c1a29199d0_0, 0, 8;
    %load/vec4 v0x55c1a28dab60_0;
    %pad/s 5;
    %store/vec4 v0x55c1a2919aa0_0, 0, 5;
    %load/vec4 v0x55c1a28de110_0;
    %pad/s 5;
    %store/vec4 v0x55c1a29197e0_0, 0, 5;
    %delay 20000, 0;
    %load/vec4 v0x55c1a28de110_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55c1a28de110_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %end;
    .scope S_0x55c1a289af00;
t_2 %join;
    %load/vec4 v0x55c1a28dab60_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55c1a28dab60_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .scope S_0x55c1a289ad70;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1a2919c10_0, 0, 1;
    %delay 20000, 0;
    %fork t_5, S_0x55c1a2916550;
    %jmp t_4;
    .scope S_0x55c1a2916550;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c1a28d07b0_0, 0, 32;
T_11.6 ;
    %load/vec4 v0x55c1a28d07b0_0;
    %cmpi/s 4104, 0, 32;
    %jmp/0xz T_11.7, 5;
    %delay 20000, 0;
    %load/vec4 v0x55c1a28d07b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55c1a28d07b0_0, 0, 32;
    %jmp T_11.6;
T_11.7 ;
    %end;
    .scope S_0x55c1a289ad70;
t_4 %join;
    %vpi_call/w 3 97 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 98 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/matrix_compiler_tb.sv";
    "src/matrix_compiler.sv";
    "src/xilinx_simple_dual_port_2_clock_ram.v";
