--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml wr_svec_tdc.twx wr_svec_tdc.ncd -o wr_svec_tdc.twr
wr_svec_tdc.pcf

Design file:              wr_svec_tdc.ncd
Physical constraint file: wr_svec_tdc.pcf
Device,package,speed:     xc6slx150t,fgg900,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_125m_gtp_n_i = PERIOD TIMEGRP "clk_125m_gtp_n_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_gtp_n_i = PERIOD TIMEGRP "clk_125m_gtp_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_CLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Location pin: GTPA1_DUAL_X1Y1.CLK11
  Clock network: clk_125m_gtp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_gtp_p_i = PERIOD TIMEGRP "clk_125m_gtp_p_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_gtp_p_i = PERIOD TIMEGRP "clk_125m_gtp_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_CLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Location pin: GTPA1_DUAL_X1Y1.CLK11
  Clock network: clk_125m_gtp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_pllref_n_i = PERIOD TIMEGRP 
"clk_125m_pllref_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.250ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_pllref_n_i = PERIOD TIMEGRP "clk_125m_pllref_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK20
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK21
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP 
"clk_125m_pllref_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9020 paths analyzed, 1709 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.250ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_3 (SLICE_X59Y99.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.871ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.243 - 0.259)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y110.AQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_en/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X60Y107.A6     net (fanout=7)        0.535   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X60Y107.A      Tilo                  0.203   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv1_INV_0
    SLICE_X59Y99.SR      net (fanout=22)       1.240   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
    SLICE_X59Y99.CLK     Tsrck                 0.446   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_3
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (1.096ns logic, 1.775ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2 (SLICE_X59Y99.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.847ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.243 - 0.259)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y110.AQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_en/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X60Y107.A6     net (fanout=7)        0.535   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X60Y107.A      Tilo                  0.203   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv1_INV_0
    SLICE_X59Y99.SR      net (fanout=22)       1.240   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
    SLICE_X59Y99.CLK     Tsrck                 0.422   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2
    -------------------------------------------------  ---------------------------
    Total                                      2.847ns (1.072ns logic, 1.775ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_1 (SLICE_X59Y99.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.827ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.243 - 0.259)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y110.AQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_en/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X60Y107.A6     net (fanout=7)        0.535   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X60Y107.A      Tilo                  0.203   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv1_INV_0
    SLICE_X59Y99.SR      net (fanout=22)       1.240   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
    SLICE_X59Y99.CLK     Tsrck                 0.402   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_1
    -------------------------------------------------  ---------------------------
    Total                                      2.827ns (1.052ns logic, 1.775ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP "clk_125m_pllref_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_GTP/ch1_disp_pipe_1 (SLICE_X81Y145.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_GTP/ch1_disp_pipe_0 (FF)
  Destination:          U_GTP/ch1_disp_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_GTP/ch1_disp_pipe_0 to U_GTP/ch1_disp_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y145.AQ     Tcko                  0.198   U_GTP/ch1_disp_pipe<1>
                                                       U_GTP/ch1_disp_pipe_0
    SLICE_X81Y145.BX     net (fanout=1)        0.136   U_GTP/ch1_disp_pipe<0>
    SLICE_X81Y145.CLK    Tckdi       (-Th)    -0.059   U_GTP/ch1_disp_pipe<1>
                                                       U_GTP/ch1_disp_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2 (SLICE_X59Y99.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_f_2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         clk_125m_pllref_BUFG falling at 12.000ns
  Destination Clock:    clk_125m_pllref_BUFG falling at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_f_2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y99.CQ      Tcko                  0.200   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_f<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_f_2
    SLICE_X59Y99.CX      net (fanout=2)        0.147   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_f<2>
    SLICE_X59Y99.CLK     Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.259ns logic, 0.147ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_nsec_int_3 (SLICE_X63Y85.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_3 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_nsec_int_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.037 - 0.035)
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_3 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_nsec_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y85.CQ      Tcko                  0.200   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec<4>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_3
    SLICE_X63Y85.DX      net (fanout=4)        0.154   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec<3>
    SLICE_X63Y85.CLK     Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_nsec_int<3>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_nsec_int_3
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.259ns logic, 0.154ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP "clk_125m_pllref_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK20
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK21
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc1_tdc_125m_clk_n_i = PERIOD TIMEGRP 
"tdc1_125m_clk_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc1_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc1_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y70.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y70.CLKB
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y72.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 458237 paths analyzed, 9998 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.689ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_17 (SLICE_X82Y153.B6), 2291 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter_13 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.458ns (Levels of Logic = 5)
  Clock Path Skew:      -0.196ns (0.608 - 0.804)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter_13 to cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y135.BQ     Tcko                  0.447   cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter<15>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter_13
    SLICE_X56Y136.B4     net (fanout=4)        0.966   cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter<13>
    SLICE_X56Y136.COUT   Topcyb                0.380   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<3>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_lut<1>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<3>
    SLICE_X56Y137.CIN    net (fanout=1)        0.003   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<3>
    SLICE_X56Y137.BMUX   Tcinb                 0.268   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<5>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<5>
    SLICE_X63Y140.A3     net (fanout=21)       0.806   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<5>
    SLICE_X63Y140.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_previous_roll_over_nb<11>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mmux_un_current_retrig_from_roll_over161
    SLICE_X60Y141.A6     net (fanout=1)        1.021   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_current_retrig_from_roll_over<25>
    SLICE_X60Y141.CMUX   Topac                 0.538   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_current_retrig_from_roll_over<14>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_lut<8>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<10>
    SLICE_X82Y153.B6     net (fanout=65)       2.429   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o
    SLICE_X82Y153.CLK    Tas                   0.341   cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc<19>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mmux_utc_i[31]_previous_utc[31]_mux_69_OUT91
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_17
    -------------------------------------------------  ---------------------------
    Total                                      7.458ns (2.233ns logic, 5.225ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter_15 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.438ns (Levels of Logic = 5)
  Clock Path Skew:      -0.196ns (0.608 - 0.804)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter_15 to cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y135.DQ     Tcko                  0.447   cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter<15>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter_15
    SLICE_X56Y136.B1     net (fanout=4)        0.946   cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter<15>
    SLICE_X56Y136.COUT   Topcyb                0.380   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<3>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_lut<1>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<3>
    SLICE_X56Y137.CIN    net (fanout=1)        0.003   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<3>
    SLICE_X56Y137.BMUX   Tcinb                 0.268   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<5>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<5>
    SLICE_X63Y140.A3     net (fanout=21)       0.806   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<5>
    SLICE_X63Y140.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_previous_roll_over_nb<11>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mmux_un_current_retrig_from_roll_over161
    SLICE_X60Y141.A6     net (fanout=1)        1.021   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_current_retrig_from_roll_over<25>
    SLICE_X60Y141.CMUX   Topac                 0.538   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_current_retrig_from_roll_over<14>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_lut<8>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<10>
    SLICE_X82Y153.B6     net (fanout=65)       2.429   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o
    SLICE_X82Y153.CLK    Tas                   0.341   cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc<19>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mmux_utc_i[31]_previous_utc[31]_mux_69_OUT91
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_17
    -------------------------------------------------  ---------------------------
    Total                                      7.438ns (2.233ns logic, 5.205ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter_7 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.429ns (Levels of Logic = 5)
  Clock Path Skew:      -0.200ns (0.608 - 0.808)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter_7 to cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y133.DQ     Tcko                  0.447   cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter<7>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter_7
    SLICE_X56Y136.A3     net (fanout=4)        0.931   cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter<7>
    SLICE_X56Y136.COUT   Topcya                0.386   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<3>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_lutdi
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<3>
    SLICE_X56Y137.CIN    net (fanout=1)        0.003   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<3>
    SLICE_X56Y137.BMUX   Tcinb                 0.268   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<5>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<5>
    SLICE_X63Y140.A3     net (fanout=21)       0.806   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<5>
    SLICE_X63Y140.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_previous_roll_over_nb<11>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mmux_un_current_retrig_from_roll_over161
    SLICE_X60Y141.A6     net (fanout=1)        1.021   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_current_retrig_from_roll_over<25>
    SLICE_X60Y141.CMUX   Topac                 0.538   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_current_retrig_from_roll_over<14>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_lut<8>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<10>
    SLICE_X82Y153.B6     net (fanout=65)       2.429   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o
    SLICE_X82Y153.CLK    Tas                   0.341   cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc<19>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mmux_utc_i[31]_previous_utc[31]_mux_69_OUT91
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_17
    -------------------------------------------------  ---------------------------
    Total                                      7.429ns (2.239ns logic, 5.190ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_20 (SLICE_X58Y140.D6), 3350 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_offset_3 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.640ns (Levels of Logic = 10)
  Clock Path Skew:      -0.007ns (0.242 - 0.249)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_offset_3 to cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y134.DQ     Tcko                  0.408   cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_offset<3>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_offset_3
    SLICE_X54Y135.D5     net (fanout=4)        0.744   cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_offset<3>
    SLICE_X54Y135.COUT   Topcyd                0.260   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<3>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_lut<3>_INV_0
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<3>
    SLICE_X54Y136.CIN    net (fanout=1)        0.082   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<3>
    SLICE_X54Y136.COUT   Tbyp                  0.076   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<7>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<7>
    SLICE_X54Y137.CIN    net (fanout=1)        0.003   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<7>
    SLICE_X54Y137.COUT   Tbyp                  0.076   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<11>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<11>
    SLICE_X54Y138.CIN    net (fanout=1)        0.003   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<11>
    SLICE_X54Y138.COUT   Tbyp                  0.076   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<15>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<15>
    SLICE_X54Y139.CIN    net (fanout=1)        0.003   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<15>
    SLICE_X54Y139.COUT   Tbyp                  0.076   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<19>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<19>
    SLICE_X54Y140.CIN    net (fanout=1)        0.003   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<19>
    SLICE_X54Y140.AMUX   Tcina                 0.177   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<23>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<23>
    SLICE_X50Y142.A6     net (fanout=1)        0.980   cmp_tdc1/cmp_tdc_core/data_formatting_block/GND_738_o_GND_738_o_sub_61_OUT<20>
    SLICE_X50Y142.CMUX   Topac                 0.530   cmp_tdc1/cmp_tdc_core/start_retrigger_block/clk_i_cycles_offset<5>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_GND_738_o_equal_62_o_lut<4>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_GND_738_o_equal_62_o_cy<6>
    SLICE_X77Y143.A6     net (fanout=1)        1.227   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_GND_738_o_equal_62_o
    SLICE_X77Y143.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_4000_o4
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_4000_o4
    SLICE_X63Y141.A4     net (fanout=65)       1.274   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_4000_o5
    SLICE_X63Y141.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over<10>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_4000_o16_cy
    SLICE_X58Y140.D6     net (fanout=18)       0.783   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_4000_o
    SLICE_X58Y140.CLK    Tas                   0.341   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over<20>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mmux_roll_over_nb_i[23]_un_previous_roll_over_nb[23]_mux_70_OUT111
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_20
    -------------------------------------------------  ---------------------------
    Total                                      7.640ns (2.538ns logic, 5.102ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_offset_3 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.622ns (Levels of Logic = 11)
  Clock Path Skew:      -0.007ns (0.242 - 0.249)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_offset_3 to cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y134.DQ     Tcko                  0.408   cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_offset<3>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_offset_3
    SLICE_X54Y135.D5     net (fanout=4)        0.744   cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_offset<3>
    SLICE_X54Y135.COUT   Topcyd                0.260   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<3>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_lut<3>_INV_0
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<3>
    SLICE_X54Y136.CIN    net (fanout=1)        0.082   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<3>
    SLICE_X54Y136.COUT   Tbyp                  0.076   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<7>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<7>
    SLICE_X54Y137.CIN    net (fanout=1)        0.003   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<7>
    SLICE_X54Y137.COUT   Tbyp                  0.076   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<11>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<11>
    SLICE_X54Y138.CIN    net (fanout=1)        0.003   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<11>
    SLICE_X54Y138.COUT   Tbyp                  0.076   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<15>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<15>
    SLICE_X54Y139.CIN    net (fanout=1)        0.003   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<15>
    SLICE_X54Y139.COUT   Tbyp                  0.076   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<19>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<19>
    SLICE_X54Y140.CIN    net (fanout=1)        0.003   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<19>
    SLICE_X54Y140.COUT   Tbyp                  0.076   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<23>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<23>
    SLICE_X54Y141.CIN    net (fanout=1)        0.003   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<23>
    SLICE_X54Y141.AMUX   Tcina                 0.177   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<27>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<27>
    SLICE_X50Y142.B2     net (fanout=1)        0.905   cmp_tdc1/cmp_tdc_core/data_formatting_block/GND_738_o_GND_738_o_sub_61_OUT<24>
    SLICE_X50Y142.CMUX   Topbc                 0.508   cmp_tdc1/cmp_tdc_core/start_retrigger_block/clk_i_cycles_offset<5>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_GND_738_o_equal_62_o_lut<5>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_GND_738_o_equal_62_o_cy<6>
    SLICE_X77Y143.A6     net (fanout=1)        1.227   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_GND_738_o_equal_62_o
    SLICE_X77Y143.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_4000_o4
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_4000_o4
    SLICE_X63Y141.A4     net (fanout=65)       1.274   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_4000_o5
    SLICE_X63Y141.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over<10>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_4000_o16_cy
    SLICE_X58Y140.D6     net (fanout=18)       0.783   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_4000_o
    SLICE_X58Y140.CLK    Tas                   0.341   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over<20>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mmux_roll_over_nb_i[23]_un_previous_roll_over_nb[23]_mux_70_OUT111
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_20
    -------------------------------------------------  ---------------------------
    Total                                      7.622ns (2.592ns logic, 5.030ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_offset_3 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.621ns (Levels of Logic = 10)
  Clock Path Skew:      -0.007ns (0.242 - 0.249)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_offset_3 to cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y134.DQ     Tcko                  0.408   cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_offset<3>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_offset_3
    SLICE_X54Y135.D5     net (fanout=4)        0.744   cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_offset<3>
    SLICE_X54Y135.COUT   Topcyd                0.260   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<3>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_lut<3>_INV_0
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<3>
    SLICE_X54Y136.CIN    net (fanout=1)        0.082   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<3>
    SLICE_X54Y136.COUT   Tbyp                  0.076   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<7>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<7>
    SLICE_X54Y137.CIN    net (fanout=1)        0.003   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<7>
    SLICE_X54Y137.COUT   Tbyp                  0.076   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<11>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<11>
    SLICE_X54Y138.CIN    net (fanout=1)        0.003   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<11>
    SLICE_X54Y138.COUT   Tbyp                  0.076   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<15>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<15>
    SLICE_X54Y139.CIN    net (fanout=1)        0.003   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<15>
    SLICE_X54Y139.COUT   Tbyp                  0.076   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<19>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<19>
    SLICE_X54Y140.CIN    net (fanout=1)        0.003   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<19>
    SLICE_X54Y140.DMUX   Tcind                 0.272   cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<23>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_738_o_GND_738_o_sub_61_OUT<31:0>_cy<23>
    SLICE_X50Y142.B1     net (fanout=1)        0.888   cmp_tdc1/cmp_tdc_core/data_formatting_block/GND_738_o_GND_738_o_sub_61_OUT<23>
    SLICE_X50Y142.CMUX   Topbc                 0.508   cmp_tdc1/cmp_tdc_core/start_retrigger_block/clk_i_cycles_offset<5>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_GND_738_o_equal_62_o_lut<5>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_GND_738_o_equal_62_o_cy<6>
    SLICE_X77Y143.A6     net (fanout=1)        1.227   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_GND_738_o_equal_62_o
    SLICE_X77Y143.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_4000_o4
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_4000_o4
    SLICE_X63Y141.A4     net (fanout=65)       1.274   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_4000_o5
    SLICE_X63Y141.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over<10>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_4000_o16_cy
    SLICE_X58Y140.D6     net (fanout=18)       0.783   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_4000_o
    SLICE_X58Y140.CLK    Tas                   0.341   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over<20>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mmux_roll_over_nb_i[23]_un_previous_roll_over_nb[23]_mux_70_OUT111
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_20
    -------------------------------------------------  ---------------------------
    Total                                      7.621ns (2.611ns logic, 5.010ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_9 (SLICE_X86Y150.B4), 2291 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter_13 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.444ns (Levels of Logic = 5)
  Clock Path Skew:      -0.196ns (0.608 - 0.804)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter_13 to cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y135.BQ     Tcko                  0.447   cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter<15>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter_13
    SLICE_X56Y136.B4     net (fanout=4)        0.966   cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter<13>
    SLICE_X56Y136.COUT   Topcyb                0.380   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<3>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_lut<1>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<3>
    SLICE_X56Y137.CIN    net (fanout=1)        0.003   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<3>
    SLICE_X56Y137.BMUX   Tcinb                 0.268   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<5>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<5>
    SLICE_X63Y140.A3     net (fanout=21)       0.806   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<5>
    SLICE_X63Y140.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_previous_roll_over_nb<11>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mmux_un_current_retrig_from_roll_over161
    SLICE_X60Y141.A6     net (fanout=1)        1.021   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_current_retrig_from_roll_over<25>
    SLICE_X60Y141.CMUX   Topac                 0.538   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_current_retrig_from_roll_over<14>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_lut<8>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<10>
    SLICE_X86Y150.B4     net (fanout=65)       2.415   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o
    SLICE_X86Y150.CLK    Tas                   0.341   cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc<11>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mmux_utc_i[31]_previous_utc[31]_mux_69_OUT321
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_9
    -------------------------------------------------  ---------------------------
    Total                                      7.444ns (2.233ns logic, 5.211ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter_15 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.424ns (Levels of Logic = 5)
  Clock Path Skew:      -0.196ns (0.608 - 0.804)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter_15 to cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y135.DQ     Tcko                  0.447   cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter<15>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter_15
    SLICE_X56Y136.B1     net (fanout=4)        0.946   cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter<15>
    SLICE_X56Y136.COUT   Topcyb                0.380   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<3>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_lut<1>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<3>
    SLICE_X56Y137.CIN    net (fanout=1)        0.003   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<3>
    SLICE_X56Y137.BMUX   Tcinb                 0.268   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<5>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<5>
    SLICE_X63Y140.A3     net (fanout=21)       0.806   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<5>
    SLICE_X63Y140.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_previous_roll_over_nb<11>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mmux_un_current_retrig_from_roll_over161
    SLICE_X60Y141.A6     net (fanout=1)        1.021   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_current_retrig_from_roll_over<25>
    SLICE_X60Y141.CMUX   Topac                 0.538   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_current_retrig_from_roll_over<14>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_lut<8>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<10>
    SLICE_X86Y150.B4     net (fanout=65)       2.415   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o
    SLICE_X86Y150.CLK    Tas                   0.341   cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc<11>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mmux_utc_i[31]_previous_utc[31]_mux_69_OUT321
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_9
    -------------------------------------------------  ---------------------------
    Total                                      7.424ns (2.233ns logic, 5.191ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter_7 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.415ns (Levels of Logic = 5)
  Clock Path Skew:      -0.200ns (0.608 - 0.808)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter_7 to cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y133.DQ     Tcko                  0.447   cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter<7>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter_7
    SLICE_X56Y136.A3     net (fanout=4)        0.931   cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter<7>
    SLICE_X56Y136.COUT   Topcya                0.386   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<3>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_lutdi
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<3>
    SLICE_X56Y137.CIN    net (fanout=1)        0.003   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<3>
    SLICE_X56Y137.BMUX   Tcinb                 0.268   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<5>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<5>
    SLICE_X63Y140.A3     net (fanout=21)       0.806   cmp_tdc1/cmp_tdc_core/start_retrigger_block/Mcompar_roll_over_incr_recent_o_cy<5>
    SLICE_X63Y140.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_previous_roll_over_nb<11>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mmux_un_current_retrig_from_roll_over161
    SLICE_X60Y141.A6     net (fanout=1)        1.021   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_current_retrig_from_roll_over<25>
    SLICE_X60Y141.CMUX   Topac                 0.538   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_current_retrig_from_roll_over<14>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_lut<8>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<10>
    SLICE_X86Y150.B4     net (fanout=65)       2.415   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o
    SLICE_X86Y150.CLK    Tas                   0.341   cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc<11>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mmux_utc_i[31]_previous_utc[31]_mux_69_OUT321
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_9
    -------------------------------------------------  ---------------------------
    Total                                      7.415ns (2.239ns logic, 5.176ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_23 (SLICE_X62Y142.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1/cmp_tdc_core/data_formatting_block/un_previous_roll_over_nb_15 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         tdc1_125m_clk rising at 8.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1/cmp_tdc_core/data_formatting_block/un_previous_roll_over_nb_15 to cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y142.DQ     Tcko                  0.198   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_previous_roll_over_nb<15>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/un_previous_roll_over_nb_15
    SLICE_X62Y142.C6     net (fanout=1)        0.017   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_previous_roll_over_nb<15>
    SLICE_X62Y142.CLK    Tah         (-Th)    -0.190   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over<24>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mmux_roll_over_nb_i[23]_un_previous_roll_over_nb[23]_mux_70_OUT141
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_23
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.388ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt_2 (SLICE_X78Y147.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt_1 (FF)
  Destination:          cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_125m_clk rising at 8.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt_1 to cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y147.BQ     Tcko                  0.200   cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt<1>
                                                       cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt_1
    SLICE_X78Y147.B5     net (fanout=3)        0.084   cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt<1>
    SLICE_X78Y147.CLK    Tah         (-Th)    -0.121   cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt<1>
                                                       cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/Mmux_dcnt[2]_GND_803_o_mux_8_OUT31
                                                       cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.321ns logic, 0.084ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.fSCL_1 (SLICE_X91Y144.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.fSCL_0 (FF)
  Destination:          cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.fSCL_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_125m_clk rising at 8.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.fSCL_0 to cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.fSCL_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y144.CQ     Tcko                  0.198   cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.fSCL<0>
                                                       cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.fSCL_0
    SLICE_X91Y144.C5     net (fanout=2)        0.056   cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.fSCL<0>
    SLICE_X91Y144.CLK    Tah         (-Th)    -0.155   cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.fSCL<0>
                                                       cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/Mmux_bus_status_ctrl.fSCL[2]_PWR_364_o_mux_16_OUT21
                                                       cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.fSCL_1
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.353ns logic, 0.056ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y70.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y70.CLKB
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y72.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc2_tdc_125m_clk_p_i = PERIOD TIMEGRP 
"tdc2_125m_clk_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc2_tdc_125m_clk_p_i = PERIOD TIMEGRP "tdc2_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y26.CLKB
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP 
"tdc2_125m_clk_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 458169 paths analyzed, 9907 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.761ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7_8 (SLICE_X36Y25.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_xwb_reg/r_master_adr_4 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.793ns (Levels of Logic = 2)
  Clock Path Skew:      0.067ns (0.868 - 0.801)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_xwb_reg/r_master_adr_4 to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y56.CQ      Tcko                  0.391   cmp_tdc2/cmp_xwb_reg/r_master_adr<5>
                                                       cmp_tdc2/cmp_xwb_reg/r_master_adr_4
    SLICE_X48Y26.D5      net (fanout=18)       3.364   cmp_tdc2/cmp_xwb_reg/r_master_adr<4>
    SLICE_X48Y26.DMUX    Tilo                  0.261   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<1>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<4>1
    SLICE_X47Y29.B3      net (fanout=15)       1.808   cmp_tdc2/cnx_master_out[1]_adr<4>
    SLICE_X47Y29.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_10<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0495_inv1
    SLICE_X36Y25.CE      net (fanout=9)        1.379   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0495_inv
    SLICE_X36Y25.CLK     Tceck                 0.331   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7<11>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7_8
    -------------------------------------------------  ---------------------------
    Total                                      7.793ns (1.242ns logic, 6.551ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_xwb_reg/r_master_adr_6 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.180ns (Levels of Logic = 3)
  Clock Path Skew:      0.060ns (0.868 - 0.808)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_xwb_reg/r_master_adr_6 to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y39.AQ      Tcko                  0.391   cmp_tdc2/cmp_xwb_reg/r_master_adr<9>
                                                       cmp_tdc2/cmp_xwb_reg/r_master_adr_6
    SLICE_X51Y25.D3      net (fanout=7)        1.978   cmp_tdc2/cmp_xwb_reg/r_master_adr<6>
    SLICE_X51Y25.D       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<6>1
    SLICE_X47Y32.C3      net (fanout=2)        1.201   cmp_tdc2/cnx_master_out[1]_adr<6>
    SLICE_X47Y32.C       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0479_inv
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0467_inv11
    SLICE_X47Y29.B2      net (fanout=16)       1.123   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0467_inv1
    SLICE_X47Y29.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_10<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0495_inv1
    SLICE_X36Y25.CE      net (fanout=9)        1.379   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0495_inv
    SLICE_X36Y25.CLK     Tceck                 0.331   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7<11>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7_8
    -------------------------------------------------  ---------------------------
    Total                                      7.180ns (1.499ns logic, 5.681ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.118ns (Levels of Logic = 3)
  Clock Path Skew:      0.051ns (0.868 - 0.817)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1 to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y43.CQ      Tcko                  0.447   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1
    SLICE_X51Y25.D5      net (fanout=104)      1.860   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
    SLICE_X51Y25.D       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<6>1
    SLICE_X47Y32.C3      net (fanout=2)        1.201   cmp_tdc2/cnx_master_out[1]_adr<6>
    SLICE_X47Y32.C       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0479_inv
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0467_inv11
    SLICE_X47Y29.B2      net (fanout=16)       1.123   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0467_inv1
    SLICE_X47Y29.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_10<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0495_inv1
    SLICE_X36Y25.CE      net (fanout=9)        1.379   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0495_inv
    SLICE_X36Y25.CLK     Tceck                 0.331   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7<11>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7_8
    -------------------------------------------------  ---------------------------
    Total                                      7.118ns (1.555ns logic, 5.563ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_6_16 (SLICE_X56Y25.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_xwb_reg/r_master_adr_4 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_6_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.790ns (Levels of Logic = 2)
  Clock Path Skew:      0.069ns (0.870 - 0.801)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_xwb_reg/r_master_adr_4 to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_6_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y56.CQ      Tcko                  0.391   cmp_tdc2/cmp_xwb_reg/r_master_adr<5>
                                                       cmp_tdc2/cmp_xwb_reg/r_master_adr_4
    SLICE_X48Y26.D5      net (fanout=18)       3.364   cmp_tdc2/cmp_xwb_reg/r_master_adr<4>
    SLICE_X48Y26.DMUX    Tilo                  0.261   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<1>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<4>1
    SLICE_X46Y30.C1      net (fanout=15)       1.950   cmp_tdc2/cnx_master_out[1]_adr<4>
    SLICE_X46Y30.C       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0499_inv
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0499_inv1
    SLICE_X56Y25.CE      net (fanout=8)        1.288   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0499_inv
    SLICE_X56Y25.CLK     Tceck                 0.331   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_6<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_6_16
    -------------------------------------------------  ---------------------------
    Total                                      7.790ns (1.188ns logic, 6.602ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_xwb_reg/r_master_adr_2 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_6_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.948ns (Levels of Logic = 2)
  Clock Path Skew:      0.069ns (0.870 - 0.801)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_xwb_reg/r_master_adr_2 to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_6_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y56.AQ      Tcko                  0.391   cmp_tdc2/cmp_xwb_reg/r_master_adr<5>
                                                       cmp_tdc2/cmp_xwb_reg/r_master_adr_2
    SLICE_X50Y25.B5      net (fanout=57)       3.419   cmp_tdc2/cmp_xwb_reg/r_master_adr<2>
    SLICE_X50Y25.B       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<2>1
    SLICE_X46Y30.C2      net (fanout=19)       1.109   cmp_tdc2/cnx_master_out[1]_adr<2>
    SLICE_X46Y30.C       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0499_inv
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0499_inv1
    SLICE_X56Y25.CE      net (fanout=8)        1.288   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0499_inv
    SLICE_X56Y25.CLK     Tceck                 0.331   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_6<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_6_16
    -------------------------------------------------  ---------------------------
    Total                                      6.948ns (1.132ns logic, 5.816ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_6_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.771ns (Levels of Logic = 2)
  Clock Path Skew:      0.053ns (0.870 - 0.817)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1 to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_6_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y43.CQ      Tcko                  0.447   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1
    SLICE_X48Y26.D2      net (fanout=104)      2.289   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
    SLICE_X48Y26.DMUX    Tilo                  0.261   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<1>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<4>1
    SLICE_X46Y30.C1      net (fanout=15)       1.950   cmp_tdc2/cnx_master_out[1]_adr<4>
    SLICE_X46Y30.C       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0499_inv
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0499_inv1
    SLICE_X56Y25.CE      net (fanout=8)        1.288   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0499_inv
    SLICE_X56Y25.CLK     Tceck                 0.331   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_6<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_6_16
    -------------------------------------------------  ---------------------------
    Total                                      6.771ns (1.244ns logic, 5.527ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_26 (SLICE_X55Y23.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_xwb_reg/r_master_adr_2 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.768ns (Levels of Logic = 2)
  Clock Path Skew:      0.067ns (0.868 - 0.801)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_xwb_reg/r_master_adr_2 to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y56.AQ      Tcko                  0.391   cmp_tdc2/cmp_xwb_reg/r_master_adr<5>
                                                       cmp_tdc2/cmp_xwb_reg/r_master_adr_2
    SLICE_X50Y25.B5      net (fanout=57)       3.419   cmp_tdc2/cmp_xwb_reg/r_master_adr<2>
    SLICE_X50Y25.B       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<2>1
    SLICE_X43Y27.B2      net (fanout=19)       1.820   cmp_tdc2/cnx_master_out[1]_adr<2>
    SLICE_X43Y27.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0491_inv
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0491_inv1
    SLICE_X55Y23.CE      net (fanout=8)        1.334   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0491_inv
    SLICE_X55Y23.CLK     Tceck                 0.340   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8<27>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_26
    -------------------------------------------------  ---------------------------
    Total                                      7.768ns (1.195ns logic, 6.573ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_xwb_reg/r_master_adr_4 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.359ns (Levels of Logic = 2)
  Clock Path Skew:      0.067ns (0.868 - 0.801)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_xwb_reg/r_master_adr_4 to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y56.CQ      Tcko                  0.391   cmp_tdc2/cmp_xwb_reg/r_master_adr<5>
                                                       cmp_tdc2/cmp_xwb_reg/r_master_adr_4
    SLICE_X48Y26.D5      net (fanout=18)       3.364   cmp_tdc2/cmp_xwb_reg/r_master_adr<4>
    SLICE_X48Y26.DMUX    Tilo                  0.261   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<1>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<4>1
    SLICE_X43Y27.B1      net (fanout=15)       1.410   cmp_tdc2/cnx_master_out[1]_adr<4>
    SLICE_X43Y27.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0491_inv
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0491_inv1
    SLICE_X55Y23.CE      net (fanout=8)        1.334   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0491_inv
    SLICE_X55Y23.CLK     Tceck                 0.340   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8<27>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_26
    -------------------------------------------------  ---------------------------
    Total                                      7.359ns (1.251ns logic, 6.108ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.984ns (Levels of Logic = 3)
  Clock Path Skew:      0.051ns (0.868 - 0.817)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1 to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y43.CQ      Tcko                  0.447   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1
    SLICE_X51Y25.D5      net (fanout=104)      1.860   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
    SLICE_X51Y25.DMUX    Tilo                  0.313   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<8>1
    SLICE_X47Y30.D4      net (fanout=3)        1.333   cmp_tdc2/cnx_master_out[1]_adr<8>
    SLICE_X47Y30.D       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_5<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0483_inv11
    SLICE_X43Y27.B3      net (fanout=4)        0.839   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0483_inv1
    SLICE_X43Y27.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0491_inv
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0491_inv1
    SLICE_X55Y23.CE      net (fanout=8)        1.334   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0491_inv
    SLICE_X55Y23.CLK     Tceck                 0.340   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8<27>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_26
    -------------------------------------------------  ---------------------------
    Total                                      6.984ns (1.618ns logic, 5.366ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc2_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y22.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_4 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.371ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         tdc2_125m_clk rising at 8.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_4 to cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y45.AQ      Tcko                  0.200   cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp<7>
                                                       cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_4
    RAMB16_X2Y22.DIA4    net (fanout=2)        0.224   cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp<4>
    RAMB16_X2Y22.CLKA    Trckd_DIA   (-Th)     0.053   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.371ns (0.147ns logic, 0.224ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y22.DIA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_5 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.371ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         tdc2_125m_clk rising at 8.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_5 to cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y45.BQ      Tcko                  0.200   cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp<7>
                                                       cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_5
    RAMB16_X2Y22.DIA5    net (fanout=2)        0.224   cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp<5>
    RAMB16_X2Y22.CLKA    Trckd_DIA   (-Th)     0.053   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.371ns (0.147ns logic, 0.224ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y22.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/cmp_tdc_core/data_formatting_block/wr_index_6 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.376ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         tdc2_125m_clk rising at 8.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/cmp_tdc_core/data_formatting_block/wr_index_6 to cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y44.CQ      Tcko                  0.200   cmp_tdc2/cmp_tdc_core/data_formatting_block/wr_index<7>
                                                       cmp_tdc2/cmp_tdc_core/data_formatting_block/wr_index_6
    RAMB16_X2Y22.ADDRA11 net (fanout=9)        0.242   cmp_tdc2/cmp_tdc_core/data_formatting_block/wr_index<6>
    RAMB16_X2Y22.CLKA    Trckc_ADDRA (-Th)     0.066   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.376ns (0.134ns logic, 0.242ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc2_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y26.CLKB
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "tdc2_125m_clk" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "tdc2_125m_clk" TO 
TIMEGRP         "clk_62m5_sys" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.415ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_2 (SLICE_X96Y61.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    15.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_wrabbit_synch/clk_aux_lock_en_1 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_wrabbit_synch/clk_aux_lock_en_1 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y33.BQ      Tcko                  0.391   cmp_tdc2/cmp_wrabbit_synch/clk_aux_lock_en<1>
                                                       cmp_tdc2/cmp_wrabbit_synch/clk_aux_lock_en_1
    SLICE_X96Y61.A4      net (fanout=2)        3.683   cmp_tdc2/cmp_wrabbit_synch/clk_aux_lock_en<1>
    SLICE_X96Y61.CLK     Tas                   0.341   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg<4>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[4]_rddata_reg[31]_wide_mux_8_OUT263
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.415ns (0.732ns logic, 3.683ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_0 (SLICE_X26Y85.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    17.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_crossing/mfifo/r_idx_gray_0 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.490ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_crossing/mfifo/r_idx_gray_0 to cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y65.BMUX    Tshcko                0.461   cmp_tdc2_clks_crossing/mfifo/r_idx_bnry<3>
                                                       cmp_tdc2_clks_crossing/mfifo/r_idx_gray_0
    SLICE_X26Y85.AX      net (fanout=2)        2.089   cmp_tdc2_clks_crossing/mfifo/r_idx_gray<0>
    SLICE_X26Y85.CLK     Tds                  -0.060   cmp_tdc2_clks_crossing/mfifo/r_idx_shift_w_3<2>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_0
    -------------------------------------------------  ---------------------------
    Total                                      2.490ns (0.401ns logic, 2.089ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point tdc2_irq_synch_0 (SLICE_X38Y77.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    17.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o (FF)
  Destination:          tdc2_irq_synch_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.430ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o to tdc2_irq_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.CQ      Tcko                  0.408   cmp_tdc2/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o
                                                       cmp_tdc2/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o
    SLICE_X38Y77.CX      net (fanout=1)        1.886   cmp_tdc2/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o
    SLICE_X38Y77.CLK     Tdick                 0.136   tdc2_irq_synch<1>
                                                       tdc2_irq_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      2.430ns (0.544ns logic, 1.886ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "tdc2_125m_clk" TO TIMEGRP         "clk_62m5_sys" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/dac_word_3 (SLICE_X61Y39.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_3 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/dac_word_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.831ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_3 to cmp_tdc2_clks_rsts_mgment/dac_word_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y36.DQ      Tcko                  0.198   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<3>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_3
    SLICE_X61Y39.D6      net (fanout=2)        0.418   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<3>
    SLICE_X61Y39.CLK     Tah         (-Th)    -0.215   cmp_tdc2_clks_rsts_mgment/dac_word<3>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_dac_word[23]_dac_word_i[23]_mux_15_OUT181
                                                       cmp_tdc2_clks_rsts_mgment/dac_word_3
    -------------------------------------------------  ---------------------------
    Total                                      0.831ns (0.413ns logic, 0.418ns route)
                                                       (49.7% logic, 50.3% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/dac_word_0 (SLICE_X61Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.849ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_0 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/dac_word_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.849ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_0 to cmp_tdc2_clks_rsts_mgment/dac_word_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y36.AQ      Tcko                  0.198   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<3>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_0
    SLICE_X61Y39.A6      net (fanout=2)        0.436   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<0>
    SLICE_X61Y39.CLK     Tah         (-Th)    -0.215   cmp_tdc2_clks_rsts_mgment/dac_word<3>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_dac_word[23]_dac_word_i[23]_mux_15_OUT110
                                                       cmp_tdc2_clks_rsts_mgment/dac_word_0
    -------------------------------------------------  ---------------------------
    Total                                      0.849ns (0.413ns logic, 0.436ns route)
                                                       (48.6% logic, 51.4% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch_0 (SLICE_X60Y37.AX), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.862ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter_0 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.862ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter_0 to cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y36.AMUX    Tshcko                0.266   cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter<1>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter_0
    SLICE_X60Y36.B4      net (fanout=2)        0.121   cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter<0>
    SLICE_X60Y36.B       Tilo                  0.156   cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter<1>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/pulse_extender_en1
    SLICE_X60Y37.AX      net (fanout=1)        0.278   tdc2_send_dac_word_p
    SLICE_X60Y37.CLK     Tckdi       (-Th)    -0.041   cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch<2>
                                                       cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      0.862ns (0.463ns logic, 0.399ns route)
                                                       (53.7% logic, 46.3% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch_0 (SLICE_X60Y37.AX), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.940ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter_1 to cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y36.AQ      Tcko                  0.234   cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter<1>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter_1
    SLICE_X60Y36.B2      net (fanout=2)        0.231   cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter<1>
    SLICE_X60Y36.B       Tilo                  0.156   cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter<1>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/pulse_extender_en1
    SLICE_X60Y37.AX      net (fanout=1)        0.278   tdc2_send_dac_word_p
    SLICE_X60Y37.CLK     Tckdi       (-Th)    -0.041   cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch<2>
                                                       cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.431ns logic, 0.509ns route)
                                                       (45.9% logic, 54.1% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch_0 (SLICE_X60Y37.AX), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter_2 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.999ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter_2 to cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y36.BMUX    Tshcko                0.266   cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter<1>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter_2
    SLICE_X60Y36.B1      net (fanout=2)        0.258   cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter<2>
    SLICE_X60Y36.B       Tilo                  0.156   cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter<1>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/pulse_extender_en1
    SLICE_X60Y37.AX      net (fanout=1)        0.278   tdc2_send_dac_word_p
    SLICE_X60Y37.CLK     Tckdi       (-Th)    -0.041   cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch<2>
                                                       cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.463ns logic, 0.536ns route)
                                                       (46.3% logic, 53.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "tdc2_125m_clk" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.759ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_wrabbit_synch/link_up_0 (SLICE_X56Y32.AX), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o (FF)
  Destination:          cmp_tdc2/cmp_wrabbit_synch/link_up_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.759ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o to cmp_tdc2/cmp_wrabbit_synch/link_up_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y98.AQ      Tcko                  0.408   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o
    SLICE_X59Y89.D4      net (fanout=4)        1.144   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o
    SLICE_X59Y89.D       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/link_ok
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/link_ok_o1
    SLICE_X56Y32.AX      net (fanout=8)        3.862   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/link_ok
    SLICE_X56Y32.CLK     Tdick                 0.086   cmp_tdc2/cmp_wrabbit_synch/link_up<1>
                                                       cmp_tdc2/cmp_wrabbit_synch/link_up_0
    -------------------------------------------------  ---------------------------
    Total                                      5.759ns (0.753ns logic, 5.006ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2 (FF)
  Destination:          cmp_tdc2/cmp_wrabbit_synch/link_up_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.496ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2 to cmp_tdc2/cmp_wrabbit_synch/link_up_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y83.CQ      Tcko                  0.408   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/npulse_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2
    SLICE_X59Y89.D5      net (fanout=5)        0.881   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2
    SLICE_X59Y89.D       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/link_ok
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/link_ok_o1
    SLICE_X56Y32.AX      net (fanout=8)        3.862   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/link_ok
    SLICE_X56Y32.CLK     Tdick                 0.086   cmp_tdc2/cmp_wrabbit_synch/link_up<1>
                                                       cmp_tdc2/cmp_wrabbit_synch/link_up_0
    -------------------------------------------------  ---------------------------
    Total                                      5.496ns (0.753ns logic, 4.743ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_wrabbit_synch/clk_aux_locked_0 (SLICE_X55Y35.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_2 (FF)
  Destination:          cmp_tdc2/cmp_wrabbit_synch/clk_aux_locked_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.072ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_2 to cmp_tdc2/cmp_wrabbit_synch/clk_aux_locked_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y64.CQ      Tcko                  0.408   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_2
    SLICE_X55Y35.AX      net (fanout=6)        4.601   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int<2>
    SLICE_X55Y35.CLK     Tdick                 0.063   cmp_tdc2/cmp_wrabbit_synch/clk_aux_locked<1>
                                                       cmp_tdc2/cmp_wrabbit_synch/clk_aux_locked_0
    -------------------------------------------------  ---------------------------
    Total                                      5.072ns (0.471ns logic, 4.601ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[2].gen_output_pd_ddmtd.DMTD_FB/clk_in (SLICE_X103Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    15.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[2].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.860ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[2].gen_output_pd_ddmtd.DMTD_FB/clk_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y90.AQ     Tcko                  0.391   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X103Y53.B5     net (fanout=76)       3.616   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X103Y53.B      Tilo                  0.259   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[2].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_n_i_inv1_INV_0_1
    SLICE_X103Y53.SR     net (fanout=150)      0.327   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_n_i_inv1_INV_0_1
    SLICE_X103Y53.CLK    Trck                  0.267   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[2].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[2].gen_output_pd_ddmtd.DMTD_FB/clk_in
    -------------------------------------------------  ---------------------------
    Total                                      4.860ns (0.917ns logic, 3.943ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "tdc2_125m_clk" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X26Y64.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_bnry_4 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.565ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_bnry_4 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y68.BQ      Tcko                  0.198   cmp_tdc2_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_bnry_4
    SLICE_X26Y64.BI      net (fanout=3)        0.338   cmp_tdc2_clks_crossing/mfifo/w_idx_bnry<4>
    SLICE_X26Y64.CLK     Tdh         (-Th)    -0.029   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<2>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.565ns (0.227ns logic, 0.338ns route)
                                                       (40.2% logic, 59.8% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (SLICE_X26Y64.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.595ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_gray_1 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_gray_1 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y68.CQ      Tcko                  0.234   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_gray_1
    SLICE_X26Y64.AX      net (fanout=2)        0.431   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<1>
    SLICE_X26Y64.CLK     Tdh         (-Th)     0.070   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<2>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.164ns logic, 0.431ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2 (SLICE_X26Y64.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.595ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_gray_2 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_gray_2 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y68.DQ      Tcko                  0.234   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_gray_2
    SLICE_X26Y64.DI      net (fanout=2)        0.328   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<2>
    SLICE_X26Y64.CLK     Tdh         (-Th)    -0.033   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<2>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.267ns logic, 0.328ns route)
                                                       (44.9% logic, 55.1% route)
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_20m_vcxo_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc2_125m_clk_n_i|    4.415|         |         |         |
tdc2_125m_clk_p_i|    4.415|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_125m_pllref_n_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_125m_pllref_n_i|    5.837|         |    2.922|    1.698|
clk_125m_pllref_p_i|    5.837|         |    2.922|    1.698|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_125m_pllref_p_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_125m_pllref_n_i|    5.837|         |    2.922|    1.698|
clk_125m_pllref_p_i|    5.837|         |    2.922|    1.698|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc1_125m_clk_n_i|    7.689|         |         |         |
tdc1_125m_clk_p_i|    7.689|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc1_125m_clk_n_i|    7.689|         |         |         |
tdc1_125m_clk_p_i|    7.689|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    5.759|         |         |         |
tdc2_125m_clk_n_i|    7.761|         |         |         |
tdc2_125m_clk_p_i|    7.761|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    5.759|         |         |         |
tdc2_125m_clk_n_i|    7.761|         |         |         |
tdc2_125m_clk_p_i|    7.761|         |         |         |
-----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 925479 paths, 0 nets, and 27351 connections

Design statistics:
   Minimum period:   7.761ns{1}   (Maximum frequency: 128.849MHz)
   Maximum path delay from/to any node:   5.759ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 17 20:37:46 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 412 MB



