

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_15_1'
================================================================
* Date:           Mon Jun 26 11:19:55 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        vitis_ap
* Solution:       sol_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.224 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |        8|        8|         1|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%crc_V = alloca i32 1"   --->   Operation 5 'alloca' 'crc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%crc_V_1 = alloca i32 1"   --->   Operation 6 'alloca' 'crc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%crc_V_2 = alloca i32 1"   --->   Operation 7 'alloca' 'crc_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%crc_V_3 = alloca i32 1"   --->   Operation 8 'alloca' 'crc_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%crc_V_4 = alloca i32 1"   --->   Operation 9 'alloca' 'crc_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%crc_V_5 = alloca i32 1"   --->   Operation 10 'alloca' 'crc_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%crc_V_6 = alloca i32 1"   --->   Operation 11 'alloca' 'crc_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%crc_V_7 = alloca i32 1"   --->   Operation 12 'alloca' 'crc_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%d_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %d_V"   --->   Operation 13 'read' 'd_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_1 = load i4 %j"   --->   Operation 16 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.72ns)   --->   "%icmp_ln15 = icmp_eq  i4 %j_1, i4 8" [codes/crc.cpp:15]   --->   Operation 17 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%j_2 = add i4 %j_1, i4 1" [codes/crc.cpp:15]   --->   Operation 19 'add' 'j_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.split, void %for.inc35.preheader.exitStub" [codes/crc.cpp:15]   --->   Operation 20 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [codes/crc.cpp:16]   --->   Operation 21 'specpipeline' 'specpipeline_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [codes/crc.cpp:9]   --->   Operation 22 'specloopname' 'specloopname_ln9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln779 = trunc i4 %j_1"   --->   Operation 23 'trunc' 'trunc_ln779' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln779 = zext i3 %trunc_ln779"   --->   Operation 24 'zext' 'zext_ln779' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%crc_V_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i8, i8 %d_V_read, i8 %zext_ln779"   --->   Operation 25 'bitselect' 'crc_V_84' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.44ns)   --->   "%switch_ln17 = switch i3 %trunc_ln779, void %arrayidx.0.0.0274.case.7, i3 0, void %for.inc.split.arrayidx.0.0.0274.exit_crit_edge2, i3 1, void %arrayidx.0.0.0274.case.1, i3 2, void %arrayidx.0.0.0274.case.2, i3 3, void %arrayidx.0.0.0274.case.3, i3 4, void %arrayidx.0.0.0274.case.4, i3 5, void %arrayidx.0.0.0274.case.5, i3 6, void %for.inc.split.arrayidx.0.0.0274.exit_crit_edge" [codes/crc.cpp:17]   --->   Operation 26 'switch' 'switch_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.44>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln17 = store i1 %crc_V_84, i1 %crc_V_6" [codes/crc.cpp:17]   --->   Operation 27 'store' 'store_ln17' <Predicate = (!icmp_ln15 & trunc_ln779 == 6)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.0.0.0274.exit" [codes/crc.cpp:17]   --->   Operation 28 'br' 'br_ln17' <Predicate = (!icmp_ln15 & trunc_ln779 == 6)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln17 = store i1 %crc_V_84, i1 %crc_V_5" [codes/crc.cpp:17]   --->   Operation 29 'store' 'store_ln17' <Predicate = (!icmp_ln15 & trunc_ln779 == 5)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.0.0.0274.exit" [codes/crc.cpp:17]   --->   Operation 30 'br' 'br_ln17' <Predicate = (!icmp_ln15 & trunc_ln779 == 5)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln17 = store i1 %crc_V_84, i1 %crc_V_4" [codes/crc.cpp:17]   --->   Operation 31 'store' 'store_ln17' <Predicate = (!icmp_ln15 & trunc_ln779 == 4)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.0.0.0274.exit" [codes/crc.cpp:17]   --->   Operation 32 'br' 'br_ln17' <Predicate = (!icmp_ln15 & trunc_ln779 == 4)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln17 = store i1 %crc_V_84, i1 %crc_V_3" [codes/crc.cpp:17]   --->   Operation 33 'store' 'store_ln17' <Predicate = (!icmp_ln15 & trunc_ln779 == 3)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.0.0.0274.exit" [codes/crc.cpp:17]   --->   Operation 34 'br' 'br_ln17' <Predicate = (!icmp_ln15 & trunc_ln779 == 3)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln17 = store i1 %crc_V_84, i1 %crc_V_2" [codes/crc.cpp:17]   --->   Operation 35 'store' 'store_ln17' <Predicate = (!icmp_ln15 & trunc_ln779 == 2)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.0.0.0274.exit" [codes/crc.cpp:17]   --->   Operation 36 'br' 'br_ln17' <Predicate = (!icmp_ln15 & trunc_ln779 == 2)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln17 = store i1 %crc_V_84, i1 %crc_V_1" [codes/crc.cpp:17]   --->   Operation 37 'store' 'store_ln17' <Predicate = (!icmp_ln15 & trunc_ln779 == 1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.0.0.0274.exit" [codes/crc.cpp:17]   --->   Operation 38 'br' 'br_ln17' <Predicate = (!icmp_ln15 & trunc_ln779 == 1)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln17 = store i1 %crc_V_84, i1 %crc_V" [codes/crc.cpp:17]   --->   Operation 39 'store' 'store_ln17' <Predicate = (!icmp_ln15 & trunc_ln779 == 0)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.0.0.0274.exit" [codes/crc.cpp:17]   --->   Operation 40 'br' 'br_ln17' <Predicate = (!icmp_ln15 & trunc_ln779 == 0)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln17 = store i1 %crc_V_84, i1 %crc_V_7" [codes/crc.cpp:17]   --->   Operation 41 'store' 'store_ln17' <Predicate = (!icmp_ln15 & trunc_ln779 == 7)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.0.0.0274.exit" [codes/crc.cpp:17]   --->   Operation 42 'br' 'br_ln17' <Predicate = (!icmp_ln15 & trunc_ln779 == 7)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln15 = store i4 %j_2, i4 %j" [codes/crc.cpp:15]   --->   Operation 43 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc" [codes/crc.cpp:15]   --->   Operation 44 'br' 'br_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%crc_V_load = load i1 %crc_V"   --->   Operation 45 'load' 'crc_V_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%crc_V_1_load = load i1 %crc_V_1"   --->   Operation 46 'load' 'crc_V_1_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%crc_V_2_load = load i1 %crc_V_2"   --->   Operation 47 'load' 'crc_V_2_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%crc_V_3_load = load i1 %crc_V_3"   --->   Operation 48 'load' 'crc_V_3_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%crc_V_4_load = load i1 %crc_V_4"   --->   Operation 49 'load' 'crc_V_4_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%crc_V_5_load = load i1 %crc_V_5"   --->   Operation 50 'load' 'crc_V_5_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%crc_V_6_load = load i1 %crc_V_6"   --->   Operation 51 'load' 'crc_V_6_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%crc_V_7_load = load i1 %crc_V_7"   --->   Operation 52 'load' 'crc_V_7_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_7_out, i1 %crc_V_7_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_6_out, i1 %crc_V_6_load"   --->   Operation 54 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_5_out, i1 %crc_V_5_load"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_4_out, i1 %crc_V_4_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_3_out, i1 %crc_V_3_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_2_out, i1 %crc_V_2_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_1_out, i1 %crc_V_1_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_out, i1 %crc_V_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	'alloca' operation ('j') [10]  (0 ns)
	'load' operation ('j') on local variable 'j' [23]  (0 ns)
	'add' operation ('j', codes/crc.cpp:15) [26]  (0.797 ns)
	'store' operation ('store_ln15', codes/crc.cpp:15) of variable 'j', codes/crc.cpp:15 on local variable 'j' [60]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
